-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

-- DATE "12/27/2022 14:58:01"

-- 
-- Device: Altera EP4CE10F17C8 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Image_Processing_Test IS
    PORT (
	sys_clk : IN std_logic;
	sys_rst_n : IN std_logic;
	cam_pclk : IN std_logic;
	cam_vsync : IN std_logic;
	cam_href : IN std_logic;
	cam_data : IN std_logic_vector(7 DOWNTO 0);
	cam_rst_n : BUFFER std_logic;
	cam_pwdn : BUFFER std_logic;
	cam_scl : BUFFER std_logic;
	cam_sda : BUFFER std_logic;
	sdram_clk : BUFFER std_logic;
	sdram_cke : BUFFER std_logic;
	sdram_cs_n : BUFFER std_logic;
	sdram_ras_n : BUFFER std_logic;
	sdram_cas_n : BUFFER std_logic;
	sdram_we_n : BUFFER std_logic;
	sdram_ba : BUFFER std_logic_vector(1 DOWNTO 0);
	sdram_dqm : BUFFER std_logic_vector(1 DOWNTO 0);
	sdram_addr : BUFFER std_logic_vector(12 DOWNTO 0);
	sdram_data : BUFFER std_logic_vector(15 DOWNTO 0);
	vga_hs : BUFFER std_logic;
	vga_vs : BUFFER std_logic;
	vga_data : BUFFER std_logic_vector(15 DOWNTO 0);
	key : IN std_logic_vector(2 DOWNTO 0)
	);
END Image_Processing_Test;

-- Design Ports Information
-- cam_rst_n	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cam_pwdn	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cam_scl	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_clk	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_cke	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_cs_n	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_ras_n	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_cas_n	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_we_n	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_ba[0]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_ba[1]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dqm[0]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dqm[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[0]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[6]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[8]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[9]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[10]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[11]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[12]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_hs	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_vs	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_data[0]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_data[1]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_data[2]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_data[3]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_data[4]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_data[5]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_data[6]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_data[7]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_data[8]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_data[9]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_data[10]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_data[11]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_data[12]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_data[13]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_data[14]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_data[15]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cam_sda	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[0]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[1]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[2]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[3]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[4]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[5]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[6]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[7]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[8]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[9]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[10]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[11]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[12]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[13]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[14]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_data[15]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sys_rst_n	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sys_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[1]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[0]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[2]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cam_pclk	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cam_data[0]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cam_href	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cam_data[1]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cam_data[2]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cam_data[3]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cam_data[4]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cam_data[5]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cam_data[6]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cam_data[7]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cam_vsync	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Image_Processing_Test IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_sys_clk : std_logic;
SIGNAL ww_sys_rst_n : std_logic;
SIGNAL ww_cam_pclk : std_logic;
SIGNAL ww_cam_vsync : std_logic;
SIGNAL ww_cam_href : std_logic;
SIGNAL ww_cam_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_cam_rst_n : std_logic;
SIGNAL ww_cam_pwdn : std_logic;
SIGNAL ww_cam_scl : std_logic;
SIGNAL ww_cam_sda : std_logic;
SIGNAL ww_sdram_clk : std_logic;
SIGNAL ww_sdram_cke : std_logic;
SIGNAL ww_sdram_cs_n : std_logic;
SIGNAL ww_sdram_ras_n : std_logic;
SIGNAL ww_sdram_cas_n : std_logic;
SIGNAL ww_sdram_we_n : std_logic;
SIGNAL ww_sdram_ba : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_sdram_dqm : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_sdram_addr : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_sdram_data : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_vga_hs : std_logic;
SIGNAL ww_vga_vs : std_logic;
SIGNAL ww_vga_data : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_key : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_pll_clk|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_pll_clk|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \sys_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_sccb_dri|dri_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_n~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \cam_sda~input_o\ : std_logic;
SIGNAL \sys_rst_n~input_o\ : std_logic;
SIGNAL \sys_clk~input_o\ : std_logic;
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \u_sccb_dri|Add0~0_combout\ : std_logic;
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~feeder_combout\ : std_logic;
SIGNAL \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~q\ : std_logic;
SIGNAL \rst_n~0_combout\ : std_logic;
SIGNAL \rst_n~0clkctrl_outclk\ : std_logic;
SIGNAL \u_sccb_dri|Add0~1\ : std_logic;
SIGNAL \u_sccb_dri|Add0~2_combout\ : std_logic;
SIGNAL \u_sccb_dri|Add0~3\ : std_logic;
SIGNAL \u_sccb_dri|Add0~4_combout\ : std_logic;
SIGNAL \u_sccb_dri|Add0~7\ : std_logic;
SIGNAL \u_sccb_dri|Add0~8_combout\ : std_logic;
SIGNAL \u_sccb_dri|Add0~9\ : std_logic;
SIGNAL \u_sccb_dri|Add0~10_combout\ : std_logic;
SIGNAL \u_sccb_dri|Add0~11\ : std_logic;
SIGNAL \u_sccb_dri|Add0~12_combout\ : std_logic;
SIGNAL \u_sccb_dri|Add0~13\ : std_logic;
SIGNAL \u_sccb_dri|Add0~14_combout\ : std_logic;
SIGNAL \u_sccb_dri|Equal0~0_combout\ : std_logic;
SIGNAL \u_sccb_dri|clk_cnt~1_combout\ : std_logic;
SIGNAL \u_sccb_dri|Add0~5\ : std_logic;
SIGNAL \u_sccb_dri|Add0~6_combout\ : std_logic;
SIGNAL \u_sccb_dri|clk_cnt~0_combout\ : std_logic;
SIGNAL \u_sccb_dri|Equal0~1_combout\ : std_logic;
SIGNAL \u_sccb_dri|dri_clk~0_combout\ : std_logic;
SIGNAL \u_sccb_dri|dri_clk~q\ : std_logic;
SIGNAL \u_sccb_dri|dri_clk~clkctrl_outclk\ : std_logic;
SIGNAL \u_sccb_dri|cnt[0]~7_combout\ : std_logic;
SIGNAL \u_sccb_dri|cnt[4]~20\ : std_logic;
SIGNAL \u_sccb_dri|cnt[5]~21_combout\ : std_logic;
SIGNAL \u_sccb_dri|WideOr12~0_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector25~1_combout\ : std_logic;
SIGNAL \u_sccb_dri|cnt[5]~22\ : std_logic;
SIGNAL \u_sccb_dri|cnt[6]~23_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector25~0_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector25~2_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector25~3_combout\ : std_logic;
SIGNAL \u_sccb_dri|st_done~q\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[3]~19\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[4]~20_combout\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[4]~21\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[5]~22_combout\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[5]~23\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[6]~24_combout\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[6]~25\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[7]~26_combout\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[7]~27\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[8]~28_combout\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[8]~29\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[9]~30_combout\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[9]~31\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[10]~32_combout\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[10]~33\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[11]~34_combout\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[11]~35\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[12]~36_combout\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[12]~37\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[13]~38_combout\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[13]~39\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[14]~40_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Equal0~0_combout\ : std_logic;
SIGNAL \u_sccb_cfg|LessThan0~0_combout\ : std_logic;
SIGNAL \u_sccb_cfg|LessThan0~1_combout\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[0]~42_combout\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[1]~14_combout\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[1]~15\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[2]~16_combout\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[2]~17\ : std_logic;
SIGNAL \u_sccb_cfg|start_init_cnt[3]~18_combout\ : std_logic;
SIGNAL \u_sccb_cfg|sccb_exec~0_combout\ : std_logic;
SIGNAL \u_sccb_cfg|sccb_exec~1_combout\ : std_logic;
SIGNAL \u_sccb_cfg|sccb_exec~2_combout\ : std_logic;
SIGNAL \u_sccb_cfg|sccb_exec~3_combout\ : std_logic;
SIGNAL \u_sccb_cfg|init_reg_cnt[0]~21_combout\ : std_logic;
SIGNAL \u_sccb_cfg|init_reg_cnt[1]~7_combout\ : std_logic;
SIGNAL \u_sccb_cfg|init_reg_cnt[1]~8\ : std_logic;
SIGNAL \u_sccb_cfg|init_reg_cnt[2]~9_combout\ : std_logic;
SIGNAL \u_sccb_cfg|init_reg_cnt[2]~10\ : std_logic;
SIGNAL \u_sccb_cfg|init_reg_cnt[3]~11_combout\ : std_logic;
SIGNAL \u_sccb_cfg|init_reg_cnt[3]~12\ : std_logic;
SIGNAL \u_sccb_cfg|init_reg_cnt[4]~13_combout\ : std_logic;
SIGNAL \u_sccb_cfg|init_reg_cnt[4]~14\ : std_logic;
SIGNAL \u_sccb_cfg|init_reg_cnt[5]~15_combout\ : std_logic;
SIGNAL \u_sccb_cfg|init_reg_cnt[5]~16\ : std_logic;
SIGNAL \u_sccb_cfg|init_reg_cnt[6]~17_combout\ : std_logic;
SIGNAL \u_sccb_cfg|init_reg_cnt[6]~18\ : std_logic;
SIGNAL \u_sccb_cfg|init_reg_cnt[7]~19_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector14~2_combout\ : std_logic;
SIGNAL \u_sccb_dri|Equal4~1_combout\ : std_logic;
SIGNAL \u_sccb_dri|always11~0_combout\ : std_logic;
SIGNAL \u_sccb_dri|always11~1_combout\ : std_logic;
SIGNAL \u_sccb_dri|sccb_done~q\ : std_logic;
SIGNAL \u_sccb_cfg|always3~0_combout\ : std_logic;
SIGNAL \u_sccb_cfg|sccb_exec~4_combout\ : std_logic;
SIGNAL \u_sccb_cfg|sccb_exec~q\ : std_logic;
SIGNAL \u_sccb_dri|Selector1~0_combout\ : std_logic;
SIGNAL \u_sccb_dri|fsm_c.WR_ADDR~q\ : std_logic;
SIGNAL \u_sccb_dri|fsm_c.ADDR16~q\ : std_logic;
SIGNAL \u_sccb_dri|fsm_c.ADDR8~q\ : std_logic;
SIGNAL \u_sccb_dri|fsm_c.DATA_WR~q\ : std_logic;
SIGNAL \u_sccb_dri|fsm_c.STOP~feeder_combout\ : std_logic;
SIGNAL \u_sccb_dri|fsm_c.STOP~q\ : std_logic;
SIGNAL \u_sccb_dri|Selector0~0_combout\ : std_logic;
SIGNAL \u_sccb_dri|fsm_c.IDLE~q\ : std_logic;
SIGNAL \u_sccb_dri|cnt[6]~11_combout\ : std_logic;
SIGNAL \u_sccb_dri|cnt[6]~12_combout\ : std_logic;
SIGNAL \u_sccb_dri|cnt[6]~13_combout\ : std_logic;
SIGNAL \u_sccb_dri|cnt[6]~14_combout\ : std_logic;
SIGNAL \u_sccb_dri|cnt[0]~8\ : std_logic;
SIGNAL \u_sccb_dri|cnt[1]~9_combout\ : std_logic;
SIGNAL \u_sccb_dri|cnt[1]~10\ : std_logic;
SIGNAL \u_sccb_dri|cnt[2]~15_combout\ : std_logic;
SIGNAL \u_sccb_dri|cnt[2]~16\ : std_logic;
SIGNAL \u_sccb_dri|cnt[3]~17_combout\ : std_logic;
SIGNAL \u_sccb_dri|cnt[3]~18\ : std_logic;
SIGNAL \u_sccb_dri|cnt[4]~19_combout\ : std_logic;
SIGNAL \u_sccb_dri|Equal4~0_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector24~4_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector24~5_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector24~6_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector24~7_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector24~11_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector19~4_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~0feeder_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~0_q\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~17_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector1~1_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~20_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~19_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~18_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector19~9_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector19~10_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~21_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~24_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~23_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~22_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector19~11_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector19~12_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector24~12_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector24~13_combout\ : std_logic;
SIGNAL \u_sccb_dri|always11~2_combout\ : std_logic;
SIGNAL \u_sccb_dri|Equal4~2_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector24~0_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~1_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~4_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~2_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~3_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector19~0_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector19~1_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~8_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~5_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~7_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~6_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector19~2_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector19~3_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector24~1_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector24~2_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector24~3_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector24~8_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~16_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~13_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~14_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~15_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector19~7_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector19~8_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~9_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~12_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~10_combout\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \u_sccb_cfg|Ram0~11_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector19~5_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector19~6_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector24~9_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector24~10_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector24~14_combout\ : std_logic;
SIGNAL \u_sccb_dri|sda_out~q\ : std_logic;
SIGNAL \u_sccb_dri|Selector18~0_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector18~1_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector18~2_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector18~3_combout\ : std_logic;
SIGNAL \u_sccb_dri|sda_dir~q\ : std_logic;
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \cam_pclk~input_o\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[0]~10_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[1]~13\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[2]~14_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[2]~15\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[3]~16_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[3]~17\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[4]~18_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[4]~19\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[5]~20_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[5]~21\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[6]~22_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[6]~23\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[7]~24_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[7]~25\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[8]~26_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[8]~27\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[9]~28_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[1]~15_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[1]~16\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[2]~17_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[2]~18\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[3]~19_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[3]~20\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[4]~21_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[4]~22\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[5]~23_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[5]~24\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[6]~25_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[6]~26\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[7]~27_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[7]~28\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[8]~29_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[8]~30\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[9]~31_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[9]~32\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[10]~33_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[10]~34\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[11]~35_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[11]~36\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[12]~37_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[12]~38\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[13]~39_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[13]~40\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[14]~41_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[0]~14_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux1~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal8~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~5_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt[3]~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Add5~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux1~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~5_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state[1]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal14~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal13~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal13~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~7_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~8_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~14_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[0]~11\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[1]~12_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[0]~11_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[9]~30\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[10]~31_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[0]~12\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[1]~13_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[1]~14\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[2]~15_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[2]~16\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[3]~17_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[3]~18\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[4]~19_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[4]~20\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[5]~21_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[5]~22\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[6]~23_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[6]~24\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[7]~25_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[7]~26\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[8]~27_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[8]~28\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[9]~29_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~5_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~11_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~13_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~9_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux3~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~12_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux3~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[7]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[1]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~9_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~11_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~13_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~15_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~17_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_req~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_req~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r1~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r1~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r2~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r2~q\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[0]~11_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[3]~18\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[4]~19_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[0]~11_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[4]~20\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[5]~21_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[5]~22\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[6]~23_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[6]~24\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[7]~25_combout\ : std_logic;
SIGNAL \u_vga_dri|Equal0~0_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[7]~26\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[8]~27_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[8]~28\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[9]~29_combout\ : std_logic;
SIGNAL \u_vga_dri|Equal0~3_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[9]~30\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[10]~31_combout\ : std_logic;
SIGNAL \u_vga_dri|LessThan0~0_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[0]~12\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[1]~13_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[1]~14\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[2]~15_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[2]~16\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[3]~17_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[3]~18\ : std_logic;
SIGNAL \u_vga_dri|cnt_h[4]~19_combout\ : std_logic;
SIGNAL \u_vga_dri|Equal0~1_combout\ : std_logic;
SIGNAL \u_vga_dri|Equal0~2_combout\ : std_logic;
SIGNAL \u_vga_dri|Equal0~4_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[4]~20\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[5]~21_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[5]~22\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[6]~23_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[6]~24\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[7]~25_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[7]~26\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[8]~27_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[8]~28\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[9]~29_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[9]~30\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[10]~31_combout\ : std_logic;
SIGNAL \u_vga_dri|data_en~0_combout\ : std_logic;
SIGNAL \u_vga_dri|LessThan1~0_combout\ : std_logic;
SIGNAL \u_vga_dri|LessThan1~1_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[0]~12\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[1]~13_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[1]~14\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[2]~15_combout\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[2]~16\ : std_logic;
SIGNAL \u_vga_dri|cnt_v[3]~17_combout\ : std_logic;
SIGNAL \u_vga_dri|LessThan6~0_combout\ : std_logic;
SIGNAL \u_vga_dri|data_en~1_combout\ : std_logic;
SIGNAL \u_vga_dri|data_en~2_combout\ : std_logic;
SIGNAL \u_vga_dri|data_en~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan1~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_ack~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ : std_logic;
SIGNAL \u_vga_dri|LessThan8~0_combout\ : std_logic;
SIGNAL \u_vga_dri|data_req~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp1_lsb|data_wire[0]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[4]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[1]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~9_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~11_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~13_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~15_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~17_cout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_req~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_req~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~5_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~10_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux4~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux4~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\ : std_logic;
SIGNAL \cam_vsync~input_o\ : std_logic;
SIGNAL \u_sccb_cfg|init_done~0_combout\ : std_logic;
SIGNAL \u_sccb_cfg|init_done~1_combout\ : std_logic;
SIGNAL \u_sccb_cfg|init_done~q\ : std_logic;
SIGNAL \comb~0_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cam_vsync_d0~q\ : std_logic;
SIGNAL \u_cmos_capture_data|cam_vsync_d1~q\ : std_logic;
SIGNAL \u_cmos_capture_data|always1~1_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_ps_cnt[1]~3_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_ps_cnt[2]~2_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|always1~0_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_ps_cnt[0]~4_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_ps_cnt[3]~0_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_ps_cnt[3]~1_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|always2~0_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|frame_val_flag~0_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|frame_val_flag~q\ : std_logic;
SIGNAL \cam_href~input_o\ : std_logic;
SIGNAL \u_cmos_capture_data|byte_flag~0_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|byte_flag~q\ : std_logic;
SIGNAL \u_cmos_capture_data|byte_flag_d0~feeder_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|byte_flag_d0~q\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_frame_valid~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r[1]~feeder_combout\ : std_logic;
SIGNAL \sys_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \u_mode_selector|proc_cnt~2_combout\ : std_logic;
SIGNAL \key[0]~input_o\ : std_logic;
SIGNAL \u_key|key_data_r[0]~0_combout\ : std_logic;
SIGNAL \u_key|key_value[0]~feeder_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[0]~20_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \u_key|delay_cnt[15]~53\ : std_logic;
SIGNAL \u_key|delay_cnt[16]~54_combout\ : std_logic;
SIGNAL \key[2]~input_o\ : std_logic;
SIGNAL \u_key|key_data_r[2]~1_combout\ : std_logic;
SIGNAL \key[1]~input_o\ : std_logic;
SIGNAL \u_key|always1~1_combout\ : std_logic;
SIGNAL \u_key|key_data_r[1]~2_combout\ : std_logic;
SIGNAL \u_key|always1~0_combout\ : std_logic;
SIGNAL \u_key|always1~2_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[16]~55\ : std_logic;
SIGNAL \u_key|delay_cnt[17]~56_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[17]~57\ : std_logic;
SIGNAL \u_key|delay_cnt[18]~58_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[18]~59\ : std_logic;
SIGNAL \u_key|delay_cnt[19]~60_combout\ : std_logic;
SIGNAL \u_key|Equal2~2_combout\ : std_logic;
SIGNAL \u_key|Equal2~1_combout\ : std_logic;
SIGNAL \u_key|Equal2~3_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[13]~32_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[13]~33_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[0]~21\ : std_logic;
SIGNAL \u_key|delay_cnt[1]~22_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[1]~23\ : std_logic;
SIGNAL \u_key|delay_cnt[2]~24_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[2]~25\ : std_logic;
SIGNAL \u_key|delay_cnt[3]~26_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[3]~27\ : std_logic;
SIGNAL \u_key|delay_cnt[4]~28_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[4]~29\ : std_logic;
SIGNAL \u_key|delay_cnt[5]~30_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[5]~31\ : std_logic;
SIGNAL \u_key|delay_cnt[6]~34_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[6]~35\ : std_logic;
SIGNAL \u_key|delay_cnt[7]~36_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[7]~37\ : std_logic;
SIGNAL \u_key|delay_cnt[8]~38_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[8]~39\ : std_logic;
SIGNAL \u_key|delay_cnt[9]~40_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[9]~41\ : std_logic;
SIGNAL \u_key|delay_cnt[10]~42_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[10]~43\ : std_logic;
SIGNAL \u_key|delay_cnt[11]~44_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[11]~45\ : std_logic;
SIGNAL \u_key|delay_cnt[12]~46_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[12]~47\ : std_logic;
SIGNAL \u_key|delay_cnt[13]~48_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[13]~49\ : std_logic;
SIGNAL \u_key|delay_cnt[14]~50_combout\ : std_logic;
SIGNAL \u_key|delay_cnt[14]~51\ : std_logic;
SIGNAL \u_key|delay_cnt[15]~52_combout\ : std_logic;
SIGNAL \u_key|Equal2~0_combout\ : std_logic;
SIGNAL \u_key|Equal2~4_combout\ : std_logic;
SIGNAL \u_key|Equal2~5_combout\ : std_logic;
SIGNAL \u_key|Equal2~6_combout\ : std_logic;
SIGNAL \u_key|key_flag~q\ : std_logic;
SIGNAL \u_key|key_value[1]~feeder_combout\ : std_logic;
SIGNAL \u_mode_selector|Decoder0~1_combout\ : std_logic;
SIGNAL \u_mode_selector|proc_cnt~3_combout\ : std_logic;
SIGNAL \u_mode_selector|proc_cnt~1_combout\ : std_logic;
SIGNAL \u_mode_selector|proc_cnt~0_combout\ : std_logic;
SIGNAL \u_mode_selector|WideOr4~0_combout\ : std_logic;
SIGNAL \u_mode_selector|WideOr5~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux2~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux2~3_combout\ : std_logic;
SIGNAL \u_mode_selector|WideOr3~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r[4]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|pre_frame_valid_r[0]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux2~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux2~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|post_frame_valid~0_combout\ : std_logic;
SIGNAL \u_mode_selector|disp_cnt~0_combout\ : std_logic;
SIGNAL \u_mode_selector|Decoder0~0_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~0_combout\ : std_logic;
SIGNAL \u_mode_selector|disp_cnt~1_combout\ : std_logic;
SIGNAL \u_mode_selector|Decoder2~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|post_frame_valid~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|post_frame_data[0]~0_combout\ : std_logic;
SIGNAL \cam_data[0]~input_o\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_data_t[0]~0_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_frame_data[0]~0_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cam_href_d0~q\ : std_logic;
SIGNAL \u_cmos_capture_data|cam_href_d1~q\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_frame_href~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux6~0_combout\ : std_logic;
SIGNAL \cam_data[4]~input_o\ : std_logic;
SIGNAL \u_cmos_capture_data|cam_data_d0~4_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_frame_data[12]~11_combout\ : std_logic;
SIGNAL \cam_data[7]~input_o\ : std_logic;
SIGNAL \u_cmos_capture_data|cam_data_d0~7_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_data_t[15]~feeder_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_frame_data[15]~14_combout\ : std_logic;
SIGNAL \cam_data[6]~input_o\ : std_logic;
SIGNAL \u_cmos_capture_data|cam_data_d0~6_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_data_t[14]~feeder_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_frame_data[14]~13_combout\ : std_logic;
SIGNAL \cam_data[5]~input_o\ : std_logic;
SIGNAL \u_cmos_capture_data|cam_data_d0~5_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_data_t[13]~feeder_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_frame_data[13]~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][7]~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][6]~combout\ : std_logic;
SIGNAL \cam_data[3]~input_o\ : std_logic;
SIGNAL \u_cmos_capture_data|cam_data_d0~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][5]~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][9]~combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][8]~combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][4]~combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][7]~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][3]~combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][8]~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][2]~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][5]~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][4]~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[4]~12\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[5]~14\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[6]~16\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[7]~18\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[8]~20\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[9]~22\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[10]~24\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[11]~25_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cam_data_d0~0_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_frame_data[8]~7_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_frame_data[7]~6_combout\ : std_logic;
SIGNAL \cam_data[1]~input_o\ : std_logic;
SIGNAL \u_cmos_capture_data|cam_data_d0~1_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_data_t[9]~feeder_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_frame_data[9]~8_combout\ : std_logic;
SIGNAL \cam_data[2]~input_o\ : std_logic;
SIGNAL \u_cmos_capture_data|cam_data_d0~2_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_frame_data[10]~9_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][7]~30_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_data_t[5]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][6]~31_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][5]~32_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][4]~33_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][3]~38_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][2]~34_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[5]~12\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[6]~14\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[7]~16\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[8]~18\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[9]~20\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[10]~22\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[11]~23_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[10]~23_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[10]~21_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[9]~21_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[9]~19_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[8]~17_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[8]~19_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[7]~17_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[7]~15_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[6]~15_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[6]~13_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[5]~13_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[5]~11_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[4]~33_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[4]~11_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][3]~combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~35_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][2]~7_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_frame_data[5]~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~1\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~3\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~5\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~7\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~9\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~11\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~13\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~15\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~17\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~19\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~20_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_frame_data[2]~2_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_frame_data[4]~4_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_frame_data[1]~1_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_frame_data[3]~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][7]~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][6]~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][5]~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][4]~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|_~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][3]~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][2]~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][6]~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][5]~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][4]~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[4]~10\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[5]~12\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[6]~14\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[7]~16\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[8]~18\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[9]~20\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[10]~22\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[11]~23_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[10]~21_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[9]~19_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[8]~17_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[7]~15_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[6]~13_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[5]~11_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[4]~9_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][3]~9_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][2]~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[1]~feeder_combout\ : std_logic;
SIGNAL \u_cmos_capture_data|cmos_frame_data[11]~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~15_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~17_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~19_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~21_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~23_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~25\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[9]~27\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[10]~29\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[11]~30_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|pre_frame_hsync_r[0]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r[4]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[0]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly[2]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly[0]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly[1]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y1[0]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y[0]~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[0]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[0]~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[0]~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[1]~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[1]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[1]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[1]~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[2]~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[2]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[2]~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[3]~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[3]~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[4]~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[4]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[4]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[4]~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[5]~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[5]~21\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[6]~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[6]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[6]~23\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[7]~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[7]~25\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[8]~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[8]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[8]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[8]~27\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[9]~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[9]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[9]~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y1[1]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y[1]~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[1]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[10]~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y[2]~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[2]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[2]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux18~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[3]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][8]~11_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[11]~24\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[12]~25_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][8]~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][8]~9_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[11]~26\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[12]~27_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][8]~36_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[11]~24\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[12]~25_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~21\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[11]~31\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[12]~32_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y[4]~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[4]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[4]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][9]~37_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[12]~26\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[13]~27_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][9]~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[12]~28\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[13]~29_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~23\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[12]~33\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[13]~34_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y[5]~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[5]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[13]~28\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[14]~29_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[13]~30\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[14]~31_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~25\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[13]~35\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[14]~36_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y[6]~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[6]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[6]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[14]~30\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[15]~31_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~27\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|Add0~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[14]~37\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0[15]~38_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y[7]~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[7]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[2]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[3]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[5]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[6]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[7]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[0]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[0]~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[0]~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13[2]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add0~1\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add0~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add0~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add0~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add0~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add0~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add0~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add0~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add0~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add0~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add0~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add0~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add0~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add0~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add0~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add0~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add0~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[1]~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[2]~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[3]~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[4]~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[5]~21\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[6]~23\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[7]~25\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[8]~27\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[9]~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[7]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p32~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[6]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[5]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[4]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p32~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[2]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p32~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[1]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32[1]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add4~1\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add4~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add4~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add4~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add4~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add4~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add4~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add4~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add4~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add4~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add4~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add4~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add4~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add4~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add4~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add4~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add4~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[0]~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[1]~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[2]~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[3]~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[4]~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[5]~21\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[6]~23\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[7]~25\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[8]~27\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[9]~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[8]~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[8]~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[7]~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[7]~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[6]~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[6]~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[5]~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[5]~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[4]~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[4]~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[3]~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[3]~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[2]~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[2]~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[1]~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[1]~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~15_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~17_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[0]~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[1]~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~1\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[1]~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[2]~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[2]~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[3]~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[3]~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[4]~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[4]~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[5]~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[5]~21\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[6]~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[6]~23\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[7]~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[7]~25\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[8]~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[8]~27\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[9]~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add11~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[0]~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[0]~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[0]~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23[3]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add0~1\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add0~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add0~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add0~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add0~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add0~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add0~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add0~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add0~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add0~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add0~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add0~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add0~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add0~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add0~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add0~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add0~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[0]~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[1]~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[2]~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[3]~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[4]~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[5]~21\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[6]~23\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[7]~25\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[8]~27\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[9]~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add2~1\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add2~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add2~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add2~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add2~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add2~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add2~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add2~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add2~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add2~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add2~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add2~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add2~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add2~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add2~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add2~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add2~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[0]~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[1]~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[2]~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[3]~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[4]~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[5]~21\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[6]~23\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[7]~25\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[8]~27\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[9]~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[8]~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[8]~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[7]~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[7]~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[6]~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[6]~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[5]~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[5]~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[4]~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[4]~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[3]~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[3]~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[2]~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[2]~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[1]~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[1]~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~15_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~17_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[0]~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[1]~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~1\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[1]~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[2]~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[2]~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[3]~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[3]~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[4]~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[4]~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[5]~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[5]~21\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[6]~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[6]~23\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[7]~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[7]~25\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[8]~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[8]~27\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[9]~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Add5~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[2]~20\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[3]~22\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[4]~24\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[5]~26\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[6]~28\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[7]~30\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[8]~32\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[9]~34\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[10]~36\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[11]~38\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[12]~40\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[13]~42\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[14]~44\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[15]~46\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[16]~48\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[17]~50\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[18]~52\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[19]~54\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[20]~55_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[18]~51_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[19]~53_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~13_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[17]~49_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[16]~47_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~17_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~15_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[15]~45_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[14]~43_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u_mode_selector|Decoder0~2_combout\ : std_logic;
SIGNAL \u_mode_selector|sobel_grade[0]~2_combout\ : std_logic;
SIGNAL \u_mode_selector|sobel_grade[1]~1_combout\ : std_logic;
SIGNAL \u_mode_selector|sobel_grade[2]~0_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~11_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~19_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~57_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~21_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[13]~41_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[12]~39_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u_mode_selector|WideOr1~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~23_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~58_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~25_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[11]~37_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[10]~35_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~15_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~27_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~29_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~30_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~59_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~31_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~32_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[9]~33_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[8]~31_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~17_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u_mode_selector|sobel_threshold~0_combout\ : std_logic;
SIGNAL \u_mode_selector|WideOr2~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~33_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~34_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~35_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~36_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~37_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~60_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~38_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~39_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[7]~29_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[6]~27_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~19_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~40_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~41_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~42_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~43_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~44_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~45_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~61_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~46_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~47_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[5]~25_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[4]~23_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~21_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~48_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~49_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~50_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~51_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~52_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~53_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~54_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~62_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~55_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~56_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[3]~21_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[2]~19_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~15_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~17_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~19_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~21_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~23_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~13_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|post_img_bit_r~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|post_img_bit~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d1~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d1~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d2~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d2~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[1]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[1]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[3]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~21\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~23\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[7]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[7]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~25\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[8]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~27\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[9]~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[9]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[9]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|taps0x_d0~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p13~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p13~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p12~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|row1~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|row1~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p23~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p23~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p22~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p22~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p21~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|row2~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|row2~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|row3_data~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|row3_data~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p33~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p33~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p32~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p32~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p31~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p31~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|row3~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|row3~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|erosion~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|erosion~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|post_img_bit~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row2[0]~10\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row2[1]~12\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row2[2]~14\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row2[3]~16\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row2[4]~18\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row2[5]~20\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row2[6]~21_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add0~1\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add0~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add0~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add0~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add0~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add0~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add0~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add0~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add0~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add0~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add0~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add0~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add0~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[0]~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[1]~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[2]~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[3]~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[4]~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[5]~21\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[6]~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row2[5]~19_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[5]~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[4]~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row2[4]~17_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row2[3]~15_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[3]~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row2[2]~13_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[2]~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row2[1]~11_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[1]~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row2[0]~9_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[0]~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~1\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add3~1\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add3~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add3~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add3~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add3~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add3~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add3~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add3~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add3~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add3~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add3~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add3~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add3~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[0]~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[1]~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[2]~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[3]~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[4]~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[5]~21\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[6]~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[5]~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[4]~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[3]~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[2]~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[1]~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[0]~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|sum[5]~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|sum[5]~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|sum[5]~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|sum[5]~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|sum[5]~15_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|sum[5]~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|sum[6]~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux7~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[0]~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[1]~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[2]~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[3]~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[4]~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[5]~21\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[6]~23\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[7]~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[0]~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[1]~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[2]~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[3]~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[4]~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[5]~21\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[6]~23\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[7]~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add2~1\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add2~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add2~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add2~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add2~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add2~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add2~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add2~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add2~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add2~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add2~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[1]~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[2]~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[3]~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[4]~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[5]~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[6]~21\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[7]~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[6]~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[6]~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[5]~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[5]~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[4]~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[4]~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[3]~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[3]~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[2]~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[2]~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[1]~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[1]~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~1\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~3\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~5\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~7\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~9\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[6]~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[5]~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[4]~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[3]~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[2]~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[1]~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[0]~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[0]~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum[6]~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum[6]~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum[6]~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum[6]~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum[6]~15_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum[6]~17_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum[6]~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum[7]~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux6~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux6~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[3]~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[3]~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[3]~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[7]~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[7]~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[6]~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[6]~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[5]~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[5]~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[4]~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[4]~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[2]~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[2]~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[1]~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[1]~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[0]~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[0]~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[7]~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[6]~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[5]~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[4]~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[2]~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[1]~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[0]~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[3]~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~9_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[7]~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~9_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[7]~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[6]~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[6]~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~11_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[5]~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~11_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[5]~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[4]~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[4]~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[3]~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[3]~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~13_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[2]~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~13_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[2]~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[1]~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[1]~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~15_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[0]~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~15_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[0]~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[7]~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~9_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[7]~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[6]~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~11_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[5]~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[4]~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[3]~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~13_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[2]~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[1]~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~15_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[0]~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~9_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[7]~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[6]~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[6]~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[5]~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~11_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[5]~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[4]~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[4]~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[3]~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~13_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[2]~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[2]~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[1]~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[1]~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~15_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[0]~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~9_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~9_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~11_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~11_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~13_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~13_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~15_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~15_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~17_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~17_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~9_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~11_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~13_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~15_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~17_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[7]~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~9_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[6]~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[5]~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[4]~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[3]~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[2]~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[0]~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[3]~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~1_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~3_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~5_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~7_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~9_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~11_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~13_cout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux7~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux6~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[1]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|pre_frame_hsync_r[0]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d1~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d2~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[0]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[2]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[3]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[4]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~21\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~23\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~25\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~27\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[9]~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[9]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|taps0x_d0~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p13~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p13~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p12~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p11~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p11~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|row1~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|row1~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p23~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p23~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p22~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p22~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|row2~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|row2~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|row3_data~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|row3_data~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p33~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p33~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p32~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p32~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p31~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p31~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|row3~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|row3~q\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|dilation~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Dilation|dilation~q\ : std_logic;
SIGNAL \u_Image_Processor|Mux7~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux7~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux7~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux7~9_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux24~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux24~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add3~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add3~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[6]~23\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[7]~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row2[6]~22\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row2[7]~23_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add0~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add0~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[6]~23\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[7]~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|sum[6]~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|sum[7]~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux6~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[7]~25\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[8]~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[7]~25\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[8]~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add2~11\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add2~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[7]~23\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[8]~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum[7]~21\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum[8]~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[4]~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux6~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux6~6_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux6~7_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux6~8_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux23~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux23~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[8]~27\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1[9]~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add2~13\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add2~14_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[8]~25\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[9]~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[8]~27\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3[9]~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum[8]~23\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum[9]~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add3~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add3~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[7]~25\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[8]~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add0~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add0~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[7]~25\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[8]~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row2[7]~24\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row2[8]~25_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|sum[7]~21\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|sum[8]~22_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux5~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[5]~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux5~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux5~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux5~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux5~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux22~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux22~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[8]~27\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row1[9]~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[8]~27\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|row3[9]~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|sum[8]~23\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|sum[9]~24_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux4~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add2~15\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add2~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[9]~27\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2[10]~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~17\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum[9]~25\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum[10]~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[6]~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux4~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux4~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux4~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux4~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux4~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux21~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|Add5~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|sum[9]~25\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|sum[10]~26_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux3~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~19\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|Add6~20_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum[10]~27\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum[11]~28_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux3~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux3~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux3~3_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux3~4_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux20~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux20~1_combout\ : std_logic;
SIGNAL \u_mode_selector|Decoder4~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux7~12_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[2]~5_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux7~11_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum[6]~18_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Mean_Filter|sum[5]~16_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux7~10_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux8~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux8~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux19~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|post_frame_data[9]~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux18~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux18~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux17~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux16~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[0]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[1]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[2]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[3]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[4]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[5]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[6]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[7]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[8]~feeder_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux15~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux15~1_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux14~0_combout\ : std_logic;
SIGNAL \u_mode_selector|Decoder3~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|post_frame_data[11]~2_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux13~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux12~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux11~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux10~0_combout\ : std_logic;
SIGNAL \u_Image_Processor|Mux9~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[9]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[10]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[11]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[12]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[13]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[14]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[15]~feeder_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector14~4_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector15~2_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector14~3_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector15~3_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector15~0_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector15~1_combout\ : std_logic;
SIGNAL \u_sccb_dri|Selector15~4_combout\ : std_logic;
SIGNAL \u_sccb_dri|scl~q\ : std_logic;
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[4]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[3]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|WideOr0~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector0~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|WideOr1~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector1~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector2~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector2~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector2~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_ba[1]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~32_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rd_ack_r1~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rd_ack_r1~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rd_ack_r2~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~1\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~33_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~3\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~34_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~5\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~35_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~7\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~8_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~36_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~9\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~10_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~37_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~11\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~12_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~38_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~13\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~14_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~39_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~15\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~16_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~40_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~17\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~18_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~41_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~19\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~20_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~42_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~21\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~22_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~43_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~23\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~24_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~44_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~25\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~26_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~28_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~32_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sw_bank_en~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sw_bank_en~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~1\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~33_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~3\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~34_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~5\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~35_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~7\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~8_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~36_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~9\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~10_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~37_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~11\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~12_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~38_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~13\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~14_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~39_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~15\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~16_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~40_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~17\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~18_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~41_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~19\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~20_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~42_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~21\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~22_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~43_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~23\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~24_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~44_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~25\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~26_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~28_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector4~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector4~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rw_bank_flag~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rw_bank_flag~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~27\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~29_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~31_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~27\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~29_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~31_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~4_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~5_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~6_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~7_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~8_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~2_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~9_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~10_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~11_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~12_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector11~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector11~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector10~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector10~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector9~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector9~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector8~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector8~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector7~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector7~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector6~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector6~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector5~0_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector5~1_combout\ : std_logic;
SIGNAL \u_vga_dri|LessThan2~0_combout\ : std_logic;
SIGNAL \u_vga_dri|LessThan2~1_combout\ : std_logic;
SIGNAL \u_vga_dri|LessThan3~0_combout\ : std_logic;
SIGNAL \u_vga_dri|LessThan3~1_combout\ : std_logic;
SIGNAL \u_vga_dri|data_en~5_combout\ : std_logic;
SIGNAL \u_vga_dri|data_en~6_combout\ : std_logic;
SIGNAL \u_vga_dri|data_en~4_combout\ : std_logic;
SIGNAL \sdram_data[0]~input_o\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[0]~feeder_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \sdram_data[1]~input_o\ : std_logic;
SIGNAL \sdram_data[2]~input_o\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[2]~feeder_combout\ : std_logic;
SIGNAL \sdram_data[3]~input_o\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[3]~feeder_combout\ : std_logic;
SIGNAL \sdram_data[4]~input_o\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[4]~feeder_combout\ : std_logic;
SIGNAL \sdram_data[5]~input_o\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[5]~feeder_combout\ : std_logic;
SIGNAL \sdram_data[6]~input_o\ : std_logic;
SIGNAL \sdram_data[7]~input_o\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[7]~feeder_combout\ : std_logic;
SIGNAL \sdram_data[8]~input_o\ : std_logic;
SIGNAL \u_vga_dri|Add3~1\ : std_logic;
SIGNAL \u_vga_dri|Add3~2_combout\ : std_logic;
SIGNAL \u_vga_dri|Add3~3\ : std_logic;
SIGNAL \u_vga_dri|Add3~4_combout\ : std_logic;
SIGNAL \comb_11|Add1~2_combout\ : std_logic;
SIGNAL \u_vga_dri|data_en~7_combout\ : std_logic;
SIGNAL \comb_11|Mux271~0_combout\ : std_logic;
SIGNAL \u_vga_dri|Add2~1\ : std_logic;
SIGNAL \u_vga_dri|Add2~3\ : std_logic;
SIGNAL \u_vga_dri|Add2~5\ : std_logic;
SIGNAL \u_vga_dri|Add2~6_combout\ : std_logic;
SIGNAL \u_vga_dri|pix_x[3]~4_combout\ : std_logic;
SIGNAL \u_vga_dri|Add2~4_combout\ : std_logic;
SIGNAL \u_vga_dri|pix_x[2]~3_combout\ : std_logic;
SIGNAL \u_vga_dri|Add3~5\ : std_logic;
SIGNAL \u_vga_dri|Add3~6_combout\ : std_logic;
SIGNAL \comb_11|Add1~0_combout\ : std_logic;
SIGNAL \comb_11|Add1~1_combout\ : std_logic;
SIGNAL \u_vga_dri|Add2~7\ : std_logic;
SIGNAL \u_vga_dri|Add2~8_combout\ : std_logic;
SIGNAL \u_vga_dri|pix_x[4]~2_combout\ : std_logic;
SIGNAL \u_vga_dri|Add2~2_combout\ : std_logic;
SIGNAL \u_vga_dri|pix_x[1]~0_combout\ : std_logic;
SIGNAL \comb_11|Mux46~0_combout\ : std_logic;
SIGNAL \u_vga_dri|Add2~0_combout\ : std_logic;
SIGNAL \u_vga_dri|pix_x[0]~1_combout\ : std_logic;
SIGNAL \comb_11|Mux46~1_combout\ : std_logic;
SIGNAL \comb_11|Mux46~2_combout\ : std_logic;
SIGNAL \comb_11|Mux47~4_combout\ : std_logic;
SIGNAL \comb_11|Mux47~2_combout\ : std_logic;
SIGNAL \comb_11|Mux47~1_combout\ : std_logic;
SIGNAL \comb_11|Mux47~3_combout\ : std_logic;
SIGNAL \comb_11|Mux47~0_combout\ : std_logic;
SIGNAL \comb_11|Mux47~5_combout\ : std_logic;
SIGNAL \u_vga_dri|Add3~0_combout\ : std_logic;
SIGNAL \u_vga_dri|pix_y[0]~0_combout\ : std_logic;
SIGNAL \comb_11|Mux50~2_combout\ : std_logic;
SIGNAL \comb_11|Mux48~2_combout\ : std_logic;
SIGNAL \comb_11|Mux48~1_combout\ : std_logic;
SIGNAL \comb_11|Mux48~3_combout\ : std_logic;
SIGNAL \comb_11|Mux48~4_combout\ : std_logic;
SIGNAL \comb_11|Mux48~0_combout\ : std_logic;
SIGNAL \comb_11|Mux48~5_combout\ : std_logic;
SIGNAL \comb_11|Mux53~0_combout\ : std_logic;
SIGNAL \comb_11|Mux58~0_combout\ : std_logic;
SIGNAL \comb_11|Mux58~1_combout\ : std_logic;
SIGNAL \comb_11|Mux60~2_combout\ : std_logic;
SIGNAL \comb_11|Mux60~3_combout\ : std_logic;
SIGNAL \comb_11|Mux24~0_combout\ : std_logic;
SIGNAL \comb_11|Mux33~2_combout\ : std_logic;
SIGNAL \comb_11|Mux33~3_combout\ : std_logic;
SIGNAL \comb_11|Mux50~3_combout\ : std_logic;
SIGNAL \comb_11|Mux44~1_combout\ : std_logic;
SIGNAL \comb_11|Mux44~0_combout\ : std_logic;
SIGNAL \comb_11|Mux44~2_combout\ : std_logic;
SIGNAL \comb_11|Mux44~3_combout\ : std_logic;
SIGNAL \comb_11|Mux44~4_combout\ : std_logic;
SIGNAL \comb_11|Mux52~2_combout\ : std_logic;
SIGNAL \comb_11|Mux43~2_combout\ : std_logic;
SIGNAL \comb_11|Mux43~0_combout\ : std_logic;
SIGNAL \comb_11|Mux43~1_combout\ : std_logic;
SIGNAL \comb_11|Mux43~3_combout\ : std_logic;
SIGNAL \comb_11|Mux42~0_combout\ : std_logic;
SIGNAL \comb_11|Mux45~1_combout\ : std_logic;
SIGNAL \comb_11|Mux33~0_combout\ : std_logic;
SIGNAL \comb_11|Mux33~1_combout\ : std_logic;
SIGNAL \comb_11|Mux50~0_combout\ : std_logic;
SIGNAL \comb_11|Mux45~3_combout\ : std_logic;
SIGNAL \comb_11|Mux53~3_combout\ : std_logic;
SIGNAL \comb_11|Mux53~4_combout\ : std_logic;
SIGNAL \comb_11|Mux45~0_combout\ : std_logic;
SIGNAL \comb_11|Mux45~2_combout\ : std_logic;
SIGNAL \comb_11|Mux45~4_combout\ : std_logic;
SIGNAL \comb_11|Mux50~1_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~1_combout\ : std_logic;
SIGNAL \comb_11|Mux53~1_combout\ : std_logic;
SIGNAL \comb_11|Mux53~2_combout\ : std_logic;
SIGNAL \comb_11|Mux53~5_combout\ : std_logic;
SIGNAL \comb_11|Mux52~0_combout\ : std_logic;
SIGNAL \comb_11|Mux52~1_combout\ : std_logic;
SIGNAL \comb_11|Mux67~11_combout\ : std_logic;
SIGNAL \comb_11|Mux67~16_combout\ : std_logic;
SIGNAL \comb_11|Mux67~17_combout\ : std_logic;
SIGNAL \comb_11|Mux67~5_combout\ : std_logic;
SIGNAL \comb_11|Mux58~2_combout\ : std_logic;
SIGNAL \comb_11|Mux58~3_combout\ : std_logic;
SIGNAL \comb_11|Mux67~6_combout\ : std_logic;
SIGNAL \comb_11|Mux67~0_combout\ : std_logic;
SIGNAL \comb_11|Mux56~0_combout\ : std_logic;
SIGNAL \comb_11|Mux56~1_combout\ : std_logic;
SIGNAL \comb_11|Mux56~2_combout\ : std_logic;
SIGNAL \comb_11|Mux57~0_combout\ : std_logic;
SIGNAL \comb_11|Mux57~1_combout\ : std_logic;
SIGNAL \comb_11|Mux67~1_combout\ : std_logic;
SIGNAL \comb_11|Mux67~2_combout\ : std_logic;
SIGNAL \comb_11|Mux67~3_combout\ : std_logic;
SIGNAL \comb_11|Mux67~4_combout\ : std_logic;
SIGNAL \comb_11|Mux67~7_combout\ : std_logic;
SIGNAL \comb_11|Mux67~8_combout\ : std_logic;
SIGNAL \comb_11|Mux63~0_combout\ : std_logic;
SIGNAL \comb_11|Mux65~0_combout\ : std_logic;
SIGNAL \comb_11|Mux67~13_combout\ : std_logic;
SIGNAL \comb_11|Mux64~0_combout\ : std_logic;
SIGNAL \comb_11|Mux67~12_combout\ : std_logic;
SIGNAL \comb_11|Mux67~14_combout\ : std_logic;
SIGNAL \comb_11|Mux61~0_combout\ : std_logic;
SIGNAL \comb_11|Mux61~1_combout\ : std_logic;
SIGNAL \comb_11|Mux61~2_combout\ : std_logic;
SIGNAL \comb_11|Mux61~3_combout\ : std_logic;
SIGNAL \comb_11|Mux61~4_combout\ : std_logic;
SIGNAL \comb_11|Mux60~0_combout\ : std_logic;
SIGNAL \comb_11|Mux60~1_combout\ : std_logic;
SIGNAL \comb_11|Mux60~4_combout\ : std_logic;
SIGNAL \comb_11|Mux59~0_combout\ : std_logic;
SIGNAL \comb_11|Mux59~1_combout\ : std_logic;
SIGNAL \comb_11|Mux59~2_combout\ : std_logic;
SIGNAL \comb_11|Mux59~3_combout\ : std_logic;
SIGNAL \comb_11|Mux59~4_combout\ : std_logic;
SIGNAL \comb_11|Mux67~9_combout\ : std_logic;
SIGNAL \comb_11|Mux62~0_combout\ : std_logic;
SIGNAL \comb_11|Mux62~1_combout\ : std_logic;
SIGNAL \comb_11|Mux62~2_combout\ : std_logic;
SIGNAL \comb_11|Mux67~10_combout\ : std_logic;
SIGNAL \comb_11|Mux67~15_combout\ : std_logic;
SIGNAL \comb_11|Mux67~18_combout\ : std_logic;
SIGNAL \comb_11|Mux9~0_combout\ : std_logic;
SIGNAL \comb_11|Mux9~1_combout\ : std_logic;
SIGNAL \comb_11|Mux8~1_combout\ : std_logic;
SIGNAL \comb_11|Mux8~0_combout\ : std_logic;
SIGNAL \comb_11|Mux8~2_combout\ : std_logic;
SIGNAL \comb_11|Mux16~5_combout\ : std_logic;
SIGNAL \comb_11|Mux11~1_combout\ : std_logic;
SIGNAL \comb_11|Mux10~0_combout\ : std_logic;
SIGNAL \comb_11|Mux16~14_combout\ : std_logic;
SIGNAL \comb_11|Mux0~0_combout\ : std_logic;
SIGNAL \comb_11|Mux11~0_combout\ : std_logic;
SIGNAL \comb_11|Mux16~15_combout\ : std_logic;
SIGNAL \comb_11|Mux13~0_combout\ : std_logic;
SIGNAL \comb_11|Mux12~0_combout\ : std_logic;
SIGNAL \comb_11|Mux16~12_combout\ : std_logic;
SIGNAL \comb_11|Mux16~13_combout\ : std_logic;
SIGNAL \comb_11|Mux0~1_combout\ : std_logic;
SIGNAL \comb_11|Mux14~0_combout\ : std_logic;
SIGNAL \comb_11|Mux14~1_combout\ : std_logic;
SIGNAL \comb_11|Mux16~6_combout\ : std_logic;
SIGNAL \comb_11|Mux16~7_combout\ : std_logic;
SIGNAL \comb_11|Mux16~1_combout\ : std_logic;
SIGNAL \comb_11|Mux16~2_combout\ : std_logic;
SIGNAL \comb_11|Mux27~0_combout\ : std_logic;
SIGNAL \comb_11|Mux3~0_combout\ : std_logic;
SIGNAL \comb_11|Mux4~0_combout\ : std_logic;
SIGNAL \comb_11|Mux16~0_combout\ : std_logic;
SIGNAL \comb_11|Mux7~0_combout\ : std_logic;
SIGNAL \comb_11|Mux16~3_combout\ : std_logic;
SIGNAL \comb_11|Mux16~4_combout\ : std_logic;
SIGNAL \comb_11|Mux64~1_combout\ : std_logic;
SIGNAL \comb_11|Mux16~8_combout\ : std_logic;
SIGNAL \comb_11|Mux3~1_combout\ : std_logic;
SIGNAL \comb_11|Mux16~10_combout\ : std_logic;
SIGNAL \comb_11|Mux2~0_combout\ : std_logic;
SIGNAL \comb_11|Mux16~11_combout\ : std_logic;
SIGNAL \comb_11|Mux16~9_combout\ : std_logic;
SIGNAL \comb_11|Mux29~1_combout\ : std_logic;
SIGNAL \comb_11|Mux29~0_combout\ : std_logic;
SIGNAL \comb_11|Mux29~2_combout\ : std_logic;
SIGNAL \comb_11|Mux30~0_combout\ : std_logic;
SIGNAL \comb_11|Mux30~1_combout\ : std_logic;
SIGNAL \comb_11|Mux30~2_combout\ : std_logic;
SIGNAL \comb_11|Mux30~3_combout\ : std_logic;
SIGNAL \comb_11|Mux30~4_combout\ : std_logic;
SIGNAL \comb_11|Mux33~6_combout\ : std_logic;
SIGNAL \comb_11|Mux23~0_combout\ : std_logic;
SIGNAL \comb_11|Mux23~1_combout\ : std_logic;
SIGNAL \comb_11|Mux33~7_combout\ : std_logic;
SIGNAL \comb_11|Mux33~8_combout\ : std_logic;
SIGNAL \comb_11|Mux33~9_combout\ : std_logic;
SIGNAL \comb_11|Mux27~2_combout\ : std_logic;
SIGNAL \comb_11|Mux27~1_combout\ : std_logic;
SIGNAL \comb_11|Mux27~3_combout\ : std_logic;
SIGNAL \comb_11|Mux27~4_combout\ : std_logic;
SIGNAL \comb_11|Mux28~0_combout\ : std_logic;
SIGNAL \comb_11|Mux28~1_combout\ : std_logic;
SIGNAL \comb_11|Mux28~3_combout\ : std_logic;
SIGNAL \comb_11|Mux28~2_combout\ : std_logic;
SIGNAL \comb_11|Mux28~4_combout\ : std_logic;
SIGNAL \comb_11|Mux25~0_combout\ : std_logic;
SIGNAL \comb_11|Mux25~1_combout\ : std_logic;
SIGNAL \comb_11|Mux26~0_combout\ : std_logic;
SIGNAL \comb_11|Mux26~2_combout\ : std_logic;
SIGNAL \comb_11|Mux26~1_combout\ : std_logic;
SIGNAL \comb_11|Mux26~3_combout\ : std_logic;
SIGNAL \comb_11|Mux26~4_combout\ : std_logic;
SIGNAL \comb_11|Mux26~5_combout\ : std_logic;
SIGNAL \comb_11|Mux33~4_combout\ : std_logic;
SIGNAL \comb_11|Mux33~5_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~2_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~3_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~4_combout\ : std_logic;
SIGNAL \u_vga_dri|Add2~9\ : std_logic;
SIGNAL \u_vga_dri|Add2~10_combout\ : std_logic;
SIGNAL \comb_11|always0~5_combout\ : std_logic;
SIGNAL \u_vga_dri|Add2~11\ : std_logic;
SIGNAL \u_vga_dri|Add2~12_combout\ : std_logic;
SIGNAL \u_vga_dri|Add3~7\ : std_logic;
SIGNAL \u_vga_dri|Add3~9\ : std_logic;
SIGNAL \u_vga_dri|Add3~11\ : std_logic;
SIGNAL \u_vga_dri|Add3~12_combout\ : std_logic;
SIGNAL \comb_11|always0~6_combout\ : std_logic;
SIGNAL \u_vga_dri|Add3~13\ : std_logic;
SIGNAL \u_vga_dri|Add3~14_combout\ : std_logic;
SIGNAL \u_vga_dri|Add3~15\ : std_logic;
SIGNAL \u_vga_dri|Add3~16_combout\ : std_logic;
SIGNAL \u_vga_dri|Add2~13\ : std_logic;
SIGNAL \u_vga_dri|Add2~15\ : std_logic;
SIGNAL \u_vga_dri|Add2~17\ : std_logic;
SIGNAL \u_vga_dri|Add2~19\ : std_logic;
SIGNAL \u_vga_dri|Add2~20_combout\ : std_logic;
SIGNAL \u_vga_dri|Add3~17\ : std_logic;
SIGNAL \u_vga_dri|Add3~19\ : std_logic;
SIGNAL \u_vga_dri|Add3~20_combout\ : std_logic;
SIGNAL \comb_11|always0~0_combout\ : std_logic;
SIGNAL \comb_11|always0~1_combout\ : std_logic;
SIGNAL \u_vga_dri|Add2~18_combout\ : std_logic;
SIGNAL \u_vga_dri|Add2~14_combout\ : std_logic;
SIGNAL \u_vga_dri|Add2~16_combout\ : std_logic;
SIGNAL \comb_11|LessThan6~0_combout\ : std_logic;
SIGNAL \comb_11|LessThan6~1_combout\ : std_logic;
SIGNAL \u_vga_dri|Add3~18_combout\ : std_logic;
SIGNAL \comb_11|always0~2_combout\ : std_logic;
SIGNAL \comb_11|always0~3_combout\ : std_logic;
SIGNAL \comb_11|always0~7_combout\ : std_logic;
SIGNAL \u_vga_dri|Add3~8_combout\ : std_logic;
SIGNAL \u_vga_dri|Add3~10_combout\ : std_logic;
SIGNAL \comb_11|always0~8_combout\ : std_logic;
SIGNAL \comb_11|always0~10_combout\ : std_logic;
SIGNAL \u_vga_dri|pix_x[6]~5_combout\ : std_logic;
SIGNAL \comb_11|always0~4_combout\ : std_logic;
SIGNAL \comb_11|always0~12_combout\ : std_logic;
SIGNAL \comb_11|always0~13_combout\ : std_logic;
SIGNAL \comb_11|always0~11_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~37_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~38_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~8_combout\ : std_logic;
SIGNAL \comb_11|LessThan1~0_combout\ : std_logic;
SIGNAL \comb_11|always0~9_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~5_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~6_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~7_combout\ : std_logic;
SIGNAL \comb_11|Mux155~0_combout\ : std_logic;
SIGNAL \comb_11|Mux169~2_combout\ : std_logic;
SIGNAL \comb_11|Mux169~3_combout\ : std_logic;
SIGNAL \comb_11|Mux169~4_combout\ : std_logic;
SIGNAL \comb_11|Mux169~8_combout\ : std_logic;
SIGNAL \comb_11|Mux169~9_combout\ : std_logic;
SIGNAL \comb_11|Mux169~6_combout\ : std_logic;
SIGNAL \comb_11|Mux169~5_combout\ : std_logic;
SIGNAL \comb_11|Mux169~40_combout\ : std_logic;
SIGNAL \comb_11|Mux169~41_combout\ : std_logic;
SIGNAL \comb_11|Mux158~0_combout\ : std_logic;
SIGNAL \comb_11|Mux169~7_combout\ : std_logic;
SIGNAL \comb_11|Mux254~0_combout\ : std_logic;
SIGNAL \comb_11|Mux254~1_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~9_combout\ : std_logic;
SIGNAL \comb_11|Mux163~0_combout\ : std_logic;
SIGNAL \comb_11|Mux207~0_combout\ : std_logic;
SIGNAL \comb_11|Mux169~38_combout\ : std_logic;
SIGNAL \comb_11|Mux206~0_combout\ : std_logic;
SIGNAL \comb_11|Mux169~34_combout\ : std_logic;
SIGNAL \comb_11|Mux161~0_combout\ : std_logic;
SIGNAL \comb_11|Mux169~37_combout\ : std_logic;
SIGNAL \comb_11|Mux279~0_combout\ : std_logic;
SIGNAL \comb_11|Mux232~0_combout\ : std_logic;
SIGNAL \comb_11|Mux169~35_combout\ : std_logic;
SIGNAL \comb_11|Mux233~0_combout\ : std_logic;
SIGNAL \comb_11|Mux278~0_combout\ : std_logic;
SIGNAL \comb_11|Mux169~36_combout\ : std_logic;
SIGNAL \comb_11|Mux288~0_combout\ : std_logic;
SIGNAL \comb_11|Mux288~1_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~32_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~35_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~10_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~13_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~33_combout\ : std_logic;
SIGNAL \comb_11|Mux177~0_combout\ : std_logic;
SIGNAL \comb_11|Mux271~1_combout\ : std_logic;
SIGNAL \comb_11|Mux194~0_combout\ : std_logic;
SIGNAL \comb_11|Mux271~3_combout\ : std_logic;
SIGNAL \comb_11|Mux271~4_combout\ : std_logic;
SIGNAL \comb_11|Mux169~11_combout\ : std_logic;
SIGNAL \comb_11|Mux169~12_combout\ : std_logic;
SIGNAL \comb_11|Mux169~13_combout\ : std_logic;
SIGNAL \comb_11|Mux271~5_combout\ : std_logic;
SIGNAL \comb_11|Mux165~0_combout\ : std_logic;
SIGNAL \comb_11|Mux169~10_combout\ : std_logic;
SIGNAL \comb_11|Mux271~6_combout\ : std_logic;
SIGNAL \comb_11|Mux271~2_combout\ : std_logic;
SIGNAL \comb_11|Mux271~7_combout\ : std_logic;
SIGNAL \comb_11|Mux156~0_combout\ : std_logic;
SIGNAL \comb_11|Mux169~14_combout\ : std_logic;
SIGNAL \comb_11|Mux271~8_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~12_combout\ : std_logic;
SIGNAL \comb_11|Mux74~0_combout\ : std_logic;
SIGNAL \comb_11|Mux74~1_combout\ : std_logic;
SIGNAL \comb_11|Mux72~0_combout\ : std_logic;
SIGNAL \comb_11|Mux72~1_combout\ : std_logic;
SIGNAL \comb_11|Mux73~0_combout\ : std_logic;
SIGNAL \comb_11|Mux73~1_combout\ : std_logic;
SIGNAL \comb_11|Mux84~0_combout\ : std_logic;
SIGNAL \comb_11|Mux75~0_combout\ : std_logic;
SIGNAL \comb_11|Mux75~1_combout\ : std_logic;
SIGNAL \comb_11|Mux84~1_combout\ : std_logic;
SIGNAL \comb_11|Mux68~0_combout\ : std_logic;
SIGNAL \comb_11|Mux69~0_combout\ : std_logic;
SIGNAL \comb_11|Mux84~11_combout\ : std_logic;
SIGNAL \comb_11|Mux84~12_combout\ : std_logic;
SIGNAL \comb_11|Mux71~0_combout\ : std_logic;
SIGNAL \comb_11|Mux84~9_combout\ : std_logic;
SIGNAL \comb_11|Mux70~0_combout\ : std_logic;
SIGNAL \comb_11|Mux84~10_combout\ : std_logic;
SIGNAL \comb_11|Mux81~0_combout\ : std_logic;
SIGNAL \comb_11|Mux84~4_combout\ : std_logic;
SIGNAL \comb_11|Mux28~5_combout\ : std_logic;
SIGNAL \comb_11|Mux84~5_combout\ : std_logic;
SIGNAL \comb_11|Mux82~0_combout\ : std_logic;
SIGNAL \comb_11|Mux84~6_combout\ : std_logic;
SIGNAL \comb_11|Mux79~0_combout\ : std_logic;
SIGNAL \comb_11|Mux79~1_combout\ : std_logic;
SIGNAL \comb_11|Mux77~0_combout\ : std_logic;
SIGNAL \comb_11|Mux77~1_combout\ : std_logic;
SIGNAL \comb_11|Mux76~0_combout\ : std_logic;
SIGNAL \comb_11|Mux76~1_combout\ : std_logic;
SIGNAL \comb_11|Mux84~2_combout\ : std_logic;
SIGNAL \comb_11|Mux78~0_combout\ : std_logic;
SIGNAL \comb_11|Mux78~1_combout\ : std_logic;
SIGNAL \comb_11|Mux84~3_combout\ : std_logic;
SIGNAL \comb_11|Mux84~7_combout\ : std_logic;
SIGNAL \comb_11|Mux84~8_combout\ : std_logic;
SIGNAL \comb_11|Add3~0_combout\ : std_logic;
SIGNAL \comb_11|Add3~1_combout\ : std_logic;
SIGNAL \comb_11|Mux147~0_combout\ : std_logic;
SIGNAL \comb_11|Mux135~66_combout\ : std_logic;
SIGNAL \comb_11|Mux135~67_combout\ : std_logic;
SIGNAL \comb_11|Mux135~69_combout\ : std_logic;
SIGNAL \comb_11|Mux135~68_combout\ : std_logic;
SIGNAL \comb_11|Mux135~70_combout\ : std_logic;
SIGNAL \comb_11|Mux135~64_combout\ : std_logic;
SIGNAL \comb_11|Mux135~65_combout\ : std_logic;
SIGNAL \comb_11|Mux135~76_combout\ : std_logic;
SIGNAL \comb_11|Mux135~77_combout\ : std_logic;
SIGNAL \comb_11|Mux135~71_combout\ : std_logic;
SIGNAL \comb_11|Mux135~72_combout\ : std_logic;
SIGNAL \comb_11|Mux135~73_combout\ : std_logic;
SIGNAL \comb_11|Mux135~58_combout\ : std_logic;
SIGNAL \comb_11|Mux135~62_combout\ : std_logic;
SIGNAL \comb_11|Mux135~59_combout\ : std_logic;
SIGNAL \comb_11|Mux135~60_combout\ : std_logic;
SIGNAL \comb_11|Mux135~61_combout\ : std_logic;
SIGNAL \comb_11|Mux135~63_combout\ : std_logic;
SIGNAL \comb_11|Mux135~74_combout\ : std_logic;
SIGNAL \comb_11|Mux135~6_combout\ : std_logic;
SIGNAL \comb_11|Mux135~5_combout\ : std_logic;
SIGNAL \comb_11|Mux135~7_combout\ : std_logic;
SIGNAL \comb_11|Mux135~8_combout\ : std_logic;
SIGNAL \comb_11|Mux135~80_combout\ : std_logic;
SIGNAL \comb_11|Mux135~81_combout\ : std_logic;
SIGNAL \comb_11|Mux135~9_combout\ : std_logic;
SIGNAL \comb_11|Mux135~10_combout\ : std_logic;
SIGNAL \comb_11|Mux135~11_combout\ : std_logic;
SIGNAL \comb_11|Mux135~13_combout\ : std_logic;
SIGNAL \comb_11|Mux135~12_combout\ : std_logic;
SIGNAL \comb_11|Mux135~14_combout\ : std_logic;
SIGNAL \comb_11|Mux135~0_combout\ : std_logic;
SIGNAL \comb_11|Mux135~1_combout\ : std_logic;
SIGNAL \comb_11|Mux135~2_combout\ : std_logic;
SIGNAL \comb_11|Mux135~3_combout\ : std_logic;
SIGNAL \comb_11|Mux135~4_combout\ : std_logic;
SIGNAL \comb_11|Mux135~15_combout\ : std_logic;
SIGNAL \comb_11|Mux135~43_combout\ : std_logic;
SIGNAL \comb_11|Mux135~41_combout\ : std_logic;
SIGNAL \comb_11|Mux135~40_combout\ : std_logic;
SIGNAL \comb_11|Mux135~42_combout\ : std_logic;
SIGNAL \comb_11|Mux135~44_combout\ : std_logic;
SIGNAL \comb_11|Mux135~51_combout\ : std_logic;
SIGNAL \comb_11|Mux135~52_combout\ : std_logic;
SIGNAL \comb_11|Mux135~53_combout\ : std_logic;
SIGNAL \comb_11|Mux135~54_combout\ : std_logic;
SIGNAL \comb_11|Mux135~55_combout\ : std_logic;
SIGNAL \comb_11|Mux135~47_combout\ : std_logic;
SIGNAL \comb_11|Mux135~48_combout\ : std_logic;
SIGNAL \comb_11|Mux135~49_combout\ : std_logic;
SIGNAL \comb_11|Mux135~46_combout\ : std_logic;
SIGNAL \comb_11|Mux135~45_combout\ : std_logic;
SIGNAL \comb_11|Mux135~78_combout\ : std_logic;
SIGNAL \comb_11|Mux135~79_combout\ : std_logic;
SIGNAL \comb_11|Mux135~50_combout\ : std_logic;
SIGNAL \comb_11|Mux135~56_combout\ : std_logic;
SIGNAL \comb_11|Mux135~34_combout\ : std_logic;
SIGNAL \comb_11|Mux135~35_combout\ : std_logic;
SIGNAL \comb_11|Mux135~36_combout\ : std_logic;
SIGNAL \comb_11|Mux135~37_combout\ : std_logic;
SIGNAL \comb_11|Mux135~38_combout\ : std_logic;
SIGNAL \comb_11|Mux135~28_combout\ : std_logic;
SIGNAL \comb_11|Mux135~29_combout\ : std_logic;
SIGNAL \comb_11|Mux135~30_combout\ : std_logic;
SIGNAL \comb_11|Mux135~31_combout\ : std_logic;
SIGNAL \comb_11|Mux135~27_combout\ : std_logic;
SIGNAL \comb_11|Mux135~32_combout\ : std_logic;
SIGNAL \comb_11|Mux135~22_combout\ : std_logic;
SIGNAL \comb_11|Mux135~23_combout\ : std_logic;
SIGNAL \comb_11|Mux135~24_combout\ : std_logic;
SIGNAL \comb_11|Mux135~25_combout\ : std_logic;
SIGNAL \comb_11|Mux135~26_combout\ : std_logic;
SIGNAL \comb_11|Mux135~33_combout\ : std_logic;
SIGNAL \comb_11|Mux135~16_combout\ : std_logic;
SIGNAL \comb_11|Mux135~20_combout\ : std_logic;
SIGNAL \comb_11|Mux135~18_combout\ : std_logic;
SIGNAL \comb_11|Mux135~17_combout\ : std_logic;
SIGNAL \comb_11|Mux135~19_combout\ : std_logic;
SIGNAL \comb_11|Mux135~21_combout\ : std_logic;
SIGNAL \comb_11|Mux135~39_combout\ : std_logic;
SIGNAL \comb_11|Mux135~57_combout\ : std_logic;
SIGNAL \comb_11|Mux135~75_combout\ : std_logic;
SIGNAL \u_vga_dri|pix_x[5]~6_combout\ : std_logic;
SIGNAL \comb_11|Mux101~0_combout\ : std_logic;
SIGNAL \comb_11|Mux101~1_combout\ : std_logic;
SIGNAL \comb_11|Mux101~2_combout\ : std_logic;
SIGNAL \comb_11|Mux101~3_combout\ : std_logic;
SIGNAL \comb_11|Mux101~4_combout\ : std_logic;
SIGNAL \comb_11|Mux101~5_combout\ : std_logic;
SIGNAL \comb_11|Mux101~19_combout\ : std_logic;
SIGNAL \comb_11|Mux101~20_combout\ : std_logic;
SIGNAL \comb_11|Mux101~21_combout\ : std_logic;
SIGNAL \comb_11|Mux101~22_combout\ : std_logic;
SIGNAL \comb_11|Mux101~18_combout\ : std_logic;
SIGNAL \comb_11|Mux101~23_combout\ : std_logic;
SIGNAL \comb_11|Mux101~8_combout\ : std_logic;
SIGNAL \comb_11|Mux101~7_combout\ : std_logic;
SIGNAL \comb_11|Mux101~9_combout\ : std_logic;
SIGNAL \comb_11|Mux101~10_combout\ : std_logic;
SIGNAL \comb_11|Mux101~6_combout\ : std_logic;
SIGNAL \comb_11|Mux101~11_combout\ : std_logic;
SIGNAL \comb_11|Mux101~13_combout\ : std_logic;
SIGNAL \comb_11|Mux101~12_combout\ : std_logic;
SIGNAL \comb_11|Mux101~14_combout\ : std_logic;
SIGNAL \comb_11|Mux101~15_combout\ : std_logic;
SIGNAL \comb_11|Mux101~16_combout\ : std_logic;
SIGNAL \comb_11|Mux101~17_combout\ : std_logic;
SIGNAL \comb_11|Mux101~24_combout\ : std_logic;
SIGNAL \comb_11|Mux101~79_combout\ : std_logic;
SIGNAL \comb_11|Mux101~78_combout\ : std_logic;
SIGNAL \comb_11|Mux101~80_combout\ : std_logic;
SIGNAL \comb_11|Mux101~65_combout\ : std_logic;
SIGNAL \comb_11|Mux101~66_combout\ : std_logic;
SIGNAL \comb_11|Mux101~67_combout\ : std_logic;
SIGNAL \comb_11|Mux101~68_combout\ : std_logic;
SIGNAL \comb_11|Mux101~64_combout\ : std_logic;
SIGNAL \comb_11|Mux101~69_combout\ : std_logic;
SIGNAL \comb_11|Mux101~75_combout\ : std_logic;
SIGNAL \comb_11|Mux101~76_combout\ : std_logic;
SIGNAL \comb_11|Mux101~83_combout\ : std_logic;
SIGNAL \comb_11|Mux101~84_combout\ : std_logic;
SIGNAL \comb_11|Mux101~73_combout\ : std_logic;
SIGNAL \comb_11|Mux101~70_combout\ : std_logic;
SIGNAL \comb_11|Mux101~71_combout\ : std_logic;
SIGNAL \comb_11|Mux101~72_combout\ : std_logic;
SIGNAL \comb_11|Mux101~74_combout\ : std_logic;
SIGNAL \comb_11|Mux101~77_combout\ : std_logic;
SIGNAL \comb_11|Mux101~81_combout\ : std_logic;
SIGNAL \comb_11|Mux101~32_combout\ : std_logic;
SIGNAL \comb_11|Mux101~34_combout\ : std_logic;
SIGNAL \comb_11|Mux101~33_combout\ : std_logic;
SIGNAL \comb_11|Mux101~35_combout\ : std_logic;
SIGNAL \comb_11|Mux101~36_combout\ : std_logic;
SIGNAL \comb_11|Mux101~37_combout\ : std_logic;
SIGNAL \comb_11|Mux101~30_combout\ : std_logic;
SIGNAL \comb_11|Mux101~27_combout\ : std_logic;
SIGNAL \comb_11|Mux101~28_combout\ : std_logic;
SIGNAL \comb_11|Mux101~29_combout\ : std_logic;
SIGNAL \comb_11|Mux101~31_combout\ : std_logic;
SIGNAL \comb_11|Mux101~38_combout\ : std_logic;
SIGNAL \comb_11|Mux101~25_combout\ : std_logic;
SIGNAL \comb_11|Mux101~26_combout\ : std_logic;
SIGNAL \comb_11|Mux101~87_combout\ : std_logic;
SIGNAL \comb_11|Mux101~88_combout\ : std_logic;
SIGNAL \comb_11|Mux101~39_combout\ : std_logic;
SIGNAL \comb_11|Mux101~40_combout\ : std_logic;
SIGNAL \comb_11|Mux101~41_combout\ : std_logic;
SIGNAL \comb_11|Mux101~42_combout\ : std_logic;
SIGNAL \comb_11|Mux101~57_combout\ : std_logic;
SIGNAL \comb_11|Mux101~58_combout\ : std_logic;
SIGNAL \comb_11|Mux101~59_combout\ : std_logic;
SIGNAL \comb_11|Mux101~56_combout\ : std_logic;
SIGNAL \comb_11|Mux101~60_combout\ : std_logic;
SIGNAL \comb_11|Mux101~61_combout\ : std_logic;
SIGNAL \comb_11|Mux101~85_combout\ : std_logic;
SIGNAL \comb_11|Mux101~86_combout\ : std_logic;
SIGNAL \comb_11|Mux101~49_combout\ : std_logic;
SIGNAL \comb_11|Mux101~53_combout\ : std_logic;
SIGNAL \comb_11|Mux101~51_combout\ : std_logic;
SIGNAL \comb_11|Mux101~50_combout\ : std_logic;
SIGNAL \comb_11|Mux101~52_combout\ : std_logic;
SIGNAL \comb_11|Mux101~54_combout\ : std_logic;
SIGNAL \comb_11|Mux101~55_combout\ : std_logic;
SIGNAL \comb_11|Mux101~43_combout\ : std_logic;
SIGNAL \comb_11|Mux101~44_combout\ : std_logic;
SIGNAL \comb_11|Mux101~45_combout\ : std_logic;
SIGNAL \comb_11|Mux101~46_combout\ : std_logic;
SIGNAL \comb_11|Mux101~47_combout\ : std_logic;
SIGNAL \comb_11|Mux101~48_combout\ : std_logic;
SIGNAL \comb_11|Mux101~62_combout\ : std_logic;
SIGNAL \comb_11|Mux101~63_combout\ : std_logic;
SIGNAL \comb_11|Mux101~82_combout\ : std_logic;
SIGNAL \comb_11|Mux118~42_combout\ : std_logic;
SIGNAL \comb_11|Mux118~40_combout\ : std_logic;
SIGNAL \comb_11|Mux118~41_combout\ : std_logic;
SIGNAL \comb_11|Mux118~39_combout\ : std_logic;
SIGNAL \comb_11|Mux118~43_combout\ : std_logic;
SIGNAL \comb_11|Mux118~34_combout\ : std_logic;
SIGNAL \comb_11|Mux118~33_combout\ : std_logic;
SIGNAL \comb_11|Mux118~35_combout\ : std_logic;
SIGNAL \comb_11|Mux118~36_combout\ : std_logic;
SIGNAL \comb_11|Mux118~32_combout\ : std_logic;
SIGNAL \comb_11|Mux118~37_combout\ : std_logic;
SIGNAL \comb_11|Mux118~28_combout\ : std_logic;
SIGNAL \comb_11|Mux118~27_combout\ : std_logic;
SIGNAL \comb_11|Mux118~30_combout\ : std_logic;
SIGNAL \comb_11|Mux118~29_combout\ : std_logic;
SIGNAL \comb_11|Mux118~31_combout\ : std_logic;
SIGNAL \comb_11|Mux118~38_combout\ : std_logic;
SIGNAL \comb_11|Mux118~25_combout\ : std_logic;
SIGNAL \comb_11|Mux118~22_combout\ : std_logic;
SIGNAL \comb_11|Mux118~23_combout\ : std_logic;
SIGNAL \comb_11|Mux118~24_combout\ : std_logic;
SIGNAL \comb_11|Mux118~21_combout\ : std_logic;
SIGNAL \comb_11|Mux118~26_combout\ : std_logic;
SIGNAL \comb_11|Mux118~44_combout\ : std_logic;
SIGNAL \comb_11|Mux118~48_combout\ : std_logic;
SIGNAL \comb_11|Mux118~49_combout\ : std_logic;
SIGNAL \comb_11|Mux118~50_combout\ : std_logic;
SIGNAL \comb_11|Mux118~47_combout\ : std_logic;
SIGNAL \comb_11|Mux118~51_combout\ : std_logic;
SIGNAL \comb_11|Mux118~52_combout\ : std_logic;
SIGNAL \comb_11|Mux118~53_combout\ : std_logic;
SIGNAL \comb_11|Mux118~54_combout\ : std_logic;
SIGNAL \comb_11|Mux118~56_combout\ : std_logic;
SIGNAL \comb_11|Mux118~55_combout\ : std_logic;
SIGNAL \comb_11|Mux118~57_combout\ : std_logic;
SIGNAL \comb_11|Mux118~58_combout\ : std_logic;
SIGNAL \comb_11|Mux118~46_combout\ : std_logic;
SIGNAL \comb_11|Mux118~45_combout\ : std_logic;
SIGNAL \comb_11|Mux118~90_combout\ : std_logic;
SIGNAL \comb_11|Mux118~91_combout\ : std_logic;
SIGNAL \comb_11|Mux118~63_combout\ : std_logic;
SIGNAL \comb_11|Mux118~60_combout\ : std_logic;
SIGNAL \comb_11|Mux118~61_combout\ : std_logic;
SIGNAL \comb_11|Mux118~62_combout\ : std_logic;
SIGNAL \comb_11|Mux118~59_combout\ : std_logic;
SIGNAL \comb_11|Mux118~64_combout\ : std_logic;
SIGNAL \comb_11|Mux118~65_combout\ : std_logic;
SIGNAL \comb_11|Mux118~66_combout\ : std_logic;
SIGNAL \comb_11|Mux118~69_combout\ : std_logic;
SIGNAL \comb_11|Mux118~68_combout\ : std_logic;
SIGNAL \comb_11|Mux118~70_combout\ : std_logic;
SIGNAL \comb_11|Mux118~71_combout\ : std_logic;
SIGNAL \comb_11|Mux118~67_combout\ : std_logic;
SIGNAL \comb_11|Mux118~72_combout\ : std_logic;
SIGNAL \comb_11|Mux118~73_combout\ : std_logic;
SIGNAL \comb_11|Mux118~74_combout\ : std_logic;
SIGNAL \comb_11|Mux118~75_combout\ : std_logic;
SIGNAL \comb_11|Mux118~76_combout\ : std_logic;
SIGNAL \comb_11|Mux118~78_combout\ : std_logic;
SIGNAL \comb_11|Mux118~79_combout\ : std_logic;
SIGNAL \comb_11|Mux118~80_combout\ : std_logic;
SIGNAL \comb_11|Mux118~77_combout\ : std_logic;
SIGNAL \comb_11|Mux118~81_combout\ : std_logic;
SIGNAL \comb_11|Mux118~82_combout\ : std_logic;
SIGNAL \comb_11|Mux118~84_combout\ : std_logic;
SIGNAL \comb_11|Mux118~85_combout\ : std_logic;
SIGNAL \comb_11|Mux118~86_combout\ : std_logic;
SIGNAL \comb_11|Mux118~83_combout\ : std_logic;
SIGNAL \comb_11|Mux118~87_combout\ : std_logic;
SIGNAL \comb_11|Mux118~88_combout\ : std_logic;
SIGNAL \comb_11|Mux118~2_combout\ : std_logic;
SIGNAL \comb_11|Mux118~1_combout\ : std_logic;
SIGNAL \comb_11|Mux118~3_combout\ : std_logic;
SIGNAL \comb_11|Mux118~0_combout\ : std_logic;
SIGNAL \comb_11|Mux118~4_combout\ : std_logic;
SIGNAL \comb_11|Mux118~5_combout\ : std_logic;
SIGNAL \comb_11|Mux118~92_combout\ : std_logic;
SIGNAL \comb_11|Mux118~7_combout\ : std_logic;
SIGNAL \comb_11|Mux118~6_combout\ : std_logic;
SIGNAL \comb_11|Mux118~8_combout\ : std_logic;
SIGNAL \comb_11|Mux118~93_combout\ : std_logic;
SIGNAL \comb_11|Mux118~9_combout\ : std_logic;
SIGNAL \comb_11|Mux118~10_combout\ : std_logic;
SIGNAL \comb_11|Mux118~12_combout\ : std_logic;
SIGNAL \comb_11|Mux118~11_combout\ : std_logic;
SIGNAL \comb_11|Mux118~13_combout\ : std_logic;
SIGNAL \comb_11|Mux118~14_combout\ : std_logic;
SIGNAL \comb_11|Mux118~16_combout\ : std_logic;
SIGNAL \comb_11|Mux118~15_combout\ : std_logic;
SIGNAL \comb_11|Mux118~17_combout\ : std_logic;
SIGNAL \comb_11|Mux118~18_combout\ : std_logic;
SIGNAL \comb_11|Mux118~19_combout\ : std_logic;
SIGNAL \comb_11|Mux118~20_combout\ : std_logic;
SIGNAL \comb_11|Mux118~89_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~29_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~30_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~31_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~16_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~17_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~19_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~18_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~21_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~20_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~22_combout\ : std_logic;
SIGNAL \comb_11|Mux192~0_combout\ : std_logic;
SIGNAL \comb_11|Mux160~0_combout\ : std_logic;
SIGNAL \comb_11|Mux193~0_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~23_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~24_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~42_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~43_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~25_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~26_combout\ : std_logic;
SIGNAL \comb_11|Mux223~0_combout\ : std_logic;
SIGNAL \comb_11|Mux224~0_combout\ : std_logic;
SIGNAL \comb_11|Mux228~0_combout\ : std_logic;
SIGNAL \comb_11|Mux169~23_combout\ : std_logic;
SIGNAL \comb_11|Mux169~24_combout\ : std_logic;
SIGNAL \comb_11|Mux214~0_combout\ : std_logic;
SIGNAL \comb_11|Mux169~27_combout\ : std_logic;
SIGNAL \comb_11|Mux229~0_combout\ : std_logic;
SIGNAL \comb_11|Mux169~25_combout\ : std_logic;
SIGNAL \comb_11|Mux169~26_combout\ : std_logic;
SIGNAL \comb_11|Mux237~0_combout\ : std_logic;
SIGNAL \comb_11|Mux237~1_combout\ : std_logic;
SIGNAL \comb_11|Mux169~28_combout\ : std_logic;
SIGNAL \comb_11|Mux169~29_combout\ : std_logic;
SIGNAL \comb_11|Mux169~30_combout\ : std_logic;
SIGNAL \comb_11|Mux169~39_combout\ : std_logic;
SIGNAL \comb_11|Mux157~0_combout\ : std_logic;
SIGNAL \comb_11|Mux169~31_combout\ : std_logic;
SIGNAL \comb_11|Mux169~32_combout\ : std_logic;
SIGNAL \comb_11|Mux169~33_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~15_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~27_combout\ : std_logic;
SIGNAL \comb_11|Mux169~15_combout\ : std_logic;
SIGNAL \comb_11|Mux186~0_combout\ : std_logic;
SIGNAL \comb_11|Mux186~1_combout\ : std_logic;
SIGNAL \comb_11|Mux186~2_combout\ : std_logic;
SIGNAL \comb_11|Mux186~3_combout\ : std_logic;
SIGNAL \comb_11|Mux169~18_combout\ : std_logic;
SIGNAL \comb_11|Mux169~19_combout\ : std_logic;
SIGNAL \comb_11|Mux169~20_combout\ : std_logic;
SIGNAL \comb_11|Mux220~0_combout\ : std_logic;
SIGNAL \comb_11|Mux169~21_combout\ : std_logic;
SIGNAL \comb_11|Mux169~22_combout\ : std_logic;
SIGNAL \comb_11|Mux212~0_combout\ : std_logic;
SIGNAL \comb_11|Mux169~16_combout\ : std_logic;
SIGNAL \comb_11|Mux169~17_combout\ : std_logic;
SIGNAL \comb_11|Mux220~1_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~14_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~28_combout\ : std_logic;
SIGNAL \comb_11|Mux146~0_combout\ : std_logic;
SIGNAL \comb_11|Mux146~1_combout\ : std_logic;
SIGNAL \comb_11|Mux146~2_combout\ : std_logic;
SIGNAL \comb_11|Mux147~1_combout\ : std_logic;
SIGNAL \comb_11|Mux147~2_combout\ : std_logic;
SIGNAL \comb_11|Mux139~0_combout\ : std_logic;
SIGNAL \comb_11|Mux147~3_combout\ : std_logic;
SIGNAL \comb_11|Mux145~1_combout\ : std_logic;
SIGNAL \comb_11|Mux145~0_combout\ : std_logic;
SIGNAL \comb_11|Mux145~2_combout\ : std_logic;
SIGNAL \comb_11|Mux144~0_combout\ : std_logic;
SIGNAL \comb_11|Mux144~1_combout\ : std_logic;
SIGNAL \comb_11|Mux144~2_combout\ : std_logic;
SIGNAL \comb_11|Mux152~0_combout\ : std_logic;
SIGNAL \comb_11|Mux152~1_combout\ : std_logic;
SIGNAL \comb_11|Mux148~0_combout\ : std_logic;
SIGNAL \comb_11|Mux148~1_combout\ : std_logic;
SIGNAL \comb_11|Mux148~2_combout\ : std_logic;
SIGNAL \comb_11|Mux148~3_combout\ : std_logic;
SIGNAL \comb_11|Mux152~9_combout\ : std_logic;
SIGNAL \comb_11|Mux143~1_combout\ : std_logic;
SIGNAL \comb_11|Mux143~0_combout\ : std_logic;
SIGNAL \comb_11|Mux143~2_combout\ : std_logic;
SIGNAL \comb_11|Mux143~3_combout\ : std_logic;
SIGNAL \comb_11|Mux140~0_combout\ : std_logic;
SIGNAL \comb_11|Mux140~1_combout\ : std_logic;
SIGNAL \comb_11|Mux140~2_combout\ : std_logic;
SIGNAL \comb_11|Mux141~2_combout\ : std_logic;
SIGNAL \comb_11|Mux141~0_combout\ : std_logic;
SIGNAL \comb_11|Mux141~1_combout\ : std_logic;
SIGNAL \comb_11|Mux141~3_combout\ : std_logic;
SIGNAL \comb_11|Mux152~2_combout\ : std_logic;
SIGNAL \comb_11|Mux142~1_combout\ : std_logic;
SIGNAL \comb_11|Mux142~0_combout\ : std_logic;
SIGNAL \comb_11|Mux142~2_combout\ : std_logic;
SIGNAL \comb_11|Mux142~3_combout\ : std_logic;
SIGNAL \comb_11|Mux152~3_combout\ : std_logic;
SIGNAL \comb_11|Mux138~0_combout\ : std_logic;
SIGNAL \comb_11|Mux152~4_combout\ : std_logic;
SIGNAL \comb_11|Mux152~5_combout\ : std_logic;
SIGNAL \comb_11|Mux152~6_combout\ : std_logic;
SIGNAL \comb_11|Mux139~2_combout\ : std_logic;
SIGNAL \comb_11|Mux139~1_combout\ : std_logic;
SIGNAL \comb_11|Mux139~3_combout\ : std_logic;
SIGNAL \comb_11|Mux152~7_combout\ : std_logic;
SIGNAL \comb_11|Mux152~8_combout\ : std_logic;
SIGNAL \comb_11|Mux152~10_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~40_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~41_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~34_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~36_combout\ : std_logic;
SIGNAL \comb_11|pix_data[13]~39_combout\ : std_logic;
SIGNAL \comb_11|Mux320~0_combout\ : std_logic;
SIGNAL \u_vga_dri|vga_data[0]~0_combout\ : std_logic;
SIGNAL \comb_11|Mux319~0_combout\ : std_logic;
SIGNAL \u_vga_dri|vga_data[1]~1_combout\ : std_logic;
SIGNAL \comb_11|Mux318~0_combout\ : std_logic;
SIGNAL \u_vga_dri|vga_data[2]~2_combout\ : std_logic;
SIGNAL \comb_11|Mux317~0_combout\ : std_logic;
SIGNAL \u_vga_dri|vga_data[3]~3_combout\ : std_logic;
SIGNAL \comb_11|Mux316~0_combout\ : std_logic;
SIGNAL \u_vga_dri|vga_data[4]~4_combout\ : std_logic;
SIGNAL \comb_11|Mux315~0_combout\ : std_logic;
SIGNAL \u_vga_dri|vga_data[5]~5_combout\ : std_logic;
SIGNAL \comb_11|Mux314~0_combout\ : std_logic;
SIGNAL \u_vga_dri|vga_data[6]~6_combout\ : std_logic;
SIGNAL \comb_11|Mux313~0_combout\ : std_logic;
SIGNAL \u_vga_dri|vga_data[7]~7_combout\ : std_logic;
SIGNAL \comb_11|Mux312~0_combout\ : std_logic;
SIGNAL \u_vga_dri|vga_data[8]~8_combout\ : std_logic;
SIGNAL \sdram_data[9]~input_o\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[9]~feeder_combout\ : std_logic;
SIGNAL \sdram_data[10]~input_o\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[10]~feeder_combout\ : std_logic;
SIGNAL \sdram_data[11]~input_o\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[11]~feeder_combout\ : std_logic;
SIGNAL \sdram_data[12]~input_o\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[12]~feeder_combout\ : std_logic;
SIGNAL \sdram_data[13]~input_o\ : std_logic;
SIGNAL \sdram_data[14]~input_o\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[14]~feeder_combout\ : std_logic;
SIGNAL \sdram_data[15]~input_o\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[15]~feeder_combout\ : std_logic;
SIGNAL \comb_11|Mux311~0_combout\ : std_logic;
SIGNAL \u_vga_dri|vga_data[9]~9_combout\ : std_logic;
SIGNAL \comb_11|Mux310~0_combout\ : std_logic;
SIGNAL \u_vga_dri|vga_data[10]~10_combout\ : std_logic;
SIGNAL \comb_11|Mux309~0_combout\ : std_logic;
SIGNAL \u_vga_dri|vga_data[11]~11_combout\ : std_logic;
SIGNAL \comb_11|Mux308~0_combout\ : std_logic;
SIGNAL \u_vga_dri|vga_data[12]~12_combout\ : std_logic;
SIGNAL \comb_11|Mux307~0_combout\ : std_logic;
SIGNAL \u_vga_dri|vga_data[13]~13_combout\ : std_logic;
SIGNAL \comb_11|Mux306~0_combout\ : std_logic;
SIGNAL \u_vga_dri|vga_data[14]~14_combout\ : std_logic;
SIGNAL \comb_11|Mux305~0_combout\ : std_logic;
SIGNAL \u_vga_dri|vga_data[15]~15_combout\ : std_logic;
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|q_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|q_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|q_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_key|key_value\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_key|key_data_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_key|delay_cnt\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_sccb_cfg|start_init_cnt\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u_sccb_cfg|init_reg_cnt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_sccb_dri|data_wr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_sccb_dri|cnt\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_sccb_dri|clk_cnt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_sccb_dri|addr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_cmos_capture_data|cmos_ps_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_cmos_capture_data|cmos_data_t\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_cmos_capture_data|cam_data_d0\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_mode_selector|sobel_grade\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_mode_selector|proc_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_mode_selector|disp_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_Image_Processor|post_frame_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_rgb2ycbcr|img_y0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Erosion|pre_frame_valid_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Erosion|pre_frame_hsync_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|q_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|pre_frame_valid_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Dilation|pre_frame_hsync_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Mean_Filter|sum\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Mean_Filter|row3\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Mean_Filter|row2\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Mean_Filter|row1\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Mean_Filter|pre_frame_valid_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Mean_Filter|pre_frame_hsync_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|sum\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row3\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row2\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Gaussian_Filter|row1\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|pre_frame_hsync_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_ba\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_vga_dri|cnt_v\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_vga_dri|cnt_h\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \comb_11|pix_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_Image_Processor|u_Sobel_Edge_Detector|ALT_INV_pre_frame_hsync_r\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \u_Image_Processor|u_Erosion|ALT_INV_pre_frame_hsync_r\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \u_Image_Processor|u_rgb2ycbcr|ALT_INV_pre_frame_hsync_d\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\ : std_logic;
SIGNAL \u_sccb_dri|ALT_INV_sda_dir~q\ : std_logic;
SIGNAL \u_sccb_dri|ALT_INV_sda_out~q\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\ : std_logic;
SIGNAL \u_mode_selector|ALT_INV_Decoder2~0_combout\ : std_logic;
SIGNAL \u_vga_dri|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_ba\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_sccb_dri|ALT_INV_scl~q\ : std_logic;
SIGNAL \ALT_INV_rst_n~0clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_sys_rst_n~input_o\ : std_logic;
SIGNAL \ALT_INV_comb~0_combout\ : std_logic;

BEGIN

ww_sys_clk <= sys_clk;
ww_sys_rst_n <= sys_rst_n;
ww_cam_pclk <= cam_pclk;
ww_cam_vsync <= cam_vsync;
ww_cam_href <= cam_href;
ww_cam_data <= cam_data;
cam_rst_n <= ww_cam_rst_n;
cam_pwdn <= ww_cam_pwdn;
cam_scl <= ww_cam_scl;
cam_sda <= ww_cam_sda;
sdram_clk <= ww_sdram_clk;
sdram_cke <= ww_sdram_cke;
sdram_cs_n <= ww_sdram_cs_n;
sdram_ras_n <= ww_sdram_ras_n;
sdram_cas_n <= ww_sdram_cas_n;
sdram_we_n <= ww_sdram_we_n;
sdram_ba <= ww_sdram_ba;
sdram_dqm <= ww_sdram_dqm;
sdram_addr <= ww_sdram_addr;
sdram_data <= ww_sdram_data;
vga_hs <= ww_vga_hs;
vga_vs <= ww_vga_vs;
vga_data <= ww_vga_data;
ww_key <= key;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u_pll_clk|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \sys_clk~input_o\);

\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\(0) <= \u_pll_clk|altpll_component|auto_generated|pll1_CLK_bus\(0);
\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\(1) <= \u_pll_clk|altpll_component|auto_generated|pll1_CLK_bus\(1);
\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\(2) <= \u_pll_clk|altpll_component|auto_generated|pll1_CLK_bus\(2);
\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\(3) <= \u_pll_clk|altpll_component|auto_generated|pll1_CLK_bus\(3);
\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\(4) <= \u_pll_clk|altpll_component|auto_generated|pll1_CLK_bus\(4);

\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ <= (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(8) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(7) & 
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(6) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(5) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(4) & 
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(3) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(2) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(1) & 
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(0));

\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ <= (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ram_address_a\(9) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(8) & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(7) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(6) & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(5) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(4) & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(3) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(2) & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(1) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(0));

\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ <= (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(0) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(0);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(1) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(1);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(2) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(2);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(3) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(3);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(4) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(4);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(5) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(5);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(6) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(6);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(7) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(7);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(8) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(8);

\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTADATAIN_bus\ <= (gnd & gnd & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(15) & 
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(14) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(13) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(12) & 
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(11) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(10) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(9));

\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTAADDR_bus\ <= (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ram_address_a\(9) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(8) & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(7) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(6) & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(5) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(4) & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(3) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(2) & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(1) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(0));

\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBADDR_bus\ <= (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(9) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(0);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(10) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(1);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(11) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(2);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(12) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(3);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(13) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(4);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(14) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(5);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(15) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(6);

\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ <= (\u_Image_Processor|post_frame_data\(8) & \u_Image_Processor|post_frame_data\(7) & \u_Image_Processor|post_frame_data\(6) & 
\u_Image_Processor|post_frame_data\(5) & \u_Image_Processor|post_frame_data\(4) & \u_Image_Processor|post_frame_data\(3) & \u_Image_Processor|post_frame_data\(2) & \u_Image_Processor|post_frame_data\(1) & \u_Image_Processor|post_frame_data\(0)
);

\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ <= (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|ram_address_a\(9) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(8) & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(7) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(6) & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(5) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(4) & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(3) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(2) & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(1) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(0));

\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ <= (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(0) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(0);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(1) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(1);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(2) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(2);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(3) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(3);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(4) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(4);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(5) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(5);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(6) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(6);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(7) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(7);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(8) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(8);

\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTADATAIN_bus\ <= (gnd & gnd & \u_Image_Processor|post_frame_data\(15) & \u_Image_Processor|post_frame_data\(14) & \u_Image_Processor|post_frame_data\(13)
& \u_Image_Processor|post_frame_data\(12) & \u_Image_Processor|post_frame_data\(11) & \u_Image_Processor|post_frame_data\(10) & \u_Image_Processor|post_frame_data\(9));

\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTAADDR_bus\ <= (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|ram_address_a\(9) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(8) & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(7) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(6) & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(5) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(4) & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(3) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(2) & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(1) & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(0));

\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBADDR_bus\ <= (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(9) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(0);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(10) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(1);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(11) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(2);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(12) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(3);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(13) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(4);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(14) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(5);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(15) <= \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\(6);

\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u_sccb_cfg|init_reg_cnt\(7) & \u_sccb_cfg|init_reg_cnt\(6) & \u_sccb_cfg|init_reg_cnt\(5) & \u_sccb_cfg|init_reg_cnt\(4) & \u_sccb_cfg|init_reg_cnt\(3) & 
\u_sccb_cfg|init_reg_cnt\(2) & \u_sccb_cfg|init_reg_cnt\(1) & \u_sccb_cfg|init_reg_cnt\(0));

\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a1\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a2\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a3\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a4\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a5\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a6\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a7\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a8\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a9\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a10\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a11\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a12\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a13\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a14\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a15\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a16\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a17\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a18\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a19\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a20\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a21\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a22\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a23\ <= \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);

\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT18\
& \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT17\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT15\
& \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT13\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT12\
& \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT9\
& \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT6\ & 
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT5\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT3\ & 
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT1\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~dataout\ & 
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~15\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~14\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~13\ & 
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~12\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~11\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~10\ & 
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~9\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~8\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~7\ & 
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~6\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~5\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~4\ & 
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~3\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~2\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~1\ & 
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~0\);

\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~0\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~1\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~2\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~3\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~4\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~5\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~6\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~7\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~8\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~9\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~10\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~11\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~12\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~13\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~14\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~15\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~dataout\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT1\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT2\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT3\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT4\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT5\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT6\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT7\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT8\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT9\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT10\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT11\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT12\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT13\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT14\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT15\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT16\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT17\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT18\
& \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT15\
& \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT12\
& \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT9\
& \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~dataout\ & 
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~15\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~14\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~13\ & 
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~12\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~11\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~10\ & 
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~9\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~8\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~7\ & 
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~6\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~5\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~4\ & 
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~3\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~2\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~1\ & 
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~0\);

\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~0\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~1\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~2\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~3\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~4\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~5\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~6\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~7\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~8\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~9\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~10\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~11\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~12\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~13\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~14\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~15\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~dataout\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|taps0x_d0~q\);

\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(9) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(8) & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(7) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(6) & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(5) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(4) & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(3) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(2) & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(1) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(0));

\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(9) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(8) & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(7) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(6) & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(5) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(4) & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(3) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(2) & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(1) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(0));

\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|q_b\(0) <= \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d2~q\);

\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(9) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(8) & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(7) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(6) & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(5) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(4) & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(3) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(2) & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(1) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(0));

\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(9) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(8) & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(7) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(6) & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(5) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(4) & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(3) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(2) & 
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(1) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(0));

\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|q_b\(0) <= \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & 
\u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2\(7) & \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2\(6) & 
\u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2\(5) & \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2\(4) & 
\u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2\(3) & \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2\(2) & 
\u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2\(1) & \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2\(0));

\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(9) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(8) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(7) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(6) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(5) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(4) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(3) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(2) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(1) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(0));

\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(9) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(8) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(7) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(6) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(5) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(4) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(3) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(2) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(1) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(0));

\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(0) <= \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(1) <= \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(2) <= \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(3) <= \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(4) <= \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(5) <= \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(6) <= \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(7) <= \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0\(7) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0\(6) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0\(5) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0\(4) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0\(3) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0\(2) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0\(1) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0\(0));

\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(9) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(8) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(7) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(6) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(5) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(4) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(3) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(2) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(1) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(0));

\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(9) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(8) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(7) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(6) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(5) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(4) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(3) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(2) & 
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(1) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(0));

\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(0) <= \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(1) <= \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(2) <= \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(3) <= \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(4) <= \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(5) <= \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(6) <= \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(7) <= \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(9) & \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(8) & \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(7)
& \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(6) & \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(5) & \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(4) & \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(3) & 
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(2) & \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(1) & \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(0) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(9) & \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(8) & \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(7)
& \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(6) & \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(5) & \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(4) & \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(3) & 
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(2) & \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(1) & \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(0) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~0\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~1\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~2\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~3\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~4\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~5\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~6\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~7\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~8\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~9\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~10\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~11\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~12\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~13\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~14\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~15\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~dataout\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(9) & \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(8) & \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(7)
& \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(6) & \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(5) & \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(4) & \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(3) & 
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(2) & \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(1) & \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(0) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(9) & \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(8) & \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(7)
& \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(6) & \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(5) & \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(4) & \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(3) & 
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(2) & \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(1) & \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(0) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~0\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~1\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~2\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~3\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~4\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~5\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~6\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~7\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~8\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~9\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~10\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~11\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~12\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~13\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~14\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~15\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~dataout\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|taps0x_d0~q\);

\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(9) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(8) & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(7) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(6) & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(5) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(4) & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(3) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(2) & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(1) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(0));

\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(9) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(8) & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(7) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(6) & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(5) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(4) & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(3) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(2) & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(1) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(0));

\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|q_b\(0) <= \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d2~q\);

\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(9) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(8) & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(7) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(6) & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(5) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(4) & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(3) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(2) & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(1) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(0));

\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(9) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(8) & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(7) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(6) & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(5) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(4) & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(3) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(2) & 
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(1) & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(0));

\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|q_b\(0) <= \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\sys_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \sys_clk~input_o\);

\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\(0));

\u_sccb_dri|dri_clk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_sccb_dri|dri_clk~q\);

\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\(2));

\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk\(1));

\rst_n~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_n~0_combout\);
\u_Image_Processor|u_Sobel_Edge_Detector|ALT_INV_pre_frame_hsync_r\(4) <= NOT \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(4);
\u_Image_Processor|u_Erosion|ALT_INV_pre_frame_hsync_r\(1) <= NOT \u_Image_Processor|u_Erosion|pre_frame_hsync_r\(1);
\u_Image_Processor|u_rgb2ycbcr|ALT_INV_pre_frame_hsync_d\(2) <= NOT \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2);
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\ <= NOT \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\;
\u_sccb_dri|ALT_INV_sda_dir~q\ <= NOT \u_sccb_dri|sda_dir~q\;
\u_sccb_dri|ALT_INV_sda_out~q\ <= NOT \u_sccb_dri|sda_out~q\;
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\ <= NOT \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\;
\u_mode_selector|ALT_INV_Decoder2~0_combout\ <= NOT \u_mode_selector|Decoder2~0_combout\;
\u_vga_dri|ALT_INV_LessThan2~1_combout\ <= NOT \u_vga_dri|LessThan2~1_combout\;
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(12) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(12);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(11) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(11);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(10) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(10);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(9) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(9);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(8) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(8);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(7) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(7);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(6) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(6);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(5) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(5);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(4) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(4);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(3) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(3);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(2) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(2);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(1) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(1);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(0) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(0);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_ba\(1) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_ba\(1);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_ba\(0) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_ba\(0);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\(0) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r\(0);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\(1) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r\(1);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\(2) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r\(2);
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\(3) <= NOT \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r\(3);
\u_sccb_dri|ALT_INV_scl~q\ <= NOT \u_sccb_dri|scl~q\;
\ALT_INV_rst_n~0clkctrl_outclk\ <= NOT \rst_n~0clkctrl_outclk\;
\ALT_INV_sys_rst_n~input_o\ <= NOT \sys_rst_n~input_o\;
\ALT_INV_comb~0_combout\ <= NOT \comb~0_combout\;

-- Location: IOOBUF_X7_Y24_N2
\cam_rst_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_cam_rst_n);

-- Location: IOOBUF_X25_Y24_N23
\cam_pwdn~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_cam_pwdn);

-- Location: IOOBUF_X18_Y24_N23
\cam_scl~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sccb_dri|ALT_INV_scl~q\,
	devoe => ww_devoe,
	o => ww_cam_scl);

-- Location: IOOBUF_X28_Y24_N9
\sdram_clk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_sdram_clk);

-- Location: IOOBUF_X34_Y18_N23
\sdram_cke~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r\(4),
	devoe => ww_devoe,
	o => ww_sdram_cke);

-- Location: IOOBUF_X25_Y0_N16
\sdram_cs_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\(3),
	devoe => ww_devoe,
	o => ww_sdram_cs_n);

-- Location: IOOBUF_X34_Y6_N16
\sdram_ras_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\(2),
	devoe => ww_devoe,
	o => ww_sdram_ras_n);

-- Location: IOOBUF_X34_Y11_N9
\sdram_cas_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\(1),
	devoe => ww_devoe,
	o => ww_sdram_cas_n);

-- Location: IOOBUF_X34_Y11_N2
\sdram_we_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_cmd_r\(0),
	devoe => ww_devoe,
	o => ww_sdram_we_n);

-- Location: IOOBUF_X34_Y20_N16
\sdram_ba[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_ba\(0),
	devoe => ww_devoe,
	o => ww_sdram_ba(0));

-- Location: IOOBUF_X34_Y17_N2
\sdram_ba[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_ba\(1),
	devoe => ww_devoe,
	o => ww_sdram_ba(1));

-- Location: IOOBUF_X34_Y10_N2
\sdram_dqm[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdram_dqm(0));

-- Location: IOOBUF_X34_Y17_N16
\sdram_dqm[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sdram_dqm(1));

-- Location: IOOBUF_X23_Y24_N23
\sdram_addr[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(0),
	devoe => ww_devoe,
	o => ww_sdram_addr(0));

-- Location: IOOBUF_X28_Y24_N16
\sdram_addr[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(1),
	devoe => ww_devoe,
	o => ww_sdram_addr(1));

-- Location: IOOBUF_X32_Y24_N16
\sdram_addr[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(2),
	devoe => ww_devoe,
	o => ww_sdram_addr(2));

-- Location: IOOBUF_X32_Y24_N9
\sdram_addr[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(3),
	devoe => ww_devoe,
	o => ww_sdram_addr(3));

-- Location: IOOBUF_X28_Y24_N2
\sdram_addr[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(4),
	devoe => ww_devoe,
	o => ww_sdram_addr(4));

-- Location: IOOBUF_X21_Y24_N2
\sdram_addr[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(5),
	devoe => ww_devoe,
	o => ww_sdram_addr(5));

-- Location: IOOBUF_X34_Y18_N2
\sdram_addr[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(6),
	devoe => ww_devoe,
	o => ww_sdram_addr(6));

-- Location: IOOBUF_X34_Y20_N2
\sdram_addr[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(7),
	devoe => ww_devoe,
	o => ww_sdram_addr(7));

-- Location: IOOBUF_X34_Y20_N9
\sdram_addr[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(8),
	devoe => ww_devoe,
	o => ww_sdram_addr(8));

-- Location: IOOBUF_X34_Y19_N2
\sdram_addr[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(9),
	devoe => ww_devoe,
	o => ww_sdram_addr(9));

-- Location: IOOBUF_X34_Y19_N16
\sdram_addr[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(10),
	devoe => ww_devoe,
	o => ww_sdram_addr(10));

-- Location: IOOBUF_X34_Y19_N9
\sdram_addr[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(11),
	devoe => ww_devoe,
	o => ww_sdram_addr(11));

-- Location: IOOBUF_X34_Y18_N16
\sdram_addr[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|ALT_INV_sdram_addr\(12),
	devoe => ww_devoe,
	o => ww_sdram_addr(12));

-- Location: IOOBUF_X0_Y9_N9
\vga_hs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|ALT_INV_LessThan2~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_hs);

-- Location: IOOBUF_X1_Y0_N23
\vga_vs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|LessThan3~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_vs);

-- Location: IOOBUF_X1_Y24_N2
\vga_data[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|vga_data[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(0));

-- Location: IOOBUF_X0_Y23_N2
\vga_data[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|vga_data[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(1));

-- Location: IOOBUF_X1_Y24_N9
\vga_data[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|vga_data[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(2));

-- Location: IOOBUF_X0_Y23_N9
\vga_data[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|vga_data[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(3));

-- Location: IOOBUF_X11_Y24_N16
\vga_data[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|vga_data[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(4));

-- Location: IOOBUF_X0_Y23_N16
\vga_data[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|vga_data[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(5));

-- Location: IOOBUF_X0_Y19_N2
\vga_data[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|vga_data[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(6));

-- Location: IOOBUF_X11_Y24_N23
\vga_data[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|vga_data[7]~7_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(7));

-- Location: IOOBUF_X9_Y0_N16
\vga_data[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|vga_data[8]~8_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(8));

-- Location: IOOBUF_X13_Y0_N16
\vga_data[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|vga_data[9]~9_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(9));

-- Location: IOOBUF_X0_Y10_N23
\vga_data[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|vga_data[10]~10_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(10));

-- Location: IOOBUF_X0_Y9_N2
\vga_data[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|vga_data[11]~11_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(11));

-- Location: IOOBUF_X0_Y6_N16
\vga_data[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|vga_data[12]~12_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(12));

-- Location: IOOBUF_X11_Y0_N9
\vga_data[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|vga_data[13]~13_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(13));

-- Location: IOOBUF_X0_Y7_N2
\vga_data[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|vga_data[14]~14_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(14));

-- Location: IOOBUF_X0_Y6_N23
\vga_data[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga_dri|vga_data[15]~15_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(15));

-- Location: IOOBUF_X13_Y24_N9
\cam_sda~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sccb_dri|ALT_INV_sda_out~q\,
	oe => \u_sccb_dri|ALT_INV_sda_dir~q\,
	devoe => ww_devoe,
	o => ww_cam_sda);

-- Location: IOOBUF_X32_Y0_N23
\sdram_data[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(0),
	oe => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => ww_sdram_data(0));

-- Location: IOOBUF_X34_Y2_N16
\sdram_data[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(1),
	oe => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => ww_sdram_data(1));

-- Location: IOOBUF_X34_Y4_N23
\sdram_data[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(2),
	oe => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => ww_sdram_data(2));

-- Location: IOOBUF_X34_Y3_N23
\sdram_data[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(3),
	oe => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => ww_sdram_data(3));

-- Location: IOOBUF_X34_Y8_N23
\sdram_data[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(4),
	oe => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => ww_sdram_data(4));

-- Location: IOOBUF_X34_Y7_N9
\sdram_data[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(5),
	oe => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => ww_sdram_data(5));

-- Location: IOOBUF_X32_Y0_N16
\sdram_data[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(6),
	oe => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => ww_sdram_data(6));

-- Location: IOOBUF_X34_Y3_N16
\sdram_data[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(7),
	oe => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => ww_sdram_data(7));

-- Location: IOOBUF_X34_Y17_N23
\sdram_data[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(8),
	oe => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => ww_sdram_data(8));

-- Location: IOOBUF_X34_Y9_N23
\sdram_data[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(9),
	oe => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => ww_sdram_data(9));

-- Location: IOOBUF_X34_Y9_N2
\sdram_data[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(10),
	oe => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => ww_sdram_data(10));

-- Location: IOOBUF_X34_Y10_N9
\sdram_data[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(11),
	oe => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => ww_sdram_data(11));

-- Location: IOOBUF_X34_Y9_N16
\sdram_data[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(12),
	oe => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => ww_sdram_data(12));

-- Location: IOOBUF_X34_Y9_N9
\sdram_data[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(13),
	oe => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => ww_sdram_data(13));

-- Location: IOOBUF_X34_Y8_N16
\sdram_data[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(14),
	oe => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => ww_sdram_data(14));

-- Location: IOOBUF_X34_Y8_N9
\sdram_data[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(15),
	oe => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\,
	devoe => ww_devoe,
	o => ww_sdram_data(15));

-- Location: IOIBUF_X34_Y2_N22
\sys_rst_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sys_rst_n,
	o => \sys_rst_n~input_o\);

-- Location: IOIBUF_X0_Y11_N8
\sys_clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sys_clk,
	o => \sys_clk~input_o\);

-- Location: PLL_1
\u_pll_clk|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 3,
	c0_initial => 2,
	c0_low => 3,
	c0_mode => "even",
	c0_ph => 2,
	c1_high => 12,
	c1_initial => 2,
	c1_low => 12,
	c1_mode => "even",
	c1_ph => 2,
	c1_use_casc_in => "off",
	c2_high => 3,
	c2_initial => 1,
	c2_low => 3,
	c2_mode => "even",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 2,
	clk0_phase_shift => "0",
	clk1_counter => "c2",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 2,
	clk1_phase_shift => "-2083",
	clk2_counter => "c1",
	clk2_divide_by => 2,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 1,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 2,
	m_ph => 2,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 6749,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \ALT_INV_sys_rst_n~input_o\,
	fbin => \u_pll_clk|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \u_pll_clk|altpll_component|auto_generated|pll1_INCLK_bus\,
	locked => \u_pll_clk|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \u_pll_clk|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \u_pll_clk|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G4
\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X33_Y12_N12
\u_sccb_dri|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Add0~0_combout\ = \u_sccb_dri|clk_cnt\(0) $ (VCC)
-- \u_sccb_dri|Add0~1\ = CARRY(\u_sccb_dri|clk_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|clk_cnt\(0),
	datad => VCC,
	combout => \u_sccb_dri|Add0~0_combout\,
	cout => \u_sccb_dri|Add0~1\);

-- Location: LCCOMB_X24_Y13_N4
\u_pll_clk|altpll_component|auto_generated|pll_lock_sync~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~feeder_combout\);

-- Location: FF_X24_Y13_N5
\u_pll_clk|altpll_component|auto_generated|pll_lock_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_locked\,
	d => \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~feeder_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~q\);

-- Location: LCCOMB_X24_Y13_N2
\rst_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_n~0_combout\ = ((!\u_pll_clk|altpll_component|auto_generated|pll_lock_sync~q\) # (!\sys_rst_n~input_o\)) # (!\u_pll_clk|altpll_component|auto_generated|wire_pll1_locked\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_pll_clk|altpll_component|auto_generated|wire_pll1_locked\,
	datab => \sys_rst_n~input_o\,
	datac => \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~q\,
	combout => \rst_n~0_combout\);

-- Location: CLKCTRL_G7
\rst_n~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_n~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_n~0clkctrl_outclk\);

-- Location: FF_X33_Y12_N13
\u_sccb_dri|clk_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_sccb_dri|Add0~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|clk_cnt\(0));

-- Location: LCCOMB_X33_Y12_N14
\u_sccb_dri|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Add0~2_combout\ = (\u_sccb_dri|clk_cnt\(1) & (!\u_sccb_dri|Add0~1\)) # (!\u_sccb_dri|clk_cnt\(1) & ((\u_sccb_dri|Add0~1\) # (GND)))
-- \u_sccb_dri|Add0~3\ = CARRY((!\u_sccb_dri|Add0~1\) # (!\u_sccb_dri|clk_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|clk_cnt\(1),
	datad => VCC,
	cin => \u_sccb_dri|Add0~1\,
	combout => \u_sccb_dri|Add0~2_combout\,
	cout => \u_sccb_dri|Add0~3\);

-- Location: FF_X33_Y12_N15
\u_sccb_dri|clk_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_sccb_dri|Add0~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|clk_cnt\(1));

-- Location: LCCOMB_X33_Y12_N16
\u_sccb_dri|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Add0~4_combout\ = (\u_sccb_dri|clk_cnt\(2) & (\u_sccb_dri|Add0~3\ $ (GND))) # (!\u_sccb_dri|clk_cnt\(2) & (!\u_sccb_dri|Add0~3\ & VCC))
-- \u_sccb_dri|Add0~5\ = CARRY((\u_sccb_dri|clk_cnt\(2) & !\u_sccb_dri|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|clk_cnt\(2),
	datad => VCC,
	cin => \u_sccb_dri|Add0~3\,
	combout => \u_sccb_dri|Add0~4_combout\,
	cout => \u_sccb_dri|Add0~5\);

-- Location: LCCOMB_X33_Y12_N18
\u_sccb_dri|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Add0~6_combout\ = (\u_sccb_dri|clk_cnt\(3) & (!\u_sccb_dri|Add0~5\)) # (!\u_sccb_dri|clk_cnt\(3) & ((\u_sccb_dri|Add0~5\) # (GND)))
-- \u_sccb_dri|Add0~7\ = CARRY((!\u_sccb_dri|Add0~5\) # (!\u_sccb_dri|clk_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|clk_cnt\(3),
	datad => VCC,
	cin => \u_sccb_dri|Add0~5\,
	combout => \u_sccb_dri|Add0~6_combout\,
	cout => \u_sccb_dri|Add0~7\);

-- Location: LCCOMB_X33_Y12_N20
\u_sccb_dri|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Add0~8_combout\ = (\u_sccb_dri|clk_cnt\(4) & (\u_sccb_dri|Add0~7\ $ (GND))) # (!\u_sccb_dri|clk_cnt\(4) & (!\u_sccb_dri|Add0~7\ & VCC))
-- \u_sccb_dri|Add0~9\ = CARRY((\u_sccb_dri|clk_cnt\(4) & !\u_sccb_dri|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|clk_cnt\(4),
	datad => VCC,
	cin => \u_sccb_dri|Add0~7\,
	combout => \u_sccb_dri|Add0~8_combout\,
	cout => \u_sccb_dri|Add0~9\);

-- Location: FF_X33_Y12_N21
\u_sccb_dri|clk_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_sccb_dri|Add0~8_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|clk_cnt\(4));

-- Location: LCCOMB_X33_Y12_N22
\u_sccb_dri|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Add0~10_combout\ = (\u_sccb_dri|clk_cnt\(5) & (!\u_sccb_dri|Add0~9\)) # (!\u_sccb_dri|clk_cnt\(5) & ((\u_sccb_dri|Add0~9\) # (GND)))
-- \u_sccb_dri|Add0~11\ = CARRY((!\u_sccb_dri|Add0~9\) # (!\u_sccb_dri|clk_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|clk_cnt\(5),
	datad => VCC,
	cin => \u_sccb_dri|Add0~9\,
	combout => \u_sccb_dri|Add0~10_combout\,
	cout => \u_sccb_dri|Add0~11\);

-- Location: FF_X33_Y12_N23
\u_sccb_dri|clk_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_sccb_dri|Add0~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|clk_cnt\(5));

-- Location: LCCOMB_X33_Y12_N24
\u_sccb_dri|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Add0~12_combout\ = (\u_sccb_dri|clk_cnt\(6) & (\u_sccb_dri|Add0~11\ $ (GND))) # (!\u_sccb_dri|clk_cnt\(6) & (!\u_sccb_dri|Add0~11\ & VCC))
-- \u_sccb_dri|Add0~13\ = CARRY((\u_sccb_dri|clk_cnt\(6) & !\u_sccb_dri|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|clk_cnt\(6),
	datad => VCC,
	cin => \u_sccb_dri|Add0~11\,
	combout => \u_sccb_dri|Add0~12_combout\,
	cout => \u_sccb_dri|Add0~13\);

-- Location: FF_X33_Y12_N25
\u_sccb_dri|clk_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_sccb_dri|Add0~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|clk_cnt\(6));

-- Location: LCCOMB_X33_Y12_N26
\u_sccb_dri|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Add0~14_combout\ = \u_sccb_dri|clk_cnt\(7) $ (\u_sccb_dri|Add0~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|clk_cnt\(7),
	cin => \u_sccb_dri|Add0~13\,
	combout => \u_sccb_dri|Add0~14_combout\);

-- Location: FF_X33_Y12_N27
\u_sccb_dri|clk_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_sccb_dri|Add0~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|clk_cnt\(7));

-- Location: LCCOMB_X33_Y12_N6
\u_sccb_dri|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Equal0~0_combout\ = (!\u_sccb_dri|clk_cnt\(7) & (!\u_sccb_dri|clk_cnt\(6) & (!\u_sccb_dri|clk_cnt\(5) & !\u_sccb_dri|clk_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|clk_cnt\(7),
	datab => \u_sccb_dri|clk_cnt\(6),
	datac => \u_sccb_dri|clk_cnt\(5),
	datad => \u_sccb_dri|clk_cnt\(4),
	combout => \u_sccb_dri|Equal0~0_combout\);

-- Location: LCCOMB_X33_Y12_N0
\u_sccb_dri|clk_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|clk_cnt~1_combout\ = (\u_sccb_dri|Add0~4_combout\ & ((!\u_sccb_dri|Equal0~0_combout\) # (!\u_sccb_dri|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|Add0~4_combout\,
	datac => \u_sccb_dri|Equal0~1_combout\,
	datad => \u_sccb_dri|Equal0~0_combout\,
	combout => \u_sccb_dri|clk_cnt~1_combout\);

-- Location: FF_X33_Y12_N1
\u_sccb_dri|clk_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_sccb_dri|clk_cnt~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|clk_cnt\(2));

-- Location: LCCOMB_X33_Y12_N10
\u_sccb_dri|clk_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|clk_cnt~0_combout\ = (\u_sccb_dri|Add0~6_combout\ & ((!\u_sccb_dri|Equal0~0_combout\) # (!\u_sccb_dri|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|Add0~6_combout\,
	datac => \u_sccb_dri|Equal0~1_combout\,
	datad => \u_sccb_dri|Equal0~0_combout\,
	combout => \u_sccb_dri|clk_cnt~0_combout\);

-- Location: FF_X33_Y12_N11
\u_sccb_dri|clk_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_sccb_dri|clk_cnt~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|clk_cnt\(3));

-- Location: LCCOMB_X33_Y12_N4
\u_sccb_dri|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Equal0~1_combout\ = (\u_sccb_dri|clk_cnt\(3) & (!\u_sccb_dri|clk_cnt\(2) & (\u_sccb_dri|clk_cnt\(1) & \u_sccb_dri|clk_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|clk_cnt\(3),
	datab => \u_sccb_dri|clk_cnt\(2),
	datac => \u_sccb_dri|clk_cnt\(1),
	datad => \u_sccb_dri|clk_cnt\(0),
	combout => \u_sccb_dri|Equal0~1_combout\);

-- Location: LCCOMB_X33_Y12_N28
\u_sccb_dri|dri_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|dri_clk~0_combout\ = \u_sccb_dri|dri_clk~q\ $ (((\u_sccb_dri|Equal0~1_combout\ & \u_sccb_dri|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|Equal0~1_combout\,
	datac => \u_sccb_dri|dri_clk~q\,
	datad => \u_sccb_dri|Equal0~0_combout\,
	combout => \u_sccb_dri|dri_clk~0_combout\);

-- Location: FF_X33_Y12_N29
\u_sccb_dri|dri_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_sccb_dri|dri_clk~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|dri_clk~q\);

-- Location: CLKCTRL_G5
\u_sccb_dri|dri_clk~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_sccb_dri|dri_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_sccb_dri|dri_clk~clkctrl_outclk\);

-- Location: LCCOMB_X17_Y13_N16
\u_sccb_dri|cnt[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|cnt[0]~7_combout\ = \u_sccb_dri|cnt\(0) $ (VCC)
-- \u_sccb_dri|cnt[0]~8\ = CARRY(\u_sccb_dri|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|cnt\(0),
	datad => VCC,
	combout => \u_sccb_dri|cnt[0]~7_combout\,
	cout => \u_sccb_dri|cnt[0]~8\);

-- Location: LCCOMB_X17_Y13_N24
\u_sccb_dri|cnt[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|cnt[4]~19_combout\ = (\u_sccb_dri|cnt\(4) & (\u_sccb_dri|cnt[3]~18\ $ (GND))) # (!\u_sccb_dri|cnt\(4) & (!\u_sccb_dri|cnt[3]~18\ & VCC))
-- \u_sccb_dri|cnt[4]~20\ = CARRY((\u_sccb_dri|cnt\(4) & !\u_sccb_dri|cnt[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|cnt\(4),
	datad => VCC,
	cin => \u_sccb_dri|cnt[3]~18\,
	combout => \u_sccb_dri|cnt[4]~19_combout\,
	cout => \u_sccb_dri|cnt[4]~20\);

-- Location: LCCOMB_X17_Y13_N26
\u_sccb_dri|cnt[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|cnt[5]~21_combout\ = (\u_sccb_dri|cnt\(5) & (!\u_sccb_dri|cnt[4]~20\)) # (!\u_sccb_dri|cnt\(5) & ((\u_sccb_dri|cnt[4]~20\) # (GND)))
-- \u_sccb_dri|cnt[5]~22\ = CARRY((!\u_sccb_dri|cnt[4]~20\) # (!\u_sccb_dri|cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|cnt\(5),
	datad => VCC,
	cin => \u_sccb_dri|cnt[4]~20\,
	combout => \u_sccb_dri|cnt[5]~21_combout\,
	cout => \u_sccb_dri|cnt[5]~22\);

-- Location: FF_X17_Y13_N27
\u_sccb_dri|cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_dri|cnt[5]~21_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_sccb_dri|cnt[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|cnt\(5));

-- Location: LCCOMB_X17_Y12_N30
\u_sccb_dri|WideOr12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|WideOr12~0_combout\ = (\u_sccb_dri|fsm_c.DATA_WR~q\) # ((\u_sccb_dri|fsm_c.ADDR16~q\) # (\u_sccb_dri|fsm_c.ADDR8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|fsm_c.DATA_WR~q\,
	datac => \u_sccb_dri|fsm_c.ADDR16~q\,
	datad => \u_sccb_dri|fsm_c.ADDR8~q\,
	combout => \u_sccb_dri|WideOr12~0_combout\);

-- Location: LCCOMB_X18_Y13_N6
\u_sccb_dri|Selector25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector25~1_combout\ = (!\u_sccb_dri|cnt\(2) & ((\u_sccb_dri|cnt\(5) & ((\u_sccb_dri|WideOr12~0_combout\))) # (!\u_sccb_dri|cnt\(5) & (\u_sccb_dri|fsm_c.STOP~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(5),
	datab => \u_sccb_dri|cnt\(2),
	datac => \u_sccb_dri|fsm_c.STOP~q\,
	datad => \u_sccb_dri|WideOr12~0_combout\,
	combout => \u_sccb_dri|Selector25~1_combout\);

-- Location: LCCOMB_X17_Y13_N28
\u_sccb_dri|cnt[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|cnt[6]~23_combout\ = \u_sccb_dri|cnt\(6) $ (!\u_sccb_dri|cnt[5]~22\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|cnt\(6),
	cin => \u_sccb_dri|cnt[5]~22\,
	combout => \u_sccb_dri|cnt[6]~23_combout\);

-- Location: FF_X17_Y13_N29
\u_sccb_dri|cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_dri|cnt[6]~23_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_sccb_dri|cnt[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|cnt\(6));

-- Location: LCCOMB_X18_Y13_N20
\u_sccb_dri|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector25~0_combout\ = (!\u_sccb_dri|cnt\(4) & (!\u_sccb_dri|cnt\(6) & (!\u_sccb_dri|cnt\(0) & !\u_sccb_dri|cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(4),
	datab => \u_sccb_dri|cnt\(6),
	datac => \u_sccb_dri|cnt\(0),
	datad => \u_sccb_dri|cnt\(3),
	combout => \u_sccb_dri|Selector25~0_combout\);

-- Location: LCCOMB_X18_Y13_N16
\u_sccb_dri|Selector25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector25~2_combout\ = (\u_sccb_dri|cnt\(2) & (\u_sccb_dri|cnt\(5) & \u_sccb_dri|fsm_c.WR_ADDR~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|cnt\(2),
	datac => \u_sccb_dri|cnt\(5),
	datad => \u_sccb_dri|fsm_c.WR_ADDR~q\,
	combout => \u_sccb_dri|Selector25~2_combout\);

-- Location: LCCOMB_X17_Y13_N0
\u_sccb_dri|Selector25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector25~3_combout\ = (\u_sccb_dri|cnt\(1) & (\u_sccb_dri|Selector25~0_combout\ & ((\u_sccb_dri|Selector25~1_combout\) # (\u_sccb_dri|Selector25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|Selector25~1_combout\,
	datab => \u_sccb_dri|cnt\(1),
	datac => \u_sccb_dri|Selector25~0_combout\,
	datad => \u_sccb_dri|Selector25~2_combout\,
	combout => \u_sccb_dri|Selector25~3_combout\);

-- Location: FF_X17_Y13_N1
\u_sccb_dri|st_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_dri|Selector25~3_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|st_done~q\);

-- Location: LCCOMB_X13_Y14_N8
\u_sccb_cfg|start_init_cnt[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|start_init_cnt[3]~18_combout\ = (\u_sccb_cfg|start_init_cnt\(3) & (\u_sccb_cfg|start_init_cnt[2]~17\ $ (GND))) # (!\u_sccb_cfg|start_init_cnt\(3) & (!\u_sccb_cfg|start_init_cnt[2]~17\ & VCC))
-- \u_sccb_cfg|start_init_cnt[3]~19\ = CARRY((\u_sccb_cfg|start_init_cnt\(3) & !\u_sccb_cfg|start_init_cnt[2]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|start_init_cnt\(3),
	datad => VCC,
	cin => \u_sccb_cfg|start_init_cnt[2]~17\,
	combout => \u_sccb_cfg|start_init_cnt[3]~18_combout\,
	cout => \u_sccb_cfg|start_init_cnt[3]~19\);

-- Location: LCCOMB_X13_Y14_N10
\u_sccb_cfg|start_init_cnt[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|start_init_cnt[4]~20_combout\ = (\u_sccb_cfg|start_init_cnt\(4) & (!\u_sccb_cfg|start_init_cnt[3]~19\)) # (!\u_sccb_cfg|start_init_cnt\(4) & ((\u_sccb_cfg|start_init_cnt[3]~19\) # (GND)))
-- \u_sccb_cfg|start_init_cnt[4]~21\ = CARRY((!\u_sccb_cfg|start_init_cnt[3]~19\) # (!\u_sccb_cfg|start_init_cnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|start_init_cnt\(4),
	datad => VCC,
	cin => \u_sccb_cfg|start_init_cnt[3]~19\,
	combout => \u_sccb_cfg|start_init_cnt[4]~20_combout\,
	cout => \u_sccb_cfg|start_init_cnt[4]~21\);

-- Location: FF_X13_Y14_N11
\u_sccb_cfg|start_init_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|start_init_cnt[4]~20_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|start_init_cnt\(4));

-- Location: LCCOMB_X13_Y14_N12
\u_sccb_cfg|start_init_cnt[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|start_init_cnt[5]~22_combout\ = (\u_sccb_cfg|start_init_cnt\(5) & (\u_sccb_cfg|start_init_cnt[4]~21\ $ (GND))) # (!\u_sccb_cfg|start_init_cnt\(5) & (!\u_sccb_cfg|start_init_cnt[4]~21\ & VCC))
-- \u_sccb_cfg|start_init_cnt[5]~23\ = CARRY((\u_sccb_cfg|start_init_cnt\(5) & !\u_sccb_cfg|start_init_cnt[4]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|start_init_cnt\(5),
	datad => VCC,
	cin => \u_sccb_cfg|start_init_cnt[4]~21\,
	combout => \u_sccb_cfg|start_init_cnt[5]~22_combout\,
	cout => \u_sccb_cfg|start_init_cnt[5]~23\);

-- Location: FF_X13_Y14_N13
\u_sccb_cfg|start_init_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|start_init_cnt[5]~22_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|start_init_cnt\(5));

-- Location: LCCOMB_X13_Y14_N14
\u_sccb_cfg|start_init_cnt[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|start_init_cnt[6]~24_combout\ = (\u_sccb_cfg|start_init_cnt\(6) & (!\u_sccb_cfg|start_init_cnt[5]~23\)) # (!\u_sccb_cfg|start_init_cnt\(6) & ((\u_sccb_cfg|start_init_cnt[5]~23\) # (GND)))
-- \u_sccb_cfg|start_init_cnt[6]~25\ = CARRY((!\u_sccb_cfg|start_init_cnt[5]~23\) # (!\u_sccb_cfg|start_init_cnt\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|start_init_cnt\(6),
	datad => VCC,
	cin => \u_sccb_cfg|start_init_cnt[5]~23\,
	combout => \u_sccb_cfg|start_init_cnt[6]~24_combout\,
	cout => \u_sccb_cfg|start_init_cnt[6]~25\);

-- Location: FF_X13_Y14_N15
\u_sccb_cfg|start_init_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|start_init_cnt[6]~24_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|start_init_cnt\(6));

-- Location: LCCOMB_X13_Y14_N16
\u_sccb_cfg|start_init_cnt[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|start_init_cnt[7]~26_combout\ = (\u_sccb_cfg|start_init_cnt\(7) & (\u_sccb_cfg|start_init_cnt[6]~25\ $ (GND))) # (!\u_sccb_cfg|start_init_cnt\(7) & (!\u_sccb_cfg|start_init_cnt[6]~25\ & VCC))
-- \u_sccb_cfg|start_init_cnt[7]~27\ = CARRY((\u_sccb_cfg|start_init_cnt\(7) & !\u_sccb_cfg|start_init_cnt[6]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|start_init_cnt\(7),
	datad => VCC,
	cin => \u_sccb_cfg|start_init_cnt[6]~25\,
	combout => \u_sccb_cfg|start_init_cnt[7]~26_combout\,
	cout => \u_sccb_cfg|start_init_cnt[7]~27\);

-- Location: FF_X13_Y14_N17
\u_sccb_cfg|start_init_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|start_init_cnt[7]~26_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|start_init_cnt\(7));

-- Location: LCCOMB_X13_Y14_N18
\u_sccb_cfg|start_init_cnt[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|start_init_cnt[8]~28_combout\ = (\u_sccb_cfg|start_init_cnt\(8) & (!\u_sccb_cfg|start_init_cnt[7]~27\)) # (!\u_sccb_cfg|start_init_cnt\(8) & ((\u_sccb_cfg|start_init_cnt[7]~27\) # (GND)))
-- \u_sccb_cfg|start_init_cnt[8]~29\ = CARRY((!\u_sccb_cfg|start_init_cnt[7]~27\) # (!\u_sccb_cfg|start_init_cnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|start_init_cnt\(8),
	datad => VCC,
	cin => \u_sccb_cfg|start_init_cnt[7]~27\,
	combout => \u_sccb_cfg|start_init_cnt[8]~28_combout\,
	cout => \u_sccb_cfg|start_init_cnt[8]~29\);

-- Location: FF_X13_Y14_N19
\u_sccb_cfg|start_init_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|start_init_cnt[8]~28_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|start_init_cnt\(8));

-- Location: LCCOMB_X13_Y14_N20
\u_sccb_cfg|start_init_cnt[9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|start_init_cnt[9]~30_combout\ = (\u_sccb_cfg|start_init_cnt\(9) & (\u_sccb_cfg|start_init_cnt[8]~29\ $ (GND))) # (!\u_sccb_cfg|start_init_cnt\(9) & (!\u_sccb_cfg|start_init_cnt[8]~29\ & VCC))
-- \u_sccb_cfg|start_init_cnt[9]~31\ = CARRY((\u_sccb_cfg|start_init_cnt\(9) & !\u_sccb_cfg|start_init_cnt[8]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|start_init_cnt\(9),
	datad => VCC,
	cin => \u_sccb_cfg|start_init_cnt[8]~29\,
	combout => \u_sccb_cfg|start_init_cnt[9]~30_combout\,
	cout => \u_sccb_cfg|start_init_cnt[9]~31\);

-- Location: FF_X13_Y14_N21
\u_sccb_cfg|start_init_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|start_init_cnt[9]~30_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|start_init_cnt\(9));

-- Location: LCCOMB_X13_Y14_N22
\u_sccb_cfg|start_init_cnt[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|start_init_cnt[10]~32_combout\ = (\u_sccb_cfg|start_init_cnt\(10) & (!\u_sccb_cfg|start_init_cnt[9]~31\)) # (!\u_sccb_cfg|start_init_cnt\(10) & ((\u_sccb_cfg|start_init_cnt[9]~31\) # (GND)))
-- \u_sccb_cfg|start_init_cnt[10]~33\ = CARRY((!\u_sccb_cfg|start_init_cnt[9]~31\) # (!\u_sccb_cfg|start_init_cnt\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|start_init_cnt\(10),
	datad => VCC,
	cin => \u_sccb_cfg|start_init_cnt[9]~31\,
	combout => \u_sccb_cfg|start_init_cnt[10]~32_combout\,
	cout => \u_sccb_cfg|start_init_cnt[10]~33\);

-- Location: FF_X13_Y14_N23
\u_sccb_cfg|start_init_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|start_init_cnt[10]~32_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|start_init_cnt\(10));

-- Location: LCCOMB_X13_Y14_N24
\u_sccb_cfg|start_init_cnt[11]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|start_init_cnt[11]~34_combout\ = (\u_sccb_cfg|start_init_cnt\(11) & (\u_sccb_cfg|start_init_cnt[10]~33\ $ (GND))) # (!\u_sccb_cfg|start_init_cnt\(11) & (!\u_sccb_cfg|start_init_cnt[10]~33\ & VCC))
-- \u_sccb_cfg|start_init_cnt[11]~35\ = CARRY((\u_sccb_cfg|start_init_cnt\(11) & !\u_sccb_cfg|start_init_cnt[10]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|start_init_cnt\(11),
	datad => VCC,
	cin => \u_sccb_cfg|start_init_cnt[10]~33\,
	combout => \u_sccb_cfg|start_init_cnt[11]~34_combout\,
	cout => \u_sccb_cfg|start_init_cnt[11]~35\);

-- Location: FF_X13_Y14_N25
\u_sccb_cfg|start_init_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|start_init_cnt[11]~34_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|start_init_cnt\(11));

-- Location: LCCOMB_X13_Y14_N26
\u_sccb_cfg|start_init_cnt[12]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|start_init_cnt[12]~36_combout\ = (\u_sccb_cfg|start_init_cnt\(12) & (!\u_sccb_cfg|start_init_cnt[11]~35\)) # (!\u_sccb_cfg|start_init_cnt\(12) & ((\u_sccb_cfg|start_init_cnt[11]~35\) # (GND)))
-- \u_sccb_cfg|start_init_cnt[12]~37\ = CARRY((!\u_sccb_cfg|start_init_cnt[11]~35\) # (!\u_sccb_cfg|start_init_cnt\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|start_init_cnt\(12),
	datad => VCC,
	cin => \u_sccb_cfg|start_init_cnt[11]~35\,
	combout => \u_sccb_cfg|start_init_cnt[12]~36_combout\,
	cout => \u_sccb_cfg|start_init_cnt[12]~37\);

-- Location: FF_X13_Y14_N27
\u_sccb_cfg|start_init_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|start_init_cnt[12]~36_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|start_init_cnt\(12));

-- Location: LCCOMB_X13_Y14_N28
\u_sccb_cfg|start_init_cnt[13]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|start_init_cnt[13]~38_combout\ = (\u_sccb_cfg|start_init_cnt\(13) & (\u_sccb_cfg|start_init_cnt[12]~37\ $ (GND))) # (!\u_sccb_cfg|start_init_cnt\(13) & (!\u_sccb_cfg|start_init_cnt[12]~37\ & VCC))
-- \u_sccb_cfg|start_init_cnt[13]~39\ = CARRY((\u_sccb_cfg|start_init_cnt\(13) & !\u_sccb_cfg|start_init_cnt[12]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|start_init_cnt\(13),
	datad => VCC,
	cin => \u_sccb_cfg|start_init_cnt[12]~37\,
	combout => \u_sccb_cfg|start_init_cnt[13]~38_combout\,
	cout => \u_sccb_cfg|start_init_cnt[13]~39\);

-- Location: FF_X13_Y14_N29
\u_sccb_cfg|start_init_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|start_init_cnt[13]~38_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|start_init_cnt\(13));

-- Location: LCCOMB_X13_Y14_N30
\u_sccb_cfg|start_init_cnt[14]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|start_init_cnt[14]~40_combout\ = \u_sccb_cfg|start_init_cnt\(14) $ (\u_sccb_cfg|start_init_cnt[13]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|start_init_cnt\(14),
	cin => \u_sccb_cfg|start_init_cnt[13]~39\,
	combout => \u_sccb_cfg|start_init_cnt[14]~40_combout\);

-- Location: FF_X13_Y14_N31
\u_sccb_cfg|start_init_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|start_init_cnt[14]~40_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|start_init_cnt\(14));

-- Location: LCCOMB_X13_Y14_N0
\u_sccb_cfg|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Equal0~0_combout\ = (!\u_sccb_cfg|start_init_cnt\(5) & (!\u_sccb_cfg|start_init_cnt\(8) & (!\u_sccb_cfg|start_init_cnt\(6) & !\u_sccb_cfg|start_init_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|start_init_cnt\(5),
	datab => \u_sccb_cfg|start_init_cnt\(8),
	datac => \u_sccb_cfg|start_init_cnt\(6),
	datad => \u_sccb_cfg|start_init_cnt\(7),
	combout => \u_sccb_cfg|Equal0~0_combout\);

-- Location: LCCOMB_X14_Y14_N6
\u_sccb_cfg|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|LessThan0~0_combout\ = (((\u_sccb_cfg|Equal0~0_combout\) # (!\u_sccb_cfg|start_init_cnt\(9))) # (!\u_sccb_cfg|start_init_cnt\(10))) # (!\u_sccb_cfg|start_init_cnt\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|start_init_cnt\(11),
	datab => \u_sccb_cfg|start_init_cnt\(10),
	datac => \u_sccb_cfg|Equal0~0_combout\,
	datad => \u_sccb_cfg|start_init_cnt\(9),
	combout => \u_sccb_cfg|LessThan0~0_combout\);

-- Location: LCCOMB_X13_Y14_N2
\u_sccb_cfg|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|LessThan0~1_combout\ = ((!\u_sccb_cfg|start_init_cnt\(13) & (!\u_sccb_cfg|start_init_cnt\(12) & \u_sccb_cfg|LessThan0~0_combout\))) # (!\u_sccb_cfg|start_init_cnt\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|start_init_cnt\(14),
	datab => \u_sccb_cfg|start_init_cnt\(13),
	datac => \u_sccb_cfg|start_init_cnt\(12),
	datad => \u_sccb_cfg|LessThan0~0_combout\,
	combout => \u_sccb_cfg|LessThan0~1_combout\);

-- Location: LCCOMB_X14_Y14_N2
\u_sccb_cfg|start_init_cnt[0]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|start_init_cnt[0]~42_combout\ = \u_sccb_cfg|start_init_cnt\(0) $ (\u_sccb_cfg|LessThan0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sccb_cfg|start_init_cnt\(0),
	datad => \u_sccb_cfg|LessThan0~1_combout\,
	combout => \u_sccb_cfg|start_init_cnt[0]~42_combout\);

-- Location: FF_X14_Y14_N3
\u_sccb_cfg|start_init_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|start_init_cnt[0]~42_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|start_init_cnt\(0));

-- Location: LCCOMB_X13_Y14_N4
\u_sccb_cfg|start_init_cnt[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|start_init_cnt[1]~14_combout\ = (\u_sccb_cfg|start_init_cnt\(0) & (\u_sccb_cfg|start_init_cnt\(1) $ (VCC))) # (!\u_sccb_cfg|start_init_cnt\(0) & (\u_sccb_cfg|start_init_cnt\(1) & VCC))
-- \u_sccb_cfg|start_init_cnt[1]~15\ = CARRY((\u_sccb_cfg|start_init_cnt\(0) & \u_sccb_cfg|start_init_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|start_init_cnt\(0),
	datab => \u_sccb_cfg|start_init_cnt\(1),
	datad => VCC,
	combout => \u_sccb_cfg|start_init_cnt[1]~14_combout\,
	cout => \u_sccb_cfg|start_init_cnt[1]~15\);

-- Location: FF_X13_Y14_N5
\u_sccb_cfg|start_init_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|start_init_cnt[1]~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|start_init_cnt\(1));

-- Location: LCCOMB_X13_Y14_N6
\u_sccb_cfg|start_init_cnt[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|start_init_cnt[2]~16_combout\ = (\u_sccb_cfg|start_init_cnt\(2) & (!\u_sccb_cfg|start_init_cnt[1]~15\)) # (!\u_sccb_cfg|start_init_cnt\(2) & ((\u_sccb_cfg|start_init_cnt[1]~15\) # (GND)))
-- \u_sccb_cfg|start_init_cnt[2]~17\ = CARRY((!\u_sccb_cfg|start_init_cnt[1]~15\) # (!\u_sccb_cfg|start_init_cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|start_init_cnt\(2),
	datad => VCC,
	cin => \u_sccb_cfg|start_init_cnt[1]~15\,
	combout => \u_sccb_cfg|start_init_cnt[2]~16_combout\,
	cout => \u_sccb_cfg|start_init_cnt[2]~17\);

-- Location: FF_X13_Y14_N7
\u_sccb_cfg|start_init_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|start_init_cnt[2]~16_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|start_init_cnt\(2));

-- Location: FF_X13_Y14_N9
\u_sccb_cfg|start_init_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|start_init_cnt[3]~18_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|start_init_cnt\(3));

-- Location: LCCOMB_X14_Y14_N4
\u_sccb_cfg|sccb_exec~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|sccb_exec~0_combout\ = (\u_sccb_cfg|Equal0~0_combout\ & (\u_sccb_cfg|start_init_cnt\(2) & (!\u_sccb_cfg|start_init_cnt\(12) & !\u_sccb_cfg|start_init_cnt\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|Equal0~0_combout\,
	datab => \u_sccb_cfg|start_init_cnt\(2),
	datac => \u_sccb_cfg|start_init_cnt\(12),
	datad => \u_sccb_cfg|start_init_cnt\(13),
	combout => \u_sccb_cfg|sccb_exec~0_combout\);

-- Location: LCCOMB_X14_Y14_N12
\u_sccb_cfg|sccb_exec~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|sccb_exec~1_combout\ = (\u_sccb_cfg|start_init_cnt\(11) & (\u_sccb_cfg|start_init_cnt\(10) & (\u_sccb_cfg|start_init_cnt\(1) & \u_sccb_cfg|start_init_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|start_init_cnt\(11),
	datab => \u_sccb_cfg|start_init_cnt\(10),
	datac => \u_sccb_cfg|start_init_cnt\(1),
	datad => \u_sccb_cfg|start_init_cnt\(9),
	combout => \u_sccb_cfg|sccb_exec~1_combout\);

-- Location: LCCOMB_X14_Y14_N10
\u_sccb_cfg|sccb_exec~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|sccb_exec~2_combout\ = (\u_sccb_cfg|start_init_cnt\(4) & (\u_sccb_cfg|start_init_cnt\(14) & (\u_sccb_cfg|start_init_cnt\(0) & \u_sccb_cfg|sccb_exec~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|start_init_cnt\(4),
	datab => \u_sccb_cfg|start_init_cnt\(14),
	datac => \u_sccb_cfg|start_init_cnt\(0),
	datad => \u_sccb_cfg|sccb_exec~1_combout\,
	combout => \u_sccb_cfg|sccb_exec~2_combout\);

-- Location: LCCOMB_X14_Y14_N0
\u_sccb_cfg|sccb_exec~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|sccb_exec~3_combout\ = (\u_sccb_cfg|start_init_cnt\(3) & (\u_sccb_cfg|sccb_exec~0_combout\ & \u_sccb_cfg|sccb_exec~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|start_init_cnt\(3),
	datac => \u_sccb_cfg|sccb_exec~0_combout\,
	datad => \u_sccb_cfg|sccb_exec~2_combout\,
	combout => \u_sccb_cfg|sccb_exec~3_combout\);

-- Location: LCCOMB_X16_Y15_N2
\u_sccb_cfg|init_reg_cnt[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|init_reg_cnt[0]~21_combout\ = \u_sccb_cfg|init_reg_cnt\(0) $ (\u_sccb_cfg|sccb_exec~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sccb_cfg|init_reg_cnt\(0),
	datad => \u_sccb_cfg|sccb_exec~q\,
	combout => \u_sccb_cfg|init_reg_cnt[0]~21_combout\);

-- Location: FF_X16_Y15_N3
\u_sccb_cfg|init_reg_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|init_reg_cnt[0]~21_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|init_reg_cnt\(0));

-- Location: LCCOMB_X16_Y15_N6
\u_sccb_cfg|init_reg_cnt[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|init_reg_cnt[1]~7_combout\ = (\u_sccb_cfg|init_reg_cnt\(1) & (\u_sccb_cfg|init_reg_cnt\(0) $ (VCC))) # (!\u_sccb_cfg|init_reg_cnt\(1) & (\u_sccb_cfg|init_reg_cnt\(0) & VCC))
-- \u_sccb_cfg|init_reg_cnt[1]~8\ = CARRY((\u_sccb_cfg|init_reg_cnt\(1) & \u_sccb_cfg|init_reg_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|init_reg_cnt\(1),
	datab => \u_sccb_cfg|init_reg_cnt\(0),
	datad => VCC,
	combout => \u_sccb_cfg|init_reg_cnt[1]~7_combout\,
	cout => \u_sccb_cfg|init_reg_cnt[1]~8\);

-- Location: FF_X16_Y15_N7
\u_sccb_cfg|init_reg_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|init_reg_cnt[1]~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|sccb_exec~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|init_reg_cnt\(1));

-- Location: LCCOMB_X16_Y15_N8
\u_sccb_cfg|init_reg_cnt[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|init_reg_cnt[2]~9_combout\ = (\u_sccb_cfg|init_reg_cnt\(2) & (!\u_sccb_cfg|init_reg_cnt[1]~8\)) # (!\u_sccb_cfg|init_reg_cnt\(2) & ((\u_sccb_cfg|init_reg_cnt[1]~8\) # (GND)))
-- \u_sccb_cfg|init_reg_cnt[2]~10\ = CARRY((!\u_sccb_cfg|init_reg_cnt[1]~8\) # (!\u_sccb_cfg|init_reg_cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|init_reg_cnt\(2),
	datad => VCC,
	cin => \u_sccb_cfg|init_reg_cnt[1]~8\,
	combout => \u_sccb_cfg|init_reg_cnt[2]~9_combout\,
	cout => \u_sccb_cfg|init_reg_cnt[2]~10\);

-- Location: FF_X16_Y15_N9
\u_sccb_cfg|init_reg_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|init_reg_cnt[2]~9_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|sccb_exec~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|init_reg_cnt\(2));

-- Location: LCCOMB_X16_Y15_N10
\u_sccb_cfg|init_reg_cnt[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|init_reg_cnt[3]~11_combout\ = (\u_sccb_cfg|init_reg_cnt\(3) & (\u_sccb_cfg|init_reg_cnt[2]~10\ $ (GND))) # (!\u_sccb_cfg|init_reg_cnt\(3) & (!\u_sccb_cfg|init_reg_cnt[2]~10\ & VCC))
-- \u_sccb_cfg|init_reg_cnt[3]~12\ = CARRY((\u_sccb_cfg|init_reg_cnt\(3) & !\u_sccb_cfg|init_reg_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|init_reg_cnt\(3),
	datad => VCC,
	cin => \u_sccb_cfg|init_reg_cnt[2]~10\,
	combout => \u_sccb_cfg|init_reg_cnt[3]~11_combout\,
	cout => \u_sccb_cfg|init_reg_cnt[3]~12\);

-- Location: FF_X16_Y15_N11
\u_sccb_cfg|init_reg_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|init_reg_cnt[3]~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|sccb_exec~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|init_reg_cnt\(3));

-- Location: LCCOMB_X16_Y15_N12
\u_sccb_cfg|init_reg_cnt[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|init_reg_cnt[4]~13_combout\ = (\u_sccb_cfg|init_reg_cnt\(4) & (!\u_sccb_cfg|init_reg_cnt[3]~12\)) # (!\u_sccb_cfg|init_reg_cnt\(4) & ((\u_sccb_cfg|init_reg_cnt[3]~12\) # (GND)))
-- \u_sccb_cfg|init_reg_cnt[4]~14\ = CARRY((!\u_sccb_cfg|init_reg_cnt[3]~12\) # (!\u_sccb_cfg|init_reg_cnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|init_reg_cnt\(4),
	datad => VCC,
	cin => \u_sccb_cfg|init_reg_cnt[3]~12\,
	combout => \u_sccb_cfg|init_reg_cnt[4]~13_combout\,
	cout => \u_sccb_cfg|init_reg_cnt[4]~14\);

-- Location: FF_X16_Y15_N13
\u_sccb_cfg|init_reg_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|init_reg_cnt[4]~13_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|sccb_exec~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|init_reg_cnt\(4));

-- Location: LCCOMB_X16_Y15_N14
\u_sccb_cfg|init_reg_cnt[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|init_reg_cnt[5]~15_combout\ = (\u_sccb_cfg|init_reg_cnt\(5) & (\u_sccb_cfg|init_reg_cnt[4]~14\ $ (GND))) # (!\u_sccb_cfg|init_reg_cnt\(5) & (!\u_sccb_cfg|init_reg_cnt[4]~14\ & VCC))
-- \u_sccb_cfg|init_reg_cnt[5]~16\ = CARRY((\u_sccb_cfg|init_reg_cnt\(5) & !\u_sccb_cfg|init_reg_cnt[4]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|init_reg_cnt\(5),
	datad => VCC,
	cin => \u_sccb_cfg|init_reg_cnt[4]~14\,
	combout => \u_sccb_cfg|init_reg_cnt[5]~15_combout\,
	cout => \u_sccb_cfg|init_reg_cnt[5]~16\);

-- Location: FF_X16_Y15_N15
\u_sccb_cfg|init_reg_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|init_reg_cnt[5]~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|sccb_exec~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|init_reg_cnt\(5));

-- Location: LCCOMB_X16_Y15_N16
\u_sccb_cfg|init_reg_cnt[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|init_reg_cnt[6]~17_combout\ = (\u_sccb_cfg|init_reg_cnt\(6) & (!\u_sccb_cfg|init_reg_cnt[5]~16\)) # (!\u_sccb_cfg|init_reg_cnt\(6) & ((\u_sccb_cfg|init_reg_cnt[5]~16\) # (GND)))
-- \u_sccb_cfg|init_reg_cnt[6]~18\ = CARRY((!\u_sccb_cfg|init_reg_cnt[5]~16\) # (!\u_sccb_cfg|init_reg_cnt\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|init_reg_cnt\(6),
	datad => VCC,
	cin => \u_sccb_cfg|init_reg_cnt[5]~16\,
	combout => \u_sccb_cfg|init_reg_cnt[6]~17_combout\,
	cout => \u_sccb_cfg|init_reg_cnt[6]~18\);

-- Location: FF_X16_Y15_N17
\u_sccb_cfg|init_reg_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|init_reg_cnt[6]~17_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|sccb_exec~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|init_reg_cnt\(6));

-- Location: LCCOMB_X16_Y15_N18
\u_sccb_cfg|init_reg_cnt[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|init_reg_cnt[7]~19_combout\ = \u_sccb_cfg|init_reg_cnt\(7) $ (!\u_sccb_cfg|init_reg_cnt[6]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|init_reg_cnt\(7),
	cin => \u_sccb_cfg|init_reg_cnt[6]~18\,
	combout => \u_sccb_cfg|init_reg_cnt[7]~19_combout\);

-- Location: FF_X16_Y15_N19
\u_sccb_cfg|init_reg_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|init_reg_cnt[7]~19_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_cfg|sccb_exec~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|init_reg_cnt\(7));

-- Location: LCCOMB_X17_Y13_N8
\u_sccb_dri|Selector14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector14~2_combout\ = (\u_sccb_dri|cnt\(0) & !\u_sccb_dri|cnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|cnt\(0),
	datad => \u_sccb_dri|cnt\(6),
	combout => \u_sccb_dri|Selector14~2_combout\);

-- Location: LCCOMB_X17_Y13_N14
\u_sccb_dri|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Equal4~1_combout\ = (!\u_sccb_dri|cnt\(2) & (!\u_sccb_dri|cnt\(3) & !\u_sccb_dri|cnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|cnt\(2),
	datac => \u_sccb_dri|cnt\(3),
	datad => \u_sccb_dri|cnt\(4),
	combout => \u_sccb_dri|Equal4~1_combout\);

-- Location: LCCOMB_X17_Y13_N12
\u_sccb_dri|always11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|always11~0_combout\ = (!\u_sccb_dri|cnt\(5) & \u_sccb_dri|cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sccb_dri|cnt\(5),
	datad => \u_sccb_dri|cnt\(1),
	combout => \u_sccb_dri|always11~0_combout\);

-- Location: LCCOMB_X17_Y13_N10
\u_sccb_dri|always11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|always11~1_combout\ = (\u_sccb_dri|fsm_c.STOP~q\ & (\u_sccb_dri|Selector14~2_combout\ & (\u_sccb_dri|Equal4~1_combout\ & \u_sccb_dri|always11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|fsm_c.STOP~q\,
	datab => \u_sccb_dri|Selector14~2_combout\,
	datac => \u_sccb_dri|Equal4~1_combout\,
	datad => \u_sccb_dri|always11~0_combout\,
	combout => \u_sccb_dri|always11~1_combout\);

-- Location: FF_X17_Y13_N11
\u_sccb_dri|sccb_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_sccb_dri|always11~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|sccb_done~q\);

-- Location: LCCOMB_X16_Y15_N28
\u_sccb_cfg|always3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|always3~0_combout\ = (\u_sccb_cfg|init_reg_cnt\(4) & (\u_sccb_cfg|init_reg_cnt\(6) & (\u_sccb_cfg|init_reg_cnt\(5) & \u_sccb_cfg|init_reg_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|init_reg_cnt\(4),
	datab => \u_sccb_cfg|init_reg_cnt\(6),
	datac => \u_sccb_cfg|init_reg_cnt\(5),
	datad => \u_sccb_cfg|init_reg_cnt\(3),
	combout => \u_sccb_cfg|always3~0_combout\);

-- Location: LCCOMB_X16_Y15_N0
\u_sccb_cfg|sccb_exec~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|sccb_exec~4_combout\ = (\u_sccb_cfg|sccb_exec~3_combout\) # ((\u_sccb_dri|sccb_done~q\ & ((!\u_sccb_cfg|always3~0_combout\) # (!\u_sccb_cfg|init_reg_cnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|sccb_exec~3_combout\,
	datab => \u_sccb_cfg|init_reg_cnt\(7),
	datac => \u_sccb_dri|sccb_done~q\,
	datad => \u_sccb_cfg|always3~0_combout\,
	combout => \u_sccb_cfg|sccb_exec~4_combout\);

-- Location: FF_X16_Y15_N1
\u_sccb_cfg|sccb_exec\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|sccb_exec~4_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|sccb_exec~q\);

-- Location: LCCOMB_X16_Y15_N4
\u_sccb_dri|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector1~0_combout\ = (\u_sccb_dri|fsm_c.IDLE~q\ & (!\u_sccb_dri|st_done~q\ & (\u_sccb_dri|fsm_c.WR_ADDR~q\))) # (!\u_sccb_dri|fsm_c.IDLE~q\ & ((\u_sccb_cfg|sccb_exec~q\) # ((!\u_sccb_dri|st_done~q\ & \u_sccb_dri|fsm_c.WR_ADDR~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|fsm_c.IDLE~q\,
	datab => \u_sccb_dri|st_done~q\,
	datac => \u_sccb_dri|fsm_c.WR_ADDR~q\,
	datad => \u_sccb_cfg|sccb_exec~q\,
	combout => \u_sccb_dri|Selector1~0_combout\);

-- Location: FF_X16_Y15_N5
\u_sccb_dri|fsm_c.WR_ADDR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_dri|Selector1~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|fsm_c.WR_ADDR~q\);

-- Location: FF_X17_Y12_N23
\u_sccb_dri|fsm_c.ADDR16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	asdata => \u_sccb_dri|fsm_c.WR_ADDR~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sccb_dri|st_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|fsm_c.ADDR16~q\);

-- Location: FF_X17_Y12_N9
\u_sccb_dri|fsm_c.ADDR8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	asdata => \u_sccb_dri|fsm_c.ADDR16~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sccb_dri|st_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|fsm_c.ADDR8~q\);

-- Location: FF_X17_Y12_N25
\u_sccb_dri|fsm_c.DATA_WR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	asdata => \u_sccb_dri|fsm_c.ADDR8~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_sccb_dri|st_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|fsm_c.DATA_WR~q\);

-- Location: LCCOMB_X16_Y13_N16
\u_sccb_dri|fsm_c.STOP~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|fsm_c.STOP~feeder_combout\ = \u_sccb_dri|fsm_c.DATA_WR~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sccb_dri|fsm_c.DATA_WR~q\,
	combout => \u_sccb_dri|fsm_c.STOP~feeder_combout\);

-- Location: FF_X16_Y13_N17
\u_sccb_dri|fsm_c.STOP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_dri|fsm_c.STOP~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|st_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|fsm_c.STOP~q\);

-- Location: LCCOMB_X16_Y15_N30
\u_sccb_dri|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector0~0_combout\ = (\u_sccb_dri|fsm_c.STOP~q\ & (!\u_sccb_dri|st_done~q\ & ((\u_sccb_dri|fsm_c.IDLE~q\) # (\u_sccb_cfg|sccb_exec~q\)))) # (!\u_sccb_dri|fsm_c.STOP~q\ & (((\u_sccb_dri|fsm_c.IDLE~q\) # (\u_sccb_cfg|sccb_exec~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|fsm_c.STOP~q\,
	datab => \u_sccb_dri|st_done~q\,
	datac => \u_sccb_dri|fsm_c.IDLE~q\,
	datad => \u_sccb_cfg|sccb_exec~q\,
	combout => \u_sccb_dri|Selector0~0_combout\);

-- Location: FF_X16_Y15_N31
\u_sccb_dri|fsm_c.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_dri|Selector0~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|fsm_c.IDLE~q\);

-- Location: LCCOMB_X17_Y13_N2
\u_sccb_dri|cnt[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|cnt[6]~11_combout\ = (!\u_sccb_dri|cnt\(3) & (!\u_sccb_dri|cnt\(6) & (\u_sccb_dri|cnt\(5) & !\u_sccb_dri|cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(3),
	datab => \u_sccb_dri|cnt\(6),
	datac => \u_sccb_dri|cnt\(5),
	datad => \u_sccb_dri|cnt\(4),
	combout => \u_sccb_dri|cnt[6]~11_combout\);

-- Location: LCCOMB_X16_Y13_N10
\u_sccb_dri|cnt[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|cnt[6]~12_combout\ = (\u_sccb_dri|cnt[6]~11_combout\ & ((\u_sccb_dri|cnt\(2) & (!\u_sccb_dri|fsm_c.STOP~q\ & !\u_sccb_dri|WideOr12~0_combout\)) # (!\u_sccb_dri|cnt\(2) & ((\u_sccb_dri|WideOr12~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(2),
	datab => \u_sccb_dri|fsm_c.STOP~q\,
	datac => \u_sccb_dri|cnt[6]~11_combout\,
	datad => \u_sccb_dri|WideOr12~0_combout\,
	combout => \u_sccb_dri|cnt[6]~12_combout\);

-- Location: LCCOMB_X16_Y13_N24
\u_sccb_dri|cnt[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|cnt[6]~13_combout\ = (\u_sccb_dri|cnt\(0) & (\u_sccb_dri|cnt\(1) & \u_sccb_dri|cnt[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|cnt\(0),
	datac => \u_sccb_dri|cnt\(1),
	datad => \u_sccb_dri|cnt[6]~12_combout\,
	combout => \u_sccb_dri|cnt[6]~13_combout\);

-- Location: LCCOMB_X16_Y13_N18
\u_sccb_dri|cnt[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|cnt[6]~14_combout\ = ((\u_sccb_dri|cnt[6]~13_combout\) # ((\u_sccb_dri|always11~1_combout\ & !\u_sccb_dri|WideOr12~0_combout\))) # (!\u_sccb_dri|fsm_c.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|fsm_c.IDLE~q\,
	datab => \u_sccb_dri|cnt[6]~13_combout\,
	datac => \u_sccb_dri|always11~1_combout\,
	datad => \u_sccb_dri|WideOr12~0_combout\,
	combout => \u_sccb_dri|cnt[6]~14_combout\);

-- Location: FF_X17_Y13_N17
\u_sccb_dri|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_dri|cnt[0]~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_sccb_dri|cnt[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|cnt\(0));

-- Location: LCCOMB_X17_Y13_N18
\u_sccb_dri|cnt[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|cnt[1]~9_combout\ = (\u_sccb_dri|cnt\(1) & (!\u_sccb_dri|cnt[0]~8\)) # (!\u_sccb_dri|cnt\(1) & ((\u_sccb_dri|cnt[0]~8\) # (GND)))
-- \u_sccb_dri|cnt[1]~10\ = CARRY((!\u_sccb_dri|cnt[0]~8\) # (!\u_sccb_dri|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|cnt\(1),
	datad => VCC,
	cin => \u_sccb_dri|cnt[0]~8\,
	combout => \u_sccb_dri|cnt[1]~9_combout\,
	cout => \u_sccb_dri|cnt[1]~10\);

-- Location: FF_X17_Y13_N19
\u_sccb_dri|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_dri|cnt[1]~9_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_sccb_dri|cnt[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|cnt\(1));

-- Location: LCCOMB_X17_Y13_N20
\u_sccb_dri|cnt[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|cnt[2]~15_combout\ = (\u_sccb_dri|cnt\(2) & (\u_sccb_dri|cnt[1]~10\ $ (GND))) # (!\u_sccb_dri|cnt\(2) & (!\u_sccb_dri|cnt[1]~10\ & VCC))
-- \u_sccb_dri|cnt[2]~16\ = CARRY((\u_sccb_dri|cnt\(2) & !\u_sccb_dri|cnt[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(2),
	datad => VCC,
	cin => \u_sccb_dri|cnt[1]~10\,
	combout => \u_sccb_dri|cnt[2]~15_combout\,
	cout => \u_sccb_dri|cnt[2]~16\);

-- Location: FF_X17_Y13_N21
\u_sccb_dri|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_dri|cnt[2]~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_sccb_dri|cnt[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|cnt\(2));

-- Location: LCCOMB_X17_Y13_N22
\u_sccb_dri|cnt[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|cnt[3]~17_combout\ = (\u_sccb_dri|cnt\(3) & (!\u_sccb_dri|cnt[2]~16\)) # (!\u_sccb_dri|cnt\(3) & ((\u_sccb_dri|cnt[2]~16\) # (GND)))
-- \u_sccb_dri|cnt[3]~18\ = CARRY((!\u_sccb_dri|cnt[2]~16\) # (!\u_sccb_dri|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|cnt\(3),
	datad => VCC,
	cin => \u_sccb_dri|cnt[2]~16\,
	combout => \u_sccb_dri|cnt[3]~17_combout\,
	cout => \u_sccb_dri|cnt[3]~18\);

-- Location: FF_X17_Y13_N23
\u_sccb_dri|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_dri|cnt[3]~17_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_sccb_dri|cnt[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|cnt\(3));

-- Location: FF_X17_Y13_N25
\u_sccb_dri|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_dri|cnt[4]~19_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_sccb_dri|cnt[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|cnt\(4));

-- Location: LCCOMB_X17_Y13_N4
\u_sccb_dri|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Equal4~0_combout\ = (!\u_sccb_dri|cnt\(1) & (!\u_sccb_dri|cnt\(5) & !\u_sccb_dri|cnt\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|cnt\(1),
	datac => \u_sccb_dri|cnt\(5),
	datad => \u_sccb_dri|cnt\(6),
	combout => \u_sccb_dri|Equal4~0_combout\);

-- Location: LCCOMB_X17_Y12_N26
\u_sccb_dri|Selector24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector24~4_combout\ = (\u_sccb_dri|Equal4~0_combout\ & (!\u_sccb_dri|cnt\(0) & (\u_sccb_dri|cnt\(4) $ (\u_sccb_dri|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(4),
	datab => \u_sccb_dri|cnt\(3),
	datac => \u_sccb_dri|Equal4~0_combout\,
	datad => \u_sccb_dri|cnt\(0),
	combout => \u_sccb_dri|Selector24~4_combout\);

-- Location: LCCOMB_X18_Y13_N4
\u_sccb_dri|Selector24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector24~5_combout\ = (\u_sccb_dri|cnt\(3) & (((\u_sccb_dri|cnt\(5))))) # (!\u_sccb_dri|cnt\(3) & ((\u_sccb_dri|cnt\(4)) # ((\u_sccb_dri|cnt\(2) & \u_sccb_dri|cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(4),
	datab => \u_sccb_dri|cnt\(2),
	datac => \u_sccb_dri|cnt\(5),
	datad => \u_sccb_dri|cnt\(3),
	combout => \u_sccb_dri|Selector24~5_combout\);

-- Location: LCCOMB_X18_Y13_N18
\u_sccb_dri|Selector24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector24~6_combout\ = (\u_sccb_dri|cnt\(0)) # ((\u_sccb_dri|cnt\(1)) # ((\u_sccb_dri|Selector24~5_combout\) # (\u_sccb_dri|cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(0),
	datab => \u_sccb_dri|cnt\(1),
	datac => \u_sccb_dri|Selector24~5_combout\,
	datad => \u_sccb_dri|cnt\(6),
	combout => \u_sccb_dri|Selector24~6_combout\);

-- Location: LCCOMB_X17_Y12_N12
\u_sccb_dri|Selector24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector24~7_combout\ = (\u_sccb_dri|Selector24~4_combout\) # (((!\u_sccb_dri|sda_out~q\ & \u_sccb_dri|Selector24~6_combout\)) # (!\u_sccb_dri|fsm_c.WR_ADDR~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|Selector24~4_combout\,
	datab => \u_sccb_dri|sda_out~q\,
	datac => \u_sccb_dri|fsm_c.WR_ADDR~q\,
	datad => \u_sccb_dri|Selector24~6_combout\,
	combout => \u_sccb_dri|Selector24~7_combout\);

-- Location: LCCOMB_X17_Y12_N24
\u_sccb_dri|Selector24~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector24~11_combout\ = ((!\u_sccb_dri|sda_out~q\ & \u_sccb_dri|cnt\(0))) # (!\u_sccb_dri|fsm_c.ADDR16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|fsm_c.ADDR16~q\,
	datab => \u_sccb_dri|sda_out~q\,
	datad => \u_sccb_dri|cnt\(0),
	combout => \u_sccb_dri|Selector24~11_combout\);

-- Location: LCCOMB_X18_Y13_N28
\u_sccb_dri|Selector19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector19~4_combout\ = (!\u_sccb_dri|sda_out~q\ & ((\u_sccb_dri|cnt\(1)) # ((\u_sccb_dri|cnt\(5)) # (\u_sccb_dri|cnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|sda_out~q\,
	datab => \u_sccb_dri|cnt\(1),
	datac => \u_sccb_dri|cnt\(5),
	datad => \u_sccb_dri|cnt\(6),
	combout => \u_sccb_dri|Selector19~4_combout\);

-- Location: LCCOMB_X14_Y12_N30
\u_sccb_cfg|Ram0~0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~0feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_sccb_cfg|Ram0~0feeder_combout\);

-- Location: FF_X14_Y12_N31
\u_sccb_cfg|Ram0~0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~0feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|Ram0~0_q\);

-- Location: M9K_X15_Y12_N0
\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"000300A00000300A00000300A00000300A00000300A00000300A00000300A00000300A00000301900000301902000301C02000301602000503D000003B070A0005001A3000382402000483722000460C220004407040004713030004004020003A15100003A14170003A03100003A0217000370C030003709520003612290003",
	mem_init3 => X"61800000381306000380FD8000380E03000380D40000380C07000380BE0000380A0100038098000038080200038079B00038060700038053F00038040A0003803040003802000003801000003800000003815310003814310003821010003820460003C070800030363C000303511000502500000530C06000530B04000530A30000530908000530716000530608000530530000530408000530300000530210000530130000530008000501D40000558BF8000558A00000558910000558410000558340000558006000538B98000538A0100053891000053886C00053877C00053868800053857E00053840A00053830800053825B00053811E00054901D000",
	mem_init2 => X"548FEA000548EDD000548DCD000548CB8000548BAA000548A9A00054899100054888700054877D000548671000548565000548451000548328000548214000548108000548001000519E38000519D82000519C06000519B00000519A040005199120005198040005197010005196030005195F00005194F00005193700005192040005191F8000519046000518F56000518E3D000518D42000518CB2000518BE0000518A540005189750005188090005187090005186090005185240005184250005183140005182000005181F20005180FF000583DCE000583C42000583B28000583A2600058392400058384400058372600058362200058352200058342400",
	mem_init1 => X"0583326000583224000583142000583040000582F22000582E06000582D24000582C24000582B22000582A24000582926000582864000582726000582608000582526000582446000582328000582215000582111000582011000581F17000581E29000581D0E000581C08000581B06000581A0500058190800058180D000581708000581603000581501000581400000581303000581207000581109000581003000580F00000580E00000580D03000580C08000580B0D000580A0800058090500058080500058070800058060C00058052600058041200058030F00058020F0005801140005800230003A1F140003A11600003A1E260003A1B300003A10280",
	mem_init0 => X"003A0F300005000A7000440E00000501F010004300610003004FF00030000000040051A0004001020003708640003812000003811100003810000003C0B400003C0A9C0003C091C0003C08000003C07080003C06000003C05980003C04280003C01340003622010003634400003636030003635130003A19F80003A18000003A1343000471C50000371B20000362052000302D6000036013300036000800037311200039010A00039061000039050200037051A000370B6000037170100037157800037035A0003704A00003621E00003633120003632E200036310E0003630360003108010003037130003018FF0003017FF000310302000300802000300882",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/image_processing_test.rom0_sccb_ov5640_rgb565_cfg_5d56488f.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	portaaddr => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X16_Y12_N28
\u_sccb_cfg|Ram0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~17_combout\ = (\u_sccb_cfg|Ram0~0_q\ & \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a20\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|Ram0~0_q\,
	datad => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a20\,
	combout => \u_sccb_cfg|Ram0~17_combout\);

-- Location: LCCOMB_X16_Y15_N24
\u_sccb_dri|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector1~1_combout\ = (!\u_sccb_dri|fsm_c.IDLE~q\ & \u_sccb_cfg|sccb_exec~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sccb_dri|fsm_c.IDLE~q\,
	datad => \u_sccb_cfg|sccb_exec~q\,
	combout => \u_sccb_dri|Selector1~1_combout\);

-- Location: FF_X16_Y12_N29
\u_sccb_dri|addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~17_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|addr\(12));

-- Location: LCCOMB_X16_Y12_N8
\u_sccb_cfg|Ram0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~20_combout\ = (\u_sccb_cfg|Ram0~0_q\ & \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a16\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|Ram0~0_q\,
	datad => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a16\,
	combout => \u_sccb_cfg|Ram0~20_combout\);

-- Location: FF_X16_Y12_N9
\u_sccb_dri|addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~20_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|addr\(8));

-- Location: LCCOMB_X16_Y12_N12
\u_sccb_cfg|Ram0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~19_combout\ = (\u_sccb_cfg|Ram0~0_q\ & \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a22\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|Ram0~0_q\,
	datad => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a22\,
	combout => \u_sccb_cfg|Ram0~19_combout\);

-- Location: FF_X16_Y12_N13
\u_sccb_dri|addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~19_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|addr\(14));

-- Location: LCCOMB_X16_Y12_N22
\u_sccb_cfg|Ram0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~18_combout\ = (\u_sccb_cfg|Ram0~0_q\ & \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|Ram0~0_q\,
	datad => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a18\,
	combout => \u_sccb_cfg|Ram0~18_combout\);

-- Location: FF_X16_Y12_N23
\u_sccb_dri|addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~18_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|addr\(10));

-- Location: LCCOMB_X16_Y12_N6
\u_sccb_dri|Selector19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector19~9_combout\ = (\u_sccb_dri|cnt\(4) & (((\u_sccb_dri|addr\(10)) # (\u_sccb_dri|cnt\(3))))) # (!\u_sccb_dri|cnt\(4) & (\u_sccb_dri|addr\(14) & ((!\u_sccb_dri|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|addr\(14),
	datab => \u_sccb_dri|cnt\(4),
	datac => \u_sccb_dri|addr\(10),
	datad => \u_sccb_dri|cnt\(3),
	combout => \u_sccb_dri|Selector19~9_combout\);

-- Location: LCCOMB_X16_Y12_N18
\u_sccb_dri|Selector19~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector19~10_combout\ = (\u_sccb_dri|cnt\(3) & ((\u_sccb_dri|Selector19~9_combout\ & ((\u_sccb_dri|addr\(8)))) # (!\u_sccb_dri|Selector19~9_combout\ & (\u_sccb_dri|addr\(12))))) # (!\u_sccb_dri|cnt\(3) & 
-- (((\u_sccb_dri|Selector19~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(3),
	datab => \u_sccb_dri|addr\(12),
	datac => \u_sccb_dri|addr\(8),
	datad => \u_sccb_dri|Selector19~9_combout\,
	combout => \u_sccb_dri|Selector19~10_combout\);

-- Location: LCCOMB_X14_Y12_N12
\u_sccb_cfg|Ram0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~21_combout\ = (\u_sccb_cfg|Ram0~0_q\ & \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|Ram0~0_q\,
	datad => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a19\,
	combout => \u_sccb_cfg|Ram0~21_combout\);

-- Location: FF_X14_Y12_N13
\u_sccb_dri|addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~21_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|addr\(11));

-- Location: LCCOMB_X14_Y12_N24
\u_sccb_cfg|Ram0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~24_combout\ = (\u_sccb_cfg|Ram0~0_q\ & \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|Ram0~0_q\,
	datad => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a17\,
	combout => \u_sccb_cfg|Ram0~24_combout\);

-- Location: FF_X14_Y12_N25
\u_sccb_dri|addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~24_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|addr\(9));

-- Location: LCCOMB_X14_Y12_N10
\u_sccb_cfg|Ram0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~23_combout\ = (\u_sccb_cfg|Ram0~0_q\ & \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|Ram0~0_q\,
	datad => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a23\,
	combout => \u_sccb_cfg|Ram0~23_combout\);

-- Location: FF_X14_Y12_N11
\u_sccb_dri|addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~23_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|addr\(15));

-- Location: LCCOMB_X18_Y12_N2
\u_sccb_cfg|Ram0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~22_combout\ = (\u_sccb_cfg|Ram0~0_q\ & \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sccb_cfg|Ram0~0_q\,
	datad => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a21\,
	combout => \u_sccb_cfg|Ram0~22_combout\);

-- Location: FF_X18_Y12_N3
\u_sccb_dri|addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~22_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|addr\(13));

-- Location: LCCOMB_X18_Y12_N20
\u_sccb_dri|Selector19~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector19~11_combout\ = (\u_sccb_dri|cnt\(3) & (((\u_sccb_dri|addr\(13)) # (\u_sccb_dri|cnt\(4))))) # (!\u_sccb_dri|cnt\(3) & (\u_sccb_dri|addr\(15) & ((!\u_sccb_dri|cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|addr\(15),
	datab => \u_sccb_dri|addr\(13),
	datac => \u_sccb_dri|cnt\(3),
	datad => \u_sccb_dri|cnt\(4),
	combout => \u_sccb_dri|Selector19~11_combout\);

-- Location: LCCOMB_X18_Y12_N18
\u_sccb_dri|Selector19~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector19~12_combout\ = (\u_sccb_dri|cnt\(4) & ((\u_sccb_dri|Selector19~11_combout\ & ((\u_sccb_dri|addr\(9)))) # (!\u_sccb_dri|Selector19~11_combout\ & (\u_sccb_dri|addr\(11))))) # (!\u_sccb_dri|cnt\(4) & 
-- (((\u_sccb_dri|Selector19~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(4),
	datab => \u_sccb_dri|addr\(11),
	datac => \u_sccb_dri|addr\(9),
	datad => \u_sccb_dri|Selector19~11_combout\,
	combout => \u_sccb_dri|Selector19~12_combout\);

-- Location: LCCOMB_X17_Y12_N10
\u_sccb_dri|Selector24~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector24~12_combout\ = (\u_sccb_dri|Equal4~0_combout\ & ((\u_sccb_dri|cnt\(2) & (\u_sccb_dri|Selector19~10_combout\)) # (!\u_sccb_dri|cnt\(2) & ((\u_sccb_dri|Selector19~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|Equal4~0_combout\,
	datab => \u_sccb_dri|Selector19~10_combout\,
	datac => \u_sccb_dri|cnt\(2),
	datad => \u_sccb_dri|Selector19~12_combout\,
	combout => \u_sccb_dri|Selector24~12_combout\);

-- Location: LCCOMB_X17_Y12_N0
\u_sccb_dri|Selector24~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector24~13_combout\ = (\u_sccb_dri|Selector24~11_combout\) # ((!\u_sccb_dri|cnt\(0) & ((\u_sccb_dri|Selector19~4_combout\) # (\u_sccb_dri|Selector24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(0),
	datab => \u_sccb_dri|Selector24~11_combout\,
	datac => \u_sccb_dri|Selector19~4_combout\,
	datad => \u_sccb_dri|Selector24~12_combout\,
	combout => \u_sccb_dri|Selector24~13_combout\);

-- Location: LCCOMB_X17_Y13_N6
\u_sccb_dri|always11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|always11~2_combout\ = (!\u_sccb_dri|cnt\(5) & (\u_sccb_dri|cnt\(1) & (\u_sccb_dri|Selector14~2_combout\ & \u_sccb_dri|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(5),
	datab => \u_sccb_dri|cnt\(1),
	datac => \u_sccb_dri|Selector14~2_combout\,
	datad => \u_sccb_dri|Equal4~1_combout\,
	combout => \u_sccb_dri|always11~2_combout\);

-- Location: LCCOMB_X17_Y13_N30
\u_sccb_dri|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Equal4~2_combout\ = (\u_sccb_dri|Equal4~1_combout\ & (\u_sccb_dri|Equal4~0_combout\ & !\u_sccb_dri|cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|Equal4~1_combout\,
	datac => \u_sccb_dri|Equal4~0_combout\,
	datad => \u_sccb_dri|cnt\(0),
	combout => \u_sccb_dri|Equal4~2_combout\);

-- Location: LCCOMB_X18_Y13_N30
\u_sccb_dri|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector24~0_combout\ = (!\u_sccb_dri|always11~2_combout\ & (\u_sccb_dri|fsm_c.STOP~q\ & ((\u_sccb_dri|sda_out~q\) # (\u_sccb_dri|Equal4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|sda_out~q\,
	datab => \u_sccb_dri|always11~2_combout\,
	datac => \u_sccb_dri|fsm_c.STOP~q\,
	datad => \u_sccb_dri|Equal4~2_combout\,
	combout => \u_sccb_dri|Selector24~0_combout\);

-- Location: LCCOMB_X16_Y12_N0
\u_sccb_cfg|Ram0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~1_combout\ = (\u_sccb_cfg|Ram0~0_q\ & \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a4\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|Ram0~0_q\,
	datad => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a4\,
	combout => \u_sccb_cfg|Ram0~1_combout\);

-- Location: FF_X16_Y12_N1
\u_sccb_dri|data_wr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|data_wr\(4));

-- Location: LCCOMB_X16_Y12_N4
\u_sccb_cfg|Ram0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~4_combout\ = (\u_sccb_cfg|Ram0~0_q\ & \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|Ram0~0_q\,
	datad => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \u_sccb_cfg|Ram0~4_combout\);

-- Location: FF_X16_Y12_N5
\u_sccb_dri|data_wr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~4_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|data_wr\(0));

-- Location: LCCOMB_X16_Y12_N30
\u_sccb_cfg|Ram0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~2_combout\ = (\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a2\ & \u_sccb_cfg|Ram0~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a2\,
	datad => \u_sccb_cfg|Ram0~0_q\,
	combout => \u_sccb_cfg|Ram0~2_combout\);

-- Location: FF_X16_Y12_N31
\u_sccb_dri|data_wr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|data_wr\(2));

-- Location: LCCOMB_X16_Y12_N20
\u_sccb_cfg|Ram0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~3_combout\ = (\u_sccb_cfg|Ram0~0_q\ & \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a6\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|Ram0~0_q\,
	datad => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a6\,
	combout => \u_sccb_cfg|Ram0~3_combout\);

-- Location: FF_X16_Y12_N21
\u_sccb_dri|data_wr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~3_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|data_wr\(6));

-- Location: LCCOMB_X16_Y12_N10
\u_sccb_dri|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector19~0_combout\ = (\u_sccb_dri|cnt\(4) & ((\u_sccb_dri|data_wr\(2)) # ((\u_sccb_dri|cnt\(3))))) # (!\u_sccb_dri|cnt\(4) & (((\u_sccb_dri|data_wr\(6) & !\u_sccb_dri|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|data_wr\(2),
	datab => \u_sccb_dri|data_wr\(6),
	datac => \u_sccb_dri|cnt\(4),
	datad => \u_sccb_dri|cnt\(3),
	combout => \u_sccb_dri|Selector19~0_combout\);

-- Location: LCCOMB_X16_Y12_N26
\u_sccb_dri|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector19~1_combout\ = (\u_sccb_dri|cnt\(3) & ((\u_sccb_dri|Selector19~0_combout\ & ((\u_sccb_dri|data_wr\(0)))) # (!\u_sccb_dri|Selector19~0_combout\ & (\u_sccb_dri|data_wr\(4))))) # (!\u_sccb_dri|cnt\(3) & 
-- (((\u_sccb_dri|Selector19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(3),
	datab => \u_sccb_dri|data_wr\(4),
	datac => \u_sccb_dri|data_wr\(0),
	datad => \u_sccb_dri|Selector19~0_combout\,
	combout => \u_sccb_dri|Selector19~1_combout\);

-- Location: LCCOMB_X16_Y12_N2
\u_sccb_cfg|Ram0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~8_combout\ = (\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a1\ & \u_sccb_cfg|Ram0~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a1\,
	datad => \u_sccb_cfg|Ram0~0_q\,
	combout => \u_sccb_cfg|Ram0~8_combout\);

-- Location: FF_X16_Y12_N3
\u_sccb_dri|data_wr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~8_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|data_wr\(1));

-- Location: LCCOMB_X16_Y12_N24
\u_sccb_cfg|Ram0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~5_combout\ = (\u_sccb_cfg|Ram0~0_q\ & \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|Ram0~0_q\,
	datad => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a3\,
	combout => \u_sccb_cfg|Ram0~5_combout\);

-- Location: FF_X16_Y12_N25
\u_sccb_dri|data_wr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~5_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|data_wr\(3));

-- Location: LCCOMB_X16_Y12_N16
\u_sccb_cfg|Ram0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~7_combout\ = (\u_sccb_cfg|Ram0~0_q\ & \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|Ram0~0_q\,
	datad => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a7\,
	combout => \u_sccb_cfg|Ram0~7_combout\);

-- Location: FF_X16_Y12_N17
\u_sccb_dri|data_wr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|data_wr\(7));

-- Location: LCCOMB_X16_Y12_N14
\u_sccb_cfg|Ram0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~6_combout\ = (\u_sccb_cfg|Ram0~0_q\ & \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_cfg|Ram0~0_q\,
	datad => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a5\,
	combout => \u_sccb_cfg|Ram0~6_combout\);

-- Location: FF_X16_Y12_N15
\u_sccb_dri|data_wr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~6_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|data_wr\(5));

-- Location: LCCOMB_X17_Y12_N2
\u_sccb_dri|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector19~2_combout\ = (\u_sccb_dri|cnt\(3) & (((\u_sccb_dri|cnt\(4)) # (\u_sccb_dri|data_wr\(5))))) # (!\u_sccb_dri|cnt\(3) & (\u_sccb_dri|data_wr\(7) & (!\u_sccb_dri|cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|data_wr\(7),
	datab => \u_sccb_dri|cnt\(3),
	datac => \u_sccb_dri|cnt\(4),
	datad => \u_sccb_dri|data_wr\(5),
	combout => \u_sccb_dri|Selector19~2_combout\);

-- Location: LCCOMB_X17_Y12_N14
\u_sccb_dri|Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector19~3_combout\ = (\u_sccb_dri|cnt\(4) & ((\u_sccb_dri|Selector19~2_combout\ & (\u_sccb_dri|data_wr\(1))) # (!\u_sccb_dri|Selector19~2_combout\ & ((\u_sccb_dri|data_wr\(3)))))) # (!\u_sccb_dri|cnt\(4) & 
-- (((\u_sccb_dri|Selector19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|data_wr\(1),
	datab => \u_sccb_dri|data_wr\(3),
	datac => \u_sccb_dri|cnt\(4),
	datad => \u_sccb_dri|Selector19~2_combout\,
	combout => \u_sccb_dri|Selector19~3_combout\);

-- Location: LCCOMB_X17_Y12_N6
\u_sccb_dri|Selector24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector24~1_combout\ = (\u_sccb_dri|cnt\(2) & (\u_sccb_dri|Selector19~1_combout\)) # (!\u_sccb_dri|cnt\(2) & ((\u_sccb_dri|Selector19~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|cnt\(2),
	datac => \u_sccb_dri|Selector19~1_combout\,
	datad => \u_sccb_dri|Selector19~3_combout\,
	combout => \u_sccb_dri|Selector24~1_combout\);

-- Location: LCCOMB_X17_Y12_N18
\u_sccb_dri|Selector24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector24~2_combout\ = (\u_sccb_dri|cnt\(0) & (\u_sccb_dri|sda_out~q\)) # (!\u_sccb_dri|cnt\(0) & ((\u_sccb_dri|Equal4~0_combout\ & ((!\u_sccb_dri|Selector24~1_combout\))) # (!\u_sccb_dri|Equal4~0_combout\ & (\u_sccb_dri|sda_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(0),
	datab => \u_sccb_dri|sda_out~q\,
	datac => \u_sccb_dri|Equal4~0_combout\,
	datad => \u_sccb_dri|Selector24~1_combout\,
	combout => \u_sccb_dri|Selector24~2_combout\);

-- Location: LCCOMB_X17_Y12_N4
\u_sccb_dri|Selector24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector24~3_combout\ = (!\u_sccb_dri|Selector24~0_combout\ & ((!\u_sccb_dri|Selector24~2_combout\) # (!\u_sccb_dri|fsm_c.DATA_WR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|Selector24~0_combout\,
	datab => \u_sccb_dri|fsm_c.DATA_WR~q\,
	datad => \u_sccb_dri|Selector24~2_combout\,
	combout => \u_sccb_dri|Selector24~3_combout\);

-- Location: LCCOMB_X17_Y12_N8
\u_sccb_dri|Selector24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector24~8_combout\ = ((!\u_sccb_dri|sda_out~q\ & \u_sccb_dri|cnt\(0))) # (!\u_sccb_dri|fsm_c.ADDR8~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sccb_dri|sda_out~q\,
	datac => \u_sccb_dri|fsm_c.ADDR8~q\,
	datad => \u_sccb_dri|cnt\(0),
	combout => \u_sccb_dri|Selector24~8_combout\);

-- Location: LCCOMB_X14_Y12_N0
\u_sccb_cfg|Ram0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~16_combout\ = (\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a9\ & \u_sccb_cfg|Ram0~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a9\,
	datad => \u_sccb_cfg|Ram0~0_q\,
	combout => \u_sccb_cfg|Ram0~16_combout\);

-- Location: FF_X14_Y12_N1
\u_sccb_dri|addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~16_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|addr\(1));

-- Location: LCCOMB_X14_Y12_N4
\u_sccb_cfg|Ram0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~13_combout\ = (\u_sccb_cfg|Ram0~0_q\ & \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|Ram0~0_q\,
	datad => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a11\,
	combout => \u_sccb_cfg|Ram0~13_combout\);

-- Location: FF_X14_Y12_N5
\u_sccb_dri|addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~13_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|addr\(3));

-- Location: LCCOMB_X14_Y12_N22
\u_sccb_cfg|Ram0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~14_combout\ = (\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a13\ & \u_sccb_cfg|Ram0~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a13\,
	datad => \u_sccb_cfg|Ram0~0_q\,
	combout => \u_sccb_cfg|Ram0~14_combout\);

-- Location: FF_X14_Y12_N23
\u_sccb_dri|addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|addr\(5));

-- Location: LCCOMB_X14_Y12_N28
\u_sccb_cfg|Ram0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~15_combout\ = (\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a15\ & \u_sccb_cfg|Ram0~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a15\,
	datad => \u_sccb_cfg|Ram0~0_q\,
	combout => \u_sccb_cfg|Ram0~15_combout\);

-- Location: FF_X14_Y12_N29
\u_sccb_dri|addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|addr\(7));

-- Location: LCCOMB_X14_Y12_N6
\u_sccb_dri|Selector19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector19~7_combout\ = (\u_sccb_dri|cnt\(3) & ((\u_sccb_dri|addr\(5)) # ((\u_sccb_dri|cnt\(4))))) # (!\u_sccb_dri|cnt\(3) & (((\u_sccb_dri|addr\(7) & !\u_sccb_dri|cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|addr\(5),
	datab => \u_sccb_dri|addr\(7),
	datac => \u_sccb_dri|cnt\(3),
	datad => \u_sccb_dri|cnt\(4),
	combout => \u_sccb_dri|Selector19~7_combout\);

-- Location: LCCOMB_X14_Y12_N18
\u_sccb_dri|Selector19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector19~8_combout\ = (\u_sccb_dri|cnt\(4) & ((\u_sccb_dri|Selector19~7_combout\ & (\u_sccb_dri|addr\(1))) # (!\u_sccb_dri|Selector19~7_combout\ & ((\u_sccb_dri|addr\(3)))))) # (!\u_sccb_dri|cnt\(4) & (((\u_sccb_dri|Selector19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(4),
	datab => \u_sccb_dri|addr\(1),
	datac => \u_sccb_dri|addr\(3),
	datad => \u_sccb_dri|Selector19~7_combout\,
	combout => \u_sccb_dri|Selector19~8_combout\);

-- Location: LCCOMB_X14_Y12_N20
\u_sccb_cfg|Ram0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~9_combout\ = (\u_sccb_cfg|Ram0~0_q\ & \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sccb_cfg|Ram0~0_q\,
	datad => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a12\,
	combout => \u_sccb_cfg|Ram0~9_combout\);

-- Location: FF_X14_Y12_N21
\u_sccb_dri|addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~9_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|addr\(4));

-- Location: LCCOMB_X14_Y12_N8
\u_sccb_cfg|Ram0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~12_combout\ = (\u_sccb_cfg|Ram0~0_q\ & \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a8\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sccb_cfg|Ram0~0_q\,
	datad => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a8\,
	combout => \u_sccb_cfg|Ram0~12_combout\);

-- Location: FF_X14_Y12_N9
\u_sccb_dri|addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|addr\(0));

-- Location: LCCOMB_X14_Y12_N26
\u_sccb_cfg|Ram0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~10_combout\ = (\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a10\ & \u_sccb_cfg|Ram0~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a10\,
	datad => \u_sccb_cfg|Ram0~0_q\,
	combout => \u_sccb_cfg|Ram0~10_combout\);

-- Location: FF_X14_Y12_N27
\u_sccb_dri|addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|addr\(2));

-- Location: LCCOMB_X14_Y12_N16
\u_sccb_cfg|Ram0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|Ram0~11_combout\ = (\u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a14\ & \u_sccb_cfg|Ram0~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sccb_cfg|Ram0_rtl_0|auto_generated|ram_block1a14\,
	datad => \u_sccb_cfg|Ram0~0_q\,
	combout => \u_sccb_cfg|Ram0~11_combout\);

-- Location: FF_X14_Y12_N17
\u_sccb_dri|addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|Ram0~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_sccb_dri|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|addr\(6));

-- Location: LCCOMB_X14_Y12_N2
\u_sccb_dri|Selector19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector19~5_combout\ = (\u_sccb_dri|cnt\(3) & (((\u_sccb_dri|cnt\(4))))) # (!\u_sccb_dri|cnt\(3) & ((\u_sccb_dri|cnt\(4) & (\u_sccb_dri|addr\(2))) # (!\u_sccb_dri|cnt\(4) & ((\u_sccb_dri|addr\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|addr\(2),
	datab => \u_sccb_dri|addr\(6),
	datac => \u_sccb_dri|cnt\(3),
	datad => \u_sccb_dri|cnt\(4),
	combout => \u_sccb_dri|Selector19~5_combout\);

-- Location: LCCOMB_X14_Y12_N14
\u_sccb_dri|Selector19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector19~6_combout\ = (\u_sccb_dri|cnt\(3) & ((\u_sccb_dri|Selector19~5_combout\ & ((\u_sccb_dri|addr\(0)))) # (!\u_sccb_dri|Selector19~5_combout\ & (\u_sccb_dri|addr\(4))))) # (!\u_sccb_dri|cnt\(3) & (((\u_sccb_dri|Selector19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|addr\(4),
	datab => \u_sccb_dri|addr\(0),
	datac => \u_sccb_dri|cnt\(3),
	datad => \u_sccb_dri|Selector19~5_combout\,
	combout => \u_sccb_dri|Selector19~6_combout\);

-- Location: LCCOMB_X17_Y12_N28
\u_sccb_dri|Selector24~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector24~9_combout\ = (\u_sccb_dri|Equal4~0_combout\ & ((\u_sccb_dri|cnt\(2) & ((\u_sccb_dri|Selector19~6_combout\))) # (!\u_sccb_dri|cnt\(2) & (\u_sccb_dri|Selector19~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|Equal4~0_combout\,
	datab => \u_sccb_dri|cnt\(2),
	datac => \u_sccb_dri|Selector19~8_combout\,
	datad => \u_sccb_dri|Selector19~6_combout\,
	combout => \u_sccb_dri|Selector24~9_combout\);

-- Location: LCCOMB_X17_Y12_N20
\u_sccb_dri|Selector24~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector24~10_combout\ = (\u_sccb_dri|Selector24~8_combout\) # ((!\u_sccb_dri|cnt\(0) & ((\u_sccb_dri|Selector19~4_combout\) # (\u_sccb_dri|Selector24~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(0),
	datab => \u_sccb_dri|Selector19~4_combout\,
	datac => \u_sccb_dri|Selector24~8_combout\,
	datad => \u_sccb_dri|Selector24~9_combout\,
	combout => \u_sccb_dri|Selector24~10_combout\);

-- Location: LCCOMB_X17_Y12_N16
\u_sccb_dri|Selector24~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector24~14_combout\ = (((!\u_sccb_dri|Selector24~10_combout\) # (!\u_sccb_dri|Selector24~3_combout\)) # (!\u_sccb_dri|Selector24~13_combout\)) # (!\u_sccb_dri|Selector24~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|Selector24~7_combout\,
	datab => \u_sccb_dri|Selector24~13_combout\,
	datac => \u_sccb_dri|Selector24~3_combout\,
	datad => \u_sccb_dri|Selector24~10_combout\,
	combout => \u_sccb_dri|Selector24~14_combout\);

-- Location: FF_X17_Y12_N17
\u_sccb_dri|sda_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_dri|Selector24~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|sda_out~q\);

-- Location: LCCOMB_X17_Y12_N22
\u_sccb_dri|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector18~0_combout\ = (!\u_sccb_dri|fsm_c.ADDR8~q\ & (!\u_sccb_dri|fsm_c.WR_ADDR~q\ & (!\u_sccb_dri|fsm_c.ADDR16~q\ & !\u_sccb_dri|fsm_c.DATA_WR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|fsm_c.ADDR8~q\,
	datab => \u_sccb_dri|fsm_c.WR_ADDR~q\,
	datac => \u_sccb_dri|fsm_c.ADDR16~q\,
	datad => \u_sccb_dri|fsm_c.DATA_WR~q\,
	combout => \u_sccb_dri|Selector18~0_combout\);

-- Location: LCCOMB_X16_Y13_N6
\u_sccb_dri|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector18~1_combout\ = (\u_sccb_dri|cnt\(1)) # ((\u_sccb_dri|cnt\(0)) # ((!\u_sccb_dri|fsm_c.WR_ADDR~q\ & \u_sccb_dri|cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|fsm_c.WR_ADDR~q\,
	datab => \u_sccb_dri|cnt\(1),
	datac => \u_sccb_dri|cnt\(2),
	datad => \u_sccb_dri|cnt\(0),
	combout => \u_sccb_dri|Selector18~1_combout\);

-- Location: LCCOMB_X16_Y13_N28
\u_sccb_dri|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector18~2_combout\ = (\u_sccb_dri|Selector18~1_combout\) # (((!\u_sccb_dri|cnt\(2) & !\u_sccb_dri|WideOr12~0_combout\)) # (!\u_sccb_dri|cnt[6]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|Selector18~1_combout\,
	datab => \u_sccb_dri|cnt[6]~11_combout\,
	datac => \u_sccb_dri|cnt\(2),
	datad => \u_sccb_dri|WideOr12~0_combout\,
	combout => \u_sccb_dri|Selector18~2_combout\);

-- Location: LCCOMB_X16_Y13_N0
\u_sccb_dri|Selector18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector18~3_combout\ = (!\u_sccb_dri|Equal4~2_combout\ & (!\u_sccb_dri|Selector18~0_combout\ & ((\u_sccb_dri|sda_dir~q\) # (!\u_sccb_dri|Selector18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|Equal4~2_combout\,
	datab => \u_sccb_dri|Selector18~0_combout\,
	datac => \u_sccb_dri|sda_dir~q\,
	datad => \u_sccb_dri|Selector18~2_combout\,
	combout => \u_sccb_dri|Selector18~3_combout\);

-- Location: FF_X16_Y13_N1
\u_sccb_dri|sda_dir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_dri|Selector18~3_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|sda_dir~q\);

-- Location: CLKCTRL_G3
\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: IOIBUF_X25_Y24_N8
\cam_pclk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cam_pclk,
	o => \cam_pclk~input_o\);

-- Location: LCCOMB_X13_Y15_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X29_Y14_N10
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[0]~10_combout\ = \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(0) $ (VCC)
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[0]~11\ = CARRY(\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(0),
	datad => VCC,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[0]~10_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[0]~11\);

-- Location: LCCOMB_X29_Y14_N12
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[1]~12_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[0]~11\)) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1) 
-- & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[0]~11\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[1]~13\ = CARRY((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[0]~11\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[0]~11\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[1]~12_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[1]~13\);

-- Location: LCCOMB_X29_Y14_N14
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[2]~14_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[1]~13\ $ (GND))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[1]~13\ & VCC))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[2]~15\ = CARRY((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[1]~13\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[2]~14_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[2]~15\);

-- Location: FF_X29_Y14_N15
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[2]~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2));

-- Location: LCCOMB_X29_Y14_N16
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[3]~16_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(3) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[2]~15\)) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(3) 
-- & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[2]~15\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[3]~17\ = CARRY((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[2]~15\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(3),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[2]~15\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[3]~16_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[3]~17\);

-- Location: FF_X29_Y14_N17
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[3]~16_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(3));

-- Location: LCCOMB_X29_Y14_N18
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[4]~18_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(4) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[3]~17\ $ (GND))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(4) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[3]~17\ & VCC))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[4]~19\ = CARRY((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(4) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(4),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[3]~17\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[4]~18_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[4]~19\);

-- Location: FF_X29_Y14_N19
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[4]~18_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(4));

-- Location: LCCOMB_X29_Y14_N20
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[5]~20_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(5) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[4]~19\)) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(5) 
-- & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[4]~19\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[5]~21\ = CARRY((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[4]~19\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(5),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[4]~19\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[5]~20_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[5]~21\);

-- Location: FF_X29_Y14_N21
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[5]~20_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(5));

-- Location: LCCOMB_X29_Y14_N22
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[6]~22_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(6) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[5]~21\ $ (GND))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(6) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[5]~21\ & VCC))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[6]~23\ = CARRY((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(6) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(6),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[5]~21\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[6]~22_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[6]~23\);

-- Location: FF_X29_Y14_N23
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[6]~22_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(6));

-- Location: LCCOMB_X29_Y14_N24
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[7]~24_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(7) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[6]~23\)) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(7) 
-- & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[6]~23\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[7]~25\ = CARRY((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[6]~23\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(7),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[6]~23\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[7]~24_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[7]~25\);

-- Location: FF_X29_Y14_N25
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[7]~24_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(7));

-- Location: LCCOMB_X29_Y14_N26
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[8]~26_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(8) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[7]~25\ $ (GND))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(8) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[7]~25\ & VCC))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[8]~27\ = CARRY((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(8) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(8),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[7]~25\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[8]~26_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[8]~27\);

-- Location: FF_X29_Y14_N27
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[8]~26_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(8));

-- Location: LCCOMB_X29_Y14_N28
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[9]~28_combout\ = \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9) $ (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9),
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[8]~27\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[9]~28_combout\);

-- Location: FF_X29_Y14_N29
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[9]~28_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9));

-- Location: LCCOMB_X29_Y14_N4
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(5) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(4) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(6) & 
-- !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(5),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(4),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(6),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(3),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~0_combout\);

-- Location: LCCOMB_X28_Y14_N28
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~0_combout\ & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(0) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(8) & 
-- !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(0),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(8),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(7),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~1_combout\);

-- Location: LCCOMB_X28_Y14_N18
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~2_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1) & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~1_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~2_combout\);

-- Location: LCCOMB_X22_Y14_N2
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[1]~15_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(0) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(1) $ (VCC))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(0) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(1) & VCC))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[1]~16\ = CARRY((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(0) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(0),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(1),
	datad => VCC,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[1]~15_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[1]~16\);

-- Location: FF_X22_Y14_N3
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[1]~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(1));

-- Location: LCCOMB_X22_Y14_N4
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[2]~17_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(2) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[1]~16\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(2) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[1]~16\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[2]~18\ = CARRY((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[1]~16\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(2),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[1]~16\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[2]~17_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[2]~18\);

-- Location: FF_X22_Y14_N5
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[2]~17_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(2));

-- Location: LCCOMB_X22_Y14_N6
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[3]~19_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(3) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[2]~18\ $ (GND))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(3) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[2]~18\ & VCC))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[3]~20\ = CARRY((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(3) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[2]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(3),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[2]~18\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[3]~19_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[3]~20\);

-- Location: FF_X22_Y14_N7
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[3]~19_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(3));

-- Location: LCCOMB_X22_Y14_N8
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[4]~21_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(4) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[3]~20\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(4) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[3]~20\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[4]~22\ = CARRY((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[3]~20\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(4),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[3]~20\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[4]~21_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[4]~22\);

-- Location: FF_X22_Y14_N9
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[4]~21_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(4));

-- Location: LCCOMB_X22_Y14_N10
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[5]~23_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(5) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[4]~22\ $ (GND))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(5) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[4]~22\ & VCC))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[5]~24\ = CARRY((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(5) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[4]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(5),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[4]~22\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[5]~23_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[5]~24\);

-- Location: FF_X22_Y14_N11
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[5]~23_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(5));

-- Location: LCCOMB_X22_Y14_N12
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[6]~25_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(6) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[5]~24\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(6) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[5]~24\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[6]~26\ = CARRY((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[5]~24\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(6),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[5]~24\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[6]~25_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[6]~26\);

-- Location: FF_X22_Y14_N13
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[6]~25_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(6));

-- Location: LCCOMB_X22_Y14_N14
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[7]~27_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(7) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[6]~26\ $ (GND))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(7) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[6]~26\ & VCC))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[7]~28\ = CARRY((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(7) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[6]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(7),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[6]~26\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[7]~27_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[7]~28\);

-- Location: FF_X22_Y14_N15
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[7]~27_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(7));

-- Location: LCCOMB_X22_Y14_N16
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[8]~29_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(8) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[7]~28\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(8) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[7]~28\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[8]~30\ = CARRY((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[7]~28\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(8),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[7]~28\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[8]~29_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[8]~30\);

-- Location: FF_X22_Y14_N17
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[8]~29_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(8));

-- Location: LCCOMB_X21_Y14_N6
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(7) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(6) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(5) 
-- & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(7),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(6),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(5),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(8),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~0_combout\);

-- Location: LCCOMB_X22_Y14_N18
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[9]~31_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(9) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[8]~30\ $ (GND))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(9) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[8]~30\ & VCC))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[9]~32\ = CARRY((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(9) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[8]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(9),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[8]~30\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[9]~31_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[9]~32\);

-- Location: FF_X22_Y14_N19
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[9]~31_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(9));

-- Location: LCCOMB_X22_Y14_N20
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[10]~33_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(10) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[9]~32\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(10) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[9]~32\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[10]~34\ = CARRY((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[9]~32\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(10),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[9]~32\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[10]~33_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[10]~34\);

-- Location: FF_X22_Y14_N21
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[10]~33_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(10));

-- Location: LCCOMB_X22_Y14_N22
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[11]~35_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(11) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[10]~34\ $ (GND))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(11) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[10]~34\ & VCC))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[11]~36\ = CARRY((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(11) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[10]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(11),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[10]~34\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[11]~35_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[11]~36\);

-- Location: FF_X22_Y14_N23
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[11]~35_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(11));

-- Location: LCCOMB_X21_Y14_N8
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~0_combout\) # (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(9)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(10))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(11),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(10),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(9),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~1_combout\);

-- Location: LCCOMB_X22_Y14_N24
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[12]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[12]~37_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(12) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[11]~36\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(12) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[11]~36\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[12]~38\ = CARRY((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[11]~36\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(12),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[11]~36\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[12]~37_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[12]~38\);

-- Location: FF_X22_Y14_N25
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[12]~37_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(12));

-- Location: LCCOMB_X22_Y14_N26
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[13]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[13]~39_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(13) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[12]~38\ $ (GND))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(13) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[12]~38\ & VCC))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[13]~40\ = CARRY((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(13) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[12]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(13),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[12]~38\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[13]~39_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[13]~40\);

-- Location: FF_X22_Y14_N27
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[13]~39_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(13));

-- Location: LCCOMB_X22_Y14_N28
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[14]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[14]~41_combout\ = \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[13]~40\ $ (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(14),
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[13]~40\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[14]~41_combout\);

-- Location: FF_X22_Y14_N29
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[14]~41_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(14));

-- Location: LCCOMB_X22_Y14_N30
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\ = ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~1_combout\ & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(13) & 
-- !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(12)))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~1_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(14),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(13),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(12),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\);

-- Location: LCCOMB_X21_Y14_N16
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[0]~14_combout\ = \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\ $ (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan3~2_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[0]~14_combout\);

-- Location: FF_X21_Y14_N17
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us[0]~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(0));

-- Location: LCCOMB_X21_Y14_N10
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(0) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(7) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(6) & 
-- !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(0),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(7),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(6),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(8),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~0_combout\);

-- Location: LCCOMB_X22_Y14_N0
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~2_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(13) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(1) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(2) & 
-- !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(13),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(2),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(12),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~2_combout\);

-- Location: LCCOMB_X21_Y14_N22
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~3_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(3) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(4) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(5) & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(3),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(4),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(5),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(14),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~3_combout\);

-- Location: LCCOMB_X18_Y15_N0
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux1~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2)) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0)))) 
-- # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux1~0_combout\);

-- Location: LCCOMB_X18_Y15_N6
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal8~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal8~0_combout\);

-- Location: LCCOMB_X18_Y15_N16
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~5_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(0) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0)) # 
-- ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1)) # (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(0),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~5_combout\);

-- Location: LCCOMB_X18_Y15_N12
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt[3]~2_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1) $ 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt[3]~2_combout\);

-- Location: FF_X18_Y15_N17
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~5_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(0));

-- Location: LCCOMB_X19_Y15_N0
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~4_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal8~0_combout\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(0) $ 
-- (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(0),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal8~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(1),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~4_combout\);

-- Location: FF_X18_Y15_N15
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~4_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(1));

-- Location: LCCOMB_X18_Y15_N24
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~3_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal8~0_combout\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(2) $ 
-- (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(1) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal8~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(2),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~3_combout\);

-- Location: FF_X18_Y15_N25
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~3_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(2));

-- Location: LCCOMB_X18_Y15_N14
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Add5~0_combout\ = \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(3) $ (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(2) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(1) & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(3),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(2),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Add5~0_combout\);

-- Location: LCCOMB_X18_Y15_N30
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~6_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Add5~0_combout\ & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0)) # 
-- ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1)) # (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Add5~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~6_combout\);

-- Location: FF_X18_Y15_N31
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt~6_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(3));

-- Location: LCCOMB_X18_Y15_N18
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(3) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(2) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(1) 
-- & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(3),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(2),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_ar_cnt\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~0_combout\);

-- Location: LCCOMB_X18_Y15_N4
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux1~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux1~0_combout\) # ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state[1]~0_combout\ & 
-- !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state[1]~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux1~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux1~1_combout\);

-- Location: FF_X18_Y15_N5
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux1~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1));

-- Location: LCCOMB_X21_Y14_N12
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~1_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(11) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(10) & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(11),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(10),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_200us\(9),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~1_combout\);

-- Location: LCCOMB_X21_Y14_N0
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~4_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~0_combout\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~2_combout\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~3_combout\ & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~2_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~3_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~1_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~4_combout\);

-- Location: LCCOMB_X28_Y14_N4
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~0_combout\);

-- Location: LCCOMB_X28_Y14_N2
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~1_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(8) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(7) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~0_combout\ & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(8),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(7),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~1_combout\);

-- Location: LCCOMB_X28_Y14_N12
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~2_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(0)) # ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~1_combout\) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(0),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~1_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~2_combout\);

-- Location: LCCOMB_X18_Y15_N20
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~5_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0) & (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1))))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~4_combout\) # ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1) & 
-- !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~4_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~5_combout\);

-- Location: LCCOMB_X18_Y15_N8
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~6_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0) & (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~5_combout\ & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2))))) 
-- # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~2_combout\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~2_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~5_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~6_combout\);

-- Location: FF_X18_Y15_N9
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux2~6_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0));

-- Location: LCCOMB_X18_Y15_N10
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state[1]~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2) & 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state[1]~0_combout\);

-- Location: LCCOMB_X18_Y15_N28
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~1_combout\);

-- Location: LCCOMB_X18_Y15_N26
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~2_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state[1]~0_combout\ & (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~0_combout\)))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state[1]~0_combout\ & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~1_combout\) # ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state[1]~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~1_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~2_combout\);

-- Location: FF_X18_Y15_N27
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux0~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2));

-- Location: LCCOMB_X28_Y14_N6
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal14~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2)) # ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9)) # 
-- ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~1_combout\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~1_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal14~0_combout\);

-- Location: LCCOMB_X29_Y15_N22
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~2_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0)) # 
-- ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal14~0_combout\) # (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3))))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & 
-- (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal14~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~2_combout\);

-- Location: LCCOMB_X29_Y15_N18
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0) & (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~3_combout\)) 
-- # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1)))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) $ 
-- (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~3_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~0_combout\);

-- Location: LCCOMB_X28_Y14_N24
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal13~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(8)) # ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2)) # (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(8),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(7),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal13~0_combout\);

-- Location: LCCOMB_X28_Y14_N10
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal13~1_combout\ = (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal13~0_combout\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(0))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~0_combout\)) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(0),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal13~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal13~1_combout\);

-- Location: LCCOMB_X28_Y14_N22
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~7_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(7),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~7_combout\);

-- Location: LCCOMB_X28_Y14_N20
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~6_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(8) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(8),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~6_combout\);

-- Location: LCCOMB_X28_Y14_N0
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~8_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~7_combout\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~6_combout\ & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(0) & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~7_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~6_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(0),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~8_combout\);

-- Location: LCCOMB_X29_Y15_N4
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~8_combout\)))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal13~1_combout\) # 
-- ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal13~1_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~8_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~1_combout\);

-- Location: LCCOMB_X29_Y15_N24
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~3_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~2_combout\ & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3)) # ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~0_combout\ 
-- & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~2_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~1_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~3_combout\);

-- Location: LCCOMB_X29_Y15_N8
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~14_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) & 
-- ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~2_combout\))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal14~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~2_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~14_combout\);

-- Location: LCCOMB_X29_Y15_N6
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~3_combout\ & 
-- ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~11_combout\))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~3_combout\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~14_combout\)))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux7~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~14_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~11_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~0_combout\);

-- Location: LCCOMB_X29_Y15_N20
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2) & 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~0_combout\)) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~2_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~1_combout\);

-- Location: LCCOMB_X29_Y15_N30
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~2_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0) & 
-- ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~1_combout\))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~2_combout\)))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2) & (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~2_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~1_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~2_combout\);

-- Location: FF_X29_Y14_N11
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[0]~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(0));

-- Location: FF_X29_Y14_N13
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk[1]~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Selector0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1));

-- Location: LCCOMB_X29_Y14_N0
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(5) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(3) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2) & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(5),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(3),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(4),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~0_combout\);

-- Location: LCCOMB_X29_Y14_N8
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~2_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(6) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(8) & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(6),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(8),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(7),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~2_combout\);

-- Location: LCCOMB_X29_Y14_N30
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~3_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~0_combout\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~2_combout\ & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~2_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~3_combout\);

-- Location: LCCOMB_X32_Y14_N0
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[0]~11_combout\ = \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(0) $ (VCC)
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[0]~12\ = CARRY(\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(0),
	datad => VCC,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[0]~11_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[0]~12\);

-- Location: LCCOMB_X32_Y14_N22
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(6) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(7) & 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(4) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(6),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(7),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(4),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(5),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~0_combout\);

-- Location: LCCOMB_X32_Y14_N28
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~3_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(9) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(9),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(8),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~3_combout\);

-- Location: LCCOMB_X32_Y14_N26
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~0_combout\ = (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(1) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(0))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(2))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(3),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(2),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~0_combout\);

-- Location: LCCOMB_X32_Y14_N18
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[9]~29_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(9) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[8]~28\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(9) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[8]~28\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[9]~30\ = CARRY((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[8]~28\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(9),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[8]~28\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[9]~29_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[9]~30\);

-- Location: LCCOMB_X32_Y14_N20
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[10]~31_combout\ = \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(10) $ (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[9]~30\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(10),
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[9]~30\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[10]~31_combout\);

-- Location: FF_X32_Y14_N21
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[10]~31_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(10));

-- Location: LCCOMB_X32_Y14_N30
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(10)) # ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~3_combout\ & 
-- ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~0_combout\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(10),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~1_combout\);

-- Location: FF_X32_Y14_N1
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[0]~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(0));

-- Location: LCCOMB_X32_Y14_N2
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[1]~13_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(1) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[0]~12\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(1) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[0]~12\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[1]~14\ = CARRY((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[0]~12\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(1),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[0]~12\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[1]~13_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[1]~14\);

-- Location: FF_X32_Y14_N3
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[1]~13_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(1));

-- Location: LCCOMB_X32_Y14_N4
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[2]~15_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(2) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[1]~14\ $ (GND))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(2) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[1]~14\ & VCC))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[2]~16\ = CARRY((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(2) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(2),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[1]~14\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[2]~15_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[2]~16\);

-- Location: FF_X32_Y14_N5
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[2]~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(2));

-- Location: LCCOMB_X32_Y14_N6
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[3]~17_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(3) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[2]~16\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(3) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[2]~16\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[3]~18\ = CARRY((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[2]~16\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(3),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[2]~16\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[3]~17_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[3]~18\);

-- Location: FF_X32_Y14_N7
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[3]~17_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(3));

-- Location: LCCOMB_X32_Y14_N8
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[4]~19_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(4) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[3]~18\ $ (GND))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(4) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[3]~18\ & VCC))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[4]~20\ = CARRY((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(4) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(4),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[3]~18\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[4]~19_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[4]~20\);

-- Location: FF_X32_Y14_N9
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[4]~19_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(4));

-- Location: LCCOMB_X32_Y14_N10
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[5]~21_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(5) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[4]~20\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(5) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[4]~20\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[5]~22\ = CARRY((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[4]~20\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(5),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[4]~20\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[5]~21_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[5]~22\);

-- Location: FF_X32_Y14_N11
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[5]~21_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(5));

-- Location: LCCOMB_X32_Y14_N12
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[6]~23_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(6) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[5]~22\ $ (GND))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(6) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[5]~22\ & VCC))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[6]~24\ = CARRY((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(6) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(6),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[5]~22\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[6]~23_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[6]~24\);

-- Location: FF_X32_Y14_N13
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[6]~23_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(6));

-- Location: LCCOMB_X32_Y14_N14
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[7]~25_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(7) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[6]~24\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(7) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[6]~24\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[7]~26\ = CARRY((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[6]~24\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(7),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[6]~24\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[7]~25_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[7]~26\);

-- Location: FF_X32_Y14_N15
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[7]~25_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(7));

-- Location: LCCOMB_X32_Y14_N16
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[8]~27_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(8) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[7]~26\ $ (GND))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(8) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[7]~26\ & VCC))
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[8]~28\ = CARRY((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(8) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(8),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[7]~26\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[8]~27_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[8]~28\);

-- Location: FF_X32_Y14_N17
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[8]~27_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(8));

-- Location: FF_X32_Y14_N19
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh[9]~29_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(9));

-- Location: LCCOMB_X31_Y14_N6
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~2_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(9) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(10) & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(9),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(10),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(8),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~2_combout\);

-- Location: LCCOMB_X32_Y14_N24
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(3) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(1) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(2) 
-- & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(3),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(2),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_refresh\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~1_combout\);

-- Location: LCCOMB_X31_Y14_N4
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~q\ & (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~5_combout\)) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~q\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~5_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~0_combout\);

-- Location: LCCOMB_X31_Y14_N10
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~0_combout\) # ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~2_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~1_combout\ & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~2_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~1_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal7~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~1_combout\);

-- Location: FF_X31_Y14_N11
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~q\);

-- Location: LCCOMB_X18_Y15_N22
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1) & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\);

-- Location: LCCOMB_X30_Y15_N26
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~2_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3) & (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1))))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~q\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\ & 
-- !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~q\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~2_combout\);

-- Location: LCCOMB_X30_Y15_N20
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~3_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~2_combout\) # ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~3_combout\);

-- Location: LCCOMB_X30_Y15_N18
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~5_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0) & (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~2_combout\ & 
-- !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~3_combout\)))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~2_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~2_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~2_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~3_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~5_combout\);

-- Location: LCCOMB_X30_Y15_N16
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~4_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~3_combout\ & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~5_combout\) 
-- # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1))))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~3_combout\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) $ 
-- (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~5_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~4_combout\);

-- Location: FF_X30_Y15_N17
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux5~4_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1));

-- Location: LCCOMB_X29_Y15_N2
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~11_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0)) # ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1)) # 
-- (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~11_combout\);

-- Location: LCCOMB_X30_Y15_N24
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~13_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~q\ & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) & 
-- (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\ & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~q\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~13_combout\);

-- Location: LCCOMB_X29_Y15_N10
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~9_combout\ = ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~8_combout\ & ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~3_combout\)))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~3_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~8_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~9_combout\);

-- Location: LCCOMB_X30_Y15_N14
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux3~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~9_combout\)))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~13_combout\ & 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~13_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~9_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux3~0_combout\);

-- Location: LCCOMB_X30_Y15_N2
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~12_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0)) # ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~2_combout\) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal10~2_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~12_combout\);

-- Location: LCCOMB_X30_Y15_N4
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux3~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux3~0_combout\ & (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~11_combout\))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux3~0_combout\ & (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3) & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~11_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux3~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~12_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux3~1_combout\);

-- Location: FF_X30_Y15_N5
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux3~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3));

-- Location: LCCOMB_X29_Y15_N26
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) & (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~3_combout\)))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) & (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal14~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~3_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~0_combout\);

-- Location: LCCOMB_X29_Y15_N0
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~1_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~0_combout\ & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~1_combout\);

-- Location: LCCOMB_X14_Y18_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\);

-- Location: FF_X14_Y18_N27
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\);

-- Location: LCCOMB_X14_Y18_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\);

-- Location: FF_X21_Y18_N7
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\);

-- Location: LCCOMB_X14_Y18_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: LCCOMB_X13_Y16_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: LCCOMB_X13_Y16_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\);

-- Location: FF_X13_Y16_N27
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\);

-- Location: LCCOMB_X13_Y16_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\);

-- Location: FF_X22_Y22_N19
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\);

-- Location: LCCOMB_X13_Y16_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\);

-- Location: FF_X13_Y16_N1
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\);

-- Location: LCCOMB_X13_Y16_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\);

-- Location: FF_X23_Y18_N1
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1));

-- Location: LCCOMB_X13_Y16_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\);

-- Location: LCCOMB_X14_Y18_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\);

-- Location: FF_X14_Y18_N31
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\);

-- Location: LCCOMB_X14_Y18_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\);

-- Location: FF_X14_Y18_N5
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2));

-- Location: LCCOMB_X14_Y18_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\);

-- Location: FF_X21_Y18_N15
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0));

-- Location: LCCOMB_X14_Y18_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2) $ (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\);

-- Location: FF_X14_Y18_N7
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|parity7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\);

-- Location: LCCOMB_X14_Y18_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\);

-- Location: LCCOMB_X22_Y22_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\);

-- Location: FF_X22_Y22_N7
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\);

-- Location: LCCOMB_X14_Y18_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\);

-- Location: FF_X22_Y18_N15
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\);

-- Location: LCCOMB_X13_Y16_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\);

-- Location: FF_X21_Y18_N23
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\);

-- Location: LCCOMB_X13_Y16_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\);

-- Location: LCCOMB_X13_Y16_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\);

-- Location: LCCOMB_X23_Y16_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\);

-- Location: FF_X23_Y16_N13
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\);

-- Location: LCCOMB_X14_Y18_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ $ 
-- (((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0_combout\);

-- Location: FF_X14_Y18_N9
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\);

-- Location: FF_X14_Y18_N15
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(10));

-- Location: FF_X14_Y17_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(10),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(10));

-- Location: LCCOMB_X12_Y17_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(10),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10]~feeder_combout\);

-- Location: FF_X12_Y17_N27
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(10));

-- Location: FF_X14_Y18_N21
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(9));

-- Location: FF_X14_Y17_N23
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(9),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCCOMB_X12_Y17_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder_combout\);

-- Location: FF_X12_Y17_N9
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9));

-- Location: LCCOMB_X12_Y17_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(10) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(10),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout\);

-- Location: FF_X12_Y17_N25
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(9));

-- Location: FF_X14_Y16_N25
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCCOMB_X13_Y18_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(10) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(10),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout\);

-- Location: FF_X13_Y18_N25
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(9));

-- Location: FF_X14_Y16_N15
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCCOMB_X13_Y18_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(10) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(8) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(10),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(8),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\);

-- Location: FF_X13_Y18_N31
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(8));

-- Location: LCCOMB_X23_Y16_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\);

-- Location: FF_X23_Y16_N31
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(8));

-- Location: LCCOMB_X14_Y17_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(8),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\);

-- Location: FF_X14_Y17_N27
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: FF_X12_Y17_N11
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(8));

-- Location: LCCOMB_X12_Y17_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(8) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(8),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(10),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\);

-- Location: FF_X12_Y17_N19
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(8));

-- Location: LCCOMB_X13_Y16_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\);

-- Location: FF_X13_Y16_N9
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(7));

-- Location: FF_X14_Y17_N25
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(7),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: FF_X12_Y17_N13
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(7));

-- Location: LCCOMB_X12_Y17_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(10) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(7) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(10),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(7),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(8),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\);

-- Location: LCCOMB_X12_Y18_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[7]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[7]~feeder_combout\);

-- Location: FF_X12_Y18_N13
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[7]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(7));

-- Location: FF_X14_Y16_N1
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCCOMB_X13_Y18_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(8) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(10) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(7),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(8),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(10),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\);

-- Location: FF_X13_Y18_N3
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(7));

-- Location: FF_X21_Y18_N25
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(6));

-- Location: LCCOMB_X14_Y17_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(6),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\);

-- Location: FF_X14_Y17_N7
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: FF_X12_Y17_N15
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(6));

-- Location: LCCOMB_X12_Y18_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(6),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\);

-- Location: FF_X12_Y18_N3
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(6));

-- Location: FF_X14_Y16_N17
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X13_Y18_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\);

-- Location: FF_X13_Y18_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(6));

-- Location: FF_X13_Y17_N21
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCCOMB_X13_Y18_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(5),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\);

-- Location: FF_X13_Y18_N23
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(5));

-- Location: LCCOMB_X13_Y16_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\);

-- Location: FF_X13_Y16_N11
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(5));

-- Location: FF_X13_Y17_N9
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(5),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: FF_X14_Y17_N17
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(5));

-- Location: LCCOMB_X12_Y17_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(6) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(6),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(5),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\);

-- Location: FF_X12_Y17_N17
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(5));

-- Location: FF_X21_Y18_N13
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: FF_X13_Y17_N11
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(4),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: FF_X12_Y17_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(4));

-- Location: LCCOMB_X12_Y17_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(6) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(4) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(6),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(4),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(5),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\);

-- Location: LCCOMB_X12_Y18_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]~feeder_combout\);

-- Location: FF_X12_Y18_N17
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(4));

-- Location: FF_X13_Y17_N23
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X13_Y18_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(6) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(4) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(6),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(4),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(5),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\);

-- Location: FF_X13_Y18_N5
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(4));

-- Location: FF_X13_Y17_N1
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X13_Y15_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(3) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(3),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\);

-- Location: FF_X13_Y15_N21
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(3));

-- Location: FF_X21_Y18_N17
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: FF_X13_Y17_N13
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(3),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: FF_X12_Y17_N23
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(3));

-- Location: LCCOMB_X12_Y18_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(3) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(3),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\);

-- Location: FF_X12_Y18_N19
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(3));

-- Location: FF_X13_Y17_N27
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X13_Y15_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(3) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(3),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\);

-- Location: FF_X13_Y15_N15
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(2));

-- Location: LCCOMB_X22_Y22_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\);

-- Location: FF_X22_Y22_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: FF_X13_Y17_N19
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(2),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCCOMB_X12_Y17_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder_combout\);

-- Location: FF_X12_Y17_N1
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(2));

-- Location: LCCOMB_X12_Y18_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(3) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(3),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(2),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\);

-- Location: FF_X12_Y18_N21
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(2));

-- Location: LCCOMB_X13_Y15_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\);

-- Location: FF_X13_Y15_N11
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\);

-- Location: FF_X13_Y17_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X13_Y15_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(1) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(3) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(2),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(1),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(3),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\);

-- Location: FF_X13_Y18_N11
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(1));

-- Location: FF_X24_Y18_N11
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: FF_X13_Y17_N5
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: FF_X12_Y17_N3
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(1));

-- Location: LCCOMB_X12_Y17_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(3) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(1) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(3),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(1),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(2),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\);

-- Location: LCCOMB_X12_Y18_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[1]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[1]~feeder_combout\);

-- Location: FF_X12_Y18_N23
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[1]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(1));

-- Location: LCCOMB_X13_Y17_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: FF_X13_Y17_N31
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X13_Y15_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\);

-- Location: FF_X13_Y15_N25
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(0));

-- Location: LCCOMB_X14_Y18_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X14_Y18_N13
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: LCCOMB_X13_Y17_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(0),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\);

-- Location: FF_X13_Y17_N3
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X12_Y18_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0]~feeder_combout\);

-- Location: FF_X12_Y18_N11
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(0));

-- Location: LCCOMB_X12_Y18_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(0),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\);

-- Location: FF_X12_Y18_N5
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(0));

-- Location: LCCOMB_X13_Y18_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~1_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(0)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(0),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(0),
	datad => VCC,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X13_Y18_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~3_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(1) & 
-- ((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~1_cout\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(1)))) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(1) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(1) & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(1),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(1),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~1_cout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X13_Y18_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~5_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(2) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(2) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~3_cout\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(2) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(2)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(2),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(2),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~3_cout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X13_Y18_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~7_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(3) & 
-- ((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~5_cout\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(3)))) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(3) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(3) & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(3),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(3),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~5_cout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X13_Y18_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~9_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(4) & 
-- ((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~7_cout\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(4)))) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(4) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(4) & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(4),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(4),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~7_cout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~9_cout\);

-- Location: LCCOMB_X13_Y18_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~11_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(5) & 
-- ((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~9_cout\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(5)))) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(5) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(5) & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(5),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(5),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~9_cout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~11_cout\);

-- Location: LCCOMB_X13_Y18_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~13_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(6) & 
-- ((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~11_cout\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(6)))) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(6) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(6) & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(6),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(6),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~11_cout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~13_cout\);

-- Location: LCCOMB_X13_Y18_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~15_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(7) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(7) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~13_cout\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(7) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(7)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(7),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(7),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~13_cout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~15_cout\);

-- Location: LCCOMB_X13_Y18_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~17_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(8) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(8) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~15_cout\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(8) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(8)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(8),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(8),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~15_cout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~17_cout\);

-- Location: LCCOMB_X13_Y18_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~18_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(9) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~17_cout\ $ (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe10a\(9),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe10a\(9),
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~17_cout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~18_combout\);

-- Location: LCCOMB_X33_Y15_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_req~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_req~2_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2) & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~18_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_req~2_combout\);

-- Location: FF_X33_Y15_N27
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_req~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_req~q\);

-- Location: LCCOMB_X33_Y15_N14
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~2_combout\ = (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_req~q\)) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_req~q\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~2_combout\);

-- Location: LCCOMB_X32_Y15_N0
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3) & 
-- !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~0_combout\);

-- Location: LCCOMB_X32_Y15_N14
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~1_combout\ = (!\rst_n~0_combout\ & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~1_combout\);

-- Location: LCCOMB_X33_Y15_N22
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~3_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~1_combout\ & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~q\) # 
-- ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~2_combout\)))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~1_combout\ & (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~q\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~2_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~1_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~3_combout\);

-- Location: FF_X33_Y15_N23
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\);

-- Location: LCCOMB_X33_Y15_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r1~feeder_combout\);

-- Location: FF_X33_Y15_N19
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r1~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r1~q\);

-- Location: LCCOMB_X33_Y15_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r2~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r1~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r2~feeder_combout\);

-- Location: FF_X33_Y15_N21
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r2~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r2~q\);

-- Location: LCCOMB_X8_Y7_N6
\u_vga_dri|cnt_v[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_v[0]~11_combout\ = \u_vga_dri|cnt_v\(0) $ (VCC)
-- \u_vga_dri|cnt_v[0]~12\ = CARRY(\u_vga_dri|cnt_v\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(0),
	datad => VCC,
	combout => \u_vga_dri|cnt_v[0]~11_combout\,
	cout => \u_vga_dri|cnt_v[0]~12\);

-- Location: LCCOMB_X8_Y7_N12
\u_vga_dri|cnt_v[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_v[3]~17_combout\ = (\u_vga_dri|cnt_v\(3) & (!\u_vga_dri|cnt_v[2]~16\)) # (!\u_vga_dri|cnt_v\(3) & ((\u_vga_dri|cnt_v[2]~16\) # (GND)))
-- \u_vga_dri|cnt_v[3]~18\ = CARRY((!\u_vga_dri|cnt_v[2]~16\) # (!\u_vga_dri|cnt_v\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(3),
	datad => VCC,
	cin => \u_vga_dri|cnt_v[2]~16\,
	combout => \u_vga_dri|cnt_v[3]~17_combout\,
	cout => \u_vga_dri|cnt_v[3]~18\);

-- Location: LCCOMB_X8_Y7_N14
\u_vga_dri|cnt_v[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_v[4]~19_combout\ = (\u_vga_dri|cnt_v\(4) & (\u_vga_dri|cnt_v[3]~18\ $ (GND))) # (!\u_vga_dri|cnt_v\(4) & (!\u_vga_dri|cnt_v[3]~18\ & VCC))
-- \u_vga_dri|cnt_v[4]~20\ = CARRY((\u_vga_dri|cnt_v\(4) & !\u_vga_dri|cnt_v[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_v\(4),
	datad => VCC,
	cin => \u_vga_dri|cnt_v[3]~18\,
	combout => \u_vga_dri|cnt_v[4]~19_combout\,
	cout => \u_vga_dri|cnt_v[4]~20\);

-- Location: LCCOMB_X10_Y7_N2
\u_vga_dri|cnt_h[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_h[0]~11_combout\ = \u_vga_dri|cnt_h\(0) $ (VCC)
-- \u_vga_dri|cnt_h[0]~12\ = CARRY(\u_vga_dri|cnt_h\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_h\(0),
	datad => VCC,
	combout => \u_vga_dri|cnt_h[0]~11_combout\,
	cout => \u_vga_dri|cnt_h[0]~12\);

-- Location: LCCOMB_X10_Y7_N10
\u_vga_dri|cnt_h[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_h[4]~19_combout\ = (\u_vga_dri|cnt_h\(4) & (\u_vga_dri|cnt_h[3]~18\ $ (GND))) # (!\u_vga_dri|cnt_h\(4) & (!\u_vga_dri|cnt_h[3]~18\ & VCC))
-- \u_vga_dri|cnt_h[4]~20\ = CARRY((\u_vga_dri|cnt_h\(4) & !\u_vga_dri|cnt_h[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_h\(4),
	datad => VCC,
	cin => \u_vga_dri|cnt_h[3]~18\,
	combout => \u_vga_dri|cnt_h[4]~19_combout\,
	cout => \u_vga_dri|cnt_h[4]~20\);

-- Location: LCCOMB_X10_Y7_N12
\u_vga_dri|cnt_h[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_h[5]~21_combout\ = (\u_vga_dri|cnt_h\(5) & (!\u_vga_dri|cnt_h[4]~20\)) # (!\u_vga_dri|cnt_h\(5) & ((\u_vga_dri|cnt_h[4]~20\) # (GND)))
-- \u_vga_dri|cnt_h[5]~22\ = CARRY((!\u_vga_dri|cnt_h[4]~20\) # (!\u_vga_dri|cnt_h\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_h\(5),
	datad => VCC,
	cin => \u_vga_dri|cnt_h[4]~20\,
	combout => \u_vga_dri|cnt_h[5]~21_combout\,
	cout => \u_vga_dri|cnt_h[5]~22\);

-- Location: FF_X10_Y7_N13
\u_vga_dri|cnt_h[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_h[5]~21_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_h\(5));

-- Location: LCCOMB_X10_Y7_N14
\u_vga_dri|cnt_h[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_h[6]~23_combout\ = (\u_vga_dri|cnt_h\(6) & (\u_vga_dri|cnt_h[5]~22\ $ (GND))) # (!\u_vga_dri|cnt_h\(6) & (!\u_vga_dri|cnt_h[5]~22\ & VCC))
-- \u_vga_dri|cnt_h[6]~24\ = CARRY((\u_vga_dri|cnt_h\(6) & !\u_vga_dri|cnt_h[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_h\(6),
	datad => VCC,
	cin => \u_vga_dri|cnt_h[5]~22\,
	combout => \u_vga_dri|cnt_h[6]~23_combout\,
	cout => \u_vga_dri|cnt_h[6]~24\);

-- Location: FF_X10_Y7_N15
\u_vga_dri|cnt_h[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_h[6]~23_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_h\(6));

-- Location: LCCOMB_X10_Y7_N16
\u_vga_dri|cnt_h[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_h[7]~25_combout\ = (\u_vga_dri|cnt_h\(7) & (!\u_vga_dri|cnt_h[6]~24\)) # (!\u_vga_dri|cnt_h\(7) & ((\u_vga_dri|cnt_h[6]~24\) # (GND)))
-- \u_vga_dri|cnt_h[7]~26\ = CARRY((!\u_vga_dri|cnt_h[6]~24\) # (!\u_vga_dri|cnt_h\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_h\(7),
	datad => VCC,
	cin => \u_vga_dri|cnt_h[6]~24\,
	combout => \u_vga_dri|cnt_h[7]~25_combout\,
	cout => \u_vga_dri|cnt_h[7]~26\);

-- Location: FF_X10_Y7_N17
\u_vga_dri|cnt_h[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_h[7]~25_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_h\(7));

-- Location: LCCOMB_X9_Y7_N26
\u_vga_dri|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Equal0~0_combout\ = (!\u_vga_dri|cnt_h\(5) & (!\u_vga_dri|cnt_h\(6) & !\u_vga_dri|cnt_h\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_h\(5),
	datac => \u_vga_dri|cnt_h\(6),
	datad => \u_vga_dri|cnt_h\(7),
	combout => \u_vga_dri|Equal0~0_combout\);

-- Location: LCCOMB_X10_Y7_N18
\u_vga_dri|cnt_h[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_h[8]~27_combout\ = (\u_vga_dri|cnt_h\(8) & (\u_vga_dri|cnt_h[7]~26\ $ (GND))) # (!\u_vga_dri|cnt_h\(8) & (!\u_vga_dri|cnt_h[7]~26\ & VCC))
-- \u_vga_dri|cnt_h[8]~28\ = CARRY((\u_vga_dri|cnt_h\(8) & !\u_vga_dri|cnt_h[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_h\(8),
	datad => VCC,
	cin => \u_vga_dri|cnt_h[7]~26\,
	combout => \u_vga_dri|cnt_h[8]~27_combout\,
	cout => \u_vga_dri|cnt_h[8]~28\);

-- Location: FF_X10_Y7_N19
\u_vga_dri|cnt_h[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_h[8]~27_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_h\(8));

-- Location: LCCOMB_X10_Y7_N20
\u_vga_dri|cnt_h[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_h[9]~29_combout\ = (\u_vga_dri|cnt_h\(9) & (!\u_vga_dri|cnt_h[8]~28\)) # (!\u_vga_dri|cnt_h\(9) & ((\u_vga_dri|cnt_h[8]~28\) # (GND)))
-- \u_vga_dri|cnt_h[9]~30\ = CARRY((!\u_vga_dri|cnt_h[8]~28\) # (!\u_vga_dri|cnt_h\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_h\(9),
	datad => VCC,
	cin => \u_vga_dri|cnt_h[8]~28\,
	combout => \u_vga_dri|cnt_h[9]~29_combout\,
	cout => \u_vga_dri|cnt_h[9]~30\);

-- Location: FF_X10_Y7_N21
\u_vga_dri|cnt_h[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_h[9]~29_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_h\(9));

-- Location: LCCOMB_X9_Y7_N8
\u_vga_dri|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Equal0~3_combout\ = (\u_vga_dri|cnt_h\(9) & \u_vga_dri|cnt_h\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_dri|cnt_h\(9),
	datad => \u_vga_dri|cnt_h\(8),
	combout => \u_vga_dri|Equal0~3_combout\);

-- Location: LCCOMB_X10_Y7_N22
\u_vga_dri|cnt_h[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_h[10]~31_combout\ = \u_vga_dri|cnt_h\(10) $ (!\u_vga_dri|cnt_h[9]~30\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_h\(10),
	cin => \u_vga_dri|cnt_h[9]~30\,
	combout => \u_vga_dri|cnt_h[10]~31_combout\);

-- Location: FF_X10_Y7_N23
\u_vga_dri|cnt_h[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_h[10]~31_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_h\(10));

-- Location: LCCOMB_X9_Y7_N6
\u_vga_dri|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|LessThan0~0_combout\ = (\u_vga_dri|cnt_h\(10)) # ((\u_vga_dri|Equal0~3_combout\ & ((\u_vga_dri|Equal0~2_combout\) # (!\u_vga_dri|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Equal0~2_combout\,
	datab => \u_vga_dri|Equal0~0_combout\,
	datac => \u_vga_dri|Equal0~3_combout\,
	datad => \u_vga_dri|cnt_h\(10),
	combout => \u_vga_dri|LessThan0~0_combout\);

-- Location: FF_X10_Y7_N3
\u_vga_dri|cnt_h[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_h[0]~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_h\(0));

-- Location: LCCOMB_X10_Y7_N4
\u_vga_dri|cnt_h[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_h[1]~13_combout\ = (\u_vga_dri|cnt_h\(1) & (!\u_vga_dri|cnt_h[0]~12\)) # (!\u_vga_dri|cnt_h\(1) & ((\u_vga_dri|cnt_h[0]~12\) # (GND)))
-- \u_vga_dri|cnt_h[1]~14\ = CARRY((!\u_vga_dri|cnt_h[0]~12\) # (!\u_vga_dri|cnt_h\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_h\(1),
	datad => VCC,
	cin => \u_vga_dri|cnt_h[0]~12\,
	combout => \u_vga_dri|cnt_h[1]~13_combout\,
	cout => \u_vga_dri|cnt_h[1]~14\);

-- Location: FF_X10_Y7_N5
\u_vga_dri|cnt_h[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_h[1]~13_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_h\(1));

-- Location: LCCOMB_X10_Y7_N6
\u_vga_dri|cnt_h[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_h[2]~15_combout\ = (\u_vga_dri|cnt_h\(2) & (\u_vga_dri|cnt_h[1]~14\ $ (GND))) # (!\u_vga_dri|cnt_h\(2) & (!\u_vga_dri|cnt_h[1]~14\ & VCC))
-- \u_vga_dri|cnt_h[2]~16\ = CARRY((\u_vga_dri|cnt_h\(2) & !\u_vga_dri|cnt_h[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_h\(2),
	datad => VCC,
	cin => \u_vga_dri|cnt_h[1]~14\,
	combout => \u_vga_dri|cnt_h[2]~15_combout\,
	cout => \u_vga_dri|cnt_h[2]~16\);

-- Location: FF_X10_Y7_N7
\u_vga_dri|cnt_h[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_h[2]~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_h\(2));

-- Location: LCCOMB_X10_Y7_N8
\u_vga_dri|cnt_h[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_h[3]~17_combout\ = (\u_vga_dri|cnt_h\(3) & (!\u_vga_dri|cnt_h[2]~16\)) # (!\u_vga_dri|cnt_h\(3) & ((\u_vga_dri|cnt_h[2]~16\) # (GND)))
-- \u_vga_dri|cnt_h[3]~18\ = CARRY((!\u_vga_dri|cnt_h[2]~16\) # (!\u_vga_dri|cnt_h\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_h\(3),
	datad => VCC,
	cin => \u_vga_dri|cnt_h[2]~16\,
	combout => \u_vga_dri|cnt_h[3]~17_combout\,
	cout => \u_vga_dri|cnt_h[3]~18\);

-- Location: FF_X10_Y7_N9
\u_vga_dri|cnt_h[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_h[3]~17_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_h\(3));

-- Location: FF_X10_Y7_N11
\u_vga_dri|cnt_h[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_h[4]~19_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_h\(4));

-- Location: LCCOMB_X11_Y7_N28
\u_vga_dri|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Equal0~1_combout\ = (\u_vga_dri|cnt_h\(0) & (\u_vga_dri|cnt_h\(2) & (\u_vga_dri|cnt_h\(1) & \u_vga_dri|cnt_h\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_h\(0),
	datab => \u_vga_dri|cnt_h\(2),
	datac => \u_vga_dri|cnt_h\(1),
	datad => \u_vga_dri|cnt_h\(3),
	combout => \u_vga_dri|Equal0~1_combout\);

-- Location: LCCOMB_X9_Y7_N22
\u_vga_dri|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Equal0~2_combout\ = (\u_vga_dri|cnt_h\(4) & \u_vga_dri|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_dri|cnt_h\(4),
	datad => \u_vga_dri|Equal0~1_combout\,
	combout => \u_vga_dri|Equal0~2_combout\);

-- Location: LCCOMB_X9_Y7_N18
\u_vga_dri|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Equal0~4_combout\ = (\u_vga_dri|Equal0~2_combout\ & (\u_vga_dri|Equal0~0_combout\ & (\u_vga_dri|Equal0~3_combout\ & !\u_vga_dri|cnt_h\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Equal0~2_combout\,
	datab => \u_vga_dri|Equal0~0_combout\,
	datac => \u_vga_dri|Equal0~3_combout\,
	datad => \u_vga_dri|cnt_h\(10),
	combout => \u_vga_dri|Equal0~4_combout\);

-- Location: FF_X8_Y7_N15
\u_vga_dri|cnt_v[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_v[4]~19_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan1~1_combout\,
	ena => \u_vga_dri|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_v\(4));

-- Location: LCCOMB_X8_Y7_N16
\u_vga_dri|cnt_v[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_v[5]~21_combout\ = (\u_vga_dri|cnt_v\(5) & (!\u_vga_dri|cnt_v[4]~20\)) # (!\u_vga_dri|cnt_v\(5) & ((\u_vga_dri|cnt_v[4]~20\) # (GND)))
-- \u_vga_dri|cnt_v[5]~22\ = CARRY((!\u_vga_dri|cnt_v[4]~20\) # (!\u_vga_dri|cnt_v\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_v\(5),
	datad => VCC,
	cin => \u_vga_dri|cnt_v[4]~20\,
	combout => \u_vga_dri|cnt_v[5]~21_combout\,
	cout => \u_vga_dri|cnt_v[5]~22\);

-- Location: FF_X8_Y7_N17
\u_vga_dri|cnt_v[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_v[5]~21_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan1~1_combout\,
	ena => \u_vga_dri|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_v\(5));

-- Location: LCCOMB_X8_Y7_N18
\u_vga_dri|cnt_v[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_v[6]~23_combout\ = (\u_vga_dri|cnt_v\(6) & (\u_vga_dri|cnt_v[5]~22\ $ (GND))) # (!\u_vga_dri|cnt_v\(6) & (!\u_vga_dri|cnt_v[5]~22\ & VCC))
-- \u_vga_dri|cnt_v[6]~24\ = CARRY((\u_vga_dri|cnt_v\(6) & !\u_vga_dri|cnt_v[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_v\(6),
	datad => VCC,
	cin => \u_vga_dri|cnt_v[5]~22\,
	combout => \u_vga_dri|cnt_v[6]~23_combout\,
	cout => \u_vga_dri|cnt_v[6]~24\);

-- Location: FF_X8_Y7_N19
\u_vga_dri|cnt_v[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_v[6]~23_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan1~1_combout\,
	ena => \u_vga_dri|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_v\(6));

-- Location: LCCOMB_X8_Y7_N20
\u_vga_dri|cnt_v[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_v[7]~25_combout\ = (\u_vga_dri|cnt_v\(7) & (!\u_vga_dri|cnt_v[6]~24\)) # (!\u_vga_dri|cnt_v\(7) & ((\u_vga_dri|cnt_v[6]~24\) # (GND)))
-- \u_vga_dri|cnt_v[7]~26\ = CARRY((!\u_vga_dri|cnt_v[6]~24\) # (!\u_vga_dri|cnt_v\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_v\(7),
	datad => VCC,
	cin => \u_vga_dri|cnt_v[6]~24\,
	combout => \u_vga_dri|cnt_v[7]~25_combout\,
	cout => \u_vga_dri|cnt_v[7]~26\);

-- Location: FF_X8_Y7_N21
\u_vga_dri|cnt_v[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_v[7]~25_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan1~1_combout\,
	ena => \u_vga_dri|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_v\(7));

-- Location: LCCOMB_X8_Y7_N22
\u_vga_dri|cnt_v[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_v[8]~27_combout\ = (\u_vga_dri|cnt_v\(8) & (\u_vga_dri|cnt_v[7]~26\ $ (GND))) # (!\u_vga_dri|cnt_v\(8) & (!\u_vga_dri|cnt_v[7]~26\ & VCC))
-- \u_vga_dri|cnt_v[8]~28\ = CARRY((\u_vga_dri|cnt_v\(8) & !\u_vga_dri|cnt_v[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(8),
	datad => VCC,
	cin => \u_vga_dri|cnt_v[7]~26\,
	combout => \u_vga_dri|cnt_v[8]~27_combout\,
	cout => \u_vga_dri|cnt_v[8]~28\);

-- Location: FF_X8_Y7_N23
\u_vga_dri|cnt_v[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_v[8]~27_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan1~1_combout\,
	ena => \u_vga_dri|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_v\(8));

-- Location: LCCOMB_X8_Y7_N24
\u_vga_dri|cnt_v[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_v[9]~29_combout\ = (\u_vga_dri|cnt_v\(9) & (!\u_vga_dri|cnt_v[8]~28\)) # (!\u_vga_dri|cnt_v\(9) & ((\u_vga_dri|cnt_v[8]~28\) # (GND)))
-- \u_vga_dri|cnt_v[9]~30\ = CARRY((!\u_vga_dri|cnt_v[8]~28\) # (!\u_vga_dri|cnt_v\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(9),
	datad => VCC,
	cin => \u_vga_dri|cnt_v[8]~28\,
	combout => \u_vga_dri|cnt_v[9]~29_combout\,
	cout => \u_vga_dri|cnt_v[9]~30\);

-- Location: FF_X8_Y7_N25
\u_vga_dri|cnt_v[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_v[9]~29_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan1~1_combout\,
	ena => \u_vga_dri|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_v\(9));

-- Location: LCCOMB_X8_Y7_N26
\u_vga_dri|cnt_v[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_v[10]~31_combout\ = \u_vga_dri|cnt_v\(10) $ (!\u_vga_dri|cnt_v[9]~30\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(10),
	cin => \u_vga_dri|cnt_v[9]~30\,
	combout => \u_vga_dri|cnt_v[10]~31_combout\);

-- Location: FF_X8_Y7_N27
\u_vga_dri|cnt_v[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_v[10]~31_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan1~1_combout\,
	ena => \u_vga_dri|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_v\(10));

-- Location: LCCOMB_X8_Y7_N0
\u_vga_dri|data_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|data_en~0_combout\ = (!\u_vga_dri|cnt_v\(7) & (!\u_vga_dri|cnt_v\(5) & (!\u_vga_dri|cnt_v\(8) & !\u_vga_dri|cnt_v\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(7),
	datab => \u_vga_dri|cnt_v\(5),
	datac => \u_vga_dri|cnt_v\(8),
	datad => \u_vga_dri|cnt_v\(6),
	combout => \u_vga_dri|data_en~0_combout\);

-- Location: LCCOMB_X9_Y7_N4
\u_vga_dri|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|LessThan1~0_combout\ = (!\u_vga_dri|cnt_v\(4) & (\u_vga_dri|data_en~0_combout\ & ((!\u_vga_dri|cnt_v\(3)) # (!\u_vga_dri|cnt_v\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(4),
	datab => \u_vga_dri|cnt_v\(2),
	datac => \u_vga_dri|data_en~0_combout\,
	datad => \u_vga_dri|cnt_v\(3),
	combout => \u_vga_dri|LessThan1~0_combout\);

-- Location: LCCOMB_X8_Y7_N2
\u_vga_dri|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|LessThan1~1_combout\ = (\u_vga_dri|cnt_v\(10)) # ((\u_vga_dri|cnt_v\(9) & !\u_vga_dri|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(9),
	datac => \u_vga_dri|cnt_v\(10),
	datad => \u_vga_dri|LessThan1~0_combout\,
	combout => \u_vga_dri|LessThan1~1_combout\);

-- Location: FF_X8_Y7_N7
\u_vga_dri|cnt_v[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_v[0]~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan1~1_combout\,
	ena => \u_vga_dri|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_v\(0));

-- Location: LCCOMB_X8_Y7_N8
\u_vga_dri|cnt_v[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_v[1]~13_combout\ = (\u_vga_dri|cnt_v\(1) & (!\u_vga_dri|cnt_v[0]~12\)) # (!\u_vga_dri|cnt_v\(1) & ((\u_vga_dri|cnt_v[0]~12\) # (GND)))
-- \u_vga_dri|cnt_v[1]~14\ = CARRY((!\u_vga_dri|cnt_v[0]~12\) # (!\u_vga_dri|cnt_v\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_v\(1),
	datad => VCC,
	cin => \u_vga_dri|cnt_v[0]~12\,
	combout => \u_vga_dri|cnt_v[1]~13_combout\,
	cout => \u_vga_dri|cnt_v[1]~14\);

-- Location: FF_X8_Y7_N9
\u_vga_dri|cnt_v[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_v[1]~13_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan1~1_combout\,
	ena => \u_vga_dri|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_v\(1));

-- Location: LCCOMB_X8_Y7_N10
\u_vga_dri|cnt_v[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|cnt_v[2]~15_combout\ = (\u_vga_dri|cnt_v\(2) & (\u_vga_dri|cnt_v[1]~14\ $ (GND))) # (!\u_vga_dri|cnt_v\(2) & (!\u_vga_dri|cnt_v[1]~14\ & VCC))
-- \u_vga_dri|cnt_v[2]~16\ = CARRY((\u_vga_dri|cnt_v\(2) & !\u_vga_dri|cnt_v[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(2),
	datad => VCC,
	cin => \u_vga_dri|cnt_v[1]~14\,
	combout => \u_vga_dri|cnt_v[2]~15_combout\,
	cout => \u_vga_dri|cnt_v[2]~16\);

-- Location: FF_X8_Y7_N11
\u_vga_dri|cnt_v[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_v[2]~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan1~1_combout\,
	ena => \u_vga_dri|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_v\(2));

-- Location: FF_X8_Y7_N13
\u_vga_dri|cnt_v[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_vga_dri|cnt_v[3]~17_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sclr => \u_vga_dri|LessThan1~1_combout\,
	ena => \u_vga_dri|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga_dri|cnt_v\(3));

-- Location: LCCOMB_X8_Y7_N30
\u_vga_dri|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|LessThan6~0_combout\ = ((!\u_vga_dri|cnt_v\(2) & (!\u_vga_dri|cnt_v\(1) & !\u_vga_dri|cnt_v\(0)))) # (!\u_vga_dri|cnt_v\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(3),
	datab => \u_vga_dri|cnt_v\(2),
	datac => \u_vga_dri|cnt_v\(1),
	datad => \u_vga_dri|cnt_v\(0),
	combout => \u_vga_dri|LessThan6~0_combout\);

-- Location: LCCOMB_X8_Y7_N28
\u_vga_dri|data_en~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|data_en~1_combout\ = (\u_vga_dri|cnt_v\(7) & (\u_vga_dri|cnt_v\(5) & (\u_vga_dri|cnt_v\(8) & \u_vga_dri|cnt_v\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(7),
	datab => \u_vga_dri|cnt_v\(5),
	datac => \u_vga_dri|cnt_v\(8),
	datad => \u_vga_dri|cnt_v\(6),
	combout => \u_vga_dri|data_en~1_combout\);

-- Location: LCCOMB_X8_Y7_N4
\u_vga_dri|data_en~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|data_en~2_combout\ = (\u_vga_dri|LessThan6~0_combout\ & (((!\u_vga_dri|data_en~0_combout\)))) # (!\u_vga_dri|LessThan6~0_combout\ & ((\u_vga_dri|cnt_v\(4) & (!\u_vga_dri|data_en~1_combout\)) # (!\u_vga_dri|cnt_v\(4) & 
-- ((!\u_vga_dri|data_en~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|LessThan6~0_combout\,
	datab => \u_vga_dri|data_en~1_combout\,
	datac => \u_vga_dri|cnt_v\(4),
	datad => \u_vga_dri|data_en~0_combout\,
	combout => \u_vga_dri|data_en~2_combout\);

-- Location: LCCOMB_X9_Y7_N28
\u_vga_dri|data_en~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|data_en~3_combout\ = (\u_vga_dri|data_en~2_combout\ & (!\u_vga_dri|cnt_v\(9) & (!\u_vga_dri|cnt_v\(10) & !\u_vga_dri|cnt_h\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~2_combout\,
	datab => \u_vga_dri|cnt_v\(9),
	datac => \u_vga_dri|cnt_v\(10),
	datad => \u_vga_dri|cnt_h\(10),
	combout => \u_vga_dri|data_en~3_combout\);

-- Location: LCCOMB_X28_Y8_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\);

-- Location: FF_X28_Y8_N1
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(5));

-- Location: LCCOMB_X29_Y9_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\);

-- Location: FF_X29_Y9_N1
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: LCCOMB_X28_Y10_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: FF_X28_Y10_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\);

-- Location: LCCOMB_X28_Y10_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\);

-- Location: FF_X28_Y10_N23
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0));

-- Location: LCCOMB_X26_Y10_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\);

-- Location: FF_X26_Y10_N1
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\);

-- Location: LCCOMB_X28_Y10_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\);

-- Location: FF_X28_Y10_N9
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1));

-- Location: LCCOMB_X26_Y10_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: LCCOMB_X26_Y10_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\);

-- Location: FF_X26_Y10_N17
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\);

-- Location: LCCOMB_X26_Y10_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\);

-- Location: FF_X26_Y10_N23
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2));

-- Location: LCCOMB_X28_Y10_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1) $ (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\);

-- Location: FF_X28_Y10_N3
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|parity4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\);

-- Location: LCCOMB_X28_Y10_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X26_Y10_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\);

-- Location: FF_X26_Y10_N31
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\);

-- Location: LCCOMB_X26_Y10_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X26_Y10_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\);

-- Location: FF_X26_Y10_N9
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\);

-- Location: FF_X28_Y9_N21
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: FF_X28_Y9_N11
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X28_Y9_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(5) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(5) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(4) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(4))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(5) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(5) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(4) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(5),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(4),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(5),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X29_Y9_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\);

-- Location: FF_X29_Y9_N27
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\);

-- Location: LCCOMB_X29_Y9_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\);

-- Location: FF_X29_Y9_N3
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: FF_X28_Y9_N31
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: FF_X28_Y9_N9
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X29_Y9_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\);

-- Location: FF_X29_Y9_N11
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: LCCOMB_X28_Y9_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(3) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(3) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(2))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(3) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(3) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(3),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(3),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(2),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: FF_X29_Y9_N17
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: LCCOMB_X29_Y9_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X29_Y9_N9
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: FF_X28_Y10_N31
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X28_Y10_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: FF_X28_Y10_N13
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X28_Y9_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(1) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(1) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(0) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(0))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(1) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(1) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(0) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(1),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(0),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(1),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\);

-- Location: LCCOMB_X28_Y9_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\);

-- Location: LCCOMB_X28_Y9_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(4) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\)))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(4) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(5),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(4),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X28_Y9_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(0) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(1))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(0) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(1),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X28_Y9_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(2) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(3))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(2) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X28_Y9_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X28_Y9_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\) # 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout\);

-- Location: FF_X28_Y9_N1
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\);

-- Location: FF_X30_Y8_N27
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(7));

-- Location: FF_X30_Y9_N31
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X30_Y8_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\);

-- Location: LCCOMB_X30_Y8_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\);

-- Location: FF_X30_Y8_N7
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\);

-- Location: LCCOMB_X30_Y8_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\);

-- Location: LCCOMB_X30_Y8_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\);

-- Location: FF_X30_Y8_N17
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\);

-- Location: FF_X30_Y8_N21
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(9));

-- Location: FF_X30_Y9_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCCOMB_X30_Y9_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(6) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(6) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(9) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(9))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(6) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(6) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(9) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(6),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(9),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(9),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(6),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: FF_X30_Y9_N11
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCCOMB_X30_Y8_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\);

-- Location: FF_X30_Y8_N1
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(8));

-- Location: LCCOMB_X30_Y8_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ $ 
-- (((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0_combout\);

-- Location: FF_X30_Y8_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\);

-- Location: LCCOMB_X30_Y8_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\);

-- Location: FF_X30_Y8_N11
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(10));

-- Location: LCCOMB_X29_Y10_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\);

-- Location: FF_X29_Y10_N31
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCCOMB_X30_Y9_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(8) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(8) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(10) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(10))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(8) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(8) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(10) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(8),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(10),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(8),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(10),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X30_Y9_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(7) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(7),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(7),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X30_Y9_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(6) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(9))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(6) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(6),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X30_Y9_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(10) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\)))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(10) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(10),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(8),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X30_Y9_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X30_Y9_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\);

-- Location: FF_X30_Y9_N9
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\);

-- Location: LCCOMB_X30_Y14_N16
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & 
-- !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\);

-- Location: LCCOMB_X28_Y14_N8
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan1~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1)) # (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(2),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan1~0_combout\);

-- Location: LCCOMB_X28_Y14_N30
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_ack~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_ack~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9) $ 
-- (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan1~0_combout\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|LessThan1~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal11~1_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_ack~0_combout\);

-- Location: LCCOMB_X29_Y9_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_ack~0_combout\ & 
-- ((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_ack~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LCCOMB_X29_Y9_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\);

-- Location: FF_X29_Y9_N23
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\);

-- Location: LCCOMB_X29_Y9_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: LCCOMB_X29_Y9_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\);

-- Location: LCCOMB_X30_Y8_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ 
-- (((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\);

-- Location: FF_X30_Y8_N23
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\);

-- Location: LCCOMB_X30_Y8_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\);

-- Location: FF_X30_Y8_N5
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1));

-- Location: LCCOMB_X30_Y8_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\);

-- Location: FF_X30_Y8_N15
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2));

-- Location: LCCOMB_X29_Y9_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\);

-- Location: FF_X29_Y9_N5
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0));

-- Location: LCCOMB_X30_Y8_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2) $ (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\);

-- Location: FF_X30_Y8_N31
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|parity7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\);

-- Location: LCCOMB_X29_Y9_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\);

-- Location: FF_X29_Y9_N31
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\);

-- Location: LCCOMB_X29_Y9_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_ack~0_combout\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & ((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_ack~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~0_combout\);

-- Location: LCCOMB_X29_Y9_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~0_combout\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\);

-- Location: FF_X29_Y9_N7
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\);

-- Location: LCCOMB_X29_Y9_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\);

-- Location: FF_X29_Y9_N13
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\);

-- Location: LCCOMB_X29_Y9_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: LCCOMB_X29_Y9_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\);

-- Location: FF_X29_Y9_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\);

-- Location: LCCOMB_X30_Y8_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\);

-- Location: FF_X30_Y8_N19
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\);

-- Location: FF_X30_Y8_N25
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(6));

-- Location: FF_X30_Y9_N7
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(6),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: FF_X30_Y9_N5
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(9),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCCOMB_X30_Y9_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(6) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(9) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\)))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(6) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(9) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: FF_X30_Y9_N17
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(7),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: FF_X30_Y9_N25
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(10),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(10));

-- Location: FF_X30_Y9_N15
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(8),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCCOMB_X30_Y9_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(10) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(8))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(10) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(10),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X30_Y9_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(7) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X30_Y9_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(6) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(6) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(9) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(9))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(6) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(6) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(9) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(6),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X30_Y9_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(10) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(10) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(8))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(10) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(10) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(10),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(8),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(10),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X30_Y9_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(7) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X25_Y9_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- ((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\);

-- Location: FF_X25_Y9_N3
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\);

-- Location: LCCOMB_X9_Y7_N0
\u_vga_dri|LessThan8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|LessThan8~0_combout\ = (!\u_vga_dri|cnt_h\(4) & (!\u_vga_dri|cnt_h\(5) & (!\u_vga_dri|cnt_h\(6) & !\u_vga_dri|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_h\(4),
	datab => \u_vga_dri|cnt_h\(5),
	datac => \u_vga_dri|cnt_h\(6),
	datad => \u_vga_dri|Equal0~1_combout\,
	combout => \u_vga_dri|LessThan8~0_combout\);

-- Location: LCCOMB_X10_Y7_N0
\u_vga_dri|data_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|data_req~0_combout\ = (\u_vga_dri|cnt_h\(8) & (((!\u_vga_dri|cnt_h\(7) & \u_vga_dri|LessThan8~0_combout\)) # (!\u_vga_dri|cnt_h\(9)))) # (!\u_vga_dri|cnt_h\(8) & ((\u_vga_dri|cnt_h\(9)) # ((\u_vga_dri|cnt_h\(7) & 
-- !\u_vga_dri|LessThan8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_h\(8),
	datab => \u_vga_dri|cnt_h\(7),
	datac => \u_vga_dri|LessThan8~0_combout\,
	datad => \u_vga_dri|cnt_h\(9),
	combout => \u_vga_dri|data_req~0_combout\);

-- Location: FF_X28_Y9_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X26_Y9_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp1_lsb|data_wire[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp1_lsb|data_wire[0]~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(0) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp1_lsb|data_wire[0]~0_combout\);

-- Location: FF_X28_Y9_N19
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: FF_X28_Y9_N13
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(2),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: FF_X28_Y9_N7
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(3),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCCOMB_X28_Y9_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(3) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(2))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(3) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X28_Y9_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp1_lsb|data_wire[0]~0_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp1_lsb|data_wire[0]~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\);

-- Location: LCCOMB_X28_Y9_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(1) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(1) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(0) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(0))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(1) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(1) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(0) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(1),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X28_Y9_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(2) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(2) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(3) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(3))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(2) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(2) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(3) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: FF_X28_Y9_N27
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(5),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: FF_X28_Y9_N25
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(4),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCCOMB_X28_Y9_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(5) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(5) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(4) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(4))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(5) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(5) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(4) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(5),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X28_Y9_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X28_Y9_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(5) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(4))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(5) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X25_Y9_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ & 
-- (((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\);

-- Location: FF_X25_Y9_N17
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\);

-- Location: LCCOMB_X25_Y9_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = (\u_vga_dri|data_en~3_combout\ & (\u_vga_dri|data_req~0_combout\ & 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\) # (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~3_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: LCCOMB_X26_Y10_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\);

-- Location: FF_X26_Y10_N25
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\);

-- Location: LCCOMB_X28_Y10_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X26_Y10_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\);

-- Location: FF_X26_Y10_N27
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\);

-- Location: LCCOMB_X26_Y10_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\);

-- Location: FF_X26_Y10_N13
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\);

-- Location: LCCOMB_X26_Y10_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCCOMB_X26_Y10_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\);

-- Location: FF_X26_Y10_N11
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\);

-- Location: LCCOMB_X26_Y10_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCCOMB_X26_Y10_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\);

-- Location: FF_X26_Y10_N7
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\);

-- Location: LCCOMB_X26_Y10_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ $ 
-- (((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout\);

-- Location: FF_X26_Y10_N19
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\);

-- Location: LCCOMB_X30_Y9_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\);

-- Location: FF_X30_Y9_N3
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(10));

-- Location: LCCOMB_X30_Y10_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(10),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10]~feeder_combout\);

-- Location: FF_X30_Y10_N27
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(10));

-- Location: LCCOMB_X30_Y10_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]~feeder_combout\);

-- Location: FF_X30_Y10_N1
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9));

-- Location: LCCOMB_X30_Y10_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(10) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(10),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout\);

-- Location: FF_X30_Y10_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(9));

-- Location: LCCOMB_X30_Y9_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ram_address_a[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ram_address_a\(9) = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(10) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(10),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ram_address_a\(9));

-- Location: FF_X30_Y10_N19
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ram_address_a\(9),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(9));

-- Location: FF_X29_Y10_N21
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(8),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(8));

-- Location: LCCOMB_X30_Y10_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(10) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(10),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(8),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\);

-- Location: FF_X30_Y10_N31
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(8));

-- Location: LCCOMB_X30_Y9_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(8) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(10) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(8),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(10),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\);

-- Location: FF_X30_Y9_N1
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(8));

-- Location: LCCOMB_X30_Y8_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(7) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(9) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(8) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(7),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(9),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(8),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(10),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\);

-- Location: FF_X29_Y10_N17
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(7));

-- Location: FF_X30_Y10_N3
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(7),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(7));

-- Location: LCCOMB_X30_Y10_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(10) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(7) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(10),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(7),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(8),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\);

-- Location: FF_X30_Y10_N9
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(7));

-- Location: LCCOMB_X29_Y10_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(6) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(6),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\);

-- Location: FF_X29_Y10_N15
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(6));

-- Location: LCCOMB_X29_Y10_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]~feeder_combout\);

-- Location: FF_X29_Y10_N11
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(6));

-- Location: LCCOMB_X29_Y10_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(6) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(6),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\);

-- Location: FF_X29_Y10_N5
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(6));

-- Location: LCCOMB_X29_Y10_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(6) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(5) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(6),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(5),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\);

-- Location: FF_X29_Y10_N27
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(5));

-- Location: FF_X29_Y10_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(5),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(5));

-- Location: LCCOMB_X30_Y10_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(6) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(5) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(6),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(5),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\);

-- Location: FF_X30_Y10_N25
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(5));

-- Location: FF_X29_Y10_N23
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(4),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(4));

-- Location: LCCOMB_X29_Y10_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(6) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(5) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(4) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(6),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(5),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(4),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\);

-- Location: LCCOMB_X29_Y10_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[4]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[4]~feeder_combout\);

-- Location: FF_X29_Y10_N9
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[4]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(4));

-- Location: LCCOMB_X29_Y10_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(6) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(5) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(6),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(5),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(4),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\);

-- Location: FF_X30_Y10_N5
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(4));

-- Location: LCCOMB_X29_Y10_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(3) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(3),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\);

-- Location: FF_X29_Y10_N3
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(3));

-- Location: FF_X28_Y10_N5
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(3),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(3));

-- Location: LCCOMB_X28_Y10_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(3) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(3),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\);

-- Location: FF_X28_Y10_N7
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(3));

-- Location: LCCOMB_X28_Y10_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(2),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder_combout\);

-- Location: FF_X28_Y10_N11
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(2));

-- Location: LCCOMB_X28_Y10_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(2) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(3) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(2),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(3),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\);

-- Location: FF_X28_Y10_N25
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(2));

-- Location: LCCOMB_X29_Y10_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(3) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(2) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(3),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(2),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\);

-- Location: FF_X30_Y10_N15
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(2));

-- Location: LCCOMB_X29_Y10_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(3) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(2) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(3),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(2),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(1),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\);

-- Location: FF_X30_Y10_N7
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(1));

-- Location: FF_X28_Y10_N21
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(1));

-- Location: LCCOMB_X28_Y10_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(2) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(3) $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(1) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(2),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(3),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(1),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\);

-- Location: LCCOMB_X29_Y10_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[1]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[1]~feeder_combout\);

-- Location: FF_X29_Y10_N25
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[1]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(1));

-- Location: LCCOMB_X28_Y10_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder_combout\);

-- Location: FF_X28_Y10_N15
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(0));

-- Location: LCCOMB_X29_Y10_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(0) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(0),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\);

-- Location: FF_X29_Y10_N13
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(0));

-- Location: LCCOMB_X29_Y10_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(0) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g\(0),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\);

-- Location: FF_X29_Y10_N7
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(0));

-- Location: LCCOMB_X30_Y10_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~1_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(0)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(0),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(0),
	datad => VCC,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X30_Y10_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~3_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(1) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(1) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~1_cout\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(1) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(1)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(1),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(1),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~1_cout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X30_Y10_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~5_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(2) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(2) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~3_cout\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(2) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(2)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(2),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(2),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~3_cout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X30_Y10_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~7_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(3) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(3) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~5_cout\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(3) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(3)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(3),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(3),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~5_cout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X30_Y10_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~9_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(4) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(4) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~7_cout\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(4) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(4)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(4),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(4),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~7_cout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~9_cout\);

-- Location: LCCOMB_X30_Y10_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~11_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(5) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(5) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~9_cout\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(5) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(5)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(5),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(5),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~9_cout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~11_cout\);

-- Location: LCCOMB_X30_Y10_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~13_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(6) & 
-- ((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~11_cout\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(6)))) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(6) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(6) & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(6),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(6),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~11_cout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~13_cout\);

-- Location: LCCOMB_X30_Y10_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~15_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(7) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(7) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~13_cout\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(7) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(7)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(7),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(7),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~13_cout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~15_cout\);

-- Location: LCCOMB_X30_Y10_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~17_cout\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(8) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(8) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~15_cout\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(8) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(8)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(8),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(8),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~15_cout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~17_cout\);

-- Location: LCCOMB_X30_Y10_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~18_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(9) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~17_cout\ $ (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe10a\(9),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe10a\(9),
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~17_cout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~18_combout\);

-- Location: LCCOMB_X33_Y15_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_req~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r2~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~18_combout\ & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_valid_r2~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|op_1~18_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|op_1~18_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_req~0_combout\);

-- Location: FF_X33_Y15_N25
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_req~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_req~q\);

-- Location: LCCOMB_X33_Y15_N2
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~2_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1) & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~2_combout\);

-- Location: LCCOMB_X33_Y15_N16
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~3_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~2_combout\ & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_req~q\) # ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_req~q\) # 
-- (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_req~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_req~q\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_ref_req~q\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~3_combout\);

-- Location: LCCOMB_X29_Y15_N14
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~4_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~3_combout\) # ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal13~1_combout\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) 
-- & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal13~1_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~3_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~4_combout\);

-- Location: LCCOMB_X29_Y15_N16
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~2_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3) & (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal14~0_combout\ & 
-- !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1))))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~4_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal14~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~2_combout\);

-- Location: LCCOMB_X29_Y15_N12
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~3_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~1_combout\) # ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0) 
-- & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~1_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~3_combout\);

-- Location: FF_X29_Y15_N13
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux6~3_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0));

-- Location: LCCOMB_X30_Y15_N22
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~5_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~5_combout\);

-- Location: LCCOMB_X29_Y15_N28
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~10_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0)) # ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Equal13~1_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~10_combout\);

-- Location: LCCOMB_X30_Y15_N0
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux4~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3)) # 
-- (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~9_combout\)))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~10_combout\ & 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~10_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~9_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux4~0_combout\);

-- Location: LCCOMB_X30_Y15_N30
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux4~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux4~0_combout\ & (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~11_combout\) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3))))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux4~0_combout\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~5_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~5_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux4~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~11_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux4~1_combout\);

-- Location: FF_X30_Y15_N31
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|Mux4~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2));

-- Location: LCCOMB_X30_Y15_N6
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~0_combout\);

-- Location: LCCOMB_X29_Y14_N6
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(6) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(7) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(8) & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(6),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(7),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(8),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~1_combout\);

-- Location: LCCOMB_X29_Y14_N2
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~1_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & 
-- ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~1_combout\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~1_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~1_combout\);

-- Location: LCCOMB_X30_Y15_N8
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~2_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) & 
-- ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~0_combout\) # (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~1_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~2_combout\);

-- Location: LCCOMB_X14_Y17_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(9) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(6))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(9) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X14_Y17_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(10) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(8))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(10) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(10),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X14_Y17_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X14_Y17_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(9) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(9) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(6) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(6))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(9) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(9) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(6) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(9),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(6),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X14_Y17_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(8) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(10) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(10))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(8) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(10) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(10),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(10),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X14_Y17_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(7),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X14_Y17_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~2_combout\ & 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & ((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\))))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~2_combout\ & (((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~2_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\);

-- Location: FF_X14_Y17_N13
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\);

-- Location: LCCOMB_X14_Y17_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~1_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\) # 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~1_combout\);

-- Location: LCCOMB_X13_Y17_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(5) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(4))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(5) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X13_Y17_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(0) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(1))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(0) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X13_Y17_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(2) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(3))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(2) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X13_Y17_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X13_Y17_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(4) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(4) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(5))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(4) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(4) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(5),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(4),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X13_Y17_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(3) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(2) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(2))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(3) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(2) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(3),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X13_Y17_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(0) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(1) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(1))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(0) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(1) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(0),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(1),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\);

-- Location: LCCOMB_X13_Y17_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\);

-- Location: LCCOMB_X14_Y17_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~2_combout\ & 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & ((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\))))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~2_combout\ & (((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~2_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout\);

-- Location: FF_X14_Y17_N31
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\);

-- Location: LCCOMB_X14_Y17_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~2_combout\ & 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\) # (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: FF_X13_Y15_N9
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\);

-- Location: LCCOMB_X13_Y15_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X13_Y15_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\);

-- Location: FF_X13_Y15_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\);

-- Location: LCCOMB_X13_Y16_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X14_Y16_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\);

-- Location: FF_X14_Y16_N5
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\);

-- Location: LCCOMB_X14_Y16_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCCOMB_X14_Y16_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\);

-- Location: FF_X14_Y16_N27
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\);

-- Location: LCCOMB_X14_Y16_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\);

-- Location: FF_X14_Y16_N7
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2));

-- Location: LCCOMB_X13_Y13_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\);

-- Location: FF_X14_Y16_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1));

-- Location: LCCOMB_X14_Y16_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\);

-- Location: FF_X14_Y16_N13
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0));

-- Location: LCCOMB_X14_Y16_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1) $ (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: FF_X14_Y16_N11
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|parity4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\);

-- Location: LCCOMB_X14_Y17_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~2_combout\ & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\) # 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout\);

-- Location: LCCOMB_X13_Y15_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\);

-- Location: FF_X13_Y15_N5
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\);

-- Location: LCCOMB_X13_Y15_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\);

-- Location: FF_X13_Y15_N23
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\);

-- Location: LCCOMB_X13_Y15_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X13_Y15_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\);

-- Location: FF_X13_Y15_N31
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\);

-- Location: LCCOMB_X14_Y16_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ 
-- (((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\);

-- Location: FF_X14_Y16_N23
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\);

-- Location: LCCOMB_X14_Y16_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCCOMB_X14_Y16_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\);

-- Location: FF_X14_Y16_N31
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\);

-- Location: LCCOMB_X14_Y16_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ $ 
-- (((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout\);

-- Location: FF_X14_Y16_N9
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\);

-- Location: FF_X14_Y16_N19
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(10));

-- Location: LCCOMB_X14_Y16_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(10) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(8))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(10) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(10),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(8),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X13_Y16_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(6) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\)))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(6) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(6),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(9),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X13_Y16_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\))) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(7),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X14_Y16_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(6) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(6) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(9))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(6) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(6) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(6),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(6),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(9),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X14_Y16_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(8) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(10) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(10))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(8) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(10) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(10),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(10),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(8),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X13_Y16_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X13_Y16_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(7))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\);

-- Location: FF_X13_Y16_N13
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\);

-- Location: IOIBUF_X13_Y24_N15
\cam_vsync~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cam_vsync,
	o => \cam_vsync~input_o\);

-- Location: LCCOMB_X16_Y15_N20
\u_sccb_cfg|init_done~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|init_done~0_combout\ = (!\u_sccb_cfg|init_reg_cnt\(1) & (!\u_sccb_cfg|init_reg_cnt\(0) & (!\u_sccb_cfg|init_reg_cnt\(2) & \u_sccb_cfg|always3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_cfg|init_reg_cnt\(1),
	datab => \u_sccb_cfg|init_reg_cnt\(0),
	datac => \u_sccb_cfg|init_reg_cnt\(2),
	datad => \u_sccb_cfg|always3~0_combout\,
	combout => \u_sccb_cfg|init_done~0_combout\);

-- Location: LCCOMB_X16_Y15_N22
\u_sccb_cfg|init_done~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_cfg|init_done~1_combout\ = (\u_sccb_cfg|init_done~q\) # ((\u_sccb_dri|sccb_done~q\ & (\u_sccb_cfg|init_reg_cnt\(7) & \u_sccb_cfg|init_done~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|sccb_done~q\,
	datab => \u_sccb_cfg|init_reg_cnt\(7),
	datac => \u_sccb_cfg|init_done~q\,
	datad => \u_sccb_cfg|init_done~0_combout\,
	combout => \u_sccb_cfg|init_done~1_combout\);

-- Location: FF_X16_Y15_N23
\u_sccb_cfg|init_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_cfg|init_done~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_cfg|init_done~q\);

-- Location: LCCOMB_X17_Y15_N0
\comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~0_combout\ = (\rst_n~0_combout\) # ((!\u_sccb_cfg|init_done~q\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\,
	datad => \u_sccb_cfg|init_done~q\,
	combout => \comb~0_combout\);

-- Location: FF_X17_Y15_N23
\u_cmos_capture_data|cam_vsync_d0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \cam_vsync~input_o\,
	clrn => \ALT_INV_comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cam_vsync_d0~q\);

-- Location: FF_X17_Y15_N13
\u_cmos_capture_data|cam_vsync_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_cmos_capture_data|cam_vsync_d0~q\,
	clrn => \ALT_INV_comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cam_vsync_d1~q\);

-- Location: LCCOMB_X17_Y15_N12
\u_cmos_capture_data|always1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|always1~1_combout\ = (\u_cmos_capture_data|cam_vsync_d0~q\ & (!\u_cmos_capture_data|cam_vsync_d1~q\ & \u_cmos_capture_data|always1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cam_vsync_d0~q\,
	datac => \u_cmos_capture_data|cam_vsync_d1~q\,
	datad => \u_cmos_capture_data|always1~0_combout\,
	combout => \u_cmos_capture_data|always1~1_combout\);

-- Location: LCCOMB_X17_Y15_N6
\u_cmos_capture_data|cmos_ps_cnt[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_ps_cnt[1]~3_combout\ = \u_cmos_capture_data|cmos_ps_cnt\(1) $ (((\u_cmos_capture_data|always1~1_combout\ & \u_cmos_capture_data|cmos_ps_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|always1~1_combout\,
	datac => \u_cmos_capture_data|cmos_ps_cnt\(1),
	datad => \u_cmos_capture_data|cmos_ps_cnt\(0),
	combout => \u_cmos_capture_data|cmos_ps_cnt[1]~3_combout\);

-- Location: FF_X17_Y15_N7
\u_cmos_capture_data|cmos_ps_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cmos_ps_cnt[1]~3_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_ps_cnt\(1));

-- Location: LCCOMB_X17_Y15_N28
\u_cmos_capture_data|cmos_ps_cnt[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_ps_cnt[2]~2_combout\ = \u_cmos_capture_data|cmos_ps_cnt\(2) $ (((\u_cmos_capture_data|cmos_ps_cnt\(1) & (\u_cmos_capture_data|always1~1_combout\ & \u_cmos_capture_data|cmos_ps_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_ps_cnt\(1),
	datab => \u_cmos_capture_data|always1~1_combout\,
	datac => \u_cmos_capture_data|cmos_ps_cnt\(2),
	datad => \u_cmos_capture_data|cmos_ps_cnt\(0),
	combout => \u_cmos_capture_data|cmos_ps_cnt[2]~2_combout\);

-- Location: FF_X17_Y15_N29
\u_cmos_capture_data|cmos_ps_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cmos_ps_cnt[2]~2_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_ps_cnt\(2));

-- Location: LCCOMB_X17_Y15_N2
\u_cmos_capture_data|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|always1~0_combout\ = ((!\u_cmos_capture_data|cmos_ps_cnt\(1) & !\u_cmos_capture_data|cmos_ps_cnt\(2))) # (!\u_cmos_capture_data|cmos_ps_cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_ps_cnt\(3),
	datab => \u_cmos_capture_data|cmos_ps_cnt\(1),
	datad => \u_cmos_capture_data|cmos_ps_cnt\(2),
	combout => \u_cmos_capture_data|always1~0_combout\);

-- Location: LCCOMB_X17_Y15_N16
\u_cmos_capture_data|cmos_ps_cnt[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_ps_cnt[0]~4_combout\ = \u_cmos_capture_data|cmos_ps_cnt\(0) $ (((!\u_cmos_capture_data|cam_vsync_d1~q\ & (\u_cmos_capture_data|always1~0_combout\ & \u_cmos_capture_data|cam_vsync_d0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cam_vsync_d1~q\,
	datab => \u_cmos_capture_data|always1~0_combout\,
	datac => \u_cmos_capture_data|cmos_ps_cnt\(0),
	datad => \u_cmos_capture_data|cam_vsync_d0~q\,
	combout => \u_cmos_capture_data|cmos_ps_cnt[0]~4_combout\);

-- Location: FF_X17_Y15_N17
\u_cmos_capture_data|cmos_ps_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cmos_ps_cnt[0]~4_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_ps_cnt\(0));

-- Location: LCCOMB_X18_Y15_N2
\u_cmos_capture_data|cmos_ps_cnt[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_ps_cnt[3]~0_combout\ = (\u_cmos_capture_data|cmos_ps_cnt\(0) & (\u_cmos_capture_data|cmos_ps_cnt\(2) & (\u_cmos_capture_data|cmos_ps_cnt\(1) & \u_cmos_capture_data|always1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_ps_cnt\(0),
	datab => \u_cmos_capture_data|cmos_ps_cnt\(2),
	datac => \u_cmos_capture_data|cmos_ps_cnt\(1),
	datad => \u_cmos_capture_data|always1~1_combout\,
	combout => \u_cmos_capture_data|cmos_ps_cnt[3]~0_combout\);

-- Location: LCCOMB_X19_Y15_N12
\u_cmos_capture_data|cmos_ps_cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_ps_cnt[3]~1_combout\ = \u_cmos_capture_data|cmos_ps_cnt\(3) $ (\u_cmos_capture_data|cmos_ps_cnt[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_cmos_capture_data|cmos_ps_cnt\(3),
	datad => \u_cmos_capture_data|cmos_ps_cnt[3]~0_combout\,
	combout => \u_cmos_capture_data|cmos_ps_cnt[3]~1_combout\);

-- Location: FF_X19_Y15_N13
\u_cmos_capture_data|cmos_ps_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cmos_ps_cnt[3]~1_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_ps_cnt\(3));

-- Location: LCCOMB_X17_Y15_N22
\u_cmos_capture_data|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|always2~0_combout\ = (\u_cmos_capture_data|cmos_ps_cnt\(3) & (!\u_cmos_capture_data|cmos_ps_cnt\(2) & (\u_cmos_capture_data|cam_vsync_d0~q\ & !\u_cmos_capture_data|cam_vsync_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_ps_cnt\(3),
	datab => \u_cmos_capture_data|cmos_ps_cnt\(2),
	datac => \u_cmos_capture_data|cam_vsync_d0~q\,
	datad => \u_cmos_capture_data|cam_vsync_d1~q\,
	combout => \u_cmos_capture_data|always2~0_combout\);

-- Location: LCCOMB_X17_Y15_N4
\u_cmos_capture_data|frame_val_flag~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|frame_val_flag~0_combout\ = (\u_cmos_capture_data|frame_val_flag~q\) # ((\u_cmos_capture_data|always2~0_combout\ & (!\u_cmos_capture_data|cmos_ps_cnt\(0) & \u_cmos_capture_data|cmos_ps_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|always2~0_combout\,
	datab => \u_cmos_capture_data|cmos_ps_cnt\(0),
	datac => \u_cmos_capture_data|frame_val_flag~q\,
	datad => \u_cmos_capture_data|cmos_ps_cnt\(1),
	combout => \u_cmos_capture_data|frame_val_flag~0_combout\);

-- Location: FF_X17_Y15_N5
\u_cmos_capture_data|frame_val_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|frame_val_flag~0_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|frame_val_flag~q\);

-- Location: IOIBUF_X13_Y24_N1
\cam_href~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cam_href,
	o => \cam_href~input_o\);

-- Location: LCCOMB_X17_Y16_N30
\u_cmos_capture_data|byte_flag~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|byte_flag~0_combout\ = (!\u_cmos_capture_data|byte_flag~q\ & \cam_href~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_cmos_capture_data|byte_flag~q\,
	datad => \cam_href~input_o\,
	combout => \u_cmos_capture_data|byte_flag~0_combout\);

-- Location: FF_X17_Y16_N31
\u_cmos_capture_data|byte_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|byte_flag~0_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|byte_flag~q\);

-- Location: LCCOMB_X21_Y15_N8
\u_cmos_capture_data|byte_flag_d0~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|byte_flag_d0~feeder_combout\ = \u_cmos_capture_data|byte_flag~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_cmos_capture_data|byte_flag~q\,
	combout => \u_cmos_capture_data|byte_flag_d0~feeder_combout\);

-- Location: FF_X21_Y15_N9
\u_cmos_capture_data|byte_flag_d0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|byte_flag_d0~feeder_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|byte_flag_d0~q\);

-- Location: LCCOMB_X22_Y15_N8
\u_cmos_capture_data|cmos_frame_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_frame_valid~0_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & \u_cmos_capture_data|byte_flag_d0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_cmos_capture_data|frame_val_flag~q\,
	datad => \u_cmos_capture_data|byte_flag_d0~q\,
	combout => \u_cmos_capture_data|cmos_frame_valid~0_combout\);

-- Location: FF_X23_Y18_N5
\u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_cmos_capture_data|cmos_frame_valid~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(0));

-- Location: FF_X23_Y18_N9
\u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(1));

-- Location: FF_X23_Y18_N17
\u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2));

-- Location: FF_X25_Y19_N7
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r\(0));

-- Location: LCCOMB_X24_Y19_N2
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r[1]~feeder_combout\ = \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r[1]~feeder_combout\);

-- Location: FF_X24_Y19_N3
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r[1]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r\(1));

-- Location: FF_X25_Y19_N1
\u_Image_Processor|u_Mean_Filter|pre_frame_valid_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|pre_frame_valid_r\(0));

-- Location: FF_X24_Y19_N5
\u_Image_Processor|u_Mean_Filter|pre_frame_valid_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Mean_Filter|pre_frame_valid_r\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|pre_frame_valid_r\(1));

-- Location: CLKCTRL_G1
\sys_clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \sys_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \sys_clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X25_Y16_N28
\u_mode_selector|proc_cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|proc_cnt~2_combout\ = (!\u_mode_selector|proc_cnt\(3) & (\u_mode_selector|proc_cnt\(2) $ (((\u_mode_selector|proc_cnt\(1) & \u_mode_selector|proc_cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|proc_cnt\(1),
	datab => \u_mode_selector|proc_cnt\(0),
	datac => \u_mode_selector|proc_cnt\(2),
	datad => \u_mode_selector|proc_cnt\(3),
	combout => \u_mode_selector|proc_cnt~2_combout\);

-- Location: IOIBUF_X34_Y12_N15
\key[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(0),
	o => \key[0]~input_o\);

-- Location: LCCOMB_X25_Y12_N0
\u_key|key_data_r[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|key_data_r[0]~0_combout\ = !\key[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \key[0]~input_o\,
	combout => \u_key|key_data_r[0]~0_combout\);

-- Location: FF_X25_Y12_N1
\u_key|key_data_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|key_data_r[0]~0_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|key_data_r\(0));

-- Location: LCCOMB_X25_Y12_N12
\u_key|key_value[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|key_value[0]~feeder_combout\ = \u_key|key_data_r\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_key|key_data_r\(0),
	combout => \u_key|key_value[0]~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N12
\u_key|delay_cnt[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[0]~20_combout\ = \u_key|delay_cnt\(0) $ (VCC)
-- \u_key|delay_cnt[0]~21\ = CARRY(\u_key|delay_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_key|delay_cnt\(0),
	datad => VCC,
	combout => \u_key|delay_cnt[0]~20_combout\,
	cout => \u_key|delay_cnt[0]~21\);

-- Location: LCCOMB_X23_Y13_N16
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X24_Y12_N10
\u_key|delay_cnt[15]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[15]~52_combout\ = (\u_key|delay_cnt\(15) & (!\u_key|delay_cnt[14]~51\)) # (!\u_key|delay_cnt\(15) & ((\u_key|delay_cnt[14]~51\) # (GND)))
-- \u_key|delay_cnt[15]~53\ = CARRY((!\u_key|delay_cnt[14]~51\) # (!\u_key|delay_cnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|delay_cnt\(15),
	datad => VCC,
	cin => \u_key|delay_cnt[14]~51\,
	combout => \u_key|delay_cnt[15]~52_combout\,
	cout => \u_key|delay_cnt[15]~53\);

-- Location: LCCOMB_X24_Y12_N12
\u_key|delay_cnt[16]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[16]~54_combout\ = (\u_key|delay_cnt\(16) & (\u_key|delay_cnt[15]~53\ $ (GND))) # (!\u_key|delay_cnt\(16) & (!\u_key|delay_cnt[15]~53\ & VCC))
-- \u_key|delay_cnt[16]~55\ = CARRY((\u_key|delay_cnt\(16) & !\u_key|delay_cnt[15]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|delay_cnt\(16),
	datad => VCC,
	cin => \u_key|delay_cnt[15]~53\,
	combout => \u_key|delay_cnt[16]~54_combout\,
	cout => \u_key|delay_cnt[16]~55\);

-- Location: IOIBUF_X34_Y12_N8
\key[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(2),
	o => \key[2]~input_o\);

-- Location: LCCOMB_X25_Y12_N26
\u_key|key_data_r[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|key_data_r[2]~1_combout\ = !\key[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \key[2]~input_o\,
	combout => \u_key|key_data_r[2]~1_combout\);

-- Location: FF_X25_Y12_N27
\u_key|key_data_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|key_data_r[2]~1_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|key_data_r\(2));

-- Location: IOIBUF_X34_Y12_N22
\key[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(1),
	o => \key[1]~input_o\);

-- Location: LCCOMB_X25_Y12_N4
\u_key|always1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|always1~1_combout\ = (\key[2]~input_o\ & (!\u_key|key_data_r\(2) & ((!\key[1]~input_o\) # (!\key[0]~input_o\)))) # (!\key[2]~input_o\ & (((\u_key|key_data_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key[0]~input_o\,
	datab => \key[2]~input_o\,
	datac => \u_key|key_data_r\(2),
	datad => \key[1]~input_o\,
	combout => \u_key|always1~1_combout\);

-- Location: LCCOMB_X25_Y12_N20
\u_key|key_data_r[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|key_data_r[1]~2_combout\ = !\key[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \key[1]~input_o\,
	combout => \u_key|key_data_r[1]~2_combout\);

-- Location: FF_X25_Y12_N21
\u_key|key_data_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|key_data_r[1]~2_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|key_data_r\(1));

-- Location: LCCOMB_X25_Y12_N18
\u_key|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|always1~0_combout\ = (\key[1]~input_o\ & (!\u_key|key_data_r\(1) & (\u_key|key_data_r\(0) $ (\key[0]~input_o\)))) # (!\key[1]~input_o\ & (\u_key|key_data_r\(1) & (\u_key|key_data_r\(0) $ (\key[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key[1]~input_o\,
	datab => \u_key|key_data_r\(0),
	datac => \key[0]~input_o\,
	datad => \u_key|key_data_r\(1),
	combout => \u_key|always1~0_combout\);

-- Location: LCCOMB_X25_Y12_N14
\u_key|always1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|always1~2_combout\ = (\u_key|always1~1_combout\ & \u_key|always1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_key|always1~1_combout\,
	datad => \u_key|always1~0_combout\,
	combout => \u_key|always1~2_combout\);

-- Location: FF_X24_Y12_N13
\u_key|delay_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[16]~54_combout\,
	asdata => \u_key|always1~2_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(16));

-- Location: LCCOMB_X24_Y12_N14
\u_key|delay_cnt[17]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[17]~56_combout\ = (\u_key|delay_cnt\(17) & (!\u_key|delay_cnt[16]~55\)) # (!\u_key|delay_cnt\(17) & ((\u_key|delay_cnt[16]~55\) # (GND)))
-- \u_key|delay_cnt[17]~57\ = CARRY((!\u_key|delay_cnt[16]~55\) # (!\u_key|delay_cnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_key|delay_cnt\(17),
	datad => VCC,
	cin => \u_key|delay_cnt[16]~55\,
	combout => \u_key|delay_cnt[17]~56_combout\,
	cout => \u_key|delay_cnt[17]~57\);

-- Location: FF_X24_Y12_N15
\u_key|delay_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[17]~56_combout\,
	asdata => \u_key|always1~2_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(17));

-- Location: LCCOMB_X24_Y12_N16
\u_key|delay_cnt[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[18]~58_combout\ = (\u_key|delay_cnt\(18) & (\u_key|delay_cnt[17]~57\ $ (GND))) # (!\u_key|delay_cnt\(18) & (!\u_key|delay_cnt[17]~57\ & VCC))
-- \u_key|delay_cnt[18]~59\ = CARRY((\u_key|delay_cnt\(18) & !\u_key|delay_cnt[17]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_key|delay_cnt\(18),
	datad => VCC,
	cin => \u_key|delay_cnt[17]~57\,
	combout => \u_key|delay_cnt[18]~58_combout\,
	cout => \u_key|delay_cnt[18]~59\);

-- Location: FF_X24_Y12_N17
\u_key|delay_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[18]~58_combout\,
	asdata => \u_key|always1~2_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(18));

-- Location: LCCOMB_X24_Y12_N18
\u_key|delay_cnt[19]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[19]~60_combout\ = \u_key|delay_cnt[18]~59\ $ (\u_key|delay_cnt\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_key|delay_cnt\(19),
	cin => \u_key|delay_cnt[18]~59\,
	combout => \u_key|delay_cnt[19]~60_combout\);

-- Location: FF_X24_Y12_N19
\u_key|delay_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[19]~60_combout\,
	asdata => \u_key|always1~2_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(19));

-- Location: LCCOMB_X24_Y12_N30
\u_key|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|Equal2~2_combout\ = (\u_key|delay_cnt\(16) & (\u_key|delay_cnt\(19) & (\u_key|delay_cnt\(17) & \u_key|delay_cnt\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|delay_cnt\(16),
	datab => \u_key|delay_cnt\(19),
	datac => \u_key|delay_cnt\(17),
	datad => \u_key|delay_cnt\(18),
	combout => \u_key|Equal2~2_combout\);

-- Location: LCCOMB_X24_Y12_N24
\u_key|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|Equal2~1_combout\ = (!\u_key|delay_cnt\(13) & (!\u_key|delay_cnt\(11) & (!\u_key|delay_cnt\(12) & !\u_key|delay_cnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|delay_cnt\(13),
	datab => \u_key|delay_cnt\(11),
	datac => \u_key|delay_cnt\(12),
	datad => \u_key|delay_cnt\(10),
	combout => \u_key|Equal2~1_combout\);

-- Location: LCCOMB_X24_Y13_N0
\u_key|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|Equal2~3_combout\ = (!\u_key|delay_cnt\(6) & (!\u_key|delay_cnt\(7) & !\u_key|delay_cnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|delay_cnt\(6),
	datac => \u_key|delay_cnt\(7),
	datad => \u_key|delay_cnt\(8),
	combout => \u_key|Equal2~3_combout\);

-- Location: LCCOMB_X24_Y12_N20
\u_key|delay_cnt[13]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[13]~32_combout\ = ((\u_key|Equal2~1_combout\ & ((\u_key|Equal2~3_combout\) # (!\u_key|delay_cnt\(9))))) # (!\u_key|delay_cnt\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|delay_cnt\(9),
	datab => \u_key|Equal2~1_combout\,
	datac => \u_key|delay_cnt\(14),
	datad => \u_key|Equal2~3_combout\,
	combout => \u_key|delay_cnt[13]~32_combout\);

-- Location: LCCOMB_X24_Y12_N22
\u_key|delay_cnt[13]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[13]~33_combout\ = ((\u_key|Equal2~2_combout\ & ((\u_key|delay_cnt\(15)) # (!\u_key|delay_cnt[13]~32_combout\)))) # (!\u_key|always1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|Equal2~2_combout\,
	datab => \u_key|delay_cnt[13]~32_combout\,
	datac => \u_key|always1~2_combout\,
	datad => \u_key|delay_cnt\(15),
	combout => \u_key|delay_cnt[13]~33_combout\);

-- Location: FF_X24_Y13_N13
\u_key|delay_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[0]~20_combout\,
	asdata => \~GND~combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(0));

-- Location: LCCOMB_X24_Y13_N14
\u_key|delay_cnt[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[1]~22_combout\ = (\u_key|delay_cnt\(1) & (!\u_key|delay_cnt[0]~21\)) # (!\u_key|delay_cnt\(1) & ((\u_key|delay_cnt[0]~21\) # (GND)))
-- \u_key|delay_cnt[1]~23\ = CARRY((!\u_key|delay_cnt[0]~21\) # (!\u_key|delay_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_key|delay_cnt\(1),
	datad => VCC,
	cin => \u_key|delay_cnt[0]~21\,
	combout => \u_key|delay_cnt[1]~22_combout\,
	cout => \u_key|delay_cnt[1]~23\);

-- Location: FF_X24_Y13_N15
\u_key|delay_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[1]~22_combout\,
	asdata => \~GND~combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(1));

-- Location: LCCOMB_X24_Y13_N16
\u_key|delay_cnt[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[2]~24_combout\ = (\u_key|delay_cnt\(2) & (\u_key|delay_cnt[1]~23\ $ (GND))) # (!\u_key|delay_cnt\(2) & (!\u_key|delay_cnt[1]~23\ & VCC))
-- \u_key|delay_cnt[2]~25\ = CARRY((\u_key|delay_cnt\(2) & !\u_key|delay_cnt[1]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_key|delay_cnt\(2),
	datad => VCC,
	cin => \u_key|delay_cnt[1]~23\,
	combout => \u_key|delay_cnt[2]~24_combout\,
	cout => \u_key|delay_cnt[2]~25\);

-- Location: FF_X24_Y13_N17
\u_key|delay_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[2]~24_combout\,
	asdata => \~GND~combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(2));

-- Location: LCCOMB_X24_Y13_N18
\u_key|delay_cnt[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[3]~26_combout\ = (\u_key|delay_cnt\(3) & (!\u_key|delay_cnt[2]~25\)) # (!\u_key|delay_cnt\(3) & ((\u_key|delay_cnt[2]~25\) # (GND)))
-- \u_key|delay_cnt[3]~27\ = CARRY((!\u_key|delay_cnt[2]~25\) # (!\u_key|delay_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_key|delay_cnt\(3),
	datad => VCC,
	cin => \u_key|delay_cnt[2]~25\,
	combout => \u_key|delay_cnt[3]~26_combout\,
	cout => \u_key|delay_cnt[3]~27\);

-- Location: FF_X24_Y13_N19
\u_key|delay_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[3]~26_combout\,
	asdata => \~GND~combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(3));

-- Location: LCCOMB_X24_Y13_N20
\u_key|delay_cnt[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[4]~28_combout\ = (\u_key|delay_cnt\(4) & (\u_key|delay_cnt[3]~27\ $ (GND))) # (!\u_key|delay_cnt\(4) & (!\u_key|delay_cnt[3]~27\ & VCC))
-- \u_key|delay_cnt[4]~29\ = CARRY((\u_key|delay_cnt\(4) & !\u_key|delay_cnt[3]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_key|delay_cnt\(4),
	datad => VCC,
	cin => \u_key|delay_cnt[3]~27\,
	combout => \u_key|delay_cnt[4]~28_combout\,
	cout => \u_key|delay_cnt[4]~29\);

-- Location: FF_X24_Y13_N21
\u_key|delay_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[4]~28_combout\,
	asdata => \~GND~combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(4));

-- Location: LCCOMB_X24_Y13_N22
\u_key|delay_cnt[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[5]~30_combout\ = (\u_key|delay_cnt\(5) & (!\u_key|delay_cnt[4]~29\)) # (!\u_key|delay_cnt\(5) & ((\u_key|delay_cnt[4]~29\) # (GND)))
-- \u_key|delay_cnt[5]~31\ = CARRY((!\u_key|delay_cnt[4]~29\) # (!\u_key|delay_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|delay_cnt\(5),
	datad => VCC,
	cin => \u_key|delay_cnt[4]~29\,
	combout => \u_key|delay_cnt[5]~30_combout\,
	cout => \u_key|delay_cnt[5]~31\);

-- Location: FF_X24_Y13_N23
\u_key|delay_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[5]~30_combout\,
	asdata => \~GND~combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(5));

-- Location: LCCOMB_X24_Y13_N24
\u_key|delay_cnt[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[6]~34_combout\ = (\u_key|delay_cnt\(6) & (\u_key|delay_cnt[5]~31\ $ (GND))) # (!\u_key|delay_cnt\(6) & (!\u_key|delay_cnt[5]~31\ & VCC))
-- \u_key|delay_cnt[6]~35\ = CARRY((\u_key|delay_cnt\(6) & !\u_key|delay_cnt[5]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|delay_cnt\(6),
	datad => VCC,
	cin => \u_key|delay_cnt[5]~31\,
	combout => \u_key|delay_cnt[6]~34_combout\,
	cout => \u_key|delay_cnt[6]~35\);

-- Location: FF_X24_Y13_N25
\u_key|delay_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[6]~34_combout\,
	asdata => \u_key|always1~2_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(6));

-- Location: LCCOMB_X24_Y13_N26
\u_key|delay_cnt[7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[7]~36_combout\ = (\u_key|delay_cnt\(7) & (!\u_key|delay_cnt[6]~35\)) # (!\u_key|delay_cnt\(7) & ((\u_key|delay_cnt[6]~35\) # (GND)))
-- \u_key|delay_cnt[7]~37\ = CARRY((!\u_key|delay_cnt[6]~35\) # (!\u_key|delay_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|delay_cnt\(7),
	datad => VCC,
	cin => \u_key|delay_cnt[6]~35\,
	combout => \u_key|delay_cnt[7]~36_combout\,
	cout => \u_key|delay_cnt[7]~37\);

-- Location: FF_X24_Y13_N27
\u_key|delay_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[7]~36_combout\,
	asdata => \~GND~combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(7));

-- Location: LCCOMB_X24_Y13_N28
\u_key|delay_cnt[8]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[8]~38_combout\ = (\u_key|delay_cnt\(8) & (\u_key|delay_cnt[7]~37\ $ (GND))) # (!\u_key|delay_cnt\(8) & (!\u_key|delay_cnt[7]~37\ & VCC))
-- \u_key|delay_cnt[8]~39\ = CARRY((\u_key|delay_cnt\(8) & !\u_key|delay_cnt[7]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_key|delay_cnt\(8),
	datad => VCC,
	cin => \u_key|delay_cnt[7]~37\,
	combout => \u_key|delay_cnt[8]~38_combout\,
	cout => \u_key|delay_cnt[8]~39\);

-- Location: FF_X24_Y13_N29
\u_key|delay_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[8]~38_combout\,
	asdata => \~GND~combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(8));

-- Location: LCCOMB_X24_Y13_N30
\u_key|delay_cnt[9]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[9]~40_combout\ = (\u_key|delay_cnt\(9) & (!\u_key|delay_cnt[8]~39\)) # (!\u_key|delay_cnt\(9) & ((\u_key|delay_cnt[8]~39\) # (GND)))
-- \u_key|delay_cnt[9]~41\ = CARRY((!\u_key|delay_cnt[8]~39\) # (!\u_key|delay_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|delay_cnt\(9),
	datad => VCC,
	cin => \u_key|delay_cnt[8]~39\,
	combout => \u_key|delay_cnt[9]~40_combout\,
	cout => \u_key|delay_cnt[9]~41\);

-- Location: FF_X24_Y13_N31
\u_key|delay_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[9]~40_combout\,
	asdata => \u_key|always1~2_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(9));

-- Location: LCCOMB_X24_Y12_N0
\u_key|delay_cnt[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[10]~42_combout\ = (\u_key|delay_cnt\(10) & (\u_key|delay_cnt[9]~41\ $ (GND))) # (!\u_key|delay_cnt\(10) & (!\u_key|delay_cnt[9]~41\ & VCC))
-- \u_key|delay_cnt[10]~43\ = CARRY((\u_key|delay_cnt\(10) & !\u_key|delay_cnt[9]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_key|delay_cnt\(10),
	datad => VCC,
	cin => \u_key|delay_cnt[9]~41\,
	combout => \u_key|delay_cnt[10]~42_combout\,
	cout => \u_key|delay_cnt[10]~43\);

-- Location: FF_X24_Y12_N1
\u_key|delay_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[10]~42_combout\,
	asdata => \~GND~combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(10));

-- Location: LCCOMB_X24_Y12_N2
\u_key|delay_cnt[11]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[11]~44_combout\ = (\u_key|delay_cnt\(11) & (!\u_key|delay_cnt[10]~43\)) # (!\u_key|delay_cnt\(11) & ((\u_key|delay_cnt[10]~43\) # (GND)))
-- \u_key|delay_cnt[11]~45\ = CARRY((!\u_key|delay_cnt[10]~43\) # (!\u_key|delay_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_key|delay_cnt\(11),
	datad => VCC,
	cin => \u_key|delay_cnt[10]~43\,
	combout => \u_key|delay_cnt[11]~44_combout\,
	cout => \u_key|delay_cnt[11]~45\);

-- Location: FF_X24_Y12_N3
\u_key|delay_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[11]~44_combout\,
	asdata => \~GND~combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(11));

-- Location: LCCOMB_X24_Y12_N4
\u_key|delay_cnt[12]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[12]~46_combout\ = (\u_key|delay_cnt\(12) & (\u_key|delay_cnt[11]~45\ $ (GND))) # (!\u_key|delay_cnt\(12) & (!\u_key|delay_cnt[11]~45\ & VCC))
-- \u_key|delay_cnt[12]~47\ = CARRY((\u_key|delay_cnt\(12) & !\u_key|delay_cnt[11]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_key|delay_cnt\(12),
	datad => VCC,
	cin => \u_key|delay_cnt[11]~45\,
	combout => \u_key|delay_cnt[12]~46_combout\,
	cout => \u_key|delay_cnt[12]~47\);

-- Location: FF_X24_Y12_N5
\u_key|delay_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[12]~46_combout\,
	asdata => \~GND~combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(12));

-- Location: LCCOMB_X24_Y12_N6
\u_key|delay_cnt[13]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[13]~48_combout\ = (\u_key|delay_cnt\(13) & (!\u_key|delay_cnt[12]~47\)) # (!\u_key|delay_cnt\(13) & ((\u_key|delay_cnt[12]~47\) # (GND)))
-- \u_key|delay_cnt[13]~49\ = CARRY((!\u_key|delay_cnt[12]~47\) # (!\u_key|delay_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|delay_cnt\(13),
	datad => VCC,
	cin => \u_key|delay_cnt[12]~47\,
	combout => \u_key|delay_cnt[13]~48_combout\,
	cout => \u_key|delay_cnt[13]~49\);

-- Location: FF_X24_Y12_N7
\u_key|delay_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[13]~48_combout\,
	asdata => \~GND~combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(13));

-- Location: LCCOMB_X24_Y12_N8
\u_key|delay_cnt[14]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|delay_cnt[14]~50_combout\ = (\u_key|delay_cnt\(14) & (\u_key|delay_cnt[13]~49\ $ (GND))) # (!\u_key|delay_cnt\(14) & (!\u_key|delay_cnt[13]~49\ & VCC))
-- \u_key|delay_cnt[14]~51\ = CARRY((\u_key|delay_cnt\(14) & !\u_key|delay_cnt[13]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_key|delay_cnt\(14),
	datad => VCC,
	cin => \u_key|delay_cnt[13]~49\,
	combout => \u_key|delay_cnt[14]~50_combout\,
	cout => \u_key|delay_cnt[14]~51\);

-- Location: FF_X24_Y12_N9
\u_key|delay_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[14]~50_combout\,
	asdata => \u_key|always1~2_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(14));

-- Location: FF_X24_Y12_N11
\u_key|delay_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|delay_cnt[15]~52_combout\,
	asdata => \~GND~combout\,
	clrn => \sys_rst_n~input_o\,
	sload => \u_key|delay_cnt[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|delay_cnt\(15));

-- Location: LCCOMB_X24_Y12_N26
\u_key|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|Equal2~0_combout\ = (!\u_key|delay_cnt\(15) & (\u_key|delay_cnt\(14) & (\u_key|delay_cnt\(9) & \u_key|delay_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|delay_cnt\(15),
	datab => \u_key|delay_cnt\(14),
	datac => \u_key|delay_cnt\(9),
	datad => \u_key|delay_cnt\(5),
	combout => \u_key|Equal2~0_combout\);

-- Location: LCCOMB_X24_Y13_N10
\u_key|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|Equal2~4_combout\ = (\u_key|delay_cnt\(3) & (\u_key|delay_cnt\(2) & (\u_key|delay_cnt\(1) & \u_key|delay_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|delay_cnt\(3),
	datab => \u_key|delay_cnt\(2),
	datac => \u_key|delay_cnt\(1),
	datad => \u_key|delay_cnt\(4),
	combout => \u_key|Equal2~4_combout\);

-- Location: LCCOMB_X24_Y13_N8
\u_key|Equal2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|Equal2~5_combout\ = (\u_key|Equal2~4_combout\ & (\u_key|delay_cnt\(0) & \u_key|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|Equal2~4_combout\,
	datab => \u_key|delay_cnt\(0),
	datac => \u_key|Equal2~3_combout\,
	combout => \u_key|Equal2~5_combout\);

-- Location: LCCOMB_X24_Y12_N28
\u_key|Equal2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|Equal2~6_combout\ = (\u_key|Equal2~0_combout\ & (\u_key|Equal2~1_combout\ & (\u_key|Equal2~2_combout\ & \u_key|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|Equal2~0_combout\,
	datab => \u_key|Equal2~1_combout\,
	datac => \u_key|Equal2~2_combout\,
	datad => \u_key|Equal2~5_combout\,
	combout => \u_key|Equal2~6_combout\);

-- Location: FF_X25_Y12_N13
\u_key|key_value[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|key_value[0]~feeder_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \u_key|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|key_value\(0));

-- Location: FF_X24_Y12_N29
\u_key|key_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|Equal2~6_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|key_flag~q\);

-- Location: LCCOMB_X25_Y12_N8
\u_key|key_value[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_key|key_value[1]~feeder_combout\ = \u_key|key_data_r\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_key|key_data_r\(1),
	combout => \u_key|key_value[1]~feeder_combout\);

-- Location: FF_X25_Y12_N9
\u_key|key_value[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_key|key_value[1]~feeder_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \u_key|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|key_value\(1));

-- Location: FF_X25_Y12_N3
\u_key|key_value[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	asdata => \u_key|key_data_r\(2),
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	ena => \u_key|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_key|key_value\(2));

-- Location: LCCOMB_X25_Y12_N24
\u_mode_selector|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|Decoder0~1_combout\ = (!\u_key|key_value\(0) & (\u_key|key_flag~q\ & (\u_key|key_value\(1) & !\u_key|key_value\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|key_value\(0),
	datab => \u_key|key_flag~q\,
	datac => \u_key|key_value\(1),
	datad => \u_key|key_value\(2),
	combout => \u_mode_selector|Decoder0~1_combout\);

-- Location: FF_X25_Y16_N29
\u_mode_selector|proc_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_mode_selector|proc_cnt~2_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \u_mode_selector|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_mode_selector|proc_cnt\(2));

-- Location: LCCOMB_X25_Y16_N30
\u_mode_selector|proc_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|proc_cnt~3_combout\ = (\u_mode_selector|proc_cnt\(1) & (\u_mode_selector|proc_cnt\(0) & (!\u_mode_selector|proc_cnt\(3) & \u_mode_selector|proc_cnt\(2)))) # (!\u_mode_selector|proc_cnt\(1) & (!\u_mode_selector|proc_cnt\(0) & 
-- (\u_mode_selector|proc_cnt\(3) & !\u_mode_selector|proc_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|proc_cnt\(1),
	datab => \u_mode_selector|proc_cnt\(0),
	datac => \u_mode_selector|proc_cnt\(3),
	datad => \u_mode_selector|proc_cnt\(2),
	combout => \u_mode_selector|proc_cnt~3_combout\);

-- Location: FF_X25_Y16_N31
\u_mode_selector|proc_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_mode_selector|proc_cnt~3_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \u_mode_selector|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_mode_selector|proc_cnt\(3));

-- Location: LCCOMB_X25_Y16_N14
\u_mode_selector|proc_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|proc_cnt~1_combout\ = (!\u_mode_selector|proc_cnt\(3) & (\u_mode_selector|proc_cnt\(0) $ (\u_mode_selector|proc_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_mode_selector|proc_cnt\(0),
	datac => \u_mode_selector|proc_cnt\(1),
	datad => \u_mode_selector|proc_cnt\(3),
	combout => \u_mode_selector|proc_cnt~1_combout\);

-- Location: FF_X25_Y16_N15
\u_mode_selector|proc_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_mode_selector|proc_cnt~1_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \u_mode_selector|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_mode_selector|proc_cnt\(1));

-- Location: LCCOMB_X25_Y16_N8
\u_mode_selector|proc_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|proc_cnt~0_combout\ = (!\u_mode_selector|proc_cnt\(0) & (((!\u_mode_selector|proc_cnt\(1) & !\u_mode_selector|proc_cnt\(2))) # (!\u_mode_selector|proc_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|proc_cnt\(1),
	datab => \u_mode_selector|proc_cnt\(3),
	datac => \u_mode_selector|proc_cnt\(0),
	datad => \u_mode_selector|proc_cnt\(2),
	combout => \u_mode_selector|proc_cnt~0_combout\);

-- Location: FF_X25_Y16_N9
\u_mode_selector|proc_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_mode_selector|proc_cnt~0_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \u_mode_selector|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_mode_selector|proc_cnt\(0));

-- Location: LCCOMB_X25_Y16_N4
\u_mode_selector|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|WideOr4~0_combout\ = (\u_mode_selector|proc_cnt\(0) & (!\u_mode_selector|proc_cnt\(3) & (\u_mode_selector|proc_cnt\(1) $ (\u_mode_selector|proc_cnt\(2))))) # (!\u_mode_selector|proc_cnt\(0) & (!\u_mode_selector|proc_cnt\(1) & 
-- (\u_mode_selector|proc_cnt\(3) & !\u_mode_selector|proc_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|proc_cnt\(0),
	datab => \u_mode_selector|proc_cnt\(1),
	datac => \u_mode_selector|proc_cnt\(3),
	datad => \u_mode_selector|proc_cnt\(2),
	combout => \u_mode_selector|WideOr4~0_combout\);

-- Location: FF_X24_Y19_N7
\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Mean_Filter|pre_frame_valid_r\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(2));

-- Location: LCCOMB_X25_Y16_N6
\u_mode_selector|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|WideOr5~0_combout\ = (!\u_mode_selector|proc_cnt\(3) & (\u_mode_selector|proc_cnt\(0) & ((\u_mode_selector|proc_cnt\(1)) # (!\u_mode_selector|proc_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|proc_cnt\(3),
	datab => \u_mode_selector|proc_cnt\(2),
	datac => \u_mode_selector|proc_cnt\(1),
	datad => \u_mode_selector|proc_cnt\(0),
	combout => \u_mode_selector|WideOr5~0_combout\);

-- Location: LCCOMB_X22_Y15_N24
\u_Image_Processor|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux2~2_combout\ = (!\u_mode_selector|WideOr5~0_combout\ & ((\u_mode_selector|WideOr4~0_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(2)))) # (!\u_mode_selector|WideOr4~0_combout\ & 
-- (\u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|WideOr4~0_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2),
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(2),
	datad => \u_mode_selector|WideOr5~0_combout\,
	combout => \u_Image_Processor|Mux2~2_combout\);

-- Location: LCCOMB_X22_Y15_N22
\u_Image_Processor|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux2~3_combout\ = (\u_Image_Processor|Mux2~2_combout\) # ((\u_Image_Processor|u_Mean_Filter|pre_frame_valid_r\(1) & \u_mode_selector|WideOr5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|pre_frame_valid_r\(1),
	datab => \u_Image_Processor|Mux2~2_combout\,
	datac => \u_mode_selector|WideOr5~0_combout\,
	combout => \u_Image_Processor|Mux2~3_combout\);

-- Location: LCCOMB_X25_Y16_N16
\u_mode_selector|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|WideOr3~0_combout\ = (\u_mode_selector|proc_cnt\(3) & (!\u_mode_selector|proc_cnt\(0) & (!\u_mode_selector|proc_cnt\(1) & !\u_mode_selector|proc_cnt\(2)))) # (!\u_mode_selector|proc_cnt\(3) & (((\u_mode_selector|proc_cnt\(1) & 
-- \u_mode_selector|proc_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|proc_cnt\(3),
	datab => \u_mode_selector|proc_cnt\(0),
	datac => \u_mode_selector|proc_cnt\(1),
	datad => \u_mode_selector|proc_cnt\(2),
	combout => \u_mode_selector|WideOr3~0_combout\);

-- Location: FF_X24_Y19_N31
\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(2),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(3));

-- Location: LCCOMB_X25_Y19_N28
\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r[4]~feeder_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(3),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r[4]~feeder_combout\);

-- Location: FF_X25_Y19_N29
\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r[4]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(4));

-- Location: FF_X25_Y20_N9
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(4),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r\(0));

-- Location: FF_X23_Y21_N9
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r\(1));

-- Location: FF_X23_Y21_N5
\u_Image_Processor|u_Erosion|pre_frame_valid_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|pre_frame_valid_r\(0));

-- Location: FF_X23_Y21_N1
\u_Image_Processor|u_Erosion|pre_frame_valid_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|pre_frame_valid_r\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|pre_frame_valid_r\(1));

-- Location: FF_X22_Y20_N9
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|pre_frame_valid_r\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r\(0));

-- Location: FF_X22_Y20_N11
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r\(1));

-- Location: LCCOMB_X22_Y20_N28
\u_Image_Processor|u_Dilation|pre_frame_valid_r[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|pre_frame_valid_r[0]~feeder_combout\ = \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r\(1),
	combout => \u_Image_Processor|u_Dilation|pre_frame_valid_r[0]~feeder_combout\);

-- Location: FF_X22_Y20_N29
\u_Image_Processor|u_Dilation|pre_frame_valid_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|pre_frame_valid_r[0]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|pre_frame_valid_r\(0));

-- Location: FF_X22_Y18_N3
\u_Image_Processor|u_Dilation|pre_frame_valid_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|pre_frame_valid_r\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|pre_frame_valid_r\(1));

-- Location: LCCOMB_X22_Y15_N12
\u_Image_Processor|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux2~0_combout\ = (\u_mode_selector|WideOr4~0_combout\ & (((\u_mode_selector|WideOr5~0_combout\)))) # (!\u_mode_selector|WideOr4~0_combout\ & ((\u_mode_selector|WideOr5~0_combout\ & (\u_Image_Processor|u_Erosion|pre_frame_valid_r\(1))) 
-- # (!\u_mode_selector|WideOr5~0_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|WideOr4~0_combout\,
	datab => \u_Image_Processor|u_Erosion|pre_frame_valid_r\(1),
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(4),
	datad => \u_mode_selector|WideOr5~0_combout\,
	combout => \u_Image_Processor|Mux2~0_combout\);

-- Location: LCCOMB_X22_Y15_N2
\u_Image_Processor|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux2~1_combout\ = (\u_mode_selector|WideOr4~0_combout\ & ((\u_Image_Processor|Mux2~0_combout\ & (\u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2))) # (!\u_Image_Processor|Mux2~0_combout\ & 
-- ((\u_Image_Processor|u_Dilation|pre_frame_valid_r\(1)))))) # (!\u_mode_selector|WideOr4~0_combout\ & (((\u_Image_Processor|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|WideOr4~0_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2),
	datac => \u_Image_Processor|u_Dilation|pre_frame_valid_r\(1),
	datad => \u_Image_Processor|Mux2~0_combout\,
	combout => \u_Image_Processor|Mux2~1_combout\);

-- Location: LCCOMB_X22_Y15_N20
\u_Image_Processor|post_frame_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|post_frame_valid~0_combout\ = (\u_mode_selector|WideOr3~0_combout\ & ((\u_Image_Processor|Mux2~1_combout\))) # (!\u_mode_selector|WideOr3~0_combout\ & (\u_Image_Processor|Mux2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|Mux2~3_combout\,
	datab => \u_mode_selector|WideOr3~0_combout\,
	datad => \u_Image_Processor|Mux2~1_combout\,
	combout => \u_Image_Processor|post_frame_valid~0_combout\);

-- Location: LCCOMB_X13_Y12_N18
\u_mode_selector|disp_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|disp_cnt~0_combout\ = (!\u_mode_selector|disp_cnt\(2) & (\u_mode_selector|disp_cnt\(1) $ (\u_mode_selector|disp_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|disp_cnt\(2),
	datac => \u_mode_selector|disp_cnt\(1),
	datad => \u_mode_selector|disp_cnt\(0),
	combout => \u_mode_selector|disp_cnt~0_combout\);

-- Location: LCCOMB_X25_Y12_N10
\u_mode_selector|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|Decoder0~0_combout\ = (\u_key|key_value\(0) & (\u_key|key_flag~q\ & (!\u_key|key_value\(1) & !\u_key|key_value\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|key_value\(0),
	datab => \u_key|key_flag~q\,
	datac => \u_key|key_value\(1),
	datad => \u_key|key_value\(2),
	combout => \u_mode_selector|Decoder0~0_combout\);

-- Location: FF_X13_Y12_N19
\u_mode_selector|disp_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_mode_selector|disp_cnt~0_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \u_mode_selector|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_mode_selector|disp_cnt\(1));

-- Location: LCCOMB_X13_Y12_N24
\comb_11|pix_data[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~0_combout\ = (\u_mode_selector|disp_cnt\(0) & (!\u_mode_selector|disp_cnt\(2) & \u_mode_selector|disp_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|disp_cnt\(0),
	datac => \u_mode_selector|disp_cnt\(2),
	datad => \u_mode_selector|disp_cnt\(1),
	combout => \comb_11|pix_data[13]~0_combout\);

-- Location: FF_X13_Y12_N25
\u_mode_selector|disp_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \comb_11|pix_data[13]~0_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \u_mode_selector|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_mode_selector|disp_cnt\(2));

-- Location: LCCOMB_X13_Y12_N12
\u_mode_selector|disp_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|disp_cnt~1_combout\ = (!\u_mode_selector|disp_cnt\(2) & !\u_mode_selector|disp_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|disp_cnt\(2),
	datac => \u_mode_selector|disp_cnt\(0),
	combout => \u_mode_selector|disp_cnt~1_combout\);

-- Location: FF_X13_Y12_N13
\u_mode_selector|disp_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_mode_selector|disp_cnt~1_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \u_mode_selector|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_mode_selector|disp_cnt\(0));

-- Location: LCCOMB_X13_Y12_N30
\u_mode_selector|Decoder2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|Decoder2~0_combout\ = (!\u_mode_selector|disp_cnt\(0) & (\u_mode_selector|disp_cnt\(2) & !\u_mode_selector|disp_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|disp_cnt\(0),
	datac => \u_mode_selector|disp_cnt\(2),
	datad => \u_mode_selector|disp_cnt\(1),
	combout => \u_mode_selector|Decoder2~0_combout\);

-- Location: FF_X22_Y15_N21
\u_Image_Processor|post_frame_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|post_frame_valid~0_combout\,
	asdata => \u_cmos_capture_data|cmos_frame_valid~0_combout\,
	sload => \u_mode_selector|ALT_INV_Decoder2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|post_frame_valid~q\);

-- Location: LCCOMB_X13_Y17_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(2) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(2) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(3) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(3))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(2) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(2) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(3) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(2),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(3),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(2),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X13_Y17_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(5) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(5) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(4))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(5) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(5) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(5),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(4),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(4),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X14_Y18_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(0) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(0),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0_combout\);

-- Location: LCCOMB_X14_Y18_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(1) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(1),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(1),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\);

-- Location: LCCOMB_X13_Y17_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(5) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(4))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(5) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(5),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X13_Y17_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(1))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(0),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(1),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X13_Y17_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(2) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(3) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\)))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(2) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(3) $ 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g\(3),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X13_Y17_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X14_Y18_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\) # 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ & 
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\);

-- Location: FF_X14_Y18_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\);

-- Location: LCCOMB_X14_Y18_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\u_Image_Processor|post_frame_valid~q\ & ((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\,
	datab => \u_Image_Processor|post_frame_valid~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LCCOMB_X14_Y16_N20
\u_Image_Processor|post_frame_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|post_frame_data[0]~0_combout\ = (\u_mode_selector|disp_cnt\(0) & (!\u_mode_selector|disp_cnt\(1) & !\u_mode_selector|disp_cnt\(2))) # (!\u_mode_selector|disp_cnt\(0) & (\u_mode_selector|disp_cnt\(1) $ (\u_mode_selector|disp_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|disp_cnt\(0),
	datab => \u_mode_selector|disp_cnt\(1),
	datac => \u_mode_selector|disp_cnt\(2),
	combout => \u_Image_Processor|post_frame_data[0]~0_combout\);

-- Location: IOIBUF_X13_Y24_N22
\cam_data[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cam_data(0),
	o => \cam_data[0]~input_o\);

-- Location: LCCOMB_X17_Y16_N16
\u_cmos_capture_data|cmos_data_t[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_data_t[0]~0_combout\ = (\u_cmos_capture_data|byte_flag~q\ & \cam_href~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|byte_flag~q\,
	datad => \cam_href~input_o\,
	combout => \u_cmos_capture_data|cmos_data_t[0]~0_combout\);

-- Location: FF_X21_Y15_N7
\u_cmos_capture_data|cmos_data_t[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \cam_data[0]~input_o\,
	clrn => \ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \u_cmos_capture_data|cmos_data_t[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_data_t\(0));

-- Location: LCCOMB_X22_Y16_N4
\u_cmos_capture_data|cmos_frame_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_frame_data[0]~0_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & \u_cmos_capture_data|cmos_data_t\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_cmos_capture_data|frame_val_flag~q\,
	datad => \u_cmos_capture_data|cmos_data_t\(0),
	combout => \u_cmos_capture_data|cmos_frame_data[0]~0_combout\);

-- Location: FF_X17_Y15_N15
\u_cmos_capture_data|cam_href_d0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \cam_href~input_o\,
	clrn => \ALT_INV_comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cam_href_d0~q\);

-- Location: FF_X17_Y15_N3
\u_cmos_capture_data|cam_href_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_cmos_capture_data|cam_href_d0~q\,
	clrn => \ALT_INV_comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cam_href_d1~q\);

-- Location: LCCOMB_X23_Y22_N4
\u_cmos_capture_data|cmos_frame_href~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_frame_href~0_combout\ = (\u_cmos_capture_data|cam_href_d1~q\ & \u_cmos_capture_data|frame_val_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_cmos_capture_data|cam_href_d1~q\,
	datac => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_cmos_capture_data|cmos_frame_href~0_combout\);

-- Location: FF_X23_Y22_N5
\u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cmos_frame_href~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(0));

-- Location: FF_X23_Y22_N17
\u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(1));

-- Location: FF_X22_Y22_N5
\u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2));

-- Location: LCCOMB_X24_Y16_N14
\u_Image_Processor|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux6~0_combout\ = (\u_mode_selector|WideOr5~0_combout\ & ((!\u_mode_selector|WideOr4~0_combout\) # (!\u_mode_selector|WideOr3~0_combout\))) # (!\u_mode_selector|WideOr5~0_combout\ & ((\u_mode_selector|WideOr3~0_combout\) # 
-- (\u_mode_selector|WideOr4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|WideOr5~0_combout\,
	datab => \u_mode_selector|WideOr3~0_combout\,
	datad => \u_mode_selector|WideOr4~0_combout\,
	combout => \u_Image_Processor|Mux6~0_combout\);

-- Location: IOIBUF_X3_Y24_N1
\cam_data[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cam_data(4),
	o => \cam_data[4]~input_o\);

-- Location: LCCOMB_X17_Y15_N10
\u_cmos_capture_data|cam_data_d0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cam_data_d0~4_combout\ = (\cam_href~input_o\ & \cam_data[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cam_href~input_o\,
	datac => \cam_data[4]~input_o\,
	combout => \u_cmos_capture_data|cam_data_d0~4_combout\);

-- Location: FF_X17_Y15_N11
\u_cmos_capture_data|cam_data_d0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cam_data_d0~4_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cam_data_d0\(4));

-- Location: FF_X18_Y16_N5
\u_cmos_capture_data|cmos_data_t[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_cmos_capture_data|cam_data_d0\(4),
	clrn => \ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \u_cmos_capture_data|cmos_data_t[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_data_t\(12));

-- Location: LCCOMB_X21_Y16_N6
\u_cmos_capture_data|cmos_frame_data[12]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_frame_data[12]~11_combout\ = (\u_cmos_capture_data|cmos_data_t\(12) & \u_cmos_capture_data|frame_val_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_cmos_capture_data|cmos_data_t\(12),
	datad => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_cmos_capture_data|cmos_frame_data[12]~11_combout\);

-- Location: IOIBUF_X25_Y24_N15
\cam_data[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cam_data(7),
	o => \cam_data[7]~input_o\);

-- Location: LCCOMB_X21_Y15_N24
\u_cmos_capture_data|cam_data_d0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cam_data_d0~7_combout\ = (\cam_data[7]~input_o\ & \cam_href~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cam_data[7]~input_o\,
	datac => \cam_href~input_o\,
	combout => \u_cmos_capture_data|cam_data_d0~7_combout\);

-- Location: FF_X21_Y15_N25
\u_cmos_capture_data|cam_data_d0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cam_data_d0~7_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cam_data_d0\(7));

-- Location: LCCOMB_X21_Y15_N28
\u_cmos_capture_data|cmos_data_t[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_data_t[15]~feeder_combout\ = \u_cmos_capture_data|cam_data_d0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_cmos_capture_data|cam_data_d0\(7),
	combout => \u_cmos_capture_data|cmos_data_t[15]~feeder_combout\);

-- Location: FF_X21_Y15_N29
\u_cmos_capture_data|cmos_data_t[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cmos_data_t[15]~feeder_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	ena => \u_cmos_capture_data|cmos_data_t[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_data_t\(15));

-- Location: LCCOMB_X21_Y15_N22
\u_cmos_capture_data|cmos_frame_data[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_frame_data[15]~14_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & \u_cmos_capture_data|cmos_data_t\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_cmos_capture_data|frame_val_flag~q\,
	datad => \u_cmos_capture_data|cmos_data_t\(15),
	combout => \u_cmos_capture_data|cmos_frame_data[15]~14_combout\);

-- Location: IOIBUF_X30_Y24_N22
\cam_data[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cam_data(6),
	o => \cam_data[6]~input_o\);

-- Location: LCCOMB_X21_Y15_N2
\u_cmos_capture_data|cam_data_d0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cam_data_d0~6_combout\ = (\cam_href~input_o\ & \cam_data[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cam_href~input_o\,
	datac => \cam_data[6]~input_o\,
	combout => \u_cmos_capture_data|cam_data_d0~6_combout\);

-- Location: FF_X21_Y15_N3
\u_cmos_capture_data|cam_data_d0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cam_data_d0~6_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cam_data_d0\(6));

-- Location: LCCOMB_X21_Y15_N16
\u_cmos_capture_data|cmos_data_t[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_data_t[14]~feeder_combout\ = \u_cmos_capture_data|cam_data_d0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_cmos_capture_data|cam_data_d0\(6),
	combout => \u_cmos_capture_data|cmos_data_t[14]~feeder_combout\);

-- Location: FF_X21_Y15_N17
\u_cmos_capture_data|cmos_data_t[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cmos_data_t[14]~feeder_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	ena => \u_cmos_capture_data|cmos_data_t[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_data_t\(14));

-- Location: LCCOMB_X21_Y15_N10
\u_cmos_capture_data|cmos_frame_data[14]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_frame_data[14]~13_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & \u_cmos_capture_data|cmos_data_t\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_cmos_capture_data|frame_val_flag~q\,
	datad => \u_cmos_capture_data|cmos_data_t\(14),
	combout => \u_cmos_capture_data|cmos_frame_data[14]~13_combout\);

-- Location: IOIBUF_X25_Y24_N1
\cam_data[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cam_data(5),
	o => \cam_data[5]~input_o\);

-- Location: LCCOMB_X21_Y15_N0
\u_cmos_capture_data|cam_data_d0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cam_data_d0~5_combout\ = (\cam_href~input_o\ & \cam_data[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cam_href~input_o\,
	datad => \cam_data[5]~input_o\,
	combout => \u_cmos_capture_data|cam_data_d0~5_combout\);

-- Location: FF_X21_Y15_N1
\u_cmos_capture_data|cam_data_d0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cam_data_d0~5_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cam_data_d0\(5));

-- Location: LCCOMB_X21_Y15_N26
\u_cmos_capture_data|cmos_data_t[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_data_t[13]~feeder_combout\ = \u_cmos_capture_data|cam_data_d0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_cmos_capture_data|cam_data_d0\(5),
	combout => \u_cmos_capture_data|cmos_data_t[13]~feeder_combout\);

-- Location: FF_X21_Y15_N27
\u_cmos_capture_data|cmos_data_t[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cmos_data_t[13]~feeder_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	ena => \u_cmos_capture_data|cmos_data_t[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_data_t\(13));

-- Location: LCCOMB_X21_Y17_N20
\u_cmos_capture_data|cmos_frame_data[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_frame_data[13]~12_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & \u_cmos_capture_data|cmos_data_t\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_cmos_capture_data|frame_val_flag~q\,
	datad => \u_cmos_capture_data|cmos_data_t\(13),
	combout => \u_cmos_capture_data|cmos_frame_data[13]~12_combout\);

-- Location: LCCOMB_X21_Y17_N4
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][7]~0_combout\ = (\u_cmos_capture_data|cmos_frame_data[15]~14_combout\ & ((\u_cmos_capture_data|cmos_frame_data[12]~11_combout\ & ((\u_cmos_capture_data|cmos_frame_data[14]~13_combout\) # 
-- (!\u_cmos_capture_data|cmos_frame_data[13]~12_combout\))) # (!\u_cmos_capture_data|cmos_frame_data[12]~11_combout\ & (\u_cmos_capture_data|cmos_frame_data[14]~13_combout\ & !\u_cmos_capture_data|cmos_frame_data[13]~12_combout\)))) # 
-- (!\u_cmos_capture_data|cmos_frame_data[15]~14_combout\ & (\u_cmos_capture_data|cmos_frame_data[13]~12_combout\ $ (((\u_cmos_capture_data|cmos_frame_data[12]~11_combout\ & \u_cmos_capture_data|cmos_frame_data[14]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[12]~11_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[15]~14_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[14]~13_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[13]~12_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][7]~0_combout\);

-- Location: LCCOMB_X21_Y17_N30
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][6]~combout\ = (\u_cmos_capture_data|cmos_frame_data[12]~11_combout\ & (\u_cmos_capture_data|cmos_frame_data[14]~13_combout\ $ (((\u_cmos_capture_data|cmos_frame_data[13]~12_combout\) # 
-- (!\u_cmos_capture_data|cmos_frame_data[15]~14_combout\))))) # (!\u_cmos_capture_data|cmos_frame_data[12]~11_combout\ & ((\u_cmos_capture_data|cmos_frame_data[15]~14_combout\ & (!\u_cmos_capture_data|cmos_frame_data[14]~13_combout\ & 
-- !\u_cmos_capture_data|cmos_frame_data[13]~12_combout\)) # (!\u_cmos_capture_data|cmos_frame_data[15]~14_combout\ & (\u_cmos_capture_data|cmos_frame_data[14]~13_combout\ & \u_cmos_capture_data|cmos_frame_data[13]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[12]~11_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[15]~14_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[14]~13_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[13]~12_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][6]~combout\);

-- Location: IOIBUF_X30_Y24_N8
\cam_data[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cam_data(3),
	o => \cam_data[3]~input_o\);

-- Location: LCCOMB_X17_Y15_N18
\u_cmos_capture_data|cam_data_d0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cam_data_d0~3_combout\ = (\cam_href~input_o\ & \cam_data[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cam_href~input_o\,
	datad => \cam_data[3]~input_o\,
	combout => \u_cmos_capture_data|cam_data_d0~3_combout\);

-- Location: FF_X17_Y15_N19
\u_cmos_capture_data|cam_data_d0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cam_data_d0~3_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cam_data_d0\(3));

-- Location: FF_X18_Y16_N1
\u_cmos_capture_data|cmos_data_t[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_cmos_capture_data|cam_data_d0\(3),
	clrn => \ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \u_cmos_capture_data|cmos_data_t[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_data_t\(11));

-- Location: LCCOMB_X22_Y17_N10
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~0_combout\ = (\u_cmos_capture_data|cmos_data_t\(11) & (\u_cmos_capture_data|cmos_data_t\(12) & (\u_cmos_capture_data|cmos_data_t\(13) & \u_cmos_capture_data|frame_val_flag~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(11),
	datab => \u_cmos_capture_data|cmos_data_t\(12),
	datac => \u_cmos_capture_data|cmos_data_t\(13),
	datad => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X21_Y17_N16
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][5]~1_combout\ = (\u_cmos_capture_data|cmos_frame_data[15]~14_combout\ & (\u_cmos_capture_data|cmos_frame_data[13]~12_combout\ $ (((\u_cmos_capture_data|cmos_frame_data[12]~11_combout\) # 
-- (!\u_cmos_capture_data|cmos_frame_data[14]~13_combout\))))) # (!\u_cmos_capture_data|cmos_frame_data[15]~14_combout\ & ((\u_cmos_capture_data|cmos_frame_data[12]~11_combout\ & (!\u_cmos_capture_data|cmos_frame_data[14]~13_combout\ & 
-- \u_cmos_capture_data|cmos_frame_data[13]~12_combout\)) # (!\u_cmos_capture_data|cmos_frame_data[12]~11_combout\ & (\u_cmos_capture_data|cmos_frame_data[14]~13_combout\ & !\u_cmos_capture_data|cmos_frame_data[13]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[12]~11_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[15]~14_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[14]~13_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[13]~12_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][5]~1_combout\);

-- Location: LCCOMB_X22_Y17_N12
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][9]~combout\ = (\u_cmos_capture_data|cmos_data_t\(11) & (\u_cmos_capture_data|frame_val_flag~q\ & ((!\u_cmos_capture_data|cmos_data_t\(13)) # (!\u_cmos_capture_data|cmos_data_t\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(11),
	datab => \u_cmos_capture_data|cmos_data_t\(12),
	datac => \u_cmos_capture_data|cmos_data_t\(13),
	datad => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][9]~combout\);

-- Location: LCCOMB_X22_Y17_N14
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][8]~combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & (\u_cmos_capture_data|cmos_data_t\(13) $ (((\u_cmos_capture_data|cmos_data_t\(11) & \u_cmos_capture_data|cmos_data_t\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(11),
	datab => \u_cmos_capture_data|cmos_data_t\(12),
	datac => \u_cmos_capture_data|cmos_data_t\(13),
	datad => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][8]~combout\);

-- Location: LCCOMB_X25_Y17_N28
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][4]~combout\ = (\u_cmos_capture_data|cmos_frame_data[12]~11_combout\ & ((\u_cmos_capture_data|cmos_frame_data[13]~12_combout\ & (!\u_cmos_capture_data|cmos_frame_data[15]~14_combout\ & 
-- \u_cmos_capture_data|cmos_frame_data[14]~13_combout\)) # (!\u_cmos_capture_data|cmos_frame_data[13]~12_combout\ & (\u_cmos_capture_data|cmos_frame_data[15]~14_combout\ & !\u_cmos_capture_data|cmos_frame_data[14]~13_combout\)))) # 
-- (!\u_cmos_capture_data|cmos_frame_data[12]~11_combout\ & (\u_cmos_capture_data|cmos_frame_data[14]~13_combout\ $ (((\u_cmos_capture_data|cmos_frame_data[13]~12_combout\ & !\u_cmos_capture_data|cmos_frame_data[15]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[12]~11_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[13]~12_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[15]~14_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[14]~13_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][4]~combout\);

-- Location: LCCOMB_X22_Y17_N4
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][7]~2_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & ((\u_cmos_capture_data|cmos_data_t\(11) & ((\u_cmos_capture_data|cmos_data_t\(13)) # (!\u_cmos_capture_data|cmos_data_t\(12)))) # 
-- (!\u_cmos_capture_data|cmos_data_t\(11) & (\u_cmos_capture_data|cmos_data_t\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(11),
	datab => \u_cmos_capture_data|cmos_data_t\(12),
	datac => \u_cmos_capture_data|cmos_data_t\(13),
	datad => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][7]~2_combout\);

-- Location: LCCOMB_X21_Y17_N2
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][3]~combout\ = \u_cmos_capture_data|cmos_frame_data[15]~14_combout\ $ (\u_cmos_capture_data|cmos_frame_data[13]~12_combout\ $ (((\u_cmos_capture_data|cmos_frame_data[12]~11_combout\ & 
-- !\u_cmos_capture_data|cmos_frame_data[14]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[12]~11_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[15]~14_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[14]~13_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[13]~12_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][3]~combout\);

-- Location: LCCOMB_X22_Y17_N26
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][8]~4_combout\ = ((\u_cmos_capture_data|cmos_data_t\(11) & (\u_cmos_capture_data|cmos_data_t\(12) $ (!\u_cmos_capture_data|cmos_data_t\(13)))) # (!\u_cmos_capture_data|cmos_data_t\(11) & 
-- ((!\u_cmos_capture_data|cmos_data_t\(13)) # (!\u_cmos_capture_data|cmos_data_t\(12))))) # (!\u_cmos_capture_data|frame_val_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(11),
	datab => \u_cmos_capture_data|cmos_data_t\(12),
	datac => \u_cmos_capture_data|cmos_data_t\(13),
	datad => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][8]~4_combout\);

-- Location: LCCOMB_X19_Y15_N6
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][2]~3_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & (\u_cmos_capture_data|cmos_data_t\(12) $ (\u_cmos_capture_data|cmos_data_t\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|frame_val_flag~q\,
	datac => \u_cmos_capture_data|cmos_data_t\(12),
	datad => \u_cmos_capture_data|cmos_data_t\(14),
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][2]~3_combout\);

-- Location: LCCOMB_X21_Y17_N12
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][5]~5_combout\ = (!\u_cmos_capture_data|cmos_data_t\(12) & (\u_cmos_capture_data|frame_val_flag~q\ & ((\u_cmos_capture_data|cmos_data_t\(11)) # (\u_cmos_capture_data|cmos_data_t\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(12),
	datab => \u_cmos_capture_data|frame_val_flag~q\,
	datac => \u_cmos_capture_data|cmos_data_t\(11),
	datad => \u_cmos_capture_data|cmos_data_t\(13),
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][5]~5_combout\);

-- Location: LCCOMB_X22_Y17_N24
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][4]~6_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & ((\u_cmos_capture_data|cmos_data_t\(11) & (!\u_cmos_capture_data|cmos_data_t\(12) & !\u_cmos_capture_data|cmos_data_t\(13))) # 
-- (!\u_cmos_capture_data|cmos_data_t\(11) & (\u_cmos_capture_data|cmos_data_t\(12) $ (\u_cmos_capture_data|cmos_data_t\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(11),
	datab => \u_cmos_capture_data|cmos_data_t\(12),
	datac => \u_cmos_capture_data|cmos_data_t\(13),
	datad => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][4]~6_combout\);

-- Location: LCCOMB_X25_Y17_N2
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[4]~11_combout\ = (\u_cmos_capture_data|cmos_frame_data[12]~11_combout\ & (\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][4]~6_combout\ $ (VCC))) # (!\u_cmos_capture_data|cmos_frame_data[12]~11_combout\ & 
-- (\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][4]~6_combout\ & VCC))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[4]~12\ = CARRY((\u_cmos_capture_data|cmos_frame_data[12]~11_combout\ & \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[12]~11_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][4]~6_combout\,
	datad => VCC,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[4]~11_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[4]~12\);

-- Location: LCCOMB_X25_Y17_N4
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[5]~13_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][5]~5_combout\ & ((\u_cmos_capture_data|cmos_frame_data[13]~12_combout\ & (\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[4]~12\ & VCC)) # 
-- (!\u_cmos_capture_data|cmos_frame_data[13]~12_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[4]~12\)))) # (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][5]~5_combout\ & ((\u_cmos_capture_data|cmos_frame_data[13]~12_combout\ & 
-- (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[4]~12\)) # (!\u_cmos_capture_data|cmos_frame_data[13]~12_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[4]~12\) # (GND)))))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[5]~14\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][5]~5_combout\ & (!\u_cmos_capture_data|cmos_frame_data[13]~12_combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[4]~12\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][5]~5_combout\ & ((!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[4]~12\) # (!\u_cmos_capture_data|cmos_frame_data[13]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][5]~5_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[13]~12_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[4]~12\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[5]~13_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[5]~14\);

-- Location: LCCOMB_X25_Y17_N6
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[6]~15_combout\ = ((\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][8]~4_combout\ $ (\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][2]~3_combout\ $ 
-- (\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[5]~14\)))) # (GND)
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[6]~16\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][8]~4_combout\ & (\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][2]~3_combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[5]~14\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][8]~4_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][2]~3_combout\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[5]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][8]~4_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][2]~3_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[5]~14\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[6]~15_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[6]~16\);

-- Location: LCCOMB_X25_Y17_N8
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[7]~17_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][7]~2_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][3]~combout\ & (\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[6]~16\ & 
-- VCC)) # (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][3]~combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[6]~16\)))) # (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][7]~2_combout\ & 
-- ((\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][3]~combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[6]~16\)) # (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][3]~combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[6]~16\) # 
-- (GND)))))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[7]~18\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][7]~2_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][3]~combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[6]~16\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][7]~2_combout\ & ((!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[6]~16\) # (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][3]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][7]~2_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][3]~combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[6]~16\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[7]~17_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[7]~18\);

-- Location: LCCOMB_X25_Y17_N10
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[8]~19_combout\ = ((\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][8]~combout\ $ (\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][4]~combout\ $ (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[7]~18\)))) 
-- # (GND)
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[8]~20\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][8]~combout\ & ((\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][4]~combout\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[7]~18\))) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][8]~combout\ & (\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][4]~combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[7]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][8]~combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][4]~combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[7]~18\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[8]~19_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[8]~20\);

-- Location: LCCOMB_X25_Y17_N12
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[9]~21_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][5]~1_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][9]~combout\ & (\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[8]~20\ & 
-- VCC)) # (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][9]~combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[8]~20\)))) # (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][5]~1_combout\ & 
-- ((\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][9]~combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[8]~20\)) # (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][9]~combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[8]~20\) # 
-- (GND)))))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[9]~22\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][5]~1_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][9]~combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[8]~20\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][5]~1_combout\ & ((!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[8]~20\) # (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][5]~1_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][9]~combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[8]~20\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[9]~21_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[9]~22\);

-- Location: LCCOMB_X25_Y17_N14
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[10]~23_combout\ = ((\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][6]~combout\ $ (\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~0_combout\ $ (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[9]~22\)))) # (GND)
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[10]~24\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][6]~combout\ & ((\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~0_combout\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[9]~22\))) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][6]~combout\ & (\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~0_combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[9]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][6]~combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~0_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[9]~22\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[10]~23_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[10]~24\);

-- Location: LCCOMB_X25_Y17_N16
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[11]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[11]~25_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][7]~0_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[10]~24\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][7]~0_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[10]~24\) # (GND)))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[11]~26\ = CARRY((!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[10]~24\) # (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][7]~0_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[10]~24\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[11]~25_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[11]~26\);

-- Location: FF_X25_Y17_N17
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[11]~25_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(11));

-- Location: LCCOMB_X17_Y15_N24
\u_cmos_capture_data|cam_data_d0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cam_data_d0~0_combout\ = (\cam_href~input_o\ & \cam_data[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cam_href~input_o\,
	datad => \cam_data[0]~input_o\,
	combout => \u_cmos_capture_data|cam_data_d0~0_combout\);

-- Location: FF_X17_Y15_N25
\u_cmos_capture_data|cam_data_d0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cam_data_d0~0_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cam_data_d0\(0));

-- Location: FF_X17_Y15_N27
\u_cmos_capture_data|cmos_data_t[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_cmos_capture_data|cam_data_d0\(0),
	clrn => \ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \u_cmos_capture_data|cmos_data_t[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_data_t\(8));

-- Location: LCCOMB_X17_Y19_N30
\u_cmos_capture_data|cmos_frame_data[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_frame_data[8]~7_combout\ = (\u_cmos_capture_data|cmos_data_t\(8) & \u_cmos_capture_data|frame_val_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_cmos_capture_data|cmos_data_t\(8),
	datad => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_cmos_capture_data|cmos_frame_data[8]~7_combout\);

-- Location: FF_X21_Y15_N13
\u_cmos_capture_data|cmos_data_t[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \cam_data[7]~input_o\,
	clrn => \ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \u_cmos_capture_data|cmos_data_t[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_data_t\(7));

-- Location: LCCOMB_X17_Y19_N20
\u_cmos_capture_data|cmos_frame_data[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_frame_data[7]~6_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & \u_cmos_capture_data|cmos_data_t\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|frame_val_flag~q\,
	datad => \u_cmos_capture_data|cmos_data_t\(7),
	combout => \u_cmos_capture_data|cmos_frame_data[7]~6_combout\);

-- Location: IOIBUF_X3_Y24_N8
\cam_data[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cam_data(1),
	o => \cam_data[1]~input_o\);

-- Location: LCCOMB_X17_Y15_N20
\u_cmos_capture_data|cam_data_d0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cam_data_d0~1_combout\ = (\cam_href~input_o\ & \cam_data[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cam_href~input_o\,
	datac => \cam_data[1]~input_o\,
	combout => \u_cmos_capture_data|cam_data_d0~1_combout\);

-- Location: FF_X17_Y15_N21
\u_cmos_capture_data|cam_data_d0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cam_data_d0~1_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cam_data_d0\(1));

-- Location: LCCOMB_X17_Y15_N8
\u_cmos_capture_data|cmos_data_t[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_data_t[9]~feeder_combout\ = \u_cmos_capture_data|cam_data_d0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_cmos_capture_data|cam_data_d0\(1),
	combout => \u_cmos_capture_data|cmos_data_t[9]~feeder_combout\);

-- Location: FF_X17_Y15_N9
\u_cmos_capture_data|cmos_data_t[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cmos_data_t[9]~feeder_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	ena => \u_cmos_capture_data|cmos_data_t[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_data_t\(9));

-- Location: LCCOMB_X17_Y19_N8
\u_cmos_capture_data|cmos_frame_data[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_frame_data[9]~8_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & \u_cmos_capture_data|cmos_data_t\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|frame_val_flag~q\,
	datad => \u_cmos_capture_data|cmos_data_t\(9),
	combout => \u_cmos_capture_data|cmos_frame_data[9]~8_combout\);

-- Location: IOIBUF_X9_Y24_N8
\cam_data[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cam_data(2),
	o => \cam_data[2]~input_o\);

-- Location: LCCOMB_X17_Y16_N26
\u_cmos_capture_data|cam_data_d0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cam_data_d0~2_combout\ = (\cam_data[2]~input_o\ & \cam_href~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cam_data[2]~input_o\,
	datad => \cam_href~input_o\,
	combout => \u_cmos_capture_data|cam_data_d0~2_combout\);

-- Location: FF_X18_Y16_N9
\u_cmos_capture_data|cam_data_d0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_cmos_capture_data|cam_data_d0~2_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cam_data_d0\(2));

-- Location: FF_X19_Y15_N15
\u_cmos_capture_data|cmos_data_t[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_cmos_capture_data|cam_data_d0\(2),
	clrn => \ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \u_cmos_capture_data|cmos_data_t[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_data_t\(10));

-- Location: LCCOMB_X19_Y15_N14
\u_cmos_capture_data|cmos_frame_data[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_frame_data[10]~9_combout\ = (\u_cmos_capture_data|cmos_data_t\(10) & \u_cmos_capture_data|frame_val_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_cmos_capture_data|cmos_data_t\(10),
	datad => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_cmos_capture_data|cmos_frame_data[10]~9_combout\);

-- Location: LCCOMB_X17_Y19_N14
\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][7]~30_combout\ = \u_cmos_capture_data|cmos_frame_data[7]~6_combout\ $ (((\u_cmos_capture_data|cmos_frame_data[9]~8_combout\ & (\u_cmos_capture_data|cmos_frame_data[8]~7_combout\ & 
-- !\u_cmos_capture_data|cmos_frame_data[10]~9_combout\)) # (!\u_cmos_capture_data|cmos_frame_data[9]~8_combout\ & ((\u_cmos_capture_data|cmos_frame_data[10]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[8]~7_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[7]~6_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[9]~8_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[10]~9_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][7]~30_combout\);

-- Location: LCCOMB_X21_Y15_N20
\u_cmos_capture_data|cmos_data_t[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_data_t[5]~feeder_combout\ = \cam_data[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cam_data[5]~input_o\,
	combout => \u_cmos_capture_data|cmos_data_t[5]~feeder_combout\);

-- Location: FF_X21_Y15_N21
\u_cmos_capture_data|cmos_data_t[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cmos_data_t[5]~feeder_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	ena => \u_cmos_capture_data|cmos_data_t[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_data_t\(5));

-- Location: FF_X21_Y15_N15
\u_cmos_capture_data|cmos_data_t[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \cam_data[6]~input_o\,
	clrn => \ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \u_cmos_capture_data|cmos_data_t[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_data_t\(6));

-- Location: LCCOMB_X19_Y17_N0
\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~0_combout\ = ((!\u_cmos_capture_data|cmos_data_t\(6)) # (!\u_cmos_capture_data|cmos_data_t\(5))) # (!\u_cmos_capture_data|frame_val_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_cmos_capture_data|frame_val_flag~q\,
	datac => \u_cmos_capture_data|cmos_data_t\(5),
	datad => \u_cmos_capture_data|cmos_data_t\(6),
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~0_combout\);

-- Location: LCCOMB_X17_Y19_N24
\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][6]~31_combout\ = (\u_cmos_capture_data|cmos_frame_data[8]~7_combout\ & ((\u_cmos_capture_data|cmos_frame_data[7]~6_combout\ & ((\u_cmos_capture_data|cmos_frame_data[10]~9_combout\) # 
-- (!\u_cmos_capture_data|cmos_frame_data[9]~8_combout\))) # (!\u_cmos_capture_data|cmos_frame_data[7]~6_combout\ & (!\u_cmos_capture_data|cmos_frame_data[9]~8_combout\ & \u_cmos_capture_data|cmos_frame_data[10]~9_combout\)))) # 
-- (!\u_cmos_capture_data|cmos_frame_data[8]~7_combout\ & ((\u_cmos_capture_data|cmos_frame_data[9]~8_combout\ & ((!\u_cmos_capture_data|cmos_frame_data[10]~9_combout\))) # (!\u_cmos_capture_data|cmos_frame_data[9]~8_combout\ & 
-- (\u_cmos_capture_data|cmos_frame_data[7]~6_combout\ & \u_cmos_capture_data|cmos_frame_data[10]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[8]~7_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[7]~6_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[9]~8_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[10]~9_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][6]~31_combout\);

-- Location: LCCOMB_X21_Y17_N22
\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\ = ((\u_cmos_capture_data|cmos_data_t\(5)) # (!\u_cmos_capture_data|frame_val_flag~q\)) # (!\u_cmos_capture_data|cmos_data_t\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(6),
	datab => \u_cmos_capture_data|cmos_data_t\(5),
	datac => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\);

-- Location: LCCOMB_X19_Y17_N18
\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~2_combout\ = ((\u_cmos_capture_data|cmos_data_t\(6)) # (!\u_cmos_capture_data|cmos_data_t\(5))) # (!\u_cmos_capture_data|frame_val_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_cmos_capture_data|frame_val_flag~q\,
	datac => \u_cmos_capture_data|cmos_data_t\(5),
	datad => \u_cmos_capture_data|cmos_data_t\(6),
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~2_combout\);

-- Location: LCCOMB_X17_Y19_N26
\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][5]~32_combout\ = (\u_cmos_capture_data|cmos_frame_data[8]~7_combout\ & ((\u_cmos_capture_data|cmos_frame_data[7]~6_combout\ & (!\u_cmos_capture_data|cmos_frame_data[9]~8_combout\ & 
-- \u_cmos_capture_data|cmos_frame_data[10]~9_combout\)) # (!\u_cmos_capture_data|cmos_frame_data[7]~6_combout\ & (\u_cmos_capture_data|cmos_frame_data[9]~8_combout\ $ (!\u_cmos_capture_data|cmos_frame_data[10]~9_combout\))))) # 
-- (!\u_cmos_capture_data|cmos_frame_data[8]~7_combout\ & ((\u_cmos_capture_data|cmos_frame_data[7]~6_combout\ & (\u_cmos_capture_data|cmos_frame_data[9]~8_combout\ & !\u_cmos_capture_data|cmos_frame_data[10]~9_combout\)) # 
-- (!\u_cmos_capture_data|cmos_frame_data[7]~6_combout\ & (!\u_cmos_capture_data|cmos_frame_data[9]~8_combout\ & \u_cmos_capture_data|cmos_frame_data[10]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[8]~7_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[7]~6_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[9]~8_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[10]~9_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][5]~32_combout\);

-- Location: LCCOMB_X17_Y19_N28
\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][4]~33_combout\ = \u_cmos_capture_data|cmos_frame_data[10]~9_combout\ $ (((\u_cmos_capture_data|cmos_frame_data[8]~7_combout\ & (\u_cmos_capture_data|cmos_frame_data[7]~6_combout\ & 
-- \u_cmos_capture_data|cmos_frame_data[9]~8_combout\)) # (!\u_cmos_capture_data|cmos_frame_data[8]~7_combout\ & (\u_cmos_capture_data|cmos_frame_data[7]~6_combout\ $ (\u_cmos_capture_data|cmos_frame_data[9]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[8]~7_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[7]~6_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[9]~8_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[10]~9_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][4]~33_combout\);

-- Location: LCCOMB_X17_Y19_N2
\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][3]~38_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & (\u_cmos_capture_data|cmos_data_t\(9) $ (((!\u_cmos_capture_data|cmos_data_t\(7) & \u_cmos_capture_data|cmos_data_t\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|frame_val_flag~q\,
	datab => \u_cmos_capture_data|cmos_data_t\(7),
	datac => \u_cmos_capture_data|cmos_data_t\(8),
	datad => \u_cmos_capture_data|cmos_data_t\(9),
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][3]~38_combout\);

-- Location: LCCOMB_X19_Y17_N24
\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & ((\u_cmos_capture_data|cmos_data_t\(5)) # (\u_cmos_capture_data|cmos_data_t\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_cmos_capture_data|frame_val_flag~q\,
	datac => \u_cmos_capture_data|cmos_data_t\(5),
	datad => \u_cmos_capture_data|cmos_data_t\(6),
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X17_Y19_N10
\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][2]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][2]~34_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & (\u_cmos_capture_data|cmos_data_t\(7) $ (\u_cmos_capture_data|cmos_data_t\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_cmos_capture_data|cmos_data_t\(7),
	datac => \u_cmos_capture_data|cmos_data_t\(8),
	datad => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][2]~34_combout\);

-- Location: LCCOMB_X18_Y20_N2
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[5]~11_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~2_combout\ & (\u_cmos_capture_data|cmos_frame_data[7]~6_combout\ & VCC)) # (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~2_combout\ & 
-- (\u_cmos_capture_data|cmos_frame_data[7]~6_combout\ $ (VCC)))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[5]~12\ = CARRY((!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~2_combout\ & \u_cmos_capture_data|cmos_frame_data[7]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~2_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[7]~6_combout\,
	datad => VCC,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[5]~11_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[5]~12\);

-- Location: LCCOMB_X18_Y20_N4
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[6]~13_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][2]~34_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~combout\ & (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[5]~12\ & 
-- VCC)) # (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[5]~12\)))) # (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][2]~34_combout\ & 
-- ((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[5]~12\)) # (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[5]~12\) # 
-- (GND)))))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[6]~14\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][2]~34_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[5]~12\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][2]~34_combout\ & ((!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[5]~12\) # (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][2]~34_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[5]~12\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[6]~13_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[6]~14\);

-- Location: LCCOMB_X18_Y20_N6
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[7]~15_combout\ = ((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][3]~38_combout\ $ (\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~combout\ $ 
-- (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[6]~14\)))) # (GND)
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[7]~16\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][3]~38_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~combout\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[6]~14\))) 
-- # (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][3]~38_combout\ & (\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[6]~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][3]~38_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[6]~14\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[7]~15_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[7]~16\);

-- Location: LCCOMB_X18_Y20_N8
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[8]~17_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][4]~33_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[7]~16\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\ & (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[7]~16\ & VCC)))) # (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][4]~33_combout\ & 
-- ((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[7]~16\) # (GND))) # (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[7]~16\))))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[8]~18\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][4]~33_combout\ & (\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[7]~16\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][4]~33_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[7]~16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][4]~33_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[7]~16\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[8]~17_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[8]~18\);

-- Location: LCCOMB_X18_Y20_N10
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[9]~19_combout\ = ((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~2_combout\ $ (\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][5]~32_combout\ $ (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[8]~18\)))) # (GND)
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[9]~20\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~2_combout\ & (\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][5]~32_combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[8]~18\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~2_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][5]~32_combout\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[8]~18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~2_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][5]~32_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[8]~18\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[9]~19_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[9]~20\);

-- Location: LCCOMB_X18_Y20_N12
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[10]~21_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][6]~31_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[9]~20\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\ & (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[9]~20\ & VCC)))) # (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][6]~31_combout\ & 
-- ((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[9]~20\) # (GND))) # (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[9]~20\))))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[10]~22\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][6]~31_combout\ & (\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[9]~20\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][6]~31_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[9]~20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][6]~31_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[9]~20\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[10]~21_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[10]~22\);

-- Location: LCCOMB_X18_Y20_N14
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[11]~23_combout\ = ((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][7]~30_combout\ $ (\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~0_combout\ $ (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[10]~22\)))) # 
-- (GND)
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[11]~24\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][7]~30_combout\ & ((!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[10]~22\) # (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~0_combout\))) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][7]~30_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~0_combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[10]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][7]~30_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~0_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[10]~22\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[11]~23_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[11]~24\);

-- Location: FF_X18_Y20_N15
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[11]~23_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(11));

-- Location: FF_X25_Y17_N15
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[10]~23_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(10));

-- Location: FF_X18_Y20_N13
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[10]~21_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(10));

-- Location: FF_X25_Y17_N13
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[9]~21_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(9));

-- Location: FF_X18_Y20_N11
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[9]~19_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(9));

-- Location: FF_X18_Y20_N9
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[8]~17_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(8));

-- Location: FF_X25_Y17_N11
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[8]~19_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(8));

-- Location: FF_X25_Y17_N9
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[7]~17_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(7));

-- Location: FF_X18_Y20_N7
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[7]~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(7));

-- Location: FF_X25_Y17_N7
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[6]~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(6));

-- Location: FF_X18_Y20_N5
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[6]~13_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(6));

-- Location: FF_X25_Y17_N5
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[5]~13_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(5));

-- Location: FF_X21_Y21_N17
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[5]~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(5));

-- Location: LCCOMB_X24_Y21_N24
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[4]~33_combout\ = !\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~1_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[4]~33_combout\);

-- Location: FF_X24_Y21_N25
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[4]~33_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(4));

-- Location: FF_X25_Y17_N3
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[4]~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(4));

-- Location: LCCOMB_X21_Y16_N16
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][3]~combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & (\u_cmos_capture_data|cmos_data_t\(12) $ (((\u_cmos_capture_data|cmos_data_t\(11) & \u_cmos_capture_data|cmos_data_t\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|frame_val_flag~q\,
	datab => \u_cmos_capture_data|cmos_data_t\(12),
	datac => \u_cmos_capture_data|cmos_data_t\(11),
	datad => \u_cmos_capture_data|cmos_data_t\(13),
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][3]~combout\);

-- Location: FF_X21_Y16_N17
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][3]~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(3));

-- Location: FF_X22_Y21_N13
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(3));

-- Location: LCCOMB_X21_Y16_N22
\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~35_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & (\u_cmos_capture_data|cmos_data_t\(6) $ (\u_cmos_capture_data|cmos_data_t\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(6),
	datac => \u_cmos_capture_data|cmos_data_t\(5),
	datad => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~35_combout\);

-- Location: FF_X21_Y16_N23
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[0][7]~35_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(2));

-- Location: LCCOMB_X22_Y17_N22
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][2]~7_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & (\u_cmos_capture_data|cmos_data_t\(11) $ (\u_cmos_capture_data|cmos_data_t\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(11),
	datab => \u_cmos_capture_data|cmos_data_t\(13),
	datad => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][2]~7_combout\);

-- Location: FF_X22_Y22_N15
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[0][2]~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(2));

-- Location: LCCOMB_X22_Y17_N0
\u_cmos_capture_data|cmos_frame_data[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_frame_data[5]~5_combout\ = (\u_cmos_capture_data|cmos_data_t\(5) & \u_cmos_capture_data|frame_val_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_cmos_capture_data|cmos_data_t\(5),
	datad => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_cmos_capture_data|cmos_frame_data[5]~5_combout\);

-- Location: FF_X22_Y18_N5
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_cmos_capture_data|cmos_frame_data[5]~5_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(1));

-- Location: FF_X21_Y18_N9
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_cmos_capture_data|cmos_frame_data[12]~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(1));

-- Location: LCCOMB_X18_Y17_N2
\u_Image_Processor|u_rgb2ycbcr|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Add0~0_combout\ = (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(1) & (\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(1) $ (VCC))) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(1) & (\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(1) & VCC))
-- \u_Image_Processor|u_rgb2ycbcr|Add0~1\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(1) & \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(1),
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(1),
	datad => VCC,
	combout => \u_Image_Processor|u_rgb2ycbcr|Add0~0_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|Add0~1\);

-- Location: LCCOMB_X18_Y17_N4
\u_Image_Processor|u_rgb2ycbcr|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Add0~2_combout\ = (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(2) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(2) & (\u_Image_Processor|u_rgb2ycbcr|Add0~1\ & VCC)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(2) & 
-- (!\u_Image_Processor|u_rgb2ycbcr|Add0~1\)))) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(2) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(2) & (!\u_Image_Processor|u_rgb2ycbcr|Add0~1\)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(2) & 
-- ((\u_Image_Processor|u_rgb2ycbcr|Add0~1\) # (GND)))))
-- \u_Image_Processor|u_rgb2ycbcr|Add0~3\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(2) & (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(2) & !\u_Image_Processor|u_rgb2ycbcr|Add0~1\)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(2) & 
-- ((!\u_Image_Processor|u_rgb2ycbcr|Add0~1\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(2),
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|Add0~1\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Add0~2_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|Add0~3\);

-- Location: LCCOMB_X18_Y17_N6
\u_Image_Processor|u_rgb2ycbcr|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Add0~4_combout\ = ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(3) $ (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(3) $ (!\u_Image_Processor|u_rgb2ycbcr|Add0~3\)))) # (GND)
-- \u_Image_Processor|u_rgb2ycbcr|Add0~5\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(3) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(3)) # (!\u_Image_Processor|u_rgb2ycbcr|Add0~3\))) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(3) & 
-- (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(3) & !\u_Image_Processor|u_rgb2ycbcr|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(3),
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|Add0~3\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Add0~4_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|Add0~5\);

-- Location: LCCOMB_X18_Y17_N8
\u_Image_Processor|u_rgb2ycbcr|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Add0~6_combout\ = (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(4) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(4) & (\u_Image_Processor|u_rgb2ycbcr|Add0~5\ & VCC)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(4) & 
-- (!\u_Image_Processor|u_rgb2ycbcr|Add0~5\)))) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(4) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(4) & (!\u_Image_Processor|u_rgb2ycbcr|Add0~5\)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(4) & 
-- ((\u_Image_Processor|u_rgb2ycbcr|Add0~5\) # (GND)))))
-- \u_Image_Processor|u_rgb2ycbcr|Add0~7\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(4) & (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(4) & !\u_Image_Processor|u_rgb2ycbcr|Add0~5\)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(4) & 
-- ((!\u_Image_Processor|u_rgb2ycbcr|Add0~5\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(4),
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|Add0~5\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Add0~6_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|Add0~7\);

-- Location: LCCOMB_X18_Y17_N10
\u_Image_Processor|u_rgb2ycbcr|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Add0~8_combout\ = ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(5) $ (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(5) $ (!\u_Image_Processor|u_rgb2ycbcr|Add0~7\)))) # (GND)
-- \u_Image_Processor|u_rgb2ycbcr|Add0~9\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(5) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(5)) # (!\u_Image_Processor|u_rgb2ycbcr|Add0~7\))) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(5) & 
-- (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(5) & !\u_Image_Processor|u_rgb2ycbcr|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(5),
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|Add0~7\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Add0~8_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|Add0~9\);

-- Location: LCCOMB_X18_Y17_N12
\u_Image_Processor|u_rgb2ycbcr|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Add0~10_combout\ = (\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(6) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(6) & (\u_Image_Processor|u_rgb2ycbcr|Add0~9\ & VCC)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(6) & 
-- (!\u_Image_Processor|u_rgb2ycbcr|Add0~9\)))) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(6) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(6) & (!\u_Image_Processor|u_rgb2ycbcr|Add0~9\)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(6) & 
-- ((\u_Image_Processor|u_rgb2ycbcr|Add0~9\) # (GND)))))
-- \u_Image_Processor|u_rgb2ycbcr|Add0~11\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(6) & (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(6) & !\u_Image_Processor|u_rgb2ycbcr|Add0~9\)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(6) & 
-- ((!\u_Image_Processor|u_rgb2ycbcr|Add0~9\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(6),
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|Add0~9\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Add0~10_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|Add0~11\);

-- Location: LCCOMB_X18_Y17_N14
\u_Image_Processor|u_rgb2ycbcr|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Add0~12_combout\ = ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(7) $ (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(7) $ (!\u_Image_Processor|u_rgb2ycbcr|Add0~11\)))) # (GND)
-- \u_Image_Processor|u_rgb2ycbcr|Add0~13\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(7) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(7)) # (!\u_Image_Processor|u_rgb2ycbcr|Add0~11\))) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(7) & 
-- (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(7) & !\u_Image_Processor|u_rgb2ycbcr|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(7),
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|Add0~11\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Add0~12_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|Add0~13\);

-- Location: LCCOMB_X18_Y17_N16
\u_Image_Processor|u_rgb2ycbcr|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Add0~14_combout\ = (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(8) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(8) & (\u_Image_Processor|u_rgb2ycbcr|Add0~13\ & VCC)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(8) & 
-- (!\u_Image_Processor|u_rgb2ycbcr|Add0~13\)))) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(8) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(8) & (!\u_Image_Processor|u_rgb2ycbcr|Add0~13\)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(8) & 
-- ((\u_Image_Processor|u_rgb2ycbcr|Add0~13\) # (GND)))))
-- \u_Image_Processor|u_rgb2ycbcr|Add0~15\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(8) & (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(8) & !\u_Image_Processor|u_rgb2ycbcr|Add0~13\)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(8) & 
-- ((!\u_Image_Processor|u_rgb2ycbcr|Add0~13\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(8),
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(8),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|Add0~13\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Add0~14_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|Add0~15\);

-- Location: LCCOMB_X18_Y17_N18
\u_Image_Processor|u_rgb2ycbcr|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Add0~16_combout\ = ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(9) $ (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(9) $ (!\u_Image_Processor|u_rgb2ycbcr|Add0~15\)))) # (GND)
-- \u_Image_Processor|u_rgb2ycbcr|Add0~17\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(9) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(9)) # (!\u_Image_Processor|u_rgb2ycbcr|Add0~15\))) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(9) & 
-- (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(9) & !\u_Image_Processor|u_rgb2ycbcr|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(9),
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(9),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|Add0~15\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Add0~16_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|Add0~17\);

-- Location: LCCOMB_X18_Y17_N20
\u_Image_Processor|u_rgb2ycbcr|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Add0~18_combout\ = (\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(10) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(10) & (\u_Image_Processor|u_rgb2ycbcr|Add0~17\ & VCC)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(10) & 
-- (!\u_Image_Processor|u_rgb2ycbcr|Add0~17\)))) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(10) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(10) & (!\u_Image_Processor|u_rgb2ycbcr|Add0~17\)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(10) & 
-- ((\u_Image_Processor|u_rgb2ycbcr|Add0~17\) # (GND)))))
-- \u_Image_Processor|u_rgb2ycbcr|Add0~19\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(10) & (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(10) & !\u_Image_Processor|u_rgb2ycbcr|Add0~17\)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(10) & 
-- ((!\u_Image_Processor|u_rgb2ycbcr|Add0~17\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(10),
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(10),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|Add0~17\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Add0~18_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|Add0~19\);

-- Location: LCCOMB_X18_Y17_N22
\u_Image_Processor|u_rgb2ycbcr|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Add0~20_combout\ = ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(11) $ (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(11) $ (!\u_Image_Processor|u_rgb2ycbcr|Add0~19\)))) # (GND)
-- \u_Image_Processor|u_rgb2ycbcr|Add0~21\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(11) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(11)) # (!\u_Image_Processor|u_rgb2ycbcr|Add0~19\))) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(11) & 
-- (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(11) & !\u_Image_Processor|u_rgb2ycbcr|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(11),
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(11),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|Add0~19\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Add0~20_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|Add0~21\);

-- Location: FF_X17_Y16_N21
\u_cmos_capture_data|cmos_data_t[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \cam_data[2]~input_o\,
	clrn => \ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \u_cmos_capture_data|cmos_data_t[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_data_t\(2));

-- Location: LCCOMB_X19_Y16_N10
\u_cmos_capture_data|cmos_frame_data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_frame_data[2]~2_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & \u_cmos_capture_data|cmos_data_t\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_cmos_capture_data|frame_val_flag~q\,
	datad => \u_cmos_capture_data|cmos_data_t\(2),
	combout => \u_cmos_capture_data|cmos_frame_data[2]~2_combout\);

-- Location: FF_X17_Y15_N31
\u_cmos_capture_data|cmos_data_t[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \cam_data[4]~input_o\,
	clrn => \ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \u_cmos_capture_data|cmos_data_t[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_data_t\(4));

-- Location: LCCOMB_X17_Y15_N30
\u_cmos_capture_data|cmos_frame_data[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_frame_data[4]~4_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & \u_cmos_capture_data|cmos_data_t\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_cmos_capture_data|frame_val_flag~q\,
	datac => \u_cmos_capture_data|cmos_data_t\(4),
	combout => \u_cmos_capture_data|cmos_frame_data[4]~4_combout\);

-- Location: FF_X17_Y15_N1
\u_cmos_capture_data|cmos_data_t[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \cam_data[1]~input_o\,
	clrn => \ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \u_cmos_capture_data|cmos_data_t[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_data_t\(1));

-- Location: LCCOMB_X19_Y16_N28
\u_cmos_capture_data|cmos_frame_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_frame_data[1]~1_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & \u_cmos_capture_data|cmos_data_t\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_cmos_capture_data|frame_val_flag~q\,
	datad => \u_cmos_capture_data|cmos_data_t\(1),
	combout => \u_cmos_capture_data|cmos_frame_data[1]~1_combout\);

-- Location: FF_X18_Y16_N11
\u_cmos_capture_data|cmos_data_t[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \cam_data[3]~input_o\,
	clrn => \ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \u_cmos_capture_data|cmos_data_t[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_cmos_capture_data|cmos_data_t\(3));

-- Location: LCCOMB_X19_Y16_N4
\u_cmos_capture_data|cmos_frame_data[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_frame_data[3]~3_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & \u_cmos_capture_data|cmos_data_t\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_cmos_capture_data|frame_val_flag~q\,
	datad => \u_cmos_capture_data|cmos_data_t\(3),
	combout => \u_cmos_capture_data|cmos_frame_data[3]~3_combout\);

-- Location: LCCOMB_X22_Y16_N6
\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][7]~0_combout\ = (\u_cmos_capture_data|cmos_frame_data[2]~2_combout\ & (((\u_cmos_capture_data|cmos_frame_data[3]~3_combout\)))) # (!\u_cmos_capture_data|cmos_frame_data[2]~2_combout\ & 
-- ((\u_cmos_capture_data|cmos_frame_data[4]~4_combout\ & (!\u_cmos_capture_data|cmos_frame_data[1]~1_combout\ & !\u_cmos_capture_data|cmos_frame_data[3]~3_combout\)) # (!\u_cmos_capture_data|cmos_frame_data[4]~4_combout\ & 
-- (\u_cmos_capture_data|cmos_frame_data[1]~1_combout\ & \u_cmos_capture_data|cmos_frame_data[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[2]~2_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[4]~4_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[1]~1_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[3]~3_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][7]~0_combout\);

-- Location: LCCOMB_X19_Y16_N24
\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][6]~1_combout\ = (\u_cmos_capture_data|cmos_frame_data[2]~2_combout\ & (\u_cmos_capture_data|cmos_frame_data[1]~1_combout\ & (!\u_cmos_capture_data|cmos_frame_data[4]~4_combout\))) # 
-- (!\u_cmos_capture_data|cmos_frame_data[2]~2_combout\ & ((\u_cmos_capture_data|cmos_frame_data[1]~1_combout\ & (\u_cmos_capture_data|cmos_frame_data[4]~4_combout\ & \u_cmos_capture_data|cmos_frame_data[3]~3_combout\)) # 
-- (!\u_cmos_capture_data|cmos_frame_data[1]~1_combout\ & ((\u_cmos_capture_data|cmos_frame_data[4]~4_combout\) # (\u_cmos_capture_data|cmos_frame_data[3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[2]~2_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[1]~1_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[4]~4_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[3]~3_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][6]~1_combout\);

-- Location: LCCOMB_X22_Y16_N8
\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][5]~2_combout\ = (\u_cmos_capture_data|cmos_frame_data[4]~4_combout\ & ((\u_cmos_capture_data|cmos_frame_data[1]~1_combout\ & ((\u_cmos_capture_data|cmos_frame_data[2]~2_combout\) # 
-- (\u_cmos_capture_data|cmos_frame_data[3]~3_combout\))) # (!\u_cmos_capture_data|cmos_frame_data[1]~1_combout\ & ((!\u_cmos_capture_data|cmos_frame_data[3]~3_combout\))))) # (!\u_cmos_capture_data|cmos_frame_data[4]~4_combout\ & 
-- (!\u_cmos_capture_data|cmos_frame_data[1]~1_combout\ & ((\u_cmos_capture_data|cmos_frame_data[2]~2_combout\) # (\u_cmos_capture_data|cmos_frame_data[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[2]~2_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[4]~4_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[1]~1_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[3]~3_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][5]~2_combout\);

-- Location: LCCOMB_X25_Y16_N10
\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][4]~3_combout\ = (\u_cmos_capture_data|cmos_frame_data[4]~4_combout\ & ((\u_cmos_capture_data|cmos_frame_data[3]~3_combout\) # ((\u_cmos_capture_data|cmos_frame_data[1]~1_combout\ & 
-- \u_cmos_capture_data|cmos_frame_data[2]~2_combout\)))) # (!\u_cmos_capture_data|cmos_frame_data[4]~4_combout\ & ((\u_cmos_capture_data|cmos_frame_data[2]~2_combout\ & ((!\u_cmos_capture_data|cmos_frame_data[3]~3_combout\))) # 
-- (!\u_cmos_capture_data|cmos_frame_data[2]~2_combout\ & ((\u_cmos_capture_data|cmos_frame_data[1]~1_combout\) # (\u_cmos_capture_data|cmos_frame_data[3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[1]~1_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[4]~4_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[2]~2_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[3]~3_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][4]~3_combout\);

-- Location: LCCOMB_X22_Y16_N10
\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|_~0_combout\ = (\u_cmos_capture_data|cmos_data_t\(2) & (\u_cmos_capture_data|cmos_data_t\(1) & \u_cmos_capture_data|frame_val_flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_cmos_capture_data|cmos_data_t\(2),
	datac => \u_cmos_capture_data|cmos_data_t\(1),
	datad => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|_~0_combout\);

-- Location: LCCOMB_X19_Y16_N6
\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][3]~4_combout\ = \u_cmos_capture_data|cmos_frame_data[2]~2_combout\ $ (\u_cmos_capture_data|cmos_frame_data[4]~4_combout\ $ (((\u_cmos_capture_data|cmos_frame_data[1]~1_combout\ & 
-- !\u_cmos_capture_data|cmos_frame_data[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[2]~2_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[1]~1_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[4]~4_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[3]~3_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][3]~4_combout\);

-- Location: LCCOMB_X19_Y16_N20
\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][2]~5_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & (\u_cmos_capture_data|cmos_data_t\(3) $ (\u_cmos_capture_data|cmos_data_t\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(3),
	datab => \u_cmos_capture_data|cmos_data_t\(1),
	datac => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][2]~5_combout\);

-- Location: LCCOMB_X22_Y16_N2
\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][6]~6_combout\ = (!\u_cmos_capture_data|cmos_data_t\(1) & (\u_cmos_capture_data|cmos_data_t\(2) & \u_cmos_capture_data|frame_val_flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(1),
	datab => \u_cmos_capture_data|cmos_data_t\(2),
	datad => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][6]~6_combout\);

-- Location: LCCOMB_X19_Y16_N22
\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][5]~7_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & ((\u_cmos_capture_data|cmos_data_t\(2)) # (\u_cmos_capture_data|cmos_data_t\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(2),
	datac => \u_cmos_capture_data|frame_val_flag~q\,
	datad => \u_cmos_capture_data|cmos_data_t\(1),
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][5]~7_combout\);

-- Location: LCCOMB_X22_Y16_N0
\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][4]~8_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & ((\u_cmos_capture_data|cmos_data_t\(1) & ((\u_cmos_capture_data|cmos_data_t\(0)) # (!\u_cmos_capture_data|cmos_data_t\(2)))) # 
-- (!\u_cmos_capture_data|cmos_data_t\(1) & (\u_cmos_capture_data|cmos_data_t\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(1),
	datab => \u_cmos_capture_data|frame_val_flag~q\,
	datac => \u_cmos_capture_data|cmos_data_t\(2),
	datad => \u_cmos_capture_data|cmos_data_t\(0),
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][4]~8_combout\);

-- Location: LCCOMB_X22_Y16_N14
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[4]~9_combout\ = (\u_cmos_capture_data|cmos_frame_data[1]~1_combout\ & (\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][4]~8_combout\ $ (VCC))) # (!\u_cmos_capture_data|cmos_frame_data[1]~1_combout\ & 
-- (\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][4]~8_combout\ & VCC))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[4]~10\ = CARRY((\u_cmos_capture_data|cmos_frame_data[1]~1_combout\ & \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[1]~1_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][4]~8_combout\,
	datad => VCC,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[4]~9_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[4]~10\);

-- Location: LCCOMB_X22_Y16_N16
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[5]~11_combout\ = (\u_cmos_capture_data|cmos_frame_data[2]~2_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][5]~7_combout\ & (\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[4]~10\ & VCC)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][5]~7_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[4]~10\)))) # (!\u_cmos_capture_data|cmos_frame_data[2]~2_combout\ & 
-- ((\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][5]~7_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[4]~10\)) # (!\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][5]~7_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[4]~10\) # 
-- (GND)))))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[5]~12\ = CARRY((\u_cmos_capture_data|cmos_frame_data[2]~2_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][5]~7_combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[4]~10\)) # 
-- (!\u_cmos_capture_data|cmos_frame_data[2]~2_combout\ & ((!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[4]~10\) # (!\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][5]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[2]~2_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][5]~7_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[4]~10\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[5]~11_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[5]~12\);

-- Location: LCCOMB_X22_Y16_N18
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[6]~13_combout\ = ((\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][2]~5_combout\ $ (\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][6]~6_combout\ $ 
-- (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[5]~12\)))) # (GND)
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[6]~14\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][2]~5_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][6]~6_combout\) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[5]~12\))) # (!\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][2]~5_combout\ & (\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][6]~6_combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[5]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][2]~5_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][6]~6_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[5]~12\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[6]~13_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[6]~14\);

-- Location: LCCOMB_X22_Y16_N20
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[7]~15_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|_~0_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][3]~4_combout\ & (\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[6]~14\ & VCC)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][3]~4_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[6]~14\)))) # (!\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|_~0_combout\ & 
-- ((\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][3]~4_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[6]~14\)) # (!\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][3]~4_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[6]~14\) # 
-- (GND)))))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[7]~16\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|_~0_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][3]~4_combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[6]~14\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|_~0_combout\ & ((!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[6]~14\) # (!\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|_~0_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][3]~4_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[6]~14\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[7]~15_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[7]~16\);

-- Location: LCCOMB_X22_Y16_N22
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[8]~17_combout\ = ((\u_cmos_capture_data|cmos_frame_data[0]~0_combout\ $ (\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][4]~3_combout\ $ (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[7]~16\)))) # (GND)
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[8]~18\ = CARRY((\u_cmos_capture_data|cmos_frame_data[0]~0_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][4]~3_combout\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[7]~16\))) # 
-- (!\u_cmos_capture_data|cmos_frame_data[0]~0_combout\ & (\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][4]~3_combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[7]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[0]~0_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][4]~3_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[7]~16\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[8]~17_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[8]~18\);

-- Location: LCCOMB_X22_Y16_N24
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[9]~19_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][5]~2_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[8]~18\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][5]~2_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[8]~18\) # (GND)))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[9]~20\ = CARRY((!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[8]~18\) # (!\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][5]~2_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[8]~18\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[9]~19_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[9]~20\);

-- Location: LCCOMB_X22_Y16_N26
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[10]~21_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][6]~1_combout\ & (\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[9]~20\ $ (GND))) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][6]~1_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[9]~20\ & VCC))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[10]~22\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][6]~1_combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[9]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][6]~1_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[9]~20\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[10]~21_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[10]~22\);

-- Location: LCCOMB_X22_Y16_N28
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[11]~23_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][7]~0_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[10]~22\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][7]~0_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[10]~22\) # (GND)))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[11]~24\ = CARRY((!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[10]~22\) # (!\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][7]~0_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[10]~22\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[11]~23_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[11]~24\);

-- Location: FF_X22_Y16_N29
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[11]~23_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(11));

-- Location: FF_X22_Y16_N27
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[10]~21_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(10));

-- Location: FF_X22_Y16_N25
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[9]~19_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(9));

-- Location: FF_X22_Y16_N23
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[8]~17_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(8));

-- Location: FF_X22_Y16_N21
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[7]~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(7));

-- Location: FF_X22_Y16_N19
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[6]~13_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(6));

-- Location: FF_X22_Y16_N17
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[5]~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(5));

-- Location: FF_X22_Y16_N15
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[4]~9_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(4));

-- Location: LCCOMB_X21_Y16_N4
\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][3]~9_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & (\u_cmos_capture_data|cmos_data_t\(1) $ (((\u_cmos_capture_data|cmos_data_t\(2) & \u_cmos_capture_data|cmos_data_t\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(1),
	datab => \u_cmos_capture_data|frame_val_flag~q\,
	datac => \u_cmos_capture_data|cmos_data_t\(2),
	datad => \u_cmos_capture_data|cmos_data_t\(0),
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][3]~9_combout\);

-- Location: FF_X21_Y16_N5
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][3]~9_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(3));

-- Location: LCCOMB_X21_Y16_N24
\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][2]~10_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & (\u_cmos_capture_data|cmos_data_t\(0) $ (\u_cmos_capture_data|cmos_data_t\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(0),
	datab => \u_cmos_capture_data|cmos_data_t\(2),
	datad => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][2]~10_combout\);

-- Location: FF_X21_Y18_N31
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[0][2]~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(2));

-- Location: LCCOMB_X19_Y16_N18
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[1]~feeder_combout\ = \u_cmos_capture_data|cmos_frame_data[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_cmos_capture_data|cmos_frame_data[1]~1_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[1]~feeder_combout\);

-- Location: FF_X19_Y16_N19
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[1]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(1));

-- Location: LCCOMB_X22_Y16_N12
\u_cmos_capture_data|cmos_frame_data[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_cmos_capture_data|cmos_frame_data[11]~10_combout\ = (\u_cmos_capture_data|cmos_data_t\(11) & \u_cmos_capture_data|frame_val_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_cmos_capture_data|cmos_data_t\(11),
	datad => \u_cmos_capture_data|frame_val_flag~q\,
	combout => \u_cmos_capture_data|cmos_frame_data[11]~10_combout\);

-- Location: FF_X22_Y16_N13
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_cmos_capture_data|cmos_frame_data[11]~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(0));

-- Location: FF_X23_Y16_N15
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_cmos_capture_data|cmos_frame_data[0]~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(0));

-- Location: LCCOMB_X18_Y16_N0
\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~9_cout\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(0) & \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(0),
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~9_cout\);

-- Location: LCCOMB_X18_Y16_N2
\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~11_cout\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Add0~0_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(1) & !\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~9_cout\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Add0~0_combout\ & ((!\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~9_cout\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Add0~0_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~9_cout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~11_cout\);

-- Location: LCCOMB_X18_Y16_N4
\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~13_cout\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Add0~2_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(2)) # (!\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~11_cout\))) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Add0~2_combout\ & (\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(2) & !\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Add0~2_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~11_cout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~13_cout\);

-- Location: LCCOMB_X18_Y16_N6
\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~15_cout\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Add0~4_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(3) & !\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~13_cout\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Add0~4_combout\ & ((!\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~13_cout\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Add0~4_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~13_cout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~15_cout\);

-- Location: LCCOMB_X18_Y16_N8
\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~17_cout\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Add0~6_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(4)) # (!\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~15_cout\))) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Add0~6_combout\ & (\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(4) & !\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Add0~6_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~15_cout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~17_cout\);

-- Location: LCCOMB_X18_Y16_N10
\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~19_cout\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(5) & (!\u_Image_Processor|u_rgb2ycbcr|Add0~8_combout\ & !\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~17_cout\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(5) & ((!\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~17_cout\) # (!\u_Image_Processor|u_rgb2ycbcr|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(5),
	datab => \u_Image_Processor|u_rgb2ycbcr|Add0~8_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~17_cout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~19_cout\);

-- Location: LCCOMB_X18_Y16_N12
\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~21_cout\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(6) & ((\u_Image_Processor|u_rgb2ycbcr|Add0~10_combout\) # (!\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~19_cout\))) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(6) & (\u_Image_Processor|u_rgb2ycbcr|Add0~10_combout\ & !\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(6),
	datab => \u_Image_Processor|u_rgb2ycbcr|Add0~10_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~19_cout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~21_cout\);

-- Location: LCCOMB_X18_Y16_N14
\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~23_cout\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Add0~12_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(7) & !\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~21_cout\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Add0~12_combout\ & ((!\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~21_cout\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Add0~12_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~21_cout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~23_cout\);

-- Location: LCCOMB_X18_Y16_N16
\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~24_combout\ = ((\u_Image_Processor|u_rgb2ycbcr|Add0~14_combout\ $ (\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(8) $ (!\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~23_cout\)))) # (GND)
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~25\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Add0~14_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(8)) # (!\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~23_cout\))) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Add0~14_combout\ & (\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(8) & !\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Add0~14_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(8),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~23_cout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~24_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~25\);

-- Location: LCCOMB_X18_Y16_N18
\u_Image_Processor|u_rgb2ycbcr|img_y0[9]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[9]~26_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Add0~16_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(9) & (\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~25\ & VCC)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(9) 
-- & (!\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~25\)))) # (!\u_Image_Processor|u_rgb2ycbcr|Add0~16_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(9) & (!\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~25\)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(9) & 
-- ((\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~25\) # (GND)))))
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[9]~27\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Add0~16_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(9) & !\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~25\)) # (!\u_Image_Processor|u_rgb2ycbcr|Add0~16_combout\ & 
-- ((!\u_Image_Processor|u_rgb2ycbcr|img_y0[8]~25\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Add0~16_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(9),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~25\,
	combout => \u_Image_Processor|u_rgb2ycbcr|img_y0[9]~26_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|img_y0[9]~27\);

-- Location: LCCOMB_X18_Y16_N20
\u_Image_Processor|u_rgb2ycbcr|img_y0[10]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[10]~28_combout\ = ((\u_Image_Processor|u_rgb2ycbcr|Add0~18_combout\ $ (\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(10) $ (!\u_Image_Processor|u_rgb2ycbcr|img_y0[9]~27\)))) # (GND)
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[10]~29\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Add0~18_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(10)) # (!\u_Image_Processor|u_rgb2ycbcr|img_y0[9]~27\))) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Add0~18_combout\ & (\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(10) & !\u_Image_Processor|u_rgb2ycbcr|img_y0[9]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Add0~18_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(10),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|img_y0[9]~27\,
	combout => \u_Image_Processor|u_rgb2ycbcr|img_y0[10]~28_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|img_y0[10]~29\);

-- Location: LCCOMB_X18_Y16_N22
\u_Image_Processor|u_rgb2ycbcr|img_y0[11]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[11]~30_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Add0~20_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(11) & (\u_Image_Processor|u_rgb2ycbcr|img_y0[10]~29\ & VCC)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(11) & (!\u_Image_Processor|u_rgb2ycbcr|img_y0[10]~29\)))) # (!\u_Image_Processor|u_rgb2ycbcr|Add0~20_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(11) & (!\u_Image_Processor|u_rgb2ycbcr|img_y0[10]~29\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(11) & ((\u_Image_Processor|u_rgb2ycbcr|img_y0[10]~29\) # (GND)))))
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[11]~31\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Add0~20_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(11) & !\u_Image_Processor|u_rgb2ycbcr|img_y0[10]~29\)) # (!\u_Image_Processor|u_rgb2ycbcr|Add0~20_combout\ 
-- & ((!\u_Image_Processor|u_rgb2ycbcr|img_y0[10]~29\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Add0~20_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(11),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|img_y0[10]~29\,
	combout => \u_Image_Processor|u_rgb2ycbcr|img_y0[11]~30_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|img_y0[11]~31\);

-- Location: FF_X18_Y16_N23
\u_Image_Processor|u_rgb2ycbcr|img_y0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|img_y0[11]~30_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|img_y0\(11));

-- Location: FF_X23_Y16_N27
\u_Image_Processor|u_rgb2ycbcr|img_y1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|img_y0\(11),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|img_y1\(3));

-- Location: FF_X24_Y18_N3
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0));

-- Location: FF_X25_Y18_N11
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(1));

-- Location: LCCOMB_X25_Y18_N0
\u_Image_Processor|u_Mean_Filter|pre_frame_hsync_r[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|pre_frame_hsync_r[0]~feeder_combout\ = \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(1),
	combout => \u_Image_Processor|u_Mean_Filter|pre_frame_hsync_r[0]~feeder_combout\);

-- Location: FF_X25_Y18_N1
\u_Image_Processor|u_Mean_Filter|pre_frame_hsync_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|pre_frame_hsync_r[0]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|pre_frame_hsync_r\(0));

-- Location: FF_X24_Y18_N31
\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Mean_Filter|pre_frame_hsync_r\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(1));

-- Location: FF_X24_Y18_N5
\u_Image_Processor|u_Medium_Filter|pre_frame_hsync_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|pre_frame_hsync_r\(2));

-- Location: FF_X24_Y22_N27
\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Medium_Filter|pre_frame_hsync_r\(2),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(3));

-- Location: LCCOMB_X23_Y22_N8
\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r[4]~feeder_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(3),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r[4]~feeder_combout\);

-- Location: FF_X23_Y22_N9
\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r[4]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(4));

-- Location: LCCOMB_X24_Y23_N2
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[0]~feeder_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(4),
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[0]~feeder_combout\);

-- Location: FF_X24_Y23_N3
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[0]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0));

-- Location: FF_X24_Y22_N29
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(1));

-- Location: FF_X21_Y21_N31
\u_Image_Processor|u_Erosion|pre_frame_hsync_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|pre_frame_hsync_r\(0));

-- Location: FF_X21_Y21_N3
\u_Image_Processor|u_Erosion|pre_frame_hsync_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|pre_frame_hsync_r\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|pre_frame_hsync_r\(1));

-- Location: FF_X25_Y19_N11
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly\(0));

-- Location: FF_X26_Y20_N23
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly\(1));

-- Location: LCCOMB_X28_Y20_N2
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly[2]~feeder_combout\ = \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly\(1),
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly[2]~feeder_combout\);

-- Location: FF_X28_Y20_N3
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly\(2));

-- Location: LCCOMB_X26_Y16_N26
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly[0]~feeder_combout\ = \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2),
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly[0]~feeder_combout\);

-- Location: FF_X26_Y16_N27
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly\(0));

-- Location: LCCOMB_X28_Y21_N10
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly[1]~feeder_combout\ = \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly\(0),
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly[1]~feeder_combout\);

-- Location: FF_X28_Y21_N11
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly\(1));

-- Location: FF_X28_Y22_N9
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly\(2));

-- Location: FF_X18_Y16_N17
\u_Image_Processor|u_rgb2ycbcr|img_y0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|img_y0[8]~24_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|img_y0\(8));

-- Location: LCCOMB_X26_Y16_N16
\u_Image_Processor|u_rgb2ycbcr|img_y1[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y1[0]~feeder_combout\ = \u_Image_Processor|u_rgb2ycbcr|img_y0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_rgb2ycbcr|img_y0\(8),
	combout => \u_Image_Processor|u_rgb2ycbcr|img_y1[0]~feeder_combout\);

-- Location: FF_X26_Y16_N17
\u_Image_Processor|u_rgb2ycbcr|img_y1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|img_y1[0]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|img_y1\(0));

-- Location: LCCOMB_X28_Y16_N10
\u_Image_Processor|u_rgb2ycbcr|img_y[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y[0]~6_combout\ = (\u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2) & \u_Image_Processor|u_rgb2ycbcr|img_y1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2),
	datad => \u_Image_Processor|u_rgb2ycbcr|img_y1\(0),
	combout => \u_Image_Processor|u_rgb2ycbcr|img_y[0]~6_combout\);

-- Location: LCCOMB_X28_Y16_N22
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[0]~feeder_combout\ = \u_Image_Processor|u_rgb2ycbcr|img_y[0]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_rgb2ycbcr|img_y[0]~6_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[0]~feeder_combout\);

-- Location: FF_X28_Y16_N23
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(0));

-- Location: FF_X28_Y22_N15
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(0));

-- Location: FF_X28_Y22_N31
\u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2\(0));

-- Location: LCCOMB_X26_Y22_N10
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[0]~10_combout\ = (\u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2) & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(0) $ (VCC))) # (!\u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2) & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(0) & VCC))
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[0]~11\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2) & 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[0]~10_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[0]~11\);

-- Location: FF_X26_Y22_N11
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[0]~10_combout\,
	sclr => \u_Image_Processor|u_rgb2ycbcr|ALT_INV_pre_frame_hsync_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(0));

-- Location: FF_X26_Y23_N9
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(0));

-- Location: FF_X26_Y23_N11
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(0));

-- Location: LCCOMB_X26_Y22_N12
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[1]~12_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(1) & 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[0]~11\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(1) & 
-- ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[0]~11\) # (GND)))
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[1]~13\ = CARRY((!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[0]~11\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[0]~11\,
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[1]~12_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[1]~13\);

-- Location: FF_X26_Y22_N13
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[1]~12_combout\,
	sclr => \u_Image_Processor|u_rgb2ycbcr|ALT_INV_pre_frame_hsync_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(1));

-- Location: LCCOMB_X28_Y23_N24
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[1]~feeder_combout\ = \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(1),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[1]~feeder_combout\);

-- Location: FF_X28_Y23_N25
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(1));

-- Location: LCCOMB_X28_Y23_N16
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[1]~feeder_combout\ = \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(1),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[1]~feeder_combout\);

-- Location: FF_X28_Y23_N17
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(1));

-- Location: LCCOMB_X26_Y22_N14
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[2]~14_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(2) & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[1]~13\ $ (GND))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(2) & 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[1]~13\ & VCC))
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[2]~15\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(2) & 
-- !\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[1]~13\,
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[2]~14_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[2]~15\);

-- Location: FF_X26_Y22_N15
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[2]~14_combout\,
	sclr => \u_Image_Processor|u_rgb2ycbcr|ALT_INV_pre_frame_hsync_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(2));

-- Location: FF_X26_Y20_N21
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(2));

-- Location: LCCOMB_X26_Y20_N2
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[2]~feeder_combout\ = \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(2),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[2]~feeder_combout\);

-- Location: FF_X26_Y20_N3
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(2));

-- Location: LCCOMB_X26_Y22_N16
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[3]~16_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(3) & 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[2]~15\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(3) & 
-- ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[2]~15\) # (GND)))
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[3]~17\ = CARRY((!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[2]~15\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[2]~15\,
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[3]~16_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[3]~17\);

-- Location: FF_X26_Y22_N17
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[3]~16_combout\,
	sclr => \u_Image_Processor|u_rgb2ycbcr|ALT_INV_pre_frame_hsync_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(3));

-- Location: FF_X28_Y23_N29
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(3));

-- Location: FF_X28_Y23_N27
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(3));

-- Location: LCCOMB_X26_Y22_N18
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[4]~18_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(4) & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[3]~17\ $ (GND))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(4) & 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[3]~17\ & VCC))
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[4]~19\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(4) & 
-- !\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[3]~17\,
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[4]~18_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[4]~19\);

-- Location: FF_X26_Y22_N19
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[4]~18_combout\,
	sclr => \u_Image_Processor|u_rgb2ycbcr|ALT_INV_pre_frame_hsync_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(4));

-- Location: LCCOMB_X25_Y22_N0
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[4]~feeder_combout\ = \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(4),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[4]~feeder_combout\);

-- Location: FF_X25_Y22_N1
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(4));

-- Location: LCCOMB_X25_Y22_N2
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[4]~feeder_combout\ = \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(4),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[4]~feeder_combout\);

-- Location: FF_X25_Y22_N3
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(4));

-- Location: LCCOMB_X26_Y22_N20
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[5]~20_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(5) & 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[4]~19\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(5) & 
-- ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[4]~19\) # (GND)))
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[5]~21\ = CARRY((!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[4]~19\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[4]~19\,
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[5]~20_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[5]~21\);

-- Location: FF_X26_Y22_N21
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[5]~20_combout\,
	sclr => \u_Image_Processor|u_rgb2ycbcr|ALT_INV_pre_frame_hsync_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(5));

-- Location: FF_X26_Y23_N3
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(5));

-- Location: FF_X26_Y23_N5
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(5));

-- Location: LCCOMB_X26_Y22_N22
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[6]~22_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(6) & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[5]~21\ $ (GND))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(6) & 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[5]~21\ & VCC))
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[6]~23\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(6) & 
-- !\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[5]~21\,
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[6]~22_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[6]~23\);

-- Location: FF_X26_Y22_N23
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[6]~22_combout\,
	sclr => \u_Image_Processor|u_rgb2ycbcr|ALT_INV_pre_frame_hsync_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(6));

-- Location: LCCOMB_X28_Y23_N8
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[6]~feeder_combout\ = \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(6),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[6]~feeder_combout\);

-- Location: FF_X28_Y23_N9
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(6));

-- Location: FF_X28_Y23_N19
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(6));

-- Location: LCCOMB_X26_Y22_N24
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[7]~24_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(7) & 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[6]~23\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(7) & 
-- ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[6]~23\) # (GND)))
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[7]~25\ = CARRY((!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[6]~23\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[6]~23\,
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[7]~24_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[7]~25\);

-- Location: FF_X26_Y22_N25
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[7]~24_combout\,
	sclr => \u_Image_Processor|u_rgb2ycbcr|ALT_INV_pre_frame_hsync_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(7));

-- Location: FF_X26_Y23_N1
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(7));

-- Location: FF_X25_Y23_N11
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(7));

-- Location: LCCOMB_X26_Y22_N26
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[8]~26_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(8) & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[7]~25\ $ (GND))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(8) & 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[7]~25\ & VCC))
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[8]~27\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(8) & 
-- !\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(8),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[7]~25\,
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[8]~26_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[8]~27\);

-- Location: FF_X26_Y22_N27
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[8]~26_combout\,
	sclr => \u_Image_Processor|u_rgb2ycbcr|ALT_INV_pre_frame_hsync_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(8));

-- Location: LCCOMB_X28_Y23_N0
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[8]~feeder_combout\ = \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(8),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[8]~feeder_combout\);

-- Location: FF_X28_Y23_N1
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(8));

-- Location: LCCOMB_X28_Y22_N28
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[8]~feeder_combout\ = \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(8),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[8]~feeder_combout\);

-- Location: FF_X28_Y22_N29
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(8));

-- Location: LCCOMB_X26_Y22_N28
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[9]~28_combout\ = \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[8]~27\ $ 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(9),
	cin => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[8]~27\,
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[9]~28_combout\);

-- Location: FF_X26_Y22_N29
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr[9]~28_combout\,
	sclr => \u_Image_Processor|u_rgb2ycbcr|ALT_INV_pre_frame_hsync_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(9));

-- Location: FF_X28_Y23_N3
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(9));

-- Location: LCCOMB_X28_Y23_N30
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[9]~feeder_combout\ = \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d0\(9),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[9]~feeder_combout\);

-- Location: FF_X28_Y23_N31
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|ram_rd_addr_d1\(9));

-- Location: FF_X18_Y16_N19
\u_Image_Processor|u_rgb2ycbcr|img_y0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|img_y0[9]~26_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|img_y0\(9));

-- Location: LCCOMB_X26_Y16_N18
\u_Image_Processor|u_rgb2ycbcr|img_y1[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y1[1]~feeder_combout\ = \u_Image_Processor|u_rgb2ycbcr|img_y0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_rgb2ycbcr|img_y0\(9),
	combout => \u_Image_Processor|u_rgb2ycbcr|img_y1[1]~feeder_combout\);

-- Location: FF_X26_Y16_N19
\u_Image_Processor|u_rgb2ycbcr|img_y1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|img_y1[1]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|img_y1\(1));

-- Location: LCCOMB_X28_Y16_N20
\u_Image_Processor|u_rgb2ycbcr|img_y[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y[1]~5_combout\ = (\u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2) & \u_Image_Processor|u_rgb2ycbcr|img_y1\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2),
	datad => \u_Image_Processor|u_rgb2ycbcr|img_y1\(1),
	combout => \u_Image_Processor|u_rgb2ycbcr|img_y[1]~5_combout\);

-- Location: LCCOMB_X28_Y16_N24
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[1]~feeder_combout\ = \u_Image_Processor|u_rgb2ycbcr|img_y[1]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_rgb2ycbcr|img_y[1]~5_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[1]~feeder_combout\);

-- Location: FF_X28_Y16_N25
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(1));

-- Location: FF_X29_Y20_N7
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(1));

-- Location: FF_X28_Y22_N23
\u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2\(1));

-- Location: FF_X18_Y16_N21
\u_Image_Processor|u_rgb2ycbcr|img_y0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|img_y0[10]~28_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|img_y0\(10));

-- Location: FF_X22_Y16_N3
\u_Image_Processor|u_rgb2ycbcr|img_y1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|img_y0\(10),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|img_y1\(2));

-- Location: LCCOMB_X22_Y15_N28
\u_Image_Processor|u_rgb2ycbcr|img_y[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y[2]~0_combout\ = (\u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2) & \u_Image_Processor|u_rgb2ycbcr|img_y1\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2),
	datad => \u_Image_Processor|u_rgb2ycbcr|img_y1\(2),
	combout => \u_Image_Processor|u_rgb2ycbcr|img_y[2]~0_combout\);

-- Location: FF_X25_Y19_N9
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|img_y[2]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(2));

-- Location: LCCOMB_X25_Y22_N22
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[2]~feeder_combout\ = \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(2),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[2]~feeder_combout\);

-- Location: FF_X25_Y22_N23
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(2));

-- Location: LCCOMB_X26_Y22_N0
\u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[2]~feeder_combout\ = \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(2),
	combout => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[2]~feeder_combout\);

-- Location: FF_X26_Y22_N1
\u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2\(2));

-- Location: LCCOMB_X23_Y16_N8
\u_Image_Processor|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux18~0_combout\ = (\u_Image_Processor|u_rgb2ycbcr|img_y1\(3) & \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|img_y1\(3),
	datad => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2),
	combout => \u_Image_Processor|Mux18~0_combout\);

-- Location: FF_X25_Y18_N31
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|Mux18~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(3));

-- Location: FF_X25_Y18_N29
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(3));

-- Location: LCCOMB_X28_Y22_N4
\u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[3]~feeder_combout\ = \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(3),
	combout => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[3]~feeder_combout\);

-- Location: FF_X28_Y22_N5
\u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2\(3));

-- Location: LCCOMB_X19_Y16_N8
\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][8]~11_combout\ = (\u_cmos_capture_data|cmos_frame_data[4]~4_combout\ & ((\u_cmos_capture_data|cmos_data_t\(3)) # ((\u_cmos_capture_data|cmos_data_t\(1)) # (\u_cmos_capture_data|cmos_data_t\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(3),
	datab => \u_cmos_capture_data|cmos_data_t\(1),
	datac => \u_cmos_capture_data|cmos_frame_data[4]~4_combout\,
	datad => \u_cmos_capture_data|cmos_data_t\(2),
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][8]~11_combout\);

-- Location: LCCOMB_X22_Y16_N30
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[12]~25_combout\ = \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[11]~24\ $ (!\u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][8]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_rgb2ycbcr|Mult5|mult_core|romout[1][8]~11_combout\,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[11]~24\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[12]~25_combout\);

-- Location: FF_X22_Y16_N31
\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0[12]~25_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(12));

-- Location: LCCOMB_X19_Y15_N24
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][8]~8_combout\ = (\u_cmos_capture_data|cmos_data_t\(15) & (\u_cmos_capture_data|cmos_data_t\(14) $ (((\u_cmos_capture_data|cmos_data_t\(13)))))) # (!\u_cmos_capture_data|cmos_data_t\(15) & 
-- (\u_cmos_capture_data|cmos_data_t\(14) & ((!\u_cmos_capture_data|cmos_data_t\(13)) # (!\u_cmos_capture_data|cmos_data_t\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(15),
	datab => \u_cmos_capture_data|cmos_data_t\(14),
	datac => \u_cmos_capture_data|cmos_data_t\(12),
	datad => \u_cmos_capture_data|cmos_data_t\(13),
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][8]~8_combout\);

-- Location: LCCOMB_X19_Y15_N2
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][8]~9_combout\ = (\u_cmos_capture_data|frame_val_flag~q\ & \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|frame_val_flag~q\,
	datad => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][8]~8_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][8]~9_combout\);

-- Location: LCCOMB_X25_Y17_N18
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[12]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[12]~27_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][8]~9_combout\ & (\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[11]~26\ $ (GND))) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][8]~9_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[11]~26\ & VCC))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[12]~28\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][8]~9_combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[11]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][8]~9_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[11]~26\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[12]~27_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[12]~28\);

-- Location: FF_X25_Y17_N19
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[12]~27_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(12));

-- Location: LCCOMB_X17_Y19_N16
\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][8]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][8]~36_combout\ = (\u_cmos_capture_data|cmos_frame_data[10]~9_combout\ & (\u_cmos_capture_data|cmos_frame_data[8]~7_combout\ $ (((\u_cmos_capture_data|cmos_frame_data[7]~6_combout\) # 
-- (\u_cmos_capture_data|cmos_frame_data[9]~8_combout\))))) # (!\u_cmos_capture_data|cmos_frame_data[10]~9_combout\ & (\u_cmos_capture_data|cmos_frame_data[8]~7_combout\ & ((!\u_cmos_capture_data|cmos_frame_data[9]~8_combout\) # 
-- (!\u_cmos_capture_data|cmos_frame_data[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[8]~7_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[7]~6_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[9]~8_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[10]~9_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][8]~36_combout\);

-- Location: LCCOMB_X18_Y20_N16
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[12]~25_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][8]~36_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[11]~24\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][8]~36_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[11]~24\) # (GND)))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[12]~26\ = CARRY((!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[11]~24\) # (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][8]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][8]~36_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[11]~24\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[12]~25_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[12]~26\);

-- Location: FF_X18_Y20_N17
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[12]~25_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(12));

-- Location: LCCOMB_X18_Y17_N24
\u_Image_Processor|u_rgb2ycbcr|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Add0~22_combout\ = (\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(12) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(12) & (\u_Image_Processor|u_rgb2ycbcr|Add0~21\ & VCC)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(12) & 
-- (!\u_Image_Processor|u_rgb2ycbcr|Add0~21\)))) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(12) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(12) & (!\u_Image_Processor|u_rgb2ycbcr|Add0~21\)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(12) & 
-- ((\u_Image_Processor|u_rgb2ycbcr|Add0~21\) # (GND)))))
-- \u_Image_Processor|u_rgb2ycbcr|Add0~23\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(12) & (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(12) & !\u_Image_Processor|u_rgb2ycbcr|Add0~21\)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(12) & 
-- ((!\u_Image_Processor|u_rgb2ycbcr|Add0~21\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(12),
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(12),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|Add0~21\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Add0~22_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|Add0~23\);

-- Location: LCCOMB_X18_Y16_N24
\u_Image_Processor|u_rgb2ycbcr|img_y0[12]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[12]~32_combout\ = ((\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(12) $ (\u_Image_Processor|u_rgb2ycbcr|Add0~22_combout\ $ (!\u_Image_Processor|u_rgb2ycbcr|img_y0[11]~31\)))) # (GND)
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[12]~33\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(12) & ((\u_Image_Processor|u_rgb2ycbcr|Add0~22_combout\) # (!\u_Image_Processor|u_rgb2ycbcr|img_y0[11]~31\))) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(12) 
-- & (\u_Image_Processor|u_rgb2ycbcr|Add0~22_combout\ & !\u_Image_Processor|u_rgb2ycbcr|img_y0[11]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_b_t0\(12),
	datab => \u_Image_Processor|u_rgb2ycbcr|Add0~22_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|img_y0[11]~31\,
	combout => \u_Image_Processor|u_rgb2ycbcr|img_y0[12]~32_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|img_y0[12]~33\);

-- Location: FF_X18_Y16_N25
\u_Image_Processor|u_rgb2ycbcr|img_y0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|img_y0[12]~32_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|img_y0\(12));

-- Location: FF_X24_Y16_N23
\u_Image_Processor|u_rgb2ycbcr|img_y1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|img_y0\(12),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|img_y1\(4));

-- Location: LCCOMB_X28_Y16_N2
\u_Image_Processor|u_rgb2ycbcr|img_y[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y[4]~4_combout\ = (\u_Image_Processor|u_rgb2ycbcr|img_y1\(4) & \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_rgb2ycbcr|img_y1\(4),
	datad => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2),
	combout => \u_Image_Processor|u_rgb2ycbcr|img_y[4]~4_combout\);

-- Location: LCCOMB_X28_Y16_N18
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[4]~feeder_combout\ = \u_Image_Processor|u_rgb2ycbcr|img_y[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_rgb2ycbcr|img_y[4]~4_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[4]~feeder_combout\);

-- Location: FF_X28_Y16_N19
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(4));

-- Location: LCCOMB_X28_Y16_N0
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[4]~feeder_combout\ = \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(4),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[4]~feeder_combout\);

-- Location: FF_X28_Y16_N1
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(4));

-- Location: FF_X28_Y22_N19
\u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2\(4));

-- Location: LCCOMB_X17_Y19_N18
\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][9]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][9]~37_combout\ = (\u_cmos_capture_data|cmos_frame_data[8]~7_combout\ & ((\u_cmos_capture_data|cmos_frame_data[7]~6_combout\ & (!\u_cmos_capture_data|cmos_frame_data[9]~8_combout\ & 
-- \u_cmos_capture_data|cmos_frame_data[10]~9_combout\)) # (!\u_cmos_capture_data|cmos_frame_data[7]~6_combout\ & (\u_cmos_capture_data|cmos_frame_data[9]~8_combout\ & !\u_cmos_capture_data|cmos_frame_data[10]~9_combout\)))) # 
-- (!\u_cmos_capture_data|cmos_frame_data[8]~7_combout\ & (((\u_cmos_capture_data|cmos_frame_data[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[8]~7_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[7]~6_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[9]~8_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[10]~9_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][9]~37_combout\);

-- Location: LCCOMB_X18_Y20_N18
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[13]~27_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][9]~37_combout\ & (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[12]~26\ $ (GND))) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][9]~37_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[12]~26\ & VCC))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[13]~28\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][9]~37_combout\ & !\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[12]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][9]~37_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[12]~26\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[13]~27_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[13]~28\);

-- Location: FF_X18_Y20_N19
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[13]~27_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(13));

-- Location: LCCOMB_X21_Y17_N26
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][9]~10_combout\ = (\u_cmos_capture_data|cmos_frame_data[15]~14_combout\ & (((!\u_cmos_capture_data|cmos_frame_data[13]~12_combout\) # (!\u_cmos_capture_data|cmos_frame_data[14]~13_combout\)))) # 
-- (!\u_cmos_capture_data|cmos_frame_data[15]~14_combout\ & (\u_cmos_capture_data|cmos_frame_data[12]~11_combout\ & (\u_cmos_capture_data|cmos_frame_data[14]~13_combout\ & \u_cmos_capture_data|cmos_frame_data[13]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[12]~11_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[15]~14_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[14]~13_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[13]~12_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][9]~10_combout\);

-- Location: LCCOMB_X25_Y17_N20
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[13]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[13]~29_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][9]~10_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[12]~28\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][9]~10_combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[12]~28\) # (GND)))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[13]~30\ = CARRY((!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[12]~28\) # (!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][9]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|romout[1][9]~10_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[12]~28\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[13]~29_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[13]~30\);

-- Location: FF_X25_Y17_N21
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[13]~29_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(13));

-- Location: LCCOMB_X18_Y17_N26
\u_Image_Processor|u_rgb2ycbcr|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Add0~24_combout\ = ((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(13) $ (\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(13) $ (!\u_Image_Processor|u_rgb2ycbcr|Add0~23\)))) # (GND)
-- \u_Image_Processor|u_rgb2ycbcr|Add0~25\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(13) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(13)) # (!\u_Image_Processor|u_rgb2ycbcr|Add0~23\))) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(13) & 
-- (\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(13) & !\u_Image_Processor|u_rgb2ycbcr|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(13),
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(13),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|Add0~23\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Add0~24_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|Add0~25\);

-- Location: LCCOMB_X18_Y16_N26
\u_Image_Processor|u_rgb2ycbcr|img_y0[13]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[13]~34_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Add0~24_combout\ & (!\u_Image_Processor|u_rgb2ycbcr|img_y0[12]~33\)) # (!\u_Image_Processor|u_rgb2ycbcr|Add0~24_combout\ & 
-- ((\u_Image_Processor|u_rgb2ycbcr|img_y0[12]~33\) # (GND)))
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[13]~35\ = CARRY((!\u_Image_Processor|u_rgb2ycbcr|img_y0[12]~33\) # (!\u_Image_Processor|u_rgb2ycbcr|Add0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_rgb2ycbcr|Add0~24_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|img_y0[12]~33\,
	combout => \u_Image_Processor|u_rgb2ycbcr|img_y0[13]~34_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|img_y0[13]~35\);

-- Location: FF_X18_Y16_N27
\u_Image_Processor|u_rgb2ycbcr|img_y0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|img_y0[13]~34_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|img_y0\(13));

-- Location: FF_X21_Y16_N25
\u_Image_Processor|u_rgb2ycbcr|img_y1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|img_y0\(13),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|img_y1\(5));

-- Location: LCCOMB_X24_Y15_N0
\u_Image_Processor|u_rgb2ycbcr|img_y[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y[5]~3_combout\ = (\u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2) & \u_Image_Processor|u_rgb2ycbcr|img_y1\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2),
	datad => \u_Image_Processor|u_rgb2ycbcr|img_y1\(5),
	combout => \u_Image_Processor|u_rgb2ycbcr|img_y[5]~3_combout\);

-- Location: LCCOMB_X24_Y15_N26
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[5]~feeder_combout\ = \u_Image_Processor|u_rgb2ycbcr|img_y[5]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_rgb2ycbcr|img_y[5]~3_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[5]~feeder_combout\);

-- Location: FF_X24_Y15_N27
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(5));

-- Location: FF_X24_Y18_N17
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(5));

-- Location: FF_X25_Y19_N5
\u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2\(5));

-- Location: LCCOMB_X17_Y19_N12
\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][10]~combout\ = (\u_cmos_capture_data|cmos_frame_data[8]~7_combout\ & ((\u_cmos_capture_data|cmos_frame_data[9]~8_combout\ & (\u_cmos_capture_data|cmos_frame_data[7]~6_combout\ & 
-- !\u_cmos_capture_data|cmos_frame_data[10]~9_combout\)) # (!\u_cmos_capture_data|cmos_frame_data[9]~8_combout\ & ((\u_cmos_capture_data|cmos_frame_data[10]~9_combout\))))) # (!\u_cmos_capture_data|cmos_frame_data[8]~7_combout\ & 
-- (((\u_cmos_capture_data|cmos_frame_data[10]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[8]~7_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[7]~6_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[9]~8_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[10]~9_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X18_Y20_N20
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[14]~29_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][10]~combout\ & (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[13]~28\)) # 
-- (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][10]~combout\ & ((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[13]~28\) # (GND)))
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[14]~30\ = CARRY((!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[13]~28\) # (!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][10]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|romout[1][10]~combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[13]~28\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[14]~29_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[14]~30\);

-- Location: FF_X18_Y20_N21
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[14]~29_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(14));

-- Location: LCCOMB_X21_Y17_N10
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~2_combout\ = (\u_cmos_capture_data|cmos_frame_data[12]~11_combout\ & (\u_cmos_capture_data|cmos_frame_data[15]~14_combout\ & (\u_cmos_capture_data|cmos_frame_data[14]~13_combout\ & 
-- \u_cmos_capture_data|cmos_frame_data[13]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[12]~11_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[15]~14_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[14]~13_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[13]~12_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~2_combout\);

-- Location: LCCOMB_X21_Y17_N28
\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~1_combout\ = (!\u_cmos_capture_data|cmos_frame_data[12]~11_combout\ & (\u_cmos_capture_data|cmos_frame_data[15]~14_combout\ & (\u_cmos_capture_data|cmos_frame_data[14]~13_combout\ & 
-- \u_cmos_capture_data|cmos_frame_data[13]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[12]~11_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[15]~14_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[14]~13_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[13]~12_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~1_combout\);

-- Location: LCCOMB_X25_Y17_N22
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[14]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[14]~31_combout\ = \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[13]~30\ $ (((!\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~2_combout\ & !\u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~2_combout\,
	datad => \u_Image_Processor|u_rgb2ycbcr|Mult0|mult_core|_~1_combout\,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[13]~30\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[14]~31_combout\);

-- Location: FF_X25_Y17_N23
\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0[14]~31_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(14));

-- Location: LCCOMB_X18_Y17_N28
\u_Image_Processor|u_rgb2ycbcr|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Add0~26_combout\ = (\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(14) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(14) & (\u_Image_Processor|u_rgb2ycbcr|Add0~25\ & VCC)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(14) & 
-- (!\u_Image_Processor|u_rgb2ycbcr|Add0~25\)))) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(14) & ((\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(14) & (!\u_Image_Processor|u_rgb2ycbcr|Add0~25\)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(14) & 
-- ((\u_Image_Processor|u_rgb2ycbcr|Add0~25\) # (GND)))))
-- \u_Image_Processor|u_rgb2ycbcr|Add0~27\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(14) & (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(14) & !\u_Image_Processor|u_rgb2ycbcr|Add0~25\)) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(14) & 
-- ((!\u_Image_Processor|u_rgb2ycbcr|Add0~25\) # (!\u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(14),
	datab => \u_Image_Processor|u_rgb2ycbcr|rgb_r_t0\(14),
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|Add0~25\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Add0~26_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|Add0~27\);

-- Location: LCCOMB_X18_Y16_N28
\u_Image_Processor|u_rgb2ycbcr|img_y0[14]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[14]~36_combout\ = (\u_Image_Processor|u_rgb2ycbcr|Add0~26_combout\ & (\u_Image_Processor|u_rgb2ycbcr|img_y0[13]~35\ $ (GND))) # (!\u_Image_Processor|u_rgb2ycbcr|Add0~26_combout\ & 
-- (!\u_Image_Processor|u_rgb2ycbcr|img_y0[13]~35\ & VCC))
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[14]~37\ = CARRY((\u_Image_Processor|u_rgb2ycbcr|Add0~26_combout\ & !\u_Image_Processor|u_rgb2ycbcr|img_y0[13]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Add0~26_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_rgb2ycbcr|img_y0[13]~35\,
	combout => \u_Image_Processor|u_rgb2ycbcr|img_y0[14]~36_combout\,
	cout => \u_Image_Processor|u_rgb2ycbcr|img_y0[14]~37\);

-- Location: FF_X18_Y16_N29
\u_Image_Processor|u_rgb2ycbcr|img_y0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|img_y0[14]~36_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|img_y0\(14));

-- Location: FF_X22_Y16_N5
\u_Image_Processor|u_rgb2ycbcr|img_y1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|img_y0\(14),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|img_y1\(6));

-- Location: LCCOMB_X21_Y16_N10
\u_Image_Processor|u_rgb2ycbcr|img_y[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y[6]~2_combout\ = (\u_Image_Processor|u_rgb2ycbcr|img_y1\(6) & \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|img_y1\(6),
	datad => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2),
	combout => \u_Image_Processor|u_rgb2ycbcr|img_y[6]~2_combout\);

-- Location: FF_X25_Y19_N25
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|img_y[6]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(6));

-- Location: LCCOMB_X25_Y19_N30
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[6]~feeder_combout\ = \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(6),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[6]~feeder_combout\);

-- Location: FF_X25_Y19_N31
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(6));

-- Location: LCCOMB_X25_Y22_N4
\u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[6]~feeder_combout\ = \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(6),
	combout => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[6]~feeder_combout\);

-- Location: FF_X25_Y22_N5
\u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2\(6));

-- Location: LCCOMB_X17_Y19_N22
\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~3_combout\ = (\u_cmos_capture_data|cmos_frame_data[8]~7_combout\ & (!\u_cmos_capture_data|cmos_frame_data[7]~6_combout\ & (\u_cmos_capture_data|cmos_frame_data[9]~8_combout\ & 
-- \u_cmos_capture_data|cmos_frame_data[10]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[8]~7_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[7]~6_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[9]~8_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[10]~9_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~3_combout\);

-- Location: LCCOMB_X17_Y19_N0
\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~4_combout\ = (\u_cmos_capture_data|cmos_frame_data[8]~7_combout\ & (\u_cmos_capture_data|cmos_frame_data[7]~6_combout\ & (\u_cmos_capture_data|cmos_frame_data[9]~8_combout\ & 
-- \u_cmos_capture_data|cmos_frame_data[10]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[8]~7_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[7]~6_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[9]~8_combout\,
	datad => \u_cmos_capture_data|cmos_frame_data[10]~9_combout\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~4_combout\);

-- Location: LCCOMB_X18_Y20_N22
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[15]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[15]~31_combout\ = \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[14]~30\ $ (((!\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~3_combout\ & !\u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~3_combout\,
	datad => \u_Image_Processor|u_rgb2ycbcr|Mult2|mult_core|_~4_combout\,
	cin => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[14]~30\,
	combout => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[15]~31_combout\);

-- Location: FF_X18_Y20_N23
\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0[15]~31_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(15));

-- Location: LCCOMB_X18_Y17_N30
\u_Image_Processor|u_rgb2ycbcr|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|Add0~28_combout\ = \u_Image_Processor|u_rgb2ycbcr|Add0~27\ $ (!\u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_rgb2ycbcr|rgb_g_t0\(15),
	cin => \u_Image_Processor|u_rgb2ycbcr|Add0~27\,
	combout => \u_Image_Processor|u_rgb2ycbcr|Add0~28_combout\);

-- Location: LCCOMB_X18_Y16_N30
\u_Image_Processor|u_rgb2ycbcr|img_y0[15]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y0[15]~38_combout\ = \u_Image_Processor|u_rgb2ycbcr|Add0~28_combout\ $ (\u_Image_Processor|u_rgb2ycbcr|img_y0[14]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|Add0~28_combout\,
	cin => \u_Image_Processor|u_rgb2ycbcr|img_y0[14]~37\,
	combout => \u_Image_Processor|u_rgb2ycbcr|img_y0[15]~38_combout\);

-- Location: FF_X18_Y16_N31
\u_Image_Processor|u_rgb2ycbcr|img_y0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_rgb2ycbcr|img_y0[15]~38_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|img_y0\(15));

-- Location: FF_X24_Y16_N9
\u_Image_Processor|u_rgb2ycbcr|img_y1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|img_y0\(15),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_rgb2ycbcr|img_y1\(7));

-- Location: LCCOMB_X25_Y17_N26
\u_Image_Processor|u_rgb2ycbcr|img_y[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_rgb2ycbcr|img_y[7]~1_combout\ = (\u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2) & \u_Image_Processor|u_rgb2ycbcr|img_y1\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2),
	datad => \u_Image_Processor|u_rgb2ycbcr|img_y1\(7),
	combout => \u_Image_Processor|u_rgb2ycbcr|img_y[7]~1_combout\);

-- Location: FF_X25_Y19_N3
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|img_y[7]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(7));

-- Location: LCCOMB_X24_Y19_N0
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[7]~feeder_combout\ = \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d0\(7),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[7]~feeder_combout\);

-- Location: FF_X24_Y19_N1
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(7));

-- Location: FF_X24_Y22_N25
\u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d1\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|shiftin_d2\(7));

-- Location: M9K_X27_Y22_N0
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly\(2),
	portbre => VCC,
	clk0 => \cam_pclk~input_o\,
	portadatain => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X28_Y23_N13
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0\(0));

-- Location: FF_X28_Y22_N1
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0\(1));

-- Location: LCCOMB_X25_Y22_N26
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[2]~feeder_combout\ = 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(2),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[2]~feeder_combout\);

-- Location: FF_X25_Y22_N27
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0\(2));

-- Location: LCCOMB_X26_Y23_N6
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[3]~feeder_combout\ = 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(3),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[3]~feeder_combout\);

-- Location: FF_X26_Y23_N7
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0\(3));

-- Location: FF_X28_Y22_N21
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0\(4));

-- Location: LCCOMB_X26_Y21_N2
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[5]~feeder_combout\ = 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(5),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[5]~feeder_combout\);

-- Location: FF_X26_Y21_N3
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0\(5));

-- Location: LCCOMB_X26_Y22_N2
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[6]~feeder_combout\ = 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(6),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[6]~feeder_combout\);

-- Location: FF_X26_Y22_N3
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0\(6));

-- Location: LCCOMB_X28_Y23_N6
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[7]~feeder_combout\ = 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(7),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[7]~feeder_combout\);

-- Location: FF_X28_Y23_N7
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|taps0x_d0\(7));

-- Location: M9K_X27_Y23_N0
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|clken_dly\(1),
	portbre => VCC,
	clk0 => \cam_pclk~input_o\,
	portadatain => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y23_N28
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~7_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~7_combout\);

-- Location: LCCOMB_X24_Y19_N6
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r\(0)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\);

-- Location: FF_X24_Y23_N29
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0));

-- Location: LCCOMB_X22_Y20_N14
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~6_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~6_combout\);

-- Location: FF_X22_Y20_N15
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~6_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0));

-- Location: LCCOMB_X22_Y20_N16
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~7_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~7_combout\);

-- Location: FF_X22_Y20_N17
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0));

-- Location: LCCOMB_X24_Y23_N6
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~10_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0) $ (VCC))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0) & VCC))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~11\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~10_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~11\);

-- Location: LCCOMB_X23_Y23_N4
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~feeder_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~10_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~feeder_combout\);

-- Location: FF_X23_Y23_N5
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(0));

-- Location: LCCOMB_X28_Y16_N12
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[0]~feeder_combout\ = \u_Image_Processor|u_rgb2ycbcr|img_y[0]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_rgb2ycbcr|img_y[0]~6_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[0]~feeder_combout\);

-- Location: FF_X28_Y16_N13
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[0]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(0));

-- Location: LCCOMB_X28_Y20_N26
\u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(0),
	combout => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~0_combout\);

-- Location: FF_X28_Y20_N27
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0));

-- Location: LCCOMB_X29_Y20_N4
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~1_combout\);

-- Location: FF_X29_Y20_N5
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0));

-- Location: LCCOMB_X29_Y20_N12
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~1_combout\);

-- Location: FF_X29_Y20_N13
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0));

-- Location: LCCOMB_X25_Y23_N12
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[0]~10_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0) $ (VCC))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0) & VCC))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[0]~11\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[0]~10_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[0]~11\);

-- Location: FF_X25_Y23_N13
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[0]~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(0));

-- Location: LCCOMB_X21_Y23_N0
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[0]~10_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(0) & ((GND) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(0)))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(0) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(0) $ (GND)))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[0]~11\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(0)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(0),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[0]~10_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[0]~11\);

-- Location: LCCOMB_X22_Y23_N8
\u_Image_Processor|u_Sobel_Edge_Detector|Add11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~0_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(0) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(0) $ (VCC))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(0) & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(0)) # (GND)))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~1\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(0)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(0),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~0_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~1\);

-- Location: LCCOMB_X23_Y23_N10
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~0_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(7) & 
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(7),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~0_combout\);

-- Location: FF_X23_Y23_N11
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7));

-- Location: LCCOMB_X22_Y20_N26
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~7_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~7_combout\);

-- Location: FF_X22_Y20_N27
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7));

-- Location: LCCOMB_X22_Y20_N24
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~0_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~0_combout\);

-- Location: FF_X22_Y20_N25
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7));

-- Location: LCCOMB_X28_Y23_N22
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(6),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~1_combout\);

-- Location: FF_X28_Y23_N23
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6));

-- Location: LCCOMB_X26_Y22_N4
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~0_combout\);

-- Location: FF_X26_Y22_N5
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6));

-- Location: LCCOMB_X26_Y22_N30
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~1_combout\);

-- Location: FF_X26_Y22_N31
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6));

-- Location: LCCOMB_X28_Y23_N4
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(5),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~2_combout\);

-- Location: FF_X28_Y23_N5
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5));

-- Location: LCCOMB_X24_Y23_N4
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~1_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~1_combout\);

-- Location: FF_X24_Y23_N5
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5));

-- Location: LCCOMB_X24_Y23_N30
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~2_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~2_combout\);

-- Location: FF_X24_Y23_N31
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5));

-- Location: LCCOMB_X26_Y23_N10
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(4),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~3_combout\);

-- Location: FF_X25_Y23_N7
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~3_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4));

-- Location: LCCOMB_X25_Y23_N2
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~2_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~2_combout\);

-- Location: FF_X25_Y23_N3
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4));

-- Location: LCCOMB_X24_Y22_N0
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~3_combout\);

-- Location: FF_X24_Y22_N1
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~3_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4));

-- Location: LCCOMB_X24_Y23_N26
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~4_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(3),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~4_combout\);

-- Location: FF_X24_Y23_N27
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~4_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3));

-- Location: LCCOMB_X22_Y20_N22
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~3_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~3_combout\);

-- Location: FF_X22_Y20_N23
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~3_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3));

-- Location: LCCOMB_X22_Y20_N12
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~4_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~4_combout\);

-- Location: FF_X22_Y20_N13
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~4_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3));

-- Location: LCCOMB_X26_Y23_N4
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~5_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(2) & 
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(2),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~5_combout\);

-- Location: LCCOMB_X25_Y23_N8
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13[2]~feeder_combout\ = \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~5_combout\,
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13[2]~feeder_combout\);

-- Location: FF_X25_Y23_N9
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13[2]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2));

-- Location: LCCOMB_X25_Y23_N0
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~4_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~4_combout\);

-- Location: FF_X25_Y23_N1
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~4_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2));

-- Location: LCCOMB_X28_Y23_N20
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~6_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(1) & 
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_2|altsyncram_component|auto_generated|q_b\(1),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~6_combout\);

-- Location: FF_X28_Y23_N21
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13~6_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1));

-- Location: LCCOMB_X24_Y23_N0
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~5_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~5_combout\);

-- Location: FF_X24_Y23_N1
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12~5_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1));

-- Location: LCCOMB_X26_Y21_N28
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~5_combout\);

-- Location: FF_X26_Y21_N29
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~5_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2));

-- Location: LCCOMB_X24_Y22_N30
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~6_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~6_combout\);

-- Location: FF_X24_Y22_N31
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11~6_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1));

-- Location: LCCOMB_X24_Y21_N2
\u_Image_Processor|u_Gaussian_Filter|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add0~0_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1) $ (VCC))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1) & VCC))
-- \u_Image_Processor|u_Gaussian_Filter|Add0~1\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1),
	datad => VCC,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add0~0_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add0~1\);

-- Location: LCCOMB_X24_Y21_N4
\u_Image_Processor|u_Gaussian_Filter|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add0~2_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2) & 
-- (\u_Image_Processor|u_Gaussian_Filter|Add0~1\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2) & (!\u_Image_Processor|u_Gaussian_Filter|Add0~1\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2) & (!\u_Image_Processor|u_Gaussian_Filter|Add0~1\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2) & ((\u_Image_Processor|u_Gaussian_Filter|Add0~1\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|Add0~3\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add0~1\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1) & ((!\u_Image_Processor|u_Gaussian_Filter|Add0~1\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add0~1\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add0~2_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add0~3\);

-- Location: LCCOMB_X24_Y21_N6
\u_Image_Processor|u_Gaussian_Filter|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add0~4_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2) $ 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add0~3\)))) # (GND)
-- \u_Image_Processor|u_Gaussian_Filter|Add0~5\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add0~3\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add0~3\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add0~4_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add0~5\);

-- Location: LCCOMB_X24_Y21_N8
\u_Image_Processor|u_Gaussian_Filter|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add0~6_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3) & 
-- (\u_Image_Processor|u_Gaussian_Filter|Add0~5\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3) & (!\u_Image_Processor|u_Gaussian_Filter|Add0~5\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3) & (!\u_Image_Processor|u_Gaussian_Filter|Add0~5\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3) & ((\u_Image_Processor|u_Gaussian_Filter|Add0~5\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|Add0~7\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add0~5\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4) & ((!\u_Image_Processor|u_Gaussian_Filter|Add0~5\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add0~5\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add0~6_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add0~7\);

-- Location: LCCOMB_X24_Y21_N10
\u_Image_Processor|u_Gaussian_Filter|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add0~8_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4) $ 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add0~7\)))) # (GND)
-- \u_Image_Processor|u_Gaussian_Filter|Add0~9\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add0~7\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add0~7\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add0~8_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add0~9\);

-- Location: LCCOMB_X24_Y21_N12
\u_Image_Processor|u_Gaussian_Filter|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add0~10_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5) & 
-- (\u_Image_Processor|u_Gaussian_Filter|Add0~9\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5) & (!\u_Image_Processor|u_Gaussian_Filter|Add0~9\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5) & (!\u_Image_Processor|u_Gaussian_Filter|Add0~9\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5) & ((\u_Image_Processor|u_Gaussian_Filter|Add0~9\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|Add0~11\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add0~9\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6) & ((!\u_Image_Processor|u_Gaussian_Filter|Add0~9\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add0~9\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add0~10_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add0~11\);

-- Location: LCCOMB_X24_Y21_N14
\u_Image_Processor|u_Gaussian_Filter|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add0~12_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6) $ 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add0~11\)))) # (GND)
-- \u_Image_Processor|u_Gaussian_Filter|Add0~13\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add0~11\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add0~11\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add0~12_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add0~13\);

-- Location: LCCOMB_X24_Y21_N16
\u_Image_Processor|u_Gaussian_Filter|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add0~14_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7) & (!\u_Image_Processor|u_Gaussian_Filter|Add0~13\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7) & ((\u_Image_Processor|u_Gaussian_Filter|Add0~13\) # (GND)))
-- \u_Image_Processor|u_Gaussian_Filter|Add0~15\ = CARRY((!\u_Image_Processor|u_Gaussian_Filter|Add0~13\) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add0~13\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add0~14_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add0~15\);

-- Location: LCCOMB_X24_Y21_N18
\u_Image_Processor|u_Gaussian_Filter|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add0~16_combout\ = !\u_Image_Processor|u_Gaussian_Filter|Add0~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Gaussian_Filter|Add0~15\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add0~16_combout\);

-- Location: LCCOMB_X24_Y23_N8
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[1]~12_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add0~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~11\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~11\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add0~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~11\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~11\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[1]~13\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add0~0_combout\ & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~11\)) # (!\u_Image_Processor|u_Gaussian_Filter|Add0~0_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~11\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add0~0_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[0]~11\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[1]~12_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[1]~13\);

-- Location: LCCOMB_X24_Y23_N10
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[2]~14_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|Add0~2_combout\ $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2) $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[1]~13\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[2]~15\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add0~2_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[1]~13\))) # (!\u_Image_Processor|u_Gaussian_Filter|Add0~2_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[1]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add0~2_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[1]~13\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[2]~14_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[2]~15\);

-- Location: LCCOMB_X24_Y23_N12
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[3]~16_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & ((\u_Image_Processor|u_Gaussian_Filter|Add0~4_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[2]~15\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|Add0~4_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[2]~15\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & ((\u_Image_Processor|u_Gaussian_Filter|Add0~4_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[2]~15\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add0~4_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[2]~15\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[3]~17\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & (!\u_Image_Processor|u_Gaussian_Filter|Add0~4_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[2]~15\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[2]~15\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add0~4_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[2]~15\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[3]~16_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[3]~17\);

-- Location: LCCOMB_X24_Y23_N14
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[4]~18_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4) $ (\u_Image_Processor|u_Gaussian_Filter|Add0~6_combout\ $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[3]~17\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[4]~19\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4) & ((\u_Image_Processor|u_Gaussian_Filter|Add0~6_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[3]~17\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4) & (\u_Image_Processor|u_Gaussian_Filter|Add0~6_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[3]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add0~6_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[3]~17\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[4]~18_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[4]~19\);

-- Location: LCCOMB_X24_Y23_N16
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[5]~20_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add0~8_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[4]~19\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[4]~19\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add0~8_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[4]~19\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[4]~19\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[5]~21\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add0~8_combout\ & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[4]~19\)) # (!\u_Image_Processor|u_Gaussian_Filter|Add0~8_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[4]~19\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add0~8_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[4]~19\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[5]~20_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[5]~21\);

-- Location: LCCOMB_X24_Y23_N18
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[6]~22_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6) $ (\u_Image_Processor|u_Gaussian_Filter|Add0~10_combout\ $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[5]~21\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[6]~23\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6) & ((\u_Image_Processor|u_Gaussian_Filter|Add0~10_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[5]~21\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6) & (\u_Image_Processor|u_Gaussian_Filter|Add0~10_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[5]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add0~10_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[5]~21\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[6]~22_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[6]~23\);

-- Location: LCCOMB_X24_Y23_N20
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[7]~24_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7) & ((\u_Image_Processor|u_Gaussian_Filter|Add0~12_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[6]~23\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|Add0~12_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[6]~23\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7) & ((\u_Image_Processor|u_Gaussian_Filter|Add0~12_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[6]~23\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add0~12_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[6]~23\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[7]~25\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7) & (!\u_Image_Processor|u_Gaussian_Filter|Add0~12_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[6]~23\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[6]~23\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add0~12_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[6]~23\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[7]~24_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[7]~25\);

-- Location: LCCOMB_X24_Y23_N22
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[8]~26_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add0~14_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[7]~25\ $ (GND))) # (!\u_Image_Processor|u_Gaussian_Filter|Add0~14_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[7]~25\ & VCC))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[8]~27\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add0~14_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add0~14_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[7]~25\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[8]~26_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[8]~27\);

-- Location: LCCOMB_X24_Y23_N24
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[9]~28_combout\ = \u_Image_Processor|u_Gaussian_Filter|Add0~16_combout\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|Add0~16_combout\,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[8]~27\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[9]~28_combout\);

-- Location: FF_X24_Y23_N25
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[9]~28_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(9));

-- Location: LCCOMB_X25_Y20_N6
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[7]~feeder_combout\ = \u_Image_Processor|u_rgb2ycbcr|img_y[7]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_rgb2ycbcr|img_y[7]~1_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[7]~feeder_combout\);

-- Location: FF_X25_Y20_N7
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[7]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(7));

-- Location: LCCOMB_X29_Y20_N8
\u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(7),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~0_combout\);

-- Location: FF_X29_Y20_N9
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7));

-- Location: LCCOMB_X29_Y20_N2
\u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p32~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p32~2_combout\);

-- Location: FF_X29_Y20_N3
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p32~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7));

-- Location: LCCOMB_X29_Y21_N28
\u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~0_combout\);

-- Location: FF_X29_Y21_N29
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7));

-- Location: LCCOMB_X22_Y23_N0
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[6]~feeder_combout\ = \u_Image_Processor|u_rgb2ycbcr|img_y[6]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_rgb2ycbcr|img_y[6]~2_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[6]~feeder_combout\);

-- Location: FF_X22_Y23_N1
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[6]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(6));

-- Location: LCCOMB_X23_Y23_N0
\u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(6),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~1_combout\);

-- Location: FF_X23_Y23_N1
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6));

-- Location: LCCOMB_X28_Y23_N26
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~0_combout\);

-- Location: FF_X29_Y23_N25
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6));

-- Location: LCCOMB_X29_Y23_N8
\u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6) & 
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~0_combout\);

-- Location: FF_X29_Y23_N9
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6));

-- Location: FF_X25_Y20_N1
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|img_y[5]~3_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(5));

-- Location: LCCOMB_X28_Y20_N20
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(5),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~0_combout\);

-- Location: LCCOMB_X29_Y20_N26
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[5]~feeder_combout\ = \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~0_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[5]~feeder_combout\);

-- Location: FF_X29_Y20_N27
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[5]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5));

-- Location: LCCOMB_X29_Y21_N2
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5),
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~0_combout\);

-- Location: FF_X29_Y21_N3
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5));

-- Location: LCCOMB_X29_Y23_N0
\u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~1_combout\);

-- Location: FF_X29_Y23_N1
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5));

-- Location: LCCOMB_X28_Y16_N16
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[4]~feeder_combout\ = \u_Image_Processor|u_rgb2ycbcr|img_y[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_rgb2ycbcr|img_y[4]~4_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[4]~feeder_combout\);

-- Location: FF_X28_Y16_N17
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[4]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(4));

-- Location: LCCOMB_X29_Y20_N24
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(4),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~1_combout\);

-- Location: FF_X29_Y20_N25
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4));

-- Location: LCCOMB_X29_Y23_N2
\u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p32~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p32~0_combout\);

-- Location: FF_X29_Y23_N3
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p32~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4));

-- Location: FF_X25_Y20_N3
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|Mux18~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(3));

-- Location: LCCOMB_X29_Y20_N14
\u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(3),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~2_combout\);

-- Location: FF_X29_Y20_N15
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3));

-- Location: LCCOMB_X29_Y23_N30
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~1_combout\);

-- Location: FF_X29_Y23_N31
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3));

-- Location: LCCOMB_X29_Y23_N4
\u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4) & 
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~2_combout\);

-- Location: FF_X29_Y23_N5
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4));

-- Location: LCCOMB_X29_Y23_N10
\u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3) & 
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~3_combout\);

-- Location: FF_X29_Y23_N11
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p31~3_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3));

-- Location: FF_X23_Y22_N15
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_rgb2ycbcr|img_y[2]~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(2));

-- Location: LCCOMB_X23_Y22_N0
\u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(2) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(2),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~3_combout\);

-- Location: LCCOMB_X23_Y23_N2
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[2]~feeder_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p33~3_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[2]~feeder_combout\);

-- Location: FF_X23_Y23_N3
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[2]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2));

-- Location: LCCOMB_X29_Y20_N22
\u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p32~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2) & 
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p32~1_combout\);

-- Location: FF_X29_Y20_N23
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|u_Matrix_Generate_3X3_8Bit|matrix_p32~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2));

-- Location: LCCOMB_X29_Y21_N0
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~0_combout\);

-- Location: FF_X29_Y21_N1
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2));

-- Location: LCCOMB_X28_Y16_N6
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[1]~feeder_combout\ = \u_Image_Processor|u_rgb2ycbcr|img_y[1]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_rgb2ycbcr|img_y[1]~5_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[1]~feeder_combout\);

-- Location: FF_X28_Y16_N7
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data[1]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_rgb2ycbcr|pre_frame_valid_d\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(1));

-- Location: LCCOMB_X28_Y20_N24
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|row3_data\(1),
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~0_combout\);

-- Location: FF_X28_Y20_N25
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1));

-- Location: LCCOMB_X25_Y23_N10
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1),
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~2_combout\);

-- Location: LCCOMB_X28_Y23_N10
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32[1]~feeder_combout\ = \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32~2_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32[1]~feeder_combout\);

-- Location: FF_X28_Y23_N11
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32[1]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1));

-- Location: LCCOMB_X28_Y23_N14
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~0_combout\);

-- Location: FF_X28_Y23_N15
\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1));

-- Location: LCCOMB_X29_Y23_N12
\u_Image_Processor|u_Gaussian_Filter|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add4~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1) $ (VCC))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1) & VCC))
-- \u_Image_Processor|u_Gaussian_Filter|Add4~1\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1),
	datad => VCC,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add4~0_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add4~1\);

-- Location: LCCOMB_X29_Y23_N14
\u_Image_Processor|u_Gaussian_Filter|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add4~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1) & 
-- (\u_Image_Processor|u_Gaussian_Filter|Add4~1\ & VCC)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1) & (!\u_Image_Processor|u_Gaussian_Filter|Add4~1\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1) & (!\u_Image_Processor|u_Gaussian_Filter|Add4~1\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1) & ((\u_Image_Processor|u_Gaussian_Filter|Add4~1\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|Add4~3\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2) & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add4~1\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2) & ((!\u_Image_Processor|u_Gaussian_Filter|Add4~1\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add4~1\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add4~2_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add4~3\);

-- Location: LCCOMB_X29_Y23_N16
\u_Image_Processor|u_Gaussian_Filter|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add4~4_combout\ = ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3) $ (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2) $ 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add4~3\)))) # (GND)
-- \u_Image_Processor|u_Gaussian_Filter|Add4~5\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add4~3\))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add4~3\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add4~4_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add4~5\);

-- Location: LCCOMB_X29_Y23_N18
\u_Image_Processor|u_Gaussian_Filter|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add4~6_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4) & 
-- (\u_Image_Processor|u_Gaussian_Filter|Add4~5\ & VCC)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4) & (!\u_Image_Processor|u_Gaussian_Filter|Add4~5\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4) & (!\u_Image_Processor|u_Gaussian_Filter|Add4~5\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4) & ((\u_Image_Processor|u_Gaussian_Filter|Add4~5\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|Add4~7\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3) & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add4~5\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3) & ((!\u_Image_Processor|u_Gaussian_Filter|Add4~5\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add4~5\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add4~6_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add4~7\);

-- Location: LCCOMB_X29_Y23_N20
\u_Image_Processor|u_Gaussian_Filter|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add4~8_combout\ = ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5) $ (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4) $ 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add4~7\)))) # (GND)
-- \u_Image_Processor|u_Gaussian_Filter|Add4~9\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add4~7\))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add4~7\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add4~8_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add4~9\);

-- Location: LCCOMB_X29_Y23_N22
\u_Image_Processor|u_Gaussian_Filter|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add4~10_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5) & 
-- (\u_Image_Processor|u_Gaussian_Filter|Add4~9\ & VCC)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5) & (!\u_Image_Processor|u_Gaussian_Filter|Add4~9\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5) & (!\u_Image_Processor|u_Gaussian_Filter|Add4~9\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5) & ((\u_Image_Processor|u_Gaussian_Filter|Add4~9\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|Add4~11\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6) & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add4~9\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6) & ((!\u_Image_Processor|u_Gaussian_Filter|Add4~9\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add4~9\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add4~10_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add4~11\);

-- Location: LCCOMB_X29_Y23_N24
\u_Image_Processor|u_Gaussian_Filter|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add4~12_combout\ = ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7) $ (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6) $ 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add4~11\)))) # (GND)
-- \u_Image_Processor|u_Gaussian_Filter|Add4~13\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add4~11\))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add4~11\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add4~12_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add4~13\);

-- Location: LCCOMB_X29_Y23_N26
\u_Image_Processor|u_Gaussian_Filter|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add4~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7) & (!\u_Image_Processor|u_Gaussian_Filter|Add4~13\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7) & ((\u_Image_Processor|u_Gaussian_Filter|Add4~13\) # (GND)))
-- \u_Image_Processor|u_Gaussian_Filter|Add4~15\ = CARRY((!\u_Image_Processor|u_Gaussian_Filter|Add4~13\) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add4~13\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add4~14_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add4~15\);

-- Location: LCCOMB_X29_Y23_N28
\u_Image_Processor|u_Gaussian_Filter|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add4~16_combout\ = !\u_Image_Processor|u_Gaussian_Filter|Add4~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Gaussian_Filter|Add4~15\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add4~16_combout\);

-- Location: LCCOMB_X25_Y23_N14
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[1]~12_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & ((\u_Image_Processor|u_Gaussian_Filter|Add4~0_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[0]~11\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|Add4~0_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[0]~11\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & ((\u_Image_Processor|u_Gaussian_Filter|Add4~0_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[0]~11\)) # (!\u_Image_Processor|u_Gaussian_Filter|Add4~0_combout\ 
-- & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[0]~11\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[1]~13\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & (!\u_Image_Processor|u_Gaussian_Filter|Add4~0_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[0]~11\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[0]~11\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add4~0_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[0]~11\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[1]~12_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[1]~13\);

-- Location: LCCOMB_X25_Y23_N16
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[2]~14_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|Add4~2_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2) $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[1]~13\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[2]~15\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add4~2_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[1]~13\))) # (!\u_Image_Processor|u_Gaussian_Filter|Add4~2_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[1]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add4~2_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[1]~13\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[2]~14_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[2]~15\);

-- Location: LCCOMB_X25_Y23_N18
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[3]~16_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add4~4_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[2]~15\ & VCC)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[2]~15\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add4~4_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[2]~15\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[2]~15\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[3]~17\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add4~4_combout\ & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[2]~15\)) # (!\u_Image_Processor|u_Gaussian_Filter|Add4~4_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[2]~15\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add4~4_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[2]~15\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[3]~16_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[3]~17\);

-- Location: LCCOMB_X25_Y23_N20
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[4]~18_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|Add4~6_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4) $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[3]~17\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[4]~19\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add4~6_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[3]~17\))) # (!\u_Image_Processor|u_Gaussian_Filter|Add4~6_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[3]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add4~6_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[3]~17\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[4]~18_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[4]~19\);

-- Location: LCCOMB_X25_Y23_N22
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[5]~20_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & ((\u_Image_Processor|u_Gaussian_Filter|Add4~8_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[4]~19\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|Add4~8_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[4]~19\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & ((\u_Image_Processor|u_Gaussian_Filter|Add4~8_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[4]~19\)) # (!\u_Image_Processor|u_Gaussian_Filter|Add4~8_combout\ 
-- & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[4]~19\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[5]~21\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & (!\u_Image_Processor|u_Gaussian_Filter|Add4~8_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[4]~19\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[4]~19\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add4~8_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[4]~19\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[5]~20_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[5]~21\);

-- Location: LCCOMB_X25_Y23_N24
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[6]~22_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|Add4~10_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6) $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[5]~21\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[6]~23\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add4~10_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[5]~21\))) # (!\u_Image_Processor|u_Gaussian_Filter|Add4~10_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[5]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add4~10_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[5]~21\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[6]~22_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[6]~23\);

-- Location: LCCOMB_X25_Y23_N26
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[7]~24_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & ((\u_Image_Processor|u_Gaussian_Filter|Add4~12_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[6]~23\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|Add4~12_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[6]~23\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & ((\u_Image_Processor|u_Gaussian_Filter|Add4~12_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[6]~23\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add4~12_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[6]~23\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[7]~25\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & (!\u_Image_Processor|u_Gaussian_Filter|Add4~12_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[6]~23\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[6]~23\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add4~12_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[6]~23\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[7]~24_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[7]~25\);

-- Location: LCCOMB_X25_Y23_N28
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[8]~26_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add4~14_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[7]~25\ $ (GND))) # (!\u_Image_Processor|u_Gaussian_Filter|Add4~14_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[7]~25\ & VCC))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[8]~27\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add4~14_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|Add4~14_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[7]~25\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[8]~26_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[8]~27\);

-- Location: LCCOMB_X25_Y23_N30
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[9]~28_combout\ = \u_Image_Processor|u_Gaussian_Filter|Add4~16_combout\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add4~16_combout\,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[8]~27\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[9]~28_combout\);

-- Location: FF_X25_Y23_N31
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[9]~28_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(9));

-- Location: FF_X24_Y23_N23
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[8]~26_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(8));

-- Location: FF_X25_Y23_N29
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[8]~26_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(8));

-- Location: FF_X25_Y23_N27
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[7]~24_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7));

-- Location: FF_X24_Y23_N21
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[7]~24_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(7));

-- Location: FF_X24_Y23_N19
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[6]~22_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(6));

-- Location: FF_X25_Y23_N25
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[6]~22_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(6));

-- Location: FF_X25_Y23_N23
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[5]~20_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(5));

-- Location: FF_X24_Y23_N17
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[5]~20_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(5));

-- Location: FF_X25_Y23_N21
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[4]~18_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(4));

-- Location: FF_X24_Y23_N15
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[4]~18_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(4));

-- Location: FF_X25_Y23_N19
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[3]~16_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(3));

-- Location: FF_X24_Y23_N13
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[3]~16_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(3));

-- Location: FF_X25_Y23_N17
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[2]~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(2));

-- Location: FF_X24_Y23_N11
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[2]~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(2));

-- Location: FF_X25_Y23_N15
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2[1]~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(1));

-- Location: FF_X24_Y23_N9
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1[1]~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(1));

-- Location: LCCOMB_X23_Y23_N12
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~1_cout\ = CARRY((!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(0) & \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(0),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~1_cout\);

-- Location: LCCOMB_X23_Y23_N14
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~3_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(1) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(1) & !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~1_cout\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(1)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(1),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~1_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~3_cout\);

-- Location: LCCOMB_X23_Y23_N16
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~5_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(2) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~3_cout\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(2)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(2) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(2) & !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(2),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~3_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~5_cout\);

-- Location: LCCOMB_X23_Y23_N18
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~7_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(3) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(3) & !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~5_cout\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(3) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(3)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(3),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~5_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~7_cout\);

-- Location: LCCOMB_X23_Y23_N20
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~9_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(4) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~7_cout\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(4)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(4) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(4) & !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(4),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~7_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~9_cout\);

-- Location: LCCOMB_X23_Y23_N22
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~11_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(5) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(5) & !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~9_cout\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(5)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(5),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~9_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~11_cout\);

-- Location: LCCOMB_X23_Y23_N24
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~13_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(6) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(6) & !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~11_cout\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(6) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(6)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(6),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~11_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~13_cout\);

-- Location: LCCOMB_X23_Y23_N26
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~15_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(7) & !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~13_cout\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(7)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~13_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~15_cout\);

-- Location: LCCOMB_X23_Y23_N28
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~17_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(8) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(8) & !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~15_cout\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(8) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(8)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(8),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(8),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~15_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~17_cout\);

-- Location: LCCOMB_X23_Y23_N30
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~18_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(9) & (\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~17_cout\ & \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(9))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(9) & ((\u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~17_cout\) # (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(9),
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(9),
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~17_cout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~18_combout\);

-- Location: FF_X21_Y23_N1
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[0]~10_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(0));

-- Location: LCCOMB_X21_Y23_N2
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[1]~12_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[0]~11\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[0]~11\) # (GND))))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(1) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[0]~11\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[0]~11\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[1]~13\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(1) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[0]~11\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(1)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(1) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[0]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(1),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[0]~11\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[1]~12_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[1]~13\);

-- Location: LCCOMB_X22_Y23_N10
\u_Image_Processor|u_Sobel_Edge_Detector|Add11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~2_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add11~1\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add11~1\) # (GND))))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(1) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Add11~1\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add11~1\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~3\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(1) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Add11~1\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(1)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(1) & !\u_Image_Processor|u_Sobel_Edge_Detector|Add11~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(1),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~1\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~2_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~3\);

-- Location: FF_X21_Y23_N3
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[1]~12_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(1));

-- Location: LCCOMB_X21_Y23_N4
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[2]~14_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(2) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(2) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[1]~13\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[2]~15\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(2) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[1]~13\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(2)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(2) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(2) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[1]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(2),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[1]~13\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[2]~14_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[2]~15\);

-- Location: LCCOMB_X22_Y23_N12
\u_Image_Processor|u_Sobel_Edge_Detector|Add11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~4_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(2) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(2) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Add11~3\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~5\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(2) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Add11~3\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(2)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(2) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(2) & !\u_Image_Processor|u_Sobel_Edge_Detector|Add11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(2),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~3\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~4_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~5\);

-- Location: FF_X21_Y23_N5
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[2]~14_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~4_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(2));

-- Location: LCCOMB_X21_Y23_N6
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[3]~16_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(3) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[2]~15\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(3) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[2]~15\) # (GND))))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(3) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(3) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[2]~15\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[2]~15\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[3]~17\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(3) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[2]~15\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(3)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(3) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[2]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(3),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[2]~15\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[3]~16_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[3]~17\);

-- Location: LCCOMB_X22_Y23_N14
\u_Image_Processor|u_Sobel_Edge_Detector|Add11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~6_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(3) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add11~5\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(3) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add11~5\) # (GND))))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(3) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(3) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Add11~5\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add11~5\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~7\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(3) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Add11~5\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(3)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(3) & !\u_Image_Processor|u_Sobel_Edge_Detector|Add11~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(3),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~5\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~6_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~7\);

-- Location: FF_X21_Y23_N7
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[3]~16_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~6_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(3));

-- Location: LCCOMB_X21_Y23_N8
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[4]~18_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(4) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(4) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[3]~17\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[4]~19\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(4) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(4) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[3]~17\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(4) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(4)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[3]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(4),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[3]~17\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[4]~18_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[4]~19\);

-- Location: LCCOMB_X22_Y23_N16
\u_Image_Processor|u_Sobel_Edge_Detector|Add11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~8_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(4) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(4) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Add11~7\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~9\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(4) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(4) & !\u_Image_Processor|u_Sobel_Edge_Detector|Add11~7\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(4) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(4)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Add11~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(4),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~7\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~8_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~9\);

-- Location: FF_X21_Y23_N9
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[4]~18_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~8_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(4));

-- Location: LCCOMB_X21_Y23_N10
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[5]~20_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[4]~19\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[4]~19\) # (GND))))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(5) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[4]~19\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[4]~19\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[5]~21\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(5) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[4]~19\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(5)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(5) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[4]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(5),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[4]~19\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[5]~20_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[5]~21\);

-- Location: LCCOMB_X22_Y23_N18
\u_Image_Processor|u_Sobel_Edge_Detector|Add11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~10_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add11~9\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add11~9\) # (GND))))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(5) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Add11~9\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add11~9\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~11\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(5) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Add11~9\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(5)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(5) & !\u_Image_Processor|u_Sobel_Edge_Detector|Add11~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(5),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~9\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~10_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~11\);

-- Location: FF_X21_Y23_N11
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[5]~20_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(5));

-- Location: LCCOMB_X21_Y23_N12
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[6]~22_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(6) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(6) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[5]~21\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[6]~23\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(6) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[5]~21\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(6)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(6) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(6) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[5]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(6),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[5]~21\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[6]~22_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[6]~23\);

-- Location: LCCOMB_X22_Y23_N20
\u_Image_Processor|u_Sobel_Edge_Detector|Add11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~12_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(6) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(6) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Add11~11\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~13\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(6) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(6) & !\u_Image_Processor|u_Sobel_Edge_Detector|Add11~11\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(6) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(6)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Add11~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(6),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~11\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~12_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~13\);

-- Location: FF_X21_Y23_N13
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[6]~22_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(6));

-- Location: LCCOMB_X21_Y23_N14
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[7]~24_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[6]~23\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[6]~23\ & VCC)))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7) & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[6]~23\) # (GND))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[6]~23\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[7]~25\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(7) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[6]~23\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[6]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(7),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[6]~23\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[7]~24_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[7]~25\);

-- Location: LCCOMB_X22_Y23_N22
\u_Image_Processor|u_Sobel_Edge_Detector|Add11~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~14_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add11~13\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add11~13\) # (GND))))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Add11~13\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add11~13\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~15\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(7) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Add11~13\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(7) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7) & !\u_Image_Processor|u_Sobel_Edge_Detector|Add11~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(7),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~13\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~14_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~15\);

-- Location: FF_X21_Y23_N15
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[7]~24_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(7));

-- Location: LCCOMB_X21_Y23_N16
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[8]~26_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(8) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(8) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[7]~25\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[8]~27\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(8) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[7]~25\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(8)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(8) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(8) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[7]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(8),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(8),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[7]~25\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[8]~26_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[8]~27\);

-- Location: LCCOMB_X22_Y23_N24
\u_Image_Processor|u_Sobel_Edge_Detector|Add11~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~16_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(8) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(8) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Add11~15\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~17\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(8) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Add11~15\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(8)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(8) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(8) & !\u_Image_Processor|u_Sobel_Edge_Detector|Add11~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(8),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(8),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~15\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~16_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~17\);

-- Location: FF_X21_Y23_N17
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[8]~26_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~16_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(8));

-- Location: LCCOMB_X21_Y23_N18
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[9]~28_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(9) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[8]~27\ $ (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(9),
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(9),
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[8]~27\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[9]~28_combout\);

-- Location: LCCOMB_X22_Y23_N26
\u_Image_Processor|u_Sobel_Edge_Detector|Add11~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add11~18_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(9) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Add11~17\ $ (!\u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp2\(9),
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_temp1\(9),
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~17\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~18_combout\);

-- Location: FF_X21_Y23_N19
\u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data[9]~28_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add11~18_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gx_data\(9));

-- Location: DSPMULT_X20_Y23_N0
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y23_N2
\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X29_Y22_N0
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[0]~10_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0) $ (VCC))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0) & VCC))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[0]~11\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[0]~10_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[0]~11\);

-- Location: FF_X29_Y22_N1
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[0]~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(0));

-- Location: LCCOMB_X24_Y22_N4
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[0]~10_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0) $ (VCC))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0) & VCC))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[0]~11\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[0]~10_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[0]~11\);

-- Location: FF_X24_Y22_N5
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[0]~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(0));

-- Location: LCCOMB_X21_Y22_N10
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[0]~10_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(0) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(0) $ (VCC))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(0) & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(0)) # (GND)))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[0]~11\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(0)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(0),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[0]~10_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[0]~11\);

-- Location: LCCOMB_X22_Y22_N8
\u_Image_Processor|u_Sobel_Edge_Detector|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~0_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(0) & ((GND) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(0)))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(0) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(0) $ (GND)))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~1\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(0)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(0),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~0_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~1\);

-- Location: LCCOMB_X29_Y21_N4
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~7_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(7) & 
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~7_combout\);

-- Location: FF_X29_Y21_N5
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7));

-- Location: LCCOMB_X26_Y22_N8
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(6),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~0_combout\);

-- Location: FF_X26_Y22_N9
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6));

-- Location: LCCOMB_X28_Y20_N14
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(5),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~1_combout\);

-- Location: FF_X28_Y20_N15
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5));

-- Location: LCCOMB_X28_Y22_N24
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(4),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~2_combout\);

-- Location: FF_X28_Y22_N25
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4));

-- Location: LCCOMB_X26_Y23_N2
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(3),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~3_combout\);

-- Location: LCCOMB_X25_Y23_N4
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23[3]~feeder_combout\ = \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~3_combout\,
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23[3]~feeder_combout\);

-- Location: FF_X25_Y23_N5
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23[3]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3));

-- Location: LCCOMB_X26_Y22_N6
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~4_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(2),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~4_combout\);

-- Location: FF_X26_Y22_N7
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~4_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2));

-- Location: LCCOMB_X28_Y22_N26
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(1),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~5_combout\);

-- Location: FF_X28_Y22_N27
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~5_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1));

-- Location: LCCOMB_X28_Y20_N28
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~6_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|u_line_shift_RAM_8bit|u_d_s_ram_1024x8_1|altsyncram_component|auto_generated|q_b\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~6_combout\);

-- Location: FF_X28_Y20_N29
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23~6_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0));

-- Location: LCCOMB_X23_Y22_N12
\u_Image_Processor|u_Sobel_Edge_Detector|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add0~0_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0) $ (VCC))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0) & VCC))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add0~1\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~0_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~1\);

-- Location: LCCOMB_X23_Y22_N14
\u_Image_Processor|u_Sobel_Edge_Detector|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add0~2_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Add0~1\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~1\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~1\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add0~1\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add0~3\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Add0~1\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~1\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~1\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~2_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~3\);

-- Location: LCCOMB_X23_Y22_N16
\u_Image_Processor|u_Sobel_Edge_Detector|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add0~4_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2) $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~3\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add0~5\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~3\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~3\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~4_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~5\);

-- Location: LCCOMB_X23_Y22_N18
\u_Image_Processor|u_Sobel_Edge_Detector|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add0~6_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Add0~5\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~5\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~5\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add0~5\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add0~7\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Add0~5\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~5\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~5\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~6_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~7\);

-- Location: LCCOMB_X23_Y22_N20
\u_Image_Processor|u_Sobel_Edge_Detector|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add0~8_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~7\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add0~9\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~7\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~7\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~8_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~9\);

-- Location: LCCOMB_X23_Y22_N22
\u_Image_Processor|u_Sobel_Edge_Detector|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add0~10_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Add0~9\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~9\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~9\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add0~9\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add0~11\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Add0~9\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~9\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~9\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~10_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~11\);

-- Location: LCCOMB_X23_Y22_N24
\u_Image_Processor|u_Sobel_Edge_Detector|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add0~12_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7) $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~11\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add0~13\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~11\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~11\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~12_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~13\);

-- Location: LCCOMB_X23_Y22_N26
\u_Image_Processor|u_Sobel_Edge_Detector|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add0~14_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~13\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add0~13\) # (GND)))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add0~15\ = CARRY((!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~13\) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~13\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~14_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~15\);

-- Location: LCCOMB_X23_Y22_N28
\u_Image_Processor|u_Sobel_Edge_Detector|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add0~16_combout\ = !\u_Image_Processor|u_Sobel_Edge_Detector|Add0~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~15\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~16_combout\);

-- Location: LCCOMB_X24_Y22_N6
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[1]~12_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Add0~0_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[0]~11\ & VCC)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[0]~11\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~0_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[0]~11\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[0]~11\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[1]~13\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Add0~0_combout\ & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[0]~11\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~0_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[0]~11\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~0_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[0]~11\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[1]~12_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[1]~13\);

-- Location: LCCOMB_X24_Y22_N8
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[2]~14_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Add0~2_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2) $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[1]~13\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[2]~15\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Add0~2_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[1]~13\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~2_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[1]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~2_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[1]~13\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[2]~14_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[2]~15\);

-- Location: LCCOMB_X24_Y22_N10
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[3]~16_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Add0~4_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[2]~15\ & VCC)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[2]~15\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~4_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[2]~15\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[2]~15\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[3]~17\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Add0~4_combout\ & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[2]~15\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~4_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[2]~15\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~4_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[2]~15\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[3]~16_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[3]~17\);

-- Location: LCCOMB_X24_Y22_N12
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[4]~18_combout\ = ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Add0~6_combout\ $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[3]~17\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[4]~19\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add0~6_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[3]~17\))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4) & (\u_Image_Processor|u_Sobel_Edge_Detector|Add0~6_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[3]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~6_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[3]~17\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[4]~18_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[4]~19\);

-- Location: LCCOMB_X24_Y22_N14
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[5]~20_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add0~8_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[4]~19\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~8_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[4]~19\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add0~8_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[4]~19\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~8_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[4]~19\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[5]~21\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~8_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[4]~19\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[4]~19\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~8_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[4]~19\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[5]~20_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[5]~21\);

-- Location: LCCOMB_X24_Y22_N16
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[6]~22_combout\ = ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Add0~10_combout\ $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[5]~21\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[6]~23\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add0~10_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[5]~21\))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6) & (\u_Image_Processor|u_Sobel_Edge_Detector|Add0~10_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[5]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~10_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[5]~21\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[6]~22_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[6]~23\);

-- Location: LCCOMB_X24_Y22_N18
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[7]~24_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add0~12_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[6]~23\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~12_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[6]~23\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add0~12_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[6]~23\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~12_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[6]~23\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[7]~25\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~12_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[6]~23\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[6]~23\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~12_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[6]~23\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[7]~24_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[7]~25\);

-- Location: LCCOMB_X24_Y22_N20
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[8]~26_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Add0~14_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[7]~25\ $ (GND))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add0~14_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[7]~25\ & VCC))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[8]~27\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Add0~14_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~14_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[7]~25\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[8]~26_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[8]~27\);

-- Location: LCCOMB_X24_Y22_N22
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[9]~28_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[8]~27\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|Add0~16_combout\,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[8]~27\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[9]~28_combout\);

-- Location: FF_X24_Y22_N23
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[9]~28_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(9));

-- Location: LCCOMB_X26_Y18_N6
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~7_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~7_combout\);

-- Location: FF_X26_Y18_N7
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7));

-- Location: LCCOMB_X29_Y20_N0
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~8_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~8_combout\);

-- Location: FF_X29_Y20_N1
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~8_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7));

-- Location: LCCOMB_X28_Y19_N4
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~6_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~6_combout\);

-- Location: FF_X28_Y19_N5
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~6_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6));

-- Location: LCCOMB_X28_Y19_N0
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~1_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~1_combout\);

-- Location: FF_X28_Y19_N1
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6));

-- Location: LCCOMB_X28_Y20_N0
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~0_combout\);

-- Location: FF_X28_Y20_N1
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5));

-- Location: LCCOMB_X28_Y20_N18
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~2_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~2_combout\);

-- Location: FF_X28_Y20_N19
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5));

-- Location: LCCOMB_X29_Y21_N8
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~1_combout\);

-- Location: FF_X29_Y21_N9
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4));

-- Location: LCCOMB_X29_Y21_N30
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~3_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~3_combout\);

-- Location: FF_X29_Y21_N31
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~3_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4));

-- Location: LCCOMB_X24_Y19_N28
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~2_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~2_combout\);

-- Location: FF_X24_Y19_N29
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3));

-- Location: LCCOMB_X28_Y19_N6
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~4_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~4_combout\);

-- Location: FF_X28_Y19_N7
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~4_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3));

-- Location: LCCOMB_X28_Y20_N8
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~3_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~3_combout\);

-- Location: FF_X28_Y20_N9
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~3_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2));

-- Location: LCCOMB_X28_Y20_N22
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~5_combout\);

-- Location: FF_X28_Y20_N23
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~5_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2));

-- Location: LCCOMB_X29_Y20_N28
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~4_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~4_combout\);

-- Location: FF_X29_Y20_N29
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~4_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1));

-- Location: LCCOMB_X29_Y20_N10
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~6_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~6_combout\);

-- Location: FF_X29_Y20_N11
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~6_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1));

-- Location: LCCOMB_X28_Y20_N4
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~5_combout\);

-- Location: FF_X28_Y20_N5
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22~5_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0));

-- Location: LCCOMB_X28_Y20_N10
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~7_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0),
	combout => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~7_combout\);

-- Location: FF_X28_Y20_N11
\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0));

-- Location: LCCOMB_X28_Y22_N6
\u_Image_Processor|u_Sobel_Edge_Detector|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add2~0_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1) $ (VCC))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1) & VCC))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add2~1\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1),
	datad => VCC,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~0_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~1\);

-- Location: LCCOMB_X28_Y22_N8
\u_Image_Processor|u_Sobel_Edge_Detector|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add2~2_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Add2~1\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~1\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~1\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add2~1\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add2~3\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Add2~1\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~1\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~1\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~2_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~3\);

-- Location: LCCOMB_X28_Y22_N10
\u_Image_Processor|u_Sobel_Edge_Detector|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add2~4_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2) $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~3\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add2~5\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~3\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~3\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~4_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~5\);

-- Location: LCCOMB_X28_Y22_N12
\u_Image_Processor|u_Sobel_Edge_Detector|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add2~6_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Add2~5\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~5\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~5\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add2~5\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add2~7\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Add2~5\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~5\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~5\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~6_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~7\);

-- Location: LCCOMB_X28_Y22_N14
\u_Image_Processor|u_Sobel_Edge_Detector|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add2~8_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5) $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~7\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add2~9\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~7\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~7\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~8_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~9\);

-- Location: LCCOMB_X28_Y22_N16
\u_Image_Processor|u_Sobel_Edge_Detector|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add2~10_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Add2~9\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~9\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~9\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add2~9\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add2~11\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Add2~9\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~9\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~9\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~10_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~11\);

-- Location: LCCOMB_X28_Y22_N18
\u_Image_Processor|u_Sobel_Edge_Detector|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add2~12_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6) $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~11\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add2~13\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~11\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~11\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~12_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~13\);

-- Location: LCCOMB_X28_Y22_N20
\u_Image_Processor|u_Sobel_Edge_Detector|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add2~14_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~13\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add2~13\) # (GND)))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add2~15\ = CARRY((!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~13\) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~13\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~14_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~15\);

-- Location: LCCOMB_X28_Y22_N22
\u_Image_Processor|u_Sobel_Edge_Detector|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add2~16_combout\ = !\u_Image_Processor|u_Sobel_Edge_Detector|Add2~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~15\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~16_combout\);

-- Location: LCCOMB_X29_Y22_N2
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[1]~12_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add2~0_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[0]~11\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~0_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[0]~11\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add2~0_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[0]~11\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~0_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[0]~11\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[1]~13\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~0_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[0]~11\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[0]~11\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~0_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[0]~11\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[1]~12_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[1]~13\);

-- Location: LCCOMB_X29_Y22_N4
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[2]~14_combout\ = ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Add2~2_combout\ $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[1]~13\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[2]~15\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add2~2_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[1]~13\))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2) & (\u_Image_Processor|u_Sobel_Edge_Detector|Add2~2_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[1]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~2_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[1]~13\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[2]~14_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[2]~15\);

-- Location: LCCOMB_X29_Y22_N6
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[3]~16_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Add2~4_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[2]~15\ & VCC)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[2]~15\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~4_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[2]~15\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[2]~15\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[3]~17\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Add2~4_combout\ & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[2]~15\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~4_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[2]~15\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~4_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[2]~15\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[3]~16_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[3]~17\);

-- Location: LCCOMB_X29_Y22_N8
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[4]~18_combout\ = ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Add2~6_combout\ $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[3]~17\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[4]~19\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add2~6_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[3]~17\))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4) & (\u_Image_Processor|u_Sobel_Edge_Detector|Add2~6_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[3]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~6_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[3]~17\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[4]~18_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[4]~19\);

-- Location: LCCOMB_X29_Y22_N10
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[5]~20_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Add2~8_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[4]~19\ & VCC)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[4]~19\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~8_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[4]~19\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[4]~19\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[5]~21\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Add2~8_combout\ & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[4]~19\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~8_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[4]~19\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~8_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[4]~19\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[5]~20_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[5]~21\);

-- Location: LCCOMB_X29_Y22_N12
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[6]~22_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Add2~10_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6) $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[5]~21\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[6]~23\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Add2~10_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[5]~21\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~10_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[5]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~10_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[5]~21\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[6]~22_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[6]~23\);

-- Location: LCCOMB_X29_Y22_N14
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[7]~24_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add2~12_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[6]~23\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~12_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[6]~23\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add2~12_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[6]~23\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~12_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[6]~23\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[7]~25\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~12_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[6]~23\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[6]~23\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~12_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[6]~23\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[7]~24_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[7]~25\);

-- Location: LCCOMB_X29_Y22_N16
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[8]~26_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Add2~14_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[7]~25\ $ (GND))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Add2~14_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[7]~25\ & VCC))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[8]~27\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Add2~14_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~14_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[7]~25\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[8]~26_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[8]~27\);

-- Location: LCCOMB_X29_Y22_N18
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[9]~28_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[8]~27\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|Add2~16_combout\,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[8]~27\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[9]~28_combout\);

-- Location: FF_X29_Y22_N19
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[9]~28_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(9));

-- Location: FF_X24_Y22_N21
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[8]~26_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(8));

-- Location: FF_X29_Y22_N17
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[8]~26_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(8));

-- Location: FF_X29_Y22_N15
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[7]~24_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(7));

-- Location: FF_X24_Y22_N19
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[7]~24_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(7));

-- Location: FF_X24_Y22_N17
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[6]~22_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(6));

-- Location: FF_X29_Y22_N13
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[6]~22_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(6));

-- Location: FF_X24_Y22_N15
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[5]~20_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(5));

-- Location: FF_X29_Y22_N11
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[5]~20_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(5));

-- Location: FF_X29_Y22_N9
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[4]~18_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(4));

-- Location: FF_X24_Y22_N13
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[4]~18_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(4));

-- Location: FF_X29_Y22_N7
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[3]~16_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(3));

-- Location: FF_X24_Y22_N11
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[3]~16_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(3));

-- Location: FF_X24_Y22_N9
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[2]~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(2));

-- Location: FF_X29_Y22_N5
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[2]~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(2));

-- Location: FF_X24_Y22_N7
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1[1]~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(1));

-- Location: FF_X29_Y22_N3
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2[1]~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(1));

-- Location: LCCOMB_X19_Y22_N12
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~1_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(0) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(0),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~1_cout\);

-- Location: LCCOMB_X19_Y22_N14
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~3_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(1) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~1_cout\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(1)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(1) & !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(1),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~1_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~3_cout\);

-- Location: LCCOMB_X19_Y22_N16
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~5_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(2) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(2) & !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~3_cout\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(2) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(2)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(2),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~3_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~5_cout\);

-- Location: LCCOMB_X19_Y22_N18
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~7_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(3) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(3) & !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~5_cout\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(3) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(3)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(3),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~5_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~7_cout\);

-- Location: LCCOMB_X19_Y22_N20
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~9_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(4) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~7_cout\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(4)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(4) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(4) & !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(4),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~7_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~9_cout\);

-- Location: LCCOMB_X19_Y22_N22
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~11_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(5) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~9_cout\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(5)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(5) & !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(5),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~9_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~11_cout\);

-- Location: LCCOMB_X19_Y22_N24
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~13_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(6) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(6) & !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~11_cout\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(6) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(6)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(6),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~11_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~13_cout\);

-- Location: LCCOMB_X19_Y22_N26
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~15_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(7) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(7) & !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~13_cout\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(7)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(7),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~13_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~15_cout\);

-- Location: LCCOMB_X19_Y22_N28
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~17_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(8) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(8) & !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~15_cout\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(8) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(8)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(8),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(8),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~15_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~17_cout\);

-- Location: LCCOMB_X19_Y22_N30
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~18_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(9) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(9) & \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~17_cout\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(9) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(9)) # (\u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(9),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(9),
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~17_cout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~18_combout\);

-- Location: FF_X21_Y22_N11
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[0]~10_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(0));

-- Location: LCCOMB_X21_Y22_N12
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[1]~12_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[0]~11\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(1) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[0]~11\ & VCC)))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(1) & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[0]~11\) # (GND))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[0]~11\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[1]~13\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(1) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(1) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[0]~11\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(1)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[0]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(1),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[0]~11\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[1]~12_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[1]~13\);

-- Location: LCCOMB_X22_Y22_N10
\u_Image_Processor|u_Sobel_Edge_Detector|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~2_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add5~1\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(1) & (\u_Image_Processor|u_Sobel_Edge_Detector|Add5~1\ & VCC)))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(1) & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|Add5~1\) # (GND))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add5~1\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~3\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(1) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(1) & !\u_Image_Processor|u_Sobel_Edge_Detector|Add5~1\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(1) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(1)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Add5~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(1),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~1\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~2_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~3\);

-- Location: FF_X21_Y22_N13
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[1]~12_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(1));

-- Location: LCCOMB_X21_Y22_N14
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[2]~14_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(2) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(2) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[1]~13\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[2]~15\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(2) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(2) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[1]~13\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(2) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(2)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[1]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(2),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[1]~13\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[2]~14_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[2]~15\);

-- Location: LCCOMB_X22_Y22_N12
\u_Image_Processor|u_Sobel_Edge_Detector|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~4_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(2) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(2) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Add5~3\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~5\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(2) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Add5~3\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(2)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(2) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(2) & !\u_Image_Processor|u_Sobel_Edge_Detector|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(2),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~3\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~4_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~5\);

-- Location: FF_X21_Y22_N15
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[2]~14_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~4_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(2));

-- Location: LCCOMB_X21_Y22_N16
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[3]~16_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(3) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[2]~15\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(3) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[2]~15\) # (GND))))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(3) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(3) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[2]~15\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[2]~15\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[3]~17\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(3) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[2]~15\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(3)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(3) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[2]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(3),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[2]~15\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[3]~16_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[3]~17\);

-- Location: LCCOMB_X22_Y22_N14
\u_Image_Processor|u_Sobel_Edge_Detector|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~6_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(3) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add5~5\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(3) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add5~5\) # (GND))))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(3) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(3) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Add5~5\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add5~5\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~7\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(3) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Add5~5\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(3)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(3) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(3) & !\u_Image_Processor|u_Sobel_Edge_Detector|Add5~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(3),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~5\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~6_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~7\);

-- Location: FF_X21_Y22_N17
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[3]~16_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~6_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(3));

-- Location: LCCOMB_X21_Y22_N18
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[4]~18_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(4) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(4) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[3]~17\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[4]~19\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(4) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(4) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[3]~17\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(4) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(4)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[3]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(4),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[3]~17\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[4]~18_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[4]~19\);

-- Location: LCCOMB_X22_Y22_N16
\u_Image_Processor|u_Sobel_Edge_Detector|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~8_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(4) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(4) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Add5~7\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~9\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(4) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(4) & !\u_Image_Processor|u_Sobel_Edge_Detector|Add5~7\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(4) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(4)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Add5~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(4),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~7\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~8_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~9\);

-- Location: FF_X21_Y22_N19
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[4]~18_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~8_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(4));

-- Location: LCCOMB_X21_Y22_N20
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[5]~20_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[4]~19\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(5) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[4]~19\ & VCC)))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(5) & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[4]~19\) # (GND))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[4]~19\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[5]~21\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(5) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(5) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[4]~19\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(5)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[4]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(5),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[4]~19\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[5]~20_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[5]~21\);

-- Location: LCCOMB_X22_Y22_N18
\u_Image_Processor|u_Sobel_Edge_Detector|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~10_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add5~9\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(5) & (\u_Image_Processor|u_Sobel_Edge_Detector|Add5~9\ & VCC)))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(5) & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|Add5~9\) # (GND))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(5) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add5~9\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~11\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(5) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(5) & !\u_Image_Processor|u_Sobel_Edge_Detector|Add5~9\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(5) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(5)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Add5~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(5),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~9\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~10_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~11\);

-- Location: FF_X21_Y22_N21
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[5]~20_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(5));

-- Location: LCCOMB_X21_Y22_N22
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[6]~22_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(6) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(6) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[5]~21\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[6]~23\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(6) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[5]~21\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(6)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(6) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(6) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[5]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(6),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[5]~21\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[6]~22_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[6]~23\);

-- Location: LCCOMB_X22_Y22_N20
\u_Image_Processor|u_Sobel_Edge_Detector|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~12_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(6) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(6) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Add5~11\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~13\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(6) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(6) & !\u_Image_Processor|u_Sobel_Edge_Detector|Add5~11\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(6) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(6)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Add5~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(6),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~11\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~12_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~13\);

-- Location: FF_X21_Y22_N23
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[6]~22_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(6));

-- Location: LCCOMB_X21_Y22_N24
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[7]~24_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(7) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[6]~23\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[6]~23\) # (GND))))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(7) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[6]~23\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(7) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[6]~23\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[7]~25\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(7) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[6]~23\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(7)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(7) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(7) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[6]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(7),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[6]~23\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[7]~24_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[7]~25\);

-- Location: LCCOMB_X22_Y22_N22
\u_Image_Processor|u_Sobel_Edge_Detector|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~14_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(7) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add5~13\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Add5~13\) # (GND))))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(7) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(7) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Add5~13\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(7) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Add5~13\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~15\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(7) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Add5~13\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(7)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(7) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(7) & !\u_Image_Processor|u_Sobel_Edge_Detector|Add5~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(7),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~13\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~14_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~15\);

-- Location: FF_X21_Y22_N25
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[7]~24_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(7));

-- Location: LCCOMB_X21_Y22_N26
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[8]~26_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(8) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(8) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[7]~25\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[8]~27\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(8) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[7]~25\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(8)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(8) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(8) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[7]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(8),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(8),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[7]~25\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[8]~26_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[8]~27\);

-- Location: LCCOMB_X22_Y22_N24
\u_Image_Processor|u_Sobel_Edge_Detector|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~16_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(8) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(8) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Add5~15\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~17\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(8) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(8) & !\u_Image_Processor|u_Sobel_Edge_Detector|Add5~15\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(8) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(8)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Add5~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(8),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(8),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~15\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~16_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~17\);

-- Location: FF_X21_Y22_N27
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[8]~26_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~16_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(8));

-- Location: LCCOMB_X21_Y22_N28
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[9]~28_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(9) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[8]~27\ $ (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(9),
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(9),
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[8]~27\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[9]~28_combout\);

-- Location: LCCOMB_X22_Y22_N26
\u_Image_Processor|u_Sobel_Edge_Detector|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Add5~18_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(9) $ (\u_Image_Processor|u_Sobel_Edge_Detector|Add5~17\ $ (!\u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp1\(9),
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_temp2\(9),
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~17\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~18_combout\);

-- Location: FF_X21_Y22_N29
\u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data[9]~28_combout\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Add5~18_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gy_data\(9));

-- Location: DSPMULT_X20_Y19_N0
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y19_N2
\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y19_N14
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[2]~19_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT2\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT2\ $ (VCC))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT2\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT2\ & VCC))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[2]~20\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT2\ & \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT2\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[2]~19_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[2]~20\);

-- Location: LCCOMB_X19_Y19_N16
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[3]~21_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT3\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[2]~20\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT3\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[2]~20\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT3\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[2]~20\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT3\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[2]~20\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[3]~22\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT3\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT3\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[2]~20\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[2]~20\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[2]~20\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[3]~21_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[3]~22\);

-- Location: LCCOMB_X19_Y19_N18
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[4]~23_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT4\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT4\ $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[3]~22\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[4]~24\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT4\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT4\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[3]~22\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT4\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT4\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[3]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[3]~22\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[4]~23_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[4]~24\);

-- Location: LCCOMB_X19_Y19_N20
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[5]~25_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT5\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT5\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[4]~24\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[4]~24\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT5\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[4]~24\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[4]~24\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[5]~26\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT5\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT5\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[4]~24\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT5\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[4]~24\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT5\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[4]~24\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[5]~25_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[5]~26\);

-- Location: LCCOMB_X19_Y19_N22
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[6]~27_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT6\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT6\ $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[5]~26\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[6]~28\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT6\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT6\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[5]~26\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT6\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT6\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[5]~26\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[6]~27_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[6]~28\);

-- Location: LCCOMB_X19_Y19_N24
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[7]~29_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT7\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[6]~28\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT7\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[6]~28\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT7\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[6]~28\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT7\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[6]~28\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[7]~30\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT7\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT7\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[6]~28\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[6]~28\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[6]~28\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[7]~29_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[7]~30\);

-- Location: LCCOMB_X19_Y19_N26
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[8]~31_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT8\ $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[7]~30\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[8]~32\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT8\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT8\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[7]~30\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT8\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT8\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[7]~30\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[8]~31_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[8]~32\);

-- Location: LCCOMB_X19_Y19_N28
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[9]~33_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT9\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[8]~32\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT9\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[8]~32\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT9\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[8]~32\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT9\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[8]~32\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[9]~34\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT9\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[8]~32\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[8]~32\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[8]~32\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[9]~33_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[9]~34\);

-- Location: LCCOMB_X19_Y19_N30
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[10]~35_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT10\ $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[9]~34\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[10]~36\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT10\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[9]~34\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT10\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT10\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[9]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[9]~34\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[10]~35_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[10]~36\);

-- Location: LCCOMB_X19_Y18_N0
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[11]~37_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT11\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[10]~36\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[10]~36\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT11\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[10]~36\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[10]~36\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[11]~38\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT11\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[10]~36\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT11\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[10]~36\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT11\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[10]~36\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[11]~37_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[11]~38\);

-- Location: LCCOMB_X19_Y18_N2
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[12]~39_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT12\ $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[11]~38\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[12]~40\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT12\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT12\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[11]~38\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT12\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT12\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[11]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[11]~38\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[12]~39_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[12]~40\);

-- Location: LCCOMB_X19_Y18_N4
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[13]~41_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT13\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[12]~40\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT13\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[12]~40\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT13\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[12]~40\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT13\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[12]~40\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[13]~42\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT13\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[12]~40\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[12]~40\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[12]~40\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[13]~41_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[13]~42\);

-- Location: LCCOMB_X19_Y18_N6
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[14]~43_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT14\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT14\ $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[13]~42\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[14]~44\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT14\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT14\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[13]~42\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT14\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT14\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[13]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT14\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[13]~42\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[14]~43_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[14]~44\);

-- Location: LCCOMB_X19_Y18_N8
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[15]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[15]~45_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT15\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[14]~44\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[14]~44\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT15\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[14]~44\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[14]~44\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[15]~46\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT15\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[14]~44\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT15\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[14]~44\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT15\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[14]~44\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[15]~45_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[15]~46\);

-- Location: LCCOMB_X19_Y18_N10
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[16]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[16]~47_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT16\ $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[15]~46\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[16]~48\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT16\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[15]~46\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT16\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT16\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[15]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT16\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[15]~46\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[16]~47_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[16]~48\);

-- Location: LCCOMB_X19_Y18_N12
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[17]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[17]~49_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT17\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT17\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[16]~48\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[16]~48\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT17\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[16]~48\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[16]~48\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[17]~50\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT17\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT17\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[16]~48\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT17\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[16]~48\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT17\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[16]~48\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[17]~49_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[17]~50\);

-- Location: LCCOMB_X19_Y18_N14
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[18]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[18]~51_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT18\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT18\ $ 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[17]~50\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[18]~52\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT18\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT18\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[17]~50\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT18\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT18\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[17]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[17]~50\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[18]~51_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[18]~52\);

-- Location: LCCOMB_X19_Y18_N16
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[19]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[19]~53_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT19\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[18]~52\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[18]~52\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[18]~52\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[18]~52\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[19]~54\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT19\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[18]~52\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[18]~52\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[18]~52\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[19]~53_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[19]~54\);

-- Location: LCCOMB_X19_Y18_N18
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[20]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[20]~55_combout\ = !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[19]~54\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[19]~54\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[20]~55_combout\);

-- Location: FF_X19_Y18_N19
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[20]~55_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20));

-- Location: FF_X19_Y18_N15
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[18]~51_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(18));

-- Location: FF_X19_Y18_N17
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[19]~53_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(19));

-- Location: LCCOMB_X19_Y18_N20
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~12_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(19) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20)) # 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20),
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(18),
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(19),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~12_combout\);

-- Location: LCCOMB_X19_Y18_N30
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~13_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(18))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(18) & \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20),
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(18),
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(19),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~13_combout\);

-- Location: LCCOMB_X19_Y18_N28
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ = (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(18)) # 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20),
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(18),
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(19),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\);

-- Location: FF_X19_Y18_N13
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[17]~49_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(17));

-- Location: FF_X19_Y18_N11
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[16]~47_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(16));

-- Location: LCCOMB_X18_Y18_N0
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~1_cout\ = CARRY(\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(16),
	datad => VCC,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X18_Y18_N2
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~2_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(17) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~1_cout\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(17) & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~1_cout\))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~3\ = CARRY((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(17) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(17),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~1_cout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~2_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~3\);

-- Location: LCCOMB_X18_Y18_N4
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~4_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~13_combout\ $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~3\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~5\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~13_combout\ & 
-- ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~3\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~13_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~13_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~3\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~4_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~5\);

-- Location: LCCOMB_X18_Y18_N6
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~6_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~12_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) 
-- & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~5\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~5\ & VCC)))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~12_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~5\) # (GND))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~5\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~7\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~12_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~5\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~12_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~12_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~5\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~6_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~7\);

-- Location: LCCOMB_X18_Y18_N8
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~7\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\);

-- Location: LCCOMB_X19_Y18_N26
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~12_combout\ = (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(19) & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & !\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(19),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20),
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(18),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~12_combout\);

-- Location: LCCOMB_X18_Y18_N28
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~17_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~12_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~12_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~6_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~17_combout\);

-- Location: LCCOMB_X18_Y18_N30
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~14_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~13_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~13_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~4_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~14_combout\);

-- Location: LCCOMB_X18_Y18_N12
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~15_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(17))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(17),
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~2_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~15_combout\);

-- Location: LCCOMB_X19_Y18_N22
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~16_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(16) $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(16),
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~16_combout\);

-- Location: FF_X19_Y18_N9
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[15]~45_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(15));

-- Location: FF_X19_Y18_N7
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[14]~43_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(14));

-- Location: LCCOMB_X18_Y18_N14
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~1_cout\ = CARRY(\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(14),
	datad => VCC,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X18_Y18_N16
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~2_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(15) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~1_cout\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(15) & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~1_cout\))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~3\ = CARRY((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(15) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(15),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~1_cout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~2_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~3\);

-- Location: LCCOMB_X18_Y18_N18
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~4_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~16_combout\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~3\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~5\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & 
-- ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~3\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~16_combout\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~16_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~16_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~3\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~4_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~5\);

-- Location: LCCOMB_X18_Y18_N20
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~6_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~15_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~5\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~5\ & VCC)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~15_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~5\) # (GND))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~5\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~7\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~15_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~5\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~15_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~15_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~5\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~6_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~7\);

-- Location: LCCOMB_X18_Y18_N22
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~8_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~14_combout\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) 
-- $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~7\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~9\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~14_combout\ & 
-- ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~7\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20)))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~14_combout\ 
-- & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~14_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~7\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~8_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~9\);

-- Location: LCCOMB_X18_Y18_N24
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~11_cout\ = CARRY((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~17_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~17_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~9\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~11_cout\);

-- Location: LCCOMB_X18_Y18_N26
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~11_cout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\);

-- Location: LCCOMB_X25_Y12_N22
\u_mode_selector|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|Decoder0~2_combout\ = (!\u_key|key_value\(0) & (\u_key|key_flag~q\ & (!\u_key|key_value\(1) & \u_key|key_value\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_key|key_value\(0),
	datab => \u_key|key_flag~q\,
	datac => \u_key|key_value\(1),
	datad => \u_key|key_value\(2),
	combout => \u_mode_selector|Decoder0~2_combout\);

-- Location: LCCOMB_X21_Y21_N24
\u_mode_selector|sobel_grade[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|sobel_grade[0]~2_combout\ = \u_mode_selector|sobel_grade\(0) $ (\u_mode_selector|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_mode_selector|sobel_grade\(0),
	datad => \u_mode_selector|Decoder0~2_combout\,
	combout => \u_mode_selector|sobel_grade[0]~2_combout\);

-- Location: FF_X21_Y21_N25
\u_mode_selector|sobel_grade[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_mode_selector|sobel_grade[0]~2_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_mode_selector|sobel_grade\(0));

-- Location: LCCOMB_X21_Y21_N12
\u_mode_selector|sobel_grade[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|sobel_grade[1]~1_combout\ = \u_mode_selector|sobel_grade\(1) $ (((\u_mode_selector|sobel_grade\(0) & \u_mode_selector|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_mode_selector|sobel_grade\(0),
	datac => \u_mode_selector|sobel_grade\(1),
	datad => \u_mode_selector|Decoder0~2_combout\,
	combout => \u_mode_selector|sobel_grade[1]~1_combout\);

-- Location: FF_X21_Y21_N13
\u_mode_selector|sobel_grade[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_mode_selector|sobel_grade[1]~1_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_mode_selector|sobel_grade\(1));

-- Location: LCCOMB_X21_Y21_N14
\u_mode_selector|sobel_grade[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|sobel_grade[2]~0_combout\ = \u_mode_selector|sobel_grade\(2) $ (((\u_mode_selector|Decoder0~2_combout\ & (!\u_mode_selector|sobel_grade\(1) & \u_mode_selector|sobel_grade\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|Decoder0~2_combout\,
	datab => \u_mode_selector|sobel_grade\(1),
	datac => \u_mode_selector|sobel_grade\(2),
	datad => \u_mode_selector|sobel_grade\(0),
	combout => \u_mode_selector|sobel_grade[2]~0_combout\);

-- Location: FF_X21_Y21_N15
\u_mode_selector|sobel_grade[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~inputclkctrl_outclk\,
	d => \u_mode_selector|sobel_grade[2]~0_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_mode_selector|sobel_grade\(2));

-- Location: LCCOMB_X21_Y21_N28
\comb_11|pix_data[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~11_combout\ = (\u_mode_selector|sobel_grade\(2) & ((\u_mode_selector|sobel_grade\(0)) # (!\u_mode_selector|sobel_grade\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_mode_selector|sobel_grade\(0),
	datac => \u_mode_selector|sobel_grade\(1),
	datad => \u_mode_selector|sobel_grade\(2),
	combout => \comb_11|pix_data[13]~11_combout\);

-- Location: LCCOMB_X17_Y18_N0
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~18_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~14_combout\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~8_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~14_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~18_combout\);

-- Location: LCCOMB_X18_Y18_N10
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~19_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~15_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~15_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~6_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~19_combout\);

-- Location: LCCOMB_X17_Y18_N30
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~57_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(16) 
-- $ (((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\))))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & 
-- (((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(16),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~4_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~57_combout\);

-- Location: LCCOMB_X17_Y18_N26
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~20_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(15))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(15),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~2_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~20_combout\);

-- Location: LCCOMB_X17_Y18_N4
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~21_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(14) $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(14),
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~21_combout\);

-- Location: FF_X19_Y18_N5
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[13]~41_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(13));

-- Location: FF_X19_Y18_N3
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[12]~39_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(12));

-- Location: LCCOMB_X17_Y18_N6
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~1_cout\ = CARRY(\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(12),
	datad => VCC,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X17_Y18_N8
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~2_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(13) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~1_cout\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(13) & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~1_cout\))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~3\ = CARRY((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(13) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(13),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~1_cout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~2_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~3\);

-- Location: LCCOMB_X17_Y18_N10
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~4_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~21_combout\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~3\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~5\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & 
-- ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~3\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~21_combout\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~21_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~21_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~3\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~4_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~5\);

-- Location: LCCOMB_X17_Y18_N12
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~6_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~20_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~5\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~20_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~5\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~5\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~7\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~20_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~5\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~20_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~5\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~20_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~5\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~6_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~7\);

-- Location: LCCOMB_X17_Y18_N14
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~8_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~57_combout\ $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~7\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~9\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~57_combout\ & 
-- ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~7\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~57_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~57_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~7\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~8_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~9\);

-- Location: LCCOMB_X17_Y18_N16
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~10_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~19_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~9\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~19_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~9\) # (GND))))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~19_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~9\ & 
-- VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~19_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~9\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~11\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & 
-- ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~9\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~19_combout\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) 
-- & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~19_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~19_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~9\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~10_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~11\);

-- Location: LCCOMB_X17_Y18_N18
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~13_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~18_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~18_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~11\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~13_cout\);

-- Location: LCCOMB_X17_Y18_N20
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ = !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~13_cout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\);

-- Location: LCCOMB_X21_Y21_N22
\u_mode_selector|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|WideOr1~0_combout\ = (\u_mode_selector|sobel_grade\(2) & (!\u_mode_selector|sobel_grade\(0) & \u_mode_selector|sobel_grade\(1))) # (!\u_mode_selector|sobel_grade\(2) & ((!\u_mode_selector|sobel_grade\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_mode_selector|sobel_grade\(0),
	datac => \u_mode_selector|sobel_grade\(2),
	datad => \u_mode_selector|sobel_grade\(1),
	combout => \u_mode_selector|WideOr1~0_combout\);

-- Location: LCCOMB_X21_Y18_N30
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~22_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~19_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~19_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~10_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~22_combout\);

-- Location: LCCOMB_X17_Y18_N22
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~23_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~57_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~57_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~8_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~23_combout\);

-- Location: LCCOMB_X17_Y18_N28
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~24_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~20_combout\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~6_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~20_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~24_combout\);

-- Location: LCCOMB_X21_Y18_N28
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~58_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(14) 
-- $ ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\)))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & 
-- (((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(14),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~4_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~58_combout\);

-- Location: LCCOMB_X17_Y18_N2
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~25_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(13))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(13),
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~2_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~25_combout\);

-- Location: LCCOMB_X17_Y18_N24
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~26_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(12) $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(12),
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~26_combout\);

-- Location: FF_X19_Y18_N1
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[11]~37_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(11));

-- Location: FF_X19_Y19_N31
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[10]~35_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(10));

-- Location: LCCOMB_X21_Y18_N0
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~1_cout\ = CARRY(\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(10),
	datad => VCC,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X21_Y18_N2
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~2_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(11) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~1_cout\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(11) & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~1_cout\))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~3\ = CARRY((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(11) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(11),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~1_cout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~2_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~3\);

-- Location: LCCOMB_X21_Y18_N4
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~4_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~26_combout\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~3\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~5\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & 
-- ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~3\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~26_combout\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~26_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~26_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~3\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~4_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~5\);

-- Location: LCCOMB_X21_Y18_N6
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~6_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~25_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~25_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~5\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~25_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~5\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~25_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~5\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~7\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~25_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~5\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~5\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~25_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~5\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~6_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~7\);

-- Location: LCCOMB_X21_Y18_N8
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~8_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~58_combout\ $ (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~7\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~9\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~58_combout\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~7\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~58_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~58_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~7\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~8_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~9\);

-- Location: LCCOMB_X21_Y18_N10
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~10_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~24_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~9\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~9\ & VCC)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~24_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~9\) # (GND))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~9\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~11\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~24_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~9\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~24_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~24_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~9\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~10_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~11\);

-- Location: LCCOMB_X21_Y18_N12
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~12_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~23_combout\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~11\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~13\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~23_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~11\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~23_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~23_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~11\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~12_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~13\);

-- Location: LCCOMB_X21_Y18_N14
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~15_cout\ = CARRY((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~22_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~22_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~13\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~15_cout\);

-- Location: LCCOMB_X21_Y18_N16
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~15_cout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\);

-- Location: LCCOMB_X22_Y18_N28
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~27_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~23_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~23_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~12_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~27_combout\);

-- Location: LCCOMB_X21_Y18_N20
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~28_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~24_combout\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~10_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~24_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~28_combout\);

-- Location: LCCOMB_X21_Y18_N24
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~29_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~58_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~58_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~8_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~29_combout\);

-- Location: LCCOMB_X21_Y18_N18
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~30_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~25_combout\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~6_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~25_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~30_combout\);

-- Location: LCCOMB_X21_Y18_N26
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~59_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ $ ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(12))))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & (((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(12),
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~4_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~59_combout\);

-- Location: LCCOMB_X22_Y18_N30
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~31_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(11)))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~2_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(11),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~31_combout\);

-- Location: LCCOMB_X21_Y18_N22
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~32_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(10) $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(10),
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~32_combout\);

-- Location: FF_X19_Y19_N29
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[9]~33_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(9));

-- Location: FF_X19_Y19_N27
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[8]~31_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(8));

-- Location: LCCOMB_X22_Y18_N2
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~1_cout\ = CARRY(\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(8),
	datad => VCC,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X22_Y18_N4
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~2_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(9) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~1_cout\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(9) & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~1_cout\))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~3\ = CARRY((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(9) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(9),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~1_cout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~2_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~3\);

-- Location: LCCOMB_X22_Y18_N6
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~4_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~32_combout\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~3\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~5\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & 
-- ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~3\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~32_combout\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~32_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~32_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~3\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~4_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~5\);

-- Location: LCCOMB_X22_Y18_N8
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~6_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~31_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~5\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~31_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~5\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~5\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~7\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~31_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~5\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~31_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~5\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~31_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~5\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~6_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~7\);

-- Location: LCCOMB_X22_Y18_N10
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~8_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~59_combout\ $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ $ (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~7\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~9\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~59_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~7\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~59_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~59_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~7\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~8_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~9\);

-- Location: LCCOMB_X22_Y18_N12
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~10_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~30_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~30_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~9\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~30_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~9\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~30_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~9\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~11\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~30_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~9\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~9\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~30_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~9\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~10_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~11\);

-- Location: LCCOMB_X22_Y18_N14
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~12_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~29_combout\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~11\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~13\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~29_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~11\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~29_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~29_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~11\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~12_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~13\);

-- Location: LCCOMB_X22_Y18_N16
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~14_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~28_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~13\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~28_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~13\) # (GND))))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~28_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~13\ & 
-- VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~28_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~13\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~15\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & 
-- ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~13\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~28_combout\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~28_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~28_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~13\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~14_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~15\);

-- Location: LCCOMB_X22_Y18_N18
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~17_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~27_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~27_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~15\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~17_cout\);

-- Location: LCCOMB_X22_Y18_N20
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ = !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~17_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~17_cout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\);

-- Location: LCCOMB_X21_Y21_N16
\u_mode_selector|sobel_threshold~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|sobel_threshold~0_combout\ = (\u_mode_selector|sobel_grade\(2) & (\u_mode_selector|sobel_grade\(0) & \u_mode_selector|sobel_grade\(1))) # (!\u_mode_selector|sobel_grade\(2) & (!\u_mode_selector|sobel_grade\(0) & 
-- !\u_mode_selector|sobel_grade\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|sobel_grade\(2),
	datab => \u_mode_selector|sobel_grade\(0),
	datad => \u_mode_selector|sobel_grade\(1),
	combout => \u_mode_selector|sobel_threshold~0_combout\);

-- Location: LCCOMB_X21_Y21_N30
\u_mode_selector|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|WideOr2~0_combout\ = \u_mode_selector|sobel_grade\(1) $ (\u_mode_selector|sobel_grade\(2) $ (!\u_mode_selector|sobel_grade\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|sobel_grade\(1),
	datab => \u_mode_selector|sobel_grade\(2),
	datad => \u_mode_selector|sobel_grade\(0),
	combout => \u_mode_selector|WideOr2~0_combout\);

-- Location: LCCOMB_X23_Y18_N6
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~33_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~28_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~28_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~14_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~33_combout\);

-- Location: LCCOMB_X22_Y18_N0
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~34_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~29_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~29_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~12_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~34_combout\);

-- Location: LCCOMB_X22_Y18_N26
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~35_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~30_combout\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~10_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~30_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~35_combout\);

-- Location: LCCOMB_X22_Y18_N24
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~36_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~59_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~59_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~8_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~36_combout\);

-- Location: LCCOMB_X22_Y18_N22
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~37_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~31_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~31_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~6_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~37_combout\);

-- Location: LCCOMB_X23_Y19_N30
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~60_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ $ ((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(10))))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & (((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(10),
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~4_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~60_combout\);

-- Location: LCCOMB_X23_Y18_N8
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~38_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(9))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(9),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~2_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~38_combout\);

-- Location: LCCOMB_X19_Y18_N24
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~39_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(8) $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(8),
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~39_combout\);

-- Location: FF_X19_Y19_N25
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[7]~29_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(7));

-- Location: FF_X19_Y19_N23
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[6]~27_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(6));

-- Location: LCCOMB_X23_Y18_N10
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~1_cout\ = CARRY(\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(6),
	datad => VCC,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X23_Y18_N12
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~2_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(7) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~1_cout\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(7) & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~1_cout\))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~3\ = CARRY((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(7) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~1_cout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~2_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~3\);

-- Location: LCCOMB_X23_Y18_N14
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~4_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~39_combout\ $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~3\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~5\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~39_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~3\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~39_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~39_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~3\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~4_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~5\);

-- Location: LCCOMB_X23_Y18_N16
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~6_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~38_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~38_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~5\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~38_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~5\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~38_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~5\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~7\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~38_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~5\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~5\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~38_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~5\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~6_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~7\);

-- Location: LCCOMB_X23_Y18_N18
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~8_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~60_combout\ $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ $ (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~7\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~9\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~60_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~7\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~60_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~60_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~7\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~8_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~9\);

-- Location: LCCOMB_X23_Y18_N20
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~10_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~37_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~37_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~9\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~37_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~9\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~37_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~9\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~11\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~37_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~9\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~9\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~37_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~9\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~10_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~11\);

-- Location: LCCOMB_X23_Y18_N22
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~12_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~36_combout\ $ (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~11\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~13\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~36_combout\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~11\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~36_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~36_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~11\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~12_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~13\);

-- Location: LCCOMB_X23_Y18_N24
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~14_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~35_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~13\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~13\ & VCC)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~35_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~13\) # (GND))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~13\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~15\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~35_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~13\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~35_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~35_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~13\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~14_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~15\);

-- Location: LCCOMB_X23_Y18_N26
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~16_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~34_combout\ $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~15\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~17\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~34_combout\ & 
-- ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~15\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~34_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~34_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~15\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~16_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~17\);

-- Location: LCCOMB_X23_Y18_N28
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~19_cout\ = CARRY((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~33_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~33_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~17\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~19_cout\);

-- Location: LCCOMB_X23_Y18_N30
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~19_cout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\);

-- Location: LCCOMB_X22_Y19_N28
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~40_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~34_combout\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~16_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~34_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~40_combout\);

-- Location: LCCOMB_X22_Y19_N30
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~41_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~35_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~35_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~14_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~41_combout\);

-- Location: LCCOMB_X23_Y18_N0
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~42_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~36_combout\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~12_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~36_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~42_combout\);

-- Location: LCCOMB_X23_Y18_N4
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~43_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~37_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~37_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~10_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~43_combout\);

-- Location: LCCOMB_X23_Y19_N4
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~44_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~60_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~60_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~8_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~44_combout\);

-- Location: LCCOMB_X23_Y18_N2
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~45_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~38_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~38_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~6_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~45_combout\);

-- Location: LCCOMB_X23_Y19_N8
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~61_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(8) 
-- $ ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\)))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- (((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(8),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~4_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~61_combout\);

-- Location: LCCOMB_X23_Y19_N18
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~46_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(7)))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~2_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(7),
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~46_combout\);

-- Location: LCCOMB_X23_Y19_N28
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~47_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(6) $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(6),
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~47_combout\);

-- Location: FF_X19_Y19_N21
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[5]~25_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(5));

-- Location: FF_X19_Y19_N19
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[4]~23_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(4));

-- Location: LCCOMB_X22_Y19_N2
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~1_cout\ = CARRY(\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(4),
	datad => VCC,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X22_Y19_N4
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~2_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(5) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~1_cout\ & VCC)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(5) & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~1_cout\))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~3\ = CARRY((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(5) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~1_cout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~2_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~3\);

-- Location: LCCOMB_X22_Y19_N6
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~4_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~47_combout\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~3\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~5\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~3\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~47_combout\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~47_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~47_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~3\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~4_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~5\);

-- Location: LCCOMB_X22_Y19_N8
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~6_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~46_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~46_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~5\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~46_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~5\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~46_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~5\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~7\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~46_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~5\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~5\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~46_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~5\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~6_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~7\);

-- Location: LCCOMB_X22_Y19_N10
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~8_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~61_combout\ $ (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~7\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~9\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~61_combout\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~7\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~61_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~61_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~7\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~8_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~9\);

-- Location: LCCOMB_X22_Y19_N12
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~10_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~45_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~45_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~9\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~45_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~9\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~45_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~9\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~11\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~45_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~9\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~9\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~45_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~9\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~10_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~11\);

-- Location: LCCOMB_X22_Y19_N14
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~12_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~44_combout\ $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ $ (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~11\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~13\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~44_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~11\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~44_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~44_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~11\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~12_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~13\);

-- Location: LCCOMB_X22_Y19_N16
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~14_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~43_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~13\)))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~43_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~13\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~13\) # (GND)))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~15\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~43_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~13\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~43_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~13\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~43_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~13\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~14_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~15\);

-- Location: LCCOMB_X22_Y19_N18
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~16_combout\ = ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~42_combout\ $ 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~15\)))) # (GND)
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~17\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~42_combout\ & 
-- ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~15\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~42_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~42_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~15\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~16_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~17\);

-- Location: LCCOMB_X22_Y19_N20
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~18_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~41_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~17\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~17\ & VCC)))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~41_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~17\) # (GND))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~17\))))
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~19\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~41_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~17\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~41_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~41_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~17\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~18_combout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~19\);

-- Location: LCCOMB_X22_Y19_N22
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~21_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~40_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~40_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~19\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~21_cout\);

-- Location: LCCOMB_X22_Y19_N24
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ = !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~21_cout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\);

-- Location: LCCOMB_X22_Y21_N0
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~48_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~41_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~41_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~18_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~48_combout\);

-- Location: LCCOMB_X22_Y21_N2
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~49_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~42_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~42_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~16_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~49_combout\);

-- Location: LCCOMB_X22_Y21_N4
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~50_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~43_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~43_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~14_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~50_combout\);

-- Location: LCCOMB_X23_Y19_N2
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~51_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~44_combout\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~12_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~44_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~51_combout\);

-- Location: LCCOMB_X22_Y19_N0
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~52_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~45_combout\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~10_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~45_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~52_combout\);

-- Location: LCCOMB_X23_Y19_N12
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~53_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~61_combout\))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~8_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~61_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~53_combout\);

-- Location: LCCOMB_X22_Y19_N26
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~54_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~46_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~46_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~6_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~54_combout\);

-- Location: LCCOMB_X23_Y19_N6
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~62_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(6) 
-- $ ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\)))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- (((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(6),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~4_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~62_combout\);

-- Location: LCCOMB_X21_Y19_N20
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~55_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(5)))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~2_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(5),
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~55_combout\);

-- Location: LCCOMB_X21_Y19_N2
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~56_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(4) $ (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(4),
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~56_combout\);

-- Location: FF_X19_Y19_N17
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[3]~21_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(3));

-- Location: FF_X22_Y21_N29
\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square[2]~19_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(2));

-- Location: LCCOMB_X22_Y21_N6
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~1_cout\ = CARRY(\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(2),
	datad => VCC,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X22_Y21_N8
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~3_cout\ = CARRY((!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(3) & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~1_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X22_Y21_N10
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~5_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~3_cout\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~56_combout\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~56_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~56_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~3_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X22_Y21_N12
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~7_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~55_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~5_cout\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~5_cout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~55_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~5_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X22_Y21_N14
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~9_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~62_combout\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~7_cout\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~62_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~62_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~7_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~9_cout\);

-- Location: LCCOMB_X22_Y21_N16
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~11_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~54_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~9_cout\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~9_cout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~54_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~9_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~11_cout\);

-- Location: LCCOMB_X22_Y21_N18
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~13_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~53_combout\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~11_cout\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~53_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~53_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~11_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~13_cout\);

-- Location: LCCOMB_X22_Y21_N20
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~15_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~52_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~13_cout\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\ & ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~13_cout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~52_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~13_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~15_cout\);

-- Location: LCCOMB_X22_Y21_N22
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~17_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~51_combout\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~15_cout\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~51_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~51_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~15_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~17_cout\);

-- Location: LCCOMB_X22_Y21_N24
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~19_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & 
-- ((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~17_cout\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~50_combout\))) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\ & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~50_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~50_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~17_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~19_cout\);

-- Location: LCCOMB_X22_Y21_N26
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~21_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~49_combout\ & !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~19_cout\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20) & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~49_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|Gxy_square\(20),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~49_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~19_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~21_cout\);

-- Location: LCCOMB_X22_Y21_N28
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~23_cout\ = CARRY((!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~48_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~21_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|_~48_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~21_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~23_cout\);

-- Location: LCCOMB_X22_Y21_N30
\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~24_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~23_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~23_cout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X21_Y21_N0
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~1_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~24_combout\ & \u_mode_selector|sobel_grade\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[9]|auto_generated|op_1~24_combout\,
	datab => \u_mode_selector|sobel_grade\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~1_cout\);

-- Location: LCCOMB_X21_Y21_N2
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~3_cout\ = CARRY((\u_mode_selector|sobel_grade\(1) & (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~1_cout\)) # (!\u_mode_selector|sobel_grade\(1) & ((!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~1_cout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|sobel_grade\(1),
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~1_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~3_cout\);

-- Location: LCCOMB_X21_Y21_N4
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~5_cout\ = CARRY((\u_mode_selector|WideOr2~0_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~3_cout\))) # (!\u_mode_selector|WideOr2~0_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|WideOr2~0_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~3_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~5_cout\);

-- Location: LCCOMB_X21_Y21_N6
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~7_cout\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & (\u_mode_selector|sobel_threshold~0_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~5_cout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\ & ((\u_mode_selector|sobel_threshold~0_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18_combout\,
	datab => \u_mode_selector|sobel_threshold~0_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~5_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~7_cout\);

-- Location: LCCOMB_X21_Y21_N8
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~9_cout\ = CARRY((\u_mode_selector|WideOr1~0_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~7_cout\))) # (!\u_mode_selector|WideOr1~0_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\ & 
-- !\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|WideOr1~0_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~7_cout\,
	cout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~9_cout\);

-- Location: LCCOMB_X21_Y21_N10
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~10_combout\ = (\comb_11|pix_data[13]~11_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~9_cout\) # 
-- (\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\))) # (!\comb_11|pix_data[13]~11_combout\ & (\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~9_cout\ & 
-- \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comb_11|pix_data[13]~11_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14_combout\,
	cin => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~9_cout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~10_combout\);

-- Location: LCCOMB_X21_Y21_N18
\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~13_combout\ = (((!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~10_combout\) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\)) # 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~12_combout\)) # (!\u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~12_combout\,
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|u_sqrt|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~10_combout\,
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~13_combout\);

-- Location: FF_X21_Y21_N19
\u_Image_Processor|u_Sobel_Edge_Detector|post_img_bit_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Sobel_Edge_Detector|LessThan2~13_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Sobel_Edge_Detector|post_img_bit_r~q\);

-- Location: LCCOMB_X24_Y22_N28
\u_Image_Processor|u_Sobel_Edge_Detector|post_img_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Sobel_Edge_Detector|post_img_bit~0_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|post_img_bit_r~q\ & \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|post_img_bit_r~q\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(4),
	combout => \u_Image_Processor|u_Sobel_Edge_Detector|post_img_bit~0_combout\);

-- Location: LCCOMB_X24_Y22_N2
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0~feeder_combout\ = \u_Image_Processor|u_Sobel_Edge_Detector|post_img_bit~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|post_img_bit~0_combout\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0~feeder_combout\);

-- Location: FF_X24_Y22_N3
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0~q\);

-- Location: LCCOMB_X23_Y22_N2
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d1~feeder_combout\ = \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0~q\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d1~feeder_combout\);

-- Location: FF_X23_Y22_N3
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d1~q\);

-- Location: LCCOMB_X23_Y22_N6
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d2~feeder_combout\ = \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d1~q\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d2~feeder_combout\);

-- Location: FF_X23_Y22_N7
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d2~q\);

-- Location: LCCOMB_X26_Y21_N4
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~10_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(4) & 
-- (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(0) $ (VCC))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(4) & 
-- (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(0) & VCC))
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~11\ = CARRY((\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(4) & 
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(4),
	datab => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~10_combout\,
	cout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~11\);

-- Location: FF_X26_Y21_N5
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~10_combout\,
	sclr => \u_Image_Processor|u_Sobel_Edge_Detector|ALT_INV_pre_frame_hsync_r\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(0));

-- Location: FF_X26_Y20_N31
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(0));

-- Location: FF_X26_Y20_N11
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(0));

-- Location: LCCOMB_X26_Y21_N6
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~12_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(1) & 
-- (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~11\)) # (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(1) & 
-- ((\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~11\) # (GND)))
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~13\ = CARRY((!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~11\) # 
-- (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~11\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~12_combout\,
	cout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~13\);

-- Location: FF_X26_Y21_N7
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~12_combout\,
	sclr => \u_Image_Processor|u_Sobel_Edge_Detector|ALT_INV_pre_frame_hsync_r\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(1));

-- Location: LCCOMB_X26_Y20_N28
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[1]~feeder_combout\ = \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(1),
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[1]~feeder_combout\);

-- Location: FF_X26_Y20_N29
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(1));

-- Location: LCCOMB_X26_Y20_N26
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[1]~feeder_combout\ = \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(1),
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[1]~feeder_combout\);

-- Location: FF_X26_Y20_N27
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(1));

-- Location: LCCOMB_X26_Y21_N8
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~14_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(2) & 
-- (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~13\ $ (GND))) # (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(2) & 
-- (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~13\ & VCC))
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~15\ = CARRY((\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(2) & 
-- !\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~13\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~14_combout\,
	cout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~15\);

-- Location: FF_X26_Y21_N9
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~14_combout\,
	sclr => \u_Image_Processor|u_Sobel_Edge_Detector|ALT_INV_pre_frame_hsync_r\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(2));

-- Location: FF_X25_Y20_N5
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(2));

-- Location: FF_X25_Y20_N31
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(2));

-- Location: LCCOMB_X26_Y21_N10
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~16_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(3) & 
-- (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~15\)) # (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(3) & 
-- ((\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~15\) # (GND)))
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~17\ = CARRY((!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~15\) # 
-- (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~15\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~16_combout\,
	cout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~17\);

-- Location: FF_X26_Y21_N11
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~16_combout\,
	sclr => \u_Image_Processor|u_Sobel_Edge_Detector|ALT_INV_pre_frame_hsync_r\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(3));

-- Location: LCCOMB_X26_Y20_N4
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[3]~feeder_combout\ = \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(3),
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[3]~feeder_combout\);

-- Location: FF_X26_Y20_N5
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(3));

-- Location: FF_X26_Y20_N19
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(3));

-- Location: LCCOMB_X26_Y21_N12
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~18_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(4) & 
-- (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~17\ $ (GND))) # (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(4) & 
-- (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~17\ & VCC))
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~19\ = CARRY((\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(4) & 
-- !\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~17\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~18_combout\,
	cout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~19\);

-- Location: FF_X26_Y21_N13
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~18_combout\,
	sclr => \u_Image_Processor|u_Sobel_Edge_Detector|ALT_INV_pre_frame_hsync_r\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(4));

-- Location: FF_X26_Y20_N7
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(4));

-- Location: FF_X28_Y20_N21
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(4));

-- Location: LCCOMB_X26_Y21_N14
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~20_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(5) & 
-- (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~19\)) # (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(5) & 
-- ((\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~19\) # (GND)))
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~21\ = CARRY((!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~19\) # 
-- (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~19\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~20_combout\,
	cout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~21\);

-- Location: FF_X26_Y21_N15
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~20_combout\,
	sclr => \u_Image_Processor|u_Sobel_Edge_Detector|ALT_INV_pre_frame_hsync_r\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(5));

-- Location: FF_X26_Y20_N15
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(5));

-- Location: FF_X26_Y20_N17
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(5));

-- Location: LCCOMB_X26_Y21_N16
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~22_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(6) & 
-- (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~21\ $ (GND))) # (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(6) & 
-- (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~21\ & VCC))
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~23\ = CARRY((\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(6) & 
-- !\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~21\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~22_combout\,
	cout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~23\);

-- Location: FF_X26_Y21_N17
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~22_combout\,
	sclr => \u_Image_Processor|u_Sobel_Edge_Detector|ALT_INV_pre_frame_hsync_r\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(6));

-- Location: FF_X26_Y20_N25
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(6));

-- Location: FF_X26_Y20_N9
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(6));

-- Location: LCCOMB_X26_Y21_N18
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~24_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(7) & 
-- (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~23\)) # (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(7) & 
-- ((\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~23\) # (GND)))
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~25\ = CARRY((!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~23\) # 
-- (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~23\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~24_combout\,
	cout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~25\);

-- Location: FF_X26_Y21_N19
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~24_combout\,
	sclr => \u_Image_Processor|u_Sobel_Edge_Detector|ALT_INV_pre_frame_hsync_r\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(7));

-- Location: LCCOMB_X26_Y21_N30
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[7]~feeder_combout\ = \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(7),
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[7]~feeder_combout\);

-- Location: FF_X26_Y21_N31
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(7));

-- Location: LCCOMB_X26_Y21_N26
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[7]~feeder_combout\ = \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(7),
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[7]~feeder_combout\);

-- Location: FF_X26_Y21_N27
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(7));

-- Location: LCCOMB_X26_Y21_N20
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~26_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(8) & 
-- (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~25\ $ (GND))) # (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(8) & 
-- (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~25\ & VCC))
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~27\ = CARRY((\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(8) & 
-- !\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(8),
	datad => VCC,
	cin => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~25\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~26_combout\,
	cout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~27\);

-- Location: FF_X26_Y21_N21
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~26_combout\,
	sclr => \u_Image_Processor|u_Sobel_Edge_Detector|ALT_INV_pre_frame_hsync_r\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(8));

-- Location: LCCOMB_X26_Y20_N0
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[8]~feeder_combout\ = \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(8),
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[8]~feeder_combout\);

-- Location: FF_X26_Y20_N1
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(8));

-- Location: FF_X26_Y20_N13
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(8));

-- Location: LCCOMB_X26_Y21_N22
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[9]~28_combout\ = \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(9) $ 
-- (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(9),
	cin => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~27\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[9]~28_combout\);

-- Location: FF_X26_Y21_N23
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[9]~28_combout\,
	sclr => \u_Image_Processor|u_Sobel_Edge_Detector|ALT_INV_pre_frame_hsync_r\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(9));

-- Location: LCCOMB_X26_Y21_N24
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[9]~feeder_combout\ = \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(9),
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[9]~feeder_combout\);

-- Location: FF_X26_Y21_N25
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(9));

-- Location: LCCOMB_X26_Y21_N0
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[9]~feeder_combout\ = \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(9),
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[9]~feeder_combout\);

-- Location: FF_X26_Y21_N1
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(9));

-- Location: M9K_X27_Y21_N0
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly\(2),
	portbre => VCC,
	clk0 => \cam_pclk~input_o\,
	portadatain => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X28_Y20_N13
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|taps0x_d0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|q_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|taps0x_d0~q\);

-- Location: M9K_X27_Y20_N0
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly\(1),
	portbre => VCC,
	clk0 => \cam_pclk~input_o\,
	portadatain => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y20_N14
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p13~0_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|q_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|q_b\(0),
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p13~0_combout\);

-- Location: LCCOMB_X21_Y20_N12
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~1_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r\(0)) # (!\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r\(0),
	datab => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~1_combout\);

-- Location: FF_X21_Y20_N15
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p13~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p13~q\);

-- Location: LCCOMB_X21_Y20_N28
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p13~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p13~q\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout\);

-- Location: FF_X21_Y20_N29
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p12~q\);

-- Location: LCCOMB_X21_Y20_N10
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~0_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p12~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p12~q\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~0_combout\);

-- Location: FF_X21_Y20_N11
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~q\);

-- Location: LCCOMB_X21_Y20_N6
\u_Image_Processor|u_Erosion|row1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|row1~0_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p12~q\ & (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p13~q\ & 
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p12~q\,
	datac => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p13~q\,
	datad => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~q\,
	combout => \u_Image_Processor|u_Erosion|row1~0_combout\);

-- Location: FF_X21_Y20_N7
\u_Image_Processor|u_Erosion|row1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|row1~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|row1~q\);

-- Location: LCCOMB_X21_Y20_N4
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p23~0_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|q_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|q_b\(0),
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p23~0_combout\);

-- Location: FF_X21_Y20_N5
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p23~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p23~q\);

-- Location: LCCOMB_X21_Y20_N26
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p22~0_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p23~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p23~q\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p22~0_combout\);

-- Location: FF_X21_Y20_N27
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p22~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p22~q\);

-- Location: LCCOMB_X21_Y20_N16
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p22~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p22~q\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout\);

-- Location: FF_X21_Y20_N17
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p21~q\);

-- Location: LCCOMB_X21_Y20_N8
\u_Image_Processor|u_Erosion|row2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|row2~0_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p23~q\ & (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p22~q\ & 
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p21~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p23~q\,
	datac => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p22~q\,
	datad => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p21~q\,
	combout => \u_Image_Processor|u_Erosion|row2~0_combout\);

-- Location: FF_X21_Y20_N9
\u_Image_Processor|u_Erosion|row2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|row2~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|row2~q\);

-- Location: LCCOMB_X22_Y20_N2
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|row3_data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|row3_data~0_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(4) & (\u_Image_Processor|u_Sobel_Edge_Detector|post_img_bit_r~q\ & 
-- ((\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(4))))) # (!\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(4) & (((\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|row3_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|post_img_bit_r~q\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_valid_r\(4),
	datac => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|row3_data~q\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(4),
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|row3_data~0_combout\);

-- Location: FF_X22_Y20_N3
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|row3_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|row3_data~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|row3_data~q\);

-- Location: LCCOMB_X21_Y20_N2
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p33~0_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|row3_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|row3_data~q\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p33~0_combout\);

-- Location: FF_X21_Y20_N3
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p33~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p33~q\);

-- Location: LCCOMB_X21_Y20_N22
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p32~0_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p33~q\ & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p33~q\,
	datac => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p32~0_combout\);

-- Location: FF_X21_Y20_N23
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p32~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p32~q\);

-- Location: LCCOMB_X21_Y20_N20
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p31~0_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0) & \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p32~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	datac => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p32~q\,
	combout => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p31~0_combout\);

-- Location: FF_X21_Y20_N21
\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p31~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p31~q\);

-- Location: LCCOMB_X21_Y20_N18
\u_Image_Processor|u_Erosion|row3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|row3~0_combout\ = (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p32~q\ & (\u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p33~q\ & 
-- \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p31~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p32~q\,
	datab => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p33~q\,
	datad => \u_Image_Processor|u_Erosion|u_Matrix_Generate_3X3_1Bit|matrix_p31~q\,
	combout => \u_Image_Processor|u_Erosion|row3~0_combout\);

-- Location: FF_X21_Y20_N19
\u_Image_Processor|u_Erosion|row3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|row3~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|row3~q\);

-- Location: LCCOMB_X21_Y20_N24
\u_Image_Processor|u_Erosion|erosion~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|erosion~0_combout\ = (\u_Image_Processor|u_Erosion|row1~q\ & (\u_Image_Processor|u_Erosion|row2~q\ & \u_Image_Processor|u_Erosion|row3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Erosion|row1~q\,
	datac => \u_Image_Processor|u_Erosion|row2~q\,
	datad => \u_Image_Processor|u_Erosion|row3~q\,
	combout => \u_Image_Processor|u_Erosion|erosion~0_combout\);

-- Location: FF_X21_Y20_N25
\u_Image_Processor|u_Erosion|erosion\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Erosion|erosion~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Erosion|erosion~q\);

-- Location: LCCOMB_X21_Y20_N30
\u_Image_Processor|u_Erosion|post_img_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Erosion|post_img_bit~0_combout\ = (\u_Image_Processor|u_Erosion|pre_frame_hsync_r\(1) & \u_Image_Processor|u_Erosion|erosion~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Erosion|pre_frame_hsync_r\(1),
	datad => \u_Image_Processor|u_Erosion|erosion~q\,
	combout => \u_Image_Processor|u_Erosion|post_img_bit~0_combout\);

-- Location: LCCOMB_X28_Y18_N4
\u_Image_Processor|u_Mean_Filter|row2[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row2[0]~9_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0) $ (VCC))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0) & VCC))
-- \u_Image_Processor|u_Mean_Filter|row2[0]~10\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Mean_Filter|row2[0]~9_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row2[0]~10\);

-- Location: LCCOMB_X28_Y18_N6
\u_Image_Processor|u_Mean_Filter|row2[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row2[1]~11_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1) & 
-- (\u_Image_Processor|u_Mean_Filter|row2[0]~10\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1) & (!\u_Image_Processor|u_Mean_Filter|row2[0]~10\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1) & (!\u_Image_Processor|u_Mean_Filter|row2[0]~10\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1) & ((\u_Image_Processor|u_Mean_Filter|row2[0]~10\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|row2[1]~12\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1) & 
-- !\u_Image_Processor|u_Mean_Filter|row2[0]~10\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1) & ((!\u_Image_Processor|u_Mean_Filter|row2[0]~10\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row2[0]~10\,
	combout => \u_Image_Processor|u_Mean_Filter|row2[1]~11_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row2[1]~12\);

-- Location: LCCOMB_X28_Y18_N8
\u_Image_Processor|u_Mean_Filter|row2[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row2[2]~13_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2) $ 
-- (!\u_Image_Processor|u_Mean_Filter|row2[1]~12\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|row2[2]~14\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2)) # 
-- (!\u_Image_Processor|u_Mean_Filter|row2[1]~12\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2) & 
-- !\u_Image_Processor|u_Mean_Filter|row2[1]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row2[1]~12\,
	combout => \u_Image_Processor|u_Mean_Filter|row2[2]~13_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row2[2]~14\);

-- Location: LCCOMB_X28_Y18_N10
\u_Image_Processor|u_Mean_Filter|row2[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row2[3]~15_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3) & 
-- (\u_Image_Processor|u_Mean_Filter|row2[2]~14\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3) & (!\u_Image_Processor|u_Mean_Filter|row2[2]~14\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3) & (!\u_Image_Processor|u_Mean_Filter|row2[2]~14\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3) & ((\u_Image_Processor|u_Mean_Filter|row2[2]~14\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|row2[3]~16\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3) & 
-- !\u_Image_Processor|u_Mean_Filter|row2[2]~14\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & ((!\u_Image_Processor|u_Mean_Filter|row2[2]~14\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row2[2]~14\,
	combout => \u_Image_Processor|u_Mean_Filter|row2[3]~15_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row2[3]~16\);

-- Location: LCCOMB_X28_Y18_N12
\u_Image_Processor|u_Mean_Filter|row2[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row2[4]~17_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4) $ 
-- (!\u_Image_Processor|u_Mean_Filter|row2[3]~16\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|row2[4]~18\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4)) # 
-- (!\u_Image_Processor|u_Mean_Filter|row2[3]~16\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4) & 
-- !\u_Image_Processor|u_Mean_Filter|row2[3]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row2[3]~16\,
	combout => \u_Image_Processor|u_Mean_Filter|row2[4]~17_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row2[4]~18\);

-- Location: LCCOMB_X28_Y18_N14
\u_Image_Processor|u_Mean_Filter|row2[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row2[5]~19_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & 
-- (\u_Image_Processor|u_Mean_Filter|row2[4]~18\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & (!\u_Image_Processor|u_Mean_Filter|row2[4]~18\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & (!\u_Image_Processor|u_Mean_Filter|row2[4]~18\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & ((\u_Image_Processor|u_Mean_Filter|row2[4]~18\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|row2[5]~20\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & 
-- !\u_Image_Processor|u_Mean_Filter|row2[4]~18\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5) & ((!\u_Image_Processor|u_Mean_Filter|row2[4]~18\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row2[4]~18\,
	combout => \u_Image_Processor|u_Mean_Filter|row2[5]~19_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row2[5]~20\);

-- Location: LCCOMB_X28_Y18_N16
\u_Image_Processor|u_Mean_Filter|row2[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row2[6]~21_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6) $ 
-- (!\u_Image_Processor|u_Mean_Filter|row2[5]~20\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|row2[6]~22\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6)) # 
-- (!\u_Image_Processor|u_Mean_Filter|row2[5]~20\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6) & 
-- !\u_Image_Processor|u_Mean_Filter|row2[5]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row2[5]~20\,
	combout => \u_Image_Processor|u_Mean_Filter|row2[6]~21_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row2[6]~22\);

-- Location: FF_X28_Y18_N17
\u_Image_Processor|u_Mean_Filter|row2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row2[6]~21_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row2\(6));

-- Location: LCCOMB_X26_Y20_N8
\u_Image_Processor|u_Mean_Filter|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add0~0_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0) $ (VCC))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0) & VCC))
-- \u_Image_Processor|u_Mean_Filter|Add0~1\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Mean_Filter|Add0~0_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add0~1\);

-- Location: LCCOMB_X26_Y20_N10
\u_Image_Processor|u_Mean_Filter|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add0~2_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1) & 
-- (\u_Image_Processor|u_Mean_Filter|Add0~1\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1) & (!\u_Image_Processor|u_Mean_Filter|Add0~1\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1) & (!\u_Image_Processor|u_Mean_Filter|Add0~1\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1) & ((\u_Image_Processor|u_Mean_Filter|Add0~1\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|Add0~3\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1) & 
-- !\u_Image_Processor|u_Mean_Filter|Add0~1\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1) & ((!\u_Image_Processor|u_Mean_Filter|Add0~1\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add0~1\,
	combout => \u_Image_Processor|u_Mean_Filter|Add0~2_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add0~3\);

-- Location: LCCOMB_X26_Y20_N12
\u_Image_Processor|u_Mean_Filter|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add0~4_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2) $ 
-- (!\u_Image_Processor|u_Mean_Filter|Add0~3\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|Add0~5\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add0~3\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2) & 
-- !\u_Image_Processor|u_Mean_Filter|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add0~3\,
	combout => \u_Image_Processor|u_Mean_Filter|Add0~4_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add0~5\);

-- Location: LCCOMB_X26_Y20_N14
\u_Image_Processor|u_Mean_Filter|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add0~6_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3) & 
-- (\u_Image_Processor|u_Mean_Filter|Add0~5\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3) & (!\u_Image_Processor|u_Mean_Filter|Add0~5\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3) & (!\u_Image_Processor|u_Mean_Filter|Add0~5\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3) & ((\u_Image_Processor|u_Mean_Filter|Add0~5\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|Add0~7\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3) & 
-- !\u_Image_Processor|u_Mean_Filter|Add0~5\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3) & ((!\u_Image_Processor|u_Mean_Filter|Add0~5\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add0~5\,
	combout => \u_Image_Processor|u_Mean_Filter|Add0~6_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add0~7\);

-- Location: LCCOMB_X26_Y20_N16
\u_Image_Processor|u_Mean_Filter|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add0~8_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4) $ 
-- (!\u_Image_Processor|u_Mean_Filter|Add0~7\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|Add0~9\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add0~7\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4) & 
-- !\u_Image_Processor|u_Mean_Filter|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add0~7\,
	combout => \u_Image_Processor|u_Mean_Filter|Add0~8_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add0~9\);

-- Location: LCCOMB_X26_Y20_N18
\u_Image_Processor|u_Mean_Filter|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add0~10_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5) & 
-- (\u_Image_Processor|u_Mean_Filter|Add0~9\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5) & (!\u_Image_Processor|u_Mean_Filter|Add0~9\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5) & (!\u_Image_Processor|u_Mean_Filter|Add0~9\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5) & ((\u_Image_Processor|u_Mean_Filter|Add0~9\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|Add0~11\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5) & 
-- !\u_Image_Processor|u_Mean_Filter|Add0~9\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5) & ((!\u_Image_Processor|u_Mean_Filter|Add0~9\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add0~9\,
	combout => \u_Image_Processor|u_Mean_Filter|Add0~10_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add0~11\);

-- Location: LCCOMB_X26_Y20_N20
\u_Image_Processor|u_Mean_Filter|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add0~12_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6) $ 
-- (!\u_Image_Processor|u_Mean_Filter|Add0~11\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|Add0~13\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add0~11\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6) & 
-- !\u_Image_Processor|u_Mean_Filter|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add0~11\,
	combout => \u_Image_Processor|u_Mean_Filter|Add0~12_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add0~13\);

-- Location: LCCOMB_X25_Y20_N10
\u_Image_Processor|u_Mean_Filter|row1[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row1[0]~10_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0) & (\u_Image_Processor|u_Mean_Filter|Add0~0_combout\ $ (VCC))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0) & (\u_Image_Processor|u_Mean_Filter|Add0~0_combout\ & VCC))
-- \u_Image_Processor|u_Mean_Filter|row1[0]~11\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0) & \u_Image_Processor|u_Mean_Filter|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0),
	datab => \u_Image_Processor|u_Mean_Filter|Add0~0_combout\,
	datad => VCC,
	combout => \u_Image_Processor|u_Mean_Filter|row1[0]~10_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row1[0]~11\);

-- Location: LCCOMB_X25_Y20_N12
\u_Image_Processor|u_Mean_Filter|row1[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row1[1]~12_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & ((\u_Image_Processor|u_Mean_Filter|Add0~2_combout\ & (\u_Image_Processor|u_Mean_Filter|row1[0]~11\ & VCC)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add0~2_combout\ & (!\u_Image_Processor|u_Mean_Filter|row1[0]~11\)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & ((\u_Image_Processor|u_Mean_Filter|Add0~2_combout\ & 
-- (!\u_Image_Processor|u_Mean_Filter|row1[0]~11\)) # (!\u_Image_Processor|u_Mean_Filter|Add0~2_combout\ & ((\u_Image_Processor|u_Mean_Filter|row1[0]~11\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|row1[1]~13\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & (!\u_Image_Processor|u_Mean_Filter|Add0~2_combout\ & !\u_Image_Processor|u_Mean_Filter|row1[0]~11\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & ((!\u_Image_Processor|u_Mean_Filter|row1[0]~11\) # (!\u_Image_Processor|u_Mean_Filter|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1),
	datab => \u_Image_Processor|u_Mean_Filter|Add0~2_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row1[0]~11\,
	combout => \u_Image_Processor|u_Mean_Filter|row1[1]~12_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row1[1]~13\);

-- Location: LCCOMB_X25_Y20_N14
\u_Image_Processor|u_Mean_Filter|row1[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row1[2]~14_combout\ = ((\u_Image_Processor|u_Mean_Filter|Add0~4_combout\ $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2) $ (!\u_Image_Processor|u_Mean_Filter|row1[1]~13\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|row1[2]~15\ = CARRY((\u_Image_Processor|u_Mean_Filter|Add0~4_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2)) # (!\u_Image_Processor|u_Mean_Filter|row1[1]~13\))) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add0~4_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2) & !\u_Image_Processor|u_Mean_Filter|row1[1]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|Add0~4_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row1[1]~13\,
	combout => \u_Image_Processor|u_Mean_Filter|row1[2]~14_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row1[2]~15\);

-- Location: LCCOMB_X25_Y20_N16
\u_Image_Processor|u_Mean_Filter|row1[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row1[3]~16_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & ((\u_Image_Processor|u_Mean_Filter|Add0~6_combout\ & (\u_Image_Processor|u_Mean_Filter|row1[2]~15\ & VCC)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add0~6_combout\ & (!\u_Image_Processor|u_Mean_Filter|row1[2]~15\)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & ((\u_Image_Processor|u_Mean_Filter|Add0~6_combout\ & 
-- (!\u_Image_Processor|u_Mean_Filter|row1[2]~15\)) # (!\u_Image_Processor|u_Mean_Filter|Add0~6_combout\ & ((\u_Image_Processor|u_Mean_Filter|row1[2]~15\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|row1[3]~17\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & (!\u_Image_Processor|u_Mean_Filter|Add0~6_combout\ & !\u_Image_Processor|u_Mean_Filter|row1[2]~15\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & ((!\u_Image_Processor|u_Mean_Filter|row1[2]~15\) # (!\u_Image_Processor|u_Mean_Filter|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3),
	datab => \u_Image_Processor|u_Mean_Filter|Add0~6_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row1[2]~15\,
	combout => \u_Image_Processor|u_Mean_Filter|row1[3]~16_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row1[3]~17\);

-- Location: LCCOMB_X25_Y20_N18
\u_Image_Processor|u_Mean_Filter|row1[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row1[4]~18_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4) $ (\u_Image_Processor|u_Mean_Filter|Add0~8_combout\ $ (!\u_Image_Processor|u_Mean_Filter|row1[3]~17\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|row1[4]~19\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4) & ((\u_Image_Processor|u_Mean_Filter|Add0~8_combout\) # (!\u_Image_Processor|u_Mean_Filter|row1[3]~17\))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4) & (\u_Image_Processor|u_Mean_Filter|Add0~8_combout\ & !\u_Image_Processor|u_Mean_Filter|row1[3]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4),
	datab => \u_Image_Processor|u_Mean_Filter|Add0~8_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row1[3]~17\,
	combout => \u_Image_Processor|u_Mean_Filter|row1[4]~18_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row1[4]~19\);

-- Location: LCCOMB_X25_Y20_N20
\u_Image_Processor|u_Mean_Filter|row1[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row1[5]~20_combout\ = (\u_Image_Processor|u_Mean_Filter|Add0~10_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & (\u_Image_Processor|u_Mean_Filter|row1[4]~19\ & VCC)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & (!\u_Image_Processor|u_Mean_Filter|row1[4]~19\)))) # (!\u_Image_Processor|u_Mean_Filter|Add0~10_combout\ & 
-- ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & (!\u_Image_Processor|u_Mean_Filter|row1[4]~19\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & 
-- ((\u_Image_Processor|u_Mean_Filter|row1[4]~19\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|row1[5]~21\ = CARRY((\u_Image_Processor|u_Mean_Filter|Add0~10_combout\ & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & !\u_Image_Processor|u_Mean_Filter|row1[4]~19\)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add0~10_combout\ & ((!\u_Image_Processor|u_Mean_Filter|row1[4]~19\) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|Add0~10_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row1[4]~19\,
	combout => \u_Image_Processor|u_Mean_Filter|row1[5]~20_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row1[5]~21\);

-- Location: LCCOMB_X25_Y20_N22
\u_Image_Processor|u_Mean_Filter|row1[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row1[6]~22_combout\ = ((\u_Image_Processor|u_Mean_Filter|Add0~12_combout\ $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6) $ (!\u_Image_Processor|u_Mean_Filter|row1[5]~21\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|row1[6]~23\ = CARRY((\u_Image_Processor|u_Mean_Filter|Add0~12_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6)) # (!\u_Image_Processor|u_Mean_Filter|row1[5]~21\))) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add0~12_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6) & !\u_Image_Processor|u_Mean_Filter|row1[5]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|Add0~12_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row1[5]~21\,
	combout => \u_Image_Processor|u_Mean_Filter|row1[6]~22_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row1[6]~23\);

-- Location: FF_X25_Y20_N23
\u_Image_Processor|u_Mean_Filter|row1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row1[6]~22_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row1\(6));

-- Location: FF_X28_Y18_N15
\u_Image_Processor|u_Mean_Filter|row2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row2[5]~19_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row2\(5));

-- Location: FF_X25_Y20_N21
\u_Image_Processor|u_Mean_Filter|row1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row1[5]~20_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row1\(5));

-- Location: FF_X25_Y20_N19
\u_Image_Processor|u_Mean_Filter|row1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row1[4]~18_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row1\(4));

-- Location: FF_X28_Y18_N13
\u_Image_Processor|u_Mean_Filter|row2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row2[4]~17_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row2\(4));

-- Location: FF_X28_Y18_N11
\u_Image_Processor|u_Mean_Filter|row2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row2[3]~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row2\(3));

-- Location: FF_X25_Y20_N17
\u_Image_Processor|u_Mean_Filter|row1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row1[3]~16_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row1\(3));

-- Location: FF_X28_Y18_N9
\u_Image_Processor|u_Mean_Filter|row2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row2[2]~13_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row2\(2));

-- Location: FF_X25_Y20_N15
\u_Image_Processor|u_Mean_Filter|row1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row1[2]~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row1\(2));

-- Location: FF_X28_Y18_N7
\u_Image_Processor|u_Mean_Filter|row2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row2[1]~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row2\(1));

-- Location: FF_X25_Y20_N13
\u_Image_Processor|u_Mean_Filter|row1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row1[1]~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row1\(1));

-- Location: FF_X28_Y18_N5
\u_Image_Processor|u_Mean_Filter|row2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row2[0]~9_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row2\(0));

-- Location: FF_X25_Y20_N11
\u_Image_Processor|u_Mean_Filter|row1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row1[0]~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row1\(0));

-- Location: LCCOMB_X24_Y18_N8
\u_Image_Processor|u_Mean_Filter|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add5~0_combout\ = (\u_Image_Processor|u_Mean_Filter|row2\(0) & (\u_Image_Processor|u_Mean_Filter|row1\(0) $ (VCC))) # (!\u_Image_Processor|u_Mean_Filter|row2\(0) & (\u_Image_Processor|u_Mean_Filter|row1\(0) & VCC))
-- \u_Image_Processor|u_Mean_Filter|Add5~1\ = CARRY((\u_Image_Processor|u_Mean_Filter|row2\(0) & \u_Image_Processor|u_Mean_Filter|row1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|row2\(0),
	datab => \u_Image_Processor|u_Mean_Filter|row1\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Mean_Filter|Add5~0_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add5~1\);

-- Location: LCCOMB_X24_Y18_N10
\u_Image_Processor|u_Mean_Filter|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add5~2_combout\ = (\u_Image_Processor|u_Mean_Filter|row2\(1) & ((\u_Image_Processor|u_Mean_Filter|row1\(1) & (\u_Image_Processor|u_Mean_Filter|Add5~1\ & VCC)) # (!\u_Image_Processor|u_Mean_Filter|row1\(1) & 
-- (!\u_Image_Processor|u_Mean_Filter|Add5~1\)))) # (!\u_Image_Processor|u_Mean_Filter|row2\(1) & ((\u_Image_Processor|u_Mean_Filter|row1\(1) & (!\u_Image_Processor|u_Mean_Filter|Add5~1\)) # (!\u_Image_Processor|u_Mean_Filter|row1\(1) & 
-- ((\u_Image_Processor|u_Mean_Filter|Add5~1\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|Add5~3\ = CARRY((\u_Image_Processor|u_Mean_Filter|row2\(1) & (!\u_Image_Processor|u_Mean_Filter|row1\(1) & !\u_Image_Processor|u_Mean_Filter|Add5~1\)) # (!\u_Image_Processor|u_Mean_Filter|row2\(1) & 
-- ((!\u_Image_Processor|u_Mean_Filter|Add5~1\) # (!\u_Image_Processor|u_Mean_Filter|row1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|row2\(1),
	datab => \u_Image_Processor|u_Mean_Filter|row1\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add5~1\,
	combout => \u_Image_Processor|u_Mean_Filter|Add5~2_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add5~3\);

-- Location: LCCOMB_X24_Y18_N12
\u_Image_Processor|u_Mean_Filter|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add5~4_combout\ = ((\u_Image_Processor|u_Mean_Filter|row2\(2) $ (\u_Image_Processor|u_Mean_Filter|row1\(2) $ (!\u_Image_Processor|u_Mean_Filter|Add5~3\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|Add5~5\ = CARRY((\u_Image_Processor|u_Mean_Filter|row2\(2) & ((\u_Image_Processor|u_Mean_Filter|row1\(2)) # (!\u_Image_Processor|u_Mean_Filter|Add5~3\))) # (!\u_Image_Processor|u_Mean_Filter|row2\(2) & 
-- (\u_Image_Processor|u_Mean_Filter|row1\(2) & !\u_Image_Processor|u_Mean_Filter|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|row2\(2),
	datab => \u_Image_Processor|u_Mean_Filter|row1\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add5~3\,
	combout => \u_Image_Processor|u_Mean_Filter|Add5~4_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add5~5\);

-- Location: LCCOMB_X24_Y18_N14
\u_Image_Processor|u_Mean_Filter|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add5~6_combout\ = (\u_Image_Processor|u_Mean_Filter|row2\(3) & ((\u_Image_Processor|u_Mean_Filter|row1\(3) & (\u_Image_Processor|u_Mean_Filter|Add5~5\ & VCC)) # (!\u_Image_Processor|u_Mean_Filter|row1\(3) & 
-- (!\u_Image_Processor|u_Mean_Filter|Add5~5\)))) # (!\u_Image_Processor|u_Mean_Filter|row2\(3) & ((\u_Image_Processor|u_Mean_Filter|row1\(3) & (!\u_Image_Processor|u_Mean_Filter|Add5~5\)) # (!\u_Image_Processor|u_Mean_Filter|row1\(3) & 
-- ((\u_Image_Processor|u_Mean_Filter|Add5~5\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|Add5~7\ = CARRY((\u_Image_Processor|u_Mean_Filter|row2\(3) & (!\u_Image_Processor|u_Mean_Filter|row1\(3) & !\u_Image_Processor|u_Mean_Filter|Add5~5\)) # (!\u_Image_Processor|u_Mean_Filter|row2\(3) & 
-- ((!\u_Image_Processor|u_Mean_Filter|Add5~5\) # (!\u_Image_Processor|u_Mean_Filter|row1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|row2\(3),
	datab => \u_Image_Processor|u_Mean_Filter|row1\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add5~5\,
	combout => \u_Image_Processor|u_Mean_Filter|Add5~6_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add5~7\);

-- Location: LCCOMB_X24_Y18_N16
\u_Image_Processor|u_Mean_Filter|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add5~8_combout\ = ((\u_Image_Processor|u_Mean_Filter|row1\(4) $ (\u_Image_Processor|u_Mean_Filter|row2\(4) $ (!\u_Image_Processor|u_Mean_Filter|Add5~7\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|Add5~9\ = CARRY((\u_Image_Processor|u_Mean_Filter|row1\(4) & ((\u_Image_Processor|u_Mean_Filter|row2\(4)) # (!\u_Image_Processor|u_Mean_Filter|Add5~7\))) # (!\u_Image_Processor|u_Mean_Filter|row1\(4) & 
-- (\u_Image_Processor|u_Mean_Filter|row2\(4) & !\u_Image_Processor|u_Mean_Filter|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|row1\(4),
	datab => \u_Image_Processor|u_Mean_Filter|row2\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add5~7\,
	combout => \u_Image_Processor|u_Mean_Filter|Add5~8_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add5~9\);

-- Location: LCCOMB_X24_Y18_N18
\u_Image_Processor|u_Mean_Filter|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add5~10_combout\ = (\u_Image_Processor|u_Mean_Filter|row2\(5) & ((\u_Image_Processor|u_Mean_Filter|row1\(5) & (\u_Image_Processor|u_Mean_Filter|Add5~9\ & VCC)) # (!\u_Image_Processor|u_Mean_Filter|row1\(5) & 
-- (!\u_Image_Processor|u_Mean_Filter|Add5~9\)))) # (!\u_Image_Processor|u_Mean_Filter|row2\(5) & ((\u_Image_Processor|u_Mean_Filter|row1\(5) & (!\u_Image_Processor|u_Mean_Filter|Add5~9\)) # (!\u_Image_Processor|u_Mean_Filter|row1\(5) & 
-- ((\u_Image_Processor|u_Mean_Filter|Add5~9\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|Add5~11\ = CARRY((\u_Image_Processor|u_Mean_Filter|row2\(5) & (!\u_Image_Processor|u_Mean_Filter|row1\(5) & !\u_Image_Processor|u_Mean_Filter|Add5~9\)) # (!\u_Image_Processor|u_Mean_Filter|row2\(5) & 
-- ((!\u_Image_Processor|u_Mean_Filter|Add5~9\) # (!\u_Image_Processor|u_Mean_Filter|row1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|row2\(5),
	datab => \u_Image_Processor|u_Mean_Filter|row1\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add5~9\,
	combout => \u_Image_Processor|u_Mean_Filter|Add5~10_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add5~11\);

-- Location: LCCOMB_X24_Y18_N20
\u_Image_Processor|u_Mean_Filter|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add5~12_combout\ = ((\u_Image_Processor|u_Mean_Filter|row2\(6) $ (\u_Image_Processor|u_Mean_Filter|row1\(6) $ (!\u_Image_Processor|u_Mean_Filter|Add5~11\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|Add5~13\ = CARRY((\u_Image_Processor|u_Mean_Filter|row2\(6) & ((\u_Image_Processor|u_Mean_Filter|row1\(6)) # (!\u_Image_Processor|u_Mean_Filter|Add5~11\))) # (!\u_Image_Processor|u_Mean_Filter|row2\(6) & 
-- (\u_Image_Processor|u_Mean_Filter|row1\(6) & !\u_Image_Processor|u_Mean_Filter|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|row2\(6),
	datab => \u_Image_Processor|u_Mean_Filter|row1\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add5~11\,
	combout => \u_Image_Processor|u_Mean_Filter|Add5~12_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add5~13\);

-- Location: LCCOMB_X29_Y21_N10
\u_Image_Processor|u_Mean_Filter|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add3~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0) $ (VCC))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0) & VCC))
-- \u_Image_Processor|u_Mean_Filter|Add3~1\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Mean_Filter|Add3~0_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add3~1\);

-- Location: LCCOMB_X29_Y21_N12
\u_Image_Processor|u_Mean_Filter|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add3~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1) & (\u_Image_Processor|u_Mean_Filter|Add3~1\ & 
-- VCC)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1) & (!\u_Image_Processor|u_Mean_Filter|Add3~1\)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1) & 
-- ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1) & (!\u_Image_Processor|u_Mean_Filter|Add3~1\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1) & ((\u_Image_Processor|u_Mean_Filter|Add3~1\) # 
-- (GND)))))
-- \u_Image_Processor|u_Mean_Filter|Add3~3\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1) & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1) & !\u_Image_Processor|u_Mean_Filter|Add3~1\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1) & ((!\u_Image_Processor|u_Mean_Filter|Add3~1\) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add3~1\,
	combout => \u_Image_Processor|u_Mean_Filter|Add3~2_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add3~3\);

-- Location: LCCOMB_X29_Y21_N14
\u_Image_Processor|u_Mean_Filter|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add3~4_combout\ = ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2) $ (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2) $ 
-- (!\u_Image_Processor|u_Mean_Filter|Add3~3\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|Add3~5\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add3~3\))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2) & !\u_Image_Processor|u_Mean_Filter|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add3~3\,
	combout => \u_Image_Processor|u_Mean_Filter|Add3~4_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add3~5\);

-- Location: LCCOMB_X29_Y21_N16
\u_Image_Processor|u_Mean_Filter|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add3~6_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3) & (\u_Image_Processor|u_Mean_Filter|Add3~5\ & 
-- VCC)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3) & (!\u_Image_Processor|u_Mean_Filter|Add3~5\)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3) & 
-- ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3) & (!\u_Image_Processor|u_Mean_Filter|Add3~5\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3) & ((\u_Image_Processor|u_Mean_Filter|Add3~5\) # 
-- (GND)))))
-- \u_Image_Processor|u_Mean_Filter|Add3~7\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3) & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3) & !\u_Image_Processor|u_Mean_Filter|Add3~5\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3) & ((!\u_Image_Processor|u_Mean_Filter|Add3~5\) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add3~5\,
	combout => \u_Image_Processor|u_Mean_Filter|Add3~6_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add3~7\);

-- Location: LCCOMB_X29_Y21_N18
\u_Image_Processor|u_Mean_Filter|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add3~8_combout\ = ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4) $ (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4) $ 
-- (!\u_Image_Processor|u_Mean_Filter|Add3~7\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|Add3~9\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add3~7\))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4) & !\u_Image_Processor|u_Mean_Filter|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add3~7\,
	combout => \u_Image_Processor|u_Mean_Filter|Add3~8_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add3~9\);

-- Location: LCCOMB_X29_Y21_N20
\u_Image_Processor|u_Mean_Filter|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add3~10_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5) & (\u_Image_Processor|u_Mean_Filter|Add3~9\ 
-- & VCC)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5) & (!\u_Image_Processor|u_Mean_Filter|Add3~9\)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5) & 
-- ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5) & (!\u_Image_Processor|u_Mean_Filter|Add3~9\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5) & ((\u_Image_Processor|u_Mean_Filter|Add3~9\) # 
-- (GND)))))
-- \u_Image_Processor|u_Mean_Filter|Add3~11\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5) & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5) & !\u_Image_Processor|u_Mean_Filter|Add3~9\)) 
-- # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5) & ((!\u_Image_Processor|u_Mean_Filter|Add3~9\) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add3~9\,
	combout => \u_Image_Processor|u_Mean_Filter|Add3~10_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add3~11\);

-- Location: LCCOMB_X29_Y21_N22
\u_Image_Processor|u_Mean_Filter|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add3~12_combout\ = ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6) $ (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6) $ 
-- (!\u_Image_Processor|u_Mean_Filter|Add3~11\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|Add3~13\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add3~11\))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6) & !\u_Image_Processor|u_Mean_Filter|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add3~11\,
	combout => \u_Image_Processor|u_Mean_Filter|Add3~12_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add3~13\);

-- Location: LCCOMB_X25_Y21_N12
\u_Image_Processor|u_Mean_Filter|row3[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row3[0]~10_combout\ = (\u_Image_Processor|u_Mean_Filter|Add3~0_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0) $ (VCC))) # (!\u_Image_Processor|u_Mean_Filter|Add3~0_combout\ & 
-- (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0) & VCC))
-- \u_Image_Processor|u_Mean_Filter|row3[0]~11\ = CARRY((\u_Image_Processor|u_Mean_Filter|Add3~0_combout\ & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|Add3~0_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Mean_Filter|row3[0]~10_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row3[0]~11\);

-- Location: LCCOMB_X25_Y21_N14
\u_Image_Processor|u_Mean_Filter|row3[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row3[1]~12_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & ((\u_Image_Processor|u_Mean_Filter|Add3~2_combout\ & (\u_Image_Processor|u_Mean_Filter|row3[0]~11\ & VCC)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add3~2_combout\ & (!\u_Image_Processor|u_Mean_Filter|row3[0]~11\)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & ((\u_Image_Processor|u_Mean_Filter|Add3~2_combout\ & 
-- (!\u_Image_Processor|u_Mean_Filter|row3[0]~11\)) # (!\u_Image_Processor|u_Mean_Filter|Add3~2_combout\ & ((\u_Image_Processor|u_Mean_Filter|row3[0]~11\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|row3[1]~13\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & (!\u_Image_Processor|u_Mean_Filter|Add3~2_combout\ & !\u_Image_Processor|u_Mean_Filter|row3[0]~11\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & ((!\u_Image_Processor|u_Mean_Filter|row3[0]~11\) # (!\u_Image_Processor|u_Mean_Filter|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1),
	datab => \u_Image_Processor|u_Mean_Filter|Add3~2_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row3[0]~11\,
	combout => \u_Image_Processor|u_Mean_Filter|row3[1]~12_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row3[1]~13\);

-- Location: LCCOMB_X25_Y21_N16
\u_Image_Processor|u_Mean_Filter|row3[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row3[2]~14_combout\ = ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2) $ (\u_Image_Processor|u_Mean_Filter|Add3~4_combout\ $ (!\u_Image_Processor|u_Mean_Filter|row3[1]~13\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|row3[2]~15\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2) & ((\u_Image_Processor|u_Mean_Filter|Add3~4_combout\) # (!\u_Image_Processor|u_Mean_Filter|row3[1]~13\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2) & (\u_Image_Processor|u_Mean_Filter|Add3~4_combout\ & !\u_Image_Processor|u_Mean_Filter|row3[1]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2),
	datab => \u_Image_Processor|u_Mean_Filter|Add3~4_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row3[1]~13\,
	combout => \u_Image_Processor|u_Mean_Filter|row3[2]~14_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row3[2]~15\);

-- Location: LCCOMB_X25_Y21_N18
\u_Image_Processor|u_Mean_Filter|row3[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row3[3]~16_combout\ = (\u_Image_Processor|u_Mean_Filter|Add3~6_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & (\u_Image_Processor|u_Mean_Filter|row3[2]~15\ & VCC)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & (!\u_Image_Processor|u_Mean_Filter|row3[2]~15\)))) # (!\u_Image_Processor|u_Mean_Filter|Add3~6_combout\ & 
-- ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & (!\u_Image_Processor|u_Mean_Filter|row3[2]~15\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & 
-- ((\u_Image_Processor|u_Mean_Filter|row3[2]~15\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|row3[3]~17\ = CARRY((\u_Image_Processor|u_Mean_Filter|Add3~6_combout\ & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & !\u_Image_Processor|u_Mean_Filter|row3[2]~15\)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add3~6_combout\ & ((!\u_Image_Processor|u_Mean_Filter|row3[2]~15\) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|Add3~6_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row3[2]~15\,
	combout => \u_Image_Processor|u_Mean_Filter|row3[3]~16_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row3[3]~17\);

-- Location: LCCOMB_X25_Y21_N20
\u_Image_Processor|u_Mean_Filter|row3[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row3[4]~18_combout\ = ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4) $ (\u_Image_Processor|u_Mean_Filter|Add3~8_combout\ $ (!\u_Image_Processor|u_Mean_Filter|row3[3]~17\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|row3[4]~19\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4) & ((\u_Image_Processor|u_Mean_Filter|Add3~8_combout\) # (!\u_Image_Processor|u_Mean_Filter|row3[3]~17\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4) & (\u_Image_Processor|u_Mean_Filter|Add3~8_combout\ & !\u_Image_Processor|u_Mean_Filter|row3[3]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4),
	datab => \u_Image_Processor|u_Mean_Filter|Add3~8_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row3[3]~17\,
	combout => \u_Image_Processor|u_Mean_Filter|row3[4]~18_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row3[4]~19\);

-- Location: LCCOMB_X25_Y21_N22
\u_Image_Processor|u_Mean_Filter|row3[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row3[5]~20_combout\ = (\u_Image_Processor|u_Mean_Filter|Add3~10_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & (\u_Image_Processor|u_Mean_Filter|row3[4]~19\ & VCC)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & (!\u_Image_Processor|u_Mean_Filter|row3[4]~19\)))) # (!\u_Image_Processor|u_Mean_Filter|Add3~10_combout\ & 
-- ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & (!\u_Image_Processor|u_Mean_Filter|row3[4]~19\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & 
-- ((\u_Image_Processor|u_Mean_Filter|row3[4]~19\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|row3[5]~21\ = CARRY((\u_Image_Processor|u_Mean_Filter|Add3~10_combout\ & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & !\u_Image_Processor|u_Mean_Filter|row3[4]~19\)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add3~10_combout\ & ((!\u_Image_Processor|u_Mean_Filter|row3[4]~19\) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|Add3~10_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row3[4]~19\,
	combout => \u_Image_Processor|u_Mean_Filter|row3[5]~20_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row3[5]~21\);

-- Location: LCCOMB_X25_Y21_N24
\u_Image_Processor|u_Mean_Filter|row3[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row3[6]~22_combout\ = ((\u_Image_Processor|u_Mean_Filter|Add3~12_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6) $ (!\u_Image_Processor|u_Mean_Filter|row3[5]~21\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|row3[6]~23\ = CARRY((\u_Image_Processor|u_Mean_Filter|Add3~12_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6)) # (!\u_Image_Processor|u_Mean_Filter|row3[5]~21\))) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add3~12_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6) & !\u_Image_Processor|u_Mean_Filter|row3[5]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|Add3~12_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row3[5]~21\,
	combout => \u_Image_Processor|u_Mean_Filter|row3[6]~22_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row3[6]~23\);

-- Location: FF_X25_Y21_N25
\u_Image_Processor|u_Mean_Filter|row3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row3[6]~22_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row3\(6));

-- Location: FF_X25_Y21_N23
\u_Image_Processor|u_Mean_Filter|row3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row3[5]~20_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row3\(5));

-- Location: FF_X25_Y21_N21
\u_Image_Processor|u_Mean_Filter|row3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row3[4]~18_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row3\(4));

-- Location: FF_X25_Y21_N19
\u_Image_Processor|u_Mean_Filter|row3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row3[3]~16_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row3\(3));

-- Location: FF_X25_Y21_N17
\u_Image_Processor|u_Mean_Filter|row3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row3[2]~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row3\(2));

-- Location: FF_X25_Y21_N15
\u_Image_Processor|u_Mean_Filter|row3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row3[1]~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row3\(1));

-- Location: FF_X25_Y21_N13
\u_Image_Processor|u_Mean_Filter|row3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row3[0]~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row3\(0));

-- Location: LCCOMB_X25_Y18_N6
\u_Image_Processor|u_Mean_Filter|sum[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|sum[5]~7_cout\ = CARRY((\u_Image_Processor|u_Mean_Filter|Add5~0_combout\ & \u_Image_Processor|u_Mean_Filter|row3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|Add5~0_combout\,
	datab => \u_Image_Processor|u_Mean_Filter|row3\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Mean_Filter|sum[5]~7_cout\);

-- Location: LCCOMB_X25_Y18_N8
\u_Image_Processor|u_Mean_Filter|sum[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|sum[5]~9_cout\ = CARRY((\u_Image_Processor|u_Mean_Filter|Add5~2_combout\ & (!\u_Image_Processor|u_Mean_Filter|row3\(1) & !\u_Image_Processor|u_Mean_Filter|sum[5]~7_cout\)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add5~2_combout\ & ((!\u_Image_Processor|u_Mean_Filter|sum[5]~7_cout\) # (!\u_Image_Processor|u_Mean_Filter|row3\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|Add5~2_combout\,
	datab => \u_Image_Processor|u_Mean_Filter|row3\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|sum[5]~7_cout\,
	cout => \u_Image_Processor|u_Mean_Filter|sum[5]~9_cout\);

-- Location: LCCOMB_X25_Y18_N10
\u_Image_Processor|u_Mean_Filter|sum[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|sum[5]~11_cout\ = CARRY((\u_Image_Processor|u_Mean_Filter|Add5~4_combout\ & ((\u_Image_Processor|u_Mean_Filter|row3\(2)) # (!\u_Image_Processor|u_Mean_Filter|sum[5]~9_cout\))) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add5~4_combout\ & (\u_Image_Processor|u_Mean_Filter|row3\(2) & !\u_Image_Processor|u_Mean_Filter|sum[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|Add5~4_combout\,
	datab => \u_Image_Processor|u_Mean_Filter|row3\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|sum[5]~9_cout\,
	cout => \u_Image_Processor|u_Mean_Filter|sum[5]~11_cout\);

-- Location: LCCOMB_X25_Y18_N12
\u_Image_Processor|u_Mean_Filter|sum[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|sum[5]~13_cout\ = CARRY((\u_Image_Processor|u_Mean_Filter|Add5~6_combout\ & (!\u_Image_Processor|u_Mean_Filter|row3\(3) & !\u_Image_Processor|u_Mean_Filter|sum[5]~11_cout\)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add5~6_combout\ & ((!\u_Image_Processor|u_Mean_Filter|sum[5]~11_cout\) # (!\u_Image_Processor|u_Mean_Filter|row3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|Add5~6_combout\,
	datab => \u_Image_Processor|u_Mean_Filter|row3\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|sum[5]~11_cout\,
	cout => \u_Image_Processor|u_Mean_Filter|sum[5]~13_cout\);

-- Location: LCCOMB_X25_Y18_N14
\u_Image_Processor|u_Mean_Filter|sum[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|sum[5]~15_cout\ = CARRY((\u_Image_Processor|u_Mean_Filter|row3\(4) & ((\u_Image_Processor|u_Mean_Filter|Add5~8_combout\) # (!\u_Image_Processor|u_Mean_Filter|sum[5]~13_cout\))) # (!\u_Image_Processor|u_Mean_Filter|row3\(4) 
-- & (\u_Image_Processor|u_Mean_Filter|Add5~8_combout\ & !\u_Image_Processor|u_Mean_Filter|sum[5]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|row3\(4),
	datab => \u_Image_Processor|u_Mean_Filter|Add5~8_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|sum[5]~13_cout\,
	cout => \u_Image_Processor|u_Mean_Filter|sum[5]~15_cout\);

-- Location: LCCOMB_X25_Y18_N16
\u_Image_Processor|u_Mean_Filter|sum[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|sum[5]~16_combout\ = (\u_Image_Processor|u_Mean_Filter|row3\(5) & ((\u_Image_Processor|u_Mean_Filter|Add5~10_combout\ & (\u_Image_Processor|u_Mean_Filter|sum[5]~15_cout\ & VCC)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add5~10_combout\ & (!\u_Image_Processor|u_Mean_Filter|sum[5]~15_cout\)))) # (!\u_Image_Processor|u_Mean_Filter|row3\(5) & ((\u_Image_Processor|u_Mean_Filter|Add5~10_combout\ & 
-- (!\u_Image_Processor|u_Mean_Filter|sum[5]~15_cout\)) # (!\u_Image_Processor|u_Mean_Filter|Add5~10_combout\ & ((\u_Image_Processor|u_Mean_Filter|sum[5]~15_cout\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|sum[5]~17\ = CARRY((\u_Image_Processor|u_Mean_Filter|row3\(5) & (!\u_Image_Processor|u_Mean_Filter|Add5~10_combout\ & !\u_Image_Processor|u_Mean_Filter|sum[5]~15_cout\)) # (!\u_Image_Processor|u_Mean_Filter|row3\(5) & 
-- ((!\u_Image_Processor|u_Mean_Filter|sum[5]~15_cout\) # (!\u_Image_Processor|u_Mean_Filter|Add5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|row3\(5),
	datab => \u_Image_Processor|u_Mean_Filter|Add5~10_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|sum[5]~15_cout\,
	combout => \u_Image_Processor|u_Mean_Filter|sum[5]~16_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|sum[5]~17\);

-- Location: LCCOMB_X25_Y18_N18
\u_Image_Processor|u_Mean_Filter|sum[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|sum[6]~18_combout\ = ((\u_Image_Processor|u_Mean_Filter|Add5~12_combout\ $ (\u_Image_Processor|u_Mean_Filter|row3\(6) $ (!\u_Image_Processor|u_Mean_Filter|sum[5]~17\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|sum[6]~19\ = CARRY((\u_Image_Processor|u_Mean_Filter|Add5~12_combout\ & ((\u_Image_Processor|u_Mean_Filter|row3\(6)) # (!\u_Image_Processor|u_Mean_Filter|sum[5]~17\))) # (!\u_Image_Processor|u_Mean_Filter|Add5~12_combout\ 
-- & (\u_Image_Processor|u_Mean_Filter|row3\(6) & !\u_Image_Processor|u_Mean_Filter|sum[5]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|Add5~12_combout\,
	datab => \u_Image_Processor|u_Mean_Filter|row3\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|sum[5]~17\,
	combout => \u_Image_Processor|u_Mean_Filter|sum[6]~18_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|sum[6]~19\);

-- Location: FF_X25_Y18_N19
\u_Image_Processor|u_Mean_Filter|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|sum[6]~18_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|sum\(6));

-- Location: LCCOMB_X24_Y18_N4
\u_Image_Processor|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux7~4_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(1) & \u_Image_Processor|u_Mean_Filter|sum\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(1),
	datad => \u_Image_Processor|u_Mean_Filter|sum\(6),
	combout => \u_Image_Processor|Mux7~4_combout\);

-- Location: LCCOMB_X26_Y23_N12
\u_Image_Processor|u_Gaussian_Filter|row3[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row3[0]~10_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0) $ (VCC))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0) & VCC))
-- \u_Image_Processor|u_Gaussian_Filter|row3[0]~11\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Gaussian_Filter|row3[0]~10_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row3[0]~11\);

-- Location: LCCOMB_X26_Y23_N14
\u_Image_Processor|u_Gaussian_Filter|row3[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row3[1]~12_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & ((\u_Image_Processor|u_Gaussian_Filter|Add4~0_combout\ & (\u_Image_Processor|u_Gaussian_Filter|row3[0]~11\ & VCC)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add4~0_combout\ & (!\u_Image_Processor|u_Gaussian_Filter|row3[0]~11\)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & ((\u_Image_Processor|u_Gaussian_Filter|Add4~0_combout\ & 
-- (!\u_Image_Processor|u_Gaussian_Filter|row3[0]~11\)) # (!\u_Image_Processor|u_Gaussian_Filter|Add4~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|row3[0]~11\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|row3[1]~13\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & (!\u_Image_Processor|u_Gaussian_Filter|Add4~0_combout\ & !\u_Image_Processor|u_Gaussian_Filter|row3[0]~11\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & ((!\u_Image_Processor|u_Gaussian_Filter|row3[0]~11\) # (!\u_Image_Processor|u_Gaussian_Filter|Add4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add4~0_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row3[0]~11\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row3[1]~12_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row3[1]~13\);

-- Location: LCCOMB_X26_Y23_N16
\u_Image_Processor|u_Gaussian_Filter|row3[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row3[2]~14_combout\ = ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2) $ (\u_Image_Processor|u_Gaussian_Filter|Add4~2_combout\ $ (!\u_Image_Processor|u_Gaussian_Filter|row3[1]~13\)))) # 
-- (GND)
-- \u_Image_Processor|u_Gaussian_Filter|row3[2]~15\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2) & ((\u_Image_Processor|u_Gaussian_Filter|Add4~2_combout\) # (!\u_Image_Processor|u_Gaussian_Filter|row3[1]~13\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2) & (\u_Image_Processor|u_Gaussian_Filter|Add4~2_combout\ & !\u_Image_Processor|u_Gaussian_Filter|row3[1]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add4~2_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row3[1]~13\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row3[2]~14_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row3[2]~15\);

-- Location: LCCOMB_X26_Y23_N18
\u_Image_Processor|u_Gaussian_Filter|row3[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row3[3]~16_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add4~4_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & (\u_Image_Processor|u_Gaussian_Filter|row3[2]~15\ & VCC)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & (!\u_Image_Processor|u_Gaussian_Filter|row3[2]~15\)))) # (!\u_Image_Processor|u_Gaussian_Filter|Add4~4_combout\ & 
-- ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & (!\u_Image_Processor|u_Gaussian_Filter|row3[2]~15\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & 
-- ((\u_Image_Processor|u_Gaussian_Filter|row3[2]~15\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|row3[3]~17\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add4~4_combout\ & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & !\u_Image_Processor|u_Gaussian_Filter|row3[2]~15\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add4~4_combout\ & ((!\u_Image_Processor|u_Gaussian_Filter|row3[2]~15\) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add4~4_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row3[2]~15\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row3[3]~16_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row3[3]~17\);

-- Location: LCCOMB_X26_Y23_N20
\u_Image_Processor|u_Gaussian_Filter|row3[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row3[4]~18_combout\ = ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4) $ (\u_Image_Processor|u_Gaussian_Filter|Add4~6_combout\ $ (!\u_Image_Processor|u_Gaussian_Filter|row3[3]~17\)))) # 
-- (GND)
-- \u_Image_Processor|u_Gaussian_Filter|row3[4]~19\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4) & ((\u_Image_Processor|u_Gaussian_Filter|Add4~6_combout\) # (!\u_Image_Processor|u_Gaussian_Filter|row3[3]~17\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4) & (\u_Image_Processor|u_Gaussian_Filter|Add4~6_combout\ & !\u_Image_Processor|u_Gaussian_Filter|row3[3]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add4~6_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row3[3]~17\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row3[4]~18_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row3[4]~19\);

-- Location: LCCOMB_X26_Y23_N22
\u_Image_Processor|u_Gaussian_Filter|row3[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row3[5]~20_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add4~8_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & (\u_Image_Processor|u_Gaussian_Filter|row3[4]~19\ & VCC)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & (!\u_Image_Processor|u_Gaussian_Filter|row3[4]~19\)))) # (!\u_Image_Processor|u_Gaussian_Filter|Add4~8_combout\ & 
-- ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & (!\u_Image_Processor|u_Gaussian_Filter|row3[4]~19\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & 
-- ((\u_Image_Processor|u_Gaussian_Filter|row3[4]~19\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|row3[5]~21\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add4~8_combout\ & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & !\u_Image_Processor|u_Gaussian_Filter|row3[4]~19\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add4~8_combout\ & ((!\u_Image_Processor|u_Gaussian_Filter|row3[4]~19\) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add4~8_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row3[4]~19\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row3[5]~20_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row3[5]~21\);

-- Location: LCCOMB_X26_Y23_N24
\u_Image_Processor|u_Gaussian_Filter|row3[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row3[6]~22_combout\ = ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6) $ (\u_Image_Processor|u_Gaussian_Filter|Add4~10_combout\ $ (!\u_Image_Processor|u_Gaussian_Filter|row3[5]~21\)))) # 
-- (GND)
-- \u_Image_Processor|u_Gaussian_Filter|row3[6]~23\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6) & ((\u_Image_Processor|u_Gaussian_Filter|Add4~10_combout\) # (!\u_Image_Processor|u_Gaussian_Filter|row3[5]~21\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6) & (\u_Image_Processor|u_Gaussian_Filter|Add4~10_combout\ & !\u_Image_Processor|u_Gaussian_Filter|row3[5]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add4~10_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row3[5]~21\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row3[6]~22_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row3[6]~23\);

-- Location: LCCOMB_X26_Y23_N26
\u_Image_Processor|u_Gaussian_Filter|row3[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row3[7]~24_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add4~12_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & (\u_Image_Processor|u_Gaussian_Filter|row3[6]~23\ & VCC)) 
-- # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & (!\u_Image_Processor|u_Gaussian_Filter|row3[6]~23\)))) # (!\u_Image_Processor|u_Gaussian_Filter|Add4~12_combout\ & 
-- ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & (!\u_Image_Processor|u_Gaussian_Filter|row3[6]~23\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & 
-- ((\u_Image_Processor|u_Gaussian_Filter|row3[6]~23\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|row3[7]~25\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add4~12_combout\ & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & !\u_Image_Processor|u_Gaussian_Filter|row3[6]~23\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add4~12_combout\ & ((!\u_Image_Processor|u_Gaussian_Filter|row3[6]~23\) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add4~12_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row3[6]~23\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row3[7]~24_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row3[7]~25\);

-- Location: FF_X26_Y23_N27
\u_Image_Processor|u_Gaussian_Filter|row3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row3[7]~24_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row3\(7));

-- Location: LCCOMB_X24_Y20_N6
\u_Image_Processor|u_Gaussian_Filter|row1[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row1[0]~10_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0) $ (VCC))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0) & VCC))
-- \u_Image_Processor|u_Gaussian_Filter|row1[0]~11\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Gaussian_Filter|row1[0]~10_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row1[0]~11\);

-- Location: LCCOMB_X24_Y20_N8
\u_Image_Processor|u_Gaussian_Filter|row1[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row1[1]~12_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add0~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & (\u_Image_Processor|u_Gaussian_Filter|row1[0]~11\ & VCC)) 
-- # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & (!\u_Image_Processor|u_Gaussian_Filter|row1[0]~11\)))) # (!\u_Image_Processor|u_Gaussian_Filter|Add0~0_combout\ & 
-- ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & (!\u_Image_Processor|u_Gaussian_Filter|row1[0]~11\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & 
-- ((\u_Image_Processor|u_Gaussian_Filter|row1[0]~11\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|row1[1]~13\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add0~0_combout\ & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & !\u_Image_Processor|u_Gaussian_Filter|row1[0]~11\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add0~0_combout\ & ((!\u_Image_Processor|u_Gaussian_Filter|row1[0]~11\) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add0~0_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row1[0]~11\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row1[1]~12_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row1[1]~13\);

-- Location: LCCOMB_X24_Y20_N10
\u_Image_Processor|u_Gaussian_Filter|row1[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row1[2]~14_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|Add0~2_combout\ $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2) $ (!\u_Image_Processor|u_Gaussian_Filter|row1[1]~13\)))) # 
-- (GND)
-- \u_Image_Processor|u_Gaussian_Filter|row1[2]~15\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add0~2_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2)) # (!\u_Image_Processor|u_Gaussian_Filter|row1[1]~13\))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add0~2_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2) & !\u_Image_Processor|u_Gaussian_Filter|row1[1]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add0~2_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row1[1]~13\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row1[2]~14_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row1[2]~15\);

-- Location: LCCOMB_X24_Y20_N12
\u_Image_Processor|u_Gaussian_Filter|row1[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row1[3]~16_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add0~4_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & (\u_Image_Processor|u_Gaussian_Filter|row1[2]~15\ & VCC)) 
-- # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & (!\u_Image_Processor|u_Gaussian_Filter|row1[2]~15\)))) # (!\u_Image_Processor|u_Gaussian_Filter|Add0~4_combout\ & 
-- ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & (!\u_Image_Processor|u_Gaussian_Filter|row1[2]~15\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & 
-- ((\u_Image_Processor|u_Gaussian_Filter|row1[2]~15\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|row1[3]~17\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add0~4_combout\ & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & !\u_Image_Processor|u_Gaussian_Filter|row1[2]~15\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add0~4_combout\ & ((!\u_Image_Processor|u_Gaussian_Filter|row1[2]~15\) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add0~4_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row1[2]~15\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row1[3]~16_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row1[3]~17\);

-- Location: LCCOMB_X24_Y20_N14
\u_Image_Processor|u_Gaussian_Filter|row1[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row1[4]~18_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4) $ (\u_Image_Processor|u_Gaussian_Filter|Add0~6_combout\ $ (!\u_Image_Processor|u_Gaussian_Filter|row1[3]~17\)))) # 
-- (GND)
-- \u_Image_Processor|u_Gaussian_Filter|row1[4]~19\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4) & ((\u_Image_Processor|u_Gaussian_Filter|Add0~6_combout\) # (!\u_Image_Processor|u_Gaussian_Filter|row1[3]~17\))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4) & (\u_Image_Processor|u_Gaussian_Filter|Add0~6_combout\ & !\u_Image_Processor|u_Gaussian_Filter|row1[3]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add0~6_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row1[3]~17\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row1[4]~18_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row1[4]~19\);

-- Location: LCCOMB_X24_Y20_N16
\u_Image_Processor|u_Gaussian_Filter|row1[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row1[5]~20_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & ((\u_Image_Processor|u_Gaussian_Filter|Add0~8_combout\ & (\u_Image_Processor|u_Gaussian_Filter|row1[4]~19\ & VCC)) 
-- # (!\u_Image_Processor|u_Gaussian_Filter|Add0~8_combout\ & (!\u_Image_Processor|u_Gaussian_Filter|row1[4]~19\)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & ((\u_Image_Processor|u_Gaussian_Filter|Add0~8_combout\ & 
-- (!\u_Image_Processor|u_Gaussian_Filter|row1[4]~19\)) # (!\u_Image_Processor|u_Gaussian_Filter|Add0~8_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|row1[4]~19\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|row1[5]~21\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & (!\u_Image_Processor|u_Gaussian_Filter|Add0~8_combout\ & !\u_Image_Processor|u_Gaussian_Filter|row1[4]~19\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & ((!\u_Image_Processor|u_Gaussian_Filter|row1[4]~19\) # (!\u_Image_Processor|u_Gaussian_Filter|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add0~8_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row1[4]~19\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row1[5]~20_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row1[5]~21\);

-- Location: LCCOMB_X24_Y20_N18
\u_Image_Processor|u_Gaussian_Filter|row1[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row1[6]~22_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|Add0~10_combout\ $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6) $ (!\u_Image_Processor|u_Gaussian_Filter|row1[5]~21\)))) # 
-- (GND)
-- \u_Image_Processor|u_Gaussian_Filter|row1[6]~23\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add0~10_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6)) # (!\u_Image_Processor|u_Gaussian_Filter|row1[5]~21\))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add0~10_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6) & !\u_Image_Processor|u_Gaussian_Filter|row1[5]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add0~10_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row1[5]~21\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row1[6]~22_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row1[6]~23\);

-- Location: LCCOMB_X24_Y20_N20
\u_Image_Processor|u_Gaussian_Filter|row1[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row1[7]~24_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add0~12_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7) & (\u_Image_Processor|u_Gaussian_Filter|row1[6]~23\ & 
-- VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7) & (!\u_Image_Processor|u_Gaussian_Filter|row1[6]~23\)))) # (!\u_Image_Processor|u_Gaussian_Filter|Add0~12_combout\ & 
-- ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7) & (!\u_Image_Processor|u_Gaussian_Filter|row1[6]~23\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7) & 
-- ((\u_Image_Processor|u_Gaussian_Filter|row1[6]~23\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|row1[7]~25\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add0~12_combout\ & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7) & !\u_Image_Processor|u_Gaussian_Filter|row1[6]~23\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add0~12_combout\ & ((!\u_Image_Processor|u_Gaussian_Filter|row1[6]~23\) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add0~12_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row1[6]~23\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row1[7]~24_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row1[7]~25\);

-- Location: FF_X24_Y20_N21
\u_Image_Processor|u_Gaussian_Filter|row1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row1[7]~24_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row1\(7));

-- Location: LCCOMB_X29_Y19_N12
\u_Image_Processor|u_Gaussian_Filter|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add2~0_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1) $ (VCC))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1) & VCC))
-- \u_Image_Processor|u_Gaussian_Filter|Add2~1\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1),
	datad => VCC,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add2~0_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add2~1\);

-- Location: LCCOMB_X29_Y19_N14
\u_Image_Processor|u_Gaussian_Filter|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add2~2_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1) & 
-- (\u_Image_Processor|u_Gaussian_Filter|Add2~1\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1) & (!\u_Image_Processor|u_Gaussian_Filter|Add2~1\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1) & (!\u_Image_Processor|u_Gaussian_Filter|Add2~1\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1) & ((\u_Image_Processor|u_Gaussian_Filter|Add2~1\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|Add2~3\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add2~1\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2) & ((!\u_Image_Processor|u_Gaussian_Filter|Add2~1\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add2~1\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add2~2_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add2~3\);

-- Location: LCCOMB_X29_Y19_N16
\u_Image_Processor|u_Gaussian_Filter|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add2~4_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3) $ 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add2~3\)))) # (GND)
-- \u_Image_Processor|u_Gaussian_Filter|Add2~5\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add2~3\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add2~3\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add2~4_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add2~5\);

-- Location: LCCOMB_X29_Y19_N18
\u_Image_Processor|u_Gaussian_Filter|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add2~6_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4) & 
-- (\u_Image_Processor|u_Gaussian_Filter|Add2~5\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4) & (!\u_Image_Processor|u_Gaussian_Filter|Add2~5\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4) & (!\u_Image_Processor|u_Gaussian_Filter|Add2~5\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4) & ((\u_Image_Processor|u_Gaussian_Filter|Add2~5\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|Add2~7\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add2~5\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3) & ((!\u_Image_Processor|u_Gaussian_Filter|Add2~5\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add2~5\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add2~6_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add2~7\);

-- Location: LCCOMB_X29_Y19_N20
\u_Image_Processor|u_Gaussian_Filter|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add2~8_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4) $ 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add2~7\)))) # (GND)
-- \u_Image_Processor|u_Gaussian_Filter|Add2~9\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add2~7\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add2~7\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add2~8_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add2~9\);

-- Location: LCCOMB_X29_Y19_N22
\u_Image_Processor|u_Gaussian_Filter|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add2~10_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5) & 
-- (\u_Image_Processor|u_Gaussian_Filter|Add2~9\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5) & (!\u_Image_Processor|u_Gaussian_Filter|Add2~9\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5) & (!\u_Image_Processor|u_Gaussian_Filter|Add2~9\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5) & ((\u_Image_Processor|u_Gaussian_Filter|Add2~9\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|Add2~11\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add2~9\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6) & ((!\u_Image_Processor|u_Gaussian_Filter|Add2~9\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add2~9\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add2~10_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add2~11\);

-- Location: LCCOMB_X24_Y19_N8
\u_Image_Processor|u_Gaussian_Filter|row2[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row2[1]~10_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0) $ (VCC))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0) & VCC))
-- \u_Image_Processor|u_Gaussian_Filter|row2[1]~11\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0),
	datad => VCC,
	combout => \u_Image_Processor|u_Gaussian_Filter|row2[1]~10_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row2[1]~11\);

-- Location: LCCOMB_X24_Y19_N10
\u_Image_Processor|u_Gaussian_Filter|row2[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row2[2]~12_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add2~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1) & (\u_Image_Processor|u_Gaussian_Filter|row2[1]~11\ & VCC)) 
-- # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1) & (!\u_Image_Processor|u_Gaussian_Filter|row2[1]~11\)))) # (!\u_Image_Processor|u_Gaussian_Filter|Add2~0_combout\ & 
-- ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1) & (!\u_Image_Processor|u_Gaussian_Filter|row2[1]~11\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1) & 
-- ((\u_Image_Processor|u_Gaussian_Filter|row2[1]~11\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|row2[2]~13\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add2~0_combout\ & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1) & !\u_Image_Processor|u_Gaussian_Filter|row2[1]~11\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add2~0_combout\ & ((!\u_Image_Processor|u_Gaussian_Filter|row2[1]~11\) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add2~0_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row2[1]~11\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row2[2]~12_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row2[2]~13\);

-- Location: LCCOMB_X24_Y19_N12
\u_Image_Processor|u_Gaussian_Filter|row2[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row2[3]~14_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|Add2~2_combout\ $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2) $ (!\u_Image_Processor|u_Gaussian_Filter|row2[2]~13\)))) # 
-- (GND)
-- \u_Image_Processor|u_Gaussian_Filter|row2[3]~15\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add2~2_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2)) # (!\u_Image_Processor|u_Gaussian_Filter|row2[2]~13\))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add2~2_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2) & !\u_Image_Processor|u_Gaussian_Filter|row2[2]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add2~2_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row2[2]~13\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row2[3]~14_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row2[3]~15\);

-- Location: LCCOMB_X24_Y19_N14
\u_Image_Processor|u_Gaussian_Filter|row2[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row2[4]~16_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add2~4_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & (\u_Image_Processor|u_Gaussian_Filter|row2[3]~15\ & VCC)) 
-- # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & (!\u_Image_Processor|u_Gaussian_Filter|row2[3]~15\)))) # (!\u_Image_Processor|u_Gaussian_Filter|Add2~4_combout\ & 
-- ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & (!\u_Image_Processor|u_Gaussian_Filter|row2[3]~15\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & 
-- ((\u_Image_Processor|u_Gaussian_Filter|row2[3]~15\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|row2[4]~17\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add2~4_combout\ & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & !\u_Image_Processor|u_Gaussian_Filter|row2[3]~15\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add2~4_combout\ & ((!\u_Image_Processor|u_Gaussian_Filter|row2[3]~15\) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add2~4_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row2[3]~15\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row2[4]~16_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row2[4]~17\);

-- Location: LCCOMB_X24_Y19_N16
\u_Image_Processor|u_Gaussian_Filter|row2[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row2[5]~18_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|Add2~6_combout\ $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4) $ (!\u_Image_Processor|u_Gaussian_Filter|row2[4]~17\)))) # 
-- (GND)
-- \u_Image_Processor|u_Gaussian_Filter|row2[5]~19\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add2~6_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4)) # (!\u_Image_Processor|u_Gaussian_Filter|row2[4]~17\))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add2~6_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4) & !\u_Image_Processor|u_Gaussian_Filter|row2[4]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add2~6_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row2[4]~17\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row2[5]~18_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row2[5]~19\);

-- Location: LCCOMB_X24_Y19_N18
\u_Image_Processor|u_Gaussian_Filter|row2[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row2[6]~20_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add2~8_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & (\u_Image_Processor|u_Gaussian_Filter|row2[5]~19\ & VCC)) 
-- # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & (!\u_Image_Processor|u_Gaussian_Filter|row2[5]~19\)))) # (!\u_Image_Processor|u_Gaussian_Filter|Add2~8_combout\ & 
-- ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & (!\u_Image_Processor|u_Gaussian_Filter|row2[5]~19\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & 
-- ((\u_Image_Processor|u_Gaussian_Filter|row2[5]~19\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|row2[6]~21\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add2~8_combout\ & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & !\u_Image_Processor|u_Gaussian_Filter|row2[5]~19\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add2~8_combout\ & ((!\u_Image_Processor|u_Gaussian_Filter|row2[5]~19\) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add2~8_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row2[5]~19\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row2[6]~20_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row2[6]~21\);

-- Location: LCCOMB_X24_Y19_N20
\u_Image_Processor|u_Gaussian_Filter|row2[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row2[7]~22_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6) $ (\u_Image_Processor|u_Gaussian_Filter|Add2~10_combout\ $ (!\u_Image_Processor|u_Gaussian_Filter|row2[6]~21\)))) # 
-- (GND)
-- \u_Image_Processor|u_Gaussian_Filter|row2[7]~23\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6) & ((\u_Image_Processor|u_Gaussian_Filter|Add2~10_combout\) # (!\u_Image_Processor|u_Gaussian_Filter|row2[6]~21\))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6) & (\u_Image_Processor|u_Gaussian_Filter|Add2~10_combout\ & !\u_Image_Processor|u_Gaussian_Filter|row2[6]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add2~10_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row2[6]~21\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row2[7]~22_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row2[7]~23\);

-- Location: FF_X24_Y19_N21
\u_Image_Processor|u_Gaussian_Filter|row2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row2[7]~22_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row2\(7));

-- Location: FF_X24_Y20_N19
\u_Image_Processor|u_Gaussian_Filter|row1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row1[6]~22_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row1\(6));

-- Location: FF_X24_Y19_N19
\u_Image_Processor|u_Gaussian_Filter|row2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row2[6]~20_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row2\(6));

-- Location: FF_X24_Y19_N17
\u_Image_Processor|u_Gaussian_Filter|row2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row2[5]~18_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row2\(5));

-- Location: FF_X24_Y20_N17
\u_Image_Processor|u_Gaussian_Filter|row1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row1[5]~20_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row1\(5));

-- Location: FF_X24_Y19_N15
\u_Image_Processor|u_Gaussian_Filter|row2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row2[4]~16_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row2\(4));

-- Location: FF_X24_Y20_N15
\u_Image_Processor|u_Gaussian_Filter|row1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row1[4]~18_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row1\(4));

-- Location: FF_X24_Y20_N13
\u_Image_Processor|u_Gaussian_Filter|row1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row1[3]~16_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row1\(3));

-- Location: FF_X24_Y19_N13
\u_Image_Processor|u_Gaussian_Filter|row2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row2[3]~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row2\(3));

-- Location: FF_X24_Y19_N11
\u_Image_Processor|u_Gaussian_Filter|row2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row2[2]~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row2\(2));

-- Location: FF_X24_Y20_N11
\u_Image_Processor|u_Gaussian_Filter|row1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row1[2]~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row1\(2));

-- Location: FF_X24_Y19_N9
\u_Image_Processor|u_Gaussian_Filter|row2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row2[1]~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row2\(1));

-- Location: FF_X24_Y20_N9
\u_Image_Processor|u_Gaussian_Filter|row1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row1[1]~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row1\(1));

-- Location: LCCOMB_X28_Y19_N8
\u_Image_Processor|u_Gaussian_Filter|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add6~0_combout\ = (\u_Image_Processor|u_Gaussian_Filter|row2\(1) & (\u_Image_Processor|u_Gaussian_Filter|row1\(1) $ (VCC))) # (!\u_Image_Processor|u_Gaussian_Filter|row2\(1) & 
-- (\u_Image_Processor|u_Gaussian_Filter|row1\(1) & VCC))
-- \u_Image_Processor|u_Gaussian_Filter|Add6~1\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|row2\(1) & \u_Image_Processor|u_Gaussian_Filter|row1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|row2\(1),
	datab => \u_Image_Processor|u_Gaussian_Filter|row1\(1),
	datad => VCC,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add6~0_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add6~1\);

-- Location: LCCOMB_X28_Y19_N10
\u_Image_Processor|u_Gaussian_Filter|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add6~2_combout\ = (\u_Image_Processor|u_Gaussian_Filter|row2\(2) & ((\u_Image_Processor|u_Gaussian_Filter|row1\(2) & (\u_Image_Processor|u_Gaussian_Filter|Add6~1\ & VCC)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|row1\(2) & (!\u_Image_Processor|u_Gaussian_Filter|Add6~1\)))) # (!\u_Image_Processor|u_Gaussian_Filter|row2\(2) & ((\u_Image_Processor|u_Gaussian_Filter|row1\(2) & (!\u_Image_Processor|u_Gaussian_Filter|Add6~1\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|row1\(2) & ((\u_Image_Processor|u_Gaussian_Filter|Add6~1\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|Add6~3\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|row2\(2) & (!\u_Image_Processor|u_Gaussian_Filter|row1\(2) & !\u_Image_Processor|u_Gaussian_Filter|Add6~1\)) # (!\u_Image_Processor|u_Gaussian_Filter|row2\(2) & 
-- ((!\u_Image_Processor|u_Gaussian_Filter|Add6~1\) # (!\u_Image_Processor|u_Gaussian_Filter|row1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|row2\(2),
	datab => \u_Image_Processor|u_Gaussian_Filter|row1\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add6~1\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add6~2_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add6~3\);

-- Location: LCCOMB_X28_Y19_N12
\u_Image_Processor|u_Gaussian_Filter|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add6~4_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|row1\(3) $ (\u_Image_Processor|u_Gaussian_Filter|row2\(3) $ (!\u_Image_Processor|u_Gaussian_Filter|Add6~3\)))) # (GND)
-- \u_Image_Processor|u_Gaussian_Filter|Add6~5\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|row1\(3) & ((\u_Image_Processor|u_Gaussian_Filter|row2\(3)) # (!\u_Image_Processor|u_Gaussian_Filter|Add6~3\))) # (!\u_Image_Processor|u_Gaussian_Filter|row1\(3) & 
-- (\u_Image_Processor|u_Gaussian_Filter|row2\(3) & !\u_Image_Processor|u_Gaussian_Filter|Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|row1\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|row2\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add6~3\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add6~4_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add6~5\);

-- Location: LCCOMB_X28_Y19_N14
\u_Image_Processor|u_Gaussian_Filter|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add6~6_combout\ = (\u_Image_Processor|u_Gaussian_Filter|row2\(4) & ((\u_Image_Processor|u_Gaussian_Filter|row1\(4) & (\u_Image_Processor|u_Gaussian_Filter|Add6~5\ & VCC)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|row1\(4) & (!\u_Image_Processor|u_Gaussian_Filter|Add6~5\)))) # (!\u_Image_Processor|u_Gaussian_Filter|row2\(4) & ((\u_Image_Processor|u_Gaussian_Filter|row1\(4) & (!\u_Image_Processor|u_Gaussian_Filter|Add6~5\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|row1\(4) & ((\u_Image_Processor|u_Gaussian_Filter|Add6~5\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|Add6~7\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|row2\(4) & (!\u_Image_Processor|u_Gaussian_Filter|row1\(4) & !\u_Image_Processor|u_Gaussian_Filter|Add6~5\)) # (!\u_Image_Processor|u_Gaussian_Filter|row2\(4) & 
-- ((!\u_Image_Processor|u_Gaussian_Filter|Add6~5\) # (!\u_Image_Processor|u_Gaussian_Filter|row1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|row2\(4),
	datab => \u_Image_Processor|u_Gaussian_Filter|row1\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add6~5\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add6~6_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add6~7\);

-- Location: LCCOMB_X28_Y19_N16
\u_Image_Processor|u_Gaussian_Filter|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add6~8_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|row2\(5) $ (\u_Image_Processor|u_Gaussian_Filter|row1\(5) $ (!\u_Image_Processor|u_Gaussian_Filter|Add6~7\)))) # (GND)
-- \u_Image_Processor|u_Gaussian_Filter|Add6~9\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|row2\(5) & ((\u_Image_Processor|u_Gaussian_Filter|row1\(5)) # (!\u_Image_Processor|u_Gaussian_Filter|Add6~7\))) # (!\u_Image_Processor|u_Gaussian_Filter|row2\(5) & 
-- (\u_Image_Processor|u_Gaussian_Filter|row1\(5) & !\u_Image_Processor|u_Gaussian_Filter|Add6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|row2\(5),
	datab => \u_Image_Processor|u_Gaussian_Filter|row1\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add6~7\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add6~8_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add6~9\);

-- Location: LCCOMB_X28_Y19_N18
\u_Image_Processor|u_Gaussian_Filter|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add6~10_combout\ = (\u_Image_Processor|u_Gaussian_Filter|row1\(6) & ((\u_Image_Processor|u_Gaussian_Filter|row2\(6) & (\u_Image_Processor|u_Gaussian_Filter|Add6~9\ & VCC)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|row2\(6) & (!\u_Image_Processor|u_Gaussian_Filter|Add6~9\)))) # (!\u_Image_Processor|u_Gaussian_Filter|row1\(6) & ((\u_Image_Processor|u_Gaussian_Filter|row2\(6) & (!\u_Image_Processor|u_Gaussian_Filter|Add6~9\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|row2\(6) & ((\u_Image_Processor|u_Gaussian_Filter|Add6~9\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|Add6~11\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|row1\(6) & (!\u_Image_Processor|u_Gaussian_Filter|row2\(6) & !\u_Image_Processor|u_Gaussian_Filter|Add6~9\)) # (!\u_Image_Processor|u_Gaussian_Filter|row1\(6) & 
-- ((!\u_Image_Processor|u_Gaussian_Filter|Add6~9\) # (!\u_Image_Processor|u_Gaussian_Filter|row2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|row1\(6),
	datab => \u_Image_Processor|u_Gaussian_Filter|row2\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add6~9\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add6~10_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add6~11\);

-- Location: LCCOMB_X28_Y19_N20
\u_Image_Processor|u_Gaussian_Filter|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add6~12_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|row1\(7) $ (\u_Image_Processor|u_Gaussian_Filter|row2\(7) $ (!\u_Image_Processor|u_Gaussian_Filter|Add6~11\)))) # (GND)
-- \u_Image_Processor|u_Gaussian_Filter|Add6~13\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|row1\(7) & ((\u_Image_Processor|u_Gaussian_Filter|row2\(7)) # (!\u_Image_Processor|u_Gaussian_Filter|Add6~11\))) # (!\u_Image_Processor|u_Gaussian_Filter|row1\(7) 
-- & (\u_Image_Processor|u_Gaussian_Filter|row2\(7) & !\u_Image_Processor|u_Gaussian_Filter|Add6~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|row1\(7),
	datab => \u_Image_Processor|u_Gaussian_Filter|row2\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add6~11\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add6~12_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add6~13\);

-- Location: FF_X26_Y23_N25
\u_Image_Processor|u_Gaussian_Filter|row3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row3[6]~22_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row3\(6));

-- Location: FF_X26_Y23_N23
\u_Image_Processor|u_Gaussian_Filter|row3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row3[5]~20_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row3\(5));

-- Location: FF_X26_Y23_N21
\u_Image_Processor|u_Gaussian_Filter|row3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row3[4]~18_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row3\(4));

-- Location: FF_X26_Y23_N19
\u_Image_Processor|u_Gaussian_Filter|row3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row3[3]~16_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row3\(3));

-- Location: FF_X26_Y23_N17
\u_Image_Processor|u_Gaussian_Filter|row3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row3[2]~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row3\(2));

-- Location: FF_X26_Y23_N15
\u_Image_Processor|u_Gaussian_Filter|row3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row3[1]~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row3\(1));

-- Location: FF_X24_Y20_N7
\u_Image_Processor|u_Gaussian_Filter|row1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row1[0]~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row1\(0));

-- Location: FF_X26_Y23_N13
\u_Image_Processor|u_Gaussian_Filter|row3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row3[0]~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row3\(0));

-- Location: LCCOMB_X25_Y19_N0
\u_Image_Processor|u_Gaussian_Filter|sum[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|sum[6]~7_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|row1\(0) & \u_Image_Processor|u_Gaussian_Filter|row3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|row1\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|row3\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Gaussian_Filter|sum[6]~7_cout\);

-- Location: LCCOMB_X25_Y19_N2
\u_Image_Processor|u_Gaussian_Filter|sum[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|sum[6]~9_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|row3\(1) & (!\u_Image_Processor|u_Gaussian_Filter|Add6~0_combout\ & !\u_Image_Processor|u_Gaussian_Filter|sum[6]~7_cout\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|row3\(1) & ((!\u_Image_Processor|u_Gaussian_Filter|sum[6]~7_cout\) # (!\u_Image_Processor|u_Gaussian_Filter|Add6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|row3\(1),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add6~0_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|sum[6]~7_cout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|sum[6]~9_cout\);

-- Location: LCCOMB_X25_Y19_N4
\u_Image_Processor|u_Gaussian_Filter|sum[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|sum[6]~11_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add6~2_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|row3\(2)) # (!\u_Image_Processor|u_Gaussian_Filter|sum[6]~9_cout\))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add6~2_combout\ & (\u_Image_Processor|u_Gaussian_Filter|row3\(2) & !\u_Image_Processor|u_Gaussian_Filter|sum[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add6~2_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|row3\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|sum[6]~9_cout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|sum[6]~11_cout\);

-- Location: LCCOMB_X25_Y19_N6
\u_Image_Processor|u_Gaussian_Filter|sum[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|sum[6]~13_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add6~4_combout\ & (!\u_Image_Processor|u_Gaussian_Filter|row3\(3) & !\u_Image_Processor|u_Gaussian_Filter|sum[6]~11_cout\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add6~4_combout\ & ((!\u_Image_Processor|u_Gaussian_Filter|sum[6]~11_cout\) # (!\u_Image_Processor|u_Gaussian_Filter|row3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add6~4_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|row3\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|sum[6]~11_cout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|sum[6]~13_cout\);

-- Location: LCCOMB_X25_Y19_N8
\u_Image_Processor|u_Gaussian_Filter|sum[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|sum[6]~15_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|row3\(4) & ((\u_Image_Processor|u_Gaussian_Filter|Add6~6_combout\) # (!\u_Image_Processor|u_Gaussian_Filter|sum[6]~13_cout\))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|row3\(4) & (\u_Image_Processor|u_Gaussian_Filter|Add6~6_combout\ & !\u_Image_Processor|u_Gaussian_Filter|sum[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|row3\(4),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add6~6_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|sum[6]~13_cout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|sum[6]~15_cout\);

-- Location: LCCOMB_X25_Y19_N10
\u_Image_Processor|u_Gaussian_Filter|sum[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|sum[6]~17_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add6~8_combout\ & (!\u_Image_Processor|u_Gaussian_Filter|row3\(5) & !\u_Image_Processor|u_Gaussian_Filter|sum[6]~15_cout\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add6~8_combout\ & ((!\u_Image_Processor|u_Gaussian_Filter|sum[6]~15_cout\) # (!\u_Image_Processor|u_Gaussian_Filter|row3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add6~8_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|row3\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|sum[6]~15_cout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|sum[6]~17_cout\);

-- Location: LCCOMB_X25_Y19_N12
\u_Image_Processor|u_Gaussian_Filter|sum[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|sum[6]~18_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|Add6~10_combout\ $ (\u_Image_Processor|u_Gaussian_Filter|row3\(6) $ (!\u_Image_Processor|u_Gaussian_Filter|sum[6]~17_cout\)))) # (GND)
-- \u_Image_Processor|u_Gaussian_Filter|sum[6]~19\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add6~10_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|row3\(6)) # (!\u_Image_Processor|u_Gaussian_Filter|sum[6]~17_cout\))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add6~10_combout\ & (\u_Image_Processor|u_Gaussian_Filter|row3\(6) & !\u_Image_Processor|u_Gaussian_Filter|sum[6]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add6~10_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|row3\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|sum[6]~17_cout\,
	combout => \u_Image_Processor|u_Gaussian_Filter|sum[6]~18_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|sum[6]~19\);

-- Location: LCCOMB_X25_Y19_N14
\u_Image_Processor|u_Gaussian_Filter|sum[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|sum[7]~20_combout\ = (\u_Image_Processor|u_Gaussian_Filter|row3\(7) & ((\u_Image_Processor|u_Gaussian_Filter|Add6~12_combout\ & (\u_Image_Processor|u_Gaussian_Filter|sum[6]~19\ & VCC)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add6~12_combout\ & (!\u_Image_Processor|u_Gaussian_Filter|sum[6]~19\)))) # (!\u_Image_Processor|u_Gaussian_Filter|row3\(7) & ((\u_Image_Processor|u_Gaussian_Filter|Add6~12_combout\ & 
-- (!\u_Image_Processor|u_Gaussian_Filter|sum[6]~19\)) # (!\u_Image_Processor|u_Gaussian_Filter|Add6~12_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|sum[6]~19\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|sum[7]~21\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|row3\(7) & (!\u_Image_Processor|u_Gaussian_Filter|Add6~12_combout\ & !\u_Image_Processor|u_Gaussian_Filter|sum[6]~19\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|row3\(7) & ((!\u_Image_Processor|u_Gaussian_Filter|sum[6]~19\) # (!\u_Image_Processor|u_Gaussian_Filter|Add6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|row3\(7),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add6~12_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|sum[6]~19\,
	combout => \u_Image_Processor|u_Gaussian_Filter|sum[7]~20_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|sum[7]~21\);

-- Location: FF_X25_Y19_N15
\u_Image_Processor|u_Gaussian_Filter|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|sum[7]~20_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|sum\(7));

-- Location: LCCOMB_X25_Y16_N20
\u_Image_Processor|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux6~1_combout\ = (\u_mode_selector|WideOr5~0_combout\ & (!\u_mode_selector|WideOr3~0_combout\ & ((\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(1)) # (!\u_mode_selector|WideOr4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|WideOr5~0_combout\,
	datab => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(1),
	datac => \u_mode_selector|WideOr4~0_combout\,
	datad => \u_mode_selector|WideOr3~0_combout\,
	combout => \u_Image_Processor|Mux6~1_combout\);

-- Location: LCCOMB_X25_Y16_N26
\u_Image_Processor|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux6~2_combout\ = (!\u_mode_selector|proc_cnt\(3) & (\u_mode_selector|proc_cnt\(0) & !\u_mode_selector|proc_cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|proc_cnt\(3),
	datac => \u_mode_selector|proc_cnt\(0),
	datad => \u_mode_selector|proc_cnt\(2),
	combout => \u_Image_Processor|Mux6~2_combout\);

-- Location: LCCOMB_X30_Y21_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~1_cout\ = CARRY((!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0) & \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~1_cout\);

-- Location: LCCOMB_X30_Y21_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~3_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~1_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1) & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~3_cout\);

-- Location: LCCOMB_X30_Y21_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~5_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~3_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2) & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~5_cout\);

-- Location: LCCOMB_X30_Y21_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~7_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~5_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3) & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~7_cout\);

-- Location: LCCOMB_X30_Y21_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~9_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~7_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~9_cout\);

-- Location: LCCOMB_X30_Y21_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~11_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~9_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5) & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~11_cout\);

-- Location: LCCOMB_X30_Y21_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~13_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~11_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6) & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~13_cout\);

-- Location: LCCOMB_X30_Y21_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~13_cout\ & 
-- \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~13_cout\) # 
-- (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\);

-- Location: LCCOMB_X28_Y21_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[3]~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[3]~0_combout\);

-- Location: LCCOMB_X30_Y22_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~1_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0) & !\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~1_cout\);

-- Location: LCCOMB_X30_Y22_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~3_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~1_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~3_cout\);

-- Location: LCCOMB_X30_Y22_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~5_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~3_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2) & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~5_cout\);

-- Location: LCCOMB_X30_Y22_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~7_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~5_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~7_cout\);

-- Location: LCCOMB_X30_Y22_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~9_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~7_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4) & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~9_cout\);

-- Location: LCCOMB_X30_Y22_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~11_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~9_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~11_cout\);

-- Location: LCCOMB_X30_Y22_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~13_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~11_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~13_cout\);

-- Location: LCCOMB_X30_Y22_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7) & 
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~13_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7)) # 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\);

-- Location: LCCOMB_X30_Y22_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~1_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0) & !\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~1_cout\);

-- Location: LCCOMB_X30_Y22_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~3_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~1_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~3_cout\);

-- Location: LCCOMB_X30_Y22_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~5_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~3_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~5_cout\);

-- Location: LCCOMB_X30_Y22_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~7_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~5_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3) & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~7_cout\);

-- Location: LCCOMB_X30_Y22_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~9_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~7_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4) & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~9_cout\);

-- Location: LCCOMB_X30_Y22_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~11_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~9_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~11_cout\);

-- Location: LCCOMB_X30_Y22_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~13_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~11_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6) & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~13_cout\);

-- Location: LCCOMB_X30_Y22_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7) & 
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~13_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7)) # 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~14_combout\);

-- Location: LCCOMB_X30_Y20_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~14_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\);

-- Location: FF_X28_Y21_N5
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[3]~0_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(3));

-- Location: LCCOMB_X23_Y20_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~1_cout\ = CARRY((!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~1_cout\);

-- Location: LCCOMB_X23_Y20_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~3_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~1_cout\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~3_cout\);

-- Location: LCCOMB_X23_Y20_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~5_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~3_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~5_cout\);

-- Location: LCCOMB_X23_Y20_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~7_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~5_cout\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~7_cout\);

-- Location: LCCOMB_X23_Y20_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~9_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~7_cout\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~9_cout\);

-- Location: LCCOMB_X23_Y20_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~11_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~9_cout\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~11_cout\);

-- Location: LCCOMB_X23_Y20_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~13_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~11_cout\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~13_cout\);

-- Location: LCCOMB_X23_Y20_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~13_cout\ & 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~13_cout\) # 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\);

-- Location: LCCOMB_X25_Y21_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[3]~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[3]~0_combout\);

-- Location: LCCOMB_X23_Y21_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~1_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0) & !\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~1_cout\);

-- Location: LCCOMB_X23_Y21_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~3_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~1_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~3_cout\);

-- Location: LCCOMB_X23_Y21_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~5_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~3_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~5_cout\);

-- Location: LCCOMB_X23_Y21_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~7_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~5_cout\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~7_cout\);

-- Location: LCCOMB_X23_Y21_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~9_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~7_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~9_cout\);

-- Location: LCCOMB_X23_Y21_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~11_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~9_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~11_cout\);

-- Location: LCCOMB_X23_Y21_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~13_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~11_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~13_cout\);

-- Location: LCCOMB_X23_Y21_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~14_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~13_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~13_cout\ & 
-- !\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~14_combout\);

-- Location: LCCOMB_X23_Y21_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~1_cout\ = CARRY((!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~1_cout\);

-- Location: LCCOMB_X23_Y21_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~3_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~1_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~3_cout\);

-- Location: LCCOMB_X23_Y21_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~5_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~3_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~5_cout\);

-- Location: LCCOMB_X23_Y21_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~7_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~5_cout\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~7_cout\);

-- Location: LCCOMB_X23_Y21_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~9_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~7_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~9_cout\);

-- Location: LCCOMB_X23_Y21_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~11_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~9_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~11_cout\);

-- Location: LCCOMB_X23_Y21_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~13_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~11_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~13_cout\);

-- Location: LCCOMB_X23_Y21_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~13_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~13_cout\ & 
-- !\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\);

-- Location: LCCOMB_X22_Y20_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~14_combout\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\);

-- Location: FF_X25_Y21_N9
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[3]~0_combout\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(3));

-- Location: LCCOMB_X30_Y17_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~1_cout\ = CARRY((!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~1_cout\);

-- Location: LCCOMB_X30_Y17_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~3_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~1_cout\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~3_cout\);

-- Location: LCCOMB_X30_Y17_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~5_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~3_cout\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~5_cout\);

-- Location: LCCOMB_X30_Y17_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~7_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~5_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~7_cout\);

-- Location: LCCOMB_X30_Y17_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~9_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~7_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~9_cout\);

-- Location: LCCOMB_X30_Y17_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~11_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~9_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~11_cout\);

-- Location: LCCOMB_X30_Y17_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~13_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~11_cout\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~13_cout\);

-- Location: LCCOMB_X30_Y17_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~13_cout\ & 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~13_cout\) # 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\);

-- Location: LCCOMB_X29_Y18_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[3]~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[3]~0_combout\);

-- Location: LCCOMB_X30_Y16_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~1_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0) & !\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~1_cout\);

-- Location: LCCOMB_X30_Y16_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~3_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~1_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~3_cout\);

-- Location: LCCOMB_X30_Y16_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~5_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~3_cout\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~5_cout\);

-- Location: LCCOMB_X30_Y16_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~7_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~5_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~7_cout\);

-- Location: LCCOMB_X30_Y16_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~9_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~7_cout\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~9_cout\);

-- Location: LCCOMB_X30_Y16_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~11_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~9_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~11_cout\);

-- Location: LCCOMB_X30_Y16_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~13_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~11_cout\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~13_cout\);

-- Location: LCCOMB_X30_Y16_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~14_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~13_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~13_cout\ & 
-- !\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~14_combout\);

-- Location: LCCOMB_X30_Y17_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~1_cout\ = CARRY((!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0) & \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~1_cout\);

-- Location: LCCOMB_X30_Y17_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~3_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~1_cout\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~3_cout\);

-- Location: LCCOMB_X30_Y17_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~5_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~3_cout\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~5_cout\);

-- Location: LCCOMB_X30_Y17_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~7_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~5_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~7_cout\);

-- Location: LCCOMB_X30_Y17_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~9_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~7_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~9_cout\);

-- Location: LCCOMB_X30_Y17_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~11_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~9_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~11_cout\);

-- Location: LCCOMB_X30_Y17_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~13_cout\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~11_cout\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~13_cout\);

-- Location: LCCOMB_X30_Y17_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~13_cout\ & 
-- \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~13_cout\) # 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\);

-- Location: LCCOMB_X30_Y18_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~14_combout\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\);

-- Location: FF_X29_Y18_N5
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[3]~0_combout\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(3));

-- Location: LCCOMB_X28_Y18_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[7]~4_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[7]~4_combout\);

-- Location: FF_X28_Y18_N29
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[7]~4_combout\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(7));

-- Location: LCCOMB_X25_Y21_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[7]~4_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[7]~4_combout\);

-- Location: FF_X25_Y21_N7
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[7]~4_combout\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(7));

-- Location: LCCOMB_X25_Y22_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[6]~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[6]~3_combout\);

-- Location: FF_X25_Y22_N21
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[6]~3_combout\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(6));

-- Location: LCCOMB_X28_Y18_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[6]~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[6]~3_combout\);

-- Location: FF_X28_Y18_N31
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[6]~3_combout\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(6));

-- Location: LCCOMB_X29_Y18_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[5]~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[5]~2_combout\);

-- Location: FF_X29_Y18_N31
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[5]~2_combout\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(5));

-- Location: LCCOMB_X25_Y22_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[5]~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[5]~2_combout\);

-- Location: FF_X25_Y22_N7
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[5]~2_combout\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(5));

-- Location: LCCOMB_X25_Y22_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[4]~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[4]~1_combout\);

-- Location: FF_X25_Y22_N17
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[4]~1_combout\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(4));

-- Location: LCCOMB_X29_Y18_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[4]~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[4]~1_combout\);

-- Location: FF_X29_Y18_N29
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[4]~1_combout\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(4));

-- Location: LCCOMB_X25_Y22_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[2]~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[2]~5_combout\);

-- Location: FF_X25_Y22_N31
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[2]~5_combout\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(2));

-- Location: LCCOMB_X28_Y18_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[2]~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[2]~5_combout\);

-- Location: FF_X28_Y18_N3
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[2]~5_combout\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(2));

-- Location: LCCOMB_X25_Y21_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[1]~6_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[1]~6_combout\);

-- Location: FF_X25_Y21_N5
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[1]~6_combout\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(1));

-- Location: LCCOMB_X28_Y18_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[1]~6_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[1]~6_combout\);

-- Location: FF_X28_Y18_N25
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[1]~6_combout\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(1));

-- Location: LCCOMB_X23_Y20_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[0]~7_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[0]~7_combout\);

-- Location: FF_X23_Y20_N13
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min[0]~7_combout\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(0));

-- Location: LCCOMB_X28_Y18_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[0]~7_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[0]~7_combout\);

-- Location: FF_X28_Y18_N23
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min[0]~7_combout\,
	asdata => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(0));

-- Location: LCCOMB_X29_Y17_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~1_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(0) & !\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~1_cout\);

-- Location: LCCOMB_X29_Y17_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~3_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(1) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(1) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~1_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(1) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(1)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~3_cout\);

-- Location: LCCOMB_X29_Y17_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~5_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(2) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~3_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(2)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(2) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(2) & !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~5_cout\);

-- Location: LCCOMB_X29_Y17_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~7_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(3) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~5_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(3)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(3) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(3) & !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~7_cout\);

-- Location: LCCOMB_X29_Y17_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~9_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(4) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~7_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(4)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(4) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(4) & !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~9_cout\);

-- Location: LCCOMB_X29_Y17_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~11_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(5) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~9_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(5)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(5) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(5) & !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~11_cout\);

-- Location: LCCOMB_X29_Y17_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~13_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(6) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~11_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(6)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(6) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(6) & !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~13_cout\);

-- Location: LCCOMB_X29_Y17_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~13_cout\ & 
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(7))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~13_cout\) # (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\);

-- Location: LCCOMB_X29_Y17_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~8_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(3))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(3),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(3),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~8_combout\);

-- Location: LCCOMB_X28_Y21_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[7]~4_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[7]~4_combout\);

-- Location: FF_X28_Y21_N19
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[7]~4_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(7));

-- Location: LCCOMB_X29_Y22_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[6]~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[6]~3_combout\);

-- Location: FF_X29_Y22_N29
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[6]~3_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(6));

-- Location: LCCOMB_X28_Y21_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[5]~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[5]~2_combout\);

-- Location: FF_X28_Y21_N25
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[5]~2_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(5));

-- Location: LCCOMB_X29_Y22_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[4]~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[4]~1_combout\);

-- Location: FF_X29_Y22_N31
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[4]~1_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(4));

-- Location: LCCOMB_X29_Y22_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[2]~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[2]~5_combout\);

-- Location: FF_X29_Y22_N25
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[2]~5_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(2));

-- Location: LCCOMB_X28_Y21_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[1]~6_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[1]~6_combout\);

-- Location: FF_X28_Y21_N23
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[1]~6_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(1));

-- Location: LCCOMB_X28_Y21_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[0]~7_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[0]~7_combout\);

-- Location: FF_X28_Y21_N13
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min[0]~7_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(0));

-- Location: LCCOMB_X28_Y17_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~1_cout\ = CARRY((!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(0) & \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~1_cout\);

-- Location: LCCOMB_X28_Y17_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~3_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(1) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(1) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~1_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(1) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(1)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~3_cout\);

-- Location: LCCOMB_X28_Y17_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~5_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(2) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~3_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(2)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(2) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(2) & !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~5_cout\);

-- Location: LCCOMB_X28_Y17_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~7_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(3) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(3) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~5_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(3) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(3)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~7_cout\);

-- Location: LCCOMB_X28_Y17_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~9_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(4) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~7_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(4)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(4) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(4) & !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~9_cout\);

-- Location: LCCOMB_X28_Y17_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~11_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(5) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(5) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~9_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(5) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(5)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~11_cout\);

-- Location: LCCOMB_X28_Y17_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~13_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(6) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~11_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(6)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(6) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(6) & !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~13_cout\);

-- Location: LCCOMB_X28_Y17_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~13_cout\ & 
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(7))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~13_cout\) # (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\);

-- Location: LCCOMB_X28_Y17_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[3]~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max~8_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(3),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~8_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[3]~0_combout\);

-- Location: LCCOMB_X29_Y18_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~1_cout\ = CARRY((!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(0) & \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~1_cout\);

-- Location: LCCOMB_X29_Y18_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~3_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(1) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~1_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(1)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(1) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(1) & !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~3_cout\);

-- Location: LCCOMB_X29_Y18_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~5_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(2) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~3_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(2)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(2) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(2) & !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~5_cout\);

-- Location: LCCOMB_X29_Y18_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~7_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(3) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(3) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~5_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(3) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(3)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~7_cout\);

-- Location: LCCOMB_X29_Y18_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~9_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(4) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(4) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~7_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(4) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(4)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~9_cout\);

-- Location: LCCOMB_X29_Y18_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~11_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(5) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(5) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~9_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(5) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(5)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~11_cout\);

-- Location: LCCOMB_X29_Y18_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~13_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(6) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~11_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(6)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(6) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(6) & !\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~13_cout\);

-- Location: LCCOMB_X29_Y18_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~13_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(7)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~13_cout\ & !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~14_combout\);

-- Location: FF_X28_Y17_N21
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[3]~0_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~8_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(3));

-- Location: LCCOMB_X30_Y18_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~9_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~9_combout\);

-- Location: LCCOMB_X30_Y18_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[7]~4_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~9_combout\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~9_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[7]~4_combout\);

-- Location: FF_X30_Y18_N21
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[7]~4_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~9_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(7));

-- Location: LCCOMB_X23_Y20_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~9_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~9_combout\);

-- Location: LCCOMB_X24_Y21_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[7]~4_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~9_combout\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~9_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[7]~4_combout\);

-- Location: FF_X24_Y21_N29
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[7]~4_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~9_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(7));

-- Location: LCCOMB_X30_Y18_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~10_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~10_combout\);

-- Location: LCCOMB_X30_Y18_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[6]~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~10_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~10_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[6]~3_combout\);

-- Location: FF_X30_Y18_N19
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[6]~3_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(6));

-- Location: LCCOMB_X23_Y20_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~10_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~10_combout\);

-- Location: LCCOMB_X24_Y20_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[6]~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~10_combout\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~10_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[6]~3_combout\);

-- Location: FF_X24_Y20_N27
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[6]~3_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(6));

-- Location: LCCOMB_X30_Y18_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~11_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~11_combout\);

-- Location: LCCOMB_X30_Y18_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[5]~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~11_combout\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~11_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[5]~2_combout\);

-- Location: FF_X30_Y18_N25
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[5]~2_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(5));

-- Location: LCCOMB_X22_Y20_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~11_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~11_combout\);

-- Location: LCCOMB_X24_Y21_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[5]~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~11_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~11_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[5]~2_combout\);

-- Location: FF_X24_Y21_N21
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[5]~2_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(5));

-- Location: LCCOMB_X30_Y18_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~12_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~12_combout\);

-- Location: LCCOMB_X30_Y18_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[4]~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~12_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~12_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[4]~1_combout\);

-- Location: FF_X30_Y18_N31
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[4]~1_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(4));

-- Location: LCCOMB_X24_Y21_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~12_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~12_combout\);

-- Location: LCCOMB_X24_Y21_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[4]~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~12_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~12_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[4]~1_combout\);

-- Location: FF_X24_Y21_N27
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[4]~1_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(4));

-- Location: LCCOMB_X23_Y20_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~8_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~8_combout\);

-- Location: LCCOMB_X24_Y20_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[3]~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~8_combout\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~8_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[3]~0_combout\);

-- Location: FF_X24_Y20_N5
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[3]~0_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~8_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(3));

-- Location: LCCOMB_X29_Y18_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~8_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~8_combout\);

-- Location: LCCOMB_X29_Y16_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[3]~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~8_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~8_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[3]~0_combout\);

-- Location: FF_X29_Y16_N1
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[3]~0_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~8_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(3));

-- Location: LCCOMB_X30_Y18_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~13_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~13_combout\);

-- Location: LCCOMB_X26_Y16_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[2]~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~13_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~13_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[2]~5_combout\);

-- Location: FF_X26_Y16_N25
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[2]~5_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~13_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(2));

-- Location: LCCOMB_X25_Y20_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~13_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~13_combout\);

-- Location: LCCOMB_X24_Y21_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[2]~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~13_combout\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~13_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[2]~5_combout\);

-- Location: FF_X24_Y21_N1
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[2]~5_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~13_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(2));

-- Location: LCCOMB_X29_Y19_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~14_combout\);

-- Location: LCCOMB_X29_Y16_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[1]~6_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~14_combout\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~14_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[1]~6_combout\);

-- Location: FF_X29_Y16_N23
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[1]~6_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(1));

-- Location: LCCOMB_X25_Y20_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~14_combout\);

-- Location: LCCOMB_X24_Y20_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[1]~6_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~14_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[1]~6_combout\);

-- Location: FF_X24_Y20_N1
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[1]~6_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(1));

-- Location: LCCOMB_X29_Y19_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~15_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~15_combout\);

-- Location: LCCOMB_X29_Y16_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[0]~7_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~15_combout\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~15_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[0]~7_combout\);

-- Location: FF_X29_Y16_N17
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max[0]~7_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(0));

-- Location: LCCOMB_X22_Y20_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~15_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~15_combout\);

-- Location: LCCOMB_X24_Y21_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[0]~7_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~15_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~15_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[0]~7_combout\);

-- Location: FF_X24_Y21_N23
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max[0]~7_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(0));

-- Location: LCCOMB_X26_Y17_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~1_cout\ = CARRY((!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(0) & \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~1_cout\);

-- Location: LCCOMB_X26_Y17_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~3_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(1) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~1_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(1)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(1) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(1) & !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~3_cout\);

-- Location: LCCOMB_X26_Y17_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~5_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(2) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(2) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~3_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(2) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(2)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~5_cout\);

-- Location: LCCOMB_X26_Y17_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~7_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(3) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(3) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~5_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(3) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(3)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~7_cout\);

-- Location: LCCOMB_X26_Y17_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~9_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(4) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(4) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~7_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(4) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(4)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~9_cout\);

-- Location: LCCOMB_X26_Y17_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~11_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(5) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~9_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(5)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(5) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(5) & !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~11_cout\);

-- Location: LCCOMB_X26_Y17_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~13_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(6) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(6) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~11_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(6) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(6)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~13_cout\);

-- Location: LCCOMB_X26_Y17_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~13_cout\ & 
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(7))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~13_cout\) # (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\);

-- Location: LCCOMB_X26_Y17_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_max|min[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[7]~4_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(7))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(7),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[7]~4_combout\);

-- Location: LCCOMB_X29_Y20_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~9_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~9_combout\);

-- Location: LCCOMB_X30_Y20_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[7]~4_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~9_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~9_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[7]~4_combout\);

-- Location: FF_X30_Y20_N3
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[7]~4_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~9_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(7));

-- Location: LCCOMB_X30_Y21_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~10_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~10_combout\);

-- Location: LCCOMB_X30_Y20_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[6]~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~10_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~10_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[6]~3_combout\);

-- Location: FF_X30_Y20_N29
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[6]~3_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(6));

-- Location: LCCOMB_X30_Y20_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~11_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~11_combout\);

-- Location: LCCOMB_X30_Y20_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[5]~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~11_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~11_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[5]~2_combout\);

-- Location: FF_X30_Y20_N7
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[5]~2_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(5));

-- Location: LCCOMB_X30_Y20_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~12_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~12_combout\);

-- Location: LCCOMB_X30_Y20_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[4]~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~12_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~12_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[4]~1_combout\);

-- Location: FF_X30_Y20_N13
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[4]~1_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(4));

-- Location: LCCOMB_X30_Y21_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~8_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~8_combout\);

-- Location: LCCOMB_X30_Y20_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[3]~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~8_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~8_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[3]~0_combout\);

-- Location: FF_X30_Y20_N17
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[3]~0_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~8_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(3));

-- Location: LCCOMB_X30_Y20_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~13_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~13_combout\);

-- Location: LCCOMB_X30_Y20_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[2]~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~13_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~13_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[2]~5_combout\);

-- Location: FF_X30_Y20_N15
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[2]~5_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~13_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(2));

-- Location: LCCOMB_X30_Y21_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~14_combout\);

-- Location: LCCOMB_X30_Y20_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[1]~6_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~14_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[1]~6_combout\);

-- Location: FF_X30_Y20_N25
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[1]~6_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(1));

-- Location: LCCOMB_X29_Y20_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~15_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~15_combout\);

-- Location: LCCOMB_X30_Y20_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[0]~7_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~15_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~15_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[0]~7_combout\);

-- Location: FF_X30_Y20_N23
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max[0]~7_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(0));

-- Location: LCCOMB_X26_Y16_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~1_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(0) & !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~1_cout\);

-- Location: LCCOMB_X26_Y16_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~3_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(1) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(1) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~1_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(1) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(1)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~3_cout\);

-- Location: LCCOMB_X26_Y16_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~5_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(2) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(2) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~3_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(2) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(2)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~5_cout\);

-- Location: LCCOMB_X26_Y16_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~7_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(3) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~5_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(3)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(3) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(3) & !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~7_cout\);

-- Location: LCCOMB_X26_Y16_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~9_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(4) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~7_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(4)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(4) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(4) & !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~9_cout\);

-- Location: LCCOMB_X26_Y16_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~11_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(5) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~9_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(5)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(5) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(5) & !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~11_cout\);

-- Location: LCCOMB_X26_Y16_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~13_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(6) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(6) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~11_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(6) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(6)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~13_cout\);

-- Location: LCCOMB_X26_Y16_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~13_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(7)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~13_cout\ & !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~14_combout\);

-- Location: LCCOMB_X26_Y18_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~1_cout\ = CARRY((!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(0) & \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~1_cout\);

-- Location: LCCOMB_X26_Y18_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~3_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(1) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(1) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~1_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(1) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(1)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~3_cout\);

-- Location: LCCOMB_X26_Y18_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~5_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(2) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(2) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~3_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(2) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(2)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~5_cout\);

-- Location: LCCOMB_X26_Y18_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~7_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(3) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~5_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(3)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(3) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(3) & !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~7_cout\);

-- Location: LCCOMB_X26_Y18_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~9_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(4) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(4) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~7_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(4) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(4)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~9_cout\);

-- Location: LCCOMB_X26_Y18_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~11_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(5) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~9_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(5)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(5) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(5) & !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~11_cout\);

-- Location: LCCOMB_X26_Y18_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~13_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(6) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(6) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~11_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(6) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(6)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~13_cout\);

-- Location: LCCOMB_X26_Y18_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~13_cout\ & 
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(7))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~13_cout\) # (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~14_combout\);

-- Location: LCCOMB_X26_Y18_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]~8_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~14_combout\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan2~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan1~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]~8_combout\);

-- Location: FF_X26_Y17_N19
\u_Image_Processor|u_Medium_Filter|u_sort3_max|min[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[7]~4_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(7),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(7));

-- Location: LCCOMB_X29_Y17_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~9_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(7)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(7),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(7),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~9_combout\);

-- Location: LCCOMB_X28_Y17_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[7]~4_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max~9_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(7),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~9_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[7]~4_combout\);

-- Location: FF_X28_Y17_N27
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[7]~4_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~9_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(7));

-- Location: LCCOMB_X29_Y17_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~10_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(6))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(6),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(6),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~10_combout\);

-- Location: LCCOMB_X28_Y17_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[6]~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max~10_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(6),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~10_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[6]~3_combout\);

-- Location: FF_X28_Y17_N29
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[6]~3_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(6));

-- Location: LCCOMB_X26_Y17_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_max|min[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[6]~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(6))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(6),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[6]~3_combout\);

-- Location: FF_X26_Y17_N25
\u_Image_Processor|u_Medium_Filter|u_sort3_max|min[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[6]~3_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(6),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(6));

-- Location: LCCOMB_X26_Y17_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_max|min[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[5]~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(5))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(5),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[5]~2_combout\);

-- Location: FF_X26_Y17_N27
\u_Image_Processor|u_Medium_Filter|u_sort3_max|min[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[5]~2_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(5),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(5));

-- Location: LCCOMB_X29_Y17_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~11_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(5))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(5),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(5),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~11_combout\);

-- Location: LCCOMB_X28_Y17_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[5]~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_min|max~11_combout\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~11_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(5),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[5]~2_combout\);

-- Location: FF_X28_Y17_N31
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[5]~2_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(5));

-- Location: LCCOMB_X26_Y17_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_max|min[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[4]~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(4))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(4),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[4]~1_combout\);

-- Location: FF_X26_Y17_N17
\u_Image_Processor|u_Medium_Filter|u_sort3_max|min[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[4]~1_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(4),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(4));

-- Location: LCCOMB_X29_Y17_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~12_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(4))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(4),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(4),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~12_combout\);

-- Location: LCCOMB_X25_Y17_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[4]~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_min|max~12_combout\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~12_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(4),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[4]~1_combout\);

-- Location: FF_X25_Y17_N25
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[4]~1_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(4));

-- Location: LCCOMB_X26_Y17_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_max|min[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[3]~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(3)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(3),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[3]~0_combout\);

-- Location: FF_X26_Y17_N21
\u_Image_Processor|u_Medium_Filter|u_sort3_max|min[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[3]~0_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(3),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(3));

-- Location: LCCOMB_X29_Y17_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~13_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(2)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(2),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(2),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~13_combout\);

-- Location: LCCOMB_X28_Y17_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[2]~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max~13_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(2),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~13_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[2]~5_combout\);

-- Location: FF_X28_Y17_N25
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[2]~5_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~13_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(2));

-- Location: LCCOMB_X26_Y17_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_max|min[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[2]~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(2))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(2),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[2]~5_combout\);

-- Location: FF_X26_Y17_N23
\u_Image_Processor|u_Medium_Filter|u_sort3_max|min[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[2]~5_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(2),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(2));

-- Location: LCCOMB_X29_Y17_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(1))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(1),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(1),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~14_combout\);

-- Location: LCCOMB_X28_Y17_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[1]~6_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_min|max~14_combout\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(1),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[1]~6_combout\);

-- Location: FF_X28_Y17_N23
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[1]~6_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~14_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(1));

-- Location: LCCOMB_X26_Y17_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_max|min[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[1]~6_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(1))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(1),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[1]~6_combout\);

-- Location: FF_X26_Y17_N29
\u_Image_Processor|u_Medium_Filter|u_sort3_max|min[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[1]~6_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(1));

-- Location: LCCOMB_X29_Y17_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~15_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(0))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|min\(0),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|min\(0),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~15_combout\);

-- Location: LCCOMB_X28_Y17_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[0]~7_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max~15_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|min\(0),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~15_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan1~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[0]~7_combout\);

-- Location: FF_X28_Y17_N1
\u_Image_Processor|u_Medium_Filter|u_sort3_min|max[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max[0]~7_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_min|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(0));

-- Location: LCCOMB_X26_Y17_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]~7_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(0)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_max|LessThan0~14_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|max\(0),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|max\(0),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]~7_combout\);

-- Location: FF_X26_Y17_N31
\u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]~7_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|max\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(0));

-- Location: LCCOMB_X24_Y17_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~1_cout\ = CARRY((!\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(0) & \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~1_cout\);

-- Location: LCCOMB_X24_Y17_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~3_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(1) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~1_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(1)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(1) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(1) & !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~3_cout\);

-- Location: LCCOMB_X24_Y17_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~5_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(2) & (\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(2) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~3_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(2) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(2)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~5_cout\);

-- Location: LCCOMB_X24_Y17_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~7_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(3) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~5_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(3)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(3) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(3) & !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~7_cout\);

-- Location: LCCOMB_X24_Y17_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~9_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(4) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~7_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(4)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(4) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(4) & !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~9_cout\);

-- Location: LCCOMB_X24_Y17_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~11_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(5) & (\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(5) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~9_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(5) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(5)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~11_cout\);

-- Location: LCCOMB_X24_Y17_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~13_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(6) & (\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(6) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~11_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(6) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(6)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~13_cout\);

-- Location: LCCOMB_X24_Y17_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~13_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(7)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~13_cout\ & !\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~14_combout\);

-- Location: LCCOMB_X23_Y20_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan2~14_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan1~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\);

-- Location: LCCOMB_X23_Y20_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7)))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7),
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~2_combout\);

-- Location: LCCOMB_X24_Y20_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & 
-- ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~2_combout\))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ & (((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~2_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~3_combout\);

-- Location: FF_X24_Y20_N31
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~3_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(7));

-- Location: LCCOMB_X30_Y20_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan1~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan2~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\);

-- Location: LCCOMB_X30_Y21_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7)) # 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ $ (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7) & 
-- (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~2_combout\);

-- Location: LCCOMB_X28_Y21_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & 
-- ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~2_combout\))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ & (((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~2_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~3_combout\);

-- Location: FF_X28_Y21_N31
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~3_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(7));

-- Location: LCCOMB_X29_Y22_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~4_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6)) # 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ $ (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6) & 
-- (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(6),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~4_combout\);

-- Location: LCCOMB_X29_Y22_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & 
-- ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~4_combout\))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ & (((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~4_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~5_combout\);

-- Location: FF_X29_Y22_N23
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~5_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(6));

-- Location: LCCOMB_X23_Y20_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~4_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6)) # 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ $ (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6) & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(6),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(6),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~4_combout\);

-- Location: LCCOMB_X24_Y20_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~4_combout\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~4_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(6),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~5_combout\);

-- Location: FF_X24_Y20_N29
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~5_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(6));

-- Location: LCCOMB_X25_Y21_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~6_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5)) # 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ $ (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5) & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(5),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~6_combout\);

-- Location: LCCOMB_X25_Y22_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~7_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & 
-- ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~6_combout\))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ & (((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~6_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~7_combout\);

-- Location: FF_X25_Y22_N13
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(5));

-- Location: LCCOMB_X28_Y21_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~6_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5)) # 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5) & 
-- (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ $ (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(5),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~6_combout\);

-- Location: LCCOMB_X28_Y21_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~7_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & 
-- ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~6_combout\))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ & (((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(5),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~6_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~7_combout\);

-- Location: FF_X28_Y21_N29
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(5));

-- Location: LCCOMB_X25_Y22_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~8_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4)) # 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ $ (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4) & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(4),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~8_combout\);

-- Location: LCCOMB_X25_Y22_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~9_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & (((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~8_combout\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(4),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~8_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~9_combout\);

-- Location: FF_X25_Y22_N15
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~9_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(4));

-- Location: LCCOMB_X30_Y20_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~8_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & 
-- ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(4),
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(4),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~8_combout\);

-- Location: LCCOMB_X29_Y20_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~9_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & 
-- ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~8_combout\))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ & (((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(4),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~8_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~9_combout\);

-- Location: FF_X29_Y20_N21
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~9_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(4));

-- Location: LCCOMB_X28_Y21_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~10_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3)) # 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3) & 
-- (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ $ (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(3),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~10_combout\);

-- Location: LCCOMB_X28_Y21_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~11_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & (((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~10_combout\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(3),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~10_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~11_combout\);

-- Location: FF_X28_Y21_N27
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(3));

-- Location: LCCOMB_X22_Y20_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~10_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3)) # 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ $ (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3) & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(3),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(3),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~10_combout\);

-- Location: LCCOMB_X25_Y22_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~11_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & (((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~10_combout\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(3),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~10_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~11_combout\);

-- Location: FF_X25_Y22_N29
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(3));

-- Location: LCCOMB_X25_Y22_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~12_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2)) # 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2) & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\ $ (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(2),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(2),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~12_combout\);

-- Location: LCCOMB_X25_Y22_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~13_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~12_combout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2)))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~12_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\,
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(2),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~13_combout\);

-- Location: FF_X25_Y22_N19
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~13_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(2));

-- Location: LCCOMB_X30_Y20_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~12_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & 
-- (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2)))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(2),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(2),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~12_combout\);

-- Location: LCCOMB_X29_Y20_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~13_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~12_combout\)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~12_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(2),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~13_combout\);

-- Location: FF_X29_Y20_N31
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~13_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(2));

-- Location: LCCOMB_X25_Y21_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~14_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1)) # 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ $ (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1) & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(1),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~14_combout\);

-- Location: LCCOMB_X25_Y21_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~15_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & 
-- ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~14_combout\))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ & (((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(1),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~15_combout\);

-- Location: FF_X25_Y21_N11
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(1));

-- Location: LCCOMB_X28_Y21_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & 
-- (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1)))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(1),
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(1),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~14_combout\);

-- Location: LCCOMB_X28_Y21_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~15_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & (((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~14_combout\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(1),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~15_combout\);

-- Location: FF_X28_Y21_N21
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(1));

-- Location: LCCOMB_X29_Y21_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~16_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0)) # 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0) & 
-- (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ $ (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(0),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~16_combout\);

-- Location: LCCOMB_X28_Y21_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~17_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & (((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~16_combout\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ & (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[7]~0_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(0),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~1_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~16_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~17_combout\);

-- Location: FF_X28_Y21_N7
\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid~17_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(0));

-- Location: LCCOMB_X22_Y20_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~16_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0)) # 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0) & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ $ (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(0),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~16_combout\);

-- Location: LCCOMB_X23_Y20_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~17_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~16_combout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0)))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~1_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~16_combout\,
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(0),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[2]~0_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~17_combout\);

-- Location: FF_X23_Y20_N31
\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid~17_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(0));

-- Location: LCCOMB_X30_Y19_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~1_cout\ = CARRY((!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(0) & \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~1_cout\);

-- Location: LCCOMB_X30_Y19_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~3_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(1) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(1) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~1_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(1) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(1)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~3_cout\);

-- Location: LCCOMB_X30_Y19_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~5_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(2) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~3_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(2)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(2) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(2) & !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~5_cout\);

-- Location: LCCOMB_X30_Y19_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~7_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(3) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~5_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(3)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(3) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(3) & !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~7_cout\);

-- Location: LCCOMB_X30_Y19_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~9_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(4) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~7_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(4)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(4) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(4) & !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~9_cout\);

-- Location: LCCOMB_X30_Y19_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~11_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(5) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(5) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~9_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(5) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(5)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~11_cout\);

-- Location: LCCOMB_X30_Y19_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~13_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(6) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(6) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~11_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(6) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(6)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~13_cout\);

-- Location: LCCOMB_X30_Y19_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~13_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(7)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~13_cout\ & !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~14_combout\);

-- Location: LCCOMB_X28_Y18_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~2_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7)) # 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7) & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ $ (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~2_combout\);

-- Location: LCCOMB_X30_Y18_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan2~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan1~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\);

-- Location: LCCOMB_X28_Y18_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~2_combout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7)))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~2_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\,
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~3_combout\);

-- Location: FF_X28_Y18_N1
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~3_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(7));

-- Location: LCCOMB_X30_Y18_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~4_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & 
-- ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(6),
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~4_combout\);

-- Location: LCCOMB_X30_Y18_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~4_combout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6)))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~4_combout\,
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(6),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~5_combout\);

-- Location: FF_X30_Y18_N13
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~5_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(6));

-- Location: LCCOMB_X29_Y18_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~6_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & 
-- ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(5),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(5),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~6_combout\);

-- Location: LCCOMB_X29_Y18_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~7_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & 
-- ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~6_combout\))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ & (((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(5),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~6_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~7_combout\);

-- Location: FF_X29_Y18_N3
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~7_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(5));

-- Location: LCCOMB_X29_Y19_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~8_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4)))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(4),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(4),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~8_combout\);

-- Location: LCCOMB_X29_Y20_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~9_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~8_combout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4)))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~8_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\,
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(4),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~9_combout\);

-- Location: FF_X29_Y20_N19
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~9_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(4));

-- Location: LCCOMB_X29_Y18_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~10_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & 
-- ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(3),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(3),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~10_combout\);

-- Location: LCCOMB_X29_Y18_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~11_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & (((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~10_combout\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~10_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~11_combout\);

-- Location: FF_X29_Y18_N1
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~11_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(3));

-- Location: LCCOMB_X28_Y20_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~12_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2)) # 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2) & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ $ (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datac => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(2),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~12_combout\);

-- Location: LCCOMB_X28_Y20_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~13_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~12_combout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2)))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~12_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(2),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~13_combout\);

-- Location: FF_X28_Y20_N17
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~13_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(2));

-- Location: LCCOMB_X29_Y19_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1)))))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(1),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	datad => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(1),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~14_combout\);

-- Location: LCCOMB_X29_Y19_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~15_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & (((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~14_combout\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~15_combout\);

-- Location: FF_X29_Y19_N5
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~15_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(1));

-- Location: LCCOMB_X29_Y19_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~16_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0)) # 
-- (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ $ (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0) & 
-- (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(0),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(0),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~16_combout\);

-- Location: LCCOMB_X28_Y20_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~17_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & (((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~16_combout\)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[7]~0_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(0),
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~1_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~16_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~17_combout\);

-- Location: FF_X28_Y20_N31
\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid~17_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(0));

-- Location: LCCOMB_X30_Y19_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~1_cout\ = CARRY((!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(0) & \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~1_cout\);

-- Location: LCCOMB_X30_Y19_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~3_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(1) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(1) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~1_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(1) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(1)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~3_cout\);

-- Location: LCCOMB_X30_Y19_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~5_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(2) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~3_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(2)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(2) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(2) & !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~5_cout\);

-- Location: LCCOMB_X30_Y19_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~7_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(3) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~5_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(3)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(3) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(3) & !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~7_cout\);

-- Location: LCCOMB_X30_Y19_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~9_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(4) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~7_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(4)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(4) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(4) & !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~9_cout\);

-- Location: LCCOMB_X30_Y19_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~11_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(5) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(5) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~9_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(5) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(5)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~11_cout\);

-- Location: LCCOMB_X30_Y19_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~13_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(6) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(6) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~11_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(6) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(6)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~13_cout\);

-- Location: LCCOMB_X30_Y19_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~13_cout\ & 
-- \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(7))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~13_cout\) # (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~14_combout\);

-- Location: LCCOMB_X29_Y16_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ = \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~14_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\);

-- Location: LCCOMB_X26_Y19_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[7]~4_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(7)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(7),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[7]~4_combout\);

-- Location: LCCOMB_X26_Y19_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~1_cout\ = CARRY((!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(0) & \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~1_cout\);

-- Location: LCCOMB_X26_Y19_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~3_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(1) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~1_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(1)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(1) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(1) & !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~3_cout\);

-- Location: LCCOMB_X26_Y19_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~5_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(2) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~3_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(2)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(2) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(2) & !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~5_cout\);

-- Location: LCCOMB_X26_Y19_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~7_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(3) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(3) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~5_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(3) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(3)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~7_cout\);

-- Location: LCCOMB_X26_Y19_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~9_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(4) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(4) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~7_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(4) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(4)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~9_cout\);

-- Location: LCCOMB_X26_Y19_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~11_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(5) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~9_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(5)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(5) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(5) & !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~11_cout\);

-- Location: LCCOMB_X26_Y19_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~13_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(6) & (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(6) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~11_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(6) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(6)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~13_cout\);

-- Location: LCCOMB_X26_Y19_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~13_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(7)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~13_cout\ & !\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~14_combout\);

-- Location: LCCOMB_X29_Y16_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~9_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~14_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~14_combout\ & (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~14_combout\ & !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan2~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan1~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~9_combout\);

-- Location: FF_X26_Y19_N5
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[7]~4_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(7),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(7));

-- Location: LCCOMB_X26_Y19_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[6]~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(6))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(6),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(6),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[6]~3_combout\);

-- Location: FF_X26_Y19_N27
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[6]~3_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(6),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(6));

-- Location: LCCOMB_X26_Y19_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[5]~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(5)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(5),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[5]~2_combout\);

-- Location: FF_X26_Y19_N25
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[5]~2_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(5),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(5));

-- Location: LCCOMB_X26_Y19_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[4]~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(4))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(4),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(4),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[4]~1_combout\);

-- Location: FF_X26_Y19_N3
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[4]~1_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(4),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(4));

-- Location: LCCOMB_X26_Y19_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[3]~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(3)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(3),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(3),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[3]~0_combout\);

-- Location: FF_X26_Y19_N1
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[3]~0_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(3),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(3));

-- Location: LCCOMB_X26_Y19_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[2]~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(2)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(2),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(2),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[2]~5_combout\);

-- Location: FF_X26_Y19_N31
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[2]~5_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(2),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(2));

-- Location: LCCOMB_X26_Y19_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~6_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(1)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(1),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~6_combout\);

-- Location: FF_X26_Y19_N29
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~6_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(1));

-- Location: LCCOMB_X26_Y19_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[0]~7_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(0)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_row3|mid\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~8_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_row1|mid\(0),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[0]~7_combout\);

-- Location: FF_X26_Y19_N23
\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[0]~7_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_row2|mid\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(0));

-- Location: LCCOMB_X23_Y17_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~1_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(0) & !\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~1_cout\);

-- Location: LCCOMB_X23_Y17_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~3_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(1) & (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(1) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~1_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(1) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(1)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~3_cout\);

-- Location: LCCOMB_X23_Y17_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~5_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(2) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~3_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(2)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(2) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(2) & !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~5_cout\);

-- Location: LCCOMB_X23_Y17_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~7_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(3) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~5_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(3)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(3) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(3) & !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~7_cout\);

-- Location: LCCOMB_X23_Y17_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~9_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(4) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~7_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(4)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(4) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(4) & !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~9_cout\);

-- Location: LCCOMB_X23_Y17_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~11_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(5) & (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(5) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~9_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(5) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(5)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~11_cout\);

-- Location: LCCOMB_X23_Y17_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~13_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(6) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~11_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(6)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(6) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(6) & !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~13_cout\);

-- Location: LCCOMB_X23_Y17_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~13_cout\ & 
-- \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(7))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~13_cout\) # (\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~14_combout\);

-- Location: LCCOMB_X24_Y17_N24
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\ = \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~14_combout\ $ (\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\);

-- Location: LCCOMB_X24_Y17_N28
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[3]~0_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(3)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(3),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[3]~0_combout\);

-- Location: LCCOMB_X23_Y17_N0
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~1_cout\ = CARRY((!\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(0) & \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(0),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(0),
	datad => VCC,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~1_cout\);

-- Location: LCCOMB_X23_Y17_N2
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~3_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(1) & ((!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~1_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(1)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(1) & (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(1) & !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(1),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~1_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~3_cout\);

-- Location: LCCOMB_X23_Y17_N4
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~5_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(2) & (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(2) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~3_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(2) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(2)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~3_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~5_cout\);

-- Location: LCCOMB_X23_Y17_N6
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~7_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(3) & (\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(3) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~5_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(3) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(3)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(3),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~5_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~7_cout\);

-- Location: LCCOMB_X23_Y17_N8
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~9_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(4) & (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(4) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~7_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(4) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(4)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~7_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~9_cout\);

-- Location: LCCOMB_X23_Y17_N10
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~11_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(5) & (\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(5) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~9_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(5) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(5)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~9_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~11_cout\);

-- Location: LCCOMB_X23_Y17_N12
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~13_cout\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(6) & (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(6) & 
-- !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~11_cout\)) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(6) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(6)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~11_cout\,
	cout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~13_cout\);

-- Location: LCCOMB_X23_Y17_N14
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(7) & ((\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~13_cout\) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(7)))) # (!\u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(7) & (\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~13_cout\ & !\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(7),
	cin => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~13_cout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~14_combout\);

-- Location: LCCOMB_X24_Y17_N22
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~7_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~14_combout\))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~14_combout\ & (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~14_combout\ & !\u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan0~14_combout\,
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan1~14_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|LessThan2~14_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~7_combout\);

-- Location: FF_X24_Y17_N29
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[3]~0_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(3),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(3));

-- Location: LCCOMB_X23_Y16_N0
\u_Image_Processor|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux7~6_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(3) & \u_Image_Processor|u_Medium_Filter|pre_frame_hsync_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(3),
	datad => \u_Image_Processor|u_Medium_Filter|pre_frame_hsync_r\(2),
	combout => \u_Image_Processor|Mux7~6_combout\);

-- Location: LCCOMB_X25_Y16_N0
\u_Image_Processor|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux6~3_combout\ = (\u_mode_selector|proc_cnt\(3) & (!\u_mode_selector|proc_cnt\(0) & (!\u_mode_selector|proc_cnt\(1) & !\u_mode_selector|proc_cnt\(2)))) # (!\u_mode_selector|proc_cnt\(3) & (\u_mode_selector|proc_cnt\(1) & 
-- ((\u_mode_selector|proc_cnt\(0)) # (\u_mode_selector|proc_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|proc_cnt\(3),
	datab => \u_mode_selector|proc_cnt\(0),
	datac => \u_mode_selector|proc_cnt\(1),
	datad => \u_mode_selector|proc_cnt\(2),
	combout => \u_Image_Processor|Mux6~3_combout\);

-- Location: FF_X24_Y18_N9
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|pre_frame_hsync_r\(1),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0));

-- Location: LCCOMB_X25_Y18_N2
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[1]~feeder_combout\ = \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[1]~feeder_combout\);

-- Location: FF_X25_Y18_N3
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[1]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(1));

-- Location: LCCOMB_X25_Y18_N4
\u_Image_Processor|u_Dilation|pre_frame_hsync_r[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|pre_frame_hsync_r[0]~feeder_combout\ = \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(1),
	combout => \u_Image_Processor|u_Dilation|pre_frame_hsync_r[0]~feeder_combout\);

-- Location: FF_X25_Y18_N5
\u_Image_Processor|u_Dilation|pre_frame_hsync_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|pre_frame_hsync_r[0]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|pre_frame_hsync_r\(0));

-- Location: FF_X25_Y18_N13
\u_Image_Processor|u_Dilation|pre_frame_hsync_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|pre_frame_hsync_r\(0),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|pre_frame_hsync_r\(1));

-- Location: FF_X23_Y21_N23
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Erosion|pre_frame_valid_r\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly\(0));

-- Location: FF_X23_Y21_N29
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly\(1));

-- Location: FF_X23_Y21_N21
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly\(2));

-- Location: LCCOMB_X23_Y23_N6
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0~feeder_combout\ = \u_Image_Processor|u_Erosion|post_img_bit~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Erosion|post_img_bit~0_combout\,
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0~feeder_combout\);

-- Location: FF_X23_Y23_N7
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0~q\);

-- Location: FF_X24_Y23_N7
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d1~q\);

-- Location: FF_X23_Y23_N29
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|shiftin_d2~q\);

-- Location: LCCOMB_X19_Y21_N4
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~10_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(0) & 
-- (\u_Image_Processor|u_Erosion|pre_frame_valid_r\(1) $ (VCC))) # (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(0) & (\u_Image_Processor|u_Erosion|pre_frame_valid_r\(1) & VCC))
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~11\ = CARRY((\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(0) & 
-- \u_Image_Processor|u_Erosion|pre_frame_valid_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(0),
	datab => \u_Image_Processor|u_Erosion|pre_frame_valid_r\(1),
	datad => VCC,
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~10_combout\,
	cout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~11\);

-- Location: FF_X19_Y21_N5
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~10_combout\,
	sclr => \u_Image_Processor|u_Erosion|ALT_INV_pre_frame_hsync_r\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(0));

-- Location: FF_X23_Y23_N17
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(0));

-- Location: LCCOMB_X23_Y23_N8
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[0]~feeder_combout\ = \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(0),
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[0]~feeder_combout\);

-- Location: FF_X23_Y23_N9
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(0));

-- Location: LCCOMB_X19_Y21_N6
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~12_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(1) & 
-- (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~11\)) # (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(1) & 
-- ((\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~11\) # (GND)))
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~13\ = CARRY((!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~11\) # 
-- (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(1),
	datad => VCC,
	cin => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[0]~11\,
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~12_combout\,
	cout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~13\);

-- Location: FF_X19_Y21_N7
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~12_combout\,
	sclr => \u_Image_Processor|u_Erosion|ALT_INV_pre_frame_hsync_r\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(1));

-- Location: FF_X23_Y21_N19
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(1));

-- Location: FF_X23_Y21_N31
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(1));

-- Location: LCCOMB_X19_Y21_N8
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~14_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(2) & 
-- (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~13\ $ (GND))) # (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(2) & 
-- (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~13\ & VCC))
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~15\ = CARRY((\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(2) & 
-- !\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(2),
	datad => VCC,
	cin => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[1]~13\,
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~14_combout\,
	cout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~15\);

-- Location: FF_X19_Y21_N9
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~14_combout\,
	sclr => \u_Image_Processor|u_Erosion|ALT_INV_pre_frame_hsync_r\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(2));

-- Location: FF_X22_Y21_N15
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(2));

-- Location: LCCOMB_X25_Y22_N8
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[2]~feeder_combout\ = \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(2),
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[2]~feeder_combout\);

-- Location: FF_X25_Y22_N9
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(2));

-- Location: LCCOMB_X19_Y21_N10
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~16_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(3) & 
-- (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~15\)) # (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(3) & 
-- ((\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~15\) # (GND)))
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~17\ = CARRY((!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~15\) # 
-- (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(3),
	datad => VCC,
	cin => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[2]~15\,
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~16_combout\,
	cout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~17\);

-- Location: FF_X19_Y21_N11
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~16_combout\,
	sclr => \u_Image_Processor|u_Erosion|ALT_INV_pre_frame_hsync_r\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(3));

-- Location: FF_X22_Y22_N17
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(3));

-- Location: LCCOMB_X22_Y22_N30
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[3]~feeder_combout\ = \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(3),
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[3]~feeder_combout\);

-- Location: FF_X22_Y22_N31
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(3));

-- Location: LCCOMB_X19_Y21_N12
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~18_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(4) & 
-- (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~17\ $ (GND))) # (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(4) & 
-- (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~17\ & VCC))
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~19\ = CARRY((\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(4) & 
-- !\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(4),
	datad => VCC,
	cin => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[3]~17\,
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~18_combout\,
	cout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~19\);

-- Location: FF_X19_Y21_N13
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~18_combout\,
	sclr => \u_Image_Processor|u_Erosion|ALT_INV_pre_frame_hsync_r\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(4));

-- Location: LCCOMB_X24_Y20_N2
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[4]~feeder_combout\ = \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(4),
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[4]~feeder_combout\);

-- Location: FF_X24_Y20_N3
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(4));

-- Location: FF_X22_Y23_N31
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(4));

-- Location: LCCOMB_X19_Y21_N14
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~20_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(5) & 
-- (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~19\)) # (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(5) & 
-- ((\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~19\) # (GND)))
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~21\ = CARRY((!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~19\) # 
-- (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(5),
	datad => VCC,
	cin => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[4]~19\,
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~20_combout\,
	cout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~21\);

-- Location: FF_X19_Y21_N15
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~20_combout\,
	sclr => \u_Image_Processor|u_Erosion|ALT_INV_pre_frame_hsync_r\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(5));

-- Location: FF_X22_Y21_N17
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(5));

-- Location: FF_X22_Y21_N31
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(5));

-- Location: LCCOMB_X19_Y21_N16
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~22_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(6) & 
-- (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~21\ $ (GND))) # (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(6) & 
-- (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~21\ & VCC))
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~23\ = CARRY((\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(6) & 
-- !\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[5]~21\,
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~22_combout\,
	cout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~23\);

-- Location: FF_X19_Y21_N17
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~22_combout\,
	sclr => \u_Image_Processor|u_Erosion|ALT_INV_pre_frame_hsync_r\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(6));

-- Location: FF_X22_Y22_N27
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(6));

-- Location: FF_X22_Y22_N21
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(6));

-- Location: LCCOMB_X19_Y21_N18
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~24_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(7) & 
-- (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~23\)) # (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(7) & 
-- ((\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~23\) # (GND)))
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~25\ = CARRY((!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~23\) # 
-- (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[6]~23\,
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~24_combout\,
	cout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~25\);

-- Location: FF_X19_Y21_N19
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~24_combout\,
	sclr => \u_Image_Processor|u_Erosion|ALT_INV_pre_frame_hsync_r\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(7));

-- Location: FF_X22_Y21_N21
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(7));

-- Location: FF_X22_Y21_N1
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(7));

-- Location: LCCOMB_X19_Y21_N20
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~26_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(8) & 
-- (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~25\ $ (GND))) # (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(8) & 
-- (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~25\ & VCC))
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~27\ = CARRY((\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(8) & 
-- !\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(8),
	datad => VCC,
	cin => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[7]~25\,
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~26_combout\,
	cout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~27\);

-- Location: FF_X19_Y21_N21
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~26_combout\,
	sclr => \u_Image_Processor|u_Erosion|ALT_INV_pre_frame_hsync_r\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(8));

-- Location: FF_X23_Y21_N3
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(8));

-- Location: FF_X23_Y21_N15
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(8));

-- Location: LCCOMB_X19_Y21_N22
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[9]~28_combout\ = \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(9) $ 
-- (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(9),
	cin => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[8]~27\,
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[9]~28_combout\);

-- Location: FF_X19_Y21_N23
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr[9]~28_combout\,
	sclr => \u_Image_Processor|u_Erosion|ALT_INV_pre_frame_hsync_r\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(9));

-- Location: LCCOMB_X23_Y22_N30
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[9]~feeder_combout\ = \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr\(9),
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[9]~feeder_combout\);

-- Location: FF_X23_Y22_N31
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(9));

-- Location: FF_X23_Y22_N11
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d0\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|ram_rd_addr_d1\(9));

-- Location: M9K_X15_Y22_N0
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly\(2),
	portbre => VCC,
	clk0 => \cam_pclk~input_o\,
	portadatain => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X22_Y21_N3
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|taps0x_d0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|q_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|taps0x_d0~q\);

-- Location: M9K_X15_Y21_N0
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|clken_dly\(1),
	portbre => VCC,
	clk0 => \cam_pclk~input_o\,
	portadatain => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y20_N30
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p13~0_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0) & 
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|q_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_2|altsyncram_component|auto_generated|q_b\(0),
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p13~0_combout\);

-- Location: LCCOMB_X19_Y20_N0
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r\(0)) # (!\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r\(0),
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout\);

-- Location: FF_X19_Y20_N31
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p13~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p13~q\);

-- Location: LCCOMB_X19_Y20_N8
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p13~q\ & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p13~q\,
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout\);

-- Location: FF_X19_Y20_N9
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p12~q\);

-- Location: LCCOMB_X19_Y20_N2
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p11~0_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p12~q\ & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p12~q\,
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p11~0_combout\);

-- Location: FF_X19_Y20_N3
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p11~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p11~q\);

-- Location: LCCOMB_X19_Y20_N12
\u_Image_Processor|u_Dilation|row1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|row1~0_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p12~q\) # ((\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p13~q\) # 
-- (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p12~q\,
	datac => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p13~q\,
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p11~q\,
	combout => \u_Image_Processor|u_Dilation|row1~0_combout\);

-- Location: FF_X21_Y20_N13
\u_Image_Processor|u_Dilation|row1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|row1~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|row1~q\);

-- Location: LCCOMB_X19_Y20_N26
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p23~0_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|q_b\(0) & 
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|u_line_shift_RAM_1bit|u_d_s_ram_1024x1_1|altsyncram_component|auto_generated|q_b\(0),
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p23~0_combout\);

-- Location: FF_X19_Y20_N27
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p23~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p23~q\);

-- Location: LCCOMB_X19_Y20_N4
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p22~0_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p23~q\ & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p23~q\,
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p22~0_combout\);

-- Location: FF_X19_Y20_N5
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p22~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p22~q\);

-- Location: LCCOMB_X19_Y20_N18
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~1_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p22~q\ & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p22~q\,
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~1_combout\);

-- Location: FF_X19_Y20_N19
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~q\);

-- Location: LCCOMB_X19_Y20_N24
\u_Image_Processor|u_Dilation|row2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|row2~0_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p22~q\) # ((\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p23~q\) # 
-- (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p22~q\,
	datac => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p23~q\,
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~q\,
	combout => \u_Image_Processor|u_Dilation|row2~0_combout\);

-- Location: FF_X21_Y20_N31
\u_Image_Processor|u_Dilation|row2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	asdata => \u_Image_Processor|u_Dilation|row2~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|row2~q\);

-- Location: LCCOMB_X22_Y20_N0
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|row3_data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|row3_data~0_combout\ = (\u_Image_Processor|u_Erosion|pre_frame_valid_r\(1) & (\u_Image_Processor|u_Erosion|pre_frame_hsync_r\(1) & ((\u_Image_Processor|u_Erosion|erosion~q\)))) # 
-- (!\u_Image_Processor|u_Erosion|pre_frame_valid_r\(1) & (((\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|row3_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Erosion|pre_frame_valid_r\(1),
	datab => \u_Image_Processor|u_Erosion|pre_frame_hsync_r\(1),
	datac => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|row3_data~q\,
	datad => \u_Image_Processor|u_Erosion|erosion~q\,
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|row3_data~0_combout\);

-- Location: FF_X22_Y20_N1
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|row3_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|row3_data~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|row3_data~q\);

-- Location: LCCOMB_X19_Y20_N14
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p33~0_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|row3_data~q\ & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|row3_data~q\,
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p33~0_combout\);

-- Location: FF_X19_Y20_N15
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p33~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p33~q\);

-- Location: LCCOMB_X19_Y20_N22
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p32~0_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p33~q\ & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p33~q\,
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p32~0_combout\);

-- Location: FF_X19_Y20_N23
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p32~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p32~q\);

-- Location: LCCOMB_X19_Y20_N20
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p31~0_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p32~q\ & \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p32~q\,
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r\(0),
	combout => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p31~0_combout\);

-- Location: FF_X19_Y20_N21
\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p31~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p31~q\);

-- Location: LCCOMB_X19_Y20_N16
\u_Image_Processor|u_Dilation|row3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|row3~0_combout\ = (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p33~q\) # ((\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p32~q\) # 
-- (\u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p31~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p33~q\,
	datac => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p32~q\,
	datad => \u_Image_Processor|u_Dilation|u_Matrix_Generate_3X3_1Bit|matrix_p31~q\,
	combout => \u_Image_Processor|u_Dilation|row3~0_combout\);

-- Location: FF_X19_Y20_N17
\u_Image_Processor|u_Dilation|row3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|row3~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|row3~q\);

-- Location: LCCOMB_X21_Y20_N0
\u_Image_Processor|u_Dilation|dilation~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Dilation|dilation~0_combout\ = (\u_Image_Processor|u_Dilation|row1~q\) # ((\u_Image_Processor|u_Dilation|row2~q\) # (\u_Image_Processor|u_Dilation|row3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Dilation|row1~q\,
	datac => \u_Image_Processor|u_Dilation|row2~q\,
	datad => \u_Image_Processor|u_Dilation|row3~q\,
	combout => \u_Image_Processor|u_Dilation|dilation~0_combout\);

-- Location: FF_X21_Y20_N1
\u_Image_Processor|u_Dilation|dilation\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Dilation|dilation~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Dilation|dilation~q\);

-- Location: LCCOMB_X24_Y16_N16
\u_Image_Processor|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux7~5_combout\ = (\u_mode_selector|WideOr4~0_combout\ & (((!\u_Image_Processor|u_Dilation|dilation~q\) # (!\u_Image_Processor|u_Dilation|pre_frame_hsync_r\(1))))) # (!\u_mode_selector|WideOr4~0_combout\ & 
-- (!\u_Image_Processor|u_Sobel_Edge_Detector|post_img_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|post_img_bit~0_combout\,
	datab => \u_Image_Processor|u_Dilation|pre_frame_hsync_r\(1),
	datac => \u_Image_Processor|u_Dilation|dilation~q\,
	datad => \u_mode_selector|WideOr4~0_combout\,
	combout => \u_Image_Processor|Mux7~5_combout\);

-- Location: LCCOMB_X23_Y16_N6
\u_Image_Processor|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux7~7_combout\ = (\u_Image_Processor|Mux6~2_combout\ & (((!\u_Image_Processor|Mux6~3_combout\)))) # (!\u_Image_Processor|Mux6~2_combout\ & ((\u_Image_Processor|Mux6~3_combout\ & ((\u_Image_Processor|Mux7~5_combout\))) # 
-- (!\u_Image_Processor|Mux6~3_combout\ & (\u_Image_Processor|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|Mux6~2_combout\,
	datab => \u_Image_Processor|Mux7~6_combout\,
	datac => \u_Image_Processor|Mux6~3_combout\,
	datad => \u_Image_Processor|Mux7~5_combout\,
	combout => \u_Image_Processor|Mux7~7_combout\);

-- Location: LCCOMB_X23_Y16_N20
\u_Image_Processor|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux7~8_combout\ = (\u_Image_Processor|Mux6~1_combout\ & ((\u_Image_Processor|Mux7~7_combout\ & (\u_Image_Processor|Mux7~4_combout\)) # (!\u_Image_Processor|Mux7~7_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|sum\(7)))))) # 
-- (!\u_Image_Processor|Mux6~1_combout\ & (((\u_Image_Processor|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|Mux7~4_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|sum\(7),
	datac => \u_Image_Processor|Mux6~1_combout\,
	datad => \u_Image_Processor|Mux7~7_combout\,
	combout => \u_Image_Processor|Mux7~8_combout\);

-- Location: LCCOMB_X23_Y16_N18
\u_Image_Processor|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux7~9_combout\ = (\u_mode_selector|WideOr3~0_combout\ & ((\u_mode_selector|WideOr5~0_combout\ & (!\u_Image_Processor|u_Erosion|post_img_bit~0_combout\)) # (!\u_mode_selector|WideOr5~0_combout\ & 
-- ((\u_Image_Processor|Mux7~8_combout\))))) # (!\u_mode_selector|WideOr3~0_combout\ & (((\u_Image_Processor|Mux7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|WideOr3~0_combout\,
	datab => \u_mode_selector|WideOr5~0_combout\,
	datac => \u_Image_Processor|u_Erosion|post_img_bit~0_combout\,
	datad => \u_Image_Processor|Mux7~8_combout\,
	combout => \u_Image_Processor|Mux7~9_combout\);

-- Location: LCCOMB_X23_Y16_N28
\u_Image_Processor|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux24~0_combout\ = (\u_Image_Processor|Mux6~0_combout\ & (((\u_Image_Processor|Mux7~9_combout\)))) # (!\u_Image_Processor|Mux6~0_combout\ & (\u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2) & 
-- (\u_Image_Processor|u_rgb2ycbcr|img_y1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2),
	datab => \u_Image_Processor|Mux6~0_combout\,
	datac => \u_Image_Processor|u_rgb2ycbcr|img_y1\(3),
	datad => \u_Image_Processor|Mux7~9_combout\,
	combout => \u_Image_Processor|Mux24~0_combout\);

-- Location: LCCOMB_X23_Y16_N4
\u_Image_Processor|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux24~1_combout\ = (\u_Image_Processor|post_frame_data[0]~0_combout\ & (((\u_mode_selector|Decoder2~0_combout\ & \u_Image_Processor|Mux24~0_combout\)))) # (!\u_Image_Processor|post_frame_data[0]~0_combout\ & 
-- ((\u_cmos_capture_data|cmos_frame_data[0]~0_combout\) # ((\u_mode_selector|Decoder2~0_combout\ & \u_Image_Processor|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|post_frame_data[0]~0_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[0]~0_combout\,
	datac => \u_mode_selector|Decoder2~0_combout\,
	datad => \u_Image_Processor|Mux24~0_combout\,
	combout => \u_Image_Processor|Mux24~1_combout\);

-- Location: FF_X23_Y16_N5
\u_Image_Processor|post_frame_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|Mux24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|post_frame_data\(0));

-- Location: LCCOMB_X14_Y17_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|ram_address_a[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|ram_address_a\(9) = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(10) $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(10),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|ram_address_a\(9));

-- Location: LCCOMB_X13_Y15_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ = !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

-- Location: LCCOMB_X14_Y16_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCCOMB_X29_Y21_N24
\u_Image_Processor|u_Mean_Filter|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add3~14_combout\ = (\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7) & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7) & (\u_Image_Processor|u_Mean_Filter|Add3~13\ 
-- & VCC)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7) & (!\u_Image_Processor|u_Mean_Filter|Add3~13\)))) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7) & 
-- ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7) & (!\u_Image_Processor|u_Mean_Filter|Add3~13\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7) & ((\u_Image_Processor|u_Mean_Filter|Add3~13\) 
-- # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|Add3~15\ = CARRY((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7) & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7) & !\u_Image_Processor|u_Mean_Filter|Add3~13\)) 
-- # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7) & ((!\u_Image_Processor|u_Mean_Filter|Add3~13\) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p31\(7),
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p32\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add3~13\,
	combout => \u_Image_Processor|u_Mean_Filter|Add3~14_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add3~15\);

-- Location: LCCOMB_X25_Y21_N26
\u_Image_Processor|u_Mean_Filter|row3[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row3[7]~24_combout\ = (\u_Image_Processor|u_Mean_Filter|Add3~14_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & (\u_Image_Processor|u_Mean_Filter|row3[6]~23\ & VCC)) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & (!\u_Image_Processor|u_Mean_Filter|row3[6]~23\)))) # (!\u_Image_Processor|u_Mean_Filter|Add3~14_combout\ & 
-- ((\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & (!\u_Image_Processor|u_Mean_Filter|row3[6]~23\)) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & 
-- ((\u_Image_Processor|u_Mean_Filter|row3[6]~23\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|row3[7]~25\ = CARRY((\u_Image_Processor|u_Mean_Filter|Add3~14_combout\ & (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7) & !\u_Image_Processor|u_Mean_Filter|row3[6]~23\)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add3~14_combout\ & ((!\u_Image_Processor|u_Mean_Filter|row3[6]~23\) # (!\u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|Add3~14_combout\,
	datab => \u_Image_Processor|u_Medium_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p33\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row3[6]~23\,
	combout => \u_Image_Processor|u_Mean_Filter|row3[7]~24_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row3[7]~25\);

-- Location: FF_X25_Y21_N27
\u_Image_Processor|u_Mean_Filter|row3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row3[7]~24_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row3\(7));

-- Location: LCCOMB_X28_Y18_N18
\u_Image_Processor|u_Mean_Filter|row2[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row2[7]~23_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7) & 
-- (\u_Image_Processor|u_Mean_Filter|row2[6]~22\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7) & (!\u_Image_Processor|u_Mean_Filter|row2[6]~22\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7) & (!\u_Image_Processor|u_Mean_Filter|row2[6]~22\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7) & ((\u_Image_Processor|u_Mean_Filter|row2[6]~22\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|row2[7]~24\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7) & 
-- !\u_Image_Processor|u_Mean_Filter|row2[6]~22\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7) & ((!\u_Image_Processor|u_Mean_Filter|row2[6]~22\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row2[6]~22\,
	combout => \u_Image_Processor|u_Mean_Filter|row2[7]~23_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row2[7]~24\);

-- Location: FF_X28_Y18_N19
\u_Image_Processor|u_Mean_Filter|row2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row2[7]~23_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row2\(7));

-- Location: LCCOMB_X26_Y20_N22
\u_Image_Processor|u_Mean_Filter|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add0~14_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7) & 
-- (\u_Image_Processor|u_Mean_Filter|Add0~13\ & VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7) & (!\u_Image_Processor|u_Mean_Filter|Add0~13\)))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7) & (!\u_Image_Processor|u_Mean_Filter|Add0~13\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7) & ((\u_Image_Processor|u_Mean_Filter|Add0~13\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|Add0~15\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7) & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7) & 
-- !\u_Image_Processor|u_Mean_Filter|Add0~13\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7) & ((!\u_Image_Processor|u_Mean_Filter|Add0~13\) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p12\(7),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p11\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add0~13\,
	combout => \u_Image_Processor|u_Mean_Filter|Add0~14_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add0~15\);

-- Location: LCCOMB_X25_Y20_N24
\u_Image_Processor|u_Mean_Filter|row1[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row1[7]~24_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7) & ((\u_Image_Processor|u_Mean_Filter|Add0~14_combout\ & (\u_Image_Processor|u_Mean_Filter|row1[6]~23\ & VCC)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add0~14_combout\ & (!\u_Image_Processor|u_Mean_Filter|row1[6]~23\)))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7) & ((\u_Image_Processor|u_Mean_Filter|Add0~14_combout\ & 
-- (!\u_Image_Processor|u_Mean_Filter|row1[6]~23\)) # (!\u_Image_Processor|u_Mean_Filter|Add0~14_combout\ & ((\u_Image_Processor|u_Mean_Filter|row1[6]~23\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|row1[7]~25\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7) & (!\u_Image_Processor|u_Mean_Filter|Add0~14_combout\ & !\u_Image_Processor|u_Mean_Filter|row1[6]~23\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7) & ((!\u_Image_Processor|u_Mean_Filter|row1[6]~23\) # (!\u_Image_Processor|u_Mean_Filter|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p13\(7),
	datab => \u_Image_Processor|u_Mean_Filter|Add0~14_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row1[6]~23\,
	combout => \u_Image_Processor|u_Mean_Filter|row1[7]~24_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row1[7]~25\);

-- Location: FF_X25_Y20_N25
\u_Image_Processor|u_Mean_Filter|row1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row1[7]~24_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row1\(7));

-- Location: LCCOMB_X24_Y18_N22
\u_Image_Processor|u_Mean_Filter|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add5~14_combout\ = (\u_Image_Processor|u_Mean_Filter|row2\(7) & ((\u_Image_Processor|u_Mean_Filter|row1\(7) & (\u_Image_Processor|u_Mean_Filter|Add5~13\ & VCC)) # (!\u_Image_Processor|u_Mean_Filter|row1\(7) & 
-- (!\u_Image_Processor|u_Mean_Filter|Add5~13\)))) # (!\u_Image_Processor|u_Mean_Filter|row2\(7) & ((\u_Image_Processor|u_Mean_Filter|row1\(7) & (!\u_Image_Processor|u_Mean_Filter|Add5~13\)) # (!\u_Image_Processor|u_Mean_Filter|row1\(7) & 
-- ((\u_Image_Processor|u_Mean_Filter|Add5~13\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|Add5~15\ = CARRY((\u_Image_Processor|u_Mean_Filter|row2\(7) & (!\u_Image_Processor|u_Mean_Filter|row1\(7) & !\u_Image_Processor|u_Mean_Filter|Add5~13\)) # (!\u_Image_Processor|u_Mean_Filter|row2\(7) & 
-- ((!\u_Image_Processor|u_Mean_Filter|Add5~13\) # (!\u_Image_Processor|u_Mean_Filter|row1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|row2\(7),
	datab => \u_Image_Processor|u_Mean_Filter|row1\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add5~13\,
	combout => \u_Image_Processor|u_Mean_Filter|Add5~14_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add5~15\);

-- Location: LCCOMB_X25_Y18_N20
\u_Image_Processor|u_Mean_Filter|sum[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|sum[7]~20_combout\ = (\u_Image_Processor|u_Mean_Filter|row3\(7) & ((\u_Image_Processor|u_Mean_Filter|Add5~14_combout\ & (\u_Image_Processor|u_Mean_Filter|sum[6]~19\ & VCC)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add5~14_combout\ & (!\u_Image_Processor|u_Mean_Filter|sum[6]~19\)))) # (!\u_Image_Processor|u_Mean_Filter|row3\(7) & ((\u_Image_Processor|u_Mean_Filter|Add5~14_combout\ & (!\u_Image_Processor|u_Mean_Filter|sum[6]~19\)) # 
-- (!\u_Image_Processor|u_Mean_Filter|Add5~14_combout\ & ((\u_Image_Processor|u_Mean_Filter|sum[6]~19\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|sum[7]~21\ = CARRY((\u_Image_Processor|u_Mean_Filter|row3\(7) & (!\u_Image_Processor|u_Mean_Filter|Add5~14_combout\ & !\u_Image_Processor|u_Mean_Filter|sum[6]~19\)) # (!\u_Image_Processor|u_Mean_Filter|row3\(7) & 
-- ((!\u_Image_Processor|u_Mean_Filter|sum[6]~19\) # (!\u_Image_Processor|u_Mean_Filter|Add5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|row3\(7),
	datab => \u_Image_Processor|u_Mean_Filter|Add5~14_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|sum[6]~19\,
	combout => \u_Image_Processor|u_Mean_Filter|sum[7]~20_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|sum[7]~21\);

-- Location: FF_X25_Y18_N21
\u_Image_Processor|u_Mean_Filter|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|sum[7]~20_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|sum\(7));

-- Location: LCCOMB_X24_Y18_N6
\u_Image_Processor|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux6~4_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(1) & \u_Image_Processor|u_Mean_Filter|sum\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(1),
	datac => \u_Image_Processor|u_Mean_Filter|sum\(7),
	combout => \u_Image_Processor|Mux6~4_combout\);

-- Location: LCCOMB_X26_Y23_N28
\u_Image_Processor|u_Gaussian_Filter|row3[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row3[8]~26_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add4~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|row3[7]~25\ $ (GND))) # (!\u_Image_Processor|u_Gaussian_Filter|Add4~14_combout\ & 
-- (!\u_Image_Processor|u_Gaussian_Filter|row3[7]~25\ & VCC))
-- \u_Image_Processor|u_Gaussian_Filter|row3[8]~27\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add4~14_combout\ & !\u_Image_Processor|u_Gaussian_Filter|row3[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|Add4~14_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row3[7]~25\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row3[8]~26_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row3[8]~27\);

-- Location: FF_X26_Y23_N29
\u_Image_Processor|u_Gaussian_Filter|row3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row3[8]~26_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row3\(8));

-- Location: LCCOMB_X24_Y20_N22
\u_Image_Processor|u_Gaussian_Filter|row1[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row1[8]~26_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add0~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|row1[7]~25\ $ (GND))) # (!\u_Image_Processor|u_Gaussian_Filter|Add0~14_combout\ & 
-- (!\u_Image_Processor|u_Gaussian_Filter|row1[7]~25\ & VCC))
-- \u_Image_Processor|u_Gaussian_Filter|row1[8]~27\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add0~14_combout\ & !\u_Image_Processor|u_Gaussian_Filter|row1[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|Add0~14_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row1[7]~25\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row1[8]~26_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row1[8]~27\);

-- Location: FF_X24_Y20_N23
\u_Image_Processor|u_Gaussian_Filter|row1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row1[8]~26_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row1\(8));

-- Location: LCCOMB_X29_Y19_N24
\u_Image_Processor|u_Gaussian_Filter|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add2~12_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7) $ (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6) $ 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add2~11\)))) # (GND)
-- \u_Image_Processor|u_Gaussian_Filter|Add2~13\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7) & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add2~11\))) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7) & (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6) & 
-- !\u_Image_Processor|u_Gaussian_Filter|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p21\(7),
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(6),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add2~11\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add2~12_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add2~13\);

-- Location: LCCOMB_X24_Y19_N22
\u_Image_Processor|u_Gaussian_Filter|row2[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row2[8]~24_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add2~12_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7) & (\u_Image_Processor|u_Gaussian_Filter|row2[7]~23\ & 
-- VCC)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7) & (!\u_Image_Processor|u_Gaussian_Filter|row2[7]~23\)))) # (!\u_Image_Processor|u_Gaussian_Filter|Add2~12_combout\ & 
-- ((\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7) & (!\u_Image_Processor|u_Gaussian_Filter|row2[7]~23\)) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7) & 
-- ((\u_Image_Processor|u_Gaussian_Filter|row2[7]~23\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|row2[8]~25\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add2~12_combout\ & (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7) & !\u_Image_Processor|u_Gaussian_Filter|row2[7]~23\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add2~12_combout\ & ((!\u_Image_Processor|u_Gaussian_Filter|row2[7]~23\) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add2~12_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p23\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row2[7]~23\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row2[8]~24_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row2[8]~25\);

-- Location: FF_X24_Y19_N23
\u_Image_Processor|u_Gaussian_Filter|row2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row2[8]~24_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row2\(8));

-- Location: LCCOMB_X28_Y19_N22
\u_Image_Processor|u_Gaussian_Filter|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add6~14_combout\ = (\u_Image_Processor|u_Gaussian_Filter|row1\(8) & ((\u_Image_Processor|u_Gaussian_Filter|row2\(8) & (\u_Image_Processor|u_Gaussian_Filter|Add6~13\ & VCC)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|row2\(8) & (!\u_Image_Processor|u_Gaussian_Filter|Add6~13\)))) # (!\u_Image_Processor|u_Gaussian_Filter|row1\(8) & ((\u_Image_Processor|u_Gaussian_Filter|row2\(8) & (!\u_Image_Processor|u_Gaussian_Filter|Add6~13\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|row2\(8) & ((\u_Image_Processor|u_Gaussian_Filter|Add6~13\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|Add6~15\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|row1\(8) & (!\u_Image_Processor|u_Gaussian_Filter|row2\(8) & !\u_Image_Processor|u_Gaussian_Filter|Add6~13\)) # (!\u_Image_Processor|u_Gaussian_Filter|row1\(8) & 
-- ((!\u_Image_Processor|u_Gaussian_Filter|Add6~13\) # (!\u_Image_Processor|u_Gaussian_Filter|row2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|row1\(8),
	datab => \u_Image_Processor|u_Gaussian_Filter|row2\(8),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add6~13\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add6~14_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add6~15\);

-- Location: LCCOMB_X25_Y19_N16
\u_Image_Processor|u_Gaussian_Filter|sum[8]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|sum[8]~22_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|row3\(8) $ (\u_Image_Processor|u_Gaussian_Filter|Add6~14_combout\ $ (!\u_Image_Processor|u_Gaussian_Filter|sum[7]~21\)))) # (GND)
-- \u_Image_Processor|u_Gaussian_Filter|sum[8]~23\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|row3\(8) & ((\u_Image_Processor|u_Gaussian_Filter|Add6~14_combout\) # (!\u_Image_Processor|u_Gaussian_Filter|sum[7]~21\))) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|row3\(8) & (\u_Image_Processor|u_Gaussian_Filter|Add6~14_combout\ & !\u_Image_Processor|u_Gaussian_Filter|sum[7]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|row3\(8),
	datab => \u_Image_Processor|u_Gaussian_Filter|Add6~14_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|sum[7]~21\,
	combout => \u_Image_Processor|u_Gaussian_Filter|sum[8]~22_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|sum[8]~23\);

-- Location: FF_X25_Y19_N17
\u_Image_Processor|u_Gaussian_Filter|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|sum[8]~22_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|sum\(8));

-- Location: LCCOMB_X24_Y17_N18
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[4]~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(4))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(4),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(4),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[4]~1_combout\);

-- Location: FF_X24_Y17_N19
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[4]~1_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(4),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(4));

-- Location: LCCOMB_X23_Y16_N14
\u_Image_Processor|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux6~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(4) & \u_Image_Processor|u_Medium_Filter|pre_frame_hsync_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(4),
	datad => \u_Image_Processor|u_Medium_Filter|pre_frame_hsync_r\(2),
	combout => \u_Image_Processor|Mux6~5_combout\);

-- Location: LCCOMB_X24_Y16_N12
\u_Image_Processor|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux6~6_combout\ = (\u_Image_Processor|Mux6~2_combout\ & (((!\u_Image_Processor|Mux6~3_combout\)))) # (!\u_Image_Processor|Mux6~2_combout\ & ((\u_Image_Processor|Mux6~3_combout\ & ((\u_Image_Processor|Mux7~5_combout\))) # 
-- (!\u_Image_Processor|Mux6~3_combout\ & (\u_Image_Processor|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|Mux6~5_combout\,
	datab => \u_Image_Processor|Mux6~2_combout\,
	datac => \u_Image_Processor|Mux6~3_combout\,
	datad => \u_Image_Processor|Mux7~5_combout\,
	combout => \u_Image_Processor|Mux6~6_combout\);

-- Location: LCCOMB_X24_Y16_N10
\u_Image_Processor|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux6~7_combout\ = (\u_Image_Processor|Mux6~1_combout\ & ((\u_Image_Processor|Mux6~6_combout\ & (\u_Image_Processor|Mux6~4_combout\)) # (!\u_Image_Processor|Mux6~6_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|sum\(8)))))) # 
-- (!\u_Image_Processor|Mux6~1_combout\ & (((\u_Image_Processor|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|Mux6~4_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|sum\(8),
	datac => \u_Image_Processor|Mux6~1_combout\,
	datad => \u_Image_Processor|Mux6~6_combout\,
	combout => \u_Image_Processor|Mux6~7_combout\);

-- Location: LCCOMB_X24_Y16_N20
\u_Image_Processor|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux6~8_combout\ = (\u_mode_selector|WideOr5~0_combout\ & ((\u_mode_selector|WideOr3~0_combout\ & (!\u_Image_Processor|u_Erosion|post_img_bit~0_combout\)) # (!\u_mode_selector|WideOr3~0_combout\ & 
-- ((\u_Image_Processor|Mux6~7_combout\))))) # (!\u_mode_selector|WideOr5~0_combout\ & (((\u_Image_Processor|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|WideOr5~0_combout\,
	datab => \u_mode_selector|WideOr3~0_combout\,
	datac => \u_Image_Processor|u_Erosion|post_img_bit~0_combout\,
	datad => \u_Image_Processor|Mux6~7_combout\,
	combout => \u_Image_Processor|Mux6~8_combout\);

-- Location: LCCOMB_X24_Y16_N22
\u_Image_Processor|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux23~0_combout\ = (\u_Image_Processor|Mux6~0_combout\ & (((\u_Image_Processor|Mux6~8_combout\)))) # (!\u_Image_Processor|Mux6~0_combout\ & (\u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2) & 
-- (\u_Image_Processor|u_rgb2ycbcr|img_y1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2),
	datab => \u_Image_Processor|Mux6~0_combout\,
	datac => \u_Image_Processor|u_rgb2ycbcr|img_y1\(4),
	datad => \u_Image_Processor|Mux6~8_combout\,
	combout => \u_Image_Processor|Mux23~0_combout\);

-- Location: LCCOMB_X25_Y16_N2
\u_Image_Processor|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux23~1_combout\ = (\u_cmos_capture_data|cmos_frame_data[1]~1_combout\ & (((\u_mode_selector|Decoder2~0_combout\ & \u_Image_Processor|Mux23~0_combout\)) # (!\u_Image_Processor|post_frame_data[0]~0_combout\))) # 
-- (!\u_cmos_capture_data|cmos_frame_data[1]~1_combout\ & (((\u_mode_selector|Decoder2~0_combout\ & \u_Image_Processor|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[1]~1_combout\,
	datab => \u_Image_Processor|post_frame_data[0]~0_combout\,
	datac => \u_mode_selector|Decoder2~0_combout\,
	datad => \u_Image_Processor|Mux23~0_combout\,
	combout => \u_Image_Processor|Mux23~1_combout\);

-- Location: FF_X25_Y16_N3
\u_Image_Processor|post_frame_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|Mux23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|post_frame_data\(1));

-- Location: LCCOMB_X24_Y20_N24
\u_Image_Processor|u_Gaussian_Filter|row1[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row1[9]~28_combout\ = \u_Image_Processor|u_Gaussian_Filter|Add0~16_combout\ $ (\u_Image_Processor|u_Gaussian_Filter|row1[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|Add0~16_combout\,
	cin => \u_Image_Processor|u_Gaussian_Filter|row1[8]~27\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row1[9]~28_combout\);

-- Location: FF_X24_Y20_N25
\u_Image_Processor|u_Gaussian_Filter|row1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row1[9]~28_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row1\(9));

-- Location: LCCOMB_X29_Y19_N26
\u_Image_Processor|u_Gaussian_Filter|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add2~14_combout\ = (\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7) & (!\u_Image_Processor|u_Gaussian_Filter|Add2~13\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7) & ((\u_Image_Processor|u_Gaussian_Filter|Add2~13\) # (GND)))
-- \u_Image_Processor|u_Gaussian_Filter|Add2~15\ = CARRY((!\u_Image_Processor|u_Gaussian_Filter|Add2~13\) # (!\u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|u_Matrix_Generate_3X3_8Bit|matrix_p22\(7),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add2~13\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add2~14_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add2~15\);

-- Location: LCCOMB_X24_Y19_N24
\u_Image_Processor|u_Gaussian_Filter|row2[9]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row2[9]~26_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add2~14_combout\ & (\u_Image_Processor|u_Gaussian_Filter|row2[8]~25\ $ (GND))) # (!\u_Image_Processor|u_Gaussian_Filter|Add2~14_combout\ & 
-- (!\u_Image_Processor|u_Gaussian_Filter|row2[8]~25\ & VCC))
-- \u_Image_Processor|u_Gaussian_Filter|row2[9]~27\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add2~14_combout\ & !\u_Image_Processor|u_Gaussian_Filter|row2[8]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add2~14_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|row2[8]~25\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row2[9]~26_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|row2[9]~27\);

-- Location: FF_X24_Y19_N25
\u_Image_Processor|u_Gaussian_Filter|row2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row2[9]~26_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row2\(9));

-- Location: LCCOMB_X28_Y19_N24
\u_Image_Processor|u_Gaussian_Filter|Add6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add6~16_combout\ = ((\u_Image_Processor|u_Gaussian_Filter|row1\(9) $ (\u_Image_Processor|u_Gaussian_Filter|row2\(9) $ (!\u_Image_Processor|u_Gaussian_Filter|Add6~15\)))) # (GND)
-- \u_Image_Processor|u_Gaussian_Filter|Add6~17\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|row1\(9) & ((\u_Image_Processor|u_Gaussian_Filter|row2\(9)) # (!\u_Image_Processor|u_Gaussian_Filter|Add6~15\))) # (!\u_Image_Processor|u_Gaussian_Filter|row1\(9) 
-- & (\u_Image_Processor|u_Gaussian_Filter|row2\(9) & !\u_Image_Processor|u_Gaussian_Filter|Add6~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|row1\(9),
	datab => \u_Image_Processor|u_Gaussian_Filter|row2\(9),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add6~15\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add6~16_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add6~17\);

-- Location: LCCOMB_X26_Y23_N30
\u_Image_Processor|u_Gaussian_Filter|row3[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row3[9]~28_combout\ = \u_Image_Processor|u_Gaussian_Filter|Add4~16_combout\ $ (\u_Image_Processor|u_Gaussian_Filter|row3[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add4~16_combout\,
	cin => \u_Image_Processor|u_Gaussian_Filter|row3[8]~27\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row3[9]~28_combout\);

-- Location: FF_X26_Y23_N31
\u_Image_Processor|u_Gaussian_Filter|row3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row3[9]~28_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row3\(9));

-- Location: LCCOMB_X25_Y19_N18
\u_Image_Processor|u_Gaussian_Filter|sum[9]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|sum[9]~24_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add6~16_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|row3\(9) & (\u_Image_Processor|u_Gaussian_Filter|sum[8]~23\ & VCC)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|row3\(9) & (!\u_Image_Processor|u_Gaussian_Filter|sum[8]~23\)))) # (!\u_Image_Processor|u_Gaussian_Filter|Add6~16_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|row3\(9) & 
-- (!\u_Image_Processor|u_Gaussian_Filter|sum[8]~23\)) # (!\u_Image_Processor|u_Gaussian_Filter|row3\(9) & ((\u_Image_Processor|u_Gaussian_Filter|sum[8]~23\) # (GND)))))
-- \u_Image_Processor|u_Gaussian_Filter|sum[9]~25\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add6~16_combout\ & (!\u_Image_Processor|u_Gaussian_Filter|row3\(9) & !\u_Image_Processor|u_Gaussian_Filter|sum[8]~23\)) # 
-- (!\u_Image_Processor|u_Gaussian_Filter|Add6~16_combout\ & ((!\u_Image_Processor|u_Gaussian_Filter|sum[8]~23\) # (!\u_Image_Processor|u_Gaussian_Filter|row3\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add6~16_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|row3\(9),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|sum[8]~23\,
	combout => \u_Image_Processor|u_Gaussian_Filter|sum[9]~24_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|sum[9]~25\);

-- Location: FF_X25_Y19_N19
\u_Image_Processor|u_Gaussian_Filter|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|sum[9]~24_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|sum\(9));

-- Location: LCCOMB_X29_Y21_N26
\u_Image_Processor|u_Mean_Filter|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add3~16_combout\ = !\u_Image_Processor|u_Mean_Filter|Add3~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Mean_Filter|Add3~15\,
	combout => \u_Image_Processor|u_Mean_Filter|Add3~16_combout\);

-- Location: LCCOMB_X25_Y21_N28
\u_Image_Processor|u_Mean_Filter|row3[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row3[8]~26_combout\ = (\u_Image_Processor|u_Mean_Filter|Add3~16_combout\ & (\u_Image_Processor|u_Mean_Filter|row3[7]~25\ $ (GND))) # (!\u_Image_Processor|u_Mean_Filter|Add3~16_combout\ & 
-- (!\u_Image_Processor|u_Mean_Filter|row3[7]~25\ & VCC))
-- \u_Image_Processor|u_Mean_Filter|row3[8]~27\ = CARRY((\u_Image_Processor|u_Mean_Filter|Add3~16_combout\ & !\u_Image_Processor|u_Mean_Filter|row3[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Mean_Filter|Add3~16_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row3[7]~25\,
	combout => \u_Image_Processor|u_Mean_Filter|row3[8]~26_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row3[8]~27\);

-- Location: FF_X25_Y21_N29
\u_Image_Processor|u_Mean_Filter|row3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row3[8]~26_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row3\(8));

-- Location: LCCOMB_X26_Y20_N24
\u_Image_Processor|u_Mean_Filter|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add0~16_combout\ = !\u_Image_Processor|u_Mean_Filter|Add0~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Mean_Filter|Add0~15\,
	combout => \u_Image_Processor|u_Mean_Filter|Add0~16_combout\);

-- Location: LCCOMB_X25_Y20_N26
\u_Image_Processor|u_Mean_Filter|row1[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row1[8]~26_combout\ = (\u_Image_Processor|u_Mean_Filter|Add0~16_combout\ & (\u_Image_Processor|u_Mean_Filter|row1[7]~25\ $ (GND))) # (!\u_Image_Processor|u_Mean_Filter|Add0~16_combout\ & 
-- (!\u_Image_Processor|u_Mean_Filter|row1[7]~25\ & VCC))
-- \u_Image_Processor|u_Mean_Filter|row1[8]~27\ = CARRY((\u_Image_Processor|u_Mean_Filter|Add0~16_combout\ & !\u_Image_Processor|u_Mean_Filter|row1[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Mean_Filter|Add0~16_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|row1[7]~25\,
	combout => \u_Image_Processor|u_Mean_Filter|row1[8]~26_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|row1[8]~27\);

-- Location: FF_X25_Y20_N27
\u_Image_Processor|u_Mean_Filter|row1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row1[8]~26_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row1\(8));

-- Location: LCCOMB_X28_Y18_N20
\u_Image_Processor|u_Mean_Filter|row2[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row2[8]~25_combout\ = !\u_Image_Processor|u_Mean_Filter|row2[7]~24\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Mean_Filter|row2[7]~24\,
	combout => \u_Image_Processor|u_Mean_Filter|row2[8]~25_combout\);

-- Location: FF_X28_Y18_N21
\u_Image_Processor|u_Mean_Filter|row2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row2[8]~25_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row2\(8));

-- Location: LCCOMB_X24_Y18_N24
\u_Image_Processor|u_Mean_Filter|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add5~16_combout\ = ((\u_Image_Processor|u_Mean_Filter|row1\(8) $ (\u_Image_Processor|u_Mean_Filter|row2\(8) $ (!\u_Image_Processor|u_Mean_Filter|Add5~15\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|Add5~17\ = CARRY((\u_Image_Processor|u_Mean_Filter|row1\(8) & ((\u_Image_Processor|u_Mean_Filter|row2\(8)) # (!\u_Image_Processor|u_Mean_Filter|Add5~15\))) # (!\u_Image_Processor|u_Mean_Filter|row1\(8) & 
-- (\u_Image_Processor|u_Mean_Filter|row2\(8) & !\u_Image_Processor|u_Mean_Filter|Add5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|row1\(8),
	datab => \u_Image_Processor|u_Mean_Filter|row2\(8),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add5~15\,
	combout => \u_Image_Processor|u_Mean_Filter|Add5~16_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add5~17\);

-- Location: LCCOMB_X25_Y18_N22
\u_Image_Processor|u_Mean_Filter|sum[8]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|sum[8]~22_combout\ = ((\u_Image_Processor|u_Mean_Filter|row3\(8) $ (\u_Image_Processor|u_Mean_Filter|Add5~16_combout\ $ (!\u_Image_Processor|u_Mean_Filter|sum[7]~21\)))) # (GND)
-- \u_Image_Processor|u_Mean_Filter|sum[8]~23\ = CARRY((\u_Image_Processor|u_Mean_Filter|row3\(8) & ((\u_Image_Processor|u_Mean_Filter|Add5~16_combout\) # (!\u_Image_Processor|u_Mean_Filter|sum[7]~21\))) # (!\u_Image_Processor|u_Mean_Filter|row3\(8) & 
-- (\u_Image_Processor|u_Mean_Filter|Add5~16_combout\ & !\u_Image_Processor|u_Mean_Filter|sum[7]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|row3\(8),
	datab => \u_Image_Processor|u_Mean_Filter|Add5~16_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|sum[7]~21\,
	combout => \u_Image_Processor|u_Mean_Filter|sum[8]~22_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|sum[8]~23\);

-- Location: FF_X25_Y18_N23
\u_Image_Processor|u_Mean_Filter|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|sum[8]~22_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|sum\(8));

-- Location: LCCOMB_X24_Y18_N30
\u_Image_Processor|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux5~0_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(1) & \u_Image_Processor|u_Mean_Filter|sum\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(1),
	datad => \u_Image_Processor|u_Mean_Filter|sum\(8),
	combout => \u_Image_Processor|Mux5~0_combout\);

-- Location: LCCOMB_X24_Y17_N16
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[5]~2_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(5))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(5),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(5),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[5]~2_combout\);

-- Location: FF_X24_Y17_N17
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[5]~2_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(5),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(5));

-- Location: LCCOMB_X23_Y16_N26
\u_Image_Processor|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux5~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(5) & \u_Image_Processor|u_Medium_Filter|pre_frame_hsync_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(5),
	datad => \u_Image_Processor|u_Medium_Filter|pre_frame_hsync_r\(2),
	combout => \u_Image_Processor|Mux5~1_combout\);

-- Location: LCCOMB_X24_Y16_N2
\u_Image_Processor|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux5~2_combout\ = (\u_Image_Processor|Mux6~2_combout\ & (((!\u_Image_Processor|Mux6~3_combout\)))) # (!\u_Image_Processor|Mux6~2_combout\ & ((\u_Image_Processor|Mux6~3_combout\ & ((\u_Image_Processor|Mux7~5_combout\))) # 
-- (!\u_Image_Processor|Mux6~3_combout\ & (\u_Image_Processor|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|Mux5~1_combout\,
	datab => \u_Image_Processor|Mux6~2_combout\,
	datac => \u_Image_Processor|Mux6~3_combout\,
	datad => \u_Image_Processor|Mux7~5_combout\,
	combout => \u_Image_Processor|Mux5~2_combout\);

-- Location: LCCOMB_X24_Y16_N24
\u_Image_Processor|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux5~3_combout\ = (\u_Image_Processor|Mux6~1_combout\ & ((\u_Image_Processor|Mux5~2_combout\ & ((\u_Image_Processor|Mux5~0_combout\))) # (!\u_Image_Processor|Mux5~2_combout\ & (\u_Image_Processor|u_Gaussian_Filter|sum\(9))))) # 
-- (!\u_Image_Processor|Mux6~1_combout\ & (((\u_Image_Processor|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|sum\(9),
	datab => \u_Image_Processor|Mux5~0_combout\,
	datac => \u_Image_Processor|Mux6~1_combout\,
	datad => \u_Image_Processor|Mux5~2_combout\,
	combout => \u_Image_Processor|Mux5~3_combout\);

-- Location: LCCOMB_X24_Y16_N26
\u_Image_Processor|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux5~4_combout\ = (\u_mode_selector|WideOr5~0_combout\ & ((\u_mode_selector|WideOr3~0_combout\ & (!\u_Image_Processor|u_Erosion|post_img_bit~0_combout\)) # (!\u_mode_selector|WideOr3~0_combout\ & 
-- ((\u_Image_Processor|Mux5~3_combout\))))) # (!\u_mode_selector|WideOr5~0_combout\ & (((\u_Image_Processor|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|WideOr5~0_combout\,
	datab => \u_mode_selector|WideOr3~0_combout\,
	datac => \u_Image_Processor|u_Erosion|post_img_bit~0_combout\,
	datad => \u_Image_Processor|Mux5~3_combout\,
	combout => \u_Image_Processor|Mux5~4_combout\);

-- Location: LCCOMB_X21_Y16_N18
\u_Image_Processor|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux22~0_combout\ = (\u_Image_Processor|Mux6~0_combout\ & (((\u_Image_Processor|Mux5~4_combout\)))) # (!\u_Image_Processor|Mux6~0_combout\ & (\u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2) & 
-- (\u_Image_Processor|u_rgb2ycbcr|img_y1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2),
	datab => \u_Image_Processor|u_rgb2ycbcr|img_y1\(5),
	datac => \u_Image_Processor|Mux6~0_combout\,
	datad => \u_Image_Processor|Mux5~4_combout\,
	combout => \u_Image_Processor|Mux22~0_combout\);

-- Location: LCCOMB_X21_Y16_N0
\u_Image_Processor|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux22~1_combout\ = (\u_mode_selector|Decoder2~0_combout\ & ((\u_Image_Processor|Mux22~0_combout\) # ((!\u_Image_Processor|post_frame_data[0]~0_combout\ & \u_cmos_capture_data|cmos_frame_data[2]~2_combout\)))) # 
-- (!\u_mode_selector|Decoder2~0_combout\ & (!\u_Image_Processor|post_frame_data[0]~0_combout\ & (\u_cmos_capture_data|cmos_frame_data[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|Decoder2~0_combout\,
	datab => \u_Image_Processor|post_frame_data[0]~0_combout\,
	datac => \u_cmos_capture_data|cmos_frame_data[2]~2_combout\,
	datad => \u_Image_Processor|Mux22~0_combout\,
	combout => \u_Image_Processor|Mux22~1_combout\);

-- Location: FF_X21_Y16_N1
\u_Image_Processor|post_frame_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|Mux22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|post_frame_data\(2));

-- Location: LCCOMB_X25_Y20_N28
\u_Image_Processor|u_Mean_Filter|row1[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row1[9]~28_combout\ = \u_Image_Processor|u_Mean_Filter|row1[8]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Mean_Filter|row1[8]~27\,
	combout => \u_Image_Processor|u_Mean_Filter|row1[9]~28_combout\);

-- Location: FF_X25_Y20_N29
\u_Image_Processor|u_Mean_Filter|row1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row1[9]~28_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row1\(9));

-- Location: LCCOMB_X24_Y18_N26
\u_Image_Processor|u_Mean_Filter|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add5~18_combout\ = (\u_Image_Processor|u_Mean_Filter|row1\(9) & (!\u_Image_Processor|u_Mean_Filter|Add5~17\)) # (!\u_Image_Processor|u_Mean_Filter|row1\(9) & ((\u_Image_Processor|u_Mean_Filter|Add5~17\) # (GND)))
-- \u_Image_Processor|u_Mean_Filter|Add5~19\ = CARRY((!\u_Image_Processor|u_Mean_Filter|Add5~17\) # (!\u_Image_Processor|u_Mean_Filter|row1\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|row1\(9),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|Add5~17\,
	combout => \u_Image_Processor|u_Mean_Filter|Add5~18_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|Add5~19\);

-- Location: LCCOMB_X25_Y21_N30
\u_Image_Processor|u_Mean_Filter|row3[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|row3[9]~28_combout\ = \u_Image_Processor|u_Mean_Filter|row3[8]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Mean_Filter|row3[8]~27\,
	combout => \u_Image_Processor|u_Mean_Filter|row3[9]~28_combout\);

-- Location: FF_X25_Y21_N31
\u_Image_Processor|u_Mean_Filter|row3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|row3[9]~28_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|row3\(9));

-- Location: LCCOMB_X25_Y18_N24
\u_Image_Processor|u_Mean_Filter|sum[9]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|sum[9]~24_combout\ = (\u_Image_Processor|u_Mean_Filter|Add5~18_combout\ & ((\u_Image_Processor|u_Mean_Filter|row3\(9) & (\u_Image_Processor|u_Mean_Filter|sum[8]~23\ & VCC)) # (!\u_Image_Processor|u_Mean_Filter|row3\(9) & 
-- (!\u_Image_Processor|u_Mean_Filter|sum[8]~23\)))) # (!\u_Image_Processor|u_Mean_Filter|Add5~18_combout\ & ((\u_Image_Processor|u_Mean_Filter|row3\(9) & (!\u_Image_Processor|u_Mean_Filter|sum[8]~23\)) # (!\u_Image_Processor|u_Mean_Filter|row3\(9) & 
-- ((\u_Image_Processor|u_Mean_Filter|sum[8]~23\) # (GND)))))
-- \u_Image_Processor|u_Mean_Filter|sum[9]~25\ = CARRY((\u_Image_Processor|u_Mean_Filter|Add5~18_combout\ & (!\u_Image_Processor|u_Mean_Filter|row3\(9) & !\u_Image_Processor|u_Mean_Filter|sum[8]~23\)) # (!\u_Image_Processor|u_Mean_Filter|Add5~18_combout\ & 
-- ((!\u_Image_Processor|u_Mean_Filter|sum[8]~23\) # (!\u_Image_Processor|u_Mean_Filter|row3\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|Add5~18_combout\,
	datab => \u_Image_Processor|u_Mean_Filter|row3\(9),
	datad => VCC,
	cin => \u_Image_Processor|u_Mean_Filter|sum[8]~23\,
	combout => \u_Image_Processor|u_Mean_Filter|sum[9]~24_combout\,
	cout => \u_Image_Processor|u_Mean_Filter|sum[9]~25\);

-- Location: FF_X25_Y18_N25
\u_Image_Processor|u_Mean_Filter|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|sum[9]~24_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|sum\(9));

-- Location: LCCOMB_X24_Y18_N0
\u_Image_Processor|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux4~0_combout\ = (\u_Image_Processor|u_Mean_Filter|sum\(9) & \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Mean_Filter|sum\(9),
	datac => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(1),
	combout => \u_Image_Processor|Mux4~0_combout\);

-- Location: LCCOMB_X29_Y19_N28
\u_Image_Processor|u_Gaussian_Filter|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add2~16_combout\ = !\u_Image_Processor|u_Gaussian_Filter|Add2~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Gaussian_Filter|Add2~15\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add2~16_combout\);

-- Location: LCCOMB_X24_Y19_N26
\u_Image_Processor|u_Gaussian_Filter|row2[10]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|row2[10]~28_combout\ = \u_Image_Processor|u_Gaussian_Filter|row2[9]~27\ $ (\u_Image_Processor|u_Gaussian_Filter|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|Add2~16_combout\,
	cin => \u_Image_Processor|u_Gaussian_Filter|row2[9]~27\,
	combout => \u_Image_Processor|u_Gaussian_Filter|row2[10]~28_combout\);

-- Location: FF_X24_Y19_N27
\u_Image_Processor|u_Gaussian_Filter|row2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|row2[10]~28_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|row2\(10));

-- Location: LCCOMB_X28_Y19_N26
\u_Image_Processor|u_Gaussian_Filter|Add6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add6~18_combout\ = (\u_Image_Processor|u_Gaussian_Filter|row2\(10) & (!\u_Image_Processor|u_Gaussian_Filter|Add6~17\)) # (!\u_Image_Processor|u_Gaussian_Filter|row2\(10) & 
-- ((\u_Image_Processor|u_Gaussian_Filter|Add6~17\) # (GND)))
-- \u_Image_Processor|u_Gaussian_Filter|Add6~19\ = CARRY((!\u_Image_Processor|u_Gaussian_Filter|Add6~17\) # (!\u_Image_Processor|u_Gaussian_Filter|row2\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_Image_Processor|u_Gaussian_Filter|row2\(10),
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|Add6~17\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add6~18_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|Add6~19\);

-- Location: LCCOMB_X25_Y19_N20
\u_Image_Processor|u_Gaussian_Filter|sum[10]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|sum[10]~26_combout\ = (\u_Image_Processor|u_Gaussian_Filter|Add6~18_combout\ & (\u_Image_Processor|u_Gaussian_Filter|sum[9]~25\ $ (GND))) # (!\u_Image_Processor|u_Gaussian_Filter|Add6~18_combout\ & 
-- (!\u_Image_Processor|u_Gaussian_Filter|sum[9]~25\ & VCC))
-- \u_Image_Processor|u_Gaussian_Filter|sum[10]~27\ = CARRY((\u_Image_Processor|u_Gaussian_Filter|Add6~18_combout\ & !\u_Image_Processor|u_Gaussian_Filter|sum[9]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|Add6~18_combout\,
	datad => VCC,
	cin => \u_Image_Processor|u_Gaussian_Filter|sum[9]~25\,
	combout => \u_Image_Processor|u_Gaussian_Filter|sum[10]~26_combout\,
	cout => \u_Image_Processor|u_Gaussian_Filter|sum[10]~27\);

-- Location: FF_X25_Y19_N21
\u_Image_Processor|u_Gaussian_Filter|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|sum[10]~26_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|sum\(10));

-- Location: LCCOMB_X24_Y17_N26
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[6]~3_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(6)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(6),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\,
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(6),
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[6]~3_combout\);

-- Location: FF_X24_Y17_N27
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[6]~3_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(6),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(6));

-- Location: LCCOMB_X25_Y16_N22
\u_Image_Processor|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux4~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(6) & \u_Image_Processor|u_Medium_Filter|pre_frame_hsync_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(6),
	datad => \u_Image_Processor|u_Medium_Filter|pre_frame_hsync_r\(2),
	combout => \u_Image_Processor|Mux4~1_combout\);

-- Location: LCCOMB_X24_Y16_N28
\u_Image_Processor|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux4~2_combout\ = (\u_Image_Processor|Mux6~2_combout\ & (((!\u_Image_Processor|Mux6~3_combout\)))) # (!\u_Image_Processor|Mux6~2_combout\ & ((\u_Image_Processor|Mux6~3_combout\ & ((\u_Image_Processor|Mux7~5_combout\))) # 
-- (!\u_Image_Processor|Mux6~3_combout\ & (\u_Image_Processor|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|Mux4~1_combout\,
	datab => \u_Image_Processor|Mux6~2_combout\,
	datac => \u_Image_Processor|Mux6~3_combout\,
	datad => \u_Image_Processor|Mux7~5_combout\,
	combout => \u_Image_Processor|Mux4~2_combout\);

-- Location: LCCOMB_X24_Y16_N30
\u_Image_Processor|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux4~3_combout\ = (\u_Image_Processor|Mux6~1_combout\ & ((\u_Image_Processor|Mux4~2_combout\ & (\u_Image_Processor|Mux4~0_combout\)) # (!\u_Image_Processor|Mux4~2_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|sum\(10)))))) # 
-- (!\u_Image_Processor|Mux6~1_combout\ & (((\u_Image_Processor|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|Mux4~0_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|sum\(10),
	datac => \u_Image_Processor|Mux6~1_combout\,
	datad => \u_Image_Processor|Mux4~2_combout\,
	combout => \u_Image_Processor|Mux4~3_combout\);

-- Location: LCCOMB_X21_Y16_N28
\u_Image_Processor|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux4~4_combout\ = (\u_mode_selector|WideOr5~0_combout\ & ((\u_mode_selector|WideOr3~0_combout\ & (!\u_Image_Processor|u_Erosion|post_img_bit~0_combout\)) # (!\u_mode_selector|WideOr3~0_combout\ & 
-- ((\u_Image_Processor|Mux4~3_combout\))))) # (!\u_mode_selector|WideOr5~0_combout\ & (((\u_Image_Processor|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|WideOr5~0_combout\,
	datab => \u_Image_Processor|u_Erosion|post_img_bit~0_combout\,
	datac => \u_mode_selector|WideOr3~0_combout\,
	datad => \u_Image_Processor|Mux4~3_combout\,
	combout => \u_Image_Processor|Mux4~4_combout\);

-- Location: LCCOMB_X21_Y16_N2
\u_Image_Processor|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux4~5_combout\ = (\u_Image_Processor|Mux6~0_combout\ & (((\u_Image_Processor|Mux4~4_combout\)))) # (!\u_Image_Processor|Mux6~0_combout\ & (\u_Image_Processor|u_rgb2ycbcr|img_y1\(6) & 
-- (\u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|img_y1\(6),
	datab => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2),
	datac => \u_Image_Processor|Mux6~0_combout\,
	datad => \u_Image_Processor|Mux4~4_combout\,
	combout => \u_Image_Processor|Mux4~5_combout\);

-- Location: LCCOMB_X21_Y16_N14
\u_Image_Processor|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux21~0_combout\ = (\u_cmos_capture_data|cmos_frame_data[3]~3_combout\ & (((\u_mode_selector|Decoder2~0_combout\ & \u_Image_Processor|Mux4~5_combout\)) # (!\u_Image_Processor|post_frame_data[0]~0_combout\))) # 
-- (!\u_cmos_capture_data|cmos_frame_data[3]~3_combout\ & (((\u_mode_selector|Decoder2~0_combout\ & \u_Image_Processor|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[3]~3_combout\,
	datab => \u_Image_Processor|post_frame_data[0]~0_combout\,
	datac => \u_mode_selector|Decoder2~0_combout\,
	datad => \u_Image_Processor|Mux4~5_combout\,
	combout => \u_Image_Processor|Mux21~0_combout\);

-- Location: FF_X21_Y16_N15
\u_Image_Processor|post_frame_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|post_frame_data\(3));

-- Location: LCCOMB_X24_Y18_N28
\u_Image_Processor|u_Mean_Filter|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|Add5~20_combout\ = !\u_Image_Processor|u_Mean_Filter|Add5~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Mean_Filter|Add5~19\,
	combout => \u_Image_Processor|u_Mean_Filter|Add5~20_combout\);

-- Location: LCCOMB_X25_Y18_N26
\u_Image_Processor|u_Mean_Filter|sum[10]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Mean_Filter|sum[10]~26_combout\ = \u_Image_Processor|u_Mean_Filter|sum[9]~25\ $ (!\u_Image_Processor|u_Mean_Filter|Add5~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Mean_Filter|Add5~20_combout\,
	cin => \u_Image_Processor|u_Mean_Filter|sum[9]~25\,
	combout => \u_Image_Processor|u_Mean_Filter|sum[10]~26_combout\);

-- Location: FF_X25_Y18_N27
\u_Image_Processor|u_Mean_Filter|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|sum[10]~26_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|sum\(10));

-- Location: LCCOMB_X24_Y18_N2
\u_Image_Processor|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux3~0_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(1) & \u_Image_Processor|u_Mean_Filter|sum\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(1),
	datad => \u_Image_Processor|u_Mean_Filter|sum\(10),
	combout => \u_Image_Processor|Mux3~0_combout\);

-- Location: LCCOMB_X28_Y19_N28
\u_Image_Processor|u_Gaussian_Filter|Add6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|Add6~20_combout\ = !\u_Image_Processor|u_Gaussian_Filter|Add6~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_Image_Processor|u_Gaussian_Filter|Add6~19\,
	combout => \u_Image_Processor|u_Gaussian_Filter|Add6~20_combout\);

-- Location: LCCOMB_X25_Y19_N22
\u_Image_Processor|u_Gaussian_Filter|sum[11]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Gaussian_Filter|sum[11]~28_combout\ = \u_Image_Processor|u_Gaussian_Filter|sum[10]~27\ $ (\u_Image_Processor|u_Gaussian_Filter|Add6~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_Image_Processor|u_Gaussian_Filter|Add6~20_combout\,
	cin => \u_Image_Processor|u_Gaussian_Filter|sum[10]~27\,
	combout => \u_Image_Processor|u_Gaussian_Filter|sum[11]~28_combout\);

-- Location: FF_X25_Y19_N23
\u_Image_Processor|u_Gaussian_Filter|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|sum[11]~28_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|sum\(11));

-- Location: LCCOMB_X24_Y17_N20
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~4_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(7)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(7),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(7),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~4_combout\);

-- Location: FF_X24_Y17_N21
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~4_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(7),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(7));

-- Location: LCCOMB_X25_Y16_N12
\u_Image_Processor|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux3~1_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(7) & \u_Image_Processor|u_Medium_Filter|pre_frame_hsync_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(7),
	datad => \u_Image_Processor|u_Medium_Filter|pre_frame_hsync_r\(2),
	combout => \u_Image_Processor|Mux3~1_combout\);

-- Location: LCCOMB_X24_Y16_N6
\u_Image_Processor|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux3~2_combout\ = (\u_Image_Processor|Mux6~2_combout\ & (((!\u_Image_Processor|Mux6~3_combout\)))) # (!\u_Image_Processor|Mux6~2_combout\ & ((\u_Image_Processor|Mux6~3_combout\ & ((\u_Image_Processor|Mux7~5_combout\))) # 
-- (!\u_Image_Processor|Mux6~3_combout\ & (\u_Image_Processor|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|Mux3~1_combout\,
	datab => \u_Image_Processor|Mux6~2_combout\,
	datac => \u_Image_Processor|Mux6~3_combout\,
	datad => \u_Image_Processor|Mux7~5_combout\,
	combout => \u_Image_Processor|Mux3~2_combout\);

-- Location: LCCOMB_X24_Y16_N0
\u_Image_Processor|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux3~3_combout\ = (\u_Image_Processor|Mux6~1_combout\ & ((\u_Image_Processor|Mux3~2_combout\ & (\u_Image_Processor|Mux3~0_combout\)) # (!\u_Image_Processor|Mux3~2_combout\ & ((\u_Image_Processor|u_Gaussian_Filter|sum\(11)))))) # 
-- (!\u_Image_Processor|Mux6~1_combout\ & (((\u_Image_Processor|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|Mux3~0_combout\,
	datab => \u_Image_Processor|u_Gaussian_Filter|sum\(11),
	datac => \u_Image_Processor|Mux6~1_combout\,
	datad => \u_Image_Processor|Mux3~2_combout\,
	combout => \u_Image_Processor|Mux3~3_combout\);

-- Location: LCCOMB_X24_Y16_N18
\u_Image_Processor|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux3~4_combout\ = (\u_mode_selector|WideOr5~0_combout\ & ((\u_mode_selector|WideOr3~0_combout\ & (!\u_Image_Processor|u_Erosion|post_img_bit~0_combout\)) # (!\u_mode_selector|WideOr3~0_combout\ & 
-- ((\u_Image_Processor|Mux3~3_combout\))))) # (!\u_mode_selector|WideOr5~0_combout\ & (((\u_Image_Processor|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|WideOr5~0_combout\,
	datab => \u_mode_selector|WideOr3~0_combout\,
	datac => \u_Image_Processor|u_Erosion|post_img_bit~0_combout\,
	datad => \u_Image_Processor|Mux3~3_combout\,
	combout => \u_Image_Processor|Mux3~4_combout\);

-- Location: LCCOMB_X24_Y16_N8
\u_Image_Processor|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux20~0_combout\ = (\u_Image_Processor|Mux6~0_combout\ & (((\u_Image_Processor|Mux3~4_combout\)))) # (!\u_Image_Processor|Mux6~0_combout\ & (\u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2) & 
-- (\u_Image_Processor|u_rgb2ycbcr|img_y1\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2),
	datab => \u_Image_Processor|Mux6~0_combout\,
	datac => \u_Image_Processor|u_rgb2ycbcr|img_y1\(7),
	datad => \u_Image_Processor|Mux3~4_combout\,
	combout => \u_Image_Processor|Mux20~0_combout\);

-- Location: LCCOMB_X25_Y16_N24
\u_Image_Processor|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux20~1_combout\ = (\u_mode_selector|Decoder2~0_combout\ & ((\u_Image_Processor|Mux20~0_combout\) # ((\u_cmos_capture_data|cmos_frame_data[4]~4_combout\ & !\u_Image_Processor|post_frame_data[0]~0_combout\)))) # 
-- (!\u_mode_selector|Decoder2~0_combout\ & (\u_cmos_capture_data|cmos_frame_data[4]~4_combout\ & (!\u_Image_Processor|post_frame_data[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|Decoder2~0_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[4]~4_combout\,
	datac => \u_Image_Processor|post_frame_data[0]~0_combout\,
	datad => \u_Image_Processor|Mux20~0_combout\,
	combout => \u_Image_Processor|Mux20~1_combout\);

-- Location: FF_X25_Y16_N25
\u_Image_Processor|post_frame_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|Mux20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|post_frame_data\(4));

-- Location: LCCOMB_X14_Y16_N0
\u_mode_selector|Decoder4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|Decoder4~0_combout\ = (!\u_mode_selector|disp_cnt\(2) & \u_mode_selector|disp_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|disp_cnt\(2),
	datad => \u_mode_selector|disp_cnt\(0),
	combout => \u_mode_selector|Decoder4~0_combout\);

-- Location: LCCOMB_X22_Y15_N4
\u_Image_Processor|Mux7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux7~12_combout\ = (\u_mode_selector|WideOr4~0_combout\ & (\u_Image_Processor|u_rgb2ycbcr|img_y1\(2) & (\u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2)))) # (!\u_mode_selector|WideOr4~0_combout\ & 
-- (((!\u_Image_Processor|u_Erosion|post_img_bit~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|WideOr4~0_combout\,
	datab => \u_Image_Processor|u_rgb2ycbcr|img_y1\(2),
	datac => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2),
	datad => \u_Image_Processor|u_Erosion|post_img_bit~0_combout\,
	combout => \u_Image_Processor|Mux7~12_combout\);

-- Location: LCCOMB_X24_Y17_N30
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[2]~5_combout\ = (\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\ & ((\u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(2)))) # 
-- (!\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\ & (\u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|u_sort3_min|max\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_max|min\(2),
	datad => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~6_combout\,
	combout => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[2]~5_combout\);

-- Location: FF_X24_Y17_N31
\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[2]~5_combout\,
	asdata => \u_Image_Processor|u_Medium_Filter|u_sort3_mid|mid\(2),
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(2));

-- Location: LCCOMB_X22_Y15_N26
\u_Image_Processor|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux7~11_combout\ = (\u_mode_selector|WideOr4~0_combout\ & (\u_Image_Processor|u_Medium_Filter|pre_frame_hsync_r\(2) & (\u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(2)))) # (!\u_mode_selector|WideOr4~0_combout\ & 
-- (((\u_Image_Processor|u_rgb2ycbcr|img_y[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Medium_Filter|pre_frame_hsync_r\(2),
	datab => \u_Image_Processor|u_Medium_Filter|u_sort3_medium|mid\(2),
	datac => \u_mode_selector|WideOr4~0_combout\,
	datad => \u_Image_Processor|u_rgb2ycbcr|img_y[2]~0_combout\,
	combout => \u_Image_Processor|Mux7~11_combout\);

-- Location: FF_X25_Y19_N13
\u_Image_Processor|u_Gaussian_Filter|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Gaussian_Filter|sum[6]~18_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Gaussian_Filter|sum\(6));

-- Location: FF_X25_Y18_N17
\u_Image_Processor|u_Mean_Filter|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|u_Mean_Filter|sum[5]~16_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|u_Mean_Filter|sum\(5));

-- Location: LCCOMB_X22_Y15_N18
\u_Image_Processor|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux7~10_combout\ = (\u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(1) & ((\u_mode_selector|WideOr4~0_combout\ & (\u_Image_Processor|u_Gaussian_Filter|sum\(6))) # (!\u_mode_selector|WideOr4~0_combout\ & 
-- ((\u_Image_Processor|u_Mean_Filter|sum\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_Gaussian_Filter|sum\(6),
	datab => \u_Image_Processor|u_Mean_Filter|sum\(5),
	datac => \u_mode_selector|WideOr4~0_combout\,
	datad => \u_Image_Processor|u_Sobel_Edge_Detector|pre_frame_hsync_r\(1),
	combout => \u_Image_Processor|Mux7~10_combout\);

-- Location: LCCOMB_X22_Y15_N16
\u_Image_Processor|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux8~0_combout\ = (\u_mode_selector|WideOr5~0_combout\ & ((\u_mode_selector|WideOr3~0_combout\) # ((\u_Image_Processor|Mux7~10_combout\)))) # (!\u_mode_selector|WideOr5~0_combout\ & (!\u_mode_selector|WideOr3~0_combout\ & 
-- (\u_Image_Processor|Mux7~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|WideOr5~0_combout\,
	datab => \u_mode_selector|WideOr3~0_combout\,
	datac => \u_Image_Processor|Mux7~11_combout\,
	datad => \u_Image_Processor|Mux7~10_combout\,
	combout => \u_Image_Processor|Mux8~0_combout\);

-- Location: LCCOMB_X22_Y15_N10
\u_Image_Processor|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux8~1_combout\ = (\u_mode_selector|WideOr3~0_combout\ & ((\u_Image_Processor|Mux8~0_combout\ & (\u_Image_Processor|Mux7~12_combout\)) # (!\u_Image_Processor|Mux8~0_combout\ & ((\u_Image_Processor|Mux7~5_combout\))))) # 
-- (!\u_mode_selector|WideOr3~0_combout\ & (((\u_Image_Processor|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|WideOr3~0_combout\,
	datab => \u_Image_Processor|Mux7~12_combout\,
	datac => \u_Image_Processor|Mux7~5_combout\,
	datad => \u_Image_Processor|Mux8~0_combout\,
	combout => \u_Image_Processor|Mux8~1_combout\);

-- Location: LCCOMB_X22_Y15_N6
\u_Image_Processor|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux19~0_combout\ = (!\u_mode_selector|Decoder4~0_combout\ & ((\u_mode_selector|Decoder2~0_combout\ & ((\u_Image_Processor|Mux8~1_combout\))) # (!\u_mode_selector|Decoder2~0_combout\ & 
-- (\u_cmos_capture_data|cmos_frame_data[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[5]~5_combout\,
	datab => \u_mode_selector|Decoder2~0_combout\,
	datac => \u_mode_selector|Decoder4~0_combout\,
	datad => \u_Image_Processor|Mux8~1_combout\,
	combout => \u_Image_Processor|Mux19~0_combout\);

-- Location: FF_X22_Y15_N7
\u_Image_Processor|post_frame_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|post_frame_data\(5));

-- Location: LCCOMB_X13_Y12_N20
\u_Image_Processor|post_frame_data[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|post_frame_data[9]~1_combout\ = (\u_mode_selector|disp_cnt\(0) & (\u_mode_selector|disp_cnt\(2))) # (!\u_mode_selector|disp_cnt\(0) & ((\u_mode_selector|disp_cnt\(1)) # (!\u_mode_selector|disp_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|disp_cnt\(0),
	datac => \u_mode_selector|disp_cnt\(2),
	datad => \u_mode_selector|disp_cnt\(1),
	combout => \u_Image_Processor|post_frame_data[9]~1_combout\);

-- Location: LCCOMB_X23_Y16_N10
\u_Image_Processor|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux18~1_combout\ = (!\u_mode_selector|Decoder4~0_combout\ & ((\u_Image_Processor|Mux6~0_combout\ & ((\u_Image_Processor|Mux7~9_combout\))) # (!\u_Image_Processor|Mux6~0_combout\ & (\u_Image_Processor|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|Decoder4~0_combout\,
	datab => \u_Image_Processor|Mux6~0_combout\,
	datac => \u_Image_Processor|Mux18~0_combout\,
	datad => \u_Image_Processor|Mux7~9_combout\,
	combout => \u_Image_Processor|Mux18~1_combout\);

-- Location: LCCOMB_X23_Y16_N24
\u_Image_Processor|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux18~2_combout\ = (\u_Image_Processor|post_frame_data[9]~1_combout\ & (\u_cmos_capture_data|cmos_data_t\(6) & (\u_cmos_capture_data|frame_val_flag~q\))) # (!\u_Image_Processor|post_frame_data[9]~1_combout\ & 
-- (((\u_Image_Processor|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_data_t\(6),
	datab => \u_cmos_capture_data|frame_val_flag~q\,
	datac => \u_Image_Processor|post_frame_data[9]~1_combout\,
	datad => \u_Image_Processor|Mux18~1_combout\,
	combout => \u_Image_Processor|Mux18~2_combout\);

-- Location: FF_X23_Y16_N25
\u_Image_Processor|post_frame_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|Mux18~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|post_frame_data\(6));

-- Location: LCCOMB_X23_Y16_N22
\u_Image_Processor|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux17~0_combout\ = (\u_Image_Processor|post_frame_data[9]~1_combout\ & (((\u_cmos_capture_data|cmos_frame_data[7]~6_combout\)))) # (!\u_Image_Processor|post_frame_data[9]~1_combout\ & (!\u_mode_selector|Decoder4~0_combout\ & 
-- ((\u_Image_Processor|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|Decoder4~0_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[7]~6_combout\,
	datac => \u_Image_Processor|post_frame_data[9]~1_combout\,
	datad => \u_Image_Processor|Mux23~0_combout\,
	combout => \u_Image_Processor|Mux17~0_combout\);

-- Location: FF_X23_Y16_N23
\u_Image_Processor|post_frame_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|post_frame_data\(7));

-- Location: LCCOMB_X21_Y16_N8
\u_Image_Processor|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux16~0_combout\ = (\u_Image_Processor|post_frame_data[9]~1_combout\ & (\u_cmos_capture_data|cmos_frame_data[8]~7_combout\)) # (!\u_Image_Processor|post_frame_data[9]~1_combout\ & (((!\u_mode_selector|Decoder4~0_combout\ & 
-- \u_Image_Processor|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|post_frame_data[9]~1_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[8]~7_combout\,
	datac => \u_mode_selector|Decoder4~0_combout\,
	datad => \u_Image_Processor|Mux22~0_combout\,
	combout => \u_Image_Processor|Mux16~0_combout\);

-- Location: FF_X21_Y16_N9
\u_Image_Processor|post_frame_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|post_frame_data\(8));

-- Location: M9K_X15_Y15_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	portbre => VCC,
	portbaddrstall => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \cam_pclk~input_o\,
	clk1 => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	ena1 => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \rst_n~0clkctrl_outclk\,
	portadatain => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\,
	portaaddr => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\,
	portbaddr => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y15_N28
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[0]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[0]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N4
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\);

-- Location: FF_X26_Y15_N29
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[0]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(0));

-- Location: LCCOMB_X31_Y13_N20
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~feeder_combout\);

-- Location: FF_X31_Y13_N21
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_out_en~q\);

-- Location: LCCOMB_X26_Y15_N30
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[1]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(1),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[1]~feeder_combout\);

-- Location: FF_X26_Y15_N31
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[1]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(1));

-- Location: LCCOMB_X26_Y15_N4
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[2]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[2]~feeder_combout\);

-- Location: FF_X26_Y15_N5
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[2]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(2));

-- Location: LCCOMB_X26_Y15_N18
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[3]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(3),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[3]~feeder_combout\);

-- Location: FF_X26_Y15_N19
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[3]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(3));

-- Location: LCCOMB_X26_Y15_N0
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[4]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(4),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[4]~feeder_combout\);

-- Location: FF_X26_Y15_N1
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[4]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(4));

-- Location: LCCOMB_X26_Y15_N22
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[5]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(5),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[5]~feeder_combout\);

-- Location: FF_X26_Y15_N23
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[5]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(5));

-- Location: LCCOMB_X26_Y15_N12
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[6]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(6),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[6]~feeder_combout\);

-- Location: FF_X26_Y15_N13
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[6]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(6));

-- Location: LCCOMB_X26_Y15_N10
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[7]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(7),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[7]~feeder_combout\);

-- Location: FF_X26_Y15_N11
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[7]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(7));

-- Location: LCCOMB_X26_Y15_N24
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[8]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(8),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[8]~feeder_combout\);

-- Location: FF_X26_Y15_N25
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[8]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(8));

-- Location: LCCOMB_X21_Y16_N20
\u_Image_Processor|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux15~0_combout\ = (\u_Image_Processor|Mux6~0_combout\ & (((\u_Image_Processor|Mux4~4_combout\)))) # (!\u_Image_Processor|Mux6~0_combout\ & (\u_Image_Processor|u_rgb2ycbcr|img_y1\(6) & 
-- (\u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|u_rgb2ycbcr|img_y1\(6),
	datab => \u_Image_Processor|u_rgb2ycbcr|pre_frame_hsync_d\(2),
	datac => \u_Image_Processor|Mux6~0_combout\,
	datad => \u_Image_Processor|Mux4~4_combout\,
	combout => \u_Image_Processor|Mux15~0_combout\);

-- Location: LCCOMB_X21_Y16_N26
\u_Image_Processor|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux15~1_combout\ = (\u_Image_Processor|post_frame_data[9]~1_combout\ & (\u_cmos_capture_data|cmos_frame_data[9]~8_combout\)) # (!\u_Image_Processor|post_frame_data[9]~1_combout\ & (((!\u_mode_selector|Decoder4~0_combout\ & 
-- \u_Image_Processor|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|post_frame_data[9]~1_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[9]~8_combout\,
	datac => \u_mode_selector|Decoder4~0_combout\,
	datad => \u_Image_Processor|Mux15~0_combout\,
	combout => \u_Image_Processor|Mux15~1_combout\);

-- Location: FF_X21_Y16_N27
\u_Image_Processor|post_frame_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|post_frame_data\(9));

-- Location: LCCOMB_X24_Y16_N4
\u_Image_Processor|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux14~0_combout\ = (\u_Image_Processor|post_frame_data[9]~1_combout\ & (\u_cmos_capture_data|cmos_frame_data[10]~9_combout\)) # (!\u_Image_Processor|post_frame_data[9]~1_combout\ & (((\u_Image_Processor|Mux20~0_combout\ & 
-- !\u_mode_selector|Decoder4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_Image_Processor|post_frame_data[9]~1_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[10]~9_combout\,
	datac => \u_Image_Processor|Mux20~0_combout\,
	datad => \u_mode_selector|Decoder4~0_combout\,
	combout => \u_Image_Processor|Mux14~0_combout\);

-- Location: FF_X24_Y16_N5
\u_Image_Processor|post_frame_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|post_frame_data\(10));

-- Location: LCCOMB_X13_Y12_N6
\u_mode_selector|Decoder3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_mode_selector|Decoder3~0_combout\ = (!\u_mode_selector|disp_cnt\(2) & \u_mode_selector|disp_cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_mode_selector|disp_cnt\(2),
	datad => \u_mode_selector|disp_cnt\(1),
	combout => \u_mode_selector|Decoder3~0_combout\);

-- Location: LCCOMB_X13_Y12_N2
\u_Image_Processor|post_frame_data[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|post_frame_data[11]~2_combout\ = (\u_mode_selector|disp_cnt\(2) & ((\u_mode_selector|disp_cnt\(0)) # (\u_mode_selector|disp_cnt\(1)))) # (!\u_mode_selector|disp_cnt\(2) & ((!\u_mode_selector|disp_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|disp_cnt\(0),
	datac => \u_mode_selector|disp_cnt\(2),
	datad => \u_mode_selector|disp_cnt\(1),
	combout => \u_Image_Processor|post_frame_data[11]~2_combout\);

-- Location: LCCOMB_X23_Y16_N16
\u_Image_Processor|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux13~0_combout\ = (\u_Image_Processor|post_frame_data[11]~2_combout\ & (\u_cmos_capture_data|cmos_frame_data[11]~10_combout\)) # (!\u_Image_Processor|post_frame_data[11]~2_combout\ & (((!\u_mode_selector|Decoder3~0_combout\ & 
-- \u_Image_Processor|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[11]~10_combout\,
	datab => \u_mode_selector|Decoder3~0_combout\,
	datac => \u_Image_Processor|post_frame_data[11]~2_combout\,
	datad => \u_Image_Processor|Mux24~0_combout\,
	combout => \u_Image_Processor|Mux13~0_combout\);

-- Location: FF_X23_Y16_N17
\u_Image_Processor|post_frame_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|post_frame_data\(11));

-- Location: LCCOMB_X23_Y16_N2
\u_Image_Processor|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux12~0_combout\ = (\u_Image_Processor|post_frame_data[11]~2_combout\ & (\u_cmos_capture_data|cmos_frame_data[12]~11_combout\)) # (!\u_Image_Processor|post_frame_data[11]~2_combout\ & (((!\u_mode_selector|Decoder3~0_combout\ & 
-- \u_Image_Processor|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[12]~11_combout\,
	datab => \u_mode_selector|Decoder3~0_combout\,
	datac => \u_Image_Processor|post_frame_data[11]~2_combout\,
	datad => \u_Image_Processor|Mux23~0_combout\,
	combout => \u_Image_Processor|Mux12~0_combout\);

-- Location: FF_X23_Y16_N3
\u_Image_Processor|post_frame_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|post_frame_data\(12));

-- Location: LCCOMB_X21_Y16_N12
\u_Image_Processor|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux11~0_combout\ = (\u_Image_Processor|post_frame_data[11]~2_combout\ & (((\u_cmos_capture_data|cmos_frame_data[13]~12_combout\)))) # (!\u_Image_Processor|post_frame_data[11]~2_combout\ & (!\u_mode_selector|Decoder3~0_combout\ & 
-- ((\u_Image_Processor|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|Decoder3~0_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[13]~12_combout\,
	datac => \u_Image_Processor|post_frame_data[11]~2_combout\,
	datad => \u_Image_Processor|Mux22~0_combout\,
	combout => \u_Image_Processor|Mux11~0_combout\);

-- Location: FF_X21_Y16_N13
\u_Image_Processor|post_frame_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|post_frame_data\(13));

-- Location: LCCOMB_X21_Y16_N30
\u_Image_Processor|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux10~0_combout\ = (\u_Image_Processor|post_frame_data[11]~2_combout\ & (((\u_cmos_capture_data|cmos_frame_data[14]~13_combout\)))) # (!\u_Image_Processor|post_frame_data[11]~2_combout\ & (!\u_mode_selector|Decoder3~0_combout\ & 
-- ((\u_Image_Processor|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|Decoder3~0_combout\,
	datab => \u_cmos_capture_data|cmos_frame_data[14]~13_combout\,
	datac => \u_Image_Processor|post_frame_data[11]~2_combout\,
	datad => \u_Image_Processor|Mux15~0_combout\,
	combout => \u_Image_Processor|Mux10~0_combout\);

-- Location: FF_X21_Y16_N31
\u_Image_Processor|post_frame_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|post_frame_data\(14));

-- Location: LCCOMB_X25_Y16_N18
\u_Image_Processor|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_Image_Processor|Mux9~0_combout\ = (\u_Image_Processor|post_frame_data[11]~2_combout\ & (\u_cmos_capture_data|cmos_frame_data[15]~14_combout\)) # (!\u_Image_Processor|post_frame_data[11]~2_combout\ & (((!\u_mode_selector|Decoder3~0_combout\ & 
-- \u_Image_Processor|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_cmos_capture_data|cmos_frame_data[15]~14_combout\,
	datab => \u_mode_selector|Decoder3~0_combout\,
	datac => \u_Image_Processor|post_frame_data[11]~2_combout\,
	datad => \u_Image_Processor|Mux20~0_combout\,
	combout => \u_Image_Processor|Mux9~0_combout\);

-- Location: FF_X25_Y16_N19
\u_Image_Processor|post_frame_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cam_pclk~input_o\,
	d => \u_Image_Processor|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_Image_Processor|post_frame_data\(15));

-- Location: M9K_X15_Y16_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	portbre => VCC,
	portbaddrstall => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \cam_pclk~input_o\,
	clk1 => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	ena1 => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \rst_n~0clkctrl_outclk\,
	portadatain => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTADATAIN_bus\,
	portaaddr => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTAADDR_bus\,
	portbaddr => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y13_N6
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[9]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(9),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[9]~feeder_combout\);

-- Location: FF_X31_Y13_N7
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[9]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(9));

-- Location: LCCOMB_X26_Y15_N6
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[10]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(10),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[10]~feeder_combout\);

-- Location: FF_X26_Y15_N7
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[10]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(10));

-- Location: LCCOMB_X26_Y15_N20
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[11]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(11),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[11]~feeder_combout\);

-- Location: FF_X26_Y15_N21
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[11]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(11));

-- Location: LCCOMB_X26_Y15_N26
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[12]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(12),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[12]~feeder_combout\);

-- Location: FF_X26_Y15_N27
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[12]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(12));

-- Location: LCCOMB_X30_Y16_N16
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[13]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(13),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[13]~feeder_combout\);

-- Location: FF_X30_Y16_N17
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[13]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(13));

-- Location: LCCOMB_X26_Y15_N16
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[14]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(14),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[14]~feeder_combout\);

-- Location: FF_X26_Y15_N17
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[14]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(14));

-- Location: LCCOMB_X26_Y15_N14
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[15]~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_wr|dcfifo_component|auto_generated|fifo_ram|q_b\(15),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[15]~feeder_combout\);

-- Location: FF_X26_Y15_N15
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r[15]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_din_r\(15));

-- Location: LCCOMB_X18_Y13_N14
\u_sccb_dri|Selector14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector14~4_combout\ = ((\u_sccb_dri|cnt\(6)) # ((\u_sccb_dri|cnt\(5) & !\u_sccb_dri|Equal4~1_combout\))) # (!\u_sccb_dri|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(0),
	datab => \u_sccb_dri|cnt\(6),
	datac => \u_sccb_dri|cnt\(5),
	datad => \u_sccb_dri|Equal4~1_combout\,
	combout => \u_sccb_dri|Selector14~4_combout\);

-- Location: LCCOMB_X18_Y13_N22
\u_sccb_dri|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector15~2_combout\ = ((\u_sccb_dri|Selector14~4_combout\ & ((!\u_sccb_dri|scl~q\))) # (!\u_sccb_dri|Selector14~4_combout\ & (!\u_sccb_dri|cnt\(1)))) # (!\u_sccb_dri|WideOr12~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|WideOr12~0_combout\,
	datab => \u_sccb_dri|cnt\(1),
	datac => \u_sccb_dri|Selector14~4_combout\,
	datad => \u_sccb_dri|scl~q\,
	combout => \u_sccb_dri|Selector15~2_combout\);

-- Location: LCCOMB_X18_Y13_N8
\u_sccb_dri|Selector14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector14~3_combout\ = ((\u_sccb_dri|cnt\(5) & ((\u_sccb_dri|cnt\(4)) # (\u_sccb_dri|cnt\(3))))) # (!\u_sccb_dri|Selector14~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|Selector14~2_combout\,
	datab => \u_sccb_dri|cnt\(4),
	datac => \u_sccb_dri|cnt\(5),
	datad => \u_sccb_dri|cnt\(3),
	combout => \u_sccb_dri|Selector14~3_combout\);

-- Location: LCCOMB_X18_Y13_N26
\u_sccb_dri|Selector15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector15~3_combout\ = ((\u_sccb_dri|Selector14~3_combout\ & (!\u_sccb_dri|scl~q\)) # (!\u_sccb_dri|Selector14~3_combout\ & ((!\u_sccb_dri|cnt\(1))))) # (!\u_sccb_dri|fsm_c.WR_ADDR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|fsm_c.WR_ADDR~q\,
	datab => \u_sccb_dri|scl~q\,
	datac => \u_sccb_dri|Selector14~3_combout\,
	datad => \u_sccb_dri|cnt\(1),
	combout => \u_sccb_dri|Selector15~3_combout\);

-- Location: LCCOMB_X18_Y13_N10
\u_sccb_dri|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector15~0_combout\ = (!\u_sccb_dri|cnt\(4) & (!\u_sccb_dri|cnt\(2) & (\u_sccb_dri|cnt\(0) & !\u_sccb_dri|cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|cnt\(4),
	datab => \u_sccb_dri|cnt\(2),
	datac => \u_sccb_dri|cnt\(0),
	datad => \u_sccb_dri|cnt\(3),
	combout => \u_sccb_dri|Selector15~0_combout\);

-- Location: LCCOMB_X18_Y13_N24
\u_sccb_dri|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector15~1_combout\ = (((\u_sccb_dri|Selector15~0_combout\ & \u_sccb_dri|Equal4~0_combout\)) # (!\u_sccb_dri|scl~q\)) # (!\u_sccb_dri|fsm_c.STOP~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|Selector15~0_combout\,
	datab => \u_sccb_dri|Equal4~0_combout\,
	datac => \u_sccb_dri|fsm_c.STOP~q\,
	datad => \u_sccb_dri|scl~q\,
	combout => \u_sccb_dri|Selector15~1_combout\);

-- Location: LCCOMB_X18_Y13_N0
\u_sccb_dri|Selector15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sccb_dri|Selector15~4_combout\ = ((!\u_sccb_dri|Selector15~1_combout\) # (!\u_sccb_dri|Selector15~3_combout\)) # (!\u_sccb_dri|Selector15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sccb_dri|Selector15~2_combout\,
	datac => \u_sccb_dri|Selector15~3_combout\,
	datad => \u_sccb_dri|Selector15~1_combout\,
	combout => \u_sccb_dri|Selector15~4_combout\);

-- Location: FF_X18_Y13_N1
\u_sccb_dri|scl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_sccb_dri|dri_clk~clkctrl_outclk\,
	d => \u_sccb_dri|Selector15~4_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sccb_dri|scl~q\);

-- Location: CLKCTRL_G2
\u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X33_Y18_N24
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[4]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[4]~feeder_combout\);

-- Location: FF_X33_Y18_N25
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[4]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r\(4));

-- Location: LCCOMB_X25_Y1_N28
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[3]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[3]~feeder_combout\);

-- Location: FF_X25_Y1_N29
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[3]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r\(3));

-- Location: LCCOMB_X32_Y15_N12
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|WideOr0~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3)) 
-- # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|WideOr0~0_combout\);

-- Location: LCCOMB_X33_Y15_N0
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector0~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0) & (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|WideOr0~0_combout\) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|WideOr0~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector0~0_combout\);

-- Location: FF_X33_Y15_N1
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector0~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r\(2));

-- Location: LCCOMB_X32_Y15_N2
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|WideOr1~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0) & 
-- !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|WideOr1~0_combout\);

-- Location: LCCOMB_X33_Y15_N6
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector1~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1) & 
-- ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|WideOr1~0_combout\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2)))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1) & 
-- (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|WideOr1~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector1~0_combout\);

-- Location: FF_X33_Y15_N7
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector1~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r\(1));

-- Location: LCCOMB_X32_Y15_N16
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector2~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3) $ 
-- (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector2~0_combout\);

-- Location: LCCOMB_X28_Y14_N16
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(0) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1) & 
-- !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(0),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|cnt_clk\(9),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~0_combout\);

-- Location: LCCOMB_X28_Y14_N26
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~3_combout\ & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1)) # ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~0_combout\ & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~1_combout\)))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~3_combout\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~0_combout\ & 
-- ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~3_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Equal1~1_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~1_combout\);

-- Location: LCCOMB_X32_Y15_N10
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector2~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3) & 
-- ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1)))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~1_combout\)))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0) & (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~1_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector2~1_combout\);

-- Location: LCCOMB_X33_Y15_N8
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector2~2_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0) & (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector2~0_combout\ & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector2~1_combout\)) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector2~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector2~1_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector2~2_combout\);

-- Location: FF_X33_Y15_N9
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector2~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r\(0));

-- Location: LCCOMB_X32_Y15_N26
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_ba[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_ba[1]~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3) & 
-- (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) $ (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0))))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) 
-- & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_ba[1]~0_combout\);

-- Location: LCCOMB_X33_Y15_N4
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(2),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~0_combout\);

-- Location: LCCOMB_X31_Y16_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(9) $ (VCC)
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~1\ = CARRY(\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(9),
	datad => VCC,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~0_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~1\);

-- Location: LCCOMB_X32_Y16_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~32_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~32_combout\);

-- Location: LCCOMB_X28_Y14_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rd_ack_r1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rd_ack_r1~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_ack~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_ack~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rd_ack_r1~feeder_combout\);

-- Location: FF_X28_Y14_N15
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rd_ack_r1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rd_ack_r1~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rd_ack_r1~q\);

-- Location: FF_X31_Y17_N13
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rd_ack_r2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rd_ack_r1~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rd_ack_r2~q\);

-- Location: LCCOMB_X31_Y17_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rd_ack_r1~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rd_ack_r2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rd_ack_r1~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rd_ack_r2~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\);

-- Location: FF_X31_Y16_N1
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~32_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(9));

-- Location: LCCOMB_X31_Y16_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~2_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(10) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~1\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(10) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~1\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~3\ = CARRY((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~1\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(10),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~1\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~2_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~3\);

-- Location: LCCOMB_X32_Y16_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~33_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~33_combout\);

-- Location: FF_X31_Y16_N3
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~33_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(10));

-- Location: LCCOMB_X31_Y16_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~4_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(11) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~3\ $ (GND))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(11) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~3\ & 
-- VCC))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~5\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(11) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(11),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~3\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~4_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~5\);

-- Location: LCCOMB_X32_Y16_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~34_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~4_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~34_combout\);

-- Location: FF_X31_Y16_N5
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~34_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(11));

-- Location: LCCOMB_X31_Y16_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~6_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(12) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~5\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(12) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~5\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~7\ = CARRY((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~5\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(12),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~5\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~6_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~7\);

-- Location: LCCOMB_X32_Y16_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~35_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~6_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~35_combout\);

-- Location: FF_X31_Y16_N7
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~35_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(12));

-- Location: LCCOMB_X31_Y16_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~8_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(13) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~7\ $ (GND))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(13) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~7\ & 
-- VCC))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~9\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(13) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(13),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~7\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~8_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~9\);

-- Location: LCCOMB_X32_Y16_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~36_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~8_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~36_combout\);

-- Location: FF_X31_Y16_N9
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~36_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(13));

-- Location: LCCOMB_X31_Y16_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~10_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(14) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~9\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(14) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~9\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~11\ = CARRY((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~9\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(14),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~9\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~10_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~11\);

-- Location: LCCOMB_X32_Y16_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~37_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~10_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~37_combout\);

-- Location: FF_X31_Y16_N11
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~37_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(14));

-- Location: LCCOMB_X31_Y16_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~12_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(15) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~11\ $ (GND))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(15) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~11\ & 
-- VCC))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~13\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(15) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(15),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~11\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~12_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~13\);

-- Location: LCCOMB_X32_Y16_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~38_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~12_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~38_combout\);

-- Location: FF_X31_Y16_N13
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~38_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(15));

-- Location: LCCOMB_X32_Y17_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~1_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(12) & (((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(9)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(11))) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(10),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(11),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(12),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(9),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~1_combout\);

-- Location: LCCOMB_X32_Y17_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~2_combout\ = ((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(14) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~1_combout\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(13))))) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(13),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(15),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(14),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~1_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~2_combout\);

-- Location: LCCOMB_X31_Y16_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~14_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(16) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~13\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(16) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~13\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~15\ = CARRY((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~13\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(16),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~13\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~14_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~15\);

-- Location: LCCOMB_X31_Y17_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~39_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~14_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~39_combout\);

-- Location: FF_X31_Y17_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~39_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(16));

-- Location: LCCOMB_X31_Y16_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~16_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(17) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~15\ $ (GND))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(17) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~15\ & 
-- VCC))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~17\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(17) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(17),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~15\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~16_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~17\);

-- Location: LCCOMB_X31_Y17_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~40_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~16_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~40_combout\);

-- Location: FF_X31_Y17_N21
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~40_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(17));

-- Location: LCCOMB_X31_Y16_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~18_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(18) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~17\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(18) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~17\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~19\ = CARRY((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~17\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(18),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~17\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~18_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~19\);

-- Location: LCCOMB_X31_Y17_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~41_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~18_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~41_combout\);

-- Location: FF_X31_Y17_N25
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~41_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(18));

-- Location: LCCOMB_X31_Y16_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~20_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(19) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~19\ $ (GND))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(19) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~19\ & 
-- VCC))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~21\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(19) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(19),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~19\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~20_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~21\);

-- Location: LCCOMB_X32_Y16_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~42_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~20_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~42_combout\);

-- Location: FF_X32_Y16_N7
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~42_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(19));

-- Location: LCCOMB_X31_Y16_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~22_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(20) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~21\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(20) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~21\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~23\ = CARRY((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~21\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(20),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~21\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~22_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~23\);

-- Location: LCCOMB_X32_Y16_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~43_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~22_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~43_combout\);

-- Location: FF_X32_Y16_N5
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~43_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(20));

-- Location: LCCOMB_X32_Y16_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(19) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(22) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(20) & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(19),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(22),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(20),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(21),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~0_combout\);

-- Location: LCCOMB_X31_Y17_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~3_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(17) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(17),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(16),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~3_combout\);

-- Location: LCCOMB_X31_Y17_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~0_combout\ & (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~2_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~3_combout\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~2_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~3_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(18),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\);

-- Location: LCCOMB_X31_Y16_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~24_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(21) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~23\ $ (GND))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(21) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~23\ & 
-- VCC))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~25\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(21) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(21),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~23\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~24_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~25\);

-- Location: LCCOMB_X32_Y16_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~44_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~24_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~44_combout\);

-- Location: FF_X31_Y16_N23
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~44_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(21));

-- Location: LCCOMB_X31_Y16_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~26_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(22) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~25\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(22) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~25\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~27\ = CARRY((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~25\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(22),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~25\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~26_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~27\);

-- Location: LCCOMB_X31_Y16_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~28_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~26_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~26_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~28_combout\);

-- Location: FF_X31_Y16_N31
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~28_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(22));

-- Location: LCCOMB_X30_Y15_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~feeder_combout\ = \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_wr_ack~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~feeder_combout\);

-- Location: FF_X30_Y15_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\);

-- Location: FF_X31_Y18_N23
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\);

-- Location: LCCOMB_X32_Y18_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(9) $ (VCC)
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~1\ = CARRY(\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(9),
	datad => VCC,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~0_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~1\);

-- Location: LCCOMB_X31_Y18_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~32_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~0_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~32_combout\);

-- Location: LCCOMB_X31_Y17_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~3_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(16) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(16),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(17),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~3_combout\);

-- Location: LCCOMB_X32_Y18_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(22) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(19) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(20) & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(22),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(19),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(20),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(21),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~0_combout\);

-- Location: LCCOMB_X32_Y17_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~1_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(12) & (((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(10)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(11))) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(9),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(12),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(11),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(10),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~1_combout\);

-- Location: LCCOMB_X32_Y17_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~2_combout\ = ((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(14) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~1_combout\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(13))))) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~1_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(13),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(15),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(14),
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~2_combout\);

-- Location: LCCOMB_X31_Y17_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~4_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~0_combout\ & (((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~3_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~2_combout\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~3_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~0_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(18),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~4_combout\);

-- Location: LCCOMB_X31_Y18_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sw_bank_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sw_bank_en~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\ & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sw_bank_en~q\) # 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sw_bank_en~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~4_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sw_bank_en~0_combout\);

-- Location: FF_X31_Y18_N21
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sw_bank_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sw_bank_en~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sw_bank_en~q\);

-- Location: LCCOMB_X31_Y18_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sw_bank_en~q\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\ & 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~4_combout\))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sw_bank_en~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sw_bank_en~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~4_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\);

-- Location: FF_X31_Y18_N17
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~32_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(9));

-- Location: LCCOMB_X32_Y18_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~2_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(10) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~1\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(10) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~1\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~3\ = CARRY((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~1\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(10),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~1\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~2_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~3\);

-- Location: LCCOMB_X31_Y18_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~33_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~2_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~33_combout\);

-- Location: FF_X31_Y18_N19
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~33_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(10));

-- Location: LCCOMB_X32_Y18_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~4_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(11) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~3\ $ (GND))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(11) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~3\ & 
-- VCC))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~5\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(11) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(11),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~3\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~4_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~5\);

-- Location: LCCOMB_X31_Y18_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~34_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~4_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~34_combout\);

-- Location: FF_X31_Y18_N1
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~34_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(11));

-- Location: LCCOMB_X32_Y18_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~6_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(12) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~5\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(12) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~5\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~7\ = CARRY((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~5\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(12),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~5\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~6_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~7\);

-- Location: LCCOMB_X31_Y18_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~35_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~6_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~35_combout\);

-- Location: FF_X31_Y18_N3
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~35_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(12));

-- Location: LCCOMB_X32_Y18_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~8_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(13) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~7\ $ (GND))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(13) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~7\ & 
-- VCC))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~9\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(13) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(13),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~7\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~8_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~9\);

-- Location: LCCOMB_X31_Y18_N8
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~36_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~8_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~8_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~36_combout\);

-- Location: FF_X31_Y18_N9
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~36_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(13));

-- Location: LCCOMB_X32_Y18_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~10_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(14) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~9\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(14) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~9\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~11\ = CARRY((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~9\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(14),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~9\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~10_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~11\);

-- Location: LCCOMB_X31_Y18_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~37_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~10_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~10_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~37_combout\);

-- Location: FF_X31_Y18_N27
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~37_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(14));

-- Location: LCCOMB_X32_Y18_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~12_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(15) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~11\ $ (GND))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(15) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~11\ & 
-- VCC))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~13\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(15) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(15),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~11\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~12_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~13\);

-- Location: LCCOMB_X31_Y18_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~38_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~12_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~12_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~38_combout\);

-- Location: FF_X31_Y18_N25
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~38_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(15));

-- Location: LCCOMB_X32_Y18_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~14_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(16) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~13\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(16) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~13\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~15\ = CARRY((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~13\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(16),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~13\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~14_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~15\);

-- Location: LCCOMB_X31_Y18_N30
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~39_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~14_combout\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~14_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~39_combout\);

-- Location: FF_X31_Y18_N31
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~39_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(16));

-- Location: LCCOMB_X32_Y18_N16
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~16_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(17) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~15\ $ (GND))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(17) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~15\ & 
-- VCC))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~17\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(17) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(17),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~15\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~16_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~17\);

-- Location: LCCOMB_X31_Y18_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~40_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~16_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~40_combout\);

-- Location: FF_X31_Y18_N29
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~40_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(17));

-- Location: LCCOMB_X32_Y18_N18
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~18_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(18) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~17\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(18) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~17\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~19\ = CARRY((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~17\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(18),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~17\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~18_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~19\);

-- Location: LCCOMB_X31_Y18_N10
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~41_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~18_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~41_combout\);

-- Location: FF_X31_Y18_N11
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~41_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(18));

-- Location: LCCOMB_X32_Y18_N20
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~20_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(19) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~19\ $ (GND))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(19) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~19\ & 
-- VCC))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~21\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(19) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(19),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~19\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~20_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~21\);

-- Location: LCCOMB_X31_Y18_N4
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~42_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~20_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~42_combout\);

-- Location: FF_X31_Y18_N5
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~42_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(19));

-- Location: LCCOMB_X32_Y18_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~22_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(20) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~21\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(20) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~21\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~23\ = CARRY((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~21\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(20),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~21\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~22_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~23\);

-- Location: LCCOMB_X32_Y16_N22
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~43_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~22_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~43_combout\);

-- Location: FF_X32_Y16_N23
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~43_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(20));

-- Location: LCCOMB_X32_Y18_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~24_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(21) & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~23\ $ (GND))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(21) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~23\ & 
-- VCC))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~25\ = CARRY((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(21) & !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(21),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~23\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~24_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~25\);

-- Location: LCCOMB_X32_Y16_N2
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~44_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\ & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~24_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~44_combout\);

-- Location: FF_X32_Y16_N3
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~44_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(21));

-- Location: LCCOMB_X32_Y18_N26
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~26_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(22) & (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~25\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(22) & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~25\) # (GND)))
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~27\ = CARRY((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~25\) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(22),
	datad => VCC,
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~25\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~26_combout\,
	cout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~27\);

-- Location: LCCOMB_X31_Y18_N12
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~28_combout\ = (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\ & \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~26_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~28_combout\);

-- Location: FF_X31_Y18_N13
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~28_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(22));

-- Location: LCCOMB_X32_Y15_N24
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector4~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(22))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(22),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(22),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector4~0_combout\);

-- Location: LCCOMB_X33_Y15_N10
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector4~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~0_combout\ & (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_ba[1]~0_combout\ & 
-- !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector4~0_combout\)) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_ba[1]~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector4~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector4~1_combout\);

-- Location: LCCOMB_X31_Y14_N24
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) & \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~0_combout\);

-- Location: LCCOMB_X32_Y15_N4
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\ = ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~0_combout\) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\)) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Mux0~1_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\);

-- Location: FF_X33_Y15_N11
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_ba[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector4~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_ba\(0));

-- Location: LCCOMB_X31_Y18_N6
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rw_bank_flag~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rw_bank_flag~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rw_bank_flag~q\ $ (((!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\ & 
-- !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rw_bank_flag~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan0~4_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rw_bank_flag~0_combout\);

-- Location: FF_X31_Y18_N7
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rw_bank_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rw_bank_flag~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rw_bank_flag~q\);

-- Location: LCCOMB_X31_Y16_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~29_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~27\ $ (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(23),
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~27\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~29_combout\);

-- Location: LCCOMB_X32_Y16_N24
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~31_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\ & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~29_combout\))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\ & 
-- (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rw_bank_flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rw_bank_flag~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~29_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|LessThan2~4_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~31_combout\);

-- Location: FF_X32_Y16_N25
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add3~31_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|read_done_flag~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(23));

-- Location: LCCOMB_X32_Y18_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~29_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~27\ $ (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(23),
	cin => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~27\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~29_combout\);

-- Location: LCCOMB_X31_Y18_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~31_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\ & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rw_bank_flag~q\)) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\ & 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~29_combout\))))) # (!\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rw_bank_flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|rw_bank_flag~q\,
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r2~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|wr_ack_r1~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~29_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~31_combout\);

-- Location: FF_X31_Y18_N15
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|Add1~31_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(23));

-- Location: LCCOMB_X33_Y16_N8
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(23))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(23),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(23),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~1_combout\);

-- Location: LCCOMB_X33_Y15_N28
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~2_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~0_combout\ & (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_ba[1]~0_combout\ & 
-- !\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~1_combout\)) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_ba[1]~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~1_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~2_combout\);

-- Location: FF_X33_Y15_N29
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_ba[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_ba\(1));

-- Location: LCCOMB_X32_Y15_N18
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~2_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) & ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3)) # 
-- (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2) $ (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0))))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1) & 
-- ((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2)) # ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(2),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(3),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(1),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~2_combout\);

-- Location: LCCOMB_X32_Y15_N22
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0) & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\ & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|work_state\(0),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\);

-- Location: LCCOMB_X32_Y17_N24
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(9)))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(9),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(9),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~1_combout\);

-- Location: LCCOMB_X33_Y17_N20
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~4_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\ & (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~1_combout\)))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\ & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~2_combout\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~2_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~1_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~4_combout\);

-- Location: FF_X33_Y17_N21
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~4_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(0));

-- Location: LCCOMB_X32_Y17_N14
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~5_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(10))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(10),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(10),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~5_combout\);

-- Location: LCCOMB_X33_Y17_N30
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~6_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\ & (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~5_combout\)))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\ & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~2_combout\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~2_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~5_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~6_combout\);

-- Location: FF_X33_Y17_N31
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~6_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(1));

-- Location: LCCOMB_X32_Y17_N20
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~7_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(11)))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(11),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(11),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~7_combout\);

-- Location: LCCOMB_X33_Y17_N0
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~8_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\ & (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~7_combout\)))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\ & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~2_combout\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~2_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~7_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~8_combout\);

-- Location: FF_X33_Y17_N1
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~8_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(2));

-- Location: LCCOMB_X32_Y17_N26
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~1_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(12))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(12),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(12),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~1_combout\);

-- Location: LCCOMB_X32_Y15_N28
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\ & (((\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~2_combout\ & 
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~2_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|init_state\(1),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector3~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\);

-- Location: LCCOMB_X33_Y17_N2
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~2_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\ & ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~1_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~2_combout\);

-- Location: FF_X33_Y17_N3
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~2_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(3));

-- Location: LCCOMB_X32_Y17_N8
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~9_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(13))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(13),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(13),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~9_combout\);

-- Location: LCCOMB_X33_Y17_N8
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~10_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\ & (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~9_combout\)))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\ & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~2_combout\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~2_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~9_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~10_combout\);

-- Location: FF_X33_Y17_N9
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~10_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(4));

-- Location: LCCOMB_X32_Y17_N2
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~11_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(14))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(14),
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(14),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~11_combout\);

-- Location: LCCOMB_X33_Y17_N26
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~12_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\ & (((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~11_combout\)))) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\ & (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~2_combout\ & (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~2_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_cmd_r[2]~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~11_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~12_combout\);

-- Location: FF_X33_Y17_N27
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr~12_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(5));

-- Location: LCCOMB_X32_Y17_N12
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector11~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(15)))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(15),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(15),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector11~0_combout\);

-- Location: LCCOMB_X33_Y17_N12
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector11~1_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\ & ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector11~0_combout\) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector11~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector11~1_combout\);

-- Location: FF_X33_Y17_N13
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector11~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(6));

-- Location: LCCOMB_X31_Y17_N18
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector10~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(16))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(16),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(16),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector10~0_combout\);

-- Location: LCCOMB_X33_Y17_N14
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector10~1_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\ & ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector10~0_combout\) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector10~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector10~1_combout\);

-- Location: FF_X33_Y17_N15
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector10~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(7));

-- Location: LCCOMB_X31_Y17_N26
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector9~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(17)))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(17),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(17),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector9~0_combout\);

-- Location: LCCOMB_X33_Y17_N16
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector9~1_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\ & ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector9~0_combout\) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector9~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector9~1_combout\);

-- Location: FF_X33_Y17_N17
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector9~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(8));

-- Location: LCCOMB_X31_Y17_N2
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector8~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(18))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(18),
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(18),
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector8~0_combout\);

-- Location: LCCOMB_X33_Y17_N18
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector8~1_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\ & ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector8~0_combout\) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector8~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector8~1_combout\);

-- Location: FF_X33_Y17_N19
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector8~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(9));

-- Location: LCCOMB_X33_Y17_N10
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector7~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(19))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(19),
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(19),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector7~0_combout\);

-- Location: LCCOMB_X33_Y17_N28
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector7~1_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\ & ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector7~0_combout\) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector7~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector7~1_combout\);

-- Location: FF_X33_Y17_N29
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector7~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(10));

-- Location: LCCOMB_X32_Y16_N16
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector6~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(20)))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(20),
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(20),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector6~0_combout\);

-- Location: LCCOMB_X33_Y17_N22
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector6~1_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\ & ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector6~0_combout\) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\,
	datad => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector6~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector6~1_combout\);

-- Location: FF_X33_Y17_N23
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector6~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(11));

-- Location: LCCOMB_X32_Y16_N28
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector5~0_combout\ = (\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(21))) # (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\ & 
-- ((\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_rd_addr\(21),
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_ctrl|sdram_rd_wr~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|sdram_wr_addr\(21),
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector5~0_combout\);

-- Location: LCCOMB_X33_Y17_N24
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector5~1_combout\ = (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\ & ((!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector5~0_combout\) # 
-- (!\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector12~0_combout\,
	datab => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[3]~3_combout\,
	datac => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector5~0_combout\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector5~1_combout\);

-- Location: FF_X33_Y17_N25
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|Selector5~1_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_cmd|sdram_addr\(12));

-- Location: LCCOMB_X9_Y7_N12
\u_vga_dri|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|LessThan2~0_combout\ = (!\u_vga_dri|cnt_h\(8) & (!\u_vga_dri|cnt_h\(7) & ((!\u_vga_dri|cnt_h\(6)) # (!\u_vga_dri|cnt_h\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_h\(8),
	datab => \u_vga_dri|cnt_h\(5),
	datac => \u_vga_dri|cnt_h\(6),
	datad => \u_vga_dri|cnt_h\(7),
	combout => \u_vga_dri|LessThan2~0_combout\);

-- Location: LCCOMB_X9_Y7_N30
\u_vga_dri|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|LessThan2~1_combout\ = (\u_vga_dri|LessThan2~0_combout\ & (!\u_vga_dri|cnt_h\(9) & !\u_vga_dri|cnt_h\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|LessThan2~0_combout\,
	datac => \u_vga_dri|cnt_h\(9),
	datad => \u_vga_dri|cnt_h\(10),
	combout => \u_vga_dri|LessThan2~1_combout\);

-- Location: LCCOMB_X9_Y7_N24
\u_vga_dri|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|LessThan3~0_combout\ = (\u_vga_dri|cnt_v\(2)) # ((\u_vga_dri|cnt_v\(9)) # ((\u_vga_dri|cnt_v\(10)) # (\u_vga_dri|cnt_v\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(2),
	datab => \u_vga_dri|cnt_v\(9),
	datac => \u_vga_dri|cnt_v\(10),
	datad => \u_vga_dri|cnt_v\(1),
	combout => \u_vga_dri|LessThan3~0_combout\);

-- Location: LCCOMB_X9_Y7_N14
\u_vga_dri|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|LessThan3~1_combout\ = (\u_vga_dri|cnt_v\(4)) # ((\u_vga_dri|LessThan3~0_combout\) # ((\u_vga_dri|cnt_v\(3)) # (!\u_vga_dri|data_en~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(4),
	datab => \u_vga_dri|LessThan3~0_combout\,
	datac => \u_vga_dri|data_en~0_combout\,
	datad => \u_vga_dri|cnt_v\(3),
	combout => \u_vga_dri|LessThan3~1_combout\);

-- Location: LCCOMB_X9_Y7_N16
\u_vga_dri|data_en~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|data_en~5_combout\ = (\u_vga_dri|cnt_h\(7) & ((\u_vga_dri|cnt_h\(4)) # ((\u_vga_dri|cnt_h\(5)) # (\u_vga_dri|cnt_h\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_h\(4),
	datab => \u_vga_dri|cnt_h\(5),
	datac => \u_vga_dri|cnt_h\(6),
	datad => \u_vga_dri|cnt_h\(7),
	combout => \u_vga_dri|data_en~5_combout\);

-- Location: LCCOMB_X10_Y7_N28
\u_vga_dri|data_en~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|data_en~6_combout\ = (!\u_vga_dri|cnt_h\(9) & ((\u_vga_dri|cnt_h\(8)) # (\u_vga_dri|data_en~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_h\(8),
	datac => \u_vga_dri|data_en~5_combout\,
	datad => \u_vga_dri|cnt_h\(9),
	combout => \u_vga_dri|data_en~6_combout\);

-- Location: LCCOMB_X10_Y7_N24
\u_vga_dri|data_en~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|data_en~4_combout\ = (\u_vga_dri|cnt_h\(9) & (((!\u_vga_dri|cnt_h\(4) & \u_vga_dri|Equal0~0_combout\)) # (!\u_vga_dri|cnt_h\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_h\(4),
	datab => \u_vga_dri|cnt_h\(8),
	datac => \u_vga_dri|Equal0~0_combout\,
	datad => \u_vga_dri|cnt_h\(9),
	combout => \u_vga_dri|data_en~4_combout\);

-- Location: IOIBUF_X32_Y0_N22
\sdram_data[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdram_data(0),
	o => \sdram_data[0]~input_o\);

-- Location: LCCOMB_X31_Y10_N12
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[0]~feeder_combout\ = \sdram_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[0]~input_o\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[0]~feeder_combout\);

-- Location: FF_X31_Y10_N13
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[0]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(0));

-- Location: LCCOMB_X26_Y9_N14
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ = !\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

-- Location: LCCOMB_X26_Y10_N28
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ $ 
-- (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	datad => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~q\,
	combout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: IOIBUF_X34_Y2_N15
\sdram_data[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdram_data(1),
	o => \sdram_data[1]~input_o\);

-- Location: FF_X31_Y9_N1
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sdram_data[1]~input_o\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(1));

-- Location: IOIBUF_X34_Y4_N22
\sdram_data[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdram_data(2),
	o => \sdram_data[2]~input_o\);

-- Location: LCCOMB_X31_Y9_N18
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[2]~feeder_combout\ = \sdram_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[2]~input_o\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[2]~feeder_combout\);

-- Location: FF_X31_Y9_N19
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[2]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(2));

-- Location: IOIBUF_X34_Y3_N22
\sdram_data[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdram_data(3),
	o => \sdram_data[3]~input_o\);

-- Location: LCCOMB_X31_Y9_N4
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[3]~feeder_combout\ = \sdram_data[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[3]~input_o\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[3]~feeder_combout\);

-- Location: FF_X31_Y9_N5
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[3]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(3));

-- Location: IOIBUF_X34_Y8_N22
\sdram_data[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdram_data(4),
	o => \sdram_data[4]~input_o\);

-- Location: LCCOMB_X31_Y9_N30
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[4]~feeder_combout\ = \sdram_data[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[4]~input_o\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[4]~feeder_combout\);

-- Location: FF_X31_Y9_N31
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[4]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(4));

-- Location: IOIBUF_X34_Y7_N8
\sdram_data[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdram_data(5),
	o => \sdram_data[5]~input_o\);

-- Location: LCCOMB_X31_Y9_N28
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[5]~feeder_combout\ = \sdram_data[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[5]~input_o\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[5]~feeder_combout\);

-- Location: FF_X31_Y9_N29
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[5]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(5));

-- Location: IOIBUF_X32_Y0_N15
\sdram_data[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdram_data(6),
	o => \sdram_data[6]~input_o\);

-- Location: FF_X31_Y9_N15
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sdram_data[6]~input_o\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(6));

-- Location: IOIBUF_X34_Y3_N15
\sdram_data[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdram_data(7),
	o => \sdram_data[7]~input_o\);

-- Location: LCCOMB_X31_Y9_N20
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[7]~feeder_combout\ = \sdram_data[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[7]~input_o\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[7]~feeder_combout\);

-- Location: FF_X31_Y9_N21
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[7]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(7));

-- Location: IOIBUF_X34_Y17_N22
\sdram_data[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdram_data(8),
	o => \sdram_data[8]~input_o\);

-- Location: FF_X31_Y9_N7
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sdram_data[8]~input_o\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(8));

-- Location: M9K_X27_Y10_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	portbre => VCC,
	portbaddrstall => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena0 => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	ena1 => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \rst_n~0clkctrl_outclk\,
	portadatain => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\,
	portaaddr => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\,
	portbaddr => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X12_Y7_N8
\u_vga_dri|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add3~0_combout\ = \u_vga_dri|cnt_v\(0) $ (VCC)
-- \u_vga_dri|Add3~1\ = CARRY(\u_vga_dri|cnt_v\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_v\(0),
	datad => VCC,
	combout => \u_vga_dri|Add3~0_combout\,
	cout => \u_vga_dri|Add3~1\);

-- Location: LCCOMB_X12_Y7_N10
\u_vga_dri|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add3~2_combout\ = (\u_vga_dri|cnt_v\(1) & (\u_vga_dri|Add3~1\ & VCC)) # (!\u_vga_dri|cnt_v\(1) & (!\u_vga_dri|Add3~1\))
-- \u_vga_dri|Add3~3\ = CARRY((!\u_vga_dri|cnt_v\(1) & !\u_vga_dri|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(1),
	datad => VCC,
	cin => \u_vga_dri|Add3~1\,
	combout => \u_vga_dri|Add3~2_combout\,
	cout => \u_vga_dri|Add3~3\);

-- Location: LCCOMB_X12_Y7_N12
\u_vga_dri|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add3~4_combout\ = (\u_vga_dri|cnt_v\(2) & ((GND) # (!\u_vga_dri|Add3~3\))) # (!\u_vga_dri|cnt_v\(2) & (\u_vga_dri|Add3~3\ $ (GND)))
-- \u_vga_dri|Add3~5\ = CARRY((\u_vga_dri|cnt_v\(2)) # (!\u_vga_dri|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(2),
	datad => VCC,
	cin => \u_vga_dri|Add3~3\,
	combout => \u_vga_dri|Add3~4_combout\,
	cout => \u_vga_dri|Add3~5\);

-- Location: LCCOMB_X12_Y8_N18
\comb_11|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Add1~2_combout\ = (\u_vga_dri|data_en~3_combout\ & (\u_vga_dri|data_req~0_combout\ & (\u_vga_dri|Add3~2_combout\ $ (\u_vga_dri|Add3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add3~2_combout\,
	datab => \u_vga_dri|data_en~3_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \u_vga_dri|Add3~4_combout\,
	combout => \comb_11|Add1~2_combout\);

-- Location: LCCOMB_X10_Y7_N30
\u_vga_dri|data_en~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|data_en~7_combout\ = (!\u_vga_dri|cnt_v\(10) & (!\u_vga_dri|cnt_h\(10) & !\u_vga_dri|cnt_v\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(10),
	datac => \u_vga_dri|cnt_h\(10),
	datad => \u_vga_dri|cnt_v\(9),
	combout => \u_vga_dri|data_en~7_combout\);

-- Location: LCCOMB_X11_Y9_N22
\comb_11|Mux271~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux271~0_combout\ = (\u_vga_dri|Add3~2_combout\ & (\u_vga_dri|data_en~2_combout\ & (\u_vga_dri|data_req~0_combout\ & \u_vga_dri|data_en~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add3~2_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \u_vga_dri|data_en~7_combout\,
	combout => \comb_11|Mux271~0_combout\);

-- Location: LCCOMB_X11_Y7_N4
\u_vga_dri|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add2~0_combout\ = \u_vga_dri|cnt_h\(0) $ (VCC)
-- \u_vga_dri|Add2~1\ = CARRY(\u_vga_dri|cnt_h\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_h\(0),
	datad => VCC,
	combout => \u_vga_dri|Add2~0_combout\,
	cout => \u_vga_dri|Add2~1\);

-- Location: LCCOMB_X11_Y7_N6
\u_vga_dri|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add2~2_combout\ = (\u_vga_dri|cnt_h\(1) & (!\u_vga_dri|Add2~1\)) # (!\u_vga_dri|cnt_h\(1) & ((\u_vga_dri|Add2~1\) # (GND)))
-- \u_vga_dri|Add2~3\ = CARRY((!\u_vga_dri|Add2~1\) # (!\u_vga_dri|cnt_h\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_h\(1),
	datad => VCC,
	cin => \u_vga_dri|Add2~1\,
	combout => \u_vga_dri|Add2~2_combout\,
	cout => \u_vga_dri|Add2~3\);

-- Location: LCCOMB_X11_Y7_N8
\u_vga_dri|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add2~4_combout\ = (\u_vga_dri|cnt_h\(2) & (\u_vga_dri|Add2~3\ $ (GND))) # (!\u_vga_dri|cnt_h\(2) & (!\u_vga_dri|Add2~3\ & VCC))
-- \u_vga_dri|Add2~5\ = CARRY((\u_vga_dri|cnt_h\(2) & !\u_vga_dri|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_h\(2),
	datad => VCC,
	cin => \u_vga_dri|Add2~3\,
	combout => \u_vga_dri|Add2~4_combout\,
	cout => \u_vga_dri|Add2~5\);

-- Location: LCCOMB_X11_Y7_N10
\u_vga_dri|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add2~6_combout\ = (\u_vga_dri|cnt_h\(3) & (!\u_vga_dri|Add2~5\)) # (!\u_vga_dri|cnt_h\(3) & ((\u_vga_dri|Add2~5\) # (GND)))
-- \u_vga_dri|Add2~7\ = CARRY((!\u_vga_dri|Add2~5\) # (!\u_vga_dri|cnt_h\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_h\(3),
	datad => VCC,
	cin => \u_vga_dri|Add2~5\,
	combout => \u_vga_dri|Add2~6_combout\,
	cout => \u_vga_dri|Add2~7\);

-- Location: LCCOMB_X10_Y9_N6
\u_vga_dri|pix_x[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|pix_x[3]~4_combout\ = (\u_vga_dri|data_en~7_combout\ & (\u_vga_dri|data_en~2_combout\ & (\u_vga_dri|data_req~0_combout\ & \u_vga_dri|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~7_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \u_vga_dri|Add2~6_combout\,
	combout => \u_vga_dri|pix_x[3]~4_combout\);

-- Location: LCCOMB_X10_Y9_N16
\u_vga_dri|pix_x[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|pix_x[2]~3_combout\ = (\u_vga_dri|data_en~7_combout\ & (\u_vga_dri|data_en~2_combout\ & (\u_vga_dri|Add2~4_combout\ & \u_vga_dri|data_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~7_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|Add2~4_combout\,
	datad => \u_vga_dri|data_req~0_combout\,
	combout => \u_vga_dri|pix_x[2]~3_combout\);

-- Location: LCCOMB_X12_Y7_N14
\u_vga_dri|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add3~6_combout\ = (\u_vga_dri|cnt_v\(3) & (!\u_vga_dri|Add3~5\)) # (!\u_vga_dri|cnt_v\(3) & ((\u_vga_dri|Add3~5\) # (GND)))
-- \u_vga_dri|Add3~7\ = CARRY((!\u_vga_dri|Add3~5\) # (!\u_vga_dri|cnt_v\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(3),
	datad => VCC,
	cin => \u_vga_dri|Add3~5\,
	combout => \u_vga_dri|Add3~6_combout\,
	cout => \u_vga_dri|Add3~7\);

-- Location: LCCOMB_X12_Y8_N0
\comb_11|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Add1~0_combout\ = \u_vga_dri|Add3~6_combout\ $ (((\u_vga_dri|Add3~2_combout\ & \u_vga_dri|Add3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add3~2_combout\,
	datac => \u_vga_dri|Add3~6_combout\,
	datad => \u_vga_dri|Add3~4_combout\,
	combout => \comb_11|Add1~0_combout\);

-- Location: LCCOMB_X10_Y9_N18
\comb_11|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Add1~1_combout\ = (((!\comb_11|Add1~0_combout\) # (!\u_vga_dri|data_req~0_combout\)) # (!\u_vga_dri|data_en~2_combout\)) # (!\u_vga_dri|data_en~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~7_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \comb_11|Add1~0_combout\,
	combout => \comb_11|Add1~1_combout\);

-- Location: LCCOMB_X11_Y7_N12
\u_vga_dri|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add2~8_combout\ = (\u_vga_dri|cnt_h\(4) & ((GND) # (!\u_vga_dri|Add2~7\))) # (!\u_vga_dri|cnt_h\(4) & (\u_vga_dri|Add2~7\ $ (GND)))
-- \u_vga_dri|Add2~9\ = CARRY((\u_vga_dri|cnt_h\(4)) # (!\u_vga_dri|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_h\(4),
	datad => VCC,
	cin => \u_vga_dri|Add2~7\,
	combout => \u_vga_dri|Add2~8_combout\,
	cout => \u_vga_dri|Add2~9\);

-- Location: LCCOMB_X13_Y7_N24
\u_vga_dri|pix_x[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|pix_x[4]~2_combout\ = (\u_vga_dri|Add2~8_combout\ & (\u_vga_dri|data_en~2_combout\ & (\u_vga_dri|data_req~0_combout\ & \u_vga_dri|data_en~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~8_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \u_vga_dri|data_en~7_combout\,
	combout => \u_vga_dri|pix_x[4]~2_combout\);

-- Location: LCCOMB_X10_Y9_N28
\u_vga_dri|pix_x[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|pix_x[1]~0_combout\ = (\u_vga_dri|data_en~7_combout\ & (\u_vga_dri|data_en~2_combout\ & (\u_vga_dri|data_req~0_combout\ & \u_vga_dri|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~7_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \u_vga_dri|Add2~2_combout\,
	combout => \u_vga_dri|pix_x[1]~0_combout\);

-- Location: LCCOMB_X10_Y12_N24
\comb_11|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux46~0_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ & ((!\u_vga_dri|pix_x[1]~0_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (!\comb_11|Add1~1_combout\)))) # (!\u_vga_dri|pix_x[4]~2_combout\ & 
-- (\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (\comb_11|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \comb_11|Add1~1_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux46~0_combout\);

-- Location: LCCOMB_X10_Y9_N10
\u_vga_dri|pix_x[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|pix_x[0]~1_combout\ = (\u_vga_dri|data_en~7_combout\ & (\u_vga_dri|data_en~2_combout\ & (\u_vga_dri|Add2~0_combout\ & \u_vga_dri|data_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~7_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|Add2~0_combout\,
	datad => \u_vga_dri|data_req~0_combout\,
	combout => \u_vga_dri|pix_x[0]~1_combout\);

-- Location: LCCOMB_X10_Y12_N10
\comb_11|Mux46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux46~1_combout\ = (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & ((\comb_11|Add1~1_combout\) # (!\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \comb_11|Add1~1_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux46~1_combout\);

-- Location: LCCOMB_X10_Y12_N12
\comb_11|Mux46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux46~2_combout\ = (!\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\ & (\comb_11|Mux46~0_combout\)) # (!\u_vga_dri|pix_x[3]~4_combout\ & ((\comb_11|Mux46~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \comb_11|Mux46~0_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux46~1_combout\,
	combout => \comb_11|Mux46~2_combout\);

-- Location: LCCOMB_X10_Y12_N26
\comb_11|Mux47~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux47~4_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ $ (\u_vga_dri|pix_x[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux47~4_combout\);

-- Location: LCCOMB_X10_Y12_N6
\comb_11|Mux47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux47~2_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (!\u_vga_dri|pix_x[4]~2_combout\ & ((!\u_vga_dri|pix_x[1]~0_combout\) # (!\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & 
-- (\u_vga_dri|pix_x[0]~1_combout\ $ (\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux47~2_combout\);

-- Location: LCCOMB_X10_Y12_N0
\comb_11|Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux47~1_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\) # ((\u_vga_dri|pix_x[1]~0_combout\) # (!\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (((\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux47~1_combout\);

-- Location: LCCOMB_X10_Y12_N28
\comb_11|Mux47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux47~3_combout\ = (\comb_11|Add1~1_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ & ((!\comb_11|Mux47~1_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|Mux47~2_combout\)))) # (!\comb_11|Add1~1_combout\ & 
-- (((\u_vga_dri|pix_x[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux47~2_combout\,
	datab => \comb_11|Add1~1_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Mux47~1_combout\,
	combout => \comb_11|Mux47~3_combout\);

-- Location: LCCOMB_X10_Y12_N30
\comb_11|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux47~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\) # (!\u_vga_dri|pix_x[1]~0_combout\)))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & 
-- (\u_vga_dri|pix_x[3]~4_combout\ $ (!\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux47~0_combout\);

-- Location: LCCOMB_X10_Y12_N8
\comb_11|Mux47~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux47~5_combout\ = (\comb_11|Mux47~3_combout\ & ((\comb_11|Mux47~4_combout\) # ((\comb_11|Add1~1_combout\)))) # (!\comb_11|Mux47~3_combout\ & (((\comb_11|Mux47~0_combout\ & !\comb_11|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux47~4_combout\,
	datab => \comb_11|Mux47~3_combout\,
	datac => \comb_11|Mux47~0_combout\,
	datad => \comb_11|Add1~1_combout\,
	combout => \comb_11|Mux47~5_combout\);

-- Location: LCCOMB_X11_Y8_N30
\u_vga_dri|pix_y[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|pix_y[0]~0_combout\ = (\u_vga_dri|data_en~7_combout\ & (\u_vga_dri|Add3~0_combout\ & (\u_vga_dri|data_req~0_combout\ & \u_vga_dri|data_en~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~7_combout\,
	datab => \u_vga_dri|Add3~0_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \u_vga_dri|data_en~2_combout\,
	combout => \u_vga_dri|pix_y[0]~0_combout\);

-- Location: LCCOMB_X10_Y12_N18
\comb_11|Mux50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux50~2_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux46~2_combout\) # ((\comb_11|Mux271~0_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (((\comb_11|Mux47~5_combout\ & !\comb_11|Mux271~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux46~2_combout\,
	datab => \comb_11|Mux47~5_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux271~0_combout\,
	combout => \comb_11|Mux50~2_combout\);

-- Location: LCCOMB_X12_Y13_N0
\comb_11|Mux48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux48~2_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\) # ((\u_vga_dri|pix_x[1]~0_combout\ & \u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux48~2_combout\);

-- Location: LCCOMB_X12_Y13_N2
\comb_11|Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux48~1_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (((\u_vga_dri|pix_x[3]~4_combout\) # (!\u_vga_dri|pix_x[4]~2_combout\)) # (!\u_vga_dri|pix_x[0]~1_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\) # 
-- (\u_vga_dri|pix_x[3]~4_combout\ $ (\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux48~1_combout\);

-- Location: LCCOMB_X12_Y13_N6
\comb_11|Mux48~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux48~3_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (((!\comb_11|Mux48~1_combout\) # (!\comb_11|Add1~1_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|Mux48~2_combout\ & (\comb_11|Add1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux48~2_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Mux48~1_combout\,
	combout => \comb_11|Mux48~3_combout\);

-- Location: LCCOMB_X12_Y13_N20
\comb_11|Mux48~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux48~4_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (((\u_vga_dri|pix_x[3]~4_combout\) # (\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ $ 
-- (\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux48~4_combout\);

-- Location: LCCOMB_X12_Y13_N24
\comb_11|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux48~0_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (((!\u_vga_dri|pix_x[4]~2_combout\) # (!\u_vga_dri|pix_x[3]~4_combout\)) # (!\u_vga_dri|pix_x[0]~1_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\ $ 
-- (\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux48~0_combout\);

-- Location: LCCOMB_X12_Y13_N30
\comb_11|Mux48~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux48~5_combout\ = (\comb_11|Mux48~3_combout\ & (((\comb_11|Add1~1_combout\)) # (!\comb_11|Mux48~4_combout\))) # (!\comb_11|Mux48~3_combout\ & (((!\comb_11|Add1~1_combout\ & \comb_11|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux48~3_combout\,
	datab => \comb_11|Mux48~4_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Mux48~0_combout\,
	combout => \comb_11|Mux48~5_combout\);

-- Location: LCCOMB_X10_Y7_N26
\comb_11|Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux53~0_combout\ = (\u_vga_dri|cnt_v\(10)) # ((\u_vga_dri|cnt_h\(10)) # (\u_vga_dri|cnt_v\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(10),
	datac => \u_vga_dri|cnt_h\(10),
	datad => \u_vga_dri|cnt_v\(9),
	combout => \comb_11|Mux53~0_combout\);

-- Location: LCCOMB_X11_Y8_N6
\comb_11|Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux58~0_combout\ = (\u_vga_dri|Add2~8_combout\ & (\u_vga_dri|Add2~2_combout\ & (\u_vga_dri|Add2~0_combout\ & !\u_vga_dri|Add2~4_combout\))) # (!\u_vga_dri|Add2~8_combout\ & (!\u_vga_dri|Add2~2_combout\ & (!\u_vga_dri|Add2~0_combout\ & 
-- \u_vga_dri|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~8_combout\,
	datab => \u_vga_dri|Add2~2_combout\,
	datac => \u_vga_dri|Add2~0_combout\,
	datad => \u_vga_dri|Add2~4_combout\,
	combout => \comb_11|Mux58~0_combout\);

-- Location: LCCOMB_X11_Y8_N4
\comb_11|Mux58~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux58~1_combout\ = (!\comb_11|Mux53~0_combout\ & (\u_vga_dri|data_en~2_combout\ & (\u_vga_dri|data_req~0_combout\ & \comb_11|Mux58~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux53~0_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \comb_11|Mux58~0_combout\,
	combout => \comb_11|Mux58~1_combout\);

-- Location: LCCOMB_X10_Y9_N8
\comb_11|Mux60~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux60~2_combout\ = (\u_vga_dri|Add2~6_combout\ & (!\u_vga_dri|Add2~0_combout\ & (\u_vga_dri|Add2~4_combout\ & !\u_vga_dri|Add2~2_combout\))) # (!\u_vga_dri|Add2~6_combout\ & (\u_vga_dri|Add2~2_combout\ & (\u_vga_dri|Add2~0_combout\ $ 
-- (!\u_vga_dri|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~6_combout\,
	datab => \u_vga_dri|Add2~0_combout\,
	datac => \u_vga_dri|Add2~4_combout\,
	datad => \u_vga_dri|Add2~2_combout\,
	combout => \comb_11|Mux60~2_combout\);

-- Location: LCCOMB_X10_Y9_N22
\comb_11|Mux60~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux60~3_combout\ = (\u_vga_dri|data_en~7_combout\ & (\u_vga_dri|data_en~2_combout\ & (\comb_11|Mux60~2_combout\ & \u_vga_dri|data_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~7_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \comb_11|Mux60~2_combout\,
	datad => \u_vga_dri|data_req~0_combout\,
	combout => \comb_11|Mux60~3_combout\);

-- Location: LCCOMB_X12_Y12_N20
\comb_11|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux24~0_combout\ = (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & !\u_vga_dri|pix_x[0]~1_combout\)) # (!\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\ & 
-- \u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux24~0_combout\);

-- Location: LCCOMB_X12_Y12_N6
\comb_11|Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux33~2_combout\ = (!\comb_11|Add1~1_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux24~0_combout\))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Add1~1_combout\,
	datac => \comb_11|Mux60~3_combout\,
	datad => \comb_11|Mux24~0_combout\,
	combout => \comb_11|Mux33~2_combout\);

-- Location: LCCOMB_X12_Y12_N28
\comb_11|Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux33~3_combout\ = (\comb_11|Mux33~2_combout\) # ((\comb_11|Mux58~1_combout\ & (\comb_11|Add1~1_combout\ & !\u_vga_dri|pix_x[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux58~1_combout\,
	datab => \comb_11|Add1~1_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \comb_11|Mux33~2_combout\,
	combout => \comb_11|Mux33~3_combout\);

-- Location: LCCOMB_X12_Y12_N30
\comb_11|Mux50~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux50~3_combout\ = (\comb_11|Mux271~0_combout\ & ((\comb_11|Mux50~2_combout\ & (\comb_11|Mux48~5_combout\)) # (!\comb_11|Mux50~2_combout\ & ((\comb_11|Mux33~3_combout\))))) # (!\comb_11|Mux271~0_combout\ & (\comb_11|Mux50~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Mux50~2_combout\,
	datac => \comb_11|Mux48~5_combout\,
	datad => \comb_11|Mux33~3_combout\,
	combout => \comb_11|Mux50~3_combout\);

-- Location: LCCOMB_X13_Y13_N12
\comb_11|Mux44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux44~1_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ $ (((!\u_vga_dri|pix_x[3]~4_combout\ & !\u_vga_dri|pix_x[4]~2_combout\))))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & 
-- ((\u_vga_dri|pix_x[4]~2_combout\) # (!\u_vga_dri|pix_x[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux44~1_combout\);

-- Location: LCCOMB_X18_Y12_N0
\comb_11|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux44~0_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[4]~2_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (\u_vga_dri|pix_x[3]~4_combout\)))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[2]~3_combout\ & 
-- ((\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux44~0_combout\);

-- Location: LCCOMB_X13_Y13_N30
\comb_11|Mux44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux44~2_combout\ = (\comb_11|Mux44~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & ((!\comb_11|Add1~1_combout\)))) # (!\comb_11|Mux44~1_combout\ & (!\comb_11|Mux44~0_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ $ (\comb_11|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux44~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \comb_11|Mux44~0_combout\,
	datad => \comb_11|Add1~1_combout\,
	combout => \comb_11|Mux44~2_combout\);

-- Location: LCCOMB_X13_Y12_N8
\comb_11|Mux44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux44~3_combout\ = (\comb_11|Mux44~0_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & (\comb_11|Add1~1_combout\)) # (!\u_vga_dri|pix_x[1]~0_combout\ & ((!\comb_11|Mux44~1_combout\))))) # (!\comb_11|Mux44~0_combout\ & (\comb_11|Add1~1_combout\ & 
-- (\u_vga_dri|pix_x[1]~0_combout\ $ (\comb_11|Mux44~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \comb_11|Mux44~0_combout\,
	datad => \comb_11|Mux44~1_combout\,
	combout => \comb_11|Mux44~3_combout\);

-- Location: LCCOMB_X13_Y12_N22
\comb_11|Mux44~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux44~4_combout\ = (\comb_11|Mux44~2_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & !\comb_11|Mux44~3_combout\)) # (!\comb_11|Mux44~2_combout\ & ((\comb_11|Mux44~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \comb_11|Mux44~2_combout\,
	datad => \comb_11|Mux44~3_combout\,
	combout => \comb_11|Mux44~4_combout\);

-- Location: LCCOMB_X11_Y10_N12
\comb_11|Mux52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux52~2_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (((!\u_vga_dri|pix_x[3]~4_combout\) # (!\u_vga_dri|pix_x[0]~1_combout\)) # (!\u_vga_dri|pix_x[1]~0_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\) # 
-- ((\u_vga_dri|pix_x[1]~0_combout\ & \u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux52~2_combout\);

-- Location: LCCOMB_X12_Y12_N8
\comb_11|Mux43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux43~2_combout\ = (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\ & ((!\u_vga_dri|pix_x[0]~1_combout\))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & \u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux43~2_combout\);

-- Location: LCCOMB_X12_Y12_N12
\comb_11|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux43~0_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & !\u_vga_dri|pix_x[2]~3_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & 
-- (!\u_vga_dri|pix_x[0]~1_combout\ & \u_vga_dri|pix_x[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux43~0_combout\);

-- Location: LCCOMB_X12_Y12_N26
\comb_11|Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux43~1_combout\ = (\comb_11|Add1~1_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux43~0_combout\)) # (!\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux60~3_combout\))))) # (!\comb_11|Add1~1_combout\ & 
-- (((\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux43~0_combout\,
	datab => \comb_11|Add1~1_combout\,
	datac => \comb_11|Mux60~3_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux43~1_combout\);

-- Location: LCCOMB_X12_Y12_N14
\comb_11|Mux43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux43~3_combout\ = (\comb_11|Mux43~1_combout\ & (((\comb_11|Mux43~2_combout\) # (\comb_11|Add1~1_combout\)))) # (!\comb_11|Mux43~1_combout\ & (\comb_11|Mux52~2_combout\ & ((!\comb_11|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux52~2_combout\,
	datab => \comb_11|Mux43~2_combout\,
	datac => \comb_11|Mux43~1_combout\,
	datad => \comb_11|Add1~1_combout\,
	combout => \comb_11|Mux43~3_combout\);

-- Location: LCCOMB_X14_Y10_N22
\comb_11|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux42~0_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\ $ (\u_vga_dri|pix_x[2]~3_combout\)) # (!\u_vga_dri|pix_x[0]~1_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (((\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux42~0_combout\);

-- Location: LCCOMB_X14_Y10_N2
\comb_11|Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux45~1_combout\ = (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & !\u_vga_dri|pix_x[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux45~1_combout\);

-- Location: LCCOMB_X14_Y10_N8
\comb_11|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux33~0_combout\ = (\comb_11|Add1~1_combout\ & (\comb_11|Mux42~0_combout\)) # (!\comb_11|Add1~1_combout\ & (((\u_vga_dri|pix_x[3]~4_combout\ & \comb_11|Mux45~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux42~0_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Mux45~1_combout\,
	combout => \comb_11|Mux33~0_combout\);

-- Location: LCCOMB_X13_Y12_N0
\comb_11|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux33~1_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (((\comb_11|Mux33~0_combout\)))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Add1~1_combout\ & (\comb_11|Mux60~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~1_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Mux60~3_combout\,
	datad => \comb_11|Mux33~0_combout\,
	combout => \comb_11|Mux33~1_combout\);

-- Location: LCCOMB_X13_Y12_N14
\comb_11|Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux50~0_combout\ = (\comb_11|Mux271~0_combout\ & (((\u_vga_dri|pix_y[0]~0_combout\)))) # (!\comb_11|Mux271~0_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux33~1_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & 
-- (\comb_11|Mux43~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux43~3_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux33~1_combout\,
	combout => \comb_11|Mux50~0_combout\);

-- Location: LCCOMB_X14_Y10_N6
\comb_11|Mux45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux45~3_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\)) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & !\u_vga_dri|pix_x[2]~3_combout\)))) # 
-- (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ $ (!\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux45~3_combout\);

-- Location: LCCOMB_X11_Y8_N12
\comb_11|Mux53~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux53~3_combout\ = (\u_vga_dri|Add2~2_combout\ & (!\u_vga_dri|Add2~0_combout\ & (\u_vga_dri|Add2~6_combout\ $ (!\u_vga_dri|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~6_combout\,
	datab => \u_vga_dri|Add2~2_combout\,
	datac => \u_vga_dri|Add2~0_combout\,
	datad => \u_vga_dri|Add2~4_combout\,
	combout => \comb_11|Mux53~3_combout\);

-- Location: LCCOMB_X11_Y8_N18
\comb_11|Mux53~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux53~4_combout\ = (!\comb_11|Mux53~0_combout\ & (\u_vga_dri|data_en~2_combout\ & (\u_vga_dri|data_req~0_combout\ & \comb_11|Mux53~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux53~0_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \comb_11|Mux53~3_combout\,
	combout => \comb_11|Mux53~4_combout\);

-- Location: LCCOMB_X14_Y10_N28
\comb_11|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux45~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (((\u_vga_dri|pix_x[3]~4_combout\) # (!\u_vga_dri|pix_x[1]~0_combout\))))) # (!\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ & 
-- (!\u_vga_dri|pix_x[1]~0_combout\)) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux45~0_combout\);

-- Location: LCCOMB_X14_Y10_N20
\comb_11|Mux45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux45~2_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux45~0_combout\) # ((!\comb_11|Add1~1_combout\)))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (((\comb_11|Add1~1_combout\ & \comb_11|Mux45~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Mux45~0_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Mux45~1_combout\,
	combout => \comb_11|Mux45~2_combout\);

-- Location: LCCOMB_X14_Y10_N4
\comb_11|Mux45~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux45~4_combout\ = (\comb_11|Add1~1_combout\ & (((\comb_11|Mux45~2_combout\)))) # (!\comb_11|Add1~1_combout\ & ((\comb_11|Mux45~2_combout\ & (\comb_11|Mux45~3_combout\)) # (!\comb_11|Mux45~2_combout\ & ((\comb_11|Mux53~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux45~3_combout\,
	datab => \comb_11|Mux53~4_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Mux45~2_combout\,
	combout => \comb_11|Mux45~4_combout\);

-- Location: LCCOMB_X13_Y12_N4
\comb_11|Mux50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux50~1_combout\ = (\comb_11|Mux271~0_combout\ & ((\comb_11|Mux50~0_combout\ & (\comb_11|Mux44~4_combout\)) # (!\comb_11|Mux50~0_combout\ & ((\comb_11|Mux45~4_combout\))))) # (!\comb_11|Mux271~0_combout\ & (((\comb_11|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux44~4_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|Mux50~0_combout\,
	datad => \comb_11|Mux45~4_combout\,
	combout => \comb_11|Mux50~1_combout\);

-- Location: LCCOMB_X13_Y13_N4
\comb_11|pix_data[13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~1_combout\ = (\u_mode_selector|Decoder3~0_combout\ & ((\comb_11|Add1~2_combout\ & ((\comb_11|Mux50~1_combout\))) # (!\comb_11|Add1~2_combout\ & (\comb_11|Mux50~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Mux50~3_combout\,
	datac => \u_mode_selector|Decoder3~0_combout\,
	datad => \comb_11|Mux50~1_combout\,
	combout => \comb_11|pix_data[13]~1_combout\);

-- Location: LCCOMB_X11_Y8_N0
\comb_11|Mux53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux53~1_combout\ = (\u_vga_dri|Add2~6_combout\ & (!\u_vga_dri|Add2~2_combout\ & (\u_vga_dri|Add2~0_combout\ $ (\u_vga_dri|Add2~4_combout\)))) # (!\u_vga_dri|Add2~6_combout\ & ((\u_vga_dri|Add2~2_combout\ & (!\u_vga_dri|Add2~0_combout\ & 
-- !\u_vga_dri|Add2~4_combout\)) # (!\u_vga_dri|Add2~2_combout\ & (\u_vga_dri|Add2~0_combout\ & \u_vga_dri|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~6_combout\,
	datab => \u_vga_dri|Add2~2_combout\,
	datac => \u_vga_dri|Add2~0_combout\,
	datad => \u_vga_dri|Add2~4_combout\,
	combout => \comb_11|Mux53~1_combout\);

-- Location: LCCOMB_X11_Y8_N26
\comb_11|Mux53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux53~2_combout\ = (!\comb_11|Mux53~0_combout\ & (\u_vga_dri|data_en~2_combout\ & (\u_vga_dri|data_req~0_combout\ & \comb_11|Mux53~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux53~0_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \comb_11|Mux53~1_combout\,
	combout => \comb_11|Mux53~2_combout\);

-- Location: LCCOMB_X11_Y11_N16
\comb_11|Mux53~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux53~5_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux53~2_combout\)) # (!\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux53~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux53~2_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Mux53~4_combout\,
	combout => \comb_11|Mux53~5_combout\);

-- Location: LCCOMB_X10_Y9_N12
\comb_11|Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux52~0_combout\ = (\u_vga_dri|data_en~7_combout\ & (\u_vga_dri|Add2~4_combout\ & (\u_vga_dri|data_en~2_combout\ & \u_vga_dri|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~7_combout\,
	datab => \u_vga_dri|Add2~4_combout\,
	datac => \u_vga_dri|data_en~2_combout\,
	datad => \u_vga_dri|Add2~6_combout\,
	combout => \comb_11|Mux52~0_combout\);

-- Location: LCCOMB_X10_Y9_N30
\comb_11|Mux52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux52~1_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|data_req~0_combout\ & \comb_11|Mux52~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \comb_11|Mux52~0_combout\,
	combout => \comb_11|Mux52~1_combout\);

-- Location: LCCOMB_X11_Y8_N28
\comb_11|Mux67~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~11_combout\ = (((!\u_vga_dri|Add3~2_combout\ & !\u_vga_dri|Add3~0_combout\)) # (!\u_vga_dri|data_en~3_combout\)) # (!\u_vga_dri|data_req~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_req~0_combout\,
	datab => \u_vga_dri|Add3~2_combout\,
	datac => \u_vga_dri|Add3~0_combout\,
	datad => \u_vga_dri|data_en~3_combout\,
	combout => \comb_11|Mux67~11_combout\);

-- Location: LCCOMB_X13_Y8_N4
\comb_11|Mux67~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~16_combout\ = (\comb_11|Mux67~11_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\ & ((!\comb_11|Mux52~1_combout\))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux52~2_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Mux52~1_combout\,
	datad => \comb_11|Mux67~11_combout\,
	combout => \comb_11|Mux67~16_combout\);

-- Location: LCCOMB_X13_Y12_N10
\comb_11|Mux67~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~17_combout\ = (\comb_11|Mux67~16_combout\) # ((\comb_11|Mux271~0_combout\ & \comb_11|Mux53~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|Mux53~5_combout\,
	datad => \comb_11|Mux67~16_combout\,
	combout => \comb_11|Mux67~17_combout\);

-- Location: LCCOMB_X11_Y8_N16
\comb_11|Mux67~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~5_combout\ = (\u_vga_dri|data_en~7_combout\ & (\u_vga_dri|Add3~2_combout\ & \u_vga_dri|data_en~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~7_combout\,
	datab => \u_vga_dri|Add3~2_combout\,
	datac => \u_vga_dri|data_en~2_combout\,
	combout => \comb_11|Mux67~5_combout\);

-- Location: LCCOMB_X11_Y9_N18
\comb_11|Mux58~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux58~2_combout\ = (\u_vga_dri|Add2~0_combout\ & (\u_vga_dri|Add2~4_combout\ & ((\u_vga_dri|Add2~8_combout\) # (\u_vga_dri|Add2~2_combout\)))) # (!\u_vga_dri|Add2~0_combout\ & (((\u_vga_dri|Add2~2_combout\ & !\u_vga_dri|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~0_combout\,
	datab => \u_vga_dri|Add2~8_combout\,
	datac => \u_vga_dri|Add2~2_combout\,
	datad => \u_vga_dri|Add2~4_combout\,
	combout => \comb_11|Mux58~2_combout\);

-- Location: LCCOMB_X11_Y9_N28
\comb_11|Mux58~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux58~3_combout\ = (\u_vga_dri|data_req~0_combout\ & (\u_vga_dri|data_en~2_combout\ & (!\comb_11|Mux53~0_combout\ & \comb_11|Mux58~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_req~0_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \comb_11|Mux53~0_combout\,
	datad => \comb_11|Mux58~2_combout\,
	combout => \comb_11|Mux58~3_combout\);

-- Location: LCCOMB_X11_Y9_N30
\comb_11|Mux67~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~6_combout\ = (\u_vga_dri|Add2~6_combout\ & (\comb_11|Mux58~1_combout\)) # (!\u_vga_dri|Add2~6_combout\ & ((\comb_11|Mux58~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|Add2~6_combout\,
	datac => \comb_11|Mux58~1_combout\,
	datad => \comb_11|Mux58~3_combout\,
	combout => \comb_11|Mux67~6_combout\);

-- Location: LCCOMB_X10_Y9_N20
\comb_11|Mux67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~0_combout\ = (\u_vga_dri|data_en~7_combout\ & (\u_vga_dri|data_en~2_combout\ & \u_vga_dri|data_req~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~7_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	combout => \comb_11|Mux67~0_combout\);

-- Location: LCCOMB_X11_Y9_N8
\comb_11|Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux56~0_combout\ = (\u_vga_dri|data_en~7_combout\ & (!\u_vga_dri|Add2~6_combout\ & !\u_vga_dri|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|data_en~7_combout\,
	datac => \u_vga_dri|Add2~6_combout\,
	datad => \u_vga_dri|Add2~4_combout\,
	combout => \comb_11|Mux56~0_combout\);

-- Location: LCCOMB_X11_Y9_N10
\comb_11|Mux56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux56~1_combout\ = (\u_vga_dri|Add2~2_combout\ & (((!\u_vga_dri|Add2~8_combout\ & !\u_vga_dri|Add2~0_combout\)) # (!\u_vga_dri|data_en~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~3_combout\,
	datab => \u_vga_dri|Add2~8_combout\,
	datac => \u_vga_dri|Add2~2_combout\,
	datad => \u_vga_dri|Add2~0_combout\,
	combout => \comb_11|Mux56~1_combout\);

-- Location: LCCOMB_X11_Y9_N12
\comb_11|Mux56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux56~2_combout\ = (\u_vga_dri|data_req~0_combout\ & (\u_vga_dri|data_en~2_combout\ & (\comb_11|Mux56~0_combout\ & \comb_11|Mux56~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_req~0_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \comb_11|Mux56~0_combout\,
	datad => \comb_11|Mux56~1_combout\,
	combout => \comb_11|Mux56~2_combout\);

-- Location: LCCOMB_X10_Y9_N0
\comb_11|Mux57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux57~0_combout\ = (\u_vga_dri|Add2~6_combout\ & (((!\u_vga_dri|Add2~0_combout\ & !\u_vga_dri|Add2~2_combout\)) # (!\u_vga_dri|Add2~4_combout\))) # (!\u_vga_dri|Add2~6_combout\ & (((\u_vga_dri|Add2~4_combout\) # (\u_vga_dri|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~6_combout\,
	datab => \u_vga_dri|Add2~0_combout\,
	datac => \u_vga_dri|Add2~4_combout\,
	datad => \u_vga_dri|Add2~2_combout\,
	combout => \comb_11|Mux57~0_combout\);

-- Location: LCCOMB_X10_Y9_N26
\comb_11|Mux57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux57~1_combout\ = (\u_vga_dri|data_en~7_combout\ & (\u_vga_dri|data_en~2_combout\ & (\u_vga_dri|data_req~0_combout\ & \comb_11|Mux57~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~7_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \comb_11|Mux57~0_combout\,
	combout => \comb_11|Mux57~1_combout\);

-- Location: LCCOMB_X11_Y8_N20
\comb_11|Mux67~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~1_combout\ = (\u_vga_dri|Add3~0_combout\ & ((\comb_11|Mux53~4_combout\))) # (!\u_vga_dri|Add3~0_combout\ & (\comb_11|Mux57~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux57~1_combout\,
	datab => \comb_11|Mux53~4_combout\,
	datac => \u_vga_dri|Add3~0_combout\,
	combout => \comb_11|Mux67~1_combout\);

-- Location: LCCOMB_X11_Y8_N22
\comb_11|Mux67~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~2_combout\ = (\u_vga_dri|Add3~0_combout\ & ((\u_vga_dri|Add2~8_combout\ & (\comb_11|Mux53~2_combout\)) # (!\u_vga_dri|Add2~8_combout\ & ((\comb_11|Mux67~1_combout\))))) # (!\u_vga_dri|Add3~0_combout\ & (((\comb_11|Mux67~1_combout\ & 
-- \u_vga_dri|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux53~2_combout\,
	datab => \comb_11|Mux67~1_combout\,
	datac => \u_vga_dri|Add3~0_combout\,
	datad => \u_vga_dri|Add2~8_combout\,
	combout => \comb_11|Mux67~2_combout\);

-- Location: LCCOMB_X11_Y8_N24
\comb_11|Mux67~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~3_combout\ = (\u_vga_dri|Add3~2_combout\ & ((\u_vga_dri|Add3~0_combout\ $ (\comb_11|Mux56~2_combout\)))) # (!\u_vga_dri|Add3~2_combout\ & ((\comb_11|Mux67~2_combout\ & ((!\comb_11|Mux56~2_combout\))) # (!\comb_11|Mux67~2_combout\ & 
-- (\u_vga_dri|Add3~0_combout\ & \comb_11|Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux67~2_combout\,
	datab => \u_vga_dri|Add3~2_combout\,
	datac => \u_vga_dri|Add3~0_combout\,
	datad => \comb_11|Mux56~2_combout\,
	combout => \comb_11|Mux67~3_combout\);

-- Location: LCCOMB_X11_Y8_N10
\comb_11|Mux67~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~4_combout\ = \comb_11|Mux56~2_combout\ $ (((\comb_11|Mux67~0_combout\ & \comb_11|Mux67~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux67~0_combout\,
	datab => \comb_11|Mux56~2_combout\,
	datad => \comb_11|Mux67~3_combout\,
	combout => \comb_11|Mux67~4_combout\);

-- Location: LCCOMB_X11_Y8_N2
\comb_11|Mux67~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~7_combout\ = (\u_vga_dri|data_req~0_combout\ & (\comb_11|Mux67~5_combout\ & ((\comb_11|Mux67~6_combout\) # (\comb_11|Mux67~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_req~0_combout\,
	datab => \comb_11|Mux67~5_combout\,
	datac => \comb_11|Mux67~6_combout\,
	datad => \comb_11|Mux67~4_combout\,
	combout => \comb_11|Mux67~7_combout\);

-- Location: LCCOMB_X11_Y8_N8
\comb_11|Mux67~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~8_combout\ = (\comb_11|Mux67~7_combout\ & (((!\u_vga_dri|Add2~8_combout\ & \comb_11|Mux57~1_combout\)) # (!\comb_11|Mux67~4_combout\))) # (!\comb_11|Mux67~7_combout\ & (((\comb_11|Mux67~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~8_combout\,
	datab => \comb_11|Mux67~7_combout\,
	datac => \comb_11|Mux57~1_combout\,
	datad => \comb_11|Mux67~4_combout\,
	combout => \comb_11|Mux67~8_combout\);

-- Location: LCCOMB_X13_Y8_N18
\comb_11|Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux63~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & !\u_vga_dri|pix_x[1]~0_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & 
-- ((\u_vga_dri|pix_x[3]~4_combout\) # (!\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux63~0_combout\);

-- Location: LCCOMB_X13_Y8_N20
\comb_11|Mux65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux65~0_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & (!\u_vga_dri|pix_x[2]~3_combout\ & \u_vga_dri|pix_x[1]~0_combout\))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (((\u_vga_dri|pix_x[2]~3_combout\ & 
-- !\u_vga_dri|pix_x[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux65~0_combout\);

-- Location: LCCOMB_X13_Y8_N8
\comb_11|Mux67~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~13_combout\ = (\comb_11|Mux271~0_combout\ & (((\comb_11|Mux65~0_combout\)))) # (!\comb_11|Mux271~0_combout\ & (\comb_11|Mux63~0_combout\ & (\u_vga_dri|pix_y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Mux63~0_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux65~0_combout\,
	combout => \comb_11|Mux67~13_combout\);

-- Location: LCCOMB_X13_Y8_N0
\comb_11|Mux64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux64~0_combout\ = \u_vga_dri|pix_x[3]~4_combout\ $ (((\u_vga_dri|pix_x[2]~3_combout\) # ((\u_vga_dri|pix_x[1]~0_combout\ & \u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux64~0_combout\);

-- Location: LCCOMB_X13_Y8_N10
\comb_11|Mux67~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~12_combout\ = (\comb_11|Mux67~11_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\ & (!\comb_11|Mux52~1_combout\)) # (!\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux64~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Mux67~11_combout\,
	datac => \comb_11|Mux52~1_combout\,
	datad => \comb_11|Mux64~0_combout\,
	combout => \comb_11|Mux67~12_combout\);

-- Location: LCCOMB_X13_Y8_N2
\comb_11|Mux67~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~14_combout\ = (\comb_11|Mux67~12_combout\) # ((!\u_vga_dri|pix_x[0]~1_combout\ & \comb_11|Mux67~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \comb_11|Mux67~13_combout\,
	datad => \comb_11|Mux67~12_combout\,
	combout => \comb_11|Mux67~14_combout\);

-- Location: LCCOMB_X11_Y9_N20
\comb_11|Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux61~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|Add2~2_combout\ & (!\u_vga_dri|Add2~6_combout\ & \u_vga_dri|Add2~4_combout\))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|Add2~4_combout\ & (\u_vga_dri|Add2~2_combout\ $ 
-- (\u_vga_dri|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~2_combout\,
	datab => \u_vga_dri|Add2~6_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|Add2~4_combout\,
	combout => \comb_11|Mux61~0_combout\);

-- Location: LCCOMB_X12_Y9_N26
\comb_11|Mux61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux61~1_combout\ = (\u_vga_dri|data_req~0_combout\ & (\u_vga_dri|data_en~2_combout\ & (\u_vga_dri|data_en~7_combout\ & \comb_11|Mux61~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_req~0_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|data_en~7_combout\,
	datad => \comb_11|Mux61~0_combout\,
	combout => \comb_11|Mux61~1_combout\);

-- Location: LCCOMB_X11_Y9_N14
\comb_11|Mux61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux61~2_combout\ = (\u_vga_dri|Add2~6_combout\ & (\u_vga_dri|Add2~2_combout\ $ (!\u_vga_dri|Add2~4_combout\))) # (!\u_vga_dri|Add2~6_combout\ & (!\u_vga_dri|Add2~2_combout\ & \u_vga_dri|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|Add2~6_combout\,
	datac => \u_vga_dri|Add2~2_combout\,
	datad => \u_vga_dri|Add2~4_combout\,
	combout => \comb_11|Mux61~2_combout\);

-- Location: LCCOMB_X12_Y9_N20
\comb_11|Mux61~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux61~3_combout\ = (\comb_11|Mux67~0_combout\ & ((\u_vga_dri|Add2~2_combout\ & ((\comb_11|Mux61~2_combout\))) # (!\u_vga_dri|Add2~2_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & !\comb_11|Mux61~2_combout\)))) # (!\comb_11|Mux67~0_combout\ & 
-- (\u_vga_dri|pix_x[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|Add2~2_combout\,
	datac => \comb_11|Mux67~0_combout\,
	datad => \comb_11|Mux61~2_combout\,
	combout => \comb_11|Mux61~3_combout\);

-- Location: LCCOMB_X12_Y9_N6
\comb_11|Mux61~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux61~4_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux61~1_combout\)) # (!\u_vga_dri|pix_x[4]~2_combout\ & ((!\comb_11|Mux61~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux61~1_combout\,
	datab => \comb_11|Mux61~3_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux61~4_combout\);

-- Location: LCCOMB_X11_Y9_N2
\comb_11|Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux60~0_combout\ = (\u_vga_dri|Add2~0_combout\ & ((\u_vga_dri|Add2~4_combout\ & ((!\u_vga_dri|Add2~2_combout\))) # (!\u_vga_dri|Add2~4_combout\ & (\u_vga_dri|Add2~6_combout\)))) # (!\u_vga_dri|Add2~0_combout\ & ((\u_vga_dri|Add2~2_combout\ & 
-- ((!\u_vga_dri|Add2~4_combout\))) # (!\u_vga_dri|Add2~2_combout\ & (\u_vga_dri|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~0_combout\,
	datab => \u_vga_dri|Add2~6_combout\,
	datac => \u_vga_dri|Add2~2_combout\,
	datad => \u_vga_dri|Add2~4_combout\,
	combout => \comb_11|Mux60~0_combout\);

-- Location: LCCOMB_X12_Y9_N28
\comb_11|Mux60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux60~1_combout\ = (\u_vga_dri|data_req~0_combout\ & (\u_vga_dri|data_en~2_combout\ & (\u_vga_dri|data_en~7_combout\ & \comb_11|Mux60~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_req~0_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|data_en~7_combout\,
	datad => \comb_11|Mux60~0_combout\,
	combout => \comb_11|Mux60~1_combout\);

-- Location: LCCOMB_X12_Y9_N30
\comb_11|Mux60~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux60~4_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux60~1_combout\))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux60~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Mux60~3_combout\,
	datad => \comb_11|Mux60~1_combout\,
	combout => \comb_11|Mux60~4_combout\);

-- Location: LCCOMB_X11_Y9_N4
\comb_11|Mux59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux59~0_combout\ = (!\u_vga_dri|Add2~6_combout\ & (\u_vga_dri|Add2~4_combout\ & (\u_vga_dri|Add2~2_combout\ $ (\u_vga_dri|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~2_combout\,
	datab => \u_vga_dri|Add2~6_combout\,
	datac => \u_vga_dri|Add2~8_combout\,
	datad => \u_vga_dri|Add2~4_combout\,
	combout => \comb_11|Mux59~0_combout\);

-- Location: LCCOMB_X10_Y9_N14
\comb_11|Mux59~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux59~1_combout\ = (\u_vga_dri|data_en~7_combout\ & (\u_vga_dri|data_en~2_combout\ & (\u_vga_dri|data_req~0_combout\ & \comb_11|Mux59~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~7_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \comb_11|Mux59~0_combout\,
	combout => \comb_11|Mux59~1_combout\);

-- Location: LCCOMB_X11_Y9_N26
\comb_11|Mux59~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux59~2_combout\ = (\u_vga_dri|Add2~2_combout\ & (!\u_vga_dri|Add2~4_combout\ & ((\u_vga_dri|Add2~8_combout\) # (!\u_vga_dri|Add2~6_combout\)))) # (!\u_vga_dri|Add2~2_combout\ & (\u_vga_dri|Add2~6_combout\ & (\u_vga_dri|Add2~8_combout\ $ 
-- (\u_vga_dri|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~2_combout\,
	datab => \u_vga_dri|Add2~6_combout\,
	datac => \u_vga_dri|Add2~8_combout\,
	datad => \u_vga_dri|Add2~4_combout\,
	combout => \comb_11|Mux59~2_combout\);

-- Location: LCCOMB_X10_Y9_N24
\comb_11|Mux59~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux59~3_combout\ = (\u_vga_dri|data_en~7_combout\ & (\u_vga_dri|data_en~2_combout\ & (\u_vga_dri|data_req~0_combout\ & \comb_11|Mux59~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~7_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \comb_11|Mux59~2_combout\,
	combout => \comb_11|Mux59~3_combout\);

-- Location: LCCOMB_X11_Y9_N0
\comb_11|Mux59~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux59~4_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (\comb_11|Mux59~1_combout\)) # (!\u_vga_dri|pix_x[0]~1_combout\ & ((\comb_11|Mux59~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux59~1_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux59~3_combout\,
	combout => \comb_11|Mux59~4_combout\);

-- Location: LCCOMB_X12_Y9_N4
\comb_11|Mux67~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~9_combout\ = (\comb_11|Mux271~0_combout\ & (((\u_vga_dri|pix_y[0]~0_combout\)))) # (!\comb_11|Mux271~0_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux59~4_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & 
-- (\comb_11|Mux60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux60~4_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|Mux59~4_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux67~9_combout\);

-- Location: LCCOMB_X11_Y9_N24
\comb_11|Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux62~0_combout\ = (\u_vga_dri|Add2~6_combout\ & (!\u_vga_dri|Add2~4_combout\ & (\u_vga_dri|Add2~0_combout\ $ (\u_vga_dri|Add2~8_combout\)))) # (!\u_vga_dri|Add2~6_combout\ & (\u_vga_dri|Add2~0_combout\ & (\u_vga_dri|Add2~8_combout\ $ 
-- (!\u_vga_dri|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~0_combout\,
	datab => \u_vga_dri|Add2~8_combout\,
	datac => \u_vga_dri|Add2~6_combout\,
	datad => \u_vga_dri|Add2~4_combout\,
	combout => \comb_11|Mux62~0_combout\);

-- Location: LCCOMB_X12_Y9_N16
\comb_11|Mux62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux62~1_combout\ = (\u_vga_dri|data_req~0_combout\ & (\u_vga_dri|data_en~2_combout\ & (\u_vga_dri|data_en~7_combout\ & \comb_11|Mux62~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_req~0_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|data_en~7_combout\,
	datad => \comb_11|Mux62~0_combout\,
	combout => \comb_11|Mux62~1_combout\);

-- Location: LCCOMB_X12_Y9_N22
\comb_11|Mux62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux62~2_combout\ = (!\u_vga_dri|pix_x[1]~0_combout\ & \comb_11|Mux62~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux62~1_combout\,
	combout => \comb_11|Mux62~2_combout\);

-- Location: LCCOMB_X12_Y9_N24
\comb_11|Mux67~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~10_combout\ = (\comb_11|Mux67~9_combout\ & ((\comb_11|Mux61~4_combout\) # ((!\comb_11|Mux271~0_combout\)))) # (!\comb_11|Mux67~9_combout\ & (((\comb_11|Mux62~2_combout\ & \comb_11|Mux271~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux61~4_combout\,
	datab => \comb_11|Mux67~9_combout\,
	datac => \comb_11|Mux62~2_combout\,
	datad => \comb_11|Mux271~0_combout\,
	combout => \comb_11|Mux67~10_combout\);

-- Location: LCCOMB_X13_Y12_N16
\comb_11|Mux67~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~15_combout\ = (\comb_11|Add1~1_combout\ & ((\comb_11|Add1~2_combout\ & ((\comb_11|Mux67~10_combout\))) # (!\comb_11|Add1~2_combout\ & (\comb_11|Mux67~14_combout\)))) # (!\comb_11|Add1~1_combout\ & (((\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux67~14_combout\,
	datab => \comb_11|Mux67~10_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux67~15_combout\);

-- Location: LCCOMB_X13_Y12_N28
\comb_11|Mux67~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux67~18_combout\ = (\comb_11|Add1~1_combout\ & (((\comb_11|Mux67~15_combout\)))) # (!\comb_11|Add1~1_combout\ & ((\comb_11|Mux67~15_combout\ & (\comb_11|Mux67~17_combout\)) # (!\comb_11|Mux67~15_combout\ & ((\comb_11|Mux67~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux67~17_combout\,
	datab => \comb_11|Mux67~8_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Mux67~15_combout\,
	combout => \comb_11|Mux67~18_combout\);

-- Location: LCCOMB_X13_Y9_N18
\comb_11|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux9~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\ & ((!\u_vga_dri|pix_x[3]~4_combout\))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (!\u_vga_dri|pix_x[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux9~0_combout\);

-- Location: LCCOMB_X13_Y9_N12
\comb_11|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux9~1_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & \comb_11|Mux9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux9~0_combout\,
	combout => \comb_11|Mux9~1_combout\);

-- Location: LCCOMB_X13_Y9_N22
\comb_11|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux8~1_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\) # ((\u_vga_dri|pix_x[1]~0_combout\) # (!\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & 
-- ((!\u_vga_dri|pix_x[1]~0_combout\) # (!\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux8~1_combout\);

-- Location: LCCOMB_X13_Y9_N0
\comb_11|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux8~0_combout\ = (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\) # ((\u_vga_dri|pix_x[1]~0_combout\ & \u_vga_dri|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|Add2~0_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux8~0_combout\);

-- Location: LCCOMB_X13_Y9_N24
\comb_11|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux8~2_combout\ = (\comb_11|Mux8~0_combout\) # ((\u_vga_dri|pix_x[2]~3_combout\ & !\comb_11|Mux8~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \comb_11|Mux8~1_combout\,
	datad => \comb_11|Mux8~0_combout\,
	combout => \comb_11|Mux8~2_combout\);

-- Location: LCCOMB_X13_Y9_N14
\comb_11|Mux16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux16~5_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (((\comb_11|Mux271~0_combout\) # (\comb_11|Mux8~2_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux9~1_combout\ & (!\comb_11|Mux271~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux9~1_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Mux271~0_combout\,
	datad => \comb_11|Mux8~2_combout\,
	combout => \comb_11|Mux16~5_combout\);

-- Location: LCCOMB_X14_Y10_N30
\comb_11|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux11~1_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\ & !\u_vga_dri|pix_x[2]~3_combout\))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & 
-- (\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_x[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux11~1_combout\);

-- Location: LCCOMB_X14_Y10_N12
\comb_11|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux10~0_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\) # (!\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (!\u_vga_dri|pix_x[2]~3_combout\ & 
-- (\u_vga_dri|pix_x[0]~1_combout\ $ (\u_vga_dri|pix_x[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux10~0_combout\);

-- Location: LCCOMB_X14_Y9_N24
\comb_11|Mux16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux16~14_combout\ = (!\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux16~5_combout\ & ((!\comb_11|Mux10~0_combout\))) # (!\comb_11|Mux16~5_combout\ & (\comb_11|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux16~5_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Mux11~1_combout\,
	datad => \comb_11|Mux10~0_combout\,
	combout => \comb_11|Mux16~14_combout\);

-- Location: LCCOMB_X11_Y9_N16
\comb_11|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux0~0_combout\ = (\u_vga_dri|Add2~2_combout\ & (\u_vga_dri|data_req~0_combout\ & (\u_vga_dri|data_en~3_combout\ & \u_vga_dri|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~2_combout\,
	datab => \u_vga_dri|data_req~0_combout\,
	datac => \u_vga_dri|data_en~3_combout\,
	datad => \u_vga_dri|Add2~4_combout\,
	combout => \comb_11|Mux0~0_combout\);

-- Location: LCCOMB_X14_Y9_N0
\comb_11|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux11~0_combout\ = (\comb_11|Mux0~0_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & \u_vga_dri|pix_x[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux0~0_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux11~0_combout\);

-- Location: LCCOMB_X14_Y9_N26
\comb_11|Mux16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux16~15_combout\ = (\comb_11|Mux271~0_combout\ & (((\comb_11|Mux16~14_combout\) # (\comb_11|Mux11~0_combout\)))) # (!\comb_11|Mux271~0_combout\ & (\comb_11|Mux16~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux16~5_combout\,
	datab => \comb_11|Mux16~14_combout\,
	datac => \comb_11|Mux271~0_combout\,
	datad => \comb_11|Mux11~0_combout\,
	combout => \comb_11|Mux16~15_combout\);

-- Location: LCCOMB_X10_Y10_N22
\comb_11|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux13~0_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & !\u_vga_dri|pix_x[2]~3_combout\))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & 
-- (\u_vga_dri|pix_x[1]~0_combout\ $ (!\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux13~0_combout\);

-- Location: LCCOMB_X10_Y10_N8
\comb_11|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux12~0_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (((!\u_vga_dri|pix_x[2]~3_combout\) # (!\u_vga_dri|pix_x[3]~4_combout\)) # (!\u_vga_dri|pix_x[0]~1_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\) # 
-- ((\u_vga_dri|pix_x[3]~4_combout\) # (\u_vga_dri|pix_x[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux12~0_combout\);

-- Location: LCCOMB_X10_Y10_N6
\comb_11|Mux16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux16~12_combout\ = (!\u_vga_dri|pix_x[4]~2_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux12~0_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux13~0_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Mux12~0_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux16~12_combout\);

-- Location: LCCOMB_X14_Y9_N30
\comb_11|Mux16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux16~13_combout\ = (\comb_11|Mux271~0_combout\ & (((\u_vga_dri|pix_y[0]~0_combout\)))) # (!\comb_11|Mux271~0_combout\ & ((\comb_11|Mux16~12_combout\) # ((\comb_11|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux16~12_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Mux271~0_combout\,
	datad => \comb_11|Mux11~0_combout\,
	combout => \comb_11|Mux16~13_combout\);

-- Location: LCCOMB_X14_Y9_N18
\comb_11|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux0~1_combout\ = (\comb_11|Mux0~0_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & !\u_vga_dri|pix_x[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux0~0_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux0~1_combout\);

-- Location: LCCOMB_X14_Y9_N12
\comb_11|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux14~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\) # (!\u_vga_dri|pix_x[1]~0_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & !\u_vga_dri|pix_x[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux14~0_combout\);

-- Location: LCCOMB_X14_Y9_N2
\comb_11|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux14~1_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & (!\comb_11|Mux14~0_combout\)) # (!\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\))))) # (!\u_vga_dri|pix_x[0]~1_combout\ & 
-- (\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux14~0_combout\ $ (\u_vga_dri|pix_x[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux14~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux14~1_combout\);

-- Location: LCCOMB_X14_Y9_N16
\comb_11|Mux16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux16~6_combout\ = (\comb_11|Mux16~13_combout\ & (((\comb_11|Mux14~1_combout\) # (!\comb_11|Mux271~0_combout\)))) # (!\comb_11|Mux16~13_combout\ & (\comb_11|Mux0~1_combout\ & (\comb_11|Mux271~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux16~13_combout\,
	datab => \comb_11|Mux0~1_combout\,
	datac => \comb_11|Mux271~0_combout\,
	datad => \comb_11|Mux14~1_combout\,
	combout => \comb_11|Mux16~6_combout\);

-- Location: LCCOMB_X14_Y9_N6
\comb_11|Mux16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux16~7_combout\ = (\comb_11|Add1~2_combout\ & (((\comb_11|Mux16~15_combout\)) # (!\comb_11|Add1~1_combout\))) # (!\comb_11|Add1~2_combout\ & (\comb_11|Add1~1_combout\ & ((\comb_11|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Add1~1_combout\,
	datac => \comb_11|Mux16~15_combout\,
	datad => \comb_11|Mux16~6_combout\,
	combout => \comb_11|Mux16~7_combout\);

-- Location: LCCOMB_X13_Y9_N26
\comb_11|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux16~1_combout\ = (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & \u_vga_dri|pix_x[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux16~1_combout\);

-- Location: LCCOMB_X13_Y9_N8
\comb_11|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux16~2_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux16~1_combout\)) # (!\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux57~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux16~1_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \comb_11|Mux57~1_combout\,
	combout => \comb_11|Mux16~2_combout\);

-- Location: LCCOMB_X13_Y7_N14
\comb_11|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux27~0_combout\ = (((!\u_vga_dri|Add2~8_combout\ & !\u_vga_dri|Add2~0_combout\)) # (!\u_vga_dri|data_en~3_combout\)) # (!\u_vga_dri|data_req~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~8_combout\,
	datab => \u_vga_dri|data_req~0_combout\,
	datac => \u_vga_dri|data_en~3_combout\,
	datad => \u_vga_dri|Add2~0_combout\,
	combout => \comb_11|Mux27~0_combout\);

-- Location: LCCOMB_X13_Y9_N20
\comb_11|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux3~0_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & \comb_11|Mux27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Mux27~0_combout\,
	combout => \comb_11|Mux3~0_combout\);

-- Location: LCCOMB_X13_Y9_N6
\comb_11|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux4~0_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ $ (((!\u_vga_dri|pix_x[2]~3_combout\ & !\u_vga_dri|pix_x[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux4~0_combout\);

-- Location: LCCOMB_X13_Y9_N4
\comb_11|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux16~0_combout\ = (\comb_11|Mux3~0_combout\) # ((\comb_11|Mux4~0_combout\ & ((!\u_vga_dri|Add2~6_combout\) # (!\comb_11|Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux67~0_combout\,
	datab => \comb_11|Mux3~0_combout\,
	datac => \u_vga_dri|Add2~6_combout\,
	datad => \comb_11|Mux4~0_combout\,
	combout => \comb_11|Mux16~0_combout\);

-- Location: LCCOMB_X13_Y9_N10
\comb_11|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux7~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\) # (\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux7~0_combout\);

-- Location: LCCOMB_X13_Y9_N16
\comb_11|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux16~3_combout\ = (!\u_vga_dri|pix_x[3]~4_combout\ & (!\u_vga_dri|pix_y[0]~0_combout\ & \comb_11|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux7~0_combout\,
	combout => \comb_11|Mux16~3_combout\);

-- Location: LCCOMB_X13_Y9_N30
\comb_11|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux16~4_combout\ = (\comb_11|Mux271~0_combout\ & ((\comb_11|Mux16~2_combout\) # ((\comb_11|Mux16~3_combout\)))) # (!\comb_11|Mux271~0_combout\ & (((\comb_11|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Mux16~2_combout\,
	datac => \comb_11|Mux16~0_combout\,
	datad => \comb_11|Mux16~3_combout\,
	combout => \comb_11|Mux16~4_combout\);

-- Location: LCCOMB_X14_Y9_N14
\comb_11|Mux64~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux64~1_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (((!\u_vga_dri|pix_x[0]~1_combout\) # (!\u_vga_dri|pix_x[3]~4_combout\)) # (!\comb_11|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux0~0_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux64~1_combout\);

-- Location: LCCOMB_X14_Y9_N28
\comb_11|Mux16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux16~8_combout\ = (\comb_11|Mux271~0_combout\ & (((\u_vga_dri|pix_y[0]~0_combout\)))) # (!\comb_11|Mux271~0_combout\ & ((\comb_11|Mux0~1_combout\) # ((\comb_11|Mux64~1_combout\ & !\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Mux0~1_combout\,
	datac => \comb_11|Mux64~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux16~8_combout\);

-- Location: LCCOMB_X14_Y9_N20
\comb_11|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux3~1_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\) # ((!\u_vga_dri|pix_x[2]~3_combout\ & !\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\) # 
-- ((\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux3~1_combout\);

-- Location: LCCOMB_X14_Y9_N22
\comb_11|Mux16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux16~10_combout\ = (\comb_11|Mux16~8_combout\ & (((\u_vga_dri|pix_x[1]~0_combout\)))) # (!\comb_11|Mux16~8_combout\ & ((\comb_11|Mux3~0_combout\) # ((!\comb_11|Mux3~1_combout\ & \u_vga_dri|pix_x[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux3~0_combout\,
	datab => \comb_11|Mux3~1_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux16~8_combout\,
	combout => \comb_11|Mux16~10_combout\);

-- Location: LCCOMB_X14_Y9_N10
\comb_11|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux2~0_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\) # ((\u_vga_dri|pix_x[4]~2_combout\) # (!\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ $ 
-- (((\u_vga_dri|pix_x[2]~3_combout\) # (\u_vga_dri|pix_x[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux2~0_combout\);

-- Location: LCCOMB_X14_Y9_N8
\comb_11|Mux16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux16~11_combout\ = (\comb_11|Mux271~0_combout\ & (\comb_11|Mux16~10_combout\ & ((!\comb_11|Mux2~0_combout\) # (!\comb_11|Mux16~8_combout\)))) # (!\comb_11|Mux271~0_combout\ & (\comb_11|Mux16~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Mux16~8_combout\,
	datac => \comb_11|Mux16~10_combout\,
	datad => \comb_11|Mux2~0_combout\,
	combout => \comb_11|Mux16~11_combout\);

-- Location: LCCOMB_X14_Y9_N4
\comb_11|Mux16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux16~9_combout\ = (\comb_11|Mux16~7_combout\ & (((\comb_11|Mux16~11_combout\) # (\comb_11|Add1~1_combout\)))) # (!\comb_11|Mux16~7_combout\ & (\comb_11|Mux16~4_combout\ & ((!\comb_11|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux16~7_combout\,
	datab => \comb_11|Mux16~4_combout\,
	datac => \comb_11|Mux16~11_combout\,
	datad => \comb_11|Add1~1_combout\,
	combout => \comb_11|Mux16~9_combout\);

-- Location: LCCOMB_X11_Y12_N26
\comb_11|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux29~1_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & ((\comb_11|Add1~1_combout\) # ((\u_vga_dri|pix_x[3]~4_combout\) # (!\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~1_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux29~1_combout\);

-- Location: LCCOMB_X11_Y12_N0
\comb_11|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux29~0_combout\ = (\comb_11|Add1~1_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & !\u_vga_dri|pix_x[1]~0_combout\))) # (!\comb_11|Add1~1_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & 
-- (!\u_vga_dri|pix_x[4]~2_combout\ & \u_vga_dri|pix_x[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~1_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux29~0_combout\);

-- Location: LCCOMB_X11_Y12_N12
\comb_11|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux29~2_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & (!\comb_11|Mux29~1_combout\ & \comb_11|Mux29~0_combout\))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\comb_11|Mux29~1_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ 
-- (!\comb_11|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \comb_11|Mux29~1_combout\,
	datad => \comb_11|Mux29~0_combout\,
	combout => \comb_11|Mux29~2_combout\);

-- Location: LCCOMB_X11_Y12_N22
\comb_11|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux30~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ $ (((!\u_vga_dri|pix_x[4]~2_combout\ & \u_vga_dri|pix_x[1]~0_combout\))))) # (!\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\) # 
-- ((\u_vga_dri|pix_x[4]~2_combout\ & \u_vga_dri|pix_x[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux30~0_combout\);

-- Location: LCCOMB_X11_Y12_N8
\comb_11|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux30~1_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (((\u_vga_dri|pix_x[1]~0_combout\) # (!\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & ((!\u_vga_dri|pix_x[1]~0_combout\) # 
-- (!\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux30~1_combout\);

-- Location: LCCOMB_X11_Y12_N30
\comb_11|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux30~2_combout\ = (\comb_11|Add1~1_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ & ((!\comb_11|Mux30~1_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux30~0_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \comb_11|Mux30~1_combout\,
	datad => \comb_11|Add1~1_combout\,
	combout => \comb_11|Mux30~2_combout\);

-- Location: LCCOMB_X12_Y12_N4
\comb_11|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux30~3_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ $ (!\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & 
-- (!\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_x[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux30~3_combout\);

-- Location: LCCOMB_X11_Y12_N28
\comb_11|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux30~4_combout\ = (\comb_11|Mux30~2_combout\) # ((!\u_vga_dri|pix_x[2]~3_combout\ & (!\comb_11|Add1~1_combout\ & \comb_11|Mux30~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux30~2_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Mux30~3_combout\,
	combout => \comb_11|Mux30~4_combout\);

-- Location: LCCOMB_X11_Y12_N14
\comb_11|Mux33~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux33~6_combout\ = (\comb_11|Mux271~0_combout\ & (((\u_vga_dri|pix_y[0]~0_combout\)))) # (!\comb_11|Mux271~0_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux29~2_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\ & 
-- ((\comb_11|Mux30~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux29~2_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux30~4_combout\,
	combout => \comb_11|Mux33~6_combout\);

-- Location: LCCOMB_X10_Y9_N4
\comb_11|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux23~0_combout\ = (\comb_11|Mux67~0_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\ & (\u_vga_dri|Add2~4_combout\ & \u_vga_dri|Add2~2_combout\)) # (!\u_vga_dri|pix_x[4]~2_combout\ & (!\u_vga_dri|Add2~4_combout\ & !\u_vga_dri|Add2~2_combout\)))) # 
-- (!\comb_11|Mux67~0_combout\ & (!\u_vga_dri|pix_x[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux67~0_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|Add2~4_combout\,
	datad => \u_vga_dri|Add2~2_combout\,
	combout => \comb_11|Mux23~0_combout\);

-- Location: LCCOMB_X12_Y12_N10
\comb_11|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux23~1_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\) # ((\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\)) # 
-- (!\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux23~1_combout\);

-- Location: LCCOMB_X12_Y12_N24
\comb_11|Mux33~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux33~7_combout\ = (!\comb_11|Add1~1_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\ & ((!\comb_11|Mux23~1_combout\))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (!\comb_11|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux23~0_combout\,
	datab => \comb_11|Add1~1_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \comb_11|Mux23~1_combout\,
	combout => \comb_11|Mux33~7_combout\);

-- Location: LCCOMB_X12_Y12_N2
\comb_11|Mux33~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux33~8_combout\ = (\comb_11|Mux33~7_combout\) # ((\comb_11|Mux58~1_combout\ & (\comb_11|Add1~1_combout\ & !\u_vga_dri|pix_x[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux58~1_combout\,
	datab => \comb_11|Add1~1_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \comb_11|Mux33~7_combout\,
	combout => \comb_11|Mux33~8_combout\);

-- Location: LCCOMB_X12_Y12_N0
\comb_11|Mux33~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux33~9_combout\ = (\comb_11|Mux33~6_combout\ & (((\comb_11|Mux33~8_combout\) # (!\comb_11|Mux271~0_combout\)))) # (!\comb_11|Mux33~6_combout\ & (\comb_11|Mux33~3_combout\ & (\comb_11|Mux271~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux33~6_combout\,
	datab => \comb_11|Mux33~3_combout\,
	datac => \comb_11|Mux271~0_combout\,
	datad => \comb_11|Mux33~8_combout\,
	combout => \comb_11|Mux33~9_combout\);

-- Location: LCCOMB_X12_Y13_N4
\comb_11|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux27~2_combout\ = (\comb_11|Add1~1_combout\ & ((!\u_vga_dri|pix_x[4]~2_combout\) # (!\u_vga_dri|pix_x[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux27~2_combout\);

-- Location: LCCOMB_X12_Y13_N26
\comb_11|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux27~1_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (!\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Add1~1_combout\) # (\u_vga_dri|pix_x[1]~0_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & 
-- ((\comb_11|Add1~1_combout\) # (!\u_vga_dri|pix_x[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~1_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux27~1_combout\);

-- Location: LCCOMB_X12_Y13_N28
\comb_11|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux27~3_combout\ = (\comb_11|Mux27~1_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (((\comb_11|Mux27~2_combout\) # (!\u_vga_dri|pix_x[1]~0_combout\))))) # (!\comb_11|Mux27~1_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ & 
-- (\comb_11|Mux27~2_combout\)) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux27~1_combout\,
	datab => \comb_11|Mux27~2_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux27~3_combout\);

-- Location: LCCOMB_X12_Y13_N10
\comb_11|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux27~4_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (\comb_11|Mux27~3_combout\ & ((\comb_11|Mux27~2_combout\) # (!\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[1]~0_combout\ & ((\comb_11|Mux27~3_combout\) # 
-- ((!\u_vga_dri|pix_x[0]~1_combout\ & \comb_11|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \comb_11|Mux27~2_combout\,
	datad => \comb_11|Mux27~3_combout\,
	combout => \comb_11|Mux27~4_combout\);

-- Location: LCCOMB_X12_Y13_N12
\comb_11|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux28~0_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (!\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Add1~1_combout\) # (!\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (\comb_11|Add1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~1_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux28~0_combout\);

-- Location: LCCOMB_X12_Y13_N18
\comb_11|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux28~1_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (((!\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (!\comb_11|Add1~1_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ $ 
-- (\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~1_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux28~1_combout\);

-- Location: LCCOMB_X12_Y13_N22
\comb_11|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux28~3_combout\ = (\comb_11|Mux28~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ $ (((\u_vga_dri|pix_x[0]~1_combout\) # (!\comb_11|Mux28~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux28~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux28~1_combout\,
	combout => \comb_11|Mux28~3_combout\);

-- Location: LCCOMB_X12_Y13_N16
\comb_11|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux28~2_combout\ = (\comb_11|Mux28~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\))) # (!\comb_11|Mux28~0_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ $ 
-- (!\comb_11|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux28~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux28~1_combout\,
	combout => \comb_11|Mux28~2_combout\);

-- Location: LCCOMB_X12_Y13_N8
\comb_11|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux28~4_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|Mux28~3_combout\)) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|Mux28~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \comb_11|Mux28~3_combout\,
	datad => \comb_11|Mux28~2_combout\,
	combout => \comb_11|Mux28~4_combout\);

-- Location: LCCOMB_X10_Y12_N16
\comb_11|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux25~0_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\) # ((\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[4]~2_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\) # (\u_vga_dri|pix_x[2]~3_combout\ $ 
-- (\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux25~0_combout\);

-- Location: LCCOMB_X11_Y12_N4
\comb_11|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux25~1_combout\ = (\comb_11|Add1~1_combout\ & ((\comb_11|Mux3~0_combout\) # ((!\comb_11|Mux25~0_combout\ & \u_vga_dri|pix_x[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux25~0_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Mux3~0_combout\,
	combout => \comb_11|Mux25~1_combout\);

-- Location: LCCOMB_X11_Y12_N6
\comb_11|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux26~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (((\u_vga_dri|pix_x[1]~0_combout\) # (!\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ $ 
-- (\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux26~0_combout\);

-- Location: LCCOMB_X11_Y12_N10
\comb_11|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux26~2_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ $ (\u_vga_dri|pix_x[2]~3_combout\))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[4]~2_combout\ & 
-- !\u_vga_dri|pix_x[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux26~2_combout\);

-- Location: LCCOMB_X11_Y12_N16
\comb_11|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux26~1_combout\ = (!\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & !\u_vga_dri|pix_x[2]~3_combout\)) # (!\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[4]~2_combout\ & 
-- \u_vga_dri|pix_x[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux26~1_combout\);

-- Location: LCCOMB_X11_Y12_N20
\comb_11|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux26~3_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (((\comb_11|Mux26~1_combout\) # (!\comb_11|Add1~1_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (\comb_11|Mux26~2_combout\ & (\comb_11|Add1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux26~2_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Mux26~1_combout\,
	combout => \comb_11|Mux26~3_combout\);

-- Location: LCCOMB_X11_Y12_N18
\comb_11|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux26~4_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & \u_vga_dri|pix_x[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux26~4_combout\);

-- Location: LCCOMB_X11_Y12_N24
\comb_11|Mux26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux26~5_combout\ = (\comb_11|Mux26~3_combout\ & (((\comb_11|Add1~1_combout\) # (!\comb_11|Mux26~4_combout\)))) # (!\comb_11|Mux26~3_combout\ & (\comb_11|Mux26~0_combout\ & (!\comb_11|Add1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux26~0_combout\,
	datab => \comb_11|Mux26~3_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Mux26~4_combout\,
	combout => \comb_11|Mux26~5_combout\);

-- Location: LCCOMB_X11_Y12_N2
\comb_11|Mux33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux33~4_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux271~0_combout\) # ((\comb_11|Mux25~1_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Mux271~0_combout\ & ((\comb_11|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|Mux25~1_combout\,
	datad => \comb_11|Mux26~5_combout\,
	combout => \comb_11|Mux33~4_combout\);

-- Location: LCCOMB_X12_Y13_N14
\comb_11|Mux33~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux33~5_combout\ = (\comb_11|Mux271~0_combout\ & ((\comb_11|Mux33~4_combout\ & (\comb_11|Mux27~4_combout\)) # (!\comb_11|Mux33~4_combout\ & ((\comb_11|Mux28~4_combout\))))) # (!\comb_11|Mux271~0_combout\ & (((\comb_11|Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux27~4_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|Mux28~4_combout\,
	datad => \comb_11|Mux33~4_combout\,
	combout => \comb_11|Mux33~5_combout\);

-- Location: LCCOMB_X13_Y13_N2
\comb_11|pix_data[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~2_combout\ = (\u_mode_selector|Decoder4~0_combout\ & ((\comb_11|Add1~2_combout\ & ((\comb_11|Mux33~5_combout\))) # (!\comb_11|Add1~2_combout\ & (\comb_11|Mux33~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \u_mode_selector|Decoder4~0_combout\,
	datac => \comb_11|Mux33~9_combout\,
	datad => \comb_11|Mux33~5_combout\,
	combout => \comb_11|pix_data[13]~2_combout\);

-- Location: LCCOMB_X13_Y13_N16
\comb_11|pix_data[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~3_combout\ = (!\u_mode_selector|Decoder3~0_combout\ & ((\comb_11|pix_data[13]~2_combout\) # ((\comb_11|Mux16~9_combout\ & !\u_mode_selector|Decoder4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux16~9_combout\,
	datab => \u_mode_selector|Decoder4~0_combout\,
	datac => \u_mode_selector|Decoder3~0_combout\,
	datad => \comb_11|pix_data[13]~2_combout\,
	combout => \comb_11|pix_data[13]~3_combout\);

-- Location: LCCOMB_X13_Y12_N26
\comb_11|pix_data[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~4_combout\ = (\comb_11|pix_data[13]~0_combout\ & (((\comb_11|Mux67~18_combout\)))) # (!\comb_11|pix_data[13]~0_combout\ & ((\comb_11|pix_data[13]~1_combout\) # ((\comb_11|pix_data[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|pix_data[13]~1_combout\,
	datab => \comb_11|Mux67~18_combout\,
	datac => \comb_11|pix_data[13]~3_combout\,
	datad => \comb_11|pix_data[13]~0_combout\,
	combout => \comb_11|pix_data[13]~4_combout\);

-- Location: LCCOMB_X11_Y7_N14
\u_vga_dri|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add2~10_combout\ = (\u_vga_dri|cnt_h\(5) & (\u_vga_dri|Add2~9\ & VCC)) # (!\u_vga_dri|cnt_h\(5) & (!\u_vga_dri|Add2~9\))
-- \u_vga_dri|Add2~11\ = CARRY((!\u_vga_dri|cnt_h\(5) & !\u_vga_dri|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_h\(5),
	datad => VCC,
	cin => \u_vga_dri|Add2~9\,
	combout => \u_vga_dri|Add2~10_combout\,
	cout => \u_vga_dri|Add2~11\);

-- Location: LCCOMB_X13_Y7_N6
\comb_11|always0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|always0~5_combout\ = (\u_vga_dri|Add2~8_combout\) # (\u_vga_dri|Add2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~8_combout\,
	datad => \u_vga_dri|Add2~10_combout\,
	combout => \comb_11|always0~5_combout\);

-- Location: LCCOMB_X11_Y7_N16
\u_vga_dri|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add2~12_combout\ = (\u_vga_dri|cnt_h\(6) & ((GND) # (!\u_vga_dri|Add2~11\))) # (!\u_vga_dri|cnt_h\(6) & (\u_vga_dri|Add2~11\ $ (GND)))
-- \u_vga_dri|Add2~13\ = CARRY((\u_vga_dri|cnt_h\(6)) # (!\u_vga_dri|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_h\(6),
	datad => VCC,
	cin => \u_vga_dri|Add2~11\,
	combout => \u_vga_dri|Add2~12_combout\,
	cout => \u_vga_dri|Add2~13\);

-- Location: LCCOMB_X12_Y7_N16
\u_vga_dri|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add3~8_combout\ = (\u_vga_dri|cnt_v\(4) & (\u_vga_dri|Add3~7\ $ (GND))) # (!\u_vga_dri|cnt_v\(4) & (!\u_vga_dri|Add3~7\ & VCC))
-- \u_vga_dri|Add3~9\ = CARRY((\u_vga_dri|cnt_v\(4) & !\u_vga_dri|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(4),
	datad => VCC,
	cin => \u_vga_dri|Add3~7\,
	combout => \u_vga_dri|Add3~8_combout\,
	cout => \u_vga_dri|Add3~9\);

-- Location: LCCOMB_X12_Y7_N18
\u_vga_dri|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add3~10_combout\ = (\u_vga_dri|cnt_v\(5) & (\u_vga_dri|Add3~9\ & VCC)) # (!\u_vga_dri|cnt_v\(5) & (!\u_vga_dri|Add3~9\))
-- \u_vga_dri|Add3~11\ = CARRY((!\u_vga_dri|cnt_v\(5) & !\u_vga_dri|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(5),
	datad => VCC,
	cin => \u_vga_dri|Add3~9\,
	combout => \u_vga_dri|Add3~10_combout\,
	cout => \u_vga_dri|Add3~11\);

-- Location: LCCOMB_X12_Y7_N20
\u_vga_dri|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add3~12_combout\ = (\u_vga_dri|cnt_v\(6) & ((GND) # (!\u_vga_dri|Add3~11\))) # (!\u_vga_dri|cnt_v\(6) & (\u_vga_dri|Add3~11\ $ (GND)))
-- \u_vga_dri|Add3~13\ = CARRY((\u_vga_dri|cnt_v\(6)) # (!\u_vga_dri|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_v\(6),
	datad => VCC,
	cin => \u_vga_dri|Add3~11\,
	combout => \u_vga_dri|Add3~12_combout\,
	cout => \u_vga_dri|Add3~13\);

-- Location: LCCOMB_X13_Y7_N20
\comb_11|always0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|always0~6_combout\ = (\comb_11|Mux67~0_combout\ & ((\u_vga_dri|Add3~12_combout\) # ((\comb_11|always0~5_combout\ & \u_vga_dri|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|always0~5_combout\,
	datab => \comb_11|Mux67~0_combout\,
	datac => \u_vga_dri|Add2~12_combout\,
	datad => \u_vga_dri|Add3~12_combout\,
	combout => \comb_11|always0~6_combout\);

-- Location: LCCOMB_X12_Y7_N22
\u_vga_dri|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add3~14_combout\ = (\u_vga_dri|cnt_v\(7) & (\u_vga_dri|Add3~13\ & VCC)) # (!\u_vga_dri|cnt_v\(7) & (!\u_vga_dri|Add3~13\))
-- \u_vga_dri|Add3~15\ = CARRY((!\u_vga_dri|cnt_v\(7) & !\u_vga_dri|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_v\(7),
	datad => VCC,
	cin => \u_vga_dri|Add3~13\,
	combout => \u_vga_dri|Add3~14_combout\,
	cout => \u_vga_dri|Add3~15\);

-- Location: LCCOMB_X12_Y7_N24
\u_vga_dri|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add3~16_combout\ = (\u_vga_dri|cnt_v\(8) & ((GND) # (!\u_vga_dri|Add3~15\))) # (!\u_vga_dri|cnt_v\(8) & (\u_vga_dri|Add3~15\ $ (GND)))
-- \u_vga_dri|Add3~17\ = CARRY((\u_vga_dri|cnt_v\(8)) # (!\u_vga_dri|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(8),
	datad => VCC,
	cin => \u_vga_dri|Add3~15\,
	combout => \u_vga_dri|Add3~16_combout\,
	cout => \u_vga_dri|Add3~17\);

-- Location: LCCOMB_X11_Y7_N18
\u_vga_dri|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add2~14_combout\ = (\u_vga_dri|cnt_h\(7) & (!\u_vga_dri|Add2~13\)) # (!\u_vga_dri|cnt_h\(7) & ((\u_vga_dri|Add2~13\) # (GND)))
-- \u_vga_dri|Add2~15\ = CARRY((!\u_vga_dri|Add2~13\) # (!\u_vga_dri|cnt_h\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_h\(7),
	datad => VCC,
	cin => \u_vga_dri|Add2~13\,
	combout => \u_vga_dri|Add2~14_combout\,
	cout => \u_vga_dri|Add2~15\);

-- Location: LCCOMB_X11_Y7_N20
\u_vga_dri|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add2~16_combout\ = (\u_vga_dri|cnt_h\(8) & ((GND) # (!\u_vga_dri|Add2~15\))) # (!\u_vga_dri|cnt_h\(8) & (\u_vga_dri|Add2~15\ $ (GND)))
-- \u_vga_dri|Add2~17\ = CARRY((\u_vga_dri|cnt_h\(8)) # (!\u_vga_dri|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_h\(8),
	datad => VCC,
	cin => \u_vga_dri|Add2~15\,
	combout => \u_vga_dri|Add2~16_combout\,
	cout => \u_vga_dri|Add2~17\);

-- Location: LCCOMB_X11_Y7_N22
\u_vga_dri|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add2~18_combout\ = (\u_vga_dri|cnt_h\(9) & (\u_vga_dri|Add2~17\ & VCC)) # (!\u_vga_dri|cnt_h\(9) & (!\u_vga_dri|Add2~17\))
-- \u_vga_dri|Add2~19\ = CARRY((!\u_vga_dri|cnt_h\(9) & !\u_vga_dri|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_h\(9),
	datad => VCC,
	cin => \u_vga_dri|Add2~17\,
	combout => \u_vga_dri|Add2~18_combout\,
	cout => \u_vga_dri|Add2~19\);

-- Location: LCCOMB_X11_Y7_N24
\u_vga_dri|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add2~20_combout\ = \u_vga_dri|Add2~19\ $ (\u_vga_dri|cnt_h\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga_dri|cnt_h\(10),
	cin => \u_vga_dri|Add2~19\,
	combout => \u_vga_dri|Add2~20_combout\);

-- Location: LCCOMB_X12_Y7_N26
\u_vga_dri|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add3~18_combout\ = (\u_vga_dri|cnt_v\(9) & (\u_vga_dri|Add3~17\ & VCC)) # (!\u_vga_dri|cnt_v\(9) & (!\u_vga_dri|Add3~17\))
-- \u_vga_dri|Add3~19\ = CARRY((!\u_vga_dri|cnt_v\(9) & !\u_vga_dri|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|cnt_v\(9),
	datad => VCC,
	cin => \u_vga_dri|Add3~17\,
	combout => \u_vga_dri|Add3~18_combout\,
	cout => \u_vga_dri|Add3~19\);

-- Location: LCCOMB_X12_Y7_N28
\u_vga_dri|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|Add3~20_combout\ = \u_vga_dri|cnt_v\(10) $ (\u_vga_dri|Add3~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|cnt_v\(10),
	cin => \u_vga_dri|Add3~19\,
	combout => \u_vga_dri|Add3~20_combout\);

-- Location: LCCOMB_X12_Y7_N4
\comb_11|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|always0~0_combout\ = (\u_vga_dri|data_en~3_combout\ & (!\u_vga_dri|Add2~20_combout\ & (\u_vga_dri|data_req~0_combout\ & !\u_vga_dri|Add3~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~3_combout\,
	datab => \u_vga_dri|Add2~20_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \u_vga_dri|Add3~20_combout\,
	combout => \comb_11|always0~0_combout\);

-- Location: LCCOMB_X12_Y7_N6
\comb_11|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|always0~1_combout\ = (\comb_11|always0~0_combout\ & (((!\u_vga_dri|Add3~14_combout\ & !\u_vga_dri|Add3~16_combout\)) # (!\comb_11|Mux67~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add3~14_combout\,
	datab => \u_vga_dri|Add3~16_combout\,
	datac => \comb_11|always0~0_combout\,
	datad => \comb_11|Mux67~0_combout\,
	combout => \comb_11|always0~1_combout\);

-- Location: LCCOMB_X11_Y7_N2
\comb_11|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|LessThan6~0_combout\ = (!\u_vga_dri|Add2~14_combout\ & (!\u_vga_dri|Add2~16_combout\ & ((!\u_vga_dri|Add2~12_combout\) # (!\comb_11|Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~14_combout\,
	datab => \u_vga_dri|Add2~16_combout\,
	datac => \comb_11|Mux67~0_combout\,
	datad => \u_vga_dri|Add2~12_combout\,
	combout => \comb_11|LessThan6~0_combout\);

-- Location: LCCOMB_X11_Y7_N0
\comb_11|LessThan6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|LessThan6~1_combout\ = ((\comb_11|LessThan6~0_combout\ & ((!\u_vga_dri|Add2~10_combout\) # (!\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|Add2~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \u_vga_dri|Add2~10_combout\,
	datac => \u_vga_dri|Add2~18_combout\,
	datad => \comb_11|LessThan6~0_combout\,
	combout => \comb_11|LessThan6~1_combout\);

-- Location: LCCOMB_X11_Y7_N26
\comb_11|always0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|always0~2_combout\ = ((!\u_vga_dri|Add2~14_combout\ & (!\u_vga_dri|Add2~16_combout\ & !\u_vga_dri|Add3~18_combout\))) # (!\comb_11|Mux67~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~14_combout\,
	datab => \u_vga_dri|Add2~16_combout\,
	datac => \comb_11|Mux67~0_combout\,
	datad => \u_vga_dri|Add3~18_combout\,
	combout => \comb_11|always0~2_combout\);

-- Location: LCCOMB_X11_Y7_N30
\comb_11|always0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|always0~3_combout\ = (\comb_11|always0~1_combout\ & (\comb_11|always0~2_combout\ & ((\u_vga_dri|Add2~20_combout\) # (!\comb_11|LessThan6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|always0~1_combout\,
	datab => \comb_11|LessThan6~1_combout\,
	datac => \comb_11|always0~2_combout\,
	datad => \u_vga_dri|Add2~20_combout\,
	combout => \comb_11|always0~3_combout\);

-- Location: LCCOMB_X12_Y7_N0
\comb_11|always0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|always0~7_combout\ = (\comb_11|Mux67~0_combout\ & (\u_vga_dri|Add3~6_combout\ & (\comb_11|Mux271~0_combout\ & \u_vga_dri|Add3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux67~0_combout\,
	datab => \u_vga_dri|Add3~6_combout\,
	datac => \comb_11|Mux271~0_combout\,
	datad => \u_vga_dri|Add3~4_combout\,
	combout => \comb_11|always0~7_combout\);

-- Location: LCCOMB_X13_Y7_N2
\comb_11|always0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|always0~8_combout\ = (\comb_11|Mux67~0_combout\ & ((\comb_11|always0~7_combout\ & (\u_vga_dri|Add3~8_combout\ & !\u_vga_dri|Add3~10_combout\)) # (!\comb_11|always0~7_combout\ & (!\u_vga_dri|Add3~8_combout\ & \u_vga_dri|Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|always0~7_combout\,
	datab => \comb_11|Mux67~0_combout\,
	datac => \u_vga_dri|Add3~8_combout\,
	datad => \u_vga_dri|Add3~10_combout\,
	combout => \comb_11|always0~8_combout\);

-- Location: LCCOMB_X13_Y7_N0
\comb_11|always0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|always0~10_combout\ = (\comb_11|always0~6_combout\) # ((!\comb_11|always0~8_combout\) # (!\comb_11|always0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comb_11|always0~6_combout\,
	datac => \comb_11|always0~3_combout\,
	datad => \comb_11|always0~8_combout\,
	combout => \comb_11|always0~10_combout\);

-- Location: LCCOMB_X13_Y7_N8
\u_vga_dri|pix_x[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|pix_x[6]~5_combout\ = (\u_vga_dri|Add2~12_combout\ & (\u_vga_dri|data_en~2_combout\ & (\u_vga_dri|data_req~0_combout\ & \u_vga_dri|data_en~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~12_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \u_vga_dri|data_en~7_combout\,
	combout => \u_vga_dri|pix_x[6]~5_combout\);

-- Location: LCCOMB_X12_Y8_N8
\comb_11|always0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|always0~4_combout\ = (!\comb_11|Mux271~0_combout\ & (((!\u_vga_dri|Add3~4_combout\ & !\u_vga_dri|Add3~6_combout\)) # (!\comb_11|Mux67~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add3~4_combout\,
	datab => \comb_11|Mux67~0_combout\,
	datac => \u_vga_dri|Add3~6_combout\,
	datad => \comb_11|Mux271~0_combout\,
	combout => \comb_11|always0~4_combout\);

-- Location: LCCOMB_X13_Y7_N12
\comb_11|always0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|always0~12_combout\ = ((\comb_11|always0~4_combout\ $ (\u_vga_dri|Add3~12_combout\)) # (!\comb_11|always0~3_combout\)) # (!\comb_11|Mux67~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|always0~4_combout\,
	datab => \comb_11|Mux67~0_combout\,
	datac => \comb_11|always0~3_combout\,
	datad => \u_vga_dri|Add3~12_combout\,
	combout => \comb_11|always0~12_combout\);

-- Location: LCCOMB_X13_Y7_N18
\comb_11|always0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|always0~13_combout\ = (\comb_11|always0~12_combout\) # ((\u_vga_dri|Add3~10_combout\ & ((\u_vga_dri|Add3~12_combout\) # (!\u_vga_dri|Add3~8_combout\))) # (!\u_vga_dri|Add3~10_combout\ & ((\u_vga_dri|Add3~8_combout\) # 
-- (!\u_vga_dri|Add3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|always0~12_combout\,
	datab => \u_vga_dri|Add3~10_combout\,
	datac => \u_vga_dri|Add3~8_combout\,
	datad => \u_vga_dri|Add3~12_combout\,
	combout => \comb_11|always0~13_combout\);

-- Location: LCCOMB_X13_Y7_N10
\comb_11|always0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|always0~11_combout\ = (\comb_11|always0~13_combout\) # ((\u_vga_dri|Add2~10_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & \u_vga_dri|pix_x[6]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~10_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_x[6]~5_combout\,
	datad => \comb_11|always0~13_combout\,
	combout => \comb_11|always0~11_combout\);

-- Location: LCCOMB_X17_Y11_N6
\comb_11|pix_data[13]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~37_combout\ = (\u_mode_selector|WideOr3~0_combout\ & (((!\u_mode_selector|WideOr4~0_combout\)) # (!\u_mode_selector|WideOr5~0_combout\))) # (!\u_mode_selector|WideOr3~0_combout\ & (!\comb_11|always0~11_combout\ & 
-- ((\u_mode_selector|WideOr5~0_combout\) # (\u_mode_selector|WideOr4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|WideOr5~0_combout\,
	datab => \u_mode_selector|WideOr3~0_combout\,
	datac => \u_mode_selector|WideOr4~0_combout\,
	datad => \comb_11|always0~11_combout\,
	combout => \comb_11|pix_data[13]~37_combout\);

-- Location: LCCOMB_X17_Y11_N24
\comb_11|pix_data[13]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~38_combout\ = ((\u_mode_selector|Decoder2~0_combout\ & \comb_11|pix_data[13]~37_combout\)) # (!\comb_11|always0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|always0~10_combout\,
	datac => \u_mode_selector|Decoder2~0_combout\,
	datad => \comb_11|pix_data[13]~37_combout\,
	combout => \comb_11|pix_data[13]~38_combout\);

-- Location: LCCOMB_X19_Y12_N4
\comb_11|pix_data[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~8_combout\ = (\u_mode_selector|sobel_grade\(2) & (\u_mode_selector|sobel_grade\(0) & \u_mode_selector|sobel_grade\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|sobel_grade\(2),
	datac => \u_mode_selector|sobel_grade\(0),
	datad => \u_mode_selector|sobel_grade\(1),
	combout => \comb_11|pix_data[13]~8_combout\);

-- Location: LCCOMB_X12_Y8_N30
\comb_11|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|LessThan1~0_combout\ = (((!\u_vga_dri|Add3~4_combout\) # (!\u_vga_dri|data_req~0_combout\)) # (!\u_vga_dri|data_en~3_combout\)) # (!\u_vga_dri|Add3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add3~2_combout\,
	datab => \u_vga_dri|data_en~3_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \u_vga_dri|Add3~4_combout\,
	combout => \comb_11|LessThan1~0_combout\);

-- Location: LCCOMB_X12_Y7_N30
\comb_11|always0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|always0~9_combout\ = (\comb_11|Mux67~0_combout\ & (\u_vga_dri|Add3~8_combout\ $ (((\u_vga_dri|Add3~6_combout\) # (!\comb_11|LessThan1~0_combout\))))) # (!\comb_11|Mux67~0_combout\ & (((!\comb_11|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux67~0_combout\,
	datab => \u_vga_dri|Add3~6_combout\,
	datac => \comb_11|LessThan1~0_combout\,
	datad => \u_vga_dri|Add3~8_combout\,
	combout => \comb_11|always0~9_combout\);

-- Location: LCCOMB_X12_Y7_N2
\comb_11|pix_data[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~5_combout\ = (\comb_11|always0~9_combout\ & (\u_vga_dri|Add3~12_combout\ & (!\u_vga_dri|Add3~10_combout\ & \comb_11|Mux67~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|always0~9_combout\,
	datab => \u_vga_dri|Add3~12_combout\,
	datac => \u_vga_dri|Add3~10_combout\,
	datad => \comb_11|Mux67~0_combout\,
	combout => \comb_11|pix_data[13]~5_combout\);

-- Location: LCCOMB_X13_Y7_N4
\comb_11|pix_data[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~6_combout\ = (\comb_11|pix_data[13]~5_combout\ & (\u_mode_selector|WideOr3~0_combout\ & ((\comb_11|always0~6_combout\) # (!\comb_11|always0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|pix_data[13]~5_combout\,
	datab => \comb_11|always0~6_combout\,
	datac => \u_mode_selector|WideOr3~0_combout\,
	datad => \comb_11|always0~8_combout\,
	combout => \comb_11|pix_data[13]~6_combout\);

-- Location: LCCOMB_X13_Y7_N26
\comb_11|pix_data[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~7_combout\ = (\comb_11|always0~3_combout\ & (!\u_vga_dri|pix_x[6]~5_combout\ & (\comb_11|pix_data[13]~6_combout\ & \comb_11|always0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|always0~3_combout\,
	datab => \u_vga_dri|pix_x[6]~5_combout\,
	datac => \comb_11|pix_data[13]~6_combout\,
	datad => \comb_11|always0~13_combout\,
	combout => \comb_11|pix_data[13]~7_combout\);

-- Location: LCCOMB_X13_Y10_N0
\comb_11|Mux155~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux155~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & ((!\u_vga_dri|pix_x[2]~3_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\)))) # (!\u_vga_dri|pix_x[0]~1_combout\ & 
-- ((\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\)) # (!\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux155~0_combout\);

-- Location: LCCOMB_X13_Y10_N12
\comb_11|Mux169~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~2_combout\ = \u_vga_dri|pix_x[0]~1_combout\ $ (((!\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux169~2_combout\);

-- Location: LCCOMB_X13_Y10_N30
\comb_11|Mux169~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~3_combout\ = (\comb_11|Mux169~2_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (\u_vga_dri|pix_x[3]~4_combout\)))) # (!\comb_11|Mux169~2_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & 
-- (\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_x[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux169~2_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux169~3_combout\);

-- Location: LCCOMB_X13_Y10_N26
\comb_11|Mux169~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~4_combout\ = (\comb_11|Add1~2_combout\ & (((\comb_11|Mux169~3_combout\)))) # (!\comb_11|Add1~2_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux155~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux155~0_combout\,
	datac => \comb_11|Mux169~3_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux169~4_combout\);

-- Location: LCCOMB_X13_Y10_N22
\comb_11|Mux169~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~8_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\ $ (!\u_vga_dri|pix_y[0]~0_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\ & ((!\u_vga_dri|pix_y[0]~0_combout\))) # 
-- (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & \u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux169~8_combout\);

-- Location: LCCOMB_X13_Y10_N28
\comb_11|Mux169~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~9_combout\ = (\comb_11|Add1~2_combout\ & ((\comb_11|Mux169~8_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & !\u_vga_dri|pix_x[0]~1_combout\)) # (!\comb_11|Mux169~8_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & 
-- \u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux169~8_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux169~9_combout\);

-- Location: LCCOMB_X11_Y10_N24
\comb_11|Mux169~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~6_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (((\u_vga_dri|pix_x[0]~1_combout\ & \comb_11|Add1~2_combout\)) # (!\u_vga_dri|pix_x[3]~4_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (((\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux169~6_combout\);

-- Location: LCCOMB_X11_Y10_N6
\comb_11|Mux169~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~5_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & ((!\comb_11|Add1~2_combout\) # (!\u_vga_dri|pix_y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux169~5_combout\);

-- Location: LCCOMB_X11_Y10_N16
\comb_11|Mux169~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~40_combout\ = (\comb_11|Mux169~5_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ $ (\comb_11|Mux169~6_combout\ $ (\u_vga_dri|pix_x[2]~3_combout\)))) # (!\comb_11|Mux169~5_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\ & (\comb_11|Mux169~6_combout\ 
-- & !\u_vga_dri|pix_x[2]~3_combout\)) # (!\u_vga_dri|pix_x[0]~1_combout\ & (!\comb_11|Mux169~6_combout\ & \u_vga_dri|pix_x[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Mux169~6_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Mux169~5_combout\,
	combout => \comb_11|Mux169~40_combout\);

-- Location: LCCOMB_X11_Y10_N26
\comb_11|Mux169~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~41_combout\ = (\comb_11|Mux169~40_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ $ (\u_vga_dri|pix_x[1]~0_combout\ $ (!\comb_11|Mux169~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Mux169~40_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux169~5_combout\,
	combout => \comb_11|Mux169~41_combout\);

-- Location: LCCOMB_X13_Y10_N4
\comb_11|Mux158~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux158~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ $ (\u_vga_dri|pix_x[3]~4_combout\)))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & 
-- (\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_x[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux158~0_combout\);

-- Location: LCCOMB_X13_Y10_N6
\comb_11|Mux169~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~7_combout\ = (\comb_11|Mux158~0_combout\ & !\comb_11|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comb_11|Mux158~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux169~7_combout\);

-- Location: LCCOMB_X13_Y10_N20
\comb_11|Mux254~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux254~0_combout\ = (\comb_11|Mux271~0_combout\ & (((\comb_11|Mux169~41_combout\)) # (!\comb_11|Add1~1_combout\))) # (!\comb_11|Mux271~0_combout\ & (\comb_11|Add1~1_combout\ & ((\comb_11|Mux169~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Add1~1_combout\,
	datac => \comb_11|Mux169~41_combout\,
	datad => \comb_11|Mux169~7_combout\,
	combout => \comb_11|Mux254~0_combout\);

-- Location: LCCOMB_X13_Y10_N2
\comb_11|Mux254~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux254~1_combout\ = (\comb_11|Add1~1_combout\ & (((\comb_11|Mux254~0_combout\)))) # (!\comb_11|Add1~1_combout\ & ((\comb_11|Mux254~0_combout\ & ((\comb_11|Mux169~9_combout\))) # (!\comb_11|Mux254~0_combout\ & (\comb_11|Mux169~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux169~4_combout\,
	datab => \comb_11|Mux169~9_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Mux254~0_combout\,
	combout => \comb_11|Mux254~1_combout\);

-- Location: LCCOMB_X17_Y11_N12
\comb_11|pix_data[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~9_combout\ = (\comb_11|pix_data[13]~8_combout\ & (\comb_11|pix_data[13]~7_combout\ & \comb_11|Mux254~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comb_11|pix_data[13]~8_combout\,
	datac => \comb_11|pix_data[13]~7_combout\,
	datad => \comb_11|Mux254~1_combout\,
	combout => \comb_11|pix_data[13]~9_combout\);

-- Location: LCCOMB_X10_Y12_N2
\comb_11|Mux163~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux163~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\) # (!\u_vga_dri|pix_x[1]~0_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\) # (!\u_vga_dri|pix_x[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux163~0_combout\);

-- Location: LCCOMB_X14_Y10_N16
\comb_11|Mux207~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux207~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\) # (!\u_vga_dri|pix_x[3]~4_combout\)))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & 
-- (\u_vga_dri|pix_x[3]~4_combout\ & !\u_vga_dri|pix_x[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux207~0_combout\);

-- Location: LCCOMB_X14_Y10_N14
\comb_11|Mux169~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~38_combout\ = (\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Mux163~0_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux207~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux163~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux207~0_combout\,
	combout => \comb_11|Mux169~38_combout\);

-- Location: LCCOMB_X14_Y11_N4
\comb_11|Mux206~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux206~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\) # 
-- (!\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux206~0_combout\);

-- Location: LCCOMB_X14_Y11_N16
\comb_11|Mux169~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~34_combout\ = (\comb_11|Add1~2_combout\ & (((!\comb_11|Mux163~0_combout\)))) # (!\comb_11|Add1~2_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux206~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Mux206~0_combout\,
	datad => \comb_11|Mux163~0_combout\,
	combout => \comb_11|Mux169~34_combout\);

-- Location: LCCOMB_X14_Y11_N24
\comb_11|Mux161~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux161~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & 
-- \u_vga_dri|pix_x[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux161~0_combout\);

-- Location: LCCOMB_X14_Y11_N14
\comb_11|Mux169~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~37_combout\ = (!\comb_11|Add1~2_combout\ & \comb_11|Mux161~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux161~0_combout\,
	combout => \comb_11|Mux169~37_combout\);

-- Location: LCCOMB_X13_Y11_N22
\comb_11|Mux279~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux279~0_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & ((!\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & ((!\u_vga_dri|pix_x[3]~4_combout\) # 
-- (!\u_vga_dri|pix_x[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux279~0_combout\);

-- Location: LCCOMB_X13_Y11_N14
\comb_11|Mux232~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux232~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\) # (!\u_vga_dri|pix_x[0]~1_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\) # (!\u_vga_dri|pix_x[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux232~0_combout\);

-- Location: LCCOMB_X13_Y11_N28
\comb_11|Mux169~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~35_combout\ = (\comb_11|Add1~2_combout\ & (((\u_vga_dri|pix_y[0]~0_combout\) # (!\comb_11|Mux232~0_combout\)))) # (!\comb_11|Add1~2_combout\ & (\comb_11|Mux279~0_combout\ & ((!\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux279~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Mux232~0_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux169~35_combout\);

-- Location: LCCOMB_X10_Y9_N2
\comb_11|Mux233~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux233~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|Mux67~0_combout\ & ((\u_vga_dri|Add2~0_combout\) # (\u_vga_dri|Add2~2_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (((!\u_vga_dri|Add2~2_combout\) # 
-- (!\u_vga_dri|Add2~0_combout\)) # (!\comb_11|Mux67~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \comb_11|Mux67~0_combout\,
	datac => \u_vga_dri|Add2~0_combout\,
	datad => \u_vga_dri|Add2~2_combout\,
	combout => \comb_11|Mux233~0_combout\);

-- Location: LCCOMB_X13_Y11_N0
\comb_11|Mux278~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux278~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\) # (!\u_vga_dri|pix_x[3]~4_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & 
-- (!\u_vga_dri|pix_x[3]~4_combout\)) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux278~0_combout\);

-- Location: LCCOMB_X13_Y11_N18
\comb_11|Mux169~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~36_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux169~35_combout\ & (!\comb_11|Mux233~0_combout\)) # (!\comb_11|Mux169~35_combout\ & ((\comb_11|Mux278~0_combout\))))) # (!\u_vga_dri|pix_y[0]~0_combout\ & 
-- (\comb_11|Mux169~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux169~35_combout\,
	datac => \comb_11|Mux233~0_combout\,
	datad => \comb_11|Mux278~0_combout\,
	combout => \comb_11|Mux169~36_combout\);

-- Location: LCCOMB_X14_Y11_N20
\comb_11|Mux288~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux288~0_combout\ = (\comb_11|Mux271~0_combout\ & (((\comb_11|Mux169~36_combout\) # (!\comb_11|Add1~1_combout\)))) # (!\comb_11|Mux271~0_combout\ & (\comb_11|Mux169~37_combout\ & (\comb_11|Add1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Mux169~37_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Mux169~36_combout\,
	combout => \comb_11|Mux288~0_combout\);

-- Location: LCCOMB_X14_Y11_N22
\comb_11|Mux288~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux288~1_combout\ = (\comb_11|Add1~1_combout\ & (((\comb_11|Mux288~0_combout\)))) # (!\comb_11|Add1~1_combout\ & ((\comb_11|Mux288~0_combout\ & (\comb_11|Mux169~38_combout\)) # (!\comb_11|Mux288~0_combout\ & ((\comb_11|Mux169~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux169~38_combout\,
	datab => \comb_11|Mux169~34_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Mux288~0_combout\,
	combout => \comb_11|Mux288~1_combout\);

-- Location: LCCOMB_X18_Y11_N6
\comb_11|pix_data[13]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~32_combout\ = (\u_mode_selector|sobel_grade\(2) & \u_mode_selector|sobel_grade\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_mode_selector|sobel_grade\(2),
	datad => \u_mode_selector|sobel_grade\(0),
	combout => \comb_11|pix_data[13]~32_combout\);

-- Location: LCCOMB_X17_Y11_N18
\comb_11|pix_data[13]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~35_combout\ = (\comb_11|Mux288~1_combout\ & (!\u_mode_selector|sobel_grade\(1) & (\comb_11|pix_data[13]~7_combout\ & \comb_11|pix_data[13]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux288~1_combout\,
	datab => \u_mode_selector|sobel_grade\(1),
	datac => \comb_11|pix_data[13]~7_combout\,
	datad => \comb_11|pix_data[13]~32_combout\,
	combout => \comb_11|pix_data[13]~35_combout\);

-- Location: LCCOMB_X17_Y11_N22
\comb_11|pix_data[13]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~10_combout\ = (((!\comb_11|pix_data[13]~8_combout\) # (!\comb_11|always0~10_combout\)) # (!\u_mode_selector|WideOr3~0_combout\)) # (!\comb_11|always0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|always0~11_combout\,
	datab => \u_mode_selector|WideOr3~0_combout\,
	datac => \comb_11|always0~10_combout\,
	datad => \comb_11|pix_data[13]~8_combout\,
	combout => \comb_11|pix_data[13]~10_combout\);

-- Location: LCCOMB_X17_Y11_N30
\comb_11|pix_data[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~13_combout\ = (((!\comb_11|pix_data[13]~11_combout\) # (!\comb_11|always0~10_combout\)) # (!\u_mode_selector|WideOr3~0_combout\)) # (!\comb_11|always0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|always0~11_combout\,
	datab => \u_mode_selector|WideOr3~0_combout\,
	datac => \comb_11|always0~10_combout\,
	datad => \comb_11|pix_data[13]~11_combout\,
	combout => \comb_11|pix_data[13]~13_combout\);

-- Location: LCCOMB_X17_Y11_N14
\comb_11|pix_data[13]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~33_combout\ = (\comb_11|always0~11_combout\ & (\u_mode_selector|WideOr3~0_combout\ & (\comb_11|always0~10_combout\ & \comb_11|pix_data[13]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|always0~11_combout\,
	datab => \u_mode_selector|WideOr3~0_combout\,
	datac => \comb_11|always0~10_combout\,
	datad => \comb_11|pix_data[13]~32_combout\,
	combout => \comb_11|pix_data[13]~33_combout\);

-- Location: LCCOMB_X11_Y11_N14
\comb_11|Mux177~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux177~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ $ (!\u_vga_dri|pix_x[3]~4_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & 
-- (\u_vga_dri|pix_x[1]~0_combout\ $ (\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux177~0_combout\);

-- Location: LCCOMB_X12_Y11_N24
\comb_11|Mux271~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux271~1_combout\ = (\comb_11|Mux271~0_combout\ & (\comb_11|Add1~1_combout\ & ((\comb_11|Add1~2_combout\) # (!\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux271~1_combout\);

-- Location: LCCOMB_X12_Y11_N2
\comb_11|Mux194~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux194~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (\u_vga_dri|pix_x[3]~4_combout\)))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & 
-- (\u_vga_dri|pix_x[2]~3_combout\ $ (!\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux194~0_combout\);

-- Location: LCCOMB_X12_Y8_N26
\comb_11|Mux271~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux271~3_combout\ = (((\u_vga_dri|Add3~2_combout\) # (!\u_vga_dri|data_req~0_combout\)) # (!\u_vga_dri|Add3~6_combout\)) # (!\u_vga_dri|data_en~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~3_combout\,
	datab => \u_vga_dri|Add3~6_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \u_vga_dri|Add3~2_combout\,
	combout => \comb_11|Mux271~3_combout\);

-- Location: LCCOMB_X12_Y8_N24
\comb_11|Mux271~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux271~4_combout\ = (\comb_11|Mux67~0_combout\ & ((\u_vga_dri|Add3~2_combout\ & (\u_vga_dri|Add3~6_combout\ $ (\u_vga_dri|Add3~4_combout\))) # (!\u_vga_dri|Add3~2_combout\ & (\u_vga_dri|Add3~6_combout\ & \u_vga_dri|Add3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add3~2_combout\,
	datab => \u_vga_dri|Add3~6_combout\,
	datac => \comb_11|Mux67~0_combout\,
	datad => \u_vga_dri|Add3~4_combout\,
	combout => \comb_11|Mux271~4_combout\);

-- Location: LCCOMB_X11_Y10_N18
\comb_11|Mux169~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~11_combout\ = \u_vga_dri|pix_x[2]~3_combout\ $ (((!\u_vga_dri|pix_y[0]~0_combout\ & \u_vga_dri|pix_x[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux169~11_combout\);

-- Location: LCCOMB_X11_Y10_N20
\comb_11|Mux169~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~12_combout\ = (\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\ & (!\comb_11|Mux169~11_combout\ & !\u_vga_dri|pix_x[1]~0_combout\)) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\comb_11|Mux169~11_combout\ & 
-- \u_vga_dri|pix_x[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Mux169~11_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux169~12_combout\);

-- Location: LCCOMB_X16_Y7_N8
\comb_11|Mux169~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~13_combout\ = (\comb_11|Add1~2_combout\) # ((\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\) # (!\u_vga_dri|pix_x[2]~3_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\) # 
-- (!\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux169~13_combout\);

-- Location: LCCOMB_X12_Y8_N10
\comb_11|Mux271~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux271~5_combout\ = (\comb_11|Mux271~3_combout\ & ((\comb_11|Mux271~4_combout\ & (\comb_11|Mux169~12_combout\)) # (!\comb_11|Mux271~4_combout\ & ((!\comb_11|Mux169~13_combout\))))) # (!\comb_11|Mux271~3_combout\ & (\comb_11|Mux271~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~3_combout\,
	datab => \comb_11|Mux271~4_combout\,
	datac => \comb_11|Mux169~12_combout\,
	datad => \comb_11|Mux169~13_combout\,
	combout => \comb_11|Mux271~5_combout\);

-- Location: LCCOMB_X10_Y10_N4
\comb_11|Mux165~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux165~0_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\) # (!\u_vga_dri|pix_x[3]~4_combout\)))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & 
-- ((!\u_vga_dri|pix_x[3]~4_combout\) # (!\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux165~0_combout\);

-- Location: LCCOMB_X12_Y8_N16
\comb_11|Mux169~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~10_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & \comb_11|Mux165~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux165~0_combout\,
	combout => \comb_11|Mux169~10_combout\);

-- Location: LCCOMB_X12_Y8_N28
\comb_11|Mux271~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux271~6_combout\ = (\comb_11|Mux271~5_combout\ & (((\comb_11|Mux271~3_combout\)) # (!\comb_11|Mux163~0_combout\))) # (!\comb_11|Mux271~5_combout\ & (((!\comb_11|Mux271~3_combout\ & \comb_11|Mux169~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~5_combout\,
	datab => \comb_11|Mux163~0_combout\,
	datac => \comb_11|Mux271~3_combout\,
	datad => \comb_11|Mux169~10_combout\,
	combout => \comb_11|Mux271~6_combout\);

-- Location: LCCOMB_X12_Y11_N0
\comb_11|Mux271~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux271~2_combout\ = (\comb_11|Mux271~0_combout\ & (\comb_11|Add1~1_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\) # (\comb_11|Add1~2_combout\)))) # (!\comb_11|Mux271~0_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Add1~1_combout\ & 
-- \comb_11|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux271~2_combout\);

-- Location: LCCOMB_X12_Y11_N18
\comb_11|Mux271~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux271~7_combout\ = (\comb_11|Mux271~1_combout\ & (((\comb_11|Mux271~2_combout\)))) # (!\comb_11|Mux271~1_combout\ & ((\comb_11|Mux271~2_combout\ & (\comb_11|Mux194~0_combout\)) # (!\comb_11|Mux271~2_combout\ & ((\comb_11|Mux271~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~1_combout\,
	datab => \comb_11|Mux194~0_combout\,
	datac => \comb_11|Mux271~6_combout\,
	datad => \comb_11|Mux271~2_combout\,
	combout => \comb_11|Mux271~7_combout\);

-- Location: LCCOMB_X10_Y10_N2
\comb_11|Mux156~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux156~0_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ $ (\u_vga_dri|pix_x[2]~3_combout\)))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & 
-- (\u_vga_dri|pix_x[3]~4_combout\ $ (!\u_vga_dri|pix_x[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux156~0_combout\);

-- Location: LCCOMB_X10_Y10_N0
\comb_11|Mux169~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~14_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux165~0_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux156~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comb_11|Mux165~0_combout\,
	datac => \comb_11|Mux156~0_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux169~14_combout\);

-- Location: LCCOMB_X12_Y11_N28
\comb_11|Mux271~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux271~8_combout\ = (\comb_11|Mux271~7_combout\ & (((\comb_11|Mux169~14_combout\) # (!\comb_11|Mux271~1_combout\)))) # (!\comb_11|Mux271~7_combout\ & (\comb_11|Mux177~0_combout\ & ((\comb_11|Mux271~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux177~0_combout\,
	datab => \comb_11|Mux271~7_combout\,
	datac => \comb_11|Mux169~14_combout\,
	datad => \comb_11|Mux271~1_combout\,
	combout => \comb_11|Mux271~8_combout\);

-- Location: LCCOMB_X17_Y11_N4
\comb_11|pix_data[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~12_combout\ = (\comb_11|pix_data[13]~11_combout\ & (\comb_11|Mux271~8_combout\ & (\comb_11|pix_data[13]~7_combout\ & !\u_mode_selector|sobel_grade\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|pix_data[13]~11_combout\,
	datab => \comb_11|Mux271~8_combout\,
	datac => \comb_11|pix_data[13]~7_combout\,
	datad => \u_mode_selector|sobel_grade\(0),
	combout => \comb_11|pix_data[13]~12_combout\);

-- Location: LCCOMB_X11_Y11_N6
\comb_11|Mux74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux74~0_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ $ (!\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ & 
-- (!\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_x[0]~1_combout\)) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & !\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux74~0_combout\);

-- Location: LCCOMB_X11_Y11_N12
\comb_11|Mux74~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux74~1_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux74~0_combout\))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux57~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux57~1_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \comb_11|Mux74~0_combout\,
	combout => \comb_11|Mux74~1_combout\);

-- Location: LCCOMB_X11_Y11_N28
\comb_11|Mux72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux72~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & !\u_vga_dri|pix_x[3]~4_combout\)) # (!\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux72~0_combout\);

-- Location: LCCOMB_X11_Y11_N18
\comb_11|Mux72~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux72~1_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux72~0_combout\))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux53~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Mux53~4_combout\,
	datad => \comb_11|Mux72~0_combout\,
	combout => \comb_11|Mux72~1_combout\);

-- Location: LCCOMB_X11_Y11_N24
\comb_11|Mux73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux73~0_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (!\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ & 
-- (!\u_vga_dri|pix_x[3]~4_combout\ & !\u_vga_dri|pix_x[0]~1_combout\)) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux73~0_combout\);

-- Location: LCCOMB_X11_Y11_N26
\comb_11|Mux73~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux73~1_combout\ = (\comb_11|Mux56~2_combout\) # ((\u_vga_dri|pix_x[4]~2_combout\ & \comb_11|Mux73~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Mux56~2_combout\,
	datad => \comb_11|Mux73~0_combout\,
	combout => \comb_11|Mux73~1_combout\);

-- Location: LCCOMB_X11_Y11_N20
\comb_11|Mux84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux84~0_combout\ = (\comb_11|Mux271~0_combout\ & (((\u_vga_dri|pix_y[0]~0_combout\)))) # (!\comb_11|Mux271~0_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux72~1_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\ & 
-- ((\comb_11|Mux73~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Mux72~1_combout\,
	datac => \comb_11|Mux73~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux84~0_combout\);

-- Location: LCCOMB_X11_Y11_N4
\comb_11|Mux75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux75~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & ((!\u_vga_dri|pix_x[4]~2_combout\) # (!\u_vga_dri|pix_x[1]~0_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux75~0_combout\);

-- Location: LCCOMB_X11_Y11_N10
\comb_11|Mux75~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux75~1_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\ & (\comb_11|Mux75~0_combout\ $ (!\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\comb_11|Mux75~0_combout\ & 
-- (\u_vga_dri|pix_x[3]~4_combout\ & !\u_vga_dri|pix_x[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \comb_11|Mux75~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux75~1_combout\);

-- Location: LCCOMB_X11_Y11_N30
\comb_11|Mux84~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux84~1_combout\ = (\comb_11|Mux84~0_combout\ & ((\comb_11|Mux74~1_combout\) # ((!\comb_11|Mux271~0_combout\)))) # (!\comb_11|Mux84~0_combout\ & (((\comb_11|Mux271~0_combout\ & \comb_11|Mux75~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux74~1_combout\,
	datab => \comb_11|Mux84~0_combout\,
	datac => \comb_11|Mux271~0_combout\,
	datad => \comb_11|Mux75~1_combout\,
	combout => \comb_11|Mux84~1_combout\);

-- Location: LCCOMB_X11_Y10_N10
\comb_11|Mux68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux68~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ $ (\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\ & 
-- (\u_vga_dri|pix_x[1]~0_combout\ $ (\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux68~0_combout\);

-- Location: LCCOMB_X11_Y10_N0
\comb_11|Mux69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux69~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & 
-- !\u_vga_dri|pix_x[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux69~0_combout\);

-- Location: LCCOMB_X11_Y10_N28
\comb_11|Mux84~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux84~11_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (((\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux69~0_combout\))) # (!\u_vga_dri|pix_x[4]~2_combout\ & 
-- (\comb_11|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux52~2_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \comb_11|Mux69~0_combout\,
	combout => \comb_11|Mux84~11_combout\);

-- Location: LCCOMB_X11_Y10_N30
\comb_11|Mux84~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux84~12_combout\ = (\comb_11|Mux271~0_combout\ & (((\u_vga_dri|pix_y[0]~0_combout\)))) # (!\comb_11|Mux271~0_combout\ & (\comb_11|Mux84~11_combout\ & ((\comb_11|Mux68~0_combout\) # (!\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux68~0_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux84~11_combout\,
	combout => \comb_11|Mux84~12_combout\);

-- Location: LCCOMB_X11_Y10_N8
\comb_11|Mux71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux71~0_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (\u_vga_dri|pix_x[4]~2_combout\ $ (!\u_vga_dri|pix_x[3]~4_combout\)))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[2]~3_combout\ & 
-- (\u_vga_dri|pix_x[4]~2_combout\ & !\u_vga_dri|pix_x[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux71~0_combout\);

-- Location: LCCOMB_X11_Y10_N4
\comb_11|Mux84~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux84~9_combout\ = (\comb_11|Mux84~12_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ $ (((!\u_vga_dri|pix_x[0]~1_combout\))))) # (!\comb_11|Mux84~12_combout\ & (((\comb_11|Mux71~0_combout\ & !\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Mux71~0_combout\,
	datac => \comb_11|Mux84~12_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux84~9_combout\);

-- Location: LCCOMB_X11_Y10_N2
\comb_11|Mux70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux70~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[4]~2_combout\ & \u_vga_dri|pix_x[3]~4_combout\)) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & 
-- !\u_vga_dri|pix_x[3]~4_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ $ (!\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux70~0_combout\);

-- Location: LCCOMB_X11_Y10_N22
\comb_11|Mux84~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux84~10_combout\ = (\comb_11|Mux271~0_combout\ & (\comb_11|Mux84~9_combout\ & ((\comb_11|Mux70~0_combout\) # (!\comb_11|Mux84~12_combout\)))) # (!\comb_11|Mux271~0_combout\ & (\comb_11|Mux84~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux84~12_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|Mux84~9_combout\,
	datad => \comb_11|Mux70~0_combout\,
	combout => \comb_11|Mux84~10_combout\);

-- Location: LCCOMB_X13_Y8_N26
\comb_11|Mux81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux81~0_combout\ = (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & \u_vga_dri|pix_x[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux81~0_combout\);

-- Location: LCCOMB_X13_Y8_N12
\comb_11|Mux84~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux84~4_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux81~0_combout\) # ((\u_vga_dri|pix_y[0]~0_combout\)))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (((!\u_vga_dri|pix_y[0]~0_combout\ & \comb_11|Mux64~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux81~0_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux64~0_combout\,
	combout => \comb_11|Mux84~4_combout\);

-- Location: LCCOMB_X13_Y8_N16
\comb_11|Mux28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux28~5_combout\ = (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & !\u_vga_dri|pix_x[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux28~5_combout\);

-- Location: LCCOMB_X13_Y8_N30
\comb_11|Mux84~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux84~5_combout\ = (\comb_11|Mux84~4_combout\ & (((!\u_vga_dri|pix_y[0]~0_combout\)) # (!\comb_11|Mux52~1_combout\))) # (!\comb_11|Mux84~4_combout\ & (((\u_vga_dri|pix_y[0]~0_combout\ & \comb_11|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux84~4_combout\,
	datab => \comb_11|Mux52~1_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux28~5_combout\,
	combout => \comb_11|Mux84~5_combout\);

-- Location: LCCOMB_X13_Y8_N28
\comb_11|Mux82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux82~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ $ (!\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|Mux82~0_combout\);

-- Location: LCCOMB_X13_Y8_N22
\comb_11|Mux84~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux84~6_combout\ = (\comb_11|Mux271~0_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\ & ((\comb_11|Mux82~0_combout\)))) # (!\comb_11|Mux271~0_combout\ & (((\comb_11|Mux84~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \comb_11|Mux84~5_combout\,
	datad => \comb_11|Mux82~0_combout\,
	combout => \comb_11|Mux84~6_combout\);

-- Location: LCCOMB_X13_Y9_N28
\comb_11|Mux79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux79~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & !\u_vga_dri|pix_x[3]~4_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & 
-- (!\u_vga_dri|pix_x[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux79~0_combout\);

-- Location: LCCOMB_X13_Y9_N2
\comb_11|Mux79~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux79~1_combout\ = (!\u_vga_dri|pix_x[1]~0_combout\ & \comb_11|Mux79~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux79~0_combout\,
	combout => \comb_11|Mux79~1_combout\);

-- Location: LCCOMB_X12_Y12_N16
\comb_11|Mux77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux77~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ $ (\u_vga_dri|pix_x[0]~1_combout\ $ (\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & 
-- (\u_vga_dri|pix_x[3]~4_combout\ $ (!\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011000101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux77~0_combout\);

-- Location: LCCOMB_X12_Y12_N18
\comb_11|Mux77~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux77~1_combout\ = (\comb_11|Mux77~0_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ $ (((\u_vga_dri|pix_x[4]~2_combout\) # (\u_vga_dri|pix_x[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux77~0_combout\,
	combout => \comb_11|Mux77~1_combout\);

-- Location: LCCOMB_X16_Y9_N14
\comb_11|Mux76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux76~0_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ $ (!\u_vga_dri|pix_x[2]~3_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & 
-- (\u_vga_dri|pix_x[0]~1_combout\ $ (\u_vga_dri|pix_x[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux76~0_combout\);

-- Location: LCCOMB_X12_Y9_N14
\comb_11|Mux76~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux76~1_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux76~0_combout\))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux60~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Mux60~3_combout\,
	datad => \comb_11|Mux76~0_combout\,
	combout => \comb_11|Mux76~1_combout\);

-- Location: LCCOMB_X12_Y9_N8
\comb_11|Mux84~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux84~2_combout\ = (\comb_11|Mux271~0_combout\ & (((\u_vga_dri|pix_y[0]~0_combout\)))) # (!\comb_11|Mux271~0_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux76~1_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & 
-- (\comb_11|Mux77~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux77~1_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|Mux76~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux84~2_combout\);

-- Location: LCCOMB_X12_Y9_N2
\comb_11|Mux78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux78~0_combout\ = (!\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux78~0_combout\);

-- Location: LCCOMB_X12_Y9_N0
\comb_11|Mux78~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux78~1_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux78~0_combout\)) # (!\u_vga_dri|pix_x[4]~2_combout\ & ((!\comb_11|Mux61~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Mux78~0_combout\,
	datad => \comb_11|Mux61~3_combout\,
	combout => \comb_11|Mux78~1_combout\);

-- Location: LCCOMB_X12_Y9_N10
\comb_11|Mux84~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux84~3_combout\ = (\comb_11|Mux271~0_combout\ & ((\comb_11|Mux84~2_combout\ & ((\comb_11|Mux78~1_combout\))) # (!\comb_11|Mux84~2_combout\ & (\comb_11|Mux79~1_combout\)))) # (!\comb_11|Mux271~0_combout\ & (((\comb_11|Mux84~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux79~1_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|Mux84~2_combout\,
	datad => \comb_11|Mux78~1_combout\,
	combout => \comb_11|Mux84~3_combout\);

-- Location: LCCOMB_X12_Y9_N12
\comb_11|Mux84~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux84~7_combout\ = (\comb_11|Add1~1_combout\ & ((\comb_11|Add1~2_combout\ & ((\comb_11|Mux84~3_combout\))) # (!\comb_11|Add1~2_combout\ & (\comb_11|Mux84~6_combout\)))) # (!\comb_11|Add1~1_combout\ & (\comb_11|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~1_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Mux84~6_combout\,
	datad => \comb_11|Mux84~3_combout\,
	combout => \comb_11|Mux84~7_combout\);

-- Location: LCCOMB_X11_Y11_N8
\comb_11|Mux84~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux84~8_combout\ = (\comb_11|Mux84~7_combout\ & (((\comb_11|Mux84~10_combout\) # (\comb_11|Add1~1_combout\)))) # (!\comb_11|Mux84~7_combout\ & (\comb_11|Mux84~1_combout\ & ((!\comb_11|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux84~1_combout\,
	datab => \comb_11|Mux84~10_combout\,
	datac => \comb_11|Mux84~7_combout\,
	datad => \comb_11|Add1~1_combout\,
	combout => \comb_11|Mux84~8_combout\);

-- Location: LCCOMB_X12_Y8_N2
\comb_11|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Add3~0_combout\ = (\u_vga_dri|Add3~2_combout\) # (\u_vga_dri|Add3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add3~2_combout\,
	datad => \u_vga_dri|Add3~4_combout\,
	combout => \comb_11|Add3~0_combout\);

-- Location: LCCOMB_X12_Y8_N4
\comb_11|Add3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Add3~1_combout\ = (\u_vga_dri|data_en~3_combout\ & (\u_vga_dri|data_req~0_combout\ & (\u_vga_dri|Add3~6_combout\ $ (\comb_11|Add3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~3_combout\,
	datab => \u_vga_dri|Add3~6_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \comb_11|Add3~0_combout\,
	combout => \comb_11|Add3~1_combout\);

-- Location: LCCOMB_X13_Y7_N16
\comb_11|Mux147~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux147~0_combout\ = (\u_vga_dri|data_req~0_combout\ & (\u_vga_dri|data_en~3_combout\ & (\u_vga_dri|Add2~8_combout\ $ (\u_vga_dri|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~8_combout\,
	datab => \u_vga_dri|data_req~0_combout\,
	datac => \u_vga_dri|data_en~3_combout\,
	datad => \u_vga_dri|Add2~10_combout\,
	combout => \comb_11|Mux147~0_combout\);

-- Location: LCCOMB_X13_Y6_N30
\comb_11|Mux135~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~66_combout\ = (\comb_11|Add1~2_combout\) # ((\comb_11|Add3~1_combout\ & \comb_11|Mux147~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux135~66_combout\);

-- Location: LCCOMB_X13_Y6_N0
\comb_11|Mux135~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~67_combout\ = (\comb_11|Add3~1_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Add1~2_combout\ $ (!\comb_11|Mux147~0_combout\)))) # (!\comb_11|Add3~1_combout\ & (\comb_11|Mux147~0_combout\ & ((!\u_vga_dri|pix_y[0]~0_combout\) # 
-- (!\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux135~67_combout\);

-- Location: LCCOMB_X13_Y6_N4
\comb_11|Mux135~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~69_combout\ = (\comb_11|Mux135~67_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ $ (((\comb_11|Add3~1_combout\) # (!\comb_11|Mux135~66_combout\))))) # (!\comb_11|Mux135~67_combout\ & ((\comb_11|Mux135~66_combout\ & 
-- (!\u_vga_dri|pix_x[0]~1_combout\ & !\comb_11|Add3~1_combout\)) # (!\comb_11|Mux135~66_combout\ & ((\comb_11|Add3~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux135~66_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Mux135~67_combout\,
	combout => \comb_11|Mux135~69_combout\);

-- Location: LCCOMB_X13_Y6_N6
\comb_11|Mux135~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~68_combout\ = (\comb_11|Add3~1_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\ & (!\comb_11|Mux135~66_combout\)) # (!\u_vga_dri|pix_x[0]~1_combout\ & ((\comb_11|Mux135~67_combout\))))) # (!\comb_11|Add3~1_combout\ & 
-- (\u_vga_dri|pix_x[0]~1_combout\ $ (((!\comb_11|Mux135~66_combout\ & \comb_11|Mux135~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux135~66_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Mux135~67_combout\,
	combout => \comb_11|Mux135~68_combout\);

-- Location: LCCOMB_X13_Y6_N14
\comb_11|Mux135~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~70_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux135~69_combout\)) # (!\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux135~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Mux135~69_combout\,
	datad => \comb_11|Mux135~68_combout\,
	combout => \comb_11|Mux135~70_combout\);

-- Location: LCCOMB_X14_Y6_N8
\comb_11|Mux135~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~64_combout\ = (\u_vga_dri|pix_x[0]~1_combout\) # ((\comb_11|Mux147~0_combout\ & (!\u_vga_dri|pix_x[4]~2_combout\ & \u_vga_dri|pix_y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux135~64_combout\);

-- Location: LCCOMB_X14_Y6_N22
\comb_11|Mux135~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~65_combout\ = (\comb_11|Mux147~0_combout\ & (((\u_vga_dri|pix_x[4]~2_combout\)) # (!\u_vga_dri|pix_x[0]~1_combout\))) # (!\comb_11|Mux147~0_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ & ((!\u_vga_dri|pix_x[4]~2_combout\) # 
-- (!\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux135~65_combout\);

-- Location: LCCOMB_X14_Y6_N20
\comb_11|Mux135~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~76_combout\ = (\comb_11|Add1~2_combout\ & (\comb_11|Add3~1_combout\ $ (((\comb_11|Mux135~65_combout\) # (!\comb_11|Mux135~64_combout\))))) # (!\comb_11|Add1~2_combout\ & (((\comb_11|Add3~1_combout\)) # (!\comb_11|Mux135~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Mux135~64_combout\,
	datac => \comb_11|Mux135~65_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux135~76_combout\);

-- Location: LCCOMB_X14_Y6_N2
\comb_11|Mux135~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~77_combout\ = (\comb_11|Mux135~76_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ $ (((\comb_11|Mux135~65_combout\) # (!\comb_11|Add3~1_combout\))))) # (!\comb_11|Mux135~76_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & 
-- ((!\comb_11|Add3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Mux135~76_combout\,
	datac => \comb_11|Mux135~65_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux135~77_combout\);

-- Location: LCCOMB_X14_Y6_N12
\comb_11|Mux135~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~71_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (((\comb_11|Mux135~77_combout\) # (\u_vga_dri|pix_x[3]~4_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|Mux135~70_combout\ & ((!\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux135~70_combout\,
	datab => \comb_11|Mux135~77_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux135~71_combout\);

-- Location: LCCOMB_X14_Y6_N6
\comb_11|Mux135~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~72_combout\ = (!\u_vga_dri|pix_x[0]~1_combout\ & ((\comb_11|Add3~1_combout\ & (!\u_vga_dri|pix_y[0]~0_combout\)) # (!\comb_11|Add3~1_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux135~72_combout\);

-- Location: LCCOMB_X14_Y6_N0
\comb_11|Mux135~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~73_combout\ = (\comb_11|Mux147~0_combout\ & (!\comb_11|Add1~2_combout\ & \comb_11|Mux135~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comb_11|Mux147~0_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux135~72_combout\,
	combout => \comb_11|Mux135~73_combout\);

-- Location: LCCOMB_X17_Y6_N22
\comb_11|Mux135~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~58_combout\ = (!\comb_11|Add1~2_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ $ (\u_vga_dri|pix_x[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux135~58_combout\);

-- Location: LCCOMB_X13_Y8_N14
\comb_11|Mux135~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~62_combout\ = ((\u_vga_dri|Add2~8_combout\ & (\u_vga_dri|pix_y[0]~0_combout\)) # (!\u_vga_dri|Add2~8_combout\ & ((!\u_vga_dri|Add2~0_combout\)))) # (!\comb_11|Mux67~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~8_combout\,
	datab => \comb_11|Mux67~0_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \u_vga_dri|Add2~0_combout\,
	combout => \comb_11|Mux135~62_combout\);

-- Location: LCCOMB_X17_Y6_N8
\comb_11|Mux135~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~59_combout\ = (\comb_11|Add1~2_combout\ & (((\u_vga_dri|pix_x[0]~1_combout\ & \u_vga_dri|pix_y[0]~0_combout\)) # (!\u_vga_dri|pix_x[4]~2_combout\))) # (!\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\) # 
-- (\u_vga_dri|pix_x[0]~1_combout\ $ (\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux135~59_combout\);

-- Location: LCCOMB_X17_Y6_N6
\comb_11|Mux135~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~60_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (!\u_vga_dri|pix_x[4]~2_combout\ & \comb_11|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux135~60_combout\);

-- Location: LCCOMB_X17_Y6_N24
\comb_11|Mux135~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~61_combout\ = (\comb_11|Mux147~0_combout\ & (((\comb_11|Add3~1_combout\)) # (!\comb_11|Mux135~59_combout\))) # (!\comb_11|Mux147~0_combout\ & (((!\comb_11|Add3~1_combout\ & \comb_11|Mux135~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Mux135~59_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Mux135~60_combout\,
	combout => \comb_11|Mux135~61_combout\);

-- Location: LCCOMB_X17_Y6_N14
\comb_11|Mux135~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~63_combout\ = (\comb_11|Add3~1_combout\ & ((\comb_11|Mux135~61_combout\ & ((\comb_11|Mux135~62_combout\))) # (!\comb_11|Mux135~61_combout\ & (\comb_11|Mux135~58_combout\)))) # (!\comb_11|Add3~1_combout\ & (((\comb_11|Mux135~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux135~58_combout\,
	datab => \comb_11|Mux135~62_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Mux135~61_combout\,
	combout => \comb_11|Mux135~63_combout\);

-- Location: LCCOMB_X14_Y6_N10
\comb_11|Mux135~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~74_combout\ = (\comb_11|Mux135~71_combout\ & ((\comb_11|Mux135~73_combout\) # ((!\u_vga_dri|pix_x[3]~4_combout\)))) # (!\comb_11|Mux135~71_combout\ & (((\comb_11|Mux135~63_combout\ & \u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux135~71_combout\,
	datab => \comb_11|Mux135~73_combout\,
	datac => \comb_11|Mux135~63_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux135~74_combout\);

-- Location: LCCOMB_X16_Y10_N18
\comb_11|Mux135~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~6_combout\ = (\comb_11|Add1~2_combout\ & (((\comb_11|Add3~1_combout\)))) # (!\comb_11|Add1~2_combout\ & ((\comb_11|Add3~1_combout\ & (!\u_vga_dri|pix_y[0]~0_combout\ & !\u_vga_dri|pix_x[4]~2_combout\)) # (!\comb_11|Add3~1_combout\ & 
-- ((\u_vga_dri|pix_x[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux135~6_combout\);

-- Location: LCCOMB_X16_Y10_N24
\comb_11|Mux135~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~5_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Add1~2_combout\ $ (\comb_11|Add3~1_combout\ $ (\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Add3~1_combout\) # 
-- (!\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux135~5_combout\);

-- Location: LCCOMB_X16_Y10_N0
\comb_11|Mux135~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~7_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (!\comb_11|Mux135~6_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|Mux135~6_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & 
-- !\comb_11|Mux135~5_combout\)) # (!\comb_11|Mux135~6_combout\ & ((\comb_11|Mux135~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \comb_11|Mux135~6_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux135~5_combout\,
	combout => \comb_11|Mux135~7_combout\);

-- Location: LCCOMB_X17_Y6_N10
\comb_11|Mux135~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~8_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|Add1~2_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & !\u_vga_dri|pix_x[4]~2_combout\)) # (!\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux135~8_combout\);

-- Location: LCCOMB_X17_Y6_N16
\comb_11|Mux135~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~80_combout\ = (\comb_11|Add1~2_combout\ & (\comb_11|Mux27~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (!\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Mux27~0_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux135~80_combout\);

-- Location: LCCOMB_X17_Y6_N2
\comb_11|Mux135~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~81_combout\ = (\comb_11|Add3~1_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux135~80_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux135~8_combout\)))) # (!\comb_11|Add3~1_combout\ & 
-- (((\comb_11|Mux135~80_combout\ & !\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux135~8_combout\,
	datab => \comb_11|Mux135~80_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux135~81_combout\);

-- Location: LCCOMB_X16_Y10_N26
\comb_11|Mux135~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~9_combout\ = (\comb_11|Mux147~0_combout\ & (((\u_vga_dri|pix_x[3]~4_combout\)))) # (!\comb_11|Mux147~0_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\ & (\comb_11|Mux135~7_combout\)) # (!\u_vga_dri|pix_x[3]~4_combout\ & 
-- ((\comb_11|Mux135~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Mux135~7_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \comb_11|Mux135~81_combout\,
	combout => \comb_11|Mux135~9_combout\);

-- Location: LCCOMB_X16_Y10_N8
\comb_11|Mux135~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~10_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ $ (((\comb_11|Add1~2_combout\ & !\comb_11|Add3~1_combout\))))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|Add1~2_combout\ & (!\comb_11|Add3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux135~10_combout\);

-- Location: LCCOMB_X16_Y10_N2
\comb_11|Mux135~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~11_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|Add1~2_combout\) # ((!\comb_11|Add3~1_combout\ & !\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (((\comb_11|Add3~1_combout\ & 
-- !\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux135~11_combout\);

-- Location: LCCOMB_X16_Y10_N30
\comb_11|Mux135~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~13_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux135~11_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ $ (!\comb_11|Mux135~10_combout\)))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux135~10_combout\ & 
-- ((\u_vga_dri|pix_y[0]~0_combout\) # (!\comb_11|Mux135~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Mux135~10_combout\,
	datad => \comb_11|Mux135~11_combout\,
	combout => \comb_11|Mux135~13_combout\);

-- Location: LCCOMB_X16_Y10_N12
\comb_11|Mux135~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~12_combout\ = (\comb_11|Mux135~10_combout\ & (\comb_11|Mux135~11_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ $ (!\u_vga_dri|pix_x[4]~2_combout\)))) # (!\comb_11|Mux135~10_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & 
-- ((!\comb_11|Mux135~11_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Mux135~10_combout\,
	datad => \comb_11|Mux135~11_combout\,
	combout => \comb_11|Mux135~12_combout\);

-- Location: LCCOMB_X16_Y10_N20
\comb_11|Mux135~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~14_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & ((\comb_11|Mux135~12_combout\))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\comb_11|Mux135~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \comb_11|Mux135~13_combout\,
	datad => \comb_11|Mux135~12_combout\,
	combout => \comb_11|Mux135~14_combout\);

-- Location: LCCOMB_X17_Y10_N18
\comb_11|Mux135~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ $ (((!\comb_11|Add3~1_combout\ & \u_vga_dri|pix_y[0]~0_combout\))))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|Add3~1_combout\ & 
-- (\u_vga_dri|pix_x[0]~1_combout\ $ (!\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux135~0_combout\);

-- Location: LCCOMB_X17_Y10_N20
\comb_11|Mux135~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~1_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (\comb_11|Add3~1_combout\)))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[2]~3_combout\ & 
-- (\comb_11|Add3~1_combout\ & !\u_vga_dri|pix_y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux135~1_combout\);

-- Location: LCCOMB_X17_Y10_N10
\comb_11|Mux135~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~2_combout\ = (!\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux135~0_combout\)) # (!\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux135~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Mux135~0_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux135~1_combout\,
	combout => \comb_11|Mux135~2_combout\);

-- Location: LCCOMB_X17_Y10_N24
\comb_11|Mux135~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~3_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & \u_vga_dri|pix_x[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux135~3_combout\);

-- Location: LCCOMB_X17_Y10_N22
\comb_11|Mux135~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~4_combout\ = (\comb_11|Mux135~2_combout\) # ((\comb_11|Add1~2_combout\ & (!\comb_11|Add3~1_combout\ & \comb_11|Mux135~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux135~2_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Mux135~3_combout\,
	combout => \comb_11|Mux135~4_combout\);

-- Location: LCCOMB_X16_Y10_N22
\comb_11|Mux135~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~15_combout\ = (\comb_11|Mux135~9_combout\ & ((\comb_11|Mux135~14_combout\) # ((!\comb_11|Mux147~0_combout\)))) # (!\comb_11|Mux135~9_combout\ & (((\comb_11|Mux147~0_combout\ & \comb_11|Mux135~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux135~9_combout\,
	datab => \comb_11|Mux135~14_combout\,
	datac => \comb_11|Mux147~0_combout\,
	datad => \comb_11|Mux135~4_combout\,
	combout => \comb_11|Mux135~15_combout\);

-- Location: LCCOMB_X14_Y6_N26
\comb_11|Mux135~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~43_combout\ = (\comb_11|Add1~2_combout\ & ((!\comb_11|Add3~1_combout\))) # (!\comb_11|Add1~2_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & \comb_11|Add3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux135~43_combout\);

-- Location: LCCOMB_X14_Y8_N14
\comb_11|Mux135~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~41_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (((!\comb_11|Add1~2_combout\ & !\comb_11|Add3~1_combout\)) # (!\u_vga_dri|pix_x[0]~1_combout\))) # (!\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Add1~2_combout\) # 
-- ((\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux135~41_combout\);

-- Location: LCCOMB_X14_Y8_N0
\comb_11|Mux135~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~40_combout\ = (\comb_11|Add1~2_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & !\comb_11|Add3~1_combout\))) # (!\comb_11|Add1~2_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ $ (\u_vga_dri|pix_x[0]~1_combout\ $ 
-- (\comb_11|Add3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux135~40_combout\);

-- Location: LCCOMB_X14_Y8_N12
\comb_11|Mux135~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~42_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Mux135~41_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux135~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux135~41_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Mux135~40_combout\,
	combout => \comb_11|Mux135~42_combout\);

-- Location: LCCOMB_X14_Y8_N2
\comb_11|Mux135~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~44_combout\ = (\comb_11|Mux135~42_combout\) # ((!\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux135~43_combout\ & !\u_vga_dri|pix_x[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux135~43_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Mux135~42_combout\,
	combout => \comb_11|Mux135~44_combout\);

-- Location: LCCOMB_X14_Y8_N18
\comb_11|Mux135~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~51_combout\ = (\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\ & (!\u_vga_dri|pix_y[0]~0_combout\)) # (!\u_vga_dri|pix_x[4]~2_combout\ & ((!\u_vga_dri|pix_x[2]~3_combout\))))) # (!\comb_11|Add1~2_combout\ & 
-- (\u_vga_dri|pix_y[0]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux135~51_combout\);

-- Location: LCCOMB_X14_Y8_N24
\comb_11|Mux135~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~52_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & ((!\comb_11|Add1~2_combout\) # (!\u_vga_dri|pix_y[0]~0_combout\)))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (\u_vga_dri|pix_y[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux135~52_combout\);

-- Location: LCCOMB_X14_Y8_N22
\comb_11|Mux135~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~53_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & ((\comb_11|Mux135~51_combout\ $ (!\comb_11|Mux135~52_combout\)))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\comb_11|Mux135~51_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\) # 
-- (!\comb_11|Mux135~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Mux135~51_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux135~52_combout\,
	combout => \comb_11|Mux135~53_combout\);

-- Location: LCCOMB_X14_Y8_N28
\comb_11|Mux135~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~54_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux135~51_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & !\comb_11|Mux135~52_combout\)) # (!\comb_11|Mux135~51_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\) # 
-- (!\comb_11|Mux135~52_combout\))))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (((\comb_11|Mux135~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Mux135~51_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux135~52_combout\,
	combout => \comb_11|Mux135~54_combout\);

-- Location: LCCOMB_X14_Y8_N26
\comb_11|Mux135~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~55_combout\ = \comb_11|Mux135~54_combout\ $ (((!\comb_11|Add3~1_combout\ & !\comb_11|Mux135~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add3~1_combout\,
	datac => \comb_11|Mux135~53_combout\,
	datad => \comb_11|Mux135~54_combout\,
	combout => \comb_11|Mux135~55_combout\);

-- Location: LCCOMB_X11_Y8_N14
\comb_11|Mux135~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~47_combout\ = (\u_vga_dri|data_req~0_combout\ & (\u_vga_dri|data_en~3_combout\ & (\u_vga_dri|Add3~0_combout\ $ (\u_vga_dri|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_req~0_combout\,
	datab => \u_vga_dri|data_en~3_combout\,
	datac => \u_vga_dri|Add3~0_combout\,
	datad => \u_vga_dri|Add2~4_combout\,
	combout => \comb_11|Mux135~47_combout\);

-- Location: LCCOMB_X13_Y8_N6
\comb_11|Mux135~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~48_combout\ = (\comb_11|Add3~1_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\ & (!\u_vga_dri|pix_y[0]~0_combout\)) # (!\u_vga_dri|pix_x[4]~2_combout\ & ((!\comb_11|Add1~2_combout\))))) # (!\comb_11|Add3~1_combout\ & 
-- (!\u_vga_dri|pix_y[0]~0_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ $ (\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add3~1_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux135~48_combout\);

-- Location: LCCOMB_X13_Y8_N24
\comb_11|Mux135~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~49_combout\ = (\comb_11|Mux135~47_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & \comb_11|Mux135~48_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((!\comb_11|Mux135~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Mux135~47_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux135~48_combout\,
	combout => \comb_11|Mux135~49_combout\);

-- Location: LCCOMB_X14_Y8_N10
\comb_11|Mux135~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~46_combout\ = (\comb_11|Add1~2_combout\ & (\comb_11|Add3~1_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\) # (!\u_vga_dri|pix_x[2]~3_combout\)))) # (!\comb_11|Add1~2_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & ((!\comb_11|Add3~1_combout\) # 
-- (!\u_vga_dri|pix_x[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux135~46_combout\);

-- Location: LCCOMB_X14_Y8_N8
\comb_11|Mux135~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~45_combout\ = (\comb_11|Add1~2_combout\ & (\comb_11|Add3~1_combout\ $ (((\u_vga_dri|pix_x[2]~3_combout\) # (!\u_vga_dri|pix_x[4]~2_combout\))))) # (!\comb_11|Add1~2_combout\ & ((\comb_11|Add3~1_combout\) # ((\u_vga_dri|pix_x[4]~2_combout\ 
-- & !\u_vga_dri|pix_x[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux135~45_combout\);

-- Location: LCCOMB_X14_Y8_N6
\comb_11|Mux135~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~78_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (((!\u_vga_dri|pix_x[0]~1_combout\ & !\comb_11|Mux135~46_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\) # 
-- (!\comb_11|Mux135~46_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux135~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux135~46_combout\,
	combout => \comb_11|Mux135~78_combout\);

-- Location: LCCOMB_X14_Y8_N20
\comb_11|Mux135~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~79_combout\ = (\comb_11|Mux135~46_combout\ & ((\comb_11|Mux135~45_combout\ & (!\u_vga_dri|pix_y[0]~0_combout\ & !\comb_11|Mux135~78_combout\)) # (!\comb_11|Mux135~45_combout\ & ((\comb_11|Mux135~78_combout\))))) # 
-- (!\comb_11|Mux135~46_combout\ & ((\comb_11|Mux135~45_combout\ & ((\comb_11|Mux135~78_combout\))) # (!\comb_11|Mux135~45_combout\ & (!\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux135~46_combout\,
	datab => \comb_11|Mux135~45_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux135~78_combout\,
	combout => \comb_11|Mux135~79_combout\);

-- Location: LCCOMB_X14_Y8_N16
\comb_11|Mux135~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~50_combout\ = (\comb_11|Mux147~0_combout\ & (((\u_vga_dri|pix_x[3]~4_combout\)))) # (!\comb_11|Mux147~0_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\ & ((\comb_11|Mux135~79_combout\))) # (!\u_vga_dri|pix_x[3]~4_combout\ & 
-- (\comb_11|Mux135~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Mux135~49_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \comb_11|Mux135~79_combout\,
	combout => \comb_11|Mux135~50_combout\);

-- Location: LCCOMB_X14_Y8_N4
\comb_11|Mux135~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~56_combout\ = (\comb_11|Mux147~0_combout\ & ((\comb_11|Mux135~50_combout\ & ((\comb_11|Mux135~55_combout\))) # (!\comb_11|Mux135~50_combout\ & (\comb_11|Mux135~44_combout\)))) # (!\comb_11|Mux147~0_combout\ & 
-- (((\comb_11|Mux135~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Mux135~44_combout\,
	datac => \comb_11|Mux135~55_combout\,
	datad => \comb_11|Mux135~50_combout\,
	combout => \comb_11|Mux135~56_combout\);

-- Location: LCCOMB_X16_Y6_N14
\comb_11|Mux135~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~34_combout\ = (\comb_11|Add1~2_combout\ & (!\comb_11|Add3~1_combout\ & (!\u_vga_dri|pix_y[0]~0_combout\ & !\comb_11|Mux147~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux135~34_combout\);

-- Location: LCCOMB_X16_Y6_N16
\comb_11|Mux135~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~35_combout\ = (\comb_11|Add1~2_combout\ & ((\comb_11|Add3~1_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\))) # (!\comb_11|Add3~1_combout\ & (\u_vga_dri|pix_x[0]~1_combout\)))) # (!\comb_11|Add1~2_combout\ & (((\u_vga_dri|pix_y[0]~0_combout\ 
-- & !\comb_11|Add3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux135~35_combout\);

-- Location: LCCOMB_X16_Y6_N22
\comb_11|Mux135~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~36_combout\ = (!\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|Mux135~34_combout\) # ((\comb_11|Mux147~0_combout\ & \comb_11|Mux135~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \comb_11|Mux135~34_combout\,
	datad => \comb_11|Mux135~35_combout\,
	combout => \comb_11|Mux135~36_combout\);

-- Location: LCCOMB_X16_Y6_N0
\comb_11|Mux135~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~37_combout\ = (\u_vga_dri|pix_x[0]~1_combout\) # ((\comb_11|Add1~2_combout\ & ((!\comb_11|Add3~1_combout\) # (!\u_vga_dri|pix_y[0]~0_combout\))) # (!\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\) # 
-- (\comb_11|Add3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux135~37_combout\);

-- Location: LCCOMB_X16_Y6_N6
\comb_11|Mux135~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~38_combout\ = (\comb_11|Mux135~36_combout\) # ((\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|Mux147~0_combout\ & !\comb_11|Mux135~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \comb_11|Mux135~36_combout\,
	datad => \comb_11|Mux135~37_combout\,
	combout => \comb_11|Mux135~38_combout\);

-- Location: LCCOMB_X18_Y8_N28
\comb_11|Mux135~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~28_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Add1~2_combout\ $ (!\comb_11|Add3~1_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & (\comb_11|Add1~2_combout\ $ (\comb_11|Add3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux135~28_combout\);

-- Location: LCCOMB_X18_Y8_N2
\comb_11|Mux135~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~29_combout\ = (\comb_11|Add3~1_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((!\comb_11|Add1~2_combout\))))) # (!\comb_11|Add3~1_combout\ & 
-- (\u_vga_dri|pix_x[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux135~29_combout\);

-- Location: LCCOMB_X18_Y8_N8
\comb_11|Mux135~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~30_combout\ = (\comb_11|Mux147~0_combout\ & (((\u_vga_dri|pix_x[2]~3_combout\)))) # (!\comb_11|Mux147~0_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ & (!\comb_11|Mux135~28_combout\)) # (!\u_vga_dri|pix_x[2]~3_combout\ & 
-- ((\comb_11|Mux135~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Mux135~28_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Mux135~29_combout\,
	combout => \comb_11|Mux135~30_combout\);

-- Location: LCCOMB_X18_Y8_N26
\comb_11|Mux135~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~31_combout\ = (\comb_11|Add1~2_combout\ & ((\comb_11|Add3~1_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\))) # (!\comb_11|Add3~1_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\)))) # (!\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\ 
-- & ((\u_vga_dri|pix_y[0]~0_combout\))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\comb_11|Add3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux135~31_combout\);

-- Location: LCCOMB_X18_Y8_N6
\comb_11|Mux135~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~27_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (((!\comb_11|Add3~1_combout\)) # (!\comb_11|Add1~2_combout\))) # (!\u_vga_dri|pix_x[0]~1_combout\ & ((\comb_11|Add3~1_combout\) # ((!\comb_11|Add1~2_combout\ & 
-- \u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux135~27_combout\);

-- Location: LCCOMB_X18_Y8_N4
\comb_11|Mux135~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~32_combout\ = (\comb_11|Mux147~0_combout\ & ((\comb_11|Mux135~30_combout\ & (\comb_11|Mux135~31_combout\)) # (!\comb_11|Mux135~30_combout\ & ((!\comb_11|Mux135~27_combout\))))) # (!\comb_11|Mux147~0_combout\ & 
-- (\comb_11|Mux135~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Mux135~30_combout\,
	datac => \comb_11|Mux135~31_combout\,
	datad => \comb_11|Mux135~27_combout\,
	combout => \comb_11|Mux135~32_combout\);

-- Location: LCCOMB_X16_Y6_N10
\comb_11|Mux135~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~22_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\) # (\u_vga_dri|pix_y[0]~0_combout\ $ (\comb_11|Mux147~0_combout\)))) # (!\u_vga_dri|pix_x[0]~1_combout\ & ((\comb_11|Mux147~0_combout\ & 
-- (\u_vga_dri|pix_x[2]~3_combout\)) # (!\comb_11|Mux147~0_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux135~22_combout\);

-- Location: LCCOMB_X16_Y6_N24
\comb_11|Mux135~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~23_combout\ = (\comb_11|Mux147~0_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (\u_vga_dri|pix_x[0]~1_combout\)))) # (!\comb_11|Mux147~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux135~23_combout\);

-- Location: LCCOMB_X16_Y6_N30
\comb_11|Mux135~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~24_combout\ = (\comb_11|Mux147~0_combout\ & (((\comb_11|Add1~2_combout\ & \comb_11|Mux135~23_combout\)) # (!\comb_11|Mux135~22_combout\))) # (!\comb_11|Mux147~0_combout\ & (!\comb_11|Mux135~23_combout\ & (\comb_11|Mux135~22_combout\ $ 
-- (\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux135~22_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux135~23_combout\,
	combout => \comb_11|Mux135~24_combout\);

-- Location: LCCOMB_X16_Y6_N28
\comb_11|Mux135~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~25_combout\ = (\comb_11|Mux135~22_combout\ & (\comb_11|Mux147~0_combout\ $ (((\comb_11|Mux135~23_combout\))))) # (!\comb_11|Mux135~22_combout\ & (((\comb_11|Add1~2_combout\ & \comb_11|Mux135~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux135~22_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux135~23_combout\,
	combout => \comb_11|Mux135~25_combout\);

-- Location: LCCOMB_X16_Y6_N2
\comb_11|Mux135~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~26_combout\ = \comb_11|Mux135~24_combout\ $ (((!\comb_11|Add3~1_combout\ & !\comb_11|Mux135~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Mux135~24_combout\,
	datad => \comb_11|Mux135~25_combout\,
	combout => \comb_11|Mux135~26_combout\);

-- Location: LCCOMB_X16_Y6_N8
\comb_11|Mux135~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~33_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (((\u_vga_dri|pix_x[3]~4_combout\)))) # (!\u_vga_dri|pix_x[4]~2_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\ & ((\comb_11|Mux135~26_combout\))) # (!\u_vga_dri|pix_x[3]~4_combout\ & 
-- (\comb_11|Mux135~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux135~32_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \comb_11|Mux135~26_combout\,
	combout => \comb_11|Mux135~33_combout\);

-- Location: LCCOMB_X16_Y6_N4
\comb_11|Mux135~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~16_combout\ = (\comb_11|Add1~2_combout\ & ((\comb_11|Add3~1_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ & \comb_11|Mux147~0_combout\)) # (!\comb_11|Add3~1_combout\ & (!\u_vga_dri|pix_y[0]~0_combout\ & !\comb_11|Mux147~0_combout\)))) # 
-- (!\comb_11|Add1~2_combout\ & (\comb_11|Mux147~0_combout\ & (\comb_11|Add3~1_combout\ $ (\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux135~16_combout\);

-- Location: LCCOMB_X16_Y6_N26
\comb_11|Mux135~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~20_combout\ = (\comb_11|Mux147~0_combout\ & ((\comb_11|Add1~2_combout\ & ((!\u_vga_dri|pix_y[0]~0_combout\) # (!\comb_11|Add3~1_combout\))) # (!\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux135~20_combout\);

-- Location: LCCOMB_X17_Y6_N26
\comb_11|Mux135~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~18_combout\ = (\comb_11|Mux147~0_combout\ & (!\comb_11|Add3~1_combout\ & ((\comb_11|Add1~2_combout\) # (!\u_vga_dri|pix_y[0]~0_combout\)))) # (!\comb_11|Mux147~0_combout\ & (\comb_11|Add3~1_combout\ $ ((\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux135~18_combout\);

-- Location: LCCOMB_X17_Y6_N20
\comb_11|Mux135~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~17_combout\ = (\comb_11|Mux147~0_combout\ & ((\comb_11|Add1~2_combout\ & (\comb_11|Add3~1_combout\)) # (!\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\))))) # (!\comb_11|Mux147~0_combout\ & (!\comb_11|Add3~1_combout\ & 
-- (\comb_11|Add1~2_combout\ & !\u_vga_dri|pix_y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux135~17_combout\);

-- Location: LCCOMB_X17_Y6_N4
\comb_11|Mux135~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~19_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (((\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\ & ((\comb_11|Mux135~17_combout\))) # (!\u_vga_dri|pix_x[0]~1_combout\ & 
-- (\comb_11|Mux135~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux135~18_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux135~17_combout\,
	combout => \comb_11|Mux135~19_combout\);

-- Location: LCCOMB_X16_Y6_N12
\comb_11|Mux135~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~21_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|Mux135~19_combout\ & ((!\comb_11|Mux135~20_combout\))) # (!\comb_11|Mux135~19_combout\ & (\comb_11|Mux135~16_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & 
-- (((\comb_11|Mux135~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \comb_11|Mux135~16_combout\,
	datac => \comb_11|Mux135~20_combout\,
	datad => \comb_11|Mux135~19_combout\,
	combout => \comb_11|Mux135~21_combout\);

-- Location: LCCOMB_X16_Y6_N20
\comb_11|Mux135~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~39_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux135~33_combout\ & (\comb_11|Mux135~38_combout\)) # (!\comb_11|Mux135~33_combout\ & ((\comb_11|Mux135~21_combout\))))) # (!\u_vga_dri|pix_x[4]~2_combout\ & 
-- (((\comb_11|Mux135~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux135~38_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Mux135~33_combout\,
	datad => \comb_11|Mux135~21_combout\,
	combout => \comb_11|Mux135~39_combout\);

-- Location: LCCOMB_X17_Y10_N16
\comb_11|Mux135~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~57_combout\ = (\comb_11|Mux271~0_combout\ & (((\u_vga_dri|pix_x[1]~0_combout\)))) # (!\comb_11|Mux271~0_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & ((\comb_11|Mux135~39_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & 
-- (\comb_11|Mux135~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Mux135~56_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux135~39_combout\,
	combout => \comb_11|Mux135~57_combout\);

-- Location: LCCOMB_X17_Y10_N26
\comb_11|Mux135~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux135~75_combout\ = (\comb_11|Mux271~0_combout\ & ((\comb_11|Mux135~57_combout\ & (\comb_11|Mux135~74_combout\)) # (!\comb_11|Mux135~57_combout\ & ((\comb_11|Mux135~15_combout\))))) # (!\comb_11|Mux271~0_combout\ & 
-- (((\comb_11|Mux135~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux135~74_combout\,
	datab => \comb_11|Mux135~15_combout\,
	datac => \comb_11|Mux271~0_combout\,
	datad => \comb_11|Mux135~57_combout\,
	combout => \comb_11|Mux135~75_combout\);

-- Location: LCCOMB_X13_Y7_N30
\u_vga_dri|pix_x[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|pix_x[5]~6_combout\ = (\u_vga_dri|Add2~10_combout\ & (\u_vga_dri|data_en~2_combout\ & (\u_vga_dri|data_req~0_combout\ & \u_vga_dri|data_en~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~10_combout\,
	datab => \u_vga_dri|data_en~2_combout\,
	datac => \u_vga_dri|data_req~0_combout\,
	datad => \u_vga_dri|data_en~7_combout\,
	combout => \u_vga_dri|pix_x[5]~6_combout\);

-- Location: LCCOMB_X12_Y6_N12
\comb_11|Mux101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~0_combout\ = (!\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Add3~1_combout\ & (!\u_vga_dri|pix_x[5]~6_combout\ & !\comb_11|Add1~2_combout\)) # (!\comb_11|Add3~1_combout\ & ((\comb_11|Add1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[5]~6_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux101~0_combout\);

-- Location: LCCOMB_X12_Y6_N6
\comb_11|Mux101~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~1_combout\ = (!\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_x[5]~6_combout\ & ((\comb_11|Add3~1_combout\) # (\u_vga_dri|pix_x[4]~2_combout\))) # (!\u_vga_dri|pix_x[5]~6_combout\ & (\comb_11|Add3~1_combout\ & 
-- \u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[5]~6_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux101~1_combout\);

-- Location: LCCOMB_X12_Y6_N24
\comb_11|Mux101~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~2_combout\ = (!\comb_11|Mux147~0_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & (!\comb_11|Add1~2_combout\ & \comb_11|Add3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux101~2_combout\);

-- Location: LCCOMB_X12_Y6_N18
\comb_11|Mux101~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~3_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (((\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\ & (\comb_11|Mux101~1_combout\)) # (!\u_vga_dri|pix_x[0]~1_combout\ & 
-- ((\comb_11|Mux101~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~1_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux101~2_combout\,
	combout => \comb_11|Mux101~3_combout\);

-- Location: LCCOMB_X12_Y6_N16
\comb_11|Mux101~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~4_combout\ = (\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Add3~1_combout\))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (!\u_vga_dri|pix_x[5]~6_combout\)))) # (!\comb_11|Add1~2_combout\ & 
-- (\u_vga_dri|pix_x[5]~6_combout\ $ (((\comb_11|Add3~1_combout\) # (\u_vga_dri|pix_x[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[5]~6_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux101~4_combout\);

-- Location: LCCOMB_X12_Y6_N30
\comb_11|Mux101~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~5_combout\ = (\comb_11|Mux101~3_combout\ & (((\comb_11|Mux101~4_combout\) # (!\u_vga_dri|pix_x[3]~4_combout\)))) # (!\comb_11|Mux101~3_combout\ & (\comb_11|Mux101~0_combout\ & (\u_vga_dri|pix_x[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~0_combout\,
	datab => \comb_11|Mux101~3_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \comb_11|Mux101~4_combout\,
	combout => \comb_11|Mux101~5_combout\);

-- Location: LCCOMB_X14_Y6_N30
\comb_11|Mux101~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~19_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (!\comb_11|Mux147~0_combout\ & (\comb_11|Add1~2_combout\))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\comb_11|Mux147~0_combout\ & ((\comb_11|Add1~2_combout\) # 
-- (!\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux101~19_combout\);

-- Location: LCCOMB_X14_Y6_N28
\comb_11|Mux101~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~20_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & ((\comb_11|Mux147~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & !\comb_11|Add1~2_combout\)) # (!\comb_11|Mux147~0_combout\ & ((\comb_11|Add1~2_combout\))))) # 
-- (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ $ (((\comb_11|Mux147~0_combout\ & !\comb_11|Add1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux101~20_combout\);

-- Location: LCCOMB_X14_Y6_N18
\comb_11|Mux101~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~21_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Add3~1_combout\) # ((\comb_11|Mux101~19_combout\)))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (!\comb_11|Add3~1_combout\ & ((\comb_11|Mux101~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Mux101~19_combout\,
	datad => \comb_11|Mux101~20_combout\,
	combout => \comb_11|Mux101~21_combout\);

-- Location: LCCOMB_X14_Y6_N4
\comb_11|Mux101~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~22_combout\ = \comb_11|Mux147~0_combout\ $ (((\u_vga_dri|pix_x[3]~4_combout\) # ((!\u_vga_dri|pix_x[0]~1_combout\ & \comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux101~22_combout\);

-- Location: LCCOMB_X14_Y6_N16
\comb_11|Mux101~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~18_combout\ = (\comb_11|Mux147~0_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\) # ((!\comb_11|Add1~2_combout\ & !\u_vga_dri|pix_x[3]~4_combout\)))) # (!\comb_11|Mux147~0_combout\ & (((\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux101~18_combout\);

-- Location: LCCOMB_X14_Y6_N14
\comb_11|Mux101~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~23_combout\ = (\comb_11|Add3~1_combout\ & ((\comb_11|Mux101~21_combout\ & (!\comb_11|Mux101~22_combout\)) # (!\comb_11|Mux101~21_combout\ & ((!\comb_11|Mux101~18_combout\))))) # (!\comb_11|Add3~1_combout\ & (\comb_11|Mux101~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add3~1_combout\,
	datab => \comb_11|Mux101~21_combout\,
	datac => \comb_11|Mux101~22_combout\,
	datad => \comb_11|Mux101~18_combout\,
	combout => \comb_11|Mux101~23_combout\);

-- Location: LCCOMB_X13_Y6_N10
\comb_11|Mux101~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~8_combout\ = \u_vga_dri|pix_x[0]~1_combout\ $ (((!\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_x[5]~6_combout\) # (\u_vga_dri|pix_x[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[5]~6_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux101~8_combout\);

-- Location: LCCOMB_X13_Y6_N24
\comb_11|Mux101~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~7_combout\ = (\comb_11|Add1~2_combout\ & (((!\u_vga_dri|pix_x[5]~6_combout\ & \u_vga_dri|pix_x[4]~2_combout\)))) # (!\comb_11|Add1~2_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[5]~6_combout\ & 
-- !\u_vga_dri|pix_x[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[5]~6_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux101~7_combout\);

-- Location: LCCOMB_X13_Y6_N28
\comb_11|Mux101~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~9_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (((\comb_11|Add3~1_combout\) # (\comb_11|Mux101~7_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (\comb_11|Mux101~8_combout\ & (!\comb_11|Add3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~8_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Mux101~7_combout\,
	combout => \comb_11|Mux101~9_combout\);

-- Location: LCCOMB_X13_Y6_N26
\comb_11|Mux101~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~10_combout\ = (\comb_11|Mux147~0_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & !\u_vga_dri|pix_x[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux101~10_combout\);

-- Location: LCCOMB_X12_Y6_N28
\comb_11|Mux101~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~6_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[5]~6_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\))) # (!\u_vga_dri|pix_x[5]~6_combout\ & (!\comb_11|Add1~2_combout\ & !\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[5]~6_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux101~6_combout\);

-- Location: LCCOMB_X13_Y6_N16
\comb_11|Mux101~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~11_combout\ = (\comb_11|Add3~1_combout\ & ((\comb_11|Mux101~9_combout\ & (\comb_11|Mux101~10_combout\)) # (!\comb_11|Mux101~9_combout\ & ((\comb_11|Mux101~6_combout\))))) # (!\comb_11|Add3~1_combout\ & (\comb_11|Mux101~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add3~1_combout\,
	datab => \comb_11|Mux101~9_combout\,
	datac => \comb_11|Mux101~10_combout\,
	datad => \comb_11|Mux101~6_combout\,
	combout => \comb_11|Mux101~11_combout\);

-- Location: LCCOMB_X13_Y6_N12
\comb_11|Mux101~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~13_combout\ = (\comb_11|Add3~1_combout\ & ((\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\))) # (!\comb_11|Add1~2_combout\ & (\comb_11|Mux147~0_combout\)))) # (!\comb_11|Add3~1_combout\ & (\comb_11|Add1~2_combout\ $ 
-- (((\comb_11|Mux147~0_combout\ & \u_vga_dri|pix_x[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux101~13_combout\);

-- Location: LCCOMB_X13_Y6_N18
\comb_11|Mux101~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~12_combout\ = (\comb_11|Add3~1_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\ & ((!\comb_11|Add1~2_combout\))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (!\comb_11|Mux147~0_combout\)))) # (!\comb_11|Add3~1_combout\ & (\comb_11|Mux147~0_combout\ & 
-- ((\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux101~12_combout\);

-- Location: LCCOMB_X13_Y6_N22
\comb_11|Mux101~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~14_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux101~13_combout\ & (\u_vga_dri|pix_x[0]~1_combout\)) # (!\comb_11|Mux101~13_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & !\comb_11|Mux101~12_combout\)))) # 
-- (!\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux101~12_combout\ & (\comb_11|Mux101~13_combout\ $ (\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~13_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux101~12_combout\,
	combout => \comb_11|Mux101~14_combout\);

-- Location: LCCOMB_X13_Y6_N20
\comb_11|Mux101~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~15_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ $ (((!\comb_11|Mux101~13_combout\ & \comb_11|Mux101~12_combout\))))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\comb_11|Mux101~13_combout\ & 
-- ((\comb_11|Mux101~12_combout\) # (!\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~13_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux101~12_combout\,
	combout => \comb_11|Mux101~15_combout\);

-- Location: LCCOMB_X13_Y6_N2
\comb_11|Mux101~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~16_combout\ = \comb_11|Mux101~14_combout\ $ (((\comb_11|Mux101~15_combout\ & !\u_vga_dri|pix_x[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~14_combout\,
	datab => \comb_11|Mux101~15_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux101~16_combout\);

-- Location: LCCOMB_X13_Y6_N8
\comb_11|Mux101~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~17_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & ((\comb_11|Mux101~11_combout\) # ((\u_vga_dri|pix_y[0]~0_combout\)))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (((!\u_vga_dri|pix_y[0]~0_combout\ & \comb_11|Mux101~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \comb_11|Mux101~11_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux101~16_combout\,
	combout => \comb_11|Mux101~17_combout\);

-- Location: LCCOMB_X14_Y6_N24
\comb_11|Mux101~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~24_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux101~17_combout\ & ((\comb_11|Mux101~23_combout\))) # (!\comb_11|Mux101~17_combout\ & (\comb_11|Mux101~5_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & 
-- (((\comb_11|Mux101~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~5_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Mux101~23_combout\,
	datad => \comb_11|Mux101~17_combout\,
	combout => \comb_11|Mux101~24_combout\);

-- Location: LCCOMB_X16_Y8_N26
\comb_11|Mux101~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~79_combout\ = (\u_vga_dri|pix_x[5]~6_combout\) # ((\u_vga_dri|pix_x[3]~4_combout\ & (!\u_vga_dri|pix_x[4]~2_combout\)) # (!\u_vga_dri|pix_x[3]~4_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\) # (\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[5]~6_combout\,
	combout => \comb_11|Mux101~79_combout\);

-- Location: LCCOMB_X16_Y8_N0
\comb_11|Mux101~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~78_combout\ = (!\u_vga_dri|pix_x[3]~4_combout\ & (!\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Mux147~0_combout\ & \comb_11|Mux27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Mux147~0_combout\,
	datad => \comb_11|Mux27~0_combout\,
	combout => \comb_11|Mux101~78_combout\);

-- Location: LCCOMB_X16_Y8_N12
\comb_11|Mux101~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~80_combout\ = (!\u_vga_dri|pix_x[1]~0_combout\ & ((\comb_11|Mux101~78_combout\) # ((\u_vga_dri|pix_y[0]~0_combout\ & !\comb_11|Mux101~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Mux101~79_combout\,
	datad => \comb_11|Mux101~78_combout\,
	combout => \comb_11|Mux101~80_combout\);

-- Location: LCCOMB_X16_Y8_N6
\comb_11|Mux101~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~65_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & \u_vga_dri|pix_x[5]~6_combout\))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & 
-- (\u_vga_dri|pix_x[4]~2_combout\ $ (\u_vga_dri|pix_x[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[5]~6_combout\,
	combout => \comb_11|Mux101~65_combout\);

-- Location: LCCOMB_X16_Y8_N20
\comb_11|Mux101~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~66_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ $ (!\u_vga_dri|pix_x[5]~6_combout\)))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[4]~2_combout\ & 
-- (\u_vga_dri|pix_x[1]~0_combout\ & \u_vga_dri|pix_x[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[5]~6_combout\,
	combout => \comb_11|Mux101~66_combout\);

-- Location: LCCOMB_X16_Y8_N10
\comb_11|Mux101~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~67_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & ((\comb_11|Mux101~65_combout\) # ((\u_vga_dri|pix_y[0]~0_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (((\comb_11|Mux101~66_combout\ & !\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~65_combout\,
	datab => \comb_11|Mux101~66_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux101~67_combout\);

-- Location: LCCOMB_X16_Y8_N24
\comb_11|Mux101~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~68_combout\ = (\u_vga_dri|pix_x[1]~0_combout\) # ((\u_vga_dri|pix_x[0]~1_combout\ & ((!\u_vga_dri|pix_x[5]~6_combout\))) # (!\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\) # (\u_vga_dri|pix_x[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[5]~6_combout\,
	combout => \comb_11|Mux101~68_combout\);

-- Location: LCCOMB_X16_Y8_N8
\comb_11|Mux101~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~64_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\)) # (!\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[5]~6_combout\))))) # (!\u_vga_dri|pix_x[4]~2_combout\ & 
-- (\u_vga_dri|pix_x[1]~0_combout\ & ((!\u_vga_dri|pix_x[5]~6_combout\) # (!\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[5]~6_combout\,
	combout => \comb_11|Mux101~64_combout\);

-- Location: LCCOMB_X16_Y8_N2
\comb_11|Mux101~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~69_combout\ = (\comb_11|Mux101~67_combout\ & (((!\u_vga_dri|pix_y[0]~0_combout\)) # (!\comb_11|Mux101~68_combout\))) # (!\comb_11|Mux101~67_combout\ & (((\comb_11|Mux101~64_combout\ & \u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~67_combout\,
	datab => \comb_11|Mux101~68_combout\,
	datac => \comb_11|Mux101~64_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux101~69_combout\);

-- Location: LCCOMB_X17_Y8_N6
\comb_11|Mux101~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~75_combout\ = \u_vga_dri|pix_x[0]~1_combout\ $ (\u_vga_dri|pix_x[4]~2_combout\ $ (((\comb_11|Mux147~0_combout\ & !\u_vga_dri|pix_x[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux101~75_combout\);

-- Location: LCCOMB_X17_Y8_N8
\comb_11|Mux101~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~76_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux147~0_combout\ $ (((\u_vga_dri|pix_x[0]~1_combout\ & \u_vga_dri|pix_x[1]~0_combout\))))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux147~0_combout\ & 
-- (\u_vga_dri|pix_x[0]~1_combout\ $ (\u_vga_dri|pix_x[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux101~76_combout\);

-- Location: LCCOMB_X17_Y8_N24
\comb_11|Mux101~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~83_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (\comb_11|Mux101~75_combout\ $ ((!\comb_11|Mux101~76_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (\comb_11|Mux101~76_combout\ & (\comb_11|Mux101~75_combout\ $ 
-- (\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~75_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \comb_11|Mux101~76_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux101~83_combout\);

-- Location: LCCOMB_X17_Y8_N30
\comb_11|Mux101~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~84_combout\ = (\comb_11|Mux101~83_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ $ (((!\u_vga_dri|pix_x[3]~4_combout\) # (!\comb_11|Mux101~75_combout\))))) # (!\comb_11|Mux101~83_combout\ & (!\comb_11|Mux101~75_combout\ & 
-- (!\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_x[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~75_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux101~83_combout\,
	combout => \comb_11|Mux101~84_combout\);

-- Location: LCCOMB_X17_Y8_N14
\comb_11|Mux101~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~73_combout\ = (\u_vga_dri|pix_x[3]~4_combout\) # ((\u_vga_dri|pix_x[0]~1_combout\ & ((\comb_11|Mux147~0_combout\) # (!\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \comb_11|Mux147~0_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux101~73_combout\);

-- Location: LCCOMB_X17_Y8_N20
\comb_11|Mux101~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~70_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & ((\comb_11|Mux147~0_combout\ & ((!\u_vga_dri|pix_y[0]~0_combout\))) # (!\comb_11|Mux147~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & 
-- (\u_vga_dri|pix_x[0]~1_combout\ & (\comb_11|Mux147~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \comb_11|Mux147~0_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux101~70_combout\);

-- Location: LCCOMB_X17_Y8_N2
\comb_11|Mux101~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~71_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ $ (((\u_vga_dri|pix_y[0]~0_combout\) # (!\comb_11|Mux147~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \comb_11|Mux147~0_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux101~71_combout\);

-- Location: LCCOMB_X17_Y8_N28
\comb_11|Mux101~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~72_combout\ = (!\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Mux101~70_combout\)) # (!\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux101~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Mux101~70_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux101~71_combout\,
	combout => \comb_11|Mux101~72_combout\);

-- Location: LCCOMB_X17_Y8_N12
\comb_11|Mux101~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~74_combout\ = (\comb_11|Mux101~72_combout\) # ((!\u_vga_dri|pix_x[4]~2_combout\ & (!\comb_11|Mux101~73_combout\ & \u_vga_dri|pix_x[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Mux101~73_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux101~72_combout\,
	combout => \comb_11|Mux101~74_combout\);

-- Location: LCCOMB_X17_Y8_N18
\comb_11|Mux101~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~77_combout\ = (\comb_11|Add3~1_combout\ & (\comb_11|Add1~2_combout\)) # (!\comb_11|Add3~1_combout\ & ((\comb_11|Add1~2_combout\ & ((\comb_11|Mux101~74_combout\))) # (!\comb_11|Add1~2_combout\ & (\comb_11|Mux101~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add3~1_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Mux101~84_combout\,
	datad => \comb_11|Mux101~74_combout\,
	combout => \comb_11|Mux101~77_combout\);

-- Location: LCCOMB_X16_Y8_N30
\comb_11|Mux101~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~81_combout\ = (\comb_11|Add3~1_combout\ & ((\comb_11|Mux101~77_combout\ & (\comb_11|Mux101~80_combout\)) # (!\comb_11|Mux101~77_combout\ & ((\comb_11|Mux101~69_combout\))))) # (!\comb_11|Add3~1_combout\ & (((\comb_11|Mux101~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~80_combout\,
	datab => \comb_11|Mux101~69_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Mux101~77_combout\,
	combout => \comb_11|Mux101~81_combout\);

-- Location: LCCOMB_X16_Y7_N12
\comb_11|Mux101~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~32_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Add3~1_combout\ $ (((\comb_11|Mux147~0_combout\) # (!\comb_11|Add1~2_combout\))))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Add3~1_combout\ & ((\comb_11|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux101~32_combout\);

-- Location: LCCOMB_X16_Y7_N4
\comb_11|Mux101~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~34_combout\ = (\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\) # ((\comb_11|Mux147~0_combout\) # (!\comb_11|Add3~1_combout\)))) # (!\comb_11|Add1~2_combout\ & (\comb_11|Mux147~0_combout\ $ (((\u_vga_dri|pix_y[0]~0_combout\) # 
-- (\comb_11|Add3~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux101~34_combout\);

-- Location: LCCOMB_X16_Y7_N26
\comb_11|Mux101~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~33_combout\ = (\u_vga_dri|pix_y[0]~0_combout\) # ((\comb_11|Add3~1_combout\ & ((\comb_11|Mux147~0_combout\) # (!\comb_11|Add1~2_combout\))) # (!\comb_11|Add3~1_combout\ & (\comb_11|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux101~33_combout\);

-- Location: LCCOMB_X16_Y7_N14
\comb_11|Mux101~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~35_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (((\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\ & ((!\comb_11|Mux101~33_combout\))) # (!\u_vga_dri|pix_x[0]~1_combout\ & 
-- (!\comb_11|Mux101~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \comb_11|Mux101~34_combout\,
	datac => \comb_11|Mux101~33_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux101~35_combout\);

-- Location: LCCOMB_X16_Y7_N20
\comb_11|Mux101~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~36_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (((!\comb_11|Add3~1_combout\ & \comb_11|Add1~2_combout\)) # (!\comb_11|Mux147~0_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux147~0_combout\) # (\comb_11|Add3~1_combout\ $ 
-- (\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux101~36_combout\);

-- Location: LCCOMB_X16_Y7_N2
\comb_11|Mux101~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~37_combout\ = (\comb_11|Mux101~35_combout\ & (((!\comb_11|Mux101~36_combout\) # (!\u_vga_dri|pix_x[3]~4_combout\)))) # (!\comb_11|Mux101~35_combout\ & (!\comb_11|Mux101~32_combout\ & (\u_vga_dri|pix_x[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~32_combout\,
	datab => \comb_11|Mux101~35_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \comb_11|Mux101~36_combout\,
	combout => \comb_11|Mux101~37_combout\);

-- Location: LCCOMB_X17_Y9_N14
\comb_11|Mux101~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~30_combout\ = (\comb_11|Mux147~0_combout\ & (((\comb_11|Add1~2_combout\ & !\comb_11|Add3~1_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\))) # (!\comb_11|Mux147~0_combout\ & (\comb_11|Add1~2_combout\ $ (\comb_11|Add3~1_combout\ $ 
-- (\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux101~30_combout\);

-- Location: LCCOMB_X16_Y7_N18
\comb_11|Mux101~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~27_combout\ = (\comb_11|Add3~1_combout\ & (\comb_11|Add1~2_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ $ (\comb_11|Mux147~0_combout\)))) # (!\comb_11|Add3~1_combout\ & (!\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\) # 
-- (\comb_11|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux101~27_combout\);

-- Location: LCCOMB_X16_Y7_N24
\comb_11|Mux101~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~28_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Add3~1_combout\ $ (\comb_11|Add1~2_combout\)) # (!\comb_11|Mux147~0_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Add3~1_combout\) # ((\comb_11|Add1~2_combout\) # 
-- (\comb_11|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux101~28_combout\);

-- Location: LCCOMB_X16_Y7_N6
\comb_11|Mux101~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~29_combout\ = (!\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\ & ((!\comb_11|Mux101~28_combout\))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (!\comb_11|Mux101~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \comb_11|Mux101~27_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux101~28_combout\,
	combout => \comb_11|Mux101~29_combout\);

-- Location: LCCOMB_X17_Y9_N28
\comb_11|Mux101~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~31_combout\ = (\comb_11|Mux101~29_combout\) # ((!\u_vga_dri|pix_x[3]~4_combout\ & (!\comb_11|Mux101~30_combout\ & \u_vga_dri|pix_x[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \comb_11|Mux101~30_combout\,
	datac => \comb_11|Mux101~29_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux101~31_combout\);

-- Location: LCCOMB_X17_Y9_N6
\comb_11|Mux101~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~38_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (((\u_vga_dri|pix_x[1]~0_combout\)))) # (!\u_vga_dri|pix_x[4]~2_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & ((\comb_11|Mux101~31_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & 
-- (\comb_11|Mux101~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Mux101~37_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux101~31_combout\,
	combout => \comb_11|Mux101~38_combout\);

-- Location: LCCOMB_X17_Y9_N18
\comb_11|Mux101~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~25_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (((!\comb_11|Add3~1_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (\comb_11|Mux147~0_combout\ & ((\comb_11|Add1~2_combout\) # (!\comb_11|Add3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux101~25_combout\);

-- Location: LCCOMB_X17_Y9_N20
\comb_11|Mux101~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~26_combout\ = (\comb_11|Add3~1_combout\ & ((\comb_11|Add1~2_combout\ & ((!\u_vga_dri|pix_x[3]~4_combout\))) # (!\comb_11|Add1~2_combout\ & ((\comb_11|Mux147~0_combout\) # (\u_vga_dri|pix_x[3]~4_combout\))))) # (!\comb_11|Add3~1_combout\ & 
-- (\comb_11|Mux147~0_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux101~26_combout\);

-- Location: LCCOMB_X17_Y9_N8
\comb_11|Mux101~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~87_combout\ = (\comb_11|Mux101~26_combout\ & (((\comb_11|Mux101~25_combout\ & \u_vga_dri|pix_y[0]~0_combout\)) # (!\comb_11|Add1~2_combout\))) # (!\comb_11|Mux101~26_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Add1~2_combout\)) 
-- # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux101~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Mux101~25_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux101~26_combout\,
	combout => \comb_11|Mux101~87_combout\);

-- Location: LCCOMB_X17_Y9_N2
\comb_11|Mux101~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~88_combout\ = (\comb_11|Mux101~87_combout\ & ((\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\) # (!\comb_11|Mux101~25_combout\))) # (!\comb_11|Add1~2_combout\ & (\comb_11|Mux101~25_combout\ $ 
-- (\u_vga_dri|pix_x[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Mux101~25_combout\,
	datac => \comb_11|Mux101~87_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux101~88_combout\);

-- Location: LCCOMB_X17_Y9_N24
\comb_11|Mux101~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~39_combout\ = (\comb_11|Add3~1_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ $ (!\comb_11|Add1~2_combout\)))) # (!\comb_11|Add3~1_combout\ & (!\comb_11|Add1~2_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ $ (\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux101~39_combout\);

-- Location: LCCOMB_X17_Y9_N30
\comb_11|Mux101~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~40_combout\ = (\u_vga_dri|pix_x[0]~1_combout\) # ((\comb_11|Add3~1_combout\ & ((!\comb_11|Add1~2_combout\) # (!\u_vga_dri|pix_y[0]~0_combout\))) # (!\comb_11|Add3~1_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\) # 
-- (\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux101~40_combout\);

-- Location: LCCOMB_X17_Y9_N12
\comb_11|Mux101~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~41_combout\ = (\comb_11|Mux147~0_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\ & ((!\comb_11|Mux101~40_combout\))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (\comb_11|Mux101~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Mux101~39_combout\,
	datac => \comb_11|Mux101~40_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux101~41_combout\);

-- Location: LCCOMB_X17_Y9_N10
\comb_11|Mux101~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~42_combout\ = (\comb_11|Mux101~38_combout\ & (((\comb_11|Mux101~41_combout\) # (!\u_vga_dri|pix_x[4]~2_combout\)))) # (!\comb_11|Mux101~38_combout\ & (\comb_11|Mux101~88_combout\ & (\u_vga_dri|pix_x[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~38_combout\,
	datab => \comb_11|Mux101~88_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \comb_11|Mux101~41_combout\,
	combout => \comb_11|Mux101~42_combout\);

-- Location: LCCOMB_X12_Y10_N14
\comb_11|Mux101~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~57_combout\ = \comb_11|Add3~1_combout\ $ (((!\u_vga_dri|Add2~8_combout\) # (!\u_vga_dri|pix_x[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|Add2~8_combout\,
	combout => \comb_11|Mux101~57_combout\);

-- Location: LCCOMB_X12_Y10_N4
\comb_11|Mux101~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~58_combout\ = (\u_vga_dri|pix_x[5]~6_combout\) # ((\u_vga_dri|pix_x[4]~2_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (\comb_11|Add3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[5]~6_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux101~58_combout\);

-- Location: LCCOMB_X12_Y10_N6
\comb_11|Mux101~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~59_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (((\comb_11|Add1~2_combout\)) # (!\comb_11|Mux101~57_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (((!\comb_11|Add1~2_combout\ & !\comb_11|Mux101~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux101~57_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux101~58_combout\,
	combout => \comb_11|Mux101~59_combout\);

-- Location: LCCOMB_X12_Y10_N8
\comb_11|Mux101~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~56_combout\ = (\u_vga_dri|pix_x[5]~6_combout\ & (!\comb_11|Add3~1_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & !\u_vga_dri|pix_x[4]~2_combout\))) # (!\u_vga_dri|pix_x[5]~6_combout\ & (\comb_11|Add3~1_combout\ $ 
-- (((\u_vga_dri|pix_x[1]~0_combout\ & \u_vga_dri|pix_x[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[5]~6_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux101~56_combout\);

-- Location: LCCOMB_X12_Y10_N28
\comb_11|Mux101~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~60_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[5]~6_combout\ & (!\comb_11|Add3~1_combout\ & \u_vga_dri|pix_x[4]~2_combout\)) # (!\u_vga_dri|pix_x[5]~6_combout\ & (\comb_11|Add3~1_combout\ & 
-- !\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[5]~6_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux101~60_combout\);

-- Location: LCCOMB_X12_Y10_N18
\comb_11|Mux101~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~61_combout\ = (\comb_11|Mux101~59_combout\ & (((!\comb_11|Mux101~60_combout\)) # (!\comb_11|Add1~2_combout\))) # (!\comb_11|Mux101~59_combout\ & (\comb_11|Add1~2_combout\ & (\comb_11|Mux101~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~59_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Mux101~56_combout\,
	datad => \comb_11|Mux101~60_combout\,
	combout => \comb_11|Mux101~61_combout\);

-- Location: LCCOMB_X12_Y6_N20
\comb_11|Mux101~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~85_combout\ = (\comb_11|Mux147~0_combout\ & (((!\comb_11|Add3~1_combout\)))) # (!\comb_11|Mux147~0_combout\ & (!\u_vga_dri|pix_x[4]~2_combout\ & (!\comb_11|Add1~2_combout\ & \comb_11|Add3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux101~85_combout\);

-- Location: LCCOMB_X12_Y6_N26
\comb_11|Mux101~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~86_combout\ = (\comb_11|Mux101~85_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & ((\comb_11|Add1~2_combout\) # (!\u_vga_dri|pix_y[0]~0_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_y[0]~0_combout\ & 
-- \comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux101~85_combout\,
	combout => \comb_11|Mux101~86_combout\);

-- Location: LCCOMB_X12_Y6_N10
\comb_11|Mux101~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~49_combout\ = (!\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_x[5]~6_combout\ & (!\u_vga_dri|pix_y[0]~0_combout\ & !\u_vga_dri|pix_x[4]~2_combout\)) # (!\u_vga_dri|pix_x[5]~6_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ $ 
-- (\u_vga_dri|pix_x[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[5]~6_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux101~49_combout\);

-- Location: LCCOMB_X12_Y6_N14
\comb_11|Mux101~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~53_combout\ = (\u_vga_dri|pix_x[5]~6_combout\ & (((!\comb_11|Add1~2_combout\ & !\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_x[5]~6_combout\ & (!\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Add1~2_combout\ $ 
-- (\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[5]~6_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux101~53_combout\);

-- Location: LCCOMB_X12_Y6_N2
\comb_11|Mux101~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~51_combout\ = (!\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Add1~2_combout\ & \comb_11|Mux147~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux101~51_combout\);

-- Location: LCCOMB_X12_Y6_N8
\comb_11|Mux101~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~50_combout\ = (\u_vga_dri|pix_x[5]~6_combout\ & (((!\u_vga_dri|pix_x[4]~2_combout\) # (!\comb_11|Add1~2_combout\)))) # (!\u_vga_dri|pix_x[5]~6_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Add1~2_combout\) # 
-- (!\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[5]~6_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux101~50_combout\);

-- Location: LCCOMB_X12_Y6_N4
\comb_11|Mux101~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~52_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (((\comb_11|Add3~1_combout\) # (!\comb_11|Mux101~50_combout\)))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\comb_11|Mux101~51_combout\ & ((!\comb_11|Add3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \comb_11|Mux101~51_combout\,
	datac => \comb_11|Mux101~50_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux101~52_combout\);

-- Location: LCCOMB_X12_Y6_N0
\comb_11|Mux101~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~54_combout\ = (\comb_11|Mux101~52_combout\ & (((!\comb_11|Add3~1_combout\) # (!\comb_11|Mux101~53_combout\)))) # (!\comb_11|Mux101~52_combout\ & (\comb_11|Mux101~49_combout\ & ((\comb_11|Add3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~49_combout\,
	datab => \comb_11|Mux101~53_combout\,
	datac => \comb_11|Mux101~52_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux101~54_combout\);

-- Location: LCCOMB_X12_Y6_N22
\comb_11|Mux101~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~55_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (((\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\ & ((\comb_11|Mux101~54_combout\))) # (!\u_vga_dri|pix_x[0]~1_combout\ & 
-- (\comb_11|Mux101~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~86_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux101~54_combout\,
	combout => \comb_11|Mux101~55_combout\);

-- Location: LCCOMB_X12_Y10_N12
\comb_11|Mux101~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~43_combout\ = (\comb_11|Mux147~0_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\) # ((\u_vga_dri|pix_x[1]~0_combout\)))) # (!\comb_11|Mux147~0_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ $ ((\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux101~43_combout\);

-- Location: LCCOMB_X12_Y10_N10
\comb_11|Mux101~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~44_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Add1~2_combout\ & \comb_11|Mux147~0_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((!\comb_11|Mux147~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux101~44_combout\);

-- Location: LCCOMB_X12_Y10_N24
\comb_11|Mux101~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~45_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (((\comb_11|Mux147~0_combout\)) # (!\comb_11|Add1~2_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Add1~2_combout\) # ((\u_vga_dri|pix_x[1]~0_combout\ & 
-- \comb_11|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux101~45_combout\);

-- Location: LCCOMB_X12_Y10_N22
\comb_11|Mux101~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~46_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux101~44_combout\) # ((\comb_11|Add3~1_combout\)))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (((!\comb_11|Add3~1_combout\ & !\comb_11|Mux101~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~44_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Mux101~45_combout\,
	combout => \comb_11|Mux101~46_combout\);

-- Location: LCCOMB_X12_Y10_N20
\comb_11|Mux101~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~47_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Add1~2_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\) # ((\comb_11|Add1~2_combout\ & \comb_11|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux101~47_combout\);

-- Location: LCCOMB_X12_Y10_N2
\comb_11|Mux101~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~48_combout\ = (\comb_11|Add3~1_combout\ & ((\comb_11|Mux101~46_combout\ & ((!\comb_11|Mux101~47_combout\))) # (!\comb_11|Mux101~46_combout\ & (\comb_11|Mux101~43_combout\)))) # (!\comb_11|Add3~1_combout\ & 
-- (((\comb_11|Mux101~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~43_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Mux101~46_combout\,
	datad => \comb_11|Mux101~47_combout\,
	combout => \comb_11|Mux101~48_combout\);

-- Location: LCCOMB_X12_Y10_N16
\comb_11|Mux101~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~62_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & ((\comb_11|Mux101~55_combout\ & (\comb_11|Mux101~61_combout\)) # (!\comb_11|Mux101~55_combout\ & ((\comb_11|Mux101~48_combout\))))) # (!\u_vga_dri|pix_x[3]~4_combout\ & 
-- (((\comb_11|Mux101~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \comb_11|Mux101~61_combout\,
	datac => \comb_11|Mux101~55_combout\,
	datad => \comb_11|Mux101~48_combout\,
	combout => \comb_11|Mux101~62_combout\);

-- Location: LCCOMB_X17_Y10_N28
\comb_11|Mux101~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~63_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|Mux101~42_combout\) # ((\comb_11|Mux271~0_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (((!\comb_11|Mux271~0_combout\ & \comb_11|Mux101~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~42_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \comb_11|Mux271~0_combout\,
	datad => \comb_11|Mux101~62_combout\,
	combout => \comb_11|Mux101~63_combout\);

-- Location: LCCOMB_X17_Y10_N30
\comb_11|Mux101~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux101~82_combout\ = (\comb_11|Mux271~0_combout\ & ((\comb_11|Mux101~63_combout\ & ((\comb_11|Mux101~81_combout\))) # (!\comb_11|Mux101~63_combout\ & (\comb_11|Mux101~24_combout\)))) # (!\comb_11|Mux271~0_combout\ & 
-- (((\comb_11|Mux101~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~24_combout\,
	datab => \comb_11|Mux101~81_combout\,
	datac => \comb_11|Mux271~0_combout\,
	datad => \comb_11|Mux101~63_combout\,
	combout => \comb_11|Mux101~82_combout\);

-- Location: LCCOMB_X19_Y7_N12
\comb_11|Mux118~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~42_combout\ = (!\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|Add3~1_combout\ & (\comb_11|Add1~2_combout\ & \u_vga_dri|pix_y[0]~0_combout\)) # (!\comb_11|Add3~1_combout\ & ((\comb_11|Add1~2_combout\) # (\u_vga_dri|pix_y[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add3~1_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux118~42_combout\);

-- Location: LCCOMB_X19_Y7_N24
\comb_11|Mux118~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~40_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|Add3~1_combout\ $ (\comb_11|Add1~2_combout\ $ (\u_vga_dri|pix_y[0]~0_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|Add3~1_combout\ & (\comb_11|Add1~2_combout\ & 
-- !\u_vga_dri|pix_y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add3~1_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux118~40_combout\);

-- Location: LCCOMB_X19_Y7_N22
\comb_11|Mux118~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~41_combout\ = (\comb_11|Mux147~0_combout\ & (\u_vga_dri|pix_x[3]~4_combout\)) # (!\comb_11|Mux147~0_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\ & !\comb_11|Mux118~40_combout\)) # 
-- (!\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|Mux118~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Mux118~40_combout\,
	combout => \comb_11|Mux118~41_combout\);

-- Location: LCCOMB_X19_Y7_N2
\comb_11|Mux118~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~39_combout\ = (\comb_11|Add1~2_combout\ & (\comb_11|Add3~1_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\) # (!\u_vga_dri|pix_x[2]~3_combout\)))) # (!\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ $ 
-- (\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add3~1_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux118~39_combout\);

-- Location: LCCOMB_X19_Y7_N6
\comb_11|Mux118~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~43_combout\ = (\comb_11|Mux147~0_combout\ & ((\comb_11|Mux118~41_combout\ & (\comb_11|Mux118~42_combout\)) # (!\comb_11|Mux118~41_combout\ & ((\comb_11|Mux118~39_combout\))))) # (!\comb_11|Mux147~0_combout\ & 
-- (((\comb_11|Mux118~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~42_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \comb_11|Mux118~41_combout\,
	datad => \comb_11|Mux118~39_combout\,
	combout => \comb_11|Mux118~43_combout\);

-- Location: LCCOMB_X16_Y7_N0
\comb_11|Mux118~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~34_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Add3~1_combout\) # ((\comb_11|Mux147~0_combout\) # (!\comb_11|Add1~2_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Add3~1_combout\ $ (\comb_11|Add1~2_combout\ $ 
-- (\comb_11|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux118~34_combout\);

-- Location: LCCOMB_X16_Y7_N10
\comb_11|Mux118~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~33_combout\ = (\comb_11|Add1~2_combout\ & (!\comb_11|Mux147~0_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ $ (\comb_11|Add3~1_combout\)))) # (!\comb_11|Add1~2_combout\ & (!\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Add3~1_combout\ & 
-- \comb_11|Mux147~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux118~33_combout\);

-- Location: LCCOMB_X16_Y7_N30
\comb_11|Mux118~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~35_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (((\u_vga_dri|pix_x[3]~4_combout\) # (\comb_11|Mux118~33_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (!\comb_11|Mux118~34_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \comb_11|Mux118~34_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \comb_11|Mux118~33_combout\,
	combout => \comb_11|Mux118~35_combout\);

-- Location: LCCOMB_X16_Y7_N28
\comb_11|Mux118~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~36_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux147~0_combout\ & ((\comb_11|Add3~1_combout\) # (!\comb_11|Add1~2_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Add3~1_combout\ & (!\comb_11|Add1~2_combout\ & 
-- !\comb_11|Mux147~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux118~36_combout\);

-- Location: LCCOMB_X17_Y7_N4
\comb_11|Mux118~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~32_combout\ = (\comb_11|Add3~1_combout\ & (((\u_vga_dri|pix_y[0]~0_combout\)) # (!\comb_11|Mux147~0_combout\))) # (!\comb_11|Add3~1_combout\ & (((\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux118~32_combout\);

-- Location: LCCOMB_X16_Y7_N22
\comb_11|Mux118~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~37_combout\ = (\comb_11|Mux118~35_combout\ & ((\comb_11|Mux118~36_combout\) # ((!\u_vga_dri|pix_x[3]~4_combout\)))) # (!\comb_11|Mux118~35_combout\ & (((\u_vga_dri|pix_x[3]~4_combout\ & \comb_11|Mux118~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~35_combout\,
	datab => \comb_11|Mux118~36_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \comb_11|Mux118~32_combout\,
	combout => \comb_11|Mux118~37_combout\);

-- Location: LCCOMB_X19_Y7_N30
\comb_11|Mux118~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~28_combout\ = (\comb_11|Add3~1_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux147~0_combout\)))) # (!\comb_11|Add3~1_combout\ & 
-- (\u_vga_dri|pix_y[0]~0_combout\ $ (((\comb_11|Mux147~0_combout\ & \u_vga_dri|pix_x[2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add3~1_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux118~28_combout\);

-- Location: LCCOMB_X19_Y7_N16
\comb_11|Mux118~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~27_combout\ = (\comb_11|Add3~1_combout\ & (\comb_11|Mux147~0_combout\ $ (((!\u_vga_dri|pix_y[0]~0_combout\))))) # (!\comb_11|Add3~1_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux147~0_combout\ $ 
-- (\u_vga_dri|pix_x[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add3~1_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux118~27_combout\);

-- Location: LCCOMB_X19_Y7_N26
\comb_11|Mux118~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~30_combout\ = (!\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|Mux118~27_combout\ & ((\comb_11|Add1~2_combout\) # (!\comb_11|Mux118~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~28_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Mux118~27_combout\,
	combout => \comb_11|Mux118~30_combout\);

-- Location: LCCOMB_X19_Y7_N4
\comb_11|Mux118~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~29_combout\ = (\comb_11|Add1~2_combout\ & (\comb_11|Mux118~27_combout\ $ (((\comb_11|Mux118~28_combout\ & !\u_vga_dri|pix_x[2]~3_combout\))))) # (!\comb_11|Add1~2_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|Mux118~28_combout\ $ 
-- (!\comb_11|Mux118~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~28_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Mux118~27_combout\,
	combout => \comb_11|Mux118~29_combout\);

-- Location: LCCOMB_X19_Y7_N28
\comb_11|Mux118~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~31_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (\comb_11|Mux118~30_combout\)) # (!\u_vga_dri|pix_x[3]~4_combout\ & ((\comb_11|Mux118~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~30_combout\,
	datab => \comb_11|Mux118~29_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux118~31_combout\);

-- Location: LCCOMB_X18_Y7_N4
\comb_11|Mux118~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~38_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (((\u_vga_dri|pix_x[1]~0_combout\)))) # (!\u_vga_dri|pix_x[4]~2_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & ((\comb_11|Mux118~31_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & 
-- (\comb_11|Mux118~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~37_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux118~31_combout\,
	combout => \comb_11|Mux118~38_combout\);

-- Location: LCCOMB_X18_Y7_N20
\comb_11|Mux118~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~25_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux147~0_combout\) # ((!\comb_11|Add3~1_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ & (!\comb_11|Mux147~0_combout\)) # 
-- (!\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|Add3~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux118~25_combout\);

-- Location: LCCOMB_X18_Y7_N10
\comb_11|Mux118~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~22_combout\ = (\comb_11|Mux147~0_combout\ & (!\comb_11|Add3~1_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\) # (\u_vga_dri|pix_x[2]~3_combout\)))) # (!\comb_11|Mux147~0_combout\ & (\comb_11|Add3~1_combout\ $ (((\u_vga_dri|pix_y[0]~0_combout\ 
-- & !\u_vga_dri|pix_x[2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux118~22_combout\);

-- Location: LCCOMB_X18_Y7_N8
\comb_11|Mux118~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~23_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ & ((!\comb_11|Add3~1_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|Mux147~0_combout\) # (\comb_11|Add3~1_combout\))))) # 
-- (!\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux147~0_combout\ $ (((\comb_11|Add3~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux118~23_combout\);

-- Location: LCCOMB_X18_Y7_N22
\comb_11|Mux118~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~24_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (((\comb_11|Add1~2_combout\)) # (!\comb_11|Mux118~22_combout\))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (((!\comb_11|Mux118~23_combout\ & !\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~22_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \comb_11|Mux118~23_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~24_combout\);

-- Location: LCCOMB_X18_Y7_N16
\comb_11|Mux118~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~21_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux147~0_combout\ & (!\u_vga_dri|pix_x[2]~3_combout\)) # (!\comb_11|Mux147~0_combout\ & ((\comb_11|Add3~1_combout\))))) # (!\u_vga_dri|pix_y[0]~0_combout\ & 
-- ((\comb_11|Mux147~0_combout\ & ((\comb_11|Add3~1_combout\))) # (!\comb_11|Mux147~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & !\comb_11|Add3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux118~21_combout\);

-- Location: LCCOMB_X18_Y7_N2
\comb_11|Mux118~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~26_combout\ = (\comb_11|Add1~2_combout\ & ((\comb_11|Mux118~24_combout\ & (\comb_11|Mux118~25_combout\)) # (!\comb_11|Mux118~24_combout\ & ((!\comb_11|Mux118~21_combout\))))) # (!\comb_11|Add1~2_combout\ & 
-- (((\comb_11|Mux118~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Mux118~25_combout\,
	datac => \comb_11|Mux118~24_combout\,
	datad => \comb_11|Mux118~21_combout\,
	combout => \comb_11|Mux118~26_combout\);

-- Location: LCCOMB_X18_Y7_N26
\comb_11|Mux118~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~44_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Mux118~38_combout\ & (\comb_11|Mux118~43_combout\)) # (!\comb_11|Mux118~38_combout\ & ((\comb_11|Mux118~26_combout\))))) # (!\u_vga_dri|pix_x[4]~2_combout\ & 
-- (((\comb_11|Mux118~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~43_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Mux118~38_combout\,
	datad => \comb_11|Mux118~26_combout\,
	combout => \comb_11|Mux118~44_combout\);

-- Location: LCCOMB_X17_Y8_N22
\comb_11|Mux118~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~48_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & !\comb_11|Add1~2_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\)))) # 
-- (!\u_vga_dri|pix_x[3]~4_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & ((\comb_11|Add1~2_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ & !\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~48_combout\);

-- Location: LCCOMB_X17_Y8_N16
\comb_11|Mux118~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~49_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (((!\u_vga_dri|pix_x[1]~0_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\) # (\u_vga_dri|pix_x[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~49_combout\);

-- Location: LCCOMB_X17_Y8_N26
\comb_11|Mux118~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~50_combout\ = (\comb_11|Add3~1_combout\ & (\comb_11|Mux147~0_combout\)) # (!\comb_11|Add3~1_combout\ & ((\comb_11|Mux147~0_combout\ & (\comb_11|Mux118~48_combout\)) # (!\comb_11|Mux147~0_combout\ & ((\comb_11|Mux118~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add3~1_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \comb_11|Mux118~48_combout\,
	datad => \comb_11|Mux118~49_combout\,
	combout => \comb_11|Mux118~50_combout\);

-- Location: LCCOMB_X17_Y8_N0
\comb_11|Mux118~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~47_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (((!\u_vga_dri|pix_y[0]~0_combout\ & !\comb_11|Add1~2_combout\)) # (!\u_vga_dri|pix_x[3]~4_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & ((\comb_11|Add1~2_combout\ & 
-- ((!\u_vga_dri|pix_y[0]~0_combout\))) # (!\comb_11|Add1~2_combout\ & (\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~47_combout\);

-- Location: LCCOMB_X17_Y8_N4
\comb_11|Mux118~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~51_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (((\u_vga_dri|pix_x[1]~0_combout\ & !\comb_11|Add1~2_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (\comb_11|Add1~2_combout\ & 
-- ((!\u_vga_dri|pix_x[1]~0_combout\) # (!\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~51_combout\);

-- Location: LCCOMB_X17_Y8_N10
\comb_11|Mux118~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~52_combout\ = (\comb_11|Mux118~50_combout\ & (((!\comb_11|Add3~1_combout\) # (!\comb_11|Mux118~51_combout\)))) # (!\comb_11|Mux118~50_combout\ & (\comb_11|Mux118~47_combout\ & ((\comb_11|Add3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~50_combout\,
	datab => \comb_11|Mux118~47_combout\,
	datac => \comb_11|Mux118~51_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux118~52_combout\);

-- Location: LCCOMB_X17_Y9_N4
\comb_11|Mux118~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~53_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Mux147~0_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\ & (((\u_vga_dri|pix_x[1]~0_combout\ & !\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux118~53_combout\);

-- Location: LCCOMB_X17_Y9_N22
\comb_11|Mux118~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~54_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\ & (\comb_11|Mux147~0_combout\)) # (!\u_vga_dri|pix_x[3]~4_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\))))) # (!\u_vga_dri|pix_y[0]~0_combout\ & 
-- (\u_vga_dri|pix_x[1]~0_combout\ $ (((\comb_11|Mux147~0_combout\ & !\u_vga_dri|pix_x[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux118~54_combout\);

-- Location: LCCOMB_X17_Y9_N26
\comb_11|Mux118~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~56_combout\ = (\comb_11|Mux118~54_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ $ (\comb_11|Mux118~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \comb_11|Mux118~53_combout\,
	datac => \comb_11|Mux118~54_combout\,
	combout => \comb_11|Mux118~56_combout\);

-- Location: LCCOMB_X17_Y9_N16
\comb_11|Mux118~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~55_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (!\comb_11|Add1~2_combout\ & (\comb_11|Mux118~53_combout\ $ (!\comb_11|Mux118~54_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & ((\comb_11|Mux118~54_combout\ & 
-- ((\comb_11|Add1~2_combout\))) # (!\comb_11|Mux118~54_combout\ & (\comb_11|Mux118~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \comb_11|Mux118~53_combout\,
	datac => \comb_11|Mux118~54_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~55_combout\);

-- Location: LCCOMB_X17_Y9_N0
\comb_11|Mux118~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~57_combout\ = (\comb_11|Add3~1_combout\ & (\comb_11|Mux118~56_combout\)) # (!\comb_11|Add3~1_combout\ & ((\comb_11|Mux118~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~56_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Mux118~55_combout\,
	combout => \comb_11|Mux118~57_combout\);

-- Location: LCCOMB_X17_Y10_N12
\comb_11|Mux118~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~58_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|Mux118~52_combout\) # ((\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (((!\u_vga_dri|pix_x[4]~2_combout\ & \comb_11|Mux118~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~52_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \comb_11|Mux118~57_combout\,
	combout => \comb_11|Mux118~58_combout\);

-- Location: LCCOMB_X18_Y8_N30
\comb_11|Mux118~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~46_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & ((\comb_11|Add3~1_combout\ $ (\comb_11|Add1~2_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (((\comb_11|Add3~1_combout\ & \comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~46_combout\);

-- Location: LCCOMB_X18_Y8_N0
\comb_11|Mux118~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~45_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Add3~1_combout\ & ((!\comb_11|Add1~2_combout\))) # (!\comb_11|Add3~1_combout\ & 
-- (\u_vga_dri|pix_x[3]~4_combout\ & \comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~45_combout\);

-- Location: LCCOMB_X18_Y8_N14
\comb_11|Mux118~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~90_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & ((\comb_11|Mux118~46_combout\ $ (\comb_11|Add1~2_combout\)) # (!\comb_11|Mux118~45_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (!\comb_11|Mux118~45_combout\ & 
-- ((\comb_11|Mux118~46_combout\) # (\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~46_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux118~45_combout\,
	combout => \comb_11|Mux118~90_combout\);

-- Location: LCCOMB_X18_Y8_N20
\comb_11|Mux118~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~91_combout\ = (\comb_11|Mux118~90_combout\ & (\comb_11|Mux147~0_combout\ $ ((\comb_11|Mux118~46_combout\)))) # (!\comb_11|Mux118~90_combout\ & (\comb_11|Mux147~0_combout\ & (\comb_11|Mux118~46_combout\ & !\comb_11|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Mux118~90_combout\,
	datac => \comb_11|Mux118~46_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~91_combout\);

-- Location: LCCOMB_X18_Y7_N12
\comb_11|Mux118~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~63_combout\ = (\comb_11|Add3~1_combout\ & (((!\comb_11|Add1~2_combout\) # (!\u_vga_dri|pix_y[0]~0_combout\)))) # (!\comb_11|Add3~1_combout\ & ((\comb_11|Add1~2_combout\) # ((\u_vga_dri|pix_x[1]~0_combout\ & 
-- \u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~63_combout\);

-- Location: LCCOMB_X18_Y7_N30
\comb_11|Mux118~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~60_combout\ = (\comb_11|Add3~1_combout\ & (((!\u_vga_dri|pix_y[0]~0_combout\ & \comb_11|Add1~2_combout\)))) # (!\comb_11|Add3~1_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ & !\comb_11|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~60_combout\);

-- Location: LCCOMB_X18_Y7_N24
\comb_11|Mux118~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~61_combout\ = (\comb_11|Add3~1_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Add1~2_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & !\comb_11|Add1~2_combout\)))) # (!\comb_11|Add3~1_combout\ & 
-- ((\u_vga_dri|pix_y[0]~0_combout\ $ (\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~61_combout\);

-- Location: LCCOMB_X18_Y7_N14
\comb_11|Mux118~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~62_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & ((\comb_11|Mux147~0_combout\) # ((\comb_11|Mux118~60_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (!\comb_11|Mux147~0_combout\ & ((!\comb_11|Mux118~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \comb_11|Mux118~60_combout\,
	datad => \comb_11|Mux118~61_combout\,
	combout => \comb_11|Mux118~62_combout\);

-- Location: LCCOMB_X18_Y7_N28
\comb_11|Mux118~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~59_combout\ = (\comb_11|Add3~1_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ $ (\comb_11|Add1~2_combout\)) # (!\u_vga_dri|pix_x[1]~0_combout\))) # (!\comb_11|Add3~1_combout\ & ((\comb_11|Add1~2_combout\) # (\u_vga_dri|pix_x[1]~0_combout\ $ 
-- (\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~59_combout\);

-- Location: LCCOMB_X18_Y7_N18
\comb_11|Mux118~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~64_combout\ = (\comb_11|Mux147~0_combout\ & ((\comb_11|Mux118~62_combout\ & (!\comb_11|Mux118~63_combout\)) # (!\comb_11|Mux118~62_combout\ & ((!\comb_11|Mux118~59_combout\))))) # (!\comb_11|Mux147~0_combout\ & 
-- (((\comb_11|Mux118~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~63_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \comb_11|Mux118~62_combout\,
	datad => \comb_11|Mux118~59_combout\,
	combout => \comb_11|Mux118~64_combout\);

-- Location: LCCOMB_X17_Y10_N6
\comb_11|Mux118~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~65_combout\ = (\comb_11|Mux118~58_combout\ & (((\comb_11|Mux118~64_combout\) # (!\u_vga_dri|pix_x[4]~2_combout\)))) # (!\comb_11|Mux118~58_combout\ & (\comb_11|Mux118~91_combout\ & (\u_vga_dri|pix_x[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~58_combout\,
	datab => \comb_11|Mux118~91_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \comb_11|Mux118~64_combout\,
	combout => \comb_11|Mux118~65_combout\);

-- Location: LCCOMB_X17_Y10_N4
\comb_11|Mux118~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~66_combout\ = (\comb_11|Mux271~0_combout\ & (((\u_vga_dri|pix_x[0]~1_combout\)))) # (!\comb_11|Mux271~0_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\ & (\comb_11|Mux118~44_combout\)) # (!\u_vga_dri|pix_x[0]~1_combout\ & 
-- ((\comb_11|Mux118~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Mux118~44_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux118~65_combout\,
	combout => \comb_11|Mux118~66_combout\);

-- Location: LCCOMB_X16_Y10_N28
\comb_11|Mux118~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~69_combout\ = (\comb_11|Add1~2_combout\ & (((!\u_vga_dri|pix_y[0]~0_combout\)))) # (!\comb_11|Add1~2_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ ((\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~69_combout\);

-- Location: LCCOMB_X16_Y10_N6
\comb_11|Mux118~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~68_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\ & (!\u_vga_dri|pix_y[0]~0_combout\ & \comb_11|Add1~2_combout\)) # (!\u_vga_dri|pix_x[3]~4_combout\ & ((\comb_11|Add1~2_combout\) # 
-- (!\u_vga_dri|pix_y[0]~0_combout\))))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & ((!\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~68_combout\);

-- Location: LCCOMB_X16_Y10_N10
\comb_11|Mux118~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~70_combout\ = (\comb_11|Mux147~0_combout\ & (((\comb_11|Add3~1_combout\) # (\comb_11|Mux118~68_combout\)))) # (!\comb_11|Mux147~0_combout\ & (!\comb_11|Mux118~69_combout\ & (!\comb_11|Add3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Mux118~69_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Mux118~68_combout\,
	combout => \comb_11|Mux118~70_combout\);

-- Location: LCCOMB_X16_Y10_N4
\comb_11|Mux118~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~71_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (((\u_vga_dri|pix_y[0]~0_combout\ & \comb_11|Add1~2_combout\)) # (!\u_vga_dri|pix_x[2]~3_combout\))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (!\comb_11|Add1~2_combout\ & 
-- ((\u_vga_dri|pix_x[2]~3_combout\) # (\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~71_combout\);

-- Location: LCCOMB_X16_Y10_N16
\comb_11|Mux118~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~67_combout\ = (!\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Add1~2_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~67_combout\);

-- Location: LCCOMB_X16_Y10_N14
\comb_11|Mux118~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~72_combout\ = (\comb_11|Mux118~70_combout\ & (((\comb_11|Mux118~71_combout\)) # (!\comb_11|Add3~1_combout\))) # (!\comb_11|Mux118~70_combout\ & (\comb_11|Add3~1_combout\ & ((\comb_11|Mux118~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~70_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Mux118~71_combout\,
	datad => \comb_11|Mux118~67_combout\,
	combout => \comb_11|Mux118~72_combout\);

-- Location: LCCOMB_X16_Y7_N16
\comb_11|Mux118~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~73_combout\ = (\comb_11|Add3~1_combout\ & (\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Add1~2_combout\ & !\comb_11|Mux147~0_combout\))) # (!\comb_11|Add3~1_combout\ & (\comb_11|Add1~2_combout\ & ((\comb_11|Mux147~0_combout\) # 
-- (!\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add3~1_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux118~73_combout\);

-- Location: LCCOMB_X11_Y10_N14
\comb_11|Mux118~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~74_combout\ = (\comb_11|Mux118~73_combout\ & ((!\comb_11|Mux67~0_combout\) # (!\u_vga_dri|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|Add2~6_combout\,
	datab => \comb_11|Mux67~0_combout\,
	datad => \comb_11|Mux118~73_combout\,
	combout => \comb_11|Mux118~74_combout\);

-- Location: LCCOMB_X12_Y10_N0
\comb_11|Mux118~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~75_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & (!\comb_11|Add1~2_combout\ & \comb_11|Mux147~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux118~75_combout\);

-- Location: LCCOMB_X12_Y10_N26
\comb_11|Mux118~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~76_combout\ = (!\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|Mux118~74_combout\) # ((!\comb_11|Add3~1_combout\ & \comb_11|Mux118~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~74_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Mux118~75_combout\,
	combout => \comb_11|Mux118~76_combout\);

-- Location: LCCOMB_X18_Y8_N10
\comb_11|Mux118~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~78_combout\ = (\comb_11|Add3~1_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[3]~4_combout\)))) # (!\comb_11|Add3~1_combout\ & 
-- (\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux118~78_combout\);

-- Location: LCCOMB_X18_Y8_N12
\comb_11|Mux118~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~79_combout\ = (\comb_11|Mux147~0_combout\ & (!\comb_11|Add1~2_combout\)) # (!\comb_11|Mux147~0_combout\ & ((\comb_11|Mux118~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux118~78_combout\,
	combout => \comb_11|Mux118~79_combout\);

-- Location: LCCOMB_X18_Y8_N22
\comb_11|Mux118~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~80_combout\ = (\comb_11|Mux147~0_combout\ & (\comb_11|Add1~2_combout\ & !\comb_11|Mux118~78_combout\)) # (!\comb_11|Mux147~0_combout\ & (!\comb_11|Add1~2_combout\ & \comb_11|Mux118~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datad => \comb_11|Mux118~78_combout\,
	combout => \comb_11|Mux118~80_combout\);

-- Location: LCCOMB_X18_Y8_N24
\comb_11|Mux118~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~77_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ $ (\u_vga_dri|pix_x[2]~3_combout\ $ (\comb_11|Add3~1_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Add3~1_combout\ & 
-- ((\u_vga_dri|pix_x[3]~4_combout\) # (\u_vga_dri|pix_x[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux118~77_combout\);

-- Location: LCCOMB_X18_Y8_N16
\comb_11|Mux118~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~81_combout\ = (\comb_11|Mux118~80_combout\ & (\comb_11|Mux118~79_combout\ & ((!\comb_11|Mux118~77_combout\)))) # (!\comb_11|Mux118~80_combout\ & (\comb_11|Mux118~77_combout\ & (\comb_11|Mux118~79_combout\ $ 
-- (!\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~79_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Mux118~80_combout\,
	datad => \comb_11|Mux118~77_combout\,
	combout => \comb_11|Mux118~81_combout\);

-- Location: LCCOMB_X17_Y10_N14
\comb_11|Mux118~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~82_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (((\u_vga_dri|pix_x[1]~0_combout\)))) # (!\u_vga_dri|pix_x[4]~2_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & (\comb_11|Mux118~76_combout\)) # (!\u_vga_dri|pix_x[1]~0_combout\ & 
-- ((\comb_11|Mux118~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Mux118~76_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux118~81_combout\,
	combout => \comb_11|Mux118~82_combout\);

-- Location: LCCOMB_X19_Y7_N10
\comb_11|Mux118~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~84_combout\ = (\comb_11|Add3~1_combout\ & (!\comb_11|Mux147~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & !\comb_11|Add1~2_combout\))) # (!\comb_11|Add3~1_combout\ & (\comb_11|Mux147~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ 
-- (\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add3~1_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~84_combout\);

-- Location: LCCOMB_X19_Y7_N20
\comb_11|Mux118~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~85_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (((\u_vga_dri|pix_x[3]~4_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux118~84_combout\ & ((\comb_11|Add1~2_combout\) # (!\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~84_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux118~85_combout\);

-- Location: LCCOMB_X19_Y7_N14
\comb_11|Mux118~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~86_combout\ = (!\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|Add3~1_combout\ & (\comb_11|Mux147~0_combout\)) # (!\comb_11|Add3~1_combout\ & (!\comb_11|Mux147~0_combout\ & \comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add3~1_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~86_combout\);

-- Location: LCCOMB_X19_Y7_N0
\comb_11|Mux118~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~83_combout\ = (\comb_11|Mux147~0_combout\ & (!\comb_11|Add3~1_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & !\comb_11|Add1~2_combout\))) # (!\comb_11|Mux147~0_combout\ & (\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\) # 
-- (!\comb_11|Add3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add3~1_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~83_combout\);

-- Location: LCCOMB_X19_Y7_N8
\comb_11|Mux118~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~87_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux118~85_combout\ & (\comb_11|Mux118~86_combout\)) # (!\comb_11|Mux118~85_combout\ & ((\comb_11|Mux118~83_combout\))))) # (!\u_vga_dri|pix_y[0]~0_combout\ & 
-- (\comb_11|Mux118~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux118~85_combout\,
	datac => \comb_11|Mux118~86_combout\,
	datad => \comb_11|Mux118~83_combout\,
	combout => \comb_11|Mux118~87_combout\);

-- Location: LCCOMB_X17_Y10_N8
\comb_11|Mux118~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~88_combout\ = (\comb_11|Mux118~82_combout\ & (((\comb_11|Mux118~87_combout\) # (!\u_vga_dri|pix_x[4]~2_combout\)))) # (!\comb_11|Mux118~82_combout\ & (\comb_11|Mux118~72_combout\ & (\u_vga_dri|pix_x[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~72_combout\,
	datab => \comb_11|Mux118~82_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \comb_11|Mux118~87_combout\,
	combout => \comb_11|Mux118~88_combout\);

-- Location: LCCOMB_X14_Y7_N4
\comb_11|Mux118~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~2_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (((!\comb_11|Add3~1_combout\ & \comb_11|Add1~2_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|Add3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~2_combout\);

-- Location: LCCOMB_X14_Y7_N2
\comb_11|Mux118~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~1_combout\ = (!\comb_11|Add1~2_combout\ & (!\comb_11|Add3~1_combout\ & !\u_vga_dri|pix_y[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux118~1_combout\);

-- Location: LCCOMB_X14_Y7_N26
\comb_11|Mux118~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~3_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (((\comb_11|Mux118~2_combout\)) # (!\u_vga_dri|pix_x[5]~6_combout\))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (!\u_vga_dri|pix_x[5]~6_combout\ & ((!\comb_11|Mux118~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \u_vga_dri|pix_x[5]~6_combout\,
	datac => \comb_11|Mux118~2_combout\,
	datad => \comb_11|Mux118~1_combout\,
	combout => \comb_11|Mux118~3_combout\);

-- Location: LCCOMB_X14_Y7_N24
\comb_11|Mux118~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~0_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (\comb_11|Add3~1_combout\ $ (\comb_11|Add1~2_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|Add3~1_combout\ & 
-- \comb_11|Add1~2_combout\)) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|Add3~1_combout\) # (\comb_11|Add1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~0_combout\);

-- Location: LCCOMB_X14_Y7_N0
\comb_11|Mux118~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~4_combout\ = (\u_vga_dri|pix_x[2]~3_combout\) # ((\comb_11|Add1~2_combout\ & (!\u_vga_dri|pix_y[0]~0_combout\)) # (!\comb_11|Add1~2_combout\ & ((\comb_11|Add3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux118~4_combout\);

-- Location: LCCOMB_X14_Y7_N22
\comb_11|Mux118~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~5_combout\ = (\comb_11|Mux118~3_combout\ & (((!\comb_11|Mux118~4_combout\) # (!\comb_11|Mux147~0_combout\)))) # (!\comb_11|Mux118~3_combout\ & (!\comb_11|Mux118~0_combout\ & (\comb_11|Mux147~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~3_combout\,
	datab => \comb_11|Mux118~0_combout\,
	datac => \comb_11|Mux147~0_combout\,
	datad => \comb_11|Mux118~4_combout\,
	combout => \comb_11|Mux118~5_combout\);

-- Location: LCCOMB_X14_Y7_N16
\comb_11|Mux118~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~92_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|Mux147~0_combout\ & \u_vga_dri|pix_y[0]~0_combout\)) # (!\u_vga_dri|pix_x[2]~3_combout\ & (!\comb_11|Mux147~0_combout\ & 
-- !\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \comb_11|Mux147~0_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux118~92_combout\);

-- Location: LCCOMB_X14_Y7_N14
\comb_11|Mux118~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~7_combout\ = (!\u_vga_dri|pix_x[4]~2_combout\ & (!\u_vga_dri|pix_x[5]~6_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\) # (\u_vga_dri|pix_x[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[5]~6_combout\,
	combout => \comb_11|Mux118~7_combout\);

-- Location: LCCOMB_X14_Y7_N20
\comb_11|Mux118~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~6_combout\ = (\u_vga_dri|pix_x[5]~6_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\) # ((!\u_vga_dri|pix_x[2]~3_combout\ & !\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_x[5]~6_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & 
-- ((!\u_vga_dri|pix_x[4]~2_combout\) # (!\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \u_vga_dri|pix_x[5]~6_combout\,
	combout => \comb_11|Mux118~6_combout\);

-- Location: LCCOMB_X14_Y7_N8
\comb_11|Mux118~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~8_combout\ = (\comb_11|Add1~2_combout\ & (((\comb_11|Add3~1_combout\) # (\comb_11|Mux118~6_combout\)))) # (!\comb_11|Add1~2_combout\ & (\comb_11|Mux118~7_combout\ & (!\comb_11|Add3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Mux118~7_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Mux118~6_combout\,
	combout => \comb_11|Mux118~8_combout\);

-- Location: LCCOMB_X14_Y7_N18
\comb_11|Mux118~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~93_combout\ = (\comb_11|Add3~1_combout\ & (\comb_11|Mux118~92_combout\ & (\comb_11|Mux147~0_combout\ $ (!\comb_11|Mux118~8_combout\)))) # (!\comb_11|Add3~1_combout\ & (((\comb_11|Mux118~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Mux118~92_combout\,
	datac => \comb_11|Mux118~8_combout\,
	datad => \comb_11|Add3~1_combout\,
	combout => \comb_11|Mux118~93_combout\);

-- Location: LCCOMB_X13_Y7_N28
\comb_11|Mux118~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~9_combout\ = (\u_vga_dri|data_en~7_combout\ & (\u_vga_dri|data_en~2_combout\ & \u_vga_dri|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga_dri|data_en~7_combout\,
	datac => \u_vga_dri|data_en~2_combout\,
	datad => \u_vga_dri|Add2~10_combout\,
	combout => \comb_11|Mux118~9_combout\);

-- Location: LCCOMB_X13_Y7_N22
\comb_11|Mux118~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~10_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|data_req~0_combout\ & ((\comb_11|Mux118~9_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (((\comb_11|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_req~0_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Mux118~9_combout\,
	combout => \comb_11|Mux118~10_combout\);

-- Location: LCCOMB_X14_Y7_N12
\comb_11|Mux118~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~12_combout\ = (\comb_11|Add1~2_combout\ & (!\comb_11|Mux118~10_combout\ & (!\comb_11|Add3~1_combout\ & !\u_vga_dri|pix_y[0]~0_combout\))) # (!\comb_11|Add1~2_combout\ & (\comb_11|Add3~1_combout\ & (\comb_11|Mux118~10_combout\ $ 
-- (\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Mux118~10_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux118~12_combout\);

-- Location: LCCOMB_X14_Y7_N6
\comb_11|Mux118~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~11_combout\ = (\comb_11|Add1~2_combout\ & (\comb_11|Mux118~10_combout\ & (!\comb_11|Add3~1_combout\ & \u_vga_dri|pix_y[0]~0_combout\))) # (!\comb_11|Add1~2_combout\ & ((\comb_11|Mux118~10_combout\) # ((!\comb_11|Add3~1_combout\ & 
-- \u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Mux118~10_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux118~11_combout\);

-- Location: LCCOMB_X14_Y7_N10
\comb_11|Mux118~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~13_combout\ = (\comb_11|Mux118~12_combout\ & (\comb_11|Mux118~11_combout\ $ (((\u_vga_dri|pix_x[2]~3_combout\ & !\u_vga_dri|pix_x[4]~2_combout\))))) # (!\comb_11|Mux118~12_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & 
-- (\u_vga_dri|pix_x[4]~2_combout\ & \comb_11|Mux118~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~12_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[4]~2_combout\,
	datad => \comb_11|Mux118~11_combout\,
	combout => \comb_11|Mux118~13_combout\);

-- Location: LCCOMB_X14_Y7_N28
\comb_11|Mux118~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~14_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & ((\comb_11|Mux118~93_combout\) # ((\u_vga_dri|pix_x[1]~0_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (((!\u_vga_dri|pix_x[1]~0_combout\ & \comb_11|Mux118~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \comb_11|Mux118~93_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux118~13_combout\,
	combout => \comb_11|Mux118~14_combout\);

-- Location: LCCOMB_X17_Y6_N18
\comb_11|Mux118~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~16_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\comb_11|Add3~1_combout\ & ((!\u_vga_dri|pix_y[0]~0_combout\))) # (!\comb_11|Add3~1_combout\ & (!\comb_11|Add1~2_combout\)))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (!\comb_11|Add3~1_combout\ 
-- & ((\comb_11|Add1~2_combout\) # (\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux118~16_combout\);

-- Location: LCCOMB_X17_Y6_N12
\comb_11|Mux118~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~15_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (((!\comb_11|Add3~1_combout\ & \u_vga_dri|pix_y[0]~0_combout\)) # (!\comb_11|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux118~15_combout\);

-- Location: LCCOMB_X17_Y6_N28
\comb_11|Mux118~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~17_combout\ = (!\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|Mux147~0_combout\ & (!\comb_11|Mux118~16_combout\)) # (!\comb_11|Mux147~0_combout\ & ((\comb_11|Mux118~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Mux118~16_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \comb_11|Mux118~15_combout\,
	combout => \comb_11|Mux118~17_combout\);

-- Location: LCCOMB_X17_Y6_N30
\comb_11|Mux118~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~18_combout\ = (!\comb_11|Add1~2_combout\ & ((\comb_11|Add3~1_combout\ & ((!\u_vga_dri|pix_y[0]~0_combout\))) # (!\comb_11|Add3~1_combout\ & (\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux118~18_combout\);

-- Location: LCCOMB_X17_Y6_N0
\comb_11|Mux118~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~19_combout\ = (\comb_11|Mux118~17_combout\) # ((\comb_11|Mux147~0_combout\ & (\comb_11|Mux118~18_combout\ & \u_vga_dri|pix_x[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~0_combout\,
	datab => \comb_11|Mux118~17_combout\,
	datac => \comb_11|Mux118~18_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux118~19_combout\);

-- Location: LCCOMB_X14_Y7_N30
\comb_11|Mux118~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~20_combout\ = (\comb_11|Mux118~14_combout\ & (((\comb_11|Mux118~19_combout\) # (!\u_vga_dri|pix_x[1]~0_combout\)))) # (!\comb_11|Mux118~14_combout\ & (\comb_11|Mux118~5_combout\ & (\u_vga_dri|pix_x[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux118~5_combout\,
	datab => \comb_11|Mux118~14_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux118~19_combout\,
	combout => \comb_11|Mux118~20_combout\);

-- Location: LCCOMB_X17_Y10_N2
\comb_11|Mux118~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux118~89_combout\ = (\comb_11|Mux271~0_combout\ & ((\comb_11|Mux118~66_combout\ & (\comb_11|Mux118~88_combout\)) # (!\comb_11|Mux118~66_combout\ & ((\comb_11|Mux118~20_combout\))))) # (!\comb_11|Mux271~0_combout\ & (\comb_11|Mux118~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Mux118~66_combout\,
	datac => \comb_11|Mux118~88_combout\,
	datad => \comb_11|Mux118~20_combout\,
	combout => \comb_11|Mux118~89_combout\);

-- Location: LCCOMB_X17_Y10_N0
\comb_11|pix_data[13]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~29_combout\ = (\u_mode_selector|WideOr5~0_combout\ & ((\u_mode_selector|WideOr4~0_combout\ & ((\comb_11|Mux118~89_combout\))) # (!\u_mode_selector|WideOr4~0_combout\ & (\comb_11|Mux101~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux101~82_combout\,
	datab => \comb_11|Mux118~89_combout\,
	datac => \u_mode_selector|WideOr4~0_combout\,
	datad => \u_mode_selector|WideOr5~0_combout\,
	combout => \comb_11|pix_data[13]~29_combout\);

-- Location: LCCOMB_X17_Y11_N10
\comb_11|pix_data[13]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~30_combout\ = (\comb_11|always0~10_combout\ & ((\comb_11|pix_data[13]~29_combout\) # ((\comb_11|Mux135~75_combout\ & !\u_mode_selector|WideOr5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux135~75_combout\,
	datab => \u_mode_selector|WideOr5~0_combout\,
	datac => \comb_11|always0~10_combout\,
	datad => \comb_11|pix_data[13]~29_combout\,
	combout => \comb_11|pix_data[13]~30_combout\);

-- Location: LCCOMB_X17_Y11_N16
\comb_11|pix_data[13]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~31_combout\ = (\comb_11|always0~10_combout\ & (((!\u_mode_selector|WideOr3~0_combout\ & \comb_11|pix_data[13]~30_combout\)))) # (!\comb_11|always0~10_combout\ & ((\comb_11|Mux84~8_combout\) # ((\comb_11|pix_data[13]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux84~8_combout\,
	datab => \u_mode_selector|WideOr3~0_combout\,
	datac => \comb_11|always0~10_combout\,
	datad => \comb_11|pix_data[13]~30_combout\,
	combout => \comb_11|pix_data[13]~31_combout\);

-- Location: LCCOMB_X12_Y12_N22
\comb_11|pix_data[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~16_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & ((!\u_vga_dri|pix_x[1]~0_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_x[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	combout => \comb_11|pix_data[13]~16_combout\);

-- Location: LCCOMB_X12_Y11_N10
\comb_11|pix_data[13]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~17_combout\ = (\comb_11|pix_data[13]~16_combout\ & ((\comb_11|Mux271~0_combout\ & ((\comb_11|Add1~2_combout\))) # (!\comb_11|Mux271~0_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\) # (!\comb_11|Add1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|pix_data[13]~16_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|pix_data[13]~17_combout\);

-- Location: LCCOMB_X12_Y11_N30
\comb_11|pix_data[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~19_combout\ = (\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\) # (!\comb_11|Mux271~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|pix_data[13]~19_combout\);

-- Location: LCCOMB_X12_Y11_N12
\comb_11|pix_data[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~18_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (((\u_vga_dri|pix_x[1]~0_combout\) # (\u_vga_dri|pix_x[3]~4_combout\))))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & 
-- ((\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|pix_data[13]~18_combout\);

-- Location: LCCOMB_X12_Y11_N22
\comb_11|pix_data[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~21_combout\ = (\comb_11|pix_data[13]~19_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|pix_data[13]~18_combout\) # (!\comb_11|Mux271~0_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Mux271~0_combout\ & 
-- \comb_11|pix_data[13]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|pix_data[13]~19_combout\,
	datad => \comb_11|pix_data[13]~18_combout\,
	combout => \comb_11|pix_data[13]~21_combout\);

-- Location: LCCOMB_X12_Y11_N16
\comb_11|pix_data[13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~20_combout\ = (\comb_11|Mux271~0_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ $ (!\comb_11|pix_data[13]~18_combout\)) # (!\comb_11|pix_data[13]~19_combout\))) # (!\comb_11|Mux271~0_combout\ & (\comb_11|pix_data[13]~18_combout\ & 
-- (\u_vga_dri|pix_y[0]~0_combout\ $ (\comb_11|pix_data[13]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|pix_data[13]~19_combout\,
	datad => \comb_11|pix_data[13]~18_combout\,
	combout => \comb_11|pix_data[13]~20_combout\);

-- Location: LCCOMB_X12_Y11_N8
\comb_11|pix_data[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~22_combout\ = (\comb_11|pix_data[13]~20_combout\ & (\comb_11|pix_data[13]~17_combout\ $ (((\comb_11|pix_data[13]~21_combout\))))) # (!\comb_11|pix_data[13]~20_combout\ & (((\comb_11|Mux194~0_combout\ & 
-- \comb_11|pix_data[13]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|pix_data[13]~17_combout\,
	datab => \comb_11|Mux194~0_combout\,
	datac => \comb_11|pix_data[13]~21_combout\,
	datad => \comb_11|pix_data[13]~20_combout\,
	combout => \comb_11|pix_data[13]~22_combout\);

-- Location: LCCOMB_X11_Y11_N2
\comb_11|Mux192~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux192~0_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (((\u_vga_dri|pix_x[2]~3_combout\ & !\u_vga_dri|pix_x[0]~1_combout\)) # (!\u_vga_dri|pix_x[3]~4_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ & 
-- (!\u_vga_dri|pix_x[3]~4_combout\)) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux192~0_combout\);

-- Location: LCCOMB_X11_Y11_N0
\comb_11|Mux160~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux160~0_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & !\u_vga_dri|pix_x[0]~1_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & 
-- (\u_vga_dri|pix_x[2]~3_combout\ $ (\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux160~0_combout\);

-- Location: LCCOMB_X12_Y11_N26
\comb_11|Mux193~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux193~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & ((!\u_vga_dri|pix_x[3]~4_combout\) # (!\u_vga_dri|pix_x[2]~3_combout\)))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & 
-- (\u_vga_dri|pix_x[1]~0_combout\ & \u_vga_dri|pix_x[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux193~0_combout\);

-- Location: LCCOMB_X12_Y11_N20
\comb_11|pix_data[13]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~23_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (((\comb_11|Mux193~0_combout\)) # (!\comb_11|Mux271~0_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux271~0_combout\ & ((\comb_11|Mux194~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|Mux193~0_combout\,
	datad => \comb_11|Mux194~0_combout\,
	combout => \comb_11|pix_data[13]~23_combout\);

-- Location: LCCOMB_X12_Y11_N14
\comb_11|pix_data[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~24_combout\ = (\comb_11|Mux271~0_combout\ & (((\comb_11|pix_data[13]~23_combout\)))) # (!\comb_11|Mux271~0_combout\ & ((\comb_11|pix_data[13]~23_combout\ & ((\comb_11|Mux160~0_combout\))) # (!\comb_11|pix_data[13]~23_combout\ & 
-- (\comb_11|Mux192~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux192~0_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|Mux160~0_combout\,
	datad => \comb_11|pix_data[13]~23_combout\,
	combout => \comb_11|pix_data[13]~24_combout\);

-- Location: LCCOMB_X13_Y11_N8
\comb_11|pix_data[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~42_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ $ (\u_vga_dri|pix_y[0]~0_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & 
-- (\u_vga_dri|pix_x[0]~1_combout\ $ (!\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|pix_data[13]~42_combout\);

-- Location: LCCOMB_X13_Y11_N10
\comb_11|pix_data[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~43_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|pix_data[13]~42_combout\) # ((!\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_y[0]~0_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|pix_data[13]~42_combout\ & 
-- ((\u_vga_dri|pix_x[3]~4_combout\) # (\u_vga_dri|pix_y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \comb_11|pix_data[13]~42_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|pix_data[13]~43_combout\);

-- Location: LCCOMB_X13_Y11_N20
\comb_11|pix_data[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~25_combout\ = (\comb_11|Add1~2_combout\ & (((\comb_11|Mux271~0_combout\ & \comb_11|pix_data[13]~43_combout\)))) # (!\comb_11|Add1~2_combout\ & (\comb_11|pix_data[13]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|pix_data[13]~24_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Mux271~0_combout\,
	datad => \comb_11|pix_data[13]~43_combout\,
	combout => \comb_11|pix_data[13]~25_combout\);

-- Location: LCCOMB_X13_Y11_N26
\comb_11|pix_data[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~26_combout\ = (\comb_11|Add1~1_combout\ & ((\comb_11|pix_data[13]~25_combout\))) # (!\comb_11|Add1~1_combout\ & (\comb_11|pix_data[13]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|pix_data[13]~22_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|pix_data[13]~25_combout\,
	combout => \comb_11|pix_data[13]~26_combout\);

-- Location: LCCOMB_X14_Y10_N0
\comb_11|Mux223~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux223~0_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & ((!\u_vga_dri|pix_x[2]~3_combout\)))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & ((!\u_vga_dri|pix_x[3]~4_combout\) # 
-- (!\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux223~0_combout\);

-- Location: LCCOMB_X14_Y10_N26
\comb_11|Mux224~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux224~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_x[2]~3_combout\))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & 
-- ((!\u_vga_dri|pix_x[2]~3_combout\) # (!\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux224~0_combout\);

-- Location: LCCOMB_X14_Y10_N24
\comb_11|Mux228~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux228~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & ((!\u_vga_dri|pix_x[2]~3_combout\)))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\) # 
-- (!\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux228~0_combout\);

-- Location: LCCOMB_X14_Y10_N10
\comb_11|Mux169~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~23_combout\ = (\comb_11|Add1~2_combout\ & ((\comb_11|Mux224~0_combout\) # ((\u_vga_dri|pix_y[0]~0_combout\)))) # (!\comb_11|Add1~2_combout\ & (((!\u_vga_dri|pix_y[0]~0_combout\ & \comb_11|Mux228~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux224~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux228~0_combout\,
	combout => \comb_11|Mux169~23_combout\);

-- Location: LCCOMB_X14_Y10_N18
\comb_11|Mux169~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~24_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux169~23_combout\ & ((\comb_11|Mux223~0_combout\))) # (!\comb_11|Mux169~23_combout\ & (!\comb_11|Mux163~0_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & 
-- (((\comb_11|Mux169~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux163~0_combout\,
	datab => \comb_11|Mux223~0_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux169~23_combout\,
	combout => \comb_11|Mux169~24_combout\);

-- Location: LCCOMB_X13_Y11_N24
\comb_11|Mux214~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux214~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & !\u_vga_dri|pix_x[0]~1_combout\))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & 
-- ((\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux214~0_combout\);

-- Location: LCCOMB_X13_Y11_N4
\comb_11|Mux169~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~27_combout\ = (\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux214~0_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Mux232~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Mux232~0_combout\,
	datad => \comb_11|Mux214~0_combout\,
	combout => \comb_11|Mux169~27_combout\);

-- Location: LCCOMB_X13_Y11_N30
\comb_11|Mux229~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux229~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & !\u_vga_dri|pix_x[0]~1_combout\)) # (!\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\)))) # 
-- (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & ((!\u_vga_dri|pix_x[3]~4_combout\) # (!\u_vga_dri|pix_x[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux229~0_combout\);

-- Location: LCCOMB_X13_Y11_N12
\comb_11|Mux169~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~25_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Add1~2_combout\ & (\comb_11|Mux229~0_combout\)) # (!\comb_11|Add1~2_combout\ & ((!\comb_11|Mux233~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux229~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Mux233~0_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux169~25_combout\);

-- Location: LCCOMB_X13_Y11_N2
\comb_11|Mux169~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~26_combout\ = (\comb_11|Mux169~25_combout\) # ((\comb_11|Mux214~0_combout\ & (\comb_11|Add1~2_combout\ & !\u_vga_dri|pix_y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux169~25_combout\,
	datab => \comb_11|Mux214~0_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux169~26_combout\);

-- Location: LCCOMB_X13_Y11_N16
\comb_11|Mux237~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux237~0_combout\ = (\comb_11|Mux271~0_combout\ & (((!\comb_11|Add1~1_combout\)))) # (!\comb_11|Mux271~0_combout\ & ((\comb_11|Add1~1_combout\ & ((!\comb_11|Mux169~13_combout\))) # (!\comb_11|Add1~1_combout\ & (\comb_11|Mux169~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Mux169~26_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Mux169~13_combout\,
	combout => \comb_11|Mux237~0_combout\);

-- Location: LCCOMB_X13_Y11_N6
\comb_11|Mux237~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux237~1_combout\ = (\comb_11|Mux271~0_combout\ & ((\comb_11|Mux237~0_combout\ & ((\comb_11|Mux169~27_combout\))) # (!\comb_11|Mux237~0_combout\ & (\comb_11|Mux169~24_combout\)))) # (!\comb_11|Mux271~0_combout\ & (((\comb_11|Mux237~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Mux169~24_combout\,
	datac => \comb_11|Mux169~27_combout\,
	datad => \comb_11|Mux237~0_combout\,
	combout => \comb_11|Mux237~1_combout\);

-- Location: LCCOMB_X13_Y10_N24
\comb_11|Mux169~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~28_combout\ = (\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux155~0_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux156~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux155~0_combout\,
	datac => \comb_11|Mux156~0_combout\,
	datad => \comb_11|Add1~2_combout\,
	combout => \comb_11|Mux169~28_combout\);

-- Location: LCCOMB_X13_Y10_N14
\comb_11|Mux169~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~29_combout\ = (\comb_11|Mux169~28_combout\) # ((!\comb_11|Add1~2_combout\ & \comb_11|Mux169~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datac => \comb_11|Mux169~3_combout\,
	datad => \comb_11|Mux169~28_combout\,
	combout => \comb_11|Mux169~29_combout\);

-- Location: LCCOMB_X12_Y8_N20
\comb_11|Mux169~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~30_combout\ = (\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux161~0_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Mux163~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Mux163~0_combout\,
	datad => \comb_11|Mux161~0_combout\,
	combout => \comb_11|Mux169~30_combout\);

-- Location: LCCOMB_X12_Y8_N22
\comb_11|Mux169~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~39_combout\ = (\comb_11|Mux169~30_combout\) # ((\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Add1~2_combout\ & \comb_11|Mux165~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Mux165~0_combout\,
	datad => \comb_11|Mux169~30_combout\,
	combout => \comb_11|Mux169~39_combout\);

-- Location: LCCOMB_X13_Y10_N8
\comb_11|Mux157~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux157~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & !\u_vga_dri|pix_x[2]~3_combout\))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & 
-- (\u_vga_dri|pix_x[3]~4_combout\ $ (!\u_vga_dri|pix_x[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux157~0_combout\);

-- Location: LCCOMB_X13_Y10_N10
\comb_11|Mux169~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~31_combout\ = (!\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux157~0_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux158~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Mux157~0_combout\,
	datac => \comb_11|Mux158~0_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux169~31_combout\);

-- Location: LCCOMB_X13_Y10_N16
\comb_11|Mux169~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~32_combout\ = (\comb_11|Mux271~0_combout\ & (((!\comb_11|Add1~1_combout\)))) # (!\comb_11|Mux271~0_combout\ & ((\comb_11|Add1~1_combout\ & ((\comb_11|Mux169~31_combout\))) # (!\comb_11|Add1~1_combout\ & (\comb_11|Mux169~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Mux169~39_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Mux169~31_combout\,
	combout => \comb_11|Mux169~32_combout\);

-- Location: LCCOMB_X13_Y10_N18
\comb_11|Mux169~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~33_combout\ = (\comb_11|Mux271~0_combout\ & ((\comb_11|Mux169~32_combout\ & (\comb_11|Mux169~12_combout\)) # (!\comb_11|Mux169~32_combout\ & ((\comb_11|Mux169~29_combout\))))) # (!\comb_11|Mux271~0_combout\ & 
-- (((\comb_11|Mux169~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux169~12_combout\,
	datab => \comb_11|Mux169~29_combout\,
	datac => \comb_11|Mux271~0_combout\,
	datad => \comb_11|Mux169~32_combout\,
	combout => \comb_11|Mux169~33_combout\);

-- Location: LCCOMB_X21_Y21_N26
\comb_11|pix_data[13]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~15_combout\ = (\u_mode_selector|sobel_grade\(1) & ((\u_mode_selector|sobel_grade\(2) & (\comb_11|Mux237~1_combout\)) # (!\u_mode_selector|sobel_grade\(2) & ((\comb_11|Mux169~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|sobel_grade\(2),
	datab => \u_mode_selector|sobel_grade\(1),
	datac => \comb_11|Mux237~1_combout\,
	datad => \comb_11|Mux169~33_combout\,
	combout => \comb_11|pix_data[13]~15_combout\);

-- Location: LCCOMB_X21_Y21_N20
\comb_11|pix_data[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~27_combout\ = (\comb_11|pix_data[13]~15_combout\) # ((\comb_11|pix_data[13]~26_combout\ & (!\u_mode_selector|sobel_grade\(1) & \u_mode_selector|WideOr2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|pix_data[13]~26_combout\,
	datab => \u_mode_selector|sobel_grade\(1),
	datac => \u_mode_selector|WideOr2~0_combout\,
	datad => \comb_11|pix_data[13]~15_combout\,
	combout => \comb_11|pix_data[13]~27_combout\);

-- Location: LCCOMB_X12_Y8_N14
\comb_11|Mux169~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~15_combout\ = (!\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Mux163~0_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux161~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Add1~2_combout\,
	datac => \comb_11|Mux163~0_combout\,
	datad => \comb_11|Mux161~0_combout\,
	combout => \comb_11|Mux169~15_combout\);

-- Location: LCCOMB_X12_Y8_N12
\comb_11|Mux186~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux186~0_combout\ = (\comb_11|Mux271~3_combout\ & (!\comb_11|Mux271~4_combout\ & (\comb_11|Mux169~15_combout\))) # (!\comb_11|Mux271~3_combout\ & ((\comb_11|Mux271~4_combout\) # ((\comb_11|Mux169~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~3_combout\,
	datab => \comb_11|Mux271~4_combout\,
	datac => \comb_11|Mux169~15_combout\,
	datad => \comb_11|Mux169~10_combout\,
	combout => \comb_11|Mux186~0_combout\);

-- Location: LCCOMB_X12_Y8_N6
\comb_11|Mux186~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux186~1_combout\ = (\comb_11|Mux186~0_combout\ & (((\comb_11|Mux161~0_combout\)) # (!\comb_11|Mux271~4_combout\))) # (!\comb_11|Mux186~0_combout\ & (\comb_11|Mux271~4_combout\ & (\comb_11|Mux169~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux186~0_combout\,
	datab => \comb_11|Mux271~4_combout\,
	datac => \comb_11|Mux169~12_combout\,
	datad => \comb_11|Mux161~0_combout\,
	combout => \comb_11|Mux186~1_combout\);

-- Location: LCCOMB_X12_Y11_N6
\comb_11|Mux186~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux186~2_combout\ = (\comb_11|Mux271~1_combout\ & ((\comb_11|Mux177~0_combout\) # ((\comb_11|Mux271~2_combout\)))) # (!\comb_11|Mux271~1_combout\ & (((\comb_11|Mux186~1_combout\ & !\comb_11|Mux271~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux177~0_combout\,
	datab => \comb_11|Mux271~1_combout\,
	datac => \comb_11|Mux186~1_combout\,
	datad => \comb_11|Mux271~2_combout\,
	combout => \comb_11|Mux186~2_combout\);

-- Location: LCCOMB_X12_Y11_N4
\comb_11|Mux186~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux186~3_combout\ = (\comb_11|Mux271~2_combout\ & ((\comb_11|Mux186~2_combout\ & ((\comb_11|Mux169~14_combout\))) # (!\comb_11|Mux186~2_combout\ & (\comb_11|Mux160~0_combout\)))) # (!\comb_11|Mux271~2_combout\ & (((\comb_11|Mux186~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux160~0_combout\,
	datab => \comb_11|Mux271~2_combout\,
	datac => \comb_11|Mux169~14_combout\,
	datad => \comb_11|Mux186~2_combout\,
	combout => \comb_11|Mux186~3_combout\);

-- Location: LCCOMB_X14_Y11_N0
\comb_11|Mux169~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~18_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (((\comb_11|Add1~2_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (\comb_11|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \comb_11|Add1~2_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux169~18_combout\);

-- Location: LCCOMB_X14_Y11_N26
\comb_11|Mux169~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~19_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & (((\comb_11|Mux169~18_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & !\comb_11|Mux169~18_combout\)) # 
-- (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & \comb_11|Mux169~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux169~18_combout\,
	combout => \comb_11|Mux169~19_combout\);

-- Location: LCCOMB_X14_Y11_N18
\comb_11|Mux169~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~20_combout\ = (\comb_11|Mux169~19_combout\ & ((\comb_11|Mux206~0_combout\) # ((!\u_vga_dri|pix_y[0]~0_combout\)))) # (!\comb_11|Mux169~19_combout\ & (((\u_vga_dri|pix_y[0]~0_combout\ & \comb_11|Mux161~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux169~19_combout\,
	datab => \comb_11|Mux206~0_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux161~0_combout\,
	combout => \comb_11|Mux169~20_combout\);

-- Location: LCCOMB_X14_Y11_N12
\comb_11|Mux220~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux220~0_combout\ = (\comb_11|Mux271~0_combout\ & (((\comb_11|Mux169~20_combout\) # (!\comb_11|Add1~1_combout\)))) # (!\comb_11|Mux271~0_combout\ & (\comb_11|Mux169~15_combout\ & (\comb_11|Add1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Mux169~15_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Mux169~20_combout\,
	combout => \comb_11|Mux220~0_combout\);

-- Location: LCCOMB_X14_Y11_N6
\comb_11|Mux169~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~21_combout\ = (\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ ((!\u_vga_dri|pix_y[0]~0_combout\)))) # (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_y[0]~0_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux169~21_combout\);

-- Location: LCCOMB_X14_Y11_N8
\comb_11|Mux169~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~22_combout\ = (\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & !\comb_11|Mux169~21_combout\)) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & 
-- \comb_11|Mux169~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux169~21_combout\,
	combout => \comb_11|Mux169~22_combout\);

-- Location: LCCOMB_X14_Y11_N10
\comb_11|Mux212~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux212~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ $ (!\u_vga_dri|pix_x[3]~4_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & 
-- ((!\u_vga_dri|pix_x[3]~4_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux212~0_combout\);

-- Location: LCCOMB_X14_Y11_N28
\comb_11|Mux169~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~16_combout\ = (\comb_11|Add1~2_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux212~0_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux214~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Mux214~0_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux212~0_combout\,
	combout => \comb_11|Mux169~16_combout\);

-- Location: LCCOMB_X14_Y11_N2
\comb_11|Mux169~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux169~17_combout\ = (\comb_11|Mux169~16_combout\) # ((!\comb_11|Add1~2_combout\ & (\comb_11|Mux155~0_combout\ & \u_vga_dri|pix_y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Mux155~0_combout\,
	datac => \u_vga_dri|pix_y[0]~0_combout\,
	datad => \comb_11|Mux169~16_combout\,
	combout => \comb_11|Mux169~17_combout\);

-- Location: LCCOMB_X14_Y11_N30
\comb_11|Mux220~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux220~1_combout\ = (\comb_11|Mux220~0_combout\ & ((\comb_11|Mux169~22_combout\) # ((\comb_11|Add1~1_combout\)))) # (!\comb_11|Mux220~0_combout\ & (((!\comb_11|Add1~1_combout\ & \comb_11|Mux169~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux220~0_combout\,
	datab => \comb_11|Mux169~22_combout\,
	datac => \comb_11|Add1~1_combout\,
	datad => \comb_11|Mux169~17_combout\,
	combout => \comb_11|Mux220~1_combout\);

-- Location: LCCOMB_X18_Y11_N16
\comb_11|pix_data[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~14_combout\ = (!\u_mode_selector|sobel_grade\(2) & ((\u_mode_selector|sobel_grade\(1) & (\comb_11|Mux186~3_combout\)) # (!\u_mode_selector|sobel_grade\(1) & ((\comb_11|Mux220~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_mode_selector|sobel_grade\(2),
	datab => \comb_11|Mux186~3_combout\,
	datac => \u_mode_selector|sobel_grade\(1),
	datad => \comb_11|Mux220~1_combout\,
	combout => \comb_11|pix_data[13]~14_combout\);

-- Location: LCCOMB_X17_Y11_N8
\comb_11|pix_data[13]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~28_combout\ = (\comb_11|pix_data[13]~7_combout\ & ((\u_mode_selector|sobel_grade\(0) & ((\comb_11|pix_data[13]~14_combout\))) # (!\u_mode_selector|sobel_grade\(0) & (\comb_11|pix_data[13]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|pix_data[13]~27_combout\,
	datab => \comb_11|pix_data[13]~14_combout\,
	datac => \comb_11|pix_data[13]~7_combout\,
	datad => \u_mode_selector|sobel_grade\(0),
	combout => \comb_11|pix_data[13]~28_combout\);

-- Location: LCCOMB_X10_Y10_N10
\comb_11|Mux146~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux146~0_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\)))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ $ (((\u_vga_dri|pix_x[0]~1_combout\ & 
-- \u_vga_dri|pix_x[2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux146~0_combout\);

-- Location: LCCOMB_X10_Y10_N16
\comb_11|Mux146~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux146~1_combout\ = (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ $ (((\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_x[2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux146~1_combout\);

-- Location: LCCOMB_X10_Y10_N14
\comb_11|Mux146~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux146~2_combout\ = (\comb_11|Mux146~0_combout\ & (!\comb_11|Mux147~0_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ $ (\comb_11|Mux146~1_combout\)))) # (!\comb_11|Mux146~0_combout\ & (\comb_11|Mux146~1_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\) # 
-- (!\comb_11|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux146~0_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Mux147~0_combout\,
	datad => \comb_11|Mux146~1_combout\,
	combout => \comb_11|Mux146~2_combout\);

-- Location: LCCOMB_X10_Y11_N20
\comb_11|Mux147~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux147~1_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ $ (\u_vga_dri|pix_x[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[2]~3_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux147~1_combout\);

-- Location: LCCOMB_X10_Y11_N26
\comb_11|Mux147~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux147~2_combout\ = (!\comb_11|Mux147~0_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & (\comb_11|Mux147~1_combout\ & !\u_vga_dri|pix_x[0]~1_combout\)) # (!\u_vga_dri|pix_x[1]~0_combout\ & (!\comb_11|Mux147~1_combout\ & 
-- \u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \comb_11|Mux147~1_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux147~2_combout\);

-- Location: LCCOMB_X10_Y11_N12
\comb_11|Mux139~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux139~0_combout\ = (!\u_vga_dri|pix_x[3]~4_combout\ & (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & \u_vga_dri|pix_x[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux139~0_combout\);

-- Location: LCCOMB_X10_Y11_N30
\comb_11|Mux147~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux147~3_combout\ = (\comb_11|Mux147~2_combout\) # ((\comb_11|Mux147~0_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & \comb_11|Mux139~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux147~2_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux139~0_combout\,
	combout => \comb_11|Mux147~3_combout\);

-- Location: LCCOMB_X10_Y10_N12
\comb_11|Mux145~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux145~1_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_x[2]~3_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ $ 
-- (((\u_vga_dri|pix_x[0]~1_combout\ & \u_vga_dri|pix_x[2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux145~1_combout\);

-- Location: LCCOMB_X16_Y9_N0
\comb_11|Mux145~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux145~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & !\u_vga_dri|pix_x[2]~3_combout\))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & 
-- (\u_vga_dri|pix_x[1]~0_combout\ $ (!\u_vga_dri|pix_x[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux145~0_combout\);

-- Location: LCCOMB_X10_Y10_N18
\comb_11|Mux145~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux145~2_combout\ = (\comb_11|Mux145~1_combout\ & (!\comb_11|Mux147~0_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ $ (!\comb_11|Mux145~0_combout\)))) # (!\comb_11|Mux145~1_combout\ & (\comb_11|Mux145~0_combout\ & ((\u_vga_dri|pix_x[4]~2_combout\) # 
-- (!\comb_11|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux145~1_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \comb_11|Mux147~0_combout\,
	datad => \comb_11|Mux145~0_combout\,
	combout => \comb_11|Mux145~2_combout\);

-- Location: LCCOMB_X10_Y10_N30
\comb_11|Mux144~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux144~0_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & (((!\u_vga_dri|pix_x[0]~1_combout\ & !\u_vga_dri|pix_x[3]~4_combout\)) # (!\u_vga_dri|pix_x[4]~2_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ $ 
-- (((\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_x[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux144~0_combout\);

-- Location: LCCOMB_X10_Y10_N20
\comb_11|Mux144~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux144~1_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\u_vga_dri|pix_x[0]~1_combout\) # ((!\u_vga_dri|pix_x[1]~0_combout\ & !\u_vga_dri|pix_x[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|pix_x[0]~1_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux144~1_combout\);

-- Location: LCCOMB_X10_Y10_N26
\comb_11|Mux144~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux144~2_combout\ = (\comb_11|Mux144~0_combout\ & (!\u_vga_dri|pix_x[2]~3_combout\ & (\comb_11|Mux144~1_combout\ $ (!\comb_11|Mux147~0_combout\)))) # (!\comb_11|Mux144~0_combout\ & (!\comb_11|Mux144~1_combout\ & (!\comb_11|Mux147~0_combout\ & 
-- \u_vga_dri|pix_x[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux144~0_combout\,
	datab => \comb_11|Mux144~1_combout\,
	datac => \comb_11|Mux147~0_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux144~2_combout\);

-- Location: LCCOMB_X10_Y10_N24
\comb_11|Mux152~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux152~0_combout\ = (\comb_11|Mux271~0_combout\ & (((\u_vga_dri|pix_y[0]~0_combout\)))) # (!\comb_11|Mux271~0_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux144~2_combout\))) # (!\u_vga_dri|pix_y[0]~0_combout\ & 
-- (\comb_11|Mux145~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Mux145~2_combout\,
	datac => \comb_11|Mux144~2_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux152~0_combout\);

-- Location: LCCOMB_X10_Y10_N28
\comb_11|Mux152~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux152~1_combout\ = (\comb_11|Mux271~0_combout\ & ((\comb_11|Mux152~0_combout\ & (\comb_11|Mux146~2_combout\)) # (!\comb_11|Mux152~0_combout\ & ((\comb_11|Mux147~3_combout\))))) # (!\comb_11|Mux271~0_combout\ & (((\comb_11|Mux152~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Mux146~2_combout\,
	datac => \comb_11|Mux147~3_combout\,
	datad => \comb_11|Mux152~0_combout\,
	combout => \comb_11|Mux152~1_combout\);

-- Location: LCCOMB_X16_Y9_N30
\comb_11|Mux148~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux148~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\) # (\u_vga_dri|pix_x[3]~4_combout\ $ (!\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & 
-- ((\u_vga_dri|pix_x[3]~4_combout\) # (!\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux148~0_combout\);

-- Location: LCCOMB_X16_Y9_N24
\comb_11|Mux148~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux148~1_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (((!\comb_11|Mux148~0_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\) # ((!\u_vga_dri|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \u_vga_dri|Add2~8_combout\,
	datac => \comb_11|Mux148~0_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux148~1_combout\);

-- Location: LCCOMB_X16_Y9_N6
\comb_11|Mux148~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux148~2_combout\ = (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & ((!\u_vga_dri|pix_x[1]~0_combout\) # (!\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux148~2_combout\);

-- Location: LCCOMB_X16_Y9_N16
\comb_11|Mux148~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux148~3_combout\ = (\comb_11|Mux147~0_combout\ & (!\u_vga_dri|pix_x[2]~3_combout\ & ((\comb_11|Mux148~2_combout\)))) # (!\comb_11|Mux147~0_combout\ & (((\comb_11|Mux148~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \comb_11|Mux148~1_combout\,
	datac => \comb_11|Mux147~0_combout\,
	datad => \comb_11|Mux148~2_combout\,
	combout => \comb_11|Mux148~3_combout\);

-- Location: LCCOMB_X16_Y8_N28
\comb_11|Mux152~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux152~9_combout\ = (!\comb_11|Mux271~0_combout\ & (\comb_11|Mux148~3_combout\ & \u_vga_dri|pix_y[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|Mux148~3_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux152~9_combout\);

-- Location: LCCOMB_X10_Y11_N22
\comb_11|Mux143~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux143~1_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ $ (\u_vga_dri|pix_x[2]~3_combout\)))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ $ 
-- (((\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_x[2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux143~1_combout\);

-- Location: LCCOMB_X10_Y11_N28
\comb_11|Mux143~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux143~0_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & !\u_vga_dri|pix_x[0]~1_combout\)) # (!\u_vga_dri|pix_x[3]~4_combout\ & (!\u_vga_dri|pix_x[2]~3_combout\ & 
-- \u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux143~0_combout\);

-- Location: LCCOMB_X10_Y11_N24
\comb_11|Mux143~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux143~2_combout\ = (!\comb_11|Mux147~0_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & ((\comb_11|Mux143~0_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\comb_11|Mux143~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux143~1_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux143~0_combout\,
	combout => \comb_11|Mux143~2_combout\);

-- Location: LCCOMB_X10_Y11_N18
\comb_11|Mux143~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux143~3_combout\ = (\comb_11|Mux143~2_combout\) # ((\comb_11|Mux139~0_combout\ & (\comb_11|Mux147~0_combout\ & !\u_vga_dri|pix_x[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux139~0_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux143~2_combout\,
	combout => \comb_11|Mux143~3_combout\);

-- Location: LCCOMB_X10_Y12_N20
\comb_11|Mux140~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux140~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\) # ((\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\)) # 
-- (!\u_vga_dri|pix_x[1]~0_combout\ & ((\u_vga_dri|pix_x[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[1]~0_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[3]~4_combout\,
	combout => \comb_11|Mux140~0_combout\);

-- Location: LCCOMB_X10_Y12_N22
\comb_11|Mux140~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux140~1_combout\ = (\comb_11|Mux140~0_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & !\comb_11|Mux147~0_combout\)) # (!\comb_11|Mux140~0_combout\ & (\u_vga_dri|pix_x[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comb_11|Mux140~0_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux140~1_combout\);

-- Location: LCCOMB_X10_Y12_N4
\comb_11|Mux140~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux140~2_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (((\comb_11|Mux140~1_combout\)))) # (!\u_vga_dri|pix_x[4]~2_combout\ & (!\comb_11|Mux163~0_combout\ & ((!\comb_11|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[4]~2_combout\,
	datab => \comb_11|Mux163~0_combout\,
	datac => \comb_11|Mux140~1_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux140~2_combout\);

-- Location: LCCOMB_X16_Y9_N26
\comb_11|Mux141~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux141~2_combout\ = (!\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & \u_vga_dri|pix_x[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux141~2_combout\);

-- Location: LCCOMB_X16_Y9_N10
\comb_11|Mux141~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux141~0_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & (((\u_vga_dri|pix_x[1]~0_combout\) # (!\u_vga_dri|pix_x[4]~2_combout\)))) # (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ $ 
-- (\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[3]~4_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux141~0_combout\);

-- Location: LCCOMB_X16_Y9_N28
\comb_11|Mux141~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux141~1_combout\ = (!\comb_11|Mux147~0_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[1]~0_combout\ & !\comb_11|Mux141~0_combout\)) # (!\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[1]~0_combout\ & 
-- \comb_11|Mux141~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux141~0_combout\,
	combout => \comb_11|Mux141~1_combout\);

-- Location: LCCOMB_X16_Y9_N8
\comb_11|Mux141~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux141~3_combout\ = (\comb_11|Mux141~1_combout\) # ((\u_vga_dri|pix_x[0]~1_combout\ & (\comb_11|Mux147~0_combout\ & \comb_11|Mux141~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \comb_11|Mux141~2_combout\,
	datad => \comb_11|Mux141~1_combout\,
	combout => \comb_11|Mux141~3_combout\);

-- Location: LCCOMB_X10_Y12_N14
\comb_11|Mux152~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux152~2_combout\ = (\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux271~0_combout\) # ((\comb_11|Mux140~2_combout\)))) # (!\u_vga_dri|pix_y[0]~0_combout\ & (!\comb_11|Mux271~0_combout\ & ((\comb_11|Mux141~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_y[0]~0_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|Mux140~2_combout\,
	datad => \comb_11|Mux141~3_combout\,
	combout => \comb_11|Mux152~2_combout\);

-- Location: LCCOMB_X10_Y11_N10
\comb_11|Mux142~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux142~1_combout\ = (\u_vga_dri|pix_x[0]~1_combout\ & ((\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[3]~4_combout\ & \u_vga_dri|pix_x[4]~2_combout\)) # (!\u_vga_dri|pix_x[2]~3_combout\ & ((!\u_vga_dri|pix_x[4]~2_combout\))))) # 
-- (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ $ (\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux142~1_combout\);

-- Location: LCCOMB_X10_Y11_N0
\comb_11|Mux142~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux142~0_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[3]~4_combout\ $ (!\u_vga_dri|pix_x[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux142~0_combout\);

-- Location: LCCOMB_X10_Y11_N16
\comb_11|Mux142~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux142~2_combout\ = (!\comb_11|Mux147~0_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & ((\comb_11|Mux142~0_combout\))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (\comb_11|Mux142~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux142~1_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux142~0_combout\,
	combout => \comb_11|Mux142~2_combout\);

-- Location: LCCOMB_X10_Y11_N2
\comb_11|Mux142~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux142~3_combout\ = (\comb_11|Mux142~2_combout\) # ((\comb_11|Mux139~0_combout\ & (\comb_11|Mux147~0_combout\ & !\u_vga_dri|pix_x[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux139~0_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux142~2_combout\,
	combout => \comb_11|Mux142~3_combout\);

-- Location: LCCOMB_X10_Y11_N4
\comb_11|Mux152~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux152~3_combout\ = (\comb_11|Mux271~0_combout\ & ((\comb_11|Mux152~2_combout\ & ((\comb_11|Mux142~3_combout\))) # (!\comb_11|Mux152~2_combout\ & (\comb_11|Mux143~3_combout\)))) # (!\comb_11|Mux271~0_combout\ & (((\comb_11|Mux152~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux271~0_combout\,
	datab => \comb_11|Mux143~3_combout\,
	datac => \comb_11|Mux152~2_combout\,
	datad => \comb_11|Mux142~3_combout\,
	combout => \comb_11|Mux152~3_combout\);

-- Location: LCCOMB_X16_Y9_N22
\comb_11|Mux138~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux138~0_combout\ = (\u_vga_dri|pix_x[4]~2_combout\ & (((!\u_vga_dri|pix_x[2]~3_combout\) # (!\u_vga_dri|pix_x[1]~0_combout\)) # (!\u_vga_dri|pix_x[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[0]~1_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \u_vga_dri|pix_x[2]~3_combout\,
	combout => \comb_11|Mux138~0_combout\);

-- Location: LCCOMB_X16_Y9_N18
\comb_11|Mux152~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux152~4_combout\ = (\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[0]~1_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ $ (!\u_vga_dri|pix_x[3]~4_combout\)))) # (!\u_vga_dri|pix_x[2]~3_combout\ & (\u_vga_dri|pix_x[4]~2_combout\ & 
-- ((\u_vga_dri|pix_x[3]~4_combout\) # (!\u_vga_dri|pix_x[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \u_vga_dri|pix_x[4]~2_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \u_vga_dri|pix_x[0]~1_combout\,
	combout => \comb_11|Mux152~4_combout\);

-- Location: LCCOMB_X16_Y9_N12
\comb_11|Mux152~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux152~5_combout\ = (!\comb_11|Mux147~0_combout\ & ((\u_vga_dri|pix_x[1]~0_combout\ & (!\u_vga_dri|pix_x[2]~3_combout\)) # (!\u_vga_dri|pix_x[1]~0_combout\ & ((!\comb_11|Mux152~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[2]~3_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[1]~0_combout\,
	datad => \comb_11|Mux152~4_combout\,
	combout => \comb_11|Mux152~5_combout\);

-- Location: LCCOMB_X16_Y9_N20
\comb_11|Mux152~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux152~6_combout\ = (\comb_11|Mux152~5_combout\) # ((\comb_11|Mux138~0_combout\ & (\comb_11|Mux147~0_combout\ & !\u_vga_dri|pix_x[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux138~0_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \u_vga_dri|pix_x[3]~4_combout\,
	datad => \comb_11|Mux152~5_combout\,
	combout => \comb_11|Mux152~6_combout\);

-- Location: LCCOMB_X10_Y11_N8
\comb_11|Mux139~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux139~2_combout\ = (!\u_vga_dri|pix_x[3]~4_combout\ & (\u_vga_dri|pix_x[2]~3_combout\ & (!\u_vga_dri|pix_x[0]~1_combout\ & \u_vga_dri|pix_x[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[3]~4_combout\,
	datab => \u_vga_dri|pix_x[2]~3_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \u_vga_dri|pix_x[4]~2_combout\,
	combout => \comb_11|Mux139~2_combout\);

-- Location: LCCOMB_X10_Y11_N6
\comb_11|Mux139~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux139~1_combout\ = (\u_vga_dri|pix_x[1]~0_combout\ & ((\comb_11|Mux147~0_combout\) # ((\comb_11|Mux147~1_combout\ & !\u_vga_dri|pix_x[0]~1_combout\)))) # (!\u_vga_dri|pix_x[1]~0_combout\ & (!\comb_11|Mux147~1_combout\ & 
-- (\u_vga_dri|pix_x[0]~1_combout\ & !\comb_11|Mux147~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|pix_x[1]~0_combout\,
	datab => \comb_11|Mux147~1_combout\,
	datac => \u_vga_dri|pix_x[0]~1_combout\,
	datad => \comb_11|Mux147~0_combout\,
	combout => \comb_11|Mux139~1_combout\);

-- Location: LCCOMB_X10_Y11_N14
\comb_11|Mux139~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux139~3_combout\ = (\comb_11|Mux147~0_combout\ & ((\comb_11|Mux139~1_combout\ & ((\comb_11|Mux139~2_combout\))) # (!\comb_11|Mux139~1_combout\ & (\comb_11|Mux139~0_combout\)))) # (!\comb_11|Mux147~0_combout\ & (((\comb_11|Mux139~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux139~0_combout\,
	datab => \comb_11|Mux147~0_combout\,
	datac => \comb_11|Mux139~2_combout\,
	datad => \comb_11|Mux139~1_combout\,
	combout => \comb_11|Mux139~3_combout\);

-- Location: LCCOMB_X16_Y8_N16
\comb_11|Mux152~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux152~7_combout\ = (\comb_11|Mux271~0_combout\ & ((\u_vga_dri|pix_y[0]~0_combout\ & (\comb_11|Mux152~6_combout\)) # (!\u_vga_dri|pix_y[0]~0_combout\ & ((\comb_11|Mux139~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux152~6_combout\,
	datab => \comb_11|Mux271~0_combout\,
	datac => \comb_11|Mux139~3_combout\,
	datad => \u_vga_dri|pix_y[0]~0_combout\,
	combout => \comb_11|Mux152~7_combout\);

-- Location: LCCOMB_X16_Y8_N18
\comb_11|Mux152~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux152~8_combout\ = (\comb_11|Add1~2_combout\ & ((\comb_11|Mux152~3_combout\) # ((\comb_11|Add3~1_combout\)))) # (!\comb_11|Add1~2_combout\ & (((!\comb_11|Add3~1_combout\ & \comb_11|Mux152~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Add1~2_combout\,
	datab => \comb_11|Mux152~3_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Mux152~7_combout\,
	combout => \comb_11|Mux152~8_combout\);

-- Location: LCCOMB_X16_Y8_N22
\comb_11|Mux152~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux152~10_combout\ = (\comb_11|Add3~1_combout\ & ((\comb_11|Mux152~8_combout\ & ((\comb_11|Mux152~9_combout\))) # (!\comb_11|Mux152~8_combout\ & (\comb_11|Mux152~1_combout\)))) # (!\comb_11|Add3~1_combout\ & (((\comb_11|Mux152~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux152~1_combout\,
	datab => \comb_11|Mux152~9_combout\,
	datac => \comb_11|Add3~1_combout\,
	datad => \comb_11|Mux152~8_combout\,
	combout => \comb_11|Mux152~10_combout\);

-- Location: LCCOMB_X17_Y11_N20
\comb_11|pix_data[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~40_combout\ = (\u_mode_selector|WideOr3~0_combout\ & ((\comb_11|always0~10_combout\ & (\comb_11|Mux152~10_combout\ & !\comb_11|always0~11_combout\)) # (!\comb_11|always0~10_combout\ & ((\comb_11|always0~11_combout\))))) # 
-- (!\u_mode_selector|WideOr3~0_combout\ & (((\comb_11|always0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|Mux152~10_combout\,
	datab => \u_mode_selector|WideOr3~0_combout\,
	datac => \comb_11|always0~10_combout\,
	datad => \comb_11|always0~11_combout\,
	combout => \comb_11|pix_data[13]~40_combout\);

-- Location: LCCOMB_X17_Y11_N2
\comb_11|pix_data[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~41_combout\ = (\comb_11|pix_data[13]~28_combout\) # ((\comb_11|always0~11_combout\ & (\comb_11|pix_data[13]~31_combout\ & \comb_11|pix_data[13]~40_combout\)) # (!\comb_11|always0~11_combout\ & ((\comb_11|pix_data[13]~31_combout\) # 
-- (\comb_11|pix_data[13]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|always0~11_combout\,
	datab => \comb_11|pix_data[13]~31_combout\,
	datac => \comb_11|pix_data[13]~28_combout\,
	datad => \comb_11|pix_data[13]~40_combout\,
	combout => \comb_11|pix_data[13]~41_combout\);

-- Location: LCCOMB_X17_Y11_N0
\comb_11|pix_data[13]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~34_combout\ = (!\comb_11|pix_data[13]~33_combout\ & ((\comb_11|pix_data[13]~12_combout\) # ((\comb_11|pix_data[13]~13_combout\ & \comb_11|pix_data[13]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|pix_data[13]~13_combout\,
	datab => \comb_11|pix_data[13]~33_combout\,
	datac => \comb_11|pix_data[13]~12_combout\,
	datad => \comb_11|pix_data[13]~41_combout\,
	combout => \comb_11|pix_data[13]~34_combout\);

-- Location: LCCOMB_X17_Y11_N28
\comb_11|pix_data[13]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~36_combout\ = (\comb_11|pix_data[13]~9_combout\) # ((\comb_11|pix_data[13]~10_combout\ & ((\comb_11|pix_data[13]~35_combout\) # (\comb_11|pix_data[13]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|pix_data[13]~9_combout\,
	datab => \comb_11|pix_data[13]~35_combout\,
	datac => \comb_11|pix_data[13]~10_combout\,
	datad => \comb_11|pix_data[13]~34_combout\,
	combout => \comb_11|pix_data[13]~36_combout\);

-- Location: LCCOMB_X17_Y11_N26
\comb_11|pix_data[13]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|pix_data[13]~39_combout\ = ((\u_mode_selector|Decoder2~0_combout\ & ((!\comb_11|pix_data[13]~36_combout\))) # (!\u_mode_selector|Decoder2~0_combout\ & (!\comb_11|pix_data[13]~4_combout\))) # (!\comb_11|pix_data[13]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb_11|pix_data[13]~4_combout\,
	datab => \comb_11|pix_data[13]~38_combout\,
	datac => \u_mode_selector|Decoder2~0_combout\,
	datad => \comb_11|pix_data[13]~36_combout\,
	combout => \comb_11|pix_data[13]~39_combout\);

-- Location: LCCOMB_X21_Y10_N0
\comb_11|Mux320~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux320~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(0) & \comb_11|pix_data[13]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	datad => \comb_11|pix_data[13]~39_combout\,
	combout => \comb_11|Mux320~0_combout\);

-- Location: FF_X21_Y10_N1
\comb_11|pix_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comb_11|Mux320~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_11|pix_data\(0));

-- Location: LCCOMB_X21_Y10_N6
\u_vga_dri|vga_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|vga_data[0]~0_combout\ = (\u_vga_dri|data_en~3_combout\ & (\comb_11|pix_data\(0) & ((\u_vga_dri|data_en~6_combout\) # (\u_vga_dri|data_en~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~3_combout\,
	datab => \u_vga_dri|data_en~6_combout\,
	datac => \u_vga_dri|data_en~4_combout\,
	datad => \comb_11|pix_data\(0),
	combout => \u_vga_dri|vga_data[0]~0_combout\);

-- Location: LCCOMB_X21_Y10_N8
\comb_11|Mux319~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux319~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(1) & \comb_11|pix_data[13]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(1),
	datad => \comb_11|pix_data[13]~39_combout\,
	combout => \comb_11|Mux319~0_combout\);

-- Location: FF_X21_Y10_N9
\comb_11|pix_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comb_11|Mux319~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_11|pix_data\(1));

-- Location: LCCOMB_X21_Y10_N26
\u_vga_dri|vga_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|vga_data[1]~1_combout\ = (\u_vga_dri|data_en~3_combout\ & (\comb_11|pix_data\(1) & ((\u_vga_dri|data_en~4_combout\) # (\u_vga_dri|data_en~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~3_combout\,
	datab => \comb_11|pix_data\(1),
	datac => \u_vga_dri|data_en~4_combout\,
	datad => \u_vga_dri|data_en~6_combout\,
	combout => \u_vga_dri|vga_data[1]~1_combout\);

-- Location: LCCOMB_X21_Y10_N4
\comb_11|Mux318~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux318~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(2) & \comb_11|pix_data[13]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	datad => \comb_11|pix_data[13]~39_combout\,
	combout => \comb_11|Mux318~0_combout\);

-- Location: FF_X21_Y10_N5
\comb_11|pix_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comb_11|Mux318~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_11|pix_data\(2));

-- Location: LCCOMB_X21_Y10_N30
\u_vga_dri|vga_data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|vga_data[2]~2_combout\ = (\u_vga_dri|data_en~3_combout\ & (\comb_11|pix_data\(2) & ((\u_vga_dri|data_en~4_combout\) # (\u_vga_dri|data_en~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~3_combout\,
	datab => \comb_11|pix_data\(2),
	datac => \u_vga_dri|data_en~4_combout\,
	datad => \u_vga_dri|data_en~6_combout\,
	combout => \u_vga_dri|vga_data[2]~2_combout\);

-- Location: LCCOMB_X19_Y9_N0
\comb_11|Mux317~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux317~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(3) & \comb_11|pix_data[13]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(3),
	datad => \comb_11|pix_data[13]~39_combout\,
	combout => \comb_11|Mux317~0_combout\);

-- Location: FF_X19_Y9_N1
\comb_11|pix_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comb_11|Mux317~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_11|pix_data\(3));

-- Location: LCCOMB_X19_Y9_N22
\u_vga_dri|vga_data[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|vga_data[3]~3_combout\ = (\u_vga_dri|data_en~3_combout\ & (\comb_11|pix_data\(3) & ((\u_vga_dri|data_en~4_combout\) # (\u_vga_dri|data_en~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~4_combout\,
	datab => \u_vga_dri|data_en~6_combout\,
	datac => \u_vga_dri|data_en~3_combout\,
	datad => \comb_11|pix_data\(3),
	combout => \u_vga_dri|vga_data[3]~3_combout\);

-- Location: LCCOMB_X21_Y10_N12
\comb_11|Mux316~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux316~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(4) & \comb_11|pix_data[13]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(4),
	datad => \comb_11|pix_data[13]~39_combout\,
	combout => \comb_11|Mux316~0_combout\);

-- Location: FF_X21_Y10_N13
\comb_11|pix_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comb_11|Mux316~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_11|pix_data\(4));

-- Location: LCCOMB_X21_Y10_N22
\u_vga_dri|vga_data[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|vga_data[4]~4_combout\ = (\u_vga_dri|data_en~3_combout\ & (\comb_11|pix_data\(4) & ((\u_vga_dri|data_en~6_combout\) # (\u_vga_dri|data_en~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~3_combout\,
	datab => \u_vga_dri|data_en~6_combout\,
	datac => \u_vga_dri|data_en~4_combout\,
	datad => \comb_11|pix_data\(4),
	combout => \u_vga_dri|vga_data[4]~4_combout\);

-- Location: LCCOMB_X21_Y10_N28
\comb_11|Mux315~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux315~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(5) & \comb_11|pix_data[13]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(5),
	datad => \comb_11|pix_data[13]~39_combout\,
	combout => \comb_11|Mux315~0_combout\);

-- Location: FF_X21_Y10_N29
\comb_11|pix_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comb_11|Mux315~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_11|pix_data\(5));

-- Location: LCCOMB_X21_Y10_N14
\u_vga_dri|vga_data[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|vga_data[5]~5_combout\ = (\u_vga_dri|data_en~3_combout\ & (\comb_11|pix_data\(5) & ((\u_vga_dri|data_en~6_combout\) # (\u_vga_dri|data_en~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~3_combout\,
	datab => \u_vga_dri|data_en~6_combout\,
	datac => \u_vga_dri|data_en~4_combout\,
	datad => \comb_11|pix_data\(5),
	combout => \u_vga_dri|vga_data[5]~5_combout\);

-- Location: LCCOMB_X21_Y10_N24
\comb_11|Mux314~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux314~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(6) & \comb_11|pix_data[13]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(6),
	datad => \comb_11|pix_data[13]~39_combout\,
	combout => \comb_11|Mux314~0_combout\);

-- Location: FF_X21_Y10_N25
\comb_11|pix_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comb_11|Mux314~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_11|pix_data\(6));

-- Location: LCCOMB_X21_Y10_N10
\u_vga_dri|vga_data[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|vga_data[6]~6_combout\ = (\u_vga_dri|data_en~3_combout\ & (\comb_11|pix_data\(6) & ((\u_vga_dri|data_en~6_combout\) # (\u_vga_dri|data_en~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~3_combout\,
	datab => \u_vga_dri|data_en~6_combout\,
	datac => \u_vga_dri|data_en~4_combout\,
	datad => \comb_11|pix_data\(6),
	combout => \u_vga_dri|vga_data[6]~6_combout\);

-- Location: LCCOMB_X21_Y10_N20
\comb_11|Mux313~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux313~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(7) & \comb_11|pix_data[13]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(7),
	datad => \comb_11|pix_data[13]~39_combout\,
	combout => \comb_11|Mux313~0_combout\);

-- Location: FF_X21_Y10_N21
\comb_11|pix_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comb_11|Mux313~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_11|pix_data\(7));

-- Location: LCCOMB_X21_Y10_N2
\u_vga_dri|vga_data[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|vga_data[7]~7_combout\ = (\u_vga_dri|data_en~3_combout\ & (\comb_11|pix_data\(7) & ((\u_vga_dri|data_en~6_combout\) # (\u_vga_dri|data_en~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~3_combout\,
	datab => \u_vga_dri|data_en~6_combout\,
	datac => \u_vga_dri|data_en~4_combout\,
	datad => \comb_11|pix_data\(7),
	combout => \u_vga_dri|vga_data[7]~7_combout\);

-- Location: LCCOMB_X19_Y9_N28
\comb_11|Mux312~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux312~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(8) & \comb_11|pix_data[13]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(8),
	datad => \comb_11|pix_data[13]~39_combout\,
	combout => \comb_11|Mux312~0_combout\);

-- Location: FF_X19_Y9_N29
\comb_11|pix_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comb_11|Mux312~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_11|pix_data\(8));

-- Location: LCCOMB_X19_Y9_N6
\u_vga_dri|vga_data[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|vga_data[8]~8_combout\ = (\u_vga_dri|data_en~3_combout\ & (\comb_11|pix_data\(8) & ((\u_vga_dri|data_en~4_combout\) # (\u_vga_dri|data_en~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~4_combout\,
	datab => \u_vga_dri|data_en~6_combout\,
	datac => \u_vga_dri|data_en~3_combout\,
	datad => \comb_11|pix_data\(8),
	combout => \u_vga_dri|vga_data[8]~8_combout\);

-- Location: IOIBUF_X34_Y9_N22
\sdram_data[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdram_data(9),
	o => \sdram_data[9]~input_o\);

-- Location: LCCOMB_X31_Y9_N8
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[9]~feeder_combout\ = \sdram_data[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[9]~input_o\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[9]~feeder_combout\);

-- Location: FF_X31_Y9_N9
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[9]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(9));

-- Location: IOIBUF_X34_Y9_N1
\sdram_data[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdram_data(10),
	o => \sdram_data[10]~input_o\);

-- Location: LCCOMB_X31_Y9_N26
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[10]~feeder_combout\ = \sdram_data[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[10]~input_o\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[10]~feeder_combout\);

-- Location: FF_X31_Y9_N27
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[10]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(10));

-- Location: IOIBUF_X34_Y10_N8
\sdram_data[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdram_data(11),
	o => \sdram_data[11]~input_o\);

-- Location: LCCOMB_X31_Y9_N12
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[11]~feeder_combout\ = \sdram_data[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[11]~input_o\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[11]~feeder_combout\);

-- Location: FF_X31_Y9_N13
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[11]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(11));

-- Location: IOIBUF_X34_Y9_N15
\sdram_data[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdram_data(12),
	o => \sdram_data[12]~input_o\);

-- Location: LCCOMB_X31_Y9_N22
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[12]~feeder_combout\ = \sdram_data[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[12]~input_o\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[12]~feeder_combout\);

-- Location: FF_X31_Y9_N23
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[12]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(12));

-- Location: IOIBUF_X34_Y9_N8
\sdram_data[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdram_data(13),
	o => \sdram_data[13]~input_o\);

-- Location: FF_X31_Y9_N25
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \sdram_data[13]~input_o\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	sload => VCC,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(13));

-- Location: IOIBUF_X34_Y8_N15
\sdram_data[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdram_data(14),
	o => \sdram_data[14]~input_o\);

-- Location: LCCOMB_X31_Y9_N10
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[14]~feeder_combout\ = \sdram_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[14]~input_o\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[14]~feeder_combout\);

-- Location: FF_X31_Y9_N11
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[14]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(14));

-- Location: IOIBUF_X34_Y8_N8
\sdram_data[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdram_data(15),
	o => \sdram_data[15]~input_o\);

-- Location: LCCOMB_X31_Y9_N16
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[15]~feeder_combout\ = \sdram_data[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_data[15]~input_o\,
	combout => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[15]~feeder_combout\);

-- Location: FF_X31_Y9_N17
\u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r[15]~feeder_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	ena => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SDRAM_Top|u_SDRAM_Controller|u_sdram_data|sdram_dout_r\(15));

-- Location: M9K_X27_Y9_N0
\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	portbre => VCC,
	portbaddrstall => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena0 => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	ena1 => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \rst_n~0clkctrl_outclk\,
	portadatain => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTADATAIN_bus\,
	portaaddr => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTAADDR_bus\,
	portbaddr => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block9a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y9_N20
\comb_11|Mux311~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux311~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(9) & \comb_11|pix_data[13]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(9),
	datad => \comb_11|pix_data[13]~39_combout\,
	combout => \comb_11|Mux311~0_combout\);

-- Location: FF_X19_Y9_N21
\comb_11|pix_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comb_11|Mux311~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_11|pix_data\(9));

-- Location: LCCOMB_X19_Y9_N2
\u_vga_dri|vga_data[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|vga_data[9]~9_combout\ = (\u_vga_dri|data_en~3_combout\ & (\comb_11|pix_data\(9) & ((\u_vga_dri|data_en~4_combout\) # (\u_vga_dri|data_en~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~4_combout\,
	datab => \u_vga_dri|data_en~6_combout\,
	datac => \u_vga_dri|data_en~3_combout\,
	datad => \comb_11|pix_data\(9),
	combout => \u_vga_dri|vga_data[9]~9_combout\);

-- Location: LCCOMB_X21_Y10_N16
\comb_11|Mux310~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux310~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(10) & \comb_11|pix_data[13]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(10),
	datad => \comb_11|pix_data[13]~39_combout\,
	combout => \comb_11|Mux310~0_combout\);

-- Location: FF_X21_Y10_N17
\comb_11|pix_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comb_11|Mux310~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_11|pix_data\(10));

-- Location: LCCOMB_X21_Y10_N18
\u_vga_dri|vga_data[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|vga_data[10]~10_combout\ = (\u_vga_dri|data_en~3_combout\ & (\comb_11|pix_data\(10) & ((\u_vga_dri|data_en~6_combout\) # (\u_vga_dri|data_en~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~3_combout\,
	datab => \u_vga_dri|data_en~6_combout\,
	datac => \u_vga_dri|data_en~4_combout\,
	datad => \comb_11|pix_data\(10),
	combout => \u_vga_dri|vga_data[10]~10_combout\);

-- Location: LCCOMB_X19_Y9_N12
\comb_11|Mux309~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux309~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(11) & \comb_11|pix_data[13]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(11),
	datad => \comb_11|pix_data[13]~39_combout\,
	combout => \comb_11|Mux309~0_combout\);

-- Location: FF_X19_Y9_N13
\comb_11|pix_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comb_11|Mux309~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_11|pix_data\(11));

-- Location: LCCOMB_X19_Y9_N26
\u_vga_dri|vga_data[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|vga_data[11]~11_combout\ = (\u_vga_dri|data_en~3_combout\ & (\comb_11|pix_data\(11) & ((\u_vga_dri|data_en~4_combout\) # (\u_vga_dri|data_en~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~4_combout\,
	datab => \u_vga_dri|data_en~6_combout\,
	datac => \u_vga_dri|data_en~3_combout\,
	datad => \comb_11|pix_data\(11),
	combout => \u_vga_dri|vga_data[11]~11_combout\);

-- Location: LCCOMB_X19_Y9_N4
\comb_11|Mux308~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux308~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(12) & \comb_11|pix_data[13]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(12),
	datad => \comb_11|pix_data[13]~39_combout\,
	combout => \comb_11|Mux308~0_combout\);

-- Location: FF_X19_Y9_N5
\comb_11|pix_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comb_11|Mux308~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_11|pix_data\(12));

-- Location: LCCOMB_X19_Y9_N14
\u_vga_dri|vga_data[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|vga_data[12]~12_combout\ = (\u_vga_dri|data_en~3_combout\ & (\comb_11|pix_data\(12) & ((\u_vga_dri|data_en~4_combout\) # (\u_vga_dri|data_en~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~4_combout\,
	datab => \u_vga_dri|data_en~6_combout\,
	datac => \u_vga_dri|data_en~3_combout\,
	datad => \comb_11|pix_data\(12),
	combout => \u_vga_dri|vga_data[12]~12_combout\);

-- Location: LCCOMB_X19_Y9_N24
\comb_11|Mux307~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux307~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(13) & \comb_11|pix_data[13]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(13),
	datad => \comb_11|pix_data[13]~39_combout\,
	combout => \comb_11|Mux307~0_combout\);

-- Location: FF_X19_Y9_N25
\comb_11|pix_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comb_11|Mux307~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_11|pix_data\(13));

-- Location: LCCOMB_X19_Y9_N30
\u_vga_dri|vga_data[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|vga_data[13]~13_combout\ = (\u_vga_dri|data_en~3_combout\ & (\comb_11|pix_data\(13) & ((\u_vga_dri|data_en~4_combout\) # (\u_vga_dri|data_en~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~4_combout\,
	datab => \u_vga_dri|data_en~6_combout\,
	datac => \u_vga_dri|data_en~3_combout\,
	datad => \comb_11|pix_data\(13),
	combout => \u_vga_dri|vga_data[13]~13_combout\);

-- Location: LCCOMB_X19_Y9_N8
\comb_11|Mux306~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux306~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(14) & \comb_11|pix_data[13]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(14),
	datad => \comb_11|pix_data[13]~39_combout\,
	combout => \comb_11|Mux306~0_combout\);

-- Location: FF_X19_Y9_N9
\comb_11|pix_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comb_11|Mux306~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_11|pix_data\(14));

-- Location: LCCOMB_X19_Y9_N10
\u_vga_dri|vga_data[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|vga_data[14]~14_combout\ = (\u_vga_dri|data_en~3_combout\ & (\comb_11|pix_data\(14) & ((\u_vga_dri|data_en~4_combout\) # (\u_vga_dri|data_en~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~4_combout\,
	datab => \u_vga_dri|data_en~6_combout\,
	datac => \u_vga_dri|data_en~3_combout\,
	datad => \comb_11|pix_data\(14),
	combout => \u_vga_dri|vga_data[14]~14_combout\);

-- Location: LCCOMB_X19_Y9_N16
\comb_11|Mux305~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb_11|Mux305~0_combout\ = (\u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(15) & \comb_11|pix_data[13]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SDRAM_Top|u_SDRAM_FIFO_Ctrl|u_fifo_rd|dcfifo_component|auto_generated|fifo_ram|q_b\(15),
	datad => \comb_11|pix_data[13]~39_combout\,
	combout => \comb_11|Mux305~0_combout\);

-- Location: FF_X19_Y9_N17
\comb_11|pix_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comb_11|Mux305~0_combout\,
	clrn => \ALT_INV_rst_n~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comb_11|pix_data\(15));

-- Location: LCCOMB_X19_Y9_N18
\u_vga_dri|vga_data[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga_dri|vga_data[15]~15_combout\ = (\u_vga_dri|data_en~3_combout\ & (\comb_11|pix_data\(15) & ((\u_vga_dri|data_en~4_combout\) # (\u_vga_dri|data_en~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga_dri|data_en~4_combout\,
	datab => \u_vga_dri|data_en~6_combout\,
	datac => \u_vga_dri|data_en~3_combout\,
	datad => \comb_11|pix_data\(15),
	combout => \u_vga_dri|vga_data[15]~15_combout\);

-- Location: IOIBUF_X13_Y24_N8
\cam_sda~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cam_sda,
	o => \cam_sda~input_o\);
END structure;


