Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Mar  2 11:39:50 2022
| Host         : DESKTOP-VUMQ4FB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.437        0.000                      0                  165        0.262        0.000                      0                  165        3.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.437        0.000                      0                  165        0.262        0.000                      0                  165        3.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 inst_pwm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_pwm/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.658ns (33.309%)  route 3.320ns (66.690%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.051     6.125    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518     6.643 f  inst_pwm/count_reg[3]/Q
                         net (fo=3, routed)           0.951     7.594    inst_pwm/count_reg[3]
    SLICE_X109Y115       LUT2 (Prop_lut2_I0_O)        0.124     7.718 r  inst_pwm/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.718    inst_pwm/count1_carry_i_4_n_0
    SLICE_X109Y115       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.268 r  inst_pwm/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.268    inst_pwm/count1_carry_n_0
    SLICE_X109Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  inst_pwm/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.382    inst_pwm/count1_carry__0_n_0
    SLICE_X109Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  inst_pwm/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.496    inst_pwm/count1_carry__1_n_0
    SLICE_X109Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 f  inst_pwm/count1_carry__2/CO[3]
                         net (fo=1, routed)           1.114     9.724    inst_pwm/count1_carry__2_n_0
    SLICE_X110Y120       LUT3 (Prop_lut3_I1_O)        0.124     9.848 r  inst_pwm/count[0]_i_1/O
                         net (fo=32, routed)          1.255    11.102    inst_pwm/count[0]_i_1_n_0
    SLICE_X108Y113       FDRE                                         r  inst_pwm/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.852    13.617    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y113       FDRE                                         r  inst_pwm/count_reg[4]/C
                         clock pessimism              0.482    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X108Y113       FDRE (Setup_fdre_C_R)       -0.524    13.539    inst_pwm/count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.539    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 inst_pwm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_pwm/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.658ns (33.309%)  route 3.320ns (66.690%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.051     6.125    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518     6.643 f  inst_pwm/count_reg[3]/Q
                         net (fo=3, routed)           0.951     7.594    inst_pwm/count_reg[3]
    SLICE_X109Y115       LUT2 (Prop_lut2_I0_O)        0.124     7.718 r  inst_pwm/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.718    inst_pwm/count1_carry_i_4_n_0
    SLICE_X109Y115       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.268 r  inst_pwm/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.268    inst_pwm/count1_carry_n_0
    SLICE_X109Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  inst_pwm/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.382    inst_pwm/count1_carry__0_n_0
    SLICE_X109Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  inst_pwm/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.496    inst_pwm/count1_carry__1_n_0
    SLICE_X109Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 f  inst_pwm/count1_carry__2/CO[3]
                         net (fo=1, routed)           1.114     9.724    inst_pwm/count1_carry__2_n_0
    SLICE_X110Y120       LUT3 (Prop_lut3_I1_O)        0.124     9.848 r  inst_pwm/count[0]_i_1/O
                         net (fo=32, routed)          1.255    11.102    inst_pwm/count[0]_i_1_n_0
    SLICE_X108Y113       FDRE                                         r  inst_pwm/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.852    13.617    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y113       FDRE                                         r  inst_pwm/count_reg[5]/C
                         clock pessimism              0.482    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X108Y113       FDRE (Setup_fdre_C_R)       -0.524    13.539    inst_pwm/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.539    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 inst_pwm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_pwm/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.658ns (33.309%)  route 3.320ns (66.690%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.051     6.125    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518     6.643 f  inst_pwm/count_reg[3]/Q
                         net (fo=3, routed)           0.951     7.594    inst_pwm/count_reg[3]
    SLICE_X109Y115       LUT2 (Prop_lut2_I0_O)        0.124     7.718 r  inst_pwm/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.718    inst_pwm/count1_carry_i_4_n_0
    SLICE_X109Y115       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.268 r  inst_pwm/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.268    inst_pwm/count1_carry_n_0
    SLICE_X109Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  inst_pwm/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.382    inst_pwm/count1_carry__0_n_0
    SLICE_X109Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  inst_pwm/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.496    inst_pwm/count1_carry__1_n_0
    SLICE_X109Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 f  inst_pwm/count1_carry__2/CO[3]
                         net (fo=1, routed)           1.114     9.724    inst_pwm/count1_carry__2_n_0
    SLICE_X110Y120       LUT3 (Prop_lut3_I1_O)        0.124     9.848 r  inst_pwm/count[0]_i_1/O
                         net (fo=32, routed)          1.255    11.102    inst_pwm/count[0]_i_1_n_0
    SLICE_X108Y113       FDRE                                         r  inst_pwm/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.852    13.617    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y113       FDRE                                         r  inst_pwm/count_reg[6]/C
                         clock pessimism              0.482    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X108Y113       FDRE (Setup_fdre_C_R)       -0.524    13.539    inst_pwm/count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.539    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 inst_pwm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_pwm/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.658ns (33.309%)  route 3.320ns (66.690%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.051     6.125    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518     6.643 f  inst_pwm/count_reg[3]/Q
                         net (fo=3, routed)           0.951     7.594    inst_pwm/count_reg[3]
    SLICE_X109Y115       LUT2 (Prop_lut2_I0_O)        0.124     7.718 r  inst_pwm/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.718    inst_pwm/count1_carry_i_4_n_0
    SLICE_X109Y115       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.268 r  inst_pwm/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.268    inst_pwm/count1_carry_n_0
    SLICE_X109Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  inst_pwm/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.382    inst_pwm/count1_carry__0_n_0
    SLICE_X109Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  inst_pwm/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.496    inst_pwm/count1_carry__1_n_0
    SLICE_X109Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 f  inst_pwm/count1_carry__2/CO[3]
                         net (fo=1, routed)           1.114     9.724    inst_pwm/count1_carry__2_n_0
    SLICE_X110Y120       LUT3 (Prop_lut3_I1_O)        0.124     9.848 r  inst_pwm/count[0]_i_1/O
                         net (fo=32, routed)          1.255    11.102    inst_pwm/count[0]_i_1_n_0
    SLICE_X108Y113       FDRE                                         r  inst_pwm/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.852    13.617    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y113       FDRE                                         r  inst_pwm/count_reg[7]/C
                         clock pessimism              0.482    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X108Y113       FDRE (Setup_fdre_C_R)       -0.524    13.539    inst_pwm/count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.539    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 inst_pwm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_pwm/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 1.658ns (33.288%)  route 3.323ns (66.712%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.051     6.125    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518     6.643 f  inst_pwm/count_reg[3]/Q
                         net (fo=3, routed)           0.951     7.594    inst_pwm/count_reg[3]
    SLICE_X109Y115       LUT2 (Prop_lut2_I0_O)        0.124     7.718 r  inst_pwm/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.718    inst_pwm/count1_carry_i_4_n_0
    SLICE_X109Y115       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.268 r  inst_pwm/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.268    inst_pwm/count1_carry_n_0
    SLICE_X109Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  inst_pwm/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.382    inst_pwm/count1_carry__0_n_0
    SLICE_X109Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  inst_pwm/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.496    inst_pwm/count1_carry__1_n_0
    SLICE_X109Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 f  inst_pwm/count1_carry__2/CO[3]
                         net (fo=1, routed)           1.114     9.724    inst_pwm/count1_carry__2_n_0
    SLICE_X110Y120       LUT3 (Prop_lut3_I1_O)        0.124     9.848 r  inst_pwm/count[0]_i_1/O
                         net (fo=32, routed)          1.258    11.105    inst_pwm/count[0]_i_1_n_0
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.853    13.618    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[0]/C
                         clock pessimism              0.507    14.125    
                         clock uncertainty           -0.035    14.089    
    SLICE_X108Y112       FDRE (Setup_fdre_C_R)       -0.524    13.565    inst_pwm/count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.565    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 inst_pwm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_pwm/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 1.658ns (33.288%)  route 3.323ns (66.712%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.051     6.125    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518     6.643 f  inst_pwm/count_reg[3]/Q
                         net (fo=3, routed)           0.951     7.594    inst_pwm/count_reg[3]
    SLICE_X109Y115       LUT2 (Prop_lut2_I0_O)        0.124     7.718 r  inst_pwm/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.718    inst_pwm/count1_carry_i_4_n_0
    SLICE_X109Y115       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.268 r  inst_pwm/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.268    inst_pwm/count1_carry_n_0
    SLICE_X109Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  inst_pwm/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.382    inst_pwm/count1_carry__0_n_0
    SLICE_X109Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  inst_pwm/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.496    inst_pwm/count1_carry__1_n_0
    SLICE_X109Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 f  inst_pwm/count1_carry__2/CO[3]
                         net (fo=1, routed)           1.114     9.724    inst_pwm/count1_carry__2_n_0
    SLICE_X110Y120       LUT3 (Prop_lut3_I1_O)        0.124     9.848 r  inst_pwm/count[0]_i_1/O
                         net (fo=32, routed)          1.258    11.105    inst_pwm/count[0]_i_1_n_0
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.853    13.618    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[1]/C
                         clock pessimism              0.507    14.125    
                         clock uncertainty           -0.035    14.089    
    SLICE_X108Y112       FDRE (Setup_fdre_C_R)       -0.524    13.565    inst_pwm/count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.565    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 inst_pwm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_pwm/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 1.658ns (33.288%)  route 3.323ns (66.712%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.051     6.125    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518     6.643 f  inst_pwm/count_reg[3]/Q
                         net (fo=3, routed)           0.951     7.594    inst_pwm/count_reg[3]
    SLICE_X109Y115       LUT2 (Prop_lut2_I0_O)        0.124     7.718 r  inst_pwm/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.718    inst_pwm/count1_carry_i_4_n_0
    SLICE_X109Y115       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.268 r  inst_pwm/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.268    inst_pwm/count1_carry_n_0
    SLICE_X109Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  inst_pwm/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.382    inst_pwm/count1_carry__0_n_0
    SLICE_X109Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  inst_pwm/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.496    inst_pwm/count1_carry__1_n_0
    SLICE_X109Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 f  inst_pwm/count1_carry__2/CO[3]
                         net (fo=1, routed)           1.114     9.724    inst_pwm/count1_carry__2_n_0
    SLICE_X110Y120       LUT3 (Prop_lut3_I1_O)        0.124     9.848 r  inst_pwm/count[0]_i_1/O
                         net (fo=32, routed)          1.258    11.105    inst_pwm/count[0]_i_1_n_0
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.853    13.618    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[2]/C
                         clock pessimism              0.507    14.125    
                         clock uncertainty           -0.035    14.089    
    SLICE_X108Y112       FDRE (Setup_fdre_C_R)       -0.524    13.565    inst_pwm/count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.565    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 inst_pwm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_pwm/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 1.658ns (33.288%)  route 3.323ns (66.712%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.051     6.125    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518     6.643 f  inst_pwm/count_reg[3]/Q
                         net (fo=3, routed)           0.951     7.594    inst_pwm/count_reg[3]
    SLICE_X109Y115       LUT2 (Prop_lut2_I0_O)        0.124     7.718 r  inst_pwm/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.718    inst_pwm/count1_carry_i_4_n_0
    SLICE_X109Y115       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.268 r  inst_pwm/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.268    inst_pwm/count1_carry_n_0
    SLICE_X109Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  inst_pwm/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.382    inst_pwm/count1_carry__0_n_0
    SLICE_X109Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  inst_pwm/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.496    inst_pwm/count1_carry__1_n_0
    SLICE_X109Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 f  inst_pwm/count1_carry__2/CO[3]
                         net (fo=1, routed)           1.114     9.724    inst_pwm/count1_carry__2_n_0
    SLICE_X110Y120       LUT3 (Prop_lut3_I1_O)        0.124     9.848 r  inst_pwm/count[0]_i_1/O
                         net (fo=32, routed)          1.258    11.105    inst_pwm/count[0]_i_1_n_0
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.853    13.618    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[3]/C
                         clock pessimism              0.507    14.125    
                         clock uncertainty           -0.035    14.089    
    SLICE_X108Y112       FDRE (Setup_fdre_C_R)       -0.524    13.565    inst_pwm/count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.565    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 inst_pwm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_pwm/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 1.658ns (34.280%)  route 3.179ns (65.720%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.051     6.125    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518     6.643 f  inst_pwm/count_reg[3]/Q
                         net (fo=3, routed)           0.951     7.594    inst_pwm/count_reg[3]
    SLICE_X109Y115       LUT2 (Prop_lut2_I0_O)        0.124     7.718 r  inst_pwm/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.718    inst_pwm/count1_carry_i_4_n_0
    SLICE_X109Y115       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.268 r  inst_pwm/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.268    inst_pwm/count1_carry_n_0
    SLICE_X109Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  inst_pwm/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.382    inst_pwm/count1_carry__0_n_0
    SLICE_X109Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  inst_pwm/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.496    inst_pwm/count1_carry__1_n_0
    SLICE_X109Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 f  inst_pwm/count1_carry__2/CO[3]
                         net (fo=1, routed)           1.114     9.724    inst_pwm/count1_carry__2_n_0
    SLICE_X110Y120       LUT3 (Prop_lut3_I1_O)        0.124     9.848 r  inst_pwm/count[0]_i_1/O
                         net (fo=32, routed)          1.114    10.961    inst_pwm/count[0]_i_1_n_0
    SLICE_X108Y114       FDRE                                         r  inst_pwm/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.852    13.617    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y114       FDRE                                         r  inst_pwm/count_reg[10]/C
                         clock pessimism              0.482    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X108Y114       FDRE (Setup_fdre_C_R)       -0.524    13.539    inst_pwm/count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.539    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 inst_pwm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_pwm/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 1.658ns (34.280%)  route 3.179ns (65.720%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          2.051     6.125    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518     6.643 f  inst_pwm/count_reg[3]/Q
                         net (fo=3, routed)           0.951     7.594    inst_pwm/count_reg[3]
    SLICE_X109Y115       LUT2 (Prop_lut2_I0_O)        0.124     7.718 r  inst_pwm/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.718    inst_pwm/count1_carry_i_4_n_0
    SLICE_X109Y115       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.268 r  inst_pwm/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.268    inst_pwm/count1_carry_n_0
    SLICE_X109Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  inst_pwm/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.382    inst_pwm/count1_carry__0_n_0
    SLICE_X109Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  inst_pwm/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.496    inst_pwm/count1_carry__1_n_0
    SLICE_X109Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 f  inst_pwm/count1_carry__2/CO[3]
                         net (fo=1, routed)           1.114     9.724    inst_pwm/count1_carry__2_n_0
    SLICE_X110Y120       LUT3 (Prop_lut3_I1_O)        0.124     9.848 r  inst_pwm/count[0]_i_1/O
                         net (fo=32, routed)          1.114    10.961    inst_pwm/count[0]_i_1_n_0
    SLICE_X108Y114       FDRE                                         r  inst_pwm/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.852    13.617    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y114       FDRE                                         r  inst_pwm/count_reg[11]/C
                         clock pessimism              0.482    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X108Y114       FDRE (Setup_fdre_C_R)       -0.524    13.539    inst_pwm/count_reg[11]
  -------------------------------------------------------------------
                         required time                         13.539    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  2.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 inst_prescaler_pwm/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler_pwm/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.705     1.792    inst_prescaler_pwm/clk_IBUF_BUFG
    SLICE_X111Y125       FDRE                                         r  inst_prescaler_pwm/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141     1.933 r  inst_prescaler_pwm/counter_reg[19]/Q
                         net (fo=3, routed)           0.118     2.051    inst_prescaler_pwm/counter_reg[19]
    SLICE_X111Y125       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.159 r  inst_prescaler_pwm/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.159    inst_prescaler_pwm/counter_reg[16]_i_1_n_4
    SLICE_X111Y125       FDRE                                         r  inst_prescaler_pwm/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.978     2.320    inst_prescaler_pwm/clk_IBUF_BUFG
    SLICE_X111Y125       FDRE                                         r  inst_prescaler_pwm/counter_reg[19]/C
                         clock pessimism             -0.529     1.792    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.105     1.897    inst_prescaler_pwm/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 inst_prescaler_pwm/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler_pwm/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.708     1.795    inst_prescaler_pwm/clk_IBUF_BUFG
    SLICE_X111Y128       FDRE                                         r  inst_prescaler_pwm/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141     1.936 r  inst_prescaler_pwm/counter_reg[31]/Q
                         net (fo=3, routed)           0.118     2.054    inst_prescaler_pwm/counter_reg[31]
    SLICE_X111Y128       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.162 r  inst_prescaler_pwm/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.162    inst_prescaler_pwm/counter_reg[28]_i_1_n_4
    SLICE_X111Y128       FDRE                                         r  inst_prescaler_pwm/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.982     2.324    inst_prescaler_pwm/clk_IBUF_BUFG
    SLICE_X111Y128       FDRE                                         r  inst_prescaler_pwm/counter_reg[31]/C
                         clock pessimism             -0.530     1.795    
    SLICE_X111Y128       FDRE (Hold_fdre_C_D)         0.105     1.900    inst_prescaler_pwm/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 inst_state_mach/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_state_mach/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.713     1.800    inst_state_mach/clk_IBUF_BUFG
    SLICE_X112Y116       FDRE                                         r  inst_state_mach/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.164     1.964 r  inst_state_mach/FSM_sequential_state_reg[2]/Q
                         net (fo=11, routed)          0.186     2.150    inst_state_mach/state[2]
    SLICE_X112Y116       LUT4 (Prop_lut4_I2_O)        0.043     2.193 r  inst_state_mach/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.193    inst_state_mach/next_state[3]
    SLICE_X112Y116       FDRE                                         r  inst_state_mach/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.987     2.329    inst_state_mach/clk_IBUF_BUFG
    SLICE_X112Y116       FDRE                                         r  inst_state_mach/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.530     1.800    
    SLICE_X112Y116       FDRE (Hold_fdre_C_D)         0.131     1.931    inst_state_mach/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_prescaler_pwm/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler_pwm/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.708     1.795    inst_prescaler_pwm/clk_IBUF_BUFG
    SLICE_X111Y122       FDRE                                         r  inst_prescaler_pwm/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141     1.936 r  inst_prescaler_pwm/counter_reg[7]/Q
                         net (fo=3, routed)           0.119     2.055    inst_prescaler_pwm/counter_reg[7]
    SLICE_X111Y122       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.163 r  inst_prescaler_pwm/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.163    inst_prescaler_pwm/counter_reg[4]_i_1_n_4
    SLICE_X111Y122       FDRE                                         r  inst_prescaler_pwm/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.981     2.323    inst_prescaler_pwm/clk_IBUF_BUFG
    SLICE_X111Y122       FDRE                                         r  inst_prescaler_pwm/counter_reg[7]/C
                         clock pessimism             -0.529     1.795    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.105     1.900    inst_prescaler_pwm/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_prescaler_pwm/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler_pwm/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.705     1.792    inst_prescaler_pwm/clk_IBUF_BUFG
    SLICE_X111Y124       FDRE                                         r  inst_prescaler_pwm/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.141     1.933 r  inst_prescaler_pwm/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     2.053    inst_prescaler_pwm/counter_reg[15]
    SLICE_X111Y124       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.161 r  inst_prescaler_pwm/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.161    inst_prescaler_pwm/counter_reg[12]_i_1_n_4
    SLICE_X111Y124       FDRE                                         r  inst_prescaler_pwm/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.978     2.320    inst_prescaler_pwm/clk_IBUF_BUFG
    SLICE_X111Y124       FDRE                                         r  inst_prescaler_pwm/counter_reg[15]/C
                         clock pessimism             -0.529     1.792    
    SLICE_X111Y124       FDRE (Hold_fdre_C_D)         0.105     1.897    inst_prescaler_pwm/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_prescaler_pwm/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler_pwm/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.706     1.793    inst_prescaler_pwm/clk_IBUF_BUFG
    SLICE_X111Y126       FDRE                                         r  inst_prescaler_pwm/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141     1.934 r  inst_prescaler_pwm/counter_reg[23]/Q
                         net (fo=3, routed)           0.120     2.054    inst_prescaler_pwm/counter_reg[23]
    SLICE_X111Y126       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.162 r  inst_prescaler_pwm/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.162    inst_prescaler_pwm/counter_reg[20]_i_1_n_4
    SLICE_X111Y126       FDRE                                         r  inst_prescaler_pwm/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.979     2.321    inst_prescaler_pwm/clk_IBUF_BUFG
    SLICE_X111Y126       FDRE                                         r  inst_prescaler_pwm/counter_reg[23]/C
                         clock pessimism             -0.529     1.793    
    SLICE_X111Y126       FDRE (Hold_fdre_C_D)         0.105     1.898    inst_prescaler_pwm/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_prescaler_pwm/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler_pwm/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.708     1.795    inst_prescaler_pwm/clk_IBUF_BUFG
    SLICE_X111Y127       FDRE                                         r  inst_prescaler_pwm/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141     1.936 r  inst_prescaler_pwm/counter_reg[27]/Q
                         net (fo=3, routed)           0.120     2.056    inst_prescaler_pwm/counter_reg[27]
    SLICE_X111Y127       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.164 r  inst_prescaler_pwm/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.164    inst_prescaler_pwm/counter_reg[24]_i_1_n_4
    SLICE_X111Y127       FDRE                                         r  inst_prescaler_pwm/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.981     2.323    inst_prescaler_pwm/clk_IBUF_BUFG
    SLICE_X111Y127       FDRE                                         r  inst_prescaler_pwm/counter_reg[27]/C
                         clock pessimism             -0.529     1.795    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.105     1.900    inst_prescaler_pwm/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_pwm/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_pwm/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.714     1.801    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.164     1.965 r  inst_pwm/count_reg[2]/Q
                         net (fo=3, routed)           0.127     2.091    inst_pwm/count_reg[2]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.201 r  inst_pwm/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.201    inst_pwm/count_reg[0]_i_2_n_5
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.987     2.329    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  inst_pwm/count_reg[2]/C
                         clock pessimism             -0.529     1.801    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)         0.134     1.935    inst_pwm/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_pwm/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_pwm/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.713     1.800    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y113       FDRE                                         r  inst_pwm/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.164     1.964 r  inst_pwm/count_reg[6]/Q
                         net (fo=4, routed)           0.127     2.090    inst_pwm/count_reg[6]
    SLICE_X108Y113       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.200 r  inst_pwm/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.200    inst_pwm/count_reg[4]_i_1_n_5
    SLICE_X108Y113       FDRE                                         r  inst_pwm/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.986     2.328    inst_pwm/clk_IBUF_BUFG
    SLICE_X108Y113       FDRE                                         r  inst_pwm/count_reg[6]/C
                         clock pessimism             -0.529     1.800    
    SLICE_X108Y113       FDRE (Hold_fdre_C_D)         0.134     1.934    inst_pwm/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_prescaler_pwm/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescaler_pwm/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.706     1.793    inst_prescaler_pwm/clk_IBUF_BUFG
    SLICE_X111Y123       FDRE                                         r  inst_prescaler_pwm/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.934 r  inst_prescaler_pwm/counter_reg[8]/Q
                         net (fo=3, routed)           0.116     2.050    inst_prescaler_pwm/counter_reg[8]
    SLICE_X111Y123       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.165 r  inst_prescaler_pwm/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.165    inst_prescaler_pwm/counter_reg[8]_i_1_n_7
    SLICE_X111Y123       FDRE                                         r  inst_prescaler_pwm/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.979     2.321    inst_prescaler_pwm/clk_IBUF_BUFG
    SLICE_X111Y123       FDRE                                         r  inst_prescaler_pwm/counter_reg[8]/C
                         clock pessimism             -0.529     1.793    
    SLICE_X111Y123       FDRE (Hold_fdre_C_D)         0.105     1.898    inst_prescaler_pwm/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y121  inst_prescaler_pwm/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y123  inst_prescaler_pwm/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y123  inst_prescaler_pwm/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y124  inst_prescaler_pwm/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y124  inst_prescaler_pwm/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y124  inst_prescaler_pwm/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y124  inst_prescaler_pwm/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y125  inst_prescaler_pwm/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y125  inst_prescaler_pwm/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y121  inst_prescaler_pwm/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y121  inst_prescaler_pwm/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y123  inst_prescaler_pwm/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y123  inst_prescaler_pwm/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y123  inst_prescaler_pwm/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y123  inst_prescaler_pwm/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  inst_prescaler_pwm/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  inst_prescaler_pwm/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  inst_prescaler_pwm/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  inst_prescaler_pwm/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y121  inst_prescaler_pwm/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y121  inst_prescaler_pwm/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y123  inst_prescaler_pwm/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y123  inst_prescaler_pwm/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y123  inst_prescaler_pwm/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y123  inst_prescaler_pwm/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  inst_prescaler_pwm/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  inst_prescaler_pwm/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  inst_prescaler_pwm/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y124  inst_prescaler_pwm/counter_reg[13]/C



