#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jul 23 15:33:29 2025
# Process ID         : 372839
# Current directory  : /home/jeanleo2/yuv_tp
# Command line       : vivado
# Log file           : /home/jeanleo2/yuv_tp/vivado.log
# Journal file       : /home/jeanleo2/yuv_tp/vivado.jou
# Running On         : administrateur-ThinkStation-P2-Tower
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i9-14900K
# CPU Frequency      : 1633.172 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 33260 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41850 MB
# Available Virtual  : 31120 MB
#-----------------------------------------------------------
start_gui
create_project project_1 /home/jeanleo2/yuv_tp/vivado/project_1 -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
set_property  ip_repo_paths  /home/jeanleo2/yuv_tp/vitis [current_project]
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:torgb:1.0 torgb_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:toyuv:1.0 toyuv_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:scale:1.0 scale_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:scale:1.0 scale_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:scale:1.0 scale_2
endgroup
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
regenerate_bd_layout
set_property location {0.5 -198 382} [get_bd_cells toyuv_0]
set_property location {2.5 609 394} [get_bd_cells torgb_0]
connect_bd_intf_net [get_bd_intf_pins toyuv_0/ch_y] [get_bd_intf_pins scale_0/ch_in]
connect_bd_intf_net [get_bd_intf_pins toyuv_0/ch_u] [get_bd_intf_pins scale_1/ch_in]
connect_bd_intf_net [get_bd_intf_pins toyuv_0/ch_v] [get_bd_intf_pins scale_2/ch_in]
connect_bd_intf_net [get_bd_intf_pins scale_0/ch_out] [get_bd_intf_pins torgb_0/ch_y]
connect_bd_intf_net [get_bd_intf_pins scale_1/ch_out] [get_bd_intf_pins torgb_0/ch_u]
connect_bd_intf_net [get_bd_intf_pins scale_2/ch_out] [get_bd_intf_pins torgb_0/ch_v]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/scale_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins scale_0/s_axi_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/scale_1/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins scale_1/s_axi_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/scale_2/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins scale_2/s_axi_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/torgb_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins torgb_0/s_axi_control]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/toyuv_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins toyuv_0/s_axi_control]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
undo
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property CONFIG.c_sg_length_width {26} [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_1
endgroup
set_property CONFIG.c_sg_length_width {26} [get_bd_cells axi_dma_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_2
endgroup
set_property CONFIG.c_sg_length_width {26} [get_bd_cells axi_dma_2]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins toyuv_0/ch_r]
connect_bd_intf_net [get_bd_intf_pins torgb_0/ch_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins toyuv_0/ch_g] [get_bd_intf_pins axi_dma_1/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins torgb_0/ch_g] [get_bd_intf_pins axi_dma_1/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_dma_2/M_AXIS_MM2S] [get_bd_intf_pins toyuv_0/ch_b]
connect_bd_intf_net [get_bd_intf_pins torgb_0/ch_b] [get_bd_intf_pins axi_dma_2/S_AXIS_S2MM]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_1/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_dma_1/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_2/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_dma_2/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/scale_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins scale_0/s_axi_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/scale_1/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins scale_1/s_axi_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/scale_2/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins scale_2/s_axi_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/torgb_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins torgb_0/s_axi_control]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/toyuv_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins toyuv_0/s_axi_control]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
regenerate_bd_layout
validate_bd_design
validate_bd_design
undo
startgroup
delete_bd_objs [get_bd_intf_nets torgb_0_ch_g] [get_bd_intf_nets axi_smc_M05_AXI] [get_bd_intf_nets toyuv_0_ch_y] [get_bd_intf_nets scale_0_ch_out] [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets scale_1_ch_out] [get_bd_intf_nets axi_smc_M04_AXI] [get_bd_intf_nets axi_smc_M07_AXI] [get_bd_intf_nets axi_dma_1_M_AXIS_MM2S] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets axi_smc_M03_AXI] [get_bd_intf_nets scale_2_ch_out] [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_intf_nets axi_smc_M02_AXI] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets torgb_0_ch_b] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets axi_dma_2_M_AXIS_MM2S] [get_bd_intf_nets axi_smc_M06_AXI] [get_bd_intf_nets toyuv_0_ch_u] [get_bd_intf_nets torgb_0_ch_r] [get_bd_intf_nets toyuv_0_ch_v] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_cells axi_smc] [get_bd_cells processing_system7_0] [get_bd_cells torgb_0] [get_bd_cells axi_dma_0] [get_bd_cells axi_dma_1] [get_bd_cells axi_dma_2] [get_bd_cells scale_0] [get_bd_cells toyuv_0] [get_bd_cells rst_ps7_0_50M] [get_bd_cells scale_1] [get_bd_cells scale_2]
delete_bd_objs [get_bd_cells axi_mem_intercon]
endgroup
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:toyuv:1.0 toyuv_0
endgroup
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:torgb:1.0 torgb_0
endgroup
set_property location {1 143 -177} [get_bd_cells torgb_0]
set_property location {3 827 -189} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:scale:1.0 scale_0
endgroup
set_property location {1 113 -185} [get_bd_cells toyuv_0]
set_property location {2.5 790 -180} [get_bd_cells torgb_0]
set_property location {1.5 414 -187} [get_bd_cells scale_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:scale:1.0 scale_1
endgroup
set_property location {3 710 -364} [get_bd_cells scale_1]
set_property location {2 725 -28} [get_bd_cells scale_1]
set_property location {2 713 -8} [get_bd_cells scale_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:scale:1.0 scale_2
endgroup
set_property location {3 614 151} [get_bd_cells scale_2]
set_property location {2 702 -25} [get_bd_cells scale_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property CONFIG.c_sg_length_width {26} [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_1
endgroup
set_property CONFIG.c_sg_length_width {26} [get_bd_cells axi_dma_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_2
endgroup
set_property CONFIG.c_sg_length_width {26} [get_bd_cells axi_dma_2]
set_property location {2 471 -258} [get_bd_cells axi_dma_1]
set_property location {2 471 -256} [get_bd_cells axi_dma_1]
set_property location {1 136 -269} [get_bd_cells axi_dma_2]
set_property location {1 124 -267} [get_bd_cells axi_dma_2]
connect_bd_intf_net [get_bd_intf_pins toyuv_0/ch_y] [get_bd_intf_pins scale_0/ch_in]
connect_bd_intf_net [get_bd_intf_pins toyuv_0/ch_u] [get_bd_intf_pins scale_1/ch_in]
connect_bd_intf_net [get_bd_intf_pins toyuv_0/ch_v] [get_bd_intf_pins scale_2/ch_in]
connect_bd_intf_net [get_bd_intf_pins scale_0/ch_out] [get_bd_intf_pins torgb_0/ch_y]
connect_bd_intf_net [get_bd_intf_pins scale_1/ch_out] [get_bd_intf_pins torgb_0/ch_u]
connect_bd_intf_net [get_bd_intf_pins scale_2/ch_out] [get_bd_intf_pins torgb_0/ch_v]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins toyuv_0/ch_r]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXIS_MM2S] [get_bd_intf_pins toyuv_0/ch_g]
connect_bd_intf_net [get_bd_intf_pins axi_dma_2/M_AXIS_MM2S] [get_bd_intf_pins toyuv_0/ch_b]
connect_bd_intf_net [get_bd_intf_pins torgb_0/ch_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins torgb_0/ch_g] [get_bd_intf_pins axi_dma_1/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins torgb_0/ch_b] [get_bd_intf_pins axi_dma_2/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_1/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_dma_1/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_2/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_dma_2/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/scale_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins scale_0/s_axi_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/scale_1/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins scale_1/s_axi_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/scale_2/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins scale_2/s_axi_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/torgb_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins torgb_0/s_axi_control]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/toyuv_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins toyuv_0/s_axi_control]
endgroup
validate_bd_design
validate_bd_design
connect_bd_net [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dma_1/m_axi_sg_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dma_1/m_axi_mm2s_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dma_1/m_axi_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dma_2/m_axi_sg_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dma_2/m_axi_mm2s_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dma_2/m_axi_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
make_wrapper -files [get_files /home/jeanleo2/yuv_tp/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/jeanleo2/yuv_tp/vivado/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
