# Digital Logic Design Lab

*Name:* Shaik Khasim Shareef  
*Company:* CODETECH IT SOLUTIONS  
*ID:* CT12DS2112  
*Domain:* VLSI  
*Duration:* August 5th to October 5th, 2024

## Overview of the Project

**Project Name: Digital Logic Design Lab**

### Objective:
- The objective of this project is to design and implement digital logic circuits using Verilog on the Xilinx 14.7 platform. 
  The project focuses on creating and testing the following components
- 4:1 Multiplexer using 2:1 Multiplexers
- Logic Gates
- Adders

### Key Activities:
- Designed and implemented a 4:1 Multiplexer using 2:1 Multiplexers and logic gates.
- Designed and implemented various logic gates.
- Implemented a Half Adder using logic gates.
- Implemented a Full Adder using Half Adders and logic gates.
- Tested and verified the functionality of each circuit using Xilinx 14.7 simulation tools.

### Technology Used:
- Xilinx 14.7 software platform
- Verilog hardware description language
- FPGA (Field-Programmable Gate Array) technology
