Analysis & Synthesis report for Projeto-RiscV-Arq
Fri Sep 13 16:36:07 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|LPM_ROM:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_8f61:auto_generated
 15. Parameter Settings for User Entity Instance: VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|video_PLL:video_PLL_inst|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|LPM_ROM:char_gen_rom
 17. Parameter Settings for User Entity Instance: top:inst3|riscvsingle:rvsingle|datapath:dp|flopr:pcreg
 18. Parameter Settings for User Entity Instance: top:inst3|riscvsingle:rvsingle|datapath:dp|mux2:pcmux
 19. Parameter Settings for User Entity Instance: top:inst3|riscvsingle:rvsingle|datapath:dp|mux2:srcbmux
 20. Parameter Settings for User Entity Instance: top:inst3|riscvsingle:rvsingle|datapath:dp|mux3:resultmux
 21. altpll Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "top:inst3|riscvsingle:rvsingle|datapath:dp|regfile:rf"
 23. Port Connectivity Checks: "top:inst3|riscvsingle:rvsingle|datapath:dp|adder:pcadd4"
 24. Port Connectivity Checks: "top:inst3|riscvsingle:rvsingle|controller:c"
 25. Port Connectivity Checks: "top:inst3|riscvsingle:rvsingle"
 26. Port Connectivity Checks: "VGA_CHARACTER2:inst2|riscv_output:saida"
 27. Port Connectivity Checks: "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst"
 28. Port Connectivity Checks: "VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1"
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+-------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Fri Sep 13 16:36:07 2024           ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; Projeto-RiscV-Arq                               ;
; Top-level Entity Name               ; BlocoPlaca                                      ;
; Family                              ; Cyclone V                                       ;
; Logic utilization (in ALMs)         ; N/A                                             ;
; Total registers                     ; 3152                                            ;
; Total pins                          ; 8                                               ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 4,096                                           ;
; Total DSP Blocks                    ; 0                                               ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 1                                               ;
; Total DLLs                          ; 0                                               ;
+-------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; BlocoPlaca         ; Projeto-RiscV-Arq  ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; VGA_CHARACTER2.sv                ; yes             ; User SystemVerilog HDL File            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/VGA_CHARACTER2.sv      ;         ;
; video_PLL.vhd                    ; yes             ; User Wizard-Generated File             ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/video_PLL.vhd          ;         ;
; vga_sync.vhd                     ; yes             ; User VHDL File                         ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/vga_sync.vhd           ;         ;
; ONEPULSE.VHD                     ; yes             ; User VHDL File                         ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/ONEPULSE.VHD           ;         ;
; CHAR_ROM.VHD                     ; yes             ; User VHDL File                         ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/CHAR_ROM.VHD           ;         ;
; riscv_output.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv        ;         ;
; top.sv                           ; yes             ; User SystemVerilog HDL File            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/top.sv                 ;         ;
; riscvsingle.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscvsingle.sv         ;         ;
; regfile.sv                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/regfile.sv             ;         ;
; mux3.sv                          ; yes             ; User SystemVerilog HDL File            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/mux3.sv                ;         ;
; mux2.sv                          ; yes             ; User SystemVerilog HDL File            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/mux2.sv                ;         ;
; maindec.sv                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/maindec.sv             ;         ;
; imem.sv                          ; yes             ; User SystemVerilog HDL File            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/imem.sv                ;         ;
; flopr.sv                         ; yes             ; User SystemVerilog HDL File            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/flopr.sv               ;         ;
; extend.sv                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/extend.sv              ;         ;
; dmem.sv                          ; yes             ; User SystemVerilog HDL File            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/dmem.sv                ;         ;
; datapath.sv                      ; yes             ; User SystemVerilog HDL File            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/datapath.sv            ;         ;
; controller.sv                    ; yes             ; User SystemVerilog HDL File            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/controller.sv          ;         ;
; aludec.sv                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/aludec.sv              ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/alu.sv                 ;         ;
; adder.sv                         ; yes             ; User SystemVerilog HDL File            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/adder.sv               ;         ;
; BlocoPlaca.bdf                   ; yes             ; User Block Diagram/Schematic File      ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/BlocoPlaca.bdf         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                    ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc               ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc             ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc             ;         ;
; db/altpll_80u.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/db/altpll_80u.tdf      ;         ;
; lpm_rom.tdf                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altrom.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf                    ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_8f61.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/db/altsyncram_8f61.tdf ;         ;
; tcgrom.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/tcgrom.mif             ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2537                          ;
;                                             ;                               ;
; Combinational ALUT usage for logic          ; 1938                          ;
;     -- 7 input functions                    ; 329                           ;
;     -- 6 input functions                    ; 1018                          ;
;     -- 5 input functions                    ; 180                           ;
;     -- 4 input functions                    ; 159                           ;
;     -- <=3 input functions                  ; 252                           ;
;                                             ;                               ;
; Dedicated logic registers                   ; 3152                          ;
;                                             ;                               ;
; I/O pins                                    ; 8                             ;
; Total MLAB memory bits                      ; 0                             ;
; Total block memory bits                     ; 4096                          ;
; Total DSP Blocks                            ; 0                             ;
; Total PLLs                                  ; 1                             ;
;     -- PLLs                                 ; 1                             ;
;                                             ;                               ;
; Maximum fan-out node                        ; onepulse:inst|PB_single_pulse ;
; Maximum fan-out                             ; 3104                          ;
; Total fan-out                               ; 20176                         ;
; Average fan-out                             ; 3.94                          ;
+---------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |BlocoPlaca                                        ; 1938 (0)          ; 3152 (0)     ; 4096              ; 0          ; 8    ; 0            ; |BlocoPlaca                                                                                                                             ; work         ;
;    |VGA_CHARACTER2:inst2|                          ; 124 (0)           ; 46 (0)       ; 4096              ; 0          ; 0    ; 0            ; |BlocoPlaca|VGA_CHARACTER2:inst2                                                                                                        ; work         ;
;       |Char_ROM:b2v_inst|                          ; 2 (2)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |BlocoPlaca|VGA_CHARACTER2:inst2|Char_ROM:b2v_inst                                                                                      ; work         ;
;          |lpm_rom:char_gen_rom|                    ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |BlocoPlaca|VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|lpm_rom:char_gen_rom                                                                 ; work         ;
;             |altrom:srom|                          ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |BlocoPlaca|VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|lpm_rom:char_gen_rom|altrom:srom                                                     ; work         ;
;                |altsyncram:rom_block|              ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |BlocoPlaca|VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block                                ; work         ;
;                   |altsyncram_8f61:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |BlocoPlaca|VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_8f61:auto_generated ; work         ;
;       |VGA_SYNC:b2v_1|                             ; 40 (40)           ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1                                                                                         ; work         ;
;          |video_PLL:video_PLL_inst|                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|video_PLL:video_PLL_inst                                                                ; work         ;
;             |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|video_PLL:video_PLL_inst|altpll:altpll_component                                        ; work         ;
;                |altpll_80u:auto_generated|         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|video_PLL:video_PLL_inst|altpll:altpll_component|altpll_80u:auto_generated              ; work         ;
;       |riscv_output:saida|                         ; 82 (82)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|VGA_CHARACTER2:inst2|riscv_output:saida                                                                                     ; work         ;
;    |onepulse:inst|                                 ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|onepulse:inst                                                                                                               ; work         ;
;    |top:inst3|                                     ; 1813 (0)          ; 3104 (0)     ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|top:inst3                                                                                                                   ; work         ;
;       |dmem:dmem|                                  ; 799 (799)         ; 2048 (2048)  ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|top:inst3|dmem:dmem                                                                                                         ; work         ;
;       |imem:imem|                                  ; 40 (40)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|top:inst3|imem:imem                                                                                                         ; work         ;
;       |riscvsingle:rvsingle|                       ; 974 (0)           ; 1056 (0)     ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle                                                                                              ; work         ;
;          |controller:c|                            ; 25 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|controller:c                                                                                 ; work         ;
;             |aludec:ad|                            ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|controller:c|aludec:ad                                                                       ; work         ;
;             |maindec:md|                           ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|controller:c|maindec:md                                                                      ; work         ;
;          |datapath:dp|                             ; 949 (0)           ; 1056 (0)     ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|datapath:dp                                                                                  ; work         ;
;             |adder:pcadd4|                         ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|datapath:dp|adder:pcadd4                                                                     ; work         ;
;             |adder:pcaddbranch|                    ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|datapath:dp|adder:pcaddbranch                                                                ; work         ;
;             |alu:alu|                              ; 365 (365)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|datapath:dp|alu:alu                                                                          ; work         ;
;             |extend:ext|                           ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|datapath:dp|extend:ext                                                                       ; work         ;
;             |flopr:pcreg|                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|datapath:dp|flopr:pcreg                                                                      ; work         ;
;             |mux2:srcbmux|                         ; 36 (36)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|datapath:dp|mux2:srcbmux                                                                     ; work         ;
;             |mux3:resultmux|                       ; 34 (34)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|datapath:dp|mux3:resultmux                                                                   ; work         ;
;             |regfile:rf|                           ; 446 (446)         ; 1024 (1024)  ; 0                 ; 0          ; 0    ; 0            ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|datapath:dp|regfile:rf                                                                       ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                                                                   ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_8f61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                          ; IP Include File                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |BlocoPlaca|VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|video_PLL:video_PLL_inst ; C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/video_PLL.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+-------------------------------------------------------------+----------------------------------------------+------------------------+
; Latch Name                                                  ; Latch Enable Signal                          ; Free of Timing Hazards ;
+-------------------------------------------------------------+----------------------------------------------+------------------------+
; VGA_CHARACTER2:inst2|riscv_output:saida|characterAddress[0] ; VGA_CHARACTER2:inst2|riscv_output:saida|Mux0 ; yes                    ;
; VGA_CHARACTER2:inst2|riscv_output:saida|characterAddress[1] ; VGA_CHARACTER2:inst2|riscv_output:saida|Mux0 ; yes                    ;
; VGA_CHARACTER2:inst2|riscv_output:saida|characterAddress[2] ; VGA_CHARACTER2:inst2|riscv_output:saida|Mux0 ; yes                    ;
; VGA_CHARACTER2:inst2|riscv_output:saida|characterAddress[3] ; VGA_CHARACTER2:inst2|riscv_output:saida|Mux0 ; yes                    ;
; VGA_CHARACTER2:inst2|riscv_output:saida|characterAddress[4] ; VGA_CHARACTER2:inst2|riscv_output:saida|Mux0 ; yes                    ;
; VGA_CHARACTER2:inst2|riscv_output:saida|characterAddress[5] ; VGA_CHARACTER2:inst2|riscv_output:saida|Mux0 ; yes                    ;
; Number of user-specified and inferred latches = 6           ;                                              ;                        ;
+-------------------------------------------------------------+----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; onepulse:inst|Power_on                ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3152  ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3101  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |BlocoPlaca|VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|v_count[8]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|datapath:dp|mux3:resultmux|y[6] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|datapath:dp|alu:alu|ShiftLeft0  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|datapath:dp|alu:alu|ShiftLeft0  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|datapath:dp|alu:alu|ShiftRight0 ;
; 13:1               ; 12 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux21       ;
; 13:1               ; 12 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux8        ;
; 15:1               ; 3 bits    ; 30 LEs        ; 27 LEs               ; 3 LEs                  ; No         ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux30       ;
; 15:1               ; 3 bits    ; 30 LEs        ; 27 LEs               ; 3 LEs                  ; No         ; |BlocoPlaca|top:inst3|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux2        ;
; 82:1               ; 2 bits    ; 108 LEs       ; 40 LEs               ; 68 LEs                 ; No         ; |BlocoPlaca|VGA_CHARACTER2:inst2|riscv_output:saida|Mux6                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|LPM_ROM:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_8f61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|video_PLL:video_PLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                          ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                       ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                       ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                       ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                       ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                                       ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                                       ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                       ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                                       ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                                       ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                       ;
; VCO_MIN                       ; 0                 ; Untyped                                                                       ;
; VCO_MAX                       ; 0                 ; Untyped                                                                       ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                       ;
; PFD_MIN                       ; 0                 ; Untyped                                                                       ;
; PFD_MAX                       ; 0                 ; Untyped                                                                       ;
; M_INITIAL                     ; 0                 ; Untyped                                                                       ;
; M                             ; 0                 ; Untyped                                                                       ;
; N                             ; 1                 ; Untyped                                                                       ;
; M2                            ; 1                 ; Untyped                                                                       ;
; N2                            ; 1                 ; Untyped                                                                       ;
; SS                            ; 1                 ; Untyped                                                                       ;
; C0_HIGH                       ; 0                 ; Untyped                                                                       ;
; C1_HIGH                       ; 0                 ; Untyped                                                                       ;
; C2_HIGH                       ; 0                 ; Untyped                                                                       ;
; C3_HIGH                       ; 0                 ; Untyped                                                                       ;
; C4_HIGH                       ; 0                 ; Untyped                                                                       ;
; C5_HIGH                       ; 0                 ; Untyped                                                                       ;
; C6_HIGH                       ; 0                 ; Untyped                                                                       ;
; C7_HIGH                       ; 0                 ; Untyped                                                                       ;
; C8_HIGH                       ; 0                 ; Untyped                                                                       ;
; C9_HIGH                       ; 0                 ; Untyped                                                                       ;
; C0_LOW                        ; 0                 ; Untyped                                                                       ;
; C1_LOW                        ; 0                 ; Untyped                                                                       ;
; C2_LOW                        ; 0                 ; Untyped                                                                       ;
; C3_LOW                        ; 0                 ; Untyped                                                                       ;
; C4_LOW                        ; 0                 ; Untyped                                                                       ;
; C5_LOW                        ; 0                 ; Untyped                                                                       ;
; C6_LOW                        ; 0                 ; Untyped                                                                       ;
; C7_LOW                        ; 0                 ; Untyped                                                                       ;
; C8_LOW                        ; 0                 ; Untyped                                                                       ;
; C9_LOW                        ; 0                 ; Untyped                                                                       ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C0_PH                         ; 0                 ; Untyped                                                                       ;
; C1_PH                         ; 0                 ; Untyped                                                                       ;
; C2_PH                         ; 0                 ; Untyped                                                                       ;
; C3_PH                         ; 0                 ; Untyped                                                                       ;
; C4_PH                         ; 0                 ; Untyped                                                                       ;
; C5_PH                         ; 0                 ; Untyped                                                                       ;
; C6_PH                         ; 0                 ; Untyped                                                                       ;
; C7_PH                         ; 0                 ; Untyped                                                                       ;
; C8_PH                         ; 0                 ; Untyped                                                                       ;
; C9_PH                         ; 0                 ; Untyped                                                                       ;
; L0_HIGH                       ; 1                 ; Untyped                                                                       ;
; L1_HIGH                       ; 1                 ; Untyped                                                                       ;
; G0_HIGH                       ; 1                 ; Untyped                                                                       ;
; G1_HIGH                       ; 1                 ; Untyped                                                                       ;
; G2_HIGH                       ; 1                 ; Untyped                                                                       ;
; G3_HIGH                       ; 1                 ; Untyped                                                                       ;
; E0_HIGH                       ; 1                 ; Untyped                                                                       ;
; E1_HIGH                       ; 1                 ; Untyped                                                                       ;
; E2_HIGH                       ; 1                 ; Untyped                                                                       ;
; E3_HIGH                       ; 1                 ; Untyped                                                                       ;
; L0_LOW                        ; 1                 ; Untyped                                                                       ;
; L1_LOW                        ; 1                 ; Untyped                                                                       ;
; G0_LOW                        ; 1                 ; Untyped                                                                       ;
; G1_LOW                        ; 1                 ; Untyped                                                                       ;
; G2_LOW                        ; 1                 ; Untyped                                                                       ;
; G3_LOW                        ; 1                 ; Untyped                                                                       ;
; E0_LOW                        ; 1                 ; Untyped                                                                       ;
; E1_LOW                        ; 1                 ; Untyped                                                                       ;
; E2_LOW                        ; 1                 ; Untyped                                                                       ;
; E3_LOW                        ; 1                 ; Untyped                                                                       ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                       ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                       ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                       ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                       ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                       ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                       ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                       ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                       ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                       ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                       ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                       ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                       ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                       ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                       ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                       ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                       ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                       ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                       ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                       ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                       ;
; L0_PH                         ; 0                 ; Untyped                                                                       ;
; L1_PH                         ; 0                 ; Untyped                                                                       ;
; G0_PH                         ; 0                 ; Untyped                                                                       ;
; G1_PH                         ; 0                 ; Untyped                                                                       ;
; G2_PH                         ; 0                 ; Untyped                                                                       ;
; G3_PH                         ; 0                 ; Untyped                                                                       ;
; E0_PH                         ; 0                 ; Untyped                                                                       ;
; E1_PH                         ; 0                 ; Untyped                                                                       ;
; E2_PH                         ; 0                 ; Untyped                                                                       ;
; E3_PH                         ; 0                 ; Untyped                                                                       ;
; M_PH                          ; 0                 ; Untyped                                                                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                       ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                       ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                       ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|LPM_ROM:char_gen_rom ;
+------------------------+--------------+------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                             ;
+------------------------+--------------+------------------------------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                                                   ;
; LPM_WIDTHAD            ; 9            ; Signed Integer                                                   ;
; LPM_NUMWORDS           ; 512          ; Signed Integer                                                   ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                                                          ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                                          ;
; LPM_FILE               ; tcgrom.mif   ; Untyped                                                          ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                   ;
+------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:inst3|riscvsingle:rvsingle|datapath:dp|flopr:pcreg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:inst3|riscvsingle:rvsingle|datapath:dp|mux2:pcmux ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:inst3|riscvsingle:rvsingle|datapath:dp|mux2:srcbmux ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:inst3|riscvsingle:rvsingle|datapath:dp|mux3:resultmux ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                         ;
+-------------------------------+--------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                ;
+-------------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                    ;
; Entity Instance               ; VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|video_PLL:video_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                               ;
;     -- PLL_TYPE               ; FAST                                                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                    ;
+-------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:inst3|riscvsingle:rvsingle|datapath:dp|regfile:rf"                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; a1   ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "a1[5..5]" will be connected to GND. ;
; a2   ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "a2[5..5]" will be connected to GND. ;
; a3   ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "a3[5..5]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:inst3|riscvsingle:rvsingle|datapath:dp|adder:pcadd4" ;
+----------+-------+----------+-------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                               ;
+----------+-------+----------+-------------------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                                          ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                          ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                          ;
+----------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:inst3|riscvsingle:rvsingle|controller:c"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Jump ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:inst3|riscvsingle:rvsingle"                                                                                 ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; emaiorDebug ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_CHARACTER2:inst2|riscv_output:saida"                                                                                                                                          ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; characterAddress ; Output ; Warning  ; Output or bidir port (6 bits) is smaller than the port expression (7 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst"                                                                                    ;
+-------------------+-------+------------------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity         ; Details                                                                                                ;
+-------------------+-------+------------------+--------------------------------------------------------------------------------------------------------+
; character_address ; Input ; Critical Warning ; Can't connect array with 7 elements in array dimension 1 to port with 6 elements in the same dimension ;
+-------------------+-------+------------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1"                                                                         ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; red      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; video_on ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Sep 13 16:35:55 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto-RiscV-Arq -c Projeto-RiscV-Arq
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file vga_character2.sv
    Info (12023): Found entity 1: VGA_CHARACTER2
Info (12021): Found 2 design units, including 1 entities, in source file video_pll.vhd
    Info (12022): Found design unit 1: video_pll-SYN
    Info (12023): Found entity 1: video_PLL
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a
    Info (12023): Found entity 1: VGA_SYNC
Info (12021): Found 2 design units, including 1 entities, in source file onepulse.vhd
    Info (12022): Found design unit 1: onepulse-a
    Info (12023): Found entity 1: onepulse
Info (12021): Found 2 design units, including 1 entities, in source file char_rom.vhd
    Info (12022): Found design unit 1: Char_ROM-a
    Info (12023): Found entity 1: Char_ROM
Info (12021): Found 1 design units, including 1 entities, in source file riscv_output.sv
    Info (12023): Found entity 1: riscv_output
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file riscvsingle.sv
    Info (12023): Found entity 1: riscvsingle
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: mux3
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file maindec.sv
    Info (12023): Found entity 1: maindec
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend
Info (12021): Found 1 design units, including 1 entities, in source file dmem.sv
    Info (12023): Found entity 1: dmem
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file aluextrainst.sv
    Info (12023): Found entity 1: aluExtraInst
Info (12021): Found 1 design units, including 1 entities, in source file aludec.sv
    Info (12023): Found entity 1: aludec
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file blocoplaca.bdf
    Info (12023): Found entity 1: BlocoPlaca
Warning (10236): Verilog HDL Implicit Net warning at riscvsingle.sv(16): created implicit net for "PCSrc"
Info (12127): Elaborating entity "BlocoPlaca" for the top level hierarchy
Info (12128): Elaborating entity "VGA_CHARACTER2" for hierarchy "VGA_CHARACTER2:inst2"
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1"
Info (12128): Elaborating entity "video_PLL" for hierarchy "VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|video_PLL:video_PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|video_PLL:video_PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|video_PLL:video_PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|video_PLL:video_PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u
Info (12128): Elaborating entity "altpll_80u" for hierarchy "VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|video_PLL:video_PLL_inst|altpll:altpll_component|altpll_80u:auto_generated"
Info (12128): Elaborating entity "Char_ROM" for hierarchy "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst"
Info (12128): Elaborating entity "LPM_ROM" for hierarchy "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|LPM_ROM:char_gen_rom"
Info (12130): Elaborated megafunction instantiation "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|LPM_ROM:char_gen_rom"
Info (12133): Instantiated megafunction "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|LPM_ROM:char_gen_rom" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_WIDTHAD" = "9"
    Info (12134): Parameter "LPM_NUMWORDS" = "512"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info (12134): Parameter "LPM_FILE" = "tcgrom.mif"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ROM"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "altrom" for hierarchy "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|LPM_ROM:char_gen_rom|altrom:srom"
Info (12131): Elaborated megafunction instantiation "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|LPM_ROM:char_gen_rom|altrom:srom", which is child of megafunction instantiation "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|LPM_ROM:char_gen_rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|LPM_ROM:char_gen_rom|altrom:srom|altsyncram:rom_block"
Info (12131): Elaborated megafunction instantiation "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|LPM_ROM:char_gen_rom|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|LPM_ROM:char_gen_rom"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8f61.tdf
    Info (12023): Found entity 1: altsyncram_8f61
Info (12128): Elaborating entity "altsyncram_8f61" for hierarchy "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|LPM_ROM:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_8f61:auto_generated"
Info (12128): Elaborating entity "riscv_output" for hierarchy "VGA_CHARACTER2:inst2|riscv_output:saida"
Warning (10272): Verilog HDL Case Statement warning at riscv_output.sv(138): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at riscv_output.sv(143): case item expression covers a value already covered by a previous case item
Warning (10270): Verilog HDL Case Statement warning at riscv_output.sv(23): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at riscv_output.sv(23): inferring latch(es) for variable "characterAddress", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "characterAddress[0]" at riscv_output.sv(23)
Info (10041): Inferred latch for "characterAddress[1]" at riscv_output.sv(23)
Info (10041): Inferred latch for "characterAddress[2]" at riscv_output.sv(23)
Info (10041): Inferred latch for "characterAddress[3]" at riscv_output.sv(23)
Info (10041): Inferred latch for "characterAddress[4]" at riscv_output.sv(23)
Info (10041): Inferred latch for "characterAddress[5]" at riscv_output.sv(23)
Info (12128): Elaborating entity "top" for hierarchy "top:inst3"
Info (12128): Elaborating entity "riscvsingle" for hierarchy "top:inst3|riscvsingle:rvsingle"
Info (12128): Elaborating entity "controller" for hierarchy "top:inst3|riscvsingle:rvsingle|controller:c"
Info (12128): Elaborating entity "maindec" for hierarchy "top:inst3|riscvsingle:rvsingle|controller:c|maindec:md"
Warning (10272): Verilog HDL Case Statement warning at maindec.sv(27): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at maindec.sv(28): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at maindec.sv(29): case item expression covers a value already covered by a previous case item
Info (12128): Elaborating entity "aludec" for hierarchy "top:inst3|riscvsingle:rvsingle|controller:c|aludec:ad"
Info (12128): Elaborating entity "datapath" for hierarchy "top:inst3|riscvsingle:rvsingle|datapath:dp"
Info (12128): Elaborating entity "flopr" for hierarchy "top:inst3|riscvsingle:rvsingle|datapath:dp|flopr:pcreg"
Info (12128): Elaborating entity "adder" for hierarchy "top:inst3|riscvsingle:rvsingle|datapath:dp|adder:pcadd4"
Info (12128): Elaborating entity "mux2" for hierarchy "top:inst3|riscvsingle:rvsingle|datapath:dp|mux2:pcmux"
Info (12128): Elaborating entity "regfile" for hierarchy "top:inst3|riscvsingle:rvsingle|datapath:dp|regfile:rf"
Info (12128): Elaborating entity "extend" for hierarchy "top:inst3|riscvsingle:rvsingle|datapath:dp|extend:ext"
Info (12128): Elaborating entity "alu" for hierarchy "top:inst3|riscvsingle:rvsingle|datapath:dp|alu:alu"
Info (12128): Elaborating entity "mux3" for hierarchy "top:inst3|riscvsingle:rvsingle|datapath:dp|mux3:resultmux"
Info (12128): Elaborating entity "imem" for hierarchy "top:inst3|imem:imem"
Warning (10030): Net "RAM.data_a" at imem.sv(20) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "RAM.waddr_a" at imem.sv(20) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "RAM.we_a" at imem.sv(20) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "dmem" for hierarchy "top:inst3|dmem:dmem"
Info (12128): Elaborating entity "onepulse" for hierarchy "onepulse:inst"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "VGA_CHARACTER2:inst2|charAdressRecebido[6]" is missing source, defaulting to GND
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "top:inst3|dmem:dmem|RAM" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "top:inst3|imem:imem|RAM" is uninferred due to inappropriate RAM size
    Info (276007): RAM logic "top:inst3|riscvsingle:rvsingle|datapath:dp|regfile:rf|rf" is uninferred due to asynchronous read logic
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/db/Projeto-RiscV-Arq.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|lpm_rom:char_gen_rom|otri[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|lpm_rom:char_gen_rom|otri[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|lpm_rom:char_gen_rom|otri[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|lpm_rom:char_gen_rom|otri[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|lpm_rom:char_gen_rom|otri[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|lpm_rom:char_gen_rom|otri[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|lpm_rom:char_gen_rom|otri[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "VGA_CHARACTER2:inst2|Char_ROM:b2v_inst|lpm_rom:char_gen_rom|otri[0]" feeding internal logic into a wire
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch VGA_CHARACTER2:inst2|riscv_output:saida|characterAddress[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|pixel_row[7]
Warning (13012): Latch VGA_CHARACTER2:inst2|riscv_output:saida|characterAddress[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|pixel_row[7]
Warning (13012): Latch VGA_CHARACTER2:inst2|riscv_output:saida|characterAddress[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|pixel_row[7]
Warning (13012): Latch VGA_CHARACTER2:inst2|riscv_output:saida|characterAddress[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|pixel_row[7]
Warning (13012): Latch VGA_CHARACTER2:inst2|riscv_output:saida|characterAddress[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|pixel_row[7]
Warning (13012): Latch VGA_CHARACTER2:inst2|riscv_output:saida|characterAddress[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|pixel_row[6]
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/output_files/Projeto-RiscV-Arq.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance VGA_CHARACTER2:inst2|VGA_SYNC:b2v_1|video_PLL:video_PLL_inst|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Info (21057): Implemented 5052 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 5035 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4708 megabytes
    Info: Processing ended: Fri Sep 13 16:36:07 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/output_files/Projeto-RiscV-Arq.map.smsg.


