INFO-FLOW: Workspace C:/Users/Alan/Desktop/fast/solution1 opened at Sat Nov 12 18:09:26 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 6.7 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.7ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.743 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.114 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.907 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.931 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.106 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.192 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   set_clock_uncertainty 6.7 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 6.7 
Execute   source ./fast/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fast/solution1/directives.tcl
Execute     set_directive_top -name fast_accel fast_accel 
INFO: [HLS 200-1510] Running: set_directive_top -name fast_accel fast_accel 
Execute     set_directive_pipeline fast_accel/Col_Loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline fast_accel/Col_Loop 
Execute     set_directive_interface -mode ap_memory -depth 17000 fast_accel img_in 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -depth 17000 fast_accel img_in 
Execute     set_directive_interface -mode ap_memory -depth 17000 -latency 20 fast_accel img_out 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -depth 17000 -latency 20 fast_accel img_out 
Execute     set_directive_pipeline fast_accel/Read_Col_Loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline fast_accel/Read_Col_Loop 
Execute     set_directive_array_partition -type complete -dim 1 calculation loc_array 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 calculation loc_array 
Execute     set_directive_pipeline fast_accel/Compute_Loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline fast_accel/Compute_Loop 
Execute     set_directive_pipeline fast_accel/Preshift_Loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline fast_accel/Preshift_Loop 
Execute     set_directive_array_partition -type complete -dim 1 fast_accel buffer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 fast_accel buffer 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Analyzing design file 'fast/code_src/fast.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling fast/code_src/fast.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang fast/code_src/fast.cpp -foptimization-record-file=C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.cpp.clang.out.log 2> C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.cpp.clang.err.log 
Command       ap_eval done; 0.237 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top fast_accel -name=fast_accel 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/clang.out.log 2> C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.022 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.773 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.232 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.818 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.478 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.515 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.793 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp.clang.out.log 2> C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.342 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.931 seconds; current allocated memory: 1.391 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast.g.bc -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.616 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.618 sec.
Execute       run_link_or_opt -opt -out C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fast_accel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fast_accel -reflow-float-conversion -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.19 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.192 sec.
Execute       run_link_or_opt -out C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.129 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.131 sec.
Execute       run_link_or_opt -opt -out C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fast_accel 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fast_accel -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=fast_accel -mllvm -hls-db-dir -mllvm C:/Users/Alan/Desktop/fast/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 5.055 sec.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi9ELb1EEC2EDq9_i' into 'ap_int_base<9, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base(int)' into 'ap_int<9>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb1EEC2EDq10_i' into 'ap_int_base<10, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base(int)' into 'ap_int<10>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi7ELb0EEC2EDq7_j' into 'ap_int_base<7, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base(int)' into 'ap_uint<7>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<10, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<7, false>(ap_int_base<7, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<7, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<7, false>(ap_int_base<7, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi42ELb1EEC2EDq42_i' into 'ap_int_base<42, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi42ELb1EEC2EDq42_i' into 'ap_int_base<42, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi42ELb1EEC2EDq42_i' into 'ap_int_base<42, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::mult operator*<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<42>::ap_int<42, true>(ap_int_base<42, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::mult operator*<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<32, true>::mult operator*<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::mult operator*<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<($_0)32, true>::mult operator*<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<32, true>::mult operator*<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<($_0)32, true>::mult operator*<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi43ELb1EEC2EDq43_i' into 'ap_int_base<43, true>::ap_int_base<42, true>(ap_int_base<42, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi43ELb1EEC2EDq43_i' into 'ap_int_base<43, true>::ap_int_base<7, false>(ap_int_base<7, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi43ELb1EEC2EDq43_i' into 'ap_int_base<43, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::ap_int_base<42, true>(ap_int_base<42, true> const&)' into 'ap_int_base<42, true>::RType<7, false>::plus operator+<42, true, 7, false>(ap_int_base<42, true> const&, ap_int_base<7, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<43>::ap_int<43, true>(ap_int_base<43, true> const&)' into 'ap_int_base<42, true>::RType<7, false>::plus operator+<42, true, 7, false>(ap_int_base<42, true> const&, ap_int_base<7, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::ap_int_base(int)' into 'ap_int_base<42, true>::RType<7, false>::plus operator+<42, true, 7, false>(ap_int_base<42, true> const&, ap_int_base<7, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::ap_int_base<7, false>(ap_int_base<7, false> const&)' into 'ap_int_base<42, true>::RType<7, false>::plus operator+<42, true, 7, false>(ap_int_base<42, true> const&, ap_int_base<7, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<7, false>(ap_int_base<7, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<7, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<7, false>(ap_int_base<7, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, true>& operator+=<10, true>(ap_int_base<10, true>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1773:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>& ap_int_base<10, true>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, true>& operator+=<10, true>(ap_int_base<10, true>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1773:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<7, false>& operator+=<7, false>(ap_int_base<7, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1773:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>& ap_int_base<7, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<7, false>& operator+=<7, false>(ap_int_base<7, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1773:164)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb1EEC2EDq10_i' into 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base(int)' into 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi5ELb0EEC2EDq5_j' into 'ap_int_base<5, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::ap_int_base(int)' into 'ap_uint<5>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi6ELb0EEC2EDq6_j' into 'ap_int_base<6, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi6ELb0EEC2EDq6_j' into 'ap_int_base<6, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<5, false>::RType<5, false>::plus operator+<5, false, 5, false>(ap_int_base<5, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<6>::ap_uint<6, false>(ap_int_base<6, false> const&)' into 'ap_int_base<5, false>::RType<5, false>::plus operator+<5, false, 5, false>(ap_int_base<5, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base(int)' into 'ap_int_base<5, false>::RType<5, false>::plus operator+<5, false, 5, false>(ap_int_base<5, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<5, false>::RType<5, false>::plus operator+<5, false, 5, false>(ap_int_base<5, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi7ELb0EEC2EDq7_j' into 'ap_int_base<7, false>::ap_int_base<6, false>(ap_int_base<6, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi7ELb0EEC2EDq7_j' into 'ap_int_base<7, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base<6, false>(ap_int_base<6, false> const&)' into 'ap_int_base<6, false>::RType<5, false>::plus operator+<6, false, 5, false>(ap_int_base<6, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<7>::ap_uint<7, false>(ap_int_base<7, false> const&)' into 'ap_int_base<6, false>::RType<5, false>::plus operator+<6, false, 5, false>(ap_int_base<6, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base(int)' into 'ap_int_base<6, false>::RType<5, false>::plus operator+<6, false, 5, false>(ap_int_base<6, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<6, false>::RType<5, false>::plus operator+<6, false, 5, false>(ap_int_base<6, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<7, false>(ap_int_base<7, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<7, false>(ap_int_base<7, false> const&)' into 'ap_int_base<7, false>::RType<5, false>::plus operator+<7, false, 5, false>(ap_int_base<7, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<7, false>::RType<5, false>::plus operator+<7, false, 5, false>(ap_int_base<7, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_int_base<7, false>::RType<5, false>::plus operator+<7, false, 5, false>(ap_int_base<7, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<7, false>::RType<5, false>::plus operator+<7, false, 5, false>(ap_int_base<7, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi5ELb0EEC2EDq5_j' into 'ap_int_base<5, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_uint<5>::ap_uint<8>(ap_uint<8> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:232:90)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi9ELb0EEC2EDq9_j' into 'ap_int_base<9, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi9ELb0EEC2EDq9_j' into 'ap_int_base<9, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi9ELb0EEC2EDq9_j' into 'ap_int_base<9, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<5, false>::plus operator+<8, false, 5, false>(ap_int_base<8, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<8, false>::RType<5, false>::plus operator+<8, false, 5, false>(ap_int_base<8, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<5, false>::plus operator+<8, false, 5, false>(ap_int_base<8, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<8, false>::RType<5, false>::plus operator+<8, false, 5, false>(ap_int_base<8, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb0EEC2EDq10_j' into 'ap_int_base<10, false>::ap_int_base<9, false>(ap_int_base<9, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb0EEC2EDq10_j' into 'ap_int_base<10, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb0EEC2EDq10_j' into 'ap_int_base<10, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<5, false>::plus operator+<9, false, 5, false>(ap_int_base<9, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<9, false>::RType<5, false>::plus operator+<9, false, 5, false>(ap_int_base<9, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base(int)' into 'ap_int_base<9, false>::RType<5, false>::plus operator+<9, false, 5, false>(ap_int_base<9, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<9, false>::RType<5, false>::plus operator+<9, false, 5, false>(ap_int_base<9, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi11ELb0EEC2EDq11_j' into 'ap_int_base<11, false>::ap_int_base<10, false>(ap_int_base<10, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi11ELb0EEC2EDq11_j' into 'ap_int_base<11, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi11ELb0EEC2EDq11_j' into 'ap_int_base<11, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<10, false>::RType<5, false>::plus operator+<10, false, 5, false>(ap_int_base<10, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<10, false>::RType<5, false>::plus operator+<10, false, 5, false>(ap_int_base<10, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base(int)' into 'ap_int_base<10, false>::RType<5, false>::plus operator+<10, false, 5, false>(ap_int_base<10, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<10, false>::RType<5, false>::plus operator+<10, false, 5, false>(ap_int_base<10, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi12ELb0EEC2EDq12_j' into 'ap_int_base<12, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi12ELb0EEC2EDq12_j' into 'ap_int_base<12, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi12ELb0EEC2EDq12_j' into 'ap_int_base<12, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<5, false>::plus operator+<11, false, 5, false>(ap_int_base<11, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<12>::ap_uint<12, false>(ap_int_base<12, false> const&)' into 'ap_int_base<11, false>::RType<5, false>::plus operator+<11, false, 5, false>(ap_int_base<11, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<5, false>::plus operator+<11, false, 5, false>(ap_int_base<11, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<11, false>::RType<5, false>::plus operator+<11, false, 5, false>(ap_int_base<11, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi13ELb0EEC2EDq13_j' into 'ap_int_base<13, false>::ap_int_base<12, false>(ap_int_base<12, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi13ELb0EEC2EDq13_j' into 'ap_int_base<13, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi13ELb0EEC2EDq13_j' into 'ap_int_base<13, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::ap_int_base<12, false>(ap_int_base<12, false> const&)' into 'ap_int_base<12, false>::RType<5, false>::plus operator+<12, false, 5, false>(ap_int_base<12, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<13>::ap_uint<13, false>(ap_int_base<13, false> const&)' into 'ap_int_base<12, false>::RType<5, false>::plus operator+<12, false, 5, false>(ap_int_base<12, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::ap_int_base(int)' into 'ap_int_base<12, false>::RType<5, false>::plus operator+<12, false, 5, false>(ap_int_base<12, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<12, false>::RType<5, false>::plus operator+<12, false, 5, false>(ap_int_base<12, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<13, false>(ap_int_base<13, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<13, false>(ap_int_base<13, false> const&)' into 'ap_int_base<13, false>::RType<5, false>::plus operator+<13, false, 5, false>(ap_int_base<13, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<14>::ap_uint<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<13, false>::RType<5, false>::plus operator+<13, false, 5, false>(ap_int_base<13, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base(int)' into 'ap_int_base<13, false>::RType<5, false>::plus operator+<13, false, 5, false>(ap_int_base<13, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<13, false>::RType<5, false>::plus operator+<13, false, 5, false>(ap_int_base<13, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<5, false>::plus operator+<14, false, 5, false>(ap_int_base<14, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<15>::ap_uint<15, false>(ap_int_base<15, false> const&)' into 'ap_int_base<14, false>::RType<5, false>::plus operator+<14, false, 5, false>(ap_int_base<14, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<5, false>::plus operator+<14, false, 5, false>(ap_int_base<14, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<14, false>::RType<5, false>::plus operator+<14, false, 5, false>(ap_int_base<14, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base<15, false>(ap_int_base<15, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<15, false>(ap_int_base<15, false> const&)' into 'ap_int_base<15, false>::RType<5, false>::plus operator+<15, false, 5, false>(ap_int_base<15, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<16>::ap_uint<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<15, false>::RType<5, false>::plus operator+<15, false, 5, false>(ap_int_base<15, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_int_base<15, false>::RType<5, false>::plus operator+<15, false, 5, false>(ap_int_base<15, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<15, false>::RType<5, false>::plus operator+<15, false, 5, false>(ap_int_base<15, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb0EEC2EDq17_j' into 'ap_int_base<17, false>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb0EEC2EDq17_j' into 'ap_int_base<17, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb0EEC2EDq17_j' into 'ap_int_base<17, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, false>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<5, false>::plus operator+<16, false, 5, false>(ap_int_base<16, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<17>::ap_uint<17, false>(ap_int_base<17, false> const&)' into 'ap_int_base<16, false>::RType<5, false>::plus operator+<16, false, 5, false>(ap_int_base<16, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, false>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<5, false>::plus operator+<16, false, 5, false>(ap_int_base<16, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<16, false>::RType<5, false>::plus operator+<16, false, 5, false>(ap_int_base<16, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb0EEC2EDq18_j' into 'ap_int_base<18, false>::ap_int_base<17, false>(ap_int_base<17, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb0EEC2EDq18_j' into 'ap_int_base<18, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb0EEC2EDq18_j' into 'ap_int_base<18, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, false>::ap_int_base<17, false>(ap_int_base<17, false> const&)' into 'ap_int_base<17, false>::RType<5, false>::plus operator+<17, false, 5, false>(ap_int_base<17, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<18>::ap_uint<18, false>(ap_int_base<18, false> const&)' into 'ap_int_base<17, false>::RType<5, false>::plus operator+<17, false, 5, false>(ap_int_base<17, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, false>::ap_int_base(int)' into 'ap_int_base<17, false>::RType<5, false>::plus operator+<17, false, 5, false>(ap_int_base<17, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<17, false>::RType<5, false>::plus operator+<17, false, 5, false>(ap_int_base<17, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb0EEC2EDq19_j' into 'ap_int_base<19, false>::ap_int_base<18, false>(ap_int_base<18, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb0EEC2EDq19_j' into 'ap_int_base<19, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb0EEC2EDq19_j' into 'ap_int_base<19, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::ap_int_base<18, false>(ap_int_base<18, false> const&)' into 'ap_int_base<18, false>::RType<5, false>::plus operator+<18, false, 5, false>(ap_int_base<18, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<19>::ap_uint<19, false>(ap_int_base<19, false> const&)' into 'ap_int_base<18, false>::RType<5, false>::plus operator+<18, false, 5, false>(ap_int_base<18, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::ap_int_base(int)' into 'ap_int_base<18, false>::RType<5, false>::plus operator+<18, false, 5, false>(ap_int_base<18, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<18, false>::RType<5, false>::plus operator+<18, false, 5, false>(ap_int_base<18, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base<19, false>(ap_int_base<19, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base<19, false>(ap_int_base<19, false> const&)' into 'ap_int_base<19, false>::RType<5, false>::plus operator+<19, false, 5, false>(ap_int_base<19, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<20>::ap_uint<20, false>(ap_int_base<20, false> const&)' into 'ap_int_base<19, false>::RType<5, false>::plus operator+<19, false, 5, false>(ap_int_base<19, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_int_base<19, false>::RType<5, false>::plus operator+<19, false, 5, false>(ap_int_base<19, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<19, false>::RType<5, false>::plus operator+<19, false, 5, false>(ap_int_base<19, false> const&, ap_int_base<5, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi5ELb0EEC2EDq5_j' into 'ap_int_base<5, false>::ap_int_base<20, false>(ap_int_base<20, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::ap_int_base<20, false>(ap_int_base<20, false> const&)' into 'ap_uint<5>::ap_uint<20>(ap_uint<20> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:232:90)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint<20>(ap_uint<20> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:111:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::RType<5, false>::plus operator+<19, false, 5, false>(ap_int_base<19, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:111:126)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, false>::RType<5, false>::plus operator+<18, false, 5, false>(ap_int_base<18, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:111:118)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, false>::RType<5, false>::plus operator+<17, false, 5, false>(ap_int_base<17, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:111:110)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<5, false>::plus operator+<16, false, 5, false>(ap_int_base<16, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:111:102)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<5, false>::plus operator+<15, false, 5, false>(ap_int_base<15, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:111:95)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<5, false>::plus operator+<14, false, 5, false>(ap_int_base<14, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:111:87)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::RType<5, false>::plus operator+<13, false, 5, false>(ap_int_base<13, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:111:79)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::RType<5, false>::plus operator+<12, false, 5, false>(ap_int_base<12, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:111:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<5, false>::plus operator+<11, false, 5, false>(ap_int_base<11, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:111:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<5, false>::plus operator+<10, false, 5, false>(ap_int_base<10, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:111:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<5, false>::plus operator+<9, false, 5, false>(ap_int_base<9, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:111:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<5, false>::plus operator+<8, false, 5, false>(ap_int_base<8, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:111:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::RType<5, false>::plus operator+<7, false, 5, false>(ap_int_base<7, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:111:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::RType<5, false>::plus operator+<6, false, 5, false>(ap_int_base<6, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:111:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::RType<5, false>::plus operator+<5, false, 5, false>(ap_int_base<5, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:111:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint<8>(ap_uint<8> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:110:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::RType<5, false>::plus operator+<7, false, 5, false>(ap_int_base<7, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:110:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::RType<5, false>::plus operator+<6, false, 5, false>(ap_int_base<6, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:110:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::RType<5, false>::plus operator+<5, false, 5, false>(ap_int_base<5, false> const&, ap_int_base<5, false> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:110:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:107:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:105:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:29:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:104:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:104:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:102:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:30:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:99:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:99:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:95:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:32:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:94:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:94:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:92:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:90:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:34:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:89:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:89:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:87:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:85:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:84:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:84:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:82:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:80:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:35:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:79:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:79:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:77:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:75:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:37:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:74:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:74:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:72:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:70:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:39:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:69:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:69:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:67:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:65:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:39:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:64:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:64:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:62:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:60:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:40:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:59:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:59:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:57:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:55:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:42:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:54:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:54:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:52:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:50:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:44:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:49:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<9, true>::minus operator-<9, true, 9, true>(ap_int_base<9, true> const&, ap_int_base<9, true> const&)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:49:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:47:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:45:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' (fast/code_src/fast.cpp:44:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><7, false>(ap_int_base<7, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<7, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><7, false>(ap_int_base<7, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<5, false>(ap_int_base<5, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1093)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, false>::operator>=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator>=<5, false>(ap_int_base<5, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1090)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi39ELb1EEC2EDq39_i' into 'ap_int_base<39, true>::ap_int_base<7, false>(ap_int_base<7, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi39ELb1EEC2EDq39_i' into 'ap_int_base<39, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi39ELb1EEC2EDq39_i' into 'ap_int_base<39, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<39, true>::ap_int_base<7, false>(ap_int_base<7, false> const&)' into 'ap_int_base<7, false>::RType<32, true>::mult operator*<7, false, 32, true>(ap_int_base<7, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<39>::ap_int<39, true>(ap_int_base<39, true> const&)' into 'ap_int_base<7, false>::RType<32, true>::mult operator*<7, false, 32, true>(ap_int_base<7, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<39, true>::ap_int_base(int)' into 'ap_int_base<7, false>::RType<32, true>::mult operator*<7, false, 32, true>(ap_int_base<7, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<39, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<7, false>::RType<32, true>::mult operator*<7, false, 32, true>(ap_int_base<7, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<7, false>::RType<($_0)32, true>::mult operator*<7, false>(ap_int_base<7, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::RType<32, true>::mult operator*<7, false, 32, true>(ap_int_base<7, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<7, false>::RType<($_0)32, true>::mult operator*<7, false>(ap_int_base<7, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_int_base<40, true>::ap_int_base<39, true>(ap_int_base<39, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_int_base<40, true>::ap_int_base<7, false>(ap_int_base<7, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_int_base<40, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base<39, true>(ap_int_base<39, true> const&)' into 'ap_int_base<39, true>::RType<7, false>::plus operator+<39, true, 7, false>(ap_int_base<39, true> const&, ap_int_base<7, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<40>::ap_int<40, true>(ap_int_base<40, true> const&)' into 'ap_int_base<39, true>::RType<7, false>::plus operator+<39, true, 7, false>(ap_int_base<39, true> const&, ap_int_base<7, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base(int)' into 'ap_int_base<39, true>::RType<7, false>::plus operator+<39, true, 7, false>(ap_int_base<39, true> const&, ap_int_base<7, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base<7, false>(ap_int_base<7, false> const&)' into 'ap_int_base<39, true>::RType<7, false>::plus operator+<39, true, 7, false>(ap_int_base<39, true> const&, ap_int_base<7, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int(int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:129:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>& operator+=<7, false>(ap_int_base<7, false>&, int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:161:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>& operator+=<7, false>(ap_int_base<7, false>&, int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:160:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<7, false>(ap_int_base<7, false> const&, int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:159:12)
INFO: [HLS 214-131] Inlining function 'write_data(ap_int<9>*, bool, int, ap_int<9>)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:157:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::operator long long() const' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:157:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<39, true>::RType<7, false>::plus operator+<39, true, 7, false>(ap_int_base<39, true> const&, ap_int_base<7, false> const&)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:157:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::RType<($_0)32, true>::mult operator*<7, false>(ap_int_base<7, false> const&, int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:157:38)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int(int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:155:15)
INFO: [HLS 214-131] Inlining function 'bool operator>=<5, false>(ap_int_base<5, false> const&, int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:155:100)
INFO: [HLS 214-131] Inlining function 'bool operator>=<5, false>(ap_int_base<5, false> const&, int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:155:84)
INFO: [HLS 214-131] Inlining function 'bool operator<<7, false>(ap_int_base<7, false> const&, int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:155:60)
INFO: [HLS 214-131] Inlining function 'bool operator><7, false>(ap_int_base<7, false> const&, int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:155:49)
INFO: [HLS 214-131] Inlining function 'bool operator<<7, false>(ap_int_base<7, false> const&, int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:155:33)
INFO: [HLS 214-131] Inlining function 'bool operator><7, false>(ap_int_base<7, false> const&, int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:155:22)
INFO: [HLS 214-131] Inlining function 'bool operator<<7, false>(ap_int_base<7, false> const&, int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:154:19)
INFO: [HLS 214-131] Inlining function 'calculation(ap_int<9>*, int, ap_uint<5>&, ap_uint<5>&)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:151:13)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int(int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:130:20)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int(int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:130:32)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:133:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<7>::ap_uint(int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:134:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<7>::ap_uint(int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:134:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<7>::ap_uint(int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:134:41)
INFO: [HLS 214-131] Inlining function 'bool operator<<10, true>(ap_int_base<10, true> const&, int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:140:22)
INFO: [HLS 214-131] Inlining function 'bool operator<<7, false>(ap_int_base<7, false> const&, int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:140:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::mult operator*<10, true>(ap_int_base<10, true> const&, int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:141:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::RType<7, false>::plus operator+<42, true, 7, false>(ap_int_base<42, true> const&, ap_int_base<7, false> const&)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:141:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::operator long long() const' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:141:35)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int(int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:143:28)
INFO: [HLS 214-131] Inlining function 'shift_data(ap_int<9>*, ap_int<9>)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:144:13)
INFO: [HLS 214-131] Inlining function 'bool operator==<7, false>(ap_int_base<7, false> const&, int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:146:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>& operator+=<10, true>(ap_int_base<10, true>&, int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:147:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>& operator+=<7, false>(ap_int_base<7, false>&, int)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:148:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (fast/code_src/fast.cpp:13:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (fast/code_src/fast.cpp:13:19) in function 'fast_accel' completely with a factor of 770 (fast/code_src/fast.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'fast_accel(ap_int<9>*, int, ap_int<9>*, int, int)' (fast/code_src/fast.cpp:126:0)
INFO: [HLS 214-248] Applying array_partition to 'buffer': Complete partitioning on dimension 1. (fast/code_src/fast.cpp:129:11)
INFO: [HLS 214-241] Aggregating bram variable 'img_out' with compact=bit mode in 9-bits
INFO: [HLS 214-241] Aggregating bram variable 'img_in' with compact=bit mode in 9-bits
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 19.214 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.391 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fast_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.46 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.177 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.391 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.g.1.bc to C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Alan/Desktop/fast/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.585 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/Alan/Desktop/fast/solution1/directives.tcl:12:9) to (fast/code_src/fast.cpp:156:7) in function 'fast_accel'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fast_accel' (fast/code_src/fast.cpp:12:9)...21 expression(s) balanced.
Command         transform done; 0.212 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.801 seconds; current allocated memory: 1.391 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.599 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.603 seconds; current allocated memory: 1.391 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.204 sec.
Command     elaborate done; 29.386 sec.
Execute     ap_eval exec zip -j C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fast_accel' ...
Execute       ap_set_top_model fast_accel 
Execute       get_model_list fast_accel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fast_accel 
Execute       preproc_iomode -model fast_accel_Pipeline_Compute_Loop 
Execute       get_model_list fast_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: fast_accel_Pipeline_Compute_Loop fast_accel
INFO-FLOW: Configuring Module : fast_accel_Pipeline_Compute_Loop ...
Execute       set_default_model fast_accel_Pipeline_Compute_Loop 
Execute       apply_spec_resource_limit fast_accel_Pipeline_Compute_Loop 
INFO-FLOW: Configuring Module : fast_accel ...
Execute       set_default_model fast_accel 
Execute       apply_spec_resource_limit fast_accel 
INFO-FLOW: Model list for preprocess: fast_accel_Pipeline_Compute_Loop fast_accel
INFO-FLOW: Preprocessing Module: fast_accel_Pipeline_Compute_Loop ...
Execute       set_default_model fast_accel_Pipeline_Compute_Loop 
Execute       cdfg_preprocess -model fast_accel_Pipeline_Compute_Loop 
Command       cdfg_preprocess done; 1.046 sec.
Execute       rtl_gen_preprocess fast_accel_Pipeline_Compute_Loop 
INFO-FLOW: Preprocessing Module: fast_accel ...
Execute       set_default_model fast_accel 
Execute       cdfg_preprocess -model fast_accel 
Execute       rtl_gen_preprocess fast_accel 
INFO-FLOW: Model list for synthesis: fast_accel_Pipeline_Compute_Loop fast_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fast_accel_Pipeline_Compute_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fast_accel_Pipeline_Compute_Loop 
Execute       schedule -model fast_accel_Pipeline_Compute_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Compute_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'Compute_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.39 seconds; current allocated memory: 1.391 GB.
Execute       syn_report -verbosereport -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel_Pipeline_Compute_Loop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.149 sec.
Execute       db_write -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel_Pipeline_Compute_Loop.sched.adb -f 
Command       db_write done; 0.288 sec.
INFO-FLOW: Finish scheduling fast_accel_Pipeline_Compute_Loop.
Execute       set_default_model fast_accel_Pipeline_Compute_Loop 
Execute       bind -model fast_accel_Pipeline_Compute_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.457 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 1.391 GB.
Execute       syn_report -verbosereport -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel_Pipeline_Compute_Loop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.536 sec.
Execute       db_write -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel_Pipeline_Compute_Loop.bind.adb -f 
Command       db_write done; 0.364 sec.
INFO-FLOW: Finish binding fast_accel_Pipeline_Compute_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fast_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fast_accel 
Execute       schedule -model fast_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.975 seconds; current allocated memory: 1.391 GB.
Execute       syn_report -verbosereport -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.sched.adb -f 
INFO-FLOW: Finish scheduling fast_accel.
Execute       set_default_model fast_accel 
Execute       bind -model fast_accel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.146 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.391 GB.
Execute       syn_report -verbosereport -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.311 sec.
Execute       db_write -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.bind.adb -f 
INFO-FLOW: Finish binding fast_accel.
Execute       get_model_list fast_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess fast_accel_Pipeline_Compute_Loop 
Execute       rtl_gen_preprocess fast_accel 
INFO-FLOW: Model list for RTL generation: fast_accel_Pipeline_Compute_Loop fast_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fast_accel_Pipeline_Compute_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fast_accel_Pipeline_Compute_Loop -top_prefix fast_accel_ -sub_prefix fast_accel_ -mg_file C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel_Pipeline_Compute_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fast_accel_Pipeline_Compute_Loop' pipeline 'Compute_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fast_accel_Pipeline_Compute_Loop' is 6930 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln138_reg_15182_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15s_10s_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_15s_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fast_accel_Pipeline_Compute_Loop'.
Command       create_rtl_model done; 0.533 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.887 seconds; current allocated memory: 1.391 GB.
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl fast_accel_Pipeline_Compute_Loop -style xilinx -f -lang vhdl -o C:/Users/Alan/Desktop/fast/solution1/syn/vhdl/fast_accel_fast_accel_Pipeline_Compute_Loop 
Execute       gen_rtl fast_accel_Pipeline_Compute_Loop -style xilinx -f -lang vlog -o C:/Users/Alan/Desktop/fast/solution1/syn/verilog/fast_accel_fast_accel_Pipeline_Compute_Loop 
Execute       syn_report -csynth -model fast_accel_Pipeline_Compute_Loop -o C:/Users/Alan/Desktop/fast/solution1/syn/report/fast_accel_Pipeline_Compute_Loop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.242 sec.
Execute       syn_report -rtlxml -model fast_accel_Pipeline_Compute_Loop -o C:/Users/Alan/Desktop/fast/solution1/syn/report/fast_accel_Pipeline_Compute_Loop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.124 sec.
Execute       syn_report -verbosereport -model fast_accel_Pipeline_Compute_Loop -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel_Pipeline_Compute_Loop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.54 sec.
Execute       db_write -model fast_accel_Pipeline_Compute_Loop -f -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel_Pipeline_Compute_Loop.adb 
Command       db_write done; 0.601 sec.
Execute       db_write -model fast_accel_Pipeline_Compute_Loop -bindview -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fast_accel_Pipeline_Compute_Loop -p C:/Users/Alan/Desktop/fast/solution1/.autopilot/db -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel_Pipeline_Compute_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fast_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fast_accel -top_prefix  -sub_prefix fast_accel_ -mg_file C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_accel/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_accel/threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_accel/img_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_accel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_accel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fast_accel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fast_accel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.813 seconds; current allocated memory: 1.391 GB.
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl fast_accel -istop -style xilinx -f -lang vhdl -o C:/Users/Alan/Desktop/fast/solution1/syn/vhdl/fast_accel 
Execute       gen_rtl fast_accel -istop -style xilinx -f -lang vlog -o C:/Users/Alan/Desktop/fast/solution1/syn/verilog/fast_accel 
Execute       syn_report -csynth -model fast_accel -o C:/Users/Alan/Desktop/fast/solution1/syn/report/fast_accel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fast_accel -o C:/Users/Alan/Desktop/fast/solution1/syn/report/fast_accel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fast_accel -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.314 sec.
Execute       db_write -model fast_accel -f -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.adb 
Execute       db_write -model fast_accel -bindview -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fast_accel -p C:/Users/Alan/Desktop/fast/solution1/.autopilot/db -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel 
Execute       export_constraint_db -f -tool general -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.constraint.tcl 
Execute       syn_report -designview -model fast_accel -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.design.xml 
Command       syn_report done; 0.22 sec.
Execute       syn_report -csynthDesign -model fast_accel -o C:/Users/Alan/Desktop/fast/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model fast_accel -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model fast_accel -o C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks fast_accel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain fast_accel 
INFO-FLOW: Model list for RTL component generation: fast_accel_Pipeline_Compute_Loop fast_accel
INFO-FLOW: Handling components in module [fast_accel_Pipeline_Compute_Loop] ... 
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel_Pipeline_Compute_Loop.compgen.tcl 
INFO-FLOW: Found component fast_accel_mac_muladd_15s_10s_7ns_15_4_1.
INFO-FLOW: Append model fast_accel_mac_muladd_15s_10s_7ns_15_4_1
INFO-FLOW: Found component fast_accel_mac_muladd_7ns_15s_7ns_15_4_1.
INFO-FLOW: Append model fast_accel_mac_muladd_7ns_15s_7ns_15_4_1
INFO-FLOW: Found component fast_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fast_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fast_accel] ... 
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.compgen.tcl 
INFO-FLOW: Append model fast_accel_Pipeline_Compute_Loop
INFO-FLOW: Append model fast_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fast_accel_mac_muladd_15s_10s_7ns_15_4_1 fast_accel_mac_muladd_7ns_15s_7ns_15_4_1 fast_accel_flow_control_loop_pipe_sequential_init fast_accel_Pipeline_Compute_Loop fast_accel
INFO-FLOW: Generating C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model fast_accel_mac_muladd_15s_10s_7ns_15_4_1
INFO-FLOW: To file: write model fast_accel_mac_muladd_7ns_15s_7ns_15_4_1
INFO-FLOW: To file: write model fast_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fast_accel_Pipeline_Compute_Loop
INFO-FLOW: To file: write model fast_accel
INFO-FLOW: Generating C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.109 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/vlog' tclDir='C:/Users/Alan/Desktop/fast/solution1/.autopilot/db' modelList='fast_accel_mac_muladd_15s_10s_7ns_15_4_1
fast_accel_mac_muladd_7ns_15s_7ns_15_4_1
fast_accel_flow_control_loop_pipe_sequential_init
fast_accel_Pipeline_Compute_Loop
fast_accel
' expOnly='0'
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel_Pipeline_Compute_Loop.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.299 sec.
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.166 seconds; current allocated memory: 1.391 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='fast_accel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Alan/Desktop/fast/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='fast_accel_mac_muladd_15s_10s_7ns_15_4_1
fast_accel_mac_muladd_7ns_15s_7ns_15_4_1
fast_accel_flow_control_loop_pipe_sequential_init
fast_accel_Pipeline_Compute_Loop
fast_accel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel_Pipeline_Compute_Loop.tbgen.tcl 
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.constraint.tcl 
Execute       sc_get_clocks fast_accel 
Execute       source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST fast_accel MODULE2INSTS {fast_accel fast_accel fast_accel_Pipeline_Compute_Loop grp_fast_accel_Pipeline_Compute_Loop_fu_54} INST2MODULE {fast_accel fast_accel grp_fast_accel_Pipeline_Compute_Loop_fu_54 fast_accel_Pipeline_Compute_Loop} INSTDATA {fast_accel {DEPTH 1 CHILDREN grp_fast_accel_Pipeline_Compute_Loop_fu_54} grp_fast_accel_Pipeline_Compute_Loop_fu_54 {DEPTH 2 CHILDREN {}}} MODULEDATA {fast_accel_Pipeline_Compute_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter_2_fu_3274_p2 SOURCE fast/code_src/fast.cpp:138 VARIABLE counter_2 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15s_10s_7ns_15_4_1_U1 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_V_18 LOOP Compute_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15s_10s_7ns_15_4_1_U1 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_V LOOP Compute_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME in_i_V_fu_3306_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE in_i_V LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME in_j_V_fu_3320_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE in_j_V LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_2_fu_5682_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542} VARIABLE ret_V_2 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_fu_9688_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_3_fu_5692_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542} VARIABLE ret_V_3 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_1_fu_9693_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_1 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_4_fu_5702_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542} VARIABLE ret_V_4 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_2_fu_9698_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_2 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_5_fu_5712_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542} VARIABLE ret_V_5 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_3_fu_9703_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_3 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_6_fu_5722_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542} VARIABLE ret_V_6 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_4_fu_9708_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_4 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_7_fu_5732_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542} VARIABLE ret_V_7 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_5_fu_9713_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_5 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_8_fu_5742_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542} VARIABLE ret_V_8 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_6_fu_9718_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_6 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_9_fu_5752_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542} VARIABLE ret_V_9 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_7_fu_9723_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_7 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_10_fu_5762_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542} VARIABLE ret_V_10 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_8_fu_9728_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_8 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_11_fu_5772_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542} VARIABLE ret_V_11 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_9_fu_9733_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_9 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_12_fu_5782_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542} VARIABLE ret_V_12 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_10_fu_9738_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_10 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_13_fu_5792_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542} VARIABLE ret_V_13 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_11_fu_9743_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_11 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_14_fu_5802_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542} VARIABLE ret_V_14 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_12_fu_9748_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_12 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_15_fu_5812_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542} VARIABLE ret_V_15 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_13_fu_9753_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_13 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_16_fu_5822_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542} VARIABLE ret_V_16 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_14_fu_9758_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_14 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_17_fu_5832_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542} VARIABLE ret_V_17 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_15_fu_9763_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61} VARIABLE sub_ln61_15 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_10170_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_1_fu_10180_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232_1 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Comp_hard_V_fu_10190_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE Comp_hard_V LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_3_fu_10232_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232_3 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_4_fu_10242_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232_4 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_5_fu_10252_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232_5 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_6_fu_10258_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232_6 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_7_fu_10268_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232_7 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_8_fu_10278_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232_8 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_9_fu_10383_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232_9 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_10_fu_10284_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232_10 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_11_fu_10294_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232_11 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_12_fu_10304_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232_12 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_13_fu_10310_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232_13 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_14_fu_10320_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232_14 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_15_fu_10330_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232_15 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_16_fu_10395_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE add_ln232_16 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Comp_soft_V_fu_10412_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE Comp_soft_V LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_15s_7ns_15_4_1_U2 SOURCE fast/code_src/fast.cpp:157 VARIABLE mul_ln157 LOOP Compute_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_15s_7ns_15_4_1_U2 SOURCE fast/code_src/fast.cpp:157 VARIABLE add_ln157 LOOP Compute_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_i_V_1_fu_10132_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE out_i_V_1 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_j_V_1_fu_10146_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE out_j_V_1 LOOP Compute_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} fast_accel {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME op2_assign_fu_73_p2 SOURCE fast/code_src/fast.cpp:126 VARIABLE op2_assign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME op2_assign_1_fu_79_p2 SOURCE fast/code_src/fast.cpp:126 VARIABLE op2_assign_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.391 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fast_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for fast_accel.
Execute       syn_report -model fast_accel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
Command     autosyn done; 11.023 sec.
Command   csynth_design done; 40.512 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19 seconds. CPU system time: 1 seconds. Elapsed time: 40.512 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 43.711 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Alan/Desktop/fast/solution1 opened at Sat Nov 12 18:13:11 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 6.7 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.7ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.975 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.116 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.144 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 3.172 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.147 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.252 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   set_clock_uncertainty 6.7 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 6.7 
Execute   source ./fast/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fast/solution1/directives.tcl
Execute     set_directive_top -name fast_accel fast_accel 
INFO: [HLS 200-1510] Running: set_directive_top -name fast_accel fast_accel 
Execute     set_directive_pipeline fast_accel/Col_Loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline fast_accel/Col_Loop 
Execute     set_directive_interface -mode ap_memory -depth 17000 fast_accel img_in 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -depth 17000 fast_accel img_in 
Execute     set_directive_interface -mode ap_memory -depth 17000 -latency 20 fast_accel img_out 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -depth 17000 -latency 20 fast_accel img_out 
Execute     set_directive_pipeline fast_accel/Read_Col_Loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline fast_accel/Read_Col_Loop 
Execute     set_directive_array_partition -type complete -dim 1 calculation loc_array 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 calculation loc_array 
Execute     set_directive_pipeline fast_accel/Compute_Loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline fast_accel/Compute_Loop 
Execute     set_directive_pipeline fast_accel/Preshift_Loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline fast_accel/Preshift_Loop 
Execute     set_directive_array_partition -type complete -dim 1 fast_accel buffer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 fast_accel buffer 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/Alan/Desktop/fast/code_src/fast_test.cpp C:/Users/Alan/Desktop/fast/solution1/./sim/autowrap/testbench/fast_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/Alan/Desktop/fast/solution1/./sim/autowrap/testbench/fast_test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/Alan/Desktop/fast/solution1/./sim/autowrap/testbench/fast_test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.806 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/Alan/Desktop/fast/code_src/fast.cpp C:/Users/Alan/Desktop/fast/solution1/./sim/autowrap/testbench/fast.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/Alan/Desktop/fast/solution1/./sim/autowrap/testbench/fast.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/Alan/Desktop/fast/solution1/./sim/autowrap/testbench/fast.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.123 sec.
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.818 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute     source C:/Users/Alan/Desktop/fast/solution1/.autopilot/db/fast_accel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 21.406 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 35.997 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 35.997 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 39.504 sec.
Execute cleanup_all 
