Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec  8 15:18:14 2023
| Host         : Yasirus-ROG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PE_timing_summary_routed.rpt -pb PE_timing_summary_routed.pb -rpx PE_timing_summary_routed.rpx -warn_on_violation
| Design       : PE
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.353        0.000                      0                    7        0.311        0.000                      0                    7        2.000        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.353        0.000                      0                    7        0.311        0.000                      0                    7        2.000        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.642ns (38.008%)  route 1.047ns (61.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 9.570 - 5.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.845     5.089    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDCE (Prop_fdce_C_Q)         0.518     5.607 r  counter_reg[1]/Q
                         net (fo=2, routed)           1.047     6.654    counter_reg_n_0_[1]
    SLICE_X112Y74        LUT2 (Prop_lut2_I1_O)        0.124     6.778 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.778    p_1_in[1]
    SLICE_X112Y74        FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.669     9.570    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.519    10.089    
                         clock uncertainty           -0.035    10.053    
    SLICE_X112Y74        FDCE (Setup_fdce_C_D)        0.077    10.130    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.130    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.773ns (54.096%)  route 0.656ns (45.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 9.570 - 5.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.845     5.089    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDCE (Prop_fdce_C_Q)         0.478     5.567 f  counter_reg[2]/Q
                         net (fo=2, routed)           0.466     6.033    p_0_in
    SLICE_X112Y74        LUT1 (Prop_lut1_I0_O)        0.295     6.328 r  counter[2]_i_1/O
                         net (fo=3, routed)           0.190     6.518    counter[2]_i_1_n_0
    SLICE_X112Y74        FDCE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.669     9.570    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.519    10.089    
                         clock uncertainty           -0.035    10.053    
    SLICE_X112Y74        FDCE (Setup_fdce_C_CE)      -0.169     9.884    counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.884    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.773ns (54.096%)  route 0.656ns (45.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 9.570 - 5.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.845     5.089    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDCE (Prop_fdce_C_Q)         0.478     5.567 f  counter_reg[2]/Q
                         net (fo=2, routed)           0.466     6.033    p_0_in
    SLICE_X112Y74        LUT1 (Prop_lut1_I0_O)        0.295     6.328 r  counter[2]_i_1/O
                         net (fo=3, routed)           0.190     6.518    counter[2]_i_1_n_0
    SLICE_X112Y74        FDCE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.669     9.570    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.519    10.089    
                         clock uncertainty           -0.035    10.053    
    SLICE_X112Y74        FDCE (Setup_fdce_C_CE)      -0.169     9.884    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.884    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.773ns (54.096%)  route 0.656ns (45.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 9.570 - 5.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.845     5.089    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDCE (Prop_fdce_C_Q)         0.478     5.567 f  counter_reg[2]/Q
                         net (fo=2, routed)           0.466     6.033    p_0_in
    SLICE_X112Y74        LUT1 (Prop_lut1_I0_O)        0.295     6.328 r  counter[2]_i_1/O
                         net (fo=3, routed)           0.190     6.518    counter[2]_i_1_n_0
    SLICE_X112Y74        FDCE                                         r  counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.669     9.570    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.519    10.089    
                         clock uncertainty           -0.035    10.053    
    SLICE_X112Y74        FDCE (Setup_fdce_C_CE)      -0.169     9.884    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.884    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.668ns (38.947%)  route 1.047ns (61.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 9.570 - 5.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.845     5.089    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDCE (Prop_fdce_C_Q)         0.518     5.607 r  counter_reg[1]/Q
                         net (fo=2, routed)           1.047     6.654    counter_reg_n_0_[1]
    SLICE_X112Y74        LUT2 (Prop_lut2_I1_O)        0.150     6.804 r  counter[2]_i_2/O
                         net (fo=1, routed)           0.000     6.804    p_1_in[2]
    SLICE_X112Y74        FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.669     9.570    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.519    10.089    
                         clock uncertainty           -0.035    10.053    
    SLICE_X112Y74        FDCE (Setup_fdce_C_D)        0.118    10.171    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.171    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            valid_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.478ns (43.151%)  route 0.630ns (56.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 9.570 - 5.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.845     5.089    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDCE (Prop_fdce_C_Q)         0.478     5.567 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.630     6.196    p_0_in
    SLICE_X113Y74        FDCE                                         r  valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.669     9.570    clk_IBUF_BUFG
    SLICE_X113Y74        FDCE                                         r  valid_reg/C
                         clock pessimism              0.497    10.067    
                         clock uncertainty           -0.035    10.031    
    SLICE_X113Y74        FDCE (Setup_fdce_C_CE)      -0.376     9.655    valid_reg
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.642ns (49.150%)  route 0.664ns (50.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 9.570 - 5.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.845     5.089    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDCE (Prop_fdce_C_Q)         0.518     5.607 f  counter_reg[0]/Q
                         net (fo=3, routed)           0.664     6.271    counter_reg_n_0_[0]
    SLICE_X112Y74        LUT1 (Prop_lut1_I0_O)        0.124     6.395 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.395    p_1_in[0]
    SLICE_X112Y74        FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.669     9.570    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.519    10.089    
                         clock uncertainty           -0.035    10.053    
    SLICE_X112Y74        FDCE (Setup_fdce_C_D)        0.081    10.134    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.134    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  3.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.208ns (47.037%)  route 0.234ns (52.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.623     1.490    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDCE (Prop_fdce_C_Q)         0.164     1.654 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.234     1.888    counter_reg_n_0_[0]
    SLICE_X112Y74        LUT2 (Prop_lut2_I0_O)        0.044     1.932 r  counter[2]_i_2/O
                         net (fo=1, routed)           0.000     1.932    p_1_in[2]
    SLICE_X112Y74        FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.892     2.007    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.518     1.490    
    SLICE_X112Y74        FDCE (Hold_fdce_C_D)         0.131     1.621    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.370%)  route 0.232ns (52.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.623     1.490    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDCE (Prop_fdce_C_Q)         0.164     1.654 f  counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.886    counter_reg_n_0_[0]
    SLICE_X112Y74        LUT1 (Prop_lut1_I0_O)        0.045     1.931 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.931    p_1_in[0]
    SLICE_X112Y74        FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.892     2.007    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.518     1.490    
    SLICE_X112Y74        FDCE (Hold_fdce_C_D)         0.121     1.611    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.156%)  route 0.234ns (52.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.623     1.490    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDCE (Prop_fdce_C_Q)         0.164     1.654 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.234     1.888    counter_reg_n_0_[0]
    SLICE_X112Y74        LUT2 (Prop_lut2_I0_O)        0.045     1.933 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.933    p_1_in[1]
    SLICE_X112Y74        FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.892     2.007    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.518     1.490    
    SLICE_X112Y74        FDCE (Hold_fdce_C_D)         0.120     1.610    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            valid_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.367%)  route 0.238ns (61.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.623     1.490    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDCE (Prop_fdce_C_Q)         0.148     1.638 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.238     1.875    p_0_in
    SLICE_X113Y74        FDCE                                         r  valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.892     2.007    clk_IBUF_BUFG
    SLICE_X113Y74        FDCE                                         r  valid_reg/C
                         clock pessimism             -0.505     1.503    
    SLICE_X113Y74        FDCE (Hold_fdce_C_CE)       -0.092     1.411    valid_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.246ns (53.836%)  route 0.211ns (46.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.623     1.490    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDCE (Prop_fdce_C_Q)         0.148     1.638 f  counter_reg[2]/Q
                         net (fo=2, routed)           0.155     1.793    p_0_in
    SLICE_X112Y74        LUT1 (Prop_lut1_I0_O)        0.098     1.891 r  counter[2]_i_1/O
                         net (fo=3, routed)           0.056     1.947    counter[2]_i_1_n_0
    SLICE_X112Y74        FDCE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.892     2.007    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.518     1.490    
    SLICE_X112Y74        FDCE (Hold_fdce_C_CE)       -0.016     1.474    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.246ns (53.836%)  route 0.211ns (46.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.623     1.490    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDCE (Prop_fdce_C_Q)         0.148     1.638 f  counter_reg[2]/Q
                         net (fo=2, routed)           0.155     1.793    p_0_in
    SLICE_X112Y74        LUT1 (Prop_lut1_I0_O)        0.098     1.891 r  counter[2]_i_1/O
                         net (fo=3, routed)           0.056     1.947    counter[2]_i_1_n_0
    SLICE_X112Y74        FDCE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.892     2.007    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.518     1.490    
    SLICE_X112Y74        FDCE (Hold_fdce_C_CE)       -0.016     1.474    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.246ns (53.836%)  route 0.211ns (46.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.623     1.490    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDCE (Prop_fdce_C_Q)         0.148     1.638 f  counter_reg[2]/Q
                         net (fo=2, routed)           0.155     1.793    p_0_in
    SLICE_X112Y74        LUT1 (Prop_lut1_I0_O)        0.098     1.891 r  counter[2]_i_1/O
                         net (fo=3, routed)           0.056     1.947    counter[2]_i_1_n_0
    SLICE_X112Y74        FDCE                                         r  counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.892     2.007    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.518     1.490    
    SLICE_X112Y74        FDCE (Hold_fdce_C_CE)       -0.016     1.474    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.473    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X112Y74   counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X112Y74   counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X112Y74   counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X113Y74   valid_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y74   counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y74   counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y74   counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X113Y74   valid_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y74   counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y74   counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y74   counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X113Y74   valid_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y74   counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y74   counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y74   counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X113Y74   valid_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y74   counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y74   counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y74   counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X113Y74   valid_reg/C



