;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @230
	SUB #872, 233
	SLT @-127, 100
	DJN <127, 106
	SUB #872, 233
	CMP -7, <-123
	DJN <147, 106
	DJN <147, 106
	CMP #872, 233
	SPL -7, @-123
	SUB <12, @10
	ADD -207, <-106
	MOV -307, <123
	SUB <12, @10
	SUB @127, 106
	MOV -7, <-25
	MOV -307, <123
	SLT @0, @2
	SPL -7, @-123
	SUB -7, <-123
	SUB -7, <-123
	SUB -7, <-123
	JMP <127, 106
	SUB -207, <-106
	SUB -207, <-106
	SPL -7, @-123
	SPL -7, @-123
	SUB #12, @10
	SUB #72, @230
	JMZ -7, @-25
	SPL -700, -600
	SUB -207, <-106
	DJN <-127, 100
	DJN <127, 106
	ADD 0, @12
	SUB #72, @230
	SPL 0, <402
	ADD #0, -0
	SPL @300, 90
	SPL @300, 90
	ADD 3, 21
	CMP -207, <-126
	ADD 3, 21
	MOV -1, <-29
	DJN 32, <10
	CMP -207, <-126
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
