module mul_test;
    reg [15:0] data_in;
    reg clk, start;
    wire done;
    wire eqz;
    wire lda, ldb, ldp, clrp, decb;
    wire [15:0] y;  // <-- Added wire for output y

    // Include 'y' in the port connection
    mul_datapath DP(eqz, lda, ldb, ldp, clrp, decb, data_in, clk, y);
    CONTROLLER CON(done, lda, ldb, ldp, decb, clrp, start, clk, eqz);

    initial begin
        clk = 1'b0;
        #3 start = 1'b1;
        #500 $finish;
    end

    always #5 clk = ~clk;

    initial begin
        #17 data_in = 17;
        #10 data_in = 5;
    end

    initial begin
        $monitor($time, " y=%d done=%b", y, done);  // Now uses 'y' properly

        $dumpfile("mul.vcd");
        $dumpvars(0, mul_test);
    end
endmodule
