<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › mtd › nand › ppchameleonevb.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ppchameleonevb.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  drivers/mtd/nand/ppchameleonevb.c</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2003 DAVE Srl (info@wawnet.biz)</span>
<span class="cm"> *</span>
<span class="cm"> *  Derived from drivers/mtd/nand/edb7312.c</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> *  Overview:</span>
<span class="cm"> *   This is a device driver for the NAND flash devices found on the</span>
<span class="cm"> *   PPChameleon/PPChameleonEVB system.</span>
<span class="cm"> *   PPChameleon options (autodetected):</span>
<span class="cm"> *   - BA model: no NAND</span>
<span class="cm"> *   - ME model: 32MB (Samsung K9F5608U0B)</span>
<span class="cm"> *   - HI model: 128MB (Samsung K9F1G08UOM)</span>
<span class="cm"> *   PPChameleonEVB options:</span>
<span class="cm"> *   - 32MB (Samsung K9F5608U0B)</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/mtd.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/nand.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/partitions.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;platforms/PPChameleonEVB.h&gt;</span>

<span class="cp">#undef USE_READY_BUSY_PIN</span>
<span class="cp">#define USE_READY_BUSY_PIN</span>
<span class="cm">/* see datasheets (tR) */</span>
<span class="cp">#define NAND_BIG_DELAY_US		25</span>
<span class="cp">#define NAND_SMALL_DELAY_US		10</span>

<span class="cm">/* handy sizes */</span>
<span class="cp">#define SZ_4M                           0x00400000</span>
<span class="cp">#define NAND_SMALL_SIZE                 0x02000000</span>
<span class="cp">#define NAND_MTD_NAME		&quot;ppchameleon-nand&quot;</span>
<span class="cp">#define NAND_EVB_MTD_NAME	&quot;ppchameleonevb-nand&quot;</span>

<span class="cm">/* GPIO pins used to drive NAND chip mounted on processor module */</span>
<span class="cp">#define NAND_nCE_GPIO_PIN 		(0x80000000 &gt;&gt; 1)</span>
<span class="cp">#define NAND_CLE_GPIO_PIN 		(0x80000000 &gt;&gt; 2)</span>
<span class="cp">#define NAND_ALE_GPIO_PIN 		(0x80000000 &gt;&gt; 3)</span>
<span class="cp">#define NAND_RB_GPIO_PIN 		(0x80000000 &gt;&gt; 4)</span>
<span class="cm">/* GPIO pins used to drive NAND chip mounted on EVB */</span>
<span class="cp">#define NAND_EVB_nCE_GPIO_PIN 	(0x80000000 &gt;&gt; 14)</span>
<span class="cp">#define NAND_EVB_CLE_GPIO_PIN 	(0x80000000 &gt;&gt; 15)</span>
<span class="cp">#define NAND_EVB_ALE_GPIO_PIN 	(0x80000000 &gt;&gt; 16)</span>
<span class="cp">#define NAND_EVB_RB_GPIO_PIN 	(0x80000000 &gt;&gt; 31)</span>

<span class="cm">/*</span>
<span class="cm"> * MTD structure for PPChameleonEVB board</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">ppchameleon_mtd</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">ppchameleonevb_mtd</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Module stuff</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ppchameleon_fio_pbase</span> <span class="o">=</span> <span class="n">CFG_NAND0_PADDR</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ppchameleonevb_fio_pbase</span> <span class="o">=</span> <span class="n">CFG_NAND1_PADDR</span><span class="p">;</span>

<span class="cp">#ifdef MODULE</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">ppchameleon_fio_pbase</span><span class="p">,</span> <span class="n">ulong</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">ppchameleonevb_fio_pbase</span><span class="p">,</span> <span class="n">ulong</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="n">__setup</span><span class="p">(</span><span class="s">&quot;ppchameleon_fio_pbase=&quot;</span><span class="p">,</span> <span class="n">ppchameleon_fio_pbase</span><span class="p">);</span>
<span class="n">__setup</span><span class="p">(</span><span class="s">&quot;ppchameleonevb_fio_pbase=&quot;</span><span class="p">,</span> <span class="n">ppchameleonevb_fio_pbase</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Define static partitions for flash devices</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">mtd_partition</span> <span class="n">partition_info_hi</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
      <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PPChameleon HI Nand Flash&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">128</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span>
      <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mtd_partition</span> <span class="n">partition_info_me</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
      <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PPChameleon ME Nand Flash&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">32</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span>
      <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mtd_partition</span> <span class="n">partition_info_evb</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
      <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PPChameleonEVB Nand Flash&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">32</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span>
      <span class="p">}</span>
<span class="p">};</span>

<span class="cp">#define NUM_PARTITIONS 1</span>

<span class="cm">/*</span>
<span class="cm"> *	hardware specific access to control-lines</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ppchameleon_hwcontrol</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtdinfo</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctrl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="n">NAND_CTRL_CHANGE</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#error Missing headerfiles. No way to fix this. -tglx</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">cmd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">NAND_CTL_SETCLE</span>:
			<span class="n">MACRO_NAND_CTL_SETCLE</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">CFG_NAND0_PADDR</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">NAND_CTL_CLRCLE</span>:
			<span class="n">MACRO_NAND_CTL_CLRCLE</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">CFG_NAND0_PADDR</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">NAND_CTL_SETALE</span>:
			<span class="n">MACRO_NAND_CTL_SETALE</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">CFG_NAND0_PADDR</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">NAND_CTL_CLRALE</span>:
			<span class="n">MACRO_NAND_CTL_CLRALE</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">CFG_NAND0_PADDR</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">NAND_CTL_SETNCE</span>:
			<span class="n">MACRO_NAND_ENABLE_CE</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">CFG_NAND0_PADDR</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">NAND_CTL_CLRNCE</span>:
			<span class="n">MACRO_NAND_DISABLE_CE</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">CFG_NAND0_PADDR</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">!=</span> <span class="n">NAND_CMD_NONE</span><span class="p">)</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">cmd</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">IO_ADDR_W</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ppchameleonevb_hwcontrol</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtdinfo</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span>
				     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctrl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="n">NAND_CTRL_CHANGE</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#error Missing headerfiles. No way to fix this. -tglx</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">cmd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">NAND_CTL_SETCLE</span>:
			<span class="n">MACRO_NAND_CTL_SETCLE</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">CFG_NAND1_PADDR</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">NAND_CTL_CLRCLE</span>:
			<span class="n">MACRO_NAND_CTL_CLRCLE</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">CFG_NAND1_PADDR</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">NAND_CTL_SETALE</span>:
			<span class="n">MACRO_NAND_CTL_SETALE</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">CFG_NAND1_PADDR</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">NAND_CTL_CLRALE</span>:
			<span class="n">MACRO_NAND_CTL_CLRALE</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">CFG_NAND1_PADDR</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">NAND_CTL_SETNCE</span>:
			<span class="n">MACRO_NAND_ENABLE_CE</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">CFG_NAND1_PADDR</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">NAND_CTL_CLRNCE</span>:
			<span class="n">MACRO_NAND_DISABLE_CE</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">CFG_NAND1_PADDR</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">!=</span> <span class="n">NAND_CMD_NONE</span><span class="p">)</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">cmd</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">IO_ADDR_W</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef USE_READY_BUSY_PIN</span>
<span class="cm">/*</span>
<span class="cm"> *	read device ready pin</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">ppchameleon_device_ready</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">minfo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">in_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_IR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">NAND_RB_GPIO_PIN</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ppchameleonevb_device_ready</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">minfo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">in_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_IR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">NAND_EVB_RB_GPIO_PIN</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Main initialization routine</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">ppchameleonevb_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="n">this</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ppchameleon_fio_base</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ppchameleonevb_fio_base</span><span class="p">;</span>

	<span class="cm">/*********************************</span>
<span class="cm">	* Processor module NAND (if any) *</span>
<span class="cm">	*********************************/</span>
	<span class="cm">/* Allocate memory for MTD device structure and private data */</span>
	<span class="n">ppchameleon_mtd</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span><span class="p">)</span> <span class="o">+</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">nand_chip</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ppchameleon_mtd</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;Unable to allocate PPChameleon NAND MTD device structure.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* map physical address */</span>
	<span class="n">ppchameleon_fio_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">ppchameleon_fio_pbase</span><span class="p">,</span> <span class="n">SZ_4M</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ppchameleon_fio_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;ioremap PPChameleon NAND flash failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">ppchameleon_mtd</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Get pointer to private data */</span>
	<span class="n">this</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="p">)(</span><span class="o">&amp;</span><span class="n">ppchameleon_mtd</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>

	<span class="cm">/* Initialize structures */</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">ppchameleon_mtd</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span><span class="p">));</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">this</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">nand_chip</span><span class="p">));</span>

	<span class="cm">/* Link the private data with the MTD structure */</span>
	<span class="n">ppchameleon_mtd</span><span class="o">-&gt;</span><span class="n">priv</span> <span class="o">=</span> <span class="n">this</span><span class="p">;</span>
	<span class="n">ppchameleon_mtd</span><span class="o">-&gt;</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">;</span>

	<span class="cm">/* Initialize GPIOs */</span>
	<span class="cm">/* Pin mapping for NAND chip */</span>
	<span class="cm">/*</span>
<span class="cm">	   CE   GPIO_01</span>
<span class="cm">	   CLE  GPIO_02</span>
<span class="cm">	   ALE  GPIO_03</span>
<span class="cm">	   R/B  GPIO_04</span>
<span class="cm">	 */</span>
	<span class="cm">/* output select */</span>
	<span class="n">out_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_OSRH</span><span class="p">,</span> <span class="n">in_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_OSRH</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xC0FFFFFF</span><span class="p">);</span>
	<span class="cm">/* three-state select */</span>
	<span class="n">out_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TSRH</span><span class="p">,</span> <span class="n">in_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TSRH</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xC0FFFFFF</span><span class="p">);</span>
	<span class="cm">/* enable output driver */</span>
	<span class="n">out_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TCR</span><span class="p">,</span>
		 <span class="n">in_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TCR</span><span class="p">)</span> <span class="o">|</span> <span class="n">NAND_nCE_GPIO_PIN</span> <span class="o">|</span> <span class="n">NAND_CLE_GPIO_PIN</span> <span class="o">|</span> <span class="n">NAND_ALE_GPIO_PIN</span><span class="p">);</span>
<span class="cp">#ifdef USE_READY_BUSY_PIN</span>
	<span class="cm">/* three-state select */</span>
	<span class="n">out_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TSRH</span><span class="p">,</span> <span class="n">in_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TSRH</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF3FFFFF</span><span class="p">);</span>
	<span class="cm">/* high-impedecence */</span>
	<span class="n">out_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TCR</span><span class="p">,</span> <span class="n">in_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TCR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">NAND_RB_GPIO_PIN</span><span class="p">));</span>
	<span class="cm">/* input select */</span>
	<span class="n">out_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_ISR1H</span><span class="p">,</span>
		 <span class="p">(</span><span class="n">in_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_ISR1H</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF3FFFFF</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00400000</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="cm">/* insert callbacks */</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">IO_ADDR_R</span> <span class="o">=</span> <span class="n">ppchameleon_fio_base</span><span class="p">;</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">IO_ADDR_W</span> <span class="o">=</span> <span class="n">ppchameleon_fio_base</span><span class="p">;</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">cmd_ctrl</span> <span class="o">=</span> <span class="n">ppchameleon_hwcontrol</span><span class="p">;</span>
<span class="cp">#ifdef USE_READY_BUSY_PIN</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">dev_ready</span> <span class="o">=</span> <span class="n">ppchameleon_device_ready</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">chip_delay</span> <span class="o">=</span> <span class="n">NAND_BIG_DELAY_US</span><span class="p">;</span>
	<span class="cm">/* ECC mode */</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">ecc</span><span class="p">.</span><span class="n">mode</span> <span class="o">=</span> <span class="n">NAND_ECC_SOFT</span><span class="p">;</span>

	<span class="cm">/* Scan to find existence of the device (it could not be mounted) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nand_scan</span><span class="p">(</span><span class="n">ppchameleon_mtd</span><span class="p">,</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">iounmap</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">ppchameleon_fio_base</span><span class="p">);</span>
		<span class="n">ppchameleon_fio_base</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">ppchameleon_mtd</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">nand_evb_init</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#ifndef USE_READY_BUSY_PIN</span>
	<span class="cm">/* Adjust delay if necessary */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ppchameleon_mtd</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">==</span> <span class="n">NAND_SMALL_SIZE</span><span class="p">)</span>
		<span class="n">this</span><span class="o">-&gt;</span><span class="n">chip_delay</span> <span class="o">=</span> <span class="n">NAND_SMALL_DELAY_US</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="n">ppchameleon_mtd</span><span class="o">-&gt;</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ppchameleon-nand&quot;</span><span class="p">;</span>

	<span class="cm">/* Register the partitions */</span>
	<span class="n">mtd_device_parse_register</span><span class="p">(</span><span class="n">ppchameleon_mtd</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
				  <span class="n">ppchameleon_mtd</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">==</span> <span class="n">NAND_SMALL_SIZE</span> <span class="o">?</span>
					<span class="n">partition_info_me</span> <span class="o">:</span> <span class="n">partition_info_hi</span><span class="p">,</span>
				  <span class="n">NUM_PARTITIONS</span><span class="p">);</span>

 <span class="nl">nand_evb_init:</span>
	<span class="cm">/****************************</span>
<span class="cm">	* EVB NAND (always present) *</span>
<span class="cm">	****************************/</span>
	<span class="cm">/* Allocate memory for MTD device structure and private data */</span>
	<span class="n">ppchameleonevb_mtd</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span><span class="p">)</span> <span class="o">+</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">nand_chip</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ppchameleonevb_mtd</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;Unable to allocate PPChameleonEVB NAND MTD device structure.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ppchameleon_fio_base</span><span class="p">)</span>
			<span class="n">iounmap</span><span class="p">(</span><span class="n">ppchameleon_fio_base</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* map physical address */</span>
	<span class="n">ppchameleonevb_fio_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">ppchameleonevb_fio_pbase</span><span class="p">,</span> <span class="n">SZ_4M</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ppchameleonevb_fio_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;ioremap PPChameleonEVB NAND flash failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">ppchameleonevb_mtd</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ppchameleon_fio_base</span><span class="p">)</span>
			<span class="n">iounmap</span><span class="p">(</span><span class="n">ppchameleon_fio_base</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Get pointer to private data */</span>
	<span class="n">this</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="p">)(</span><span class="o">&amp;</span><span class="n">ppchameleonevb_mtd</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>

	<span class="cm">/* Initialize structures */</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">ppchameleonevb_mtd</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span><span class="p">));</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">this</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">nand_chip</span><span class="p">));</span>

	<span class="cm">/* Link the private data with the MTD structure */</span>
	<span class="n">ppchameleonevb_mtd</span><span class="o">-&gt;</span><span class="n">priv</span> <span class="o">=</span> <span class="n">this</span><span class="p">;</span>

	<span class="cm">/* Initialize GPIOs */</span>
	<span class="cm">/* Pin mapping for NAND chip */</span>
	<span class="cm">/*</span>
<span class="cm">	   CE   GPIO_14</span>
<span class="cm">	   CLE  GPIO_15</span>
<span class="cm">	   ALE  GPIO_16</span>
<span class="cm">	   R/B  GPIO_31</span>
<span class="cm">	 */</span>
	<span class="cm">/* output select */</span>
	<span class="n">out_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_OSRH</span><span class="p">,</span> <span class="n">in_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_OSRH</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFF0</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_OSRL</span><span class="p">,</span> <span class="n">in_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_OSRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3FFFFFFF</span><span class="p">);</span>
	<span class="cm">/* three-state select */</span>
	<span class="n">out_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TSRH</span><span class="p">,</span> <span class="n">in_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TSRH</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFF0</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TSRL</span><span class="p">,</span> <span class="n">in_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TSRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3FFFFFFF</span><span class="p">);</span>
	<span class="cm">/* enable output driver */</span>
	<span class="n">out_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TCR</span><span class="p">,</span> <span class="n">in_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TCR</span><span class="p">)</span> <span class="o">|</span> <span class="n">NAND_EVB_nCE_GPIO_PIN</span> <span class="o">|</span>
		 <span class="n">NAND_EVB_CLE_GPIO_PIN</span> <span class="o">|</span> <span class="n">NAND_EVB_ALE_GPIO_PIN</span><span class="p">);</span>
<span class="cp">#ifdef USE_READY_BUSY_PIN</span>
	<span class="cm">/* three-state select */</span>
	<span class="n">out_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TSRL</span><span class="p">,</span> <span class="n">in_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TSRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">);</span>
	<span class="cm">/* high-impedecence */</span>
	<span class="n">out_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TCR</span><span class="p">,</span> <span class="n">in_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_TCR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">NAND_EVB_RB_GPIO_PIN</span><span class="p">));</span>
	<span class="cm">/* input select */</span>
	<span class="n">out_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_ISR1L</span><span class="p">,</span>
		 <span class="p">(</span><span class="n">in_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="p">)</span><span class="n">GPIO0_ISR1L</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00000001</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="cm">/* insert callbacks */</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">IO_ADDR_R</span> <span class="o">=</span> <span class="n">ppchameleonevb_fio_base</span><span class="p">;</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">IO_ADDR_W</span> <span class="o">=</span> <span class="n">ppchameleonevb_fio_base</span><span class="p">;</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">cmd_ctrl</span> <span class="o">=</span> <span class="n">ppchameleonevb_hwcontrol</span><span class="p">;</span>
<span class="cp">#ifdef USE_READY_BUSY_PIN</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">dev_ready</span> <span class="o">=</span> <span class="n">ppchameleonevb_device_ready</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">chip_delay</span> <span class="o">=</span> <span class="n">NAND_SMALL_DELAY_US</span><span class="p">;</span>

	<span class="cm">/* ECC mode */</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">ecc</span><span class="p">.</span><span class="n">mode</span> <span class="o">=</span> <span class="n">NAND_ECC_SOFT</span><span class="p">;</span>

	<span class="cm">/* Scan to find existence of the device */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nand_scan</span><span class="p">(</span><span class="n">ppchameleonevb_mtd</span><span class="p">,</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">iounmap</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">ppchameleonevb_fio_base</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">ppchameleonevb_mtd</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ppchameleon_fio_base</span><span class="p">)</span>
			<span class="n">iounmap</span><span class="p">(</span><span class="n">ppchameleon_fio_base</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ppchameleonevb_mtd</span><span class="o">-&gt;</span><span class="n">name</span> <span class="o">=</span> <span class="n">NAND_EVB_MTD_NAME</span><span class="p">;</span>

	<span class="cm">/* Register the partitions */</span>
	<span class="n">mtd_device_parse_register</span><span class="p">(</span><span class="n">ppchameleonevb_mtd</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
				  <span class="n">ppchameleon_mtd</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">==</span> <span class="n">NAND_SMALL_SIZE</span> <span class="o">?</span>
				  <span class="n">partition_info_me</span> <span class="o">:</span> <span class="n">partition_info_hi</span><span class="p">,</span>
				  <span class="n">NUM_PARTITIONS</span><span class="p">);</span>

	<span class="cm">/* Return happy */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">ppchameleonevb_init</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Clean up routine</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">ppchameleonevb_cleanup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="n">this</span><span class="p">;</span>

	<span class="cm">/* Release resources, unregister device(s) */</span>
	<span class="n">nand_release</span><span class="p">(</span><span class="n">ppchameleon_mtd</span><span class="p">);</span>
	<span class="n">nand_release</span><span class="p">(</span><span class="n">ppchameleonevb_mtd</span><span class="p">);</span>

	<span class="cm">/* Release iomaps */</span>
	<span class="n">this</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">ppchameleon_mtd</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">iounmap</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">this</span><span class="o">-&gt;</span><span class="n">IO_ADDR_R</span><span class="p">);</span>
	<span class="n">this</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">ppchameleonevb_mtd</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">iounmap</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">this</span><span class="o">-&gt;</span><span class="n">IO_ADDR_R</span><span class="p">);</span>

	<span class="cm">/* Free the MTD device structure */</span>
	<span class="n">kfree</span> <span class="p">(</span><span class="n">ppchameleon_mtd</span><span class="p">);</span>
	<span class="n">kfree</span> <span class="p">(</span><span class="n">ppchameleonevb_mtd</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">ppchameleonevb_cleanup</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;DAVE Srl &lt;support-ppchameleon@dave-tech.it&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;MTD map driver for DAVE Srl PPChameleonEVB board&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
