[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of BC7VX690TABG1927I production of BEIJING MICROELECTRONICS TECHNOLOGY INSTITUTE from the text:0BQ7VSeries\nBQ7VSeriesFPGA\nDatasheet\nPartNumber:BQ7VX330TBG1761/BQ7VX690TBG1761\n/BQ7VX690TBG1927Ver1.0\n1BQ7VSeriesPageofReviseControl\nVersion\nNo.Publish\nTimeRevised\nChapterReviseIntroduction Note\n1.020220121 InitialRelease.\n2BQ7VSeriesINDEX\n1.ProductDescription.................................................................................................4\n1.1Features............................................................................................................................4\n1.2GeneralDescription........................................................................................................5\n2.DCCharacteristics...................................................................................................6\n2.1AbsoluteMaximumRatings...........................................................................................6\n2.2RecommendedOperatingConditions...........................................................................7\n3.PinoutInformationandPackage............................................................................8\n3.1BQ7VX330TBG1761-PBGA1761..................................................................................8\n3.2BQ7VX690TBG1761-PBGA1761..................................................................................9\n3.3BQ7VX690TBG1927-PBGA1927................................................................................11\n4.ArchitectureFeatures.............................................................................................14\n4.1Input/OutputBlocks(SelectIO)...................................................................................14\n4.2ConfigurableLogicBlock(CLB)..................................................................................15\n4.3GlobalClocking.............................................................................................................15\n4.4BlockRAM....................................................................................................................17\n4.5DSPSlice........................................................................................................................18\n4.6IntegratedBlockforPCIExpressDesigns.................................................................18\n4.7BoundaryScan..............................................................................................................19\n4.8RocketIOGTHTransceivers.......................................................................................19\n4.9XADC.............................................................................................................................21\n4.10Configuration..............................................................................................................22\n5.ElectricalCharacteristics......................................................................................41\n6.TypicalApplications...............................................................................................45\n7.NotesforApplication.............................................................................................46\n7.1ProductIntroductionofApplication...........................................................................46\n7.2AttentionMatters..........................................................................................................46\n7.3ProductProtection........................................................................................................46\nAppendixISolderingSuggestion...........................................................................48\nAppendixIIPinoutInformationandPackage.....................................................48\n3BQ7VSeriesService&Supply......................................................................................................185\n4BQ7VSeries1.ProductDescription\n1.1Features\n\uf0d8FullycompatiblewithVirtex7seriesof\nXilinxandhighersecurity\n\uf0b2Optimizedforhighestsystem\nperformance\n\uf0b2SpeedgradesamewithVirtex7series\n“-1M”\n\uf0b2Solvethe“StarBleed”vulnerabilityat\nthehardwarelevel,providehigher\nsecurityforusers\n\uf0d8ConfigurableLogicBlock（CLB）\n\uf0b2Real6-inputlook-uptables(LUTs)\n\uf0b2MemorycapabilitywithintheLUT\n\uf0b2Registerandshiftregister\nfunctionality\n\uf0d8ClockManagementTile(CMT)\n\uf0b2High-speedbuffersandroutingfor\nlow-skewclockdistribution\n\uf0b2Frequencysynthesisandphase\nshifting\n\uf0b2Low-jitterclockgenerationandjitter\nfiltering\n\uf0d8BlockRAM\n\uf0b2Dual-port36KbblockRAMwithport\nwidthsofupto72\n\uf0b2ProgrammableFIFOlogic\n\uf0b2Built-inoptionalerrorcorrection\ncircuitry\n\uf0d8DigitalSignalProcessingSlice(DSP)\n\uf0b225×18two'scomplement\nmultiplier/48-bitaccumulator\n\uf0b2Powersavingpre-addertooptimize\nsymmetricalfilterapplications\n\uf0b2Optionalpipelining,optionalALU,\nanddedicatedbusesforcascading\n\uf0d8Input/Output（IOB）\n\uf0b2High-performanceSelectIO\ntechnologywithsupportforDDR3\n\uf0b2Highrange(HR)I/O1,from1.2Vto\n3.3V\n\uf0b2Highperformance(HP)I/O,from1.2Vto1.8V\n\uf0b2High-frequencydecouplingcapacitors\nforenhancedsignalintegrity\n\uf0b2DigitallyControlledImpedancethat\ncanbe3-statedforlowestpower,\nhigh-speedI/Ooperation\n\uf0d8Low-PowerGigabitTransceivers（GTH）\n\uf0b2capableof8.5Gb/slinerates\n\uf0b2Low-powermodetooptimizechip-\nto-chipinterfaces\n\uf0d8IntegratedInterfaceBlocksforPCI\nExpressDesigns\n\uf0b2ComplianttothePCIExpressBase\nSpecification3.0withEndpointand\nRootPortcapability\n\uf0d8Configuration\n\uf0b2High-speedSPIandBPIFlash\nconfiguration\n\uf0b2256-bitAESencryptionwithHMAC/\nSHA-256authentication\n\uf0b2Partialreconfiguration\n\uf0d8XADC(Analog-to-DigitalConverter)\n\uf0b212-bit1MSPSanalog-to-digital\nconverters(ADCs)\n\uf0b2Upto17flexibleanduser-configurable\nanaloginputs\n\uf0b2On-chiptemperatureandpowersupply\nvoltagesensors\n\uf0b2ContinuousJTAGaccesstoADC\nmeasurements\n\uf0d828nmCMOSProcessTechnology\n\uf0d81.0VCoreVoltage\n\uf0d8Reliability\n\uf0b2temperaturerange:–55℃to+125℃\n\uf0b2ESD(humanbodymodel):\n2000VforregularI/Oandpower,\n1500VforGTHTransceivers.\nNotes:\n1.BQ7VX690TdoesnotincludeHR.\n5BQ7VSeries1.2GeneralDescription\nTheBQ7VSeriesFPGAisanewgenerationofhighperformanceSRAMFPGA.Inadditiontothe\nadvanced,high-performancelogicfabric,BQ7VFPGAscontainmanyhard-IPsystemlevelblocks,\nincludingpowerful36-KbitblockRAM/FIFOs,25x18DSPslices,SelectIOtechnologywith\nbuilt-indigitally-controlledimpedance,ChipSyncsource-synchronousinterfaceblocks,system\nmonitorfunctionality,enhancedclockmanagementtileswithintegratedmixed-modeclockmanager\nandphase-lockedloopclockgenerators,andadvancedconfigurationoptions.Additionalplatform\ndependentfeaturesincludepower-optimizedhigh-speedserialtransceiverblocksforenhancedserial\nconnectivity,andintegratedblocksforPCIExpress.Mostimportantly,BQ7VFPGAsprovidehigher\nsecurityforusersbysolvingthe“StarBleed”vulnerabilityatthehardwarelevel.Thesefeaturesallow\nadvancedlogicdesignerstobuildhighlevelsofperformanceandfunctionalityintotheirFPGA-based\nsystems.Builtona28-nmCMOSprocesstechnology,BQ7VFPGAsareaprogrammablealternative\ntocustomASICtechnology.Themostadvancedsystemdesignsrequiretheprogrammablestrengthof\nFPGAs.BQ7VFPGAsofferthebestsolutionforaddressingtheneedsofhigh-performancelogic\ndesigners,high-performanceDSPdesigners,andhigh-performanceembeddedsystemsdesignerswith\nunprecedentedlogic,DSP,hard/softmicroprocessor,andconnectivitycapabilities.\nTheBQ7VseriesFPGAcurrentlyincludesthreeproductsBQ7VX330TBG1761,\nBQ7VX690TBG1761andBQ7VX690TBG1927.Thedetailsareasfollows：\nDeviceCLB\nDSP\nsliceBRAM\nMAX\n(Kb)CMTPCIeGTHXADCUser\nIOPackage\nsliceDistributed\nRAM(Kb)\nBQ7VX330TBG1761510004388112027000142281700PBGA1761\nBQ7VX690TBG176110830010888360052920203361850PBGA1761\nBQ7VX690TBG192710830010888360052920203801600PBGA1927\n6BQ7VSeries2.DCCharacteristics\n2.1AbsoluteMaximumRatings\na)Internalsupplyvoltage（VCCINT）：-0.5V～1.1V\nb)Auxiliarysupplyvoltage（VCCAUX）：-0.5V～2.0V\nc)Auxiliarysupplyvoltage（VCCAUX_IO）：-0.5V～2.06V\nd)SupplyvoltagefortheblockRAMmemories（VCCBRAM）：-0.5V～1.1V\ne)Outputdriverssupplyvoltage（VCCO）：-0.5V～3.6V（3.3VHRI/Obanks）\n-0.5V～2.0V（1.8VHPI/Obanks）\nf)Keymemorybatterybackupsupply（VCCBATT）：-0.5V～2.0V\ng)Inputreferencevoltage（VREF）：-0.5V～2.0V\nh)I/Oinputvoltage（VIN）：\n-0.40V～VCCO+0.55V（3.3VHRI/Obanks）\n-0.55V～VCCO+0.55V（1.8VHPI/Obanks）\n-0.40V～2.625V（whenVCCO=3.3VforVREFanddifferentialI/Ostandards\nexceptTMDS_33）\ni)AnalogsupplyvoltagefortheGTHtransmitterandreceivercircuits（VMGTAVCC）：\n-0.5V～1.1V\nj)AnalogsupplyvoltagefortheGTHtransmitterandreceiverterminationcircuits\n（VMGTAVTT）：-0.5V～1.32V\nk)AuxiliaryanalogQuadPLL(QPLL)voltagesupplyfortheGTHtransceivers\n（VMGTVCCAUX）：-0.5V～1.935V\nl)GTHtransceiverreferenceclockabsoluteinputvoltage（VMGTREFCLK）：-0.5V～\n1.32V\nm)AnalogsupplyvoltagefortheresistorcalibrationcircuitoftheGTHtransceiver\ncolumn（VMGTAVTTRCAL）：-0.5V～1.32V\nn)Receiver(RXP/RXN)andTransmitter(TXP/TXN)absoluteinputvoltage（VIN）：\n-0.5V～1.26V\no)DCinputcurrentforreceiverinputpinsDCcoupled：\nIDCIN-FLOAT=14mA（RXtermination=floating）\nIDCIN-MGTAVTT=12mA（RXtermination=VMGTAVTT）\nIDCIN-GND=6.5mA（RXtermination=GND）\np)DCoutputcurrentfortransmitterpinsDCcoupled：\nIDCOUT-FLOAT=14mA（RXtermination=floating）\nIDCOUT-MGTAVTT=12mA（RXtermination=VMGTAVTT）\nq)XADCsupplyrelativetoGNDADC（VCCADC）：-0.5V～2.0V\nr)XADCreferenceinputrelativetoGNDADC（VREFP）：-0.5V～2.0V\ns)Storagetemperature（TSTG）：-65℃～150℃\nt)Maximumsolderingtemperature（TSOL）：220℃\n7BQ7VSeriesu)Maximumjunctiontemperature（TJ）：+125°C\nv)Junction-to-casethermalresistance（θJC）：1℃/W\n2.2RecommendedOperatingConditions\na)Internalsupplyvoltage（VCCINT）：0.97V～1.03V\nb)Auxiliarysupplyvoltage（VCCAUX）：1.71V～1.89V\nc)Auxiliarysupplyvoltage（VCCAUX_IO）：\n1.71V～1.89V（Auxiliarysupplyvoltagewhensetto1.8V）\n1.94V～2.06V（Auxiliarysupplyvoltagewhensetto2.0V）\nd)BlockRAMsupplyvoltage（VCCBRAM）：0.97V～1.03V\ne)Supplyvoltage（VCCO）：1.14V～3.465V（3.3VHRI/Obanks）\n1.14V～1.89V（1.8VHPI/Obanks）\nf)I/Oinputvoltage（VIN）：-0.20V～VCCO+0.2V\n-0.20V～2.625V（whenVCCO=3.3VforVREFand\ndifferentialI/OstandardsexceptTMDS_33）\ng)Maximumcurrentthroughanypininapoweredorunpoweredbankwhenforward\nbiasingtheclampdiode（IIN）：10mA\nh)Batteryvoltage（VCCBATT）：1.0V～1.89V\ni)AnalogsupplyvoltagefortheGTHtransceiverQPLLfrequencyrange（VMGTAVCC）：\n1.02V～1.08V(Under6.6Gbps),1.05V～1.08V(Over6.6Gbps)\nj)AnalogsupplyvoltagefortheGTHtransmitterandreceiverterminationcircuits\n（VMGTAVTT）：1.17V～1.23V\nk)AuxiliaryanalogQuadPLL(QPLL)voltagesupplyforthetransceivers\n（VMGTVCCAUX）：1.75V～1.85V\nl)AnalogsupplyvoltagefortheresistorcalibrationcircuitoftheGTHtransceiver\ncolumn（VMGTAVTTRCAL）：1.17V～1.23V\nm)XADCsupplyrelativetoGNDADC（VCCADC）：1.71V～1.89V\nn)Externallysuppliedreferencevoltage（VREFP）：1.20V～1.30V\no)Junctiontemperature（TJ）：-55°C～+125°C\n8BQ7VSeries3.PinoutInformationandPackage\n3.1BQ7VX330TBG1761-PBGA1761\nAsshowninFigure3-1,theBQ7VX330TBG1761deviceisavailableinthePBGA1761packages.\nActualcolumncountis1760.\nFigure3-1BQ7VX330TBG1761-PBGA1761PinoutDiagram\nFigure3-2showsthepackagespecificationsforBQ7VX330TBG1761-PBGA1761.\n9BQ7VSeries\nsymbolMILLIMETERS\nMIN. NOM. MAX.\nA —— —— 4.10\nA1 0.4 —— 0.6\nD/E 42.00 —— 43.00\nZD/ZE 0.5 —— 1.00\ne —— 1.00 ——\nØb 0.5 —— 0.7\naaa —— —— 0.20\nbbb —— —— 0.30\nFigure3-2Flip-ChipPackageSpecificationsforBQ7VX330TBG1761-PBGA1761\nBQ7VX330TBG1761-PBGA1761pinoutlistisshowninAppendixIITable1.\n3.2BQ7VX690TBG1761-PBGA1761\nAsshowninFigure3-3,theBQ7VX690TBG1761deviceisavailableinthePBGA1761packages.\n10BQ7VSeriesActualcolumncountis1760.\nFigure3-3BQ7VX690TBG1761-PBGA1761PinoutDiagram\nFigure3-4showsthepackagespecificationsforBQ7VX690TBG1761-PBGA1761.\n11BQ7VSeries\nsymbolMILLIMETERS\nMIN. NOM. MAX.\nA 3.68 —— 4.00\nA1 0.4 —— 0.6\nD/E 42.00 —— 43.00\nZD/ZE 0.5 —— 1.00\ne —— 1.00 ——\nØb 0.5 —— 0.7\naaa —— —— 0.20\nbbb —— —— 0.30\nFigure3-4Flip-ChipPackageSpecificationsforBQ7VX690TBG1761-PBGA1761\nBQ7VX690T-BG1761PBGA1761pinoutlistisshowninAppendixIITable2.\n3.3BQ7VX690TBG1927-PBGA1927\nAsshowninFigure3-5,theBQ7VX690TBG1927deviceisavailableinthePBGA1927packages.\n12BQ7VSeriesActualcolumncountis1924.\nFigure3-5BQ7VX690TBG1927-PBGA1927PinoutDiagram\nFigure3-6showsthepackagespecificationsforBQ7VX690TBG1927-PBGA1927.\n13BQ7VSeries\nsymbolMILLIMETERS\nMIN. NOM. MAX.\nA 3.23 —— 3.55\nA1 0.4 —— 0.6\nD/E 44.6 —— 45.4\nZD/ZE 0.5 —— 1.50\ne —— 1.00 ——\nØb 0.5 —— 0.7\naaa —— —— 0.20\nbbb —— —— 0.30\nFigure3-6Flip-ChipPackageSpecificationsforBQ7VX690TBG1927-PBGA1927\nBQ7VX690TBG1927-PBGA1927pinoutlistisshowninAppendixIITable3.\n14BQ7VSeries4.ArchitectureFeatures\nThissectionbrieflydescribesBQ7VSeriesfeatures.\n4.1Input/OutputBlocks(SelectIO)\nIOBsofBQ7VseriesFPGAsareprogrammableandincludetwotypesofSelectIOmodule\naccordingtotherequirementsofdifferentapplicationscenarios:high-performance(HP)andhigh-range\n(HR)I/Obanks.TheHPI/Obanksaredesignedtomeettheperformancerequirementsofhigh-speed\nmemoryandotherchip-to-chipinterfaceswithvoltagesupto1.8V.TheHRI/Obanksaredesignedto\nsupportawiderrangeofI/Ostandardswithvoltagesupto3.3V.\nSupportedFeaturesintheHRandHPI/OBanks：\nFeature HPI/OBanks HRI/OBanks\n3.3VI/Ostandards N/A Supported\n2.5VI/Ostandards N/A Supported\n1.8VI/Ostandards Supported Supported\n1.5VI/Ostandards Supported Supported\n1.35VI/Ostandards Supported Supported\n1.2VI/Ostandards Supported Supported\nLVDSsignaling Supported Supported\n24mAdriveoptionforLVCMOS18and\nLVTTLoutputsN/A Supported\nVCCAUX_IOsupplyrail Supported N/A\nDigitally-controlledimpedance(DCI)\nandDCIcascadingSupported N/A\nInternalVREF Supported Supported\nInternaldifferentialtermination\n(DIFF_TERM)Supported Supported\nIDELAY Supported Supported\nODELAY Supported N/A\nIDELAYCTRL Supported Supported\nISERDES Supported Supported\nOSERDES Supported Supported\nZHOLD_DELAY N/A Supported\nBQ7VseriesFPGAscontainfollowingbasicI/Ologicresources:\n•Combinatorialinput/output\n•3-stateoutputcontrol\n•Registeredinput/output\n•Registered3-stateoutputcontrol\n•Double-Data-Rate(DDR)input/output\n•DDRoutput3-statecontrol\n•IDELAYprovidesuserscontrolofanadjustable,fine-resolutiondelaytaps\n•ODELAYprovidesuserscontrolofanadjustable,fine-resolutiondelaytaps\n15BQ7VSeries•SAME_EDGEoutputDDRmode\n•SAME_EDGEandSAME_EDGE_PIPELINEDinputDDRmode\nTheSelectIOinput,output,and3-statedriversarecontainedintheinput/outputbuffer(IOB).The\nHPbankshaveseparateIDELAYandODELAYblocks.TheHRbankshavethesamelogicelements\nastheHPbanksexceptfortheODELAYblock.\nMoredetailsaboutSelectIOcanbefoundinXilinx’sofficialmanualUG471:SelectIOResources.\n4.2ConfigurableLogicBlock(CLB)\nAconfigurablelogicblock(CLB)ofaBQ7VseriesFPGAiscomposedoftwoslices.Eachslice\ncontainsandisequivalentto:\n•Fourfunctiongenerators\n•Eightstorageelements\n•Arithmeticlogicgate\n•Largemultiplexer\n•FastCarryForwardChain\nThefunctiongeneratorcanbeconfiguredas6-inputLUToras5-inputwithdual-outputLUT.The\nSLICEMinsomeCLBscanbeconfiguredasa32-bitshiftregister(ortwo16-bitregisters)or64-bit\ndistributedRAM.Inaddition,thefourstorageelementscanbeconfiguredasedge-triggeredD-type\nflip-flopsorlevel-sensitivelatches.EachCLBhasaninternalfastcarrychainfunctionandcanbe\nconnectedtoaswitchmatrixthataccessescommonwiringresources.\nACLBcontainstwoslices,thetwoslicesarelocatedintwoindependentcolumns.Theyhave\nindependentcarrychainsandarenotconnectedtoeachother.ThelowerSliceoftheCLBisSlice0,\nandtheupperSliceisSlice1asshowninFigure4-1.\nFigure4-1SliceinCLB\nMoredetailsaboutCLBrefertoXilinxuserguideUG474:7SeriesFPGAsConfigurableLogic\nBlockUserGuide\n4.3GlobalClocking\n16BQ7VSeriesTheBQ7VseriesFPGAsclockingresourcesmanagecomplexandsimpleclockingrequirements\nwithdedicatedglobalandregionalI/Oandclockingresources.Theclockmanagementtiles(CMT)\nprovideclockfrequencysynthesis,deskew,andjitterfilteringfunctionality.\nTheCMTincludesamixed-modeclockmanager(MMCM)andaphase-lockedloop(PLL).The\nCMTdiagram(Figure4-2)showsahigh-levelviewoftheconnectionbetweenthevariousclockinput\nsourcesandtheMMCM/PLL.\nFigure4-2BlockDiagramofthe7SeriesFPGAsCMT\nFigure4-3showsPLLprimitives,detailedPLLblockdiagram,MMCMprimitivesanddetailed\nMMCMblockdiagram.ThePLLcontainsasubsetoftheMMCMfunctions.TheMMCMsupports\nfollowingadditionalfeatures:\n•DirectHPCtoBUFRorBUFIOusingCLKOUT[0:3]\n•Invertedclockoutputs(CLKOUT[0:3]B)\n•CLKOUT6\n•CLKOUT4_CASCADE\n•FractionaldivideforCLKOUT0_DIVIDE_F\n•FractionalmultiplyforCLKFBOUT_MULT_F\n•Finephaseshifting\n•Dynamicphaseshifting\n17BQ7VSeries\nFigure4-3PLLPrimitives,DetailedPLLBlockDiagram,MMCMPrimitives\nandDetailedMMCMBlockDiagram\nMoredetailsaboutclockingresourcescanbefoundinXilinx’sofficialmanualUG472:7Series\nFPGAsClockingResources.\n4.4BlockRAM\nTheblockRAMstoresupto36Kbitsofdataandcanbeconfiguredaseithertwoindependent18Kb\nRAMs,orone36KbRAM.Each36KbblockRAMcanbeconfiguredasa64Kx1(whencascaded\nwithanadjacent36KbblockRAM),32Kx1,16Kx2,8Kx4,4Kx9,2Kx18,1Kx36,or512x72\ninsimpledual-portmode.Each18KbblockRAMcanbeconfiguredasa16Kx1,8Kx2,4Kx4,2K\nx9,1Kx18or512x36insimpledual-portmode.Powergatingisenabledonevery18Kbblockwhich\nisnotinstantiatedinthedesigntosavepower.\nEach64-bit-wideblockRAMcangenerate,store,andutilizeeightadditionalHammingcodebits\nandperformsingle-biterrorcorrectionanddouble-biterrordetection(ECC)duringthereadprocess.\nTheECClogiccanalsobeusedwhenwritingtoorreadingfromexternal64-to72-bit-widememories.\nThebuilt-inFIFOcontrollerforsingle-clock(synchronous)ordual-clock(asynchronousormultirate)\n18BQ7VSeriesoperationincrementstheinternaladdressesandprovidesfourhandshakingflags:full,empty,almost\nfull,andalmostempty.Thealmostfullandalmostemptyflagsarefreelyprogrammable.\nMoredetailsaboutBRAMrefertoXilinxUserGuideUG473：7SeriesFPGAsMemoryResources.\n4.5DSPSlice\nDSPapplicationsusemanybinarymultipliersandaccumulators,bestimplementedindedicatedDSP\nslices.BQ7VseriesFPGAshavemanydedicated,fullcustom,low-powerDSPslices,combininghigh\nspeedwithsmallsizewhileretainingsystemdesignflexibility.\nEachDSPslicefundamentallyconsistsofadedicated25×18bittwo'scomplementmultiplieranda\n48-bitaccumulator.Themultipliercanbedynamicallybypassed,andtwo48-bitinputscanfeeda\nsingle-instruction-multiple-data(SIMD)arithmeticunit(dual24-bitadd/subtract/accumulateorquad\n12-bitadd/subtract/accumulate),oralogicunitthatcangenerateanyoneoftendifferentlogic\nfunctionsofthetwooperands.\nTheDSPincludesanadditionalpre-adder,typicallyusedinsymmetricalfilters.Thispre-adder\nimprovesperformanceindenselypackeddesignsandreducestheDSPslicecount.TheDSPalso\nincludesa48-bit-widePatternDetectorthatcanbeusedforconvergentorsymmetricrounding.The\npatterndetectorisalsocapableofimplementing96-bit-widelogicfunctionswhenusedinconjunction\nwiththelogicunit.\nTheDSPsliceprovidesextensivepipeliningandextensioncapabilitiesthatenhancethespeedand\nefficiencyofmanyapplicationsbeyonddigitalsignalprocessing,suchaswidedynamicbusshifters,\nmemoryaddressgenerators,widebusmultiplexers,andmemory-mappedI/Oregisterfiles.The\naccumulatorcanalsobeusedasasynchronousup/downcounter.\nFigure4-4BasicFunctionDiagramofDSP48E1Slice\nMoredetailsaboutDSPrefertoXilinxUserGuideUG479:7SeriesDSP48E1Slice.\n4.6IntegratedBlockforPCIExpressDesigns\nBQ7VseriesFPGAincludeIntegratedBlockforPCIExpress.Highlightsoftheintegratedblocksfor\nPCIExpressinclude：\n\uf09fComplianttothePCIExpressBaseSpecification3.0withEndpointandRootPortcapability\n\uf09fSupportsGen1(2.5Gb/s),Gen2(5Gb/s),andGen3(8Gb/s)\n19BQ7VSeries\uf09fAdvancedconfigurationoptions,AdvancedErrorReporting(AER),andEnd-to-EndCRC(ECRC)\nAdvancedError\nIntegratedBlockforPCIExpresscanbeconfiguredasanEndpointorRootPort,complianttothe\nPCIExpressBaseSpecificationRevision3.0.TheRootPortcanbeusedtobuildthebasisfora\ncompatibleRootComplex,toallowcustomFPGA-to-FPGAcommunicationviathePCIExpress\nprotocol.Theintegratedblockinterfacestotheintegratedhigh-speedtransceiversforserial\nconnectivityandtoblockRAMsfordatabuffering.TheintegratedblockconsistsofthePhysicalLayer,\nDataLinkLayer,andTransactionLayerofthePCIExpressprotocol.Figure4-5illustratestheinterface\nblockdiagram.\nFigure4-5Gen3IntegratedBlockforPCIExpress\nMoredesigndetailsrefertoXilinxPG023：Virtex-7FPGAGen3IntegratedBlockforPCIExpress\nv4.3.\n4.7BoundaryScan\nBoundary-Scaninstructionsandassociateddataregisterssupportastandardmethodologyfor\naccessingandconfiguringBQ7Vdevices,complyingwithIEEEstandards1149.1and1532.\n4.8RocketIOGTHTransceivers\nTheGTHtransceiversarealow-powerandhigh-efficientfour-channeltransceivers,supportingline\nratesfrom500Mb/sto8.5Gb/s.TheGTHtransceiversupportsavarietyofhigh-speedserial\ncommunicationprotocols,including:\n•PCIExpressRevision1.1/2.0\n•Interlaken\n•10GbAttachmentUnitInterface(XAUI),ReducedPinExtendedAttachmentUnitInterface\n(RXAUI)\n•CommonPacketRadioInterface(CPRI)/OpenBaseStationArchitectureInitiative(OBSAI)\n•OC-48\n•OTU-1\n20BQ7VSeries•SerialRapidIO（SRIO）\n•SerialAdvancedTechnologyAttachment(SATA)/SerialAttachedSCSI(SAS)\n•SerialDigitalInterface(SDI)\nFigure4-6OverallStructureofGTH\nTheoverallstructureoftheGTHlower-powerfour-channelhigh-speedserialtransceiveris\nillustratedinFigure4-6,includingfourchannelsandLCVCOphase-lockedloop(QPLL).Each\nhigh-speedserialtransceiverchannelcontainsatransmit(TX)datachannelandareceive(RX)data\nchannel,togetherforrealizingdatatransmitandreception.Thechannelisembeddedwithachannel\nphase-lockedloop(CPLL)torealizetheinternalclockofasinglechannelmanagement.TheQPLL\nprovideshigh-frequencyandlow-jitterreferenceclocksforfour-channels.\nTheoverallstructureofGTHtransceiverconsistsoftwoparts:thesharedpartandthedatapath.The\nsharedpartincludestheQPLL,band-gapreferencesource,andterminalimpedancecalibrationmodule.\nThedatapathpartincludesthetransmitdatapathandthereceiverdatapath.Thetransmitdatapath\nperformschannelcodingontheinputparalleldata.AfterPISOandpre-emphasisprocessing,itis\noutputasahigh-speeddifferentialserialsignal.Inthereceivingdatapath,thehigh-speeddifferential\nserialsignalisconvertedintoparalleldataaftersignalequalizationprocessing,clockanddatarecovery.\nAfterchanneldecoding,clockcorrection,channelalignmentandotheroperations,itistransmittedto\ntheFPGAinternallogicinparalleldata.\nMoredetailsaboutrocketIOGTXtransceiverscanbefoundinXilinx’sofficialmanualUG476:7\nSeriesFPGAsGTX/GTHTransceivers.\n21BQ7VSeries4.9XADC\nTheXADCisavailableinallBQ7VseriesFPGAdevices.TheXADCincludesadual12-bit(for\ntemperaturerange-40℃-100℃,10-bitwhentemperaturerangeis-55℃-125℃),1Megasampleper\nsecond(MSPS)ADCandon-chipsensors.BycombiningXADCwithprogrammablelogic,itis\npossibletocraftcustomizedanaloginterfacesforawiderangeofapplications.Mostcommonlyused\nXADCfunctionsare:1)Setsupapredefinedoperatingmodeandanumberofchannels,theXADC\nautomaticallyselectsthechannelforconversionandstorestheresultsinthestatusregistersbasedon\nthesetting;2)TheXADCprovidesadigitalaveragingfunctionthatallowsausertoaverageupto256\nindividualmeasurementstoproduceareading.Averagingthesensormeasurementshelpsgeneratea\nnoise-freemeasurement;3)TheXADCcanbesettoautomaticallygeneratealarmoutputswhenthe\ndefinedoperatingrangesfortheFPGAsupplyvoltagesandtemperatureareexceeded.\nFigure4-7showsablockdiagramoftheXADC.TheXADCisbuiltaroundadual12-bit(for\ntemperaturerange-40℃-100℃,10-bitwhentemperaturerangeis-55℃-125℃),1MSPS\nAnalog-to-DigitalConverter(ADC).Whencombinedwithanumberofon-chipsensors,theXADCis\nusedtomeasureFPGAphysicaloperatingparameterslikeon-chippowersupplyvoltagesanddie\ntemperatures.Accesstoexternalvoltagesisprovidedthroughadedicatedanalog-inputpair(VP/VN)\nand16users-electableanaloginputs,knownasauxiliaryanaloginputs(VAUXP[15:0],VAUXN[15:0]).\nApartfromasinglededicatedanaloginputpair(VP/VN),theexternalanaloginputsusedual-purpose\nI/O.\nFigure4-7XADCBlockDiagram\n22BQ7VSeriesTheXADCaccommodatesbothunipolarandbipolarsignals.TheADCconversiondataisstoredin\ndedicatedregisterscalledstatusregisters.TheseregistersareaccessibleviatheFPGAinterconnect\nusinga16-bitsynchronousreadandwriteportcalledtheDynamicReconfigurationPort(DRP).ADC\nconversiondataisalsoaccessibleviatheJTAGTAP.Inthelattercase,usersarenotrequiredto\ninstantiatetheXADC.IftheXADCisnotinstantiatedinadesign,thedeviceoperatesinapredefined\nmode(calleddefaultmode)thatmonitorson-chiptemperatureandsupplyvoltages.\nControlregistersareusedtoconfiguretheXADCoperation.AllXADCfunctionalityiscontrolled\nthroughtheseregisters.ThesecontrolregistersareinitializedusingtheXADCattributeswhenthe\nXADCisinstantiatedinadesign.TheconfigurationregisterscanbemodifiedthroughtheDRPafter\ntheFPGAhasbeenconfigured.\nTheread-onlystatusregisterscontaintheresultsofananalog-to-digitalconversionoftheon-chip\nsensorsandexternalanalogchannels.Thestatusregistersalsostorethemaximumandminimum\nmeasurementsrecordedfortheon-chipsensorsfromthedevicepower-uporthelastuserresetofthe\nXADC.AttheendofanADCconversionwhenthemeasurementiswrittentothestatusregistersEOC\n(EndofConversion)orEOS(EndofSequence)signalstransitiontoactiveHigh.\nWhenthedietemperatureexceedsafactorysetlimitof125°Corauser-definedthresholdinControl\nRegister,theOver-Temperaturealarmlogicoutput(OT)becomesactive.TheOTsignalresetswhenthe\nFPGAtemperaturehasfallenbelow70°Corauser-programmablelimitinControlRegister.Whenthe\nautomaticpower-downfeatureisenabled,theOTsignalcanbeusedtotriggeradevicepowerdown.\nWhenOTgoesHigh,theFPGAenterspowerdownmodewhichinitiatesaconfigurationshutdown\nsequence,disablingthedeviceandassertsGHIGHtopreventanycontention.WhenOTisde-asserted,\nGHIGHisde-assertedandthestart-upsequenceisinitiatedreleasingallglobalresources.\nFormoredetailsonXADCseeUG480:SeriesFPGAsandZynq-7000AllProgrammableSoC\nXADCDual12-Bit1MSPSAnalog-to-DigitalConverterUserGuide.\n4.10Configuration\nBQ7Vdevicesareconfiguredbyloadingthebitstreamintointernalconfigurationmemoryusingone\nofthefollowingmodes:\n\uf06cSlave-serialmode\n\uf06cMaster-serialmode\n23BQ7VSeries\uf06cSlaveSelectMAPmode\n\uf06cMasterSelectMAPmode\n\uf06cBoundary-Scanmode(IEEE-1532and-1149)\n\uf06cSPImode(SerialPeripheralInterfacestandardFlash)\n\uf06cBPI-upmodes(Byte-widePeripheralinterfacestandardx8orx16NORFlash)\nInaddition,BQ7Vdevicesalsosupportthefollowingconfigurationoptions:\n\uf06cPartialreconfiguration\n\uf06cBuilt-inSEUdetectionandcorrection\n\uf06cBuilt-inMultiBootandsafe-updatecapability\n\uf06c256-bitAESencryptionwithHMAC/SHA-256authentication\n\uf06cParallelconfigurationbuswidthauto-detection\nTheconfigurationbanksvoltageselectpin(CFGBVS)determinestheI/Ovoltageoperatingrange\nandvoltagetoleranceforthededicatedconfigurationbank0.IftheVCCO_0supplyforbank0is\nsuppliedwith2.5Vor3.3V,thentheCFGBVSpinmustbetiedHigh.TieCFGBVStoLow,onlyifthe\nVCCO_0forbank0islessthanorequalto1.8V.\nFordetailedinformationonusageofConfiguration,seeug470.BQ7Vhavefiveconfiguration\ninterfaces.Eachconfigurationinterfacecorrespondstooneormoreconfigurationmodesandbuswidth,\nshowninTable4-1.\nTable4-1BQ7VConfigurationModes\nConfigurationMode M[2:0] BusWidth CCLKDirection\nMasterSerial 000 1 Output\nMasterSPI 001 1,2,4 Output\nMasterBPI 010 8,16 Output\nMasterSelectMAP 100 8,16 Output\nJTAG 101 1 NotApplicable\nSlaveSelectMAP 110 8,16,32 Input\nSlaveSerial 111 1 Input\n4.10.1SerialConfigurationInterface\nInserialconfigurationmodes,theFPGAisconfiguredbyloadingoneconfigurationbitperCCLK\n24BQ7VSeriescycle:\n\uf06cInMasterSerialmode,CCLKisanoutput.\n\uf06cInSlaveSerialmode,CCLKisaninput.\nFigure4-8showsthebasicBQ7Vserialconfigurationinterface.Therearefourmethodsof\nconfiguringanFPGAinserialmode:\n\uf06cMasterserialconfiguration\n\uf06cSlaveserialconfiguration\n\uf06cSerialdaisy-chainconfiguration\n\uf06cGangedserialconfiguration\nFigure4-8BQ7VFPGASerialConfigurationInterface\nTable4-2BQ7VFPGASerialConfigurationInterfacePins\nPinName Direction Type Description\nM[2:0] Input DedicatedM[2:0]determinetheconfigurationmode\nM[2:0]=000：MasterSerialConfiguration；\nM[2:0]=111：SlaveSerialConfiguration。\nCCLKInputor\nOutputDedicatedCCLKrunsthesynchronousFPGA\nconfigurationsequenceinallmodesexcept\nJTAGmode.\nDIN InputMulti-functionDINistheserialdatainputpin.Bydefault,\ndatafromDINiscapturedontherisingedge\nofCCLK.\nDONEBidirectionalDedicatedAHighsignalontheDONEpinindicates\ncompletionoftheconfigurationsequence.\nINIT_BBidirectional\n(open-drain)DedicatedActive-LowFPGAinitializationpinor\nconfigurationerrorsignal.Uponcompleting\ntheFPGAinitializationprocess,INIT_Bis\nreleasedtohigh-Zatwhichtimeanexternal\nresistorisexpectedtopullINIT_BHigh.\n25BQ7VSeriesPROGRAM_BInput DedicatedActive-Lowresettoconfigurationlogic\nDOUT OutputMulti-functionDOUTisthedataoutputforaserial\nconfigurationdaisy-chain.\nPUDC_B InputMulti-functionActive-LowPUDC_Binputenablesinternal\npull-upresistorsontheSelectIOpinsafter\npower-upandduringconfiguration.PUDC_B\nmustbetiedeitherdirectly,orviaa≤1kΩ\ntoVCCO_14orGND.Caution!Donotallow\nthispintofloatbeforeandduring\nconfiguration.\nSlaveSerialConfiguration\nSlaveserialconfigurationistypicallyusedfordevicesinaserialdaisychainorwhenconfiguringa\nsingledevicefromanexternalmicroprocessororCPLD(SeeFigure4-9).Designconsiderationsare\nsimilartoMasterserialconfigurationexceptforthedirectionofCCLK.CCLKmustbedrivenfroman\nexternalclocksource.\nFigure4-9SlaveSerialModeConfigurationExample\nMasterSerialConfiguration\nTheMasterSerialconfigurationmodeisthesameastheSlaveSerialconfigurationmode,exceptthat\ntheFPGAgeneratestheCCLK.Thatis,theCCLKisanoutputinMasterserialmode.\nSerialDaisyChains\nMultipleBQ7Vdevicescanbeconfiguredfromasingleconfigurationsourcebyarrangingthe\ndevicesinaserialdaisychain.Inaserialdaisychain,devicesreceivetheirconfigurationdatathrough\n26BQ7VSeriestheirD_INpin,passingconfigurationdataalongtodownstreamdevicesthroughtheirDOUTpin.The\ndeviceclosesttotheconfigurationdatasourceisconsideredthemostupstreamdevice,whilethedevice\nfurthestfromtheconfigurationdatasourceisconsideredthemostdownstreamdevice.\nInaserialdaisychain,theconfigurationclockistypicallyprovidedbythemostupstreamdevicein\nMasterserialmode.AllotherdevicesaresetforSlaveserialmode.Figure4-10illustratesthis\nconfiguration.\nAnotheralternativeistouseSPImodeforthefirstdevice.Thedaisychaindataisstillsentout\nthroughDOUTinSPImode.\nFigure4-10Master/SlaveSerialModeDaisyChainConfiguration\nThefirstdeviceinaserialdaisychainisthelasttobeconfigured.CRConlychecksthedataforthe\ncurrentdevice,notforanyothersinthechain.\nItisimportantthatallDONEpinsinaSlaveserialdaisychainbeconnected.Onlythefirstdevicein\ntheserialdaisychainshouldhavetheDONEactivepull-updriverenabled.EnablingtheDONEdriver\nondownstreamdevicescausescontentionontheDONEsignal.\nMixedSerialDaisyChains\nBQ7Vdevicescanbedaisy-chainedwithBMTIBQ2V、BQR2V、BQ5V、BQR5VandtheXilinx\nVirtex/Spartanfamilies.Therearethreeimportantdesignconsiderationswhendesigningamixedserial\ndaisychain:\n\uf06cManyolderFPGAdevicescannotacceptasfastaCCLKfrequencyasaBQ7Vdevicecan\ngenerate.SelectaconfigurationCCLKspeedsupportedbyalldevicesinthechain.\n\uf06cBQ7Vdevicesshouldalwaysbeatthebeginningoftheserialdaisychain,witholderfamily\n27BQ7VSeriesdeviceslocatedattheendofthechain.\n\uf06cAllBMTIdevicefamilieshavesimilarBitGenoptions.TheguidelinesprovidedforBQ7V\nBitGenoptionsshouldbeappliedtoallBMTIdevicesinaserialdaisychain.\n\uf06cThenumberofconfigurationbitsthatadevicecanpassthroughitsDOUTpinislimited.This\nlimitvariesfordifferentfamilies(Table4-2).Thesumofthebitstreamlengthsforall\ndownstreamdevicesmustnotexceedthenumberinTable4-3foreachfamily.\nTable4-3MaximumNumberofConfigurationBits,VariousDeviceFamilies\nArchitecture MaximumDOUTBits\nBQ2V、BQR2V、BQ5V、BQR5V 4,294,967,264\nGangedSerialConfiguration\nMorethanonedevicecanbeconfiguredsimultaneouslyfromthesamebitstreamusingaganged\nserialconfigurationsetup(Figure4-11).Inthisarrangement,theserialconfigurationpinsaretied\ntogethersuchthateachdeviceseesthesamesignaltransitions.OnedeviceistypicallysetforMaster\nserialmode(todriveCCLK)whiletheothersaresetforSlaveserialmode.Forgangedserial\nconfiguration,alldevicesmustbeidentical.ConfigurationcanbedrivenfromaconfigurationPROM\norfromanexternalconfigurationcontroller.\nFigure4-11GangedSerialConfiguration\n4.10.2SelectMAPConfigurationInterface\nTheSelectMAPconfigurationinterface(Figure4-12)providesan8-bit,16-bit,or32-bitbidirectional\ndatabusinterfacetotheBQ7Vconfigurationlogicwhichcanbeusedforbothconfigurationand\n28BQ7VSeriesreadback.ThebuswidthofSelectMAPisautomaticallydetected.CCLKisanoutputinMaster\nSelectMAPmode;inSlaveSelectMAPmode,CCLKisaninput.\nTherearefourmethodsofconfiguringanFPGAinSelectMAPmode:\n\uf06cSingledeviceMasterSelectMAP\n\uf06cSingledeviceSlaveSelectMAP\n\uf06cMultipledeviceSelectMAPbus\n\uf06cMultipledevicegangedSelectMAP\nFigure4-12BQ7VDeviceSelectMAPConfigurationInterface\nTable4-4describestheSelectMAPconfigurationinterface.\nTable4-4BQ7VDeviceSelectMAPConfigurationInterfacePins\nPinName TypeDedicated\norDual-\nPurposeDescription\nM[2:0] Input DedicatedModepins-determineconfigurationmode\nCCLKInputand\nOutput DedicatedConfigurationclocksourceforallconfiguration\nmodesexceptJTAG\nD[31:0]Three-State\nBidirectionalDual-\nPurposeConfigurationandreadbackdatabus,clockedon\ntherisingedgeofCCLK.\nDONEBidirectional,\nOpen-Drainor\nactiveDedicatedActive-Highsignalindicatingconfiguration\niscomplete:\n0=FPGAnotconfigured\n1=FPGAconfigured\nINIT_BInputor\nOutput,\nOpen-DrainDedicatedBeforetheModepinsaresampled,INIT_Bisan\ninputthatcanbeheldLowtodelayconfiguration.\nAftertheModepinsaresampled,INIT_Bis\nanopen-drain,active-Lowoutputindicating\nwhetheraCRCerroroccurredduring\nconfiguration:\n0=CRCerror\n1=NoCRCerror\n29BQ7VSeriesWhentheSEUdetectionfunctionisenabled,\nINIT_BisoptionallydrivenLowwhenaread\nbackCRCerrorisdetected.\nPROGRAM_B Input DedicatedActive-Lowasynchronousfull-chipreset.\nCSI_B Input DedicatedActive-Lowchipselecttoenablethe\nSelectMAPdatabus(see“SelectMAPData\nLoading”):\n0=SelectMAPdatabusenabled\n1=SelectMAPdatabusdisabled\nRDWR_B Input DedicatedDeterminesthedirectionoftheD[x:0]databus\n(see“SelectMAPDataLoading”):\n0=inputs\n1=outputs\nRDWR_Binputcanonlybechangedwhile\nCS_Bisdeasserted,otherwiseanABORT\noccurs(see“SelectMAPABORT”).\nCSO_B Output Dual-\nPurposeParalleldaisychainactive-Lowchipselect\noutput.NotusedinsingleFPGAapplications.\nRS[1:0] OutputDual-\nPurposeRS0andRS1arehigh-Zduringconfiguration.\nHowever,theFPGAcandrivetheRS0and\nRS1pinsundertwopossibleconditions.Whenthe\nConfigFallbackoptionisenabled,theFPGAdrives\nRS0andRS1Lowduringthefallback\nconfigurationprocessthatfollowsadetected\nconfigurationerror.Whenauser-invoked\nMultiBootconfigurationisinitiated,the\nFPGAcandrivetheRS0andRS1pinstoa\nuser-definedstateduringtheMultiBoot\nconfigurationprocess.Iffallbackisdisabled\n(default)andifMultiBootisnotused,orifSPI\nmodeisused,thenRS0andRS1arehigh-Zandcan\nbeleftunconnected.\nPUDC_B\nInputMulti-functionActive-LowPUDC_Binputenablesinternal\npull-upresistorsontheSelectIOpinsafter\npower-upandduringconfiguration.PUDC_Bmust\nbetiedeitherdirectly,orviaa≤1kΩto\nVCCO_14orGND.Caution!Donotallowthispin\ntofloatbeforeandduringconfiguration.\nSingleDeviceSelectMAPConfiguration\nForcustomapplicationswhereamicroprocessororCPLDisusedtoconfigureasingleBQ7VFPGA\ndevice,eitherMasterSelectMAPmode(useCCLKfromtheFPGA)orSlaveSelectMAPmodecanbe\nused(Figure4-13).SlaveSelectMAPmodeispreferred.\n30BQ7VSeries\nFigure4-13SingleSlaveDeviceSelectMAPConfigurationfromMicroprocessororCPLDExample\nMultipleDeviceSelectMAPConfiguration\nMultipleBQ7VdevicesinSlaveSelectMAPmodecanbeconnectedonacommonSelectMAPbus\n(Figure4-14).InaSelectMAPbus,theDATA,CCLK,RDWR_B,BUSY,PROGRAM_B,DONE,and\nINIT_Bpinsshareacommonconnectionbetweenallofthedevices.Toalloweachdevicetobe\naccessedindividually,theCSI_B(ChipSelect)inputsmustnotbetiedtogether.Externalcontrolofthe\nCSI_BsignalisrequiredandisusuallyprovidedbyamicroprocessororCPLD.\n31BQ7VSeries\nFigure4-14MultipleSlaveDeviceConfigurationonan8-BitSelectMAPBus\nParallelDaisyChain\nBQ7VFPGAconfigurationsupportsparalleldaisy-chain.Figure4-15showsanexampleschematic\noftheleadingdeviceinBPImode.TheleadingdevicecanalsobeinMasterorSlaveSelectMAP\nmodes.TheD,CCLK,RDWR_B,PROGRAM_B,DONE,andINIT_Bpinsshareacommon\nconnectionbetweenallofthedevices.TheCSI_Bpinsaredaisychained.\nFigure4-15ParallelDaisyChain\nWithinFigure4-15,Z0isthecharacteristicimpedanceofCCLKtransmissionline.\n32BQ7VSeriesGangedSelectMAP\nItisalsopossibletoconfiguremultipledevicessimultaneouslywiththesameconfiguration\nbitstreambyusingagangedSelectMAPconfiguration.InagangedSelectMAParrangement,the\nCSI_Bpinsoftwoormoredevicesareconnectedtogether(ortiedtoground),causingalldevicesto\nrecognizedatapresentedontheDpins.AlldevicescanbesetforSlaveSelectMAPmodeifanexternal\noscillatorisavailable,oronedevicecanbedesignatedastheMasterdevice,asillustratedinFigure\n4-16.\nAnexternalpull-upresistorisrequiredonthecommonDONEsignal.Designersmustcarefully\nfocusonsignalintegrityduetotheincreasedfanout.Signalintegritysimulationisrecommended.\nFigure4-16Gangedx8SelectMAPConfiguration\nSelectMAPDataLoading\nTheSelectMAPinterfaceallowsforeithercontinuousornon-continuousdataloading.Dataloading\niscontrolledbytheCSI_B,RDWR_B,CCLK,andBUSYsignals.\n33BQ7VSeriesCSI_B\nTheChipSelectinput(CSI_B)enablestheSelectMAPbus.WhenCSI_BisHigh,the7seriesdevice\nignorestheSelectMAPinterface,neitherregisteringanyinputsnordrivinganyoutputs.TheD[31:0]\npinsareplacedinaHigh-Zstate,andRDWR_Bisignored.\n\uf06cIfCSI_B=0,thedevice'sSelectMAPinterfaceisenabled.\n\uf06cIfCSI_B=1,thedevice'sSelectMAPinterfaceisdisabled.\nIfonlyonedeviceisbeingconfiguredthroughtheSelectMAPandreadbackisnotrequired,the\nCSI_Bsignalcanbetiedtoground.\nRDWR_B\nRDWR_BisaninputtotheBQ7Vdevicethatcontrolswhetherthedatapinsareinputsoroutputs:\n\uf06cIfRDWR_B=0,thedatapinsareinputs(writingtotheFPGA).\n\uf06cIfRDWR_B=1,thedatapinsareoutputs(readingfromtheFPGA).\nForconfiguration,RDWR_Bmustbesetforwritecontrol(RDWR_B=0).Forreadback,RDWR_B\nmustbesetforreadcontrol(RDWR_B=1)whileCSI_Bisasserted.\nChangingthevalueofRDWR_BfromHightoLowwhileCSI_BisLowalsotriggersanABORT,\nandtheconfigurationI/OchangesfromoutputtoinputasynchronouslywithnoABORTstatus\nreadback.Ifreadbackisnotneeded,RDWR_Bcanbetiedtogroundorusedfordebuggingwith\nSelectMAPABORT.\nCCLK\nAllactivityontheSelectMAPdatabusissynchronoustoCCLK.WhenRDWR_Bissetforwrite\ncontrol(RDWR_B=0,Configuration),theFPGAsamplestheSelectMAPdatapinsonrisingCCLK\nedges.WhenRDWR_Bissetforreadcontrol(RDWR_B=1,Readback),theFPGAupdatesthe\nSelectMAPdatapinsonrisingCCLKedges.\nInSlaveSelectMAPmode,configurationcanbepausedbystoppingCCLK.\nSelectMAPABORT\nInmonolithicdevicesanABORTisaninterruptionintheSelectMAPconfigurationorreadback\nsequenceoccurringwhenthestateofRDWR_BchangeswhileCSI_BisassertedassampledbyCCLK.\nDuringaconfigurationABORT,internalstatusisdrivenontotheD[04:07]pinsoverthenextfour\nCCLKcycles.TheotherDpinsarealwaysHigh.AftertheABORTsequencefinishes,theusercan\n34BQ7VSeriesresynchronizetheconfigurationlogicandresumeconfiguration.\nABORTStatusWord\nDuringtheconfigurationABORTsequence,thedevicedrivesastatuswordontotheD[00:07]pins.\nThestatusbitsdonotbit-swap.TheotherdatapinsarealwaysHigh.Thekeyforthestatuswordis\ngiveninTable4-5.\nTable4-5ABORTStatusWord\nBitNumber StatusBitName Meaning\nD07 CFGERR_BConfigurationerror(activeLow)\n0=Aconfigurationerrorhasoccurred.\n1=Noconfigurationerror.\nD06 DALIGNSyncwordreceived(activeHigh)\n0=Nosyncwordreceived.\n1=Syncwordreceivedbyinterfacelogic.\nD05 RIPReadbackinprogress(activeHigh)\n0=Noreadbackinprogress.\n1=Areadbackisinprogress.\nD04 IN_ABORT_BABORTinprogress(activeLow)\n0=Abortisinprogress.\n1=Noabortinprogress.\nD03-D02 RSVD Reserved\nD01-D00 11 Fixedtoones.\nTherearetwowaystoresumeconfigurationorreadbackafteranABORT:\n\uf06cThedevicecanberesynchronizedaftertheABORTcompletes.\n\uf06cThedevicecanberesetbypulsingPROGRAM_BLowatanytime.\n4.10.3SPIConfigurationInterface\nInSPIserialFlashmode,M[2:0]=001.TheBQ7VFPGAconfiguresitselffromanattached\nindustry-standardSPIserialFlashPROM.AlthoughSPIisastandardfour-wireinterface,various\navailableSPIFlashmemoriesusedifferentreadcommandsandprotocol.BesidesM[2:0],FS[2:0]pins\naresampledbytheINIT_BrisingedgetodeterminethetypeofreadcommandsusedbySPIFlash.For\nBQ7VFPGAconfigurations,thedefaultaddressalwaysstartsfrom0.Figure4-17showstheSPI\nrelatedconfigurationpins,andthestandardconnectionbetweenBQ7VdevicesandSPIFlash.\n35BQ7VSeries\nFigure4-17BQ7VDeviceSPIConfigurationInterface\nTable4-6describestheSPIconfigurationinterfacepins.\nTable4-6:BQ7VDeviceSPIConfigurationInterfacePins\nPinName TypeDedicated\norDual-\nPurposeDescription\nM[2:0] Input DedicatedModepins–001forSPI\nD01_DIN BidirectionalDual-\nPurposeDINistheserialdatainputpin.Bydefault,data\nfromDINiscapturedontherisingedgeof\nCCLK.\nCCLK Output DedicatedConfigurationclockoutput(toSPI).\nD00_MOSI BidirectionalDual-\nPurposeFPGA(master)SPImodeoutputforsending\ncommandstotheSPI(slave)flashdevice.\nDONE BidirectionalDedicatedAHighsignalontheDONEpinindicates\ncompletionoftheconfigurationsequence.\nINIT_B Inputor\nOutput,\nOpen-DrainDedicatedBeforetheModepinsaresampled,INIT_Bis\naninputthatcanbeheldLowtodelay\nconfiguration.AftertheModepinsare\nsampled,INIT_Bisanopen-drainactiveLow\noutputindicatingwhetheraCRCerror\noccurredduringconfiguration:\n0=CRCerror\n1=NoCRCerror\nWhentheSEUdetectionfunctionisenabled,\nINIT_BisoptionallydrivenLowwhenread\nbackCRCerrorisdetected.\nPROGRAM_BInput DedicatedActive-Lowasynchronousfull-chipreset\nFCS_B Output Dual-\nPurposeActive-Lowchipselectoutput,clockedbythe\nCCLKfallingedge.\nEMCCLK Input Dual-\nPurposeOptionalexternalclockinputforrunningthe\nconfigurationlogicinamastermode(versusthe\ninternalconfigurationoscillator).\nPUDC_B InputMulti-functi\nonActive-LowPUDC_Binputenablesinternal\npull-upresistorsontheSelectIOpinsafter\n36BQ7VSeriespower-upandduringconfiguration.PUDC_B\nmustbetiedeitherdirectly,orviaa≤1kΩto\nVCCO_14orGND.Caution!Donotallowthis\npintofloatbeforeandduringconfiguration.\nFigure4-18showstheconnectionsforaSPIconfigurationwithax1orx2datawidth.These\nconnectionsarethesamebecausethex2modeusestheD00_MOSIpinasadual-purposeDataIn/Out\npin.Daisy-chainedconfigurationmodeisonlyavailableinSPI.\nFigure4-18SPIx1/x2ConfigurationInterface\nBQ7VFPGAsupportsax4quadSPImasterconfigurationwidthasshowninFigure4-19.\n37BQ7VSeries\nFigure4-19SPIx4ConfigurationInterface\nWhenconfigurationstarts,theFPGAclocksdataisimportedontherisingedge.Thiscontinuesuntil\ntheFPGAreadsthecommandintheearlypartofthebitstreamthatinstructsittochangetothefalling\nedge.Thisoccursbeforethecommandtochangetoexternalclockingorthecommandtochangethe\nmasterclockfrequency.Thefallingedgeclockingoptionisenabledbysettingtheoptionspi_fall_edge.\nSPISerialDaisyChain\nInaserialdaisychainapplication,theleadingdevicecanbeinSPImodeandalldownstreamdevices\ninSlaveSerialmode.Inthiscase,allconfigurationbitstreamscanbestoredinsideoneSPIdevice.The\nbitstreamformatformasterandslaveserialdaisychainsisexactlythesame.\n4.10.4BytePeripheralInterfaceParallelFlashMode\nInBPI(M[2:0]=100)mode,theBQ7VFPGAconfiguresitselffromanindustry-standardparallel\nNORFlashPROM,asillustratedinFigure4-20.BPIconfigurationmodehastwoBPIflashreadmodes\navailable:asynchronousandsynchronous.Buswidthsofx8andx16aresupported.\n38BQ7VSeries\nFigure4-20BQ7VBPIConfigurationInterface\nAsynchronousReadModeSupport\nIntheMasterBPIconfigurationmode,theBQ7VFPGAsusetheBPIflashasynchronousreadmode\nbydefaulttoreadbitstreamdata.Afterpower-up,theModepins,M[2:0],aresampledwhenthe\nFPGA’sINIT_BoutputgoesHigh.TheModepinsmustbedefinedatthevalidlogiclevels(MasterBPI\nConfigurationmodeM[2:0]=010)atthistime.ThePUDC_Bpinmustremainataconstantlogiclevel\nthroughouttheFPGAconfiguration.AftertheMasterBPIconfigurationmodeisdetermined,theFPGA\ndrivestheflashcontrolsignals(FWE_BHigh,FOE_BLow,andFCS_BLow).AlthoughtheCCLK\noutputisnotconnectedtotheBPIflashdeviceforBPIflashasynchronousreadmode,theFPGA\noutputsanaddressaftertherisingedgeofCCLK,andthedataisstillsampledonthenextrisingedge\nofCCLK.ThetimingparametersrelatedtoBPIusetheCCLKpinasareference.IntheMasterBPI\nmode,theaddressstartsat0andincrementsby1untiltheDONEpinisasserted.Iftheaddressreaches\nthemaximumvalue(29'h1FFFFFFF)andconfigurationisnotdone(DONEisnotasserted),anerror\nflagisraisedinthestatusregister,andfallbackreconfigurationstarts.\n39BQ7VSeries\nFigure4-21BQ7VBPIAsynchronousConfiguration\nSynchronousReadModeSupport\nTheBQ7VFPGAMasterBPIconfigurationmodewithsynchronousreadisthefastestdirectflash\nconfigurationoptionwithouttheneedforcustomizedexternalcontrollogic.TheFPGAstartsin\nasynchronousreadmode,usingthedefaultCCLKfrequency,andthebitstreamheaderdeterminesifthe\nreadmodecontinuesasynchronouslyorifitswitchestothefastersynchronousreadmode.Bitstream\ncommandsinitiatetheswitchfromasynchronousreadtosynchronousreadiftheBPI_sync_mode\noptionisset.Therearetwoavailablesettingsfortheoption:Type1orType2.Type1isusedtosetthe\nG18FflashfamilysynchronousandlatencybitsandType2isusedtosettheP30/P33.Theswitchto\nsynchronousmodeisdonebytheFPGAcontroller,whichperformsanasynchronouswritetotheBPI\nflashconfigurationregistertosetthedeviceintosynchronousmodeandinitiateabitstreamreread.To\nsupportthesynchronousreadmode,theFPGACCLKoutputisconnectedtotheBPIflashdevice,and\ntheADV_BFPGAsignalmustbeconnectedtotheflashADVsignal.\n40BQ7VSeries\nFigure4-22BQ7VBPISynchronousConfiguration\nPageModeSupport\nManyNORFlashdevicessupportasynchronouspagereads.Thefirstaccesstoapageusuallytakes\nthelongesttime(~100ns),subsequentaccessestothesamepagetakelesstime(~25ns).Thefollowing\nparametersarebitstreamprogrammableinBQ7Vdevicestotakeadvantageofpagereadsand\nmaximizetheCCLKfrequency:\n\uf06cPagesizesof1(default),4,or8.\n\uf06cIftheactualFlashpagesizeislargerthan8,thevalueof8shouldbeusedtomaximizethe\nefficiency.\n\uf06cFirstaccessCCLKcyclesof1(default),2,3,or4.CCLKcyclesmustbe1ifthepagesizeis\n1.\n\uf06cCCLKfrequency\nFormoredetailsonconfiguration,seeUG470.7SeriesFPGAsConfigurationUserGuide.\n41BQ7VSeries5.ElectricalCharacteristics\nTable5-1DCCharacteristicsOverRecommendedOperatingConditions\nSymbol Description MinMAXUnits\nIREF VREFleakagecurrentperpin 15µA\nILInputoroutputleakagecurrentperpin(sample-tested) 15µA\nIRPUPadpull-up(whenselected)@VIN=0V,VCCO=\n3.3V90330µA\nPadpull-up(whenselected)@VIN=0V,VCCO=\n2.5V68250µA\nPadpull-up(whenselected)@VIN=0V,VCCO=\n1.8V34220µA\nPadpull-up(whenselected)@VIN=0V,VCCO=\n1.5V23150µA\nPadpull-up(whenselected)@VIN=0V,VCCO=\n1.2V12120µA\nIRPDPadpull-down(whenselected)@VIN=3.3V 68330µA\nPadpull-down(whenselected)@VIN=1.8V 45180µA\nTable5-2SelectIODCInputandOutputLevels\nI/O\nStandardVIL VIH VOL VOHlOLlOH\nV,MinV,MaxV,MinV,MaxV,MaxV,MinmAmA\nHSTL_I-0.300VREF-\n0.100VREF+\n0.100VCCO+\n0.3000.400VCCO-\n0.4008(1)-8(2)\nHSTL_l_12-0.300VREF-\n0.080VREF+\n0.080VCCO+\n0.30025%\nVCCO75%\nVCCO6.3(3)-6.3(4)\nHSTL_l_18-0.300VREF-\n0.100VREF+\n0.100VCCO+\n0.3000.400VCCO-\n0.4008(1)-8(2)\nHSTL_II-0.300VREF-\n0.100VREF+\n0.100VCCO+\n0.3000.400VCCO-\n0.40016(1)-16(2)\nHSTL_II_18-0.300VREF-0.1\n00VREF+\n0.100VCCO+\n0.3000.400VCCO-\n0.40016(1)-16(2)\nHSUL_12-0.300VREF-0.13\n0VREF+\n0.130VCCO+\n0.30020%\nVCCO80%\nVCCO0.1(1)-0.1(2)\nLVCMOS12-0.30035%\nVCCO65%\nVCCOVCCO+\n0.3000.400VCCO-\n0.40012(5)-12(16)\nLVCMOS15,-0.30035%\nVCCO65%\nVCCOVCCO+\n0.3000.450VCCO-\n0.45016(1)-16(2)\nLVCMOS18-0.30035%\nVCCO65%\nVCCOVCCO+\n0.3000.400VCCO-0.\n40024(5)-24(6)\n42BQ7VSeriesSSTL12-0.300VREF-\n0.100VREF+\n0.100VCCO+\n0.300VCCO/2-\n0.150VCCO/2+\n0.15014.25\n(3)-14.25\n(4)\nSSTL135-0.300VREF-0.0\n90VREF+\n0.090VCCO+\n0.300VCCO/2-\n0.150VCCO/2+\n0.15013.0(1)-13.0(2\n)\nSSTL15-0.300VREF-\n0.100VREF+\n0.100VCCO+\n0.300VCCO/2-\n0.175VCCO/2+\n0.17513.0(1)-13.0(2\n)\nSSTL18_I-0.300VREF-\n0.125VREF+\n0.125VCCO\n+0.300VCCO/2-\n0.470VCCO/2+\n0.4708(1)-8(2)\nSSTL18_II-0.300VREF-0.12\n5VREF+\n0.125VCCO\n+0.300VCCO/2-\n0.600VCCO/2+\n0.60013.4(1)-13.4(2\n)\n(1)TestVOLinHP-I/OandHR-I/O,Supporteddrivecurrent(positive).\n(2)TestVOHinHP-I/OandHR-I/O,Supporteddrivecurrent(negative).\n(3)TestVOLonlyinHP-I/O,Supporteddrivecurrent(positive).\n(4)TestVOHonlyinHP-I/O,Supporteddrivecurrent(negative).\n(5)TestVOLonlyinHR-I/O,Supporteddrivecurrent(positive).\n(6)TestVOHonlyinHR-I/O,Supporteddrivecurrent(negative).\nTable5-3DifferentialIODCInputandOutputLevels\nSymbol DCParameter ConditionsMinMaxUnits\nVOH OutputHighvoltage\nLVDSareonly\nsupportedinin\nHPI/Obanks1.675 V\nVOL OutputLowvoltage 0.825 V\nVODIFFDifferential\noutputvoltage247 600 mV\nVOCMOutputcommon-modevoltage 1.0001.425 V\nVIDIFFDifferentialinputvoltage100 600 mV\nVICMInputcommon-modevoltage 0.3001.425 V\nVOH OutputHighvoltage\nLVDS_25are\nonlysupported\nininHRI/O\nbanks1.675 V\nVOL OutputLowvoltage 0.700 V\nVODIFFDifferential\noutputvoltage247600 mV\nVOCMOutputcommon-modevoltage 1.0001.425 V\nVIDIFFDifferentialinputvoltage100600 mV\nVICMInputcommon-modevoltage 0.3001.500 V\nTable5-4MMCMSwitchingCharacteristics\nSymbol Description MinMMAXUnits\n43BQ7VSeriesMMCM_FINMINMMCMMinimuminputclockfrequency10 MHz\nMMCM_FINMAXMMCMMaximuminputclockfrequency 800MHz\nMMCM_FOUTMINMMCMminimumoutputfrequency4.69 MHz\nMMCM_FOUTMAXMMCMmaximumoutputfrequency 800MHz\nMMCM_FVCOTMI\nNMMCMminimumVCOfrequency600 MHz\nMMCM_FVCOTMA\nXMMCMmaximumVCOfrequency 1200MHz\nMMCM_FPFDMINMinimumfrequencyatthephasefrequency\ndetector10 MHz\nMMCM_FPFDMAXMaximumfrequencyatthephasefrequency\ndetector450MHz\nTable5-5PLLSwitchingCharacteristics\nSymbol Description MinMAXUnits\nPLL_FINMINPLLMinimuminputclockfrequency 19 MHz\nPLL_FINMAXPLLMaximuminputclockfrequency 800MHz\nPLL_FOUTMIN PLLminimumoutputfrequency 6.25 MHz\nPLL_FOUTMAXPLLmaximumoutputfrequency 800MHz\nPLL_FVCOTMIN PLLminimumVCOfrequency 800 MHz\nPLL_FVCOTMAX PLLmaximumVCOfrequency 1600MHz\nPLL_FPFDMINMinimumfrequencyatthephasefrequency\ndetector19 MHz\nPLL_FPFDMAXMaximumfrequencyatthephasefrequency\ndetector450MHz\nTable5-6GTHTransceiverDCSpecifications\nSymbol Description ConditionsMinMAXUnits\nDVPPINDifferentialmodeinputvoltage\n(DCcoupled)>10.3125Gb/s1501250mV\n6.6Gb/s-10.3125\nGb/s1501250mV\n<6.6Gb/s1501250mV\nVCMINCommonmodeinputvoltage2/3VMGTAVTT mV\nDVPPOUTDifferentialmodeoutputvoltageTransmitteroutput\nswingissetto\n4'b1010800 mV\nVCMOUT\nDCCommonmodeoutputvoltage:DCcoupled VMGTA\nVTT-200mV\nVIDIFFDifferentialclockinputvoltage 3502000mV\n44BQ7VSeriesTable5-7GTHTransceiverACSpecifications\nSymbol Description ConditionsMinMAXUnits\nFGTHMAXMaximumGTHtransceiverdatarate 8.5Gbps\nFGTHMINMinimumGTHtransceiverdatarate 0.5 Gbps\nFGCLKReferenceclockfrequencyrange 60820MHz\n45BQ7VSeries6.TypicalApplications\nTheapplicationfieldsofBQ7VseriesFPGAinclude:communicationtransmissionfield,mainly\nusedforhigh-speedinterfacecircuitdesignofcommunicationequipment,tocompletehigh-speeddata\ntransceiverandexchange;highperformancedigitalsignalandimageprocessingfield,toachievea\nvarietyofmorecomplexmathematicalalgorithms,usingFPGAinternalresourcestomakeitintothe\nactualprocessingcircuit;SOPCandothercontrolprocessingfields,mainlyuseFPGAplatformtobuild\nembeddedsystem,andthencarryoutembeddedsystemsoftwaredevelopment.\nAtypicalkindofhardwaresystemapplicationofBQ7VseriesFPGAisshowninFigure6-1.The\nsystemincludesaBQ7VseriesFPGA,aPROMconfigurationmemory,DDR3datastorage,PCIE\ncircuit,SFPopticalfibercommunicationinterface,RS232/RS485interface,GTHanduniversalI/O\nextendedinterface,etc.\nFigure6-1TypicalHardwareApplication\n46BQ7VSeries7.NotesforApplication\n7.1ProductIntroductionofApplication\nBQ7VX330TBG1761,BQ7VX690TBG1761,BQ7VX690TBG1927andXILINXXQ7VX330T,\nXQ7VX690Tareconsistentincircuitstructure,variouselectricalparameters,designprocessand\ndevelopmenttools.BQ7VX330TBG1761,BQ7VX690TBG1761andBQ7VX690TBG1927haveno\nspecialrequirements.XilinxVivadodevelopmentenvironmentisrecommendedasdevelopmenttools.\n7.2AttentionMatters\na.Therecommendedpower-onsequenceisVCCINT,VCCBRAM,VCCAUX,VCCAUX_IO,andVCCO.To\nachieveminimumcurrentdrawandensurethattheI/Osare3-statedatpower-on.The\nrecommendedpower-offsequenceisthereverseofthepower-onsequence;\nb.Therecommendedpower-onsequencetoachieveminimumcurrentdrawfortheGTH\ntransceiversisVCCINT,VMGTAVCC,VMGTAVTTORVMGTAVCC,VCCINT,VMGTAVTT.Therecommended\npower-offsequenceisthereverseofthepower-onsequencetoachieveminimumcurrent\ndraw.\nc.It’ssuggestedthattheactualfrequencyofthedeviceshouldnotexceed80%ofthemaximum\nconstraintfrequencythatcanbepassed,soastokeepsufficientdesignmargin;\nd.MaximumdatatransmissionrateofPCIExpressisnothigherthan8.5Gbps.\ne.RecommendedanalogsupplyvoltagefortheGTHtransceiverQPLLfrequencyrange\n（VMGTAVCC）:1.02V～1.08V(Under6.6Gbps),1.05V～1.08V(Over6.6Gbps).\n7.3ProductProtection\nThepackagingoftheproductismadeofnon-corrosivematerial,whichcanconductelectricityorbe\ncoatedorimpregnatedwithantistaticmaterial,andhassufficientantistaticability.\nUndertheconditionofavoidingthedirectinfluenceofrainandsnow,thepackingboxeswhich\ncontaintheproductcanbetransportedbyanymeansoftransportation.Butdon’tputthemwithacid,\nalkalineorothercorrosiveobjects.\nThestorageenvironmentofthepackagedproductsshallmeettherequirementsinSection8.1of\nQ/W657A－2007(temperature:15℃~25℃,humidity:25%~65%),withoutacid,alkalineorother\ncorrosivegases,withgoodventilationandcorrespondinganti-staticmeasures.\n7.3.1ProductPackaging\nThedevicepackagingshallatleastmeetthefollowingrequirements:\na.Madeofnon-corrosivematerial;\nb.Strongenoughtowithstandtheshockduringhandling;\n47BQ7VSeriesc.Coatedorimpregnatedwithantistaticmaterialsandhassufficientantistaticcapacity;\nd.Canfirmlysupporttheinstalleddeviceinacertainposition;\ne.Cankeeptheleadofthedevicefromdeformation;\nf.Nosharpedgesorcorners;\ng.Cansafelyandeasilyremove,checkandreplacethedevice;\nh.Generally,donotusepolyvinylchloride,neoprenerubber,vinylresinorpolysulfidematerials.\nIt’sadvisabletousematerialswithlowexhaustindexandlowdustparticleshedding.\n7.3.2TransportandStorage\nDuringtransportationandstorage,thedeviceshallatleastmeetthefollowingrequirements:\na.Transportation:Undertheconditionofavoidingthedirectinfluenceofrainandsnow,the\npackingboxeswhichcontaintheproductscanbetransportedbyanymeansoftransportation.\nButdon’tputthemwithacid,alkalineandothercorrosiveobjects.\nb.Storage:Packagedproductsshallbestoredinawell-ventilatedwarehousewithambient\ntemperatureof16℃~28℃,relativehumiditynotgreaterthan30%~70%,andwithoutacid,\nalkalineorothercorrosivegases.\n48BQ7VSeriesAppendixISolderingSuggestion\nReflowsolderingcurveisshownasFigure1.\nFigure1Reflowsolderingcurve\nAppendixIIPinoutInformationandPackage\nTable1BQ7VX330TBG1761-PBGA1761Pinout\nBank Pinname Pin I/OType\n0 DXN_0 AC20 CONFIG\n0 VCCADC_0 Y21 CONFIG\n0 GNDADC_0 Y20 CONFIG\n0 DXP_0 AC21 CONFIG\n0 VREFN_0 AA20 CONFIG\n0 VREFP_0 AB21 CONFIG\n0 VP_0 AA21 CONFIG\n0 VN_0 AB20 CONFIG\n0 VCCBATT_0 N11 CONFIG\n0 CCLK_0 N10 CONFIG\n0 TCK_0 P10 CONFIG\n0 TMS_0 P11 CONFIG\n0 TDO_0 R10 CONFIG\n0 TDI_0 T10 CONFIG\n0 INIT_B_0 AG11 CONFIG\n0 PROGRAM_B_0 AJ11 CONFIG\n0 CFGBVS_0 AH10 CONFIG\n0 DONE_0 AL11 CONFIG\n0 M2_0 AJ10 CONFIG\n0 M0_0 AL10 CONFIG\n0 M1_0 AK10 CONFIG\n49BQ7VSeriesBank Pinname Pin I/OType\nNA NC AN29 NA\nNA NC AY27 NA\nNA NC AY28 NA\nNA NC AU29 NA\nNA NC AV29 NA\nNA NC BA26 NA\nNA NC BA27 NA\nNA NC BB28 NA\nNA NC BB29 NA\nNA NC BB26 NA\nNA NC BB27 NA\nNA NC AY29 NA\nNA NC BA29 NA\nNA NC AW25 NA\nNA NC AW26 NA\nNA NC AR29 NA\nNA NC AT29 NA\nNA NC AV25 NA\nNA NC AV26 NA\nNA NC AW27 NA\nNA NC AW28 NA\nNA NC AU28 NA\nNA NC AV28 NA\nNA NC AU26 NA\nNA NC AU27 NA\nNA NC AR27 NA\nNA NC AT27 NA\nNA NC AP27 NA\nNA NC AR28 NA\nNA NC AN28 NA\nNA NC AP28 NA\nNA NC AT25 NA\nNA NC AT26 NA\nNA NC AP25 NA\nNA NC AR25 NA\nNA NC AN25 NA\nNA NC AN26 NA\nNA NC AM28 NA\nNA NC AM29 NA\nNA NC AK27 NA\n50BQ7VSeriesBank Pinname Pin I/OType\nNA NC AL27 NA\nNA NC AM26 NA\nNA NC AM27 NA\nNA NC AK24 NA\nNA NC AK25 NA\nNA NC AL25 NA\nNA NC AL26 NA\nNA NC AJ25 NA\nNA NC AJ26 NA\nNA NC AP26 NA\n13 IO_0_13 AR35 HR\n13 IO_L1P_T0_13 AY34 HR\n13 IO_L1N_T0_13 BA35 HR\n13 IO_L2P_T0_13 AV36 HR\n13 IO_L2N_T0_13 AW36 HR\n13 IO_L3P_T0_DQS_13 BA34 HR\n13 IO_L3N_T0_DQS_13 BB34 HR\n13 IO_L4P_T0_13 BA36 HR\n13 IO_L4N_T0_13 BB36 HR\n13 IO_L5P_T0_13 BB32 HR\n13 IO_L5N_T0_13 BB33 HR\n13 IO_L6P_T0_13 AW35 HR\n13 IO_L6N_T0_VREF_13 AY35 HR\n13 IO_L7P_T1_13 AT34 HR\n13 IO_L7N_T1_13 AU34 HR\n13 IO_L8P_T1_13 AT36 HR\n13 IO_L8N_T1_13 AU36 HR\n13 IO_L9P_T1_DQS_13 AT32 HR\n13 IO_L9N_T1_DQS_13 AU33 HR\n13 IO_L10P_T1_13 AR34 HR\n13 IO_L10N_T1_13 AT35 HR\n13 IO_L11P_T1_SRCC_13 AU32 HR\n13 IO_L11N_T1_SRCC_13 AV33 HR\n13 IO_L12P_T1_MRCC_13 AW32 HR\n13 IO_L12N_T1_MRCC_13 AW33 HR\n13 IO_L13P_T2_MRCC_13 AV34 HR\n13 IO_L13N_T2_MRCC_13 AV35 HR\n13 IO_L14P_T2_SRCC_13 AY32 HR\n13 IO_L14N_T2_SRCC_13 AY33 HR\n13 IO_L15P_T2_DQS_13 BA31 HR\n51BQ7VSeriesBank Pinname Pin I/OType\n13 IO_L15N_T2_DQS_13 BA32 HR\n13 IO_L16P_T2_13 AW30 HR\n13 IO_L16N_T2_13 AY30 HR\n13 IO_L17P_T2_13 BA30 HR\n13 IO_L17N_T2_13 BB31 HR\n13 IO_L18P_T2_13 AV30 HR\n13 IO_L18N_T2_13 AW31 HR\n13 IO_L19P_T3_13 AR30 HR\n13 IO_L19N_T3_VREF_13 AT30 HR\n13 IO_L20P_T3_13 AU31 HR\n13 IO_L20N_T3_13 AV31 HR\n13 IO_L21P_T3_DQS_13 AN30 HR\n13 IO_L21N_T3_DQS_13 AP30 HR\n13 IO_L22P_T3_13 AP32 HR\n13 IO_L22N_T3_13 AR32 HR\n13 IO_L23P_T3_13 AN31 HR\n13 IO_L23N_T3_13 AP31 HR\n13 IO_L24P_T3_13 AP33 HR\n13 IO_L24N_T3_13 AR33 HR\n13 IO_25_13 AT31 HR\n14 IO_0_VRN_14 AH35 HP\n14 IO_L1P_T0_D00_MOSI_14 AM36 HP\n14 IO_L1N_T0_D01_DIN_14 AN36 HP\n14 IO_L2P_T0_D02_14 AJ36 HP\n14 IO_L2N_T0_D03_14 AJ37 HP\n14 IO_L3P_T0_DQS_PUDC_B_14 AP36 HP\n14 IO_L3N_T0_DQS_EMCCLK_14 AP37 HP\n14 IO_L4P_T0_D04_14 AK37 HP\n14 IO_L4N_T0_D05_14 AL37 HP\n14 IO_L5P_T0_D06_14 AN35 HP\n14 IO_L5N_T0_D07_14 AP35 HP\n14 IO_L6P_T0_FCS_B_14 AL36 HP\n14 IO_L6N_T0_D08_VREF_14 AM37 HP\n14 IO_L7P_T1_D09_14 AG33 HP\n14 IO_L7N_T1_D10_14 AH33 HP\n14 IO_L8P_T1_D11_14 AK35 HP\n14 IO_L8N_T1_D12_14 AL35 HP\n14 IO_L9P_T1_DQS_14 AH31 HP\n14 IO_L9N_T1_DQS_D13_14 AJ31 HP\n14 IO_L10P_T1_D14_14 AH34 HP\n52BQ7VSeriesBank Pinname Pin I/OType\n14 IO_L10N_T1_D15_14 AJ35 HP\n14 IO_L11P_T1_SRCC_14 AJ33 HP\n14 IO_L11N_T1_SRCC_14 AK33 HP\n14 IO_L12P_T1_MRCC_14 AK34 HP\n14 IO_L12N_T1_MRCC_14 AL34 HP\n14 IO_L13P_T2_MRCC_14 AJ32 HP\n14 IO_L13N_T2_MRCC_14 AK32 HP\n14 IO_L14P_T2_SRCC_14 AL31 HP\n14 IO_L14N_T2_SRCC_14 AL32 HP\n14 IO_L15P_T2_DQS_RDWR_B_14 AM34 HP\n14IO_L15N_T2_DQS_DOUT_CSO_B_14AN34 HP\n14 IO_L16P_T2_CSI_B_14 AM31 HP\n14 IO_L16N_T2_A15_D31_14 AM32 HP\n14 IO_L17P_T2_A14_D30_14 AM33 HP\n14 IO_L17N_T2_A13_D29_14 AN33 HP\n14 IO_L18P_T2_A12_D28_14 AL29 HP\n14 IO_L18N_T2_A11_D27_14 AL30 HP\n14 IO_L19P_T3_A10_D26_14 AH29 HP\n14 IO_L19N_T3_A09_D25_VREF_14 AH30 HP\n14 IO_L20P_T3_A08_D24_14 AJ30 HP\n14 IO_L20N_T3_A07_D23_14 AK30 HP\n14 IO_L21P_T3_DQS_14 AF29 HP\n14 IO_L21N_T3_DQS_A06_D22_14 AG29 HP\n14 IO_L22P_T3_A05_D21_14 AK28 HP\n14 IO_L22N_T3_A04_D20_14 AK29 HP\n14 IO_L23P_T3_A03_D19_14 AF30 HP\n14 IO_L23N_T3_A02_D18_14 AG31 HP\n14 IO_L24P_T3_A01_D17_14 AH28 HP\n14 IO_L24N_T3_A00_D16_14 AJ28 HP\n14 IO_25_VRP_14 AG32 HP\n15 IO_0_VRN_15 AM38 HP\n15 IO_L1P_T0_AD0P_15 AN38 HP\n15 IO_L1N_T0_AD0N_15 AP38 HP\n15 IO_L2P_T0_AD8P_15 AM41 HP\n15 IO_L2N_T0_AD8N_15 AM42 HP\n15 IO_L3P_T0_DQS_AD1P_15 AR38 HP\n15 IO_L3N_T0_DQS_AD1N_15 AR39 HP\n15 IO_L4P_T0_15 AN40 HP\n15 IO_L4N_T0_15 AN41 HP\n15 IO_L5P_T0_AD9P_15 AR37 HP\n53BQ7VSeriesBank Pinname Pin I/OType\n15 IO_L5N_T0_AD9N_15 AT37 HP\n15 IO_L6P_T0_15 AM39 HP\n15 IO_L6N_T0_VREF_15 AN39 HP\n15 IO_L7P_T1_AD2P_15 AP40 HP\n15 IO_L7N_T1_AD2N_15 AR40 HP\n15 IO_L8P_T1_AD10P_15 AP41 HP\n15 IO_L8N_T1_AD10N_15 AP42 HP\n15 IO_L9P_T1_DQS_AD3P_15 AT39 HP\n15 IO_L9N_T1_DQS_AD3N_15 AT40 HP\n15 IO_L10P_T1_AD11P_15 AR42 HP\n15 IO_L10N_T1_AD11N_15 AT42 HP\n15 IO_L11P_T1_SRCC_15 AU39 HP\n15 IO_L11N_T1_SRCC_15 AV39 HP\n15 IO_L12P_T1_MRCC_15 AU38 HP\n15 IO_L12N_T1_MRCC_15 AV38 HP\n15 IO_L13P_T2_MRCC_15 AV40 HP\n15 IO_L13N_T2_MRCC_15 AW40 HP\n15 IO_L14P_T2_SRCC_15 AY39 HP\n15 IO_L14N_T2_SRCC_15 AY40 HP\n15 IO_L15P_T2_DQS_15 AW37 HP\n15 IO_L15N_T2_DQS_ADV_B_15 AY37 HP\n15 IO_L16P_T2_A28_15 BA37 HP\n15 IO_L16N_T2_A27_15 BB37 HP\n15 IO_L17P_T2_A26_15 AW38 HP\n15 IO_L17N_T2_A25_15 AY38 HP\n15 IO_L18P_T2_A24_15 BB38 HP\n15 IO_L18N_T2_A23_15 BB39 HP\n15 IO_L19P_T3_A22_15 BA39 HP\n15 IO_L19N_T3_A21_VREF_15 BA40 HP\n15 IO_L20P_T3_A20_15 AT41 HP\n15 IO_L20N_T3_A19_15 AU42 HP\n15 IO_L21P_T3_DQS_15 AY42 HP\n15 IO_L21N_T3_DQS_A18_15 BA42 HP\n15 IO_L22P_T3_A17_15 AU41 HP\n15 IO_L22N_T3_A16_15 AV41 HP\n15 IO_L23P_T3_FOE_B_15 BA41 HP\n15 IO_L23N_T3_FWE_B_15 BB41 HP\n15 IO_L24P_T3_RS1_15 AW41 HP\n15 IO_L24N_T3_RS0_15 AW42 HP\n15 IO_25_VRP_15 AU37 HP\n54BQ7VSeriesBank Pinname Pin I/OType\n16 IO_0_VRN_16 Y34 HP\n16 IO_L1P_T0_16 AF35 HP\n16 IO_L1N_T0_16 AF36 HP\n16 IO_L2P_T0_16 AE37 HP\n16 IO_L2N_T0_16 AF37 HP\n16 IO_L3P_T0_DQS_16 AF34 HP\n16 IO_L3N_T0_DQS_16 AG34 HP\n16 IO_L4P_T0_16 AD36 HP\n16 IO_L4N_T0_16 AD37 HP\n16 IO_L5P_T0_16 AC35 HP\n16 IO_L5N_T0_16 AC36 HP\n16 IO_L6P_T0_16 AG36 HP\n16 IO_L6N_T0_VREF_16 AH36 HP\n16 IO_L7P_T1_16 Y37 HP\n16 IO_L7N_T1_16 AA37 HP\n16 IO_L8P_T1_16 Y35 HP\n16 IO_L8N_T1_16 AA36 HP\n16 IO_L9P_T1_DQS_16 AB36 HP\n16 IO_L9N_T1_DQS_16 AB37 HP\n16 IO_L10P_T1_16 AA34 HP\n16 IO_L10N_T1_16 AA35 HP\n16 IO_L11P_T1_SRCC_16 AB31 HP\n16 IO_L11N_T1_SRCC_16 AB32 HP\n16 IO_L12P_T1_MRCC_16 AB33 HP\n16 IO_L12N_T1_MRCC_16 AC33 HP\n16 IO_L13P_T2_MRCC_16 AD32 HP\n16 IO_L13N_T2_MRCC_16 AD33 HP\n16 IO_L14P_T2_SRCC_16 AC34 HP\n16 IO_L14N_T2_SRCC_16 AD35 HP\n16 IO_L15P_T2_DQS_16 AE32 HP\n16 IO_L15N_T2_DQS_16 AE33 HP\n16 IO_L16P_T2_16 AF31 HP\n16 IO_L16N_T2_16 AF32 HP\n16 IO_L17P_T2_16 AE34 HP\n16 IO_L17N_T2_16 AE35 HP\n16 IO_L18P_T2_16 AE29 HP\n16 IO_L18N_T2_16 AE30 HP\n16 IO_L19P_T3_16 Y32 HP\n16 IO_L19N_T3_VREF_16 Y33 HP\n16 IO_L20P_T3_16 AC31 HP\n55BQ7VSeriesBank Pinname Pin I/OType\n16 IO_L20N_T3_16 AD31 HP\n16 IO_L21P_T3_DQS_16 AA31 HP\n16 IO_L21N_T3_DQS_16 AA32 HP\n16 IO_L22P_T3_16 AC30 HP\n16 IO_L22N_T3_16 AD30 HP\n16 IO_L23P_T3_16 AA29 HP\n16 IO_L23N_T3_16 AA30 HP\n16 IO_L24P_T3_16 AB29 HP\n16 IO_L24N_T3_16 AC29 HP\n16 IO_25_VRP_16 AB34 HP\n17 IO_0_VRN_17 Y38 HP\n17 IO_L1P_T0_17 AB41 HP\n17 IO_L1N_T0_17 AB42 HP\n17 IO_L2P_T0_17 W40 HP\n17 IO_L2N_T0_17 Y40 HP\n17 IO_L3P_T0_DQS_17 Y39 HP\n17 IO_L3N_T0_DQS_17 AA39 HP\n17 IO_L4P_T0_17 Y42 HP\n17 IO_L4N_T0_17 AA42 HP\n17 IO_L5P_T0_17 AB38 HP\n17 IO_L5N_T0_17 AB39 HP\n17 IO_L6P_T0_17 AA40 HP\n17 IO_L6N_T0_VREF_17 AA41 HP\n17 IO_L7P_T1_17 AC38 HP\n17 IO_L7N_T1_17 AC39 HP\n17 IO_L8P_T1_17 AD42 HP\n17 IO_L8N_T1_17 AE42 HP\n17 IO_L9P_T1_DQS_17 AD38 HP\n17 IO_L9N_T1_DQS_17 AE38 HP\n17 IO_L10P_T1_17 AC40 HP\n17 IO_L10N_T1_17 AC41 HP\n17 IO_L11P_T1_SRCC_17 AE39 HP\n17 IO_L11N_T1_SRCC_17 AE40 HP\n17 IO_L12P_T1_MRCC_17 AD40 HP\n17 IO_L12N_T1_MRCC_17 AD41 HP\n17 IO_L13P_T2_MRCC_17 AF39 HP\n17 IO_L13N_T2_MRCC_17 AF40 HP\n17 IO_L14P_T2_SRCC_17 AF41 HP\n17 IO_L14N_T2_SRCC_17 AG41 HP\n17 IO_L15P_T2_DQS_17 AG39 HP\n56BQ7VSeriesBank Pinname Pin I/OType\n17 IO_L15N_T2_DQS_17 AH39 HP\n17 IO_L16P_T2_17 AF42 HP\n17 IO_L16N_T2_17 AG42 HP\n17 IO_L17P_T2_17 AG38 HP\n17 IO_L17N_T2_17 AH38 HP\n17 IO_L18P_T2_17 AJ38 HP\n17 IO_L18N_T2_17 AK38 HP\n17 IO_L19P_T3_17 AK40 HP\n17 IO_L19N_T3_VREF_17 AL40 HP\n17 IO_L20P_T3_17 AH40 HP\n17 IO_L20N_T3_17 AH41 HP\n17 IO_L21P_T3_DQS_17 AL41 HP\n17 IO_L21N_T3_DQS_17 AL42 HP\n17 IO_L22P_T3_17 AJ40 HP\n17 IO_L22N_T3_17 AJ41 HP\n17 IO_L23P_T3_17 AK39 HP\n17 IO_L23N_T3_17 AL39 HP\n17 IO_L24P_T3_17 AJ42 HP\n17 IO_L24N_T3_17 AK42 HP\n17 IO_25_VRP_17 AG37 HP\n18 IO_0_VRN_18 N35 HP\n18 IO_L1P_T0_18 T34 HP\n18 IO_L1N_T0_18 R35 HP\n18 IO_L2P_T0_18 N33 HP\n18 IO_L2N_T0_18 N34 HP\n18 IO_L3P_T0_DQS_18 R33 HP\n18 IO_L3N_T0_DQS_18 R34 HP\n18 IO_L4P_T0_18 P35 HP\n18 IO_L4N_T0_18 P36 HP\n18 IO_L5P_T0_18 T32 HP\n18 IO_L5N_T0_18 R32 HP\n18 IO_L6P_T0_18 P32 HP\n18 IO_L6N_T0_VREF_18 P33 HP\n18 IO_L7P_T1_18 T36 HP\n18 IO_L7N_T1_18 R37 HP\n18 IO_L8P_T1_18 P37 HP\n18 IO_L8N_T1_18 P38 HP\n18 IO_L9P_T1_DQS_18 U34 HP\n18 IO_L9N_T1_DQS_18 T35 HP\n18 IO_L10P_T1_18 R38 HP\n57BQ7VSeriesBank Pinname Pin I/OType\n18 IO_L10N_T1_18 R39 HP\n18 IO_L11P_T1_SRCC_18 U37 HP\n18 IO_L11N_T1_SRCC_18 U38 HP\n18 IO_L12P_T1_MRCC_18 U39 HP\n18 IO_L12N_T1_MRCC_18 T39 HP\n18 IO_L13P_T2_MRCC_18 U36 HP\n18 IO_L13N_T2_MRCC_18 T37 HP\n18 IO_L14P_T2_SRCC_18 V35 HP\n18 IO_L14N_T2_SRCC_18 V36 HP\n18 IO_L15P_T2_DQS_18 V33 HP\n18 IO_L15N_T2_DQS_18 V34 HP\n18 IO_L16P_T2_18 W36 HP\n18 IO_L16N_T2_18 W37 HP\n18 IO_L17P_T2_18 U32 HP\n18 IO_L17N_T2_18 U33 HP\n18 IO_L18P_T2_18 W32 HP\n18 IO_L18N_T2_18 W33 HP\n18 IO_L19P_T3_18 V39 HP\n18 IO_L19N_T3_VREF_18 V40 HP\n18 IO_L20P_T3_18 T40 HP\n18 IO_L20N_T3_18 T41 HP\n18 IO_L21P_T3_DQS_18 W41 HP\n18 IO_L21N_T3_DQS_18 W42 HP\n18 IO_L22P_T3_18 U41 HP\n18 IO_L22N_T3_18 T42 HP\n18 IO_L23P_T3_18 W38 HP\n18 IO_L23N_T3_18 V38 HP\n18 IO_L24P_T3_18 V41 HP\n18 IO_L24N_T3_18 U42 HP\n18 IO_25_VRP_18 W35 HP\n19 IO_0_VRN_19 L36 HP\n19 IO_L1P_T0_19 E40 HP\n19 IO_L1N_T0_19 D40 HP\n19 IO_L2P_T0_19 A40 HP\n19 IO_L2N_T0_19 A41 HP\n19 IO_L3P_T0_DQS_19 D41 HP\n19 IO_L3N_T0_DQS_19 D42 HP\n19 IO_L4P_T0_19 B41 HP\n19 IO_L4N_T0_19 B42 HP\n19 IO_L5P_T0_19 F42 HP\n58BQ7VSeriesBank Pinname Pin I/OType\n19 IO_L5N_T0_19 E42 HP\n19 IO_L6P_T0_19 C40 HP\n19 IO_L6N_T0_VREF_19 C41 HP\n19 IO_L7P_T1_19 H40 HP\n19 IO_L7N_T1_19 H41 HP\n19 IO_L8P_T1_19 H39 HP\n19 IO_L8N_T1_19 G39 HP\n19 IO_L9P_T1_DQS_19 G41 HP\n19 IO_L9N_T1_DQS_19 G42 HP\n19 IO_L10P_T1_19 F40 HP\n19 IO_L10N_T1_19 F41 HP\n19 IO_L11P_T1_SRCC_19 J40 HP\n19 IO_L11N_T1_SRCC_19 J41 HP\n19 IO_L12P_T1_MRCC_19 K39 HP\n19 IO_L12N_T1_MRCC_19 K40 HP\n19 IO_L13P_T2_MRCC_19 L39 HP\n19 IO_L13N_T2_MRCC_19 L40 HP\n19 IO_L14P_T2_SRCC_19 M41 HP\n19 IO_L14N_T2_SRCC_19 L41 HP\n19 IO_L15P_T2_DQS_19 K42 HP\n19 IO_L15N_T2_DQS_19 J42 HP\n19 IO_L16P_T2_19 M42 HP\n19 IO_L16N_T2_19 L42 HP\n19 IO_L17P_T2_19 K37 HP\n19 IO_L17N_T2_19 K38 HP\n19 IO_L18P_T2_19 M36 HP\n19 IO_L18N_T2_19 L37 HP\n19 IO_L19P_T3_19 P41 HP\n19 IO_L19N_T3_VREF_19 N41 HP\n19 IO_L20P_T3_19 M37 HP\n19 IO_L20N_T3_19 M38 HP\n19 IO_L21P_T3_DQS_19 R42 HP\n19 IO_L21N_T3_DQS_19 P42 HP\n19 IO_L22P_T3_19 N38 HP\n19 IO_L22N_T3_19 M39 HP\n19 IO_L23P_T3_19 R40 HP\n19 IO_L23N_T3_19 P40 HP\n19 IO_L24P_T3_19 N39 HP\n19 IO_L24N_T3_19 N40 HP\n19 IO_25_VRP_19 N36 HP\n59BQ7VSeriesBank Pinname Pin I/OType\nNA NC AM14 NA\nNA NC AJ16 NA\nNA NC AJ15 NA\nNA NC AK14 NA\nNA NC AK13 NA\nNA NC AK15 NA\nNA NC AL14 NA\nNA NC AJ13 NA\nNA NC AJ12 NA\nNA NC AL16 NA\nNA NC AL15 NA\nNA NC AK12 NA\nNA NC AL12 NA\nNA NC AM13 NA\nNA NC AN13 NA\nNA NC AM12 NA\nNA NC AM11 NA\nNA NC AN15 NA\nNA NC AN14 NA\nNA NC AN11 NA\nNA NC AP11 NA\nNA NC AR14 NA\nNA NC AT14 NA\nNA NC AP13 NA\nNA NC AR13 NA\nNA NC AU14 NA\nNA NC AU13 NA\nNA NC AV13 NA\nNA NC AW13 NA\nNA NC AP12 NA\nNA NC AR12 NA\nNA NC AR15 NA\nNA NC AT15 NA\nNA NC AT12 NA\nNA NC AU12 NA\nNA NC AV15 NA\nNA NC AV14 NA\nNA NC AW15 NA\nNA NC AY15 NA\nNA NC AW12 NA\n60BQ7VSeriesBank Pinname Pin I/OType\nNA NC AY12 NA\nNA NC BA15 NA\nNA NC BA14 NA\nNA NC AY14 NA\nNA NC AY13 NA\nNA NC BB14 NA\nNA NC BB13 NA\nNA NC BA12 NA\nNA NC BB12 NA\nNA NC AP15 NA\nNA NC AR20 NA\nNA NC AL19 NA\nNA NC AM19 NA\nNA NC AK17 NA\nNA NC AL17 NA\nNA NC AM18 NA\nNA NC AM17 NA\nNA NC AK19 NA\nNA NC AK18 NA\nNA NC AM16 NA\nNA NC AN16 NA\nNA NC AJ18 NA\nNA NC AJ17 NA\nNA NC AP18 NA\nNA NC AP17 NA\nNA NC AP20 NA\nNA NC AR19 NA\nNA NC AN19 NA\nNA NC AN18 NA\nNA NC AR18 NA\nNA NC AR17 NA\nNA NC AU18 NA\nNA NC AV18 NA\nNA NC AT17 NA\nNA NC AU17 NA\nNA NC AY18 NA\nNA NC AY17 NA\nNA NC AW18 NA\nNA NC AW17 NA\nNA NC AU19 NA\n61BQ7VSeriesBank Pinname Pin I/OType\nNA NC AV19 NA\nNA NC AT20 NA\nNA NC AT19 NA\nNA NC AV16 NA\nNA NC AW16 NA\nNA NC AT16 NA\nNA NC AU16 NA\nNA NC BB19 NA\nNA NC BB18 NA\nNA NC AV20 NA\nNA NC AW20 NA\nNA NC BA17 NA\nNA NC BB17 NA\nNA NC AY20 NA\nNA NC BA20 NA\nNA NC BA16 NA\nNA NC BB16 NA\nNA NC AY19 NA\nNA NC BA19 NA\nNA NC AP16 NA\n33 IO_0_VRN_33 AL24 HP\n33 IO_L1P_T0_33 AJ23 HP\n33 IO_L1N_T0_33 AK23 HP\n33 IO_L2P_T0_33 AK20 HP\n33 IO_L2N_T0_33 AL20 HP\n33 IO_L3P_T0_DQS_33 AJ22 HP\n33 IO_L3N_T0_DQS_33 AK22 HP\n33 IO_L4P_T0_33 AL21 HP\n33 IO_L4N_T0_33 AM21 HP\n33 IO_L5P_T0_33 AJ21 HP\n33 IO_L5N_T0_33 AJ20 HP\n33 IO_L6P_T0_33 AL22 HP\n33 IO_L6N_T0_VREF_33 AM22 HP\n33 IO_L7P_T1_33 AM24 HP\n33 IO_L7N_T1_33 AN24 HP\n33 IO_L8P_T1_33 AM23 HP\n33 IO_L8N_T1_33 AN23 HP\n33 IO_L9P_T1_DQS_33 AP23 HP\n33 IO_L9N_T1_DQS_33 AP22 HP\n33 IO_L10P_T1_33 AN21 HP\n62BQ7VSeriesBank Pinname Pin I/OType\n33 IO_L10N_T1_33 AP21 HP\n33 IO_L11P_T1_SRCC_33 AR23 HP\n33 IO_L11N_T1_SRCC_33 AR22 HP\n33 IO_L12P_T1_MRCC_33 AT22 HP\n33 IO_L12N_T1_MRCC_33 AU22 HP\n33 IO_L13P_T2_MRCC_33 AU23 HP\n33 IO_L13N_T2_MRCC_33 AV23 HP\n33 IO_L14P_T2_SRCC_33 AW23 HP\n33 IO_L14N_T2_SRCC_33 AW22 HP\n33 IO_L15P_T2_DQS_33 AT21 HP\n33 IO_L15N_T2_DQS_33 AU21 HP\n33 IO_L16P_T2_33 AR24 HP\n33 IO_L16N_T2_33 AT24 HP\n33 IO_L17P_T2_33 AV21 HP\n33 IO_L17N_T2_33 AW21 HP\n33 IO_L18P_T2_33 AU24 HP\n33 IO_L18N_T2_33 AV24 HP\n33 IO_L19P_T3_33 AY23 HP\n33 IO_L19N_T3_VREF_33 AY22 HP\n33 IO_L20P_T3_33 AY25 HP\n33 IO_L20N_T3_33 BA25 HP\n33 IO_L21P_T3_DQS_33 BA22 HP\n33 IO_L21N_T3_DQS_33 BB22 HP\n33 IO_L22P_T3_33 AY24 HP\n33 IO_L22N_T3_33 BA24 HP\n33 IO_L23P_T3_33 BA21 HP\n33 IO_L23N_T3_33 BB21 HP\n33 IO_L24P_T3_33 BB24 HP\n33 IO_L24N_T3_33 BB23 HP\n33 IO_25_VRP_33 AN20 HP\n34 IO_0_VRN_34 R29 HP\n34 IO_L1P_T0_34 K35 HP\n34 IO_L1N_T0_34 J35 HP\n34 IO_L2P_T0_34 J32 HP\n34 IO_L2N_T0_34 J33 HP\n34 IO_L3P_T0_DQS_34 K33 HP\n34 IO_L3N_T0_DQS_34 K34 HP\n34 IO_L4P_T0_34 L34 HP\n34 IO_L4N_T0_34 L35 HP\n34 IO_L5P_T0_34 M33 HP\n63BQ7VSeriesBank Pinname Pin I/OType\n34 IO_L5N_T0_34 M34 HP\n34 IO_L6P_T0_34 H34 HP\n34 IO_L6N_T0_VREF_34 H35 HP\n34 IO_L7P_T1_34 K29 HP\n34 IO_L7N_T1_34 K30 HP\n34 IO_L8P_T1_34 J30 HP\n34 IO_L8N_T1_34 H30 HP\n34 IO_L9P_T1_DQS_34 L29 HP\n34 IO_L9N_T1_DQS_34 L30 HP\n34 IO_L10P_T1_34 J31 HP\n34 IO_L10N_T1_34 H31 HP\n34 IO_L11P_T1_SRCC_34 M32 HP\n34 IO_L11N_T1_SRCC_34 L32 HP\n34 IO_L12P_T1_MRCC_34 L31 HP\n34 IO_L12N_T1_MRCC_34 K32 HP\n34 IO_L13P_T2_MRCC_34 N30 HP\n34 IO_L13N_T2_MRCC_34 M31 HP\n34 IO_L14P_T2_SRCC_34 P30 HP\n34 IO_L14N_T2_SRCC_34 N31 HP\n34 IO_L15P_T2_DQS_34 M28 HP\n34 IO_L15N_T2_DQS_34 M29 HP\n34 IO_L16P_T2_34 R28 HP\n34 IO_L16N_T2_34 P28 HP\n34 IO_L17P_T2_34 N28 HP\n34 IO_L17N_T2_34 N29 HP\n34 IO_L18P_T2_34 R30 HP\n34 IO_L18N_T2_34 P31 HP\n34 IO_L19P_T3_34 U31 HP\n34 IO_L19N_T3_VREF_34 T31 HP\n34 IO_L20P_T3_34 V30 HP\n34 IO_L20N_T3_34 V31 HP\n34 IO_L21P_T3_DQS_34 T29 HP\n34 IO_L21N_T3_DQS_34 T30 HP\n34 IO_L22P_T3_34 W30 HP\n34 IO_L22N_T3_34 W31 HP\n34 IO_L23P_T3_34 V29 HP\n34 IO_L23N_T3_34 U29 HP\n34 IO_L24P_T3_34 Y29 HP\n34 IO_L24N_T3_34 Y30 HP\n34 IO_25_VRP_34 U28 HP\n64BQ7VSeriesBank Pinname Pin I/OType\n35 IO_0_VRN_35 G31 HP\n35 IO_L1P_T0_AD4P_35 B36 HP\n35 IO_L1N_T0_AD4N_35 A37 HP\n35 IO_L2P_T0_AD12P_35 B34 HP\n35 IO_L2N_T0_AD12N_35 A34 HP\n35 IO_L3P_T0_DQS_AD5P_35 B39 HP\n35 IO_L3N_T0_DQS_AD5N_35 A39 HP\n35 IO_L4P_T0_35 A35 HP\n35 IO_L4N_T0_35 A36 HP\n35 IO_L5P_T0_AD13P_35 C38 HP\n35 IO_L5N_T0_AD13N_35 C39 HP\n35 IO_L6P_T0_35 B37 HP\n35 IO_L6N_T0_VREF_35 B38 HP\n35 IO_L7P_T1_AD6P_35 E32 HP\n35 IO_L7N_T1_AD6N_35 D32 HP\n35 IO_L8P_T1_AD14P_35 B32 HP\n35 IO_L8N_T1_AD14N_35 B33 HP\n35 IO_L9P_T1_DQS_AD7P_35 E33 HP\n35 IO_L9N_T1_DQS_AD7N_35 D33 HP\n35 IO_L10P_T1_AD15P_35 C33 HP\n35 IO_L10N_T1_AD15N_35 C34 HP\n35 IO_L11P_T1_SRCC_35 D35 HP\n35 IO_L11N_T1_SRCC_35 D36 HP\n35 IO_L12P_T1_MRCC_35 C35 HP\n35 IO_L12N_T1_MRCC_35 C36 HP\n35 IO_L13P_T2_MRCC_35 E34 HP\n35 IO_L13N_T2_MRCC_35 E35 HP\n35 IO_L14P_T2_SRCC_35 D37 HP\n35 IO_L14N_T2_SRCC_35 D38 HP\n35 IO_L15P_T2_DQS_35 G32 HP\n35 IO_L15N_T2_DQS_35 F32 HP\n35 IO_L16P_T2_35 F36 HP\n35 IO_L16N_T2_35 F37 HP\n35 IO_L17P_T2_35 F34 HP\n35 IO_L17N_T2_35 F35 HP\n35 IO_L18P_T2_35 H33 HP\n35 IO_L18N_T2_35 G33 HP\n35 IO_L19P_T3_35 E37 HP\n35 IO_L19N_T3_VREF_35 E38 HP\n35 IO_L20P_T3_35 G36 HP\n65BQ7VSeriesBank Pinname Pin I/OType\n35 IO_L20N_T3_35 G37 HP\n35 IO_L21P_T3_DQS_35 F39 HP\n35 IO_L21N_T3_DQS_35 E39 HP\n35 IO_L22P_T3_35 J37 HP\n35 IO_L22N_T3_35 J38 HP\n35 IO_L23P_T3_35 H38 HP\n35 IO_L23N_T3_35 G38 HP\n35 IO_L24P_T3_35 J36 HP\n35 IO_L24N_T3_35 H36 HP\n35 IO_25_VRP_35 G34 HP\n36 IO_0_VRN_36 M23 HP\n36 IO_L1P_T0_36 H24 HP\n36 IO_L1N_T0_36 G24 HP\n36 IO_L2P_T0_36 J21 HP\n36 IO_L2N_T0_36 H21 HP\n36 IO_L3P_T0_DQS_36 H25 HP\n36 IO_L3N_T0_DQS_36 H26 HP\n36 IO_L4P_T0_36 G21 HP\n36 IO_L4N_T0_36 G22 HP\n36 IO_L5P_T0_36 G26 HP\n36 IO_L5N_T0_36 G27 HP\n36 IO_L6P_T0_36 H23 HP\n36 IO_L6N_T0_VREF_36 G23 HP\n36 IO_L7P_T1_36 G28 HP\n36 IO_L7N_T1_36 G29 HP\n36 IO_L8P_T1_36 K28 HP\n36 IO_L8N_T1_36 J28 HP\n36 IO_L9P_T1_DQS_36 H28 HP\n36 IO_L9N_T1_DQS_36 H29 HP\n36 IO_L10P_T1_36 K27 HP\n36 IO_L10N_T1_36 J27 HP\n36 IO_L11P_T1_SRCC_36 K24 HP\n36 IO_L11N_T1_SRCC_36 K25 HP\n36 IO_L12P_T1_MRCC_36 J25 HP\n36 IO_L12N_T1_MRCC_36 J26 HP\n36 IO_L13P_T2_MRCC_36 M24 HP\n36 IO_L13N_T2_MRCC_36 L24 HP\n36 IO_L14P_T2_SRCC_36 K23 HP\n36 IO_L14N_T2_SRCC_36 J23 HP\n36 IO_L15P_T2_DQS_36 M22 HP\n66BQ7VSeriesBank Pinname Pin I/OType\n36 IO_L15N_T2_DQS_36 L22 HP\n36 IO_L16P_T2_36 L25 HP\n36 IO_L16N_T2_36 L26 HP\n36 IO_L17P_T2_36 K22 HP\n36 IO_L17N_T2_36 J22 HP\n36 IO_L18P_T2_36 M21 HP\n36 IO_L18N_T2_36 L21 HP\n36 IO_L19P_T3_36 P21 HP\n36 IO_L19N_T3_VREF_36 N21 HP\n36 IO_L20P_T3_36 P25 HP\n36 IO_L20N_T3_36 P26 HP\n36 IO_L21P_T3_DQS_36 P22 HP\n36 IO_L21N_T3_DQS_36 P23 HP\n36 IO_L22P_T3_36 N25 HP\n36 IO_L22N_T3_36 N26 HP\n36 IO_L23P_T3_36 N23 HP\n36 IO_L23N_T3_36 N24 HP\n36 IO_L24P_T3_36 M27 HP\n36 IO_L24N_T3_36 L27 HP\n36 IO_25_VRP_36 M26 HP\n37 IO_0_VRN_37 F21 HP\n37 IO_L1P_T0_37 A24 HP\n37 IO_L1N_T0_37 A25 HP\n37 IO_L2P_T0_37 B22 HP\n37 IO_L2N_T0_37 A22 HP\n37 IO_L3P_T0_DQS_37 A26 HP\n37 IO_L3N_T0_DQS_37 A27 HP\n37 IO_L4P_T0_37 C23 HP\n37 IO_L4N_T0_37 B23 HP\n37 IO_L5P_T0_37 B26 HP\n37 IO_L5N_T0_37 B27 HP\n37 IO_L6P_T0_37 C24 HP\n37 IO_L6N_T0_VREF_37 B24 HP\n37 IO_L7P_T1_37 E23 HP\n37 IO_L7N_T1_37 E24 HP\n37 IO_L8P_T1_37 F22 HP\n37 IO_L8N_T1_37 E22 HP\n37 IO_L9P_T1_DQS_37 F25 HP\n37 IO_L9N_T1_DQS_37 E25 HP\n37 IO_L10P_T1_37 D22 HP\n67BQ7VSeriesBank Pinname Pin I/OType\n37 IO_L10N_T1_37 D23 HP\n37 IO_L11P_T1_SRCC_37 D25 HP\n37 IO_L11N_T1_SRCC_37 D26 HP\n37 IO_L12P_T1_MRCC_37 C25 HP\n37 IO_L12N_T1_MRCC_37 C26 HP\n37 IO_L13P_T2_MRCC_37 D27 HP\n37 IO_L13N_T2_MRCC_37 D28 HP\n37 IO_L14P_T2_SRCC_37 C28 HP\n37 IO_L14N_T2_SRCC_37 C29 HP\n37 IO_L15P_T2_DQS_37 B28 HP\n37 IO_L15N_T2_DQS_37 B29 HP\n37 IO_L16P_T2_37 A31 HP\n37 IO_L16N_T2_37 A32 HP\n37 IO_L17P_T2_37 A29 HP\n37 IO_L17N_T2_37 A30 HP\n37 IO_L18P_T2_37 C31 HP\n37 IO_L18N_T2_37 B31 HP\n37 IO_L19P_T3_37 E30 HP\n37 IO_L19N_T3_VREF_37 D31 HP\n37 IO_L20P_T3_37 D30 HP\n37 IO_L20N_T3_37 C30 HP\n37 IO_L21P_T3_DQS_37 E27 HP\n37 IO_L21N_T3_DQS_37 E28 HP\n37 IO_L22P_T3_37 F29 HP\n37 IO_L22N_T3_37 E29 HP\n37 IO_L23P_T3_37 F26 HP\n37 IO_L23N_T3_37 F27 HP\n37 IO_L24P_T3_37 F30 HP\n37 IO_L24N_T3_37 F31 HP\n37 IO_25_VRP_37 F24 HP\n38 IO_0_VRN_38 K18 HP\n38 IO_L1P_T0_38 C19 HP\n38 IO_L1N_T0_38 B19 HP\n38 IO_L2P_T0_38 A16 HP\n38 IO_L2N_T0_38 A15 HP\n38 IO_L3P_T0_DQS_38 A20 HP\n38 IO_L3N_T0_DQS_38 A19 HP\n38 IO_L4P_T0_38 B17 HP\n38 IO_L4N_T0_38 A17 HP\n38 IO_L5P_T0_38 B21 HP\n68BQ7VSeriesBank Pinname Pin I/OType\n38 IO_L5N_T0_38 A21 HP\n38 IO_L6P_T0_38 C18 HP\n38 IO_L6N_T0_VREF_38 B18 HP\n38 IO_L7P_T1_38 D20 HP\n38 IO_L7N_T1_38 C20 HP\n38 IO_L8P_T1_38 F17 HP\n38 IO_L8N_T1_38 E17 HP\n38 IO_L9P_T1_DQS_38 D21 HP\n38 IO_L9N_T1_DQS_38 C21 HP\n38 IO_L10P_T1_38 D18 HP\n38 IO_L10N_T1_38 D17 HP\n38 IO_L11P_T1_SRCC_38 G19 HP\n38 IO_L11N_T1_SRCC_38 F19 HP\n38 IO_L12P_T1_MRCC_38 E19 HP\n38 IO_L12N_T1_MRCC_38 E18 HP\n38 IO_L13P_T2_MRCC_38 H19 HP\n38 IO_L13N_T2_MRCC_38 G18 HP\n38 IO_L14P_T2_SRCC_38 K19 HP\n38 IO_L14N_T2_SRCC_38 J18 HP\n38 IO_L15P_T2_DQS_38 F20 HP\n38 IO_L15N_T2_DQS_38 E20 HP\n38 IO_L16P_T2_38 K17 HP\n38 IO_L16N_T2_38 J17 HP\n38 IO_L17P_T2_38 J20 HP\n38 IO_L17N_T2_38 H20 HP\n38 IO_L18P_T2_38 H18 HP\n38 IO_L18N_T2_38 G17 HP\n38 IO_L19P_T3_38 P18 HP\n38 IO_L19N_T3_VREF_38 P17 HP\n38 IO_L20P_T3_38 M17 HP\n38 IO_L20N_T3_38 L17 HP\n38 IO_L21P_T3_DQS_38 N19 HP\n38 IO_L21N_T3_DQS_38 N18 HP\n38 IO_L22P_T3_38 M19 HP\n38 IO_L22N_T3_38 M18 HP\n38 IO_L23P_T3_38 P20 HP\n38 IO_L23N_T3_38 N20 HP\n38 IO_L24P_T3_38 L20 HP\n38 IO_L24N_T3_38 L19 HP\n38 IO_25_VRP_38 K20 HP\n69BQ7VSeriesBank Pinname Pin I/OType\n39 IO_0_VRN_39 J16 HP\n39 IO_L1P_T0_39 C16 HP\n39 IO_L1N_T0_39 B16 HP\n39 IO_L2P_T0_39 B14 HP\n39 IO_L2N_T0_39 A14 HP\n39 IO_L3P_T0_DQS_39 C15 HP\n39 IO_L3N_T0_DQS_39 C14 HP\n39 IO_L4P_T0_39 D13 HP\n39 IO_L4N_T0_39 C13 HP\n39 IO_L5P_T0_39 D16 HP\n39 IO_L5N_T0_39 D15 HP\n39 IO_L6P_T0_39 E12 HP\n39 IO_L6N_T0_VREF_39 D12 HP\n39 IO_L7P_T1_39 F16 HP\n39 IO_L7N_T1_39 E15 HP\n39 IO_L8P_T1_39 E14 HP\n39 IO_L8N_T1_39 E13 HP\n39 IO_L9P_T1_DQS_39 H16 HP\n39 IO_L9N_T1_DQS_39 G16 HP\n39 IO_L10P_T1_39 G12 HP\n39 IO_L10N_T1_39 F12 HP\n39 IO_L11P_T1_SRCC_39 F15 HP\n39 IO_L11N_T1_SRCC_39 F14 HP\n39 IO_L12P_T1_MRCC_39 G14 HP\n39 IO_L12N_T1_MRCC_39 G13 HP\n39 IO_L13P_T2_MRCC_39 H15 HP\n39 IO_L13N_T2_MRCC_39 H14 HP\n39 IO_L14P_T2_SRCC_39 J13 HP\n39 IO_L14N_T2_SRCC_39 H13 HP\n39 IO_L15P_T2_DQS_39 K12 HP\n39 IO_L15N_T2_DQS_39 J12 HP\n39 IO_L16P_T2_39 K15 HP\n39 IO_L16N_T2_39 J15 HP\n39 IO_L17P_T2_39 K14 HP\n39 IO_L17N_T2_39 K13 HP\n39 IO_L18P_T2_39 L16 HP\n39 IO_L18N_T2_39 L15 HP\n39 IO_L19P_T3_39 L12 HP\n39 IO_L19N_T3_VREF_39 L11 HP\n39 IO_L20P_T3_39 M14 HP\n70BQ7VSeriesBank Pinname Pin I/OType\n39 IO_L20N_T3_39 L14 HP\n39 IO_L21P_T3_DQS_39 N16 HP\n39 IO_L21N_T3_DQS_39 M16 HP\n39 IO_L22P_T3_39 N13 HP\n39 IO_L22N_T3_39 M13 HP\n39 IO_L23P_T3_39 N15 HP\n39 IO_L23N_T3_39 N14 HP\n39 IO_L24P_T3_39 M12 HP\n39 IO_L24N_T3_39 M11 HP\n39 IO_25_VRP_39 J11 HP\nNA NC AW2 NA\nNA NC AW6 NA\nNA NC AW1 NA\nNA NC AW5 NA\nNA NC AY4 NA\nNA NC AY8 NA\nNA NC AY3 NA\nNA NC AW10 NA\nNA NC AY7 NA\nNA NC AW9 NA\nNA NC BA9 NA\nNA NC BA10 NA\nNA NC BA2 NA\nNA NC BA6 NA\nNA NC BA1 NA\nNA NC BA5 NA\nNA NC BB4 NA\nNA NC BB8 NA\nNA NC BB3 NA\nNA NC BB7 NA\nNA NC AR2 NA\nNA NC AP8 NA\nNA NC AR1 NA\nNA NC AP7 NA\nNA NC AT4 NA\nNA NC AR6 NA\nNA NC AT3 NA\nNA NC AT8 NA\nNA NC AR5 NA\nNA NC AT7 NA\n71BQ7VSeriesBank Pinname Pin I/OType\nNA NC AU9 NA\nNA NC AU10 NA\nNA NC AU2 NA\nNA NC AU6 NA\nNA NC AU1 NA\nNA NC AU5 NA\nNA NC AV4 NA\nNA NC AV8 NA\nNA NC AV3 NA\nNA NC AV7 NA\n113 MGTHTXP3_113 AL2 GTH\n113 MGTHRXP3_113 AJ6 GTH\n113 MGTHTXN3_113 AL1 GTH\n113 MGTHRXN3_113 AJ5 GTH\n113 MGTHTXP2_113 AM4 GTH\n113 MGTHRXP2_113 AL6 GTH\n113 MGTHTXN2_113 AM3 GTH\n113 MGTREFCLK0P_113 AH8 GTH\n113 MGTHRXN2_113 AL5 GTH\n113 MGTREFCLK0N_113 AH7 GTH\n113 MGTREFCLK1N_113 AK7 GTH\n113 MGTREFCLK1P_113 AK8 GTH\n113 MGTHTXP1_113 AN2 GTH\n113 MGTHRXP1_113 AM8 GTH\n113 MGTHTXN1_113 AN1 GTH\n113 MGTHRXN1_113 AM7 GTH\n113 MGTHTXP0_113 AP4 GTH\n113 MGTHRXP0_113 AN6 GTH\n113 MGTHTXN0_113 AP3 GTH\n113 MGTHRXN0_113 AN5 GTH\n114 MGTHTXP3_114 AG2 GTH\n114 MGTHRXP3_114 AD4 GTH\n114 MGTHTXN3_114 AG1 GTH\n114 MGTHRXN3_114 AD3 GTH\n114 MGTHTXP2_114 AH4 GTH\n114 MGTHRXP2_114 AE6 GTH\n114 MGTHTXN2_114 AH3 GTH\n114 MGTREFCLK0P_114 AD8 GTH\n114 MGTHRXN2_114 AE5 GTH\n114 MGTREFCLK0N_114 AD7 GTH\n72BQ7VSeriesBank Pinname Pin I/OType\n114 MGTREFCLK1N_114 AF7 GTH\n114 MGTREFCLK1P_114 AF8 GTH\n114 MGTHTXP1_114 AJ2 GTH\n114 MGTHRXP1_114 AF4 GTH\n114 MGTHTXN1_114 AJ1 GTH\n114 MGTHRXN1_114 AF3 GTH\n114 MGTHTXP0_114 AK4 GTH\n114 MGTHRXP0_114 AG6 GTH\n114 MGTHTXN0_114 AK3 GTH\n114 MGTHRXN0_114 AG5 GTH\n115 MGTHTXP3_115 W2 GTH\n115 MGTHRXP3_115 Y4 GTH\n115 MGTHTXN3_115 W1 GTH\n115 MGTHRXN3_115 Y3 GTH\n115 MGTHTXP2_115 AA2 GTH\n115 MGTHRXP2_115 AA6 GTH\n115 MGTHTXN2_115 AA1 GTH\n115 MGTREFCLK0P_115 Y8 GTH\n115 MGTHRXN2_115 AA5 GTH\n115 MGTAVTTRCAL_115 A12 GTH\n115 MGTREFCLK0N_115 Y7 GTH\n115 MGTRREF_115 B11 GTH\n115 MGTREFCLK1N_115 AB7 GTH\n115 MGTREFCLK1P_115 AB8 GTH\n115 MGTHTXP1_115 AC2 GTH\n115 MGTHRXP1_115 AB4 GTH\n115 MGTHTXN1_115 AC1 GTH\n115 MGTHRXN1_115 AB3 GTH\n115 MGTHTXP0_115 AE2 GTH\n115 MGTHRXP0_115 AC6 GTH\n115 MGTHTXN0_115 AE1 GTH\n115 MGTHRXN0_115 AC5 GTH\n116 MGTHTXP3_116 P4 GTH\n116 MGTHRXP3_116 R6 GTH\n116 MGTHTXN3_116 P3 GTH\n116 MGTHRXN3_116 R5 GTH\n116 MGTHTXP2_116 R2 GTH\n116 MGTHRXP2_116 U6 GTH\n116 MGTHTXN2_116 R1 GTH\n116 MGTREFCLK0P_116 T8 GTH\n73BQ7VSeriesBank Pinname Pin I/OType\n116 MGTHRXN2_116 U5 GTH\n116 MGTREFCLK0N_116 T7 GTH\n116 MGTREFCLK1N_116 V7 GTH\n116 MGTREFCLK1P_116 V8 GTH\n116 MGTHTXP1_116 T4 GTH\n116 MGTHRXP1_116 V4 GTH\n116 MGTHTXN1_116 T3 GTH\n116 MGTHRXN1_116 V3 GTH\n116 MGTHTXP0_116 U2 GTH\n116 MGTHRXP0_116 W6 GTH\n116 MGTHTXN0_116 U1 GTH\n116 MGTHRXN0_116 W5 GTH\n117 MGTHTXP3_117 K4 GTH\n117 MGTHRXP3_117 J6 GTH\n117 MGTHTXN3_117 K3 GTH\n117 MGTHRXN3_117 J5 GTH\n117 MGTHTXP2_117 L2 GTH\n117 MGTHRXP2_117 L6 GTH\n117 MGTHTXN2_117 L1 GTH\n117 MGTREFCLK0P_117 K8 GTH\n117 MGTHRXN2_117 L5 GTH\n117 MGTREFCLK0N_117 K7 GTH\n117 MGTREFCLK1N_117 M7 GTH\n117 MGTREFCLK1P_117 M8 GTH\n117 MGTHTXP1_117 M4 GTH\n117 MGTHRXP1_117 N6 GTH\n117 MGTHTXN1_117 M3 GTH\n117 MGTHRXN1_117 N5 GTH\n117 MGTHTXP0_117 N2 GTH\n117 MGTHRXP0_117 P8 GTH\n117 MGTHTXN0_117 N1 GTH\n117 MGTHRXN0_117 P7 GTH\n118 MGTHTXP3_118 F4 GTH\n118 MGTHRXP3_118 E6 GTH\n118 MGTHTXN3_118 F3 GTH\n118 MGTHRXN3_118 E5 GTH\n118 MGTHTXP2_118 G2 GTH\n118 MGTHRXP2_118 F8 GTH\n118 MGTHTXN2_118 G1 GTH\n118 MGTREFCLK0P_118 E10 GTH\n74BQ7VSeriesBank Pinname Pin I/OType\n118 MGTHRXN2_118 F7 GTH\n118 MGTREFCLK0N_118 E9 GTH\n118 MGTREFCLK1N_118 G9 GTH\n118 MGTREFCLK1P_118 G10 GTH\n118 MGTHTXP1_118 H4 GTH\n118 MGTHRXP1_118 G6 GTH\n118 MGTHTXN1_118 H3 GTH\n118 MGTHRXN1_118 G5 GTH\n118 MGTHTXP0_118 J2 GTH\n118 MGTHRXP0_118 H8 GTH\n118 MGTHTXN0_118 J1 GTH\n118 MGTHRXN0_118 H7 GTH\n119 MGTHTXP3_119 B4 GTH\n119 MGTHRXP3_119 A6 GTH\n119 MGTHTXN3_119 B3 GTH\n119 MGTHRXN3_119 A5 GTH\n119 MGTHTXP2_119 C2 GTH\n119 MGTHRXP2_119 B8 GTH\n119 MGTHTXN2_119 C1 GTH\n119 MGTREFCLK0P_119 A10 GTH\n119 MGTHRXN2_119 B7 GTH\n119 MGTREFCLK0N_119 A9 GTH\n119 MGTREFCLK1N_119 C9 GTH\n119 MGTREFCLK1P_119 C10 GTH\n119 MGTHTXP1_119 D4 GTH\n119 MGTHRXP1_119 C6 GTH\n119 MGTHTXN1_119 D3 GTH\n119 MGTHRXN1_119 C5 GTH\n119 MGTHTXP0_119 E2 GTH\n119 MGTHRXP0_119 D8 GTH\n119 MGTHTXN0_119 E1 GTH\n119 MGTHRXN0_119 D7 GTH\nNA MGTAVCC_G11 C8 NA\nNA MGTAVCC_G11 E8 NA\nNA MGTAVCC_G11 G8 NA\nNA MGTAVCC_G11 J8 NA\nNA MGTAVCC_G11 L8 NA\nNA MGTAVCC_G10 AA8 NA\nNA MGTAVCC_G10 AC8 NA\nNA MGTAVCC_G10 AE8 NA\n75BQ7VSeriesBank Pinname Pin I/OType\nNA MGTAVCC_G10 AJ8 NA\nNA MGTAVCC_G10 AL8 NA\nNA MGTAVCC_G10 AN8 NA\nNA MGTAVCC_G10 AR8 NA\nNA MGTAVCC_G10 AU8 NA\nNA MGTAVCC_G10 AW8 NA\nNA MGTAVCC_G10 BA8 NA\nNA MGTAVCC_G10 W8 NA\nNA MGTAVTT_G11 B6 NA\nNA MGTAVTT_G11 C4 NA\nNA MGTAVTT_G11 D6 NA\nNA MGTAVTT_G11 E4 NA\nNA MGTAVTT_G11 F6 NA\nNA MGTAVTT_G11 G4 NA\nNA MGTAVTT_G11 H6 NA\nNA MGTAVTT_G11 J4 NA\nNA MGTAVTT_G11 L4 NA\nNA MGTAVTT_G11 N4 NA\nNA MGTAVTT_G11 P6 NA\nNA MGTAVTT_G10 R4 NA\nNA MGTAVTT_G10 W4 NA\nNA MGTAVTT_G10 AA4 NA\nNA MGTAVTT_G10 AC4 NA\nNA MGTAVTT_G10 AE4 NA\nNA MGTAVTT_G10 AJ4 NA\nNA MGTAVTT_G10 AL4 NA\nNA MGTAVTT_G10 AM6 NA\nNA MGTAVTT_G10 AN4 NA\nNA MGTAVTT_G10 AP6 NA\nNA MGTAVTT_G10 AR4 NA\nNA MGTAVTT_G10 AU4 NA\nNA MGTAVTT_G10 AV6 NA\nNA MGTAVTT_G10 AW4 NA\nNA MGTAVTT_G10 AY6 NA\nNA MGTAVTT_G10 BA4 NA\nNA MGTVCCAUX_G11 N8 NA\nNA MGTVCCAUX_G10 R8 NA\nNA MGTVCCAUX_G10 U8 NA\nNA GND A2 NA\nNA GND A3 NA\n76BQ7VSeriesBank Pinname Pin I/OType\nNA GND A4 NA\nNA GND A7 NA\nNA GND A8 NA\nNA GND A11 NA\nNA GND A13 NA\nNA GND A18 NA\nNA GND A28 NA\nNA GND A38 NA\nNA GND AA3 NA\nNA GND AA7 NA\nNA GND AA9 NA\nNA GND AA11 NA\nNA GND AA13 NA\nNA GND AA15 NA\nNA GND AA17 NA\nNA GND AA19 NA\nNA GND AA23 NA\nNA GND AA25 NA\nNA GND AA27 NA\nNA GND AA38 NA\nNA GND AB1 NA\nNA GND AB2 NA\nNA GND AB5 NA\nNA GND AB6 NA\nNA GND AB9 NA\nNA GND AB10 NA\nNA GND AB12 NA\nNA GND AB14 NA\nNA GND AB16 NA\nNA GND AB18 NA\nNA GND AB22 NA\nNA GND AB24 NA\nNA GND AB26 NA\nNA GND AB28 NA\nNA GND AB35 NA\nNA GND AC3 NA\nNA GND AC7 NA\nNA GND AC11 NA\nNA GND AC13 NA\nNA GND AC15 NA\n77BQ7VSeriesBank Pinname Pin I/OType\nNA GND AC17 NA\nNA GND AC19 NA\nNA GND AC23 NA\nNA GND AC25 NA\nNA GND AC27 NA\nNA GND AC32 NA\nNA GND AC42 NA\nNA GND AD1 NA\nNA GND AD2 NA\nNA GND AD5 NA\nNA GND AD6 NA\nNA GND AD9 NA\nNA GND AD10 NA\nNA GND AD12 NA\nNA GND AD14 NA\nNA GND AD16 NA\nNA GND AD18 NA\nNA GND AD20 NA\nNA GND AD22 NA\nNA GND AD24 NA\nNA GND AD26 NA\nNA GND AD28 NA\nNA GND AD29 NA\nNA GND AD39 NA\nNA GND AE3 NA\nNA GND AE7 NA\nNA GND AE9 NA\nNA GND AE11 NA\nNA GND AE13 NA\nNA GND AE15 NA\nNA GND AE17 NA\nNA GND AE19 NA\nNA GND AE21 NA\nNA GND AE23 NA\nNA GND AE25 NA\nNA GND AE27 NA\nNA GND AE36 NA\nNA GND AF1 NA\nNA GND AF2 NA\nNA GND AF5 NA\n78BQ7VSeriesBank Pinname Pin I/OType\nNA GND AF6 NA\nNA GND AF9 NA\nNA GND AF10 NA\nNA GND AF12 NA\nNA GND AF14 NA\nNA GND AF16 NA\nNA GND AF18 NA\nNA GND AF20 NA\nNA GND AF22 NA\nNA GND AF24 NA\nNA GND AF26 NA\nNA GND AF33 NA\nNA GND AG3 NA\nNA GND AG4 NA\nNA GND AG7 NA\nNA GND AG8 NA\nNA GND AG9 NA\nNA GND AG10 NA\nNA GND AG13 NA\nNA GND AG15 NA\nNA GND AG17 NA\nNA GND AG19 NA\nNA GND AG21 NA\nNA GND AG23 NA\nNA GND AG25 NA\nNA GND AG27 NA\nNA GND AG30 NA\nNA GND AG40 NA\nNA GND AH1 NA\nNA GND AH2 NA\nNA GND AH5 NA\nNA GND AH6 NA\nNA GND AH9 NA\nNA GND AH12 NA\nNA GND AH14 NA\nNA GND AH16 NA\nNA GND AH17 NA\nNA GND AH18 NA\nNA GND AH20 NA\nNA GND AH22 NA\n79BQ7VSeriesBank Pinname Pin I/OType\nNA GND AH24 NA\nNA GND AH26 NA\nNA GND AH37 NA\nNA GND AJ3 NA\nNA GND AJ7 NA\nNA GND AJ9 NA\nNA GND AJ14 NA\nNA GND AJ24 NA\nNA GND AJ27 NA\nNA GND AJ34 NA\nNA GND AK1 NA\nNA GND AK2 NA\nNA GND AK5 NA\nNA GND AK6 NA\nNA GND AK9 NA\nNA GND AK11 NA\nNA GND AK21 NA\nNA GND AK31 NA\nNA GND AK41 NA\nNA GND AL3 NA\nNA GND AL7 NA\nNA GND AL9 NA\nNA GND AL18 NA\nNA GND AL28 NA\nNA GND AL38 NA\nNA GND AM1 NA\nNA GND AM2 NA\nNA GND AM5 NA\nNA GND AM9 NA\nNA GND AM10 NA\nNA GND AM15 NA\nNA GND AM25 NA\nNA GND AM35 NA\nNA GND AN3 NA\nNA GND AN7 NA\nNA GND AN9 NA\nNA GND AN10 NA\nNA GND AN12 NA\nNA GND AN22 NA\nNA GND AN32 NA\n80BQ7VSeriesBank Pinname Pin I/OType\nNA GND AN42 NA\nNA GND AP1 NA\nNA GND AP2 NA\nNA GND AP5 NA\nNA GND AP9 NA\nNA GND AP10 NA\nNA GND AP19 NA\nNA GND AP29 NA\nNA GND AP39 NA\nNA GND AR3 NA\nNA GND AR7 NA\nNA GND AR9 NA\nNA GND AR10 NA\nNA GND AR16 NA\nNA GND AR26 NA\nNA GND AR36 NA\nNA GND AT1 NA\nNA GND AT2 NA\nNA GND AT5 NA\nNA GND AT6 NA\nNA GND AT9 NA\nNA GND AT10 NA\nNA GND AT11 NA\nNA GND AT13 NA\nNA GND AT23 NA\nNA GND AT33 NA\nNA GND AU3 NA\nNA GND AU7 NA\nNA GND AU11 NA\nNA GND AU20 NA\nNA GND AU30 NA\nNA GND AU40 NA\nNA GND AV1 NA\nNA GND AV2 NA\nNA GND AV5 NA\nNA GND AV9 NA\nNA GND AV10 NA\nNA GND AV11 NA\nNA GND AV17 NA\nNA GND AV27 NA\n81BQ7VSeriesBank Pinname Pin I/OType\nNA GND AV37 NA\nNA GND AW3 NA\nNA GND AW7 NA\nNA GND AW11 NA\nNA GND AW14 NA\nNA GND AW24 NA\nNA GND AW34 NA\nNA GND AY1 NA\nNA GND AY2 NA\nNA GND AY5 NA\nNA GND AY9 NA\nNA GND AY10 NA\nNA GND AY11 NA\nNA GND AY21 NA\nNA GND AY31 NA\nNA GND AY41 NA\nNA GND B1 NA\nNA GND B2 NA\nNA GND B5 NA\nNA GND B9 NA\nNA GND B10 NA\nNA GND B12 NA\nNA GND B13 NA\nNA GND B15 NA\nNA GND B25 NA\nNA GND B35 NA\nNA GND BA3 NA\nNA GND BA7 NA\nNA GND BA11 NA\nNA GND BA18 NA\nNA GND BA28 NA\nNA GND BA38 NA\nNA GND BB2 NA\nNA GND BB5 NA\nNA GND BB6 NA\nNA GND BB9 NA\nNA GND BB10 NA\nNA GND BB11 NA\nNA GND BB15 NA\nNA GND BB25 NA\n82BQ7VSeriesBank Pinname Pin I/OType\nNA GND BB35 NA\nNA GND C3 NA\nNA GND C7 NA\nNA GND C11 NA\nNA GND C12 NA\nNA GND C22 NA\nNA GND C32 NA\nNA GND C42 NA\nNA GND D1 NA\nNA GND D2 NA\nNA GND D5 NA\nNA GND D9 NA\nNA GND D10 NA\nNA GND D11 NA\nNA GND D19 NA\nNA GND D29 NA\nNA GND D39 NA\nNA GND E3 NA\nNA GND E7 NA\nNA GND E11 NA\nNA GND E16 NA\nNA GND E26 NA\nNA GND E36 NA\nNA GND F1 NA\nNA GND F2 NA\nNA GND F5 NA\nNA GND F9 NA\nNA GND F10 NA\nNA GND F11 NA\nNA GND F13 NA\nNA GND F23 NA\nNA GND F33 NA\nNA GND G3 NA\nNA GND G7 NA\nNA GND G11 NA\nNA GND G20 NA\nNA GND G30 NA\nNA GND G40 NA\nNA GND H1 NA\nNA GND H2 NA\n83BQ7VSeriesBank Pinname Pin I/OType\nNA GND H5 NA\nNA GND H9 NA\nNA GND H10 NA\nNA GND H11 NA\nNA GND H17 NA\nNA GND H27 NA\nNA GND H37 NA\nNA GND J3 NA\nNA GND J7 NA\nNA GND J9 NA\nNA GND J10 NA\nNA GND J14 NA\nNA GND J24 NA\nNA GND J34 NA\nNA GND K1 NA\nNA GND K2 NA\nNA GND K5 NA\nNA GND K6 NA\nNA GND K9 NA\nNA GND K10 NA\nNA GND K11 NA\nNA GND K21 NA\nNA GND K31 NA\nNA GND K41 NA\nNA GND L3 NA\nNA GND L7 NA\nNA GND L9 NA\nNA GND L10 NA\nNA GND L18 NA\nNA GND L28 NA\nNA GND L38 NA\nNA GND M1 NA\nNA GND M2 NA\nNA GND M5 NA\nNA GND M6 NA\nNA GND M9 NA\nNA GND M15 NA\nNA GND M25 NA\nNA GND M35 NA\nNA GND N3 NA\n84BQ7VSeriesBank Pinname Pin I/OType\nNA GND N7 NA\nNA GND N9 NA\nNA GND N12 NA\nNA GND N22 NA\nNA GND N32 NA\nNA GND N42 NA\nNA GND P1 NA\nNA GND P2 NA\nNA GND P5 NA\nNA GND P9 NA\nNA GND P12 NA\nNA GND P16 NA\nNA GND P19 NA\nNA GND P29 NA\nNA GND P39 NA\nNA GND R3 NA\nNA GND R7 NA\nNA GND R9 NA\nNA GND R11 NA\nNA GND R13 NA\nNA GND R15 NA\nNA GND R17 NA\nNA GND R19 NA\nNA GND R21 NA\nNA GND R23 NA\nNA GND R25 NA\nNA GND R27 NA\nNA GND R36 NA\nNA GND T1 NA\nNA GND T2 NA\nNA GND T5 NA\nNA GND T6 NA\nNA GND T9 NA\nNA GND T12 NA\nNA GND T14 NA\nNA GND T16 NA\nNA GND T18 NA\nNA GND T20 NA\nNA GND T22 NA\nNA GND T24 NA\n85BQ7VSeriesBank Pinname Pin I/OType\nNA GND T26 NA\nNA GND T33 NA\nNA GND U3 NA\nNA GND U4 NA\nNA GND U7 NA\nNA GND U9 NA\nNA GND U10 NA\nNA GND U11 NA\nNA GND U13 NA\nNA GND U15 NA\nNA GND U17 NA\nNA GND U19 NA\nNA GND U21 NA\nNA GND U23 NA\nNA GND U25 NA\nNA GND U27 NA\nNA GND U30 NA\nNA GND U40 NA\nNA GND V1 NA\nNA GND V2 NA\nNA GND V5 NA\nNA GND V6 NA\nNA GND V9 NA\nNA GND V10 NA\nNA GND V12 NA\nNA GND V14 NA\nNA GND V16 NA\nNA GND V18 NA\nNA GND V20 NA\nNA GND V22 NA\nNA GND V24 NA\nNA GND V26 NA\nNA GND V28 NA\nNA GND V37 NA\nNA GND W3 NA\nNA GND W7 NA\nNA GND W11 NA\nNA GND W13 NA\nNA GND W15 NA\nNA GND W17 NA\n86BQ7VSeriesBank Pinname Pin I/OType\nNA GND W19 NA\nNA GND W21 NA\nNA GND W23 NA\nNA GND W25 NA\nNA GND W27 NA\nNA GND W34 NA\nNA GND Y1 NA\nNA GND Y2 NA\nNA GND Y5 NA\nNA GND Y6 NA\nNA GND Y9 NA\nNA GND Y10 NA\nNA GND Y12 NA\nNA GND Y14 NA\nNA GND Y16 NA\nNA GND Y18 NA\nNA GND Y22 NA\nNA GND Y24 NA\nNA GND Y26 NA\nNA GND Y28 NA\nNA GND Y31 NA\nNA GND Y41 NA\nNA VCCINT AA10 NA\nNA VCCINT AA12 NA\nNA VCCINT AA14 NA\nNA VCCINT AA16 NA\nNA VCCINT AA24 NA\nNA VCCINT AA28 NA\nNA VCCINT AB11 NA\nNA VCCINT AB13 NA\nNA VCCINT AB15 NA\nNA VCCINT AB19 NA\nNA VCCINT AB23 NA\nNA VCCINT AB27 NA\nNA VCCINT AC12 NA\nNA VCCINT AC14 NA\nNA VCCINT AC16 NA\nNA VCCINT AC24 NA\nNA VCCINT AC28 NA\nNA VCCINT AD11 NA\n87BQ7VSeriesBank Pinname Pin I/OType\nNA VCCINT AD13 NA\nNA VCCINT AD15 NA\nNA VCCINT AD19 NA\nNA VCCINT AD21 NA\nNA VCCINT AD23 NA\nNA VCCINT AD27 NA\nNA VCCINT AE10 NA\nNA VCCINT AE12 NA\nNA VCCINT AE14 NA\nNA VCCINT AE16 NA\nNA VCCINT AE20 NA\nNA VCCINT AE24 NA\nNA VCCINT AE28 NA\nNA VCCINT AF11 NA\nNA VCCINT AF13 NA\nNA VCCINT AF15 NA\nNA VCCINT AF21 NA\nNA VCCINT AF23 NA\nNA VCCINT AF27 NA\nNA VCCINT AG12 NA\nNA VCCINT AG14 NA\nNA VCCINT AG16 NA\nNA VCCINT AG20 NA\nNA VCCINT AG24 NA\nNA VCCINT AG28 NA\nNA VCCINT AH11 NA\nNA VCCINT AH13 NA\nNA VCCINT AH15 NA\nNA VCCINT AH19 NA\nNA VCCINT AH23 NA\nNA VCCINT AH27 NA\nNA VCCINT P13 NA\nNA VCCINT P15 NA\nNA VCCINT P27 NA\nNA VCCINT R12 NA\nNA VCCINT R14 NA\nNA VCCINT R16 NA\nNA VCCINT R20 NA\nNA VCCINT R24 NA\nNA VCCINT T13 NA\n88BQ7VSeriesBank Pinname Pin I/OType\nNA VCCINT T15 NA\nNA VCCINT T21 NA\nNA VCCINT T23 NA\nNA VCCINT T27 NA\nNA VCCINT U12 NA\nNA VCCINT U14 NA\nNA VCCINT U16 NA\nNA VCCINT U20 NA\nNA VCCINT U24 NA\nNA VCCINT V11 NA\nNA VCCINT V13 NA\nNA VCCINT V15 NA\nNA VCCINT V19 NA\nNA VCCINT V21 NA\nNA VCCINT V23 NA\nNA VCCINT V27 NA\nNA VCCINT W12 NA\nNA VCCINT W14 NA\nNA VCCINT W16 NA\nNA VCCINT W20 NA\nNA VCCINT W24 NA\nNA VCCINT W28 NA\nNA VCCINT Y11 NA\nNA VCCINT Y13 NA\nNA VCCINT Y15 NA\nNA VCCINT Y19 NA\nNA VCCINT Y23 NA\nNA VCCINT Y27 NA\nNA VCCAUX AA26 NA\nNA VCCAUX AB17 NA\nNA VCCAUX AC26 NA\nNA VCCAUX AD17 NA\nNA VCCAUX AE26 NA\nNA VCCAUX AF17 NA\nNA VCCAUX AG26 NA\nNA VCCAUX T17 NA\nNA VCCAUX U26 NA\nNA VCCAUX V17 NA\nNA VCCAUX W26 NA\nNA VCCAUX Y17 NA\n89BQ7VSeriesBank Pinname Pin I/OType\nNA VCCAUX_IO_G1 AD25 NA\nNA VCCAUX_IO_G1 AB25 NA\nNA VCCAUX_IO_G1 Y25 NA\nNA VCCAUX_IO_G2 V25 NA\nNA VCCAUX_IO_G2 T25 NA\nNA VCCAUX_IO_G2 R26 NA\nNA VCCAUX_IO_G3 AG18 NA\nNA VCCAUX_IO_G3 AF19 NA\nNA VCCAUX_IO_G3 AE18 NA\nNA VCCAUX_IO_G4 AC18 NA\nNA VCCAUX_IO_G4 AA18 NA\nNA VCCAUX_IO_G4 W18 NA\nNA VCCAUX_IO_G5 U18 NA\nNA VCCAUX_IO_G5 T19 NA\nNA VCCAUX_IO_G5 R18 NA\n14 VCCO_14 AF28 NA\n14 VCCO_14 AH32 NA\n14 VCCO_14 AJ29 NA\n14 VCCO_14 AK36 NA\n14 VCCO_14 AL33 NA\n14 VCCO_14 AM30 NA\n14 VCCO_14 AN37 NA\n15 VCCO_15 AM40 NA\n15 VCCO_15 AR41 NA\n15 VCCO_15 AT38 NA\n15 VCCO_15 AV42 NA\n15 VCCO_15 AW39 NA\n15 VCCO_15 BB40 NA\n16 VCCO_16 AA33 NA\n16 VCCO_16 AB30 NA\n16 VCCO_16 AD34 NA\n16 VCCO_16 AE31 NA\n16 VCCO_16 AG35 NA\n16 VCCO_16 Y36 NA\n17 VCCO_17 AB40 NA\n17 VCCO_17 AC37 NA\n17 VCCO_17 AE41 NA\n17 VCCO_17 AF38 NA\n17 VCCO_17 AH42 NA\n17 VCCO_17 AJ39 NA\n90BQ7VSeriesBank Pinname Pin I/OType\n18 VCCO_18 P34 NA\n18 VCCO_18 T38 NA\n18 VCCO_18 U35 NA\n18 VCCO_18 V32 NA\n18 VCCO_18 V42 NA\n18 VCCO_18 W39 NA\n19 VCCO_19 B40 NA\n19 VCCO_19 E41 NA\n19 VCCO_19 H42 NA\n19 VCCO_19 J39 NA\n19 VCCO_19 M40 NA\n19 VCCO_19 N37 NA\n19 VCCO_19 R41 NA\n31 VCCO_31 AK16 NA\n31 VCCO_31 AL13 NA\n31 VCCO_31 AP14 NA\n31 VCCO_31 AR11 NA\n31 VCCO_31 AU15 NA\n31 VCCO_31 AV12 NA\n31 VCCO_31 BA13 NA\n32 VCCO_32 AJ19 NA\n32 VCCO_32 AN17 NA\n32 VCCO_32 AT18 NA\n32 VCCO_32 AW19 NA\n32 VCCO_32 AY16 NA\n32 VCCO_32 BB20 NA\n33 VCCO_33 AL23 NA\n33 VCCO_33 AM20 NA\n33 VCCO_33 AP24 NA\n33 VCCO_33 AR21 NA\n33 VCCO_33 AV22 NA\n33 VCCO_33 BA23 NA\n34 VCCO_34 H32 NA\n34 VCCO_34 L33 NA\n34 VCCO_34 M30 NA\n34 VCCO_34 R31 NA\n34 VCCO_34 T28 NA\n34 VCCO_34 W29 NA\n35 VCCO_35 A33 NA\n35 VCCO_35 C37 NA\n91BQ7VSeriesBank Pinname Pin I/OType\n35 VCCO_35 D34 NA\n35 VCCO_35 E31 NA\n35 VCCO_35 F38 NA\n35 VCCO_35 G35 NA\n35 VCCO_35 K36 NA\n36 VCCO_36 G25 NA\n36 VCCO_36 H22 NA\n36 VCCO_36 J29 NA\n36 VCCO_36 K26 NA\n36 VCCO_36 L23 NA\n36 VCCO_36 N27 NA\n36 VCCO_36 P24 NA\n37 VCCO_37 A23 NA\n37 VCCO_37 B30 NA\n37 VCCO_37 C27 NA\n37 VCCO_37 D24 NA\n37 VCCO_37 E21 NA\n37 VCCO_37 F28 NA\n38 VCCO_38 B20 NA\n38 VCCO_38 C17 NA\n38 VCCO_38 F18 NA\n38 VCCO_38 J19 NA\n38 VCCO_38 M20 NA\n38 VCCO_38 N17 NA\n39 VCCO_39 D14 NA\n39 VCCO_39 G15 NA\n39 VCCO_39 H12 NA\n39 VCCO_39 K16 NA\n39 VCCO_39 L13 NA\n39 VCCO_39 P14 NA\n0 VCCO_0 M10 NA\n0 VCCO_0 T11 NA\n12 VCCO_12 AK26 NA\n12 VCCO_12 AN27 NA\n12 VCCO_12 AT28 NA\n12 VCCO_12 AU25 NA\n12 VCCO_12 AW29 NA\n12 VCCO_12 AY26 NA\n13 VCCO_13 AP34 NA\n13 VCCO_13 AR31 NA\n92BQ7VSeriesBank Pinname Pin I/OType\n13 VCCO_13 AU35 NA\n13 VCCO_13 AV32 NA\n13 VCCO_13 AY36 NA\n13 VCCO_13 BA33 NA\n13 VCCO_13 BB30 NA\nNA VCCBRAM AA22 NA\nNA VCCBRAM AC22 NA\nNA VCCBRAM AE22 NA\nNA VCCBRAM AG22 NA\nNA VCCBRAM AH21 NA\nNA VCCBRAM R22 NA\nNA VCCBRAM U22 NA\nNA VCCBRAM W22 NA\nNA NC W9 NA\nNA NC W10 NA\nNA NC AC9 NA\nNA NC AC10 NA\nNA NC AH25 NA\nNA NC AF25 NA\nTable2BQ7VX690TBG1761-PBGA1761Pinout\nBank Pinname Pin I/OType\n0 DXN_0 AC20 CONFIG\n0 VCCADC_0 Y21 CONFIG\n0 GNDADC_0 Y20 CONFIG\n0 DXP_0 AC21 CONFIG\n0 VREFN_0 AA20 CONFIG\n0 VREFP_0 AB21 CONFIG\n0 VP_0 AA21 CONFIG\n0 VN_0 AB20 CONFIG\n0 VCCBATT_0 N11 CONFIG\n0 CCLK_0 N10 CONFIG\n0 TCK_0 P10 CONFIG\n0 TMS_0 P11 CONFIG\n0 TDO_0 R10 CONFIG\n0 TDI_0 T10 CONFIG\n0 INIT_B_0 AG11 CONFIG\n0 PROGRAM_B_0 AJ11 CONFIG\n0 CFGBVS_0 AH10 CONFIG\n0 DONE_0 AL11 CONFIG\n93BQ7VSeriesBank Pinname Pin I/OType\n0 M2_0 AJ10 CONFIG\n0 M0_0 AL10 CONFIG\n0 M1_0 AK10 CONFIG\n12 IO_0_VRN_12 AN29 HP\n12 IO_L1P_T0_12 AY27 HP\n12 IO_L1N_T0_12 AY28 HP\n12 IO_L2P_T0_12 AU29 HP\n12 IO_L2N_T0_12 AV29 HP\n12 IO_L3P_T0_DQS_12 BA26 HP\n12 IO_L3N_T0_DQS_12 BA27 HP\n12 IO_L4P_T0_12 BB28 HP\n12 IO_L4N_T0_12 BB29 HP\n12 IO_L5P_T0_12 BB26 HP\n12 IO_L5N_T0_12 BB27 HP\n12 IO_L6P_T0_12 AY29 HP\n12 IO_L6N_T0_VREF_12 BA29 HP\n12 IO_L7P_T1_12 AW25 HP\n12 IO_L7N_T1_12 AW26 HP\n12 IO_L8P_T1_12 AR29 HP\n12 IO_L8N_T1_12 AT29 HP\n12 IO_L9P_T1_DQS_12 AV25 HP\n12 IO_L9N_T1_DQS_12 AV26 HP\n12 IO_L10P_T1_12 AW27 HP\n12 IO_L10N_T1_12 AW28 HP\n12 IO_L11P_T1_SRCC_12 AU28 HP\n12 IO_L11N_T1_SRCC_12 AV28 HP\n12 IO_L12P_T1_MRCC_12 AU26 HP\n12 IO_L12N_T1_MRCC_12 AU27 HP\n12 IO_L13P_T2_MRCC_12 AR27 HP\n12 IO_L13N_T2_MRCC_12 AT27 HP\n12 IO_L14P_T2_SRCC_12 AP27 HP\n12 IO_L14N_T2_SRCC_12 AR28 HP\n12 IO_L15P_T2_DQS_12 AN28 HP\n12 IO_L15N_T2_DQS_12 AP28 HP\n12 IO_L16P_T2_12 AT25 HP\n12 IO_L16N_T2_12 AT26 HP\n12 IO_L17P_T2_12 AP25 HP\n12 IO_L17N_T2_12 AR25 HP\n12 IO_L18P_T2_12 AN25 HP\n12 IO_L18N_T2_12 AN26 HP\n94BQ7VSeriesBank Pinname Pin I/OType\n12 IO_L19P_T3_12 AM28 HP\n12 IO_L19N_T3_VREF_12 AM29 HP\n12 IO_L20P_T3_12 AK27 HP\n12 IO_L20N_T3_12 AL27 HP\n12 IO_L21P_T3_DQS_12 AM26 HP\n12 IO_L21N_T3_DQS_12 AM27 HP\n12 IO_L22P_T3_12 AK24 HP\n12 IO_L22N_T3_12 AK25 HP\n12 IO_L23P_T3_12 AL25 HP\n12 IO_L23N_T3_12 AL26 HP\n12 IO_L24P_T3_12 AJ25 HP\n12 IO_L24N_T3_12 AJ26 HP\n12 IO_25_VRP_12 AP26 HP\n13 IO_0_VRN_13 AR35 HP\n13 IO_L1P_T0_13 AY34 HP\n13 IO_L1N_T0_13 BA35 HP\n13 IO_L2P_T0_13 AV36 HP\n13 IO_L2N_T0_13 AW36 HP\n13 IO_L3P_T0_DQS_13 BA34 HP\n13 IO_L3N_T0_DQS_13 BB34 HP\n13 IO_L4P_T0_13 BA36 HP\n13 IO_L4N_T0_13 BB36 HP\n13 IO_L5P_T0_13 BB32 HP\n13 IO_L5N_T0_13 BB33 HP\n13 IO_L6P_T0_13 AW35 HP\n13 IO_L6N_T0_VREF_13 AY35 HP\n13 IO_L7P_T1_13 AT34 HP\n13 IO_L7N_T1_13 AU34 HP\n13 IO_L8P_T1_13 AT36 HP\n13 IO_L8N_T1_13 AU36 HP\n13 IO_L9P_T1_DQS_13 AT32 HP\n13 IO_L9N_T1_DQS_13 AU33 HP\n13 IO_L10P_T1_13 AR34 HP\n13 IO_L10N_T1_13 AT35 HP\n13 IO_L11P_T1_SRCC_13 AU32 HP\n13 IO_L11N_T1_SRCC_13 AV33 HP\n13 IO_L12P_T1_MRCC_13 AW32 HP\n13 IO_L12N_T1_MRCC_13 AW33 HP\n13 IO_L13P_T2_MRCC_13 AV34 HP\n13 IO_L13N_T2_MRCC_13 AV35 HP\n95BQ7VSeriesBank Pinname Pin I/OType\n13 IO_L14P_T2_SRCC_13 AY32 HP\n13 IO_L14N_T2_SRCC_13 AY33 HP\n13 IO_L15P_T2_DQS_13 BA31 HP\n13 IO_L15N_T2_DQS_13 BA32 HP\n13 IO_L16P_T2_13 AW30 HP\n13 IO_L16N_T2_13 AY30 HP\n13 IO_L17P_T2_13 BA30 HP\n13 IO_L17N_T2_13 BB31 HP\n13 IO_L18P_T2_13 AV30 HP\n13 IO_L18N_T2_13 AW31 HP\n13 IO_L19P_T3_13 AR30 HP\n13 IO_L19N_T3_VREF_13 AT30 HP\n13 IO_L20P_T3_13 AU31 HP\n13 IO_L20N_T3_13 AV31 HP\n13 IO_L21P_T3_DQS_13 AN30 HP\n13 IO_L21N_T3_DQS_13 AP30 HP\n13 IO_L22P_T3_13 AP32 HP\n13 IO_L22N_T3_13 AR32 HP\n13 IO_L23P_T3_13 AN31 HP\n13 IO_L23N_T3_13 AP31 HP\n13 IO_L24P_T3_13 AP33 HP\n13 IO_L24N_T3_13 AR33 HP\n13 IO_25_VRP_13 AT31 HP\n14 IO_0_VRN_14 AH35 HP\n14 IO_L1P_T0_D00_MOSI_14 AM36 HP\n14 IO_L1N_T0_D01_DIN_14 AN36 HP\n14 IO_L2P_T0_D02_14 AJ36 HP\n14 IO_L2N_T0_D03_14 AJ37 HP\n14 IO_L3P_T0_DQS_PUDC_B_14 AP36 HP\n14 IO_L3N_T0_DQS_EMCCLK_14 AP37 HP\n14 IO_L4P_T0_D04_14 AK37 HP\n14 IO_L4N_T0_D05_14 AL37 HP\n14 IO_L5P_T0_D06_14 AN35 HP\n14 IO_L5N_T0_D07_14 AP35 HP\n14 IO_L6P_T0_FCS_B_14 AL36 HP\n14 IO_L6N_T0_D08_VREF_14 AM37 HP\n14 IO_L7P_T1_D09_14 AG33 HP\n14 IO_L7N_T1_D10_14 AH33 HP\n14 IO_L8P_T1_D11_14 AK35 HP\n14 IO_L8N_T1_D12_14 AL35 HP\n96BQ7VSeriesBank Pinname Pin I/OType\n14 IO_L9P_T1_DQS_14 AH31 HP\n14 IO_L9N_T1_DQS_D13_14 AJ31 HP\n14 IO_L10P_T1_D14_14 AH34 HP\n14 IO_L10N_T1_D15_14 AJ35 HP\n14 IO_L11P_T1_SRCC_14 AJ33 HP\n14 IO_L11N_T1_SRCC_14 AK33 HP\n14 IO_L12P_T1_MRCC_14 AK34 HP\n14 IO_L12N_T1_MRCC_14 AL34 HP\n14 IO_L13P_T2_MRCC_14 AJ32 HP\n14 IO_L13N_T2_MRCC_14 AK32 HP\n14 IO_L14P_T2_SRCC_14 AL31 HP\n14 IO_L14N_T2_SRCC_14 AL32 HP\n14 IO_L15P_T2_DQS_RDWR_B_14 AM34 HP\n14IO_L15N_T2_DQS_DOUT_CSO_B_14AN34 HP\n14 IO_L16P_T2_CSI_B_14 AM31 HP\n14 IO_L16N_T2_A15_D31_14 AM32 HP\n14 IO_L17P_T2_A14_D30_14 AM33 HP\n14 IO_L17N_T2_A13_D29_14 AN33 HP\n14 IO_L18P_T2_A12_D28_14 AL29 HP\n14 IO_L18N_T2_A11_D27_14 AL30 HP\n14 IO_L19P_T3_A10_D26_14 AH29 HP\n14 IO_L19N_T3_A09_D25_VREF_14 AH30 HP\n14 IO_L20P_T3_A08_D24_14 AJ30 HP\n14 IO_L20N_T3_A07_D23_14 AK30 HP\n14 IO_L21P_T3_DQS_14 AF29 HP\n14 IO_L21N_T3_DQS_A06_D22_14 AG29 HP\n14 IO_L22P_T3_A05_D21_14 AK28 HP\n14 IO_L22N_T3_A04_D20_14 AK29 HP\n14 IO_L23P_T3_A03_D19_14 AF30 HP\n14 IO_L23N_T3_A02_D18_14 AG31 HP\n14 IO_L24P_T3_A01_D17_14 AH28 HP\n14 IO_L24N_T3_A00_D16_14 AJ28 HP\n14 IO_25_VRP_14 AG32 HP\n15 IO_0_VRN_15 AM38 HP\n15 IO_L1P_T0_AD0P_15 AN38 HP\n15 IO_L1N_T0_AD0N_15 AP38 HP\n15 IO_L2P_T0_AD8P_15 AM41 HP\n15 IO_L2N_T0_AD8N_15 AM42 HP\n15 IO_L3P_T0_DQS_AD1P_15 AR38 HP\n15 IO_L3N_T0_DQS_AD1N_15 AR39 HP\n97BQ7VSeriesBank Pinname Pin I/OType\n15 IO_L4P_T0_15 AN40 HP\n15 IO_L4N_T0_15 AN41 HP\n15 IO_L5P_T0_AD9P_15 AR37 HP\n15 IO_L5N_T0_AD9N_15 AT37 HP\n15 IO_L6P_T0_15 AM39 HP\n15 IO_L6N_T0_VREF_15 AN39 HP\n15 IO_L7P_T1_AD2P_15 AP40 HP\n15 IO_L7N_T1_AD2N_15 AR40 HP\n15 IO_L8P_T1_AD10P_15 AP41 HP\n15 IO_L8N_T1_AD10N_15 AP42 HP\n15 IO_L9P_T1_DQS_AD3P_15 AT39 HP\n15 IO_L9N_T1_DQS_AD3N_15 AT40 HP\n15 IO_L10P_T1_AD11P_15 AR42 HP\n15 IO_L10N_T1_AD11N_15 AT42 HP\n15 IO_L11P_T1_SRCC_15 AU39 HP\n15 IO_L11N_T1_SRCC_15 AV39 HP\n15 IO_L12P_T1_MRCC_15 AU38 HP\n15 IO_L12N_T1_MRCC_15 AV38 HP\n15 IO_L13P_T2_MRCC_15 AV40 HP\n15 IO_L13N_T2_MRCC_15 AW40 HP\n15 IO_L14P_T2_SRCC_15 AY39 HP\n15 IO_L14N_T2_SRCC_15 AY40 HP\n15 IO_L15P_T2_DQS_15 AW37 HP\n15 IO_L15N_T2_DQS_ADV_B_15 AY37 HP\n15 IO_L16P_T2_A28_15 BA37 HP\n15 IO_L16N_T2_A27_15 BB37 HP\n15 IO_L17P_T2_A26_15 AW38 HP\n15 IO_L17N_T2_A25_15 AY38 HP\n15 IO_L18P_T2_A24_15 BB38 HP\n15 IO_L18N_T2_A23_15 BB39 HP\n15 IO_L19P_T3_A22_15 BA39 HP\n15 IO_L19N_T3_A21_VREF_15 BA40 HP\n15 IO_L20P_T3_A20_15 AT41 HP\n15 IO_L20N_T3_A19_15 AU42 HP\n15 IO_L21P_T3_DQS_15 AY42 HP\n15 IO_L21N_T3_DQS_A18_15 BA42 HP\n15 IO_L22P_T3_A17_15 AU41 HP\n15 IO_L22N_T3_A16_15 AV41 HP\n15 IO_L23P_T3_FOE_B_15 BA41 HP\n15 IO_L23N_T3_FWE_B_15 BB41 HP\n98BQ7VSeriesBank Pinname Pin I/OType\n15 IO_L24P_T3_RS1_15 AW41 HP\n15 IO_L24N_T3_RS0_15 AW42 HP\n15 IO_25_VRP_15 AU37 HP\n16 IO_0_VRN_16 Y34 HP\n16 IO_L1P_T0_16 AF35 HP\n16 IO_L1N_T0_16 AF36 HP\n16 IO_L2P_T0_16 AE37 HP\n16 IO_L2N_T0_16 AF37 HP\n16 IO_L3P_T0_DQS_16 AF34 HP\n16 IO_L3N_T0_DQS_16 AG34 HP\n16 IO_L4P_T0_16 AD36 HP\n16 IO_L4N_T0_16 AD37 HP\n16 IO_L5P_T0_16 AC35 HP\n16 IO_L5N_T0_16 AC36 HP\n16 IO_L6P_T0_16 AG36 HP\n16 IO_L6N_T0_VREF_16 AH36 HP\n16 IO_L7P_T1_16 Y37 HP\n16 IO_L7N_T1_16 AA37 HP\n16 IO_L8P_T1_16 Y35 HP\n16 IO_L8N_T1_16 AA36 HP\n16 IO_L9P_T1_DQS_16 AB36 HP\n16 IO_L9N_T1_DQS_16 AB37 HP\n16 IO_L10P_T1_16 AA34 HP\n16 IO_L10N_T1_16 AA35 HP\n16 IO_L11P_T1_SRCC_16 AB31 HP\n16 IO_L11N_T1_SRCC_16 AB32 HP\n16 IO_L12P_T1_MRCC_16 AB33 HP\n16 IO_L12N_T1_MRCC_16 AC33 HP\n16 IO_L13P_T2_MRCC_16 AD32 HP\n16 IO_L13N_T2_MRCC_16 AD33 HP\n16 IO_L14P_T2_SRCC_16 AC34 HP\n16 IO_L14N_T2_SRCC_16 AD35 HP\n16 IO_L15P_T2_DQS_16 AE32 HP\n16 IO_L15N_T2_DQS_16 AE33 HP\n16 IO_L16P_T2_16 AF31 HP\n16 IO_L16N_T2_16 AF32 HP\n16 IO_L17P_T2_16 AE34 HP\n16 IO_L17N_T2_16 AE35 HP\n16 IO_L18P_T2_16 AE29 HP\n16 IO_L18N_T2_16 AE30 HP\n99BQ7VSeriesBank Pinname Pin I/OType\n16 IO_L19P_T3_16 Y32 HP\n16 IO_L19N_T3_VREF_16 Y33 HP\n16 IO_L20P_T3_16 AC31 HP\n16 IO_L20N_T3_16 AD31 HP\n16 IO_L21P_T3_DQS_16 AA31 HP\n16 IO_L21N_T3_DQS_16 AA32 HP\n16 IO_L22P_T3_16 AC30 HP\n16 IO_L22N_T3_16 AD30 HP\n16 IO_L23P_T3_16 AA29 HP\n16 IO_L23N_T3_16 AA30 HP\n16 IO_L24P_T3_16 AB29 HP\n16 IO_L24N_T3_16 AC29 HP\n16 IO_25_VRP_16 AB34 HP\n17 IO_0_VRN_17 Y38 HP\n17 IO_L1P_T0_17 AB41 HP\n17 IO_L1N_T0_17 AB42 HP\n17 IO_L2P_T0_17 W40 HP\n17 IO_L2N_T0_17 Y40 HP\n17 IO_L3P_T0_DQS_17 Y39 HP\n17 IO_L3N_T0_DQS_17 AA39 HP\n17 IO_L4P_T0_17 Y42 HP\n17 IO_L4N_T0_17 AA42 HP\n17 IO_L5P_T0_17 AB38 HP\n17 IO_L5N_T0_17 AB39 HP\n17 IO_L6P_T0_17 AA40 HP\n17 IO_L6N_T0_VREF_17 AA41 HP\n17 IO_L7P_T1_17 AC38 HP\n17 IO_L7N_T1_17 AC39 HP\n17 IO_L8P_T1_17 AD42 HP\n17 IO_L8N_T1_17 AE42 HP\n17 IO_L9P_T1_DQS_17 AD38 HP\n17 IO_L9N_T1_DQS_17 AE38 HP\n17 IO_L10P_T1_17 AC40 HP\n17 IO_L10N_T1_17 AC41 HP\n17 IO_L11P_T1_SRCC_17 AE39 HP\n17 IO_L11N_T1_SRCC_17 AE40 HP\n17 IO_L12P_T1_MRCC_17 AD40 HP\n17 IO_L12N_T1_MRCC_17 AD41 HP\n17 IO_L13P_T2_MRCC_17 AF39 HP\n17 IO_L13N_T2_MRCC_17 AF40 HP\n100BQ7VSeriesBank Pinname Pin I/OType\n17 IO_L14P_T2_SRCC_17 AF41 HP\n17 IO_L14N_T2_SRCC_17 AG41 HP\n17 IO_L15P_T2_DQS_17 AG39 HP\n17 IO_L15N_T2_DQS_17 AH39 HP\n17 IO_L16P_T2_17 AF42 HP\n17 IO_L16N_T2_17 AG42 HP\n17 IO_L17P_T2_17 AG38 HP\n17 IO_L17N_T2_17 AH38 HP\n17 IO_L18P_T2_17 AJ38 HP\n17 IO_L18N_T2_17 AK38 HP\n17 IO_L19P_T3_17 AK40 HP\n17 IO_L19N_T3_VREF_17 AL40 HP\n17 IO_L20P_T3_17 AH40 HP\n17 IO_L20N_T3_17 AH41 HP\n17 IO_L21P_T3_DQS_17 AL41 HP\n17 IO_L21N_T3_DQS_17 AL42 HP\n17 IO_L22P_T3_17 AJ40 HP\n17 IO_L22N_T3_17 AJ41 HP\n17 IO_L23P_T3_17 AK39 HP\n17 IO_L23N_T3_17 AL39 HP\n17 IO_L24P_T3_17 AJ42 HP\n17 IO_L24N_T3_17 AK42 HP\n17 IO_25_VRP_17 AG37 HP\n18 IO_0_VRN_18 N35 HP\n18 IO_L1P_T0_18 T34 HP\n18 IO_L1N_T0_18 R35 HP\n18 IO_L2P_T0_18 N33 HP\n18 IO_L2N_T0_18 N34 HP\n18 IO_L3P_T0_DQS_18 R33 HP\n18 IO_L3N_T0_DQS_18 R34 HP\n18 IO_L4P_T0_18 P35 HP\n18 IO_L4N_T0_18 P36 HP\n18 IO_L5P_T0_18 T32 HP\n18 IO_L5N_T0_18 R32 HP\n18 IO_L6P_T0_18 P32 HP\n18 IO_L6N_T0_VREF_18 P33 HP\n18 IO_L7P_T1_18 T36 HP\n18 IO_L7N_T1_18 R37 HP\n18 IO_L8P_T1_18 P37 HP\n18 IO_L8N_T1_18 P38 HP\n101BQ7VSeriesBank Pinname Pin I/OType\n18 IO_L9P_T1_DQS_18 U34 HP\n18 IO_L9N_T1_DQS_18 T35 HP\n18 IO_L10P_T1_18 R38 HP\n18 IO_L10N_T1_18 R39 HP\n18 IO_L11P_T1_SRCC_18 U37 HP\n18 IO_L11N_T1_SRCC_18 U38 HP\n18 IO_L12P_T1_MRCC_18 U39 HP\n18 IO_L12N_T1_MRCC_18 T39 HP\n18 IO_L13P_T2_MRCC_18 U36 HP\n18 IO_L13N_T2_MRCC_18 T37 HP\n18 IO_L14P_T2_SRCC_18 V35 HP\n18 IO_L14N_T2_SRCC_18 V36 HP\n18 IO_L15P_T2_DQS_18 V33 HP\n18 IO_L15N_T2_DQS_18 V34 HP\n18 IO_L16P_T2_18 W36 HP\n18 IO_L16N_T2_18 W37 HP\n18 IO_L17P_T2_18 U32 HP\n18 IO_L17N_T2_18 U33 HP\n18 IO_L18P_T2_18 W32 HP\n18 IO_L18N_T2_18 W33 HP\n18 IO_L19P_T3_18 V39 HP\n18 IO_L19N_T3_VREF_18 V40 HP\n18 IO_L20P_T3_18 T40 HP\n18 IO_L20N_T3_18 T41 HP\n18 IO_L21P_T3_DQS_18 W41 HP\n18 IO_L21N_T3_DQS_18 W42 HP\n18 IO_L22P_T3_18 U41 HP\n18 IO_L22N_T3_18 T42 HP\n18 IO_L23P_T3_18 W38 HP\n18 IO_L23N_T3_18 V38 HP\n18 IO_L24P_T3_18 V41 HP\n18 IO_L24N_T3_18 U42 HP\n18 IO_25_VRP_18 W35 HP\n19 IO_0_VRN_19 L36 HP\n19 IO_L1P_T0_19 E40 HP\n19 IO_L1N_T0_19 D40 HP\n19 IO_L2P_T0_19 A40 HP\n19 IO_L2N_T0_19 A41 HP\n19 IO_L3P_T0_DQS_19 D41 HP\n19 IO_L3N_T0_DQS_19 D42 HP\n102BQ7VSeriesBank Pinname Pin I/OType\n19 IO_L4P_T0_19 B41 HP\n19 IO_L4N_T0_19 B42 HP\n19 IO_L5P_T0_19 F42 HP\n19 IO_L5N_T0_19 E42 HP\n19 IO_L6P_T0_19 C40 HP\n19 IO_L6N_T0_VREF_19 C41 HP\n19 IO_L7P_T1_19 H40 HP\n19 IO_L7N_T1_19 H41 HP\n19 IO_L8P_T1_19 H39 HP\n19 IO_L8N_T1_19 G39 HP\n19 IO_L9P_T1_DQS_19 G41 HP\n19 IO_L9N_T1_DQS_19 G42 HP\n19 IO_L10P_T1_19 F40 HP\n19 IO_L10N_T1_19 F41 HP\n19 IO_L11P_T1_SRCC_19 J40 HP\n19 IO_L11N_T1_SRCC_19 J41 HP\n19 IO_L12P_T1_MRCC_19 K39 HP\n19 IO_L12N_T1_MRCC_19 K40 HP\n19 IO_L13P_T2_MRCC_19 L39 HP\n19 IO_L13N_T2_MRCC_19 L40 HP\n19 IO_L14P_T2_SRCC_19 M41 HP\n19 IO_L14N_T2_SRCC_19 L41 HP\n19 IO_L15P_T2_DQS_19 K42 HP\n19 IO_L15N_T2_DQS_19 J42 HP\n19 IO_L16P_T2_19 M42 HP\n19 IO_L16N_T2_19 L42 HP\n19 IO_L17P_T2_19 K37 HP\n19 IO_L17N_T2_19 K38 HP\n19 IO_L18P_T2_19 M36 HP\n19 IO_L18N_T2_19 L37 HP\n19 IO_L19P_T3_19 P41 HP\n19 IO_L19N_T3_VREF_19 N41 HP\n19 IO_L20P_T3_19 M37 HP\n19 IO_L20N_T3_19 M38 HP\n19 IO_L21P_T3_DQS_19 R42 HP\n19 IO_L21N_T3_DQS_19 P42 HP\n19 IO_L22P_T3_19 N38 HP\n19 IO_L22N_T3_19 M39 HP\n19 IO_L23P_T3_19 R40 HP\n19 IO_L23N_T3_19 P40 HP\n103BQ7VSeriesBank Pinname Pin I/OType\n19 IO_L24P_T3_19 N39 HP\n19 IO_L24N_T3_19 N40 HP\n19 IO_25_VRP_19 N36 HP\n31 IO_0_VRN_31 AM14 HP\n31 IO_L1P_T0_31 AJ16 HP\n31 IO_L1N_T0_31 AJ15 HP\n31 IO_L2P_T0_31 AK14 HP\n31 IO_L2N_T0_31 AK13 HP\n31 IO_L3P_T0_DQS_31 AK15 HP\n31 IO_L3N_T0_DQS_31 AL14 HP\n31 IO_L4P_T0_31 AJ13 HP\n31 IO_L4N_T0_31 AJ12 HP\n31 IO_L5P_T0_31 AL16 HP\n31 IO_L5N_T0_31 AL15 HP\n31 IO_L6P_T0_31 AK12 HP\n31 IO_L6N_T0_VREF_31 AL12 HP\n31 IO_L7P_T1_31 AM13 HP\n31 IO_L7N_T1_31 AN13 HP\n31 IO_L8P_T1_31 AM12 HP\n31 IO_L8N_T1_31 AM11 HP\n31 IO_L9P_T1_DQS_31 AN15 HP\n31 IO_L9N_T1_DQS_31 AN14 HP\n31 IO_L10P_T1_31 AN11 HP\n31 IO_L10N_T1_31 AP11 HP\n31 IO_L11P_T1_SRCC_31 AR14 HP\n31 IO_L11N_T1_SRCC_31 AT14 HP\n31 IO_L12P_T1_MRCC_31 AP13 HP\n31 IO_L12N_T1_MRCC_31 AR13 HP\n31 IO_L13P_T2_MRCC_31 AU14 HP\n31 IO_L13N_T2_MRCC_31 AU13 HP\n31 IO_L14P_T2_SRCC_31 AV13 HP\n31 IO_L14N_T2_SRCC_31 AW13 HP\n31 IO_L15P_T2_DQS_31 AP12 HP\n31 IO_L15N_T2_DQS_31 AR12 HP\n31 IO_L16P_T2_31 AR15 HP\n31 IO_L16N_T2_31 AT15 HP\n31 IO_L17P_T2_31 AT12 HP\n31 IO_L17N_T2_31 AU12 HP\n31 IO_L18P_T2_31 AV15 HP\n31 IO_L18N_T2_31 AV14 HP\n104BQ7VSeriesBank Pinname Pin I/OType\n31 IO_L19P_T3_31 AW15 HP\n31 IO_L19N_T3_VREF_31 AY15 HP\n31 IO_L20P_T3_31 AW12 HP\n31 IO_L20N_T3_31 AY12 HP\n31 IO_L21P_T3_DQS_31 BA15 HP\n31 IO_L21N_T3_DQS_31 BA14 HP\n31 IO_L22P_T3_31 AY14 HP\n31 IO_L22N_T3_31 AY13 HP\n31 IO_L23P_T3_31 BB14 HP\n31 IO_L23N_T3_31 BB13 HP\n31 IO_L24P_T3_31 BA12 HP\n31 IO_L24N_T3_31 BB12 HP\n31 IO_25_VRP_31 AP15 HP\n32 IO_0_VRN_32 AR20 HP\n32 IO_L1P_T0_32 AL19 HP\n32 IO_L1N_T0_32 AM19 HP\n32 IO_L2P_T0_32 AK17 HP\n32 IO_L2N_T0_32 AL17 HP\n32 IO_L3P_T0_DQS_32 AM18 HP\n32 IO_L3N_T0_DQS_32 AM17 HP\n32 IO_L4P_T0_32 AK19 HP\n32 IO_L4N_T0_32 AK18 HP\n32 IO_L5P_T0_32 AM16 HP\n32 IO_L5N_T0_32 AN16 HP\n32 IO_L6P_T0_32 AJ18 HP\n32 IO_L6N_T0_VREF_32 AJ17 HP\n32 IO_L7P_T1_32 AP18 HP\n32 IO_L7N_T1_32 AP17 HP\n32 IO_L8P_T1_32 AP20 HP\n32 IO_L8N_T1_32 AR19 HP\n32 IO_L9P_T1_DQS_32 AN19 HP\n32 IO_L9N_T1_DQS_32 AN18 HP\n32 IO_L10P_T1_32 AR18 HP\n32 IO_L10N_T1_32 AR17 HP\n32 IO_L11P_T1_SRCC_32 AU18 HP\n32 IO_L11N_T1_SRCC_32 AV18 HP\n32 IO_L12P_T1_MRCC_32 AT17 HP\n32 IO_L12N_T1_MRCC_32 AU17 HP\n32 IO_L13P_T2_MRCC_32 AY18 HP\n32 IO_L13N_T2_MRCC_32 AY17 HP\n105BQ7VSeriesBank Pinname Pin I/OType\n32 IO_L14P_T2_SRCC_32 AW18 HP\n32 IO_L14N_T2_SRCC_32 AW17 HP\n32 IO_L15P_T2_DQS_32 AU19 HP\n32 IO_L15N_T2_DQS_32 AV19 HP\n32 IO_L16P_T2_32 AT20 HP\n32 IO_L16N_T2_32 AT19 HP\n32 IO_L17P_T2_32 AV16 HP\n32 IO_L17N_T2_32 AW16 HP\n32 IO_L18P_T2_32 AT16 HP\n32 IO_L18N_T2_32 AU16 HP\n32 IO_L19P_T3_32 BB19 HP\n32 IO_L19N_T3_VREF_32 BB18 HP\n32 IO_L20P_T3_32 AV20 HP\n32 IO_L20N_T3_32 AW20 HP\n32 IO_L21P_T3_DQS_32 BA17 HP\n32 IO_L21N_T3_DQS_32 BB17 HP\n32 IO_L22P_T3_32 AY20 HP\n32 IO_L22N_T3_32 BA20 HP\n32 IO_L23P_T3_32 BA16 HP\n32 IO_L23N_T3_32 BB16 HP\n32 IO_L24P_T3_32 AY19 HP\n32 IO_L24N_T3_32 BA19 HP\n32 IO_25_VRP_32 AP16 HP\n33 IO_0_VRN_33 AL24 HP\n33 IO_L1P_T0_33 AJ23 HP\n33 IO_L1N_T0_33 AK23 HP\n33 IO_L2P_T0_33 AK20 HP\n33 IO_L2N_T0_33 AL20 HP\n33 IO_L3P_T0_DQS_33 AJ22 HP\n33 IO_L3N_T0_DQS_33 AK22 HP\n33 IO_L4P_T0_33 AL21 HP\n33 IO_L4N_T0_33 AM21 HP\n33 IO_L5P_T0_33 AJ21 HP\n33 IO_L5N_T0_33 AJ20 HP\n33 IO_L6P_T0_33 AL22 HP\n33 IO_L6N_T0_VREF_33 AM22 HP\n33 IO_L7P_T1_33 AM24 HP\n33 IO_L7N_T1_33 AN24 HP\n33 IO_L8P_T1_33 AM23 HP\n33 IO_L8N_T1_33 AN23 HP\n106BQ7VSeriesBank Pinname Pin I/OType\n33 IO_L9P_T1_DQS_33 AP23 HP\n33 IO_L9N_T1_DQS_33 AP22 HP\n33 IO_L10P_T1_33 AN21 HP\n33 IO_L10N_T1_33 AP21 HP\n33 IO_L11P_T1_SRCC_33 AR23 HP\n33 IO_L11N_T1_SRCC_33 AR22 HP\n33 IO_L12P_T1_MRCC_33 AT22 HP\n33 IO_L12N_T1_MRCC_33 AU22 HP\n33 IO_L13P_T2_MRCC_33 AU23 HP\n33 IO_L13N_T2_MRCC_33 AV23 HP\n33 IO_L14P_T2_SRCC_33 AW23 HP\n33 IO_L14N_T2_SRCC_33 AW22 HP\n33 IO_L15P_T2_DQS_33 AT21 HP\n33 IO_L15N_T2_DQS_33 AU21 HP\n33 IO_L16P_T2_33 AR24 HP\n33 IO_L16N_T2_33 AT24 HP\n33 IO_L17P_T2_33 AV21 HP\n33 IO_L17N_T2_33 AW21 HP\n33 IO_L18P_T2_33 AU24 HP\n33 IO_L18N_T2_33 AV24 HP\n33 IO_L19P_T3_33 AY23 HP\n33 IO_L19N_T3_VREF_33 AY22 HP\n33 IO_L20P_T3_33 AY25 HP\n33 IO_L20N_T3_33 BA25 HP\n33 IO_L21P_T3_DQS_33 BA22 HP\n33 IO_L21N_T3_DQS_33 BB22 HP\n33 IO_L22P_T3_33 AY24 HP\n33 IO_L22N_T3_33 BA24 HP\n33 IO_L23P_T3_33 BA21 HP\n33 IO_L23N_T3_33 BB21 HP\n33 IO_L24P_T3_33 BB24 HP\n33 IO_L24N_T3_33 BB23 HP\n33 IO_25_VRP_33 AN20 HP\n34 IO_0_VRN_34 R29 HP\n34 IO_L1P_T0_34 K35 HP\n34 IO_L1N_T0_34 J35 HP\n34 IO_L2P_T0_34 J32 HP\n34 IO_L2N_T0_34 J33 HP\n34 IO_L3P_T0_DQS_34 K33 HP\n34 IO_L3N_T0_DQS_34 K34 HP\n107BQ7VSeriesBank Pinname Pin I/OType\n34 IO_L4P_T0_34 L34 HP\n34 IO_L4N_T0_34 L35 HP\n34 IO_L5P_T0_34 M33 HP\n34 IO_L5N_T0_34 M34 HP\n34 IO_L6P_T0_34 H34 HP\n34 IO_L6N_T0_VREF_34 H35 HP\n34 IO_L7P_T1_34 K29 HP\n34 IO_L7N_T1_34 K30 HP\n34 IO_L8P_T1_34 J30 HP\n34 IO_L8N_T1_34 H30 HP\n34 IO_L9P_T1_DQS_34 L29 HP\n34 IO_L9N_T1_DQS_34 L30 HP\n34 IO_L10P_T1_34 J31 HP\n34 IO_L10N_T1_34 H31 HP\n34 IO_L11P_T1_SRCC_34 M32 HP\n34 IO_L11N_T1_SRCC_34 L32 HP\n34 IO_L12P_T1_MRCC_34 L31 HP\n34 IO_L12N_T1_MRCC_34 K32 HP\n34 IO_L13P_T2_MRCC_34 N30 HP\n34 IO_L13N_T2_MRCC_34 M31 HP\n34 IO_L14P_T2_SRCC_34 P30 HP\n34 IO_L14N_T2_SRCC_34 N31 HP\n34 IO_L15P_T2_DQS_34 M28 HP\n34 IO_L15N_T2_DQS_34 M29 HP\n34 IO_L16P_T2_34 R28 HP\n34 IO_L16N_T2_34 P28 HP\n34 IO_L17P_T2_34 N28 HP\n34 IO_L17N_T2_34 N29 HP\n34 IO_L18P_T2_34 R30 HP\n34 IO_L18N_T2_34 P31 HP\n34 IO_L19P_T3_34 U31 HP\n34 IO_L19N_T3_VREF_34 T31 HP\n34 IO_L20P_T3_34 V30 HP\n34 IO_L20N_T3_34 V31 HP\n34 IO_L21P_T3_DQS_34 T29 HP\n34 IO_L21N_T3_DQS_34 T30 HP\n34 IO_L22P_T3_34 W30 HP\n34 IO_L22N_T3_34 W31 HP\n34 IO_L23P_T3_34 V29 HP\n34 IO_L23N_T3_34 U29 HP\n108BQ7VSeriesBank Pinname Pin I/OType\n34 IO_L24P_T3_34 Y29 HP\n34 IO_L24N_T3_34 Y30 HP\n34 IO_25_VRP_34 U28 HP\n35 IO_0_VRN_35 G31 HP\n35 IO_L1P_T0_AD4P_35 B36 HP\n35 IO_L1N_T0_AD4N_35 A37 HP\n35 IO_L2P_T0_AD12P_35 B34 HP\n35 IO_L2N_T0_AD12N_35 A34 HP\n35 IO_L3P_T0_DQS_AD5P_35 B39 HP\n35 IO_L3N_T0_DQS_AD5N_35 A39 HP\n35 IO_L4P_T0_35 A35 HP\n35 IO_L4N_T0_35 A36 HP\n35 IO_L5P_T0_AD13P_35 C38 HP\n35 IO_L5N_T0_AD13N_35 C39 HP\n35 IO_L6P_T0_35 B37 HP\n35 IO_L6N_T0_VREF_35 B38 HP\n35 IO_L7P_T1_AD6P_35 E32 HP\n35 IO_L7N_T1_AD6N_35 D32 HP\n35 IO_L8P_T1_AD14P_35 B32 HP\n35 IO_L8N_T1_AD14N_35 B33 HP\n35 IO_L9P_T1_DQS_AD7P_35 E33 HP\n35 IO_L9N_T1_DQS_AD7N_35 D33 HP\n35 IO_L10P_T1_AD15P_35 C33 HP\n35 IO_L10N_T1_AD15N_35 C34 HP\n35 IO_L11P_T1_SRCC_35 D35 HP\n35 IO_L11N_T1_SRCC_35 D36 HP\n35 IO_L12P_T1_MRCC_35 C35 HP\n35 IO_L12N_T1_MRCC_35 C36 HP\n35 IO_L13P_T2_MRCC_35 E34 HP\n35 IO_L13N_T2_MRCC_35 E35 HP\n35 IO_L14P_T2_SRCC_35 D37 HP\n35 IO_L14N_T2_SRCC_35 D38 HP\n35 IO_L15P_T2_DQS_35 G32 HP\n35 IO_L15N_T2_DQS_35 F32 HP\n35 IO_L16P_T2_35 F36 HP\n35 IO_L16N_T2_35 F37 HP\n35 IO_L17P_T2_35 F34 HP\n35 IO_L17N_T2_35 F35 HP\n35 IO_L18P_T2_35 H33 HP\n35 IO_L18N_T2_35 G33 HP\n109BQ7VSeriesBank Pinname Pin I/OType\n35 IO_L19P_T3_35 E37 HP\n35 IO_L19N_T3_VREF_35 E38 HP\n35 IO_L20P_T3_35 G36 HP\n35 IO_L20N_T3_35 G37 HP\n35 IO_L21P_T3_DQS_35 F39 HP\n35 IO_L21N_T3_DQS_35 E39 HP\n35 IO_L22P_T3_35 J37 HP\n35 IO_L22N_T3_35 J38 HP\n35 IO_L23P_T3_35 H38 HP\n35 IO_L23N_T3_35 G38 HP\n35 IO_L24P_T3_35 J36 HP\n35 IO_L24N_T3_35 H36 HP\n35 IO_25_VRP_35 G34 HP\n36 IO_0_VRN_36 M23 HP\n36 IO_L1P_T0_36 H24 HP\n36 IO_L1N_T0_36 G24 HP\n36 IO_L2P_T0_36 J21 HP\n36 IO_L2N_T0_36 H21 HP\n36 IO_L3P_T0_DQS_36 H25 HP\n36 IO_L3N_T0_DQS_36 H26 HP\n36 IO_L4P_T0_36 G21 HP\n36 IO_L4N_T0_36 G22 HP\n36 IO_L5P_T0_36 G26 HP\n36 IO_L5N_T0_36 G27 HP\n36 IO_L6P_T0_36 H23 HP\n36 IO_L6N_T0_VREF_36 G23 HP\n36 IO_L7P_T1_36 G28 HP\n36 IO_L7N_T1_36 G29 HP\n36 IO_L8P_T1_36 K28 HP\n36 IO_L8N_T1_36 J28 HP\n36 IO_L9P_T1_DQS_36 H28 HP\n36 IO_L9N_T1_DQS_36 H29 HP\n36 IO_L10P_T1_36 K27 HP\n36 IO_L10N_T1_36 J27 HP\n36 IO_L11P_T1_SRCC_36 K24 HP\n36 IO_L11N_T1_SRCC_36 K25 HP\n36 IO_L12P_T1_MRCC_36 J25 HP\n36 IO_L12N_T1_MRCC_36 J26 HP\n36 IO_L13P_T2_MRCC_36 M24 HP\n36 IO_L13N_T2_MRCC_36 L24 HP\n110BQ7VSeriesBank Pinname Pin I/OType\n36 IO_L14P_T2_SRCC_36 K23 HP\n36 IO_L14N_T2_SRCC_36 J23 HP\n36 IO_L15P_T2_DQS_36 M22 HP\n36 IO_L15N_T2_DQS_36 L22 HP\n36 IO_L16P_T2_36 L25 HP\n36 IO_L16N_T2_36 L26 HP\n36 IO_L17P_T2_36 K22 HP\n36 IO_L17N_T2_36 J22 HP\n36 IO_L18P_T2_36 M21 HP\n36 IO_L18N_T2_36 L21 HP\n36 IO_L19P_T3_36 P21 HP\n36 IO_L19N_T3_VREF_36 N21 HP\n36 IO_L20P_T3_36 P25 HP\n36 IO_L20N_T3_36 P26 HP\n36 IO_L21P_T3_DQS_36 P22 HP\n36 IO_L21N_T3_DQS_36 P23 HP\n36 IO_L22P_T3_36 N25 HP\n36 IO_L22N_T3_36 N26 HP\n36 IO_L23P_T3_36 N23 HP\n36 IO_L23N_T3_36 N24 HP\n36 IO_L24P_T3_36 M27 HP\n36 IO_L24N_T3_36 L27 HP\n36 IO_25_VRP_36 M26 HP\n37 IO_0_VRN_37 F21 HP\n37 IO_L1P_T0_37 A24 HP\n37 IO_L1N_T0_37 A25 HP\n37 IO_L2P_T0_37 B22 HP\n37 IO_L2N_T0_37 A22 HP\n37 IO_L3P_T0_DQS_37 A26 HP\n37 IO_L3N_T0_DQS_37 A27 HP\n37 IO_L4P_T0_37 C23 HP\n37 IO_L4N_T0_37 B23 HP\n37 IO_L5P_T0_37 B26 HP\n37 IO_L5N_T0_37 B27 HP\n37 IO_L6P_T0_37 C24 HP\n37 IO_L6N_T0_VREF_37 B24 HP\n37 IO_L7P_T1_37 E23 HP\n37 IO_L7N_T1_37 E24 HP\n37 IO_L8P_T1_37 F22 HP\n37 IO_L8N_T1_37 E22 HP\n111BQ7VSeriesBank Pinname Pin I/OType\n37 IO_L9P_T1_DQS_37 F25 HP\n37 IO_L9N_T1_DQS_37 E25 HP\n37 IO_L10P_T1_37 D22 HP\n37 IO_L10N_T1_37 D23 HP\n37 IO_L11P_T1_SRCC_37 D25 HP\n37 IO_L11N_T1_SRCC_37 D26 HP\n37 IO_L12P_T1_MRCC_37 C25 HP\n37 IO_L12N_T1_MRCC_37 C26 HP\n37 IO_L13P_T2_MRCC_37 D27 HP\n37 IO_L13N_T2_MRCC_37 D28 HP\n37 IO_L14P_T2_SRCC_37 C28 HP\n37 IO_L14N_T2_SRCC_37 C29 HP\n37 IO_L15P_T2_DQS_37 B28 HP\n37 IO_L15N_T2_DQS_37 B29 HP\n37 IO_L16P_T2_37 A31 HP\n37 IO_L16N_T2_37 A32 HP\n37 IO_L17P_T2_37 A29 HP\n37 IO_L17N_T2_37 A30 HP\n37 IO_L18P_T2_37 C31 HP\n37 IO_L18N_T2_37 B31 HP\n37 IO_L19P_T3_37 E30 HP\n37 IO_L19N_T3_VREF_37 D31 HP\n37 IO_L20P_T3_37 D30 HP\n37 IO_L20N_T3_37 C30 HP\n37 IO_L21P_T3_DQS_37 E27 HP\n37 IO_L21N_T3_DQS_37 E28 HP\n37 IO_L22P_T3_37 F29 HP\n37 IO_L22N_T3_37 E29 HP\n37 IO_L23P_T3_37 F26 HP\n37 IO_L23N_T3_37 F27 HP\n37 IO_L24P_T3_37 F30 HP\n37 IO_L24N_T3_37 F31 HP\n37 IO_25_VRP_37 F24 HP\n38 IO_0_VRN_38 K18 HP\n38 IO_L1P_T0_38 C19 HP\n38 IO_L1N_T0_38 B19 HP\n38 IO_L2P_T0_38 A16 HP\n38 IO_L2N_T0_38 A15 HP\n38 IO_L3P_T0_DQS_38 A20 HP\n38 IO_L3N_T0_DQS_38 A19 HP\n112BQ7VSeriesBank Pinname Pin I/OType\n38 IO_L4P_T0_38 B17 HP\n38 IO_L4N_T0_38 A17 HP\n38 IO_L5P_T0_38 B21 HP\n38 IO_L5N_T0_38 A21 HP\n38 IO_L6P_T0_38 C18 HP\n38 IO_L6N_T0_VREF_38 B18 HP\n38 IO_L7P_T1_38 D20 HP\n38 IO_L7N_T1_38 C20 HP\n38 IO_L8P_T1_38 F17 HP\n38 IO_L8N_T1_38 E17 HP\n38 IO_L9P_T1_DQS_38 D21 HP\n38 IO_L9N_T1_DQS_38 C21 HP\n38 IO_L10P_T1_38 D18 HP\n38 IO_L10N_T1_38 D17 HP\n38 IO_L11P_T1_SRCC_38 G19 HP\n38 IO_L11N_T1_SRCC_38 F19 HP\n38 IO_L12P_T1_MRCC_38 E19 HP\n38 IO_L12N_T1_MRCC_38 E18 HP\n38 IO_L13P_T2_MRCC_38 H19 HP\n38 IO_L13N_T2_MRCC_38 G18 HP\n38 IO_L14P_T2_SRCC_38 K19 HP\n38 IO_L14N_T2_SRCC_38 J18 HP\n38 IO_L15P_T2_DQS_38 F20 HP\n38 IO_L15N_T2_DQS_38 E20 HP\n38 IO_L16P_T2_38 K17 HP\n38 IO_L16N_T2_38 J17 HP\n38 IO_L17P_T2_38 J20 HP\n38 IO_L17N_T2_38 H20 HP\n38 IO_L18P_T2_38 H18 HP\n38 IO_L18N_T2_38 G17 HP\n38 IO_L19P_T3_38 P18 HP\n38 IO_L19N_T3_VREF_38 P17 HP\n38 IO_L20P_T3_38 M17 HP\n38 IO_L20N_T3_38 L17 HP\n38 IO_L21P_T3_DQS_38 N19 HP\n38 IO_L21N_T3_DQS_38 N18 HP\n38 IO_L22P_T3_38 M19 HP\n38 IO_L22N_T3_38 M18 HP\n38 IO_L23P_T3_38 P20 HP\n38 IO_L23N_T3_38 N20 HP\n113BQ7VSeriesBank Pinname Pin I/OType\n38 IO_L24P_T3_38 L20 HP\n38 IO_L24N_T3_38 L19 HP\n38 IO_25_VRP_38 K20 HP\n39 IO_0_VRN_39 J16 HP\n39 IO_L1P_T0_39 C16 HP\n39 IO_L1N_T0_39 B16 HP\n39 IO_L2P_T0_39 B14 HP\n39 IO_L2N_T0_39 A14 HP\n39 IO_L3P_T0_DQS_39 C15 HP\n39 IO_L3N_T0_DQS_39 C14 HP\n39 IO_L4P_T0_39 D13 HP\n39 IO_L4N_T0_39 C13 HP\n39 IO_L5P_T0_39 D16 HP\n39 IO_L5N_T0_39 D15 HP\n39 IO_L6P_T0_39 E12 HP\n39 IO_L6N_T0_VREF_39 D12 HP\n39 IO_L7P_T1_39 F16 HP\n39 IO_L7N_T1_39 E15 HP\n39 IO_L8P_T1_39 E14 HP\n39 IO_L8N_T1_39 E13 HP\n39 IO_L9P_T1_DQS_39 H16 HP\n39 IO_L9N_T1_DQS_39 G16 HP\n39 IO_L10P_T1_39 G12 HP\n39 IO_L10N_T1_39 F12 HP\n39 IO_L11P_T1_SRCC_39 F15 HP\n39 IO_L11N_T1_SRCC_39 F14 HP\n39 IO_L12P_T1_MRCC_39 G14 HP\n39 IO_L12N_T1_MRCC_39 G13 HP\n39 IO_L13P_T2_MRCC_39 H15 HP\n39 IO_L13N_T2_MRCC_39 H14 HP\n39 IO_L14P_T2_SRCC_39 J13 HP\n39 IO_L14N_T2_SRCC_39 H13 HP\n39 IO_L15P_T2_DQS_39 K12 HP\n39 IO_L15N_T2_DQS_39 J12 HP\n39 IO_L16P_T2_39 K15 HP\n39 IO_L16N_T2_39 J15 HP\n39 IO_L17P_T2_39 K14 HP\n39 IO_L17N_T2_39 K13 HP\n39 IO_L18P_T2_39 L16 HP\n39 IO_L18N_T2_39 L15 HP\n114BQ7VSeriesBank Pinname Pin I/OType\n39 IO_L19P_T3_39 L12 HP\n39 IO_L19N_T3_VREF_39 L11 HP\n39 IO_L20P_T3_39 M14 HP\n39 IO_L20N_T3_39 L14 HP\n39 IO_L21P_T3_DQS_39 N16 HP\n39 IO_L21N_T3_DQS_39 M16 HP\n39 IO_L22P_T3_39 N13 HP\n39 IO_L22N_T3_39 M13 HP\n39 IO_L23P_T3_39 N15 HP\n39 IO_L23N_T3_39 N14 HP\n39 IO_L24P_T3_39 M12 HP\n39 IO_L24N_T3_39 M11 HP\n39 IO_25_VRP_39 J11 HP\n111 MGTHTXP3_111 AW2 GTH\n111 MGTHRXP3_111 AW6 GTH\n111 MGTHTXN3_111 AW1 GTH\n111 MGTHRXN3_111 AW5 GTH\n111 MGTHTXP2_111 AY4 GTH\n111 MGTHRXP2_111 AY8 GTH\n111 MGTHTXN2_111 AY3 GTH\n111 MGTREFCLK0P_111 AW10 GTH\n111 MGTHRXN2_111 AY7 GTH\n111 MGTREFCLK0N_111 AW9 GTH\n111 MGTREFCLK1N_111 BA9 GTH\n111 MGTREFCLK1P_111 BA10 GTH\n111 MGTHTXP1_111 BA2 GTH\n111 MGTHRXP1_111 BA6 GTH\n111 MGTHTXN1_111 BA1 GTH\n111 MGTHRXN1_111 BA5 GTH\n111 MGTHTXP0_111 BB4 GTH\n111 MGTHRXP0_111 BB8 GTH\n111 MGTHTXN0_111 BB3 GTH\n111 MGTHRXN0_111 BB7 GTH\n112 MGTHTXP3_112 AR2 GTH\n112 MGTHRXP3_112 AP8 GTH\n112 MGTHTXN3_112 AR1 GTH\n112 MGTHRXN3_112 AP7 GTH\n112 MGTHTXP2_112 AT4 GTH\n112 MGTHRXP2_112 AR6 GTH\n112 MGTHTXN2_112 AT3 GTH\n115BQ7VSeriesBank Pinname Pin I/OType\n112 MGTREFCLK0P_112 AT8 GTH\n112 MGTHRXN2_112 AR5 GTH\n112 MGTREFCLK0N_112 AT7 GTH\n112 MGTREFCLK1N_112 AU9 GTH\n112 MGTREFCLK1P_112 AU10 GTH\n112 MGTHTXP1_112 AU2 GTH\n112 MGTHRXP1_112 AU6 GTH\n112 MGTHTXN1_112 AU1 GTH\n112 MGTHRXN1_112 AU5 GTH\n112 MGTHTXP0_112 AV4 GTH\n112 MGTHRXP0_112 AV8 GTH\n112 MGTHTXN0_112 AV3 GTH\n112 MGTHRXN0_112 AV7 GTH\n113 MGTHTXP3_113 AL2 GTH\n113 MGTHRXP3_113 AJ6 GTH\n113 MGTHTXN3_113 AL1 GTH\n113 MGTHRXN3_113 AJ5 GTH\n113 MGTHTXP2_113 AM4 GTH\n113 MGTHRXP2_113 AL6 GTH\n113 MGTHTXN2_113 AM3 GTH\n113 MGTREFCLK0P_113 AH8 GTH\n113 MGTHRXN2_113 AL5 GTH\n113 MGTREFCLK0N_113 AH7 GTH\n113 MGTREFCLK1N_113 AK7 GTH\n113 MGTREFCLK1P_113 AK8 GTH\n113 MGTHTXP1_113 AN2 GTH\n113 MGTHRXP1_113 AM8 GTH\n113 MGTHTXN1_113 AN1 GTH\n113 MGTHRXN1_113 AM7 GTH\n113 MGTHTXP0_113 AP4 GTH\n113 MGTHRXP0_113 AN6 GTH\n113 MGTHTXN0_113 AP3 GTH\n113 MGTHRXN0_113 AN5 GTH\n114 MGTHTXP3_114 AG2 GTH\n114 MGTHRXP3_114 AD4 GTH\n114 MGTHTXN3_114 AG1 GTH\n114 MGTHRXN3_114 AD3 GTH\n114 MGTHTXP2_114 AH4 GTH\n114 MGTHRXP2_114 AE6 GTH\n114 MGTHTXN2_114 AH3 GTH\n116BQ7VSeriesBank Pinname Pin I/OType\n114 MGTREFCLK0P_114 AD8 GTH\n114 MGTHRXN2_114 AE5 GTH\n114 MGTREFCLK0N_114 AD7 GTH\n114 MGTREFCLK1N_114 AF7 GTH\n114 MGTREFCLK1P_114 AF8 GTH\n114 MGTHTXP1_114 AJ2 GTH\n114 MGTHRXP1_114 AF4 GTH\n114 MGTHTXN1_114 AJ1 GTH\n114 MGTHRXN1_114 AF3 GTH\n114 MGTHTXP0_114 AK4 GTH\n114 MGTHRXP0_114 AG6 GTH\n114 MGTHTXN0_114 AK3 GTH\n114 MGTHRXN0_114 AG5 GTH\n115 MGTHTXP3_115 W2 GTH\n115 MGTHRXP3_115 Y4 GTH\n115 MGTHTXN3_115 W1 GTH\n115 MGTHRXN3_115 Y3 GTH\n115 MGTHTXP2_115 AA2 GTH\n115 MGTHRXP2_115 AA6 GTH\n115 MGTHTXN2_115 AA1 GTH\n115 MGTREFCLK0P_115 Y8 GTH\n115 MGTHRXN2_115 AA5 GTH\n115 MGTAVTTRCAL_115 A12 GTH\n115 MGTREFCLK0N_115 Y7 GTH\n115 MGTRREF_115 B11 GTH\n115 MGTREFCLK1N_115 AB7 GTH\n115 MGTREFCLK1P_115 AB8 GTH\n115 MGTHTXP1_115 AC2 GTH\n115 MGTHRXP1_115 AB4 GTH\n115 MGTHTXN1_115 AC1 GTH\n115 MGTHRXN1_115 AB3 GTH\n115 MGTHTXP0_115 AE2 GTH\n115 MGTHRXP0_115 AC6 GTH\n115 MGTHTXN0_115 AE1 GTH\n115 MGTHRXN0_115 AC5 GTH\n116 MGTHTXP3_116 P4 GTH\n116 MGTHRXP3_116 R6 GTH\n116 MGTHTXN3_116 P3 GTH\n116 MGTHRXN3_116 R5 GTH\n116 MGTHTXP2_116 R2 GTH\n117BQ7VSeriesBank Pinname Pin I/OType\n116 MGTHRXP2_116 U6 GTH\n116 MGTHTXN2_116 R1 GTH\n116 MGTREFCLK0P_116 T8 GTH\n116 MGTHRXN2_116 U5 GTH\n116 MGTREFCLK0N_116 T7 GTH\n116 MGTREFCLK1N_116 V7 GTH\n116 MGTREFCLK1P_116 V8 GTH\n116 MGTHTXP1_116 T4 GTH\n116 MGTHRXP1_116 V4 GTH\n116 MGTHTXN1_116 T3 GTH\n116 MGTHRXN1_116 V3 GTH\n116 MGTHTXP0_116 U2 GTH\n116 MGTHRXP0_116 W6 GTH\n116 MGTHTXN0_116 U1 GTH\n116 MGTHRXN0_116 W5 GTH\n117 MGTHTXP3_117 K4 GTH\n117 MGTHRXP3_117 J6 GTH\n117 MGTHTXN3_117 K3 GTH\n117 MGTHRXN3_117 J5 GTH\n117 MGTHTXP2_117 L2 GTH\n117 MGTHRXP2_117 L6 GTH\n117 MGTHTXN2_117 L1 GTH\n117 MGTREFCLK0P_117 K8 GTH\n117 MGTHRXN2_117 L5 GTH\n117 MGTREFCLK0N_117 K7 GTH\n117 MGTREFCLK1N_117 M7 GTH\n117 MGTREFCLK1P_117 M8 GTH\n117 MGTHTXP1_117 M4 GTH\n117 MGTHRXP1_117 N6 GTH\n117 MGTHTXN1_117 M3 GTH\n117 MGTHRXN1_117 N5 GTH\n117 MGTHTXP0_117 N2 GTH\n117 MGTHRXP0_117 P8 GTH\n117 MGTHTXN0_117 N1 GTH\n117 MGTHRXN0_117 P7 GTH\n118 MGTHTXP3_118 F4 GTH\n118 MGTHRXP3_118 E6 GTH\n118 MGTHTXN3_118 F3 GTH\n118 MGTHRXN3_118 E5 GTH\n118 MGTHTXP2_118 G2 GTH\n118BQ7VSeriesBank Pinname Pin I/OType\n118 MGTHRXP2_118 F8 GTH\n118 MGTHTXN2_118 G1 GTH\n118 MGTREFCLK0P_118 E10 GTH\n118 MGTHRXN2_118 F7 GTH\n118 MGTREFCLK0N_118 E9 GTH\n118 MGTREFCLK1N_118 G9 GTH\n118 MGTREFCLK1P_118 G10 GTH\n118 MGTHTXP1_118 H4 GTH\n118 MGTHRXP1_118 G6 GTH\n118 MGTHTXN1_118 H3 GTH\n118 MGTHRXN1_118 G5 GTH\n118 MGTHTXP0_118 J2 GTH\n118 MGTHRXP0_118 H8 GTH\n118 MGTHTXN0_118 J1 GTH\n118 MGTHRXN0_118 H7 GTH\n119 MGTHTXP3_119 B4 GTH\n119 MGTHRXP3_119 A6 GTH\n119 MGTHTXN3_119 B3 GTH\n119 MGTHRXN3_119 A5 GTH\n119 MGTHTXP2_119 C2 GTH\n119 MGTHRXP2_119 B8 GTH\n119 MGTHTXN2_119 C1 GTH\n119 MGTREFCLK0P_119 A10 GTH\n119 MGTHRXN2_119 B7 GTH\n119 MGTREFCLK0N_119 A9 GTH\n119 MGTREFCLK1N_119 C9 GTH\n119 MGTREFCLK1P_119 C10 GTH\n119 MGTHTXP1_119 D4 GTH\n119 MGTHRXP1_119 C6 GTH\n119 MGTHTXN1_119 D3 GTH\n119 MGTHRXN1_119 C5 GTH\n119 MGTHTXP0_119 E2 GTH\n119 MGTHRXP0_119 D8 GTH\n119 MGTHTXN0_119 E1 GTH\n119 MGTHRXN0_119 D7 GTH\nNA MGTAVCC_G11 C8 NA\nNA MGTAVCC_G11 E8 NA\nNA MGTAVCC_G11 G8 NA\nNA MGTAVCC_G11 J8 NA\nNA MGTAVCC_G11 L8 NA\n119BQ7VSeriesBank Pinname Pin I/OType\nNA MGTAVCC_G10 AA8 NA\nNA MGTAVCC_G10 AC8 NA\nNA MGTAVCC_G10 AE8 NA\nNA MGTAVCC_G10 AJ8 NA\nNA MGTAVCC_G10 AL8 NA\nNA MGTAVCC_G10 AN8 NA\nNA MGTAVCC_G10 AR8 NA\nNA MGTAVCC_G10 AU8 NA\nNA MGTAVCC_G10 AW8 NA\nNA MGTAVCC_G10 BA8 NA\nNA MGTAVCC_G10 W8 NA\nNA MGTAVTT_G11 B6 NA\nNA MGTAVTT_G11 C4 NA\nNA MGTAVTT_G11 D6 NA\nNA MGTAVTT_G11 E4 NA\nNA MGTAVTT_G11 F6 NA\nNA MGTAVTT_G11 G4 NA\nNA MGTAVTT_G11 H6 NA\nNA MGTAVTT_G11 J4 NA\nNA MGTAVTT_G11 L4 NA\nNA MGTAVTT_G11 N4 NA\nNA MGTAVTT_G11 P6 NA\nNA MGTAVTT_G10 R4 NA\nNA MGTAVTT_G10 W4 NA\nNA MGTAVTT_G10 AA4 NA\nNA MGTAVTT_G10 AC4 NA\nNA MGTAVTT_G10 AE4 NA\nNA MGTAVTT_G10 AJ4 NA\nNA MGTAVTT_G10 AL4 NA\nNA MGTAVTT_G10 AM6 NA\nNA MGTAVTT_G10 AN4 NA\nNA MGTAVTT_G10 AP6 NA\nNA MGTAVTT_G10 AR4 NA\nNA MGTAVTT_G10 AU4 NA\nNA MGTAVTT_G10 AV6 NA\nNA MGTAVTT_G10 AW4 NA\nNA MGTAVTT_G10 AY6 NA\nNA MGTAVTT_G10 BA4 NA\nNA MGTVCCAUX_G11 N8 NA\nNA MGTVCCAUX_G10 R8 NA\n120BQ7VSeriesBank Pinname Pin I/OType\nNA MGTVCCAUX_G10 U8 NA\nNA GND A2 NA\nNA GND A3 NA\nNA GND A4 NA\nNA GND A7 NA\nNA GND A8 NA\nNA GND A11 NA\nNA GND A13 NA\nNA GND A18 NA\nNA GND A28 NA\nNA GND A38 NA\nNA GND AA3 NA\nNA GND AA7 NA\nNA GND AA9 NA\nNA GND AA11 NA\nNA GND AA13 NA\nNA GND AA15 NA\nNA GND AA17 NA\nNA GND AA19 NA\nNA GND AA23 NA\nNA GND AA25 NA\nNA GND AA27 NA\nNA GND AA38 NA\nNA GND AB1 NA\nNA GND AB2 NA\nNA GND AB5 NA\nNA GND AB6 NA\nNA GND AB9 NA\nNA GND AB10 NA\nNA GND AB12 NA\nNA GND AB14 NA\nNA GND AB16 NA\nNA GND AB18 NA\nNA GND AB22 NA\nNA GND AB24 NA\nNA GND AB26 NA\nNA GND AB28 NA\nNA GND AB35 NA\nNA GND AC3 NA\nNA GND AC7 NA\n121BQ7VSeriesBank Pinname Pin I/OType\nNA GND AC11 NA\nNA GND AC13 NA\nNA GND AC15 NA\nNA GND AC17 NA\nNA GND AC19 NA\nNA GND AC23 NA\nNA GND AC25 NA\nNA GND AC27 NA\nNA GND AC32 NA\nNA GND AC42 NA\nNA GND AD1 NA\nNA GND AD2 NA\nNA GND AD5 NA\nNA GND AD6 NA\nNA GND AD9 NA\nNA GND AD10 NA\nNA GND AD12 NA\nNA GND AD14 NA\nNA GND AD16 NA\nNA GND AD18 NA\nNA GND AD20 NA\nNA GND AD22 NA\nNA GND AD24 NA\nNA GND AD26 NA\nNA GND AD28 NA\nNA GND AD29 NA\nNA GND AD39 NA\nNA GND AE3 NA\nNA GND AE7 NA\nNA GND AE9 NA\nNA GND AE11 NA\nNA GND AE13 NA\nNA GND AE15 NA\nNA GND AE17 NA\nNA GND AE19 NA\nNA GND AE21 NA\nNA GND AE23 NA\nNA GND AE25 NA\nNA GND AE27 NA\nNA GND AE36 NA\n122BQ7VSeriesBank Pinname Pin I/OType\nNA GND AF1 NA\nNA GND AF2 NA\nNA GND AF5 NA\nNA GND AF6 NA\nNA GND AF9 NA\nNA GND AF10 NA\nNA GND AF12 NA\nNA GND AF14 NA\nNA GND AF16 NA\nNA GND AF18 NA\nNA GND AF20 NA\nNA GND AF22 NA\nNA GND AF24 NA\nNA GND AF26 NA\nNA GND AF33 NA\nNA GND AG3 NA\nNA GND AG4 NA\nNA GND AG7 NA\nNA GND AG8 NA\nNA GND AG9 NA\nNA GND AG10 NA\nNA GND AG13 NA\nNA GND AG15 NA\nNA GND AG17 NA\nNA GND AG19 NA\nNA GND AG21 NA\nNA GND AG23 NA\nNA GND AG25 NA\nNA GND AG27 NA\nNA GND AG30 NA\nNA GND AG40 NA\nNA GND AH1 NA\nNA GND AH2 NA\nNA GND AH5 NA\nNA GND AH6 NA\nNA GND AH9 NA\nNA GND AH12 NA\nNA GND AH14 NA\nNA GND AH16 NA\nNA GND AH17 NA\n123BQ7VSeriesBank Pinname Pin I/OType\nNA GND AH18 NA\nNA GND AH20 NA\nNA GND AH22 NA\nNA GND AH24 NA\nNA GND AH26 NA\nNA GND AH37 NA\nNA GND AJ3 NA\nNA GND AJ7 NA\nNA GND AJ9 NA\nNA GND AJ14 NA\nNA GND AJ24 NA\nNA GND AJ27 NA\nNA GND AJ34 NA\nNA GND AK1 NA\nNA GND AK2 NA\nNA GND AK5 NA\nNA GND AK6 NA\nNA GND AK9 NA\nNA GND AK11 NA\nNA GND AK21 NA\nNA GND AK31 NA\nNA GND AK41 NA\nNA GND AL3 NA\nNA GND AL7 NA\nNA GND AL9 NA\nNA GND AL18 NA\nNA GND AL28 NA\nNA GND AL38 NA\nNA GND AM1 NA\nNA GND AM2 NA\nNA GND AM5 NA\nNA GND AM9 NA\nNA GND AM10 NA\nNA GND AM15 NA\nNA GND AM25 NA\nNA GND AM35 NA\nNA GND AN3 NA\nNA GND AN7 NA\nNA GND AN9 NA\nNA GND AN10 NA\n124BQ7VSeriesBank Pinname Pin I/OType\nNA GND AN12 NA\nNA GND AN22 NA\nNA GND AN32 NA\nNA GND AN42 NA\nNA GND AP1 NA\nNA GND AP2 NA\nNA GND AP5 NA\nNA GND AP9 NA\nNA GND AP10 NA\nNA GND AP19 NA\nNA GND AP29 NA\nNA GND AP39 NA\nNA GND AR3 NA\nNA GND AR7 NA\nNA GND AR9 NA\nNA GND AR10 NA\nNA GND AR16 NA\nNA GND AR26 NA\nNA GND AR36 NA\nNA GND AT1 NA\nNA GND AT2 NA\nNA GND AT5 NA\nNA GND AT6 NA\nNA GND AT9 NA\nNA GND AT10 NA\nNA GND AT11 NA\nNA GND AT13 NA\nNA GND AT23 NA\nNA GND AT33 NA\nNA GND AU3 NA\nNA GND AU7 NA\nNA GND AU11 NA\nNA GND AU20 NA\nNA GND AU30 NA\nNA GND AU40 NA\nNA GND AV1 NA\nNA GND AV2 NA\nNA GND AV5 NA\nNA GND AV9 NA\nNA GND AV10 NA\n125BQ7VSeriesBank Pinname Pin I/OType\nNA GND AV11 NA\nNA GND AV17 NA\nNA GND AV27 NA\nNA GND AV37 NA\nNA GND AW3 NA\nNA GND AW7 NA\nNA GND AW11 NA\nNA GND AW14 NA\nNA GND AW24 NA\nNA GND AW34 NA\nNA GND AY1 NA\nNA GND AY2 NA\nNA GND AY5 NA\nNA GND AY9 NA\nNA GND AY10 NA\nNA GND AY11 NA\nNA GND AY21 NA\nNA GND AY31 NA\nNA GND AY41 NA\nNA GND B1 NA\nNA GND B2 NA\nNA GND B5 NA\nNA GND B9 NA\nNA GND B10 NA\nNA GND B12 NA\nNA GND B13 NA\nNA GND B15 NA\nNA GND B25 NA\nNA GND B35 NA\nNA GND BA3 NA\nNA GND BA7 NA\nNA GND BA11 NA\nNA GND BA18 NA\nNA GND BA28 NA\nNA GND BA38 NA\nNA GND BB2 NA\nNA GND BB5 NA\nNA GND BB6 NA\nNA GND BB9 NA\nNA GND BB10 NA\n126BQ7VSeriesBank Pinname Pin I/OType\nNA GND BB11 NA\nNA GND BB15 NA\nNA GND BB25 NA\nNA GND BB35 NA\nNA GND C3 NA\nNA GND C7 NA\nNA GND C11 NA\nNA GND C12 NA\nNA GND C22 NA\nNA GND C32 NA\nNA GND C42 NA\nNA GND D1 NA\nNA GND D2 NA\nNA GND D5 NA\nNA GND D9 NA\nNA GND D10 NA\nNA GND D11 NA\nNA GND D19 NA\nNA GND D29 NA\nNA GND D39 NA\nNA GND E3 NA\nNA GND E7 NA\nNA GND E11 NA\nNA GND E16 NA\nNA GND E26 NA\nNA GND E36 NA\nNA GND F1 NA\nNA GND F2 NA\nNA GND F5 NA\nNA GND F9 NA\nNA GND F10 NA\nNA GND F11 NA\nNA GND F13 NA\nNA GND F23 NA\nNA GND F33 NA\nNA GND G3 NA\nNA GND G7 NA\nNA GND G11 NA\nNA GND G20 NA\nNA GND G30 NA\n127BQ7VSeriesBank Pinname Pin I/OType\nNA GND G40 NA\nNA GND H1 NA\nNA GND H2 NA\nNA GND H5 NA\nNA GND H9 NA\nNA GND H10 NA\nNA GND H11 NA\nNA GND H17 NA\nNA GND H27 NA\nNA GND H37 NA\nNA GND J3 NA\nNA GND J7 NA\nNA GND J9 NA\nNA GND J10 NA\nNA GND J14 NA\nNA GND J24 NA\nNA GND J34 NA\nNA GND K1 NA\nNA GND K2 NA\nNA GND K5 NA\nNA GND K6 NA\nNA GND K9 NA\nNA GND K10 NA\nNA GND K11 NA\nNA GND K21 NA\nNA GND K31 NA\nNA GND K41 NA\nNA GND L3 NA\nNA GND L7 NA\nNA GND L9 NA\nNA GND L10 NA\nNA GND L18 NA\nNA GND L28 NA\nNA GND L38 NA\nNA GND M1 NA\nNA GND M2 NA\nNA GND M5 NA\nNA GND M6 NA\nNA GND M9 NA\nNA GND M15 NA\n128BQ7VSeriesBank Pinname Pin I/OType\nNA GND M25 NA\nNA GND M35 NA\nNA GND N3 NA\nNA GND N7 NA\nNA GND N9 NA\nNA GND N12 NA\nNA GND N22 NA\nNA GND N32 NA\nNA GND N42 NA\nNA GND P1 NA\nNA GND P2 NA\nNA GND P5 NA\nNA GND P9 NA\nNA GND P12 NA\nNA GND P16 NA\nNA GND P19 NA\nNA GND P29 NA\nNA GND P39 NA\nNA GND R3 NA\nNA GND R7 NA\nNA GND R9 NA\nNA GND R11 NA\nNA GND R13 NA\nNA GND R15 NA\nNA GND R17 NA\nNA GND R19 NA\nNA GND R21 NA\nNA GND R23 NA\nNA GND R25 NA\nNA GND R27 NA\nNA GND R36 NA\nNA GND T1 NA\nNA GND T2 NA\nNA GND T5 NA\nNA GND T6 NA\nNA GND T9 NA\nNA GND T12 NA\nNA GND T14 NA\nNA GND T16 NA\nNA GND T18 NA\n129BQ7VSeriesBank Pinname Pin I/OType\nNA GND T20 NA\nNA GND T22 NA\nNA GND T24 NA\nNA GND T26 NA\nNA GND T33 NA\nNA GND U3 NA\nNA GND U4 NA\nNA GND U7 NA\nNA GND U9 NA\nNA GND U10 NA\nNA GND U11 NA\nNA GND U13 NA\nNA GND U15 NA\nNA GND U17 NA\nNA GND U19 NA\nNA GND U21 NA\nNA GND U23 NA\nNA GND U25 NA\nNA GND U27 NA\nNA GND U30 NA\nNA GND U40 NA\nNA GND V1 NA\nNA GND V2 NA\nNA GND V5 NA\nNA GND V6 NA\nNA GND V9 NA\nNA GND V10 NA\nNA GND V12 NA\nNA GND V14 NA\nNA GND V16 NA\nNA GND V18 NA\nNA GND V20 NA\nNA GND V22 NA\nNA GND V24 NA\nNA GND V26 NA\nNA GND V28 NA\nNA GND V37 NA\nNA GND W3 NA\nNA GND W7 NA\nNA GND W11 NA\n130BQ7VSeriesBank Pinname Pin I/OType\nNA GND W13 NA\nNA GND W15 NA\nNA GND W17 NA\nNA GND W19 NA\nNA GND W21 NA\nNA GND W23 NA\nNA GND W25 NA\nNA GND W27 NA\nNA GND W34 NA\nNA GND Y1 NA\nNA GND Y2 NA\nNA GND Y5 NA\nNA GND Y6 NA\nNA GND Y9 NA\nNA GND Y10 NA\nNA GND Y12 NA\nNA GND Y14 NA\nNA GND Y16 NA\nNA GND Y18 NA\nNA GND Y22 NA\nNA GND Y24 NA\nNA GND Y26 NA\nNA GND Y28 NA\nNA GND Y31 NA\nNA GND Y41 NA\nNA VCCINT AA10 NA\nNA VCCINT AA12 NA\nNA VCCINT AA14 NA\nNA VCCINT AA16 NA\nNA VCCINT AA24 NA\nNA VCCINT AA28 NA\nNA VCCINT AB11 NA\nNA VCCINT AB13 NA\nNA VCCINT AB15 NA\nNA VCCINT AB19 NA\nNA VCCINT AB23 NA\nNA VCCINT AB27 NA\nNA VCCINT AC12 NA\nNA VCCINT AC14 NA\nNA VCCINT AC16 NA\n131BQ7VSeriesBank Pinname Pin I/OType\nNA VCCINT AC24 NA\nNA VCCINT AC28 NA\nNA VCCINT AD11 NA\nNA VCCINT AD13 NA\nNA VCCINT AD15 NA\nNA VCCINT AD19 NA\nNA VCCINT AD21 NA\nNA VCCINT AD23 NA\nNA VCCINT AD27 NA\nNA VCCINT AE10 NA\nNA VCCINT AE12 NA\nNA VCCINT AE14 NA\nNA VCCINT AE16 NA\nNA VCCINT AE20 NA\nNA VCCINT AE24 NA\nNA VCCINT AE28 NA\nNA VCCINT AF11 NA\nNA VCCINT AF13 NA\nNA VCCINT AF15 NA\nNA VCCINT AF21 NA\nNA VCCINT AF23 NA\nNA VCCINT AF27 NA\nNA VCCINT AG12 NA\nNA VCCINT AG14 NA\nNA VCCINT AG16 NA\nNA VCCINT AG20 NA\nNA VCCINT AG24 NA\nNA VCCINT AG28 NA\nNA VCCINT AH11 NA\nNA VCCINT AH13 NA\nNA VCCINT AH15 NA\nNA VCCINT AH19 NA\nNA VCCINT AH23 NA\nNA VCCINT AH27 NA\nNA VCCINT P13 NA\nNA VCCINT P15 NA\nNA VCCINT P27 NA\nNA VCCINT R12 NA\nNA VCCINT R14 NA\nNA VCCINT R16 NA\n132BQ7VSeriesBank Pinname Pin I/OType\nNA VCCINT R20 NA\nNA VCCINT R24 NA\nNA VCCINT T13 NA\nNA VCCINT T15 NA\nNA VCCINT T21 NA\nNA VCCINT T23 NA\nNA VCCINT T27 NA\nNA VCCINT U12 NA\nNA VCCINT U14 NA\nNA VCCINT U16 NA\nNA VCCINT U20 NA\nNA VCCINT U24 NA\nNA VCCINT V11 NA\nNA VCCINT V13 NA\nNA VCCINT V15 NA\nNA VCCINT V19 NA\nNA VCCINT V21 NA\nNA VCCINT V23 NA\nNA VCCINT V27 NA\nNA VCCINT W12 NA\nNA VCCINT W14 NA\nNA VCCINT W16 NA\nNA VCCINT W20 NA\nNA VCCINT W24 NA\nNA VCCINT W28 NA\nNA VCCINT Y11 NA\nNA VCCINT Y13 NA\nNA VCCINT Y15 NA\nNA VCCINT Y19 NA\nNA VCCINT Y23 NA\nNA VCCINT Y27 NA\nNA VCCAUX AA26 NA\nNA VCCAUX AB17 NA\nNA VCCAUX AC26 NA\nNA VCCAUX AD17 NA\nNA VCCAUX AE26 NA\nNA VCCAUX AF17 NA\nNA VCCAUX AG26 NA\nNA VCCAUX T17 NA\nNA VCCAUX U26 NA\n133BQ7VSeriesBank Pinname Pin I/OType\nNA VCCAUX V17 NA\nNA VCCAUX W26 NA\nNA VCCAUX Y17 NA\nNA VCCAUX_IO_G0 AH25 NA\nNA VCCAUX_IO_G0 AF25 NA\nNA VCCAUX_IO_G1 AD25 NA\nNA VCCAUX_IO_G1 AB25 NA\nNA VCCAUX_IO_G1 Y25 NA\nNA VCCAUX_IO_G2 V25 NA\nNA VCCAUX_IO_G2 T25 NA\nNA VCCAUX_IO_G2 R26 NA\nNA VCCAUX_IO_G3 AG18 NA\nNA VCCAUX_IO_G3 AF19 NA\nNA VCCAUX_IO_G3 AE18 NA\nNA VCCAUX_IO_G4 AC18 NA\nNA VCCAUX_IO_G4 AA18 NA\nNA VCCAUX_IO_G4 W18 NA\nNA VCCAUX_IO_G5 U18 NA\nNA VCCAUX_IO_G5 T19 NA\nNA VCCAUX_IO_G5 R18 NA\n14 VCCO_14 AF28 NA\n14 VCCO_14 AH32 NA\n14 VCCO_14 AJ29 NA\n14 VCCO_14 AK36 NA\n14 VCCO_14 AL33 NA\n14 VCCO_14 AM30 NA\n14 VCCO_14 AN37 NA\n15 VCCO_15 AM40 NA\n15 VCCO_15 AR41 NA\n15 VCCO_15 AT38 NA\n15 VCCO_15 AV42 NA\n15 VCCO_15 AW39 NA\n15 VCCO_15 BB40 NA\n16 VCCO_16 AA33 NA\n16 VCCO_16 AB30 NA\n16 VCCO_16 AD34 NA\n16 VCCO_16 AE31 NA\n16 VCCO_16 AG35 NA\n16 VCCO_16 Y36 NA\n17 VCCO_17 AB40 NA\n134BQ7VSeriesBank Pinname Pin I/OType\n17 VCCO_17 AC37 NA\n17 VCCO_17 AE41 NA\n17 VCCO_17 AF38 NA\n17 VCCO_17 AH42 NA\n17 VCCO_17 AJ39 NA\n18 VCCO_18 P34 NA\n18 VCCO_18 T38 NA\n18 VCCO_18 U35 NA\n18 VCCO_18 V32 NA\n18 VCCO_18 V42 NA\n18 VCCO_18 W39 NA\n19 VCCO_19 B40 NA\n19 VCCO_19 E41 NA\n19 VCCO_19 H42 NA\n19 VCCO_19 J39 NA\n19 VCCO_19 M40 NA\n19 VCCO_19 N37 NA\n19 VCCO_19 R41 NA\n31 VCCO_31 AK16 NA\n31 VCCO_31 AL13 NA\n31 VCCO_31 AP14 NA\n31 VCCO_31 AR11 NA\n31 VCCO_31 AU15 NA\n31 VCCO_31 AV12 NA\n31 VCCO_31 BA13 NA\n32 VCCO_32 AJ19 NA\n32 VCCO_32 AN17 NA\n32 VCCO_32 AT18 NA\n32 VCCO_32 AW19 NA\n32 VCCO_32 AY16 NA\n32 VCCO_32 BB20 NA\n33 VCCO_33 AL23 NA\n33 VCCO_33 AM20 NA\n33 VCCO_33 AP24 NA\n33 VCCO_33 AR21 NA\n33 VCCO_33 AV22 NA\n33 VCCO_33 BA23 NA\n34 VCCO_34 H32 NA\n34 VCCO_34 L33 NA\n34 VCCO_34 M30 NA\n135BQ7VSeriesBank Pinname Pin I/OType\n34 VCCO_34 R31 NA\n34 VCCO_34 T28 NA\n34 VCCO_34 W29 NA\n35 VCCO_35 A33 NA\n35 VCCO_35 C37 NA\n35 VCCO_35 D34 NA\n35 VCCO_35 E31 NA\n35 VCCO_35 F38 NA\n35 VCCO_35 G35 NA\n35 VCCO_35 K36 NA\n36 VCCO_36 G25 NA\n36 VCCO_36 H22 NA\n36 VCCO_36 J29 NA\n36 VCCO_36 K26 NA\n36 VCCO_36 L23 NA\n36 VCCO_36 N27 NA\n36 VCCO_36 P24 NA\n37 VCCO_37 A23 NA\n37 VCCO_37 B30 NA\n37 VCCO_37 C27 NA\n37 VCCO_37 D24 NA\n37 VCCO_37 E21 NA\n37 VCCO_37 F28 NA\n38 VCCO_38 B20 NA\n38 VCCO_38 C17 NA\n38 VCCO_38 F18 NA\n38 VCCO_38 J19 NA\n38 VCCO_38 M20 NA\n38 VCCO_38 N17 NA\n39 VCCO_39 D14 NA\n39 VCCO_39 G15 NA\n39 VCCO_39 H12 NA\n39 VCCO_39 K16 NA\n39 VCCO_39 L13 NA\n39 VCCO_39 P14 NA\n0 VCCO_0 M10 NA\n0 VCCO_0 T11 NA\n12 VCCO_12 AK26 NA\n12 VCCO_12 AN27 NA\n12 VCCO_12 AT28 NA\n136BQ7VSeriesBank Pinname Pin I/OType\n12 VCCO_12 AU25 NA\n12 VCCO_12 AW29 NA\n12 VCCO_12 AY26 NA\n13 VCCO_13 AP34 NA\n13 VCCO_13 AR31 NA\n13 VCCO_13 AU35 NA\n13 VCCO_13 AV32 NA\n13 VCCO_13 AY36 NA\n13 VCCO_13 BA33 NA\n13 VCCO_13 BB30 NA\nNA VCCBRAM AA22 NA\nNA VCCBRAM AC22 NA\nNA VCCBRAM AE22 NA\nNA VCCBRAM AG22 NA\nNA VCCBRAM AH21 NA\nNA VCCBRAM R22 NA\nNA VCCBRAM U22 NA\nNA VCCBRAM W22 NA\nNA NC W9 NA\nNA NC W10 NA\nNA NC AC9 NA\nNA NC AC10 NA\nTable3BQ7VX690TBG1927-PBGA1927Pinout\nBank Pinname Pin I/OType\n0 DXN_0 AE22CONFIG\n0 VCCADC_0 AB23CONFIG\n0 GNDADC_0 AB22CONFIG\n0 DXP_0 AE23CONFIG\n0 VREFN_0 AC22CONFIG\n0 VREFP_0 AD23CONFIG\n0 VP_0 AC23CONFIG\n0 VN_0 AD22CONFIG\n0 VCCBATT_0 AE35CONFIG\n0 CCLK_0 AE34CONFIG\n0 TCK_0 AF35CONFIG\n0 TMS_0 AF34CONFIG\n0 TDO_0 AG34CONFIG\n0 TDI_0 AG35CONFIG\n0 INIT_B_0 AK34CONFIG\n137BQ7VSeriesBank Pinname Pin I/OType\n0 PROGRAM_B_0 AE10CONFIG\n0 CFGBVS_0 AK11CONFIG\n0 DONE_0 AE11CONFIG\n0 M2_0 AF10CONFIG\n0 M0_0 AG11CONFIG\n0 M1_0 AG10CONFIG\n14 IO_0_VRN_14 AT30 HP\n14 IO_L1P_T0_D00_MOSI_14 BC27 HP\n14 IO_L1N_T0_D01_DIN_14 BD27 HP\n14 IO_L2P_T0_D02_14 BD29 HP\n14 IO_L2N_T0_D03_14 BD30 HP\n14 IO_L3P_T0_DQS_PUDC_B_14 BB27 HP\n14 IO_L3N_T0_DQS_EMCCLK_14 BB28 HP\n14 IO_L4P_T0_D04_14 BB30 HP\n14 IO_L4N_T0_D05_14 BC30 HP\n14 IO_L5P_T0_D06_14 BC28 HP\n14 IO_L5N_T0_D07_14 BC29 HP\n14 IO_L6P_T0_FCS_B_14 BA29 HP\n14 IO_L6N_T0_D08_VREF_14 BA30 HP\n14 IO_L7P_T1_D09_14 AW29 HP\n14 IO_L7N_T1_D10_14 AY29 HP\n14 IO_L8P_T1_D11_14 AW27 HP\n14 IO_L8N_T1_D12_14 AY27 HP\n14 IO_L9P_T1_DQS_14 AY31 HP\n14 IO_L9N_T1_DQS_D13_14 BA31 HP\n14 IO_L10P_T1_D14_14 AY28 HP\n14 IO_L10N_T1_D15_14 BA28 HP\n14 IO_L11P_T1_SRCC_14 AW30 HP\n14 IO_L11N_T1_SRCC_14 AW31 HP\n14 IO_L12P_T1_MRCC_14 AV27 HP\n14 IO_L12N_T1_MRCC_14 AV28 HP\n14 IO_L13P_T2_MRCC_14 AU30 HP\n14 IO_L13N_T2_MRCC_14 AV30 HP\n14 IO_L14P_T2_SRCC_14 AU28 HP\n14 IO_L14N_T2_SRCC_14 AV29 HP\n14 IO_L15P_T2_DQS_RDWR_B_14 AN27 HP\n14 IO_L15N_T2_DQS_DOUT_CSO_B_14AP27 HP\n14 IO_L16P_T2_CSI_B_14 AT28 HP\n14 IO_L16N_T2_A15_D31_14 AT29 HP\n14 IO_L17P_T2_A14_D30_14 AP29 HP\n138BQ7VSeriesBank Pinname Pin I/OType\n14 IO_L17N_T2_A13_D29_14 AP30 HP\n14 IO_L18P_T2_A12_D28_14 AR28 HP\n14 IO_L18N_T2_A11_D27_14 AR29 HP\n14 IO_L19P_T3_A10_D26_14 AN28 HP\n14 IO_L19N_T3_A09_D25_VREF_14 AN29 HP\n14 IO_L20P_T3_A08_D24_14 AM30 HP\n14 IO_L20N_T3_A07_D23_14 AN30 HP\n14 IO_L21P_T3_DQS_14 AK27 HP\n14 IO_L21N_T3_DQS_A06_D22_14 AK28 HP\n14 IO_L22P_T3_A05_D21_14 AM27 HP\n14 IO_L22N_T3_A04_D20_14 AM28 HP\n14 IO_L23P_T3_A03_D19_14 AJ29 HP\n14 IO_L23N_T3_A02_D18_14 AK29 HP\n14 IO_L24P_T3_A01_D17_14 AL28 HP\n14 IO_L24N_T3_A00_D16_14 AL29 HP\n14 IO_25_VRP_14 AR27 HP\n15 IO_0_VRN_15 AR24 HP\n15 IO_L1P_T0_AD0P_15 BD25 HP\n15 IO_L1N_T0_AD0N_15 BD26 HP\n15 IO_L2P_T0_AD8P_15 BB23 HP\n15 IO_L2N_T0_AD8N_15 BC23 HP\n15 IO_L3P_T0_DQS_AD1P_15 BB25 HP\n15 IO_L3N_T0_DQS_AD1N_15 BC25 HP\n15 IO_L4P_T0_15 BC24 HP\n15 IO_L4N_T0_15 BD24 HP\n15 IO_L5P_T0_AD9P_15 BA26 HP\n15 IO_L5N_T0_AD9N_15 BB26 HP\n15 IO_L6P_T0_15 BA24 HP\n15 IO_L6N_T0_VREF_15 BA25 HP\n15 IO_L7P_T1_AD2P_15 AW26 HP\n15 IO_L7N_T1_AD2N_15 AY26 HP\n15 IO_L8P_T1_AD10P_15 AY23 HP\n15 IO_L8N_T1_AD10N_15 BA23 HP\n15 IO_L9P_T1_DQS_AD3P_15 AV25 HP\n15 IO_L9N_T1_DQS_AD3N_15 AW25 HP\n15 IO_L10P_T1_AD11P_15 AW24 HP\n15 IO_L10N_T1_AD11N_15 AY24 HP\n15 IO_L11P_T1_SRCC_15 AV23 HP\n15 IO_L11N_T1_SRCC_15 AV24 HP\n15 IO_L12P_T1_MRCC_15 AU25 HP\n139BQ7VSeriesBank Pinname Pin I/OType\n15 IO_L12N_T1_MRCC_15 AU26 HP\n15 IO_L13P_T2_MRCC_15 AT23 HP\n15 IO_L13N_T2_MRCC_15 AU23 HP\n15 IO_L14P_T2_SRCC_15 AT24 HP\n15 IO_L14N_T2_SRCC_15 AT25 HP\n15 IO_L15P_T2_DQS_15 AN23 HP\n15 IO_L15N_T2_DQS_ADV_B_15 AN24 HP\n15 IO_L16P_T2_A28_15 AT26 HP\n15 IO_L16N_T2_A27_15 AU27 HP\n15 IO_L17P_T2_A26_15 AP24 HP\n15 IO_L17N_T2_A25_15 AP25 HP\n15 IO_L18P_T2_A24_15 AN25 HP\n15 IO_L18N_T2_A23_15 AP26 HP\n15 IO_L19P_T3_A22_15 AL23 HP\n15 IO_L19N_T3_A21_VREF_15 AM23 HP\n15 IO_L20P_T3_A20_15 AM25 HP\n15 IO_L20N_T3_A19_15 AM26 HP\n15 IO_L21P_T3_DQS_15 AK23 HP\n15 IO_L21N_T3_DQS_A18_15 AK24 HP\n15 IO_L22P_T3_A17_15 AK26 HP\n15 IO_L22N_T3_A16_15 AL26 HP\n15 IO_L23P_T3_FOE_B_15 AL24 HP\n15 IO_L23N_T3_FWE_B_15 AL25 HP\n15 IO_L24P_T3_RS1_15 AJ25 HP\n15 IO_L24N_T3_RS0_15 AJ26 HP\n15 IO_25_VRP_15 AR26 HP\n16 IO_0_VRN_16 AU35 HP\n16 IO_L1P_T0_16 AK33 HP\n16 IO_L1N_T0_16 AL33 HP\n16 IO_L2P_T0_16 AJ30 HP\n16 IO_L2N_T0_16 AJ31 HP\n16 IO_L3P_T0_DQS_16 AK31 HP\n16 IO_L3N_T0_DQS_16 AL31 HP\n16 IO_L4P_T0_16 AJ32 HP\n16 IO_L4N_T0_16 AK32 HP\n16 IO_L5P_T0_16 AL30 HP\n16 IO_L5N_T0_16 AM31 HP\n16 IO_L6P_T0_16 AM32 HP\n16 IO_L6N_T0_VREF_16 AM33 HP\n16 IO_L7P_T1_16 AN32 HP\n140BQ7VSeriesBank Pinname Pin I/OType\n16 IO_L7N_T1_16 AN33 HP\n16 IO_L8P_T1_16 AR33 HP\n16 IO_L8N_T1_16 AT33 HP\n16 IO_L9P_T1_DQS_16 AP31 HP\n16 IO_L9N_T1_DQS_16 AP32 HP\n16 IO_L10P_T1_16 AR31 HP\n16 IO_L10N_T1_16 AR32 HP\n16 IO_L11P_T1_SRCC_16 AU31 HP\n16 IO_L11N_T1_SRCC_16 AU32 HP\n16 IO_L12P_T1_MRCC_16 AU33 HP\n16 IO_L12N_T1_MRCC_16 AV33 HP\n16 IO_L13P_T2_MRCC_16 AV32 HP\n16 IO_L13N_T2_MRCC_16 AW32 HP\n16 IO_L14P_T2_SRCC_16 AV34 HP\n16 IO_L14N_T2_SRCC_16 AV35 HP\n16 IO_L15P_T2_DQS_16 AW34 HP\n16 IO_L15N_T2_DQS_16 AW35 HP\n16 IO_L16P_T2_16 AY33 HP\n16 IO_L16N_T2_16 AY34 HP\n16 IO_L17P_T2_16 BA34 HP\n16 IO_L17N_T2_16 BA35 HP\n16 IO_L18P_T2_16 AY32 HP\n16 IO_L18N_T2_16 BA33 HP\n16 IO_L19P_T3_16 BB31 HP\n16 IO_L19N_T3_VREF_16 BB32 HP\n16 IO_L20P_T3_16 BB35 HP\n16 IO_L20N_T3_16 BC35 HP\n16 IO_L21P_T3_DQS_16 BC32 HP\n16 IO_L21N_T3_DQS_16 BC33 HP\n16 IO_L22P_T3_16 BB33 HP\n16 IO_L22N_T3_16 BC34 HP\n16 IO_L23P_T3_16 BD31 HP\n16 IO_L23N_T3_16 BD32 HP\n16 IO_L24P_T3_16 BD34 HP\n16 IO_L24N_T3_16 BD35 HP\n16 IO_25_VRP_16 AT31 HP\n17 IO_0_VRN_17 M26 HP\n17 IO_L1P_T0_17 B23 HP\n17 IO_L1N_T0_17 A23 HP\n17 IO_L2P_T0_17 C25 HP\n141BQ7VSeriesBank Pinname Pin I/OType\n17 IO_L2N_T0_17 B25 HP\n17 IO_L3P_T0_DQS_17 C23 HP\n17 IO_L3N_T0_DQS_17 C24 HP\n17 IO_L4P_T0_17 A24 HP\n17 IO_L4N_T0_17 A25 HP\n17 IO_L5P_T0_17 D24 HP\n17 IO_L5N_T0_17 D25 HP\n17 IO_L6P_T0_17 E23 HP\n17 IO_L6N_T0_VREF_17 E24 HP\n17 IO_L7P_T1_17 G23 HP\n17 IO_L7N_T1_17 F23 HP\n17 IO_L8P_T1_17 F24 HP\n17 IO_L8N_T1_17 F25 HP\n17 IO_L9P_T1_DQS_17 H23 HP\n17 IO_L9N_T1_DQS_17 H24 HP\n17 IO_L10P_T1_17 G25 HP\n17 IO_L10N_T1_17 G26 HP\n17 IO_L11P_T1_SRCC_17 J24 HP\n17 IO_L11N_T1_SRCC_17 H25 HP\n17 IO_L12P_T1_MRCC_17 J25 HP\n17 IO_L12N_T1_MRCC_17 J26 HP\n17 IO_L13P_T2_MRCC_17 K23 HP\n17 IO_L13N_T2_MRCC_17 K24 HP\n17 IO_L14P_T2_SRCC_17 L24 HP\n17 IO_L14N_T2_SRCC_17 L25 HP\n17 IO_L15P_T2_DQS_17 L26 HP\n17 IO_L15N_T2_DQS_17 K26 HP\n17 IO_L16P_T2_17 N23 HP\n17 IO_L16N_T2_17 N24 HP\n17 IO_L17P_T2_17 N25 HP\n17 IO_L17N_T2_17 M25 HP\n17 IO_L18P_T2_17 M23 HP\n17 IO_L18N_T2_17 L23 HP\n17 IO_L19P_T3_17 T24 HP\n17 IO_L19N_T3_VREF_17 T25 HP\n17 IO_L20P_T3_17 P25 HP\n17 IO_L20N_T3_17 P26 HP\n17 IO_L21P_T3_DQS_17 U25 HP\n17 IO_L21N_T3_DQS_17 U26 HP\n17 IO_L22P_T3_17 T26 HP\n142BQ7VSeriesBank Pinname Pin I/OType\n17 IO_L22N_T3_17 R26 HP\n17 IO_L23P_T3_17 U23 HP\n17 IO_L23N_T3_17 T23 HP\n17 IO_L24P_T3_17 R23 HP\n17 IO_L24N_T3_17 R24 HP\n17 IO_25_VRP_17 P24 HP\n18 IO_0_VRN_18 L30 HP\n18 IO_L1P_T0_18 C30 HP\n18 IO_L1N_T0_18 B30 HP\n18 IO_L2P_T0_18 B33 HP\n18 IO_L2N_T0_18 A33 HP\n18 IO_L3P_T0_DQS_18 A30 HP\n18 IO_L3N_T0_DQS_18 A31 HP\n18 IO_L4P_T0_18 C32 HP\n18 IO_L4N_T0_18 C33 HP\n18 IO_L5P_T0_18 B31 HP\n18 IO_L5N_T0_18 B32 HP\n18 IO_L6P_T0_18 D30 HP\n18 IO_L6N_T0_VREF_18 D31 HP\n18 IO_L7P_T1_18 E31 HP\n18 IO_L7N_T1_18 D32 HP\n18 IO_L8P_T1_18 E32 HP\n18 IO_L8N_T1_18 E33 HP\n18 IO_L9P_T1_DQS_18 F30 HP\n18 IO_L9N_T1_DQS_18 F31 HP\n18 IO_L10P_T1_18 G33 HP\n18 IO_L10N_T1_18 F33 HP\n18 IO_L11P_T1_SRCC_18 G31 HP\n18 IO_L11N_T1_SRCC_18 G32 HP\n18 IO_L12P_T1_MRCC_18 H30 HP\n18 IO_L12N_T1_MRCC_18 G30 HP\n18 IO_L13P_T2_MRCC_18 H32 HP\n18 IO_L13N_T2_MRCC_18 H33 HP\n18 IO_L14P_T2_SRCC_18 J30 HP\n18 IO_L14N_T2_SRCC_18 J31 HP\n18 IO_L15P_T2_DQS_18 L31 HP\n18 IO_L15N_T2_DQS_18 K31 HP\n18 IO_L16P_T2_18 K32 HP\n18 IO_L16N_T2_18 J32 HP\n18 IO_L17P_T2_18 M31 HP\n143BQ7VSeriesBank Pinname Pin I/OType\n18 IO_L17N_T2_18 M32 HP\n18 IO_L18P_T2_18 L33 HP\n18 IO_L18N_T2_18 K33 HP\n18 IO_L19P_T3_18 R32 HP\n18 IO_L19N_T3_VREF_18 P32 HP\n18 IO_L20P_T3_18 N33 HP\n18 IO_L20N_T3_18 M33 HP\n18 IO_L21P_T3_DQS_18 T31 HP\n18 IO_L21N_T3_DQS_18 R31 HP\n18 IO_L22P_T3_18 P31 HP\n18 IO_L22N_T3_18 N32 HP\n18 IO_L23P_T3_18 U32 HP\n18 IO_L23N_T3_18 U33 HP\n18 IO_L24P_T3_18 T33 HP\n18 IO_L24N_T3_18 R33 HP\n18 IO_25_VRP_18 U31 HP\n19 IO_0_VRN_19 M27 HP\n19 IO_L1P_T0_19 A28 HP\n19 IO_L1N_T0_19 A29 HP\n19 IO_L2P_T0_19 D29 HP\n19 IO_L2N_T0_19 C29 HP\n19 IO_L3P_T0_DQS_19 C27 HP\n19 IO_L3N_T0_DQS_19 B27 HP\n19 IO_L4P_T0_19 C28 HP\n19 IO_L4N_T0_19 B28 HP\n19 IO_L5P_T0_19 B26 HP\n19 IO_L5N_T0_19 A26 HP\n19 IO_L6P_T0_19 D26 HP\n19 IO_L6N_T0_VREF_19 D27 HP\n19 IO_L7P_T1_19 G28 HP\n19 IO_L7N_T1_19 F28 HP\n19 IO_L8P_T1_19 F26 HP\n19 IO_L8N_T1_19 E26 HP\n19 IO_L9P_T1_DQS_19 F29 HP\n19 IO_L9N_T1_DQS_19 E29 HP\n19 IO_L10P_T1_19 E27 HP\n19 IO_L10N_T1_19 E28 HP\n19 IO_L11P_T1_SRCC_19 H27 HP\n19 IO_L11N_T1_SRCC_19 G27 HP\n19 IO_L12P_T1_MRCC_19 H28 HP\n144BQ7VSeriesBank Pinname Pin I/OType\n19 IO_L12N_T1_MRCC_19 H29 HP\n19 IO_L13P_T2_MRCC_19 K27 HP\n19 IO_L13N_T2_MRCC_19 J27 HP\n19 IO_L14P_T2_SRCC_19 K28 HP\n19 IO_L14N_T2_SRCC_19 J29 HP\n19 IO_L15P_T2_DQS_19 N30 HP\n19 IO_L15N_T2_DQS_19 M30 HP\n19 IO_L16P_T2_19 L28 HP\n19 IO_L16N_T2_19 K29 HP\n19 IO_L17P_T2_19 N28 HP\n19 IO_L17N_T2_19 N29 HP\n19 IO_L18P_T2_19 M28 HP\n19 IO_L18N_T2_19 L29 HP\n19 IO_L19P_T3_19 P29 HP\n19 IO_L19N_T3_VREF_19 P30 HP\n19 IO_L20P_T3_19 T28 HP\n19 IO_L20N_T3_19 T29 HP\n19 IO_L21P_T3_DQS_19 R28 HP\n19 IO_L21N_T3_DQS_19 R29 HP\n19 IO_L22P_T3_19 U30 HP\n19 IO_L22N_T3_19 T30 HP\n19 IO_L23P_T3_19 R27 HP\n19 IO_L23N_T3_19 P27 HP\n19 IO_L24P_T3_19 U27 HP\n19 IO_L24N_T3_19 U28 HP\n19 IO_25_VRP_19 N27 HP\n34 IO_0_VRN_34 AP15 HP\n34 IO_L1P_T0_34 BA18 HP\n34 IO_L1N_T0_34 BB18 HP\n34 IO_L2P_T0_34 BC19 HP\n34 IO_L2N_T0_34 BC18 HP\n34 IO_L3P_T0_DQS_34 BB17 HP\n34 IO_L3N_T0_DQS_34 BC17 HP\n34 IO_L4P_T0_34 BD17 HP\n34 IO_L4N_T0_34 BD16 HP\n34 IO_L5P_T0_34 BC15 HP\n34 IO_L5N_T0_34 BD15 HP\n34 IO_L6P_T0_34 BB16 HP\n34 IO_L6N_T0_VREF_34 BB15 HP\n34 IO_L7P_T1_34 AW17 HP\n145BQ7VSeriesBank Pinname Pin I/OType\n34 IO_L7N_T1_34 AY16 HP\n34 IO_L8P_T1_34 AY18 HP\n34 IO_L8N_T1_34 AY17 HP\n34 IO_L9P_T1_DQS_34 AW16 HP\n34 IO_L9N_T1_DQS_34 AW15 HP\n34 IO_L10P_T1_34 BA16 HP\n34 IO_L10N_T1_34 BA15 HP\n34 IO_L11P_T1_SRCC_34 AV18 HP\n34 IO_L11N_T1_SRCC_34 AV17 HP\n34 IO_L12P_T1_MRCC_34 AU15 HP\n34 IO_L12N_T1_MRCC_34 AV15 HP\n34 IO_L13P_T2_MRCC_34 AT18 HP\n34 IO_L13N_T2_MRCC_34 AU18 HP\n34 IO_L14P_T2_SRCC_34 AU17 HP\n34 IO_L14N_T2_SRCC_34 AU16 HP\n34 IO_L15P_T2_DQS_34 AP16 HP\n34 IO_L15N_T2_DQS_34 AR16 HP\n34 IO_L16P_T2_34 AR18 HP\n34 IO_L16N_T2_34 AR17 HP\n34 IO_L17P_T2_34 AT16 HP\n34 IO_L17N_T2_34 AT15 HP\n34 IO_L18P_T2_34 AN17 HP\n34 IO_L18N_T2_34 AP17 HP\n34 IO_L19P_T3_34 AM18 HP\n34 IO_L19N_T3_VREF_34 AN18 HP\n34 IO_L20P_T3_34 AM15 HP\n34 IO_L20N_T3_34 AN15 HP\n34 IO_L21P_T3_DQS_34 AK18 HP\n34 IO_L21N_T3_DQS_34 AL18 HP\n34 IO_L22P_T3_34 AM17 HP\n34 IO_L22N_T3_34 AM16 HP\n34 IO_L23P_T3_34 AJ16 HP\n34 IO_L23N_T3_34 AK16 HP\n34 IO_L24P_T3_34 AL16 HP\n34 IO_L24N_T3_34 AL15 HP\n34 IO_25_VRP_34 AK17 HP\n35 IO_0_VRN_35 AR23 HP\n35 IO_L1P_T0_AD4P_35 BB22 HP\n35 IO_L1N_T0_AD4N_35 BB21 HP\n35 IO_L2P_T0_AD12P_35 BC22 HP\n146BQ7VSeriesBank Pinname Pin I/OType\n35 IO_L2N_T0_AD12N_35 BD22 HP\n35 IO_L3P_T0_DQS_AD5P_35 BC20 HP\n35 IO_L3N_T0_DQS_AD5N_35 BD19 HP\n35 IO_L4P_T0_35 BD21 HP\n35 IO_L4N_T0_35 BD20 HP\n35 IO_L5P_T0_AD13P_35 BA21 HP\n35 IO_L5N_T0_AD13N_35 BB20 HP\n35 IO_L6P_T0_35 BA20 HP\n35 IO_L6N_T0_VREF_35 BA19 HP\n35 IO_L7P_T1_AD6P_35 AW22 HP\n35 IO_L7N_T1_AD6N_35 AY22 HP\n35 IO_L8P_T1_AD14P_35 AV20 HP\n35 IO_L8N_T1_AD14N_35 AW20 HP\n35 IO_L9P_T1_DQS_AD7P_35 AW21 HP\n35 IO_L9N_T1_DQS_AD7N_35 AY21 HP\n35 IO_L10P_T1_AD15P_35 AW19 HP\n35 IO_L10N_T1_AD15N_35 AY19 HP\n35 IO_L11P_T1_SRCC_35 AU22 HP\n35 IO_L11N_T1_SRCC_35 AV22 HP\n35 IO_L12P_T1_MRCC_35 AU20 HP\n35 IO_L12N_T1_MRCC_35 AV19 HP\n35 IO_L13P_T2_MRCC_35 AT21 HP\n35 IO_L13N_T2_MRCC_35 AU21 HP\n35 IO_L14P_T2_SRCC_35 AT20 HP\n35 IO_L14N_T2_SRCC_35 AT19 HP\n35 IO_L15P_T2_DQS_35 AP21 HP\n35 IO_L15N_T2_DQS_35 AP20 HP\n35 IO_L16P_T2_35 AR22 HP\n35 IO_L16N_T2_35 AR21 HP\n35 IO_L17P_T2_35 AN20 HP\n35 IO_L17N_T2_35 AP19 HP\n35 IO_L18P_T2_35 AN22 HP\n35 IO_L18N_T2_35 AP22 HP\n35 IO_L19P_T3_35 AM22 HP\n35 IO_L19N_T3_VREF_35 AM21 HP\n35 IO_L20P_T3_35 AJ22 HP\n35 IO_L20N_T3_35 AJ21 HP\n35 IO_L21P_T3_DQS_35 AM20 HP\n35 IO_L21N_T3_DQS_35 AN19 HP\n35 IO_L22P_T3_35 AK22 HP\n147BQ7VSeriesBank Pinname Pin I/OType\n35 IO_L22N_T3_35 AK21 HP\n35 IO_L23P_T3_35 AL21 HP\n35 IO_L23N_T3_35 AL20 HP\n35 IO_L24P_T3_35 AK19 HP\n35 IO_L24N_T3_35 AL19 HP\n35 IO_25_VRP_35 AR19 HP\n36 IO_0_VRN_36 AP12 HP\n36 IO_L1P_T0_36 AJ14 HP\n36 IO_L1N_T0_36 AK14 HP\n36 IO_L2P_T0_36 AM13 HP\n36 IO_L2N_T0_36 AM12 HP\n36 IO_L3P_T0_DQS_36 AK13 HP\n36 IO_L3N_T0_DQS_36 AK12 HP\n36 IO_L4P_T0_36 AN13 HP\n36 IO_L4N_T0_36 AN12 HP\n36 IO_L5P_T0_36 AL14 HP\n36 IO_L5N_T0_36 AL13 HP\n36 IO_L6P_T0_36 AN14 HP\n36 IO_L6N_T0_VREF_36 AP14 HP\n36 IO_L7P_T1_36 AR13 HP\n36 IO_L7N_T1_36 AR12 HP\n36 IO_L8P_T1_36 AU12 HP\n36 IO_L8N_T1_36 AU11 HP\n36 IO_L9P_T1_DQS_36 AT14 HP\n36 IO_L9N_T1_DQS_36 AT13 HP\n36 IO_L10P_T1_36 AU10 HP\n36 IO_L10N_T1_36 AV10 HP\n36 IO_L11P_T1_SRCC_36 AV12 HP\n36 IO_L11N_T1_SRCC_36 AW12 HP\n36 IO_L12P_T1_MRCC_36 AU13 HP\n36 IO_L12N_T1_MRCC_36 AV13 HP\n36 IO_L13P_T2_MRCC_36 AV14 HP\n36 IO_L13N_T2_MRCC_36 AW14 HP\n36 IO_L14P_T2_SRCC_36 AW11 HP\n36 IO_L14N_T2_SRCC_36 AW10 HP\n36 IO_L15P_T2_DQS_36 AY13 HP\n36 IO_L15N_T2_DQS_36 BA13 HP\n36 IO_L16P_T2_36 AY12 HP\n36 IO_L16N_T2_36 AY11 HP\n36 IO_L17P_T2_36 BA11 HP\n148BQ7VSeriesBank Pinname Pin I/OType\n36 IO_L17N_T2_36 BA10 HP\n36 IO_L18P_T2_36 AY14 HP\n36 IO_L18N_T2_36 BA14 HP\n36 IO_L19P_T3_36 BB11 HP\n36 IO_L19N_T3_VREF_36 BB10 HP\n36 IO_L20P_T3_36 BB12 HP\n36 IO_L20N_T3_36 BC12 HP\n36 IO_L21P_T3_DQS_36 BD12 HP\n36 IO_L21N_T3_DQS_36 BD11 HP\n36 IO_L22P_T3_36 BB13 HP\n36 IO_L22N_T3_36 BC13 HP\n36 IO_L23P_T3_36 BC14 HP\n36 IO_L23N_T3_36 BD14 HP\n36 IO_L24P_T3_36 BC10 HP\n36 IO_L24N_T3_36 BD10 HP\n36 IO_25_VRP_36 AR14 HP\n37 IO_0_VRN_37 P19 HP\n37 IO_L1P_T0_37 B21 HP\n37 IO_L1N_T0_37 A21 HP\n37 IO_L2P_T0_37 B20 HP\n37 IO_L2N_T0_37 A20 HP\n37 IO_L3P_T0_DQS_37 C22 HP\n37 IO_L3N_T0_DQS_37 B22 HP\n37 IO_L4P_T0_37 D20 HP\n37 IO_L4N_T0_37 C20 HP\n37 IO_L5P_T0_37 D22 HP\n37 IO_L5N_T0_37 D21 HP\n37 IO_L6P_T0_37 E22 HP\n37 IO_L6N_T0_VREF_37 E21 HP\n37 IO_L7P_T1_37 G21 HP\n37 IO_L7N_T1_37 F21 HP\n37 IO_L8P_T1_37 F20 HP\n37 IO_L8N_T1_37 F19 HP\n37 IO_L9P_T1_DQS_37 H22 HP\n37 IO_L9N_T1_DQS_37 G22 HP\n37 IO_L10P_T1_37 J19 HP\n37 IO_L10N_T1_37 H19 HP\n37 IO_L11P_T1_SRCC_37 J21 HP\n37 IO_L11N_T1_SRCC_37 J20 HP\n37 IO_L12P_T1_MRCC_37 H20 HP\n149BQ7VSeriesBank Pinname Pin I/OType\n37 IO_L12N_T1_MRCC_37 G20 HP\n37 IO_L13P_T2_MRCC_37 K22 HP\n37 IO_L13N_T2_MRCC_37 J22 HP\n37 IO_L14P_T2_SRCC_37 L21 HP\n37 IO_L14N_T2_SRCC_37 K21 HP\n37 IO_L15P_T2_DQS_37 L19 HP\n37 IO_L15N_T2_DQS_37 K19 HP\n37 IO_L16P_T2_37 M20 HP\n37 IO_L16N_T2_37 L20 HP\n37 IO_L17P_T2_37 N20 HP\n37 IO_L17N_T2_37 N19 HP\n37 IO_L18P_T2_37 N22 HP\n37 IO_L18N_T2_37 M22 HP\n37 IO_L19P_T3_37 U20 HP\n37 IO_L19N_T3_VREF_37 T20 HP\n37 IO_L20P_T3_37 T19 HP\n37 IO_L20N_T3_37 R19 HP\n37 IO_L21P_T3_DQS_37 U22 HP\n37 IO_L21N_T3_DQS_37 U21 HP\n37 IO_L22P_T3_37 P21 HP\n37 IO_L22N_T3_37 P20 HP\n37 IO_L23P_T3_37 R22 HP\n37 IO_L23N_T3_37 P22 HP\n37 IO_L24P_T3_37 T21 HP\n37 IO_L24N_T3_37 R21 HP\n37 IO_25_VRP_37 M21 HP\n38 IO_0_VRN_38 L15 HP\n38 IO_L1P_T0_38 C15 HP\n38 IO_L1N_T0_38 C14 HP\n38 IO_L2P_T0_38 B15 HP\n38 IO_L2N_T0_38 A15 HP\n38 IO_L3P_T0_DQS_38 B13 HP\n38 IO_L3N_T0_DQS_38 B12 HP\n38 IO_L4P_T0_38 A14 HP\n38 IO_L4N_T0_38 A13 HP\n38 IO_L5P_T0_38 C13 HP\n38 IO_L5N_T0_38 C12 HP\n38 IO_L6P_T0_38 D15 HP\n38 IO_L6N_T0_VREF_38 D14 HP\n38 IO_L7P_T1_38 E12 HP\n150BQ7VSeriesBank Pinname Pin I/OType\n38 IO_L7N_T1_38 D12 HP\n38 IO_L8P_T1_38 E14 HP\n38 IO_L8N_T1_38 E13 HP\n38 IO_L9P_T1_DQS_38 G15 HP\n38 IO_L9N_T1_DQS_38 F15 HP\n38 IO_L10P_T1_38 F14 HP\n38 IO_L10N_T1_38 F13 HP\n38 IO_L11P_T1_SRCC_38 H13 HP\n38 IO_L11N_T1_SRCC_38 G13 HP\n38 IO_L12P_T1_MRCC_38 H15 HP\n38 IO_L12N_T1_MRCC_38 H14 HP\n38 IO_L13P_T2_MRCC_38 J15 HP\n38 IO_L13N_T2_MRCC_38 J14 HP\n38 IO_L14P_T2_SRCC_38 K14 HP\n38 IO_L14N_T2_SRCC_38 K13 HP\n38 IO_L15P_T2_DQS_38 H12 HP\n38 IO_L15N_T2_DQS_38 G12 HP\n38 IO_L16P_T2_38 M13 HP\n38 IO_L16N_T2_38 L13 HP\n38 IO_L17P_T2_38 M15 HP\n38 IO_L17N_T2_38 L14 HP\n38 IO_L18P_T2_38 K12 HP\n38 IO_L18N_T2_38 J12 HP\n38 IO_L19P_T3_38 R14 HP\n38 IO_L19N_T3_VREF_38 P14 HP\n38 IO_L20P_T3_38 N14 HP\n38 IO_L20N_T3_38 N13 HP\n38 IO_L21P_T3_DQS_38 T14 HP\n38 IO_L21N_T3_DQS_38 R13 HP\n38 IO_L22P_T3_38 N12 HP\n38 IO_L22N_T3_38 M12 HP\n38 IO_L23P_T3_38 U13 HP\n38 IO_L23N_T3_38 T13 HP\n38 IO_L24P_T3_38 R12 HP\n38 IO_L24N_T3_38 P12 HP\n38 IO_25_VRP_38 U12 HP\n39 IO_0_VRN_39 K18 HP\n39 IO_L1P_T0_39 C18 HP\n39 IO_L1N_T0_39 B18 HP\n39 IO_L2P_T0_39 B16 HP\n151BQ7VSeriesBank Pinname Pin I/OType\n39 IO_L2N_T0_39 A16 HP\n39 IO_L3P_T0_DQS_39 D19 HP\n39 IO_L3N_T0_DQS_39 C19 HP\n39 IO_L4P_T0_39 C17 HP\n39 IO_L4N_T0_39 B17 HP\n39 IO_L5P_T0_39 A19 HP\n39 IO_L5N_T0_39 A18 HP\n39 IO_L6P_T0_39 D17 HP\n39 IO_L6N_T0_VREF_39 D16 HP\n39 IO_L7P_T1_39 E17 HP\n39 IO_L7N_T1_39 E16 HP\n39 IO_L8P_T1_39 G18 HP\n39 IO_L8N_T1_39 F18 HP\n39 IO_L9P_T1_DQS_39 G16 HP\n39 IO_L9N_T1_DQS_39 F16 HP\n39 IO_L10P_T1_39 E19 HP\n39 IO_L10N_T1_39 E18 HP\n39 IO_L11P_T1_SRCC_39 J17 HP\n39 IO_L11N_T1_SRCC_39 H17 HP\n39 IO_L12P_T1_MRCC_39 H18 HP\n39 IO_L12N_T1_MRCC_39 G17 HP\n39 IO_L13P_T2_MRCC_39 K17 HP\n39 IO_L13N_T2_MRCC_39 J16 HP\n39 IO_L14P_T2_SRCC_39 L16 HP\n39 IO_L14N_T2_SRCC_39 K16 HP\n39 IO_L15P_T2_DQS_39 P17 HP\n39 IO_L15N_T2_DQS_39 N17 HP\n39 IO_L16P_T2_39 M18 HP\n39 IO_L16N_T2_39 L18 HP\n39 IO_L17P_T2_39 P15 HP\n39 IO_L17N_T2_39 N15 HP\n39 IO_L18P_T2_39 M17 HP\n39 IO_L18N_T2_39 M16 HP\n39 IO_L19P_T3_39 T16 HP\n39 IO_L19N_T3_VREF_39 T15 HP\n39 IO_L20P_T3_39 R16 HP\n39 IO_L20N_T3_39 P16 HP\n39 IO_L21P_T3_DQS_39 U17 HP\n39 IO_L21N_T3_DQS_39 U16 HP\n39 IO_L22P_T3_39 R18 HP\n152BQ7VSeriesBank Pinname Pin I/OType\n39 IO_L22N_T3_39 R17 HP\n39 IO_L23P_T3_39 U18 HP\n39 IO_L23N_T3_39 T18 HP\n39 IO_L24P_T3_39 V15 HP\n39 IO_L24N_T3_39 U15 HP\n39 IO_25_VRP_39 N18 HP\n110 MGTHTXP3_110 AY4 GTH\n110 MGTHRXP3_110 AW6 GTH\n110 MGTHTXN3_110 AY3 GTH\n110 MGTHRXN3_110 AW5 GTH\n110 MGTHTXP2_110 BA2 GTH\n110 MGTHRXP2_110 BA6 GTH\n110 MGTHTXN2_110 BA1 GTH\n110 MGTREFCLK0P_110 AY8 GTH\n110 MGTHRXN2_110 BA5 GTH\n110 MGTREFCLK0N_110 AY7 GTH\n110 MGTREFCLK1N_110 BB7 GTH\n110 MGTREFCLK1P_110 BB8 GTH\n110 MGTHTXP1_110 BB4 GTH\n110 MGTHRXP1_110 BC6 GTH\n110 MGTHTXN1_110 BB3 GTH\n110 MGTHRXN1_110 BC5 GTH\n110 MGTHTXP0_110 BD4 GTH\n110 MGTHRXP0_110 BD8 GTH\n110 MGTHTXN0_110 BD3 GTH\n110 MGTHRXN0_110 BD7 GTH\n111 MGTHTXP3_111 AT4 GTH\n111 MGTHRXP3_111 AP8 GTH\n111 MGTHTXN3_111 AT3 GTH\n111 MGTHRXN3_111 AP7 GTH\n111 MGTHTXP2_111 AU2 GTH\n111 MGTHRXP2_111 AR6 GTH\n111 MGTHTXN2_111 AU1 GTH\n111 MGTREFCLK0P_111 AR10GTH\n111 MGTHRXN2_111 AR5 GTH\n111 MGTREFCLK0N_111 AR9 GTH\n111 MGTREFCLK1N_111 AT7 GTH\n111 MGTREFCLK1P_111 AT8 GTH\n111 MGTHTXP1_111 AV4 GTH\n111 MGTHRXP1_111 AU6 GTH\n153BQ7VSeriesBank Pinname Pin I/OType\n111 MGTHTXN1_111 AV3 GTH\n111 MGTHRXN1_111 AU5 GTH\n111 MGTHTXP0_111 AW2 GTH\n111 MGTHRXP0_111 AV8 GTH\n111 MGTHTXN0_111 AW1 GTH\n111 MGTHRXN0_111 AV7 GTH\n112 MGTHTXP3_112 AL2 GTH\n112 MGTHRXP3_112 AL6 GTH\n112 MGTHTXN3_112 AL1 GTH\n112 MGTHRXN3_112 AL5 GTH\n112 MGTHTXP2_112 AN2 GTH\n112 MGTHRXP2_112 AM8 GTH\n112 MGTHTXN2_112 AN1 GTH\n112 MGTREFCLK0P_112 AL10GTH\n112 MGTHRXN2_112 AM7 GTH\n112 MGTREFCLK0N_112 AL9 GTH\n112 MGTREFCLK1N_112 AN9 GTH\n112 MGTREFCLK1P_112 AN10GTH\n112 MGTHTXP1_112 AP4 GTH\n112 MGTHRXP1_112 AM4 GTH\n112 MGTHTXN1_112 AP3 GTH\n112 MGTHRXN1_112 AM3 GTH\n112 MGTHTXP0_112 AR2 GTH\n112 MGTHRXP0_112 AN6 GTH\n112 MGTHTXN0_112 AR1 GTH\n112 MGTHRXN0_112 AN5 GTH\n113 MGTHTXP3_113 AG2 GTH\n113 MGTHRXP3_113 AE6 GTH\n113 MGTHTXN3_113 AG1 GTH\n113 MGTHRXN3_113 AE5 GTH\n113 MGTHTXP2_113 AH4 GTH\n113 MGTHRXP2_113 AG6 GTH\n113 MGTHTXN2_113 AH3 GTH\n113 MGTREFCLK0P_113 AF8 GTH\n113 MGTHRXN2_113 AG5 GTH\n113 MGTREFCLK0N_113 AF7 GTH\n113 MGTREFCLK1N_113 AH7 GTH\n113 MGTREFCLK1P_113 AH8 GTH\n113 MGTHTXP1_113 AJ2 GTH\n113 MGTHRXP1_113 AJ6 GTH\n154BQ7VSeriesBank Pinname Pin I/OType\n113 MGTHTXN1_113 AJ1 GTH\n113 MGTHRXN1_113 AJ5 GTH\n113 MGTHTXP0_113 AK4 GTH\n113 MGTHRXP0_113 AK8 GTH\n113 MGTHTXN0_113 AK3 GTH\n113 MGTHRXN0_113 AK7 GTH\n114 MGTHTXP3_114 AC2 GTH\n114 MGTHRXP3_114 Y8 GTH\n114 MGTHTXN3_114 AC1 GTH\n114 MGTHRXN3_114 Y7 GTH\n114 MGTHTXP2_114 AD4 GTH\n114 MGTHRXP2_114 AA6 GTH\n114 MGTHTXN2_114 AD3 GTH\n114 MGTREFCLK0P_114 AA10GTH\n114 MGTHRXN2_114 AA5 GTH\n114 MGTREFCLK0N_114 AA9 GTH\n114 MGTREFCLK1N_114 AB7 GTH\n114 MGTREFCLK1P_114 AB8 GTH\n114 MGTHTXP1_114 AE2 GTH\n114 MGTHRXP1_114 AC6 GTH\n114 MGTHTXN1_114 AE1 GTH\n114 MGTHRXN1_114 AC5 GTH\n114 MGTHTXP0_114 AF4 GTH\n114 MGTHRXP0_114 AD8 GTH\n114 MGTHTXN0_114 AF3 GTH\n114 MGTHRXN0_114 AD7 GTH\n115 MGTHTXP3_115 W2 GTH\n115 MGTHRXP3_115 T8 GTH\n115 MGTHTXN3_115 W1 GTH\n115 MGTHRXN3_115 T7 GTH\n115 MGTHTXP2_115 Y4 GTH\n115 MGTHRXP2_115 U6 GTH\n115 MGTHTXN2_115 Y3 GTH\n115 MGTREFCLK0P_115 U10 GTH\n115 MGTHRXN2_115 U5 GTH\n115 MGTAVTTRCAL_115 AC10GTH\n115 MGTREFCLK0N_115 U9 GTH\n115 MGTRREF_115 AC9 GTH\n115 MGTREFCLK1N_115 W9 GTH\n115 MGTREFCLK1P_115 W10 GTH\n155BQ7VSeriesBank Pinname Pin I/OType\n115 MGTHTXP1_115 AA2 GTH\n115 MGTHRXP1_115 V8 GTH\n115 MGTHTXN1_115 AA1 GTH\n115 MGTHRXN1_115 V7 GTH\n115 MGTHTXP0_115 AB4 GTH\n115 MGTHRXP0_115 W6 GTH\n115 MGTHTXN0_115 AB3 GTH\n115 MGTHRXN0_115 W5 GTH\n116 MGTHTXP3_116 R2 GTH\n116 MGTHRXP3_116 M8 GTH\n116 MGTHTXN3_116 R1 GTH\n116 MGTHRXN3_116 M7 GTH\n116 MGTHTXP2_116 T4 GTH\n116 MGTHRXP2_116 N6 GTH\n116 MGTHTXN2_116 T3 GTH\n116 MGTREFCLK0P_116 N10 GTH\n116 MGTHRXN2_116 N5 GTH\n116 MGTREFCLK0N_116 N9 GTH\n116 MGTREFCLK1N_116 R9 GTH\n116 MGTREFCLK1P_116 R10 GTH\n116 MGTHTXP1_116 U2 GTH\n116 MGTHRXP1_116 P8 GTH\n116 MGTHTXN1_116 U1 GTH\n116 MGTHRXN1_116 P7 GTH\n116 MGTHTXP0_116 V4 GTH\n116 MGTHRXP0_116 R6 GTH\n116 MGTHTXN0_116 V3 GTH\n116 MGTHRXN0_116 R5 GTH\n117 MGTHTXP3_117 L2 GTH\n117 MGTHRXP3_117 H8 GTH\n117 MGTHTXN3_117 L1 GTH\n117 MGTHRXN3_117 H7 GTH\n117 MGTHTXP2_117 M4 GTH\n117 MGTHRXP2_117 J6 GTH\n117 MGTHTXN2_117 M3 GTH\n117 MGTREFCLK0P_117 J10 GTH\n117 MGTHRXN2_117 J5 GTH\n117 MGTREFCLK0N_117 J9 GTH\n117 MGTREFCLK1N_117 L9 GTH\n117 MGTREFCLK1P_117 L10 GTH\n156BQ7VSeriesBank Pinname Pin I/OType\n117 MGTHTXP1_117 N2 GTH\n117 MGTHRXP1_117 K8 GTH\n117 MGTHTXN1_117 N1 GTH\n117 MGTHRXN1_117 K7 GTH\n117 MGTHTXP0_117 P4 GTH\n117 MGTHRXP0_117 L6 GTH\n117 MGTHTXN0_117 P3 GTH\n117 MGTHRXN0_117 L5 GTH\n118 MGTHTXP3_118 G2 GTH\n118 MGTHRXP3_118 D8 GTH\n118 MGTHTXN3_118 G1 GTH\n118 MGTHRXN3_118 D7 GTH\n118 MGTHTXP2_118 H4 GTH\n118 MGTHRXP2_118 E6 GTH\n118 MGTHTXN2_118 H3 GTH\n118 MGTREFCLK0P_118 E10 GTH\n118 MGTHRXN2_118 E5 GTH\n118 MGTREFCLK0N_118 E9 GTH\n118 MGTREFCLK1N_118 G9 GTH\n118 MGTREFCLK1P_118 G10 GTH\n118 MGTHTXP1_118 J2 GTH\n118 MGTHRXP1_118 F8 GTH\n118 MGTHTXN1_118 J1 GTH\n118 MGTHRXN1_118 F7 GTH\n118 MGTHTXP0_118 K4 GTH\n118 MGTHRXP0_118 G6 GTH\n118 MGTHTXN0_118 K3 GTH\n118 MGTHRXN0_118 G5 GTH\n119 MGTHTXP3_119 B4 GTH\n119 MGTHRXP3_119 A6 GTH\n119 MGTHTXN3_119 B3 GTH\n119 MGTHRXN3_119 A5 GTH\n119 MGTHTXP2_119 C2 GTH\n119 MGTHRXP2_119 B8 GTH\n119 MGTHTXN2_119 C1 GTH\n119 MGTREFCLK0P_119 A10 GTH\n119 MGTHRXN2_119 B7 GTH\n119 MGTREFCLK0N_119 A9 GTH\n119 MGTREFCLK1N_119 C9 GTH\n119 MGTREFCLK1P_119 C10 GTH\n157BQ7VSeriesBank Pinname Pin I/OType\n119 MGTHTXP1_119 E2 GTH\n119 MGTHRXP1_119 C6 GTH\n119 MGTHTXN1_119 E1 GTH\n119 MGTHRXN1_119 C5 GTH\n119 MGTHTXP0_119 F4 GTH\n119 MGTHRXP0_119 D4 GTH\n119 MGTHTXN0_119 F3 GTH\n119 MGTHRXN0_119 D3 GTH\n210 MGTHTXP3_210 AY41GTH\n210 MGTHRXP3_210 AW39GTH\n210 MGTHTXN3_210 AY42GTH\n210 MGTHRXN3_210 AW40GTH\n210 MGTHTXP2_210 BA43GTH\n210 MGTHRXP2_210 BA39GTH\n210 MGTHTXN2_210 BA44GTH\n210 MGTREFCLK0P_210 AY37GTH\n210 MGTHRXN2_210 BA40GTH\n210 MGTREFCLK0N_210 AY38GTH\n210 MGTREFCLK1N_210 BB38GTH\n210 MGTREFCLK1P_210 BB37GTH\n210 MGTHTXP1_210 BB41GTH\n210 MGTHRXP1_210 BC39GTH\n210 MGTHTXN1_210 BB42GTH\n210 MGTHRXN1_210 BC40GTH\n210 MGTHTXP0_210 BD41GTH\n210 MGTHRXP0_210 BD37GTH\n210 MGTHTXN0_210 BD42GTH\n210 MGTHRXN0_210 BD38GTH\n211 MGTHTXP3_211 AT41 GTH\n211 MGTHRXP3_211 AP37 GTH\n211 MGTHTXN3_211 AT42 GTH\n211 MGTHRXN3_211 AP38 GTH\n211 MGTHTXP2_211 AU43GTH\n211 MGTHRXP2_211 AR39GTH\n211 MGTHTXN2_211 AU44GTH\n211 MGTREFCLK0P_211 AR35GTH\n211 MGTHRXN2_211 AR40GTH\n211 MGTREFCLK0N_211 AR36GTH\n211 MGTREFCLK1N_211 AT38 GTH\n211 MGTREFCLK1P_211 AT37 GTH\n158BQ7VSeriesBank Pinname Pin I/OType\n211 MGTHTXP1_211 AV41GTH\n211 MGTHRXP1_211 AU39GTH\n211 MGTHTXN1_211 AV42GTH\n211 MGTHRXN1_211 AU40GTH\n211 MGTHTXP0_211 AW43GTH\n211 MGTHRXP0_211 AV37GTH\n211 MGTHTXN0_211 AW44GTH\n211 MGTHRXN0_211 AV38GTH\n212 MGTHTXP3_212 AL43GTH\n212 MGTHRXP3_212 AL39GTH\n212 MGTHTXN3_212 AL44GTH\n212 MGTHRXN3_212 AL40GTH\n212 MGTHTXP2_212 AN43GTH\n212 MGTHRXP2_212 AM37GTH\n212 MGTHTXN2_212 AN44GTH\n212 MGTREFCLK0P_212 AL35GTH\n212 MGTHRXN2_212 AM38GTH\n212 MGTREFCLK0N_212 AL36GTH\n212 MGTREFCLK1N_212 AN36GTH\n212 MGTREFCLK1P_212 AN35GTH\n212 MGTHTXP1_212 AP41 GTH\n212 MGTHRXP1_212 AM41GTH\n212 MGTHTXN1_212 AP42 GTH\n212 MGTHRXN1_212 AM42GTH\n212 MGTHTXP0_212 AR43GTH\n212 MGTHRXP0_212 AN39GTH\n212 MGTHTXN0_212 AR44GTH\n212 MGTHRXN0_212 AN40GTH\n213 MGTHTXP3_213 AG43GTH\n213 MGTHRXP3_213 AE39GTH\n213 MGTHTXN3_213 AG44GTH\n213 MGTHRXN3_213 AE40GTH\n213 MGTHTXP2_213 AH41GTH\n213 MGTHRXP2_213 AG39GTH\n213 MGTHTXN2_213 AH42GTH\n213 MGTREFCLK0P_213 AF37 GTH\n213 MGTHRXN2_213 AG40GTH\n213 MGTREFCLK0N_213 AF38 GTH\n213 MGTREFCLK1N_213 AH38GTH\n213 MGTREFCLK1P_213 AH37GTH\n159BQ7VSeriesBank Pinname Pin I/OType\n213 MGTHTXP1_213 AJ43 GTH\n213 MGTHRXP1_213 AJ39 GTH\n213 MGTHTXN1_213 AJ44 GTH\n213 MGTHRXN1_213 AJ40 GTH\n213 MGTHTXP0_213 AK41GTH\n213 MGTHRXP0_213 AK37GTH\n213 MGTHTXN0_213 AK42GTH\n213 MGTHRXN0_213 AK38GTH\n214 MGTHTXP3_214 AC43GTH\n214 MGTHRXP3_214 Y37 GTH\n214 MGTHTXN3_214 AC44GTH\n214 MGTHRXN3_214 Y38 GTH\n214 MGTHTXP2_214 AD41GTH\n214 MGTHRXP2_214 AA39GTH\n214 MGTHTXN2_214 AD42GTH\n214 MGTREFCLK0P_214 AA35GTH\n214 MGTHRXN2_214 AA40GTH\n214 MGTREFCLK0N_214 AA36GTH\n214 MGTREFCLK1N_214 AB38GTH\n214 MGTREFCLK1P_214 AB37GTH\n214 MGTHTXP1_214 AE43GTH\n214 MGTHRXP1_214 AC39GTH\n214 MGTHTXN1_214 AE44GTH\n214 MGTHRXN1_214 AC40GTH\n214 MGTHTXP0_214 AF41 GTH\n214 MGTHRXP0_214 AD37GTH\n214 MGTHTXN0_214 AF42 GTH\n214 MGTHRXN0_214 AD38GTH\n215 MGTHTXP3_215 W43 GTH\n215 MGTHRXP3_215 T37 GTH\n215 MGTHTXN3_215 W44 GTH\n215 MGTHRXN3_215 T38 GTH\n215 MGTHTXP2_215 Y41 GTH\n215 MGTHRXP2_215 U39 GTH\n215 MGTHTXN2_215 Y42 GTH\n215 MGTREFCLK0P_215 U35 GTH\n215 MGTHRXN2_215 U40 GTH\n215 MGTAVTTRCAL_215 AC36GTH\n215 MGTREFCLK0N_215 U36 GTH\n215 MGTRREF_215 AC35GTH\n160BQ7VSeriesBank Pinname Pin I/OType\n215 MGTREFCLK1N_215 W36 GTH\n215 MGTREFCLK1P_215 W35 GTH\n215 MGTHTXP1_215 AA43GTH\n215 MGTHRXP1_215 V37 GTH\n215 MGTHTXN1_215 AA44GTH\n215 MGTHRXN1_215 V38 GTH\n215 MGTHTXP0_215 AB41GTH\n215 MGTHRXP0_215 W39 GTH\n215 MGTHTXN0_215 AB42GTH\n215 MGTHRXN0_215 W40 GTH\n216 MGTHTXP3_216 R43 GTH\n216 MGTHRXP3_216 M37 GTH\n216 MGTHTXN3_216 R44 GTH\n216 MGTHRXN3_216 M38 GTH\n216 MGTHTXP2_216 T41 GTH\n216 MGTHRXP2_216 N39 GTH\n216 MGTHTXN2_216 T42 GTH\n216 MGTREFCLK0P_216 N35 GTH\n216 MGTHRXN2_216 N40 GTH\n216 MGTREFCLK0N_216 N36 GTH\n216 MGTREFCLK1N_216 R36 GTH\n216 MGTREFCLK1P_216 R35 GTH\n216 MGTHTXP1_216 U43 GTH\n216 MGTHRXP1_216 P37 GTH\n216 MGTHTXN1_216 U44 GTH\n216 MGTHRXN1_216 P38 GTH\n216 MGTHTXP0_216 V41 GTH\n216 MGTHRXP0_216 R39 GTH\n216 MGTHTXN0_216 V42 GTH\n216 MGTHRXN0_216 R40 GTH\n217 MGTHTXP3_217 L43 GTH\n217 MGTHRXP3_217 H37 GTH\n217 MGTHTXN3_217 L44 GTH\n217 MGTHRXN3_217 H38 GTH\n217 MGTHTXP2_217 M41 GTH\n217 MGTHRXP2_217 J39 GTH\n217 MGTHTXN2_217 M42 GTH\n217 MGTREFCLK0P_217 J35 GTH\n217 MGTHRXN2_217 J40 GTH\n217 MGTREFCLK0N_217 J36 GTH\n161BQ7VSeriesBank Pinname Pin I/OType\n217 MGTREFCLK1N_217 L36 GTH\n217 MGTREFCLK1P_217 L35 GTH\n217 MGTHTXP1_217 N43 GTH\n217 MGTHRXP1_217 K37 GTH\n217 MGTHTXN1_217 N44 GTH\n217 MGTHRXN1_217 K38 GTH\n217 MGTHTXP0_217 P41 GTH\n217 MGTHRXP0_217 L39 GTH\n217 MGTHTXN0_217 P42 GTH\n217 MGTHRXN0_217 L40 GTH\n218 MGTHTXP3_218 G43 GTH\n218 MGTHRXP3_218 D37 GTH\n218 MGTHTXN3_218 G44 GTH\n218 MGTHRXN3_218 D38 GTH\n218 MGTHTXP2_218 H41 GTH\n218 MGTHRXP2_218 E39 GTH\n218 MGTHTXN2_218 H42 GTH\n218 MGTREFCLK0P_218 E35 GTH\n218 MGTHRXN2_218 E40 GTH\n218 MGTREFCLK0N_218 E36 GTH\n218 MGTREFCLK1N_218 G36 GTH\n218 MGTREFCLK1P_218 G35 GTH\n218 MGTHTXP1_218 J43 GTH\n218 MGTHRXP1_218 F37 GTH\n218 MGTHTXN1_218 J44 GTH\n218 MGTHRXN1_218 F38 GTH\n218 MGTHTXP0_218 K41 GTH\n218 MGTHRXP0_218 G39 GTH\n218 MGTHTXN0_218 K42 GTH\n218 MGTHRXN0_218 G40 GTH\n219 MGTHTXP3_219 B41 GTH\n219 MGTHRXP3_219 A39 GTH\n219 MGTHTXN3_219 B42 GTH\n219 MGTHRXN3_219 A40 GTH\n219 MGTHTXP2_219 C43 GTH\n219 MGTHRXP2_219 B37 GTH\n219 MGTHTXN2_219 C44 GTH\n219 MGTREFCLK0P_219 A35 GTH\n219 MGTHRXN2_219 B38 GTH\n219 MGTREFCLK0N_219 A36 GTH\n162BQ7VSeriesBank Pinname Pin I/OType\n219 MGTREFCLK1N_219 C36 GTH\n219 MGTREFCLK1P_219 C35 GTH\n219 MGTHTXP1_219 E43 GTH\n219 MGTHRXP1_219 C39 GTH\n219 MGTHTXN1_219 E44 GTH\n219 MGTHRXN1_219 C40 GTH\n219 MGTHTXP0_219 F41 GTH\n219 MGTHRXP0_219 D41 GTH\n219 MGTHTXN0_219 F42 GTH\n219 MGTHRXN0_219 D42 GTH\nNA MGTAVCC_G10 AA8 NA\nNA MGTAVCC_G10 AC7 NA\nNA MGTAVCC_G10 AE8 NA\nNA MGTAVCC_G10 AG8 NA\nNA MGTAVCC_G10 AJ7 NA\nNA MGTAVCC_G10 R8 NA\nNA MGTAVCC_G10 U8 NA\nNA MGTAVCC_G10 W8 NA\nNA MGTAVCC_G10 Y10 NA\nNA MGTAVCC_G11 B10 NA\nNA MGTAVCC_G11 D10 NA\nNA MGTAVCC_G11 F10 NA\nNA MGTAVCC_G11 H10 NA\nNA MGTAVCC_G11 K10 NA\nNA MGTAVCC_G11 M10 NA\nNA MGTAVCC_G20 Y35 NA\nNA MGTAVCC_G20 AA37 NA\nNA MGTAVCC_G20 AC38 NA\nNA MGTAVCC_G20 AE37 NA\nNA MGTAVCC_G20 AG37 NA\nNA MGTAVCC_G20 AJ38 NA\nNA MGTAVCC_G20 R37 NA\nNA MGTAVCC_G20 U37 NA\nNA MGTAVCC_G20 W37 NA\nNA MGTAVCC_G21 B35 NA\nNA MGTAVCC_G21 D35 NA\nNA MGTAVCC_G21 F35 NA\nNA MGTAVCC_G21 H35 NA\nNA MGTAVCC_G21 K35 NA\nNA MGTAVCC_G21 M35 NA\n163BQ7VSeriesBank Pinname Pin I/OType\nNA MGTAVTT_G10 AB5 NA\nNA MGTAVTT_G10 AC3 NA\nNA MGTAVTT_G10 AD5 NA\nNA MGTAVTT_G10 AF5 NA\nNA MGTAVTT_G10 AG3 NA\nNA MGTAVTT_G10 AH5 NA\nNA MGTAVTT_G10 AJ3 NA\nNA MGTAVTT_G10 R3 NA\nNA MGTAVTT_G10 T5 NA\nNA MGTAVTT_G10 V5 NA\nNA MGTAVTT_G10 W3 NA\nNA MGTAVTT_G10 Y5 NA\nNA MGTAVTT_G11 B5 NA\nNA MGTAVTT_G11 C3 NA\nNA MGTAVTT_G11 D5 NA\nNA MGTAVTT_G11 F5 NA\nNA MGTAVTT_G11 G3 NA\nNA MGTAVTT_G11 H5 NA\nNA MGTAVTT_G11 K5 NA\nNA MGTAVTT_G11 L3 NA\nNA MGTAVTT_G11 M5 NA\nNA MGTAVTT_G11 P5 NA\nNA MGTAVTT_G20 AB40 NA\nNA MGTAVTT_G20 AC42 NA\nNA MGTAVTT_G20 AD40 NA\nNA MGTAVTT_G20 AF40 NA\nNA MGTAVTT_G20 AG42 NA\nNA MGTAVTT_G20 AH40 NA\nNA MGTAVTT_G20 AJ42 NA\nNA MGTAVTT_G20 R42 NA\nNA MGTAVTT_G20 T40 NA\nNA MGTAVTT_G20 V40 NA\nNA MGTAVTT_G20 W42 NA\nNA MGTAVTT_G20 Y40 NA\nNA MGTAVTT_G21 B40 NA\nNA MGTAVTT_G21 C42 NA\nNA MGTAVTT_G21 D40 NA\nNA MGTAVTT_G21 F40 NA\nNA MGTAVTT_G21 G42 NA\nNA MGTAVTT_G21 H40 NA\n164BQ7VSeriesBank Pinname Pin I/OType\nNA MGTAVTT_G21 K40 NA\nNA MGTAVTT_G21 L42 NA\nNA MGTAVTT_G21 M40 NA\nNA MGTAVTT_G21 P40 NA\nNA MGTAVCC_G9 AL8 NA\nNA MGTAVCC_G9 AN8 NA\nNA MGTAVCC_G9 AP10 NA\nNA MGTAVCC_G9 AR8 NA\nNA MGTAVCC_G9 AU8 NA\nNA MGTAVCC_G9 AW8 NA\nNA MGTAVCC_G9 BA8 NA\nNA MGTAVCC_G9 BC8 NA\nNA MGTAVCC_G19 AL37 NA\nNA MGTAVCC_G19 AN37 NA\nNA MGTAVCC_G19 AP35 NA\nNA MGTAVCC_G19 AR37 NA\nNA MGTAVCC_G19 AU37 NA\nNA MGTAVCC_G19 AW37 NA\nNA MGTAVCC_G19 BA37 NA\nNA MGTAVCC_G19 BC37 NA\nNA MGTAVTT_G9 AL3 NA\nNA MGTAVTT_G9 AM5 NA\nNA MGTAVTT_G9 AP5 NA\nNA MGTAVTT_G9 AR3 NA\nNA MGTAVTT_G9 AT5 NA\nNA MGTAVTT_G9 AV5 NA\nNA MGTAVTT_G9 AW3 NA\nNA MGTAVTT_G9 AY5 NA\nNA MGTAVTT_G9 BB5 NA\nNA MGTAVTT_G9 BC3 NA\nNA MGTAVTT_G19 AL42 NA\nNA MGTAVTT_G19 AM40 NA\nNA MGTAVTT_G19 AP40 NA\nNA MGTAVTT_G19 AR42 NA\nNA MGTAVTT_G19 AT40 NA\nNA MGTAVTT_G19 AV40 NA\nNA MGTAVTT_G19 AW42 NA\nNA MGTAVTT_G19 AY40 NA\nNA MGTAVTT_G19 BB40 NA\nNA MGTAVTT_G19 BC42 NA\n165BQ7VSeriesBank Pinname Pin I/OType\nNA MGTVCCAUX_G9 AM10 NA\nNA MGTVCCAUX_G19 AM35 NA\nNA MGTVCCAUX_G10 T10 NA\nNA MGTVCCAUX_G10 V10 NA\nNA MGTVCCAUX_G11 P10 NA\nNA MGTVCCAUX_G20 T35 NA\nNA MGTVCCAUX_G20 V35 NA\nNA MGTVCCAUX_G21 P35 NA\nNA GND A11 NA\nNA GND A12 NA\nNA GND A22 NA\nNA GND A3 NA\nNA GND A32 NA\nNA GND A34 NA\nNA GND A37 NA\nNA GND A38 NA\nNA GND A4 NA\nNA GND A41 NA\nNA GND A42 NA\nNA GND A7 NA\nNA GND A8 NA\nNA GND AA11 NA\nNA GND AA12 NA\nNA GND AA14 NA\nNA GND AA16 NA\nNA GND AA18 NA\nNA GND AA20 NA\nNA GND AA22 NA\nNA GND AA24 NA\nNA GND AA26 NA\nNA GND AA28 NA\nNA GND AA3 NA\nNA GND AA30 NA\nNA GND AA32 NA\nNA GND AA34 NA\nNA GND AA38 NA\nNA GND AA4 NA\nNA GND AA41 NA\nNA GND AA42 NA\nNA GND AA7 NA\n166BQ7VSeriesBank Pinname Pin I/OType\nNA GND AB1 NA\nNA GND AB10 NA\nNA GND AB11 NA\nNA GND AB13 NA\nNA GND AB15 NA\nNA GND AB17 NA\nNA GND AB19 NA\nNA GND AB2 NA\nNA GND AB21 NA\nNA GND AB25 NA\nNA GND AB27 NA\nNA GND AB29 NA\nNA GND AB31 NA\nNA GND AB33 NA\nNA GND AB34 NA\nNA GND AB35 NA\nNA GND AB36 NA\nNA GND AB39 NA\nNA GND AB43 NA\nNA GND AB44 NA\nNA GND AB6 NA\nNA GND AB9 NA\nNA GND AC11 NA\nNA GND AC12 NA\nNA GND AC14 NA\nNA GND AC16 NA\nNA GND AC18 NA\nNA GND AC20 NA\nNA GND AC24 NA\nNA GND AC26 NA\nNA GND AC28 NA\nNA GND AC30 NA\nNA GND AC32 NA\nNA GND AC34 NA\nNA GND AC37 NA\nNA GND AC4 NA\nNA GND AC41 NA\nNA GND AC8 NA\nNA GND AD1 NA\nNA GND AD10 NA\n167BQ7VSeriesBank Pinname Pin I/OType\nNA GND AD11 NA\nNA GND AD13 NA\nNA GND AD15 NA\nNA GND AD17 NA\nNA GND AD19 NA\nNA GND AD2 NA\nNA GND AD21 NA\nNA GND AD25 NA\nNA GND AD27 NA\nNA GND AD29 NA\nNA GND AD31 NA\nNA GND AD33 NA\nNA GND AD34 NA\nNA GND AD35 NA\nNA GND AD36 NA\nNA GND AD39 NA\nNA GND AD43 NA\nNA GND AD44 NA\nNA GND AD6 NA\nNA GND AD9 NA\nNA GND AE14 NA\nNA GND AE16 NA\nNA GND AE18 NA\nNA GND AE20 NA\nNA GND AE24 NA\nNA GND AE26 NA\nNA GND AE28 NA\nNA GND AE3 NA\nNA GND AE30 NA\nNA GND AE32 NA\nNA GND AE36 NA\nNA GND AE38 NA\nNA GND AE4 NA\nNA GND AE41 NA\nNA GND AE42 NA\nNA GND AE7 NA\nNA GND AE9 NA\nNA GND AF1 NA\nNA GND AF11 NA\nNA GND AF13 NA\n168BQ7VSeriesBank Pinname Pin I/OType\nNA GND AF15 NA\nNA GND AF17 NA\nNA GND AF19 NA\nNA GND AF2 NA\nNA GND AF21 NA\nNA GND AF23 NA\nNA GND AF25 NA\nNA GND AF27 NA\nNA GND AF29 NA\nNA GND AF31 NA\nNA GND AF33 NA\nNA GND AF36 NA\nNA GND AF39 NA\nNA GND AF43 NA\nNA GND AF44 NA\nNA GND AF6 NA\nNA GND AF9 NA\nNA GND AG14 NA\nNA GND AG16 NA\nNA GND AG18 NA\nNA GND AG20 NA\nNA GND AG22 NA\nNA GND AG24 NA\nNA GND AG26 NA\nNA GND AG28 NA\nNA GND AG30 NA\nNA GND AG32 NA\nNA GND AG36 NA\nNA GND AG38 NA\nNA GND AG4 NA\nNA GND AG41 NA\nNA GND AG7 NA\nNA GND AG9 NA\nNA GND AH1 NA\nNA GND AH10 NA\nNA GND AH11 NA\nNA GND AH13 NA\nNA GND AH15 NA\nNA GND AH17 NA\nNA GND AH19 NA\n169BQ7VSeriesBank Pinname Pin I/OType\nNA GND AH2 NA\nNA GND AH21 NA\nNA GND AH23 NA\nNA GND AH25 NA\nNA GND AH27 NA\nNA GND AH29 NA\nNA GND AH31 NA\nNA GND AH33 NA\nNA GND AH34 NA\nNA GND AH35 NA\nNA GND AH36 NA\nNA GND AH39 NA\nNA GND AH43 NA\nNA GND AH44 NA\nNA GND AH6 NA\nNA GND AH9 NA\nNA GND AJ11 NA\nNA GND AJ12 NA\nNA GND AJ18 NA\nNA GND AJ20 NA\nNA GND AJ24 NA\nNA GND AJ28 NA\nNA GND AJ34 NA\nNA GND AJ37 NA\nNA GND AJ4 NA\nNA GND AJ41 NA\nNA GND AJ8 NA\nNA GND AK1 NA\nNA GND AK10 NA\nNA GND AK15 NA\nNA GND AK2 NA\nNA GND AK25 NA\nNA GND AK35 NA\nNA GND AK36 NA\nNA GND AK39 NA\nNA GND AK40 NA\nNA GND AK43 NA\nNA GND AK44 NA\nNA GND AK5 NA\nNA GND AK6 NA\n170BQ7VSeriesBank Pinname Pin I/OType\nNA GND AK9 NA\nNA GND AL11 NA\nNA GND AL12 NA\nNA GND AL22 NA\nNA GND AL32 NA\nNA GND AL34 NA\nNA GND AL38 NA\nNA GND AL4 NA\nNA GND AL41 NA\nNA GND AL7 NA\nNA GND AM1 NA\nNA GND AM11 NA\nNA GND AM19 NA\nNA GND AM2 NA\nNA GND AM29 NA\nNA GND AM34 NA\nNA GND AM36 NA\nNA GND AM39 NA\nNA GND AM43 NA\nNA GND AM44 NA\nNA GND AM6 NA\nNA GND AM9 NA\nNA GND AN11 NA\nNA GND AN16 NA\nNA GND AN26 NA\nNA GND AN3 NA\nNA GND AN34 NA\nNA GND AN38 NA\nNA GND AN4 NA\nNA GND AN41 NA\nNA GND AN42 NA\nNA GND AN7 NA\nNA GND AP1 NA\nNA GND AP11 NA\nNA GND AP13 NA\nNA GND AP2 NA\nNA GND AP23 NA\nNA GND AP33 NA\nNA GND AP34 NA\nNA GND AP36 NA\n171BQ7VSeriesBank Pinname Pin I/OType\nNA GND AP39 NA\nNA GND AP43 NA\nNA GND AP44 NA\nNA GND AP6 NA\nNA GND AP9 NA\nNA GND AR11 NA\nNA GND AR20 NA\nNA GND AR30 NA\nNA GND AR34 NA\nNA GND AR38 NA\nNA GND AR4 NA\nNA GND AR41 NA\nNA GND AR7 NA\nNA GND AT1 NA\nNA GND AT10 NA\nNA GND AT11 NA\nNA GND AT17 NA\nNA GND AT2 NA\nNA GND AT27 NA\nNA GND AT34 NA\nNA GND AT35 NA\nNA GND AT36 NA\nNA GND AT39 NA\nNA GND AT43 NA\nNA GND AT44 NA\nNA GND AT6 NA\nNA GND AT9 NA\nNA GND AU14 NA\nNA GND AU24 NA\nNA GND AU3 NA\nNA GND AU34 NA\nNA GND AU36 NA\nNA GND AU38 NA\nNA GND AU4 NA\nNA GND AU41 NA\nNA GND AU42 NA\nNA GND AU7 NA\nNA GND AU9 NA\nNA GND AV1 NA\nNA GND AV11 NA\n172BQ7VSeriesBank Pinname Pin I/OType\nNA GND AV2 NA\nNA GND AV21 NA\nNA GND AV31 NA\nNA GND AV36 NA\nNA GND AV39 NA\nNA GND AV43 NA\nNA GND AV44 NA\nNA GND AV6 NA\nNA GND AV9 NA\nNA GND AW18 NA\nNA GND AW28 NA\nNA GND AW36 NA\nNA GND AW38 NA\nNA GND AW4 NA\nNA GND AW41 NA\nNA GND AW7 NA\nNA GND AW9 NA\nNA GND AY1 NA\nNA GND AY15 NA\nNA GND AY2 NA\nNA GND AY25 NA\nNA GND AY35 NA\nNA GND AY36 NA\nNA GND AY39 NA\nNA GND AY43 NA\nNA GND AY44 NA\nNA GND AY6 NA\nNA GND AY9 NA\nNA GND B11 NA\nNA GND B19 NA\nNA GND B2 NA\nNA GND B29 NA\nNA GND B34 NA\nNA GND B36 NA\nNA GND B39 NA\nNA GND B43 NA\nNA GND B6 NA\nNA GND B9 NA\nNA GND BA12 NA\nNA GND BA22 NA\n173BQ7VSeriesBank Pinname Pin I/OType\nNA GND BA3 NA\nNA GND BA32 NA\nNA GND BA36 NA\nNA GND BA38 NA\nNA GND BA4 NA\nNA GND BA41 NA\nNA GND BA42 NA\nNA GND BA7 NA\nNA GND BA9 NA\nNA GND BB1 NA\nNA GND BB19 NA\nNA GND BB2 NA\nNA GND BB29 NA\nNA GND BB36 NA\nNA GND BB39 NA\nNA GND BB43 NA\nNA GND BB44 NA\nNA GND BB6 NA\nNA GND BB9 NA\nNA GND BC16 NA\nNA GND BC2 NA\nNA GND BC26 NA\nNA GND BC36 NA\nNA GND BC38 NA\nNA GND BC4 NA\nNA GND BC41 NA\nNA GND BC43 NA\nNA GND BC7 NA\nNA GND BC9 NA\nNA GND BD13 NA\nNA GND BD23 NA\nNA GND BD33 NA\nNA GND BD36 NA\nNA GND BD39 NA\nNA GND BD40 NA\nNA GND BD5 NA\nNA GND BD6 NA\nNA GND BD9 NA\nNA GND C11 NA\nNA GND C16 NA\n174BQ7VSeriesBank Pinname Pin I/OType\nNA GND C26 NA\nNA GND C34 NA\nNA GND C37 NA\nNA GND C38 NA\nNA GND C4 NA\nNA GND C41 NA\nNA GND C7 NA\nNA GND C8 NA\nNA GND D1 NA\nNA GND D11 NA\nNA GND D13 NA\nNA GND D2 NA\nNA GND D23 NA\nNA GND D33 NA\nNA GND D34 NA\nNA GND D36 NA\nNA GND D39 NA\nNA GND D43 NA\nNA GND D44 NA\nNA GND D6 NA\nNA GND D9 NA\nNA GND E11 NA\nNA GND E20 NA\nNA GND E3 NA\nNA GND E30 NA\nNA GND E34 NA\nNA GND E37 NA\nNA GND E38 NA\nNA GND E4 NA\nNA GND E41 NA\nNA GND E42 NA\nNA GND E7 NA\nNA GND E8 NA\nNA GND F1 NA\nNA GND F11 NA\nNA GND F17 NA\nNA GND F2 NA\nNA GND F27 NA\nNA GND F34 NA\nNA GND F36 NA\n175BQ7VSeriesBank Pinname Pin I/OType\nNA GND F39 NA\nNA GND F43 NA\nNA GND F44 NA\nNA GND F6 NA\nNA GND F9 NA\nNA GND G11 NA\nNA GND G14 NA\nNA GND G24 NA\nNA GND G34 NA\nNA GND G37 NA\nNA GND G38 NA\nNA GND G4 NA\nNA GND G41 NA\nNA GND G7 NA\nNA GND G8 NA\nNA GND H1 NA\nNA GND H11 NA\nNA GND H2 NA\nNA GND H21 NA\nNA GND H31 NA\nNA GND H34 NA\nNA GND H36 NA\nNA GND H39 NA\nNA GND H43 NA\nNA GND H44 NA\nNA GND H6 NA\nNA GND H9 NA\nNA GND J11 NA\nNA GND J18 NA\nNA GND J28 NA\nNA GND J3 NA\nNA GND J34 NA\nNA GND J37 NA\nNA GND J38 NA\nNA GND J4 NA\nNA GND J41 NA\nNA GND J42 NA\nNA GND J7 NA\nNA GND J8 NA\nNA GND K1 NA\n176BQ7VSeriesBank Pinname Pin I/OType\nNA GND K11 NA\nNA GND K15 NA\nNA GND K2 NA\nNA GND K25 NA\nNA GND K34 NA\nNA GND K36 NA\nNA GND K39 NA\nNA GND K43 NA\nNA GND K44 NA\nNA GND K6 NA\nNA GND K9 NA\nNA GND L11 NA\nNA GND L12 NA\nNA GND L22 NA\nNA GND L32 NA\nNA GND L34 NA\nNA GND L37 NA\nNA GND L38 NA\nNA GND L4 NA\nNA GND L41 NA\nNA GND L7 NA\nNA GND L8 NA\nNA GND M1 NA\nNA GND M11 NA\nNA GND M19 NA\nNA GND M2 NA\nNA GND M29 NA\nNA GND M34 NA\nNA GND M36 NA\nNA GND M39 NA\nNA GND M43 NA\nNA GND M44 NA\nNA GND M6 NA\nNA GND M9 NA\nNA GND N11 NA\nNA GND N16 NA\nNA GND N26 NA\nNA GND N3 NA\nNA GND N34 NA\nNA GND N37 NA\n177BQ7VSeriesBank Pinname Pin I/OType\nNA GND N38 NA\nNA GND N4 NA\nNA GND N41 NA\nNA GND N42 NA\nNA GND N7 NA\nNA GND N8 NA\nNA GND P1 NA\nNA GND P11 NA\nNA GND P13 NA\nNA GND P2 NA\nNA GND P23 NA\nNA GND P33 NA\nNA GND P34 NA\nNA GND P36 NA\nNA GND P39 NA\nNA GND P43 NA\nNA GND P44 NA\nNA GND P6 NA\nNA GND P9 NA\nNA GND R11 NA\nNA GND R20 NA\nNA GND R30 NA\nNA GND R34 NA\nNA GND R38 NA\nNA GND R4 NA\nNA GND R41 NA\nNA GND R7 NA\nNA GND T1 NA\nNA GND T11 NA\nNA GND T17 NA\nNA GND T2 NA\nNA GND T27 NA\nNA GND T34 NA\nNA GND T36 NA\nNA GND T39 NA\nNA GND T43 NA\nNA GND T44 NA\nNA GND T6 NA\nNA GND T9 NA\nNA GND U11 NA\n178BQ7VSeriesBank Pinname Pin I/OType\nNA GND U14 NA\nNA GND U24 NA\nNA GND U3 NA\nNA GND U34 NA\nNA GND U38 NA\nNA GND U4 NA\nNA GND U41 NA\nNA GND U42 NA\nNA GND U7 NA\nNA GND V1 NA\nNA GND V11 NA\nNA GND V13 NA\nNA GND V17 NA\nNA GND V19 NA\nNA GND V2 NA\nNA GND V21 NA\nNA GND V23 NA\nNA GND V25 NA\nNA GND V27 NA\nNA GND V29 NA\nNA GND V31 NA\nNA GND V33 NA\nNA GND V34 NA\nNA GND V36 NA\nNA GND V39 NA\nNA GND V43 NA\nNA GND V44 NA\nNA GND V6 NA\nNA GND V9 NA\nNA GND W11 NA\nNA GND W12 NA\nNA GND W14 NA\nNA GND W16 NA\nNA GND W18 NA\nNA GND W20 NA\nNA GND W22 NA\nNA GND W24 NA\nNA GND W26 NA\nNA GND W28 NA\nNA GND W30 NA\n179BQ7VSeriesBank Pinname Pin I/OType\nNA GND W32 NA\nNA GND W34 NA\nNA GND W38 NA\nNA GND W4 NA\nNA GND W41 NA\nNA GND W7 NA\nNA GND Y1 NA\nNA GND Y11 NA\nNA GND Y13 NA\nNA GND Y15 NA\nNA GND Y17 NA\nNA GND Y19 NA\nNA GND Y2 NA\nNA GND Y21 NA\nNA GND Y23 NA\nNA GND Y25 NA\nNA GND Y27 NA\nNA GND Y29 NA\nNA GND Y31 NA\nNA GND Y33 NA\nNA GND Y34 NA\nNA GND Y36 NA\nNA GND Y39 NA\nNA GND Y43 NA\nNA GND Y44 NA\nNA GND Y6 NA\nNA GND Y9 NA\nNA VCCINT AA13 NA\nNA VCCINT AA15 NA\nNA VCCINT AA17 NA\nNA VCCINT AA21 NA\nNA VCCINT AA23 NA\nNA VCCINT AA29 NA\nNA VCCINT AA31 NA\nNA VCCINT AA33 NA\nNA VCCINT AB12 NA\nNA VCCINT AB14 NA\nNA VCCINT AB16 NA\nNA VCCINT AB20 NA\nNA VCCINT AB28 NA\n180BQ7VSeriesBank Pinname Pin I/OType\nNA VCCINT AB30 NA\nNA VCCINT AB32 NA\nNA VCCINT AC13 NA\nNA VCCINT AC15 NA\nNA VCCINT AC17 NA\nNA VCCINT AC21 NA\nNA VCCINT AC29 NA\nNA VCCINT AC31 NA\nNA VCCINT AC33 NA\nNA VCCINT AD12 NA\nNA VCCINT AD14 NA\nNA VCCINT AD16 NA\nNA VCCINT AD20 NA\nNA VCCINT AD28 NA\nNA VCCINT AD30 NA\nNA VCCINT AD32 NA\nNA VCCINT AE13 NA\nNA VCCINT AE15 NA\nNA VCCINT AE17 NA\nNA VCCINT AE21 NA\nNA VCCINT AE29 NA\nNA VCCINT AE31 NA\nNA VCCINT AE33 NA\nNA VCCINT AF12 NA\nNA VCCINT AF14 NA\nNA VCCINT AF16 NA\nNA VCCINT AF20 NA\nNA VCCINT AF22 NA\nNA VCCINT AF28 NA\nNA VCCINT AF30 NA\nNA VCCINT AF32 NA\nNA VCCINT AG13 NA\nNA VCCINT AG15 NA\nNA VCCINT AG17 NA\nNA VCCINT AG21 NA\nNA VCCINT AG23 NA\nNA VCCINT AG29 NA\nNA VCCINT AG31 NA\nNA VCCINT AG33 NA\nNA VCCINT AH12 NA\n181BQ7VSeriesBank Pinname Pin I/OType\nNA VCCINT AH14 NA\nNA VCCINT AH16 NA\nNA VCCINT AH20 NA\nNA VCCINT AH22 NA\nNA VCCINT AH28 NA\nNA VCCINT AH30 NA\nNA VCCINT AH32 NA\nNA VCCINT AJ15 NA\nNA VCCINT AJ17 NA\nNA VCCINT AJ33 NA\nNA VCCINT V12 NA\nNA VCCINT V14 NA\nNA VCCINT V20 NA\nNA VCCINT V22 NA\nNA VCCINT V28 NA\nNA VCCINT V30 NA\nNA VCCINT V32 NA\nNA VCCINT W13 NA\nNA VCCINT W15 NA\nNA VCCINT W17 NA\nNA VCCINT W21 NA\nNA VCCINT W23 NA\nNA VCCINT W29 NA\nNA VCCINT W31 NA\nNA VCCINT W33 NA\nNA VCCINT Y12 NA\nNA VCCINT Y14 NA\nNA VCCINT Y16 NA\nNA VCCINT Y20 NA\nNA VCCINT Y22 NA\nNA VCCINT Y28 NA\nNA VCCINT Y30 NA\nNA VCCINT Y32 NA\nNA VCCAUX AA27 NA\nNA VCCAUX AB18 NA\nNA VCCAUX AC27 NA\nNA VCCAUX AD18 NA\nNA VCCAUX AE27 NA\nNA VCCAUX AF18 NA\nNA VCCAUX AG27 NA\n182BQ7VSeriesBank Pinname Pin I/OType\nNA VCCAUX AH18 NA\nNA VCCAUX AJ27 NA\nNA VCCAUX V18 NA\nNA VCCAUX W27 NA\nNA VCCAUX Y18 NA\nNA VCCAUX_IO_G3 AA19 NA\nNA VCCAUX_IO_G3 AC19 NA\nNA VCCAUX_IO_G3 W19 NA\nNA VCCAUX_IO_G2 AE19 NA\nNA VCCAUX_IO_G2 AG19 NA\nNA VCCAUX_IO_G2 AJ19 NA\nNA VCCAUX_IO_G1 AB26 NA\nNA VCCAUX_IO_G1 V26 NA\nNA VCCAUX_IO_G1 Y26 NA\nNA VCCAUX_IO_G0 AD26 NA\nNA VCCAUX_IO_G0 AF26 NA\nNA VCCAUX_IO_G0 AH26 NA\n14 VCCO_14 AL27 NA\n14 VCCO_14 AP28 NA\n14 VCCO_14 AU29 NA\n14 VCCO_14 AY30 NA\n14 VCCO_14 BA27 NA\n14 VCCO_14 BD28 NA\n15 VCCO_15 AJ23 NA\n15 VCCO_15 AM24 NA\n15 VCCO_15 AR25 NA\n15 VCCO_15 AV26 NA\n15 VCCO_15 AW23 NA\n15 VCCO_15 BB24 NA\n16 VCCO_16 AK30 NA\n16 VCCO_16 AN31 NA\n16 VCCO_16 AT32 NA\n16 VCCO_16 AW33 NA\n16 VCCO_16 BB34 NA\n16 VCCO_16 BC31 NA\n17 VCCO_17 B24 NA\n17 VCCO_17 E25 NA\n17 VCCO_17 H26 NA\n17 VCCO_17 J23 NA\n17 VCCO_17 M24 NA\n183BQ7VSeriesBank Pinname Pin I/OType\n17 VCCO_17 R25 NA\n18 VCCO_18 C31 NA\n18 VCCO_18 F32 NA\n18 VCCO_18 J33 NA\n18 VCCO_18 K30 NA\n18 VCCO_18 N31 NA\n18 VCCO_18 T32 NA\n19 VCCO_19 A27 NA\n19 VCCO_19 D28 NA\n19 VCCO_19 G29 NA\n19 VCCO_19 L27 NA\n19 VCCO_19 P28 NA\n19 VCCO_19 U29 NA\n34 VCCO_34 AL17 NA\n34 VCCO_34 AP18 NA\n34 VCCO_34 AR15 NA\n34 VCCO_34 AV16 NA\n34 VCCO_34 BA17 NA\n34 VCCO_34 BD18 NA\n35 VCCO_35 AK20 NA\n35 VCCO_35 AN21 NA\n35 VCCO_35 AT22 NA\n35 VCCO_35 AU19 NA\n35 VCCO_35 AY20 NA\n35 VCCO_35 BC21 NA\n36 VCCO_36 AJ13 NA\n36 VCCO_36 AM14 NA\n36 VCCO_36 AT12 NA\n36 VCCO_36 AW13 NA\n36 VCCO_36 AY10 NA\n36 VCCO_36 BB14 NA\n36 VCCO_36 BC11 NA\n37 VCCO_37 C21 NA\n37 VCCO_37 F22 NA\n37 VCCO_37 G19 NA\n37 VCCO_37 K20 NA\n37 VCCO_37 N21 NA\n37 VCCO_37 T22 NA\n37 VCCO_37 U19 NA\n38 VCCO_38 B14 NA\n184BQ7VSeriesBank Pinname Pin I/OType\n38 VCCO_38 E15 NA\n38 VCCO_38 F12 NA\n38 VCCO_38 J13 NA\n38 VCCO_38 M14 NA\n38 VCCO_38 T12 NA\n39 VCCO_39 A17 NA\n39 VCCO_39 D18 NA\n39 VCCO_39 H16 NA\n39 VCCO_39 L17 NA\n39 VCCO_39 P18 NA\n39 VCCO_39 R15 NA\n39 VCCO_39 V16 NA\n0 VCCO_0 AE12 NA\n0 VCCO_0 AG12 NA\nNA VCCBRAM AA25 NA\nNA VCCBRAM AB24 NA\nNA VCCBRAM AC25 NA\nNA VCCBRAM AD24 NA\nNA VCCBRAM AE25 NA\nNA VCCBRAM AF24 NA\nNA VCCBRAM AG25 NA\nNA VCCBRAM AH24 NA\nNA VCCBRAM V24 NA\nNA VCCBRAM W25 NA\nNA VCCBRAM Y24 NA\nNA NC AJ9 NA\nNA NC AJ10 NA\nNA NC AJ35 NA\nNA NC AJ36 NA\n185BQ7VSeriesService&Supply\nAddress：No.2,NorthSiyingmenRoad,DonggaodiStreet,FengtaiDistrict,Beijing,\nP.R.China\nDepartment：InternationalCooperationDepartment\nTelephone：+86(10)68757343\nFax： +86(10)68757706\nPostcode：100076\n"}]
!==============================================================================!
### Component Summary: BQ7VX690TBG1927

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Internal Supply Voltage (VCCINT): 0.97V to 1.03V
  - Auxiliary Supply Voltage (VCCAUX): 1.71V to 1.89V
  - Block RAM Supply Voltage (VCCBRAM): 0.97V to 1.03V
  - Output Driver Supply Voltage (VCCO): 1.14V to 3.465V (for 3.3V I/O banks) and 1.14V to 1.89V (for 1.8V I/O banks)

- **Current Ratings:**
  - Maximum current through any pin when forward biasing the clamp diode: 10mA

- **Power Consumption:**
  - Core Power Consumption: 1.0V core voltage
  - Power-saving features integrated in DSP slices and GTH transceivers

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -55°C to +125°C
  - Storage Temperature (TSTG): -65°C to +150°C

- **Package Type:**
  - PBGA1927 (Plastic Ball Grid Array with 1927 balls)

- **Special Features:**
  - Configurable Logic Blocks (CLB) with 6-input LUTs
  - Integrated DSP slices for high-performance digital signal processing
  - Low-Power Gigabit Transceivers (GTH) supporting up to 8.5Gb/s line rates
  - Integrated PCI Express blocks compliant with PCI Express Base Specification 3.0
  - On-chip XADC (Analog-to-Digital Converter) with 12-bit resolution and 1MSPS sampling rate
  - Enhanced security features addressing hardware vulnerabilities

- **Moisture Sensitive Level (MSL):**
  - MSL according to JEDEC J-STD-020E: Level 2

#### Description:
The **BQ7VX690TBG1927** is a high-performance Field Programmable Gate Array (FPGA) from the BQ7V series developed by Beijing Microelectronics Technology Institute. It is built on a 28nm CMOS process technology and is designed for applications requiring high logic density, high-speed processing, and advanced security features. The FPGA includes a rich set of configurable logic blocks, DSP slices, and integrated transceivers, making it suitable for complex digital designs.

#### Typical Applications:
- **Communication Systems:** Used in high-speed interface circuits for communication equipment, enabling efficient data transmission and exchange.
- **Digital Signal Processing:** Ideal for applications requiring complex mathematical algorithms, leveraging the FPGA's internal resources for real-time processing.
- **Embedded Systems:** Utilized in System on Chip (SoC) designs, allowing for the development of custom embedded system software.
- **Data Acquisition and Control:** The integrated XADC allows for monitoring of physical parameters, making it suitable for industrial control applications.

This FPGA is particularly well-suited for applications in telecommunications, automotive, aerospace, and industrial automation, where performance, flexibility, and reliability are critical.