{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581359993750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581359993751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 03:39:53 2020 " "Processing started: Tue Feb 11 03:39:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581359993751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581359993751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off khu_sensor -c khu_sensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off khu_sensor -c khu_sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581359993751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581359993936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232_UART/rs232_uart/synthesis/rs232_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232_UART/rs232_uart/synthesis/rs232_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_uart " "Found entity 1: rs232_uart" {  } { { "RS232_UART/rs232_uart/synthesis/rs232_uart.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/rs232_uart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581359999797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581359999797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581359999797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581359999797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581359999798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581359999798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581359999798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581359999798 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1581359999799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581359999799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581359999799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_uart_rs232_0 " "Found entity 1: rs232_uart_rs232_0" {  } { { "RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581359999799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581359999799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MPR_TOUCH_STATUS_0_REG mpr_touch_status_0_reg sensor_core.v(109) " "Verilog HDL Declaration information at sensor_core.v(109): object \"MPR_TOUCH_STATUS_0_REG\" differs only in case from object \"mpr_touch_status_0_reg\" in the same scope" {  } { { "Source/Sensor_Core/sensor_core.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v" 109 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581359999800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MPR_TOUCH_STATUS_1_REG mpr_touch_status_1_reg sensor_core.v(110) " "Verilog HDL Declaration information at sensor_core.v(110): object \"MPR_TOUCH_STATUS_1_REG\" differs only in case from object \"mpr_touch_status_1_reg\" in the same scope" {  } { { "Source/Sensor_Core/sensor_core.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v" 110 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581359999800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Sensor_Core/sensor_core.v 1 1 " "Found 1 design units, including 1 entities, in source file Source/Sensor_Core/sensor_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_core " "Found entity 1: sensor_core" {  } { { "Source/Sensor_Core/sensor_core.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581359999800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581359999800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/ADS1292/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file Source/ADS1292/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "Source/ADS1292/spi_master.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/spi_master.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581359999801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581359999801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/ADS1292/ads1292_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Source/ADS1292/ads1292_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ads1292_controller " "Found entity 1: ads1292_controller" {  } { { "Source/ADS1292/ads1292_controller.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581359999802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581359999802 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mpr121_controller.v(280) " "Verilog HDL information at mpr121_controller.v(280): always construct contains both blocking and non-blocking assignments" {  } { { "Source/MPR121/mpr121_controller.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/mpr121_controller.v" 280 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1581359999802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/MPR121/mpr121_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Source/MPR121/mpr121_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpr121_controller " "Found entity 1: mpr121_controller" {  } { { "Source/MPR121/mpr121_controller.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/mpr121_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581359999802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581359999802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/MPR121/i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file Source/MPR121/i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "Source/MPR121/i2c_master.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/i2c_master.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581359999803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581359999803 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "khu_sensor_top.v(203) " "Verilog HDL Module Instantiation warning at khu_sensor_top.v(203): ignored dangling comma in List of Port Connections" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 203 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1581359999804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/khu_sensor_top.v 1 1 " "Found 1 design units, including 1 entities, in source file Source/khu_sensor_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 khu_sensor_top " "Found entity 1: khu_sensor_top" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581359999804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581359999804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "khu_PLL/my_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file khu_PLL/my_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll " "Found entity 1: my_pll" {  } { { "khu_PLL/my_pll.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/khu_PLL/my_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581359999805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581359999805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "khu_sensor_top " "Elaborating entity \"khu_sensor_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581359999854 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16..12\] khu_sensor_top.v(7) " "Output port \"LEDR\[16..12\]\" at khu_sensor_top.v(7) has no driver" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581359999857 "|khu_sensor_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..2\] khu_sensor_top.v(8) " "Output port \"LEDG\[7..2\]\" at khu_sensor_top.v(8) has no driver" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581359999857 "|khu_sensor_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll my_pll:khu_pll " "Elaborating entity \"my_pll\" for hierarchy \"my_pll:khu_pll\"" {  } { { "Source/khu_sensor_top.v" "khu_pll" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581359999871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_pll:khu_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"my_pll:khu_pll\|altpll:altpll_component\"" {  } { { "khu_PLL/my_pll.v" "altpll_component" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/khu_PLL/my_pll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581359999911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_pll:khu_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"my_pll:khu_pll\|altpll:altpll_component\"" {  } { { "khu_PLL/my_pll.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/khu_PLL/my_pll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581359999918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_pll:khu_pll\|altpll:altpll_component " "Instantiated megafunction \"my_pll:khu_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50000000 " "Parameter \"clk1_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 5 " "Parameter \"clk3_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581359999918 ""}  } { { "khu_PLL/my_pll.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/khu_PLL/my_pll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581359999918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll_altpll " "Found entity 1: my_pll_altpll" {  } { { "db/my_pll_altpll.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/my_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581359999946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581359999946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll_altpll my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated " "Elaborating entity \"my_pll_altpll\" for hierarchy \"my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jin/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581359999946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_uart rs232_uart:rs232_uart " "Elaborating entity \"rs232_uart\" for hierarchy \"rs232_uart:rs232_uart\"" {  } { { "Source/khu_sensor_top.v" "rs232_uart" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581359999958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_uart_rs232_0 rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0 " "Elaborating entity \"rs232_uart_rs232_0\" for hierarchy \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\"" {  } { { "RS232_UART/rs232_uart/synthesis/rs232_uart.v" "rs232_0" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/rs232_uart.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581359999960 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity rs232_uart_rs232_0.v(104) " "Verilog HDL or VHDL warning at rs232_uart_rs232_0.v(104): object \"write_data_parity\" assigned a value but never read" {  } { { "RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581359999960 "|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" "RS232_In_Deserializer" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581359999965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581359999967 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (8)" {  } { { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581359999968 "|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581359999970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360000082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360000085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581360000085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581360000085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581360000085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581360000085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581360000085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581360000085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581360000085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581360000085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581360000085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581360000085 ""}  } { { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581360000085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a341 " "Found entity 1: scfifo_a341" {  } { { "db/scfifo_a341.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/scfifo_a341.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360000108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360000108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a341 rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated " "Elaborating entity \"scfifo_a341\" for hierarchy \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/jin/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360000109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tq31 " "Found entity 1: a_dpfifo_tq31" {  } { { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360000112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360000112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tq31 rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo " "Elaborating entity \"a_dpfifo_tq31\" for hierarchy \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\"" {  } { { "db/scfifo_a341.tdf" "dpfifo" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/scfifo_a341.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360000112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqb1 " "Found entity 1: altsyncram_dqb1" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360000139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360000139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqb1 rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram " "Elaborating entity \"altsyncram_dqb1\" for hierarchy \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\"" {  } { { "db/a_dpfifo_tq31.tdf" "FIFOram" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360000139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360000168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360000168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tq31.tdf" "almost_full_comparer" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360000168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_tq31.tdf" "three_comparison" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360000170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360000195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360000195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tq31.tdf" "rd_ptr_msb" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360000196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360000221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360000221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_tq31.tdf" "usedw_counter" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360000221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360000247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360000247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_tq31.tdf" "wr_ptr" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360000247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" "RS232_Out_Serializer" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360000251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor_core sensor_core:sensor_core " "Elaborating entity \"sensor_core\" for hierarchy \"sensor_core:sensor_core\"" {  } { { "Source/khu_sensor_top.v" "sensor_core" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360000355 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wait_timeout_reg sensor_core.v(258) " "Verilog HDL or VHDL warning at sensor_core.v(258): object \"wait_timeout_reg\" assigned a value but never read" {  } { { "Source/Sensor_Core/sensor_core.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581360000356 "|khu_sensor_top|sensor_core:sensor_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 sensor_core.v(278) " "Verilog HDL assignment warning at sensor_core.v(278): truncated value with size 8 to match size of target (1)" {  } { { "Source/Sensor_Core/sensor_core.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581360000357 "|khu_sensor_top|sensor_core:sensor_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 sensor_core.v(279) " "Verilog HDL assignment warning at sensor_core.v(279): truncated value with size 8 to match size of target (1)" {  } { { "Source/Sensor_Core/sensor_core.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581360000357 "|khu_sensor_top|sensor_core:sensor_core"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ads1292_command_out sensor_core.v(259) " "Verilog HDL Always Construct warning at sensor_core.v(259): inferring latch(es) for variable \"ads1292_command_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Source/Sensor_Core/sensor_core.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v" 259 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581360000361 "|khu_sensor_top|sensor_core:sensor_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ads1292_command_out\[0\] sensor_core.v(259) " "Inferred latch for \"ads1292_command_out\[0\]\" at sensor_core.v(259)" {  } { { "Source/Sensor_Core/sensor_core.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360000368 "|khu_sensor_top|sensor_core:sensor_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ads1292_command_out\[1\] sensor_core.v(259) " "Inferred latch for \"ads1292_command_out\[1\]\" at sensor_core.v(259)" {  } { { "Source/Sensor_Core/sensor_core.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360000368 "|khu_sensor_top|sensor_core:sensor_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ads1292_command_out\[2\] sensor_core.v(259) " "Inferred latch for \"ads1292_command_out\[2\]\" at sensor_core.v(259)" {  } { { "Source/Sensor_Core/sensor_core.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360000368 "|khu_sensor_top|sensor_core:sensor_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ads1292_command_out\[3\] sensor_core.v(259) " "Inferred latch for \"ads1292_command_out\[3\]\" at sensor_core.v(259)" {  } { { "Source/Sensor_Core/sensor_core.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360000368 "|khu_sensor_top|sensor_core:sensor_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ads1292_command_out\[4\] sensor_core.v(259) " "Inferred latch for \"ads1292_command_out\[4\]\" at sensor_core.v(259)" {  } { { "Source/Sensor_Core/sensor_core.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360000368 "|khu_sensor_top|sensor_core:sensor_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ads1292_command_out\[5\] sensor_core.v(259) " "Inferred latch for \"ads1292_command_out\[5\]\" at sensor_core.v(259)" {  } { { "Source/Sensor_Core/sensor_core.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360000368 "|khu_sensor_top|sensor_core:sensor_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ads1292_command_out\[6\] sensor_core.v(259) " "Inferred latch for \"ads1292_command_out\[6\]\" at sensor_core.v(259)" {  } { { "Source/Sensor_Core/sensor_core.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360000368 "|khu_sensor_top|sensor_core:sensor_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ads1292_command_out\[7\] sensor_core.v(259) " "Inferred latch for \"ads1292_command_out\[7\]\" at sensor_core.v(259)" {  } { { "Source/Sensor_Core/sensor_core.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360000368 "|khu_sensor_top|sensor_core:sensor_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpr121_controller mpr121_controller:mpr121_controller " "Elaborating entity \"mpr121_controller\" for hierarchy \"mpr121_controller:mpr121_controller\"" {  } { { "Source/khu_sensor_top.v" "mpr121_controller" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360000411 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mpr121_controller.v(315) " "Verilog HDL Case Statement information at mpr121_controller.v(315): all case item expressions in this case statement are onehot" {  } { { "Source/MPR121/mpr121_controller.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/mpr121_controller.v" 315 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1581360000413 "|khu_sensor_top|mpr121_controller:mpr121_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master mpr121_controller:mpr121_controller\|i2c_master:i2c_master " "Elaborating entity \"i2c_master\" for hierarchy \"mpr121_controller:mpr121_controller\|i2c_master:i2c_master\"" {  } { { "Source/MPR121/mpr121_controller.v" "i2c_master" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/mpr121_controller.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360000425 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scl_posedge i2c_master.v(285) " "Verilog HDL or VHDL warning at i2c_master.v(285): object \"scl_posedge\" assigned a value but never read" {  } { { "Source/MPR121/i2c_master.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/i2c_master.v" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581360000426 "|khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scl_negedge i2c_master.v(286) " "Verilog HDL or VHDL warning at i2c_master.v(286): object \"scl_negedge\" assigned a value but never read" {  } { { "Source/MPR121/i2c_master.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/i2c_master.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581360000426 "|khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(487) " "Verilog HDL assignment warning at i2c_master.v(487): truncated value with size 32 to match size of target (4)" {  } { { "Source/MPR121/i2c_master.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/i2c_master.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581360000427 "|khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(536) " "Verilog HDL assignment warning at i2c_master.v(536): truncated value with size 32 to match size of target (4)" {  } { { "Source/MPR121/i2c_master.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/i2c_master.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581360000427 "|khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(567) " "Verilog HDL assignment warning at i2c_master.v(567): truncated value with size 32 to match size of target (4)" {  } { { "Source/MPR121/i2c_master.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/i2c_master.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581360000427 "|khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 i2c_master.v(631) " "Verilog HDL assignment warning at i2c_master.v(631): truncated value with size 32 to match size of target (17)" {  } { { "Source/MPR121/i2c_master.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/MPR121/i2c_master.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581360000428 "|khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads1292_controller ads1292_controller:ads1292_controller " "Elaborating entity \"ads1292_controller\" for hierarchy \"ads1292_controller:ads1292_controller\"" {  } { { "Source/khu_sensor_top.v" "ads1292_controller" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360000456 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idle_mode_reg ads1292_controller.v(176) " "Verilog HDL or VHDL warning at ads1292_controller.v(176): object \"idle_mode_reg\" assigned a value but never read" {  } { { "Source/ADS1292/ads1292_controller.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581360000456 "|khu_sensor_top|ads1292_controller:ads1292_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ads1292_fail ads1292_controller.v(218) " "Verilog HDL Always Construct warning at ads1292_controller.v(218): inferring latch(es) for variable \"ads1292_fail\", which holds its previous value in one or more paths through the always construct" {  } { { "Source/ADS1292/ads1292_controller.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v" 218 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581360000460 "|khu_sensor_top|ads1292_controller:ads1292_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ads1292_fail ads1292_controller.v(218) " "Inferred latch for \"ads1292_fail\" at ads1292_controller.v(218)" {  } { { "Source/ADS1292/ads1292_controller.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360000464 "|khu_sensor_top|ads1292_controller:ads1292_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master ads1292_controller:ads1292_controller\|spi_master:spi_master " "Elaborating entity \"spi_master\" for hierarchy \"ads1292_controller:ads1292_controller\|spi_master:spi_master\"" {  } { { "Source/ADS1292/ads1292_controller.v" "spi_master" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360000487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_master.v(115) " "Verilog HDL assignment warning at spi_master.v(115): truncated value with size 32 to match size of target (5)" {  } { { "Source/ADS1292/spi_master.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/spi_master.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581360000487 "|khu_sensor_top|ads1292_controller:ads1292_controller|spi_master:spi_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_master.v(122) " "Verilog HDL assignment warning at spi_master.v(122): truncated value with size 32 to match size of target (5)" {  } { { "Source/ADS1292/spi_master.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/spi_master.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581360000487 "|khu_sensor_top|ads1292_controller:ads1292_controller|spi_master:spi_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spi_master.v(124) " "Verilog HDL assignment warning at spi_master.v(124): truncated value with size 32 to match size of target (8)" {  } { { "Source/ADS1292/spi_master.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/spi_master.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581360000487 "|khu_sensor_top|ads1292_controller:ads1292_controller|spi_master:spi_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spi_master.v(129) " "Verilog HDL assignment warning at spi_master.v(129): truncated value with size 32 to match size of target (8)" {  } { { "Source/ADS1292/spi_master.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/spi_master.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581360000487 "|khu_sensor_top|ads1292_controller:ads1292_controller|spi_master:spi_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi_master.v(186) " "Verilog HDL assignment warning at spi_master.v(186): truncated value with size 32 to match size of target (3)" {  } { { "Source/ADS1292/spi_master.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/spi_master.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581360000488 "|khu_sensor_top|ads1292_controller:ads1292_controller|spi_master:spi_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi_master.v(216) " "Verilog HDL assignment warning at spi_master.v(216): truncated value with size 32 to match size of target (3)" {  } { { "Source/ADS1292/spi_master.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/spi_master.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581360000488 "|khu_sensor_top|ads1292_controller:ads1292_controller|spi_master:spi_master"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4424 " "Found entity 1: altsyncram_4424" {  } { { "db/altsyncram_4424.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_4424.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360001443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360001443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/mux_vsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360001548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360001548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360001582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360001582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ii " "Found entity 1: cntr_0ii" {  } { { "db/cntr_0ii.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_0ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360001626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360001626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360001651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360001651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_o9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360001682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360001682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_igi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360001722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360001722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360001746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360001746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360001779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360001779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360001803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360001803 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360002017 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1581360002080 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.02.11.03:40:04 Progress: Loading slddecd0bbc/alt_sld_fab_wrapper_hw.tcl " "2020.02.11.03:40:04 Progress: Loading slddecd0bbc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360004481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360005570 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360005650 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360005924 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360005948 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360005970 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360006002 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360006004 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360006004 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1581360010246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddecd0bbc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddecd0bbc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddecd0bbc/alt_sld_fab.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360010360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360010360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360010388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360010388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360010388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360010388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360010409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360010409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360010442 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360010442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360010442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/ip/slddecd0bbc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581360010464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360010464 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[0\] " "Synthesized away node \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf" 38 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jin/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" 249 0 0 } } { "RS232_UART/rs232_uart/synthesis/rs232_uart.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/rs232_uart.v" 34 0 0 } } { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581360010897 "|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[1\] " "Synthesized away node \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf" 68 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jin/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" 249 0 0 } } { "RS232_UART/rs232_uart/synthesis/rs232_uart.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/rs232_uart.v" 34 0 0 } } { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581360010897 "|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[2\] " "Synthesized away node \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf" 98 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jin/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" 249 0 0 } } { "RS232_UART/rs232_uart/synthesis/rs232_uart.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/rs232_uart.v" 34 0 0 } } { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581360010897 "|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[3\] " "Synthesized away node \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf" 128 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jin/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" 249 0 0 } } { "RS232_UART/rs232_uart/synthesis/rs232_uart.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/rs232_uart.v" 34 0 0 } } { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581360010897 "|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[4\] " "Synthesized away node \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf" 158 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jin/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" 249 0 0 } } { "RS232_UART/rs232_uart/synthesis/rs232_uart.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/rs232_uart.v" 34 0 0 } } { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581360010897 "|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[5\] " "Synthesized away node \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf" 188 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jin/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" 249 0 0 } } { "RS232_UART/rs232_uart/synthesis/rs232_uart.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/rs232_uart.v" 34 0 0 } } { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581360010897 "|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[6\] " "Synthesized away node \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf" 218 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jin/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" 249 0 0 } } { "RS232_UART/rs232_uart/synthesis/rs232_uart.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/rs232_uart.v" 34 0 0 } } { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581360010897 "|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[7\] " "Synthesized away node \"rs232_uart:rs232_uart\|rs232_uart_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/altsyncram_dqb1.tdf" 248 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jin/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/submodules/rs232_uart_rs232_0.v" 249 0 0 } } { "RS232_UART/rs232_uart/synthesis/rs232_uart.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/RS232_UART/rs232_uart/synthesis/rs232_uart.v" 34 0 0 } } { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581360010897 "|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1581360010897 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1581360010897 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581360011737 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Source/ADS1292/ads1292_controller.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v" 24 -1 0 } } { "Source/ADS1292/spi_master.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/spi_master.v" 174 -1 0 } } { "Source/ADS1292/spi_master.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/spi_master.v" 208 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1581360011791 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1581360011791 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581360012074 "|khu_sensor_top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581360012074 "|khu_sensor_top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581360012074 "|khu_sensor_top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581360012074 "|khu_sensor_top|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581360012074 "|khu_sensor_top|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581360012074 "|khu_sensor_top|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581360012074 "|khu_sensor_top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581360012074 "|khu_sensor_top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581360012074 "|khu_sensor_top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581360012074 "|khu_sensor_top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581360012074 "|khu_sensor_top|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581360012074 "|khu_sensor_top|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADS1292_RESET VCC " "Pin \"ADS1292_RESET\" is stuck at VCC" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581360012074 "|khu_sensor_top|ADS1292_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581360012074 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360012161 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581360012913 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/output_files/khu_sensor.map.smsg " "Generated suppressed messages file /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/output_files/khu_sensor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360013011 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 259 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 259 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1581360013922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581360013998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581360013998 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/my_pll_altpll.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/my_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/jin/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "khu_PLL/my_pll.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/khu_PLL/my_pll.v" 115 0 0 } } { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 41 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1581360014171 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MPR121_IRQ " "No output dependent on input pin \"MPR121_IRQ\"" {  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581360014291 "|khu_sensor_top|MPR121_IRQ"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1581360014291 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3277 " "Implemented 3277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581360014292 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581360014292 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1581360014292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3108 " "Implemented 3108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581360014292 ""} { "Info" "ICUT_CUT_TM_RAMS" "121 " "Implemented 121 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1581360014292 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1581360014292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581360014292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1402 " "Peak virtual memory: 1402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581360014318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 03:40:14 2020 " "Processing ended: Tue Feb 11 03:40:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581360014318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581360014318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581360014318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581360014318 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1581360043276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581360043277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 03:40:43 2020 " "Processing started: Tue Feb 11 03:40:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581360043277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1581360043277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off khu_sensor -c khu_sensor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off khu_sensor -c khu_sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1581360043277 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1581360043309 ""}
{ "Info" "0" "" "Project  = khu_sensor" {  } {  } 0 0 "Project  = khu_sensor" 0 0 "Fitter" 0 0 1581360043309 ""}
{ "Info" "0" "" "Revision = khu_sensor" {  } {  } 0 0 "Revision = khu_sensor" 0 0 "Fitter" 0 0 1581360043309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1581360043403 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "khu_sensor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"khu_sensor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1581360043418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581360043460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581360043460 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_pll_altpll.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/my_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 1140 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1581360043514 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/my_pll_altpll.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/my_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 1143 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1581360043514 ""}  } { { "db/my_pll_altpll.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/my_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 1140 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1581360043514 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1581360043754 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1581360043758 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581360043842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581360043842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581360043842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581360043842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581360043842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581360043842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581360043842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581360043842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1581360043842 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1581360043842 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/jin/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jin/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 10133 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581360043854 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/jin/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jin/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 10135 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581360043854 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/jin/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jin/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 10137 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581360043854 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/jin/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jin/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 10139 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581360043854 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/jin/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jin/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 10141 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1581360043854 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1581360043854 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1581360043856 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1581360044305 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581360045171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581360045171 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581360045171 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1581360045171 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "khu_sensor.sdc " "Synopsys Design Constraints File file not found: 'khu_sensor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1581360045191 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50M " "Node: CLOCK_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ads1292_controller:ads1292_controller\|spi_master:spi_master\|o_SPI_MOSI CLOCK_50M " "Register ads1292_controller:ads1292_controller\|spi_master:spi_master\|o_SPI_MOSI is being clocked by CLOCK_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581360045197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1581360045197 "|khu_sensor_top|CLOCK_50M"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: khu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: khu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1581360045210 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: khu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: khu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1581360045210 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1581360045210 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581360045210 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581360045210 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1581360045210 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1581360045211 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581360045211 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581360045211 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581360045211 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1581360045211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50M~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50M~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581360045509 ""}  } { { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 10113 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581360045509 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581360045509 ""}  } { { "db/my_pll_altpll.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/my_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 1140 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581360045509 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581360045509 ""}  } { { "db/my_pll_altpll.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/my_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 1140 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581360045509 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581360045509 ""}  } { { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 2607 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581360045509 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581360045509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/jin/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 6215 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581360045509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/jin/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 3284 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581360045509 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1581360045509 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/jin/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 4646 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581360045509 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|locked  " "Automatically promoted node my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1581360045509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_core:sensor_core\|ads_run_set " "Destination node sensor_core:sensor_core\|ads_run_set" {  } { { "Source/Sensor_Core/sensor_core.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/Sensor_Core/sensor_core.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 984 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581360045509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ads1292_controller:ads1292_controller\|lstate.ST_SDATAC_INIT " "Destination node ads1292_controller:ads1292_controller\|lstate.ST_SDATAC_INIT" {  } { { "Source/ADS1292/ads1292_controller.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 511 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581360045509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ads1292_controller:ads1292_controller\|lstate.ST_RDATAC_INIT " "Destination node ads1292_controller:ads1292_controller\|lstate.ST_RDATAC_INIT" {  } { { "Source/ADS1292/ads1292_controller.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 508 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581360045509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ads1292_controller:ads1292_controller\|lstate.ST_RDATAC_DATA_READY " "Destination node ads1292_controller:ads1292_controller\|lstate.ST_RDATAC_DATA_READY" {  } { { "Source/ADS1292/ads1292_controller.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 509 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581360045509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ads1292_controller:ads1292_controller\|lstate.ST_WREG_FINISH " "Destination node ads1292_controller:ads1292_controller\|lstate.ST_WREG_FINISH" {  } { { "Source/ADS1292/ads1292_controller.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581360045509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ads1292_controller:ads1292_controller\|lstate.ST_RREG_FINISH " "Destination node ads1292_controller:ads1292_controller\|lstate.ST_RREG_FINISH" {  } { { "Source/ADS1292/ads1292_controller.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/ADS1292/ads1292_controller.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 507 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1581360045509 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1581360045509 ""}  } { { "db/my_pll_altpll.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/my_pll_altpll.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 1146 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581360045509 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1581360045987 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1581360045992 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1581360045992 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581360045998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581360046007 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1581360046015 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1581360046015 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1581360046020 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1581360046130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1581360046135 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1581360046135 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/my_pll_altpll.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/my_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/jin/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "khu_PLL/my_pll.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/khu_PLL/my_pll.v" 115 0 0 } } { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 41 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1581360046187 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 clk\[0\] GPIO_0~output " "PLL \"my_pll:khu_pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"GPIO_0~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/my_pll_altpll.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/db/my_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/jin/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "khu_PLL/my_pll.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/khu_PLL/my_pll.v" 115 0 0 } } { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 41 0 0 } } { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 14 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1581360046187 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581360046650 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1581360046662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1581360048340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581360048699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1581360048753 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1581360049703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581360049703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1581360050196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1581360053517 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1581360053517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1581360053815 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1581360053815 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1581360053815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581360053816 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1581360053920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581360054003 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581360054378 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581360054414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581360054766 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581360055552 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "/home/jin/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jin/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { UART_RXD } } } { "/home/jin/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jin/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "Source/khu_sensor_top.v" "" { Text "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/Source/khu_sensor_top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/" { { 0 { 0 ""} 0 180 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1581360056376 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1581360056376 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/output_files/khu_sensor.fit.smsg " "Generated suppressed messages file /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/output_files/khu_sensor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1581360056579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1805 " "Peak virtual memory: 1805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581360057312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 03:40:57 2020 " "Processing ended: Tue Feb 11 03:40:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581360057312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581360057312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581360057312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1581360057312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1581360086617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581360086618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 03:41:26 2020 " "Processing started: Tue Feb 11 03:41:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581360086618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1581360086618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off khu_sensor -c khu_sensor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off khu_sensor -c khu_sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1581360086618 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1581360088785 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1581360088864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1083 " "Peak virtual memory: 1083 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581360089669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 03:41:29 2020 " "Processing ended: Tue Feb 11 03:41:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581360089669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581360089669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581360089669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1581360089669 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1581360114973 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1581360118722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581360118723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 03:41:58 2020 " "Processing started: Tue Feb 11 03:41:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581360118723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360118723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta khu_sensor -c khu_sensor " "Command: quartus_sta khu_sensor -c khu_sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360118723 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1581360118771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360118900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360118946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360118946 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581360119190 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581360119190 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581360119190 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360119190 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "khu_sensor.sdc " "Synopsys Design Constraints File file not found: 'khu_sensor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360119209 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50M " "Node: CLOCK_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ads1292_controller:ads1292_controller\|spi_master:spi_master\|o_SPI_MOSI CLOCK_50M " "Register ads1292_controller:ads1292_controller\|spi_master:spi_master\|o_SPI_MOSI is being clocked by CLOCK_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581360119214 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360119214 "|khu_sensor_top|CLOCK_50M"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: khu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: khu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1581360119412 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: khu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: khu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1581360119412 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360119412 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581360119412 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581360119412 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360119412 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1581360119413 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1581360119418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.047 " "Worst-case setup slack is 41.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360119447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360119447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.047               0.000 altera_reserved_tck  " "   41.047               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360119447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360119447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360119450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360119450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360119450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360119450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.041 " "Worst-case recovery slack is 48.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360119453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360119453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.041               0.000 altera_reserved_tck  " "   48.041               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360119453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360119453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.519 " "Worst-case removal slack is 1.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360119455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360119455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.519               0.000 altera_reserved_tck  " "    1.519               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360119455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360119455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.559 " "Worst-case minimum pulse width slack is 49.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360119456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360119456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.559               0.000 altera_reserved_tck  " "   49.559               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360119456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360119456 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360119492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360119492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360119492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360119492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 340.775 ns " "Worst Case Available Settling Time: 340.775 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360119492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360119492 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360119492 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1581360119494 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360119514 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360119931 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50M " "Node: CLOCK_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ads1292_controller:ads1292_controller\|spi_master:spi_master\|o_SPI_MOSI CLOCK_50M " "Register ads1292_controller:ads1292_controller\|spi_master:spi_master\|o_SPI_MOSI is being clocked by CLOCK_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581360120058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120058 "|khu_sensor_top|CLOCK_50M"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: khu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: khu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1581360120062 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: khu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: khu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1581360120062 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120062 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581360120062 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581360120062 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.940 " "Worst-case setup slack is 41.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.940               0.000 altera_reserved_tck  " "   41.940               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 altera_reserved_tck  " "    0.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.316 " "Worst-case recovery slack is 48.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.316               0.000 altera_reserved_tck  " "   48.316               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.379 " "Worst-case removal slack is 1.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.379               0.000 altera_reserved_tck  " "    1.379               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.487 " "Worst-case minimum pulse width slack is 49.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.487               0.000 altera_reserved_tck  " "   49.487               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120083 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360120119 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360120119 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360120119 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360120119 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.597 ns " "Worst Case Available Settling Time: 341.597 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360120119 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360120119 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120119 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1581360120121 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50M " "Node: CLOCK_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ads1292_controller:ads1292_controller\|spi_master:spi_master\|o_SPI_MOSI CLOCK_50M " "Register ads1292_controller:ads1292_controller\|spi_master:spi_master\|o_SPI_MOSI is being clocked by CLOCK_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1581360120240 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120240 "|khu_sensor_top|CLOCK_50M"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: khu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: khu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1581360120244 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: khu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: khu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1581360120244 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120244 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581360120244 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1581360120244 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.539 " "Worst-case setup slack is 45.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.539               0.000 altera_reserved_tck  " "   45.539               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 altera_reserved_tck  " "    0.183               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.234 " "Worst-case recovery slack is 49.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.234               0.000 altera_reserved_tck  " "   49.234               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.716 " "Worst-case removal slack is 0.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716               0.000 altera_reserved_tck  " "    0.716               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.454 " "Worst-case minimum pulse width slack is 49.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.454               0.000 altera_reserved_tck  " "   49.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581360120260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120260 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360120299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360120299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360120299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360120299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.706 ns " "Worst Case Available Settling Time: 345.706 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360120299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581360120299 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120299 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120576 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1296 " "Peak virtual memory: 1296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581360120642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 03:42:00 2020 " "Processing ended: Tue Feb 11 03:42:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581360120642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581360120642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581360120642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360120642 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1581360149683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581360149684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 03:42:29 2020 " "Processing started: Tue Feb 11 03:42:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581360149684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1581360149684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off khu_sensor -c khu_sensor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off khu_sensor -c khu_sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1581360149684 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "khu_sensor_7_1200mv_85c_slow.vo /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/simulation/modelsim/ simulation " "Generated file khu_sensor_7_1200mv_85c_slow.vo in folder \"/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1581360150434 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "khu_sensor_7_1200mv_0c_slow.vo /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/simulation/modelsim/ simulation " "Generated file khu_sensor_7_1200mv_0c_slow.vo in folder \"/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1581360150612 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "khu_sensor_min_1200mv_0c_fast.vo /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/simulation/modelsim/ simulation " "Generated file khu_sensor_min_1200mv_0c_fast.vo in folder \"/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1581360150790 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "khu_sensor.vo /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/simulation/modelsim/ simulation " "Generated file khu_sensor.vo in folder \"/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1581360150968 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "khu_sensor_7_1200mv_85c_v_slow.sdo /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/simulation/modelsim/ simulation " "Generated file khu_sensor_7_1200mv_85c_v_slow.sdo in folder \"/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1581360151186 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "khu_sensor_7_1200mv_0c_v_slow.sdo /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/simulation/modelsim/ simulation " "Generated file khu_sensor_7_1200mv_0c_v_slow.sdo in folder \"/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1581360151401 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "khu_sensor_min_1200mv_0c_v_fast.sdo /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/simulation/modelsim/ simulation " "Generated file khu_sensor_min_1200mv_0c_v_fast.sdo in folder \"/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1581360151614 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "khu_sensor_v.sdo /home/jin/khu_sensor/khu_sensor_Final/khu_sensor/simulation/modelsim/ simulation " "Generated file khu_sensor_v.sdo in folder \"/home/jin/khu_sensor/khu_sensor_Final/khu_sensor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1581360151829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1364 " "Peak virtual memory: 1364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581360152168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 03:42:32 2020 " "Processing ended: Tue Feb 11 03:42:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581360152168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581360152168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581360152168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1581360152168 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus Prime Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1581360177548 ""}
