{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760491012245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760491012246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 14 22:16:52 2025 " "Processing started: Tue Oct 14 22:16:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760491012246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491012246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processadorAOC -c processadorAOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off processadorAOC -c processadorAOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491012246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760491012879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760491012879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dual_port_ram_single_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_dual_port_ram_single_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_single_clock " "Found entity 1: simple_dual_port_ram_single_clock" {  } { { "simple_dual_port_ram_single_clock.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/simple_dual_port_ram_single_clock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027596 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CPU.v(168) " "Verilog HDL information at CPU.v(168): always construct contains both blocking and non-blocking assignments" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 168 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1760491027599 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "CPU.v(223) " "Verilog HDL Event Control warning at CPU.v(223): event expression contains \"\|\" or \"\|\|\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 223 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1760491027599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fimprocesso fimProcesso CPU.v(77) " "Verilog HDL Declaration information at CPU.v(77): object \"fimprocesso\" differs only in case from object \"fimProcesso\" in the same scope" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760491027600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027600 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "MEMInstrucoes.v(43) " "Verilog HDL Event Control warning at MEMInstrucoes.v(43): event expression contains \"\|\" or \"\|\|\"" {  } { { "MEMInstrucoes.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v" 43 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1760491027604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminstrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file meminstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMInstrucoes " "Found entity 1: MEMInstrucoes" {  } { { "MEMInstrucoes.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecomparacao.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadedecomparacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeDeComparacao " "Found entity 1: unidadeDeComparacao" {  } { { "unidadeDeComparacao.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/unidadeDeComparacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Found entity 1: mux6" {  } { { "mux6.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/mux6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadados.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriadados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaDados " "Found entity 1: MemoriaDados" {  } { { "MemoriaDados.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MemoriaDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadedecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradasaida.v 1 1 " "Found 1 design units, including 1 entities, in source file entradasaida.v" { { "Info" "ISGN_ENTITY_NAME" "1 EntradaSaida " "Found entity 1: EntradaSaida" {  } { { "EntradaSaida.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/EntradaSaida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdesvio.v 1 1 " "Found 1 design units, including 1 entities, in source file muxdesvio.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxDesvio " "Found entity 1: muxDesvio" {  } { { "muxDesvio.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/muxDesvio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaysete.v 1 1 " "Found 1 design units, including 1 entities, in source file displaysete.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaySete " "Found entity 1: displaySete" {  } { { "displaySete.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/displaySete.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paradasistema.v 1 1 " "Found 1 design units, including 1 entities, in source file paradasistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 ParadaSistema " "Found entity 1: ParadaSistema" {  } { { "ParadaSistema.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ParadaSistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monostable.v 1 1 " "Found 1 design units, including 1 entities, in source file monostable.v" { { "Info" "ISGN_ENTITY_NAME" "1 monostable " "Found entity 1: monostable" {  } { { "monostable.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/monostable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/DeBounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsobotao.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsobotao.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulsoBotao " "Found entity 1: pulsoBotao" {  } { { "pulsoBotao.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/pulsoBotao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncebuton.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncebuton.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBouncebuton " "Found entity 1: DeBouncebuton" {  } { { "DeBouncebuton.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/DeBouncebuton.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tratamentobotao.v 1 1 " "Found 1 design units, including 1 entities, in source file tratamentobotao.v" { { "Info" "ISGN_ENTITY_NAME" "1 tratamentoBotao " "Found entity 1: tratamentoBotao" {  } { { "tratamentoBotao.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/tratamentoBotao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/clock_divider.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dual_port_ram_dual_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_dual_port_ram_dual_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_dual_clock " "Found entity 1: simple_dual_port_ram_dual_clock" {  } { { "simple_dual_port_ram_dual_clock.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/simple_dual_port_ram_dual_clock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerenciador_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file gerenciador_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gerenciador_memoria " "Found entity 1: Gerenciador_memoria" {  } { { "Gerenciador_memoria.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/Gerenciador_memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027678 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Escalonador.v(32) " "Verilog HDL information at Escalonador.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "Escalonador.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/Escalonador.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1760491027680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escalonador.v 1 1 " "Found 1 design units, including 1 entities, in source file escalonador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Escalonador " "Found entity 1: Escalonador" {  } { { "Escalonador.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/Escalonador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correcaodesvio.v 1 1 " "Found 1 design units, including 1 entities, in source file correcaodesvio.v" { { "Info" "ISGN_ENTITY_NAME" "1 correcaoDesvio " "Found entity 1: correcaoDesvio" {  } { { "correcaoDesvio.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/correcaoDesvio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027683 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "ContadorDeQuantum.v(16) " "Verilog HDL Event Control warning at ContadorDeQuantum.v(16): event expression contains \"\|\" or \"\|\|\"" {  } { { "ContadorDeQuantum.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ContadorDeQuantum.v" 16 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1760491027685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadordequantum.v 1 1 " "Found 1 design units, including 1 entities, in source file contadordequantum.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorDeQuantum " "Found entity 1: ContadorDeQuantum" {  } { { "ContadorDeQuantum.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ContadorDeQuantum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enderecorelativo.v 1 1 " "Found 1 design units, including 1 entities, in source file enderecorelativo.v" { { "Info" "ISGN_ENTITY_NAME" "1 EnderecoRelativo " "Found entity 1: EnderecoRelativo" {  } { { "EnderecoRelativo.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/EnderecoRelativo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491027692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491027692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "biosEmExecucao CPU.v(93) " "Verilog HDL Implicit Net warning at CPU.v(93): created implicit net for \"biosEmExecucao\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491027692 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(90) " "Verilog HDL Instantiation warning at CPU.v(90): instance has no name" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 90 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1760491027693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760491027995 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "InstrucaIO CPU.v(85) " "Verilog HDL warning at CPU.v(85): object InstrucaIO used but never assigned" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1760491028025 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt CPU.v(197) " "Verilog HDL Always Construct warning at CPU.v(197): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1760491028041 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "processo_atual CPU.v(193) " "Verilog HDL Always Construct warning at CPU.v(193): inferring latch(es) for variable \"processo_atual\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491028041 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Testeprocesso_atual CPU.v(193) " "Verilog HDL Always Construct warning at CPU.v(193): inferring latch(es) for variable \"Testeprocesso_atual\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491028041 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ulaOP CPU.v(210) " "Verilog HDL Always Construct warning at CPU.v(210): variable \"ulaOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1760491028041 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regHI CPU.v(208) " "Verilog HDL Always Construct warning at CPU.v(208): inferring latch(es) for variable \"regHI\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 208 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491028042 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regLO CPU.v(208) " "Verilog HDL Always Construct warning at CPU.v(208): inferring latch(es) for variable \"regLO\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 208 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491028042 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "regHI CPU.v(219) " "Verilog HDL Always Construct warning at CPU.v(219): variable \"regHI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1760491028042 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "regLO CPU.v(220) " "Verilog HDL Always Construct warning at CPU.v(220): variable \"regLO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1760491028042 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valueULA CPU.v(247) " "Verilog HDL Always Construct warning at CPU.v(247): variable \"valueULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 247 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1760491028042 "|CPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstrucaIO 0 CPU.v(85) " "Net \"InstrucaIO\" at CPU.v(85) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760491028045 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[0\] CPU.v(210) " "Inferred latch for \"regLO\[0\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028048 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[1\] CPU.v(210) " "Inferred latch for \"regLO\[1\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028048 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[2\] CPU.v(210) " "Inferred latch for \"regLO\[2\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028048 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[3\] CPU.v(210) " "Inferred latch for \"regLO\[3\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028048 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[4\] CPU.v(210) " "Inferred latch for \"regLO\[4\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028048 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[5\] CPU.v(210) " "Inferred latch for \"regLO\[5\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028048 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[6\] CPU.v(210) " "Inferred latch for \"regLO\[6\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028048 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[7\] CPU.v(210) " "Inferred latch for \"regLO\[7\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028048 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[8\] CPU.v(210) " "Inferred latch for \"regLO\[8\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028048 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[9\] CPU.v(210) " "Inferred latch for \"regLO\[9\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028049 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[10\] CPU.v(210) " "Inferred latch for \"regLO\[10\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028049 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[11\] CPU.v(210) " "Inferred latch for \"regLO\[11\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028049 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[12\] CPU.v(210) " "Inferred latch for \"regLO\[12\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028049 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[13\] CPU.v(210) " "Inferred latch for \"regLO\[13\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028049 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[14\] CPU.v(210) " "Inferred latch for \"regLO\[14\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028049 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[15\] CPU.v(210) " "Inferred latch for \"regLO\[15\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028049 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[16\] CPU.v(210) " "Inferred latch for \"regLO\[16\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028049 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[17\] CPU.v(210) " "Inferred latch for \"regLO\[17\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028049 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[18\] CPU.v(210) " "Inferred latch for \"regLO\[18\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028049 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[19\] CPU.v(210) " "Inferred latch for \"regLO\[19\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028049 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[20\] CPU.v(210) " "Inferred latch for \"regLO\[20\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028049 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[21\] CPU.v(210) " "Inferred latch for \"regLO\[21\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028049 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[22\] CPU.v(210) " "Inferred latch for \"regLO\[22\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028049 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[23\] CPU.v(210) " "Inferred latch for \"regLO\[23\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028049 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[24\] CPU.v(210) " "Inferred latch for \"regLO\[24\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028050 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[25\] CPU.v(210) " "Inferred latch for \"regLO\[25\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028050 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[26\] CPU.v(210) " "Inferred latch for \"regLO\[26\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028050 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[27\] CPU.v(210) " "Inferred latch for \"regLO\[27\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028050 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[28\] CPU.v(210) " "Inferred latch for \"regLO\[28\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028050 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[29\] CPU.v(210) " "Inferred latch for \"regLO\[29\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028050 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[30\] CPU.v(210) " "Inferred latch for \"regLO\[30\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028050 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[31\] CPU.v(210) " "Inferred latch for \"regLO\[31\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028050 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[0\] CPU.v(210) " "Inferred latch for \"regHI\[0\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028050 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[1\] CPU.v(210) " "Inferred latch for \"regHI\[1\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028050 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[2\] CPU.v(210) " "Inferred latch for \"regHI\[2\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028050 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[3\] CPU.v(210) " "Inferred latch for \"regHI\[3\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028050 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[4\] CPU.v(210) " "Inferred latch for \"regHI\[4\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028050 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[5\] CPU.v(210) " "Inferred latch for \"regHI\[5\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028050 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[6\] CPU.v(210) " "Inferred latch for \"regHI\[6\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028050 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[7\] CPU.v(210) " "Inferred latch for \"regHI\[7\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028050 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[8\] CPU.v(210) " "Inferred latch for \"regHI\[8\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028051 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[9\] CPU.v(210) " "Inferred latch for \"regHI\[9\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028051 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[10\] CPU.v(210) " "Inferred latch for \"regHI\[10\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028051 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[11\] CPU.v(210) " "Inferred latch for \"regHI\[11\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028051 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[12\] CPU.v(210) " "Inferred latch for \"regHI\[12\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028051 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[13\] CPU.v(210) " "Inferred latch for \"regHI\[13\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028051 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[14\] CPU.v(210) " "Inferred latch for \"regHI\[14\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028051 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[15\] CPU.v(210) " "Inferred latch for \"regHI\[15\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028051 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[16\] CPU.v(210) " "Inferred latch for \"regHI\[16\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028051 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[17\] CPU.v(210) " "Inferred latch for \"regHI\[17\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028051 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[18\] CPU.v(210) " "Inferred latch for \"regHI\[18\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028051 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[19\] CPU.v(210) " "Inferred latch for \"regHI\[19\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028051 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[20\] CPU.v(210) " "Inferred latch for \"regHI\[20\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028051 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[21\] CPU.v(210) " "Inferred latch for \"regHI\[21\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028051 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[22\] CPU.v(210) " "Inferred latch for \"regHI\[22\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028051 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[23\] CPU.v(210) " "Inferred latch for \"regHI\[23\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028052 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[24\] CPU.v(210) " "Inferred latch for \"regHI\[24\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028052 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[25\] CPU.v(210) " "Inferred latch for \"regHI\[25\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028052 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[26\] CPU.v(210) " "Inferred latch for \"regHI\[26\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028052 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[27\] CPU.v(210) " "Inferred latch for \"regHI\[27\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028052 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[28\] CPU.v(210) " "Inferred latch for \"regHI\[28\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028052 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[29\] CPU.v(210) " "Inferred latch for \"regHI\[29\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028052 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[30\] CPU.v(210) " "Inferred latch for \"regHI\[30\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028052 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[31\] CPU.v(210) " "Inferred latch for \"regHI\[31\]\" at CPU.v(210)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028052 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[0\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[0\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028052 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[1\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[1\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028052 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[2\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[2\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028052 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[3\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[3\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028053 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[4\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[4\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028053 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[5\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[5\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028053 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[6\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[6\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028053 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[7\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[7\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028053 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[8\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[8\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028054 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[9\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[9\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028054 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[10\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[10\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028054 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[11\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[11\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028054 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[12\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[12\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028054 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[13\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[13\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028054 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[14\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[14\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028054 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[15\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[15\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028054 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[16\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[16\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028054 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[17\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[17\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028054 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[18\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[18\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028054 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[19\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[19\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028054 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[20\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[20\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028055 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[21\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[21\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028055 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[22\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[22\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028055 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[23\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[23\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028055 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[24\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[24\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028055 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[25\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[25\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028055 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[26\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[26\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028055 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[27\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[27\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028055 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[28\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[28\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028055 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[29\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[29\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028055 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[30\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[30\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028056 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Testeprocesso_atual\[31\] CPU.v(195) " "Inferred latch for \"Testeprocesso_atual\[31\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028056 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[0\] CPU.v(195) " "Inferred latch for \"processo_atual\[0\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028056 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[1\] CPU.v(195) " "Inferred latch for \"processo_atual\[1\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028056 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[2\] CPU.v(195) " "Inferred latch for \"processo_atual\[2\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028056 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[3\] CPU.v(195) " "Inferred latch for \"processo_atual\[3\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028056 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[4\] CPU.v(195) " "Inferred latch for \"processo_atual\[4\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028056 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[5\] CPU.v(195) " "Inferred latch for \"processo_atual\[5\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028056 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[6\] CPU.v(195) " "Inferred latch for \"processo_atual\[6\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028056 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[7\] CPU.v(195) " "Inferred latch for \"processo_atual\[7\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028056 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[8\] CPU.v(195) " "Inferred latch for \"processo_atual\[8\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028056 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[9\] CPU.v(195) " "Inferred latch for \"processo_atual\[9\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028057 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[10\] CPU.v(195) " "Inferred latch for \"processo_atual\[10\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028057 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[11\] CPU.v(195) " "Inferred latch for \"processo_atual\[11\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028057 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[12\] CPU.v(195) " "Inferred latch for \"processo_atual\[12\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028057 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[13\] CPU.v(195) " "Inferred latch for \"processo_atual\[13\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028057 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[14\] CPU.v(195) " "Inferred latch for \"processo_atual\[14\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028057 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[15\] CPU.v(195) " "Inferred latch for \"processo_atual\[15\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028057 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[16\] CPU.v(195) " "Inferred latch for \"processo_atual\[16\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028057 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[17\] CPU.v(195) " "Inferred latch for \"processo_atual\[17\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028057 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[18\] CPU.v(195) " "Inferred latch for \"processo_atual\[18\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028057 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[19\] CPU.v(195) " "Inferred latch for \"processo_atual\[19\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028057 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[20\] CPU.v(195) " "Inferred latch for \"processo_atual\[20\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028057 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[21\] CPU.v(195) " "Inferred latch for \"processo_atual\[21\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028057 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[22\] CPU.v(195) " "Inferred latch for \"processo_atual\[22\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028058 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[23\] CPU.v(195) " "Inferred latch for \"processo_atual\[23\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028058 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[24\] CPU.v(195) " "Inferred latch for \"processo_atual\[24\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028058 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[25\] CPU.v(195) " "Inferred latch for \"processo_atual\[25\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028058 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[26\] CPU.v(195) " "Inferred latch for \"processo_atual\[26\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028058 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[27\] CPU.v(195) " "Inferred latch for \"processo_atual\[27\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028058 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[28\] CPU.v(195) " "Inferred latch for \"processo_atual\[28\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028058 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[29\] CPU.v(195) " "Inferred latch for \"processo_atual\[29\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028058 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[30\] CPU.v(195) " "Inferred latch for \"processo_atual\[30\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028058 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "processo_atual\[31\] CPU.v(195) " "Inferred latch for \"processo_atual\[31\]\" at CPU.v(195)" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491028058 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:comb_3 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:comb_3\"" {  } { { "CPU.v" "comb_3" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491028131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMInstrucoes MEMInstrucoes:inst " "Elaborating entity \"MEMInstrucoes\" for hierarchy \"MEMInstrucoes:inst\"" {  } { { "CPU.v" "inst" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491028134 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[3000..311\] 0 MEMInstrucoes.v(18) " "Net \"memoria\[3000..311\]\" at MEMInstrucoes.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "MEMInstrucoes.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760491029613 "|CPU|MEMInstrucoes:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[299..242\] 0 MEMInstrucoes.v(18) " "Net \"memoria\[299..242\]\" at MEMInstrucoes.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "MEMInstrucoes.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760491029614 "|CPU|MEMInstrucoes:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "biosEmExecucao MEMInstrucoes.v(11) " "Output port \"biosEmExecucao\" at MEMInstrucoes.v(11) has no driver" {  } { { "MEMInstrucoes.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/MEMInstrucoes.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1760491029726 "|CPU|MEMInstrucoes:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorDeQuantum ContadorDeQuantum:quantum " "Elaborating entity \"ContadorDeQuantum\" for hierarchy \"ContadorDeQuantum:quantum\"" {  } { { "CPU.v" "quantum" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491030568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle UnidadeDeControle:uco " "Elaborating entity \"UnidadeDeControle\" for hierarchy \"UnidadeDeControle:uco\"" {  } { { "CPU.v" "uco" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491030605 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "UnidadeDeControle.v(911) " "Verilog HDL Case Statement warning at UnidadeDeControle.v(911): case item expression covers a value already covered by a previous case item" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 911 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1760491030610 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UnidadeDeControle.v(28) " "Verilog HDL Case Statement warning at UnidadeDeControle.v(28): incomplete case statement has no default case item" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1760491030610 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "escritaRegControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"escritaRegControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030612 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jumpControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"jumpControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030612 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DesvioControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"DesvioControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030612 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branchControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"branchControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030612 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"memControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030612 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "entradaSaidaControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"entradaSaidaControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030613 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"status\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030613 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mudaProcesso UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"mudaProcesso\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030613 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fimprocesso UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"fimprocesso\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030613 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "intrucaoIOContexto UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"intrucaoIOContexto\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030613 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "encerrarBios UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"encerrarBios\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030613 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"ledControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030613 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "comandoIN UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"comandoIN\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030613 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "comandoOUT UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"comandoOUT\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030613 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valueULA UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"valueULA\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030613 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "linkControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"linkControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030613 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ulaOP UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"ulaOP\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030613 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branchTipo UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"branchTipo\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030613 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dadoRegControl UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"dadoRegControl\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030614 "|CPU|UnidadeDeControle:uco"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HILOcontrol UnidadeDeControle.v(25) " "Verilog HDL Always Construct warning at UnidadeDeControle.v(25): inferring latch(es) for variable \"HILOcontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030614 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HILOcontrol UnidadeDeControle.v(25) " "Inferred latch for \"HILOcontrol\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030616 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dadoRegControl\[0\] UnidadeDeControle.v(25) " "Inferred latch for \"dadoRegControl\[0\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030616 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dadoRegControl\[1\] UnidadeDeControle.v(25) " "Inferred latch for \"dadoRegControl\[1\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030616 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dadoRegControl\[2\] UnidadeDeControle.v(25) " "Inferred latch for \"dadoRegControl\[2\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030616 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branchTipo UnidadeDeControle.v(25) " "Inferred latch for \"branchTipo\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030616 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[0\] UnidadeDeControle.v(25) " "Inferred latch for \"ulaOP\[0\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030617 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[1\] UnidadeDeControle.v(25) " "Inferred latch for \"ulaOP\[1\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030617 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[2\] UnidadeDeControle.v(25) " "Inferred latch for \"ulaOP\[2\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030617 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[3\] UnidadeDeControle.v(25) " "Inferred latch for \"ulaOP\[3\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030617 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[4\] UnidadeDeControle.v(25) " "Inferred latch for \"ulaOP\[4\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030617 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linkControl UnidadeDeControle.v(25) " "Inferred latch for \"linkControl\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030617 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueULA UnidadeDeControle.v(25) " "Inferred latch for \"valueULA\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030617 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comandoOUT UnidadeDeControle.v(25) " "Inferred latch for \"comandoOUT\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030617 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comandoIN UnidadeDeControle.v(25) " "Inferred latch for \"comandoIN\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030617 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledControl UnidadeDeControle.v(25) " "Inferred latch for \"ledControl\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030617 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encerrarBios\[0\] UnidadeDeControle.v(25) " "Inferred latch for \"encerrarBios\[0\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030618 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encerrarBios\[1\] UnidadeDeControle.v(25) " "Inferred latch for \"encerrarBios\[1\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030618 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intrucaoIOContexto UnidadeDeControle.v(25) " "Inferred latch for \"intrucaoIOContexto\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030618 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fimprocesso UnidadeDeControle.v(25) " "Inferred latch for \"fimprocesso\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030618 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mudaProcesso UnidadeDeControle.v(25) " "Inferred latch for \"mudaProcesso\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030618 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status UnidadeDeControle.v(25) " "Inferred latch for \"status\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030618 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entradaSaidaControl\[0\] UnidadeDeControle.v(25) " "Inferred latch for \"entradaSaidaControl\[0\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030618 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entradaSaidaControl\[1\] UnidadeDeControle.v(25) " "Inferred latch for \"entradaSaidaControl\[1\]\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030618 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memControl UnidadeDeControle.v(25) " "Inferred latch for \"memControl\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030619 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branchControl UnidadeDeControle.v(25) " "Inferred latch for \"branchControl\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030619 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DesvioControl UnidadeDeControle.v(25) " "Inferred latch for \"DesvioControl\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030619 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpControl UnidadeDeControle.v(25) " "Inferred latch for \"jumpControl\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030620 "|CPU|UnidadeDeControle:uco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escritaRegControl UnidadeDeControle.v(25) " "Inferred latch for \"escritaRegControl\" at UnidadeDeControle.v(25)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030620 "|CPU|UnidadeDeControle:uco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParadaSistema ParadaSistema:mest " "Elaborating entity \"ParadaSistema\" for hierarchy \"ParadaSistema:mest\"" {  } { { "CPU.v" "mest" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491030638 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estadoAtual ParadaSistema.v(12) " "Verilog HDL Always Construct warning at ParadaSistema.v(12): variable \"estadoAtual\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ParadaSistema.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ParadaSistema.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1760491030639 "|CPU|ParadaSistema:mest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:br " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:br\"" {  } { { "CPU.v" "br" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491030641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:alu " "Elaborating entity \"ULA\" for hierarchy \"ULA:alu\"" {  } { { "CPU.v" "alu" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491030651 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(13) " "Verilog HDL Case Statement warning at ULA.v(13): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saidaULA ULA.v(13) " "Verilog HDL Always Construct warning at ULA.v(13): inferring latch(es) for variable \"saidaULA\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saidaHI ULA.v(13) " "Verilog HDL Always Construct warning at ULA.v(13): inferring latch(es) for variable \"saidaHI\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saidaLO ULA.v(13) " "Verilog HDL Always Construct warning at ULA.v(13): inferring latch(es) for variable \"saidaLO\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[0\] ULA.v(13) " "Inferred latch for \"saidaLO\[0\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[1\] ULA.v(13) " "Inferred latch for \"saidaLO\[1\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[2\] ULA.v(13) " "Inferred latch for \"saidaLO\[2\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[3\] ULA.v(13) " "Inferred latch for \"saidaLO\[3\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[4\] ULA.v(13) " "Inferred latch for \"saidaLO\[4\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[5\] ULA.v(13) " "Inferred latch for \"saidaLO\[5\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[6\] ULA.v(13) " "Inferred latch for \"saidaLO\[6\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[7\] ULA.v(13) " "Inferred latch for \"saidaLO\[7\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[8\] ULA.v(13) " "Inferred latch for \"saidaLO\[8\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[9\] ULA.v(13) " "Inferred latch for \"saidaLO\[9\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[10\] ULA.v(13) " "Inferred latch for \"saidaLO\[10\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[11\] ULA.v(13) " "Inferred latch for \"saidaLO\[11\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[12\] ULA.v(13) " "Inferred latch for \"saidaLO\[12\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[13\] ULA.v(13) " "Inferred latch for \"saidaLO\[13\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030658 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[14\] ULA.v(13) " "Inferred latch for \"saidaLO\[14\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[15\] ULA.v(13) " "Inferred latch for \"saidaLO\[15\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[16\] ULA.v(13) " "Inferred latch for \"saidaLO\[16\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[17\] ULA.v(13) " "Inferred latch for \"saidaLO\[17\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[18\] ULA.v(13) " "Inferred latch for \"saidaLO\[18\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[19\] ULA.v(13) " "Inferred latch for \"saidaLO\[19\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[20\] ULA.v(13) " "Inferred latch for \"saidaLO\[20\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[21\] ULA.v(13) " "Inferred latch for \"saidaLO\[21\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[22\] ULA.v(13) " "Inferred latch for \"saidaLO\[22\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[23\] ULA.v(13) " "Inferred latch for \"saidaLO\[23\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[24\] ULA.v(13) " "Inferred latch for \"saidaLO\[24\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[25\] ULA.v(13) " "Inferred latch for \"saidaLO\[25\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[26\] ULA.v(13) " "Inferred latch for \"saidaLO\[26\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[27\] ULA.v(13) " "Inferred latch for \"saidaLO\[27\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[28\] ULA.v(13) " "Inferred latch for \"saidaLO\[28\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[29\] ULA.v(13) " "Inferred latch for \"saidaLO\[29\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[30\] ULA.v(13) " "Inferred latch for \"saidaLO\[30\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLO\[31\] ULA.v(13) " "Inferred latch for \"saidaLO\[31\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[0\] ULA.v(13) " "Inferred latch for \"saidaHI\[0\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[1\] ULA.v(13) " "Inferred latch for \"saidaHI\[1\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[2\] ULA.v(13) " "Inferred latch for \"saidaHI\[2\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[3\] ULA.v(13) " "Inferred latch for \"saidaHI\[3\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[4\] ULA.v(13) " "Inferred latch for \"saidaHI\[4\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[5\] ULA.v(13) " "Inferred latch for \"saidaHI\[5\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[6\] ULA.v(13) " "Inferred latch for \"saidaHI\[6\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[7\] ULA.v(13) " "Inferred latch for \"saidaHI\[7\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[8\] ULA.v(13) " "Inferred latch for \"saidaHI\[8\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[9\] ULA.v(13) " "Inferred latch for \"saidaHI\[9\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[10\] ULA.v(13) " "Inferred latch for \"saidaHI\[10\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030659 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[11\] ULA.v(13) " "Inferred latch for \"saidaHI\[11\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[12\] ULA.v(13) " "Inferred latch for \"saidaHI\[12\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[13\] ULA.v(13) " "Inferred latch for \"saidaHI\[13\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[14\] ULA.v(13) " "Inferred latch for \"saidaHI\[14\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[15\] ULA.v(13) " "Inferred latch for \"saidaHI\[15\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[16\] ULA.v(13) " "Inferred latch for \"saidaHI\[16\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[17\] ULA.v(13) " "Inferred latch for \"saidaHI\[17\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[18\] ULA.v(13) " "Inferred latch for \"saidaHI\[18\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[19\] ULA.v(13) " "Inferred latch for \"saidaHI\[19\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[20\] ULA.v(13) " "Inferred latch for \"saidaHI\[20\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[21\] ULA.v(13) " "Inferred latch for \"saidaHI\[21\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[22\] ULA.v(13) " "Inferred latch for \"saidaHI\[22\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[23\] ULA.v(13) " "Inferred latch for \"saidaHI\[23\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[24\] ULA.v(13) " "Inferred latch for \"saidaHI\[24\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[25\] ULA.v(13) " "Inferred latch for \"saidaHI\[25\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[26\] ULA.v(13) " "Inferred latch for \"saidaHI\[26\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[27\] ULA.v(13) " "Inferred latch for \"saidaHI\[27\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[28\] ULA.v(13) " "Inferred latch for \"saidaHI\[28\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[29\] ULA.v(13) " "Inferred latch for \"saidaHI\[29\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[30\] ULA.v(13) " "Inferred latch for \"saidaHI\[30\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaHI\[31\] ULA.v(13) " "Inferred latch for \"saidaHI\[31\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[0\] ULA.v(13) " "Inferred latch for \"saidaULA\[0\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[1\] ULA.v(13) " "Inferred latch for \"saidaULA\[1\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[2\] ULA.v(13) " "Inferred latch for \"saidaULA\[2\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[3\] ULA.v(13) " "Inferred latch for \"saidaULA\[3\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[4\] ULA.v(13) " "Inferred latch for \"saidaULA\[4\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[5\] ULA.v(13) " "Inferred latch for \"saidaULA\[5\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[6\] ULA.v(13) " "Inferred latch for \"saidaULA\[6\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[7\] ULA.v(13) " "Inferred latch for \"saidaULA\[7\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[8\] ULA.v(13) " "Inferred latch for \"saidaULA\[8\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030660 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[9\] ULA.v(13) " "Inferred latch for \"saidaULA\[9\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[10\] ULA.v(13) " "Inferred latch for \"saidaULA\[10\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[11\] ULA.v(13) " "Inferred latch for \"saidaULA\[11\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[12\] ULA.v(13) " "Inferred latch for \"saidaULA\[12\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[13\] ULA.v(13) " "Inferred latch for \"saidaULA\[13\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[14\] ULA.v(13) " "Inferred latch for \"saidaULA\[14\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[15\] ULA.v(13) " "Inferred latch for \"saidaULA\[15\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[16\] ULA.v(13) " "Inferred latch for \"saidaULA\[16\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[17\] ULA.v(13) " "Inferred latch for \"saidaULA\[17\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[18\] ULA.v(13) " "Inferred latch for \"saidaULA\[18\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[19\] ULA.v(13) " "Inferred latch for \"saidaULA\[19\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[20\] ULA.v(13) " "Inferred latch for \"saidaULA\[20\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[21\] ULA.v(13) " "Inferred latch for \"saidaULA\[21\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[22\] ULA.v(13) " "Inferred latch for \"saidaULA\[22\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[23\] ULA.v(13) " "Inferred latch for \"saidaULA\[23\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[24\] ULA.v(13) " "Inferred latch for \"saidaULA\[24\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[25\] ULA.v(13) " "Inferred latch for \"saidaULA\[25\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[26\] ULA.v(13) " "Inferred latch for \"saidaULA\[26\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[27\] ULA.v(13) " "Inferred latch for \"saidaULA\[27\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[28\] ULA.v(13) " "Inferred latch for \"saidaULA\[28\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[29\] ULA.v(13) " "Inferred latch for \"saidaULA\[29\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[30\] ULA.v(13) " "Inferred latch for \"saidaULA\[30\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaULA\[31\] ULA.v(13) " "Inferred latch for \"saidaULA\[31\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030661 "|CPU|ULA:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeDeComparacao unidadeDeComparacao:compara " "Elaborating entity \"unidadeDeComparacao\" for hierarchy \"unidadeDeComparacao:compara\"" {  } { { "CPU.v" "compara" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491030662 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "branchTipo unidadeDeComparacao.v(10) " "Verilog HDL Always Construct warning at unidadeDeComparacao.v(10): variable \"branchTipo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unidadeDeComparacao.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/unidadeDeComparacao.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1760491030663 "|CPU|unidadeDeComparacao:compara"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 mux6:muxRegistro " "Elaborating entity \"mux6\" for hierarchy \"mux6:muxRegistro\"" {  } { { "CPU.v" "muxRegistro" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491030664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_dual_clock simple_dual_port_ram_dual_clock:mem " "Elaborating entity \"simple_dual_port_ram_dual_clock\" for hierarchy \"simple_dual_port_ram_dual_clock:mem\"" {  } { { "CPU.v" "mem" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491030666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EntradaSaida EntradaSaida:IO " "Elaborating entity \"EntradaSaida\" for hierarchy \"EntradaSaida:IO\"" {  } { { "CPU.v" "IO" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491030668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD EntradaSaida:IO\|BCD:bcd " "Elaborating entity \"BCD\" for hierarchy \"EntradaSaida:IO\|BCD:bcd\"" {  } { { "EntradaSaida.v" "bcd" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/EntradaSaida.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491030672 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "controlesaida BCD.v(11) " "Verilog HDL Always Construct warning at BCD.v(11): variable \"controlesaida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1760491030675 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(27) " "Verilog HDL assignment warning at BCD.v(27): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760491030675 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(24) " "Verilog HDL assignment warning at BCD.v(24): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760491030675 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(21) " "Verilog HDL assignment warning at BCD.v(21): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760491030675 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unidade BCD.v(9) " "Verilog HDL Always Construct warning at BCD.v(9): inferring latch(es) for variable \"unidade\", which holds its previous value in one or more paths through the always construct" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030675 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dezena BCD.v(9) " "Verilog HDL Always Construct warning at BCD.v(9): inferring latch(es) for variable \"dezena\", which holds its previous value in one or more paths through the always construct" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030675 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "centena BCD.v(9) " "Verilog HDL Always Construct warning at BCD.v(9): inferring latch(es) for variable \"centena\", which holds its previous value in one or more paths through the always construct" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030675 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i BCD.v(9) " "Verilog HDL Always Construct warning at BCD.v(9): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760491030676 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centena\[0\] BCD.v(11) " "Inferred latch for \"centena\[0\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030676 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centena\[1\] BCD.v(11) " "Inferred latch for \"centena\[1\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030676 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centena\[2\] BCD.v(11) " "Inferred latch for \"centena\[2\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030676 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centena\[3\] BCD.v(11) " "Inferred latch for \"centena\[3\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030676 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezena\[0\] BCD.v(11) " "Inferred latch for \"dezena\[0\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030676 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezena\[1\] BCD.v(11) " "Inferred latch for \"dezena\[1\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030676 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezena\[2\] BCD.v(11) " "Inferred latch for \"dezena\[2\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030676 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezena\[3\] BCD.v(11) " "Inferred latch for \"dezena\[3\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030676 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[0\] BCD.v(11) " "Inferred latch for \"unidade\[0\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030676 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[1\] BCD.v(11) " "Inferred latch for \"unidade\[1\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030676 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[2\] BCD.v(11) " "Inferred latch for \"unidade\[2\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030676 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[3\] BCD.v(11) " "Inferred latch for \"unidade\[3\]\" at BCD.v(11)" {  } { { "BCD.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/BCD.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491030676 "|CPU|EntradaSaida:IO|BCD:bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaySete displaySete:displayUnidade " "Elaborating entity \"displaySete\" for hierarchy \"displaySete:displayUnidade\"" {  } { { "CPU.v" "displayUnidade" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491030677 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "simple_dual_port_ram_dual_clock:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"simple_dual_port_ram_dual_clock:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760491092518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760491092518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760491092518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760491092518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760491092518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760491092518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760491092518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760491092518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760491092518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760491092518 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1760491092518 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1760491092518 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULA:alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULA:alu\|Mod0\"" {  } { { "ULA.v" "Mod0" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760491092521 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA:alu\|Mult0\"" {  } { { "ULA.v" "Mult0" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760491092521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULA:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULA:alu\|Div0\"" {  } { { "ULA.v" "Div0" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760491092521 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1760491092521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_dual_port_ram_dual_clock:mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"simple_dual_port_ram_dual_clock:mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491092612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_dual_port_ram_dual_clock:mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"simple_dual_port_ram_dual_clock:mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491092612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491092612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491092612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491092612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491092612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491092612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491092612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491092612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491092612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491092612 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760491092612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491092690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491092690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ULA:alu\|lpm_divide:Mod0\"" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491092736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:alu\|lpm_divide:Mod0 " "Instantiated megafunction \"ULA:alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491092736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491092736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491092736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491092736 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760491092736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491092801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491092801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491092823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491092823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491092928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491092928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491093022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491093022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491093085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491093085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ULA:alu\|lpm_mult:Mult0\"" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491093142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"ULA:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491093142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491093142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491093142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491093142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491093142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491093142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491093142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491093142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491093142 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760491093142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491093209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491093209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ULA:alu\|lpm_divide:Div0\"" {  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491093222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:alu\|lpm_divide:Div0 " "Instantiated megafunction \"ULA:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491093222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491093222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491093222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491093222 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760491093222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760491093285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491093285 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1760491094792 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1760491094869 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1760491094869 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[0\] Testeprocesso_atual\[0\]\$latch " "Duplicate LATCH primitive \"processo_atual\[0\]\" merged with LATCH primitive \"Testeprocesso_atual\[0\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[1\] Testeprocesso_atual\[1\]\$latch " "Duplicate LATCH primitive \"processo_atual\[1\]\" merged with LATCH primitive \"Testeprocesso_atual\[1\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[2\] Testeprocesso_atual\[2\]\$latch " "Duplicate LATCH primitive \"processo_atual\[2\]\" merged with LATCH primitive \"Testeprocesso_atual\[2\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[3\] Testeprocesso_atual\[3\]\$latch " "Duplicate LATCH primitive \"processo_atual\[3\]\" merged with LATCH primitive \"Testeprocesso_atual\[3\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[4\] Testeprocesso_atual\[4\]\$latch " "Duplicate LATCH primitive \"processo_atual\[4\]\" merged with LATCH primitive \"Testeprocesso_atual\[4\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[5\] Testeprocesso_atual\[5\]\$latch " "Duplicate LATCH primitive \"processo_atual\[5\]\" merged with LATCH primitive \"Testeprocesso_atual\[5\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[6\] Testeprocesso_atual\[6\]\$latch " "Duplicate LATCH primitive \"processo_atual\[6\]\" merged with LATCH primitive \"Testeprocesso_atual\[6\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[7\] Testeprocesso_atual\[7\]\$latch " "Duplicate LATCH primitive \"processo_atual\[7\]\" merged with LATCH primitive \"Testeprocesso_atual\[7\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[8\] Testeprocesso_atual\[8\]\$latch " "Duplicate LATCH primitive \"processo_atual\[8\]\" merged with LATCH primitive \"Testeprocesso_atual\[8\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[9\] Testeprocesso_atual\[9\]\$latch " "Duplicate LATCH primitive \"processo_atual\[9\]\" merged with LATCH primitive \"Testeprocesso_atual\[9\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[10\] Testeprocesso_atual\[10\]\$latch " "Duplicate LATCH primitive \"processo_atual\[10\]\" merged with LATCH primitive \"Testeprocesso_atual\[10\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[11\] Testeprocesso_atual\[11\]\$latch " "Duplicate LATCH primitive \"processo_atual\[11\]\" merged with LATCH primitive \"Testeprocesso_atual\[11\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[12\] Testeprocesso_atual\[12\]\$latch " "Duplicate LATCH primitive \"processo_atual\[12\]\" merged with LATCH primitive \"Testeprocesso_atual\[12\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[13\] Testeprocesso_atual\[13\]\$latch " "Duplicate LATCH primitive \"processo_atual\[13\]\" merged with LATCH primitive \"Testeprocesso_atual\[13\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[14\] Testeprocesso_atual\[14\]\$latch " "Duplicate LATCH primitive \"processo_atual\[14\]\" merged with LATCH primitive \"Testeprocesso_atual\[14\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[15\] Testeprocesso_atual\[15\]\$latch " "Duplicate LATCH primitive \"processo_atual\[15\]\" merged with LATCH primitive \"Testeprocesso_atual\[15\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[16\] Testeprocesso_atual\[16\]\$latch " "Duplicate LATCH primitive \"processo_atual\[16\]\" merged with LATCH primitive \"Testeprocesso_atual\[16\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[17\] Testeprocesso_atual\[17\]\$latch " "Duplicate LATCH primitive \"processo_atual\[17\]\" merged with LATCH primitive \"Testeprocesso_atual\[17\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[18\] Testeprocesso_atual\[18\]\$latch " "Duplicate LATCH primitive \"processo_atual\[18\]\" merged with LATCH primitive \"Testeprocesso_atual\[18\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[19\] Testeprocesso_atual\[19\]\$latch " "Duplicate LATCH primitive \"processo_atual\[19\]\" merged with LATCH primitive \"Testeprocesso_atual\[19\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[20\] Testeprocesso_atual\[20\]\$latch " "Duplicate LATCH primitive \"processo_atual\[20\]\" merged with LATCH primitive \"Testeprocesso_atual\[20\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[21\] Testeprocesso_atual\[21\]\$latch " "Duplicate LATCH primitive \"processo_atual\[21\]\" merged with LATCH primitive \"Testeprocesso_atual\[21\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[22\] Testeprocesso_atual\[22\]\$latch " "Duplicate LATCH primitive \"processo_atual\[22\]\" merged with LATCH primitive \"Testeprocesso_atual\[22\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[23\] Testeprocesso_atual\[23\]\$latch " "Duplicate LATCH primitive \"processo_atual\[23\]\" merged with LATCH primitive \"Testeprocesso_atual\[23\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[24\] Testeprocesso_atual\[24\]\$latch " "Duplicate LATCH primitive \"processo_atual\[24\]\" merged with LATCH primitive \"Testeprocesso_atual\[24\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[25\] Testeprocesso_atual\[25\]\$latch " "Duplicate LATCH primitive \"processo_atual\[25\]\" merged with LATCH primitive \"Testeprocesso_atual\[25\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[26\] Testeprocesso_atual\[26\]\$latch " "Duplicate LATCH primitive \"processo_atual\[26\]\" merged with LATCH primitive \"Testeprocesso_atual\[26\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[27\] Testeprocesso_atual\[27\]\$latch " "Duplicate LATCH primitive \"processo_atual\[27\]\" merged with LATCH primitive \"Testeprocesso_atual\[27\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[28\] Testeprocesso_atual\[28\]\$latch " "Duplicate LATCH primitive \"processo_atual\[28\]\" merged with LATCH primitive \"Testeprocesso_atual\[28\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[29\] Testeprocesso_atual\[29\]\$latch " "Duplicate LATCH primitive \"processo_atual\[29\]\" merged with LATCH primitive \"Testeprocesso_atual\[29\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[30\] Testeprocesso_atual\[30\]\$latch " "Duplicate LATCH primitive \"processo_atual\[30\]\" merged with LATCH primitive \"Testeprocesso_atual\[30\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processo_atual\[31\] Testeprocesso_atual\[31\]\$latch " "Duplicate LATCH primitive \"processo_atual\[31\]\" merged with LATCH primitive \"Testeprocesso_atual\[31\]\$latch\"" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 195 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1760491094894 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1760491094894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|status " "Latch UnidadeDeControle:uco\|status has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094902 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[0\] " "Latch ULA:alu\|saidaULA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[3\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[3\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094903 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|dadoRegControl\[0\] " "Latch UnidadeDeControle:uco\|dadoRegControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094903 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|dadoRegControl\[1\] " "Latch UnidadeDeControle:uco\|dadoRegControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094904 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|HILOcontrol " "Latch UnidadeDeControle:uco\|HILOcontrol has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094904 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|dadoRegControl\[2\] " "Latch UnidadeDeControle:uco\|dadoRegControl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094904 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[1\] " "Latch ULA:alu\|saidaULA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094904 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[2\] " "Latch ULA:alu\|saidaULA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094904 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[3\] " "Latch ULA:alu\|saidaULA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094905 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[4\] " "Latch ULA:alu\|saidaULA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094905 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[5\] " "Latch ULA:alu\|saidaULA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094905 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[6\] " "Latch ULA:alu\|saidaULA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094905 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[7\] " "Latch ULA:alu\|saidaULA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094905 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[8\] " "Latch ULA:alu\|saidaULA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094905 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[9\] " "Latch ULA:alu\|saidaULA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094906 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[10\] " "Latch ULA:alu\|saidaULA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094906 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[11\] " "Latch ULA:alu\|saidaULA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094906 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[12\] " "Latch ULA:alu\|saidaULA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094906 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[13\] " "Latch ULA:alu\|saidaULA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094907 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[14\] " "Latch ULA:alu\|saidaULA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094907 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[15\] " "Latch ULA:alu\|saidaULA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094907 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[16\] " "Latch ULA:alu\|saidaULA\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094907 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[17\] " "Latch ULA:alu\|saidaULA\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094907 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[18\] " "Latch ULA:alu\|saidaULA\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094907 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[19\] " "Latch ULA:alu\|saidaULA\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094907 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[20\] " "Latch ULA:alu\|saidaULA\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094907 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[21\] " "Latch ULA:alu\|saidaULA\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094908 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[22\] " "Latch ULA:alu\|saidaULA\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094908 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[23\] " "Latch ULA:alu\|saidaULA\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094908 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[24\] " "Latch ULA:alu\|saidaULA\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094908 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[25\] " "Latch ULA:alu\|saidaULA\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094908 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[26\] " "Latch ULA:alu\|saidaULA\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094908 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[27\] " "Latch ULA:alu\|saidaULA\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094908 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[28\] " "Latch ULA:alu\|saidaULA\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094908 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[29\] " "Latch ULA:alu\|saidaULA\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094908 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[30\] " "Latch ULA:alu\|saidaULA\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094909 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:alu\|saidaULA\[31\] " "Latch ULA:alu\|saidaULA\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeDeControle:uco\|ulaOP\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeDeControle:uco\|ulaOP\[2\]" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094909 ""}  } { { "ULA.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|DesvioControl " "Latch UnidadeDeControle:uco\|DesvioControl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094909 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|branchControl " "Latch UnidadeDeControle:uco\|branchControl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094909 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|branchTipo " "Latch UnidadeDeControle:uco\|branchTipo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094909 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|valueULA " "Latch UnidadeDeControle:uco\|valueULA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094910 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|memControl " "Latch UnidadeDeControle:uco\|memControl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094910 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|entradaSaidaControl\[0\] " "Latch UnidadeDeControle:uco\|entradaSaidaControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094910 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|entradaSaidaControl\[1\] " "Latch UnidadeDeControle:uco\|entradaSaidaControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094910 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|ledControl " "Latch UnidadeDeControle:uco\|ledControl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094910 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|comandoOUT " "Latch UnidadeDeControle:uco\|comandoOUT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094910 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|ulaOP\[0\] " "Latch UnidadeDeControle:uco\|ulaOP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094910 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|ulaOP\[1\] " "Latch UnidadeDeControle:uco\|ulaOP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094910 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|ulaOP\[3\] " "Latch UnidadeDeControle:uco\|ulaOP\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094910 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|ulaOP\[2\] " "Latch UnidadeDeControle:uco\|ulaOP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094910 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|escritaRegControl " "Latch UnidadeDeControle:uco\|escritaRegControl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094911 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|mudaProcesso " "Latch UnidadeDeControle:uco\|mudaProcesso has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094911 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeDeControle:uco\|jumpControl " "Latch UnidadeDeControle:uco\|jumpControl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[11\] " "Ports D and ENA on the latch are fed by the same signal pc\[11\]" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1760491094911 ""}  } { { "UnidadeDeControle.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/UnidadeDeControle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1760491094911 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[10\] GND " "Pin \"testeImediato\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[11\] GND " "Pin \"testeImediato\[11\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[12\] GND " "Pin \"testeImediato\[12\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[13\] GND " "Pin \"testeImediato\[13\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[14\] GND " "Pin \"testeImediato\[14\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[15\] GND " "Pin \"testeImediato\[15\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[16\] GND " "Pin \"testeImediato\[16\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[17\] GND " "Pin \"testeImediato\[17\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[18\] GND " "Pin \"testeImediato\[18\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[19\] GND " "Pin \"testeImediato\[19\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[20\] GND " "Pin \"testeImediato\[20\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[21\] GND " "Pin \"testeImediato\[21\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[22\] GND " "Pin \"testeImediato\[22\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[23\] GND " "Pin \"testeImediato\[23\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[24\] GND " "Pin \"testeImediato\[24\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[25\] GND " "Pin \"testeImediato\[25\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[26\] GND " "Pin \"testeImediato\[26\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[27\] GND " "Pin \"testeImediato\[27\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[28\] GND " "Pin \"testeImediato\[28\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[29\] GND " "Pin \"testeImediato\[29\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[30\] GND " "Pin \"testeImediato\[30\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeImediato\[31\] GND " "Pin \"testeImediato\[31\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeImediato[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[4\] GND " "Pin \"testeIN\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[5\] GND " "Pin \"testeIN\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[6\] GND " "Pin \"testeIN\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[7\] GND " "Pin \"testeIN\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[8\] GND " "Pin \"testeIN\[8\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[9\] GND " "Pin \"testeIN\[9\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[10\] GND " "Pin \"testeIN\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[11\] GND " "Pin \"testeIN\[11\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[12\] GND " "Pin \"testeIN\[12\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[13\] GND " "Pin \"testeIN\[13\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[14\] GND " "Pin \"testeIN\[14\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[15\] GND " "Pin \"testeIN\[15\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[16\] GND " "Pin \"testeIN\[16\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[17\] GND " "Pin \"testeIN\[17\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[18\] GND " "Pin \"testeIN\[18\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[19\] GND " "Pin \"testeIN\[19\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[20\] GND " "Pin \"testeIN\[20\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[21\] GND " "Pin \"testeIN\[21\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[22\] GND " "Pin \"testeIN\[22\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[23\] GND " "Pin \"testeIN\[23\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[24\] GND " "Pin \"testeIN\[24\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[25\] GND " "Pin \"testeIN\[25\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[26\] GND " "Pin \"testeIN\[26\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[27\] GND " "Pin \"testeIN\[27\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[28\] GND " "Pin \"testeIN\[28\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[29\] GND " "Pin \"testeIN\[29\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[30\] GND " "Pin \"testeIN\[30\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeIN\[31\] GND " "Pin \"testeIN\[31\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeIN[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeJump\[10\] GND " "Pin \"testeJump\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/CPU.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760491101958 "|CPU|testeJump[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1760491101958 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760491102545 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/output_files/processadorAOC.map.smsg " "Generated suppressed messages file C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/output_files/processadorAOC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491117493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760491117982 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760491117982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7202 " "Implemented 7202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760491118592 ""} { "Info" "ICUT_CUT_TM_OPINS" "421 " "Implemented 421 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760491118592 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6734 " "Implemented 6734 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760491118592 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1760491118592 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1760491118592 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760491118592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 215 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760491118667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 14 22:18:38 2025 " "Processing ended: Tue Oct 14 22:18:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760491118667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760491118667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760491118667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760491118667 ""}
