$comment
	File created using the following command:
		vcd file Prueba_giros.msim.vcd -direction
$end
$date
	Wed Oct 23 16:49:34 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Prueba_giros_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " Muro $end
$var reg 1 # reset $end
$var wire 1 $ c1 $end
$var wire 1 % locked $end
$var wire 1 & MD [1] $end
$var wire 1 ' MD [0] $end
$var wire 1 ( MI [1] $end
$var wire 1 ) MI [0] $end
$var wire 1 * pwm1 $end
$var wire 1 + pwm2 $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk $end
$var wire 1 4 inst2|altpll_component|auto_generated|pll_lock_sync~feeder_combout $end
$var wire 1 5 reset~input_o $end
$var wire 1 6 inst2|altpll_component|auto_generated|pll_lock_sync~q $end
$var wire 1 7 clk~input_o $end
$var wire 1 8 inst2|altpll_component|auto_generated|wire_pll1_fbout $end
$var wire 1 9 inst2|altpll_component|auto_generated|wire_pll1_locked $end
$var wire 1 : inst2|altpll_component|auto_generated|locked~combout $end
$var wire 1 ; inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk $end
$var wire 1 < Muro~input_o $end
$var wire 1 = inst|reg_fstate.Derecho_giroIzq~1_combout $end
$var wire 1 > inst|fstate.Derecho_giroIzq~q $end
$var wire 1 ? inst|reg_fstate.Derecho_giroDer~0_combout $end
$var wire 1 @ inst|fstate.Derecho_giroDer~q $end
$var wire 1 A inst|reg_fstate.Gira_Der_90~0_combout $end
$var wire 1 B inst|fstate.Gira_Der_90~q $end
$var wire 1 C inst|MD[1]~0_combout $end
$var wire 1 D inst|reg_fstate.Derecho_giroIzq~0_combout $end
$var wire 1 E inst|reg_fstate.Gira_Izq_90~0_combout $end
$var wire 1 F inst|fstate.Gira_Izq_90~q $end
$var wire 1 G inst|MI[1]~0_combout $end
$var wire 1 H inst|MI[0]~1_combout $end
$var wire 1 I inst2|altpll_component|auto_generated|wire_pll1_clk [4] $end
$var wire 1 J inst2|altpll_component|auto_generated|wire_pll1_clk [3] $end
$var wire 1 K inst2|altpll_component|auto_generated|wire_pll1_clk [2] $end
$var wire 1 L inst2|altpll_component|auto_generated|wire_pll1_clk [1] $end
$var wire 1 M inst2|altpll_component|auto_generated|wire_pll1_clk [0] $end
$var wire 1 N inst2|altpll_component|auto_generated|pll1_CLK_bus [4] $end
$var wire 1 O inst2|altpll_component|auto_generated|pll1_CLK_bus [3] $end
$var wire 1 P inst2|altpll_component|auto_generated|pll1_CLK_bus [2] $end
$var wire 1 Q inst2|altpll_component|auto_generated|pll1_CLK_bus [1] $end
$var wire 1 R inst2|altpll_component|auto_generated|pll1_CLK_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
x$
x%
x'
x&
x)
x(
x*
x+
x,
0-
1.
x/
10
11
12
x3
14
15
06
07
x8
09
x:
x;
0<
x=
0>
x?
0@
xA
0B
xC
xD
xE
0F
xG
xH
xM
xL
xK
xJ
xI
xR
xQ
xP
xO
xN
$end
#645
0=
#649
0A
#663
0:
#679
0C
#680
0G
#3440
1D
#3442
1H
#3665
0(
#3933
1?
#3937
1E
#4522
0&
#6492
1'
#6725
1)
#7814
0%
#9867
18
#10000
1!
0,
#10514
17
#19867
08
#20000
0!
1,
#20679
07
#29867
18
#30000
1!
0,
#30514
17
#39867
08
#40000
0!
1,
#40679
07
#49867
18
#50000
1!
0,
#50514
17
#59867
08
#60000
0!
1,
#60679
07
#69867
18
#70000
1!
0,
#70514
17
#80000
0!
1,
#80679
07
#81129
08
#90000
0#
1!
0,
#90514
17
#90681
05
#92392
18
19
0N
0O
0P
1Q
1R
0I
0J
0K
1L
1M
#93804
16
#94078
0Q
0R
0L
0M
08
#94385
1:
#94407
0E
#94410
0D
#94413
0?
#94416
0H
#94766
06
#95429
0:
#95956
0;
03
#97416
0'
#97638
0)
#99818
0+
#99820
0*
#99823
0$
#100000
0!
1,
#100679
07
#110000
1!
0,
#110514
17
#120000
0!
1,
#120679
07
#130000
1!
0,
#130514
17
#140000
0!
1,
#140679
07
#150000
1!
0,
#150514
17
#160000
0!
1,
#160679
07
#170000
1!
0,
#170514
17
#180000
0!
1,
#180679
07
#190000
1!
0,
#190514
17
#200000
0!
1,
#200679
07
#210000
1!
0,
#210514
17
#220000
0!
1,
#220679
07
#230000
1!
0,
#230514
17
#240000
0!
1,
#240679
07
#250000
1!
0,
#250514
17
#260000
0!
1,
#260679
07
#270000
1!
0,
#270514
17
#280000
0!
1,
#280679
07
#290000
1!
0,
#290514
17
#300000
0!
1,
#300679
07
#310000
1!
0,
#310514
17
#320000
0!
1,
#320679
07
#330000
1!
0,
#330514
17
#340000
0!
1,
#340679
07
#350000
1!
0,
#350514
17
#360000
0!
1,
#360679
07
#370000
1!
0,
#370514
17
#380000
0!
1,
#380679
07
#390000
1!
0,
#390514
17
#400000
0!
1,
#400679
07
#410000
1!
0,
#410514
17
#420000
0!
1,
#420679
07
#430000
1!
0,
#430514
17
#440000
0!
1,
#440679
07
#450000
1!
0,
#450514
17
#460000
0!
1,
#460679
07
#470000
1!
0,
#470514
17
#480000
0!
1,
#480679
07
#490000
1!
0,
#490514
17
#500000
0!
1,
#500679
07
#510000
1!
0,
#510514
17
#520000
0!
1,
#520679
07
#530000
1!
0,
#530514
17
#540000
0!
1,
#540679
07
#550000
1!
0,
#550514
17
#560000
0!
1,
#560679
07
#570000
1!
0,
#570514
17
#580000
0!
1,
#580679
07
#590000
1!
0,
#590514
17
#600000
0!
1,
#600679
07
#610000
1!
0,
#610514
17
#620000
0!
1,
#620679
07
#630000
1!
0,
#630514
17
#640000
0!
1,
#640679
07
#650000
1!
0,
#650514
17
#660000
0!
1,
#660679
07
#670000
1!
0,
#670514
17
#680000
0!
1,
#680679
07
#690000
1!
0,
#690514
17
#700000
0!
1,
#700679
07
#710000
1!
0,
#710514
17
#720000
0!
1,
#720679
07
#730000
1!
0,
#730514
17
#740000
0!
1,
#740679
07
#750000
1!
0,
#750514
17
#760000
0!
1,
#760679
07
#770000
1!
0,
#770514
17
#780000
0!
1,
#780679
07
#790000
1!
0,
#790514
17
#800000
0!
1,
#800679
07
#810000
1!
0,
#810514
17
#820000
0!
1,
#820679
07
#830000
1!
0,
#830514
17
#840000
0!
1,
#840679
07
#850000
1!
0,
#850514
17
#860000
0!
1,
#860679
07
#870000
1!
0,
#870514
17
#880000
0!
1,
#880679
07
#890000
1!
0,
#890514
17
#900000
0!
1,
#900679
07
#910000
1!
0,
#910514
17
#920000
0!
1,
#920679
07
#930000
1!
0,
#930514
17
#940000
0!
1,
#940679
07
#950000
1!
0,
#950514
17
#960000
0!
1,
#960679
07
#970000
1!
0,
#970514
17
#980000
0!
1,
#980679
07
#990000
1!
0,
#990514
17
#1000000
