Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct 15 16:28:28 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file myCount32_timing_summary_routed.rpt -pb myCount32_timing_summary_routed.pb -rpx myCount32_timing_summary_routed.rpx -warn_on_violation
| Design       : myCount32
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     31          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[30]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   76          inf        0.000                      0                   76           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.698ns  (logic 4.245ns (63.374%)  route 2.453ns (36.626%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         LDCE                         0.000     0.000 r  LED_reg[5]/G
    SLICE_X42Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  LED_reg[5]/Q
                         net (fo=1, routed)           2.453     3.078    LED_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.620     6.698 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.698    LED[5]
    T11                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.553ns  (logic 4.237ns (64.662%)  route 2.316ns (35.338%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         LDCE                         0.000     0.000 r  LED_reg[4]/G
    SLICE_X42Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  LED_reg[4]/Q
                         net (fo=1, routed)           2.316     2.941    LED_OBUF[4]
    T10                  OBUF (Prop_obuf_I_O)         3.612     6.553 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.553    LED[4]
    T10                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.465ns  (logic 4.212ns (65.153%)  route 2.253ns (34.847%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         LDCE                         0.000     0.000 r  LED_reg[1]/G
    SLICE_X42Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  LED_reg[1]/Q
                         net (fo=1, routed)           2.253     2.878    LED_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.587     6.465 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.465    LED[1]
    V12                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.329ns  (logic 4.263ns (67.353%)  route 2.066ns (32.647%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         LDCE                         0.000     0.000 r  LED_reg[7]/G
    SLICE_X42Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  LED_reg[7]/Q
                         net (fo=1, routed)           2.066     2.691    LED_OBUF[7]
    W14                  OBUF (Prop_obuf_I_O)         3.638     6.329 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.329    LED[7]
    W14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.260ns  (logic 4.156ns (66.392%)  route 2.104ns (33.608%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         LDCE                         0.000     0.000 r  LED_reg[2]/G
    SLICE_X42Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  LED_reg[2]/Q
                         net (fo=1, routed)           2.104     2.729    LED_OBUF[2]
    W16                  OBUF (Prop_obuf_I_O)         3.531     6.260 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.260    LED[2]
    W16                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.136ns  (logic 4.265ns (69.509%)  route 1.871ns (30.491%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         LDCE                         0.000     0.000 r  LED_reg[6]/G
    SLICE_X42Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  LED_reg[6]/Q
                         net (fo=1, routed)           1.871     2.496    LED_OBUF[6]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     6.136 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.136    LED[6]
    Y14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 4.151ns (67.968%)  route 1.956ns (32.031%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         LDCE                         0.000     0.000 r  LED_reg[3]/G
    SLICE_X42Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  LED_reg[3]/Q
                         net (fo=1, routed)           1.956     2.581    LED_OBUF[3]
    V16                  OBUF (Prop_obuf_I_O)         3.526     6.107 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.107    LED[3]
    V16                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.973ns  (logic 1.492ns (37.544%)  route 2.481ns (62.456%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  rst_IBUF_inst/O
                         net (fo=31, routed)          2.481     3.973    rst_IBUF
    SLICE_X43Y25         FDRE                                         r  cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.973ns  (logic 1.492ns (37.544%)  route 2.481ns (62.456%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  rst_IBUF_inst/O
                         net (fo=31, routed)          2.481     3.973    rst_IBUF
    SLICE_X43Y25         FDRE                                         r  cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.973ns  (logic 1.492ns (37.544%)  route 2.481ns (62.456%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  rst_IBUF_inst/O
                         net (fo=31, routed)          2.481     3.973    rst_IBUF
    SLICE_X43Y25         FDRE                                         r  cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_reg[11]/Q
                         net (fo=1, routed)           0.158     0.299    cnt_reg_n_0_[11]
    SLICE_X43Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.344 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.344    cnt[8]_i_2_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.407 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.407    cnt_reg[8]_i_1_n_4
    SLICE_X43Y20         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE                         0.000     0.000 r  cnt_reg[15]/C
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_reg[15]/Q
                         net (fo=1, routed)           0.158     0.299    cnt_reg_n_0_[15]
    SLICE_X43Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.344 r  cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     0.344    cnt[12]_i_2_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.407 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.407    cnt_reg[12]_i_1_n_4
    SLICE_X43Y21         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE                         0.000     0.000 r  cnt_reg[19]/C
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_reg[19]/Q
                         net (fo=1, routed)           0.158     0.299    cnt_reg_n_0_[19]
    SLICE_X43Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.344 r  cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     0.344    cnt[16]_i_2_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.407 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.407    cnt_reg[16]_i_1_n_4
    SLICE_X43Y22         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE                         0.000     0.000 r  cnt_reg[23]/C
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_reg[23]/Q
                         net (fo=1, routed)           0.158     0.299    cnt_reg_n_0_[23]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.344 r  cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     0.344    cnt[20]_i_2_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.407 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.407    cnt_reg[20]_i_1_n_4
    SLICE_X43Y23         FDRE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_reg[3]/Q
                         net (fo=1, routed)           0.158     0.299    cnt_reg_n_0_[3]
    SLICE_X43Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.344 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.344    cnt[0]_i_2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.407 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.407    cnt_reg[0]_i_1_n_4
    SLICE_X43Y18         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE                         0.000     0.000 r  cnt_reg[7]/C
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_reg[7]/Q
                         net (fo=1, routed)           0.158     0.299    cnt_reg_n_0_[7]
    SLICE_X43Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.344 r  cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.344    cnt[4]_i_2_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.407 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.407    cnt_reg[4]_i_1_n_4
    SLICE_X43Y19         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.156     0.297    cnt_reg_n_0_[0]
    SLICE_X43Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.342 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     0.342    cnt[0]_i_5_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.412 r  cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.412    cnt_reg[0]_i_1_n_7
    SLICE_X43Y18         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE                         0.000     0.000 r  cnt_reg[12]/C
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_reg[12]/Q
                         net (fo=1, routed)           0.156     0.297    cnt_reg_n_0_[12]
    SLICE_X43Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.342 r  cnt[12]_i_5/O
                         net (fo=1, routed)           0.000     0.342    cnt[12]_i_5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.412 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.412    cnt_reg[12]_i_1_n_7
    SLICE_X43Y21         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE                         0.000     0.000 r  cnt_reg[16]/C
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_reg[16]/Q
                         net (fo=1, routed)           0.156     0.297    cnt_reg_n_0_[16]
    SLICE_X43Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.342 r  cnt[16]_i_5/O
                         net (fo=1, routed)           0.000     0.342    cnt[16]_i_5_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.412 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.412    cnt_reg[16]_i_1_n_7
    SLICE_X43Y22         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE                         0.000     0.000 r  cnt_reg[20]/C
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_reg[20]/Q
                         net (fo=1, routed)           0.156     0.297    cnt_reg_n_0_[20]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.342 r  cnt[20]_i_5/O
                         net (fo=1, routed)           0.000     0.342    cnt[20]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.412 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.412    cnt_reg[20]_i_1_n_7
    SLICE_X43Y23         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------





