
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000fc  00800200  00001c38  00001ccc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c38  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003a  008002fc  008002fc  00001dc8  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001dc8  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000348  00000000  00000000  00001e24  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000025f7  00000000  00000000  0000216c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001339  00000000  00000000  00004763  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001a76  00000000  00000000  00005a9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000784  00000000  00000000  00007514  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000835  00000000  00000000  00007c98  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000014fc  00000000  00000000  000084cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000258  00000000  00000000  000099c9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	4d c1       	rjmp	.+666    	; 0x2a8 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	0d c4       	rjmp	.+2074   	; 0x858 <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	90 c6       	rjmp	.+3360   	; 0xdbe <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	fa 06       	cpc	r15, r26
      e6:	4c 07       	cpc	r20, r28
      e8:	4c 07       	cpc	r20, r28
      ea:	4c 07       	cpc	r20, r28
      ec:	4c 07       	cpc	r20, r28
      ee:	4c 07       	cpc	r20, r28
      f0:	4c 07       	cpc	r20, r28
      f2:	4c 07       	cpc	r20, r28
      f4:	fa 06       	cpc	r15, r26
      f6:	4c 07       	cpc	r20, r28
      f8:	4c 07       	cpc	r20, r28
      fa:	4c 07       	cpc	r20, r28
      fc:	4c 07       	cpc	r20, r28
      fe:	4c 07       	cpc	r20, r28
     100:	4c 07       	cpc	r20, r28
     102:	4c 07       	cpc	r20, r28
     104:	fc 06       	cpc	r15, r28
     106:	4c 07       	cpc	r20, r28
     108:	4c 07       	cpc	r20, r28
     10a:	4c 07       	cpc	r20, r28
     10c:	4c 07       	cpc	r20, r28
     10e:	4c 07       	cpc	r20, r28
     110:	4c 07       	cpc	r20, r28
     112:	4c 07       	cpc	r20, r28
     114:	4c 07       	cpc	r20, r28
     116:	4c 07       	cpc	r20, r28
     118:	4c 07       	cpc	r20, r28
     11a:	4c 07       	cpc	r20, r28
     11c:	4c 07       	cpc	r20, r28
     11e:	4c 07       	cpc	r20, r28
     120:	4c 07       	cpc	r20, r28
     122:	4c 07       	cpc	r20, r28
     124:	fc 06       	cpc	r15, r28
     126:	4c 07       	cpc	r20, r28
     128:	4c 07       	cpc	r20, r28
     12a:	4c 07       	cpc	r20, r28
     12c:	4c 07       	cpc	r20, r28
     12e:	4c 07       	cpc	r20, r28
     130:	4c 07       	cpc	r20, r28
     132:	4c 07       	cpc	r20, r28
     134:	4c 07       	cpc	r20, r28
     136:	4c 07       	cpc	r20, r28
     138:	4c 07       	cpc	r20, r28
     13a:	4c 07       	cpc	r20, r28
     13c:	4c 07       	cpc	r20, r28
     13e:	4c 07       	cpc	r20, r28
     140:	4c 07       	cpc	r20, r28
     142:	4c 07       	cpc	r20, r28
     144:	48 07       	cpc	r20, r24
     146:	4c 07       	cpc	r20, r28
     148:	4c 07       	cpc	r20, r28
     14a:	4c 07       	cpc	r20, r28
     14c:	4c 07       	cpc	r20, r28
     14e:	4c 07       	cpc	r20, r28
     150:	4c 07       	cpc	r20, r28
     152:	4c 07       	cpc	r20, r28
     154:	25 07       	cpc	r18, r21
     156:	4c 07       	cpc	r20, r28
     158:	4c 07       	cpc	r20, r28
     15a:	4c 07       	cpc	r20, r28
     15c:	4c 07       	cpc	r20, r28
     15e:	4c 07       	cpc	r20, r28
     160:	4c 07       	cpc	r20, r28
     162:	4c 07       	cpc	r20, r28
     164:	4c 07       	cpc	r20, r28
     166:	4c 07       	cpc	r20, r28
     168:	4c 07       	cpc	r20, r28
     16a:	4c 07       	cpc	r20, r28
     16c:	4c 07       	cpc	r20, r28
     16e:	4c 07       	cpc	r20, r28
     170:	4c 07       	cpc	r20, r28
     172:	4c 07       	cpc	r20, r28
     174:	19 07       	cpc	r17, r25
     176:	4c 07       	cpc	r20, r28
     178:	4c 07       	cpc	r20, r28
     17a:	4c 07       	cpc	r20, r28
     17c:	4c 07       	cpc	r20, r28
     17e:	4c 07       	cpc	r20, r28
     180:	4c 07       	cpc	r20, r28
     182:	4c 07       	cpc	r20, r28
     184:	37 07       	cpc	r19, r23

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 e3       	ldi	r30, 0x38	; 56
     19e:	fc e1       	ldi	r31, 0x1C	; 28
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ac 3f       	cpi	r26, 0xFC	; 252
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	ac ef       	ldi	r26, 0xFC	; 252
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a6 33       	cpi	r26, 0x36	; 54
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	f0 d1       	rcall	.+992    	; 0x5a2 <main>
     1c2:	0c 94 1a 0e 	jmp	0x1c34	; 0x1c34 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
	printf("CAN msg data: ");
	for (int i = 0; i < msg->length; i++){
		printf("%d \t",msg->data[i]);
	}
	printf("\n");
}
     1c8:	51 d2       	rcall	.+1186   	; 0x66c <mcp2515_init>
     1ca:	63 e0       	ldi	r22, 0x03	; 3
     1cc:	8b e2       	ldi	r24, 0x2B	; 43
     1ce:	16 d2       	rcall	.+1068   	; 0x5fc <mcp2515_write>
     1d0:	f8 94       	cli
     1d2:	ea 9a       	sbi	0x1d, 2	; 29
     1d4:	e2 9a       	sbi	0x1c, 2	; 28
     1d6:	78 94       	sei
     1d8:	08 95       	ret

000001da <CAN_message_send>:
     1da:	1f 93       	push	r17
     1dc:	cf 93       	push	r28
     1de:	df 93       	push	r29
     1e0:	ec 01       	movw	r28, r24
     1e2:	68 81       	ld	r22, Y
     1e4:	79 81       	ldd	r23, Y+1	; 0x01
     1e6:	76 95       	lsr	r23
     1e8:	67 95       	ror	r22
     1ea:	76 95       	lsr	r23
     1ec:	67 95       	ror	r22
     1ee:	76 95       	lsr	r23
     1f0:	67 95       	ror	r22
     1f2:	81 e3       	ldi	r24, 0x31	; 49
     1f4:	03 d2       	rcall	.+1030   	; 0x5fc <mcp2515_write>
     1f6:	68 81       	ld	r22, Y
     1f8:	62 95       	swap	r22
     1fa:	66 0f       	add	r22, r22
     1fc:	60 7e       	andi	r22, 0xE0	; 224
     1fe:	82 e3       	ldi	r24, 0x32	; 50
     200:	fd d1       	rcall	.+1018   	; 0x5fc <mcp2515_write>
     202:	6a 81       	ldd	r22, Y+2	; 0x02
     204:	85 e3       	ldi	r24, 0x35	; 53
     206:	fa d1       	rcall	.+1012   	; 0x5fc <mcp2515_write>
     208:	8a 81       	ldd	r24, Y+2	; 0x02
     20a:	88 23       	and	r24, r24
     20c:	61 f0       	breq	.+24     	; 0x226 <CAN_message_send+0x4c>
     20e:	10 e0       	ldi	r17, 0x00	; 0
     210:	fe 01       	movw	r30, r28
     212:	e1 0f       	add	r30, r17
     214:	f1 1d       	adc	r31, r1
     216:	63 81       	ldd	r22, Z+3	; 0x03
     218:	86 e3       	ldi	r24, 0x36	; 54
     21a:	81 0f       	add	r24, r17
     21c:	ef d1       	rcall	.+990    	; 0x5fc <mcp2515_write>
     21e:	1f 5f       	subi	r17, 0xFF	; 255
     220:	8a 81       	ldd	r24, Y+2	; 0x02
     222:	18 17       	cp	r17, r24
     224:	a8 f3       	brcs	.-22     	; 0x210 <CAN_message_send+0x36>
     226:	81 e8       	ldi	r24, 0x81	; 129
     228:	fc d1       	rcall	.+1016   	; 0x622 <mcp2515_request_to_send>
     22a:	df 91       	pop	r29
     22c:	cf 91       	pop	r28
     22e:	1f 91       	pop	r17
     230:	08 95       	ret

00000232 <CAN_receive>:
     232:	1f 93       	push	r17
     234:	cf 93       	push	r28
     236:	df 93       	push	r29
     238:	ec 01       	movw	r28, r24
     23a:	80 91 fc 02 	lds	r24, 0x02FC
     23e:	88 23       	and	r24, r24
     240:	71 f1       	breq	.+92     	; 0x29e <CAN_receive+0x6c>
     242:	81 e6       	ldi	r24, 0x61	; 97
     244:	d0 d1       	rcall	.+928    	; 0x5e6 <mcp2515_read>
     246:	18 2f       	mov	r17, r24
     248:	82 e6       	ldi	r24, 0x62	; 98
     24a:	cd d1       	rcall	.+922    	; 0x5e6 <mcp2515_read>
     24c:	48 2f       	mov	r20, r24
     24e:	42 95       	swap	r20
     250:	46 95       	lsr	r20
     252:	47 70       	andi	r20, 0x07	; 7
     254:	21 2f       	mov	r18, r17
     256:	30 e0       	ldi	r19, 0x00	; 0
     258:	c9 01       	movw	r24, r18
     25a:	88 0f       	add	r24, r24
     25c:	99 1f       	adc	r25, r25
     25e:	88 0f       	add	r24, r24
     260:	99 1f       	adc	r25, r25
     262:	88 0f       	add	r24, r24
     264:	99 1f       	adc	r25, r25
     266:	84 2b       	or	r24, r20
     268:	99 83       	std	Y+1, r25	; 0x01
     26a:	88 83       	st	Y, r24
     26c:	85 e6       	ldi	r24, 0x65	; 101
     26e:	bb d1       	rcall	.+886    	; 0x5e6 <mcp2515_read>
     270:	8a 83       	std	Y+2, r24	; 0x02
     272:	88 23       	and	r24, r24
     274:	61 f0       	breq	.+24     	; 0x28e <CAN_receive+0x5c>
     276:	10 e0       	ldi	r17, 0x00	; 0
     278:	86 e6       	ldi	r24, 0x66	; 102
     27a:	81 0f       	add	r24, r17
     27c:	b4 d1       	rcall	.+872    	; 0x5e6 <mcp2515_read>
     27e:	fe 01       	movw	r30, r28
     280:	e1 0f       	add	r30, r17
     282:	f1 1d       	adc	r31, r1
     284:	83 83       	std	Z+3, r24	; 0x03
     286:	1f 5f       	subi	r17, 0xFF	; 255
     288:	8a 81       	ldd	r24, Y+2	; 0x02
     28a:	18 17       	cp	r17, r24
     28c:	a8 f3       	brcs	.-22     	; 0x278 <CAN_receive+0x46>
     28e:	40 e0       	ldi	r20, 0x00	; 0
     290:	61 e0       	ldi	r22, 0x01	; 1
     292:	8c e2       	ldi	r24, 0x2C	; 44
     294:	ca d1       	rcall	.+916    	; 0x62a <mcp2515_bit_modify>
     296:	10 92 fc 02 	sts	0x02FC, r1
     29a:	81 e0       	ldi	r24, 0x01	; 1
     29c:	01 c0       	rjmp	.+2      	; 0x2a0 <CAN_receive+0x6e>
     29e:	80 e0       	ldi	r24, 0x00	; 0
     2a0:	df 91       	pop	r29
     2a2:	cf 91       	pop	r28
     2a4:	1f 91       	pop	r17
     2a6:	08 95       	ret

000002a8 <__vector_3>:

ISR(INT2_vect) //interrupt handler
{
     2a8:	1f 92       	push	r1
     2aa:	0f 92       	push	r0
     2ac:	0f b6       	in	r0, 0x3f	; 63
     2ae:	0f 92       	push	r0
     2b0:	11 24       	eor	r1, r1
     2b2:	8f 93       	push	r24
	CAN_int_flag = 1;
     2b4:	81 e0       	ldi	r24, 0x01	; 1
     2b6:	80 93 fc 02 	sts	0x02FC, r24
}
     2ba:	8f 91       	pop	r24
     2bc:	0f 90       	pop	r0
     2be:	0f be       	out	0x3f, r0	; 63
     2c0:	0f 90       	pop	r0
     2c2:	1f 90       	pop	r1
     2c4:	18 95       	reti

000002c6 <ADC_init>:
 */ 

#include "ADC.h"

void ADC_init(void){
	clear_bit(DDRF, PF0); //Channel 0 for the ADC will be used, = PF0 = A0 = input
     2c6:	80 98       	cbi	0x10, 0	; 16
	clear_bit(DDRF, PF1); //Channel 0 for the ADC will be used, = PF0 = A0 = input
     2c8:	81 98       	cbi	0x10, 1	; 16
	set_bit(ADCSRA,ADEN); // Enable ADC, next coversion takes 25 adc clock cycles
     2ca:	ea e7       	ldi	r30, 0x7A	; 122
     2cc:	f0 e0       	ldi	r31, 0x00	; 0
     2ce:	80 81       	ld	r24, Z
     2d0:	80 68       	ori	r24, 0x80	; 128
     2d2:	80 83       	st	Z, r24
	
	// Set prescaler to 128
	set_bit(ADCSRA, ADPS0);
     2d4:	80 81       	ld	r24, Z
     2d6:	81 60       	ori	r24, 0x01	; 1
     2d8:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     2da:	80 81       	ld	r24, Z
     2dc:	82 60       	ori	r24, 0x02	; 2
     2de:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS2);
     2e0:	80 81       	ld	r24, Z
     2e2:	84 60       	ori	r24, 0x04	; 4
     2e4:	80 83       	st	Z, r24
	// Set voltage reference to 2.56V
	set_bit(ADMUX,REFS1);
     2e6:	ec e7       	ldi	r30, 0x7C	; 124
     2e8:	f0 e0       	ldi	r31, 0x00	; 0
     2ea:	80 81       	ld	r24, Z
     2ec:	80 68       	ori	r24, 0x80	; 128
     2ee:	80 83       	st	Z, r24
	set_bit(ADMUX,REFS0);
     2f0:	80 81       	ld	r24, Z
     2f2:	80 64       	ori	r24, 0x40	; 64
     2f4:	80 83       	st	Z, r24
     2f6:	08 95       	ret

000002f8 <ADC_read>:
}

uint16_t ADC_read(void){
	//channel 0 is default
	set_bit(ADCSRA,ADSC); //start single conversion, takes 13 adc clokc cycles
     2f8:	ea e7       	ldi	r30, 0x7A	; 122
     2fa:	f0 e0       	ldi	r31, 0x00	; 0
     2fc:	80 81       	ld	r24, Z
     2fe:	80 64       	ori	r24, 0x40	; 64
     300:	80 83       	st	Z, r24
	loop_until_bit_is_set(ADCSRA,ADIF); // wait for coversion to be finished
     302:	80 81       	ld	r24, Z
     304:	84 ff       	sbrs	r24, 4
     306:	fd cf       	rjmp	.-6      	; 0x302 <ADC_read+0xa>
	uint8_t data_low = ADCL;
     308:	80 91 78 00 	lds	r24, 0x0078
	uint16_t data_high = ADCH;
     30c:	20 91 79 00 	lds	r18, 0x0079
	uint16_t data = (data_high << 8)|(data_low); //combining low and high
     310:	90 e0       	ldi	r25, 0x00	; 0
	return data;
}
     312:	92 2b       	or	r25, r18
     314:	08 95       	ret

00000316 <ADC_read_channel>:

uint16_t ADC_read_channel(uint8_t channel){
	switch(channel){
     316:	88 23       	and	r24, r24
     318:	19 f0       	breq	.+6      	; 0x320 <ADC_read_channel+0xa>
     31a:	81 30       	cpi	r24, 0x01	; 1
     31c:	41 f0       	breq	.+16     	; 0x32e <ADC_read_channel+0x18>
     31e:	0e c0       	rjmp	.+28     	; 0x33c <ADC_read_channel+0x26>
		case(0):
			clear_bit(ADMUX,MUX0); //Channel 0
     320:	ec e7       	ldi	r30, 0x7C	; 124
     322:	f0 e0       	ldi	r31, 0x00	; 0
     324:	80 81       	ld	r24, Z
     326:	8e 7f       	andi	r24, 0xFE	; 254
     328:	80 83       	st	Z, r24
			return ADC_read();
     32a:	e6 cf       	rjmp	.-52     	; 0x2f8 <ADC_read>
     32c:	08 95       	ret
		case(1):
			set_bit(ADMUX,MUX0); //Channel 1
     32e:	ec e7       	ldi	r30, 0x7C	; 124
     330:	f0 e0       	ldi	r31, 0x00	; 0
     332:	80 81       	ld	r24, Z
     334:	81 60       	ori	r24, 0x01	; 1
     336:	80 83       	st	Z, r24
			return ADC_read();
     338:	df cf       	rjmp	.-66     	; 0x2f8 <ADC_read>
     33a:	08 95       	ret
		default:
			return 0;
     33c:	80 e0       	ldi	r24, 0x00	; 0
     33e:	90 e0       	ldi	r25, 0x00	; 0
	}
     340:	08 95       	ret

00000342 <DAC_init>:
 */ 

#include "DAC.h"

void DAC_init() {
	sei();
     342:	78 94       	sei
	TWI_Master_Initialise();
     344:	10 c5       	rjmp	.+2592   	; 0xd66 <TWI_Master_Initialise>
     346:	08 95       	ret

00000348 <DAC_send>:

}

void DAC_send(uint8_t data){
     348:	cf 93       	push	r28
     34a:	df 93       	push	r29
     34c:	00 d0       	rcall	.+0      	; 0x34e <DAC_send+0x6>
     34e:	cd b7       	in	r28, 0x3d	; 61
     350:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01010000;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     352:	90 e5       	ldi	r25, 0x50	; 80
     354:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     356:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     358:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     35a:	63 e0       	ldi	r22, 0x03	; 3
     35c:	ce 01       	movw	r24, r28
     35e:	01 96       	adiw	r24, 0x01	; 1
     360:	0c d5       	rcall	.+2584   	; 0xd7a <TWI_Start_Transceiver_With_Data>
     362:	0f 90       	pop	r0
     364:	0f 90       	pop	r0
     366:	0f 90       	pop	r0
     368:	df 91       	pop	r29
     36a:	cf 91       	pop	r28
     36c:	08 95       	ret

0000036e <IR_init>:
static uint16_t IR0_low;
static uint16_t IR1_low;
static uint8_t goal = 0;
static uint8_t last_goal_status = 0;
void IR_init(void){
	ADC_init();
     36e:	ab cf       	rjmp	.-170    	; 0x2c6 <ADC_init>
     370:	08 95       	ret

00000372 <IR_MM>:
	IR1_low = 4*last_read[IR1]/5;
	printf("IR0_low: %d\t", IR0_low);
	printf("IR1_low: %d\n", IR1_low);
}

void IR_MM(void){
     372:	ef 92       	push	r14
     374:	ff 92       	push	r15
     376:	0f 93       	push	r16
     378:	1f 93       	push	r17
     37a:	cf 93       	push	r28
     37c:	df 93       	push	r29
	
	total_read[IR0]-= readings[IR0][read_index];
     37e:	80 91 07 03 	lds	r24, 0x0307
     382:	90 e0       	ldi	r25, 0x00	; 0
     384:	03 e0       	ldi	r16, 0x03	; 3
     386:	13 e0       	ldi	r17, 0x03	; 3
     388:	9c 01       	movw	r18, r24
     38a:	22 0f       	add	r18, r18
     38c:	33 1f       	adc	r19, r19
     38e:	a9 01       	movw	r20, r18
     390:	48 5f       	subi	r20, 0xF8	; 248
     392:	5c 4f       	sbci	r21, 0xFC	; 252
     394:	7a 01       	movw	r14, r20
     396:	f8 01       	movw	r30, r16
     398:	20 81       	ld	r18, Z
     39a:	31 81       	ldd	r19, Z+1	; 0x01
     39c:	fa 01       	movw	r30, r20
     39e:	40 81       	ld	r20, Z
     3a0:	51 81       	ldd	r21, Z+1	; 0x01
     3a2:	24 1b       	sub	r18, r20
     3a4:	35 0b       	sbc	r19, r21
     3a6:	f8 01       	movw	r30, r16
     3a8:	31 83       	std	Z+1, r19	; 0x01
     3aa:	20 83       	st	Z, r18
	total_read[IR1]-= readings[IR1][read_index];
     3ac:	c5 e0       	ldi	r28, 0x05	; 5
     3ae:	d3 e0       	ldi	r29, 0x03	; 3
     3b0:	fc 01       	movw	r30, r24
     3b2:	ee 0f       	add	r30, r30
     3b4:	ff 1f       	adc	r31, r31
     3b6:	e0 5f       	subi	r30, 0xF0	; 240
     3b8:	fc 4f       	sbci	r31, 0xFC	; 252
     3ba:	88 81       	ld	r24, Y
     3bc:	99 81       	ldd	r25, Y+1	; 0x01
     3be:	20 81       	ld	r18, Z
     3c0:	31 81       	ldd	r19, Z+1	; 0x01
     3c2:	82 1b       	sub	r24, r18
     3c4:	93 0b       	sbc	r25, r19
     3c6:	99 83       	std	Y+1, r25	; 0x01
     3c8:	88 83       	st	Y, r24
	
	readings[IR0][read_index] = ADC_read_channel(IR0);
     3ca:	80 e0       	ldi	r24, 0x00	; 0
     3cc:	90 e0       	ldi	r25, 0x00	; 0
     3ce:	a3 df       	rcall	.-186    	; 0x316 <ADC_read_channel>
     3d0:	f7 01       	movw	r30, r14
     3d2:	91 83       	std	Z+1, r25	; 0x01
     3d4:	80 83       	st	Z, r24
	readings[IR1][read_index] = ADC_read_channel(IR1);
     3d6:	e0 90 07 03 	lds	r14, 0x0307
     3da:	f1 2c       	mov	r15, r1
     3dc:	81 e0       	ldi	r24, 0x01	; 1
     3de:	90 e0       	ldi	r25, 0x00	; 0
     3e0:	9a df       	rcall	.-204    	; 0x316 <ADC_read_channel>
     3e2:	f7 01       	movw	r30, r14
     3e4:	ee 0f       	add	r30, r30
     3e6:	ff 1f       	adc	r31, r31
     3e8:	e0 5f       	subi	r30, 0xF0	; 240
     3ea:	fc 4f       	sbci	r31, 0xFC	; 252
     3ec:	91 83       	std	Z+1, r25	; 0x01
     3ee:	80 83       	st	Z, r24
	
	total_read[IR0] += readings[IR0][read_index];
     3f0:	60 91 07 03 	lds	r22, 0x0307
     3f4:	26 2f       	mov	r18, r22
     3f6:	30 e0       	ldi	r19, 0x00	; 0
     3f8:	f9 01       	movw	r30, r18
     3fa:	ee 0f       	add	r30, r30
     3fc:	ff 1f       	adc	r31, r31
     3fe:	e8 5f       	subi	r30, 0xF8	; 248
     400:	fc 4f       	sbci	r31, 0xFC	; 252
     402:	40 81       	ld	r20, Z
     404:	51 81       	ldd	r21, Z+1	; 0x01
     406:	f8 01       	movw	r30, r16
     408:	80 81       	ld	r24, Z
     40a:	91 81       	ldd	r25, Z+1	; 0x01
     40c:	84 0f       	add	r24, r20
     40e:	95 1f       	adc	r25, r21
     410:	91 83       	std	Z+1, r25	; 0x01
     412:	80 83       	st	Z, r24
	total_read[IR1] += readings[IR1][read_index];
     414:	f9 01       	movw	r30, r18
     416:	ee 0f       	add	r30, r30
     418:	ff 1f       	adc	r31, r31
     41a:	e0 5f       	subi	r30, 0xF0	; 240
     41c:	fc 4f       	sbci	r31, 0xFC	; 252
     41e:	40 81       	ld	r20, Z
     420:	51 81       	ldd	r21, Z+1	; 0x01
     422:	28 81       	ld	r18, Y
     424:	39 81       	ldd	r19, Y+1	; 0x01
     426:	24 0f       	add	r18, r20
     428:	35 1f       	adc	r19, r21
     42a:	39 83       	std	Y+1, r19	; 0x01
     42c:	28 83       	st	Y, r18
	
	read_index++;
     42e:	6f 5f       	subi	r22, 0xFF	; 255
	if(read_index >= num_reads){
     430:	64 30       	cpi	r22, 0x04	; 4
     432:	18 f4       	brcc	.+6      	; 0x43a <IR_MM+0xc8>
	readings[IR1][read_index] = ADC_read_channel(IR1);
	
	total_read[IR0] += readings[IR0][read_index];
	total_read[IR1] += readings[IR1][read_index];
	
	read_index++;
     434:	60 93 07 03 	sts	0x0307, r22
     438:	02 c0       	rjmp	.+4      	; 0x43e <IR_MM+0xcc>
	if(read_index >= num_reads){
		read_index = 0;
     43a:	10 92 07 03 	sts	0x0307, r1
	}
	printf("IR0: %d \t" ,total_read[IR0]);
     43e:	9f 93       	push	r25
     440:	8f 93       	push	r24
     442:	89 e1       	ldi	r24, 0x19	; 25
     444:	92 e0       	ldi	r25, 0x02	; 2
     446:	9f 93       	push	r25
     448:	8f 93       	push	r24
     44a:	da d7       	rcall	.+4020   	; 0x1400 <printf>
	printf("IR1: %d \t" ,total_read[IR1]);
     44c:	e5 e0       	ldi	r30, 0x05	; 5
     44e:	f3 e0       	ldi	r31, 0x03	; 3
     450:	81 81       	ldd	r24, Z+1	; 0x01
     452:	8f 93       	push	r24
     454:	80 81       	ld	r24, Z
     456:	8f 93       	push	r24
     458:	83 e2       	ldi	r24, 0x23	; 35
     45a:	92 e0       	ldi	r25, 0x02	; 2
     45c:	9f 93       	push	r25
     45e:	8f 93       	push	r24
     460:	cf d7       	rcall	.+3998   	; 0x1400 <printf>
	printf("IR0_low: %d\t", IR0_low);
     462:	80 91 02 03 	lds	r24, 0x0302
     466:	8f 93       	push	r24
     468:	80 91 01 03 	lds	r24, 0x0301
     46c:	8f 93       	push	r24
     46e:	8d e2       	ldi	r24, 0x2D	; 45
     470:	92 e0       	ldi	r25, 0x02	; 2
     472:	9f 93       	push	r25
     474:	8f 93       	push	r24
     476:	c4 d7       	rcall	.+3976   	; 0x1400 <printf>
	printf("IR1_low: %d\n", IR1_low);
     478:	80 91 00 03 	lds	r24, 0x0300
     47c:	8f 93       	push	r24
     47e:	80 91 ff 02 	lds	r24, 0x02FF
     482:	8f 93       	push	r24
     484:	8a e3       	ldi	r24, 0x3A	; 58
     486:	92 e0       	ldi	r25, 0x02	; 2
     488:	9f 93       	push	r25
     48a:	8f 93       	push	r24
     48c:	b9 d7       	rcall	.+3954   	; 0x1400 <printf>
     48e:	4d b7       	in	r20, 0x3d	; 61
     490:	5e b7       	in	r21, 0x3e	; 62
     492:	40 5f       	subi	r20, 0xF0	; 240
     494:	5f 4f       	sbci	r21, 0xFF	; 255
     496:	0f b6       	in	r0, 0x3f	; 63
     498:	f8 94       	cli
     49a:	5e bf       	out	0x3e, r21	; 62
     49c:	0f be       	out	0x3f, r0	; 63
     49e:	4d bf       	out	0x3d, r20	; 61
	
}
     4a0:	df 91       	pop	r29
     4a2:	cf 91       	pop	r28
     4a4:	1f 91       	pop	r17
     4a6:	0f 91       	pop	r16
     4a8:	ff 90       	pop	r15
     4aa:	ef 90       	pop	r14
     4ac:	08 95       	ret

000004ae <IR_calibrate>:
void IR_init(void){
	ADC_init();
	//_delay_ms(200);
}

void IR_calibrate(void){
     4ae:	0f 93       	push	r16
     4b0:	1f 93       	push	r17
     4b2:	cf 93       	push	r28
     4b4:	df 93       	push	r29
     4b6:	ca e0       	ldi	r28, 0x0A	; 10
	for(uint8_t i = 0; i <10; i++){
		IR_MM();
     4b8:	5c df       	rcall	.-328    	; 0x372 <IR_MM>
     4ba:	c1 50       	subi	r28, 0x01	; 1
	ADC_init();
	//_delay_ms(200);
}

void IR_calibrate(void){
	for(uint8_t i = 0; i <10; i++){
     4bc:	e9 f7       	brne	.-6      	; 0x4b8 <IR_calibrate+0xa>
	}
	uint16_t last_read[2] = {0};
	int diff;
	do 
	{	
		last_read[IR0] = total_read[IR0];
     4be:	00 91 03 03 	lds	r16, 0x0303
     4c2:	10 91 04 03 	lds	r17, 0x0304
		last_read[IR1] = total_read[IR1];
     4c6:	c0 91 05 03 	lds	r28, 0x0305
     4ca:	d0 91 06 03 	lds	r29, 0x0306
		IR_MM();
     4ce:	51 df       	rcall	.-350    	; 0x372 <IR_MM>
		diff = last_read-total_read[IR1];
	} while (!(diff < 10 || diff > -10));
	IR0_low = last_read[IR0]/2;
     4d0:	a8 01       	movw	r20, r16
     4d2:	56 95       	lsr	r21
     4d4:	47 95       	ror	r20
     4d6:	50 93 02 03 	sts	0x0302, r21
     4da:	40 93 01 03 	sts	0x0301, r20
	IR1_low = 4*last_read[IR1]/5;
     4de:	9e 01       	movw	r18, r28
     4e0:	22 0f       	add	r18, r18
     4e2:	33 1f       	adc	r19, r19
     4e4:	22 0f       	add	r18, r18
     4e6:	33 1f       	adc	r19, r19
     4e8:	ad ec       	ldi	r26, 0xCD	; 205
     4ea:	bc ec       	ldi	r27, 0xCC	; 204
     4ec:	30 d7       	rcall	.+3680   	; 0x134e <__umulhisi3>
     4ee:	96 95       	lsr	r25
     4f0:	87 95       	ror	r24
     4f2:	96 95       	lsr	r25
     4f4:	87 95       	ror	r24
     4f6:	90 93 00 03 	sts	0x0300, r25
     4fa:	80 93 ff 02 	sts	0x02FF, r24
	printf("IR0_low: %d\t", IR0_low);
     4fe:	5f 93       	push	r21
     500:	4f 93       	push	r20
     502:	8d e2       	ldi	r24, 0x2D	; 45
     504:	92 e0       	ldi	r25, 0x02	; 2
     506:	9f 93       	push	r25
     508:	8f 93       	push	r24
     50a:	7a d7       	rcall	.+3828   	; 0x1400 <printf>
	printf("IR1_low: %d\n", IR1_low);
     50c:	80 91 00 03 	lds	r24, 0x0300
     510:	8f 93       	push	r24
     512:	80 91 ff 02 	lds	r24, 0x02FF
     516:	8f 93       	push	r24
     518:	8a e3       	ldi	r24, 0x3A	; 58
     51a:	92 e0       	ldi	r25, 0x02	; 2
     51c:	9f 93       	push	r25
     51e:	8f 93       	push	r24
     520:	6f d7       	rcall	.+3806   	; 0x1400 <printf>
     522:	8d b7       	in	r24, 0x3d	; 61
     524:	9e b7       	in	r25, 0x3e	; 62
     526:	08 96       	adiw	r24, 0x08	; 8
     528:	0f b6       	in	r0, 0x3f	; 63
     52a:	f8 94       	cli
     52c:	9e bf       	out	0x3e, r25	; 62
     52e:	0f be       	out	0x3f, r0	; 63
     530:	8d bf       	out	0x3d, r24	; 61
}
     532:	df 91       	pop	r29
     534:	cf 91       	pop	r28
     536:	1f 91       	pop	r17
     538:	0f 91       	pop	r16
     53a:	08 95       	ret

0000053c <is_goal>:
	printf("IR1_low: %d\n", IR1_low);
	
}

uint8_t is_goal(void){
	IR_MM();
     53c:	1a df       	rcall	.-460    	; 0x372 <IR_MM>

	if(total_read[IR1] < IR1_low && !last_goal_status){
     53e:	20 91 05 03 	lds	r18, 0x0305
     542:	30 91 06 03 	lds	r19, 0x0306
     546:	80 91 ff 02 	lds	r24, 0x02FF
     54a:	90 91 00 03 	lds	r25, 0x0300
     54e:	28 17       	cp	r18, r24
     550:	39 07       	cpc	r19, r25
     552:	68 f4       	brcc	.+26     	; 0x56e <is_goal+0x32>
     554:	80 91 fd 02 	lds	r24, 0x02FD
     558:	81 11       	cpse	r24, r1
     55a:	0b c0       	rjmp	.+22     	; 0x572 <is_goal+0x36>
		last_goal_status = 1;
     55c:	81 e0       	ldi	r24, 0x01	; 1
     55e:	80 93 fd 02 	sts	0x02FD, r24
		goal++;
     562:	80 91 fe 02 	lds	r24, 0x02FE
     566:	8f 5f       	subi	r24, 0xFF	; 255
     568:	80 93 fe 02 	sts	0x02FE, r24
     56c:	02 c0       	rjmp	.+4      	; 0x572 <is_goal+0x36>
	}else if(!(total_read[IR1] < IR1_low)){
		last_goal_status = 0;
     56e:	10 92 fd 02 	sts	0x02FD, r1
	}
	if(goal > 1){
     572:	80 91 fe 02 	lds	r24, 0x02FE
     576:	82 30       	cpi	r24, 0x02	; 2
     578:	20 f0       	brcs	.+8      	; 0x582 <is_goal+0x46>
		goal = 0;
     57a:	10 92 fe 02 	sts	0x02FE, r1
		return 1;
     57e:	81 e0       	ldi	r24, 0x01	; 1
     580:	08 95       	ret
	}
	return 0;
     582:	80 e0       	ldi	r24, 0x00	; 0
}
     584:	08 95       	ret

00000586 <is_game_over>:
uint8_t is_game_over(void){
	if(total_read[IR0] < IR0_low){
     586:	81 e0       	ldi	r24, 0x01	; 1
     588:	40 91 03 03 	lds	r20, 0x0303
     58c:	50 91 04 03 	lds	r21, 0x0304
     590:	20 91 01 03 	lds	r18, 0x0301
     594:	30 91 02 03 	lds	r19, 0x0302
     598:	42 17       	cp	r20, r18
     59a:	53 07       	cpc	r21, r19
     59c:	08 f0       	brcs	.+2      	; 0x5a0 <is_game_over+0x1a>
     59e:	80 e0       	ldi	r24, 0x00	; 0
		return 1; //game over
	}
	return 0; //game not over
}
     5a0:	08 95       	ret

000005a2 <main>:
#include "Motor.h"
#include "solenoid.h"
#include "PID.h"
#include "Pong.h"

int main(void){	
     5a2:	cf 93       	push	r28
     5a4:	df 93       	push	r29
     5a6:	cd b7       	in	r28, 0x3d	; 61
     5a8:	de b7       	in	r29, 0x3e	; 62
     5aa:	2b 97       	sbiw	r28, 0x0b	; 11
     5ac:	0f b6       	in	r0, 0x3f	; 63
     5ae:	f8 94       	cli
     5b0:	de bf       	out	0x3e, r29	; 62
     5b2:	0f be       	out	0x3f, r0	; 63
     5b4:	cd bf       	out	0x3d, r28	; 61
	USART_Init();
     5b6:	99 d4       	rcall	.+2354   	; 0xeea <USART_Init>
	DAC_init();
     5b8:	c4 de       	rcall	.-632    	; 0x342 <DAC_init>
	motor_init();
     5ba:	c5 d0       	rcall	.+394    	; 0x746 <motor_init>
	//PID_init();
    CAN_init(MODE_NORMAL);
     5bc:	80 e0       	ldi	r24, 0x00	; 0
     5be:	04 de       	rcall	.-1016   	; 0x1c8 <CAN_init>
	servo_init(F_CPU);
     5c0:	60 e0       	ldi	r22, 0x00	; 0
     5c2:	74 e2       	ldi	r23, 0x24	; 36
     5c4:	84 ef       	ldi	r24, 0xF4	; 244
     5c6:	90 e0       	ldi	r25, 0x00	; 0
     5c8:	59 d3       	rcall	.+1714   	; 0xc7c <servo_init>
	IR_init();
     5ca:	d1 de       	rcall	.-606    	; 0x36e <IR_init>
	solenoid_init();
     5cc:	ae d3       	rcall	.+1884   	; 0xd2a <solenoid_init>
	CAN_message msg;
	while(1)
    {	
		if(CAN_receive(&msg)){
     5ce:	ce 01       	movw	r24, r28
     5d0:	01 96       	adiw	r24, 0x01	; 1
     5d2:	2f de       	rcall	.-930    	; 0x232 <CAN_receive>
     5d4:	88 23       	and	r24, r24
     5d6:	d9 f3       	breq	.-10     	; 0x5ce <main+0x2c>
			if (msg.id==0){
     5d8:	89 81       	ldd	r24, Y+1	; 0x01
     5da:	9a 81       	ldd	r25, Y+2	; 0x02
     5dc:	89 2b       	or	r24, r25
     5de:	b9 f7       	brne	.-18     	; 0x5ce <main+0x2c>
				PlayPong(msg.data[0]);
     5e0:	8c 81       	ldd	r24, Y+4	; 0x04
     5e2:	da d2       	rcall	.+1460   	; 0xb98 <PlayPong>
     5e4:	f4 cf       	rjmp	.-24     	; 0x5ce <main+0x2c>

000005e6 <mcp2515_read>:
	PORTB &= ~(1<<PB7); //SelectCAN-controller Chip select
	SPI_Send(MCP_READ_STATUS);
	status = SPI_Read();
	PORTB |= (1<<PB7); //Deselect CAN - controller
	return status;
}
     5e6:	cf 93       	push	r28
     5e8:	c8 2f       	mov	r28, r24
     5ea:	2f 98       	cbi	0x05, 7	; 5
     5ec:	83 e0       	ldi	r24, 0x03	; 3
     5ee:	b6 d3       	rcall	.+1900   	; 0xd5c <SPI_Send>
     5f0:	8c 2f       	mov	r24, r28
     5f2:	b4 d3       	rcall	.+1896   	; 0xd5c <SPI_Send>
     5f4:	ac d3       	rcall	.+1880   	; 0xd4e <SPI_Read>
     5f6:	2f 9a       	sbi	0x05, 7	; 5
     5f8:	cf 91       	pop	r28
     5fa:	08 95       	ret

000005fc <mcp2515_write>:
     5fc:	cf 93       	push	r28
     5fe:	df 93       	push	r29
     600:	d8 2f       	mov	r29, r24
     602:	c6 2f       	mov	r28, r22
     604:	2f 98       	cbi	0x05, 7	; 5
     606:	82 e0       	ldi	r24, 0x02	; 2
     608:	a9 d3       	rcall	.+1874   	; 0xd5c <SPI_Send>
     60a:	8d 2f       	mov	r24, r29
     60c:	a7 d3       	rcall	.+1870   	; 0xd5c <SPI_Send>
     60e:	8c 2f       	mov	r24, r28
     610:	a5 d3       	rcall	.+1866   	; 0xd5c <SPI_Send>
     612:	2f 9a       	sbi	0x05, 7	; 5
     614:	df 91       	pop	r29
     616:	cf 91       	pop	r28
     618:	08 95       	ret

0000061a <mcp2515_set_mode>:
     61a:	68 2f       	mov	r22, r24
     61c:	8f e0       	ldi	r24, 0x0F	; 15
     61e:	ee cf       	rjmp	.-36     	; 0x5fc <mcp2515_write>
     620:	08 95       	ret

00000622 <mcp2515_request_to_send>:
     622:	2f 98       	cbi	0x05, 7	; 5
     624:	9b d3       	rcall	.+1846   	; 0xd5c <SPI_Send>
     626:	2f 9a       	sbi	0x05, 7	; 5
     628:	08 95       	ret

0000062a <mcp2515_bit_modify>:

void mcp2515_bit_modify(uint8_t regist, uint8_t mask, uint8_t cData){
     62a:	1f 93       	push	r17
     62c:	cf 93       	push	r28
     62e:	df 93       	push	r29
     630:	18 2f       	mov	r17, r24
     632:	d6 2f       	mov	r29, r22
     634:	c4 2f       	mov	r28, r20
	PORTB &= ~(1<<PB7); //SelectCAN-controller Chip select
     636:	2f 98       	cbi	0x05, 7	; 5
	SPI_Send(MCP_BITMOD);
     638:	85 e0       	ldi	r24, 0x05	; 5
     63a:	90 d3       	rcall	.+1824   	; 0xd5c <SPI_Send>
	SPI_Send(regist);
     63c:	81 2f       	mov	r24, r17
     63e:	8e d3       	rcall	.+1820   	; 0xd5c <SPI_Send>
	SPI_Send(mask);
     640:	8d 2f       	mov	r24, r29
     642:	8c d3       	rcall	.+1816   	; 0xd5c <SPI_Send>
	SPI_Send(cData);
     644:	8c 2f       	mov	r24, r28
     646:	8a d3       	rcall	.+1812   	; 0xd5c <SPI_Send>
	PORTB |= (1<<PB7); //Deselect CAN - controller
     648:	2f 9a       	sbi	0x05, 7	; 5
	
}
     64a:	df 91       	pop	r29
     64c:	cf 91       	pop	r28
     64e:	1f 91       	pop	r17
     650:	08 95       	ret

00000652 <mcp2515_reset>:
	SPI_Send(cData);
	PORTB |= (1<<PB7); //Deselect CAN - controller
}

void mcp2515_reset(){
	PORTB &= ~(1<<PB7); //SelectCAN-controller Chip select
     652:	2f 98       	cbi	0x05, 7	; 5
	
	SPI_Send(MCP_RESET);
     654:	80 ec       	ldi	r24, 0xC0	; 192
     656:	82 d3       	rcall	.+1796   	; 0xd5c <SPI_Send>
	
	mcp2515_bit_modify(MCP_CANCTRL, 0x80,0x80);
     658:	40 e8       	ldi	r20, 0x80	; 128
     65a:	60 e8       	ldi	r22, 0x80	; 128
     65c:	8f e0       	ldi	r24, 0x0F	; 15
     65e:	e5 df       	rcall	.-54     	; 0x62a <mcp2515_bit_modify>
	
	PORTB |= (1<<PB7); //Deselect CAN - controller
     660:	2f 9a       	sbi	0x05, 7	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     662:	85 e3       	ldi	r24, 0x35	; 53
     664:	8a 95       	dec	r24
     666:	f1 f7       	brne	.-4      	; 0x664 <mcp2515_reset+0x12>
     668:	00 00       	nop
     66a:	08 95       	ret

0000066c <mcp2515_init>:
	SPI_Send(cData);
	PORTB |= (1<<PB7); //Deselect CAN - controller
	
}

uint8_t mcp2515_init(uint8_t mode){
     66c:	cf 93       	push	r28
     66e:	c8 2f       	mov	r28, r24
	uint8_t theValue;
	SPI_MasterInit(); //Initialize SPI
     670:	65 d3       	rcall	.+1738   	; 0xd3c <SPI_MasterInit>
	mcp2515_reset(); // Send reset-command
     672:	ef df       	rcall	.-34     	; 0x652 <mcp2515_reset>
	//Self-test
	
	theValue = mcp2515_read(MCP_CANSTAT);
     674:	8e e0       	ldi	r24, 0x0E	; 14
     676:	b7 df       	rcall	.-146    	; 0x5e6 <mcp2515_read>
	if((theValue& MODE_MASK)  != MODE_CONFIG) {
     678:	80 7e       	andi	r24, 0xE0	; 224
     67a:	80 38       	cpi	r24, 0x80	; 128
     67c:	39 f5       	brne	.+78     	; 0x6cc <mcp2515_init+0x60>
		return 1;
	}
	else{
		//printf("MCP2515 is  in configuration mode after reset! canstat: 0x%02x\n", theValue);
	}
	mcp2515_set_mode(mode);
     67e:	8c 2f       	mov	r24, r28
     680:	cc df       	rcall	.-104    	; 0x61a <mcp2515_set_mode>
	theValue = mcp2515_read(MCP_CANSTAT);
     682:	8e e0       	ldi	r24, 0x0E	; 14
     684:	b0 df       	rcall	.-160    	; 0x5e6 <mcp2515_read>
	int mode_bits = (theValue & MODE_MASK);
     686:	98 2f       	mov	r25, r24
     688:	90 7e       	andi	r25, 0xE0	; 224
     68a:	29 2f       	mov	r18, r25
     68c:	30 e0       	ldi	r19, 0x00	; 0
	if(mode_bits != mode){
     68e:	4c 2f       	mov	r20, r28
     690:	50 e0       	ldi	r21, 0x00	; 0
     692:	42 17       	cp	r20, r18
     694:	53 07       	cpc	r21, r19
     696:	69 f0       	breq	.+26     	; 0x6b2 <mcp2515_init+0x46>
		printf("MCP2515 is NOT in correct mode after reset! Its config bits are %x\n", mode_bits);
     698:	1f 92       	push	r1
     69a:	9f 93       	push	r25
     69c:	87 e4       	ldi	r24, 0x47	; 71
     69e:	92 e0       	ldi	r25, 0x02	; 2
     6a0:	9f 93       	push	r25
     6a2:	8f 93       	push	r24
     6a4:	ad d6       	rcall	.+3418   	; 0x1400 <printf>
		return 1;
     6a6:	0f 90       	pop	r0
     6a8:	0f 90       	pop	r0
     6aa:	0f 90       	pop	r0
     6ac:	0f 90       	pop	r0
     6ae:	81 e0       	ldi	r24, 0x01	; 1
     6b0:	0e c0       	rjmp	.+28     	; 0x6ce <mcp2515_init+0x62>
	}
	printf("MCP2515 is  in loopback mode after reset! canstat: 0x%02x\n", theValue);
     6b2:	1f 92       	push	r1
     6b4:	8f 93       	push	r24
     6b6:	8b e8       	ldi	r24, 0x8B	; 139
     6b8:	92 e0       	ldi	r25, 0x02	; 2
     6ba:	9f 93       	push	r25
     6bc:	8f 93       	push	r24
     6be:	a0 d6       	rcall	.+3392   	; 0x1400 <printf>
	return 0;
     6c0:	0f 90       	pop	r0
     6c2:	0f 90       	pop	r0
     6c4:	0f 90       	pop	r0
     6c6:	0f 90       	pop	r0
     6c8:	80 e0       	ldi	r24, 0x00	; 0
     6ca:	01 c0       	rjmp	.+2      	; 0x6ce <mcp2515_init+0x62>
	//Self-test
	
	theValue = mcp2515_read(MCP_CANSTAT);
	if((theValue& MODE_MASK)  != MODE_CONFIG) {
		//printf("MCP2515 is NOT in configuration mode after reset! canstat: 0x%02x\n", theValue);
		return 1;
     6cc:	81 e0       	ldi	r24, 0x01	; 1
		printf("MCP2515 is NOT in correct mode after reset! Its config bits are %x\n", mode_bits);
		return 1;
	}
	printf("MCP2515 is  in loopback mode after reset! canstat: 0x%02x\n", theValue);
	return 0;
}
     6ce:	cf 91       	pop	r28
     6d0:	08 95       	ret

000006d2 <motor_set_direction>:
}


void motor_set_direction(motor_direction_t direction){
	//printf("Y value: %d \n", direction);
	switch (direction > 121){
     6d2:	91 e0       	ldi	r25, 0x01	; 1
     6d4:	8a 37       	cpi	r24, 0x7A	; 122
     6d6:	08 f4       	brcc	.+2      	; 0x6da <motor_set_direction+0x8>
     6d8:	90 e0       	ldi	r25, 0x00	; 0
     6da:	99 23       	and	r25, r25
     6dc:	19 f0       	breq	.+6      	; 0x6e4 <motor_set_direction+0x12>
     6de:	91 30       	cpi	r25, 0x01	; 1
     6e0:	39 f0       	breq	.+14     	; 0x6f0 <motor_set_direction+0x1e>
     6e2:	08 95       	ret
		case(LEFT):
			clear_bit(PORTH, PH1);
     6e4:	e2 e0       	ldi	r30, 0x02	; 2
     6e6:	f1 e0       	ldi	r31, 0x01	; 1
     6e8:	80 81       	ld	r24, Z
     6ea:	8d 7f       	andi	r24, 0xFD	; 253
     6ec:	80 83       	st	Z, r24
			break;
     6ee:	08 95       	ret
		case(RIGHT):
			set_bit(PORTH, PH1);
     6f0:	e2 e0       	ldi	r30, 0x02	; 2
     6f2:	f1 e0       	ldi	r31, 0x01	; 1
     6f4:	80 81       	ld	r24, Z
     6f6:	82 60       	ori	r24, 0x02	; 2
     6f8:	80 83       	st	Z, r24
     6fa:	08 95       	ret

000006fc <motor_set_speed>:
	}
}

void motor_set_speed(uint8_t speed){
	//printf("Y value: %d \n", speed);
	switch (speed > 126){
     6fc:	91 e0       	ldi	r25, 0x01	; 1
     6fe:	8f 37       	cpi	r24, 0x7F	; 127
     700:	08 f4       	brcc	.+2      	; 0x704 <motor_set_speed+0x8>
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	99 23       	and	r25, r25
     706:	19 f0       	breq	.+6      	; 0x70e <motor_set_speed+0x12>
     708:	91 30       	cpi	r25, 0x01	; 1
     70a:	31 f0       	breq	.+12     	; 0x718 <motor_set_speed+0x1c>
     70c:	08 c0       	rjmp	.+16     	; 0x71e <motor_set_speed+0x22>
		case(LEFT):
			DAC_send(126-speed);
     70e:	9e e7       	ldi	r25, 0x7E	; 126
     710:	98 1b       	sub	r25, r24
     712:	89 2f       	mov	r24, r25
     714:	19 ce       	rjmp	.-974    	; 0x348 <DAC_send>
			break;
     716:	08 95       	ret
		case(RIGHT):
			DAC_send(speed-127);
     718:	8f 57       	subi	r24, 0x7F	; 127
     71a:	16 ce       	rjmp	.-980    	; 0x348 <DAC_send>
			break;
     71c:	08 95       	ret
		default:
			DAC_send(speed-127);
     71e:	8f 57       	subi	r24, 0x7F	; 127
     720:	13 ce       	rjmp	.-986    	; 0x348 <DAC_send>
     722:	08 95       	ret

00000724 <motor_set_speed_2>:
			break;
	}
}

void motor_set_speed_2(uint8_t speed){
		DAC_send(speed);
     724:	11 ce       	rjmp	.-990    	; 0x348 <DAC_send>
     726:	08 95       	ret

00000728 <motor_reset_encoder>:
}

void motor_reset_encoder() {
	clear_bit(PORTH, PH6);
     728:	e2 e0       	ldi	r30, 0x02	; 2
     72a:	f1 e0       	ldi	r31, 0x01	; 1
     72c:	80 81       	ld	r24, Z
     72e:	8f 7b       	andi	r24, 0xBF	; 191
     730:	80 83       	st	Z, r24
     732:	8f e1       	ldi	r24, 0x1F	; 31
     734:	93 e0       	ldi	r25, 0x03	; 3
     736:	01 97       	sbiw	r24, 0x01	; 1
     738:	f1 f7       	brne	.-4      	; 0x736 <motor_reset_encoder+0xe>
     73a:	00 c0       	rjmp	.+0      	; 0x73c <motor_reset_encoder+0x14>
     73c:	00 00       	nop
	_delay_us(200);
	set_bit(PORTH, PH6);
     73e:	80 81       	ld	r24, Z
     740:	80 64       	ori	r24, 0x40	; 64
     742:	80 83       	st	Z, r24
     744:	08 95       	ret

00000746 <motor_init>:
#include "CAN.h"

void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     746:	e1 e0       	ldi	r30, 0x01	; 1
     748:	f1 e0       	ldi	r31, 0x01	; 1
     74a:	80 81       	ld	r24, Z
     74c:	80 61       	ori	r24, 0x10	; 16
     74e:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     750:	a2 e0       	ldi	r26, 0x02	; 2
     752:	b1 e0       	ldi	r27, 0x01	; 1
     754:	8c 91       	ld	r24, X
     756:	80 61       	ori	r24, 0x10	; 16
     758:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     75a:	80 81       	ld	r24, Z
     75c:	82 60       	ori	r24, 0x02	; 2
     75e:	80 83       	st	Z, r24
	
	//--------------------Set encoder pins to output and input mode----------------------
	
	// Output Enable pin (active low): !OE
	set_bit(DDRH, PH5);
     760:	80 81       	ld	r24, Z
     762:	80 62       	ori	r24, 0x20	; 32
     764:	80 83       	st	Z, r24
	
	//Selection pin: SEL
	set_bit(DDRH, PH3);
     766:	80 81       	ld	r24, Z
     768:	88 60       	ori	r24, 0x08	; 8
     76a:	80 83       	st	Z, r24
	
	// Set Reset pin: RST
	set_bit(DDRH, PH6);
     76c:	80 81       	ld	r24, Z
     76e:	80 64       	ori	r24, 0x40	; 64
     770:	80 83       	st	Z, r24
	// Reset encoder
	motor_reset_encoder();
     772:	da df       	rcall	.-76     	; 0x728 <motor_reset_encoder>
	
	// Set data bits to input:
	clear_bit(DDRK, PK0);
     774:	e7 e0       	ldi	r30, 0x07	; 7
     776:	f1 e0       	ldi	r31, 0x01	; 1
     778:	80 81       	ld	r24, Z
     77a:	8e 7f       	andi	r24, 0xFE	; 254
     77c:	80 83       	st	Z, r24
	clear_bit(DDRK, PK1);
     77e:	80 81       	ld	r24, Z
     780:	8d 7f       	andi	r24, 0xFD	; 253
     782:	80 83       	st	Z, r24
	clear_bit(DDRK, PK2);
     784:	80 81       	ld	r24, Z
     786:	8b 7f       	andi	r24, 0xFB	; 251
     788:	80 83       	st	Z, r24
	clear_bit(DDRK, PK3);
     78a:	80 81       	ld	r24, Z
     78c:	87 7f       	andi	r24, 0xF7	; 247
     78e:	80 83       	st	Z, r24
	clear_bit(DDRK, PK4);
     790:	80 81       	ld	r24, Z
     792:	8f 7e       	andi	r24, 0xEF	; 239
     794:	80 83       	st	Z, r24
	clear_bit(DDRK, PK5);
     796:	80 81       	ld	r24, Z
     798:	8f 7d       	andi	r24, 0xDF	; 223
     79a:	80 83       	st	Z, r24
	clear_bit(DDRK, PK6);
     79c:	80 81       	ld	r24, Z
     79e:	8f 7b       	andi	r24, 0xBF	; 191
     7a0:	80 83       	st	Z, r24
	clear_bit(DDRK, PK7);
     7a2:	80 81       	ld	r24, Z
     7a4:	8f 77       	andi	r24, 0x7F	; 127
     7a6:	80 83       	st	Z, r24
     7a8:	08 95       	ret

000007aa <motor_read_rotation>:
	clear_bit(PORTH, PH6);
	_delay_us(200);
	set_bit(PORTH, PH6);
}

int16_t motor_read_rotation(uint8_t reset_flag){
     7aa:	cf 93       	push	r28
     7ac:	df 93       	push	r29
	 |	    clear/set SEL opposite of datasheet        |
	 |  We don't know why, perhaps faulty motor box?   |
	 *-------------------------------------------------*/
	
	//Set !OE low to enable output of encoder
	clear_bit(PORTH, PH5);
     7ae:	e2 e0       	ldi	r30, 0x02	; 2
     7b0:	f1 e0       	ldi	r31, 0x01	; 1
     7b2:	90 81       	ld	r25, Z
     7b4:	9f 7d       	andi	r25, 0xDF	; 223
     7b6:	90 83       	st	Z, r25
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     7b8:	90 81       	ld	r25, Z
     7ba:	98 60       	ori	r25, 0x08	; 8
     7bc:	90 83       	st	Z, r25
     7be:	ef ee       	ldi	r30, 0xEF	; 239
     7c0:	f0 e0       	ldi	r31, 0x00	; 0
     7c2:	31 97       	sbiw	r30, 0x01	; 1
     7c4:	f1 f7       	brne	.-4      	; 0x7c2 <motor_read_rotation+0x18>
     7c6:	00 c0       	rjmp	.+0      	; 0x7c8 <motor_read_rotation+0x1e>
     7c8:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK;
     7ca:	d0 91 06 01 	lds	r29, 0x0106
	//printf("Low: %d\n", low);
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     7ce:	e2 e0       	ldi	r30, 0x02	; 2
     7d0:	f1 e0       	ldi	r31, 0x01	; 1
     7d2:	90 81       	ld	r25, Z
     7d4:	97 7f       	andi	r25, 0xF7	; 247
     7d6:	90 83       	st	Z, r25
     7d8:	ef ee       	ldi	r30, 0xEF	; 239
     7da:	f0 e0       	ldi	r31, 0x00	; 0
     7dc:	31 97       	sbiw	r30, 0x01	; 1
     7de:	f1 f7       	brne	.-4      	; 0x7dc <motor_read_rotation+0x32>
     7e0:	00 c0       	rjmp	.+0      	; 0x7e2 <motor_read_rotation+0x38>
     7e2:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     7e4:	c0 91 06 01 	lds	r28, 0x0106
	//printf("High: %d\n", high);
	if (reset_flag) {
     7e8:	81 11       	cpse	r24, r1
 		//Toggle !RST to reset encoder
		motor_reset_encoder();
     7ea:	9e df       	rcall	.-196    	; 0x728 <motor_reset_encoder>
	}
	//Set !OE high to disable output of encoder
	set_bit(PORTH, PH5);
     7ec:	e2 e0       	ldi	r30, 0x02	; 2
     7ee:	f1 e0       	ldi	r31, 0x01	; 1
     7f0:	80 81       	ld	r24, Z
     7f2:	80 62       	ori	r24, 0x20	; 32
     7f4:	80 83       	st	Z, r24
	
	int16_t rot = (int16_t) ( (high << 8) | low);
     7f6:	8d 2f       	mov	r24, r29
     7f8:	90 e0       	ldi	r25, 0x00	; 0
	
	return rot;
}
     7fa:	9c 2b       	or	r25, r28
     7fc:	df 91       	pop	r29
     7fe:	cf 91       	pop	r28
     800:	08 95       	ret

00000802 <motor_calibrate>:

void motor_calibrate() {
     802:	cf 93       	push	r28
     804:	df 93       	push	r29
	motor_set_direction(21);
     806:	85 e1       	ldi	r24, 0x15	; 21
     808:	64 df       	rcall	.-312    	; 0x6d2 <motor_set_direction>
	motor_set_speed(0);
     80a:	80 e0       	ldi	r24, 0x00	; 0
     80c:	77 df       	rcall	.-274    	; 0x6fc <motor_set_speed>
	int16_t cur_rot = motor_read_rotation(0);
     80e:	80 e0       	ldi	r24, 0x00	; 0
     810:	cc df       	rcall	.-104    	; 0x7aa <motor_read_rotation>
     812:	ec 01       	movw	r28, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     814:	2f ef       	ldi	r18, 0xFF	; 255
     816:	83 ef       	ldi	r24, 0xF3	; 243
     818:	91 e0       	ldi	r25, 0x01	; 1
     81a:	21 50       	subi	r18, 0x01	; 1
     81c:	80 40       	sbci	r24, 0x00	; 0
     81e:	90 40       	sbci	r25, 0x00	; 0
     820:	e1 f7       	brne	.-8      	; 0x81a <motor_calibrate+0x18>
     822:	00 c0       	rjmp	.+0      	; 0x824 <motor_calibrate+0x22>
     824:	00 00       	nop
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     826:	80 e0       	ldi	r24, 0x00	; 0
     828:	c0 df       	rcall	.-128    	; 0x7aa <motor_read_rotation>
void motor_calibrate() {
	motor_set_direction(21);
	motor_set_speed(0);
	int16_t cur_rot = motor_read_rotation(0);
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
     82a:	8c 17       	cp	r24, r28
     82c:	9d 07       	cpc	r25, r29
     82e:	11 f0       	breq	.+4      	; 0x834 <motor_calibrate+0x32>
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     830:	ec 01       	movw	r28, r24
     832:	f0 cf       	rjmp	.-32     	; 0x814 <motor_calibrate+0x12>
	}
	motor_set_speed(126);
     834:	8e e7       	ldi	r24, 0x7E	; 126
     836:	62 df       	rcall	.-316    	; 0x6fc <motor_set_speed>
     838:	2f ef       	ldi	r18, 0xFF	; 255
     83a:	89 e6       	ldi	r24, 0x69	; 105
     83c:	98 e1       	ldi	r25, 0x18	; 24
     83e:	21 50       	subi	r18, 0x01	; 1
     840:	80 40       	sbci	r24, 0x00	; 0
     842:	90 40       	sbci	r25, 0x00	; 0
     844:	e1 f7       	brne	.-8      	; 0x83e <motor_calibrate+0x3c>
     846:	00 c0       	rjmp	.+0      	; 0x848 <motor_calibrate+0x46>
     848:	00 00       	nop
	_delay_ms(500);
	motor_reset_encoder();
     84a:	6e df       	rcall	.-292    	; 0x728 <motor_reset_encoder>
	printf("hei\n");
     84c:	86 ec       	ldi	r24, 0xC6	; 198
     84e:	92 e0       	ldi	r25, 0x02	; 2
     850:	e8 d5       	rcall	.+3024   	; 0x1422 <puts>
	
	
}
     852:	df 91       	pop	r29
     854:	cf 91       	pop	r28
     856:	08 95       	ret

00000858 <__vector_15>:
	// start timer2 with /1024 prescaler
	
	TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22);
	
	// Enable global interrupts
	sei();
     858:	1f 92       	push	r1
     85a:	0f 92       	push	r0
     85c:	0f b6       	in	r0, 0x3f	; 63
     85e:	0f 92       	push	r0
     860:	11 24       	eor	r1, r1
     862:	8f 93       	push	r24
     864:	81 e0       	ldi	r24, 0x01	; 1
     866:	80 93 22 03 	sts	0x0322, r24
     86a:	8f 91       	pop	r24
     86c:	0f 90       	pop	r0
     86e:	0f be       	out	0x3f, r0	; 63
     870:	0f 90       	pop	r0
     872:	1f 90       	pop	r1
     874:	18 95       	reti

00000876 <PID>:
     876:	cf 92       	push	r12
     878:	df 92       	push	r13
     87a:	ef 92       	push	r14
     87c:	ff 92       	push	r15
     87e:	cf 93       	push	r28
     880:	df 93       	push	r29
     882:	80 91 22 03 	lds	r24, 0x0322
     886:	88 23       	and	r24, r24
     888:	09 f4       	brne	.+2      	; 0x88c <PID+0x16>
     88a:	f8 c0       	rjmp	.+496    	; 0xa7c <PID+0x206>
     88c:	e0 e7       	ldi	r30, 0x70	; 112
     88e:	f0 e0       	ldi	r31, 0x00	; 0
     890:	80 81       	ld	r24, Z
     892:	8e 7f       	andi	r24, 0xFE	; 254
     894:	80 83       	st	Z, r24
     896:	80 e0       	ldi	r24, 0x00	; 0
     898:	88 df       	rcall	.-240    	; 0x7aa <motor_read_rotation>
     89a:	ec 01       	movw	r28, r24
     89c:	df 93       	push	r29
     89e:	cf 93       	push	r28
     8a0:	8a ec       	ldi	r24, 0xCA	; 202
     8a2:	92 e0       	ldi	r25, 0x02	; 2
     8a4:	9f 93       	push	r25
     8a6:	8f 93       	push	r24
     8a8:	ab d5       	rcall	.+2902   	; 0x1400 <printf>
     8aa:	80 91 20 03 	lds	r24, 0x0320
     8ae:	90 91 21 03 	lds	r25, 0x0321
     8b2:	be 01       	movw	r22, r28
     8b4:	68 1b       	sub	r22, r24
     8b6:	79 0b       	sbc	r23, r25
     8b8:	88 27       	eor	r24, r24
     8ba:	77 fd       	sbrc	r23, 7
     8bc:	80 95       	com	r24
     8be:	98 2f       	mov	r25, r24
     8c0:	29 d4       	rcall	.+2130   	; 0x1114 <__floatsisf>
     8c2:	6b 01       	movw	r12, r22
     8c4:	7c 01       	movw	r14, r24
     8c6:	60 91 16 02 	lds	r22, 0x0216
     8ca:	70 91 17 02 	lds	r23, 0x0217
     8ce:	88 27       	eor	r24, r24
     8d0:	77 fd       	sbrc	r23, 7
     8d2:	80 95       	com	r24
     8d4:	98 2f       	mov	r25, r24
     8d6:	1e d4       	rcall	.+2108   	; 0x1114 <__floatsisf>
     8d8:	9b 01       	movw	r18, r22
     8da:	ac 01       	movw	r20, r24
     8dc:	c7 01       	movw	r24, r14
     8de:	b6 01       	movw	r22, r12
     8e0:	7e d3       	rcall	.+1788   	; 0xfde <__divsf3>
     8e2:	20 e0       	ldi	r18, 0x00	; 0
     8e4:	30 e0       	ldi	r19, 0x00	; 0
     8e6:	4f e7       	ldi	r20, 0x7F	; 127
     8e8:	53 e4       	ldi	r21, 0x43	; 67
     8ea:	c8 d4       	rcall	.+2448   	; 0x127c <__mulsf3>
     8ec:	6b 01       	movw	r12, r22
     8ee:	7c 01       	movw	r14, r24
     8f0:	e3 d3       	rcall	.+1990   	; 0x10b8 <__fixunssfsi>
     8f2:	7f 93       	push	r23
     8f4:	6f 93       	push	r22
     8f6:	87 ed       	ldi	r24, 0xD7	; 215
     8f8:	92 e0       	ldi	r25, 0x02	; 2
     8fa:	9f 93       	push	r25
     8fc:	8f 93       	push	r24
     8fe:	80 d5       	rcall	.+2816   	; 0x1400 <printf>
     900:	c0 91 1e 03 	lds	r28, 0x031E
     904:	d0 91 1f 03 	lds	r29, 0x031F
     908:	8d b7       	in	r24, 0x3d	; 61
     90a:	9e b7       	in	r25, 0x3e	; 62
     90c:	08 96       	adiw	r24, 0x08	; 8
     90e:	0f b6       	in	r0, 0x3f	; 63
     910:	f8 94       	cli
     912:	9e bf       	out	0x3e, r25	; 62
     914:	0f be       	out	0x3f, r0	; 63
     916:	8d bf       	out	0x3d, r24	; 61
     918:	cf 3d       	cpi	r28, 0xDF	; 223
     91a:	d1 05       	cpc	r29, r1
     91c:	24 f4       	brge	.+8      	; 0x926 <PID+0xb0>
     91e:	ce 31       	cpi	r28, 0x1E	; 30
     920:	d1 05       	cpc	r29, r1
     922:	24 f0       	brlt	.+8      	; 0x92c <PID+0xb6>
     924:	05 c0       	rjmp	.+10     	; 0x930 <PID+0xba>
     926:	ce ed       	ldi	r28, 0xDE	; 222
     928:	d0 e0       	ldi	r29, 0x00	; 0
     92a:	02 c0       	rjmp	.+4      	; 0x930 <PID+0xba>
     92c:	ce e1       	ldi	r28, 0x1E	; 30
     92e:	d0 e0       	ldi	r29, 0x00	; 0
     930:	c7 01       	movw	r24, r14
     932:	b6 01       	movw	r22, r12
     934:	bc d3       	rcall	.+1912   	; 0x10ae <__fixsfsi>
     936:	c6 1b       	sub	r28, r22
     938:	d7 0b       	sbc	r29, r23
     93a:	be 01       	movw	r22, r28
     93c:	88 27       	eor	r24, r24
     93e:	77 fd       	sbrc	r23, 7
     940:	80 95       	com	r24
     942:	98 2f       	mov	r25, r24
     944:	e7 d3       	rcall	.+1998   	; 0x1114 <__floatsisf>
     946:	6b 01       	movw	r12, r22
     948:	7c 01       	movw	r14, r24
     94a:	20 91 06 02 	lds	r18, 0x0206
     94e:	30 91 07 02 	lds	r19, 0x0207
     952:	40 91 08 02 	lds	r20, 0x0208
     956:	50 91 09 02 	lds	r21, 0x0209
     95a:	90 d4       	rcall	.+2336   	; 0x127c <__mulsf3>
     95c:	9b 01       	movw	r18, r22
     95e:	ac 01       	movw	r20, r24
     960:	60 91 1a 03 	lds	r22, 0x031A
     964:	70 91 1b 03 	lds	r23, 0x031B
     968:	80 91 1c 03 	lds	r24, 0x031C
     96c:	90 91 1d 03 	lds	r25, 0x031D
     970:	ce d2       	rcall	.+1436   	; 0xf0e <__addsf3>
     972:	60 93 1a 03 	sts	0x031A, r22
     976:	70 93 1b 03 	sts	0x031B, r23
     97a:	80 93 1c 03 	sts	0x031C, r24
     97e:	90 93 1d 03 	sts	0x031D, r25
     982:	df 93       	push	r29
     984:	cf 93       	push	r28
     986:	81 ee       	ldi	r24, 0xE1	; 225
     988:	92 e0       	ldi	r25, 0x02	; 2
     98a:	9f 93       	push	r25
     98c:	8f 93       	push	r24
     98e:	38 d5       	rcall	.+2672   	; 0x1400 <printf>
     990:	0f 90       	pop	r0
     992:	0f 90       	pop	r0
     994:	0f 90       	pop	r0
     996:	0f 90       	pop	r0
     998:	1c 16       	cp	r1, r28
     99a:	1d 06       	cpc	r1, r29
     99c:	44 f0       	brlt	.+16     	; 0x9ae <PID+0x138>
     99e:	10 92 1a 03 	sts	0x031A, r1
     9a2:	10 92 1b 03 	sts	0x031B, r1
     9a6:	10 92 1c 03 	sts	0x031C, r1
     9aa:	10 92 1d 03 	sts	0x031D, r1
     9ae:	20 91 12 02 	lds	r18, 0x0212
     9b2:	30 91 13 02 	lds	r19, 0x0213
     9b6:	40 91 14 02 	lds	r20, 0x0214
     9ba:	50 91 15 02 	lds	r21, 0x0215
     9be:	c7 01       	movw	r24, r14
     9c0:	b6 01       	movw	r22, r12
     9c2:	5c d4       	rcall	.+2232   	; 0x127c <__mulsf3>
     9c4:	6b 01       	movw	r12, r22
     9c6:	7c 01       	movw	r14, r24
     9c8:	20 91 1a 03 	lds	r18, 0x031A
     9cc:	30 91 1b 03 	lds	r19, 0x031B
     9d0:	40 91 1c 03 	lds	r20, 0x031C
     9d4:	50 91 1d 03 	lds	r21, 0x031D
     9d8:	60 91 0e 02 	lds	r22, 0x020E
     9dc:	70 91 0f 02 	lds	r23, 0x020F
     9e0:	80 91 10 02 	lds	r24, 0x0210
     9e4:	90 91 11 02 	lds	r25, 0x0211
     9e8:	49 d4       	rcall	.+2194   	; 0x127c <__mulsf3>
     9ea:	9b 01       	movw	r18, r22
     9ec:	ac 01       	movw	r20, r24
     9ee:	c7 01       	movw	r24, r14
     9f0:	b6 01       	movw	r22, r12
     9f2:	8d d2       	rcall	.+1306   	; 0xf0e <__addsf3>
     9f4:	6b 01       	movw	r12, r22
     9f6:	7c 01       	movw	r14, r24
     9f8:	80 91 18 03 	lds	r24, 0x0318
     9fc:	90 91 19 03 	lds	r25, 0x0319
     a00:	be 01       	movw	r22, r28
     a02:	68 1b       	sub	r22, r24
     a04:	79 0b       	sbc	r23, r25
     a06:	88 27       	eor	r24, r24
     a08:	77 fd       	sbrc	r23, 7
     a0a:	80 95       	com	r24
     a0c:	98 2f       	mov	r25, r24
     a0e:	82 d3       	rcall	.+1796   	; 0x1114 <__floatsisf>
     a10:	20 91 06 02 	lds	r18, 0x0206
     a14:	30 91 07 02 	lds	r19, 0x0207
     a18:	40 91 08 02 	lds	r20, 0x0208
     a1c:	50 91 09 02 	lds	r21, 0x0209
     a20:	de d2       	rcall	.+1468   	; 0xfde <__divsf3>
     a22:	20 91 0a 02 	lds	r18, 0x020A
     a26:	30 91 0b 02 	lds	r19, 0x020B
     a2a:	40 91 0c 02 	lds	r20, 0x020C
     a2e:	50 91 0d 02 	lds	r21, 0x020D
     a32:	24 d4       	rcall	.+2120   	; 0x127c <__mulsf3>
     a34:	9b 01       	movw	r18, r22
     a36:	ac 01       	movw	r20, r24
     a38:	c7 01       	movw	r24, r14
     a3a:	b6 01       	movw	r22, r12
     a3c:	68 d2       	rcall	.+1232   	; 0xf0e <__addsf3>
     a3e:	37 d3       	rcall	.+1646   	; 0x10ae <__fixsfsi>
     a40:	f6 2e       	mov	r15, r22
     a42:	26 2f       	mov	r18, r22
     a44:	37 2f       	mov	r19, r23
     a46:	d0 93 19 03 	sts	0x0319, r29
     a4a:	c0 93 18 03 	sts	0x0318, r28
     a4e:	33 23       	and	r19, r19
     a50:	2c f4       	brge	.+10     	; 0xa5c <PID+0x1e6>
     a52:	87 e1       	ldi	r24, 0x17	; 23
     a54:	3e de       	rcall	.-900    	; 0x6d2 <motor_set_direction>
     a56:	cf 2d       	mov	r28, r15
     a58:	c1 95       	neg	r28
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <PID+0x1ec>
     a5c:	8c e8       	ldi	r24, 0x8C	; 140
     a5e:	39 de       	rcall	.-910    	; 0x6d2 <motor_set_direction>
     a60:	cf 2d       	mov	r28, r15
     a62:	1f 92       	push	r1
     a64:	cf 93       	push	r28
     a66:	2c ee       	ldi	r18, 0xEC	; 236
     a68:	32 e0       	ldi	r19, 0x02	; 2
     a6a:	3f 93       	push	r19
     a6c:	2f 93       	push	r18
     a6e:	c8 d4       	rcall	.+2448   	; 0x1400 <printf>
     a70:	8c 2f       	mov	r24, r28
     a72:	58 de       	rcall	.-848    	; 0x724 <motor_set_speed_2>
     a74:	0f 90       	pop	r0
     a76:	0f 90       	pop	r0
     a78:	0f 90       	pop	r0
     a7a:	0f 90       	pop	r0
     a7c:	10 92 22 03 	sts	0x0322, r1
     a80:	e0 e7       	ldi	r30, 0x70	; 112
     a82:	f0 e0       	ldi	r31, 0x00	; 0
     a84:	80 81       	ld	r24, Z
     a86:	81 60       	ori	r24, 0x01	; 1
     a88:	80 83       	st	Z, r24
     a8a:	df 91       	pop	r29
     a8c:	cf 91       	pop	r28
     a8e:	ff 90       	pop	r15
     a90:	ef 90       	pop	r14
     a92:	df 90       	pop	r13
     a94:	cf 90       	pop	r12
     a96:	08 95       	ret

00000a98 <PID_update_pos_ref>:
	//---------------------------------------------------
	
}

void PID_update_pos_ref(int16_t pos){
	ref_position = pos;
     a98:	90 93 1f 03 	sts	0x031F, r25
     a9c:	80 93 1e 03 	sts	0x031E, r24
     aa0:	08 95       	ret

00000aa2 <Pong_joy>:
		default:
			break;
	}
}

void Pong_joy(void){
     aa2:	cf 93       	push	r28
     aa4:	df 93       	push	r29
     aa6:	cd b7       	in	r28, 0x3d	; 61
     aa8:	de b7       	in	r29, 0x3e	; 62
     aaa:	66 97       	sbiw	r28, 0x16	; 22
     aac:	0f b6       	in	r0, 0x3f	; 63
     aae:	f8 94       	cli
     ab0:	de bf       	out	0x3e, r29	; 62
     ab2:	0f be       	out	0x3f, r0	; 63
     ab4:	cd bf       	out	0x3d, r28	; 61
	uint8_t game_over = 0;
	CAN_message instructions;
	CAN_message results;
	results.id = 2;
     ab6:	82 e0       	ldi	r24, 0x02	; 2
     ab8:	90 e0       	ldi	r25, 0x00	; 0
     aba:	9d 87       	std	Y+13, r25	; 0x0d
     abc:	8c 87       	std	Y+12, r24	; 0x0c
	results.length = 2;
     abe:	8e 87       	std	Y+14, r24	; 0x0e
	results.data[0] = 0;
     ac0:	1f 86       	std	Y+15, r1	; 0x0f
	results.data[1] = 0;
     ac2:	18 8a       	std	Y+16, r1	; 0x10
	
	IR_calibrate();
     ac4:	f4 dc       	rcall	.-1560   	; 0x4ae <IR_calibrate>
	
	//Start flow of information
	CAN_message_send(&results);
     ac6:	ce 01       	movw	r24, r28
     ac8:	0c 96       	adiw	r24, 0x0c	; 12
     aca:	87 db       	rcall	.-2290   	; 0x1da <CAN_message_send>
	
	while(!game_over){
		results.data[1] = is_goal();
     acc:	37 dd       	rcall	.-1426   	; 0x53c <is_goal>
     ace:	88 8b       	std	Y+16, r24	; 0x10
		if(CAN_receive(&instructions)){
     ad0:	ce 01       	movw	r24, r28
     ad2:	01 96       	adiw	r24, 0x01	; 1
     ad4:	ae db       	rcall	.-2212   	; 0x232 <CAN_receive>
     ad6:	88 23       	and	r24, r24
     ad8:	89 f0       	breq	.+34     	; 0xafc <Pong_joy+0x5a>
			//CAN_print(&msg);
			motor_set_direction(instructions.data[0]);
     ada:	8c 81       	ldd	r24, Y+4	; 0x04
     adc:	fa dd       	rcall	.-1036   	; 0x6d2 <motor_set_direction>
			motor_set_speed(instructions.data[0]);
     ade:	8c 81       	ldd	r24, Y+4	; 0x04
     ae0:	0d de       	rcall	.-998    	; 0x6fc <motor_set_speed>
			//set_servo(instructions.data[1]);
			set_servo(127);
     ae2:	8f e7       	ldi	r24, 0x7F	; 127
     ae4:	d8 d0       	rcall	.+432    	; 0xc96 <set_servo>
			solenoid_fire(instructions.data[2]);
     ae6:	8e 81       	ldd	r24, Y+6	; 0x06
     ae8:	23 d1       	rcall	.+582    	; 0xd30 <solenoid_fire>
     aea:	8f e3       	ldi	r24, 0x3F	; 63
     aec:	9c e9       	ldi	r25, 0x9C	; 156
     aee:	01 97       	sbiw	r24, 0x01	; 1
     af0:	f1 f7       	brne	.-4      	; 0xaee <Pong_joy+0x4c>
     af2:	00 c0       	rjmp	.+0      	; 0xaf4 <Pong_joy+0x52>
     af4:	00 00       	nop
			_delay_ms(10);
			CAN_message_send(&results);
     af6:	ce 01       	movw	r24, r28
     af8:	0c 96       	adiw	r24, 0x0c	; 12
     afa:	6f db       	rcall	.-2338   	; 0x1da <CAN_message_send>
		}
		game_over = is_game_over();
     afc:	44 dd       	rcall	.-1400   	; 0x586 <is_game_over>
	IR_calibrate();
	
	//Start flow of information
	CAN_message_send(&results);
	
	while(!game_over){
     afe:	88 23       	and	r24, r24
     b00:	29 f3       	breq	.-54     	; 0xacc <Pong_joy+0x2a>
			_delay_ms(10);
			CAN_message_send(&results);
		}
		game_over = is_game_over();
	}
	results.data[0] = game_over;
     b02:	8f 87       	std	Y+15, r24	; 0x0f
	CAN_message_send(&results);
     b04:	ce 01       	movw	r24, r28
     b06:	0c 96       	adiw	r24, 0x0c	; 12
     b08:	68 db       	rcall	.-2352   	; 0x1da <CAN_message_send>
}
     b0a:	66 96       	adiw	r28, 0x16	; 22
     b0c:	0f b6       	in	r0, 0x3f	; 63
     b0e:	f8 94       	cli
     b10:	de bf       	out	0x3e, r29	; 62
     b12:	0f be       	out	0x3f, r0	; 63
     b14:	cd bf       	out	0x3d, r28	; 61
     b16:	df 91       	pop	r29
     b18:	cf 91       	pop	r28
     b1a:	08 95       	ret

00000b1c <Pong_slider>:



void Pong_slider(void){
     b1c:	cf 93       	push	r28
     b1e:	df 93       	push	r29
     b20:	cd b7       	in	r28, 0x3d	; 61
     b22:	de b7       	in	r29, 0x3e	; 62
     b24:	66 97       	sbiw	r28, 0x16	; 22
     b26:	0f b6       	in	r0, 0x3f	; 63
     b28:	f8 94       	cli
     b2a:	de bf       	out	0x3e, r29	; 62
     b2c:	0f be       	out	0x3f, r0	; 63
     b2e:	cd bf       	out	0x3d, r28	; 61
	int8_t game_over = 0;
	CAN_message instructions;
	CAN_message results;
	results.id = 2;
     b30:	82 e0       	ldi	r24, 0x02	; 2
     b32:	90 e0       	ldi	r25, 0x00	; 0
     b34:	9d 87       	std	Y+13, r25	; 0x0d
     b36:	8c 87       	std	Y+12, r24	; 0x0c
	results.length = 2;
     b38:	8e 87       	std	Y+14, r24	; 0x0e
	results.data[0] = 0;
     b3a:	1f 86       	std	Y+15, r1	; 0x0f
	results.data[1] = 0;
     b3c:	18 8a       	std	Y+16, r1	; 0x10
	
	motor_calibrate();
     b3e:	61 de       	rcall	.-830    	; 0x802 <motor_calibrate>
	IR_calibrate();
     b40:	b6 dc       	rcall	.-1684   	; 0x4ae <IR_calibrate>
	
	//Start flow of information
	CAN_message_send(&results);
     b42:	ce 01       	movw	r24, r28
     b44:	0c 96       	adiw	r24, 0x0c	; 12
     b46:	49 db       	rcall	.-2414   	; 0x1da <CAN_message_send>
	
	while(!game_over){
		results.data[1] = is_goal();
     b48:	f9 dc       	rcall	.-1550   	; 0x53c <is_goal>
     b4a:	88 8b       	std	Y+16, r24	; 0x10
		if(CAN_receive(&instructions)){
     b4c:	ce 01       	movw	r24, r28
     b4e:	01 96       	adiw	r24, 0x01	; 1
     b50:	70 db       	rcall	.-2336   	; 0x232 <CAN_receive>
     b52:	88 23       	and	r24, r24
     b54:	89 f0       	breq	.+34     	; 0xb78 <Pong_slider+0x5c>
			PID_update_pos_ref(results.data[1]);
     b56:	88 89       	ldd	r24, Y+16	; 0x10
     b58:	90 e0       	ldi	r25, 0x00	; 0
     b5a:	9e df       	rcall	.-196    	; 0xa98 <PID_update_pos_ref>
			PID();
     b5c:	8c de       	rcall	.-744    	; 0x876 <PID>
			//set_servo(instructions.data[1]);
			set_servo(127);
     b5e:	8f e7       	ldi	r24, 0x7F	; 127
     b60:	9a d0       	rcall	.+308    	; 0xc96 <set_servo>
			solenoid_fire(instructions.data[2]);
     b62:	8e 81       	ldd	r24, Y+6	; 0x06
     b64:	e5 d0       	rcall	.+458    	; 0xd30 <solenoid_fire>
     b66:	8f e3       	ldi	r24, 0x3F	; 63
     b68:	9c e9       	ldi	r25, 0x9C	; 156
     b6a:	01 97       	sbiw	r24, 0x01	; 1
     b6c:	f1 f7       	brne	.-4      	; 0xb6a <Pong_slider+0x4e>
     b6e:	00 c0       	rjmp	.+0      	; 0xb70 <Pong_slider+0x54>
     b70:	00 00       	nop
			_delay_ms(10);
			CAN_message_send(&results);
     b72:	ce 01       	movw	r24, r28
     b74:	0c 96       	adiw	r24, 0x0c	; 12
     b76:	31 db       	rcall	.-2462   	; 0x1da <CAN_message_send>
		}
		game_over = is_game_over();
     b78:	06 dd       	rcall	.-1524   	; 0x586 <is_game_over>
	IR_calibrate();
	
	//Start flow of information
	CAN_message_send(&results);
	
	while(!game_over){
     b7a:	88 23       	and	r24, r24
     b7c:	29 f3       	breq	.-54     	; 0xb48 <Pong_slider+0x2c>
			_delay_ms(10);
			CAN_message_send(&results);
		}
		game_over = is_game_over();
	}
	results.data[0] = game_over;
     b7e:	8f 87       	std	Y+15, r24	; 0x0f
	CAN_message_send(&results);
     b80:	ce 01       	movw	r24, r28
     b82:	0c 96       	adiw	r24, 0x0c	; 12
     b84:	2a db       	rcall	.-2476   	; 0x1da <CAN_message_send>
}
     b86:	66 96       	adiw	r28, 0x16	; 22
     b88:	0f b6       	in	r0, 0x3f	; 63
     b8a:	f8 94       	cli
     b8c:	de bf       	out	0x3e, r29	; 62
     b8e:	0f be       	out	0x3f, r0	; 63
     b90:	cd bf       	out	0x3d, r28	; 61
     b92:	df 91       	pop	r29
     b94:	cf 91       	pop	r28
     b96:	08 95       	ret

00000b98 <PlayPong>:
#define joy 0
#define slider 1


void PlayPong(uint8_t mode){
	switch(mode){
     b98:	88 23       	and	r24, r24
     b9a:	19 f0       	breq	.+6      	; 0xba2 <PlayPong+0xa>
     b9c:	81 30       	cpi	r24, 0x01	; 1
     b9e:	19 f0       	breq	.+6      	; 0xba6 <PlayPong+0xe>
     ba0:	08 95       	ret
		case(joy):
			Pong_joy();
     ba2:	7f cf       	rjmp	.-258    	; 0xaa2 <Pong_joy>
			break;
     ba4:	08 95       	ret
		case(slider):
			Pong_slider();
     ba6:	ba cf       	rjmp	.-140    	; 0xb1c <Pong_slider>
     ba8:	08 95       	ret

00000baa <PWM_set_period>:

	// Set PB6 to output mode
	set_bit(DDRB, PB6);
}

void PWM_set_period(float period){
     baa:	cf 92       	push	r12
     bac:	df 92       	push	r13
     bae:	ef 92       	push	r14
     bb0:	ff 92       	push	r15
     bb2:	6b 01       	movw	r12, r22
     bb4:	7c 01       	movw	r14, r24
	
	// Set prescaler 256
	set_bit(TCCR1B, CS12);
     bb6:	e1 e8       	ldi	r30, 0x81	; 129
     bb8:	f0 e0       	ldi	r31, 0x00	; 0
     bba:	80 81       	ld	r24, Z
     bbc:	84 60       	ori	r24, 0x04	; 4
     bbe:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS11);
     bc0:	80 81       	ld	r24, Z
     bc2:	8d 7f       	andi	r24, 0xFD	; 253
     bc4:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     bc6:	80 81       	ld	r24, Z
     bc8:	8e 7f       	andi	r24, 0xFE	; 254
     bca:	80 83       	st	Z, r24
	
	// Set period to 20 ms (prescaler 256)
	uint16_t top = pwm_timer_freq*period;
     bcc:	60 91 23 03 	lds	r22, 0x0323
     bd0:	70 91 24 03 	lds	r23, 0x0324
     bd4:	80 e0       	ldi	r24, 0x00	; 0
     bd6:	90 e0       	ldi	r25, 0x00	; 0
     bd8:	9b d2       	rcall	.+1334   	; 0x1110 <__floatunsisf>
     bda:	a7 01       	movw	r20, r14
     bdc:	96 01       	movw	r18, r12
     bde:	4e d3       	rcall	.+1692   	; 0x127c <__mulsf3>
     be0:	6b d2       	rcall	.+1238   	; 0x10b8 <__fixunssfsi>
	ICR1 = top;
     be2:	70 93 87 00 	sts	0x0087, r23
     be6:	60 93 86 00 	sts	0x0086, r22
	
}
     bea:	ff 90       	pop	r15
     bec:	ef 90       	pop	r14
     bee:	df 90       	pop	r13
     bf0:	cf 90       	pop	r12
     bf2:	08 95       	ret

00000bf4 <PWM_init>:
 */ 

#include "PWM.h"
static uint16_t pwm_timer_freq;

void PWM_init(float period, uint32_t clock_freq){
     bf4:	0f 93       	push	r16
     bf6:	1f 93       	push	r17
	uint16_t prescaler = 256;
	
	//Fast PWM-MODE (mode 14, table 17-2)
	set_bit(TCCR1B, WGM13);
     bf8:	e1 e8       	ldi	r30, 0x81	; 129
     bfa:	f0 e0       	ldi	r31, 0x00	; 0
     bfc:	a0 81       	ld	r26, Z
     bfe:	a0 61       	ori	r26, 0x10	; 16
     c00:	a0 83       	st	Z, r26
	set_bit(TCCR1B, WGM12);
     c02:	a0 81       	ld	r26, Z
     c04:	a8 60       	ori	r26, 0x08	; 8
     c06:	a0 83       	st	Z, r26
	set_bit(TCCR1A, WGM11);
     c08:	e0 e8       	ldi	r30, 0x80	; 128
     c0a:	f0 e0       	ldi	r31, 0x00	; 0
     c0c:	a0 81       	ld	r26, Z
     c0e:	a2 60       	ori	r26, 0x02	; 2
     c10:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, WGM10);
     c12:	a0 81       	ld	r26, Z
     c14:	ae 7f       	andi	r26, 0xFE	; 254
     c16:	a0 83       	st	Z, r26
	
	//Set compare output on PB6 (OC1B)
	set_bit(TCCR1A, COM1B1);
     c18:	a0 81       	ld	r26, Z
     c1a:	a0 62       	ori	r26, 0x20	; 32
     c1c:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, COM1B0);
     c1e:	a0 81       	ld	r26, Z
     c20:	af 7e       	andi	r26, 0xEF	; 239
     c22:	a0 83       	st	Z, r26
	pwm_timer_freq = (uint32_t)clock_freq/prescaler;
     c24:	03 2f       	mov	r16, r19
     c26:	14 2f       	mov	r17, r20
     c28:	25 2f       	mov	r18, r21
     c2a:	33 27       	eor	r19, r19
     c2c:	10 93 24 03 	sts	0x0324, r17
     c30:	00 93 23 03 	sts	0x0323, r16
	PWM_set_period(period);
     c34:	ba df       	rcall	.-140    	; 0xbaa <PWM_set_period>
	

	// Set PB6 to output mode
	set_bit(DDRB, PB6);
     c36:	26 9a       	sbi	0x04, 6	; 4
}
     c38:	1f 91       	pop	r17
     c3a:	0f 91       	pop	r16
     c3c:	08 95       	ret

00000c3e <PWM_pulse_set>:
	uint16_t top = pwm_timer_freq*period;
	ICR1 = top;
	
}

void PWM_pulse_set(float width) {
     c3e:	cf 92       	push	r12
     c40:	df 92       	push	r13
     c42:	ef 92       	push	r14
     c44:	ff 92       	push	r15
     c46:	6b 01       	movw	r12, r22
     c48:	7c 01       	movw	r14, r24
	
	uint16_t pulse = pwm_timer_freq*width-0.5;
     c4a:	60 91 23 03 	lds	r22, 0x0323
     c4e:	70 91 24 03 	lds	r23, 0x0324
     c52:	80 e0       	ldi	r24, 0x00	; 0
     c54:	90 e0       	ldi	r25, 0x00	; 0
     c56:	5c d2       	rcall	.+1208   	; 0x1110 <__floatunsisf>
     c58:	a7 01       	movw	r20, r14
     c5a:	96 01       	movw	r18, r12
     c5c:	0f d3       	rcall	.+1566   	; 0x127c <__mulsf3>
     c5e:	20 e0       	ldi	r18, 0x00	; 0
     c60:	30 e0       	ldi	r19, 0x00	; 0
     c62:	40 e0       	ldi	r20, 0x00	; 0
     c64:	5f e3       	ldi	r21, 0x3F	; 63
     c66:	52 d1       	rcall	.+676    	; 0xf0c <__subsf3>
     c68:	27 d2       	rcall	.+1102   	; 0x10b8 <__fixunssfsi>
	//printf("Width: %d \t Pulse: %d \n",width, pulse);
	
	OCR1B = pulse;
     c6a:	70 93 8b 00 	sts	0x008B, r23
     c6e:	60 93 8a 00 	sts	0x008A, r22
     c72:	ff 90       	pop	r15
     c74:	ef 90       	pop	r14
     c76:	df 90       	pop	r13
     c78:	cf 90       	pop	r12
     c7a:	08 95       	ret

00000c7c <servo_init>:
 * Created: 29.10.2017 12:39:17
 *  Author: mariuesk
 */ 
#include "servo.h"

void servo_init(uint32_t clock_freq){
     c7c:	9b 01       	movw	r18, r22
     c7e:	ac 01       	movw	r20, r24
	float period = 0.02;
	float initial_pos = 0.0015;
	PWM_init(period,clock_freq);
     c80:	6a e0       	ldi	r22, 0x0A	; 10
     c82:	77 ed       	ldi	r23, 0xD7	; 215
     c84:	83 ea       	ldi	r24, 0xA3	; 163
     c86:	9c e3       	ldi	r25, 0x3C	; 60
     c88:	b5 df       	rcall	.-150    	; 0xbf4 <PWM_init>
	PWM_pulse_set(initial_pos);
     c8a:	66 ea       	ldi	r22, 0xA6	; 166
     c8c:	7b e9       	ldi	r23, 0x9B	; 155
     c8e:	84 ec       	ldi	r24, 0xC4	; 196
     c90:	9a e3       	ldi	r25, 0x3A	; 58
     c92:	d5 cf       	rjmp	.-86     	; 0xc3e <PWM_pulse_set>
     c94:	08 95       	ret

00000c96 <set_servo>:
}

void set_servo(uint8_t servo_dir){
     c96:	cf 92       	push	r12
     c98:	df 92       	push	r13
     c9a:	ef 92       	push	r14
     c9c:	ff 92       	push	r15
	//printf("servo dir: %d \n", servo_dir);
	if(servo_dir-37 >= 0){
     c9e:	28 2f       	mov	r18, r24
     ca0:	30 e0       	ldi	r19, 0x00	; 0
     ca2:	25 52       	subi	r18, 0x25	; 37
     ca4:	31 09       	sbc	r19, r1
     ca6:	33 23       	and	r19, r19
     ca8:	0c f0       	brlt	.+2      	; 0xcac <set_servo+0x16>
		servo_dir -= 37;
     caa:	85 52       	subi	r24, 0x25	; 37

	float min_pw = 0.00095;
	float max_pw = 0.00205;
	
	
	float dir = (float)servo_dir;
     cac:	68 2f       	mov	r22, r24
     cae:	70 e0       	ldi	r23, 0x00	; 0
     cb0:	80 e0       	ldi	r24, 0x00	; 0
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	2d d2       	rcall	.+1114   	; 0x1110 <__floatunsisf>
	//printf("Servo_dir: %f\n", dir);
	float servo_pw = dir/211666.7 + 0.0009;
     cb6:	2d ea       	ldi	r18, 0xAD	; 173
     cb8:	34 eb       	ldi	r19, 0xB4	; 180
     cba:	4e e4       	ldi	r20, 0x4E	; 78
     cbc:	58 e4       	ldi	r21, 0x48	; 72
     cbe:	8f d1       	rcall	.+798    	; 0xfde <__divsf3>
     cc0:	2a ef       	ldi	r18, 0xFA	; 250
     cc2:	3d ee       	ldi	r19, 0xED	; 237
     cc4:	4b e6       	ldi	r20, 0x6B	; 107
     cc6:	5a e3       	ldi	r21, 0x3A	; 58
     cc8:	22 d1       	rcall	.+580    	; 0xf0e <__addsf3>
     cca:	6b 01       	movw	r12, r22
     ccc:	7c 01       	movw	r14, r24
	//printf("Servo_pw: %f\n", servo_pw);
	if (servo_pw < min_pw) {
     cce:	2c e6       	ldi	r18, 0x6C	; 108
     cd0:	39 e0       	ldi	r19, 0x09	; 9
     cd2:	49 e7       	ldi	r20, 0x79	; 121
     cd4:	5a e3       	ldi	r21, 0x3A	; 58
     cd6:	7f d1       	rcall	.+766    	; 0xfd6 <__cmpsf2>
     cd8:	88 23       	and	r24, r24
     cda:	54 f0       	brlt	.+20     	; 0xcf0 <set_servo+0x5a>
		servo_pw = min_pw;
	}
	if (servo_pw > max_pw) {
     cdc:	2b e4       	ldi	r18, 0x4B	; 75
     cde:	39 e5       	ldi	r19, 0x59	; 89
     ce0:	46 e0       	ldi	r20, 0x06	; 6
     ce2:	5b e3       	ldi	r21, 0x3B	; 59
     ce4:	c7 01       	movw	r24, r14
     ce6:	b6 01       	movw	r22, r12
     ce8:	c5 d2       	rcall	.+1418   	; 0x1274 <__gesf2>
     cea:	18 16       	cp	r1, r24
     cec:	64 f0       	brlt	.+24     	; 0xd06 <set_servo+0x70>
     cee:	15 c0       	rjmp	.+42     	; 0xd1a <set_servo+0x84>
	float dir = (float)servo_dir;
	//printf("Servo_dir: %f\n", dir);
	float servo_pw = dir/211666.7 + 0.0009;
	//printf("Servo_pw: %f\n", servo_pw);
	if (servo_pw < min_pw) {
		servo_pw = min_pw;
     cf0:	0f 2e       	mov	r0, r31
     cf2:	fc e6       	ldi	r31, 0x6C	; 108
     cf4:	cf 2e       	mov	r12, r31
     cf6:	f9 e0       	ldi	r31, 0x09	; 9
     cf8:	df 2e       	mov	r13, r31
     cfa:	f9 e7       	ldi	r31, 0x79	; 121
     cfc:	ef 2e       	mov	r14, r31
     cfe:	fa e3       	ldi	r31, 0x3A	; 58
     d00:	ff 2e       	mov	r15, r31
     d02:	f0 2d       	mov	r31, r0
     d04:	0a c0       	rjmp	.+20     	; 0xd1a <set_servo+0x84>
	}
	if (servo_pw > max_pw) {
		servo_pw = max_pw;
     d06:	0f 2e       	mov	r0, r31
     d08:	fb e4       	ldi	r31, 0x4B	; 75
     d0a:	cf 2e       	mov	r12, r31
     d0c:	f9 e5       	ldi	r31, 0x59	; 89
     d0e:	df 2e       	mov	r13, r31
     d10:	f6 e0       	ldi	r31, 0x06	; 6
     d12:	ef 2e       	mov	r14, r31
     d14:	fb e3       	ldi	r31, 0x3B	; 59
     d16:	ff 2e       	mov	r15, r31
     d18:	f0 2d       	mov	r31, r0
	}
	
	PWM_pulse_set(servo_pw);
     d1a:	c7 01       	movw	r24, r14
     d1c:	b6 01       	movw	r22, r12
     d1e:	8f df       	rcall	.-226    	; 0xc3e <PWM_pulse_set>

     d20:	ff 90       	pop	r15
     d22:	ef 90       	pop	r14
     d24:	df 90       	pop	r13
     d26:	cf 90       	pop	r12
     d28:	08 95       	ret

00000d2a <solenoid_init>:

#include "solenoid.h"

void solenoid_init(void){
	//initialize PB4 as output, PB4 = ?
	set_bit(DDRB,PB4);
     d2a:	24 9a       	sbi	0x04, 4	; 4
	PORTB |= (1 << PB4);
     d2c:	2c 9a       	sbi	0x05, 4	; 5
     d2e:	08 95       	ret

00000d30 <solenoid_fire>:
}

void solenoid_fire(uint8_t button){

		if(button){
     d30:	88 23       	and	r24, r24
     d32:	11 f0       	breq	.+4      	; 0xd38 <solenoid_fire+0x8>
		PORTB &= ~(1<<PB4);
     d34:	2c 98       	cbi	0x05, 4	; 5
     d36:	08 95       	ret
		} else{
		PORTB |= (1<<PB4);
     d38:	2c 9a       	sbi	0x05, 4	; 5
     d3a:	08 95       	ret

00000d3c <SPI_MasterInit>:

#include "SPI.h"
#include "Utilities.h"
void SPI_MasterInit(){
	/* Set MOSI and SCK output, all others input */
	DDRB |= (1<<DDB0)|(1<< DDB7)|(1<<DDB1)|(1<<DDB2); // Setter outputs som rikitg 
     d3c:	84 b1       	in	r24, 0x04	; 4
     d3e:	87 68       	ori	r24, 0x87	; 135
     d40:	84 b9       	out	0x04, r24	; 4
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<MSTR)|(1<<SPR0);
     d42:	81 e1       	ldi	r24, 0x11	; 17
     d44:	8c bd       	out	0x2c, r24	; 44
	SPCR |= (1<<SPE);
     d46:	8c b5       	in	r24, 0x2c	; 44
     d48:	80 64       	ori	r24, 0x40	; 64
     d4a:	8c bd       	out	0x2c, r24	; 44
     d4c:	08 95       	ret

00000d4e <SPI_Read>:
}

char SPI_Read(){
	/* Start transmission */
	SPDR = 0xFF;
     d4e:	8f ef       	ldi	r24, 0xFF	; 255
     d50:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF))){}
     d52:	0d b4       	in	r0, 0x2d	; 45
     d54:	07 fe       	sbrs	r0, 7
     d56:	fd cf       	rjmp	.-6      	; 0xd52 <SPI_Read+0x4>
	return SPDR;
     d58:	8e b5       	in	r24, 0x2e	; 46
}
     d5a:	08 95       	ret

00000d5c <SPI_Send>:

void SPI_Send(char cData){
	/* Start transmission */
	SPDR = cData;
     d5c:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF))){}
     d5e:	0d b4       	in	r0, 0x2d	; 45
     d60:	07 fe       	sbrs	r0, 7
     d62:	fd cf       	rjmp	.-6      	; 0xd5e <SPI_Send+0x2>
     d64:	08 95       	ret

00000d66 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     d66:	8c e0       	ldi	r24, 0x0C	; 12
     d68:	80 93 b8 00 	sts	0x00B8, r24
     d6c:	8f ef       	ldi	r24, 0xFF	; 255
     d6e:	80 93 bb 00 	sts	0x00BB, r24
     d72:	84 e0       	ldi	r24, 0x04	; 4
     d74:	80 93 bc 00 	sts	0x00BC, r24
     d78:	08 95       	ret

00000d7a <TWI_Start_Transceiver_With_Data>:
     d7a:	ec eb       	ldi	r30, 0xBC	; 188
     d7c:	f0 e0       	ldi	r31, 0x00	; 0
     d7e:	20 81       	ld	r18, Z
     d80:	20 fd       	sbrc	r18, 0
     d82:	fd cf       	rjmp	.-6      	; 0xd7e <TWI_Start_Transceiver_With_Data+0x4>
     d84:	60 93 27 03 	sts	0x0327, r22
     d88:	fc 01       	movw	r30, r24
     d8a:	20 81       	ld	r18, Z
     d8c:	20 93 28 03 	sts	0x0328, r18
     d90:	20 fd       	sbrc	r18, 0
     d92:	0c c0       	rjmp	.+24     	; 0xdac <TWI_Start_Transceiver_With_Data+0x32>
     d94:	62 30       	cpi	r22, 0x02	; 2
     d96:	50 f0       	brcs	.+20     	; 0xdac <TWI_Start_Transceiver_With_Data+0x32>
     d98:	dc 01       	movw	r26, r24
     d9a:	11 96       	adiw	r26, 0x01	; 1
     d9c:	e9 e2       	ldi	r30, 0x29	; 41
     d9e:	f3 e0       	ldi	r31, 0x03	; 3
     da0:	81 e0       	ldi	r24, 0x01	; 1
     da2:	9d 91       	ld	r25, X+
     da4:	91 93       	st	Z+, r25
     da6:	8f 5f       	subi	r24, 0xFF	; 255
     da8:	86 13       	cpse	r24, r22
     daa:	fb cf       	rjmp	.-10     	; 0xda2 <TWI_Start_Transceiver_With_Data+0x28>
     dac:	10 92 26 03 	sts	0x0326, r1
     db0:	88 ef       	ldi	r24, 0xF8	; 248
     db2:	80 93 18 02 	sts	0x0218, r24
     db6:	85 ea       	ldi	r24, 0xA5	; 165
     db8:	80 93 bc 00 	sts	0x00BC, r24
     dbc:	08 95       	ret

00000dbe <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     dbe:	1f 92       	push	r1
     dc0:	0f 92       	push	r0
     dc2:	0f b6       	in	r0, 0x3f	; 63
     dc4:	0f 92       	push	r0
     dc6:	11 24       	eor	r1, r1
     dc8:	0b b6       	in	r0, 0x3b	; 59
     dca:	0f 92       	push	r0
     dcc:	2f 93       	push	r18
     dce:	3f 93       	push	r19
     dd0:	8f 93       	push	r24
     dd2:	9f 93       	push	r25
     dd4:	af 93       	push	r26
     dd6:	bf 93       	push	r27
     dd8:	ef 93       	push	r30
     dda:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     ddc:	80 91 b9 00 	lds	r24, 0x00B9
     de0:	90 e0       	ldi	r25, 0x00	; 0
     de2:	fc 01       	movw	r30, r24
     de4:	38 97       	sbiw	r30, 0x08	; 8
     de6:	e1 35       	cpi	r30, 0x51	; 81
     de8:	f1 05       	cpc	r31, r1
     dea:	08 f0       	brcs	.+2      	; 0xdee <__vector_39+0x30>
     dec:	55 c0       	rjmp	.+170    	; 0xe98 <__vector_39+0xda>
     dee:	ee 58       	subi	r30, 0x8E	; 142
     df0:	ff 4f       	sbci	r31, 0xFF	; 255
     df2:	a7 c2       	rjmp	.+1358   	; 0x1342 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     df4:	10 92 25 03 	sts	0x0325, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     df8:	e0 91 25 03 	lds	r30, 0x0325
     dfc:	80 91 27 03 	lds	r24, 0x0327
     e00:	e8 17       	cp	r30, r24
     e02:	70 f4       	brcc	.+28     	; 0xe20 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     e04:	81 e0       	ldi	r24, 0x01	; 1
     e06:	8e 0f       	add	r24, r30
     e08:	80 93 25 03 	sts	0x0325, r24
     e0c:	f0 e0       	ldi	r31, 0x00	; 0
     e0e:	e8 5d       	subi	r30, 0xD8	; 216
     e10:	fc 4f       	sbci	r31, 0xFC	; 252
     e12:	80 81       	ld	r24, Z
     e14:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e18:	85 e8       	ldi	r24, 0x85	; 133
     e1a:	80 93 bc 00 	sts	0x00BC, r24
     e1e:	43 c0       	rjmp	.+134    	; 0xea6 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e20:	80 91 26 03 	lds	r24, 0x0326
     e24:	81 60       	ori	r24, 0x01	; 1
     e26:	80 93 26 03 	sts	0x0326, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e2a:	84 e9       	ldi	r24, 0x94	; 148
     e2c:	80 93 bc 00 	sts	0x00BC, r24
     e30:	3a c0       	rjmp	.+116    	; 0xea6 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     e32:	e0 91 25 03 	lds	r30, 0x0325
     e36:	81 e0       	ldi	r24, 0x01	; 1
     e38:	8e 0f       	add	r24, r30
     e3a:	80 93 25 03 	sts	0x0325, r24
     e3e:	80 91 bb 00 	lds	r24, 0x00BB
     e42:	f0 e0       	ldi	r31, 0x00	; 0
     e44:	e8 5d       	subi	r30, 0xD8	; 216
     e46:	fc 4f       	sbci	r31, 0xFC	; 252
     e48:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     e4a:	20 91 25 03 	lds	r18, 0x0325
     e4e:	30 e0       	ldi	r19, 0x00	; 0
     e50:	80 91 27 03 	lds	r24, 0x0327
     e54:	90 e0       	ldi	r25, 0x00	; 0
     e56:	01 97       	sbiw	r24, 0x01	; 1
     e58:	28 17       	cp	r18, r24
     e5a:	39 07       	cpc	r19, r25
     e5c:	24 f4       	brge	.+8      	; 0xe66 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e5e:	85 ec       	ldi	r24, 0xC5	; 197
     e60:	80 93 bc 00 	sts	0x00BC, r24
     e64:	20 c0       	rjmp	.+64     	; 0xea6 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e66:	85 e8       	ldi	r24, 0x85	; 133
     e68:	80 93 bc 00 	sts	0x00BC, r24
     e6c:	1c c0       	rjmp	.+56     	; 0xea6 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     e6e:	80 91 bb 00 	lds	r24, 0x00BB
     e72:	e0 91 25 03 	lds	r30, 0x0325
     e76:	f0 e0       	ldi	r31, 0x00	; 0
     e78:	e8 5d       	subi	r30, 0xD8	; 216
     e7a:	fc 4f       	sbci	r31, 0xFC	; 252
     e7c:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e7e:	80 91 26 03 	lds	r24, 0x0326
     e82:	81 60       	ori	r24, 0x01	; 1
     e84:	80 93 26 03 	sts	0x0326, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e88:	84 e9       	ldi	r24, 0x94	; 148
     e8a:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     e8e:	0b c0       	rjmp	.+22     	; 0xea6 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e90:	85 ea       	ldi	r24, 0xA5	; 165
     e92:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     e96:	07 c0       	rjmp	.+14     	; 0xea6 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     e98:	80 91 b9 00 	lds	r24, 0x00B9
     e9c:	80 93 18 02 	sts	0x0218, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     ea0:	84 e0       	ldi	r24, 0x04	; 4
     ea2:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     ea6:	ff 91       	pop	r31
     ea8:	ef 91       	pop	r30
     eaa:	bf 91       	pop	r27
     eac:	af 91       	pop	r26
     eae:	9f 91       	pop	r25
     eb0:	8f 91       	pop	r24
     eb2:	3f 91       	pop	r19
     eb4:	2f 91       	pop	r18
     eb6:	0f 90       	pop	r0
     eb8:	0b be       	out	0x3b, r0	; 59
     eba:	0f 90       	pop	r0
     ebc:	0f be       	out	0x3f, r0	; 63
     ebe:	0f 90       	pop	r0
     ec0:	1f 90       	pop	r1
     ec2:	18 95       	reti

00000ec4 <USART_Transmit>:
}

int USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSR0A & (1<<UDRE0)) )
     ec4:	e0 ec       	ldi	r30, 0xC0	; 192
     ec6:	f0 e0       	ldi	r31, 0x00	; 0
     ec8:	90 81       	ld	r25, Z
     eca:	95 ff       	sbrs	r25, 5
     ecc:	fd cf       	rjmp	.-6      	; 0xec8 <USART_Transmit+0x4>
	;
	/* Put data into buffer, sends the data */
	UDR0 = data;
     ece:	80 93 c6 00 	sts	0x00C6, r24
	return 0;
}
     ed2:	80 e0       	ldi	r24, 0x00	; 0
     ed4:	90 e0       	ldi	r25, 0x00	; 0
     ed6:	08 95       	ret

00000ed8 <USART_Receive>:

int USART_Receive( void )
{
	/* Wait for data to be received */
	while ( !(UCSR0A & (1<<RXC0)) );
     ed8:	e0 ec       	ldi	r30, 0xC0	; 192
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	80 81       	ld	r24, Z
     ede:	88 23       	and	r24, r24
     ee0:	ec f7       	brge	.-6      	; 0xedc <USART_Receive+0x4>
	/* Get and return received data from buffer */
	return UDR0;
     ee2:	80 91 c6 00 	lds	r24, 0x00C6
     ee6:	90 e0       	ldi	r25, 0x00	; 0
     ee8:	08 95       	ret

00000eea <USART_Init>:

void USART_Init(void){
	//int ubrr = 11; // Usart_init parameter
	/* Set baud rate */
	uint16_t ubrr = F_CPU / 16 / BAUD - 1;
	UBRR0H = (unsigned char)(ubrr>>8);
     eea:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)ubrr;
     eee:	87 e6       	ldi	r24, 0x67	; 103
     ef0:	80 93 c4 00 	sts	0x00C4, r24
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     ef4:	88 e1       	ldi	r24, 0x18	; 24
     ef6:	80 93 c1 00 	sts	0x00C1, r24
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     efa:	8e e0       	ldi	r24, 0x0E	; 14
     efc:	80 93 c2 00 	sts	0x00C2, r24
	fdevopen(USART_Transmit, USART_Receive);
     f00:	6c e6       	ldi	r22, 0x6C	; 108
     f02:	77 e0       	ldi	r23, 0x07	; 7
     f04:	82 e6       	ldi	r24, 0x62	; 98
     f06:	97 e0       	ldi	r25, 0x07	; 7
     f08:	31 c2       	rjmp	.+1122   	; 0x136c <fdevopen>
     f0a:	08 95       	ret

00000f0c <__subsf3>:
     f0c:	50 58       	subi	r21, 0x80	; 128

00000f0e <__addsf3>:
     f0e:	bb 27       	eor	r27, r27
     f10:	aa 27       	eor	r26, r26
     f12:	0e d0       	rcall	.+28     	; 0xf30 <__addsf3x>
     f14:	75 c1       	rjmp	.+746    	; 0x1200 <__fp_round>
     f16:	66 d1       	rcall	.+716    	; 0x11e4 <__fp_pscA>
     f18:	30 f0       	brcs	.+12     	; 0xf26 <__addsf3+0x18>
     f1a:	6b d1       	rcall	.+726    	; 0x11f2 <__fp_pscB>
     f1c:	20 f0       	brcs	.+8      	; 0xf26 <__addsf3+0x18>
     f1e:	31 f4       	brne	.+12     	; 0xf2c <__addsf3+0x1e>
     f20:	9f 3f       	cpi	r25, 0xFF	; 255
     f22:	11 f4       	brne	.+4      	; 0xf28 <__addsf3+0x1a>
     f24:	1e f4       	brtc	.+6      	; 0xf2c <__addsf3+0x1e>
     f26:	5b c1       	rjmp	.+694    	; 0x11de <__fp_nan>
     f28:	0e f4       	brtc	.+2      	; 0xf2c <__addsf3+0x1e>
     f2a:	e0 95       	com	r30
     f2c:	e7 fb       	bst	r30, 7
     f2e:	51 c1       	rjmp	.+674    	; 0x11d2 <__fp_inf>

00000f30 <__addsf3x>:
     f30:	e9 2f       	mov	r30, r25
     f32:	77 d1       	rcall	.+750    	; 0x1222 <__fp_split3>
     f34:	80 f3       	brcs	.-32     	; 0xf16 <__addsf3+0x8>
     f36:	ba 17       	cp	r27, r26
     f38:	62 07       	cpc	r22, r18
     f3a:	73 07       	cpc	r23, r19
     f3c:	84 07       	cpc	r24, r20
     f3e:	95 07       	cpc	r25, r21
     f40:	18 f0       	brcs	.+6      	; 0xf48 <__addsf3x+0x18>
     f42:	71 f4       	brne	.+28     	; 0xf60 <__addsf3x+0x30>
     f44:	9e f5       	brtc	.+102    	; 0xfac <__addsf3x+0x7c>
     f46:	8f c1       	rjmp	.+798    	; 0x1266 <__fp_zero>
     f48:	0e f4       	brtc	.+2      	; 0xf4c <__addsf3x+0x1c>
     f4a:	e0 95       	com	r30
     f4c:	0b 2e       	mov	r0, r27
     f4e:	ba 2f       	mov	r27, r26
     f50:	a0 2d       	mov	r26, r0
     f52:	0b 01       	movw	r0, r22
     f54:	b9 01       	movw	r22, r18
     f56:	90 01       	movw	r18, r0
     f58:	0c 01       	movw	r0, r24
     f5a:	ca 01       	movw	r24, r20
     f5c:	a0 01       	movw	r20, r0
     f5e:	11 24       	eor	r1, r1
     f60:	ff 27       	eor	r31, r31
     f62:	59 1b       	sub	r21, r25
     f64:	99 f0       	breq	.+38     	; 0xf8c <__addsf3x+0x5c>
     f66:	59 3f       	cpi	r21, 0xF9	; 249
     f68:	50 f4       	brcc	.+20     	; 0xf7e <__addsf3x+0x4e>
     f6a:	50 3e       	cpi	r21, 0xE0	; 224
     f6c:	68 f1       	brcs	.+90     	; 0xfc8 <__addsf3x+0x98>
     f6e:	1a 16       	cp	r1, r26
     f70:	f0 40       	sbci	r31, 0x00	; 0
     f72:	a2 2f       	mov	r26, r18
     f74:	23 2f       	mov	r18, r19
     f76:	34 2f       	mov	r19, r20
     f78:	44 27       	eor	r20, r20
     f7a:	58 5f       	subi	r21, 0xF8	; 248
     f7c:	f3 cf       	rjmp	.-26     	; 0xf64 <__addsf3x+0x34>
     f7e:	46 95       	lsr	r20
     f80:	37 95       	ror	r19
     f82:	27 95       	ror	r18
     f84:	a7 95       	ror	r26
     f86:	f0 40       	sbci	r31, 0x00	; 0
     f88:	53 95       	inc	r21
     f8a:	c9 f7       	brne	.-14     	; 0xf7e <__addsf3x+0x4e>
     f8c:	7e f4       	brtc	.+30     	; 0xfac <__addsf3x+0x7c>
     f8e:	1f 16       	cp	r1, r31
     f90:	ba 0b       	sbc	r27, r26
     f92:	62 0b       	sbc	r22, r18
     f94:	73 0b       	sbc	r23, r19
     f96:	84 0b       	sbc	r24, r20
     f98:	ba f0       	brmi	.+46     	; 0xfc8 <__addsf3x+0x98>
     f9a:	91 50       	subi	r25, 0x01	; 1
     f9c:	a1 f0       	breq	.+40     	; 0xfc6 <__addsf3x+0x96>
     f9e:	ff 0f       	add	r31, r31
     fa0:	bb 1f       	adc	r27, r27
     fa2:	66 1f       	adc	r22, r22
     fa4:	77 1f       	adc	r23, r23
     fa6:	88 1f       	adc	r24, r24
     fa8:	c2 f7       	brpl	.-16     	; 0xf9a <__addsf3x+0x6a>
     faa:	0e c0       	rjmp	.+28     	; 0xfc8 <__addsf3x+0x98>
     fac:	ba 0f       	add	r27, r26
     fae:	62 1f       	adc	r22, r18
     fb0:	73 1f       	adc	r23, r19
     fb2:	84 1f       	adc	r24, r20
     fb4:	48 f4       	brcc	.+18     	; 0xfc8 <__addsf3x+0x98>
     fb6:	87 95       	ror	r24
     fb8:	77 95       	ror	r23
     fba:	67 95       	ror	r22
     fbc:	b7 95       	ror	r27
     fbe:	f7 95       	ror	r31
     fc0:	9e 3f       	cpi	r25, 0xFE	; 254
     fc2:	08 f0       	brcs	.+2      	; 0xfc6 <__addsf3x+0x96>
     fc4:	b3 cf       	rjmp	.-154    	; 0xf2c <__addsf3+0x1e>
     fc6:	93 95       	inc	r25
     fc8:	88 0f       	add	r24, r24
     fca:	08 f0       	brcs	.+2      	; 0xfce <__addsf3x+0x9e>
     fcc:	99 27       	eor	r25, r25
     fce:	ee 0f       	add	r30, r30
     fd0:	97 95       	ror	r25
     fd2:	87 95       	ror	r24
     fd4:	08 95       	ret

00000fd6 <__cmpsf2>:
     fd6:	d9 d0       	rcall	.+434    	; 0x118a <__fp_cmp>
     fd8:	08 f4       	brcc	.+2      	; 0xfdc <__cmpsf2+0x6>
     fda:	81 e0       	ldi	r24, 0x01	; 1
     fdc:	08 95       	ret

00000fde <__divsf3>:
     fde:	0c d0       	rcall	.+24     	; 0xff8 <__divsf3x>
     fe0:	0f c1       	rjmp	.+542    	; 0x1200 <__fp_round>
     fe2:	07 d1       	rcall	.+526    	; 0x11f2 <__fp_pscB>
     fe4:	40 f0       	brcs	.+16     	; 0xff6 <__divsf3+0x18>
     fe6:	fe d0       	rcall	.+508    	; 0x11e4 <__fp_pscA>
     fe8:	30 f0       	brcs	.+12     	; 0xff6 <__divsf3+0x18>
     fea:	21 f4       	brne	.+8      	; 0xff4 <__divsf3+0x16>
     fec:	5f 3f       	cpi	r21, 0xFF	; 255
     fee:	19 f0       	breq	.+6      	; 0xff6 <__divsf3+0x18>
     ff0:	f0 c0       	rjmp	.+480    	; 0x11d2 <__fp_inf>
     ff2:	51 11       	cpse	r21, r1
     ff4:	39 c1       	rjmp	.+626    	; 0x1268 <__fp_szero>
     ff6:	f3 c0       	rjmp	.+486    	; 0x11de <__fp_nan>

00000ff8 <__divsf3x>:
     ff8:	14 d1       	rcall	.+552    	; 0x1222 <__fp_split3>
     ffa:	98 f3       	brcs	.-26     	; 0xfe2 <__divsf3+0x4>

00000ffc <__divsf3_pse>:
     ffc:	99 23       	and	r25, r25
     ffe:	c9 f3       	breq	.-14     	; 0xff2 <__divsf3+0x14>
    1000:	55 23       	and	r21, r21
    1002:	b1 f3       	breq	.-20     	; 0xff0 <__divsf3+0x12>
    1004:	95 1b       	sub	r25, r21
    1006:	55 0b       	sbc	r21, r21
    1008:	bb 27       	eor	r27, r27
    100a:	aa 27       	eor	r26, r26
    100c:	62 17       	cp	r22, r18
    100e:	73 07       	cpc	r23, r19
    1010:	84 07       	cpc	r24, r20
    1012:	38 f0       	brcs	.+14     	; 0x1022 <__divsf3_pse+0x26>
    1014:	9f 5f       	subi	r25, 0xFF	; 255
    1016:	5f 4f       	sbci	r21, 0xFF	; 255
    1018:	22 0f       	add	r18, r18
    101a:	33 1f       	adc	r19, r19
    101c:	44 1f       	adc	r20, r20
    101e:	aa 1f       	adc	r26, r26
    1020:	a9 f3       	breq	.-22     	; 0x100c <__divsf3_pse+0x10>
    1022:	33 d0       	rcall	.+102    	; 0x108a <__divsf3_pse+0x8e>
    1024:	0e 2e       	mov	r0, r30
    1026:	3a f0       	brmi	.+14     	; 0x1036 <__divsf3_pse+0x3a>
    1028:	e0 e8       	ldi	r30, 0x80	; 128
    102a:	30 d0       	rcall	.+96     	; 0x108c <__divsf3_pse+0x90>
    102c:	91 50       	subi	r25, 0x01	; 1
    102e:	50 40       	sbci	r21, 0x00	; 0
    1030:	e6 95       	lsr	r30
    1032:	00 1c       	adc	r0, r0
    1034:	ca f7       	brpl	.-14     	; 0x1028 <__divsf3_pse+0x2c>
    1036:	29 d0       	rcall	.+82     	; 0x108a <__divsf3_pse+0x8e>
    1038:	fe 2f       	mov	r31, r30
    103a:	27 d0       	rcall	.+78     	; 0x108a <__divsf3_pse+0x8e>
    103c:	66 0f       	add	r22, r22
    103e:	77 1f       	adc	r23, r23
    1040:	88 1f       	adc	r24, r24
    1042:	bb 1f       	adc	r27, r27
    1044:	26 17       	cp	r18, r22
    1046:	37 07       	cpc	r19, r23
    1048:	48 07       	cpc	r20, r24
    104a:	ab 07       	cpc	r26, r27
    104c:	b0 e8       	ldi	r27, 0x80	; 128
    104e:	09 f0       	breq	.+2      	; 0x1052 <__divsf3_pse+0x56>
    1050:	bb 0b       	sbc	r27, r27
    1052:	80 2d       	mov	r24, r0
    1054:	bf 01       	movw	r22, r30
    1056:	ff 27       	eor	r31, r31
    1058:	93 58       	subi	r25, 0x83	; 131
    105a:	5f 4f       	sbci	r21, 0xFF	; 255
    105c:	2a f0       	brmi	.+10     	; 0x1068 <__divsf3_pse+0x6c>
    105e:	9e 3f       	cpi	r25, 0xFE	; 254
    1060:	51 05       	cpc	r21, r1
    1062:	68 f0       	brcs	.+26     	; 0x107e <__divsf3_pse+0x82>
    1064:	b6 c0       	rjmp	.+364    	; 0x11d2 <__fp_inf>
    1066:	00 c1       	rjmp	.+512    	; 0x1268 <__fp_szero>
    1068:	5f 3f       	cpi	r21, 0xFF	; 255
    106a:	ec f3       	brlt	.-6      	; 0x1066 <__divsf3_pse+0x6a>
    106c:	98 3e       	cpi	r25, 0xE8	; 232
    106e:	dc f3       	brlt	.-10     	; 0x1066 <__divsf3_pse+0x6a>
    1070:	86 95       	lsr	r24
    1072:	77 95       	ror	r23
    1074:	67 95       	ror	r22
    1076:	b7 95       	ror	r27
    1078:	f7 95       	ror	r31
    107a:	9f 5f       	subi	r25, 0xFF	; 255
    107c:	c9 f7       	brne	.-14     	; 0x1070 <__divsf3_pse+0x74>
    107e:	88 0f       	add	r24, r24
    1080:	91 1d       	adc	r25, r1
    1082:	96 95       	lsr	r25
    1084:	87 95       	ror	r24
    1086:	97 f9       	bld	r25, 7
    1088:	08 95       	ret
    108a:	e1 e0       	ldi	r30, 0x01	; 1
    108c:	66 0f       	add	r22, r22
    108e:	77 1f       	adc	r23, r23
    1090:	88 1f       	adc	r24, r24
    1092:	bb 1f       	adc	r27, r27
    1094:	62 17       	cp	r22, r18
    1096:	73 07       	cpc	r23, r19
    1098:	84 07       	cpc	r24, r20
    109a:	ba 07       	cpc	r27, r26
    109c:	20 f0       	brcs	.+8      	; 0x10a6 <__divsf3_pse+0xaa>
    109e:	62 1b       	sub	r22, r18
    10a0:	73 0b       	sbc	r23, r19
    10a2:	84 0b       	sbc	r24, r20
    10a4:	ba 0b       	sbc	r27, r26
    10a6:	ee 1f       	adc	r30, r30
    10a8:	88 f7       	brcc	.-30     	; 0x108c <__divsf3_pse+0x90>
    10aa:	e0 95       	com	r30
    10ac:	08 95       	ret

000010ae <__fixsfsi>:
    10ae:	04 d0       	rcall	.+8      	; 0x10b8 <__fixunssfsi>
    10b0:	68 94       	set
    10b2:	b1 11       	cpse	r27, r1
    10b4:	d9 c0       	rjmp	.+434    	; 0x1268 <__fp_szero>
    10b6:	08 95       	ret

000010b8 <__fixunssfsi>:
    10b8:	bc d0       	rcall	.+376    	; 0x1232 <__fp_splitA>
    10ba:	88 f0       	brcs	.+34     	; 0x10de <__fixunssfsi+0x26>
    10bc:	9f 57       	subi	r25, 0x7F	; 127
    10be:	90 f0       	brcs	.+36     	; 0x10e4 <__fixunssfsi+0x2c>
    10c0:	b9 2f       	mov	r27, r25
    10c2:	99 27       	eor	r25, r25
    10c4:	b7 51       	subi	r27, 0x17	; 23
    10c6:	a0 f0       	brcs	.+40     	; 0x10f0 <__fixunssfsi+0x38>
    10c8:	d1 f0       	breq	.+52     	; 0x10fe <__fixunssfsi+0x46>
    10ca:	66 0f       	add	r22, r22
    10cc:	77 1f       	adc	r23, r23
    10ce:	88 1f       	adc	r24, r24
    10d0:	99 1f       	adc	r25, r25
    10d2:	1a f0       	brmi	.+6      	; 0x10da <__fixunssfsi+0x22>
    10d4:	ba 95       	dec	r27
    10d6:	c9 f7       	brne	.-14     	; 0x10ca <__fixunssfsi+0x12>
    10d8:	12 c0       	rjmp	.+36     	; 0x10fe <__fixunssfsi+0x46>
    10da:	b1 30       	cpi	r27, 0x01	; 1
    10dc:	81 f0       	breq	.+32     	; 0x10fe <__fixunssfsi+0x46>
    10de:	c3 d0       	rcall	.+390    	; 0x1266 <__fp_zero>
    10e0:	b1 e0       	ldi	r27, 0x01	; 1
    10e2:	08 95       	ret
    10e4:	c0 c0       	rjmp	.+384    	; 0x1266 <__fp_zero>
    10e6:	67 2f       	mov	r22, r23
    10e8:	78 2f       	mov	r23, r24
    10ea:	88 27       	eor	r24, r24
    10ec:	b8 5f       	subi	r27, 0xF8	; 248
    10ee:	39 f0       	breq	.+14     	; 0x10fe <__fixunssfsi+0x46>
    10f0:	b9 3f       	cpi	r27, 0xF9	; 249
    10f2:	cc f3       	brlt	.-14     	; 0x10e6 <__fixunssfsi+0x2e>
    10f4:	86 95       	lsr	r24
    10f6:	77 95       	ror	r23
    10f8:	67 95       	ror	r22
    10fa:	b3 95       	inc	r27
    10fc:	d9 f7       	brne	.-10     	; 0x10f4 <__fixunssfsi+0x3c>
    10fe:	3e f4       	brtc	.+14     	; 0x110e <__fixunssfsi+0x56>
    1100:	90 95       	com	r25
    1102:	80 95       	com	r24
    1104:	70 95       	com	r23
    1106:	61 95       	neg	r22
    1108:	7f 4f       	sbci	r23, 0xFF	; 255
    110a:	8f 4f       	sbci	r24, 0xFF	; 255
    110c:	9f 4f       	sbci	r25, 0xFF	; 255
    110e:	08 95       	ret

00001110 <__floatunsisf>:
    1110:	e8 94       	clt
    1112:	09 c0       	rjmp	.+18     	; 0x1126 <__floatsisf+0x12>

00001114 <__floatsisf>:
    1114:	97 fb       	bst	r25, 7
    1116:	3e f4       	brtc	.+14     	; 0x1126 <__floatsisf+0x12>
    1118:	90 95       	com	r25
    111a:	80 95       	com	r24
    111c:	70 95       	com	r23
    111e:	61 95       	neg	r22
    1120:	7f 4f       	sbci	r23, 0xFF	; 255
    1122:	8f 4f       	sbci	r24, 0xFF	; 255
    1124:	9f 4f       	sbci	r25, 0xFF	; 255
    1126:	99 23       	and	r25, r25
    1128:	a9 f0       	breq	.+42     	; 0x1154 <__floatsisf+0x40>
    112a:	f9 2f       	mov	r31, r25
    112c:	96 e9       	ldi	r25, 0x96	; 150
    112e:	bb 27       	eor	r27, r27
    1130:	93 95       	inc	r25
    1132:	f6 95       	lsr	r31
    1134:	87 95       	ror	r24
    1136:	77 95       	ror	r23
    1138:	67 95       	ror	r22
    113a:	b7 95       	ror	r27
    113c:	f1 11       	cpse	r31, r1
    113e:	f8 cf       	rjmp	.-16     	; 0x1130 <__floatsisf+0x1c>
    1140:	fa f4       	brpl	.+62     	; 0x1180 <__floatsisf+0x6c>
    1142:	bb 0f       	add	r27, r27
    1144:	11 f4       	brne	.+4      	; 0x114a <__floatsisf+0x36>
    1146:	60 ff       	sbrs	r22, 0
    1148:	1b c0       	rjmp	.+54     	; 0x1180 <__floatsisf+0x6c>
    114a:	6f 5f       	subi	r22, 0xFF	; 255
    114c:	7f 4f       	sbci	r23, 0xFF	; 255
    114e:	8f 4f       	sbci	r24, 0xFF	; 255
    1150:	9f 4f       	sbci	r25, 0xFF	; 255
    1152:	16 c0       	rjmp	.+44     	; 0x1180 <__floatsisf+0x6c>
    1154:	88 23       	and	r24, r24
    1156:	11 f0       	breq	.+4      	; 0x115c <__floatsisf+0x48>
    1158:	96 e9       	ldi	r25, 0x96	; 150
    115a:	11 c0       	rjmp	.+34     	; 0x117e <__floatsisf+0x6a>
    115c:	77 23       	and	r23, r23
    115e:	21 f0       	breq	.+8      	; 0x1168 <__floatsisf+0x54>
    1160:	9e e8       	ldi	r25, 0x8E	; 142
    1162:	87 2f       	mov	r24, r23
    1164:	76 2f       	mov	r23, r22
    1166:	05 c0       	rjmp	.+10     	; 0x1172 <__floatsisf+0x5e>
    1168:	66 23       	and	r22, r22
    116a:	71 f0       	breq	.+28     	; 0x1188 <__floatsisf+0x74>
    116c:	96 e8       	ldi	r25, 0x86	; 134
    116e:	86 2f       	mov	r24, r22
    1170:	70 e0       	ldi	r23, 0x00	; 0
    1172:	60 e0       	ldi	r22, 0x00	; 0
    1174:	2a f0       	brmi	.+10     	; 0x1180 <__floatsisf+0x6c>
    1176:	9a 95       	dec	r25
    1178:	66 0f       	add	r22, r22
    117a:	77 1f       	adc	r23, r23
    117c:	88 1f       	adc	r24, r24
    117e:	da f7       	brpl	.-10     	; 0x1176 <__floatsisf+0x62>
    1180:	88 0f       	add	r24, r24
    1182:	96 95       	lsr	r25
    1184:	87 95       	ror	r24
    1186:	97 f9       	bld	r25, 7
    1188:	08 95       	ret

0000118a <__fp_cmp>:
    118a:	99 0f       	add	r25, r25
    118c:	00 08       	sbc	r0, r0
    118e:	55 0f       	add	r21, r21
    1190:	aa 0b       	sbc	r26, r26
    1192:	e0 e8       	ldi	r30, 0x80	; 128
    1194:	fe ef       	ldi	r31, 0xFE	; 254
    1196:	16 16       	cp	r1, r22
    1198:	17 06       	cpc	r1, r23
    119a:	e8 07       	cpc	r30, r24
    119c:	f9 07       	cpc	r31, r25
    119e:	c0 f0       	brcs	.+48     	; 0x11d0 <__fp_cmp+0x46>
    11a0:	12 16       	cp	r1, r18
    11a2:	13 06       	cpc	r1, r19
    11a4:	e4 07       	cpc	r30, r20
    11a6:	f5 07       	cpc	r31, r21
    11a8:	98 f0       	brcs	.+38     	; 0x11d0 <__fp_cmp+0x46>
    11aa:	62 1b       	sub	r22, r18
    11ac:	73 0b       	sbc	r23, r19
    11ae:	84 0b       	sbc	r24, r20
    11b0:	95 0b       	sbc	r25, r21
    11b2:	39 f4       	brne	.+14     	; 0x11c2 <__fp_cmp+0x38>
    11b4:	0a 26       	eor	r0, r26
    11b6:	61 f0       	breq	.+24     	; 0x11d0 <__fp_cmp+0x46>
    11b8:	23 2b       	or	r18, r19
    11ba:	24 2b       	or	r18, r20
    11bc:	25 2b       	or	r18, r21
    11be:	21 f4       	brne	.+8      	; 0x11c8 <__fp_cmp+0x3e>
    11c0:	08 95       	ret
    11c2:	0a 26       	eor	r0, r26
    11c4:	09 f4       	brne	.+2      	; 0x11c8 <__fp_cmp+0x3e>
    11c6:	a1 40       	sbci	r26, 0x01	; 1
    11c8:	a6 95       	lsr	r26
    11ca:	8f ef       	ldi	r24, 0xFF	; 255
    11cc:	81 1d       	adc	r24, r1
    11ce:	81 1d       	adc	r24, r1
    11d0:	08 95       	ret

000011d2 <__fp_inf>:
    11d2:	97 f9       	bld	r25, 7
    11d4:	9f 67       	ori	r25, 0x7F	; 127
    11d6:	80 e8       	ldi	r24, 0x80	; 128
    11d8:	70 e0       	ldi	r23, 0x00	; 0
    11da:	60 e0       	ldi	r22, 0x00	; 0
    11dc:	08 95       	ret

000011de <__fp_nan>:
    11de:	9f ef       	ldi	r25, 0xFF	; 255
    11e0:	80 ec       	ldi	r24, 0xC0	; 192
    11e2:	08 95       	ret

000011e4 <__fp_pscA>:
    11e4:	00 24       	eor	r0, r0
    11e6:	0a 94       	dec	r0
    11e8:	16 16       	cp	r1, r22
    11ea:	17 06       	cpc	r1, r23
    11ec:	18 06       	cpc	r1, r24
    11ee:	09 06       	cpc	r0, r25
    11f0:	08 95       	ret

000011f2 <__fp_pscB>:
    11f2:	00 24       	eor	r0, r0
    11f4:	0a 94       	dec	r0
    11f6:	12 16       	cp	r1, r18
    11f8:	13 06       	cpc	r1, r19
    11fa:	14 06       	cpc	r1, r20
    11fc:	05 06       	cpc	r0, r21
    11fe:	08 95       	ret

00001200 <__fp_round>:
    1200:	09 2e       	mov	r0, r25
    1202:	03 94       	inc	r0
    1204:	00 0c       	add	r0, r0
    1206:	11 f4       	brne	.+4      	; 0x120c <__fp_round+0xc>
    1208:	88 23       	and	r24, r24
    120a:	52 f0       	brmi	.+20     	; 0x1220 <__fp_round+0x20>
    120c:	bb 0f       	add	r27, r27
    120e:	40 f4       	brcc	.+16     	; 0x1220 <__fp_round+0x20>
    1210:	bf 2b       	or	r27, r31
    1212:	11 f4       	brne	.+4      	; 0x1218 <__fp_round+0x18>
    1214:	60 ff       	sbrs	r22, 0
    1216:	04 c0       	rjmp	.+8      	; 0x1220 <__fp_round+0x20>
    1218:	6f 5f       	subi	r22, 0xFF	; 255
    121a:	7f 4f       	sbci	r23, 0xFF	; 255
    121c:	8f 4f       	sbci	r24, 0xFF	; 255
    121e:	9f 4f       	sbci	r25, 0xFF	; 255
    1220:	08 95       	ret

00001222 <__fp_split3>:
    1222:	57 fd       	sbrc	r21, 7
    1224:	90 58       	subi	r25, 0x80	; 128
    1226:	44 0f       	add	r20, r20
    1228:	55 1f       	adc	r21, r21
    122a:	59 f0       	breq	.+22     	; 0x1242 <__fp_splitA+0x10>
    122c:	5f 3f       	cpi	r21, 0xFF	; 255
    122e:	71 f0       	breq	.+28     	; 0x124c <__fp_splitA+0x1a>
    1230:	47 95       	ror	r20

00001232 <__fp_splitA>:
    1232:	88 0f       	add	r24, r24
    1234:	97 fb       	bst	r25, 7
    1236:	99 1f       	adc	r25, r25
    1238:	61 f0       	breq	.+24     	; 0x1252 <__fp_splitA+0x20>
    123a:	9f 3f       	cpi	r25, 0xFF	; 255
    123c:	79 f0       	breq	.+30     	; 0x125c <__fp_splitA+0x2a>
    123e:	87 95       	ror	r24
    1240:	08 95       	ret
    1242:	12 16       	cp	r1, r18
    1244:	13 06       	cpc	r1, r19
    1246:	14 06       	cpc	r1, r20
    1248:	55 1f       	adc	r21, r21
    124a:	f2 cf       	rjmp	.-28     	; 0x1230 <__fp_split3+0xe>
    124c:	46 95       	lsr	r20
    124e:	f1 df       	rcall	.-30     	; 0x1232 <__fp_splitA>
    1250:	08 c0       	rjmp	.+16     	; 0x1262 <__fp_splitA+0x30>
    1252:	16 16       	cp	r1, r22
    1254:	17 06       	cpc	r1, r23
    1256:	18 06       	cpc	r1, r24
    1258:	99 1f       	adc	r25, r25
    125a:	f1 cf       	rjmp	.-30     	; 0x123e <__fp_splitA+0xc>
    125c:	86 95       	lsr	r24
    125e:	71 05       	cpc	r23, r1
    1260:	61 05       	cpc	r22, r1
    1262:	08 94       	sec
    1264:	08 95       	ret

00001266 <__fp_zero>:
    1266:	e8 94       	clt

00001268 <__fp_szero>:
    1268:	bb 27       	eor	r27, r27
    126a:	66 27       	eor	r22, r22
    126c:	77 27       	eor	r23, r23
    126e:	cb 01       	movw	r24, r22
    1270:	97 f9       	bld	r25, 7
    1272:	08 95       	ret

00001274 <__gesf2>:
    1274:	8a df       	rcall	.-236    	; 0x118a <__fp_cmp>
    1276:	08 f4       	brcc	.+2      	; 0x127a <__gesf2+0x6>
    1278:	8f ef       	ldi	r24, 0xFF	; 255
    127a:	08 95       	ret

0000127c <__mulsf3>:
    127c:	0b d0       	rcall	.+22     	; 0x1294 <__mulsf3x>
    127e:	c0 cf       	rjmp	.-128    	; 0x1200 <__fp_round>
    1280:	b1 df       	rcall	.-158    	; 0x11e4 <__fp_pscA>
    1282:	28 f0       	brcs	.+10     	; 0x128e <__mulsf3+0x12>
    1284:	b6 df       	rcall	.-148    	; 0x11f2 <__fp_pscB>
    1286:	18 f0       	brcs	.+6      	; 0x128e <__mulsf3+0x12>
    1288:	95 23       	and	r25, r21
    128a:	09 f0       	breq	.+2      	; 0x128e <__mulsf3+0x12>
    128c:	a2 cf       	rjmp	.-188    	; 0x11d2 <__fp_inf>
    128e:	a7 cf       	rjmp	.-178    	; 0x11de <__fp_nan>
    1290:	11 24       	eor	r1, r1
    1292:	ea cf       	rjmp	.-44     	; 0x1268 <__fp_szero>

00001294 <__mulsf3x>:
    1294:	c6 df       	rcall	.-116    	; 0x1222 <__fp_split3>
    1296:	a0 f3       	brcs	.-24     	; 0x1280 <__mulsf3+0x4>

00001298 <__mulsf3_pse>:
    1298:	95 9f       	mul	r25, r21
    129a:	d1 f3       	breq	.-12     	; 0x1290 <__mulsf3+0x14>
    129c:	95 0f       	add	r25, r21
    129e:	50 e0       	ldi	r21, 0x00	; 0
    12a0:	55 1f       	adc	r21, r21
    12a2:	62 9f       	mul	r22, r18
    12a4:	f0 01       	movw	r30, r0
    12a6:	72 9f       	mul	r23, r18
    12a8:	bb 27       	eor	r27, r27
    12aa:	f0 0d       	add	r31, r0
    12ac:	b1 1d       	adc	r27, r1
    12ae:	63 9f       	mul	r22, r19
    12b0:	aa 27       	eor	r26, r26
    12b2:	f0 0d       	add	r31, r0
    12b4:	b1 1d       	adc	r27, r1
    12b6:	aa 1f       	adc	r26, r26
    12b8:	64 9f       	mul	r22, r20
    12ba:	66 27       	eor	r22, r22
    12bc:	b0 0d       	add	r27, r0
    12be:	a1 1d       	adc	r26, r1
    12c0:	66 1f       	adc	r22, r22
    12c2:	82 9f       	mul	r24, r18
    12c4:	22 27       	eor	r18, r18
    12c6:	b0 0d       	add	r27, r0
    12c8:	a1 1d       	adc	r26, r1
    12ca:	62 1f       	adc	r22, r18
    12cc:	73 9f       	mul	r23, r19
    12ce:	b0 0d       	add	r27, r0
    12d0:	a1 1d       	adc	r26, r1
    12d2:	62 1f       	adc	r22, r18
    12d4:	83 9f       	mul	r24, r19
    12d6:	a0 0d       	add	r26, r0
    12d8:	61 1d       	adc	r22, r1
    12da:	22 1f       	adc	r18, r18
    12dc:	74 9f       	mul	r23, r20
    12de:	33 27       	eor	r19, r19
    12e0:	a0 0d       	add	r26, r0
    12e2:	61 1d       	adc	r22, r1
    12e4:	23 1f       	adc	r18, r19
    12e6:	84 9f       	mul	r24, r20
    12e8:	60 0d       	add	r22, r0
    12ea:	21 1d       	adc	r18, r1
    12ec:	82 2f       	mov	r24, r18
    12ee:	76 2f       	mov	r23, r22
    12f0:	6a 2f       	mov	r22, r26
    12f2:	11 24       	eor	r1, r1
    12f4:	9f 57       	subi	r25, 0x7F	; 127
    12f6:	50 40       	sbci	r21, 0x00	; 0
    12f8:	8a f0       	brmi	.+34     	; 0x131c <__mulsf3_pse+0x84>
    12fa:	e1 f0       	breq	.+56     	; 0x1334 <__mulsf3_pse+0x9c>
    12fc:	88 23       	and	r24, r24
    12fe:	4a f0       	brmi	.+18     	; 0x1312 <__mulsf3_pse+0x7a>
    1300:	ee 0f       	add	r30, r30
    1302:	ff 1f       	adc	r31, r31
    1304:	bb 1f       	adc	r27, r27
    1306:	66 1f       	adc	r22, r22
    1308:	77 1f       	adc	r23, r23
    130a:	88 1f       	adc	r24, r24
    130c:	91 50       	subi	r25, 0x01	; 1
    130e:	50 40       	sbci	r21, 0x00	; 0
    1310:	a9 f7       	brne	.-22     	; 0x12fc <__mulsf3_pse+0x64>
    1312:	9e 3f       	cpi	r25, 0xFE	; 254
    1314:	51 05       	cpc	r21, r1
    1316:	70 f0       	brcs	.+28     	; 0x1334 <__mulsf3_pse+0x9c>
    1318:	5c cf       	rjmp	.-328    	; 0x11d2 <__fp_inf>
    131a:	a6 cf       	rjmp	.-180    	; 0x1268 <__fp_szero>
    131c:	5f 3f       	cpi	r21, 0xFF	; 255
    131e:	ec f3       	brlt	.-6      	; 0x131a <__mulsf3_pse+0x82>
    1320:	98 3e       	cpi	r25, 0xE8	; 232
    1322:	dc f3       	brlt	.-10     	; 0x131a <__mulsf3_pse+0x82>
    1324:	86 95       	lsr	r24
    1326:	77 95       	ror	r23
    1328:	67 95       	ror	r22
    132a:	b7 95       	ror	r27
    132c:	f7 95       	ror	r31
    132e:	e7 95       	ror	r30
    1330:	9f 5f       	subi	r25, 0xFF	; 255
    1332:	c1 f7       	brne	.-16     	; 0x1324 <__mulsf3_pse+0x8c>
    1334:	fe 2b       	or	r31, r30
    1336:	88 0f       	add	r24, r24
    1338:	91 1d       	adc	r25, r1
    133a:	96 95       	lsr	r25
    133c:	87 95       	ror	r24
    133e:	97 f9       	bld	r25, 7
    1340:	08 95       	ret

00001342 <__tablejump2__>:
    1342:	ee 0f       	add	r30, r30
    1344:	ff 1f       	adc	r31, r31

00001346 <__tablejump__>:
    1346:	05 90       	lpm	r0, Z+
    1348:	f4 91       	lpm	r31, Z
    134a:	e0 2d       	mov	r30, r0
    134c:	19 94       	eijmp

0000134e <__umulhisi3>:
    134e:	a2 9f       	mul	r26, r18
    1350:	b0 01       	movw	r22, r0
    1352:	b3 9f       	mul	r27, r19
    1354:	c0 01       	movw	r24, r0
    1356:	a3 9f       	mul	r26, r19
    1358:	70 0d       	add	r23, r0
    135a:	81 1d       	adc	r24, r1
    135c:	11 24       	eor	r1, r1
    135e:	91 1d       	adc	r25, r1
    1360:	b2 9f       	mul	r27, r18
    1362:	70 0d       	add	r23, r0
    1364:	81 1d       	adc	r24, r1
    1366:	11 24       	eor	r1, r1
    1368:	91 1d       	adc	r25, r1
    136a:	08 95       	ret

0000136c <fdevopen>:
    136c:	0f 93       	push	r16
    136e:	1f 93       	push	r17
    1370:	cf 93       	push	r28
    1372:	df 93       	push	r29
    1374:	ec 01       	movw	r28, r24
    1376:	8b 01       	movw	r16, r22
    1378:	00 97       	sbiw	r24, 0x00	; 0
    137a:	31 f4       	brne	.+12     	; 0x1388 <fdevopen+0x1c>
    137c:	61 15       	cp	r22, r1
    137e:	71 05       	cpc	r23, r1
    1380:	19 f4       	brne	.+6      	; 0x1388 <fdevopen+0x1c>
    1382:	80 e0       	ldi	r24, 0x00	; 0
    1384:	90 e0       	ldi	r25, 0x00	; 0
    1386:	37 c0       	rjmp	.+110    	; 0x13f6 <fdevopen+0x8a>
    1388:	6e e0       	ldi	r22, 0x0E	; 14
    138a:	70 e0       	ldi	r23, 0x00	; 0
    138c:	81 e0       	ldi	r24, 0x01	; 1
    138e:	90 e0       	ldi	r25, 0x00	; 0
    1390:	63 d2       	rcall	.+1222   	; 0x1858 <calloc>
    1392:	fc 01       	movw	r30, r24
    1394:	00 97       	sbiw	r24, 0x00	; 0
    1396:	a9 f3       	breq	.-22     	; 0x1382 <fdevopen+0x16>
    1398:	80 e8       	ldi	r24, 0x80	; 128
    139a:	83 83       	std	Z+3, r24	; 0x03
    139c:	01 15       	cp	r16, r1
    139e:	11 05       	cpc	r17, r1
    13a0:	71 f0       	breq	.+28     	; 0x13be <fdevopen+0x52>
    13a2:	13 87       	std	Z+11, r17	; 0x0b
    13a4:	02 87       	std	Z+10, r16	; 0x0a
    13a6:	81 e8       	ldi	r24, 0x81	; 129
    13a8:	83 83       	std	Z+3, r24	; 0x03
    13aa:	80 91 2c 03 	lds	r24, 0x032C
    13ae:	90 91 2d 03 	lds	r25, 0x032D
    13b2:	89 2b       	or	r24, r25
    13b4:	21 f4       	brne	.+8      	; 0x13be <fdevopen+0x52>
    13b6:	f0 93 2d 03 	sts	0x032D, r31
    13ba:	e0 93 2c 03 	sts	0x032C, r30
    13be:	20 97       	sbiw	r28, 0x00	; 0
    13c0:	c9 f0       	breq	.+50     	; 0x13f4 <fdevopen+0x88>
    13c2:	d1 87       	std	Z+9, r29	; 0x09
    13c4:	c0 87       	std	Z+8, r28	; 0x08
    13c6:	83 81       	ldd	r24, Z+3	; 0x03
    13c8:	82 60       	ori	r24, 0x02	; 2
    13ca:	83 83       	std	Z+3, r24	; 0x03
    13cc:	80 91 2e 03 	lds	r24, 0x032E
    13d0:	90 91 2f 03 	lds	r25, 0x032F
    13d4:	89 2b       	or	r24, r25
    13d6:	71 f4       	brne	.+28     	; 0x13f4 <fdevopen+0x88>
    13d8:	f0 93 2f 03 	sts	0x032F, r31
    13dc:	e0 93 2e 03 	sts	0x032E, r30
    13e0:	80 91 30 03 	lds	r24, 0x0330
    13e4:	90 91 31 03 	lds	r25, 0x0331
    13e8:	89 2b       	or	r24, r25
    13ea:	21 f4       	brne	.+8      	; 0x13f4 <fdevopen+0x88>
    13ec:	f0 93 31 03 	sts	0x0331, r31
    13f0:	e0 93 30 03 	sts	0x0330, r30
    13f4:	cf 01       	movw	r24, r30
    13f6:	df 91       	pop	r29
    13f8:	cf 91       	pop	r28
    13fa:	1f 91       	pop	r17
    13fc:	0f 91       	pop	r16
    13fe:	08 95       	ret

00001400 <printf>:
    1400:	cf 93       	push	r28
    1402:	df 93       	push	r29
    1404:	cd b7       	in	r28, 0x3d	; 61
    1406:	de b7       	in	r29, 0x3e	; 62
    1408:	fe 01       	movw	r30, r28
    140a:	36 96       	adiw	r30, 0x06	; 6
    140c:	61 91       	ld	r22, Z+
    140e:	71 91       	ld	r23, Z+
    1410:	af 01       	movw	r20, r30
    1412:	80 91 2e 03 	lds	r24, 0x032E
    1416:	90 91 2f 03 	lds	r25, 0x032F
    141a:	30 d0       	rcall	.+96     	; 0x147c <vfprintf>
    141c:	df 91       	pop	r29
    141e:	cf 91       	pop	r28
    1420:	08 95       	ret

00001422 <puts>:
    1422:	0f 93       	push	r16
    1424:	1f 93       	push	r17
    1426:	cf 93       	push	r28
    1428:	df 93       	push	r29
    142a:	e0 91 2e 03 	lds	r30, 0x032E
    142e:	f0 91 2f 03 	lds	r31, 0x032F
    1432:	23 81       	ldd	r18, Z+3	; 0x03
    1434:	21 ff       	sbrs	r18, 1
    1436:	1b c0       	rjmp	.+54     	; 0x146e <puts+0x4c>
    1438:	ec 01       	movw	r28, r24
    143a:	00 e0       	ldi	r16, 0x00	; 0
    143c:	10 e0       	ldi	r17, 0x00	; 0
    143e:	89 91       	ld	r24, Y+
    1440:	60 91 2e 03 	lds	r22, 0x032E
    1444:	70 91 2f 03 	lds	r23, 0x032F
    1448:	db 01       	movw	r26, r22
    144a:	18 96       	adiw	r26, 0x08	; 8
    144c:	ed 91       	ld	r30, X+
    144e:	fc 91       	ld	r31, X
    1450:	19 97       	sbiw	r26, 0x09	; 9
    1452:	88 23       	and	r24, r24
    1454:	31 f0       	breq	.+12     	; 0x1462 <puts+0x40>
    1456:	19 95       	eicall
    1458:	89 2b       	or	r24, r25
    145a:	89 f3       	breq	.-30     	; 0x143e <puts+0x1c>
    145c:	0f ef       	ldi	r16, 0xFF	; 255
    145e:	1f ef       	ldi	r17, 0xFF	; 255
    1460:	ee cf       	rjmp	.-36     	; 0x143e <puts+0x1c>
    1462:	8a e0       	ldi	r24, 0x0A	; 10
    1464:	19 95       	eicall
    1466:	89 2b       	or	r24, r25
    1468:	11 f4       	brne	.+4      	; 0x146e <puts+0x4c>
    146a:	c8 01       	movw	r24, r16
    146c:	02 c0       	rjmp	.+4      	; 0x1472 <puts+0x50>
    146e:	8f ef       	ldi	r24, 0xFF	; 255
    1470:	9f ef       	ldi	r25, 0xFF	; 255
    1472:	df 91       	pop	r29
    1474:	cf 91       	pop	r28
    1476:	1f 91       	pop	r17
    1478:	0f 91       	pop	r16
    147a:	08 95       	ret

0000147c <vfprintf>:
    147c:	2f 92       	push	r2
    147e:	3f 92       	push	r3
    1480:	4f 92       	push	r4
    1482:	5f 92       	push	r5
    1484:	6f 92       	push	r6
    1486:	7f 92       	push	r7
    1488:	8f 92       	push	r8
    148a:	9f 92       	push	r9
    148c:	af 92       	push	r10
    148e:	bf 92       	push	r11
    1490:	cf 92       	push	r12
    1492:	df 92       	push	r13
    1494:	ef 92       	push	r14
    1496:	ff 92       	push	r15
    1498:	0f 93       	push	r16
    149a:	1f 93       	push	r17
    149c:	cf 93       	push	r28
    149e:	df 93       	push	r29
    14a0:	cd b7       	in	r28, 0x3d	; 61
    14a2:	de b7       	in	r29, 0x3e	; 62
    14a4:	2c 97       	sbiw	r28, 0x0c	; 12
    14a6:	0f b6       	in	r0, 0x3f	; 63
    14a8:	f8 94       	cli
    14aa:	de bf       	out	0x3e, r29	; 62
    14ac:	0f be       	out	0x3f, r0	; 63
    14ae:	cd bf       	out	0x3d, r28	; 61
    14b0:	7c 01       	movw	r14, r24
    14b2:	6b 01       	movw	r12, r22
    14b4:	8a 01       	movw	r16, r20
    14b6:	fc 01       	movw	r30, r24
    14b8:	17 82       	std	Z+7, r1	; 0x07
    14ba:	16 82       	std	Z+6, r1	; 0x06
    14bc:	83 81       	ldd	r24, Z+3	; 0x03
    14be:	81 ff       	sbrs	r24, 1
    14c0:	b0 c1       	rjmp	.+864    	; 0x1822 <vfprintf+0x3a6>
    14c2:	ce 01       	movw	r24, r28
    14c4:	01 96       	adiw	r24, 0x01	; 1
    14c6:	4c 01       	movw	r8, r24
    14c8:	f7 01       	movw	r30, r14
    14ca:	93 81       	ldd	r25, Z+3	; 0x03
    14cc:	f6 01       	movw	r30, r12
    14ce:	93 fd       	sbrc	r25, 3
    14d0:	85 91       	lpm	r24, Z+
    14d2:	93 ff       	sbrs	r25, 3
    14d4:	81 91       	ld	r24, Z+
    14d6:	6f 01       	movw	r12, r30
    14d8:	88 23       	and	r24, r24
    14da:	09 f4       	brne	.+2      	; 0x14de <vfprintf+0x62>
    14dc:	9e c1       	rjmp	.+828    	; 0x181a <vfprintf+0x39e>
    14de:	85 32       	cpi	r24, 0x25	; 37
    14e0:	39 f4       	brne	.+14     	; 0x14f0 <vfprintf+0x74>
    14e2:	93 fd       	sbrc	r25, 3
    14e4:	85 91       	lpm	r24, Z+
    14e6:	93 ff       	sbrs	r25, 3
    14e8:	81 91       	ld	r24, Z+
    14ea:	6f 01       	movw	r12, r30
    14ec:	85 32       	cpi	r24, 0x25	; 37
    14ee:	21 f4       	brne	.+8      	; 0x14f8 <vfprintf+0x7c>
    14f0:	b7 01       	movw	r22, r14
    14f2:	90 e0       	ldi	r25, 0x00	; 0
    14f4:	0f d3       	rcall	.+1566   	; 0x1b14 <fputc>
    14f6:	e8 cf       	rjmp	.-48     	; 0x14c8 <vfprintf+0x4c>
    14f8:	51 2c       	mov	r5, r1
    14fa:	31 2c       	mov	r3, r1
    14fc:	20 e0       	ldi	r18, 0x00	; 0
    14fe:	20 32       	cpi	r18, 0x20	; 32
    1500:	a0 f4       	brcc	.+40     	; 0x152a <vfprintf+0xae>
    1502:	8b 32       	cpi	r24, 0x2B	; 43
    1504:	69 f0       	breq	.+26     	; 0x1520 <vfprintf+0xa4>
    1506:	30 f4       	brcc	.+12     	; 0x1514 <vfprintf+0x98>
    1508:	80 32       	cpi	r24, 0x20	; 32
    150a:	59 f0       	breq	.+22     	; 0x1522 <vfprintf+0xa6>
    150c:	83 32       	cpi	r24, 0x23	; 35
    150e:	69 f4       	brne	.+26     	; 0x152a <vfprintf+0xae>
    1510:	20 61       	ori	r18, 0x10	; 16
    1512:	2c c0       	rjmp	.+88     	; 0x156c <vfprintf+0xf0>
    1514:	8d 32       	cpi	r24, 0x2D	; 45
    1516:	39 f0       	breq	.+14     	; 0x1526 <vfprintf+0xaa>
    1518:	80 33       	cpi	r24, 0x30	; 48
    151a:	39 f4       	brne	.+14     	; 0x152a <vfprintf+0xae>
    151c:	21 60       	ori	r18, 0x01	; 1
    151e:	26 c0       	rjmp	.+76     	; 0x156c <vfprintf+0xf0>
    1520:	22 60       	ori	r18, 0x02	; 2
    1522:	24 60       	ori	r18, 0x04	; 4
    1524:	23 c0       	rjmp	.+70     	; 0x156c <vfprintf+0xf0>
    1526:	28 60       	ori	r18, 0x08	; 8
    1528:	21 c0       	rjmp	.+66     	; 0x156c <vfprintf+0xf0>
    152a:	27 fd       	sbrc	r18, 7
    152c:	27 c0       	rjmp	.+78     	; 0x157c <vfprintf+0x100>
    152e:	30 ed       	ldi	r19, 0xD0	; 208
    1530:	38 0f       	add	r19, r24
    1532:	3a 30       	cpi	r19, 0x0A	; 10
    1534:	78 f4       	brcc	.+30     	; 0x1554 <vfprintf+0xd8>
    1536:	26 ff       	sbrs	r18, 6
    1538:	06 c0       	rjmp	.+12     	; 0x1546 <vfprintf+0xca>
    153a:	fa e0       	ldi	r31, 0x0A	; 10
    153c:	5f 9e       	mul	r5, r31
    153e:	30 0d       	add	r19, r0
    1540:	11 24       	eor	r1, r1
    1542:	53 2e       	mov	r5, r19
    1544:	13 c0       	rjmp	.+38     	; 0x156c <vfprintf+0xf0>
    1546:	8a e0       	ldi	r24, 0x0A	; 10
    1548:	38 9e       	mul	r3, r24
    154a:	30 0d       	add	r19, r0
    154c:	11 24       	eor	r1, r1
    154e:	33 2e       	mov	r3, r19
    1550:	20 62       	ori	r18, 0x20	; 32
    1552:	0c c0       	rjmp	.+24     	; 0x156c <vfprintf+0xf0>
    1554:	8e 32       	cpi	r24, 0x2E	; 46
    1556:	21 f4       	brne	.+8      	; 0x1560 <vfprintf+0xe4>
    1558:	26 fd       	sbrc	r18, 6
    155a:	5f c1       	rjmp	.+702    	; 0x181a <vfprintf+0x39e>
    155c:	20 64       	ori	r18, 0x40	; 64
    155e:	06 c0       	rjmp	.+12     	; 0x156c <vfprintf+0xf0>
    1560:	8c 36       	cpi	r24, 0x6C	; 108
    1562:	11 f4       	brne	.+4      	; 0x1568 <vfprintf+0xec>
    1564:	20 68       	ori	r18, 0x80	; 128
    1566:	02 c0       	rjmp	.+4      	; 0x156c <vfprintf+0xf0>
    1568:	88 36       	cpi	r24, 0x68	; 104
    156a:	41 f4       	brne	.+16     	; 0x157c <vfprintf+0x100>
    156c:	f6 01       	movw	r30, r12
    156e:	93 fd       	sbrc	r25, 3
    1570:	85 91       	lpm	r24, Z+
    1572:	93 ff       	sbrs	r25, 3
    1574:	81 91       	ld	r24, Z+
    1576:	6f 01       	movw	r12, r30
    1578:	81 11       	cpse	r24, r1
    157a:	c1 cf       	rjmp	.-126    	; 0x14fe <vfprintf+0x82>
    157c:	98 2f       	mov	r25, r24
    157e:	9f 7d       	andi	r25, 0xDF	; 223
    1580:	95 54       	subi	r25, 0x45	; 69
    1582:	93 30       	cpi	r25, 0x03	; 3
    1584:	28 f4       	brcc	.+10     	; 0x1590 <vfprintf+0x114>
    1586:	0c 5f       	subi	r16, 0xFC	; 252
    1588:	1f 4f       	sbci	r17, 0xFF	; 255
    158a:	ff e3       	ldi	r31, 0x3F	; 63
    158c:	f9 83       	std	Y+1, r31	; 0x01
    158e:	0d c0       	rjmp	.+26     	; 0x15aa <vfprintf+0x12e>
    1590:	83 36       	cpi	r24, 0x63	; 99
    1592:	31 f0       	breq	.+12     	; 0x15a0 <vfprintf+0x124>
    1594:	83 37       	cpi	r24, 0x73	; 115
    1596:	71 f0       	breq	.+28     	; 0x15b4 <vfprintf+0x138>
    1598:	83 35       	cpi	r24, 0x53	; 83
    159a:	09 f0       	breq	.+2      	; 0x159e <vfprintf+0x122>
    159c:	57 c0       	rjmp	.+174    	; 0x164c <vfprintf+0x1d0>
    159e:	21 c0       	rjmp	.+66     	; 0x15e2 <vfprintf+0x166>
    15a0:	f8 01       	movw	r30, r16
    15a2:	80 81       	ld	r24, Z
    15a4:	89 83       	std	Y+1, r24	; 0x01
    15a6:	0e 5f       	subi	r16, 0xFE	; 254
    15a8:	1f 4f       	sbci	r17, 0xFF	; 255
    15aa:	44 24       	eor	r4, r4
    15ac:	43 94       	inc	r4
    15ae:	51 2c       	mov	r5, r1
    15b0:	54 01       	movw	r10, r8
    15b2:	14 c0       	rjmp	.+40     	; 0x15dc <vfprintf+0x160>
    15b4:	38 01       	movw	r6, r16
    15b6:	f2 e0       	ldi	r31, 0x02	; 2
    15b8:	6f 0e       	add	r6, r31
    15ba:	71 1c       	adc	r7, r1
    15bc:	f8 01       	movw	r30, r16
    15be:	a0 80       	ld	r10, Z
    15c0:	b1 80       	ldd	r11, Z+1	; 0x01
    15c2:	26 ff       	sbrs	r18, 6
    15c4:	03 c0       	rjmp	.+6      	; 0x15cc <vfprintf+0x150>
    15c6:	65 2d       	mov	r22, r5
    15c8:	70 e0       	ldi	r23, 0x00	; 0
    15ca:	02 c0       	rjmp	.+4      	; 0x15d0 <vfprintf+0x154>
    15cc:	6f ef       	ldi	r22, 0xFF	; 255
    15ce:	7f ef       	ldi	r23, 0xFF	; 255
    15d0:	c5 01       	movw	r24, r10
    15d2:	2c 87       	std	Y+12, r18	; 0x0c
    15d4:	94 d2       	rcall	.+1320   	; 0x1afe <strnlen>
    15d6:	2c 01       	movw	r4, r24
    15d8:	83 01       	movw	r16, r6
    15da:	2c 85       	ldd	r18, Y+12	; 0x0c
    15dc:	2f 77       	andi	r18, 0x7F	; 127
    15de:	22 2e       	mov	r2, r18
    15e0:	16 c0       	rjmp	.+44     	; 0x160e <vfprintf+0x192>
    15e2:	38 01       	movw	r6, r16
    15e4:	f2 e0       	ldi	r31, 0x02	; 2
    15e6:	6f 0e       	add	r6, r31
    15e8:	71 1c       	adc	r7, r1
    15ea:	f8 01       	movw	r30, r16
    15ec:	a0 80       	ld	r10, Z
    15ee:	b1 80       	ldd	r11, Z+1	; 0x01
    15f0:	26 ff       	sbrs	r18, 6
    15f2:	03 c0       	rjmp	.+6      	; 0x15fa <vfprintf+0x17e>
    15f4:	65 2d       	mov	r22, r5
    15f6:	70 e0       	ldi	r23, 0x00	; 0
    15f8:	02 c0       	rjmp	.+4      	; 0x15fe <vfprintf+0x182>
    15fa:	6f ef       	ldi	r22, 0xFF	; 255
    15fc:	7f ef       	ldi	r23, 0xFF	; 255
    15fe:	c5 01       	movw	r24, r10
    1600:	2c 87       	std	Y+12, r18	; 0x0c
    1602:	6b d2       	rcall	.+1238   	; 0x1ada <strnlen_P>
    1604:	2c 01       	movw	r4, r24
    1606:	2c 85       	ldd	r18, Y+12	; 0x0c
    1608:	20 68       	ori	r18, 0x80	; 128
    160a:	22 2e       	mov	r2, r18
    160c:	83 01       	movw	r16, r6
    160e:	23 fc       	sbrc	r2, 3
    1610:	19 c0       	rjmp	.+50     	; 0x1644 <vfprintf+0x1c8>
    1612:	83 2d       	mov	r24, r3
    1614:	90 e0       	ldi	r25, 0x00	; 0
    1616:	48 16       	cp	r4, r24
    1618:	59 06       	cpc	r5, r25
    161a:	a0 f4       	brcc	.+40     	; 0x1644 <vfprintf+0x1c8>
    161c:	b7 01       	movw	r22, r14
    161e:	80 e2       	ldi	r24, 0x20	; 32
    1620:	90 e0       	ldi	r25, 0x00	; 0
    1622:	78 d2       	rcall	.+1264   	; 0x1b14 <fputc>
    1624:	3a 94       	dec	r3
    1626:	f5 cf       	rjmp	.-22     	; 0x1612 <vfprintf+0x196>
    1628:	f5 01       	movw	r30, r10
    162a:	27 fc       	sbrc	r2, 7
    162c:	85 91       	lpm	r24, Z+
    162e:	27 fe       	sbrs	r2, 7
    1630:	81 91       	ld	r24, Z+
    1632:	5f 01       	movw	r10, r30
    1634:	b7 01       	movw	r22, r14
    1636:	90 e0       	ldi	r25, 0x00	; 0
    1638:	6d d2       	rcall	.+1242   	; 0x1b14 <fputc>
    163a:	31 10       	cpse	r3, r1
    163c:	3a 94       	dec	r3
    163e:	f1 e0       	ldi	r31, 0x01	; 1
    1640:	4f 1a       	sub	r4, r31
    1642:	51 08       	sbc	r5, r1
    1644:	41 14       	cp	r4, r1
    1646:	51 04       	cpc	r5, r1
    1648:	79 f7       	brne	.-34     	; 0x1628 <vfprintf+0x1ac>
    164a:	de c0       	rjmp	.+444    	; 0x1808 <vfprintf+0x38c>
    164c:	84 36       	cpi	r24, 0x64	; 100
    164e:	11 f0       	breq	.+4      	; 0x1654 <vfprintf+0x1d8>
    1650:	89 36       	cpi	r24, 0x69	; 105
    1652:	31 f5       	brne	.+76     	; 0x16a0 <vfprintf+0x224>
    1654:	f8 01       	movw	r30, r16
    1656:	27 ff       	sbrs	r18, 7
    1658:	07 c0       	rjmp	.+14     	; 0x1668 <vfprintf+0x1ec>
    165a:	60 81       	ld	r22, Z
    165c:	71 81       	ldd	r23, Z+1	; 0x01
    165e:	82 81       	ldd	r24, Z+2	; 0x02
    1660:	93 81       	ldd	r25, Z+3	; 0x03
    1662:	0c 5f       	subi	r16, 0xFC	; 252
    1664:	1f 4f       	sbci	r17, 0xFF	; 255
    1666:	08 c0       	rjmp	.+16     	; 0x1678 <vfprintf+0x1fc>
    1668:	60 81       	ld	r22, Z
    166a:	71 81       	ldd	r23, Z+1	; 0x01
    166c:	88 27       	eor	r24, r24
    166e:	77 fd       	sbrc	r23, 7
    1670:	80 95       	com	r24
    1672:	98 2f       	mov	r25, r24
    1674:	0e 5f       	subi	r16, 0xFE	; 254
    1676:	1f 4f       	sbci	r17, 0xFF	; 255
    1678:	2f 76       	andi	r18, 0x6F	; 111
    167a:	b2 2e       	mov	r11, r18
    167c:	97 ff       	sbrs	r25, 7
    167e:	09 c0       	rjmp	.+18     	; 0x1692 <vfprintf+0x216>
    1680:	90 95       	com	r25
    1682:	80 95       	com	r24
    1684:	70 95       	com	r23
    1686:	61 95       	neg	r22
    1688:	7f 4f       	sbci	r23, 0xFF	; 255
    168a:	8f 4f       	sbci	r24, 0xFF	; 255
    168c:	9f 4f       	sbci	r25, 0xFF	; 255
    168e:	20 68       	ori	r18, 0x80	; 128
    1690:	b2 2e       	mov	r11, r18
    1692:	2a e0       	ldi	r18, 0x0A	; 10
    1694:	30 e0       	ldi	r19, 0x00	; 0
    1696:	a4 01       	movw	r20, r8
    1698:	6f d2       	rcall	.+1246   	; 0x1b78 <__ultoa_invert>
    169a:	a8 2e       	mov	r10, r24
    169c:	a8 18       	sub	r10, r8
    169e:	43 c0       	rjmp	.+134    	; 0x1726 <vfprintf+0x2aa>
    16a0:	85 37       	cpi	r24, 0x75	; 117
    16a2:	29 f4       	brne	.+10     	; 0x16ae <vfprintf+0x232>
    16a4:	2f 7e       	andi	r18, 0xEF	; 239
    16a6:	b2 2e       	mov	r11, r18
    16a8:	2a e0       	ldi	r18, 0x0A	; 10
    16aa:	30 e0       	ldi	r19, 0x00	; 0
    16ac:	25 c0       	rjmp	.+74     	; 0x16f8 <vfprintf+0x27c>
    16ae:	f2 2f       	mov	r31, r18
    16b0:	f9 7f       	andi	r31, 0xF9	; 249
    16b2:	bf 2e       	mov	r11, r31
    16b4:	8f 36       	cpi	r24, 0x6F	; 111
    16b6:	c1 f0       	breq	.+48     	; 0x16e8 <vfprintf+0x26c>
    16b8:	18 f4       	brcc	.+6      	; 0x16c0 <vfprintf+0x244>
    16ba:	88 35       	cpi	r24, 0x58	; 88
    16bc:	79 f0       	breq	.+30     	; 0x16dc <vfprintf+0x260>
    16be:	ad c0       	rjmp	.+346    	; 0x181a <vfprintf+0x39e>
    16c0:	80 37       	cpi	r24, 0x70	; 112
    16c2:	19 f0       	breq	.+6      	; 0x16ca <vfprintf+0x24e>
    16c4:	88 37       	cpi	r24, 0x78	; 120
    16c6:	21 f0       	breq	.+8      	; 0x16d0 <vfprintf+0x254>
    16c8:	a8 c0       	rjmp	.+336    	; 0x181a <vfprintf+0x39e>
    16ca:	2f 2f       	mov	r18, r31
    16cc:	20 61       	ori	r18, 0x10	; 16
    16ce:	b2 2e       	mov	r11, r18
    16d0:	b4 fe       	sbrs	r11, 4
    16d2:	0d c0       	rjmp	.+26     	; 0x16ee <vfprintf+0x272>
    16d4:	8b 2d       	mov	r24, r11
    16d6:	84 60       	ori	r24, 0x04	; 4
    16d8:	b8 2e       	mov	r11, r24
    16da:	09 c0       	rjmp	.+18     	; 0x16ee <vfprintf+0x272>
    16dc:	24 ff       	sbrs	r18, 4
    16de:	0a c0       	rjmp	.+20     	; 0x16f4 <vfprintf+0x278>
    16e0:	9f 2f       	mov	r25, r31
    16e2:	96 60       	ori	r25, 0x06	; 6
    16e4:	b9 2e       	mov	r11, r25
    16e6:	06 c0       	rjmp	.+12     	; 0x16f4 <vfprintf+0x278>
    16e8:	28 e0       	ldi	r18, 0x08	; 8
    16ea:	30 e0       	ldi	r19, 0x00	; 0
    16ec:	05 c0       	rjmp	.+10     	; 0x16f8 <vfprintf+0x27c>
    16ee:	20 e1       	ldi	r18, 0x10	; 16
    16f0:	30 e0       	ldi	r19, 0x00	; 0
    16f2:	02 c0       	rjmp	.+4      	; 0x16f8 <vfprintf+0x27c>
    16f4:	20 e1       	ldi	r18, 0x10	; 16
    16f6:	32 e0       	ldi	r19, 0x02	; 2
    16f8:	f8 01       	movw	r30, r16
    16fa:	b7 fe       	sbrs	r11, 7
    16fc:	07 c0       	rjmp	.+14     	; 0x170c <vfprintf+0x290>
    16fe:	60 81       	ld	r22, Z
    1700:	71 81       	ldd	r23, Z+1	; 0x01
    1702:	82 81       	ldd	r24, Z+2	; 0x02
    1704:	93 81       	ldd	r25, Z+3	; 0x03
    1706:	0c 5f       	subi	r16, 0xFC	; 252
    1708:	1f 4f       	sbci	r17, 0xFF	; 255
    170a:	06 c0       	rjmp	.+12     	; 0x1718 <vfprintf+0x29c>
    170c:	60 81       	ld	r22, Z
    170e:	71 81       	ldd	r23, Z+1	; 0x01
    1710:	80 e0       	ldi	r24, 0x00	; 0
    1712:	90 e0       	ldi	r25, 0x00	; 0
    1714:	0e 5f       	subi	r16, 0xFE	; 254
    1716:	1f 4f       	sbci	r17, 0xFF	; 255
    1718:	a4 01       	movw	r20, r8
    171a:	2e d2       	rcall	.+1116   	; 0x1b78 <__ultoa_invert>
    171c:	a8 2e       	mov	r10, r24
    171e:	a8 18       	sub	r10, r8
    1720:	fb 2d       	mov	r31, r11
    1722:	ff 77       	andi	r31, 0x7F	; 127
    1724:	bf 2e       	mov	r11, r31
    1726:	b6 fe       	sbrs	r11, 6
    1728:	0b c0       	rjmp	.+22     	; 0x1740 <vfprintf+0x2c4>
    172a:	2b 2d       	mov	r18, r11
    172c:	2e 7f       	andi	r18, 0xFE	; 254
    172e:	a5 14       	cp	r10, r5
    1730:	50 f4       	brcc	.+20     	; 0x1746 <vfprintf+0x2ca>
    1732:	b4 fe       	sbrs	r11, 4
    1734:	0a c0       	rjmp	.+20     	; 0x174a <vfprintf+0x2ce>
    1736:	b2 fc       	sbrc	r11, 2
    1738:	08 c0       	rjmp	.+16     	; 0x174a <vfprintf+0x2ce>
    173a:	2b 2d       	mov	r18, r11
    173c:	2e 7e       	andi	r18, 0xEE	; 238
    173e:	05 c0       	rjmp	.+10     	; 0x174a <vfprintf+0x2ce>
    1740:	7a 2c       	mov	r7, r10
    1742:	2b 2d       	mov	r18, r11
    1744:	03 c0       	rjmp	.+6      	; 0x174c <vfprintf+0x2d0>
    1746:	7a 2c       	mov	r7, r10
    1748:	01 c0       	rjmp	.+2      	; 0x174c <vfprintf+0x2d0>
    174a:	75 2c       	mov	r7, r5
    174c:	24 ff       	sbrs	r18, 4
    174e:	0d c0       	rjmp	.+26     	; 0x176a <vfprintf+0x2ee>
    1750:	fe 01       	movw	r30, r28
    1752:	ea 0d       	add	r30, r10
    1754:	f1 1d       	adc	r31, r1
    1756:	80 81       	ld	r24, Z
    1758:	80 33       	cpi	r24, 0x30	; 48
    175a:	11 f4       	brne	.+4      	; 0x1760 <vfprintf+0x2e4>
    175c:	29 7e       	andi	r18, 0xE9	; 233
    175e:	09 c0       	rjmp	.+18     	; 0x1772 <vfprintf+0x2f6>
    1760:	22 ff       	sbrs	r18, 2
    1762:	06 c0       	rjmp	.+12     	; 0x1770 <vfprintf+0x2f4>
    1764:	73 94       	inc	r7
    1766:	73 94       	inc	r7
    1768:	04 c0       	rjmp	.+8      	; 0x1772 <vfprintf+0x2f6>
    176a:	82 2f       	mov	r24, r18
    176c:	86 78       	andi	r24, 0x86	; 134
    176e:	09 f0       	breq	.+2      	; 0x1772 <vfprintf+0x2f6>
    1770:	73 94       	inc	r7
    1772:	23 fd       	sbrc	r18, 3
    1774:	12 c0       	rjmp	.+36     	; 0x179a <vfprintf+0x31e>
    1776:	20 ff       	sbrs	r18, 0
    1778:	06 c0       	rjmp	.+12     	; 0x1786 <vfprintf+0x30a>
    177a:	5a 2c       	mov	r5, r10
    177c:	73 14       	cp	r7, r3
    177e:	18 f4       	brcc	.+6      	; 0x1786 <vfprintf+0x30a>
    1780:	53 0c       	add	r5, r3
    1782:	57 18       	sub	r5, r7
    1784:	73 2c       	mov	r7, r3
    1786:	73 14       	cp	r7, r3
    1788:	60 f4       	brcc	.+24     	; 0x17a2 <vfprintf+0x326>
    178a:	b7 01       	movw	r22, r14
    178c:	80 e2       	ldi	r24, 0x20	; 32
    178e:	90 e0       	ldi	r25, 0x00	; 0
    1790:	2c 87       	std	Y+12, r18	; 0x0c
    1792:	c0 d1       	rcall	.+896    	; 0x1b14 <fputc>
    1794:	73 94       	inc	r7
    1796:	2c 85       	ldd	r18, Y+12	; 0x0c
    1798:	f6 cf       	rjmp	.-20     	; 0x1786 <vfprintf+0x30a>
    179a:	73 14       	cp	r7, r3
    179c:	10 f4       	brcc	.+4      	; 0x17a2 <vfprintf+0x326>
    179e:	37 18       	sub	r3, r7
    17a0:	01 c0       	rjmp	.+2      	; 0x17a4 <vfprintf+0x328>
    17a2:	31 2c       	mov	r3, r1
    17a4:	24 ff       	sbrs	r18, 4
    17a6:	11 c0       	rjmp	.+34     	; 0x17ca <vfprintf+0x34e>
    17a8:	b7 01       	movw	r22, r14
    17aa:	80 e3       	ldi	r24, 0x30	; 48
    17ac:	90 e0       	ldi	r25, 0x00	; 0
    17ae:	2c 87       	std	Y+12, r18	; 0x0c
    17b0:	b1 d1       	rcall	.+866    	; 0x1b14 <fputc>
    17b2:	2c 85       	ldd	r18, Y+12	; 0x0c
    17b4:	22 ff       	sbrs	r18, 2
    17b6:	16 c0       	rjmp	.+44     	; 0x17e4 <vfprintf+0x368>
    17b8:	21 ff       	sbrs	r18, 1
    17ba:	03 c0       	rjmp	.+6      	; 0x17c2 <vfprintf+0x346>
    17bc:	88 e5       	ldi	r24, 0x58	; 88
    17be:	90 e0       	ldi	r25, 0x00	; 0
    17c0:	02 c0       	rjmp	.+4      	; 0x17c6 <vfprintf+0x34a>
    17c2:	88 e7       	ldi	r24, 0x78	; 120
    17c4:	90 e0       	ldi	r25, 0x00	; 0
    17c6:	b7 01       	movw	r22, r14
    17c8:	0c c0       	rjmp	.+24     	; 0x17e2 <vfprintf+0x366>
    17ca:	82 2f       	mov	r24, r18
    17cc:	86 78       	andi	r24, 0x86	; 134
    17ce:	51 f0       	breq	.+20     	; 0x17e4 <vfprintf+0x368>
    17d0:	21 fd       	sbrc	r18, 1
    17d2:	02 c0       	rjmp	.+4      	; 0x17d8 <vfprintf+0x35c>
    17d4:	80 e2       	ldi	r24, 0x20	; 32
    17d6:	01 c0       	rjmp	.+2      	; 0x17da <vfprintf+0x35e>
    17d8:	8b e2       	ldi	r24, 0x2B	; 43
    17da:	27 fd       	sbrc	r18, 7
    17dc:	8d e2       	ldi	r24, 0x2D	; 45
    17de:	b7 01       	movw	r22, r14
    17e0:	90 e0       	ldi	r25, 0x00	; 0
    17e2:	98 d1       	rcall	.+816    	; 0x1b14 <fputc>
    17e4:	a5 14       	cp	r10, r5
    17e6:	30 f4       	brcc	.+12     	; 0x17f4 <vfprintf+0x378>
    17e8:	b7 01       	movw	r22, r14
    17ea:	80 e3       	ldi	r24, 0x30	; 48
    17ec:	90 e0       	ldi	r25, 0x00	; 0
    17ee:	92 d1       	rcall	.+804    	; 0x1b14 <fputc>
    17f0:	5a 94       	dec	r5
    17f2:	f8 cf       	rjmp	.-16     	; 0x17e4 <vfprintf+0x368>
    17f4:	aa 94       	dec	r10
    17f6:	f4 01       	movw	r30, r8
    17f8:	ea 0d       	add	r30, r10
    17fa:	f1 1d       	adc	r31, r1
    17fc:	80 81       	ld	r24, Z
    17fe:	b7 01       	movw	r22, r14
    1800:	90 e0       	ldi	r25, 0x00	; 0
    1802:	88 d1       	rcall	.+784    	; 0x1b14 <fputc>
    1804:	a1 10       	cpse	r10, r1
    1806:	f6 cf       	rjmp	.-20     	; 0x17f4 <vfprintf+0x378>
    1808:	33 20       	and	r3, r3
    180a:	09 f4       	brne	.+2      	; 0x180e <vfprintf+0x392>
    180c:	5d ce       	rjmp	.-838    	; 0x14c8 <vfprintf+0x4c>
    180e:	b7 01       	movw	r22, r14
    1810:	80 e2       	ldi	r24, 0x20	; 32
    1812:	90 e0       	ldi	r25, 0x00	; 0
    1814:	7f d1       	rcall	.+766    	; 0x1b14 <fputc>
    1816:	3a 94       	dec	r3
    1818:	f7 cf       	rjmp	.-18     	; 0x1808 <vfprintf+0x38c>
    181a:	f7 01       	movw	r30, r14
    181c:	86 81       	ldd	r24, Z+6	; 0x06
    181e:	97 81       	ldd	r25, Z+7	; 0x07
    1820:	02 c0       	rjmp	.+4      	; 0x1826 <vfprintf+0x3aa>
    1822:	8f ef       	ldi	r24, 0xFF	; 255
    1824:	9f ef       	ldi	r25, 0xFF	; 255
    1826:	2c 96       	adiw	r28, 0x0c	; 12
    1828:	0f b6       	in	r0, 0x3f	; 63
    182a:	f8 94       	cli
    182c:	de bf       	out	0x3e, r29	; 62
    182e:	0f be       	out	0x3f, r0	; 63
    1830:	cd bf       	out	0x3d, r28	; 61
    1832:	df 91       	pop	r29
    1834:	cf 91       	pop	r28
    1836:	1f 91       	pop	r17
    1838:	0f 91       	pop	r16
    183a:	ff 90       	pop	r15
    183c:	ef 90       	pop	r14
    183e:	df 90       	pop	r13
    1840:	cf 90       	pop	r12
    1842:	bf 90       	pop	r11
    1844:	af 90       	pop	r10
    1846:	9f 90       	pop	r9
    1848:	8f 90       	pop	r8
    184a:	7f 90       	pop	r7
    184c:	6f 90       	pop	r6
    184e:	5f 90       	pop	r5
    1850:	4f 90       	pop	r4
    1852:	3f 90       	pop	r3
    1854:	2f 90       	pop	r2
    1856:	08 95       	ret

00001858 <calloc>:
    1858:	0f 93       	push	r16
    185a:	1f 93       	push	r17
    185c:	cf 93       	push	r28
    185e:	df 93       	push	r29
    1860:	86 9f       	mul	r24, r22
    1862:	80 01       	movw	r16, r0
    1864:	87 9f       	mul	r24, r23
    1866:	10 0d       	add	r17, r0
    1868:	96 9f       	mul	r25, r22
    186a:	10 0d       	add	r17, r0
    186c:	11 24       	eor	r1, r1
    186e:	c8 01       	movw	r24, r16
    1870:	0d d0       	rcall	.+26     	; 0x188c <malloc>
    1872:	ec 01       	movw	r28, r24
    1874:	00 97       	sbiw	r24, 0x00	; 0
    1876:	21 f0       	breq	.+8      	; 0x1880 <calloc+0x28>
    1878:	a8 01       	movw	r20, r16
    187a:	60 e0       	ldi	r22, 0x00	; 0
    187c:	70 e0       	ldi	r23, 0x00	; 0
    187e:	38 d1       	rcall	.+624    	; 0x1af0 <memset>
    1880:	ce 01       	movw	r24, r28
    1882:	df 91       	pop	r29
    1884:	cf 91       	pop	r28
    1886:	1f 91       	pop	r17
    1888:	0f 91       	pop	r16
    188a:	08 95       	ret

0000188c <malloc>:
    188c:	cf 93       	push	r28
    188e:	df 93       	push	r29
    1890:	82 30       	cpi	r24, 0x02	; 2
    1892:	91 05       	cpc	r25, r1
    1894:	10 f4       	brcc	.+4      	; 0x189a <malloc+0xe>
    1896:	82 e0       	ldi	r24, 0x02	; 2
    1898:	90 e0       	ldi	r25, 0x00	; 0
    189a:	e0 91 34 03 	lds	r30, 0x0334
    189e:	f0 91 35 03 	lds	r31, 0x0335
    18a2:	20 e0       	ldi	r18, 0x00	; 0
    18a4:	30 e0       	ldi	r19, 0x00	; 0
    18a6:	a0 e0       	ldi	r26, 0x00	; 0
    18a8:	b0 e0       	ldi	r27, 0x00	; 0
    18aa:	30 97       	sbiw	r30, 0x00	; 0
    18ac:	39 f1       	breq	.+78     	; 0x18fc <malloc+0x70>
    18ae:	40 81       	ld	r20, Z
    18b0:	51 81       	ldd	r21, Z+1	; 0x01
    18b2:	48 17       	cp	r20, r24
    18b4:	59 07       	cpc	r21, r25
    18b6:	b8 f0       	brcs	.+46     	; 0x18e6 <malloc+0x5a>
    18b8:	48 17       	cp	r20, r24
    18ba:	59 07       	cpc	r21, r25
    18bc:	71 f4       	brne	.+28     	; 0x18da <malloc+0x4e>
    18be:	82 81       	ldd	r24, Z+2	; 0x02
    18c0:	93 81       	ldd	r25, Z+3	; 0x03
    18c2:	10 97       	sbiw	r26, 0x00	; 0
    18c4:	29 f0       	breq	.+10     	; 0x18d0 <malloc+0x44>
    18c6:	13 96       	adiw	r26, 0x03	; 3
    18c8:	9c 93       	st	X, r25
    18ca:	8e 93       	st	-X, r24
    18cc:	12 97       	sbiw	r26, 0x02	; 2
    18ce:	2c c0       	rjmp	.+88     	; 0x1928 <malloc+0x9c>
    18d0:	90 93 35 03 	sts	0x0335, r25
    18d4:	80 93 34 03 	sts	0x0334, r24
    18d8:	27 c0       	rjmp	.+78     	; 0x1928 <malloc+0x9c>
    18da:	21 15       	cp	r18, r1
    18dc:	31 05       	cpc	r19, r1
    18de:	31 f0       	breq	.+12     	; 0x18ec <malloc+0x60>
    18e0:	42 17       	cp	r20, r18
    18e2:	53 07       	cpc	r21, r19
    18e4:	18 f0       	brcs	.+6      	; 0x18ec <malloc+0x60>
    18e6:	a9 01       	movw	r20, r18
    18e8:	db 01       	movw	r26, r22
    18ea:	01 c0       	rjmp	.+2      	; 0x18ee <malloc+0x62>
    18ec:	ef 01       	movw	r28, r30
    18ee:	9a 01       	movw	r18, r20
    18f0:	bd 01       	movw	r22, r26
    18f2:	df 01       	movw	r26, r30
    18f4:	02 80       	ldd	r0, Z+2	; 0x02
    18f6:	f3 81       	ldd	r31, Z+3	; 0x03
    18f8:	e0 2d       	mov	r30, r0
    18fa:	d7 cf       	rjmp	.-82     	; 0x18aa <malloc+0x1e>
    18fc:	21 15       	cp	r18, r1
    18fe:	31 05       	cpc	r19, r1
    1900:	f9 f0       	breq	.+62     	; 0x1940 <malloc+0xb4>
    1902:	28 1b       	sub	r18, r24
    1904:	39 0b       	sbc	r19, r25
    1906:	24 30       	cpi	r18, 0x04	; 4
    1908:	31 05       	cpc	r19, r1
    190a:	80 f4       	brcc	.+32     	; 0x192c <malloc+0xa0>
    190c:	8a 81       	ldd	r24, Y+2	; 0x02
    190e:	9b 81       	ldd	r25, Y+3	; 0x03
    1910:	61 15       	cp	r22, r1
    1912:	71 05       	cpc	r23, r1
    1914:	21 f0       	breq	.+8      	; 0x191e <malloc+0x92>
    1916:	fb 01       	movw	r30, r22
    1918:	93 83       	std	Z+3, r25	; 0x03
    191a:	82 83       	std	Z+2, r24	; 0x02
    191c:	04 c0       	rjmp	.+8      	; 0x1926 <malloc+0x9a>
    191e:	90 93 35 03 	sts	0x0335, r25
    1922:	80 93 34 03 	sts	0x0334, r24
    1926:	fe 01       	movw	r30, r28
    1928:	32 96       	adiw	r30, 0x02	; 2
    192a:	44 c0       	rjmp	.+136    	; 0x19b4 <malloc+0x128>
    192c:	fe 01       	movw	r30, r28
    192e:	e2 0f       	add	r30, r18
    1930:	f3 1f       	adc	r31, r19
    1932:	81 93       	st	Z+, r24
    1934:	91 93       	st	Z+, r25
    1936:	22 50       	subi	r18, 0x02	; 2
    1938:	31 09       	sbc	r19, r1
    193a:	39 83       	std	Y+1, r19	; 0x01
    193c:	28 83       	st	Y, r18
    193e:	3a c0       	rjmp	.+116    	; 0x19b4 <malloc+0x128>
    1940:	20 91 32 03 	lds	r18, 0x0332
    1944:	30 91 33 03 	lds	r19, 0x0333
    1948:	23 2b       	or	r18, r19
    194a:	41 f4       	brne	.+16     	; 0x195c <malloc+0xd0>
    194c:	20 91 02 02 	lds	r18, 0x0202
    1950:	30 91 03 02 	lds	r19, 0x0203
    1954:	30 93 33 03 	sts	0x0333, r19
    1958:	20 93 32 03 	sts	0x0332, r18
    195c:	20 91 00 02 	lds	r18, 0x0200
    1960:	30 91 01 02 	lds	r19, 0x0201
    1964:	21 15       	cp	r18, r1
    1966:	31 05       	cpc	r19, r1
    1968:	41 f4       	brne	.+16     	; 0x197a <malloc+0xee>
    196a:	2d b7       	in	r18, 0x3d	; 61
    196c:	3e b7       	in	r19, 0x3e	; 62
    196e:	40 91 04 02 	lds	r20, 0x0204
    1972:	50 91 05 02 	lds	r21, 0x0205
    1976:	24 1b       	sub	r18, r20
    1978:	35 0b       	sbc	r19, r21
    197a:	e0 91 32 03 	lds	r30, 0x0332
    197e:	f0 91 33 03 	lds	r31, 0x0333
    1982:	e2 17       	cp	r30, r18
    1984:	f3 07       	cpc	r31, r19
    1986:	a0 f4       	brcc	.+40     	; 0x19b0 <malloc+0x124>
    1988:	2e 1b       	sub	r18, r30
    198a:	3f 0b       	sbc	r19, r31
    198c:	28 17       	cp	r18, r24
    198e:	39 07       	cpc	r19, r25
    1990:	78 f0       	brcs	.+30     	; 0x19b0 <malloc+0x124>
    1992:	ac 01       	movw	r20, r24
    1994:	4e 5f       	subi	r20, 0xFE	; 254
    1996:	5f 4f       	sbci	r21, 0xFF	; 255
    1998:	24 17       	cp	r18, r20
    199a:	35 07       	cpc	r19, r21
    199c:	48 f0       	brcs	.+18     	; 0x19b0 <malloc+0x124>
    199e:	4e 0f       	add	r20, r30
    19a0:	5f 1f       	adc	r21, r31
    19a2:	50 93 33 03 	sts	0x0333, r21
    19a6:	40 93 32 03 	sts	0x0332, r20
    19aa:	81 93       	st	Z+, r24
    19ac:	91 93       	st	Z+, r25
    19ae:	02 c0       	rjmp	.+4      	; 0x19b4 <malloc+0x128>
    19b0:	e0 e0       	ldi	r30, 0x00	; 0
    19b2:	f0 e0       	ldi	r31, 0x00	; 0
    19b4:	cf 01       	movw	r24, r30
    19b6:	df 91       	pop	r29
    19b8:	cf 91       	pop	r28
    19ba:	08 95       	ret

000019bc <free>:
    19bc:	cf 93       	push	r28
    19be:	df 93       	push	r29
    19c0:	00 97       	sbiw	r24, 0x00	; 0
    19c2:	09 f4       	brne	.+2      	; 0x19c6 <free+0xa>
    19c4:	87 c0       	rjmp	.+270    	; 0x1ad4 <free+0x118>
    19c6:	fc 01       	movw	r30, r24
    19c8:	32 97       	sbiw	r30, 0x02	; 2
    19ca:	13 82       	std	Z+3, r1	; 0x03
    19cc:	12 82       	std	Z+2, r1	; 0x02
    19ce:	c0 91 34 03 	lds	r28, 0x0334
    19d2:	d0 91 35 03 	lds	r29, 0x0335
    19d6:	20 97       	sbiw	r28, 0x00	; 0
    19d8:	81 f4       	brne	.+32     	; 0x19fa <free+0x3e>
    19da:	20 81       	ld	r18, Z
    19dc:	31 81       	ldd	r19, Z+1	; 0x01
    19de:	28 0f       	add	r18, r24
    19e0:	39 1f       	adc	r19, r25
    19e2:	80 91 32 03 	lds	r24, 0x0332
    19e6:	90 91 33 03 	lds	r25, 0x0333
    19ea:	82 17       	cp	r24, r18
    19ec:	93 07       	cpc	r25, r19
    19ee:	79 f5       	brne	.+94     	; 0x1a4e <free+0x92>
    19f0:	f0 93 33 03 	sts	0x0333, r31
    19f4:	e0 93 32 03 	sts	0x0332, r30
    19f8:	6d c0       	rjmp	.+218    	; 0x1ad4 <free+0x118>
    19fa:	de 01       	movw	r26, r28
    19fc:	20 e0       	ldi	r18, 0x00	; 0
    19fe:	30 e0       	ldi	r19, 0x00	; 0
    1a00:	ae 17       	cp	r26, r30
    1a02:	bf 07       	cpc	r27, r31
    1a04:	50 f4       	brcc	.+20     	; 0x1a1a <free+0x5e>
    1a06:	12 96       	adiw	r26, 0x02	; 2
    1a08:	4d 91       	ld	r20, X+
    1a0a:	5c 91       	ld	r21, X
    1a0c:	13 97       	sbiw	r26, 0x03	; 3
    1a0e:	9d 01       	movw	r18, r26
    1a10:	41 15       	cp	r20, r1
    1a12:	51 05       	cpc	r21, r1
    1a14:	09 f1       	breq	.+66     	; 0x1a58 <free+0x9c>
    1a16:	da 01       	movw	r26, r20
    1a18:	f3 cf       	rjmp	.-26     	; 0x1a00 <free+0x44>
    1a1a:	b3 83       	std	Z+3, r27	; 0x03
    1a1c:	a2 83       	std	Z+2, r26	; 0x02
    1a1e:	40 81       	ld	r20, Z
    1a20:	51 81       	ldd	r21, Z+1	; 0x01
    1a22:	84 0f       	add	r24, r20
    1a24:	95 1f       	adc	r25, r21
    1a26:	8a 17       	cp	r24, r26
    1a28:	9b 07       	cpc	r25, r27
    1a2a:	71 f4       	brne	.+28     	; 0x1a48 <free+0x8c>
    1a2c:	8d 91       	ld	r24, X+
    1a2e:	9c 91       	ld	r25, X
    1a30:	11 97       	sbiw	r26, 0x01	; 1
    1a32:	84 0f       	add	r24, r20
    1a34:	95 1f       	adc	r25, r21
    1a36:	02 96       	adiw	r24, 0x02	; 2
    1a38:	91 83       	std	Z+1, r25	; 0x01
    1a3a:	80 83       	st	Z, r24
    1a3c:	12 96       	adiw	r26, 0x02	; 2
    1a3e:	8d 91       	ld	r24, X+
    1a40:	9c 91       	ld	r25, X
    1a42:	13 97       	sbiw	r26, 0x03	; 3
    1a44:	93 83       	std	Z+3, r25	; 0x03
    1a46:	82 83       	std	Z+2, r24	; 0x02
    1a48:	21 15       	cp	r18, r1
    1a4a:	31 05       	cpc	r19, r1
    1a4c:	29 f4       	brne	.+10     	; 0x1a58 <free+0x9c>
    1a4e:	f0 93 35 03 	sts	0x0335, r31
    1a52:	e0 93 34 03 	sts	0x0334, r30
    1a56:	3e c0       	rjmp	.+124    	; 0x1ad4 <free+0x118>
    1a58:	d9 01       	movw	r26, r18
    1a5a:	13 96       	adiw	r26, 0x03	; 3
    1a5c:	fc 93       	st	X, r31
    1a5e:	ee 93       	st	-X, r30
    1a60:	12 97       	sbiw	r26, 0x02	; 2
    1a62:	4d 91       	ld	r20, X+
    1a64:	5d 91       	ld	r21, X+
    1a66:	a4 0f       	add	r26, r20
    1a68:	b5 1f       	adc	r27, r21
    1a6a:	ea 17       	cp	r30, r26
    1a6c:	fb 07       	cpc	r31, r27
    1a6e:	79 f4       	brne	.+30     	; 0x1a8e <free+0xd2>
    1a70:	80 81       	ld	r24, Z
    1a72:	91 81       	ldd	r25, Z+1	; 0x01
    1a74:	84 0f       	add	r24, r20
    1a76:	95 1f       	adc	r25, r21
    1a78:	02 96       	adiw	r24, 0x02	; 2
    1a7a:	d9 01       	movw	r26, r18
    1a7c:	11 96       	adiw	r26, 0x01	; 1
    1a7e:	9c 93       	st	X, r25
    1a80:	8e 93       	st	-X, r24
    1a82:	82 81       	ldd	r24, Z+2	; 0x02
    1a84:	93 81       	ldd	r25, Z+3	; 0x03
    1a86:	13 96       	adiw	r26, 0x03	; 3
    1a88:	9c 93       	st	X, r25
    1a8a:	8e 93       	st	-X, r24
    1a8c:	12 97       	sbiw	r26, 0x02	; 2
    1a8e:	e0 e0       	ldi	r30, 0x00	; 0
    1a90:	f0 e0       	ldi	r31, 0x00	; 0
    1a92:	8a 81       	ldd	r24, Y+2	; 0x02
    1a94:	9b 81       	ldd	r25, Y+3	; 0x03
    1a96:	00 97       	sbiw	r24, 0x00	; 0
    1a98:	19 f0       	breq	.+6      	; 0x1aa0 <free+0xe4>
    1a9a:	fe 01       	movw	r30, r28
    1a9c:	ec 01       	movw	r28, r24
    1a9e:	f9 cf       	rjmp	.-14     	; 0x1a92 <free+0xd6>
    1aa0:	ce 01       	movw	r24, r28
    1aa2:	02 96       	adiw	r24, 0x02	; 2
    1aa4:	28 81       	ld	r18, Y
    1aa6:	39 81       	ldd	r19, Y+1	; 0x01
    1aa8:	82 0f       	add	r24, r18
    1aaa:	93 1f       	adc	r25, r19
    1aac:	20 91 32 03 	lds	r18, 0x0332
    1ab0:	30 91 33 03 	lds	r19, 0x0333
    1ab4:	28 17       	cp	r18, r24
    1ab6:	39 07       	cpc	r19, r25
    1ab8:	69 f4       	brne	.+26     	; 0x1ad4 <free+0x118>
    1aba:	30 97       	sbiw	r30, 0x00	; 0
    1abc:	29 f4       	brne	.+10     	; 0x1ac8 <free+0x10c>
    1abe:	10 92 35 03 	sts	0x0335, r1
    1ac2:	10 92 34 03 	sts	0x0334, r1
    1ac6:	02 c0       	rjmp	.+4      	; 0x1acc <free+0x110>
    1ac8:	13 82       	std	Z+3, r1	; 0x03
    1aca:	12 82       	std	Z+2, r1	; 0x02
    1acc:	d0 93 33 03 	sts	0x0333, r29
    1ad0:	c0 93 32 03 	sts	0x0332, r28
    1ad4:	df 91       	pop	r29
    1ad6:	cf 91       	pop	r28
    1ad8:	08 95       	ret

00001ada <strnlen_P>:
    1ada:	fc 01       	movw	r30, r24
    1adc:	05 90       	lpm	r0, Z+
    1ade:	61 50       	subi	r22, 0x01	; 1
    1ae0:	70 40       	sbci	r23, 0x00	; 0
    1ae2:	01 10       	cpse	r0, r1
    1ae4:	d8 f7       	brcc	.-10     	; 0x1adc <strnlen_P+0x2>
    1ae6:	80 95       	com	r24
    1ae8:	90 95       	com	r25
    1aea:	8e 0f       	add	r24, r30
    1aec:	9f 1f       	adc	r25, r31
    1aee:	08 95       	ret

00001af0 <memset>:
    1af0:	dc 01       	movw	r26, r24
    1af2:	01 c0       	rjmp	.+2      	; 0x1af6 <memset+0x6>
    1af4:	6d 93       	st	X+, r22
    1af6:	41 50       	subi	r20, 0x01	; 1
    1af8:	50 40       	sbci	r21, 0x00	; 0
    1afa:	e0 f7       	brcc	.-8      	; 0x1af4 <memset+0x4>
    1afc:	08 95       	ret

00001afe <strnlen>:
    1afe:	fc 01       	movw	r30, r24
    1b00:	61 50       	subi	r22, 0x01	; 1
    1b02:	70 40       	sbci	r23, 0x00	; 0
    1b04:	01 90       	ld	r0, Z+
    1b06:	01 10       	cpse	r0, r1
    1b08:	d8 f7       	brcc	.-10     	; 0x1b00 <strnlen+0x2>
    1b0a:	80 95       	com	r24
    1b0c:	90 95       	com	r25
    1b0e:	8e 0f       	add	r24, r30
    1b10:	9f 1f       	adc	r25, r31
    1b12:	08 95       	ret

00001b14 <fputc>:
    1b14:	0f 93       	push	r16
    1b16:	1f 93       	push	r17
    1b18:	cf 93       	push	r28
    1b1a:	df 93       	push	r29
    1b1c:	18 2f       	mov	r17, r24
    1b1e:	09 2f       	mov	r16, r25
    1b20:	eb 01       	movw	r28, r22
    1b22:	8b 81       	ldd	r24, Y+3	; 0x03
    1b24:	81 fd       	sbrc	r24, 1
    1b26:	03 c0       	rjmp	.+6      	; 0x1b2e <fputc+0x1a>
    1b28:	8f ef       	ldi	r24, 0xFF	; 255
    1b2a:	9f ef       	ldi	r25, 0xFF	; 255
    1b2c:	20 c0       	rjmp	.+64     	; 0x1b6e <fputc+0x5a>
    1b2e:	82 ff       	sbrs	r24, 2
    1b30:	10 c0       	rjmp	.+32     	; 0x1b52 <fputc+0x3e>
    1b32:	4e 81       	ldd	r20, Y+6	; 0x06
    1b34:	5f 81       	ldd	r21, Y+7	; 0x07
    1b36:	2c 81       	ldd	r18, Y+4	; 0x04
    1b38:	3d 81       	ldd	r19, Y+5	; 0x05
    1b3a:	42 17       	cp	r20, r18
    1b3c:	53 07       	cpc	r21, r19
    1b3e:	7c f4       	brge	.+30     	; 0x1b5e <fputc+0x4a>
    1b40:	e8 81       	ld	r30, Y
    1b42:	f9 81       	ldd	r31, Y+1	; 0x01
    1b44:	9f 01       	movw	r18, r30
    1b46:	2f 5f       	subi	r18, 0xFF	; 255
    1b48:	3f 4f       	sbci	r19, 0xFF	; 255
    1b4a:	39 83       	std	Y+1, r19	; 0x01
    1b4c:	28 83       	st	Y, r18
    1b4e:	10 83       	st	Z, r17
    1b50:	06 c0       	rjmp	.+12     	; 0x1b5e <fputc+0x4a>
    1b52:	e8 85       	ldd	r30, Y+8	; 0x08
    1b54:	f9 85       	ldd	r31, Y+9	; 0x09
    1b56:	81 2f       	mov	r24, r17
    1b58:	19 95       	eicall
    1b5a:	89 2b       	or	r24, r25
    1b5c:	29 f7       	brne	.-54     	; 0x1b28 <fputc+0x14>
    1b5e:	2e 81       	ldd	r18, Y+6	; 0x06
    1b60:	3f 81       	ldd	r19, Y+7	; 0x07
    1b62:	2f 5f       	subi	r18, 0xFF	; 255
    1b64:	3f 4f       	sbci	r19, 0xFF	; 255
    1b66:	3f 83       	std	Y+7, r19	; 0x07
    1b68:	2e 83       	std	Y+6, r18	; 0x06
    1b6a:	81 2f       	mov	r24, r17
    1b6c:	90 2f       	mov	r25, r16
    1b6e:	df 91       	pop	r29
    1b70:	cf 91       	pop	r28
    1b72:	1f 91       	pop	r17
    1b74:	0f 91       	pop	r16
    1b76:	08 95       	ret

00001b78 <__ultoa_invert>:
    1b78:	fa 01       	movw	r30, r20
    1b7a:	aa 27       	eor	r26, r26
    1b7c:	28 30       	cpi	r18, 0x08	; 8
    1b7e:	51 f1       	breq	.+84     	; 0x1bd4 <__ultoa_invert+0x5c>
    1b80:	20 31       	cpi	r18, 0x10	; 16
    1b82:	81 f1       	breq	.+96     	; 0x1be4 <__ultoa_invert+0x6c>
    1b84:	e8 94       	clt
    1b86:	6f 93       	push	r22
    1b88:	6e 7f       	andi	r22, 0xFE	; 254
    1b8a:	6e 5f       	subi	r22, 0xFE	; 254
    1b8c:	7f 4f       	sbci	r23, 0xFF	; 255
    1b8e:	8f 4f       	sbci	r24, 0xFF	; 255
    1b90:	9f 4f       	sbci	r25, 0xFF	; 255
    1b92:	af 4f       	sbci	r26, 0xFF	; 255
    1b94:	b1 e0       	ldi	r27, 0x01	; 1
    1b96:	3e d0       	rcall	.+124    	; 0x1c14 <__ultoa_invert+0x9c>
    1b98:	b4 e0       	ldi	r27, 0x04	; 4
    1b9a:	3c d0       	rcall	.+120    	; 0x1c14 <__ultoa_invert+0x9c>
    1b9c:	67 0f       	add	r22, r23
    1b9e:	78 1f       	adc	r23, r24
    1ba0:	89 1f       	adc	r24, r25
    1ba2:	9a 1f       	adc	r25, r26
    1ba4:	a1 1d       	adc	r26, r1
    1ba6:	68 0f       	add	r22, r24
    1ba8:	79 1f       	adc	r23, r25
    1baa:	8a 1f       	adc	r24, r26
    1bac:	91 1d       	adc	r25, r1
    1bae:	a1 1d       	adc	r26, r1
    1bb0:	6a 0f       	add	r22, r26
    1bb2:	71 1d       	adc	r23, r1
    1bb4:	81 1d       	adc	r24, r1
    1bb6:	91 1d       	adc	r25, r1
    1bb8:	a1 1d       	adc	r26, r1
    1bba:	20 d0       	rcall	.+64     	; 0x1bfc <__ultoa_invert+0x84>
    1bbc:	09 f4       	brne	.+2      	; 0x1bc0 <__ultoa_invert+0x48>
    1bbe:	68 94       	set
    1bc0:	3f 91       	pop	r19
    1bc2:	2a e0       	ldi	r18, 0x0A	; 10
    1bc4:	26 9f       	mul	r18, r22
    1bc6:	11 24       	eor	r1, r1
    1bc8:	30 19       	sub	r19, r0
    1bca:	30 5d       	subi	r19, 0xD0	; 208
    1bcc:	31 93       	st	Z+, r19
    1bce:	de f6       	brtc	.-74     	; 0x1b86 <__ultoa_invert+0xe>
    1bd0:	cf 01       	movw	r24, r30
    1bd2:	08 95       	ret
    1bd4:	46 2f       	mov	r20, r22
    1bd6:	47 70       	andi	r20, 0x07	; 7
    1bd8:	40 5d       	subi	r20, 0xD0	; 208
    1bda:	41 93       	st	Z+, r20
    1bdc:	b3 e0       	ldi	r27, 0x03	; 3
    1bde:	0f d0       	rcall	.+30     	; 0x1bfe <__ultoa_invert+0x86>
    1be0:	c9 f7       	brne	.-14     	; 0x1bd4 <__ultoa_invert+0x5c>
    1be2:	f6 cf       	rjmp	.-20     	; 0x1bd0 <__ultoa_invert+0x58>
    1be4:	46 2f       	mov	r20, r22
    1be6:	4f 70       	andi	r20, 0x0F	; 15
    1be8:	40 5d       	subi	r20, 0xD0	; 208
    1bea:	4a 33       	cpi	r20, 0x3A	; 58
    1bec:	18 f0       	brcs	.+6      	; 0x1bf4 <__ultoa_invert+0x7c>
    1bee:	49 5d       	subi	r20, 0xD9	; 217
    1bf0:	31 fd       	sbrc	r19, 1
    1bf2:	40 52       	subi	r20, 0x20	; 32
    1bf4:	41 93       	st	Z+, r20
    1bf6:	02 d0       	rcall	.+4      	; 0x1bfc <__ultoa_invert+0x84>
    1bf8:	a9 f7       	brne	.-22     	; 0x1be4 <__ultoa_invert+0x6c>
    1bfa:	ea cf       	rjmp	.-44     	; 0x1bd0 <__ultoa_invert+0x58>
    1bfc:	b4 e0       	ldi	r27, 0x04	; 4
    1bfe:	a6 95       	lsr	r26
    1c00:	97 95       	ror	r25
    1c02:	87 95       	ror	r24
    1c04:	77 95       	ror	r23
    1c06:	67 95       	ror	r22
    1c08:	ba 95       	dec	r27
    1c0a:	c9 f7       	brne	.-14     	; 0x1bfe <__ultoa_invert+0x86>
    1c0c:	00 97       	sbiw	r24, 0x00	; 0
    1c0e:	61 05       	cpc	r22, r1
    1c10:	71 05       	cpc	r23, r1
    1c12:	08 95       	ret
    1c14:	9b 01       	movw	r18, r22
    1c16:	ac 01       	movw	r20, r24
    1c18:	0a 2e       	mov	r0, r26
    1c1a:	06 94       	lsr	r0
    1c1c:	57 95       	ror	r21
    1c1e:	47 95       	ror	r20
    1c20:	37 95       	ror	r19
    1c22:	27 95       	ror	r18
    1c24:	ba 95       	dec	r27
    1c26:	c9 f7       	brne	.-14     	; 0x1c1a <__ultoa_invert+0xa2>
    1c28:	62 0f       	add	r22, r18
    1c2a:	73 1f       	adc	r23, r19
    1c2c:	84 1f       	adc	r24, r20
    1c2e:	95 1f       	adc	r25, r21
    1c30:	a0 1d       	adc	r26, r0
    1c32:	08 95       	ret

00001c34 <_exit>:
    1c34:	f8 94       	cli

00001c36 <__stop_program>:
    1c36:	ff cf       	rjmp	.-2      	; 0x1c36 <__stop_program>
