// Seed: 1461520659
module module_0 (
    output tri0  id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  wor   id_3,
    output tri0  id_4
);
  id_6(
      .id_0(1'b0), .id_1(id_0), .id_2(1)
  );
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1
    , id_9,
    input wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    output wand id_5,
    input uwire id_6,
    input uwire id_7
    , id_10
);
  wire id_11;
  wire id_12;
  always @(posedge 1) begin
    id_10 = 1;
  end
  module_0(
      id_3, id_3, id_7, id_4, id_5
  );
endmodule
