;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-20
	ADD 3, 20
	ADD 3, 20
	DAT #270, #0
	ADD 270, 60
	SUB @0, @2
	ADD 3, 20
	ADD 3, 20
	SUB #0, -40
	DAT #0, <402
	SUB 0, @1
	SUB 0, @1
	SUB 0, @1
	SLT 270, 0
	SPL 0, <1
	SUB <0, @6
	SUB 31, 509
	SLT 270, 0
	SUB 30, 9
	SUB 30, 9
	CMP -207, <-120
	ADD 30, 9
	SPL @300, 90
	ADD 30, 9
	SPL <-127, 100
	SPL 0, <402
	CMP #80, -40
	CMP #80, -40
	SPL 0, <402
	SLT 30, 9
	CMP -207, <-120
	ADD 30, 9
	ADD 30, 9
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
	SPL 0, <402
	MOV -7, <-20
	CMP -207, <-120
	MOV -7, <-20
	SUB 0, @1
	SLT @12, @18
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
