$date
  Tue Apr  6 20:07:57 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module fixmux_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ s0 $end
$var reg 1 % x $end
$scope module fixmux_0 $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) s0 $end
$var reg 1 * x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#1000000
1$
1)
#2000000
1#
0$
1%
1(
0)
1*
#3000000
1$
0%
1)
0*
#4000000
1"
0#
0$
1%
1'
0(
0)
1*
#5000000
1$
0%
1)
0*
#6000000
1#
0$
1%
1(
0)
1*
#7000000
1$
0%
1)
0*
#8000000
1!
0"
0#
0$
1%
1&
0'
0(
0)
1*
#9000000
1$
0%
1)
0*
#10000000
1#
0$
1%
1(
0)
1*
#11000000
1$
0%
1)
0*
#12000000
1"
0#
0$
1%
1'
0(
0)
1*
#13000000
1$
0%
1)
0*
#14000000
1#
0$
1%
1(
0)
1*
#15000000
1$
1)
#16000000
