This project aims to develop and simulate various digital logic modules, starting with simple components like the D flip-flop and progressively moving towards more complex designs such as finite state machines (FSMs).

### D Flip-Flop

- **File**: [d.v]

  ### D Flip-Flop Testbench

- **File**: [d_tb.v]
