
F401_SmartGarden.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08040000  08040000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d0c  080401a0  080401a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000052c  08049eb0  08049eb0  00019eb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0804a3dc  0804a3dc  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0804a3dc  0804a3dc  0001a3dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0804a3e4  0804a3e4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0804a3e4  0804a3e4  0001a3e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0804a3e8  0804a3e8  0001a3e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0804a3ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005408  200001e0  0804a5cc  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200055e8  0804a5cc  000255e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ab9c  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003dbe  00000000  00000000  0003adac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001600  00000000  00000000  0003eb70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001480  00000000  00000000  00040170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a2c5  00000000  00000000  000415f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a2c5  00000000  00000000  0005b8b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a83f  00000000  00000000  00075b7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001103b9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d1c  00000000  00000000  0011040c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080401a0 <__do_global_dtors_aux>:
 80401a0:	b510      	push	{r4, lr}
 80401a2:	4c05      	ldr	r4, [pc, #20]	; (80401b8 <__do_global_dtors_aux+0x18>)
 80401a4:	7823      	ldrb	r3, [r4, #0]
 80401a6:	b933      	cbnz	r3, 80401b6 <__do_global_dtors_aux+0x16>
 80401a8:	4b04      	ldr	r3, [pc, #16]	; (80401bc <__do_global_dtors_aux+0x1c>)
 80401aa:	b113      	cbz	r3, 80401b2 <__do_global_dtors_aux+0x12>
 80401ac:	4804      	ldr	r0, [pc, #16]	; (80401c0 <__do_global_dtors_aux+0x20>)
 80401ae:	f3af 8000 	nop.w
 80401b2:	2301      	movs	r3, #1
 80401b4:	7023      	strb	r3, [r4, #0]
 80401b6:	bd10      	pop	{r4, pc}
 80401b8:	200001e0 	.word	0x200001e0
 80401bc:	00000000 	.word	0x00000000
 80401c0:	08049e94 	.word	0x08049e94

080401c4 <frame_dummy>:
 80401c4:	b508      	push	{r3, lr}
 80401c6:	4b03      	ldr	r3, [pc, #12]	; (80401d4 <frame_dummy+0x10>)
 80401c8:	b11b      	cbz	r3, 80401d2 <frame_dummy+0xe>
 80401ca:	4903      	ldr	r1, [pc, #12]	; (80401d8 <frame_dummy+0x14>)
 80401cc:	4803      	ldr	r0, [pc, #12]	; (80401dc <frame_dummy+0x18>)
 80401ce:	f3af 8000 	nop.w
 80401d2:	bd08      	pop	{r3, pc}
 80401d4:	00000000 	.word	0x00000000
 80401d8:	200001e4 	.word	0x200001e4
 80401dc:	08049e94 	.word	0x08049e94

080401e0 <strlen>:
 80401e0:	4603      	mov	r3, r0
 80401e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80401e6:	2a00      	cmp	r2, #0
 80401e8:	d1fb      	bne.n	80401e2 <strlen+0x2>
 80401ea:	1a18      	subs	r0, r3, r0
 80401ec:	3801      	subs	r0, #1
 80401ee:	4770      	bx	lr

080401f0 <memchr>:
 80401f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80401f4:	2a10      	cmp	r2, #16
 80401f6:	db2b      	blt.n	8040250 <memchr+0x60>
 80401f8:	f010 0f07 	tst.w	r0, #7
 80401fc:	d008      	beq.n	8040210 <memchr+0x20>
 80401fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8040202:	3a01      	subs	r2, #1
 8040204:	428b      	cmp	r3, r1
 8040206:	d02d      	beq.n	8040264 <memchr+0x74>
 8040208:	f010 0f07 	tst.w	r0, #7
 804020c:	b342      	cbz	r2, 8040260 <memchr+0x70>
 804020e:	d1f6      	bne.n	80401fe <memchr+0xe>
 8040210:	b4f0      	push	{r4, r5, r6, r7}
 8040212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8040216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 804021a:	f022 0407 	bic.w	r4, r2, #7
 804021e:	f07f 0700 	mvns.w	r7, #0
 8040222:	2300      	movs	r3, #0
 8040224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8040228:	3c08      	subs	r4, #8
 804022a:	ea85 0501 	eor.w	r5, r5, r1
 804022e:	ea86 0601 	eor.w	r6, r6, r1
 8040232:	fa85 f547 	uadd8	r5, r5, r7
 8040236:	faa3 f587 	sel	r5, r3, r7
 804023a:	fa86 f647 	uadd8	r6, r6, r7
 804023e:	faa5 f687 	sel	r6, r5, r7
 8040242:	b98e      	cbnz	r6, 8040268 <memchr+0x78>
 8040244:	d1ee      	bne.n	8040224 <memchr+0x34>
 8040246:	bcf0      	pop	{r4, r5, r6, r7}
 8040248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 804024c:	f002 0207 	and.w	r2, r2, #7
 8040250:	b132      	cbz	r2, 8040260 <memchr+0x70>
 8040252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8040256:	3a01      	subs	r2, #1
 8040258:	ea83 0301 	eor.w	r3, r3, r1
 804025c:	b113      	cbz	r3, 8040264 <memchr+0x74>
 804025e:	d1f8      	bne.n	8040252 <memchr+0x62>
 8040260:	2000      	movs	r0, #0
 8040262:	4770      	bx	lr
 8040264:	3801      	subs	r0, #1
 8040266:	4770      	bx	lr
 8040268:	2d00      	cmp	r5, #0
 804026a:	bf06      	itte	eq
 804026c:	4635      	moveq	r5, r6
 804026e:	3803      	subeq	r0, #3
 8040270:	3807      	subne	r0, #7
 8040272:	f015 0f01 	tst.w	r5, #1
 8040276:	d107      	bne.n	8040288 <memchr+0x98>
 8040278:	3001      	adds	r0, #1
 804027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 804027e:	bf02      	ittt	eq
 8040280:	3001      	addeq	r0, #1
 8040282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8040286:	3001      	addeq	r0, #1
 8040288:	bcf0      	pop	{r4, r5, r6, r7}
 804028a:	3801      	subs	r0, #1
 804028c:	4770      	bx	lr
 804028e:	bf00      	nop

08040290 <__aeabi_drsub>:
 8040290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8040294:	e002      	b.n	804029c <__adddf3>
 8040296:	bf00      	nop

08040298 <__aeabi_dsub>:
 8040298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0804029c <__adddf3>:
 804029c:	b530      	push	{r4, r5, lr}
 804029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80402a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80402a6:	ea94 0f05 	teq	r4, r5
 80402aa:	bf08      	it	eq
 80402ac:	ea90 0f02 	teqeq	r0, r2
 80402b0:	bf1f      	itttt	ne
 80402b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80402b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80402ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80402be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80402c2:	f000 80e2 	beq.w	804048a <__adddf3+0x1ee>
 80402c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80402ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80402ce:	bfb8      	it	lt
 80402d0:	426d      	neglt	r5, r5
 80402d2:	dd0c      	ble.n	80402ee <__adddf3+0x52>
 80402d4:	442c      	add	r4, r5
 80402d6:	ea80 0202 	eor.w	r2, r0, r2
 80402da:	ea81 0303 	eor.w	r3, r1, r3
 80402de:	ea82 0000 	eor.w	r0, r2, r0
 80402e2:	ea83 0101 	eor.w	r1, r3, r1
 80402e6:	ea80 0202 	eor.w	r2, r0, r2
 80402ea:	ea81 0303 	eor.w	r3, r1, r3
 80402ee:	2d36      	cmp	r5, #54	; 0x36
 80402f0:	bf88      	it	hi
 80402f2:	bd30      	pophi	{r4, r5, pc}
 80402f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80402f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80402fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8040300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8040304:	d002      	beq.n	804030c <__adddf3+0x70>
 8040306:	4240      	negs	r0, r0
 8040308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 804030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8040310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8040314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8040318:	d002      	beq.n	8040320 <__adddf3+0x84>
 804031a:	4252      	negs	r2, r2
 804031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8040320:	ea94 0f05 	teq	r4, r5
 8040324:	f000 80a7 	beq.w	8040476 <__adddf3+0x1da>
 8040328:	f1a4 0401 	sub.w	r4, r4, #1
 804032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8040330:	db0d      	blt.n	804034e <__adddf3+0xb2>
 8040332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8040336:	fa22 f205 	lsr.w	r2, r2, r5
 804033a:	1880      	adds	r0, r0, r2
 804033c:	f141 0100 	adc.w	r1, r1, #0
 8040340:	fa03 f20e 	lsl.w	r2, r3, lr
 8040344:	1880      	adds	r0, r0, r2
 8040346:	fa43 f305 	asr.w	r3, r3, r5
 804034a:	4159      	adcs	r1, r3
 804034c:	e00e      	b.n	804036c <__adddf3+0xd0>
 804034e:	f1a5 0520 	sub.w	r5, r5, #32
 8040352:	f10e 0e20 	add.w	lr, lr, #32
 8040356:	2a01      	cmp	r2, #1
 8040358:	fa03 fc0e 	lsl.w	ip, r3, lr
 804035c:	bf28      	it	cs
 804035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8040362:	fa43 f305 	asr.w	r3, r3, r5
 8040366:	18c0      	adds	r0, r0, r3
 8040368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 804036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8040370:	d507      	bpl.n	8040382 <__adddf3+0xe6>
 8040372:	f04f 0e00 	mov.w	lr, #0
 8040376:	f1dc 0c00 	rsbs	ip, ip, #0
 804037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 804037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8040382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8040386:	d31b      	bcc.n	80403c0 <__adddf3+0x124>
 8040388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 804038c:	d30c      	bcc.n	80403a8 <__adddf3+0x10c>
 804038e:	0849      	lsrs	r1, r1, #1
 8040390:	ea5f 0030 	movs.w	r0, r0, rrx
 8040394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8040398:	f104 0401 	add.w	r4, r4, #1
 804039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80403a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80403a4:	f080 809a 	bcs.w	80404dc <__adddf3+0x240>
 80403a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80403ac:	bf08      	it	eq
 80403ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80403b2:	f150 0000 	adcs.w	r0, r0, #0
 80403b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80403ba:	ea41 0105 	orr.w	r1, r1, r5
 80403be:	bd30      	pop	{r4, r5, pc}
 80403c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80403c4:	4140      	adcs	r0, r0
 80403c6:	eb41 0101 	adc.w	r1, r1, r1
 80403ca:	3c01      	subs	r4, #1
 80403cc:	bf28      	it	cs
 80403ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80403d2:	d2e9      	bcs.n	80403a8 <__adddf3+0x10c>
 80403d4:	f091 0f00 	teq	r1, #0
 80403d8:	bf04      	itt	eq
 80403da:	4601      	moveq	r1, r0
 80403dc:	2000      	moveq	r0, #0
 80403de:	fab1 f381 	clz	r3, r1
 80403e2:	bf08      	it	eq
 80403e4:	3320      	addeq	r3, #32
 80403e6:	f1a3 030b 	sub.w	r3, r3, #11
 80403ea:	f1b3 0220 	subs.w	r2, r3, #32
 80403ee:	da0c      	bge.n	804040a <__adddf3+0x16e>
 80403f0:	320c      	adds	r2, #12
 80403f2:	dd08      	ble.n	8040406 <__adddf3+0x16a>
 80403f4:	f102 0c14 	add.w	ip, r2, #20
 80403f8:	f1c2 020c 	rsb	r2, r2, #12
 80403fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8040400:	fa21 f102 	lsr.w	r1, r1, r2
 8040404:	e00c      	b.n	8040420 <__adddf3+0x184>
 8040406:	f102 0214 	add.w	r2, r2, #20
 804040a:	bfd8      	it	le
 804040c:	f1c2 0c20 	rsble	ip, r2, #32
 8040410:	fa01 f102 	lsl.w	r1, r1, r2
 8040414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8040418:	bfdc      	itt	le
 804041a:	ea41 010c 	orrle.w	r1, r1, ip
 804041e:	4090      	lslle	r0, r2
 8040420:	1ae4      	subs	r4, r4, r3
 8040422:	bfa2      	ittt	ge
 8040424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8040428:	4329      	orrge	r1, r5
 804042a:	bd30      	popge	{r4, r5, pc}
 804042c:	ea6f 0404 	mvn.w	r4, r4
 8040430:	3c1f      	subs	r4, #31
 8040432:	da1c      	bge.n	804046e <__adddf3+0x1d2>
 8040434:	340c      	adds	r4, #12
 8040436:	dc0e      	bgt.n	8040456 <__adddf3+0x1ba>
 8040438:	f104 0414 	add.w	r4, r4, #20
 804043c:	f1c4 0220 	rsb	r2, r4, #32
 8040440:	fa20 f004 	lsr.w	r0, r0, r4
 8040444:	fa01 f302 	lsl.w	r3, r1, r2
 8040448:	ea40 0003 	orr.w	r0, r0, r3
 804044c:	fa21 f304 	lsr.w	r3, r1, r4
 8040450:	ea45 0103 	orr.w	r1, r5, r3
 8040454:	bd30      	pop	{r4, r5, pc}
 8040456:	f1c4 040c 	rsb	r4, r4, #12
 804045a:	f1c4 0220 	rsb	r2, r4, #32
 804045e:	fa20 f002 	lsr.w	r0, r0, r2
 8040462:	fa01 f304 	lsl.w	r3, r1, r4
 8040466:	ea40 0003 	orr.w	r0, r0, r3
 804046a:	4629      	mov	r1, r5
 804046c:	bd30      	pop	{r4, r5, pc}
 804046e:	fa21 f004 	lsr.w	r0, r1, r4
 8040472:	4629      	mov	r1, r5
 8040474:	bd30      	pop	{r4, r5, pc}
 8040476:	f094 0f00 	teq	r4, #0
 804047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 804047e:	bf06      	itte	eq
 8040480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8040484:	3401      	addeq	r4, #1
 8040486:	3d01      	subne	r5, #1
 8040488:	e74e      	b.n	8040328 <__adddf3+0x8c>
 804048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 804048e:	bf18      	it	ne
 8040490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8040494:	d029      	beq.n	80404ea <__adddf3+0x24e>
 8040496:	ea94 0f05 	teq	r4, r5
 804049a:	bf08      	it	eq
 804049c:	ea90 0f02 	teqeq	r0, r2
 80404a0:	d005      	beq.n	80404ae <__adddf3+0x212>
 80404a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80404a6:	bf04      	itt	eq
 80404a8:	4619      	moveq	r1, r3
 80404aa:	4610      	moveq	r0, r2
 80404ac:	bd30      	pop	{r4, r5, pc}
 80404ae:	ea91 0f03 	teq	r1, r3
 80404b2:	bf1e      	ittt	ne
 80404b4:	2100      	movne	r1, #0
 80404b6:	2000      	movne	r0, #0
 80404b8:	bd30      	popne	{r4, r5, pc}
 80404ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80404be:	d105      	bne.n	80404cc <__adddf3+0x230>
 80404c0:	0040      	lsls	r0, r0, #1
 80404c2:	4149      	adcs	r1, r1
 80404c4:	bf28      	it	cs
 80404c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80404ca:	bd30      	pop	{r4, r5, pc}
 80404cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80404d0:	bf3c      	itt	cc
 80404d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80404d6:	bd30      	popcc	{r4, r5, pc}
 80404d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80404dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80404e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80404e4:	f04f 0000 	mov.w	r0, #0
 80404e8:	bd30      	pop	{r4, r5, pc}
 80404ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80404ee:	bf1a      	itte	ne
 80404f0:	4619      	movne	r1, r3
 80404f2:	4610      	movne	r0, r2
 80404f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80404f8:	bf1c      	itt	ne
 80404fa:	460b      	movne	r3, r1
 80404fc:	4602      	movne	r2, r0
 80404fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8040502:	bf06      	itte	eq
 8040504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8040508:	ea91 0f03 	teqeq	r1, r3
 804050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8040510:	bd30      	pop	{r4, r5, pc}
 8040512:	bf00      	nop

08040514 <__aeabi_ui2d>:
 8040514:	f090 0f00 	teq	r0, #0
 8040518:	bf04      	itt	eq
 804051a:	2100      	moveq	r1, #0
 804051c:	4770      	bxeq	lr
 804051e:	b530      	push	{r4, r5, lr}
 8040520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8040524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8040528:	f04f 0500 	mov.w	r5, #0
 804052c:	f04f 0100 	mov.w	r1, #0
 8040530:	e750      	b.n	80403d4 <__adddf3+0x138>
 8040532:	bf00      	nop

08040534 <__aeabi_i2d>:
 8040534:	f090 0f00 	teq	r0, #0
 8040538:	bf04      	itt	eq
 804053a:	2100      	moveq	r1, #0
 804053c:	4770      	bxeq	lr
 804053e:	b530      	push	{r4, r5, lr}
 8040540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8040544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8040548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 804054c:	bf48      	it	mi
 804054e:	4240      	negmi	r0, r0
 8040550:	f04f 0100 	mov.w	r1, #0
 8040554:	e73e      	b.n	80403d4 <__adddf3+0x138>
 8040556:	bf00      	nop

08040558 <__aeabi_f2d>:
 8040558:	0042      	lsls	r2, r0, #1
 804055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 804055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8040562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8040566:	bf1f      	itttt	ne
 8040568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 804056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8040570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8040574:	4770      	bxne	lr
 8040576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 804057a:	bf08      	it	eq
 804057c:	4770      	bxeq	lr
 804057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8040582:	bf04      	itt	eq
 8040584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8040588:	4770      	bxeq	lr
 804058a:	b530      	push	{r4, r5, lr}
 804058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8040590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8040594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8040598:	e71c      	b.n	80403d4 <__adddf3+0x138>
 804059a:	bf00      	nop

0804059c <__aeabi_ul2d>:
 804059c:	ea50 0201 	orrs.w	r2, r0, r1
 80405a0:	bf08      	it	eq
 80405a2:	4770      	bxeq	lr
 80405a4:	b530      	push	{r4, r5, lr}
 80405a6:	f04f 0500 	mov.w	r5, #0
 80405aa:	e00a      	b.n	80405c2 <__aeabi_l2d+0x16>

080405ac <__aeabi_l2d>:
 80405ac:	ea50 0201 	orrs.w	r2, r0, r1
 80405b0:	bf08      	it	eq
 80405b2:	4770      	bxeq	lr
 80405b4:	b530      	push	{r4, r5, lr}
 80405b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80405ba:	d502      	bpl.n	80405c2 <__aeabi_l2d+0x16>
 80405bc:	4240      	negs	r0, r0
 80405be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80405c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80405c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80405ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80405ce:	f43f aed8 	beq.w	8040382 <__adddf3+0xe6>
 80405d2:	f04f 0203 	mov.w	r2, #3
 80405d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80405da:	bf18      	it	ne
 80405dc:	3203      	addne	r2, #3
 80405de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80405e2:	bf18      	it	ne
 80405e4:	3203      	addne	r2, #3
 80405e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80405ea:	f1c2 0320 	rsb	r3, r2, #32
 80405ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80405f2:	fa20 f002 	lsr.w	r0, r0, r2
 80405f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80405fa:	ea40 000e 	orr.w	r0, r0, lr
 80405fe:	fa21 f102 	lsr.w	r1, r1, r2
 8040602:	4414      	add	r4, r2
 8040604:	e6bd      	b.n	8040382 <__adddf3+0xe6>
 8040606:	bf00      	nop

08040608 <__aeabi_dmul>:
 8040608:	b570      	push	{r4, r5, r6, lr}
 804060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 804060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8040612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8040616:	bf1d      	ittte	ne
 8040618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 804061c:	ea94 0f0c 	teqne	r4, ip
 8040620:	ea95 0f0c 	teqne	r5, ip
 8040624:	f000 f8de 	bleq	80407e4 <__aeabi_dmul+0x1dc>
 8040628:	442c      	add	r4, r5
 804062a:	ea81 0603 	eor.w	r6, r1, r3
 804062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8040632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8040636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 804063a:	bf18      	it	ne
 804063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8040640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8040644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8040648:	d038      	beq.n	80406bc <__aeabi_dmul+0xb4>
 804064a:	fba0 ce02 	umull	ip, lr, r0, r2
 804064e:	f04f 0500 	mov.w	r5, #0
 8040652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8040656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 804065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 804065e:	f04f 0600 	mov.w	r6, #0
 8040662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8040666:	f09c 0f00 	teq	ip, #0
 804066a:	bf18      	it	ne
 804066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8040670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8040674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8040678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 804067c:	d204      	bcs.n	8040688 <__aeabi_dmul+0x80>
 804067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8040682:	416d      	adcs	r5, r5
 8040684:	eb46 0606 	adc.w	r6, r6, r6
 8040688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 804068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8040690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8040694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8040698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 804069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80406a0:	bf88      	it	hi
 80406a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80406a6:	d81e      	bhi.n	80406e6 <__aeabi_dmul+0xde>
 80406a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80406ac:	bf08      	it	eq
 80406ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80406b2:	f150 0000 	adcs.w	r0, r0, #0
 80406b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80406ba:	bd70      	pop	{r4, r5, r6, pc}
 80406bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80406c0:	ea46 0101 	orr.w	r1, r6, r1
 80406c4:	ea40 0002 	orr.w	r0, r0, r2
 80406c8:	ea81 0103 	eor.w	r1, r1, r3
 80406cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80406d0:	bfc2      	ittt	gt
 80406d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80406d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80406da:	bd70      	popgt	{r4, r5, r6, pc}
 80406dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80406e0:	f04f 0e00 	mov.w	lr, #0
 80406e4:	3c01      	subs	r4, #1
 80406e6:	f300 80ab 	bgt.w	8040840 <__aeabi_dmul+0x238>
 80406ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80406ee:	bfde      	ittt	le
 80406f0:	2000      	movle	r0, #0
 80406f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80406f6:	bd70      	pople	{r4, r5, r6, pc}
 80406f8:	f1c4 0400 	rsb	r4, r4, #0
 80406fc:	3c20      	subs	r4, #32
 80406fe:	da35      	bge.n	804076c <__aeabi_dmul+0x164>
 8040700:	340c      	adds	r4, #12
 8040702:	dc1b      	bgt.n	804073c <__aeabi_dmul+0x134>
 8040704:	f104 0414 	add.w	r4, r4, #20
 8040708:	f1c4 0520 	rsb	r5, r4, #32
 804070c:	fa00 f305 	lsl.w	r3, r0, r5
 8040710:	fa20 f004 	lsr.w	r0, r0, r4
 8040714:	fa01 f205 	lsl.w	r2, r1, r5
 8040718:	ea40 0002 	orr.w	r0, r0, r2
 804071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8040720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8040724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8040728:	fa21 f604 	lsr.w	r6, r1, r4
 804072c:	eb42 0106 	adc.w	r1, r2, r6
 8040730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8040734:	bf08      	it	eq
 8040736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 804073a:	bd70      	pop	{r4, r5, r6, pc}
 804073c:	f1c4 040c 	rsb	r4, r4, #12
 8040740:	f1c4 0520 	rsb	r5, r4, #32
 8040744:	fa00 f304 	lsl.w	r3, r0, r4
 8040748:	fa20 f005 	lsr.w	r0, r0, r5
 804074c:	fa01 f204 	lsl.w	r2, r1, r4
 8040750:	ea40 0002 	orr.w	r0, r0, r2
 8040754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8040758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 804075c:	f141 0100 	adc.w	r1, r1, #0
 8040760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8040764:	bf08      	it	eq
 8040766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 804076a:	bd70      	pop	{r4, r5, r6, pc}
 804076c:	f1c4 0520 	rsb	r5, r4, #32
 8040770:	fa00 f205 	lsl.w	r2, r0, r5
 8040774:	ea4e 0e02 	orr.w	lr, lr, r2
 8040778:	fa20 f304 	lsr.w	r3, r0, r4
 804077c:	fa01 f205 	lsl.w	r2, r1, r5
 8040780:	ea43 0302 	orr.w	r3, r3, r2
 8040784:	fa21 f004 	lsr.w	r0, r1, r4
 8040788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 804078c:	fa21 f204 	lsr.w	r2, r1, r4
 8040790:	ea20 0002 	bic.w	r0, r0, r2
 8040794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8040798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 804079c:	bf08      	it	eq
 804079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80407a2:	bd70      	pop	{r4, r5, r6, pc}
 80407a4:	f094 0f00 	teq	r4, #0
 80407a8:	d10f      	bne.n	80407ca <__aeabi_dmul+0x1c2>
 80407aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80407ae:	0040      	lsls	r0, r0, #1
 80407b0:	eb41 0101 	adc.w	r1, r1, r1
 80407b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80407b8:	bf08      	it	eq
 80407ba:	3c01      	subeq	r4, #1
 80407bc:	d0f7      	beq.n	80407ae <__aeabi_dmul+0x1a6>
 80407be:	ea41 0106 	orr.w	r1, r1, r6
 80407c2:	f095 0f00 	teq	r5, #0
 80407c6:	bf18      	it	ne
 80407c8:	4770      	bxne	lr
 80407ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80407ce:	0052      	lsls	r2, r2, #1
 80407d0:	eb43 0303 	adc.w	r3, r3, r3
 80407d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80407d8:	bf08      	it	eq
 80407da:	3d01      	subeq	r5, #1
 80407dc:	d0f7      	beq.n	80407ce <__aeabi_dmul+0x1c6>
 80407de:	ea43 0306 	orr.w	r3, r3, r6
 80407e2:	4770      	bx	lr
 80407e4:	ea94 0f0c 	teq	r4, ip
 80407e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80407ec:	bf18      	it	ne
 80407ee:	ea95 0f0c 	teqne	r5, ip
 80407f2:	d00c      	beq.n	804080e <__aeabi_dmul+0x206>
 80407f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80407f8:	bf18      	it	ne
 80407fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80407fe:	d1d1      	bne.n	80407a4 <__aeabi_dmul+0x19c>
 8040800:	ea81 0103 	eor.w	r1, r1, r3
 8040804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8040808:	f04f 0000 	mov.w	r0, #0
 804080c:	bd70      	pop	{r4, r5, r6, pc}
 804080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8040812:	bf06      	itte	eq
 8040814:	4610      	moveq	r0, r2
 8040816:	4619      	moveq	r1, r3
 8040818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 804081c:	d019      	beq.n	8040852 <__aeabi_dmul+0x24a>
 804081e:	ea94 0f0c 	teq	r4, ip
 8040822:	d102      	bne.n	804082a <__aeabi_dmul+0x222>
 8040824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8040828:	d113      	bne.n	8040852 <__aeabi_dmul+0x24a>
 804082a:	ea95 0f0c 	teq	r5, ip
 804082e:	d105      	bne.n	804083c <__aeabi_dmul+0x234>
 8040830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8040834:	bf1c      	itt	ne
 8040836:	4610      	movne	r0, r2
 8040838:	4619      	movne	r1, r3
 804083a:	d10a      	bne.n	8040852 <__aeabi_dmul+0x24a>
 804083c:	ea81 0103 	eor.w	r1, r1, r3
 8040840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8040844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8040848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 804084c:	f04f 0000 	mov.w	r0, #0
 8040850:	bd70      	pop	{r4, r5, r6, pc}
 8040852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8040856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 804085a:	bd70      	pop	{r4, r5, r6, pc}

0804085c <__aeabi_ddiv>:
 804085c:	b570      	push	{r4, r5, r6, lr}
 804085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8040862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8040866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 804086a:	bf1d      	ittte	ne
 804086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8040870:	ea94 0f0c 	teqne	r4, ip
 8040874:	ea95 0f0c 	teqne	r5, ip
 8040878:	f000 f8a7 	bleq	80409ca <__aeabi_ddiv+0x16e>
 804087c:	eba4 0405 	sub.w	r4, r4, r5
 8040880:	ea81 0e03 	eor.w	lr, r1, r3
 8040884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8040888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 804088c:	f000 8088 	beq.w	80409a0 <__aeabi_ddiv+0x144>
 8040890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8040894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8040898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 804089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80408a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80408a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80408a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80408ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80408b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80408b4:	429d      	cmp	r5, r3
 80408b6:	bf08      	it	eq
 80408b8:	4296      	cmpeq	r6, r2
 80408ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80408be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80408c2:	d202      	bcs.n	80408ca <__aeabi_ddiv+0x6e>
 80408c4:	085b      	lsrs	r3, r3, #1
 80408c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80408ca:	1ab6      	subs	r6, r6, r2
 80408cc:	eb65 0503 	sbc.w	r5, r5, r3
 80408d0:	085b      	lsrs	r3, r3, #1
 80408d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80408d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80408da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80408de:	ebb6 0e02 	subs.w	lr, r6, r2
 80408e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80408e6:	bf22      	ittt	cs
 80408e8:	1ab6      	subcs	r6, r6, r2
 80408ea:	4675      	movcs	r5, lr
 80408ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80408f0:	085b      	lsrs	r3, r3, #1
 80408f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80408f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80408fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80408fe:	bf22      	ittt	cs
 8040900:	1ab6      	subcs	r6, r6, r2
 8040902:	4675      	movcs	r5, lr
 8040904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8040908:	085b      	lsrs	r3, r3, #1
 804090a:	ea4f 0232 	mov.w	r2, r2, rrx
 804090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8040912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040916:	bf22      	ittt	cs
 8040918:	1ab6      	subcs	r6, r6, r2
 804091a:	4675      	movcs	r5, lr
 804091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8040920:	085b      	lsrs	r3, r3, #1
 8040922:	ea4f 0232 	mov.w	r2, r2, rrx
 8040926:	ebb6 0e02 	subs.w	lr, r6, r2
 804092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 804092e:	bf22      	ittt	cs
 8040930:	1ab6      	subcs	r6, r6, r2
 8040932:	4675      	movcs	r5, lr
 8040934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8040938:	ea55 0e06 	orrs.w	lr, r5, r6
 804093c:	d018      	beq.n	8040970 <__aeabi_ddiv+0x114>
 804093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8040942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8040946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 804094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 804094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8040952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8040956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 804095a:	d1c0      	bne.n	80408de <__aeabi_ddiv+0x82>
 804095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8040960:	d10b      	bne.n	804097a <__aeabi_ddiv+0x11e>
 8040962:	ea41 0100 	orr.w	r1, r1, r0
 8040966:	f04f 0000 	mov.w	r0, #0
 804096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 804096e:	e7b6      	b.n	80408de <__aeabi_ddiv+0x82>
 8040970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8040974:	bf04      	itt	eq
 8040976:	4301      	orreq	r1, r0
 8040978:	2000      	moveq	r0, #0
 804097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 804097e:	bf88      	it	hi
 8040980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8040984:	f63f aeaf 	bhi.w	80406e6 <__aeabi_dmul+0xde>
 8040988:	ebb5 0c03 	subs.w	ip, r5, r3
 804098c:	bf04      	itt	eq
 804098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8040992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8040996:	f150 0000 	adcs.w	r0, r0, #0
 804099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 804099e:	bd70      	pop	{r4, r5, r6, pc}
 80409a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80409a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80409a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80409ac:	bfc2      	ittt	gt
 80409ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80409b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80409b6:	bd70      	popgt	{r4, r5, r6, pc}
 80409b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80409bc:	f04f 0e00 	mov.w	lr, #0
 80409c0:	3c01      	subs	r4, #1
 80409c2:	e690      	b.n	80406e6 <__aeabi_dmul+0xde>
 80409c4:	ea45 0e06 	orr.w	lr, r5, r6
 80409c8:	e68d      	b.n	80406e6 <__aeabi_dmul+0xde>
 80409ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80409ce:	ea94 0f0c 	teq	r4, ip
 80409d2:	bf08      	it	eq
 80409d4:	ea95 0f0c 	teqeq	r5, ip
 80409d8:	f43f af3b 	beq.w	8040852 <__aeabi_dmul+0x24a>
 80409dc:	ea94 0f0c 	teq	r4, ip
 80409e0:	d10a      	bne.n	80409f8 <__aeabi_ddiv+0x19c>
 80409e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80409e6:	f47f af34 	bne.w	8040852 <__aeabi_dmul+0x24a>
 80409ea:	ea95 0f0c 	teq	r5, ip
 80409ee:	f47f af25 	bne.w	804083c <__aeabi_dmul+0x234>
 80409f2:	4610      	mov	r0, r2
 80409f4:	4619      	mov	r1, r3
 80409f6:	e72c      	b.n	8040852 <__aeabi_dmul+0x24a>
 80409f8:	ea95 0f0c 	teq	r5, ip
 80409fc:	d106      	bne.n	8040a0c <__aeabi_ddiv+0x1b0>
 80409fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8040a02:	f43f aefd 	beq.w	8040800 <__aeabi_dmul+0x1f8>
 8040a06:	4610      	mov	r0, r2
 8040a08:	4619      	mov	r1, r3
 8040a0a:	e722      	b.n	8040852 <__aeabi_dmul+0x24a>
 8040a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8040a10:	bf18      	it	ne
 8040a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8040a16:	f47f aec5 	bne.w	80407a4 <__aeabi_dmul+0x19c>
 8040a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8040a1e:	f47f af0d 	bne.w	804083c <__aeabi_dmul+0x234>
 8040a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8040a26:	f47f aeeb 	bne.w	8040800 <__aeabi_dmul+0x1f8>
 8040a2a:	e712      	b.n	8040852 <__aeabi_dmul+0x24a>

08040a2c <__gedf2>:
 8040a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8040a30:	e006      	b.n	8040a40 <__cmpdf2+0x4>
 8040a32:	bf00      	nop

08040a34 <__ledf2>:
 8040a34:	f04f 0c01 	mov.w	ip, #1
 8040a38:	e002      	b.n	8040a40 <__cmpdf2+0x4>
 8040a3a:	bf00      	nop

08040a3c <__cmpdf2>:
 8040a3c:	f04f 0c01 	mov.w	ip, #1
 8040a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8040a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8040a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8040a50:	bf18      	it	ne
 8040a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8040a56:	d01b      	beq.n	8040a90 <__cmpdf2+0x54>
 8040a58:	b001      	add	sp, #4
 8040a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8040a5e:	bf0c      	ite	eq
 8040a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8040a64:	ea91 0f03 	teqne	r1, r3
 8040a68:	bf02      	ittt	eq
 8040a6a:	ea90 0f02 	teqeq	r0, r2
 8040a6e:	2000      	moveq	r0, #0
 8040a70:	4770      	bxeq	lr
 8040a72:	f110 0f00 	cmn.w	r0, #0
 8040a76:	ea91 0f03 	teq	r1, r3
 8040a7a:	bf58      	it	pl
 8040a7c:	4299      	cmppl	r1, r3
 8040a7e:	bf08      	it	eq
 8040a80:	4290      	cmpeq	r0, r2
 8040a82:	bf2c      	ite	cs
 8040a84:	17d8      	asrcs	r0, r3, #31
 8040a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8040a8a:	f040 0001 	orr.w	r0, r0, #1
 8040a8e:	4770      	bx	lr
 8040a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8040a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040a98:	d102      	bne.n	8040aa0 <__cmpdf2+0x64>
 8040a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8040a9e:	d107      	bne.n	8040ab0 <__cmpdf2+0x74>
 8040aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8040aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040aa8:	d1d6      	bne.n	8040a58 <__cmpdf2+0x1c>
 8040aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8040aae:	d0d3      	beq.n	8040a58 <__cmpdf2+0x1c>
 8040ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8040ab4:	4770      	bx	lr
 8040ab6:	bf00      	nop

08040ab8 <__aeabi_cdrcmple>:
 8040ab8:	4684      	mov	ip, r0
 8040aba:	4610      	mov	r0, r2
 8040abc:	4662      	mov	r2, ip
 8040abe:	468c      	mov	ip, r1
 8040ac0:	4619      	mov	r1, r3
 8040ac2:	4663      	mov	r3, ip
 8040ac4:	e000      	b.n	8040ac8 <__aeabi_cdcmpeq>
 8040ac6:	bf00      	nop

08040ac8 <__aeabi_cdcmpeq>:
 8040ac8:	b501      	push	{r0, lr}
 8040aca:	f7ff ffb7 	bl	8040a3c <__cmpdf2>
 8040ace:	2800      	cmp	r0, #0
 8040ad0:	bf48      	it	mi
 8040ad2:	f110 0f00 	cmnmi.w	r0, #0
 8040ad6:	bd01      	pop	{r0, pc}

08040ad8 <__aeabi_dcmpeq>:
 8040ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040adc:	f7ff fff4 	bl	8040ac8 <__aeabi_cdcmpeq>
 8040ae0:	bf0c      	ite	eq
 8040ae2:	2001      	moveq	r0, #1
 8040ae4:	2000      	movne	r0, #0
 8040ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8040aea:	bf00      	nop

08040aec <__aeabi_dcmplt>:
 8040aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040af0:	f7ff ffea 	bl	8040ac8 <__aeabi_cdcmpeq>
 8040af4:	bf34      	ite	cc
 8040af6:	2001      	movcc	r0, #1
 8040af8:	2000      	movcs	r0, #0
 8040afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8040afe:	bf00      	nop

08040b00 <__aeabi_dcmple>:
 8040b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040b04:	f7ff ffe0 	bl	8040ac8 <__aeabi_cdcmpeq>
 8040b08:	bf94      	ite	ls
 8040b0a:	2001      	movls	r0, #1
 8040b0c:	2000      	movhi	r0, #0
 8040b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8040b12:	bf00      	nop

08040b14 <__aeabi_dcmpge>:
 8040b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040b18:	f7ff ffce 	bl	8040ab8 <__aeabi_cdrcmple>
 8040b1c:	bf94      	ite	ls
 8040b1e:	2001      	movls	r0, #1
 8040b20:	2000      	movhi	r0, #0
 8040b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8040b26:	bf00      	nop

08040b28 <__aeabi_dcmpgt>:
 8040b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040b2c:	f7ff ffc4 	bl	8040ab8 <__aeabi_cdrcmple>
 8040b30:	bf34      	ite	cc
 8040b32:	2001      	movcc	r0, #1
 8040b34:	2000      	movcs	r0, #0
 8040b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8040b3a:	bf00      	nop

08040b3c <__aeabi_dcmpun>:
 8040b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8040b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040b44:	d102      	bne.n	8040b4c <__aeabi_dcmpun+0x10>
 8040b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8040b4a:	d10a      	bne.n	8040b62 <__aeabi_dcmpun+0x26>
 8040b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8040b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040b54:	d102      	bne.n	8040b5c <__aeabi_dcmpun+0x20>
 8040b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8040b5a:	d102      	bne.n	8040b62 <__aeabi_dcmpun+0x26>
 8040b5c:	f04f 0000 	mov.w	r0, #0
 8040b60:	4770      	bx	lr
 8040b62:	f04f 0001 	mov.w	r0, #1
 8040b66:	4770      	bx	lr

08040b68 <__aeabi_d2iz>:
 8040b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8040b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8040b70:	d215      	bcs.n	8040b9e <__aeabi_d2iz+0x36>
 8040b72:	d511      	bpl.n	8040b98 <__aeabi_d2iz+0x30>
 8040b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8040b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8040b7c:	d912      	bls.n	8040ba4 <__aeabi_d2iz+0x3c>
 8040b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8040b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8040b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8040b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8040b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8040b92:	bf18      	it	ne
 8040b94:	4240      	negne	r0, r0
 8040b96:	4770      	bx	lr
 8040b98:	f04f 0000 	mov.w	r0, #0
 8040b9c:	4770      	bx	lr
 8040b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8040ba2:	d105      	bne.n	8040bb0 <__aeabi_d2iz+0x48>
 8040ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8040ba8:	bf08      	it	eq
 8040baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8040bae:	4770      	bx	lr
 8040bb0:	f04f 0000 	mov.w	r0, #0
 8040bb4:	4770      	bx	lr
 8040bb6:	bf00      	nop

08040bb8 <__aeabi_uldivmod>:
 8040bb8:	b953      	cbnz	r3, 8040bd0 <__aeabi_uldivmod+0x18>
 8040bba:	b94a      	cbnz	r2, 8040bd0 <__aeabi_uldivmod+0x18>
 8040bbc:	2900      	cmp	r1, #0
 8040bbe:	bf08      	it	eq
 8040bc0:	2800      	cmpeq	r0, #0
 8040bc2:	bf1c      	itt	ne
 8040bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8040bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8040bcc:	f000 b974 	b.w	8040eb8 <__aeabi_idiv0>
 8040bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8040bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8040bd8:	f000 f806 	bl	8040be8 <__udivmoddi4>
 8040bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8040be4:	b004      	add	sp, #16
 8040be6:	4770      	bx	lr

08040be8 <__udivmoddi4>:
 8040be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8040bec:	9d08      	ldr	r5, [sp, #32]
 8040bee:	4604      	mov	r4, r0
 8040bf0:	468e      	mov	lr, r1
 8040bf2:	2b00      	cmp	r3, #0
 8040bf4:	d14d      	bne.n	8040c92 <__udivmoddi4+0xaa>
 8040bf6:	428a      	cmp	r2, r1
 8040bf8:	4694      	mov	ip, r2
 8040bfa:	d969      	bls.n	8040cd0 <__udivmoddi4+0xe8>
 8040bfc:	fab2 f282 	clz	r2, r2
 8040c00:	b152      	cbz	r2, 8040c18 <__udivmoddi4+0x30>
 8040c02:	fa01 f302 	lsl.w	r3, r1, r2
 8040c06:	f1c2 0120 	rsb	r1, r2, #32
 8040c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8040c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8040c12:	ea41 0e03 	orr.w	lr, r1, r3
 8040c16:	4094      	lsls	r4, r2
 8040c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8040c1c:	0c21      	lsrs	r1, r4, #16
 8040c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8040c22:	fa1f f78c 	uxth.w	r7, ip
 8040c26:	fb08 e316 	mls	r3, r8, r6, lr
 8040c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8040c2e:	fb06 f107 	mul.w	r1, r6, r7
 8040c32:	4299      	cmp	r1, r3
 8040c34:	d90a      	bls.n	8040c4c <__udivmoddi4+0x64>
 8040c36:	eb1c 0303 	adds.w	r3, ip, r3
 8040c3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8040c3e:	f080 811f 	bcs.w	8040e80 <__udivmoddi4+0x298>
 8040c42:	4299      	cmp	r1, r3
 8040c44:	f240 811c 	bls.w	8040e80 <__udivmoddi4+0x298>
 8040c48:	3e02      	subs	r6, #2
 8040c4a:	4463      	add	r3, ip
 8040c4c:	1a5b      	subs	r3, r3, r1
 8040c4e:	b2a4      	uxth	r4, r4
 8040c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8040c54:	fb08 3310 	mls	r3, r8, r0, r3
 8040c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8040c5c:	fb00 f707 	mul.w	r7, r0, r7
 8040c60:	42a7      	cmp	r7, r4
 8040c62:	d90a      	bls.n	8040c7a <__udivmoddi4+0x92>
 8040c64:	eb1c 0404 	adds.w	r4, ip, r4
 8040c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8040c6c:	f080 810a 	bcs.w	8040e84 <__udivmoddi4+0x29c>
 8040c70:	42a7      	cmp	r7, r4
 8040c72:	f240 8107 	bls.w	8040e84 <__udivmoddi4+0x29c>
 8040c76:	4464      	add	r4, ip
 8040c78:	3802      	subs	r0, #2
 8040c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8040c7e:	1be4      	subs	r4, r4, r7
 8040c80:	2600      	movs	r6, #0
 8040c82:	b11d      	cbz	r5, 8040c8c <__udivmoddi4+0xa4>
 8040c84:	40d4      	lsrs	r4, r2
 8040c86:	2300      	movs	r3, #0
 8040c88:	e9c5 4300 	strd	r4, r3, [r5]
 8040c8c:	4631      	mov	r1, r6
 8040c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8040c92:	428b      	cmp	r3, r1
 8040c94:	d909      	bls.n	8040caa <__udivmoddi4+0xc2>
 8040c96:	2d00      	cmp	r5, #0
 8040c98:	f000 80ef 	beq.w	8040e7a <__udivmoddi4+0x292>
 8040c9c:	2600      	movs	r6, #0
 8040c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8040ca2:	4630      	mov	r0, r6
 8040ca4:	4631      	mov	r1, r6
 8040ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8040caa:	fab3 f683 	clz	r6, r3
 8040cae:	2e00      	cmp	r6, #0
 8040cb0:	d14a      	bne.n	8040d48 <__udivmoddi4+0x160>
 8040cb2:	428b      	cmp	r3, r1
 8040cb4:	d302      	bcc.n	8040cbc <__udivmoddi4+0xd4>
 8040cb6:	4282      	cmp	r2, r0
 8040cb8:	f200 80f9 	bhi.w	8040eae <__udivmoddi4+0x2c6>
 8040cbc:	1a84      	subs	r4, r0, r2
 8040cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8040cc2:	2001      	movs	r0, #1
 8040cc4:	469e      	mov	lr, r3
 8040cc6:	2d00      	cmp	r5, #0
 8040cc8:	d0e0      	beq.n	8040c8c <__udivmoddi4+0xa4>
 8040cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8040cce:	e7dd      	b.n	8040c8c <__udivmoddi4+0xa4>
 8040cd0:	b902      	cbnz	r2, 8040cd4 <__udivmoddi4+0xec>
 8040cd2:	deff      	udf	#255	; 0xff
 8040cd4:	fab2 f282 	clz	r2, r2
 8040cd8:	2a00      	cmp	r2, #0
 8040cda:	f040 8092 	bne.w	8040e02 <__udivmoddi4+0x21a>
 8040cde:	eba1 010c 	sub.w	r1, r1, ip
 8040ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8040ce6:	fa1f fe8c 	uxth.w	lr, ip
 8040cea:	2601      	movs	r6, #1
 8040cec:	0c20      	lsrs	r0, r4, #16
 8040cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8040cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8040cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8040cfa:	fb0e f003 	mul.w	r0, lr, r3
 8040cfe:	4288      	cmp	r0, r1
 8040d00:	d908      	bls.n	8040d14 <__udivmoddi4+0x12c>
 8040d02:	eb1c 0101 	adds.w	r1, ip, r1
 8040d06:	f103 38ff 	add.w	r8, r3, #4294967295
 8040d0a:	d202      	bcs.n	8040d12 <__udivmoddi4+0x12a>
 8040d0c:	4288      	cmp	r0, r1
 8040d0e:	f200 80cb 	bhi.w	8040ea8 <__udivmoddi4+0x2c0>
 8040d12:	4643      	mov	r3, r8
 8040d14:	1a09      	subs	r1, r1, r0
 8040d16:	b2a4      	uxth	r4, r4
 8040d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8040d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8040d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8040d24:	fb0e fe00 	mul.w	lr, lr, r0
 8040d28:	45a6      	cmp	lr, r4
 8040d2a:	d908      	bls.n	8040d3e <__udivmoddi4+0x156>
 8040d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8040d30:	f100 31ff 	add.w	r1, r0, #4294967295
 8040d34:	d202      	bcs.n	8040d3c <__udivmoddi4+0x154>
 8040d36:	45a6      	cmp	lr, r4
 8040d38:	f200 80bb 	bhi.w	8040eb2 <__udivmoddi4+0x2ca>
 8040d3c:	4608      	mov	r0, r1
 8040d3e:	eba4 040e 	sub.w	r4, r4, lr
 8040d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8040d46:	e79c      	b.n	8040c82 <__udivmoddi4+0x9a>
 8040d48:	f1c6 0720 	rsb	r7, r6, #32
 8040d4c:	40b3      	lsls	r3, r6
 8040d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8040d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8040d56:	fa20 f407 	lsr.w	r4, r0, r7
 8040d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8040d5e:	431c      	orrs	r4, r3
 8040d60:	40f9      	lsrs	r1, r7
 8040d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8040d66:	fa00 f306 	lsl.w	r3, r0, r6
 8040d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8040d6e:	0c20      	lsrs	r0, r4, #16
 8040d70:	fa1f fe8c 	uxth.w	lr, ip
 8040d74:	fb09 1118 	mls	r1, r9, r8, r1
 8040d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8040d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8040d80:	4288      	cmp	r0, r1
 8040d82:	fa02 f206 	lsl.w	r2, r2, r6
 8040d86:	d90b      	bls.n	8040da0 <__udivmoddi4+0x1b8>
 8040d88:	eb1c 0101 	adds.w	r1, ip, r1
 8040d8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8040d90:	f080 8088 	bcs.w	8040ea4 <__udivmoddi4+0x2bc>
 8040d94:	4288      	cmp	r0, r1
 8040d96:	f240 8085 	bls.w	8040ea4 <__udivmoddi4+0x2bc>
 8040d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8040d9e:	4461      	add	r1, ip
 8040da0:	1a09      	subs	r1, r1, r0
 8040da2:	b2a4      	uxth	r4, r4
 8040da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8040da8:	fb09 1110 	mls	r1, r9, r0, r1
 8040dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8040db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8040db4:	458e      	cmp	lr, r1
 8040db6:	d908      	bls.n	8040dca <__udivmoddi4+0x1e2>
 8040db8:	eb1c 0101 	adds.w	r1, ip, r1
 8040dbc:	f100 34ff 	add.w	r4, r0, #4294967295
 8040dc0:	d26c      	bcs.n	8040e9c <__udivmoddi4+0x2b4>
 8040dc2:	458e      	cmp	lr, r1
 8040dc4:	d96a      	bls.n	8040e9c <__udivmoddi4+0x2b4>
 8040dc6:	3802      	subs	r0, #2
 8040dc8:	4461      	add	r1, ip
 8040dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8040dce:	fba0 9402 	umull	r9, r4, r0, r2
 8040dd2:	eba1 010e 	sub.w	r1, r1, lr
 8040dd6:	42a1      	cmp	r1, r4
 8040dd8:	46c8      	mov	r8, r9
 8040dda:	46a6      	mov	lr, r4
 8040ddc:	d356      	bcc.n	8040e8c <__udivmoddi4+0x2a4>
 8040dde:	d053      	beq.n	8040e88 <__udivmoddi4+0x2a0>
 8040de0:	b15d      	cbz	r5, 8040dfa <__udivmoddi4+0x212>
 8040de2:	ebb3 0208 	subs.w	r2, r3, r8
 8040de6:	eb61 010e 	sbc.w	r1, r1, lr
 8040dea:	fa01 f707 	lsl.w	r7, r1, r7
 8040dee:	fa22 f306 	lsr.w	r3, r2, r6
 8040df2:	40f1      	lsrs	r1, r6
 8040df4:	431f      	orrs	r7, r3
 8040df6:	e9c5 7100 	strd	r7, r1, [r5]
 8040dfa:	2600      	movs	r6, #0
 8040dfc:	4631      	mov	r1, r6
 8040dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8040e02:	f1c2 0320 	rsb	r3, r2, #32
 8040e06:	40d8      	lsrs	r0, r3
 8040e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8040e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8040e10:	4091      	lsls	r1, r2
 8040e12:	4301      	orrs	r1, r0
 8040e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8040e18:	fa1f fe8c 	uxth.w	lr, ip
 8040e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8040e20:	fb07 3610 	mls	r6, r7, r0, r3
 8040e24:	0c0b      	lsrs	r3, r1, #16
 8040e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8040e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8040e2e:	429e      	cmp	r6, r3
 8040e30:	fa04 f402 	lsl.w	r4, r4, r2
 8040e34:	d908      	bls.n	8040e48 <__udivmoddi4+0x260>
 8040e36:	eb1c 0303 	adds.w	r3, ip, r3
 8040e3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8040e3e:	d22f      	bcs.n	8040ea0 <__udivmoddi4+0x2b8>
 8040e40:	429e      	cmp	r6, r3
 8040e42:	d92d      	bls.n	8040ea0 <__udivmoddi4+0x2b8>
 8040e44:	3802      	subs	r0, #2
 8040e46:	4463      	add	r3, ip
 8040e48:	1b9b      	subs	r3, r3, r6
 8040e4a:	b289      	uxth	r1, r1
 8040e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8040e50:	fb07 3316 	mls	r3, r7, r6, r3
 8040e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8040e58:	fb06 f30e 	mul.w	r3, r6, lr
 8040e5c:	428b      	cmp	r3, r1
 8040e5e:	d908      	bls.n	8040e72 <__udivmoddi4+0x28a>
 8040e60:	eb1c 0101 	adds.w	r1, ip, r1
 8040e64:	f106 38ff 	add.w	r8, r6, #4294967295
 8040e68:	d216      	bcs.n	8040e98 <__udivmoddi4+0x2b0>
 8040e6a:	428b      	cmp	r3, r1
 8040e6c:	d914      	bls.n	8040e98 <__udivmoddi4+0x2b0>
 8040e6e:	3e02      	subs	r6, #2
 8040e70:	4461      	add	r1, ip
 8040e72:	1ac9      	subs	r1, r1, r3
 8040e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8040e78:	e738      	b.n	8040cec <__udivmoddi4+0x104>
 8040e7a:	462e      	mov	r6, r5
 8040e7c:	4628      	mov	r0, r5
 8040e7e:	e705      	b.n	8040c8c <__udivmoddi4+0xa4>
 8040e80:	4606      	mov	r6, r0
 8040e82:	e6e3      	b.n	8040c4c <__udivmoddi4+0x64>
 8040e84:	4618      	mov	r0, r3
 8040e86:	e6f8      	b.n	8040c7a <__udivmoddi4+0x92>
 8040e88:	454b      	cmp	r3, r9
 8040e8a:	d2a9      	bcs.n	8040de0 <__udivmoddi4+0x1f8>
 8040e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8040e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8040e94:	3801      	subs	r0, #1
 8040e96:	e7a3      	b.n	8040de0 <__udivmoddi4+0x1f8>
 8040e98:	4646      	mov	r6, r8
 8040e9a:	e7ea      	b.n	8040e72 <__udivmoddi4+0x28a>
 8040e9c:	4620      	mov	r0, r4
 8040e9e:	e794      	b.n	8040dca <__udivmoddi4+0x1e2>
 8040ea0:	4640      	mov	r0, r8
 8040ea2:	e7d1      	b.n	8040e48 <__udivmoddi4+0x260>
 8040ea4:	46d0      	mov	r8, sl
 8040ea6:	e77b      	b.n	8040da0 <__udivmoddi4+0x1b8>
 8040ea8:	3b02      	subs	r3, #2
 8040eaa:	4461      	add	r1, ip
 8040eac:	e732      	b.n	8040d14 <__udivmoddi4+0x12c>
 8040eae:	4630      	mov	r0, r6
 8040eb0:	e709      	b.n	8040cc6 <__udivmoddi4+0xde>
 8040eb2:	4464      	add	r4, ip
 8040eb4:	3802      	subs	r0, #2
 8040eb6:	e742      	b.n	8040d3e <__udivmoddi4+0x156>

08040eb8 <__aeabi_idiv0>:
 8040eb8:	4770      	bx	lr
 8040eba:	bf00      	nop

08040ebc <BMP180_SetI2C>:

/**
 * @brief Initializes the BMP180 temperature/pressure sensor.
 * @param hi2c User I2C handle pointer.
 */
void BMP180_SetI2C(I2C_HandleTypeDef *hi2c) {
 8040ebc:	b480      	push	{r7}
 8040ebe:	b083      	sub	sp, #12
 8040ec0:	af00      	add	r7, sp, #0
 8040ec2:	6078      	str	r0, [r7, #4]
	_bmp180_ui2c = hi2c;
 8040ec4:	4a04      	ldr	r2, [pc, #16]	; (8040ed8 <BMP180_SetI2C+0x1c>)
 8040ec6:	687b      	ldr	r3, [r7, #4]
 8040ec8:	6013      	str	r3, [r2, #0]
}
 8040eca:	bf00      	nop
 8040ecc:	370c      	adds	r7, #12
 8040ece:	46bd      	mov	sp, r7
 8040ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040ed4:	4770      	bx	lr
 8040ed6:	bf00      	nop
 8040ed8:	200001fc 	.word	0x200001fc

08040edc <BMP180_SetOversampling>:
/**
 * @param oss Enum, oversampling setting.
 * @note Available resolutions: BMP180_LOW, BMP180_STANDARD, BMP180_HIGH, BMP180_ULTRA.
 * @note Refer to section 3.3.1 of datasheet.
 */
void BMP180_SetOversampling(BMP180_OSS oss) {
 8040edc:	b480      	push	{r7}
 8040ede:	b083      	sub	sp, #12
 8040ee0:	af00      	add	r7, sp, #0
 8040ee2:	4603      	mov	r3, r0
 8040ee4:	71fb      	strb	r3, [r7, #7]
	_bmp180_oss = oss;
 8040ee6:	4a04      	ldr	r2, [pc, #16]	; (8040ef8 <BMP180_SetOversampling+0x1c>)
 8040ee8:	79fb      	ldrb	r3, [r7, #7]
 8040eea:	7013      	strb	r3, [r2, #0]
}
 8040eec:	bf00      	nop
 8040eee:	370c      	adds	r7, #12
 8040ef0:	46bd      	mov	sp, r7
 8040ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040ef6:	4770      	bx	lr
 8040ef8:	20000216 	.word	0x20000216

08040efc <BMP180_UpdateCalibrationData>:

/**
 * @brief Updates calibration data.
 * @note Must be called once before main loop.
 */
void BMP180_UpdateCalibrationData(void) {
 8040efc:	b598      	push	{r3, r4, r7, lr}
 8040efe:	af00      	add	r7, sp, #0
	_bmp180_eeprom.BMP180_AC1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC1]);
 8040f00:	23aa      	movs	r3, #170	; 0xaa
 8040f02:	4618      	mov	r0, r3
 8040f04:	f000 f8dc 	bl	80410c0 <BMP180_ReadReg>
 8040f08:	4603      	mov	r3, r0
 8040f0a:	021b      	lsls	r3, r3, #8
 8040f0c:	b21c      	sxth	r4, r3
 8040f0e:	23ab      	movs	r3, #171	; 0xab
 8040f10:	4618      	mov	r0, r3
 8040f12:	f000 f8d5 	bl	80410c0 <BMP180_ReadReg>
 8040f16:	4603      	mov	r3, r0
 8040f18:	b21b      	sxth	r3, r3
 8040f1a:	4323      	orrs	r3, r4
 8040f1c:	b21a      	sxth	r2, r3
 8040f1e:	4b58      	ldr	r3, [pc, #352]	; (8041080 <BMP180_UpdateCalibrationData+0x184>)
 8040f20:	801a      	strh	r2, [r3, #0]
	_bmp180_eeprom.BMP180_AC2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC2]);
 8040f22:	23ac      	movs	r3, #172	; 0xac
 8040f24:	4618      	mov	r0, r3
 8040f26:	f000 f8cb 	bl	80410c0 <BMP180_ReadReg>
 8040f2a:	4603      	mov	r3, r0
 8040f2c:	021b      	lsls	r3, r3, #8
 8040f2e:	b21c      	sxth	r4, r3
 8040f30:	23ad      	movs	r3, #173	; 0xad
 8040f32:	4618      	mov	r0, r3
 8040f34:	f000 f8c4 	bl	80410c0 <BMP180_ReadReg>
 8040f38:	4603      	mov	r3, r0
 8040f3a:	b21b      	sxth	r3, r3
 8040f3c:	4323      	orrs	r3, r4
 8040f3e:	b21a      	sxth	r2, r3
 8040f40:	4b4f      	ldr	r3, [pc, #316]	; (8041080 <BMP180_UpdateCalibrationData+0x184>)
 8040f42:	805a      	strh	r2, [r3, #2]
	_bmp180_eeprom.BMP180_AC3 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC3]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC3]);
 8040f44:	23ae      	movs	r3, #174	; 0xae
 8040f46:	4618      	mov	r0, r3
 8040f48:	f000 f8ba 	bl	80410c0 <BMP180_ReadReg>
 8040f4c:	4603      	mov	r3, r0
 8040f4e:	021b      	lsls	r3, r3, #8
 8040f50:	b21c      	sxth	r4, r3
 8040f52:	23af      	movs	r3, #175	; 0xaf
 8040f54:	4618      	mov	r0, r3
 8040f56:	f000 f8b3 	bl	80410c0 <BMP180_ReadReg>
 8040f5a:	4603      	mov	r3, r0
 8040f5c:	b21b      	sxth	r3, r3
 8040f5e:	4323      	orrs	r3, r4
 8040f60:	b21a      	sxth	r2, r3
 8040f62:	4b47      	ldr	r3, [pc, #284]	; (8041080 <BMP180_UpdateCalibrationData+0x184>)
 8040f64:	809a      	strh	r2, [r3, #4]
	_bmp180_eeprom.BMP180_AC4 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC4]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC4]);
 8040f66:	23b0      	movs	r3, #176	; 0xb0
 8040f68:	4618      	mov	r0, r3
 8040f6a:	f000 f8a9 	bl	80410c0 <BMP180_ReadReg>
 8040f6e:	4603      	mov	r3, r0
 8040f70:	021b      	lsls	r3, r3, #8
 8040f72:	b21c      	sxth	r4, r3
 8040f74:	23b1      	movs	r3, #177	; 0xb1
 8040f76:	4618      	mov	r0, r3
 8040f78:	f000 f8a2 	bl	80410c0 <BMP180_ReadReg>
 8040f7c:	4603      	mov	r3, r0
 8040f7e:	b21b      	sxth	r3, r3
 8040f80:	4323      	orrs	r3, r4
 8040f82:	b21b      	sxth	r3, r3
 8040f84:	b29a      	uxth	r2, r3
 8040f86:	4b3e      	ldr	r3, [pc, #248]	; (8041080 <BMP180_UpdateCalibrationData+0x184>)
 8040f88:	80da      	strh	r2, [r3, #6]
	_bmp180_eeprom.BMP180_AC5 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC5]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC5]);
 8040f8a:	23b2      	movs	r3, #178	; 0xb2
 8040f8c:	4618      	mov	r0, r3
 8040f8e:	f000 f897 	bl	80410c0 <BMP180_ReadReg>
 8040f92:	4603      	mov	r3, r0
 8040f94:	021b      	lsls	r3, r3, #8
 8040f96:	b21c      	sxth	r4, r3
 8040f98:	23b3      	movs	r3, #179	; 0xb3
 8040f9a:	4618      	mov	r0, r3
 8040f9c:	f000 f890 	bl	80410c0 <BMP180_ReadReg>
 8040fa0:	4603      	mov	r3, r0
 8040fa2:	b21b      	sxth	r3, r3
 8040fa4:	4323      	orrs	r3, r4
 8040fa6:	b21b      	sxth	r3, r3
 8040fa8:	b29a      	uxth	r2, r3
 8040faa:	4b35      	ldr	r3, [pc, #212]	; (8041080 <BMP180_UpdateCalibrationData+0x184>)
 8040fac:	811a      	strh	r2, [r3, #8]
	_bmp180_eeprom.BMP180_AC6 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC6]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC6]);
 8040fae:	23b4      	movs	r3, #180	; 0xb4
 8040fb0:	4618      	mov	r0, r3
 8040fb2:	f000 f885 	bl	80410c0 <BMP180_ReadReg>
 8040fb6:	4603      	mov	r3, r0
 8040fb8:	021b      	lsls	r3, r3, #8
 8040fba:	b21c      	sxth	r4, r3
 8040fbc:	23b5      	movs	r3, #181	; 0xb5
 8040fbe:	4618      	mov	r0, r3
 8040fc0:	f000 f87e 	bl	80410c0 <BMP180_ReadReg>
 8040fc4:	4603      	mov	r3, r0
 8040fc6:	b21b      	sxth	r3, r3
 8040fc8:	4323      	orrs	r3, r4
 8040fca:	b21b      	sxth	r3, r3
 8040fcc:	b29a      	uxth	r2, r3
 8040fce:	4b2c      	ldr	r3, [pc, #176]	; (8041080 <BMP180_UpdateCalibrationData+0x184>)
 8040fd0:	815a      	strh	r2, [r3, #10]
	_bmp180_eeprom.BMP180_B1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B1]);
 8040fd2:	23b6      	movs	r3, #182	; 0xb6
 8040fd4:	4618      	mov	r0, r3
 8040fd6:	f000 f873 	bl	80410c0 <BMP180_ReadReg>
 8040fda:	4603      	mov	r3, r0
 8040fdc:	021b      	lsls	r3, r3, #8
 8040fde:	b21c      	sxth	r4, r3
 8040fe0:	23b7      	movs	r3, #183	; 0xb7
 8040fe2:	4618      	mov	r0, r3
 8040fe4:	f000 f86c 	bl	80410c0 <BMP180_ReadReg>
 8040fe8:	4603      	mov	r3, r0
 8040fea:	b21b      	sxth	r3, r3
 8040fec:	4323      	orrs	r3, r4
 8040fee:	b21a      	sxth	r2, r3
 8040ff0:	4b23      	ldr	r3, [pc, #140]	; (8041080 <BMP180_UpdateCalibrationData+0x184>)
 8040ff2:	819a      	strh	r2, [r3, #12]
	_bmp180_eeprom.BMP180_B2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B2]);
 8040ff4:	23b8      	movs	r3, #184	; 0xb8
 8040ff6:	4618      	mov	r0, r3
 8040ff8:	f000 f862 	bl	80410c0 <BMP180_ReadReg>
 8040ffc:	4603      	mov	r3, r0
 8040ffe:	021b      	lsls	r3, r3, #8
 8041000:	b21c      	sxth	r4, r3
 8041002:	23b9      	movs	r3, #185	; 0xb9
 8041004:	4618      	mov	r0, r3
 8041006:	f000 f85b 	bl	80410c0 <BMP180_ReadReg>
 804100a:	4603      	mov	r3, r0
 804100c:	b21b      	sxth	r3, r3
 804100e:	4323      	orrs	r3, r4
 8041010:	b21a      	sxth	r2, r3
 8041012:	4b1b      	ldr	r3, [pc, #108]	; (8041080 <BMP180_UpdateCalibrationData+0x184>)
 8041014:	81da      	strh	r2, [r3, #14]
	_bmp180_eeprom.BMP180_MB = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MB]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MB]);
 8041016:	23ba      	movs	r3, #186	; 0xba
 8041018:	4618      	mov	r0, r3
 804101a:	f000 f851 	bl	80410c0 <BMP180_ReadReg>
 804101e:	4603      	mov	r3, r0
 8041020:	021b      	lsls	r3, r3, #8
 8041022:	b21c      	sxth	r4, r3
 8041024:	23bb      	movs	r3, #187	; 0xbb
 8041026:	4618      	mov	r0, r3
 8041028:	f000 f84a 	bl	80410c0 <BMP180_ReadReg>
 804102c:	4603      	mov	r3, r0
 804102e:	b21b      	sxth	r3, r3
 8041030:	4323      	orrs	r3, r4
 8041032:	b21a      	sxth	r2, r3
 8041034:	4b12      	ldr	r3, [pc, #72]	; (8041080 <BMP180_UpdateCalibrationData+0x184>)
 8041036:	821a      	strh	r2, [r3, #16]
	_bmp180_eeprom.BMP180_MC = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MC]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MC]);
 8041038:	23bc      	movs	r3, #188	; 0xbc
 804103a:	4618      	mov	r0, r3
 804103c:	f000 f840 	bl	80410c0 <BMP180_ReadReg>
 8041040:	4603      	mov	r3, r0
 8041042:	021b      	lsls	r3, r3, #8
 8041044:	b21c      	sxth	r4, r3
 8041046:	23bd      	movs	r3, #189	; 0xbd
 8041048:	4618      	mov	r0, r3
 804104a:	f000 f839 	bl	80410c0 <BMP180_ReadReg>
 804104e:	4603      	mov	r3, r0
 8041050:	b21b      	sxth	r3, r3
 8041052:	4323      	orrs	r3, r4
 8041054:	b21a      	sxth	r2, r3
 8041056:	4b0a      	ldr	r3, [pc, #40]	; (8041080 <BMP180_UpdateCalibrationData+0x184>)
 8041058:	825a      	strh	r2, [r3, #18]
	_bmp180_eeprom.BMP180_MD = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MD]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MD]);
 804105a:	23be      	movs	r3, #190	; 0xbe
 804105c:	4618      	mov	r0, r3
 804105e:	f000 f82f 	bl	80410c0 <BMP180_ReadReg>
 8041062:	4603      	mov	r3, r0
 8041064:	021b      	lsls	r3, r3, #8
 8041066:	b21c      	sxth	r4, r3
 8041068:	23bf      	movs	r3, #191	; 0xbf
 804106a:	4618      	mov	r0, r3
 804106c:	f000 f828 	bl	80410c0 <BMP180_ReadReg>
 8041070:	4603      	mov	r3, r0
 8041072:	b21b      	sxth	r3, r3
 8041074:	4323      	orrs	r3, r4
 8041076:	b21a      	sxth	r2, r3
 8041078:	4b01      	ldr	r3, [pc, #4]	; (8041080 <BMP180_UpdateCalibrationData+0x184>)
 804107a:	829a      	strh	r2, [r3, #20]
}
 804107c:	bf00      	nop
 804107e:	bd98      	pop	{r3, r4, r7, pc}
 8041080:	20000200 	.word	0x20000200

08041084 <BMP180_WriteReg>:
/**
 * @brief Writes to a specific register.
 * @param reg Address of register to write to.
 * @param cmd Byte to write.
 */
void BMP180_WriteReg(uint8_t reg, uint8_t cmd) {
 8041084:	b580      	push	{r7, lr}
 8041086:	b086      	sub	sp, #24
 8041088:	af02      	add	r7, sp, #8
 804108a:	4603      	mov	r3, r0
 804108c:	460a      	mov	r2, r1
 804108e:	71fb      	strb	r3, [r7, #7]
 8041090:	4613      	mov	r3, r2
 8041092:	71bb      	strb	r3, [r7, #6]
	uint8_t arr[2] = { reg, cmd };
 8041094:	79fb      	ldrb	r3, [r7, #7]
 8041096:	733b      	strb	r3, [r7, #12]
 8041098:	79bb      	ldrb	r3, [r7, #6]
 804109a:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, arr, 2, BMP180_I2C_TIMEOUT);
 804109c:	4b07      	ldr	r3, [pc, #28]	; (80410bc <BMP180_WriteReg+0x38>)
 804109e:	6818      	ldr	r0, [r3, #0]
 80410a0:	f107 020c 	add.w	r2, r7, #12
 80410a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80410a8:	9300      	str	r3, [sp, #0]
 80410aa:	2302      	movs	r3, #2
 80410ac:	21ee      	movs	r1, #238	; 0xee
 80410ae:	f002 f903 	bl	80432b8 <HAL_I2C_Master_Transmit>
}
 80410b2:	bf00      	nop
 80410b4:	3710      	adds	r7, #16
 80410b6:	46bd      	mov	sp, r7
 80410b8:	bd80      	pop	{r7, pc}
 80410ba:	bf00      	nop
 80410bc:	200001fc 	.word	0x200001fc

080410c0 <BMP180_ReadReg>:
/**
 * @brief Reads from a specific register.
 * @param reg Address of register to read from.
 * @return Byte read.
 */
uint8_t BMP180_ReadReg(uint8_t reg) {
 80410c0:	b580      	push	{r7, lr}
 80410c2:	b086      	sub	sp, #24
 80410c4:	af02      	add	r7, sp, #8
 80410c6:	4603      	mov	r3, r0
 80410c8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &reg, 1, BMP180_I2C_TIMEOUT);
 80410ca:	4b0d      	ldr	r3, [pc, #52]	; (8041100 <BMP180_ReadReg+0x40>)
 80410cc:	6818      	ldr	r0, [r3, #0]
 80410ce:	1dfa      	adds	r2, r7, #7
 80410d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80410d4:	9300      	str	r3, [sp, #0]
 80410d6:	2301      	movs	r3, #1
 80410d8:	21ee      	movs	r1, #238	; 0xee
 80410da:	f002 f8ed 	bl	80432b8 <HAL_I2C_Master_Transmit>
	uint8_t result;
	HAL_I2C_Master_Receive(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &result, 1, BMP180_I2C_TIMEOUT);
 80410de:	4b08      	ldr	r3, [pc, #32]	; (8041100 <BMP180_ReadReg+0x40>)
 80410e0:	6818      	ldr	r0, [r3, #0]
 80410e2:	f107 020f 	add.w	r2, r7, #15
 80410e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80410ea:	9300      	str	r3, [sp, #0]
 80410ec:	2301      	movs	r3, #1
 80410ee:	21ee      	movs	r1, #238	; 0xee
 80410f0:	f002 f9e0 	bl	80434b4 <HAL_I2C_Master_Receive>
	return result;
 80410f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80410f6:	4618      	mov	r0, r3
 80410f8:	3710      	adds	r7, #16
 80410fa:	46bd      	mov	sp, r7
 80410fc:	bd80      	pop	{r7, pc}
 80410fe:	bf00      	nop
 8041100:	200001fc 	.word	0x200001fc

08041104 <BMP180_GetRawTemperature>:

/**
 * @brief Measures and calculates temperature.
 * @return Temperature in 0.1 (1/10) degrees Celsius.
 */
int32_t BMP180_GetRawTemperature(void) {
 8041104:	b590      	push	{r4, r7, lr}
 8041106:	b085      	sub	sp, #20
 8041108:	af00      	add	r7, sp, #0
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP);
 804110a:	232e      	movs	r3, #46	; 0x2e
 804110c:	4619      	mov	r1, r3
 804110e:	20f4      	movs	r0, #244	; 0xf4
 8041110:	f7ff ffb8 	bl	8041084 <BMP180_WriteReg>
	//HAL_Delay(BMP180_DELAY_TEMP);
	osDelay(BMP180_DELAY_TEMP);
 8041114:	2305      	movs	r3, #5
 8041116:	4618      	mov	r0, r3
 8041118:	f004 fcb7 	bl	8045a8a <osDelay>
	int32_t ut = (BMP180_ReadReg(BMP180_MSB_REG) << 8) | BMP180_ReadReg(BMP180_LSB_REG);
 804111c:	20f6      	movs	r0, #246	; 0xf6
 804111e:	f7ff ffcf 	bl	80410c0 <BMP180_ReadReg>
 8041122:	4603      	mov	r3, r0
 8041124:	021c      	lsls	r4, r3, #8
 8041126:	20f7      	movs	r0, #247	; 0xf7
 8041128:	f7ff ffca 	bl	80410c0 <BMP180_ReadReg>
 804112c:	4603      	mov	r3, r0
 804112e:	4323      	orrs	r3, r4
 8041130:	60fb      	str	r3, [r7, #12]
	int32_t x1 = (ut - _bmp180_eeprom.BMP180_AC6) * _bmp180_eeprom.BMP180_AC5 / (1 << 15);
 8041132:	4b15      	ldr	r3, [pc, #84]	; (8041188 <BMP180_GetRawTemperature+0x84>)
 8041134:	895b      	ldrh	r3, [r3, #10]
 8041136:	461a      	mov	r2, r3
 8041138:	68fb      	ldr	r3, [r7, #12]
 804113a:	1a9b      	subs	r3, r3, r2
 804113c:	4a12      	ldr	r2, [pc, #72]	; (8041188 <BMP180_GetRawTemperature+0x84>)
 804113e:	8912      	ldrh	r2, [r2, #8]
 8041140:	fb02 f303 	mul.w	r3, r2, r3
 8041144:	2b00      	cmp	r3, #0
 8041146:	da02      	bge.n	804114e <BMP180_GetRawTemperature+0x4a>
 8041148:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 804114c:	337f      	adds	r3, #127	; 0x7f
 804114e:	13db      	asrs	r3, r3, #15
 8041150:	60bb      	str	r3, [r7, #8]
	int32_t x2 = (_bmp180_eeprom.BMP180_MC * (1 << 11)) / (x1 + _bmp180_eeprom.BMP180_MD);
 8041152:	4b0d      	ldr	r3, [pc, #52]	; (8041188 <BMP180_GetRawTemperature+0x84>)
 8041154:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8041158:	02da      	lsls	r2, r3, #11
 804115a:	4b0b      	ldr	r3, [pc, #44]	; (8041188 <BMP180_GetRawTemperature+0x84>)
 804115c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8041160:	4619      	mov	r1, r3
 8041162:	68bb      	ldr	r3, [r7, #8]
 8041164:	440b      	add	r3, r1
 8041166:	fb92 f3f3 	sdiv	r3, r2, r3
 804116a:	607b      	str	r3, [r7, #4]
	int32_t b5 = x1 + x2;
 804116c:	68ba      	ldr	r2, [r7, #8]
 804116e:	687b      	ldr	r3, [r7, #4]
 8041170:	4413      	add	r3, r2
 8041172:	603b      	str	r3, [r7, #0]
	return (b5 + 8) / (1 << 4);
 8041174:	683b      	ldr	r3, [r7, #0]
 8041176:	3308      	adds	r3, #8
 8041178:	2b00      	cmp	r3, #0
 804117a:	da00      	bge.n	804117e <BMP180_GetRawTemperature+0x7a>
 804117c:	330f      	adds	r3, #15
 804117e:	111b      	asrs	r3, r3, #4
}
 8041180:	4618      	mov	r0, r3
 8041182:	3714      	adds	r7, #20
 8041184:	46bd      	mov	sp, r7
 8041186:	bd90      	pop	{r4, r7, pc}
 8041188:	20000200 	.word	0x20000200

0804118c <BMP180_GetPressure>:

/**
 * @brief Measures and calculates pressure.
 * @return Pressure in Pascal(Pa).
 */
int32_t BMP180_GetPressure(void) {
 804118c:	b580      	push	{r7, lr}
 804118e:	b08c      	sub	sp, #48	; 0x30
 8041190:	af00      	add	r7, sp, #0
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP);
 8041192:	232e      	movs	r3, #46	; 0x2e
 8041194:	4619      	mov	r1, r3
 8041196:	20f4      	movs	r0, #244	; 0xf4
 8041198:	f7ff ff74 	bl	8041084 <BMP180_WriteReg>
	//HAL_Delay(BMP180_DELAY_TEMP);
	osDelay(BMP180_DELAY_TEMP);
 804119c:	2305      	movs	r3, #5
 804119e:	4618      	mov	r0, r3
 80411a0:	f004 fc73 	bl	8045a8a <osDelay>
	int32_t ut = BMP180_GetUT();
 80411a4:	f000 f902 	bl	80413ac <BMP180_GetUT>
 80411a8:	62b8      	str	r0, [r7, #40]	; 0x28
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_PRES[_bmp180_oss]);
 80411aa:	4b7b      	ldr	r3, [pc, #492]	; (8041398 <BMP180_GetPressure+0x20c>)
 80411ac:	781b      	ldrb	r3, [r3, #0]
 80411ae:	461a      	mov	r2, r3
 80411b0:	4b7a      	ldr	r3, [pc, #488]	; (804139c <BMP180_GetPressure+0x210>)
 80411b2:	5c9b      	ldrb	r3, [r3, r2]
 80411b4:	4619      	mov	r1, r3
 80411b6:	20f4      	movs	r0, #244	; 0xf4
 80411b8:	f7ff ff64 	bl	8041084 <BMP180_WriteReg>
	//HAL_Delay(BMP180_DELAY_PRES[_bmp180_oss]);
	osDelay(BMP180_DELAY_PRES[_bmp180_oss]);
 80411bc:	4b76      	ldr	r3, [pc, #472]	; (8041398 <BMP180_GetPressure+0x20c>)
 80411be:	781b      	ldrb	r3, [r3, #0]
 80411c0:	461a      	mov	r2, r3
 80411c2:	4b77      	ldr	r3, [pc, #476]	; (80413a0 <BMP180_GetPressure+0x214>)
 80411c4:	5c9b      	ldrb	r3, [r3, r2]
 80411c6:	4618      	mov	r0, r3
 80411c8:	f004 fc5f 	bl	8045a8a <osDelay>
	int32_t up = BMP180_GetUP();
 80411cc:	f000 f8fc 	bl	80413c8 <BMP180_GetUP>
 80411d0:	6278      	str	r0, [r7, #36]	; 0x24
	int32_t x1 = (ut - _bmp180_eeprom.BMP180_AC6) * _bmp180_eeprom.BMP180_AC5 / (1 << 15);
 80411d2:	4b74      	ldr	r3, [pc, #464]	; (80413a4 <BMP180_GetPressure+0x218>)
 80411d4:	895b      	ldrh	r3, [r3, #10]
 80411d6:	461a      	mov	r2, r3
 80411d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80411da:	1a9b      	subs	r3, r3, r2
 80411dc:	4a71      	ldr	r2, [pc, #452]	; (80413a4 <BMP180_GetPressure+0x218>)
 80411de:	8912      	ldrh	r2, [r2, #8]
 80411e0:	fb02 f303 	mul.w	r3, r2, r3
 80411e4:	2b00      	cmp	r3, #0
 80411e6:	da02      	bge.n	80411ee <BMP180_GetPressure+0x62>
 80411e8:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 80411ec:	337f      	adds	r3, #127	; 0x7f
 80411ee:	13db      	asrs	r3, r3, #15
 80411f0:	623b      	str	r3, [r7, #32]
	int32_t x2 = (_bmp180_eeprom.BMP180_MC * (1 << 11)) / (x1 + _bmp180_eeprom.BMP180_MD);
 80411f2:	4b6c      	ldr	r3, [pc, #432]	; (80413a4 <BMP180_GetPressure+0x218>)
 80411f4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80411f8:	02da      	lsls	r2, r3, #11
 80411fa:	4b6a      	ldr	r3, [pc, #424]	; (80413a4 <BMP180_GetPressure+0x218>)
 80411fc:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8041200:	4619      	mov	r1, r3
 8041202:	6a3b      	ldr	r3, [r7, #32]
 8041204:	440b      	add	r3, r1
 8041206:	fb92 f3f3 	sdiv	r3, r2, r3
 804120a:	61fb      	str	r3, [r7, #28]
	int32_t b5 = x1 + x2;
 804120c:	6a3a      	ldr	r2, [r7, #32]
 804120e:	69fb      	ldr	r3, [r7, #28]
 8041210:	4413      	add	r3, r2
 8041212:	61bb      	str	r3, [r7, #24]
	int32_t b6 = b5 - 4000;
 8041214:	69bb      	ldr	r3, [r7, #24]
 8041216:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 804121a:	617b      	str	r3, [r7, #20]
	x1 = (_bmp180_eeprom.BMP180_B2 * (b6 * b6 / (1 << 12))) / (1 << 11);
 804121c:	4b61      	ldr	r3, [pc, #388]	; (80413a4 <BMP180_GetPressure+0x218>)
 804121e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8041222:	461a      	mov	r2, r3
 8041224:	697b      	ldr	r3, [r7, #20]
 8041226:	fb03 f303 	mul.w	r3, r3, r3
 804122a:	2b00      	cmp	r3, #0
 804122c:	da01      	bge.n	8041232 <BMP180_GetPressure+0xa6>
 804122e:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8041232:	131b      	asrs	r3, r3, #12
 8041234:	fb02 f303 	mul.w	r3, r2, r3
 8041238:	2b00      	cmp	r3, #0
 804123a:	da01      	bge.n	8041240 <BMP180_GetPressure+0xb4>
 804123c:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8041240:	12db      	asrs	r3, r3, #11
 8041242:	623b      	str	r3, [r7, #32]
	x2 = _bmp180_eeprom.BMP180_AC2 * b6 / (1 << 11);
 8041244:	4b57      	ldr	r3, [pc, #348]	; (80413a4 <BMP180_GetPressure+0x218>)
 8041246:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 804124a:	461a      	mov	r2, r3
 804124c:	697b      	ldr	r3, [r7, #20]
 804124e:	fb02 f303 	mul.w	r3, r2, r3
 8041252:	2b00      	cmp	r3, #0
 8041254:	da01      	bge.n	804125a <BMP180_GetPressure+0xce>
 8041256:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 804125a:	12db      	asrs	r3, r3, #11
 804125c:	61fb      	str	r3, [r7, #28]
	int32_t x3 = x1 + x2;
 804125e:	6a3a      	ldr	r2, [r7, #32]
 8041260:	69fb      	ldr	r3, [r7, #28]
 8041262:	4413      	add	r3, r2
 8041264:	613b      	str	r3, [r7, #16]
	int32_t b3 = (((_bmp180_eeprom.BMP180_AC1 * 4 + x3) << _bmp180_oss) + 2) / 4;
 8041266:	4b4f      	ldr	r3, [pc, #316]	; (80413a4 <BMP180_GetPressure+0x218>)
 8041268:	f9b3 3000 	ldrsh.w	r3, [r3]
 804126c:	009a      	lsls	r2, r3, #2
 804126e:	693b      	ldr	r3, [r7, #16]
 8041270:	4413      	add	r3, r2
 8041272:	4a49      	ldr	r2, [pc, #292]	; (8041398 <BMP180_GetPressure+0x20c>)
 8041274:	7812      	ldrb	r2, [r2, #0]
 8041276:	4093      	lsls	r3, r2
 8041278:	3302      	adds	r3, #2
 804127a:	2b00      	cmp	r3, #0
 804127c:	da00      	bge.n	8041280 <BMP180_GetPressure+0xf4>
 804127e:	3303      	adds	r3, #3
 8041280:	109b      	asrs	r3, r3, #2
 8041282:	60fb      	str	r3, [r7, #12]
	x1 = _bmp180_eeprom.BMP180_AC3 * b6 / (1 << 13);
 8041284:	4b47      	ldr	r3, [pc, #284]	; (80413a4 <BMP180_GetPressure+0x218>)
 8041286:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 804128a:	461a      	mov	r2, r3
 804128c:	697b      	ldr	r3, [r7, #20]
 804128e:	fb02 f303 	mul.w	r3, r2, r3
 8041292:	2b00      	cmp	r3, #0
 8041294:	da02      	bge.n	804129c <BMP180_GetPressure+0x110>
 8041296:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 804129a:	331f      	adds	r3, #31
 804129c:	135b      	asrs	r3, r3, #13
 804129e:	623b      	str	r3, [r7, #32]
	x2 = (_bmp180_eeprom.BMP180_B1 * (b6 * b6 / (1 << 12))) / (1 << 16);
 80412a0:	4b40      	ldr	r3, [pc, #256]	; (80413a4 <BMP180_GetPressure+0x218>)
 80412a2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80412a6:	461a      	mov	r2, r3
 80412a8:	697b      	ldr	r3, [r7, #20]
 80412aa:	fb03 f303 	mul.w	r3, r3, r3
 80412ae:	2b00      	cmp	r3, #0
 80412b0:	da01      	bge.n	80412b6 <BMP180_GetPressure+0x12a>
 80412b2:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80412b6:	131b      	asrs	r3, r3, #12
 80412b8:	fb02 f303 	mul.w	r3, r2, r3
 80412bc:	2b00      	cmp	r3, #0
 80412be:	da02      	bge.n	80412c6 <BMP180_GetPressure+0x13a>
 80412c0:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80412c4:	33ff      	adds	r3, #255	; 0xff
 80412c6:	141b      	asrs	r3, r3, #16
 80412c8:	61fb      	str	r3, [r7, #28]
	x3 = ((x1 + x2) + 2) / 4;
 80412ca:	6a3a      	ldr	r2, [r7, #32]
 80412cc:	69fb      	ldr	r3, [r7, #28]
 80412ce:	4413      	add	r3, r2
 80412d0:	3302      	adds	r3, #2
 80412d2:	2b00      	cmp	r3, #0
 80412d4:	da00      	bge.n	80412d8 <BMP180_GetPressure+0x14c>
 80412d6:	3303      	adds	r3, #3
 80412d8:	109b      	asrs	r3, r3, #2
 80412da:	613b      	str	r3, [r7, #16]
	uint32_t b4 = _bmp180_eeprom.BMP180_AC4 * (uint32_t) (x3 + 32768) / (1 << 15);
 80412dc:	4b31      	ldr	r3, [pc, #196]	; (80413a4 <BMP180_GetPressure+0x218>)
 80412de:	88db      	ldrh	r3, [r3, #6]
 80412e0:	461a      	mov	r2, r3
 80412e2:	693b      	ldr	r3, [r7, #16]
 80412e4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80412e8:	fb02 f303 	mul.w	r3, r2, r3
 80412ec:	0bdb      	lsrs	r3, r3, #15
 80412ee:	60bb      	str	r3, [r7, #8]
	uint32_t b7 = ((uint32_t) up - b3) * (50000 >> _bmp180_oss);
 80412f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80412f2:	68fb      	ldr	r3, [r7, #12]
 80412f4:	1ad3      	subs	r3, r2, r3
 80412f6:	4a28      	ldr	r2, [pc, #160]	; (8041398 <BMP180_GetPressure+0x20c>)
 80412f8:	7812      	ldrb	r2, [r2, #0]
 80412fa:	4611      	mov	r1, r2
 80412fc:	f24c 3250 	movw	r2, #50000	; 0xc350
 8041300:	410a      	asrs	r2, r1
 8041302:	fb02 f303 	mul.w	r3, r2, r3
 8041306:	607b      	str	r3, [r7, #4]
	int32_t p;
	if (b7 < 0x80000000)
 8041308:	687b      	ldr	r3, [r7, #4]
 804130a:	2b00      	cmp	r3, #0
 804130c:	db06      	blt.n	804131c <BMP180_GetPressure+0x190>
		p = (b7 * 2) / b4;
 804130e:	687b      	ldr	r3, [r7, #4]
 8041310:	005a      	lsls	r2, r3, #1
 8041312:	68bb      	ldr	r3, [r7, #8]
 8041314:	fbb2 f3f3 	udiv	r3, r2, r3
 8041318:	62fb      	str	r3, [r7, #44]	; 0x2c
 804131a:	e005      	b.n	8041328 <BMP180_GetPressure+0x19c>
	else
		p = (b7 / b4) * 2;
 804131c:	687a      	ldr	r2, [r7, #4]
 804131e:	68bb      	ldr	r3, [r7, #8]
 8041320:	fbb2 f3f3 	udiv	r3, r2, r3
 8041324:	005b      	lsls	r3, r3, #1
 8041326:	62fb      	str	r3, [r7, #44]	; 0x2c
	x1 = (p / (1 << 8)) * (p / (1 << 8));
 8041328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 804132a:	2b00      	cmp	r3, #0
 804132c:	da00      	bge.n	8041330 <BMP180_GetPressure+0x1a4>
 804132e:	33ff      	adds	r3, #255	; 0xff
 8041330:	121b      	asrs	r3, r3, #8
 8041332:	461a      	mov	r2, r3
 8041334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8041336:	2b00      	cmp	r3, #0
 8041338:	da00      	bge.n	804133c <BMP180_GetPressure+0x1b0>
 804133a:	33ff      	adds	r3, #255	; 0xff
 804133c:	121b      	asrs	r3, r3, #8
 804133e:	fb02 f303 	mul.w	r3, r2, r3
 8041342:	623b      	str	r3, [r7, #32]
	x1 = (x1 * 3038) / (1 << 16);
 8041344:	6a3b      	ldr	r3, [r7, #32]
 8041346:	f640 32de 	movw	r2, #3038	; 0xbde
 804134a:	fb02 f303 	mul.w	r3, r2, r3
 804134e:	2b00      	cmp	r3, #0
 8041350:	da02      	bge.n	8041358 <BMP180_GetPressure+0x1cc>
 8041352:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8041356:	33ff      	adds	r3, #255	; 0xff
 8041358:	141b      	asrs	r3, r3, #16
 804135a:	623b      	str	r3, [r7, #32]
	x2 = (-7357 * p) / (1 << 16);
 804135c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 804135e:	4a12      	ldr	r2, [pc, #72]	; (80413a8 <BMP180_GetPressure+0x21c>)
 8041360:	fb02 f303 	mul.w	r3, r2, r3
 8041364:	2b00      	cmp	r3, #0
 8041366:	da02      	bge.n	804136e <BMP180_GetPressure+0x1e2>
 8041368:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 804136c:	33ff      	adds	r3, #255	; 0xff
 804136e:	141b      	asrs	r3, r3, #16
 8041370:	61fb      	str	r3, [r7, #28]
	p = p + (x1 + x2 + 3791) / (1 << 4);
 8041372:	6a3a      	ldr	r2, [r7, #32]
 8041374:	69fb      	ldr	r3, [r7, #28]
 8041376:	4413      	add	r3, r2
 8041378:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 804137c:	2b00      	cmp	r3, #0
 804137e:	da00      	bge.n	8041382 <BMP180_GetPressure+0x1f6>
 8041380:	330f      	adds	r3, #15
 8041382:	111b      	asrs	r3, r3, #4
 8041384:	461a      	mov	r2, r3
 8041386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8041388:	4413      	add	r3, r2
 804138a:	62fb      	str	r3, [r7, #44]	; 0x2c
	return p;
 804138c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 804138e:	4618      	mov	r0, r3
 8041390:	3730      	adds	r7, #48	; 0x30
 8041392:	46bd      	mov	sp, r7
 8041394:	bd80      	pop	{r7, pc}
 8041396:	bf00      	nop
 8041398:	20000216 	.word	0x20000216
 804139c:	08049fe0 	.word	0x08049fe0
 80413a0:	08049fe4 	.word	0x08049fe4
 80413a4:	20000200 	.word	0x20000200
 80413a8:	ffffe343 	.word	0xffffe343

080413ac <BMP180_GetUT>:

int32_t BMP180_GetUT(void){
 80413ac:	b598      	push	{r3, r4, r7, lr}
 80413ae:	af00      	add	r7, sp, #0
	return (BMP180_ReadReg(BMP180_MSB_REG) << 8) | BMP180_ReadReg(BMP180_LSB_REG);
 80413b0:	20f6      	movs	r0, #246	; 0xf6
 80413b2:	f7ff fe85 	bl	80410c0 <BMP180_ReadReg>
 80413b6:	4603      	mov	r3, r0
 80413b8:	021c      	lsls	r4, r3, #8
 80413ba:	20f7      	movs	r0, #247	; 0xf7
 80413bc:	f7ff fe80 	bl	80410c0 <BMP180_ReadReg>
 80413c0:	4603      	mov	r3, r0
 80413c2:	4323      	orrs	r3, r4
}
 80413c4:	4618      	mov	r0, r3
 80413c6:	bd98      	pop	{r3, r4, r7, pc}

080413c8 <BMP180_GetUP>:

int32_t BMP180_GetUP(void){
 80413c8:	b598      	push	{r3, r4, r7, lr}
 80413ca:	af00      	add	r7, sp, #0
	return ((BMP180_ReadReg(BMP180_MSB_REG) << 16) | (BMP180_ReadReg(BMP180_LSB_REG) << 8) | BMP180_ReadReg(BMP180_XLSB_REG)) >> (8 - _bmp180_oss);
 80413cc:	20f6      	movs	r0, #246	; 0xf6
 80413ce:	f7ff fe77 	bl	80410c0 <BMP180_ReadReg>
 80413d2:	4603      	mov	r3, r0
 80413d4:	041c      	lsls	r4, r3, #16
 80413d6:	20f7      	movs	r0, #247	; 0xf7
 80413d8:	f7ff fe72 	bl	80410c0 <BMP180_ReadReg>
 80413dc:	4603      	mov	r3, r0
 80413de:	021b      	lsls	r3, r3, #8
 80413e0:	431c      	orrs	r4, r3
 80413e2:	20f8      	movs	r0, #248	; 0xf8
 80413e4:	f7ff fe6c 	bl	80410c0 <BMP180_ReadReg>
 80413e8:	4603      	mov	r3, r0
 80413ea:	ea44 0203 	orr.w	r2, r4, r3
 80413ee:	4b04      	ldr	r3, [pc, #16]	; (8041400 <BMP180_GetUP+0x38>)
 80413f0:	781b      	ldrb	r3, [r3, #0]
 80413f2:	f1c3 0308 	rsb	r3, r3, #8
 80413f6:	fa42 f303 	asr.w	r3, r2, r3
}
 80413fa:	4618      	mov	r0, r3
 80413fc:	bd98      	pop	{r3, r4, r7, pc}
 80413fe:	bf00      	nop
 8041400:	20000216 	.word	0x20000216

08041404 <DS18B20_StartAll>:

//
//	Start conversion on all sensors
//
void DS18B20_StartAll()
{
 8041404:	b580      	push	{r7, lr}
 8041406:	af00      	add	r7, sp, #0
	OneWire_Reset(&OneWire); // Reset the bus
 8041408:	4806      	ldr	r0, [pc, #24]	; (8041424 <DS18B20_StartAll+0x20>)
 804140a:	f000 fe2c 	bl	8042066 <OneWire_Reset>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_SKIPROM); // Skip ROM command
 804140e:	21cc      	movs	r1, #204	; 0xcc
 8041410:	4804      	ldr	r0, [pc, #16]	; (8041424 <DS18B20_StartAll+0x20>)
 8041412:	f000 fea5 	bl	8042160 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, DS18B20_CMD_CONVERTTEMP); // Start conversion on all sensors
 8041416:	2144      	movs	r1, #68	; 0x44
 8041418:	4802      	ldr	r0, [pc, #8]	; (8041424 <DS18B20_StartAll+0x20>)
 804141a:	f000 fea1 	bl	8042160 <OneWire_WriteByte>
}
 804141e:	bf00      	nop
 8041420:	bd80      	pop	{r7, pc}
 8041422:	bf00      	nop
 8041424:	20000258 	.word	0x20000258

08041428 <DS18B20_Read>:

//
//	Read one sensor
//
uint8_t DS18B20_Read(uint8_t number, float *destination)
{
 8041428:	b590      	push	{r4, r7, lr}
 804142a:	b087      	sub	sp, #28
 804142c:	af00      	add	r7, sp, #0
 804142e:	4603      	mov	r3, r0
 8041430:	6039      	str	r1, [r7, #0]
 8041432:	71fb      	strb	r3, [r7, #7]
	if( number >= TempSensorCount) // If read sensor is not availible
 8041434:	4b4d      	ldr	r3, [pc, #308]	; (804156c <DS18B20_Read+0x144>)
 8041436:	781b      	ldrb	r3, [r3, #0]
 8041438:	79fa      	ldrb	r2, [r7, #7]
 804143a:	429a      	cmp	r2, r3
 804143c:	d301      	bcc.n	8041442 <DS18B20_Read+0x1a>
		return 0;
 804143e:	2300      	movs	r3, #0
 8041440:	e090      	b.n	8041564 <DS18B20_Read+0x13c>

	uint16_t temperature;
	uint8_t resolution;
	float result;
	uint8_t i = 0;
 8041442:	2300      	movs	r3, #0
 8041444:	74fb      	strb	r3, [r7, #19]
	uint8_t crc;

#endif

	
	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address)) // Check if sensor is DS18B20 family
 8041446:	79fb      	ldrb	r3, [r7, #7]
 8041448:	011b      	lsls	r3, r3, #4
 804144a:	4a49      	ldr	r2, [pc, #292]	; (8041570 <DS18B20_Read+0x148>)
 804144c:	4413      	add	r3, r2
 804144e:	4618      	mov	r0, r3
 8041450:	f000 f93c 	bl	80416cc <DS18B20_Is>
 8041454:	4603      	mov	r3, r0
 8041456:	2b00      	cmp	r3, #0
 8041458:	d101      	bne.n	804145e <DS18B20_Read+0x36>
		return 0;
 804145a:	2300      	movs	r3, #0
 804145c:	e082      	b.n	8041564 <DS18B20_Read+0x13c>

	if (!OneWire_ReadBit(&OneWire)) // Check if the bus is released
 804145e:	4845      	ldr	r0, [pc, #276]	; (8041574 <DS18B20_Read+0x14c>)
 8041460:	f000 fe54 	bl	804210c <OneWire_ReadBit>
 8041464:	4603      	mov	r3, r0
 8041466:	2b00      	cmp	r3, #0
 8041468:	d101      	bne.n	804146e <DS18B20_Read+0x46>
		return 0; // Busy bus - conversion is not finished
 804146a:	2300      	movs	r3, #0
 804146c:	e07a      	b.n	8041564 <DS18B20_Read+0x13c>

	OneWire_Reset(&OneWire); // Reset the bus
 804146e:	4841      	ldr	r0, [pc, #260]	; (8041574 <DS18B20_Read+0x14c>)
 8041470:	f000 fdf9 	bl	8042066 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8041474:	79fb      	ldrb	r3, [r7, #7]
 8041476:	011b      	lsls	r3, r3, #4
 8041478:	4a3d      	ldr	r2, [pc, #244]	; (8041570 <DS18B20_Read+0x148>)
 804147a:	4413      	add	r3, r2
 804147c:	4619      	mov	r1, r3
 804147e:	483d      	ldr	r0, [pc, #244]	; (8041574 <DS18B20_Read+0x14c>)
 8041480:	f000 ffa3 	bl	80423ca <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 8041484:	21be      	movs	r1, #190	; 0xbe
 8041486:	483b      	ldr	r0, [pc, #236]	; (8041574 <DS18B20_Read+0x14c>)
 8041488:	f000 fe6a 	bl	8042160 <OneWire_WriteByte>
	
	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 804148c:	2300      	movs	r3, #0
 804148e:	74fb      	strb	r3, [r7, #19]
 8041490:	e00d      	b.n	80414ae <DS18B20_Read+0x86>
		data[i] = OneWire_ReadByte(&OneWire);
 8041492:	7cfc      	ldrb	r4, [r7, #19]
 8041494:	4837      	ldr	r0, [pc, #220]	; (8041574 <DS18B20_Read+0x14c>)
 8041496:	f000 fe81 	bl	804219c <OneWire_ReadByte>
 804149a:	4603      	mov	r3, r0
 804149c:	461a      	mov	r2, r3
 804149e:	f104 0318 	add.w	r3, r4, #24
 80414a2:	443b      	add	r3, r7
 80414a4:	f803 2c10 	strb.w	r2, [r3, #-16]
	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 80414a8:	7cfb      	ldrb	r3, [r7, #19]
 80414aa:	3301      	adds	r3, #1
 80414ac:	74fb      	strb	r3, [r7, #19]
 80414ae:	7cfb      	ldrb	r3, [r7, #19]
 80414b0:	2b04      	cmp	r3, #4
 80414b2:	d9ee      	bls.n	8041492 <DS18B20_Read+0x6a>
	crc = OneWire_CRC8(data, 8); // CRC calculation

	if (crc != data[8])
		return 0; // CRC invalid
#endif
	temperature = data[0] | (data[1] << 8); // Temperature is 16-bit length
 80414b4:	7a3b      	ldrb	r3, [r7, #8]
 80414b6:	b21a      	sxth	r2, r3
 80414b8:	7a7b      	ldrb	r3, [r7, #9]
 80414ba:	021b      	lsls	r3, r3, #8
 80414bc:	b21b      	sxth	r3, r3
 80414be:	4313      	orrs	r3, r2
 80414c0:	b21b      	sxth	r3, r3
 80414c2:	823b      	strh	r3, [r7, #16]

	OneWire_Reset(&OneWire); // Reset the bus
 80414c4:	482b      	ldr	r0, [pc, #172]	; (8041574 <DS18B20_Read+0x14c>)
 80414c6:	f000 fdce 	bl	8042066 <OneWire_Reset>
	
	resolution = ((data[4] & 0x60) >> 5) + 9; // Sensor's resolution from scratchpad's byte 4
 80414ca:	7b3b      	ldrb	r3, [r7, #12]
 80414cc:	115b      	asrs	r3, r3, #5
 80414ce:	b2db      	uxtb	r3, r3
 80414d0:	f003 0303 	and.w	r3, r3, #3
 80414d4:	b2db      	uxtb	r3, r3
 80414d6:	3309      	adds	r3, #9
 80414d8:	73fb      	strb	r3, [r7, #15]

	switch (resolution) // Chceck the correct value dur to resolution
 80414da:	7bfb      	ldrb	r3, [r7, #15]
 80414dc:	3b09      	subs	r3, #9
 80414de:	2b03      	cmp	r3, #3
 80414e0:	d83a      	bhi.n	8041558 <DS18B20_Read+0x130>
 80414e2:	a201      	add	r2, pc, #4	; (adr r2, 80414e8 <DS18B20_Read+0xc0>)
 80414e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80414e8:	080414f9 	.word	0x080414f9
 80414ec:	08041511 	.word	0x08041511
 80414f0:	08041529 	.word	0x08041529
 80414f4:	08041541 	.word	0x08041541
	{
		case DS18B20_Resolution_9bits:
			result = temperature*(float)DS18B20_STEP_9BIT;
 80414f8:	8a3b      	ldrh	r3, [r7, #16]
 80414fa:	ee07 3a90 	vmov	s15, r3
 80414fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8041502:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8041506:	ee67 7a87 	vmul.f32	s15, s15, s14
 804150a:	edc7 7a05 	vstr	s15, [r7, #20]
		break;
 804150e:	e025      	b.n	804155c <DS18B20_Read+0x134>
		case DS18B20_Resolution_10bits:
			result = temperature*(float)DS18B20_STEP_10BIT;
 8041510:	8a3b      	ldrh	r3, [r7, #16]
 8041512:	ee07 3a90 	vmov	s15, r3
 8041516:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 804151a:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 804151e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8041522:	edc7 7a05 	vstr	s15, [r7, #20]
		 break;
 8041526:	e019      	b.n	804155c <DS18B20_Read+0x134>
		case DS18B20_Resolution_11bits:
			result = temperature*(float)DS18B20_STEP_11BIT;
 8041528:	8a3b      	ldrh	r3, [r7, #16]
 804152a:	ee07 3a90 	vmov	s15, r3
 804152e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8041532:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8041536:	ee67 7a87 	vmul.f32	s15, s15, s14
 804153a:	edc7 7a05 	vstr	s15, [r7, #20]
		break;
 804153e:	e00d      	b.n	804155c <DS18B20_Read+0x134>
		case DS18B20_Resolution_12bits:
			result = temperature*(float)DS18B20_STEP_12BIT;
 8041540:	8a3b      	ldrh	r3, [r7, #16]
 8041542:	ee07 3a90 	vmov	s15, r3
 8041546:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 804154a:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8041578 <DS18B20_Read+0x150>
 804154e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8041552:	edc7 7a05 	vstr	s15, [r7, #20]
		 break;
 8041556:	e001      	b.n	804155c <DS18B20_Read+0x134>
		default: 
			result = 0xFF;
 8041558:	4b08      	ldr	r3, [pc, #32]	; (804157c <DS18B20_Read+0x154>)
 804155a:	617b      	str	r3, [r7, #20]
	}
	
	*destination = result;
 804155c:	683b      	ldr	r3, [r7, #0]
 804155e:	697a      	ldr	r2, [r7, #20]
 8041560:	601a      	str	r2, [r3, #0]
	
	return 1; //temperature valid
 8041562:	2301      	movs	r3, #1
}
 8041564:	4618      	mov	r0, r3
 8041566:	371c      	adds	r7, #28
 8041568:	46bd      	mov	sp, r7
 804156a:	bd90      	pop	{r4, r7, pc}
 804156c:	2000026c 	.word	0x2000026c
 8041570:	20000218 	.word	0x20000218
 8041574:	20000258 	.word	0x20000258
 8041578:	3d800000 	.word	0x3d800000
 804157c:	437f0000 	.word	0x437f0000

08041580 <DS18B20_SetResolution>:
	
	return conf;
}

uint8_t DS18B20_SetResolution(uint8_t number, DS18B20_Resolution_t resolution)
{
 8041580:	b580      	push	{r7, lr}
 8041582:	b084      	sub	sp, #16
 8041584:	af00      	add	r7, sp, #0
 8041586:	4603      	mov	r3, r0
 8041588:	460a      	mov	r2, r1
 804158a:	71fb      	strb	r3, [r7, #7]
 804158c:	4613      	mov	r3, r2
 804158e:	71bb      	strb	r3, [r7, #6]
	if( number >= TempSensorCount)
 8041590:	4b4b      	ldr	r3, [pc, #300]	; (80416c0 <DS18B20_SetResolution+0x140>)
 8041592:	781b      	ldrb	r3, [r3, #0]
 8041594:	79fa      	ldrb	r2, [r7, #7]
 8041596:	429a      	cmp	r2, r3
 8041598:	d301      	bcc.n	804159e <DS18B20_SetResolution+0x1e>
		return 0;
 804159a:	2300      	movs	r3, #0
 804159c:	e08c      	b.n	80416b8 <DS18B20_SetResolution+0x138>

	uint8_t th, tl, conf;
	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address))
 804159e:	79fb      	ldrb	r3, [r7, #7]
 80415a0:	011b      	lsls	r3, r3, #4
 80415a2:	4a48      	ldr	r2, [pc, #288]	; (80416c4 <DS18B20_SetResolution+0x144>)
 80415a4:	4413      	add	r3, r2
 80415a6:	4618      	mov	r0, r3
 80415a8:	f000 f890 	bl	80416cc <DS18B20_Is>
 80415ac:	4603      	mov	r3, r0
 80415ae:	2b00      	cmp	r3, #0
 80415b0:	d101      	bne.n	80415b6 <DS18B20_SetResolution+0x36>
		return 0;
 80415b2:	2300      	movs	r3, #0
 80415b4:	e080      	b.n	80416b8 <DS18B20_SetResolution+0x138>
	
	OneWire_Reset(&OneWire); // Reset the bus
 80415b6:	4844      	ldr	r0, [pc, #272]	; (80416c8 <DS18B20_SetResolution+0x148>)
 80415b8:	f000 fd55 	bl	8042066 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 80415bc:	79fb      	ldrb	r3, [r7, #7]
 80415be:	011b      	lsls	r3, r3, #4
 80415c0:	4a40      	ldr	r2, [pc, #256]	; (80416c4 <DS18B20_SetResolution+0x144>)
 80415c2:	4413      	add	r3, r2
 80415c4:	4619      	mov	r1, r3
 80415c6:	4840      	ldr	r0, [pc, #256]	; (80416c8 <DS18B20_SetResolution+0x148>)
 80415c8:	f000 feff 	bl	80423ca <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 80415cc:	21be      	movs	r1, #190	; 0xbe
 80415ce:	483e      	ldr	r0, [pc, #248]	; (80416c8 <DS18B20_SetResolution+0x148>)
 80415d0:	f000 fdc6 	bl	8042160 <OneWire_WriteByte>
	
	OneWire_ReadByte(&OneWire);
 80415d4:	483c      	ldr	r0, [pc, #240]	; (80416c8 <DS18B20_SetResolution+0x148>)
 80415d6:	f000 fde1 	bl	804219c <OneWire_ReadByte>
	OneWire_ReadByte(&OneWire);
 80415da:	483b      	ldr	r0, [pc, #236]	; (80416c8 <DS18B20_SetResolution+0x148>)
 80415dc:	f000 fdde 	bl	804219c <OneWire_ReadByte>
	
	th = OneWire_ReadByte(&OneWire); 	// Writing to scratchpad begins from the temperature alarms bytes
 80415e0:	4839      	ldr	r0, [pc, #228]	; (80416c8 <DS18B20_SetResolution+0x148>)
 80415e2:	f000 fddb 	bl	804219c <OneWire_ReadByte>
 80415e6:	4603      	mov	r3, r0
 80415e8:	73bb      	strb	r3, [r7, #14]
	tl = OneWire_ReadByte(&OneWire); 	// 	so i have to store them.
 80415ea:	4837      	ldr	r0, [pc, #220]	; (80416c8 <DS18B20_SetResolution+0x148>)
 80415ec:	f000 fdd6 	bl	804219c <OneWire_ReadByte>
 80415f0:	4603      	mov	r3, r0
 80415f2:	737b      	strb	r3, [r7, #13]
	conf = OneWire_ReadByte(&OneWire);	// Config byte
 80415f4:	4834      	ldr	r0, [pc, #208]	; (80416c8 <DS18B20_SetResolution+0x148>)
 80415f6:	f000 fdd1 	bl	804219c <OneWire_ReadByte>
 80415fa:	4603      	mov	r3, r0
 80415fc:	73fb      	strb	r3, [r7, #15]
	
	if (resolution == DS18B20_Resolution_9bits) // Bits setting
 80415fe:	79bb      	ldrb	r3, [r7, #6]
 8041600:	2b09      	cmp	r3, #9
 8041602:	d108      	bne.n	8041616 <DS18B20_SetResolution+0x96>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8041604:	7bfb      	ldrb	r3, [r7, #15]
 8041606:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 804160a:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 804160c:	7bfb      	ldrb	r3, [r7, #15]
 804160e:	f023 0320 	bic.w	r3, r3, #32
 8041612:	73fb      	strb	r3, [r7, #15]
 8041614:	e022      	b.n	804165c <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_10bits) 
 8041616:	79bb      	ldrb	r3, [r7, #6]
 8041618:	2b0a      	cmp	r3, #10
 804161a:	d108      	bne.n	804162e <DS18B20_SetResolution+0xae>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 804161c:	7bfb      	ldrb	r3, [r7, #15]
 804161e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8041622:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8041624:	7bfb      	ldrb	r3, [r7, #15]
 8041626:	f043 0320 	orr.w	r3, r3, #32
 804162a:	73fb      	strb	r3, [r7, #15]
 804162c:	e016      	b.n	804165c <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 804162e:	79bb      	ldrb	r3, [r7, #6]
 8041630:	2b0b      	cmp	r3, #11
 8041632:	d108      	bne.n	8041646 <DS18B20_SetResolution+0xc6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8041634:	7bfb      	ldrb	r3, [r7, #15]
 8041636:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804163a:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 804163c:	7bfb      	ldrb	r3, [r7, #15]
 804163e:	f023 0320 	bic.w	r3, r3, #32
 8041642:	73fb      	strb	r3, [r7, #15]
 8041644:	e00a      	b.n	804165c <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 8041646:	79bb      	ldrb	r3, [r7, #6]
 8041648:	2b0c      	cmp	r3, #12
 804164a:	d107      	bne.n	804165c <DS18B20_SetResolution+0xdc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 804164c:	7bfb      	ldrb	r3, [r7, #15]
 804164e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8041652:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8041654:	7bfb      	ldrb	r3, [r7, #15]
 8041656:	f043 0320 	orr.w	r3, r3, #32
 804165a:	73fb      	strb	r3, [r7, #15]
	}
	
	OneWire_Reset(&OneWire); // Reset the bus
 804165c:	481a      	ldr	r0, [pc, #104]	; (80416c8 <DS18B20_SetResolution+0x148>)
 804165e:	f000 fd02 	bl	8042066 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8041662:	79fb      	ldrb	r3, [r7, #7]
 8041664:	011b      	lsls	r3, r3, #4
 8041666:	4a17      	ldr	r2, [pc, #92]	; (80416c4 <DS18B20_SetResolution+0x144>)
 8041668:	4413      	add	r3, r2
 804166a:	4619      	mov	r1, r3
 804166c:	4816      	ldr	r0, [pc, #88]	; (80416c8 <DS18B20_SetResolution+0x148>)
 804166e:	f000 feac 	bl	80423ca <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_WSCRATCHPAD); // Write scratchpad command
 8041672:	214e      	movs	r1, #78	; 0x4e
 8041674:	4814      	ldr	r0, [pc, #80]	; (80416c8 <DS18B20_SetResolution+0x148>)
 8041676:	f000 fd73 	bl	8042160 <OneWire_WriteByte>
	
	OneWire_WriteByte(&OneWire, th); // Write 3 bytes to scratchpad
 804167a:	7bbb      	ldrb	r3, [r7, #14]
 804167c:	4619      	mov	r1, r3
 804167e:	4812      	ldr	r0, [pc, #72]	; (80416c8 <DS18B20_SetResolution+0x148>)
 8041680:	f000 fd6e 	bl	8042160 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, tl);
 8041684:	7b7b      	ldrb	r3, [r7, #13]
 8041686:	4619      	mov	r1, r3
 8041688:	480f      	ldr	r0, [pc, #60]	; (80416c8 <DS18B20_SetResolution+0x148>)
 804168a:	f000 fd69 	bl	8042160 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, conf);
 804168e:	7bfb      	ldrb	r3, [r7, #15]
 8041690:	4619      	mov	r1, r3
 8041692:	480d      	ldr	r0, [pc, #52]	; (80416c8 <DS18B20_SetResolution+0x148>)
 8041694:	f000 fd64 	bl	8042160 <OneWire_WriteByte>
	
	OneWire_Reset(&OneWire); // Reset the bus
 8041698:	480b      	ldr	r0, [pc, #44]	; (80416c8 <DS18B20_SetResolution+0x148>)
 804169a:	f000 fce4 	bl	8042066 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 804169e:	79fb      	ldrb	r3, [r7, #7]
 80416a0:	011b      	lsls	r3, r3, #4
 80416a2:	4a08      	ldr	r2, [pc, #32]	; (80416c4 <DS18B20_SetResolution+0x144>)
 80416a4:	4413      	add	r3, r2
 80416a6:	4619      	mov	r1, r3
 80416a8:	4807      	ldr	r0, [pc, #28]	; (80416c8 <DS18B20_SetResolution+0x148>)
 80416aa:	f000 fe8e 	bl	80423ca <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_CPYSCRATCHPAD); // Copy scratchpad to EEPROM
 80416ae:	2148      	movs	r1, #72	; 0x48
 80416b0:	4805      	ldr	r0, [pc, #20]	; (80416c8 <DS18B20_SetResolution+0x148>)
 80416b2:	f000 fd55 	bl	8042160 <OneWire_WriteByte>
	
	return 1;
 80416b6:	2301      	movs	r3, #1
}
 80416b8:	4618      	mov	r0, r3
 80416ba:	3710      	adds	r7, #16
 80416bc:	46bd      	mov	sp, r7
 80416be:	bd80      	pop	{r7, pc}
 80416c0:	2000026c 	.word	0x2000026c
 80416c4:	20000218 	.word	0x20000218
 80416c8:	20000258 	.word	0x20000258

080416cc <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t* ROM)
{
 80416cc:	b480      	push	{r7}
 80416ce:	b083      	sub	sp, #12
 80416d0:	af00      	add	r7, sp, #0
 80416d2:	6078      	str	r0, [r7, #4]
	if (*ROM == DS18B20_FAMILY_CODE) // Check family code
 80416d4:	687b      	ldr	r3, [r7, #4]
 80416d6:	781b      	ldrb	r3, [r3, #0]
 80416d8:	2b28      	cmp	r3, #40	; 0x28
 80416da:	d101      	bne.n	80416e0 <DS18B20_Is+0x14>
		return 1;
 80416dc:	2301      	movs	r3, #1
 80416de:	e000      	b.n	80416e2 <DS18B20_Is+0x16>
	return 0;
 80416e0:	2300      	movs	r3, #0
}
 80416e2:	4618      	mov	r0, r3
 80416e4:	370c      	adds	r7, #12
 80416e6:	46bd      	mov	sp, r7
 80416e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80416ec:	4770      	bx	lr
	...

080416f0 <DS18B20_AllDone>:

uint8_t DS18B20_AllDone(void)
{
 80416f0:	b580      	push	{r7, lr}
 80416f2:	af00      	add	r7, sp, #0
	return OneWire_ReadBit(&OneWire); // Bus is down - busy
 80416f4:	4802      	ldr	r0, [pc, #8]	; (8041700 <DS18B20_AllDone+0x10>)
 80416f6:	f000 fd09 	bl	804210c <OneWire_ReadBit>
 80416fa:	4603      	mov	r3, r0
}
 80416fc:	4618      	mov	r0, r3
 80416fe:	bd80      	pop	{r7, pc}
 8041700:	20000258 	.word	0x20000258

08041704 <DS18B20_ReadAll>:

void DS18B20_ReadAll(void)
{
 8041704:	b590      	push	{r4, r7, lr}
 8041706:	b083      	sub	sp, #12
 8041708:	af00      	add	r7, sp, #0
	uint8_t i;

	if (DS18B20_AllDone())
 804170a:	f7ff fff1 	bl	80416f0 <DS18B20_AllDone>
 804170e:	4603      	mov	r3, r0
 8041710:	2b00      	cmp	r3, #0
 8041712:	d02e      	beq.n	8041772 <DS18B20_ReadAll+0x6e>
	{
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 8041714:	2300      	movs	r3, #0
 8041716:	71fb      	strb	r3, [r7, #7]
 8041718:	e026      	b.n	8041768 <DS18B20_ReadAll+0x64>
		{
			ds18b20[i].ValidDataFlag = 0;
 804171a:	79fb      	ldrb	r3, [r7, #7]
 804171c:	4a17      	ldr	r2, [pc, #92]	; (804177c <DS18B20_ReadAll+0x78>)
 804171e:	011b      	lsls	r3, r3, #4
 8041720:	4413      	add	r3, r2
 8041722:	330c      	adds	r3, #12
 8041724:	2200      	movs	r2, #0
 8041726:	701a      	strb	r2, [r3, #0]

			if (DS18B20_Is((uint8_t*)&ds18b20[i].Address))
 8041728:	79fb      	ldrb	r3, [r7, #7]
 804172a:	011b      	lsls	r3, r3, #4
 804172c:	4a13      	ldr	r2, [pc, #76]	; (804177c <DS18B20_ReadAll+0x78>)
 804172e:	4413      	add	r3, r2
 8041730:	4618      	mov	r0, r3
 8041732:	f7ff ffcb 	bl	80416cc <DS18B20_Is>
 8041736:	4603      	mov	r3, r0
 8041738:	2b00      	cmp	r3, #0
 804173a:	d012      	beq.n	8041762 <DS18B20_ReadAll+0x5e>
			{
				ds18b20[i].ValidDataFlag = DS18B20_Read(i, &ds18b20[i].Temperature); // Read single sensor
 804173c:	79fb      	ldrb	r3, [r7, #7]
 804173e:	011b      	lsls	r3, r3, #4
 8041740:	3308      	adds	r3, #8
 8041742:	4a0e      	ldr	r2, [pc, #56]	; (804177c <DS18B20_ReadAll+0x78>)
 8041744:	441a      	add	r2, r3
 8041746:	79fc      	ldrb	r4, [r7, #7]
 8041748:	79fb      	ldrb	r3, [r7, #7]
 804174a:	4611      	mov	r1, r2
 804174c:	4618      	mov	r0, r3
 804174e:	f7ff fe6b 	bl	8041428 <DS18B20_Read>
 8041752:	4603      	mov	r3, r0
 8041754:	4619      	mov	r1, r3
 8041756:	4a09      	ldr	r2, [pc, #36]	; (804177c <DS18B20_ReadAll+0x78>)
 8041758:	0123      	lsls	r3, r4, #4
 804175a:	4413      	add	r3, r2
 804175c:	330c      	adds	r3, #12
 804175e:	460a      	mov	r2, r1
 8041760:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 8041762:	79fb      	ldrb	r3, [r7, #7]
 8041764:	3301      	adds	r3, #1
 8041766:	71fb      	strb	r3, [r7, #7]
 8041768:	4b05      	ldr	r3, [pc, #20]	; (8041780 <DS18B20_ReadAll+0x7c>)
 804176a:	781b      	ldrb	r3, [r3, #0]
 804176c:	79fa      	ldrb	r2, [r7, #7]
 804176e:	429a      	cmp	r2, r3
 8041770:	d3d3      	bcc.n	804171a <DS18B20_ReadAll+0x16>
			}
		}
	}
}
 8041772:	bf00      	nop
 8041774:	370c      	adds	r7, #12
 8041776:	46bd      	mov	sp, r7
 8041778:	bd90      	pop	{r4, r7, pc}
 804177a:	bf00      	nop
 804177c:	20000218 	.word	0x20000218
 8041780:	2000026c 	.word	0x2000026c

08041784 <DS18B20_GetROM>:

void DS18B20_GetROM(uint8_t number, uint8_t* ROM)
{
 8041784:	b480      	push	{r7}
 8041786:	b085      	sub	sp, #20
 8041788:	af00      	add	r7, sp, #0
 804178a:	4603      	mov	r3, r0
 804178c:	6039      	str	r1, [r7, #0]
 804178e:	71fb      	strb	r3, [r7, #7]
	if( number >= TempSensorCount)
 8041790:	4b11      	ldr	r3, [pc, #68]	; (80417d8 <DS18B20_GetROM+0x54>)
 8041792:	781b      	ldrb	r3, [r3, #0]
 8041794:	79fa      	ldrb	r2, [r7, #7]
 8041796:	429a      	cmp	r2, r3
 8041798:	d302      	bcc.n	80417a0 <DS18B20_GetROM+0x1c>
		number = TempSensorCount;
 804179a:	4b0f      	ldr	r3, [pc, #60]	; (80417d8 <DS18B20_GetROM+0x54>)
 804179c:	781b      	ldrb	r3, [r3, #0]
 804179e:	71fb      	strb	r3, [r7, #7]

	uint8_t i;

	for(i = 0; i < 8; i++)
 80417a0:	2300      	movs	r3, #0
 80417a2:	73fb      	strb	r3, [r7, #15]
 80417a4:	e00d      	b.n	80417c2 <DS18B20_GetROM+0x3e>
		ROM[i] = ds18b20[number].Address[i];
 80417a6:	79f9      	ldrb	r1, [r7, #7]
 80417a8:	7bfa      	ldrb	r2, [r7, #15]
 80417aa:	7bfb      	ldrb	r3, [r7, #15]
 80417ac:	6838      	ldr	r0, [r7, #0]
 80417ae:	4403      	add	r3, r0
 80417b0:	480a      	ldr	r0, [pc, #40]	; (80417dc <DS18B20_GetROM+0x58>)
 80417b2:	0109      	lsls	r1, r1, #4
 80417b4:	4401      	add	r1, r0
 80417b6:	440a      	add	r2, r1
 80417b8:	7812      	ldrb	r2, [r2, #0]
 80417ba:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 8; i++)
 80417bc:	7bfb      	ldrb	r3, [r7, #15]
 80417be:	3301      	adds	r3, #1
 80417c0:	73fb      	strb	r3, [r7, #15]
 80417c2:	7bfb      	ldrb	r3, [r7, #15]
 80417c4:	2b07      	cmp	r3, #7
 80417c6:	d9ee      	bls.n	80417a6 <DS18B20_GetROM+0x22>
}
 80417c8:	bf00      	nop
 80417ca:	bf00      	nop
 80417cc:	3714      	adds	r7, #20
 80417ce:	46bd      	mov	sp, r7
 80417d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80417d4:	4770      	bx	lr
 80417d6:	bf00      	nop
 80417d8:	2000026c 	.word	0x2000026c
 80417dc:	20000218 	.word	0x20000218

080417e0 <DS18B20_Quantity>:
	for(i = 0; i < 8; i++)
		ds18b20[number].Address[i] = ROM[i]; // Write ROM into sensor's structure
}

uint8_t DS18B20_Quantity(void)
{
 80417e0:	b480      	push	{r7}
 80417e2:	af00      	add	r7, sp, #0
	return TempSensorCount;
 80417e4:	4b03      	ldr	r3, [pc, #12]	; (80417f4 <DS18B20_Quantity+0x14>)
 80417e6:	781b      	ldrb	r3, [r3, #0]
}
 80417e8:	4618      	mov	r0, r3
 80417ea:	46bd      	mov	sp, r7
 80417ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80417f0:	4770      	bx	lr
 80417f2:	bf00      	nop
 80417f4:	2000026c 	.word	0x2000026c

080417f8 <DS18B20_GetTemperature>:

uint8_t DS18B20_GetTemperature(uint8_t number, float* destination)
{
 80417f8:	b480      	push	{r7}
 80417fa:	b083      	sub	sp, #12
 80417fc:	af00      	add	r7, sp, #0
 80417fe:	4603      	mov	r3, r0
 8041800:	6039      	str	r1, [r7, #0]
 8041802:	71fb      	strb	r3, [r7, #7]
	if(!ds18b20[number].ValidDataFlag)
 8041804:	79fb      	ldrb	r3, [r7, #7]
 8041806:	4a0c      	ldr	r2, [pc, #48]	; (8041838 <DS18B20_GetTemperature+0x40>)
 8041808:	011b      	lsls	r3, r3, #4
 804180a:	4413      	add	r3, r2
 804180c:	330c      	adds	r3, #12
 804180e:	781b      	ldrb	r3, [r3, #0]
 8041810:	2b00      	cmp	r3, #0
 8041812:	d101      	bne.n	8041818 <DS18B20_GetTemperature+0x20>
		return 0;
 8041814:	2300      	movs	r3, #0
 8041816:	e008      	b.n	804182a <DS18B20_GetTemperature+0x32>

	*destination = ds18b20[number].Temperature;
 8041818:	79fb      	ldrb	r3, [r7, #7]
 804181a:	4a07      	ldr	r2, [pc, #28]	; (8041838 <DS18B20_GetTemperature+0x40>)
 804181c:	011b      	lsls	r3, r3, #4
 804181e:	4413      	add	r3, r2
 8041820:	3308      	adds	r3, #8
 8041822:	681a      	ldr	r2, [r3, #0]
 8041824:	683b      	ldr	r3, [r7, #0]
 8041826:	601a      	str	r2, [r3, #0]
	return 1;
 8041828:	2301      	movs	r3, #1

}
 804182a:	4618      	mov	r0, r3
 804182c:	370c      	adds	r7, #12
 804182e:	46bd      	mov	sp, r7
 8041830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041834:	4770      	bx	lr
 8041836:	bf00      	nop
 8041838:	20000218 	.word	0x20000218

0804183c <DS18B20_Config>:

void DS18B20_Config(DS18B20_Resolution_t resolution)
{
 804183c:	b580      	push	{r7, lr}
 804183e:	b084      	sub	sp, #16
 8041840:	af00      	add	r7, sp, #0
 8041842:	4603      	mov	r3, r0
 8041844:	71fb      	strb	r3, [r7, #7]
	uint8_t next = 0, i = 0, j;
 8041846:	2300      	movs	r3, #0
 8041848:	73fb      	strb	r3, [r7, #15]
 804184a:	2300      	movs	r3, #0
 804184c:	73bb      	strb	r3, [r7, #14]
	OneWire_Init(&OneWire, DS18B20_GPIO_Port, DS18B20_Pin); // Init OneWire bus
 804184e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8041852:	491f      	ldr	r1, [pc, #124]	; (80418d0 <DS18B20_Config+0x94>)
 8041854:	481f      	ldr	r0, [pc, #124]	; (80418d4 <DS18B20_Config+0x98>)
 8041856:	f000 fdf5 	bl	8042444 <OneWire_Init>

	next = OneWire_First(&OneWire); // Search first OneWire device
 804185a:	481e      	ldr	r0, [pc, #120]	; (80418d4 <DS18B20_Config+0x98>)
 804185c:	f000 fd98 	bl	8042390 <OneWire_First>
 8041860:	4603      	mov	r3, r0
 8041862:	73fb      	strb	r3, [r7, #15]
	while(next)
 8041864:	e018      	b.n	8041898 <DS18B20_Config+0x5c>
	{
		TempSensorCount++;
 8041866:	4b1c      	ldr	r3, [pc, #112]	; (80418d8 <DS18B20_Config+0x9c>)
 8041868:	781b      	ldrb	r3, [r3, #0]
 804186a:	3301      	adds	r3, #1
 804186c:	b2da      	uxtb	r2, r3
 804186e:	4b1a      	ldr	r3, [pc, #104]	; (80418d8 <DS18B20_Config+0x9c>)
 8041870:	701a      	strb	r2, [r3, #0]
		OneWire_GetFullROM(&OneWire, (uint8_t*)&ds18b20[i++].Address); // Get the ROM of next sensor
 8041872:	7bbb      	ldrb	r3, [r7, #14]
 8041874:	1c5a      	adds	r2, r3, #1
 8041876:	73ba      	strb	r2, [r7, #14]
 8041878:	011b      	lsls	r3, r3, #4
 804187a:	4a18      	ldr	r2, [pc, #96]	; (80418dc <DS18B20_Config+0xa0>)
 804187c:	4413      	add	r3, r2
 804187e:	4619      	mov	r1, r3
 8041880:	4814      	ldr	r0, [pc, #80]	; (80418d4 <DS18B20_Config+0x98>)
 8041882:	f000 fdc1 	bl	8042408 <OneWire_GetFullROM>
		next = OneWire_Next(&OneWire);
 8041886:	4813      	ldr	r0, [pc, #76]	; (80418d4 <DS18B20_Config+0x98>)
 8041888:	f000 fd92 	bl	80423b0 <OneWire_Next>
 804188c:	4603      	mov	r3, r0
 804188e:	73fb      	strb	r3, [r7, #15]
		if(TempSensorCount >= _DS18B20_MAX_SENSORS) // More sensors than set maximum is not allowed
 8041890:	4b11      	ldr	r3, [pc, #68]	; (80418d8 <DS18B20_Config+0x9c>)
 8041892:	781b      	ldrb	r3, [r3, #0]
 8041894:	2b03      	cmp	r3, #3
 8041896:	d803      	bhi.n	80418a0 <DS18B20_Config+0x64>
	while(next)
 8041898:	7bfb      	ldrb	r3, [r7, #15]
 804189a:	2b00      	cmp	r3, #0
 804189c:	d1e3      	bne.n	8041866 <DS18B20_Config+0x2a>
 804189e:	e000      	b.n	80418a2 <DS18B20_Config+0x66>
			break;
 80418a0:	bf00      	nop
	}

	for(j = 0; j < i; j++)
 80418a2:	2300      	movs	r3, #0
 80418a4:	737b      	strb	r3, [r7, #13]
 80418a6:	e00a      	b.n	80418be <DS18B20_Config+0x82>
	{
		DS18B20_SetResolution(j, resolution); // Set the initial resolution to sensor
 80418a8:	79fa      	ldrb	r2, [r7, #7]
 80418aa:	7b7b      	ldrb	r3, [r7, #13]
 80418ac:	4611      	mov	r1, r2
 80418ae:	4618      	mov	r0, r3
 80418b0:	f7ff fe66 	bl	8041580 <DS18B20_SetResolution>

		DS18B20_StartAll(); // Start conversion on all sensors
 80418b4:	f7ff fda6 	bl	8041404 <DS18B20_StartAll>
	for(j = 0; j < i; j++)
 80418b8:	7b7b      	ldrb	r3, [r7, #13]
 80418ba:	3301      	adds	r3, #1
 80418bc:	737b      	strb	r3, [r7, #13]
 80418be:	7b7a      	ldrb	r2, [r7, #13]
 80418c0:	7bbb      	ldrb	r3, [r7, #14]
 80418c2:	429a      	cmp	r2, r3
 80418c4:	d3f0      	bcc.n	80418a8 <DS18B20_Config+0x6c>
	}
}
 80418c6:	bf00      	nop
 80418c8:	bf00      	nop
 80418ca:	3710      	adds	r7, #16
 80418cc:	46bd      	mov	sp, r7
 80418ce:	bd80      	pop	{r7, pc}
 80418d0:	40020000 	.word	0x40020000
 80418d4:	20000258 	.word	0x20000258
 80418d8:	2000026c 	.word	0x2000026c
 80418dc:	20000218 	.word	0x20000218

080418e0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80418e0:	b480      	push	{r7}
 80418e2:	b085      	sub	sp, #20
 80418e4:	af00      	add	r7, sp, #0
 80418e6:	60f8      	str	r0, [r7, #12]
 80418e8:	60b9      	str	r1, [r7, #8]
 80418ea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80418ec:	68fb      	ldr	r3, [r7, #12]
 80418ee:	4a07      	ldr	r2, [pc, #28]	; (804190c <vApplicationGetIdleTaskMemory+0x2c>)
 80418f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80418f2:	68bb      	ldr	r3, [r7, #8]
 80418f4:	4a06      	ldr	r2, [pc, #24]	; (8041910 <vApplicationGetIdleTaskMemory+0x30>)
 80418f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80418f8:	687b      	ldr	r3, [r7, #4]
 80418fa:	2280      	movs	r2, #128	; 0x80
 80418fc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80418fe:	bf00      	nop
 8041900:	3714      	adds	r7, #20
 8041902:	46bd      	mov	sp, r7
 8041904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041908:	4770      	bx	lr
 804190a:	bf00      	nop
 804190c:	20000274 	.word	0x20000274
 8041910:	20000328 	.word	0x20000328

08041914 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8041914:	b5b0      	push	{r4, r5, r7, lr}
 8041916:	b088      	sub	sp, #32
 8041918:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 804191a:	4b0a      	ldr	r3, [pc, #40]	; (8041944 <MX_FREERTOS_Init+0x30>)
 804191c:	1d3c      	adds	r4, r7, #4
 804191e:	461d      	mov	r5, r3
 8041920:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8041922:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8041924:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8041928:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 804192c:	1d3b      	adds	r3, r7, #4
 804192e:	2100      	movs	r1, #0
 8041930:	4618      	mov	r0, r3
 8041932:	f004 f85e 	bl	80459f2 <osThreadCreate>
 8041936:	4603      	mov	r3, r0
 8041938:	4a03      	ldr	r2, [pc, #12]	; (8041948 <MX_FREERTOS_Init+0x34>)
 804193a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 804193c:	bf00      	nop
 804193e:	3720      	adds	r7, #32
 8041940:	46bd      	mov	sp, r7
 8041942:	bdb0      	pop	{r4, r5, r7, pc}
 8041944:	08049ebc 	.word	0x08049ebc
 8041948:	20000270 	.word	0x20000270

0804194c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 804194c:	b580      	push	{r7, lr}
 804194e:	b082      	sub	sp, #8
 8041950:	af00      	add	r7, sp, #0
 8041952:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8041954:	2001      	movs	r0, #1
 8041956:	f004 f898 	bl	8045a8a <osDelay>
 804195a:	e7fb      	b.n	8041954 <StartDefaultTask+0x8>

0804195c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 804195c:	b580      	push	{r7, lr}
 804195e:	b08a      	sub	sp, #40	; 0x28
 8041960:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8041962:	f107 0314 	add.w	r3, r7, #20
 8041966:	2200      	movs	r2, #0
 8041968:	601a      	str	r2, [r3, #0]
 804196a:	605a      	str	r2, [r3, #4]
 804196c:	609a      	str	r2, [r3, #8]
 804196e:	60da      	str	r2, [r3, #12]
 8041970:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8041972:	2300      	movs	r3, #0
 8041974:	613b      	str	r3, [r7, #16]
 8041976:	4b3f      	ldr	r3, [pc, #252]	; (8041a74 <MX_GPIO_Init+0x118>)
 8041978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804197a:	4a3e      	ldr	r2, [pc, #248]	; (8041a74 <MX_GPIO_Init+0x118>)
 804197c:	f043 0304 	orr.w	r3, r3, #4
 8041980:	6313      	str	r3, [r2, #48]	; 0x30
 8041982:	4b3c      	ldr	r3, [pc, #240]	; (8041a74 <MX_GPIO_Init+0x118>)
 8041984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041986:	f003 0304 	and.w	r3, r3, #4
 804198a:	613b      	str	r3, [r7, #16]
 804198c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 804198e:	2300      	movs	r3, #0
 8041990:	60fb      	str	r3, [r7, #12]
 8041992:	4b38      	ldr	r3, [pc, #224]	; (8041a74 <MX_GPIO_Init+0x118>)
 8041994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041996:	4a37      	ldr	r2, [pc, #220]	; (8041a74 <MX_GPIO_Init+0x118>)
 8041998:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 804199c:	6313      	str	r3, [r2, #48]	; 0x30
 804199e:	4b35      	ldr	r3, [pc, #212]	; (8041a74 <MX_GPIO_Init+0x118>)
 80419a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80419a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80419a6:	60fb      	str	r3, [r7, #12]
 80419a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80419aa:	2300      	movs	r3, #0
 80419ac:	60bb      	str	r3, [r7, #8]
 80419ae:	4b31      	ldr	r3, [pc, #196]	; (8041a74 <MX_GPIO_Init+0x118>)
 80419b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80419b2:	4a30      	ldr	r2, [pc, #192]	; (8041a74 <MX_GPIO_Init+0x118>)
 80419b4:	f043 0301 	orr.w	r3, r3, #1
 80419b8:	6313      	str	r3, [r2, #48]	; 0x30
 80419ba:	4b2e      	ldr	r3, [pc, #184]	; (8041a74 <MX_GPIO_Init+0x118>)
 80419bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80419be:	f003 0301 	and.w	r3, r3, #1
 80419c2:	60bb      	str	r3, [r7, #8]
 80419c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80419c6:	2300      	movs	r3, #0
 80419c8:	607b      	str	r3, [r7, #4]
 80419ca:	4b2a      	ldr	r3, [pc, #168]	; (8041a74 <MX_GPIO_Init+0x118>)
 80419cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80419ce:	4a29      	ldr	r2, [pc, #164]	; (8041a74 <MX_GPIO_Init+0x118>)
 80419d0:	f043 0302 	orr.w	r3, r3, #2
 80419d4:	6313      	str	r3, [r2, #48]	; 0x30
 80419d6:	4b27      	ldr	r3, [pc, #156]	; (8041a74 <MX_GPIO_Init+0x118>)
 80419d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80419da:	f003 0302 	and.w	r3, r3, #2
 80419de:	607b      	str	r3, [r7, #4]
 80419e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DS18B20_Pin, GPIO_PIN_RESET);
 80419e2:	2200      	movs	r2, #0
 80419e4:	f44f 7190 	mov.w	r1, #288	; 0x120
 80419e8:	4823      	ldr	r0, [pc, #140]	; (8041a78 <MX_GPIO_Init+0x11c>)
 80419ea:	f001 faed 	bl	8042fc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 80419ee:	2200      	movs	r2, #0
 80419f0:	2120      	movs	r1, #32
 80419f2:	4822      	ldr	r0, [pc, #136]	; (8041a7c <MX_GPIO_Init+0x120>)
 80419f4:	f001 fae8 	bl	8042fc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80419f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80419fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80419fe:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8041a02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8041a04:	2300      	movs	r3, #0
 8041a06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8041a08:	f107 0314 	add.w	r3, r7, #20
 8041a0c:	4619      	mov	r1, r3
 8041a0e:	481b      	ldr	r0, [pc, #108]	; (8041a7c <MX_GPIO_Init+0x120>)
 8041a10:	f001 f93e 	bl	8042c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8041a14:	2320      	movs	r3, #32
 8041a16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8041a18:	2301      	movs	r3, #1
 8041a1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8041a1c:	2300      	movs	r3, #0
 8041a1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8041a20:	2300      	movs	r3, #0
 8041a22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8041a24:	f107 0314 	add.w	r3, r7, #20
 8041a28:	4619      	mov	r1, r3
 8041a2a:	4813      	ldr	r0, [pc, #76]	; (8041a78 <MX_GPIO_Init+0x11c>)
 8041a2c:	f001 f930 	bl	8042c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED4_Pin;
 8041a30:	2320      	movs	r3, #32
 8041a32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8041a34:	2301      	movs	r3, #1
 8041a36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8041a38:	2300      	movs	r3, #0
 8041a3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8041a3c:	2300      	movs	r3, #0
 8041a3e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 8041a40:	f107 0314 	add.w	r3, r7, #20
 8041a44:	4619      	mov	r1, r3
 8041a46:	480d      	ldr	r0, [pc, #52]	; (8041a7c <MX_GPIO_Init+0x120>)
 8041a48:	f001 f922 	bl	8042c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DS18B20_Pin;
 8041a4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8041a50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8041a52:	2311      	movs	r3, #17
 8041a54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8041a56:	2301      	movs	r3, #1
 8041a58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8041a5a:	2300      	movs	r3, #0
 8041a5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DS18B20_GPIO_Port, &GPIO_InitStruct);
 8041a5e:	f107 0314 	add.w	r3, r7, #20
 8041a62:	4619      	mov	r1, r3
 8041a64:	4804      	ldr	r0, [pc, #16]	; (8041a78 <MX_GPIO_Init+0x11c>)
 8041a66:	f001 f913 	bl	8042c90 <HAL_GPIO_Init>

}
 8041a6a:	bf00      	nop
 8041a6c:	3728      	adds	r7, #40	; 0x28
 8041a6e:	46bd      	mov	sp, r7
 8041a70:	bd80      	pop	{r7, pc}
 8041a72:	bf00      	nop
 8041a74:	40023800 	.word	0x40023800
 8041a78:	40020000 	.word	0x40020000
 8041a7c:	40020800 	.word	0x40020800

08041a80 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8041a80:	b580      	push	{r7, lr}
 8041a82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8041a84:	4b12      	ldr	r3, [pc, #72]	; (8041ad0 <MX_I2C1_Init+0x50>)
 8041a86:	4a13      	ldr	r2, [pc, #76]	; (8041ad4 <MX_I2C1_Init+0x54>)
 8041a88:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8041a8a:	4b11      	ldr	r3, [pc, #68]	; (8041ad0 <MX_I2C1_Init+0x50>)
 8041a8c:	4a12      	ldr	r2, [pc, #72]	; (8041ad8 <MX_I2C1_Init+0x58>)
 8041a8e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8041a90:	4b0f      	ldr	r3, [pc, #60]	; (8041ad0 <MX_I2C1_Init+0x50>)
 8041a92:	2200      	movs	r2, #0
 8041a94:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8041a96:	4b0e      	ldr	r3, [pc, #56]	; (8041ad0 <MX_I2C1_Init+0x50>)
 8041a98:	2200      	movs	r2, #0
 8041a9a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8041a9c:	4b0c      	ldr	r3, [pc, #48]	; (8041ad0 <MX_I2C1_Init+0x50>)
 8041a9e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8041aa2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8041aa4:	4b0a      	ldr	r3, [pc, #40]	; (8041ad0 <MX_I2C1_Init+0x50>)
 8041aa6:	2200      	movs	r2, #0
 8041aa8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8041aaa:	4b09      	ldr	r3, [pc, #36]	; (8041ad0 <MX_I2C1_Init+0x50>)
 8041aac:	2200      	movs	r2, #0
 8041aae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8041ab0:	4b07      	ldr	r3, [pc, #28]	; (8041ad0 <MX_I2C1_Init+0x50>)
 8041ab2:	2200      	movs	r2, #0
 8041ab4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8041ab6:	4b06      	ldr	r3, [pc, #24]	; (8041ad0 <MX_I2C1_Init+0x50>)
 8041ab8:	2200      	movs	r2, #0
 8041aba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8041abc:	4804      	ldr	r0, [pc, #16]	; (8041ad0 <MX_I2C1_Init+0x50>)
 8041abe:	f001 fab7 	bl	8043030 <HAL_I2C_Init>
 8041ac2:	4603      	mov	r3, r0
 8041ac4:	2b00      	cmp	r3, #0
 8041ac6:	d001      	beq.n	8041acc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8041ac8:	f000 fa54 	bl	8041f74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8041acc:	bf00      	nop
 8041ace:	bd80      	pop	{r7, pc}
 8041ad0:	20000528 	.word	0x20000528
 8041ad4:	40005400 	.word	0x40005400
 8041ad8:	000186a0 	.word	0x000186a0

08041adc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8041adc:	b580      	push	{r7, lr}
 8041ade:	b08a      	sub	sp, #40	; 0x28
 8041ae0:	af00      	add	r7, sp, #0
 8041ae2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8041ae4:	f107 0314 	add.w	r3, r7, #20
 8041ae8:	2200      	movs	r2, #0
 8041aea:	601a      	str	r2, [r3, #0]
 8041aec:	605a      	str	r2, [r3, #4]
 8041aee:	609a      	str	r2, [r3, #8]
 8041af0:	60da      	str	r2, [r3, #12]
 8041af2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8041af4:	687b      	ldr	r3, [r7, #4]
 8041af6:	681b      	ldr	r3, [r3, #0]
 8041af8:	4a19      	ldr	r2, [pc, #100]	; (8041b60 <HAL_I2C_MspInit+0x84>)
 8041afa:	4293      	cmp	r3, r2
 8041afc:	d12c      	bne.n	8041b58 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8041afe:	2300      	movs	r3, #0
 8041b00:	613b      	str	r3, [r7, #16]
 8041b02:	4b18      	ldr	r3, [pc, #96]	; (8041b64 <HAL_I2C_MspInit+0x88>)
 8041b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041b06:	4a17      	ldr	r2, [pc, #92]	; (8041b64 <HAL_I2C_MspInit+0x88>)
 8041b08:	f043 0302 	orr.w	r3, r3, #2
 8041b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8041b0e:	4b15      	ldr	r3, [pc, #84]	; (8041b64 <HAL_I2C_MspInit+0x88>)
 8041b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041b12:	f003 0302 	and.w	r3, r3, #2
 8041b16:	613b      	str	r3, [r7, #16]
 8041b18:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8041b1a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8041b1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8041b20:	2312      	movs	r3, #18
 8041b22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8041b24:	2300      	movs	r3, #0
 8041b26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8041b28:	2303      	movs	r3, #3
 8041b2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8041b2c:	2304      	movs	r3, #4
 8041b2e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8041b30:	f107 0314 	add.w	r3, r7, #20
 8041b34:	4619      	mov	r1, r3
 8041b36:	480c      	ldr	r0, [pc, #48]	; (8041b68 <HAL_I2C_MspInit+0x8c>)
 8041b38:	f001 f8aa 	bl	8042c90 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8041b3c:	2300      	movs	r3, #0
 8041b3e:	60fb      	str	r3, [r7, #12]
 8041b40:	4b08      	ldr	r3, [pc, #32]	; (8041b64 <HAL_I2C_MspInit+0x88>)
 8041b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041b44:	4a07      	ldr	r2, [pc, #28]	; (8041b64 <HAL_I2C_MspInit+0x88>)
 8041b46:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8041b4a:	6413      	str	r3, [r2, #64]	; 0x40
 8041b4c:	4b05      	ldr	r3, [pc, #20]	; (8041b64 <HAL_I2C_MspInit+0x88>)
 8041b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041b50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8041b54:	60fb      	str	r3, [r7, #12]
 8041b56:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8041b58:	bf00      	nop
 8041b5a:	3728      	adds	r7, #40	; 0x28
 8041b5c:	46bd      	mov	sp, r7
 8041b5e:	bd80      	pop	{r7, pc}
 8041b60:	40005400 	.word	0x40005400
 8041b64:	40023800 	.word	0x40023800
 8041b68:	40020400 	.word	0x40020400

08041b6c <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE {
 8041b6c:	b580      	push	{r7, lr}
 8041b6e:	b082      	sub	sp, #8
 8041b70:	af00      	add	r7, sp, #0
 8041b72:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) &ch, 1, HAL_MAX_DELAY);
 8041b74:	1d39      	adds	r1, r7, #4
 8041b76:	f04f 33ff 	mov.w	r3, #4294967295
 8041b7a:	2201      	movs	r2, #1
 8041b7c:	4803      	ldr	r0, [pc, #12]	; (8041b8c <__io_putchar+0x20>)
 8041b7e:	f003 fba4 	bl	80452ca <HAL_UART_Transmit>
	return ch;
 8041b82:	687b      	ldr	r3, [r7, #4]
}
 8041b84:	4618      	mov	r0, r3
 8041b86:	3708      	adds	r7, #8
 8041b88:	46bd      	mov	sp, r7
 8041b8a:	bd80      	pop	{r7, pc}
 8041b8c:	2000061c 	.word	0x2000061c

08041b90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8041b90:	b580      	push	{r7, lr}
 8041b92:	b088      	sub	sp, #32
 8041b94:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8041b96:	f000 ff33 	bl	8042a00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8041b9a:	f000 f843 	bl	8041c24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8041b9e:	f7ff fedd 	bl	804195c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8041ba2:	f000 fe91 	bl	80428c8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8041ba6:	f7ff ff6b 	bl	8041a80 <MX_I2C1_Init>
  MX_TIM1_Init();
 8041baa:	f000 fe15 	bl	80427d8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

	DS18B20_Config(DS18B20_Resolution_12bits);// olyan mintha a mutex eltt kellene lennie...
 8041bae:	200c      	movs	r0, #12
 8041bb0:	f7ff fe44 	bl	804183c <DS18B20_Config>

//	DS18B20_Config(DS18B20_Resolution_12bits);//ennek itt kell lennie, mert klnben nem mkdik :D
	//ha be akarom tenni pl. a Ds18b20_Init()-be akkor mr nem j... lehal a led taszk is...
	printf("\r\n************** APPLICATION *************\r\n");
 8041bb4:	4815      	ldr	r0, [pc, #84]	; (8041c0c <main+0x7c>)
 8041bb6:	f006 f81f 	bl	8047bf8 <puts>
	printf("****************************************\r\n");
 8041bba:	4815      	ldr	r0, [pc, #84]	; (8041c10 <main+0x80>)
 8041bbc:	f006 f81c 	bl	8047bf8 <puts>

	printf("Next version\r\n");
 8041bc0:	4814      	ldr	r0, [pc, #80]	; (8041c14 <main+0x84>)
 8041bc2:	f006 f819 	bl	8047bf8 <puts>

	//mutex_id = osMutexCreate  (osMutex (MutexIsr));
	// szksge van a mutexre is... n ezt komolyan nem rtem...
	// nincs amgy error handlerbe ilyenkor...

	Bmp180_Init(osPriorityNormal);
 8041bc6:	2000      	movs	r0, #0
 8041bc8:	f000 f93c 	bl	8041e44 <Bmp180_Init>
	// pedig mutexet is prbltam
	// nha az els kirs utn lefagy, de beakasztja a ledvillogtat taszkot is...

	//asszem megvan :D
	// csak tbb mneria kellett neki (256)
	Ds18b20_Init(osPriorityNormal);
 8041bcc:	2000      	movs	r0, #0
 8041bce:	f000 f893 	bl	8041cf8 <Ds18b20_Init>

	osPriority Task_BlinkyPriority = osPriorityNormal;
 8041bd2:	2300      	movs	r3, #0
 8041bd4:	83fb      	strh	r3, [r7, #30]
	osThreadDef(myTask_Blinky, Task_Blinky, Task_BlinkyPriority, 0, 128);
 8041bd6:	4b10      	ldr	r3, [pc, #64]	; (8041c18 <main+0x88>)
 8041bd8:	603b      	str	r3, [r7, #0]
 8041bda:	4b10      	ldr	r3, [pc, #64]	; (8041c1c <main+0x8c>)
 8041bdc:	607b      	str	r3, [r7, #4]
 8041bde:	8bfb      	ldrh	r3, [r7, #30]
 8041be0:	813b      	strh	r3, [r7, #8]
 8041be2:	2300      	movs	r3, #0
 8041be4:	60fb      	str	r3, [r7, #12]
 8041be6:	2380      	movs	r3, #128	; 0x80
 8041be8:	613b      	str	r3, [r7, #16]
 8041bea:	2300      	movs	r3, #0
 8041bec:	617b      	str	r3, [r7, #20]
 8041bee:	2300      	movs	r3, #0
 8041bf0:	61bb      	str	r3, [r7, #24]
	BlinkyHandle = osThreadCreate(osThread(myTask_Blinky), NULL);
 8041bf2:	463b      	mov	r3, r7
 8041bf4:	2100      	movs	r1, #0
 8041bf6:	4618      	mov	r0, r3
 8041bf8:	f003 fefb 	bl	80459f2 <osThreadCreate>
 8041bfc:	4603      	mov	r3, r0
 8041bfe:	4a08      	ldr	r2, [pc, #32]	; (8041c20 <main+0x90>)
 8041c00:	6013      	str	r3, [r2, #0]
	//HT EZ SEM MINDIG MEGY...
	//LEHET HOGY A DS18B20 NEM AZ IGAZI, LEHET NHA RESETELNI KNE, MERT NHA 4095-T R HMRSKLETRE...
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8041c02:	f7ff fe87 	bl	8041914 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8041c06:	f003 feed 	bl	80459e4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8041c0a:	e7fe      	b.n	8041c0a <main+0x7a>
 8041c0c:	08049ed8 	.word	0x08049ed8
 8041c10:	08049f04 	.word	0x08049f04
 8041c14:	08049f30 	.word	0x08049f30
 8041c18:	08049f40 	.word	0x08049f40
 8041c1c:	08041f31 	.word	0x08041f31
 8041c20:	20000584 	.word	0x20000584

08041c24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8041c24:	b580      	push	{r7, lr}
 8041c26:	b094      	sub	sp, #80	; 0x50
 8041c28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8041c2a:	f107 0320 	add.w	r3, r7, #32
 8041c2e:	2230      	movs	r2, #48	; 0x30
 8041c30:	2100      	movs	r1, #0
 8041c32:	4618      	mov	r0, r3
 8041c34:	f005 fa6b 	bl	804710e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8041c38:	f107 030c 	add.w	r3, r7, #12
 8041c3c:	2200      	movs	r2, #0
 8041c3e:	601a      	str	r2, [r3, #0]
 8041c40:	605a      	str	r2, [r3, #4]
 8041c42:	609a      	str	r2, [r3, #8]
 8041c44:	60da      	str	r2, [r3, #12]
 8041c46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8041c48:	2300      	movs	r3, #0
 8041c4a:	60bb      	str	r3, [r7, #8]
 8041c4c:	4b28      	ldr	r3, [pc, #160]	; (8041cf0 <SystemClock_Config+0xcc>)
 8041c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041c50:	4a27      	ldr	r2, [pc, #156]	; (8041cf0 <SystemClock_Config+0xcc>)
 8041c52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8041c56:	6413      	str	r3, [r2, #64]	; 0x40
 8041c58:	4b25      	ldr	r3, [pc, #148]	; (8041cf0 <SystemClock_Config+0xcc>)
 8041c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041c5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8041c60:	60bb      	str	r3, [r7, #8]
 8041c62:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8041c64:	2300      	movs	r3, #0
 8041c66:	607b      	str	r3, [r7, #4]
 8041c68:	4b22      	ldr	r3, [pc, #136]	; (8041cf4 <SystemClock_Config+0xd0>)
 8041c6a:	681b      	ldr	r3, [r3, #0]
 8041c6c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8041c70:	4a20      	ldr	r2, [pc, #128]	; (8041cf4 <SystemClock_Config+0xd0>)
 8041c72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8041c76:	6013      	str	r3, [r2, #0]
 8041c78:	4b1e      	ldr	r3, [pc, #120]	; (8041cf4 <SystemClock_Config+0xd0>)
 8041c7a:	681b      	ldr	r3, [r3, #0]
 8041c7c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8041c80:	607b      	str	r3, [r7, #4]
 8041c82:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8041c84:	2302      	movs	r3, #2
 8041c86:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8041c88:	2301      	movs	r3, #1
 8041c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8041c8c:	2310      	movs	r3, #16
 8041c8e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8041c90:	2302      	movs	r3, #2
 8041c92:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8041c94:	2300      	movs	r3, #0
 8041c96:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8041c98:	2308      	movs	r3, #8
 8041c9a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8041c9c:	2354      	movs	r3, #84	; 0x54
 8041c9e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8041ca0:	2302      	movs	r3, #2
 8041ca2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8041ca4:	2307      	movs	r3, #7
 8041ca6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8041ca8:	f107 0320 	add.w	r3, r7, #32
 8041cac:	4618      	mov	r0, r3
 8041cae:	f002 f955 	bl	8043f5c <HAL_RCC_OscConfig>
 8041cb2:	4603      	mov	r3, r0
 8041cb4:	2b00      	cmp	r3, #0
 8041cb6:	d001      	beq.n	8041cbc <SystemClock_Config+0x98>
  {
    Error_Handler();
 8041cb8:	f000 f95c 	bl	8041f74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8041cbc:	230f      	movs	r3, #15
 8041cbe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8041cc0:	2302      	movs	r3, #2
 8041cc2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8041cc4:	2300      	movs	r3, #0
 8041cc6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8041cc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8041ccc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8041cce:	2300      	movs	r3, #0
 8041cd0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8041cd2:	f107 030c 	add.w	r3, r7, #12
 8041cd6:	2102      	movs	r1, #2
 8041cd8:	4618      	mov	r0, r3
 8041cda:	f002 fbb7 	bl	804444c <HAL_RCC_ClockConfig>
 8041cde:	4603      	mov	r3, r0
 8041ce0:	2b00      	cmp	r3, #0
 8041ce2:	d001      	beq.n	8041ce8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8041ce4:	f000 f946 	bl	8041f74 <Error_Handler>
  }
}
 8041ce8:	bf00      	nop
 8041cea:	3750      	adds	r7, #80	; 0x50
 8041cec:	46bd      	mov	sp, r7
 8041cee:	bd80      	pop	{r7, pc}
 8041cf0:	40023800 	.word	0x40023800
 8041cf4:	40007000 	.word	0x40007000

08041cf8 <Ds18b20_Init>:

/* USER CODE BEGIN 4 */

void Ds18b20_Init(osPriority Priority) {
 8041cf8:	b580      	push	{r7, lr}
 8041cfa:	b08a      	sub	sp, #40	; 0x28
 8041cfc:	af00      	add	r7, sp, #0
 8041cfe:	4603      	mov	r3, r0
 8041d00:	80fb      	strh	r3, [r7, #6]
	osThreadDef(myTask_Ds18b20, Task_Ds18b20, Priority, 0, 512);
 8041d02:	4b0e      	ldr	r3, [pc, #56]	; (8041d3c <Ds18b20_Init+0x44>)
 8041d04:	60fb      	str	r3, [r7, #12]
 8041d06:	4b0e      	ldr	r3, [pc, #56]	; (8041d40 <Ds18b20_Init+0x48>)
 8041d08:	613b      	str	r3, [r7, #16]
 8041d0a:	88fb      	ldrh	r3, [r7, #6]
 8041d0c:	82bb      	strh	r3, [r7, #20]
 8041d0e:	2300      	movs	r3, #0
 8041d10:	61bb      	str	r3, [r7, #24]
 8041d12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8041d16:	61fb      	str	r3, [r7, #28]
 8041d18:	2300      	movs	r3, #0
 8041d1a:	623b      	str	r3, [r7, #32]
 8041d1c:	2300      	movs	r3, #0
 8041d1e:	627b      	str	r3, [r7, #36]	; 0x24
	Ds18b20Handle = osThreadCreate(osThread(myTask_Ds18b20), NULL);
 8041d20:	f107 030c 	add.w	r3, r7, #12
 8041d24:	2100      	movs	r1, #0
 8041d26:	4618      	mov	r0, r3
 8041d28:	f003 fe63 	bl	80459f2 <osThreadCreate>
 8041d2c:	4603      	mov	r3, r0
 8041d2e:	4a05      	ldr	r2, [pc, #20]	; (8041d44 <Ds18b20_Init+0x4c>)
 8041d30:	6013      	str	r3, [r2, #0]

}
 8041d32:	bf00      	nop
 8041d34:	3728      	adds	r7, #40	; 0x28
 8041d36:	46bd      	mov	sp, r7
 8041d38:	bd80      	pop	{r7, pc}
 8041d3a:	bf00      	nop
 8041d3c:	08049f50 	.word	0x08049f50
 8041d40:	08041d49 	.word	0x08041d49
 8041d44:	20000580 	.word	0x20000580

08041d48 <Task_Ds18b20>:

void Task_Ds18b20(void const *argument) {
 8041d48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8041d4c:	b0a4      	sub	sp, #144	; 0x90
 8041d4e:	af0a      	add	r7, sp, #40	; 0x28
 8041d50:	6178      	str	r0, [r7, #20]
	float temperature;
	char message[64];

	for (;;) {
		//osMutexWait    (mutex_id, 0);
		DS18B20_ReadAll();
 8041d52:	f7ff fcd7 	bl	8041704 <DS18B20_ReadAll>
		DS18B20_StartAll();
 8041d56:	f7ff fb55 	bl	8041404 <DS18B20_StartAll>
		uint8_t ROM_tmp[8];
		uint8_t i;
		for (i = 0; i < DS18B20_Quantity(); i++) {
 8041d5a:	2300      	movs	r3, #0
 8041d5c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8041d60:	e05c      	b.n	8041e1c <Task_Ds18b20+0xd4>
			if (DS18B20_GetTemperature(i, &temperature)) {
 8041d62:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8041d66:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8041d6a:	4611      	mov	r1, r2
 8041d6c:	4618      	mov	r0, r3
 8041d6e:	f7ff fd43 	bl	80417f8 <DS18B20_GetTemperature>
 8041d72:	4603      	mov	r3, r0
 8041d74:	2b00      	cmp	r3, #0
 8041d76:	d04c      	beq.n	8041e12 <Task_Ds18b20+0xca>
				DS18B20_GetROM(i, ROM_tmp);
 8041d78:	f107 0218 	add.w	r2, r7, #24
 8041d7c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8041d80:	4611      	mov	r1, r2
 8041d82:	4618      	mov	r0, r3
 8041d84:	f7ff fcfe 	bl	8041784 <DS18B20_GetROM>
				memset(message, 0, sizeof(message));
 8041d88:	f107 0320 	add.w	r3, r7, #32
 8041d8c:	2240      	movs	r2, #64	; 0x40
 8041d8e:	2100      	movs	r1, #0
 8041d90:	4618      	mov	r0, r3
 8041d92:	f005 f9bc 	bl	804710e <memset>
				sprintf(message, "%d. ROM: %X%X%X%X%X%X%X%X Temp: %f\r\n", i,
 8041d96:	f897 4067 	ldrb.w	r4, [r7, #103]	; 0x67
						ROM_tmp[0], ROM_tmp[1], ROM_tmp[2], ROM_tmp[3],
 8041d9a:	7e3b      	ldrb	r3, [r7, #24]
				sprintf(message, "%d. ROM: %X%X%X%X%X%X%X%X Temp: %f\r\n", i,
 8041d9c:	4698      	mov	r8, r3
						ROM_tmp[0], ROM_tmp[1], ROM_tmp[2], ROM_tmp[3],
 8041d9e:	7e7b      	ldrb	r3, [r7, #25]
				sprintf(message, "%d. ROM: %X%X%X%X%X%X%X%X Temp: %f\r\n", i,
 8041da0:	461d      	mov	r5, r3
						ROM_tmp[0], ROM_tmp[1], ROM_tmp[2], ROM_tmp[3],
 8041da2:	7ebb      	ldrb	r3, [r7, #26]
				sprintf(message, "%d. ROM: %X%X%X%X%X%X%X%X Temp: %f\r\n", i,
 8041da4:	461e      	mov	r6, r3
						ROM_tmp[0], ROM_tmp[1], ROM_tmp[2], ROM_tmp[3],
 8041da6:	7efb      	ldrb	r3, [r7, #27]
				sprintf(message, "%d. ROM: %X%X%X%X%X%X%X%X Temp: %f\r\n", i,
 8041da8:	613b      	str	r3, [r7, #16]
						ROM_tmp[4], ROM_tmp[5], ROM_tmp[6], ROM_tmp[7],
 8041daa:	7f3b      	ldrb	r3, [r7, #28]
				sprintf(message, "%d. ROM: %X%X%X%X%X%X%X%X Temp: %f\r\n", i,
 8041dac:	60fb      	str	r3, [r7, #12]
						ROM_tmp[4], ROM_tmp[5], ROM_tmp[6], ROM_tmp[7],
 8041dae:	7f7b      	ldrb	r3, [r7, #29]
				sprintf(message, "%d. ROM: %X%X%X%X%X%X%X%X Temp: %f\r\n", i,
 8041db0:	60bb      	str	r3, [r7, #8]
						ROM_tmp[4], ROM_tmp[5], ROM_tmp[6], ROM_tmp[7],
 8041db2:	7fbb      	ldrb	r3, [r7, #30]
				sprintf(message, "%d. ROM: %X%X%X%X%X%X%X%X Temp: %f\r\n", i,
 8041db4:	607b      	str	r3, [r7, #4]
						ROM_tmp[4], ROM_tmp[5], ROM_tmp[6], ROM_tmp[7],
 8041db6:	7ffb      	ldrb	r3, [r7, #31]
				sprintf(message, "%d. ROM: %X%X%X%X%X%X%X%X Temp: %f\r\n", i,
 8041db8:	603b      	str	r3, [r7, #0]
 8041dba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8041dbc:	4618      	mov	r0, r3
 8041dbe:	f7fe fbcb 	bl	8040558 <__aeabi_f2d>
 8041dc2:	4602      	mov	r2, r0
 8041dc4:	460b      	mov	r3, r1
 8041dc6:	f107 0020 	add.w	r0, r7, #32
 8041dca:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8041dce:	683a      	ldr	r2, [r7, #0]
 8041dd0:	9206      	str	r2, [sp, #24]
 8041dd2:	687a      	ldr	r2, [r7, #4]
 8041dd4:	9205      	str	r2, [sp, #20]
 8041dd6:	68ba      	ldr	r2, [r7, #8]
 8041dd8:	9204      	str	r2, [sp, #16]
 8041dda:	68fa      	ldr	r2, [r7, #12]
 8041ddc:	9203      	str	r2, [sp, #12]
 8041dde:	693b      	ldr	r3, [r7, #16]
 8041de0:	9302      	str	r3, [sp, #8]
 8041de2:	9601      	str	r6, [sp, #4]
 8041de4:	9500      	str	r5, [sp, #0]
 8041de6:	4643      	mov	r3, r8
 8041de8:	4622      	mov	r2, r4
 8041dea:	4913      	ldr	r1, [pc, #76]	; (8041e38 <Task_Ds18b20+0xf0>)
 8041dec:	f005 ff86 	bl	8047cfc <siprintf>
						temperature);
				HAL_UART_Transmit(&huart2, message, strlen(message), 1000);
 8041df0:	f107 0320 	add.w	r3, r7, #32
 8041df4:	4618      	mov	r0, r3
 8041df6:	f7fe f9f3 	bl	80401e0 <strlen>
 8041dfa:	4603      	mov	r3, r0
 8041dfc:	b29a      	uxth	r2, r3
 8041dfe:	f107 0120 	add.w	r1, r7, #32
 8041e02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8041e06:	480d      	ldr	r0, [pc, #52]	; (8041e3c <Task_Ds18b20+0xf4>)
 8041e08:	f003 fa5f 	bl	80452ca <HAL_UART_Transmit>
				printf("****************************************\r\n");
 8041e0c:	480c      	ldr	r0, [pc, #48]	; (8041e40 <Task_Ds18b20+0xf8>)
 8041e0e:	f005 fef3 	bl	8047bf8 <puts>
		for (i = 0; i < DS18B20_Quantity(); i++) {
 8041e12:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8041e16:	3301      	adds	r3, #1
 8041e18:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8041e1c:	f7ff fce0 	bl	80417e0 <DS18B20_Quantity>
 8041e20:	4603      	mov	r3, r0
 8041e22:	461a      	mov	r2, r3
 8041e24:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8041e28:	4293      	cmp	r3, r2
 8041e2a:	d39a      	bcc.n	8041d62 <Task_Ds18b20+0x1a>
			}
		}
		//osMutexRelease(mutex_id);
		osDelay(2000);
 8041e2c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8041e30:	f003 fe2b 	bl	8045a8a <osDelay>
	for (;;) {
 8041e34:	e78d      	b.n	8041d52 <Task_Ds18b20+0xa>
 8041e36:	bf00      	nop
 8041e38:	08049f60 	.word	0x08049f60
 8041e3c:	2000061c 	.word	0x2000061c
 8041e40:	08049f04 	.word	0x08049f04

08041e44 <Bmp180_Init>:
	}
}

void Bmp180_Init(osPriority Priority) {
 8041e44:	b580      	push	{r7, lr}
 8041e46:	b08a      	sub	sp, #40	; 0x28
 8041e48:	af00      	add	r7, sp, #0
 8041e4a:	4603      	mov	r3, r0
 8041e4c:	80fb      	strh	r3, [r7, #6]
	osThreadDef(myTask_Bmp180, Task_Bmp180, Priority, 0, 512);
 8041e4e:	4b12      	ldr	r3, [pc, #72]	; (8041e98 <Bmp180_Init+0x54>)
 8041e50:	60fb      	str	r3, [r7, #12]
 8041e52:	4b12      	ldr	r3, [pc, #72]	; (8041e9c <Bmp180_Init+0x58>)
 8041e54:	613b      	str	r3, [r7, #16]
 8041e56:	88fb      	ldrh	r3, [r7, #6]
 8041e58:	82bb      	strh	r3, [r7, #20]
 8041e5a:	2300      	movs	r3, #0
 8041e5c:	61bb      	str	r3, [r7, #24]
 8041e5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8041e62:	61fb      	str	r3, [r7, #28]
 8041e64:	2300      	movs	r3, #0
 8041e66:	623b      	str	r3, [r7, #32]
 8041e68:	2300      	movs	r3, #0
 8041e6a:	627b      	str	r3, [r7, #36]	; 0x24
	Bmp180Handle = osThreadCreate(osThread(myTask_Bmp180), NULL);
 8041e6c:	f107 030c 	add.w	r3, r7, #12
 8041e70:	2100      	movs	r1, #0
 8041e72:	4618      	mov	r0, r3
 8041e74:	f003 fdbd 	bl	80459f2 <osThreadCreate>
 8041e78:	4603      	mov	r3, r0
 8041e7a:	4a09      	ldr	r2, [pc, #36]	; (8041ea0 <Bmp180_Init+0x5c>)
 8041e7c:	6013      	str	r3, [r2, #0]

	//TODO: a hibakezelelst itt mg meg kne oldani, mert ha nincs csatlakoztatva szenzor akkor beragad
#if 1
	/* Initializes BMP180 sensor and oversampling settings. */
	BMP180_SetI2C(&hi2c1);
 8041e7e:	4809      	ldr	r0, [pc, #36]	; (8041ea4 <Bmp180_Init+0x60>)
 8041e80:	f7ff f81c 	bl	8040ebc <BMP180_SetI2C>
	BMP180_SetOversampling(BMP180_ULTRA);
 8041e84:	2003      	movs	r0, #3
 8041e86:	f7ff f829 	bl	8040edc <BMP180_SetOversampling>
	/* Update calibration data. Must be called once before entering main loop. */
	BMP180_UpdateCalibrationData();
 8041e8a:	f7ff f837 	bl	8040efc <BMP180_UpdateCalibrationData>
#endif
}
 8041e8e:	bf00      	nop
 8041e90:	3728      	adds	r7, #40	; 0x28
 8041e92:	46bd      	mov	sp, r7
 8041e94:	bd80      	pop	{r7, pc}
 8041e96:	bf00      	nop
 8041e98:	08049f88 	.word	0x08049f88
 8041e9c:	08041ea9 	.word	0x08041ea9
 8041ea0:	2000057c 	.word	0x2000057c
 8041ea4:	20000528 	.word	0x20000528

08041ea8 <Task_Bmp180>:

void Task_Bmp180(void const *argument) {
 8041ea8:	b590      	push	{r4, r7, lr}
 8041eaa:	b0a1      	sub	sp, #132	; 0x84
 8041eac:	af02      	add	r7, sp, #8
 8041eae:	6078      	str	r0, [r7, #4]
	for (;;) {
#if 1
		/* Reads temperature. */
		int32_t temperature = BMP180_GetRawTemperature();
 8041eb0:	f7ff f928 	bl	8041104 <BMP180_GetRawTemperature>
 8041eb4:	6778      	str	r0, [r7, #116]	; 0x74
		/* If you want a floating point number instead, you can call: */
		//float temperature = BMP180_GetTemperature();
		/* Reads pressure. */
		int32_t pressure = BMP180_GetPressure();
 8041eb6:	f7ff f969 	bl	804118c <BMP180_GetPressure>
 8041eba:	6738      	str	r0, [r7, #112]	; 0x70
		char buffer[100];
		sprintf(buffer, "Temperature: %d.%d deg C\nPressure: %d Pa\n",
 8041ebc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8041ebe:	4a18      	ldr	r2, [pc, #96]	; (8041f20 <Task_Bmp180+0x78>)
 8041ec0:	fb82 1203 	smull	r1, r2, r2, r3
 8041ec4:	1092      	asrs	r2, r2, #2
 8041ec6:	17db      	asrs	r3, r3, #31
 8041ec8:	1ad4      	subs	r4, r2, r3
 8041eca:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8041ecc:	4b14      	ldr	r3, [pc, #80]	; (8041f20 <Task_Bmp180+0x78>)
 8041ece:	fb83 1302 	smull	r1, r3, r3, r2
 8041ed2:	1099      	asrs	r1, r3, #2
 8041ed4:	17d3      	asrs	r3, r2, #31
 8041ed6:	1ac9      	subs	r1, r1, r3
 8041ed8:	460b      	mov	r3, r1
 8041eda:	009b      	lsls	r3, r3, #2
 8041edc:	440b      	add	r3, r1
 8041ede:	005b      	lsls	r3, r3, #1
 8041ee0:	1ad1      	subs	r1, r2, r3
 8041ee2:	f107 000c 	add.w	r0, r7, #12
 8041ee6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8041ee8:	9300      	str	r3, [sp, #0]
 8041eea:	460b      	mov	r3, r1
 8041eec:	4622      	mov	r2, r4
 8041eee:	490d      	ldr	r1, [pc, #52]	; (8041f24 <Task_Bmp180+0x7c>)
 8041ef0:	f005 ff04 	bl	8047cfc <siprintf>
				(int) temperature / 10, (int) temperature % 10, (int) pressure);
		HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
 8041ef4:	f107 030c 	add.w	r3, r7, #12
 8041ef8:	4618      	mov	r0, r3
 8041efa:	f7fe f971 	bl	80401e0 <strlen>
 8041efe:	4603      	mov	r3, r0
 8041f00:	b29a      	uxth	r2, r3
 8041f02:	f107 010c 	add.w	r1, r7, #12
 8041f06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8041f0a:	4807      	ldr	r0, [pc, #28]	; (8041f28 <Task_Bmp180+0x80>)
 8041f0c:	f003 f9dd 	bl	80452ca <HAL_UART_Transmit>
#endif
		printf("****************************************\r\n");
 8041f10:	4806      	ldr	r0, [pc, #24]	; (8041f2c <Task_Bmp180+0x84>)
 8041f12:	f005 fe71 	bl	8047bf8 <puts>
		osDelay(2000);
 8041f16:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8041f1a:	f003 fdb6 	bl	8045a8a <osDelay>
	for (;;) {
 8041f1e:	e7c7      	b.n	8041eb0 <Task_Bmp180+0x8>
 8041f20:	66666667 	.word	0x66666667
 8041f24:	08049f98 	.word	0x08049f98
 8041f28:	2000061c 	.word	0x2000061c
 8041f2c:	08049f04 	.word	0x08049f04

08041f30 <Task_Blinky>:
	}
}

void Task_Blinky(void const *argument) {
 8041f30:	b580      	push	{r7, lr}
 8041f32:	b082      	sub	sp, #8
 8041f34:	af00      	add	r7, sp, #0
 8041f36:	6078      	str	r0, [r7, #4]
	for (;;) {
		HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8041f38:	2120      	movs	r1, #32
 8041f3a:	4804      	ldr	r0, [pc, #16]	; (8041f4c <Task_Blinky+0x1c>)
 8041f3c:	f001 f85d 	bl	8042ffa <HAL_GPIO_TogglePin>
		osDelay(500);
 8041f40:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8041f44:	f003 fda1 	bl	8045a8a <osDelay>
		HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8041f48:	e7f6      	b.n	8041f38 <Task_Blinky+0x8>
 8041f4a:	bf00      	nop
 8041f4c:	40020800 	.word	0x40020800

08041f50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8041f50:	b580      	push	{r7, lr}
 8041f52:	b082      	sub	sp, #8
 8041f54:	af00      	add	r7, sp, #0
 8041f56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 8041f58:	687b      	ldr	r3, [r7, #4]
 8041f5a:	681b      	ldr	r3, [r3, #0]
 8041f5c:	4a04      	ldr	r2, [pc, #16]	; (8041f70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8041f5e:	4293      	cmp	r3, r2
 8041f60:	d101      	bne.n	8041f66 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8041f62:	f000 fd6f 	bl	8042a44 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8041f66:	bf00      	nop
 8041f68:	3708      	adds	r7, #8
 8041f6a:	46bd      	mov	sp, r7
 8041f6c:	bd80      	pop	{r7, pc}
 8041f6e:	bf00      	nop
 8041f70:	40014400 	.word	0x40014400

08041f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8041f74:	b580      	push	{r7, lr}
 8041f76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8041f78:	b672      	cpsid	i
}
 8041f7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
		printf("Error_Handler()\r\n");
 8041f7c:	4803      	ldr	r0, [pc, #12]	; (8041f8c <Error_Handler+0x18>)
 8041f7e:	f005 fe3b 	bl	8047bf8 <puts>
		HAL_Delay(500);
 8041f82:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8041f86:	f000 fd7d 	bl	8042a84 <HAL_Delay>
		printf("Error_Handler()\r\n");
 8041f8a:	e7f7      	b.n	8041f7c <Error_Handler+0x8>
 8041f8c:	08049fc4 	.word	0x08049fc4

08041f90 <OneWire_Delay>:

//
//	Delay function for constant 1-Wire timings
//
void OneWire_Delay(uint16_t us)
{
 8041f90:	b480      	push	{r7}
 8041f92:	b083      	sub	sp, #12
 8041f94:	af00      	add	r7, sp, #0
 8041f96:	4603      	mov	r3, r0
 8041f98:	80fb      	strh	r3, [r7, #6]
	_DS18B20_TIMER.Instance->CNT = 0;
 8041f9a:	4b09      	ldr	r3, [pc, #36]	; (8041fc0 <OneWire_Delay+0x30>)
 8041f9c:	681b      	ldr	r3, [r3, #0]
 8041f9e:	2200      	movs	r2, #0
 8041fa0:	625a      	str	r2, [r3, #36]	; 0x24
	while(_DS18B20_TIMER.Instance->CNT <= us);
 8041fa2:	bf00      	nop
 8041fa4:	4b06      	ldr	r3, [pc, #24]	; (8041fc0 <OneWire_Delay+0x30>)
 8041fa6:	681b      	ldr	r3, [r3, #0]
 8041fa8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8041faa:	88fb      	ldrh	r3, [r7, #6]
 8041fac:	429a      	cmp	r2, r3
 8041fae:	d9f9      	bls.n	8041fa4 <OneWire_Delay+0x14>
}
 8041fb0:	bf00      	nop
 8041fb2:	bf00      	nop
 8041fb4:	370c      	adds	r7, #12
 8041fb6:	46bd      	mov	sp, r7
 8041fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041fbc:	4770      	bx	lr
 8041fbe:	bf00      	nop
 8041fc0:	200005d4 	.word	0x200005d4

08041fc4 <OneWire_BusInputDirection>:

//
//	Bus direction control
//
void OneWire_BusInputDirection(OneWire_t *onewire)
{
 8041fc4:	b580      	push	{r7, lr}
 8041fc6:	b088      	sub	sp, #32
 8041fc8:	af00      	add	r7, sp, #0
 8041fca:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT; // Set as input
 8041fcc:	2300      	movs	r3, #0
 8041fce:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 8041fd0:	2300      	movs	r3, #0
 8041fd2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 8041fd4:	2301      	movs	r3, #1
 8041fd6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 8041fd8:	687b      	ldr	r3, [r7, #4]
 8041fda:	889b      	ldrh	r3, [r3, #4]
 8041fdc:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 8041fde:	687b      	ldr	r3, [r7, #4]
 8041fe0:	681b      	ldr	r3, [r3, #0]
 8041fe2:	f107 020c 	add.w	r2, r7, #12
 8041fe6:	4611      	mov	r1, r2
 8041fe8:	4618      	mov	r0, r3
 8041fea:	f000 fe51 	bl	8042c90 <HAL_GPIO_Init>
}	
 8041fee:	bf00      	nop
 8041ff0:	3720      	adds	r7, #32
 8041ff2:	46bd      	mov	sp, r7
 8041ff4:	bd80      	pop	{r7, pc}

08041ff6 <OneWire_BusOutputDirection>:

void OneWire_BusOutputDirection(OneWire_t *onewire)
{
 8041ff6:	b580      	push	{r7, lr}
 8041ff8:	b088      	sub	sp, #32
 8041ffa:	af00      	add	r7, sp, #0
 8041ffc:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; // Set as open-drain output
 8041ffe:	2311      	movs	r3, #17
 8042000:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 8042002:	2300      	movs	r3, #0
 8042004:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 8042006:	2301      	movs	r3, #1
 8042008:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 804200a:	687b      	ldr	r3, [r7, #4]
 804200c:	889b      	ldrh	r3, [r3, #4]
 804200e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 8042010:	687b      	ldr	r3, [r7, #4]
 8042012:	681b      	ldr	r3, [r3, #0]
 8042014:	f107 020c 	add.w	r2, r7, #12
 8042018:	4611      	mov	r1, r2
 804201a:	4618      	mov	r0, r3
 804201c:	f000 fe38 	bl	8042c90 <HAL_GPIO_Init>
}
 8042020:	bf00      	nop
 8042022:	3720      	adds	r7, #32
 8042024:	46bd      	mov	sp, r7
 8042026:	bd80      	pop	{r7, pc}

08042028 <OneWire_OutputLow>:

//
//	Bus pin output state control
//
void OneWire_OutputLow(OneWire_t *onewire)
{
 8042028:	b480      	push	{r7}
 804202a:	b083      	sub	sp, #12
 804202c:	af00      	add	r7, sp, #0
 804202e:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin<<16; // Reset the 1-Wire pin
 8042030:	687b      	ldr	r3, [r7, #4]
 8042032:	889b      	ldrh	r3, [r3, #4]
 8042034:	041a      	lsls	r2, r3, #16
 8042036:	687b      	ldr	r3, [r7, #4]
 8042038:	681b      	ldr	r3, [r3, #0]
 804203a:	619a      	str	r2, [r3, #24]
}	
 804203c:	bf00      	nop
 804203e:	370c      	adds	r7, #12
 8042040:	46bd      	mov	sp, r7
 8042042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042046:	4770      	bx	lr

08042048 <OneWire_OutputHigh>:

void OneWire_OutputHigh(OneWire_t *onewire)
{
 8042048:	b480      	push	{r7}
 804204a:	b083      	sub	sp, #12
 804204c:	af00      	add	r7, sp, #0
 804204e:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin; // Set the 1-Wire pin
 8042050:	687b      	ldr	r3, [r7, #4]
 8042052:	889a      	ldrh	r2, [r3, #4]
 8042054:	687b      	ldr	r3, [r7, #4]
 8042056:	681b      	ldr	r3, [r3, #0]
 8042058:	619a      	str	r2, [r3, #24]
}
 804205a:	bf00      	nop
 804205c:	370c      	adds	r7, #12
 804205e:	46bd      	mov	sp, r7
 8042060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042064:	4770      	bx	lr

08042066 <OneWire_Reset>:
//	Returns:
//	0 - Reset ok
//	1 - Error
//
uint8_t OneWire_Reset(OneWire_t* onewire)
{
 8042066:	b580      	push	{r7, lr}
 8042068:	b084      	sub	sp, #16
 804206a:	af00      	add	r7, sp, #0
 804206c:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	OneWire_OutputLow(onewire);  // Write bus output low
 804206e:	6878      	ldr	r0, [r7, #4]
 8042070:	f7ff ffda 	bl	8042028 <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 8042074:	6878      	ldr	r0, [r7, #4]
 8042076:	f7ff ffbe 	bl	8041ff6 <OneWire_BusOutputDirection>
	OneWire_Delay(480); // Wait 480 us for reset
 804207a:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 804207e:	f7ff ff87 	bl	8041f90 <OneWire_Delay>

	OneWire_BusInputDirection(onewire); // Release the bus by switching to input
 8042082:	6878      	ldr	r0, [r7, #4]
 8042084:	f7ff ff9e 	bl	8041fc4 <OneWire_BusInputDirection>
	OneWire_Delay(70);
 8042088:	2046      	movs	r0, #70	; 0x46
 804208a:	f7ff ff81 	bl	8041f90 <OneWire_Delay>
	
	i = HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin); // Check if bus is low
 804208e:	687b      	ldr	r3, [r7, #4]
 8042090:	681a      	ldr	r2, [r3, #0]
 8042092:	687b      	ldr	r3, [r7, #4]
 8042094:	889b      	ldrh	r3, [r3, #4]
 8042096:	4619      	mov	r1, r3
 8042098:	4610      	mov	r0, r2
 804209a:	f000 ff7d 	bl	8042f98 <HAL_GPIO_ReadPin>
 804209e:	4603      	mov	r3, r0
 80420a0:	73fb      	strb	r3, [r7, #15]
															 // if it's high - no device is presence on the bus
	OneWire_Delay(410);
 80420a2:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 80420a6:	f7ff ff73 	bl	8041f90 <OneWire_Delay>

	return i;
 80420aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80420ac:	4618      	mov	r0, r3
 80420ae:	3710      	adds	r7, #16
 80420b0:	46bd      	mov	sp, r7
 80420b2:	bd80      	pop	{r7, pc}

080420b4 <OneWire_WriteBit>:

//
//	Writing/Reading operations
//
void OneWire_WriteBit(OneWire_t* onewire, uint8_t bit)
{
 80420b4:	b580      	push	{r7, lr}
 80420b6:	b082      	sub	sp, #8
 80420b8:	af00      	add	r7, sp, #0
 80420ba:	6078      	str	r0, [r7, #4]
 80420bc:	460b      	mov	r3, r1
 80420be:	70fb      	strb	r3, [r7, #3]
	if (bit) // Send '1',
 80420c0:	78fb      	ldrb	r3, [r7, #3]
 80420c2:	2b00      	cmp	r3, #0
 80420c4:	d00f      	beq.n	80420e6 <OneWire_WriteBit+0x32>
	{
		OneWire_OutputLow(onewire);	// Set the bus low
 80420c6:	6878      	ldr	r0, [r7, #4]
 80420c8:	f7ff ffae 	bl	8042028 <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 80420cc:	6878      	ldr	r0, [r7, #4]
 80420ce:	f7ff ff92 	bl	8041ff6 <OneWire_BusOutputDirection>
		OneWire_Delay(6);
 80420d2:	2006      	movs	r0, #6
 80420d4:	f7ff ff5c 	bl	8041f90 <OneWire_Delay>
		
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 80420d8:	6878      	ldr	r0, [r7, #4]
 80420da:	f7ff ff73 	bl	8041fc4 <OneWire_BusInputDirection>
		OneWire_Delay(64);
 80420de:	2040      	movs	r0, #64	; 0x40
 80420e0:	f7ff ff56 	bl	8041f90 <OneWire_Delay>
		OneWire_Delay(60);
		
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
		OneWire_Delay(10);
	}
}
 80420e4:	e00e      	b.n	8042104 <OneWire_WriteBit+0x50>
		OneWire_OutputLow(onewire); // Set the bus low
 80420e6:	6878      	ldr	r0, [r7, #4]
 80420e8:	f7ff ff9e 	bl	8042028 <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 80420ec:	6878      	ldr	r0, [r7, #4]
 80420ee:	f7ff ff82 	bl	8041ff6 <OneWire_BusOutputDirection>
		OneWire_Delay(60);
 80420f2:	203c      	movs	r0, #60	; 0x3c
 80420f4:	f7ff ff4c 	bl	8041f90 <OneWire_Delay>
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 80420f8:	6878      	ldr	r0, [r7, #4]
 80420fa:	f7ff ff63 	bl	8041fc4 <OneWire_BusInputDirection>
		OneWire_Delay(10);
 80420fe:	200a      	movs	r0, #10
 8042100:	f7ff ff46 	bl	8041f90 <OneWire_Delay>
}
 8042104:	bf00      	nop
 8042106:	3708      	adds	r7, #8
 8042108:	46bd      	mov	sp, r7
 804210a:	bd80      	pop	{r7, pc}

0804210c <OneWire_ReadBit>:

uint8_t OneWire_ReadBit(OneWire_t* onewire)
{
 804210c:	b580      	push	{r7, lr}
 804210e:	b084      	sub	sp, #16
 8042110:	af00      	add	r7, sp, #0
 8042112:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0; // Default read bit state is low
 8042114:	2300      	movs	r3, #0
 8042116:	73fb      	strb	r3, [r7, #15]
	
	OneWire_OutputLow(onewire); // Set low to initiate reading
 8042118:	6878      	ldr	r0, [r7, #4]
 804211a:	f7ff ff85 	bl	8042028 <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 804211e:	6878      	ldr	r0, [r7, #4]
 8042120:	f7ff ff69 	bl	8041ff6 <OneWire_BusOutputDirection>
	OneWire_Delay(2);
 8042124:	2002      	movs	r0, #2
 8042126:	f7ff ff33 	bl	8041f90 <OneWire_Delay>
	
	OneWire_BusInputDirection(onewire); // Release bus for Slave response
 804212a:	6878      	ldr	r0, [r7, #4]
 804212c:	f7ff ff4a 	bl	8041fc4 <OneWire_BusInputDirection>
	OneWire_Delay(10);
 8042130:	200a      	movs	r0, #10
 8042132:	f7ff ff2d 	bl	8041f90 <OneWire_Delay>
	
	if (HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin)) // Read the bus state
 8042136:	687b      	ldr	r3, [r7, #4]
 8042138:	681a      	ldr	r2, [r3, #0]
 804213a:	687b      	ldr	r3, [r7, #4]
 804213c:	889b      	ldrh	r3, [r3, #4]
 804213e:	4619      	mov	r1, r3
 8042140:	4610      	mov	r0, r2
 8042142:	f000 ff29 	bl	8042f98 <HAL_GPIO_ReadPin>
 8042146:	4603      	mov	r3, r0
 8042148:	2b00      	cmp	r3, #0
 804214a:	d001      	beq.n	8042150 <OneWire_ReadBit+0x44>
		bit = 1;
 804214c:	2301      	movs	r3, #1
 804214e:	73fb      	strb	r3, [r7, #15]
	
	OneWire_Delay(50); // Wait for end of read cycle
 8042150:	2032      	movs	r0, #50	; 0x32
 8042152:	f7ff ff1d 	bl	8041f90 <OneWire_Delay>

	return bit;
 8042156:	7bfb      	ldrb	r3, [r7, #15]
}
 8042158:	4618      	mov	r0, r3
 804215a:	3710      	adds	r7, #16
 804215c:	46bd      	mov	sp, r7
 804215e:	bd80      	pop	{r7, pc}

08042160 <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* onewire, uint8_t byte)
{
 8042160:	b580      	push	{r7, lr}
 8042162:	b084      	sub	sp, #16
 8042164:	af00      	add	r7, sp, #0
 8042166:	6078      	str	r0, [r7, #4]
 8042168:	460b      	mov	r3, r1
 804216a:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 804216c:	2308      	movs	r3, #8
 804216e:	73fb      	strb	r3, [r7, #15]

	do
	{
		OneWire_WriteBit(onewire, byte & 1); // LSB first
 8042170:	78fb      	ldrb	r3, [r7, #3]
 8042172:	f003 0301 	and.w	r3, r3, #1
 8042176:	b2db      	uxtb	r3, r3
 8042178:	4619      	mov	r1, r3
 804217a:	6878      	ldr	r0, [r7, #4]
 804217c:	f7ff ff9a 	bl	80420b4 <OneWire_WriteBit>
		byte >>= 1;
 8042180:	78fb      	ldrb	r3, [r7, #3]
 8042182:	085b      	lsrs	r3, r3, #1
 8042184:	70fb      	strb	r3, [r7, #3]
	} while(--i);
 8042186:	7bfb      	ldrb	r3, [r7, #15]
 8042188:	3b01      	subs	r3, #1
 804218a:	73fb      	strb	r3, [r7, #15]
 804218c:	7bfb      	ldrb	r3, [r7, #15]
 804218e:	2b00      	cmp	r3, #0
 8042190:	d1ee      	bne.n	8042170 <OneWire_WriteByte+0x10>
}
 8042192:	bf00      	nop
 8042194:	bf00      	nop
 8042196:	3710      	adds	r7, #16
 8042198:	46bd      	mov	sp, r7
 804219a:	bd80      	pop	{r7, pc}

0804219c <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* onewire)
{
 804219c:	b580      	push	{r7, lr}
 804219e:	b084      	sub	sp, #16
 80421a0:	af00      	add	r7, sp, #0
 80421a2:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 80421a4:	2308      	movs	r3, #8
 80421a6:	73fb      	strb	r3, [r7, #15]
 80421a8:	2300      	movs	r3, #0
 80421aa:	73bb      	strb	r3, [r7, #14]

	do{
		byte >>= 1;
 80421ac:	7bbb      	ldrb	r3, [r7, #14]
 80421ae:	085b      	lsrs	r3, r3, #1
 80421b0:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(onewire) << 7); // LSB first
 80421b2:	6878      	ldr	r0, [r7, #4]
 80421b4:	f7ff ffaa 	bl	804210c <OneWire_ReadBit>
 80421b8:	4603      	mov	r3, r0
 80421ba:	01db      	lsls	r3, r3, #7
 80421bc:	b25a      	sxtb	r2, r3
 80421be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80421c2:	4313      	orrs	r3, r2
 80421c4:	b25b      	sxtb	r3, r3
 80421c6:	73bb      	strb	r3, [r7, #14]
	} while(--i);
 80421c8:	7bfb      	ldrb	r3, [r7, #15]
 80421ca:	3b01      	subs	r3, #1
 80421cc:	73fb      	strb	r3, [r7, #15]
 80421ce:	7bfb      	ldrb	r3, [r7, #15]
 80421d0:	2b00      	cmp	r3, #0
 80421d2:	d1eb      	bne.n	80421ac <OneWire_ReadByte+0x10>
	
	return byte;
 80421d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80421d6:	4618      	mov	r0, r3
 80421d8:	3710      	adds	r7, #16
 80421da:	46bd      	mov	sp, r7
 80421dc:	bd80      	pop	{r7, pc}

080421de <OneWire_ResetSearch>:

//
// 1-Wire search operations
//
void OneWire_ResetSearch(OneWire_t* onewire)
{
 80421de:	b480      	push	{r7}
 80421e0:	b083      	sub	sp, #12
 80421e2:	af00      	add	r7, sp, #0
 80421e4:	6078      	str	r0, [r7, #4]
	// Clear the search results
	onewire->LastDiscrepancy = 0;
 80421e6:	687b      	ldr	r3, [r7, #4]
 80421e8:	2200      	movs	r2, #0
 80421ea:	719a      	strb	r2, [r3, #6]
	onewire->LastDeviceFlag = 0;
 80421ec:	687b      	ldr	r3, [r7, #4]
 80421ee:	2200      	movs	r2, #0
 80421f0:	721a      	strb	r2, [r3, #8]
	onewire->LastFamilyDiscrepancy = 0;
 80421f2:	687b      	ldr	r3, [r7, #4]
 80421f4:	2200      	movs	r2, #0
 80421f6:	71da      	strb	r2, [r3, #7]
}
 80421f8:	bf00      	nop
 80421fa:	370c      	adds	r7, #12
 80421fc:	46bd      	mov	sp, r7
 80421fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042202:	4770      	bx	lr

08042204 <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* onewire, uint8_t command)
{
 8042204:	b580      	push	{r7, lr}
 8042206:	b084      	sub	sp, #16
 8042208:	af00      	add	r7, sp, #0
 804220a:	6078      	str	r0, [r7, #4]
 804220c:	460b      	mov	r3, r1
 804220e:	70fb      	strb	r3, [r7, #3]
	uint8_t id_bit_number;
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	id_bit_number = 1;
 8042210:	2301      	movs	r3, #1
 8042212:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 8042214:	2300      	movs	r3, #0
 8042216:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 8042218:	2300      	movs	r3, #0
 804221a:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 804221c:	2301      	movs	r3, #1
 804221e:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 8042220:	2300      	movs	r3, #0
 8042222:	733b      	strb	r3, [r7, #12]

	if (!onewire->LastDeviceFlag) // If last device flag is not set
 8042224:	687b      	ldr	r3, [r7, #4]
 8042226:	7a1b      	ldrb	r3, [r3, #8]
 8042228:	2b00      	cmp	r3, #0
 804222a:	f040 809a 	bne.w	8042362 <OneWire_Search+0x15e>
	{
		if (OneWire_Reset(onewire)) // Reset bus
 804222e:	6878      	ldr	r0, [r7, #4]
 8042230:	f7ff ff19 	bl	8042066 <OneWire_Reset>
 8042234:	4603      	mov	r3, r0
 8042236:	2b00      	cmp	r3, #0
 8042238:	d00a      	beq.n	8042250 <OneWire_Search+0x4c>
		{
			// If error while reset - reset search results
			onewire->LastDiscrepancy = 0;
 804223a:	687b      	ldr	r3, [r7, #4]
 804223c:	2200      	movs	r2, #0
 804223e:	719a      	strb	r2, [r3, #6]
			onewire->LastDeviceFlag = 0;
 8042240:	687b      	ldr	r3, [r7, #4]
 8042242:	2200      	movs	r2, #0
 8042244:	721a      	strb	r2, [r3, #8]
			onewire->LastFamilyDiscrepancy = 0;
 8042246:	687b      	ldr	r3, [r7, #4]
 8042248:	2200      	movs	r2, #0
 804224a:	71da      	strb	r2, [r3, #7]
			return 0;
 804224c:	2300      	movs	r3, #0
 804224e:	e09b      	b.n	8042388 <OneWire_Search+0x184>
		}

		OneWire_WriteByte(onewire, command); // Send searching command
 8042250:	78fb      	ldrb	r3, [r7, #3]
 8042252:	4619      	mov	r1, r3
 8042254:	6878      	ldr	r0, [r7, #4]
 8042256:	f7ff ff83 	bl	8042160 <OneWire_WriteByte>

		// Searching loop, Maxim APPLICATION NOTE 187
		do
		{
			id_bit = OneWire_ReadBit(onewire); // Read a bit 1
 804225a:	6878      	ldr	r0, [r7, #4]
 804225c:	f7ff ff56 	bl	804210c <OneWire_ReadBit>
 8042260:	4603      	mov	r3, r0
 8042262:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(onewire); // Read the complement of bit 1
 8042264:	6878      	ldr	r0, [r7, #4]
 8042266:	f7ff ff51 	bl	804210c <OneWire_ReadBit>
 804226a:	4603      	mov	r3, r0
 804226c:	723b      	strb	r3, [r7, #8]

			if ((id_bit == 1) && (cmp_id_bit == 1)) // 11 - data error
 804226e:	7a7b      	ldrb	r3, [r7, #9]
 8042270:	2b01      	cmp	r3, #1
 8042272:	d102      	bne.n	804227a <OneWire_Search+0x76>
 8042274:	7a3b      	ldrb	r3, [r7, #8]
 8042276:	2b01      	cmp	r3, #1
 8042278:	d064      	beq.n	8042344 <OneWire_Search+0x140>
			{
				break;
			}
			else
			{
				if (id_bit != cmp_id_bit)
 804227a:	7a7a      	ldrb	r2, [r7, #9]
 804227c:	7a3b      	ldrb	r3, [r7, #8]
 804227e:	429a      	cmp	r2, r3
 8042280:	d002      	beq.n	8042288 <OneWire_Search+0x84>
				{
					search_direction = id_bit;  // Bit write value for search
 8042282:	7a7b      	ldrb	r3, [r7, #9]
 8042284:	72bb      	strb	r3, [r7, #10]
 8042286:	e026      	b.n	80422d6 <OneWire_Search+0xd2>
				}
				else // 00 - 2 devices
				{
					// Table 3. Search Path Direction
					if (id_bit_number < onewire->LastDiscrepancy)
 8042288:	687b      	ldr	r3, [r7, #4]
 804228a:	799b      	ldrb	r3, [r3, #6]
 804228c:	7bfa      	ldrb	r2, [r7, #15]
 804228e:	429a      	cmp	r2, r3
 8042290:	d20d      	bcs.n	80422ae <OneWire_Search+0xaa>
					{
						search_direction = ((onewire->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8042292:	7b7b      	ldrb	r3, [r7, #13]
 8042294:	687a      	ldr	r2, [r7, #4]
 8042296:	4413      	add	r3, r2
 8042298:	7a5a      	ldrb	r2, [r3, #9]
 804229a:	7afb      	ldrb	r3, [r7, #11]
 804229c:	4013      	ands	r3, r2
 804229e:	b2db      	uxtb	r3, r3
 80422a0:	2b00      	cmp	r3, #0
 80422a2:	bf14      	ite	ne
 80422a4:	2301      	movne	r3, #1
 80422a6:	2300      	moveq	r3, #0
 80422a8:	b2db      	uxtb	r3, r3
 80422aa:	72bb      	strb	r3, [r7, #10]
 80422ac:	e008      	b.n	80422c0 <OneWire_Search+0xbc>
					}
					else
					{
						// If bit is equal to last - pick 1
						// If not - then pick 0
						search_direction = (id_bit_number == onewire->LastDiscrepancy);
 80422ae:	687b      	ldr	r3, [r7, #4]
 80422b0:	799b      	ldrb	r3, [r3, #6]
 80422b2:	7bfa      	ldrb	r2, [r7, #15]
 80422b4:	429a      	cmp	r2, r3
 80422b6:	bf0c      	ite	eq
 80422b8:	2301      	moveq	r3, #1
 80422ba:	2300      	movne	r3, #0
 80422bc:	b2db      	uxtb	r3, r3
 80422be:	72bb      	strb	r3, [r7, #10]
					}

					if (search_direction == 0) // If 0 was picked, write it to LastZero
 80422c0:	7abb      	ldrb	r3, [r7, #10]
 80422c2:	2b00      	cmp	r3, #0
 80422c4:	d107      	bne.n	80422d6 <OneWire_Search+0xd2>
					{
						last_zero = id_bit_number;
 80422c6:	7bfb      	ldrb	r3, [r7, #15]
 80422c8:	73bb      	strb	r3, [r7, #14]

						if (last_zero < 9) // Check for last discrepancy in family
 80422ca:	7bbb      	ldrb	r3, [r7, #14]
 80422cc:	2b08      	cmp	r3, #8
 80422ce:	d802      	bhi.n	80422d6 <OneWire_Search+0xd2>
						{
							onewire->LastFamilyDiscrepancy = last_zero;
 80422d0:	687b      	ldr	r3, [r7, #4]
 80422d2:	7bba      	ldrb	r2, [r7, #14]
 80422d4:	71da      	strb	r2, [r3, #7]
						}
					}
				}

				if (search_direction == 1)
 80422d6:	7abb      	ldrb	r3, [r7, #10]
 80422d8:	2b01      	cmp	r3, #1
 80422da:	d10c      	bne.n	80422f6 <OneWire_Search+0xf2>
				{
					onewire->ROM_NO[rom_byte_number] |= rom_byte_mask; // Set the bit in the ROM byte rom_byte_number
 80422dc:	7b7b      	ldrb	r3, [r7, #13]
 80422de:	687a      	ldr	r2, [r7, #4]
 80422e0:	4413      	add	r3, r2
 80422e2:	7a59      	ldrb	r1, [r3, #9]
 80422e4:	7b7b      	ldrb	r3, [r7, #13]
 80422e6:	7afa      	ldrb	r2, [r7, #11]
 80422e8:	430a      	orrs	r2, r1
 80422ea:	b2d1      	uxtb	r1, r2
 80422ec:	687a      	ldr	r2, [r7, #4]
 80422ee:	4413      	add	r3, r2
 80422f0:	460a      	mov	r2, r1
 80422f2:	725a      	strb	r2, [r3, #9]
 80422f4:	e010      	b.n	8042318 <OneWire_Search+0x114>
				}
				else
				{
					onewire->ROM_NO[rom_byte_number] &= ~rom_byte_mask; // Clear the bit in the ROM byte rom_byte_number
 80422f6:	7b7b      	ldrb	r3, [r7, #13]
 80422f8:	687a      	ldr	r2, [r7, #4]
 80422fa:	4413      	add	r3, r2
 80422fc:	7a5b      	ldrb	r3, [r3, #9]
 80422fe:	b25a      	sxtb	r2, r3
 8042300:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8042304:	43db      	mvns	r3, r3
 8042306:	b25b      	sxtb	r3, r3
 8042308:	4013      	ands	r3, r2
 804230a:	b25a      	sxtb	r2, r3
 804230c:	7b7b      	ldrb	r3, [r7, #13]
 804230e:	b2d1      	uxtb	r1, r2
 8042310:	687a      	ldr	r2, [r7, #4]
 8042312:	4413      	add	r3, r2
 8042314:	460a      	mov	r2, r1
 8042316:	725a      	strb	r2, [r3, #9]
				}
				
				OneWire_WriteBit(onewire, search_direction); // Search direction write bit
 8042318:	7abb      	ldrb	r3, [r7, #10]
 804231a:	4619      	mov	r1, r3
 804231c:	6878      	ldr	r0, [r7, #4]
 804231e:	f7ff fec9 	bl	80420b4 <OneWire_WriteBit>

				id_bit_number++; // Next bit search - increase the id
 8042322:	7bfb      	ldrb	r3, [r7, #15]
 8042324:	3301      	adds	r3, #1
 8042326:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1; // Shoft the mask for next bit
 8042328:	7afb      	ldrb	r3, [r7, #11]
 804232a:	005b      	lsls	r3, r3, #1
 804232c:	72fb      	strb	r3, [r7, #11]

				if (rom_byte_mask == 0) // If the mask is 0, it says the whole byte is read
 804232e:	7afb      	ldrb	r3, [r7, #11]
 8042330:	2b00      	cmp	r3, #0
 8042332:	d104      	bne.n	804233e <OneWire_Search+0x13a>
				{
					rom_byte_number++; // Next byte number
 8042334:	7b7b      	ldrb	r3, [r7, #13]
 8042336:	3301      	adds	r3, #1
 8042338:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1; // Reset the mask - first bit
 804233a:	2301      	movs	r3, #1
 804233c:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while(rom_byte_number < 8);  // Read 8 bytes
 804233e:	7b7b      	ldrb	r3, [r7, #13]
 8042340:	2b07      	cmp	r3, #7
 8042342:	d98a      	bls.n	804225a <OneWire_Search+0x56>

		if (!(id_bit_number < 65)) // If all read bits number is below 65 (8 bytes)
 8042344:	7bfb      	ldrb	r3, [r7, #15]
 8042346:	2b40      	cmp	r3, #64	; 0x40
 8042348:	d90b      	bls.n	8042362 <OneWire_Search+0x15e>
		{
			onewire->LastDiscrepancy = last_zero;
 804234a:	687b      	ldr	r3, [r7, #4]
 804234c:	7bba      	ldrb	r2, [r7, #14]
 804234e:	719a      	strb	r2, [r3, #6]

			if (onewire->LastDiscrepancy == 0) // If last discrepancy is 0 - last device found
 8042350:	687b      	ldr	r3, [r7, #4]
 8042352:	799b      	ldrb	r3, [r3, #6]
 8042354:	2b00      	cmp	r3, #0
 8042356:	d102      	bne.n	804235e <OneWire_Search+0x15a>
			{
				onewire->LastDeviceFlag = 1; // Set the flag
 8042358:	687b      	ldr	r3, [r7, #4]
 804235a:	2201      	movs	r2, #1
 804235c:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1; // Searching successful
 804235e:	2301      	movs	r3, #1
 8042360:	733b      	strb	r3, [r7, #12]
		}
	}

	// If no device is found - reset search data and return 0
	if (!search_result || !onewire->ROM_NO[0])
 8042362:	7b3b      	ldrb	r3, [r7, #12]
 8042364:	2b00      	cmp	r3, #0
 8042366:	d003      	beq.n	8042370 <OneWire_Search+0x16c>
 8042368:	687b      	ldr	r3, [r7, #4]
 804236a:	7a5b      	ldrb	r3, [r3, #9]
 804236c:	2b00      	cmp	r3, #0
 804236e:	d10a      	bne.n	8042386 <OneWire_Search+0x182>
	{
		onewire->LastDiscrepancy = 0;
 8042370:	687b      	ldr	r3, [r7, #4]
 8042372:	2200      	movs	r2, #0
 8042374:	719a      	strb	r2, [r3, #6]
		onewire->LastDeviceFlag = 0;
 8042376:	687b      	ldr	r3, [r7, #4]
 8042378:	2200      	movs	r2, #0
 804237a:	721a      	strb	r2, [r3, #8]
		onewire->LastFamilyDiscrepancy = 0;
 804237c:	687b      	ldr	r3, [r7, #4]
 804237e:	2200      	movs	r2, #0
 8042380:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 8042382:	2300      	movs	r3, #0
 8042384:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 8042386:	7b3b      	ldrb	r3, [r7, #12]
}
 8042388:	4618      	mov	r0, r3
 804238a:	3710      	adds	r7, #16
 804238c:	46bd      	mov	sp, r7
 804238e:	bd80      	pop	{r7, pc}

08042390 <OneWire_First>:

//
//	Return first device on 1-Wire bus
//
uint8_t OneWire_First(OneWire_t* onewire)
{
 8042390:	b580      	push	{r7, lr}
 8042392:	b082      	sub	sp, #8
 8042394:	af00      	add	r7, sp, #0
 8042396:	6078      	str	r0, [r7, #4]
	OneWire_ResetSearch(onewire);
 8042398:	6878      	ldr	r0, [r7, #4]
 804239a:	f7ff ff20 	bl	80421de <OneWire_ResetSearch>

	return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 804239e:	21f0      	movs	r1, #240	; 0xf0
 80423a0:	6878      	ldr	r0, [r7, #4]
 80423a2:	f7ff ff2f 	bl	8042204 <OneWire_Search>
 80423a6:	4603      	mov	r3, r0
}
 80423a8:	4618      	mov	r0, r3
 80423aa:	3708      	adds	r7, #8
 80423ac:	46bd      	mov	sp, r7
 80423ae:	bd80      	pop	{r7, pc}

080423b0 <OneWire_Next>:

//
//	Return next device on 1-Wire bus
//
uint8_t OneWire_Next(OneWire_t* onewire)
{
 80423b0:	b580      	push	{r7, lr}
 80423b2:	b082      	sub	sp, #8
 80423b4:	af00      	add	r7, sp, #0
 80423b6:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 80423b8:	21f0      	movs	r1, #240	; 0xf0
 80423ba:	6878      	ldr	r0, [r7, #4]
 80423bc:	f7ff ff22 	bl	8042204 <OneWire_Search>
 80423c0:	4603      	mov	r3, r0
}
 80423c2:	4618      	mov	r0, r3
 80423c4:	3708      	adds	r7, #8
 80423c6:	46bd      	mov	sp, r7
 80423c8:	bd80      	pop	{r7, pc}

080423ca <OneWire_SelectWithPointer>:

//
//	Select a device on bus by pointer to ROM address
//
void OneWire_SelectWithPointer(OneWire_t* onewire, uint8_t *ROM)
{
 80423ca:	b580      	push	{r7, lr}
 80423cc:	b084      	sub	sp, #16
 80423ce:	af00      	add	r7, sp, #0
 80423d0:	6078      	str	r0, [r7, #4]
 80423d2:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(onewire, ONEWIRE_CMD_MATCHROM); // Match ROM command
 80423d4:	2155      	movs	r1, #85	; 0x55
 80423d6:	6878      	ldr	r0, [r7, #4]
 80423d8:	f7ff fec2 	bl	8042160 <OneWire_WriteByte>
	
	for (i = 0; i < 8; i++)
 80423dc:	2300      	movs	r3, #0
 80423de:	73fb      	strb	r3, [r7, #15]
 80423e0:	e00a      	b.n	80423f8 <OneWire_SelectWithPointer+0x2e>
	{
		OneWire_WriteByte(onewire, *(ROM + i));
 80423e2:	7bfb      	ldrb	r3, [r7, #15]
 80423e4:	683a      	ldr	r2, [r7, #0]
 80423e6:	4413      	add	r3, r2
 80423e8:	781b      	ldrb	r3, [r3, #0]
 80423ea:	4619      	mov	r1, r3
 80423ec:	6878      	ldr	r0, [r7, #4]
 80423ee:	f7ff feb7 	bl	8042160 <OneWire_WriteByte>
	for (i = 0; i < 8; i++)
 80423f2:	7bfb      	ldrb	r3, [r7, #15]
 80423f4:	3301      	adds	r3, #1
 80423f6:	73fb      	strb	r3, [r7, #15]
 80423f8:	7bfb      	ldrb	r3, [r7, #15]
 80423fa:	2b07      	cmp	r3, #7
 80423fc:	d9f1      	bls.n	80423e2 <OneWire_SelectWithPointer+0x18>
	}	
}
 80423fe:	bf00      	nop
 8042400:	bf00      	nop
 8042402:	3710      	adds	r7, #16
 8042404:	46bd      	mov	sp, r7
 8042406:	bd80      	pop	{r7, pc}

08042408 <OneWire_GetFullROM>:

//
//	Get the ROM of found device
//
void OneWire_GetFullROM(OneWire_t* onewire, uint8_t *firstIndex)
{
 8042408:	b480      	push	{r7}
 804240a:	b085      	sub	sp, #20
 804240c:	af00      	add	r7, sp, #0
 804240e:	6078      	str	r0, [r7, #4]
 8042410:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 8042412:	2300      	movs	r3, #0
 8042414:	73fb      	strb	r3, [r7, #15]
 8042416:	e00a      	b.n	804242e <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = onewire->ROM_NO[i];
 8042418:	7bfa      	ldrb	r2, [r7, #15]
 804241a:	7bfb      	ldrb	r3, [r7, #15]
 804241c:	6839      	ldr	r1, [r7, #0]
 804241e:	440b      	add	r3, r1
 8042420:	6879      	ldr	r1, [r7, #4]
 8042422:	440a      	add	r2, r1
 8042424:	7a52      	ldrb	r2, [r2, #9]
 8042426:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8042428:	7bfb      	ldrb	r3, [r7, #15]
 804242a:	3301      	adds	r3, #1
 804242c:	73fb      	strb	r3, [r7, #15]
 804242e:	7bfb      	ldrb	r3, [r7, #15]
 8042430:	2b07      	cmp	r3, #7
 8042432:	d9f1      	bls.n	8042418 <OneWire_GetFullROM+0x10>
	}
}
 8042434:	bf00      	nop
 8042436:	bf00      	nop
 8042438:	3714      	adds	r7, #20
 804243a:	46bd      	mov	sp, r7
 804243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042440:	4770      	bx	lr
	...

08042444 <OneWire_Init>:

//
//	1-Wire initialization
//
void OneWire_Init(OneWire_t* onewire, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8042444:	b580      	push	{r7, lr}
 8042446:	b084      	sub	sp, #16
 8042448:	af00      	add	r7, sp, #0
 804244a:	60f8      	str	r0, [r7, #12]
 804244c:	60b9      	str	r1, [r7, #8]
 804244e:	4613      	mov	r3, r2
 8042450:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Start(&_DS18B20_TIMER); // Start the delay timer
 8042452:	4811      	ldr	r0, [pc, #68]	; (8042498 <OneWire_Init+0x54>)
 8042454:	f002 fa9c 	bl	8044990 <HAL_TIM_Base_Start>

	onewire->GPIOx = GPIOx; // Save 1-wire bus pin
 8042458:	68fb      	ldr	r3, [r7, #12]
 804245a:	68ba      	ldr	r2, [r7, #8]
 804245c:	601a      	str	r2, [r3, #0]
	onewire->GPIO_Pin = GPIO_Pin;
 804245e:	68fb      	ldr	r3, [r7, #12]
 8042460:	88fa      	ldrh	r2, [r7, #6]
 8042462:	809a      	strh	r2, [r3, #4]

	// 1-Wire bit bang initialization
	OneWire_BusOutputDirection(onewire);
 8042464:	68f8      	ldr	r0, [r7, #12]
 8042466:	f7ff fdc6 	bl	8041ff6 <OneWire_BusOutputDirection>
	OneWire_OutputHigh(onewire);
 804246a:	68f8      	ldr	r0, [r7, #12]
 804246c:	f7ff fdec 	bl	8042048 <OneWire_OutputHigh>
	HAL_Delay(100);
 8042470:	2064      	movs	r0, #100	; 0x64
 8042472:	f000 fb07 	bl	8042a84 <HAL_Delay>
	OneWire_OutputLow(onewire);
 8042476:	68f8      	ldr	r0, [r7, #12]
 8042478:	f7ff fdd6 	bl	8042028 <OneWire_OutputLow>
	HAL_Delay(100);
 804247c:	2064      	movs	r0, #100	; 0x64
 804247e:	f000 fb01 	bl	8042a84 <HAL_Delay>
	OneWire_OutputHigh(onewire);
 8042482:	68f8      	ldr	r0, [r7, #12]
 8042484:	f7ff fde0 	bl	8042048 <OneWire_OutputHigh>
	HAL_Delay(200);
 8042488:	20c8      	movs	r0, #200	; 0xc8
 804248a:	f000 fafb 	bl	8042a84 <HAL_Delay>
}
 804248e:	bf00      	nop
 8042490:	3710      	adds	r7, #16
 8042492:	46bd      	mov	sp, r7
 8042494:	bd80      	pop	{r7, pc}
 8042496:	bf00      	nop
 8042498:	200005d4 	.word	0x200005d4

0804249c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 804249c:	b580      	push	{r7, lr}
 804249e:	b082      	sub	sp, #8
 80424a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80424a2:	2300      	movs	r3, #0
 80424a4:	607b      	str	r3, [r7, #4]
 80424a6:	4b12      	ldr	r3, [pc, #72]	; (80424f0 <HAL_MspInit+0x54>)
 80424a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80424aa:	4a11      	ldr	r2, [pc, #68]	; (80424f0 <HAL_MspInit+0x54>)
 80424ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80424b0:	6453      	str	r3, [r2, #68]	; 0x44
 80424b2:	4b0f      	ldr	r3, [pc, #60]	; (80424f0 <HAL_MspInit+0x54>)
 80424b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80424b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80424ba:	607b      	str	r3, [r7, #4]
 80424bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80424be:	2300      	movs	r3, #0
 80424c0:	603b      	str	r3, [r7, #0]
 80424c2:	4b0b      	ldr	r3, [pc, #44]	; (80424f0 <HAL_MspInit+0x54>)
 80424c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80424c6:	4a0a      	ldr	r2, [pc, #40]	; (80424f0 <HAL_MspInit+0x54>)
 80424c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80424cc:	6413      	str	r3, [r2, #64]	; 0x40
 80424ce:	4b08      	ldr	r3, [pc, #32]	; (80424f0 <HAL_MspInit+0x54>)
 80424d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80424d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80424d6:	603b      	str	r3, [r7, #0]
 80424d8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80424da:	2200      	movs	r2, #0
 80424dc:	210f      	movs	r1, #15
 80424de:	f06f 0001 	mvn.w	r0, #1
 80424e2:	f000 fbab 	bl	8042c3c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80424e6:	bf00      	nop
 80424e8:	3708      	adds	r7, #8
 80424ea:	46bd      	mov	sp, r7
 80424ec:	bd80      	pop	{r7, pc}
 80424ee:	bf00      	nop
 80424f0:	40023800 	.word	0x40023800

080424f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80424f4:	b580      	push	{r7, lr}
 80424f6:	b08c      	sub	sp, #48	; 0x30
 80424f8:	af00      	add	r7, sp, #0
 80424fa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80424fc:	2300      	movs	r3, #0
 80424fe:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8042500:	2300      	movs	r3, #0
 8042502:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8042504:	2300      	movs	r3, #0
 8042506:	60bb      	str	r3, [r7, #8]
 8042508:	4b2e      	ldr	r3, [pc, #184]	; (80425c4 <HAL_InitTick+0xd0>)
 804250a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 804250c:	4a2d      	ldr	r2, [pc, #180]	; (80425c4 <HAL_InitTick+0xd0>)
 804250e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8042512:	6453      	str	r3, [r2, #68]	; 0x44
 8042514:	4b2b      	ldr	r3, [pc, #172]	; (80425c4 <HAL_InitTick+0xd0>)
 8042516:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8042518:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 804251c:	60bb      	str	r3, [r7, #8]
 804251e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8042520:	f107 020c 	add.w	r2, r7, #12
 8042524:	f107 0310 	add.w	r3, r7, #16
 8042528:	4611      	mov	r1, r2
 804252a:	4618      	mov	r0, r3
 804252c:	f002 f9ae 	bl	804488c <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8042530:	f002 f998 	bl	8044864 <HAL_RCC_GetPCLK2Freq>
 8042534:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8042536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8042538:	4a23      	ldr	r2, [pc, #140]	; (80425c8 <HAL_InitTick+0xd4>)
 804253a:	fba2 2303 	umull	r2, r3, r2, r3
 804253e:	0c9b      	lsrs	r3, r3, #18
 8042540:	3b01      	subs	r3, #1
 8042542:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8042544:	4b21      	ldr	r3, [pc, #132]	; (80425cc <HAL_InitTick+0xd8>)
 8042546:	4a22      	ldr	r2, [pc, #136]	; (80425d0 <HAL_InitTick+0xdc>)
 8042548:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 804254a:	4b20      	ldr	r3, [pc, #128]	; (80425cc <HAL_InitTick+0xd8>)
 804254c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8042550:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8042552:	4a1e      	ldr	r2, [pc, #120]	; (80425cc <HAL_InitTick+0xd8>)
 8042554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8042556:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8042558:	4b1c      	ldr	r3, [pc, #112]	; (80425cc <HAL_InitTick+0xd8>)
 804255a:	2200      	movs	r2, #0
 804255c:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 804255e:	4b1b      	ldr	r3, [pc, #108]	; (80425cc <HAL_InitTick+0xd8>)
 8042560:	2200      	movs	r2, #0
 8042562:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8042564:	4b19      	ldr	r3, [pc, #100]	; (80425cc <HAL_InitTick+0xd8>)
 8042566:	2200      	movs	r2, #0
 8042568:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 804256a:	4818      	ldr	r0, [pc, #96]	; (80425cc <HAL_InitTick+0xd8>)
 804256c:	f002 f9c0 	bl	80448f0 <HAL_TIM_Base_Init>
 8042570:	4603      	mov	r3, r0
 8042572:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8042576:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 804257a:	2b00      	cmp	r3, #0
 804257c:	d11b      	bne.n	80425b6 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 804257e:	4813      	ldr	r0, [pc, #76]	; (80425cc <HAL_InitTick+0xd8>)
 8042580:	f002 fa60 	bl	8044a44 <HAL_TIM_Base_Start_IT>
 8042584:	4603      	mov	r3, r0
 8042586:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 804258a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 804258e:	2b00      	cmp	r3, #0
 8042590:	d111      	bne.n	80425b6 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8042592:	2019      	movs	r0, #25
 8042594:	f000 fb6e 	bl	8042c74 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8042598:	687b      	ldr	r3, [r7, #4]
 804259a:	2b0f      	cmp	r3, #15
 804259c:	d808      	bhi.n	80425b0 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 804259e:	2200      	movs	r2, #0
 80425a0:	6879      	ldr	r1, [r7, #4]
 80425a2:	2019      	movs	r0, #25
 80425a4:	f000 fb4a 	bl	8042c3c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80425a8:	4a0a      	ldr	r2, [pc, #40]	; (80425d4 <HAL_InitTick+0xe0>)
 80425aa:	687b      	ldr	r3, [r7, #4]
 80425ac:	6013      	str	r3, [r2, #0]
 80425ae:	e002      	b.n	80425b6 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80425b0:	2301      	movs	r3, #1
 80425b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80425b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80425ba:	4618      	mov	r0, r3
 80425bc:	3730      	adds	r7, #48	; 0x30
 80425be:	46bd      	mov	sp, r7
 80425c0:	bd80      	pop	{r7, pc}
 80425c2:	bf00      	nop
 80425c4:	40023800 	.word	0x40023800
 80425c8:	431bde83 	.word	0x431bde83
 80425cc:	20000588 	.word	0x20000588
 80425d0:	40014400 	.word	0x40014400
 80425d4:	20000004 	.word	0x20000004

080425d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80425d8:	b480      	push	{r7}
 80425da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80425dc:	e7fe      	b.n	80425dc <NMI_Handler+0x4>

080425de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80425de:	b480      	push	{r7}
 80425e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80425e2:	e7fe      	b.n	80425e2 <HardFault_Handler+0x4>

080425e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80425e4:	b480      	push	{r7}
 80425e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80425e8:	e7fe      	b.n	80425e8 <MemManage_Handler+0x4>

080425ea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80425ea:	b480      	push	{r7}
 80425ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80425ee:	e7fe      	b.n	80425ee <BusFault_Handler+0x4>

080425f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80425f0:	b480      	push	{r7}
 80425f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80425f4:	e7fe      	b.n	80425f4 <UsageFault_Handler+0x4>

080425f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80425f6:	b480      	push	{r7}
 80425f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80425fa:	bf00      	nop
 80425fc:	46bd      	mov	sp, r7
 80425fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042602:	4770      	bx	lr

08042604 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8042604:	b580      	push	{r7, lr}
 8042606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8042608:	4803      	ldr	r0, [pc, #12]	; (8042618 <TIM1_UP_TIM10_IRQHandler+0x14>)
 804260a:	f002 fa7d 	bl	8044b08 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 804260e:	4803      	ldr	r0, [pc, #12]	; (804261c <TIM1_UP_TIM10_IRQHandler+0x18>)
 8042610:	f002 fa7a 	bl	8044b08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8042614:	bf00      	nop
 8042616:	bd80      	pop	{r7, pc}
 8042618:	200005d4 	.word	0x200005d4
 804261c:	20000588 	.word	0x20000588

08042620 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8042620:	b480      	push	{r7}
 8042622:	af00      	add	r7, sp, #0
	return 1;
 8042624:	2301      	movs	r3, #1
}
 8042626:	4618      	mov	r0, r3
 8042628:	46bd      	mov	sp, r7
 804262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804262e:	4770      	bx	lr

08042630 <_kill>:

int _kill(int pid, int sig)
{
 8042630:	b580      	push	{r7, lr}
 8042632:	b082      	sub	sp, #8
 8042634:	af00      	add	r7, sp, #0
 8042636:	6078      	str	r0, [r7, #4]
 8042638:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 804263a:	f004 fc37 	bl	8046eac <__errno>
 804263e:	4603      	mov	r3, r0
 8042640:	2216      	movs	r2, #22
 8042642:	601a      	str	r2, [r3, #0]
	return -1;
 8042644:	f04f 33ff 	mov.w	r3, #4294967295
}
 8042648:	4618      	mov	r0, r3
 804264a:	3708      	adds	r7, #8
 804264c:	46bd      	mov	sp, r7
 804264e:	bd80      	pop	{r7, pc}

08042650 <_exit>:

void _exit (int status)
{
 8042650:	b580      	push	{r7, lr}
 8042652:	b082      	sub	sp, #8
 8042654:	af00      	add	r7, sp, #0
 8042656:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8042658:	f04f 31ff 	mov.w	r1, #4294967295
 804265c:	6878      	ldr	r0, [r7, #4]
 804265e:	f7ff ffe7 	bl	8042630 <_kill>
	while (1) {}		/* Make sure we hang here */
 8042662:	e7fe      	b.n	8042662 <_exit+0x12>

08042664 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8042664:	b580      	push	{r7, lr}
 8042666:	b086      	sub	sp, #24
 8042668:	af00      	add	r7, sp, #0
 804266a:	60f8      	str	r0, [r7, #12]
 804266c:	60b9      	str	r1, [r7, #8]
 804266e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8042670:	2300      	movs	r3, #0
 8042672:	617b      	str	r3, [r7, #20]
 8042674:	e00a      	b.n	804268c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8042676:	f3af 8000 	nop.w
 804267a:	4601      	mov	r1, r0
 804267c:	68bb      	ldr	r3, [r7, #8]
 804267e:	1c5a      	adds	r2, r3, #1
 8042680:	60ba      	str	r2, [r7, #8]
 8042682:	b2ca      	uxtb	r2, r1
 8042684:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8042686:	697b      	ldr	r3, [r7, #20]
 8042688:	3301      	adds	r3, #1
 804268a:	617b      	str	r3, [r7, #20]
 804268c:	697a      	ldr	r2, [r7, #20]
 804268e:	687b      	ldr	r3, [r7, #4]
 8042690:	429a      	cmp	r2, r3
 8042692:	dbf0      	blt.n	8042676 <_read+0x12>
	}

return len;
 8042694:	687b      	ldr	r3, [r7, #4]
}
 8042696:	4618      	mov	r0, r3
 8042698:	3718      	adds	r7, #24
 804269a:	46bd      	mov	sp, r7
 804269c:	bd80      	pop	{r7, pc}

0804269e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 804269e:	b580      	push	{r7, lr}
 80426a0:	b086      	sub	sp, #24
 80426a2:	af00      	add	r7, sp, #0
 80426a4:	60f8      	str	r0, [r7, #12]
 80426a6:	60b9      	str	r1, [r7, #8]
 80426a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80426aa:	2300      	movs	r3, #0
 80426ac:	617b      	str	r3, [r7, #20]
 80426ae:	e009      	b.n	80426c4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80426b0:	68bb      	ldr	r3, [r7, #8]
 80426b2:	1c5a      	adds	r2, r3, #1
 80426b4:	60ba      	str	r2, [r7, #8]
 80426b6:	781b      	ldrb	r3, [r3, #0]
 80426b8:	4618      	mov	r0, r3
 80426ba:	f7ff fa57 	bl	8041b6c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80426be:	697b      	ldr	r3, [r7, #20]
 80426c0:	3301      	adds	r3, #1
 80426c2:	617b      	str	r3, [r7, #20]
 80426c4:	697a      	ldr	r2, [r7, #20]
 80426c6:	687b      	ldr	r3, [r7, #4]
 80426c8:	429a      	cmp	r2, r3
 80426ca:	dbf1      	blt.n	80426b0 <_write+0x12>
	}
	return len;
 80426cc:	687b      	ldr	r3, [r7, #4]
}
 80426ce:	4618      	mov	r0, r3
 80426d0:	3718      	adds	r7, #24
 80426d2:	46bd      	mov	sp, r7
 80426d4:	bd80      	pop	{r7, pc}

080426d6 <_close>:

int _close(int file)
{
 80426d6:	b480      	push	{r7}
 80426d8:	b083      	sub	sp, #12
 80426da:	af00      	add	r7, sp, #0
 80426dc:	6078      	str	r0, [r7, #4]
	return -1;
 80426de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80426e2:	4618      	mov	r0, r3
 80426e4:	370c      	adds	r7, #12
 80426e6:	46bd      	mov	sp, r7
 80426e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80426ec:	4770      	bx	lr

080426ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80426ee:	b480      	push	{r7}
 80426f0:	b083      	sub	sp, #12
 80426f2:	af00      	add	r7, sp, #0
 80426f4:	6078      	str	r0, [r7, #4]
 80426f6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80426f8:	683b      	ldr	r3, [r7, #0]
 80426fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80426fe:	605a      	str	r2, [r3, #4]
	return 0;
 8042700:	2300      	movs	r3, #0
}
 8042702:	4618      	mov	r0, r3
 8042704:	370c      	adds	r7, #12
 8042706:	46bd      	mov	sp, r7
 8042708:	f85d 7b04 	ldr.w	r7, [sp], #4
 804270c:	4770      	bx	lr

0804270e <_isatty>:

int _isatty(int file)
{
 804270e:	b480      	push	{r7}
 8042710:	b083      	sub	sp, #12
 8042712:	af00      	add	r7, sp, #0
 8042714:	6078      	str	r0, [r7, #4]
	return 1;
 8042716:	2301      	movs	r3, #1
}
 8042718:	4618      	mov	r0, r3
 804271a:	370c      	adds	r7, #12
 804271c:	46bd      	mov	sp, r7
 804271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042722:	4770      	bx	lr

08042724 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8042724:	b480      	push	{r7}
 8042726:	b085      	sub	sp, #20
 8042728:	af00      	add	r7, sp, #0
 804272a:	60f8      	str	r0, [r7, #12]
 804272c:	60b9      	str	r1, [r7, #8]
 804272e:	607a      	str	r2, [r7, #4]
	return 0;
 8042730:	2300      	movs	r3, #0
}
 8042732:	4618      	mov	r0, r3
 8042734:	3714      	adds	r7, #20
 8042736:	46bd      	mov	sp, r7
 8042738:	f85d 7b04 	ldr.w	r7, [sp], #4
 804273c:	4770      	bx	lr
	...

08042740 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8042740:	b580      	push	{r7, lr}
 8042742:	b086      	sub	sp, #24
 8042744:	af00      	add	r7, sp, #0
 8042746:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8042748:	4a14      	ldr	r2, [pc, #80]	; (804279c <_sbrk+0x5c>)
 804274a:	4b15      	ldr	r3, [pc, #84]	; (80427a0 <_sbrk+0x60>)
 804274c:	1ad3      	subs	r3, r2, r3
 804274e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8042750:	697b      	ldr	r3, [r7, #20]
 8042752:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8042754:	4b13      	ldr	r3, [pc, #76]	; (80427a4 <_sbrk+0x64>)
 8042756:	681b      	ldr	r3, [r3, #0]
 8042758:	2b00      	cmp	r3, #0
 804275a:	d102      	bne.n	8042762 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 804275c:	4b11      	ldr	r3, [pc, #68]	; (80427a4 <_sbrk+0x64>)
 804275e:	4a12      	ldr	r2, [pc, #72]	; (80427a8 <_sbrk+0x68>)
 8042760:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8042762:	4b10      	ldr	r3, [pc, #64]	; (80427a4 <_sbrk+0x64>)
 8042764:	681a      	ldr	r2, [r3, #0]
 8042766:	687b      	ldr	r3, [r7, #4]
 8042768:	4413      	add	r3, r2
 804276a:	693a      	ldr	r2, [r7, #16]
 804276c:	429a      	cmp	r2, r3
 804276e:	d207      	bcs.n	8042780 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8042770:	f004 fb9c 	bl	8046eac <__errno>
 8042774:	4603      	mov	r3, r0
 8042776:	220c      	movs	r2, #12
 8042778:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 804277a:	f04f 33ff 	mov.w	r3, #4294967295
 804277e:	e009      	b.n	8042794 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8042780:	4b08      	ldr	r3, [pc, #32]	; (80427a4 <_sbrk+0x64>)
 8042782:	681b      	ldr	r3, [r3, #0]
 8042784:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8042786:	4b07      	ldr	r3, [pc, #28]	; (80427a4 <_sbrk+0x64>)
 8042788:	681a      	ldr	r2, [r3, #0]
 804278a:	687b      	ldr	r3, [r7, #4]
 804278c:	4413      	add	r3, r2
 804278e:	4a05      	ldr	r2, [pc, #20]	; (80427a4 <_sbrk+0x64>)
 8042790:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8042792:	68fb      	ldr	r3, [r7, #12]
}
 8042794:	4618      	mov	r0, r3
 8042796:	3718      	adds	r7, #24
 8042798:	46bd      	mov	sp, r7
 804279a:	bd80      	pop	{r7, pc}
 804279c:	20018000 	.word	0x20018000
 80427a0:	00000400 	.word	0x00000400
 80427a4:	200005d0 	.word	0x200005d0
 80427a8:	200055e8 	.word	0x200055e8

080427ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80427ac:	b480      	push	{r7}
 80427ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80427b0:	4b07      	ldr	r3, [pc, #28]	; (80427d0 <SystemInit+0x24>)
 80427b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80427b6:	4a06      	ldr	r2, [pc, #24]	; (80427d0 <SystemInit+0x24>)
 80427b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80427bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 80427c0:	4b03      	ldr	r3, [pc, #12]	; (80427d0 <SystemInit+0x24>)
 80427c2:	4a04      	ldr	r2, [pc, #16]	; (80427d4 <SystemInit+0x28>)
 80427c4:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 80427c6:	bf00      	nop
 80427c8:	46bd      	mov	sp, r7
 80427ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80427ce:	4770      	bx	lr
 80427d0:	e000ed00 	.word	0xe000ed00
 80427d4:	08040000 	.word	0x08040000

080427d8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80427d8:	b580      	push	{r7, lr}
 80427da:	b086      	sub	sp, #24
 80427dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80427de:	f107 0308 	add.w	r3, r7, #8
 80427e2:	2200      	movs	r2, #0
 80427e4:	601a      	str	r2, [r3, #0]
 80427e6:	605a      	str	r2, [r3, #4]
 80427e8:	609a      	str	r2, [r3, #8]
 80427ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80427ec:	463b      	mov	r3, r7
 80427ee:	2200      	movs	r2, #0
 80427f0:	601a      	str	r2, [r3, #0]
 80427f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80427f4:	4b1e      	ldr	r3, [pc, #120]	; (8042870 <MX_TIM1_Init+0x98>)
 80427f6:	4a1f      	ldr	r2, [pc, #124]	; (8042874 <MX_TIM1_Init+0x9c>)
 80427f8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 80427fa:	4b1d      	ldr	r3, [pc, #116]	; (8042870 <MX_TIM1_Init+0x98>)
 80427fc:	2253      	movs	r2, #83	; 0x53
 80427fe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8042800:	4b1b      	ldr	r3, [pc, #108]	; (8042870 <MX_TIM1_Init+0x98>)
 8042802:	2200      	movs	r2, #0
 8042804:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8042806:	4b1a      	ldr	r3, [pc, #104]	; (8042870 <MX_TIM1_Init+0x98>)
 8042808:	f64f 72ff 	movw	r2, #65535	; 0xffff
 804280c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 804280e:	4b18      	ldr	r3, [pc, #96]	; (8042870 <MX_TIM1_Init+0x98>)
 8042810:	2200      	movs	r2, #0
 8042812:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8042814:	4b16      	ldr	r3, [pc, #88]	; (8042870 <MX_TIM1_Init+0x98>)
 8042816:	2200      	movs	r2, #0
 8042818:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 804281a:	4b15      	ldr	r3, [pc, #84]	; (8042870 <MX_TIM1_Init+0x98>)
 804281c:	2200      	movs	r2, #0
 804281e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8042820:	4813      	ldr	r0, [pc, #76]	; (8042870 <MX_TIM1_Init+0x98>)
 8042822:	f002 f865 	bl	80448f0 <HAL_TIM_Base_Init>
 8042826:	4603      	mov	r3, r0
 8042828:	2b00      	cmp	r3, #0
 804282a:	d001      	beq.n	8042830 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 804282c:	f7ff fba2 	bl	8041f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8042830:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8042834:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8042836:	f107 0308 	add.w	r3, r7, #8
 804283a:	4619      	mov	r1, r3
 804283c:	480c      	ldr	r0, [pc, #48]	; (8042870 <MX_TIM1_Init+0x98>)
 804283e:	f002 fa6b 	bl	8044d18 <HAL_TIM_ConfigClockSource>
 8042842:	4603      	mov	r3, r0
 8042844:	2b00      	cmp	r3, #0
 8042846:	d001      	beq.n	804284c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8042848:	f7ff fb94 	bl	8041f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 804284c:	2300      	movs	r3, #0
 804284e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8042850:	2300      	movs	r3, #0
 8042852:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8042854:	463b      	mov	r3, r7
 8042856:	4619      	mov	r1, r3
 8042858:	4805      	ldr	r0, [pc, #20]	; (8042870 <MX_TIM1_Init+0x98>)
 804285a:	f002 fc67 	bl	804512c <HAL_TIMEx_MasterConfigSynchronization>
 804285e:	4603      	mov	r3, r0
 8042860:	2b00      	cmp	r3, #0
 8042862:	d001      	beq.n	8042868 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8042864:	f7ff fb86 	bl	8041f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8042868:	bf00      	nop
 804286a:	3718      	adds	r7, #24
 804286c:	46bd      	mov	sp, r7
 804286e:	bd80      	pop	{r7, pc}
 8042870:	200005d4 	.word	0x200005d4
 8042874:	40010000 	.word	0x40010000

08042878 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8042878:	b580      	push	{r7, lr}
 804287a:	b084      	sub	sp, #16
 804287c:	af00      	add	r7, sp, #0
 804287e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8042880:	687b      	ldr	r3, [r7, #4]
 8042882:	681b      	ldr	r3, [r3, #0]
 8042884:	4a0e      	ldr	r2, [pc, #56]	; (80428c0 <HAL_TIM_Base_MspInit+0x48>)
 8042886:	4293      	cmp	r3, r2
 8042888:	d115      	bne.n	80428b6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 804288a:	2300      	movs	r3, #0
 804288c:	60fb      	str	r3, [r7, #12]
 804288e:	4b0d      	ldr	r3, [pc, #52]	; (80428c4 <HAL_TIM_Base_MspInit+0x4c>)
 8042890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8042892:	4a0c      	ldr	r2, [pc, #48]	; (80428c4 <HAL_TIM_Base_MspInit+0x4c>)
 8042894:	f043 0301 	orr.w	r3, r3, #1
 8042898:	6453      	str	r3, [r2, #68]	; 0x44
 804289a:	4b0a      	ldr	r3, [pc, #40]	; (80428c4 <HAL_TIM_Base_MspInit+0x4c>)
 804289c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 804289e:	f003 0301 	and.w	r3, r3, #1
 80428a2:	60fb      	str	r3, [r7, #12]
 80428a4:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 15, 0);
 80428a6:	2200      	movs	r2, #0
 80428a8:	210f      	movs	r1, #15
 80428aa:	2019      	movs	r0, #25
 80428ac:	f000 f9c6 	bl	8042c3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80428b0:	2019      	movs	r0, #25
 80428b2:	f000 f9df 	bl	8042c74 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80428b6:	bf00      	nop
 80428b8:	3710      	adds	r7, #16
 80428ba:	46bd      	mov	sp, r7
 80428bc:	bd80      	pop	{r7, pc}
 80428be:	bf00      	nop
 80428c0:	40010000 	.word	0x40010000
 80428c4:	40023800 	.word	0x40023800

080428c8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80428c8:	b580      	push	{r7, lr}
 80428ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80428cc:	4b11      	ldr	r3, [pc, #68]	; (8042914 <MX_USART2_UART_Init+0x4c>)
 80428ce:	4a12      	ldr	r2, [pc, #72]	; (8042918 <MX_USART2_UART_Init+0x50>)
 80428d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80428d2:	4b10      	ldr	r3, [pc, #64]	; (8042914 <MX_USART2_UART_Init+0x4c>)
 80428d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80428d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80428da:	4b0e      	ldr	r3, [pc, #56]	; (8042914 <MX_USART2_UART_Init+0x4c>)
 80428dc:	2200      	movs	r2, #0
 80428de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80428e0:	4b0c      	ldr	r3, [pc, #48]	; (8042914 <MX_USART2_UART_Init+0x4c>)
 80428e2:	2200      	movs	r2, #0
 80428e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80428e6:	4b0b      	ldr	r3, [pc, #44]	; (8042914 <MX_USART2_UART_Init+0x4c>)
 80428e8:	2200      	movs	r2, #0
 80428ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80428ec:	4b09      	ldr	r3, [pc, #36]	; (8042914 <MX_USART2_UART_Init+0x4c>)
 80428ee:	220c      	movs	r2, #12
 80428f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80428f2:	4b08      	ldr	r3, [pc, #32]	; (8042914 <MX_USART2_UART_Init+0x4c>)
 80428f4:	2200      	movs	r2, #0
 80428f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80428f8:	4b06      	ldr	r3, [pc, #24]	; (8042914 <MX_USART2_UART_Init+0x4c>)
 80428fa:	2200      	movs	r2, #0
 80428fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80428fe:	4805      	ldr	r0, [pc, #20]	; (8042914 <MX_USART2_UART_Init+0x4c>)
 8042900:	f002 fc96 	bl	8045230 <HAL_UART_Init>
 8042904:	4603      	mov	r3, r0
 8042906:	2b00      	cmp	r3, #0
 8042908:	d001      	beq.n	804290e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 804290a:	f7ff fb33 	bl	8041f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 804290e:	bf00      	nop
 8042910:	bd80      	pop	{r7, pc}
 8042912:	bf00      	nop
 8042914:	2000061c 	.word	0x2000061c
 8042918:	40004400 	.word	0x40004400

0804291c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 804291c:	b580      	push	{r7, lr}
 804291e:	b08a      	sub	sp, #40	; 0x28
 8042920:	af00      	add	r7, sp, #0
 8042922:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8042924:	f107 0314 	add.w	r3, r7, #20
 8042928:	2200      	movs	r2, #0
 804292a:	601a      	str	r2, [r3, #0]
 804292c:	605a      	str	r2, [r3, #4]
 804292e:	609a      	str	r2, [r3, #8]
 8042930:	60da      	str	r2, [r3, #12]
 8042932:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8042934:	687b      	ldr	r3, [r7, #4]
 8042936:	681b      	ldr	r3, [r3, #0]
 8042938:	4a19      	ldr	r2, [pc, #100]	; (80429a0 <HAL_UART_MspInit+0x84>)
 804293a:	4293      	cmp	r3, r2
 804293c:	d12b      	bne.n	8042996 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 804293e:	2300      	movs	r3, #0
 8042940:	613b      	str	r3, [r7, #16]
 8042942:	4b18      	ldr	r3, [pc, #96]	; (80429a4 <HAL_UART_MspInit+0x88>)
 8042944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8042946:	4a17      	ldr	r2, [pc, #92]	; (80429a4 <HAL_UART_MspInit+0x88>)
 8042948:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 804294c:	6413      	str	r3, [r2, #64]	; 0x40
 804294e:	4b15      	ldr	r3, [pc, #84]	; (80429a4 <HAL_UART_MspInit+0x88>)
 8042950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8042952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8042956:	613b      	str	r3, [r7, #16]
 8042958:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 804295a:	2300      	movs	r3, #0
 804295c:	60fb      	str	r3, [r7, #12]
 804295e:	4b11      	ldr	r3, [pc, #68]	; (80429a4 <HAL_UART_MspInit+0x88>)
 8042960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042962:	4a10      	ldr	r2, [pc, #64]	; (80429a4 <HAL_UART_MspInit+0x88>)
 8042964:	f043 0301 	orr.w	r3, r3, #1
 8042968:	6313      	str	r3, [r2, #48]	; 0x30
 804296a:	4b0e      	ldr	r3, [pc, #56]	; (80429a4 <HAL_UART_MspInit+0x88>)
 804296c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804296e:	f003 0301 	and.w	r3, r3, #1
 8042972:	60fb      	str	r3, [r7, #12]
 8042974:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8042976:	230c      	movs	r3, #12
 8042978:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804297a:	2302      	movs	r3, #2
 804297c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 804297e:	2300      	movs	r3, #0
 8042980:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8042982:	2300      	movs	r3, #0
 8042984:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8042986:	2307      	movs	r3, #7
 8042988:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 804298a:	f107 0314 	add.w	r3, r7, #20
 804298e:	4619      	mov	r1, r3
 8042990:	4805      	ldr	r0, [pc, #20]	; (80429a8 <HAL_UART_MspInit+0x8c>)
 8042992:	f000 f97d 	bl	8042c90 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8042996:	bf00      	nop
 8042998:	3728      	adds	r7, #40	; 0x28
 804299a:	46bd      	mov	sp, r7
 804299c:	bd80      	pop	{r7, pc}
 804299e:	bf00      	nop
 80429a0:	40004400 	.word	0x40004400
 80429a4:	40023800 	.word	0x40023800
 80429a8:	40020000 	.word	0x40020000

080429ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80429ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80429e4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80429b0:	480d      	ldr	r0, [pc, #52]	; (80429e8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80429b2:	490e      	ldr	r1, [pc, #56]	; (80429ec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80429b4:	4a0e      	ldr	r2, [pc, #56]	; (80429f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80429b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80429b8:	e002      	b.n	80429c0 <LoopCopyDataInit>

080429ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80429ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80429bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80429be:	3304      	adds	r3, #4

080429c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80429c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80429c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80429c4:	d3f9      	bcc.n	80429ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80429c6:	4a0b      	ldr	r2, [pc, #44]	; (80429f4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80429c8:	4c0b      	ldr	r4, [pc, #44]	; (80429f8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80429ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80429cc:	e001      	b.n	80429d2 <LoopFillZerobss>

080429ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80429ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80429d0:	3204      	adds	r2, #4

080429d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80429d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80429d4:	d3fb      	bcc.n	80429ce <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80429d6:	f7ff fee9 	bl	80427ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80429da:	f004 fb63 	bl	80470a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80429de:	f7ff f8d7 	bl	8041b90 <main>
  bx  lr    
 80429e2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80429e4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80429e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80429ec:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80429f0:	0804a3ec 	.word	0x0804a3ec
  ldr r2, =_sbss
 80429f4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80429f8:	200055e8 	.word	0x200055e8

080429fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80429fc:	e7fe      	b.n	80429fc <ADC_IRQHandler>
	...

08042a00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8042a00:	b580      	push	{r7, lr}
 8042a02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8042a04:	4b0e      	ldr	r3, [pc, #56]	; (8042a40 <HAL_Init+0x40>)
 8042a06:	681b      	ldr	r3, [r3, #0]
 8042a08:	4a0d      	ldr	r2, [pc, #52]	; (8042a40 <HAL_Init+0x40>)
 8042a0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8042a0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8042a10:	4b0b      	ldr	r3, [pc, #44]	; (8042a40 <HAL_Init+0x40>)
 8042a12:	681b      	ldr	r3, [r3, #0]
 8042a14:	4a0a      	ldr	r2, [pc, #40]	; (8042a40 <HAL_Init+0x40>)
 8042a16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8042a1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8042a1c:	4b08      	ldr	r3, [pc, #32]	; (8042a40 <HAL_Init+0x40>)
 8042a1e:	681b      	ldr	r3, [r3, #0]
 8042a20:	4a07      	ldr	r2, [pc, #28]	; (8042a40 <HAL_Init+0x40>)
 8042a22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8042a26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8042a28:	2003      	movs	r0, #3
 8042a2a:	f000 f8fc 	bl	8042c26 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8042a2e:	200f      	movs	r0, #15
 8042a30:	f7ff fd60 	bl	80424f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8042a34:	f7ff fd32 	bl	804249c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8042a38:	2300      	movs	r3, #0
}
 8042a3a:	4618      	mov	r0, r3
 8042a3c:	bd80      	pop	{r7, pc}
 8042a3e:	bf00      	nop
 8042a40:	40023c00 	.word	0x40023c00

08042a44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8042a44:	b480      	push	{r7}
 8042a46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8042a48:	4b06      	ldr	r3, [pc, #24]	; (8042a64 <HAL_IncTick+0x20>)
 8042a4a:	781b      	ldrb	r3, [r3, #0]
 8042a4c:	461a      	mov	r2, r3
 8042a4e:	4b06      	ldr	r3, [pc, #24]	; (8042a68 <HAL_IncTick+0x24>)
 8042a50:	681b      	ldr	r3, [r3, #0]
 8042a52:	4413      	add	r3, r2
 8042a54:	4a04      	ldr	r2, [pc, #16]	; (8042a68 <HAL_IncTick+0x24>)
 8042a56:	6013      	str	r3, [r2, #0]
}
 8042a58:	bf00      	nop
 8042a5a:	46bd      	mov	sp, r7
 8042a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042a60:	4770      	bx	lr
 8042a62:	bf00      	nop
 8042a64:	20000008 	.word	0x20000008
 8042a68:	20000660 	.word	0x20000660

08042a6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8042a6c:	b480      	push	{r7}
 8042a6e:	af00      	add	r7, sp, #0
  return uwTick;
 8042a70:	4b03      	ldr	r3, [pc, #12]	; (8042a80 <HAL_GetTick+0x14>)
 8042a72:	681b      	ldr	r3, [r3, #0]
}
 8042a74:	4618      	mov	r0, r3
 8042a76:	46bd      	mov	sp, r7
 8042a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042a7c:	4770      	bx	lr
 8042a7e:	bf00      	nop
 8042a80:	20000660 	.word	0x20000660

08042a84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8042a84:	b580      	push	{r7, lr}
 8042a86:	b084      	sub	sp, #16
 8042a88:	af00      	add	r7, sp, #0
 8042a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8042a8c:	f7ff ffee 	bl	8042a6c <HAL_GetTick>
 8042a90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8042a92:	687b      	ldr	r3, [r7, #4]
 8042a94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8042a96:	68fb      	ldr	r3, [r7, #12]
 8042a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8042a9c:	d005      	beq.n	8042aaa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8042a9e:	4b0a      	ldr	r3, [pc, #40]	; (8042ac8 <HAL_Delay+0x44>)
 8042aa0:	781b      	ldrb	r3, [r3, #0]
 8042aa2:	461a      	mov	r2, r3
 8042aa4:	68fb      	ldr	r3, [r7, #12]
 8042aa6:	4413      	add	r3, r2
 8042aa8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8042aaa:	bf00      	nop
 8042aac:	f7ff ffde 	bl	8042a6c <HAL_GetTick>
 8042ab0:	4602      	mov	r2, r0
 8042ab2:	68bb      	ldr	r3, [r7, #8]
 8042ab4:	1ad3      	subs	r3, r2, r3
 8042ab6:	68fa      	ldr	r2, [r7, #12]
 8042ab8:	429a      	cmp	r2, r3
 8042aba:	d8f7      	bhi.n	8042aac <HAL_Delay+0x28>
  {
  }
}
 8042abc:	bf00      	nop
 8042abe:	bf00      	nop
 8042ac0:	3710      	adds	r7, #16
 8042ac2:	46bd      	mov	sp, r7
 8042ac4:	bd80      	pop	{r7, pc}
 8042ac6:	bf00      	nop
 8042ac8:	20000008 	.word	0x20000008

08042acc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8042acc:	b480      	push	{r7}
 8042ace:	b085      	sub	sp, #20
 8042ad0:	af00      	add	r7, sp, #0
 8042ad2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8042ad4:	687b      	ldr	r3, [r7, #4]
 8042ad6:	f003 0307 	and.w	r3, r3, #7
 8042ada:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8042adc:	4b0c      	ldr	r3, [pc, #48]	; (8042b10 <__NVIC_SetPriorityGrouping+0x44>)
 8042ade:	68db      	ldr	r3, [r3, #12]
 8042ae0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8042ae2:	68ba      	ldr	r2, [r7, #8]
 8042ae4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8042ae8:	4013      	ands	r3, r2
 8042aea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8042aec:	68fb      	ldr	r3, [r7, #12]
 8042aee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8042af0:	68bb      	ldr	r3, [r7, #8]
 8042af2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8042af4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8042af8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8042afc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8042afe:	4a04      	ldr	r2, [pc, #16]	; (8042b10 <__NVIC_SetPriorityGrouping+0x44>)
 8042b00:	68bb      	ldr	r3, [r7, #8]
 8042b02:	60d3      	str	r3, [r2, #12]
}
 8042b04:	bf00      	nop
 8042b06:	3714      	adds	r7, #20
 8042b08:	46bd      	mov	sp, r7
 8042b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042b0e:	4770      	bx	lr
 8042b10:	e000ed00 	.word	0xe000ed00

08042b14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8042b14:	b480      	push	{r7}
 8042b16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8042b18:	4b04      	ldr	r3, [pc, #16]	; (8042b2c <__NVIC_GetPriorityGrouping+0x18>)
 8042b1a:	68db      	ldr	r3, [r3, #12]
 8042b1c:	0a1b      	lsrs	r3, r3, #8
 8042b1e:	f003 0307 	and.w	r3, r3, #7
}
 8042b22:	4618      	mov	r0, r3
 8042b24:	46bd      	mov	sp, r7
 8042b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042b2a:	4770      	bx	lr
 8042b2c:	e000ed00 	.word	0xe000ed00

08042b30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8042b30:	b480      	push	{r7}
 8042b32:	b083      	sub	sp, #12
 8042b34:	af00      	add	r7, sp, #0
 8042b36:	4603      	mov	r3, r0
 8042b38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8042b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8042b3e:	2b00      	cmp	r3, #0
 8042b40:	db0b      	blt.n	8042b5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8042b42:	79fb      	ldrb	r3, [r7, #7]
 8042b44:	f003 021f 	and.w	r2, r3, #31
 8042b48:	4907      	ldr	r1, [pc, #28]	; (8042b68 <__NVIC_EnableIRQ+0x38>)
 8042b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8042b4e:	095b      	lsrs	r3, r3, #5
 8042b50:	2001      	movs	r0, #1
 8042b52:	fa00 f202 	lsl.w	r2, r0, r2
 8042b56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8042b5a:	bf00      	nop
 8042b5c:	370c      	adds	r7, #12
 8042b5e:	46bd      	mov	sp, r7
 8042b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042b64:	4770      	bx	lr
 8042b66:	bf00      	nop
 8042b68:	e000e100 	.word	0xe000e100

08042b6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8042b6c:	b480      	push	{r7}
 8042b6e:	b083      	sub	sp, #12
 8042b70:	af00      	add	r7, sp, #0
 8042b72:	4603      	mov	r3, r0
 8042b74:	6039      	str	r1, [r7, #0]
 8042b76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8042b78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8042b7c:	2b00      	cmp	r3, #0
 8042b7e:	db0a      	blt.n	8042b96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8042b80:	683b      	ldr	r3, [r7, #0]
 8042b82:	b2da      	uxtb	r2, r3
 8042b84:	490c      	ldr	r1, [pc, #48]	; (8042bb8 <__NVIC_SetPriority+0x4c>)
 8042b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8042b8a:	0112      	lsls	r2, r2, #4
 8042b8c:	b2d2      	uxtb	r2, r2
 8042b8e:	440b      	add	r3, r1
 8042b90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8042b94:	e00a      	b.n	8042bac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8042b96:	683b      	ldr	r3, [r7, #0]
 8042b98:	b2da      	uxtb	r2, r3
 8042b9a:	4908      	ldr	r1, [pc, #32]	; (8042bbc <__NVIC_SetPriority+0x50>)
 8042b9c:	79fb      	ldrb	r3, [r7, #7]
 8042b9e:	f003 030f 	and.w	r3, r3, #15
 8042ba2:	3b04      	subs	r3, #4
 8042ba4:	0112      	lsls	r2, r2, #4
 8042ba6:	b2d2      	uxtb	r2, r2
 8042ba8:	440b      	add	r3, r1
 8042baa:	761a      	strb	r2, [r3, #24]
}
 8042bac:	bf00      	nop
 8042bae:	370c      	adds	r7, #12
 8042bb0:	46bd      	mov	sp, r7
 8042bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042bb6:	4770      	bx	lr
 8042bb8:	e000e100 	.word	0xe000e100
 8042bbc:	e000ed00 	.word	0xe000ed00

08042bc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8042bc0:	b480      	push	{r7}
 8042bc2:	b089      	sub	sp, #36	; 0x24
 8042bc4:	af00      	add	r7, sp, #0
 8042bc6:	60f8      	str	r0, [r7, #12]
 8042bc8:	60b9      	str	r1, [r7, #8]
 8042bca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8042bcc:	68fb      	ldr	r3, [r7, #12]
 8042bce:	f003 0307 	and.w	r3, r3, #7
 8042bd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8042bd4:	69fb      	ldr	r3, [r7, #28]
 8042bd6:	f1c3 0307 	rsb	r3, r3, #7
 8042bda:	2b04      	cmp	r3, #4
 8042bdc:	bf28      	it	cs
 8042bde:	2304      	movcs	r3, #4
 8042be0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8042be2:	69fb      	ldr	r3, [r7, #28]
 8042be4:	3304      	adds	r3, #4
 8042be6:	2b06      	cmp	r3, #6
 8042be8:	d902      	bls.n	8042bf0 <NVIC_EncodePriority+0x30>
 8042bea:	69fb      	ldr	r3, [r7, #28]
 8042bec:	3b03      	subs	r3, #3
 8042bee:	e000      	b.n	8042bf2 <NVIC_EncodePriority+0x32>
 8042bf0:	2300      	movs	r3, #0
 8042bf2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8042bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8042bf8:	69bb      	ldr	r3, [r7, #24]
 8042bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8042bfe:	43da      	mvns	r2, r3
 8042c00:	68bb      	ldr	r3, [r7, #8]
 8042c02:	401a      	ands	r2, r3
 8042c04:	697b      	ldr	r3, [r7, #20]
 8042c06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8042c08:	f04f 31ff 	mov.w	r1, #4294967295
 8042c0c:	697b      	ldr	r3, [r7, #20]
 8042c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8042c12:	43d9      	mvns	r1, r3
 8042c14:	687b      	ldr	r3, [r7, #4]
 8042c16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8042c18:	4313      	orrs	r3, r2
         );
}
 8042c1a:	4618      	mov	r0, r3
 8042c1c:	3724      	adds	r7, #36	; 0x24
 8042c1e:	46bd      	mov	sp, r7
 8042c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042c24:	4770      	bx	lr

08042c26 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8042c26:	b580      	push	{r7, lr}
 8042c28:	b082      	sub	sp, #8
 8042c2a:	af00      	add	r7, sp, #0
 8042c2c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8042c2e:	6878      	ldr	r0, [r7, #4]
 8042c30:	f7ff ff4c 	bl	8042acc <__NVIC_SetPriorityGrouping>
}
 8042c34:	bf00      	nop
 8042c36:	3708      	adds	r7, #8
 8042c38:	46bd      	mov	sp, r7
 8042c3a:	bd80      	pop	{r7, pc}

08042c3c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8042c3c:	b580      	push	{r7, lr}
 8042c3e:	b086      	sub	sp, #24
 8042c40:	af00      	add	r7, sp, #0
 8042c42:	4603      	mov	r3, r0
 8042c44:	60b9      	str	r1, [r7, #8]
 8042c46:	607a      	str	r2, [r7, #4]
 8042c48:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8042c4a:	2300      	movs	r3, #0
 8042c4c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8042c4e:	f7ff ff61 	bl	8042b14 <__NVIC_GetPriorityGrouping>
 8042c52:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8042c54:	687a      	ldr	r2, [r7, #4]
 8042c56:	68b9      	ldr	r1, [r7, #8]
 8042c58:	6978      	ldr	r0, [r7, #20]
 8042c5a:	f7ff ffb1 	bl	8042bc0 <NVIC_EncodePriority>
 8042c5e:	4602      	mov	r2, r0
 8042c60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8042c64:	4611      	mov	r1, r2
 8042c66:	4618      	mov	r0, r3
 8042c68:	f7ff ff80 	bl	8042b6c <__NVIC_SetPriority>
}
 8042c6c:	bf00      	nop
 8042c6e:	3718      	adds	r7, #24
 8042c70:	46bd      	mov	sp, r7
 8042c72:	bd80      	pop	{r7, pc}

08042c74 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8042c74:	b580      	push	{r7, lr}
 8042c76:	b082      	sub	sp, #8
 8042c78:	af00      	add	r7, sp, #0
 8042c7a:	4603      	mov	r3, r0
 8042c7c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8042c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8042c82:	4618      	mov	r0, r3
 8042c84:	f7ff ff54 	bl	8042b30 <__NVIC_EnableIRQ>
}
 8042c88:	bf00      	nop
 8042c8a:	3708      	adds	r7, #8
 8042c8c:	46bd      	mov	sp, r7
 8042c8e:	bd80      	pop	{r7, pc}

08042c90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8042c90:	b480      	push	{r7}
 8042c92:	b089      	sub	sp, #36	; 0x24
 8042c94:	af00      	add	r7, sp, #0
 8042c96:	6078      	str	r0, [r7, #4]
 8042c98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8042c9a:	2300      	movs	r3, #0
 8042c9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8042c9e:	2300      	movs	r3, #0
 8042ca0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8042ca2:	2300      	movs	r3, #0
 8042ca4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8042ca6:	2300      	movs	r3, #0
 8042ca8:	61fb      	str	r3, [r7, #28]
 8042caa:	e159      	b.n	8042f60 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8042cac:	2201      	movs	r2, #1
 8042cae:	69fb      	ldr	r3, [r7, #28]
 8042cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8042cb4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8042cb6:	683b      	ldr	r3, [r7, #0]
 8042cb8:	681b      	ldr	r3, [r3, #0]
 8042cba:	697a      	ldr	r2, [r7, #20]
 8042cbc:	4013      	ands	r3, r2
 8042cbe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8042cc0:	693a      	ldr	r2, [r7, #16]
 8042cc2:	697b      	ldr	r3, [r7, #20]
 8042cc4:	429a      	cmp	r2, r3
 8042cc6:	f040 8148 	bne.w	8042f5a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8042cca:	683b      	ldr	r3, [r7, #0]
 8042ccc:	685b      	ldr	r3, [r3, #4]
 8042cce:	f003 0303 	and.w	r3, r3, #3
 8042cd2:	2b01      	cmp	r3, #1
 8042cd4:	d005      	beq.n	8042ce2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8042cd6:	683b      	ldr	r3, [r7, #0]
 8042cd8:	685b      	ldr	r3, [r3, #4]
 8042cda:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8042cde:	2b02      	cmp	r3, #2
 8042ce0:	d130      	bne.n	8042d44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8042ce2:	687b      	ldr	r3, [r7, #4]
 8042ce4:	689b      	ldr	r3, [r3, #8]
 8042ce6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8042ce8:	69fb      	ldr	r3, [r7, #28]
 8042cea:	005b      	lsls	r3, r3, #1
 8042cec:	2203      	movs	r2, #3
 8042cee:	fa02 f303 	lsl.w	r3, r2, r3
 8042cf2:	43db      	mvns	r3, r3
 8042cf4:	69ba      	ldr	r2, [r7, #24]
 8042cf6:	4013      	ands	r3, r2
 8042cf8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8042cfa:	683b      	ldr	r3, [r7, #0]
 8042cfc:	68da      	ldr	r2, [r3, #12]
 8042cfe:	69fb      	ldr	r3, [r7, #28]
 8042d00:	005b      	lsls	r3, r3, #1
 8042d02:	fa02 f303 	lsl.w	r3, r2, r3
 8042d06:	69ba      	ldr	r2, [r7, #24]
 8042d08:	4313      	orrs	r3, r2
 8042d0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8042d0c:	687b      	ldr	r3, [r7, #4]
 8042d0e:	69ba      	ldr	r2, [r7, #24]
 8042d10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8042d12:	687b      	ldr	r3, [r7, #4]
 8042d14:	685b      	ldr	r3, [r3, #4]
 8042d16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8042d18:	2201      	movs	r2, #1
 8042d1a:	69fb      	ldr	r3, [r7, #28]
 8042d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8042d20:	43db      	mvns	r3, r3
 8042d22:	69ba      	ldr	r2, [r7, #24]
 8042d24:	4013      	ands	r3, r2
 8042d26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8042d28:	683b      	ldr	r3, [r7, #0]
 8042d2a:	685b      	ldr	r3, [r3, #4]
 8042d2c:	091b      	lsrs	r3, r3, #4
 8042d2e:	f003 0201 	and.w	r2, r3, #1
 8042d32:	69fb      	ldr	r3, [r7, #28]
 8042d34:	fa02 f303 	lsl.w	r3, r2, r3
 8042d38:	69ba      	ldr	r2, [r7, #24]
 8042d3a:	4313      	orrs	r3, r2
 8042d3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8042d3e:	687b      	ldr	r3, [r7, #4]
 8042d40:	69ba      	ldr	r2, [r7, #24]
 8042d42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8042d44:	683b      	ldr	r3, [r7, #0]
 8042d46:	685b      	ldr	r3, [r3, #4]
 8042d48:	f003 0303 	and.w	r3, r3, #3
 8042d4c:	2b03      	cmp	r3, #3
 8042d4e:	d017      	beq.n	8042d80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8042d50:	687b      	ldr	r3, [r7, #4]
 8042d52:	68db      	ldr	r3, [r3, #12]
 8042d54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8042d56:	69fb      	ldr	r3, [r7, #28]
 8042d58:	005b      	lsls	r3, r3, #1
 8042d5a:	2203      	movs	r2, #3
 8042d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8042d60:	43db      	mvns	r3, r3
 8042d62:	69ba      	ldr	r2, [r7, #24]
 8042d64:	4013      	ands	r3, r2
 8042d66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8042d68:	683b      	ldr	r3, [r7, #0]
 8042d6a:	689a      	ldr	r2, [r3, #8]
 8042d6c:	69fb      	ldr	r3, [r7, #28]
 8042d6e:	005b      	lsls	r3, r3, #1
 8042d70:	fa02 f303 	lsl.w	r3, r2, r3
 8042d74:	69ba      	ldr	r2, [r7, #24]
 8042d76:	4313      	orrs	r3, r2
 8042d78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8042d7a:	687b      	ldr	r3, [r7, #4]
 8042d7c:	69ba      	ldr	r2, [r7, #24]
 8042d7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8042d80:	683b      	ldr	r3, [r7, #0]
 8042d82:	685b      	ldr	r3, [r3, #4]
 8042d84:	f003 0303 	and.w	r3, r3, #3
 8042d88:	2b02      	cmp	r3, #2
 8042d8a:	d123      	bne.n	8042dd4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8042d8c:	69fb      	ldr	r3, [r7, #28]
 8042d8e:	08da      	lsrs	r2, r3, #3
 8042d90:	687b      	ldr	r3, [r7, #4]
 8042d92:	3208      	adds	r2, #8
 8042d94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8042d98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8042d9a:	69fb      	ldr	r3, [r7, #28]
 8042d9c:	f003 0307 	and.w	r3, r3, #7
 8042da0:	009b      	lsls	r3, r3, #2
 8042da2:	220f      	movs	r2, #15
 8042da4:	fa02 f303 	lsl.w	r3, r2, r3
 8042da8:	43db      	mvns	r3, r3
 8042daa:	69ba      	ldr	r2, [r7, #24]
 8042dac:	4013      	ands	r3, r2
 8042dae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8042db0:	683b      	ldr	r3, [r7, #0]
 8042db2:	691a      	ldr	r2, [r3, #16]
 8042db4:	69fb      	ldr	r3, [r7, #28]
 8042db6:	f003 0307 	and.w	r3, r3, #7
 8042dba:	009b      	lsls	r3, r3, #2
 8042dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8042dc0:	69ba      	ldr	r2, [r7, #24]
 8042dc2:	4313      	orrs	r3, r2
 8042dc4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8042dc6:	69fb      	ldr	r3, [r7, #28]
 8042dc8:	08da      	lsrs	r2, r3, #3
 8042dca:	687b      	ldr	r3, [r7, #4]
 8042dcc:	3208      	adds	r2, #8
 8042dce:	69b9      	ldr	r1, [r7, #24]
 8042dd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8042dd4:	687b      	ldr	r3, [r7, #4]
 8042dd6:	681b      	ldr	r3, [r3, #0]
 8042dd8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8042dda:	69fb      	ldr	r3, [r7, #28]
 8042ddc:	005b      	lsls	r3, r3, #1
 8042dde:	2203      	movs	r2, #3
 8042de0:	fa02 f303 	lsl.w	r3, r2, r3
 8042de4:	43db      	mvns	r3, r3
 8042de6:	69ba      	ldr	r2, [r7, #24]
 8042de8:	4013      	ands	r3, r2
 8042dea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8042dec:	683b      	ldr	r3, [r7, #0]
 8042dee:	685b      	ldr	r3, [r3, #4]
 8042df0:	f003 0203 	and.w	r2, r3, #3
 8042df4:	69fb      	ldr	r3, [r7, #28]
 8042df6:	005b      	lsls	r3, r3, #1
 8042df8:	fa02 f303 	lsl.w	r3, r2, r3
 8042dfc:	69ba      	ldr	r2, [r7, #24]
 8042dfe:	4313      	orrs	r3, r2
 8042e00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8042e02:	687b      	ldr	r3, [r7, #4]
 8042e04:	69ba      	ldr	r2, [r7, #24]
 8042e06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8042e08:	683b      	ldr	r3, [r7, #0]
 8042e0a:	685b      	ldr	r3, [r3, #4]
 8042e0c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8042e10:	2b00      	cmp	r3, #0
 8042e12:	f000 80a2 	beq.w	8042f5a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8042e16:	2300      	movs	r3, #0
 8042e18:	60fb      	str	r3, [r7, #12]
 8042e1a:	4b57      	ldr	r3, [pc, #348]	; (8042f78 <HAL_GPIO_Init+0x2e8>)
 8042e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8042e1e:	4a56      	ldr	r2, [pc, #344]	; (8042f78 <HAL_GPIO_Init+0x2e8>)
 8042e20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8042e24:	6453      	str	r3, [r2, #68]	; 0x44
 8042e26:	4b54      	ldr	r3, [pc, #336]	; (8042f78 <HAL_GPIO_Init+0x2e8>)
 8042e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8042e2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8042e2e:	60fb      	str	r3, [r7, #12]
 8042e30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8042e32:	4a52      	ldr	r2, [pc, #328]	; (8042f7c <HAL_GPIO_Init+0x2ec>)
 8042e34:	69fb      	ldr	r3, [r7, #28]
 8042e36:	089b      	lsrs	r3, r3, #2
 8042e38:	3302      	adds	r3, #2
 8042e3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8042e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8042e40:	69fb      	ldr	r3, [r7, #28]
 8042e42:	f003 0303 	and.w	r3, r3, #3
 8042e46:	009b      	lsls	r3, r3, #2
 8042e48:	220f      	movs	r2, #15
 8042e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8042e4e:	43db      	mvns	r3, r3
 8042e50:	69ba      	ldr	r2, [r7, #24]
 8042e52:	4013      	ands	r3, r2
 8042e54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8042e56:	687b      	ldr	r3, [r7, #4]
 8042e58:	4a49      	ldr	r2, [pc, #292]	; (8042f80 <HAL_GPIO_Init+0x2f0>)
 8042e5a:	4293      	cmp	r3, r2
 8042e5c:	d019      	beq.n	8042e92 <HAL_GPIO_Init+0x202>
 8042e5e:	687b      	ldr	r3, [r7, #4]
 8042e60:	4a48      	ldr	r2, [pc, #288]	; (8042f84 <HAL_GPIO_Init+0x2f4>)
 8042e62:	4293      	cmp	r3, r2
 8042e64:	d013      	beq.n	8042e8e <HAL_GPIO_Init+0x1fe>
 8042e66:	687b      	ldr	r3, [r7, #4]
 8042e68:	4a47      	ldr	r2, [pc, #284]	; (8042f88 <HAL_GPIO_Init+0x2f8>)
 8042e6a:	4293      	cmp	r3, r2
 8042e6c:	d00d      	beq.n	8042e8a <HAL_GPIO_Init+0x1fa>
 8042e6e:	687b      	ldr	r3, [r7, #4]
 8042e70:	4a46      	ldr	r2, [pc, #280]	; (8042f8c <HAL_GPIO_Init+0x2fc>)
 8042e72:	4293      	cmp	r3, r2
 8042e74:	d007      	beq.n	8042e86 <HAL_GPIO_Init+0x1f6>
 8042e76:	687b      	ldr	r3, [r7, #4]
 8042e78:	4a45      	ldr	r2, [pc, #276]	; (8042f90 <HAL_GPIO_Init+0x300>)
 8042e7a:	4293      	cmp	r3, r2
 8042e7c:	d101      	bne.n	8042e82 <HAL_GPIO_Init+0x1f2>
 8042e7e:	2304      	movs	r3, #4
 8042e80:	e008      	b.n	8042e94 <HAL_GPIO_Init+0x204>
 8042e82:	2307      	movs	r3, #7
 8042e84:	e006      	b.n	8042e94 <HAL_GPIO_Init+0x204>
 8042e86:	2303      	movs	r3, #3
 8042e88:	e004      	b.n	8042e94 <HAL_GPIO_Init+0x204>
 8042e8a:	2302      	movs	r3, #2
 8042e8c:	e002      	b.n	8042e94 <HAL_GPIO_Init+0x204>
 8042e8e:	2301      	movs	r3, #1
 8042e90:	e000      	b.n	8042e94 <HAL_GPIO_Init+0x204>
 8042e92:	2300      	movs	r3, #0
 8042e94:	69fa      	ldr	r2, [r7, #28]
 8042e96:	f002 0203 	and.w	r2, r2, #3
 8042e9a:	0092      	lsls	r2, r2, #2
 8042e9c:	4093      	lsls	r3, r2
 8042e9e:	69ba      	ldr	r2, [r7, #24]
 8042ea0:	4313      	orrs	r3, r2
 8042ea2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8042ea4:	4935      	ldr	r1, [pc, #212]	; (8042f7c <HAL_GPIO_Init+0x2ec>)
 8042ea6:	69fb      	ldr	r3, [r7, #28]
 8042ea8:	089b      	lsrs	r3, r3, #2
 8042eaa:	3302      	adds	r3, #2
 8042eac:	69ba      	ldr	r2, [r7, #24]
 8042eae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8042eb2:	4b38      	ldr	r3, [pc, #224]	; (8042f94 <HAL_GPIO_Init+0x304>)
 8042eb4:	689b      	ldr	r3, [r3, #8]
 8042eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8042eb8:	693b      	ldr	r3, [r7, #16]
 8042eba:	43db      	mvns	r3, r3
 8042ebc:	69ba      	ldr	r2, [r7, #24]
 8042ebe:	4013      	ands	r3, r2
 8042ec0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8042ec2:	683b      	ldr	r3, [r7, #0]
 8042ec4:	685b      	ldr	r3, [r3, #4]
 8042ec6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8042eca:	2b00      	cmp	r3, #0
 8042ecc:	d003      	beq.n	8042ed6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8042ece:	69ba      	ldr	r2, [r7, #24]
 8042ed0:	693b      	ldr	r3, [r7, #16]
 8042ed2:	4313      	orrs	r3, r2
 8042ed4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8042ed6:	4a2f      	ldr	r2, [pc, #188]	; (8042f94 <HAL_GPIO_Init+0x304>)
 8042ed8:	69bb      	ldr	r3, [r7, #24]
 8042eda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8042edc:	4b2d      	ldr	r3, [pc, #180]	; (8042f94 <HAL_GPIO_Init+0x304>)
 8042ede:	68db      	ldr	r3, [r3, #12]
 8042ee0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8042ee2:	693b      	ldr	r3, [r7, #16]
 8042ee4:	43db      	mvns	r3, r3
 8042ee6:	69ba      	ldr	r2, [r7, #24]
 8042ee8:	4013      	ands	r3, r2
 8042eea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8042eec:	683b      	ldr	r3, [r7, #0]
 8042eee:	685b      	ldr	r3, [r3, #4]
 8042ef0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8042ef4:	2b00      	cmp	r3, #0
 8042ef6:	d003      	beq.n	8042f00 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8042ef8:	69ba      	ldr	r2, [r7, #24]
 8042efa:	693b      	ldr	r3, [r7, #16]
 8042efc:	4313      	orrs	r3, r2
 8042efe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8042f00:	4a24      	ldr	r2, [pc, #144]	; (8042f94 <HAL_GPIO_Init+0x304>)
 8042f02:	69bb      	ldr	r3, [r7, #24]
 8042f04:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8042f06:	4b23      	ldr	r3, [pc, #140]	; (8042f94 <HAL_GPIO_Init+0x304>)
 8042f08:	685b      	ldr	r3, [r3, #4]
 8042f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8042f0c:	693b      	ldr	r3, [r7, #16]
 8042f0e:	43db      	mvns	r3, r3
 8042f10:	69ba      	ldr	r2, [r7, #24]
 8042f12:	4013      	ands	r3, r2
 8042f14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8042f16:	683b      	ldr	r3, [r7, #0]
 8042f18:	685b      	ldr	r3, [r3, #4]
 8042f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8042f1e:	2b00      	cmp	r3, #0
 8042f20:	d003      	beq.n	8042f2a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8042f22:	69ba      	ldr	r2, [r7, #24]
 8042f24:	693b      	ldr	r3, [r7, #16]
 8042f26:	4313      	orrs	r3, r2
 8042f28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8042f2a:	4a1a      	ldr	r2, [pc, #104]	; (8042f94 <HAL_GPIO_Init+0x304>)
 8042f2c:	69bb      	ldr	r3, [r7, #24]
 8042f2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8042f30:	4b18      	ldr	r3, [pc, #96]	; (8042f94 <HAL_GPIO_Init+0x304>)
 8042f32:	681b      	ldr	r3, [r3, #0]
 8042f34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8042f36:	693b      	ldr	r3, [r7, #16]
 8042f38:	43db      	mvns	r3, r3
 8042f3a:	69ba      	ldr	r2, [r7, #24]
 8042f3c:	4013      	ands	r3, r2
 8042f3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8042f40:	683b      	ldr	r3, [r7, #0]
 8042f42:	685b      	ldr	r3, [r3, #4]
 8042f44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8042f48:	2b00      	cmp	r3, #0
 8042f4a:	d003      	beq.n	8042f54 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8042f4c:	69ba      	ldr	r2, [r7, #24]
 8042f4e:	693b      	ldr	r3, [r7, #16]
 8042f50:	4313      	orrs	r3, r2
 8042f52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8042f54:	4a0f      	ldr	r2, [pc, #60]	; (8042f94 <HAL_GPIO_Init+0x304>)
 8042f56:	69bb      	ldr	r3, [r7, #24]
 8042f58:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8042f5a:	69fb      	ldr	r3, [r7, #28]
 8042f5c:	3301      	adds	r3, #1
 8042f5e:	61fb      	str	r3, [r7, #28]
 8042f60:	69fb      	ldr	r3, [r7, #28]
 8042f62:	2b0f      	cmp	r3, #15
 8042f64:	f67f aea2 	bls.w	8042cac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8042f68:	bf00      	nop
 8042f6a:	bf00      	nop
 8042f6c:	3724      	adds	r7, #36	; 0x24
 8042f6e:	46bd      	mov	sp, r7
 8042f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042f74:	4770      	bx	lr
 8042f76:	bf00      	nop
 8042f78:	40023800 	.word	0x40023800
 8042f7c:	40013800 	.word	0x40013800
 8042f80:	40020000 	.word	0x40020000
 8042f84:	40020400 	.word	0x40020400
 8042f88:	40020800 	.word	0x40020800
 8042f8c:	40020c00 	.word	0x40020c00
 8042f90:	40021000 	.word	0x40021000
 8042f94:	40013c00 	.word	0x40013c00

08042f98 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8042f98:	b480      	push	{r7}
 8042f9a:	b085      	sub	sp, #20
 8042f9c:	af00      	add	r7, sp, #0
 8042f9e:	6078      	str	r0, [r7, #4]
 8042fa0:	460b      	mov	r3, r1
 8042fa2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8042fa4:	687b      	ldr	r3, [r7, #4]
 8042fa6:	691a      	ldr	r2, [r3, #16]
 8042fa8:	887b      	ldrh	r3, [r7, #2]
 8042faa:	4013      	ands	r3, r2
 8042fac:	2b00      	cmp	r3, #0
 8042fae:	d002      	beq.n	8042fb6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8042fb0:	2301      	movs	r3, #1
 8042fb2:	73fb      	strb	r3, [r7, #15]
 8042fb4:	e001      	b.n	8042fba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8042fb6:	2300      	movs	r3, #0
 8042fb8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8042fba:	7bfb      	ldrb	r3, [r7, #15]
}
 8042fbc:	4618      	mov	r0, r3
 8042fbe:	3714      	adds	r7, #20
 8042fc0:	46bd      	mov	sp, r7
 8042fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042fc6:	4770      	bx	lr

08042fc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8042fc8:	b480      	push	{r7}
 8042fca:	b083      	sub	sp, #12
 8042fcc:	af00      	add	r7, sp, #0
 8042fce:	6078      	str	r0, [r7, #4]
 8042fd0:	460b      	mov	r3, r1
 8042fd2:	807b      	strh	r3, [r7, #2]
 8042fd4:	4613      	mov	r3, r2
 8042fd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8042fd8:	787b      	ldrb	r3, [r7, #1]
 8042fda:	2b00      	cmp	r3, #0
 8042fdc:	d003      	beq.n	8042fe6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8042fde:	887a      	ldrh	r2, [r7, #2]
 8042fe0:	687b      	ldr	r3, [r7, #4]
 8042fe2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8042fe4:	e003      	b.n	8042fee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8042fe6:	887b      	ldrh	r3, [r7, #2]
 8042fe8:	041a      	lsls	r2, r3, #16
 8042fea:	687b      	ldr	r3, [r7, #4]
 8042fec:	619a      	str	r2, [r3, #24]
}
 8042fee:	bf00      	nop
 8042ff0:	370c      	adds	r7, #12
 8042ff2:	46bd      	mov	sp, r7
 8042ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042ff8:	4770      	bx	lr

08042ffa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8042ffa:	b480      	push	{r7}
 8042ffc:	b085      	sub	sp, #20
 8042ffe:	af00      	add	r7, sp, #0
 8043000:	6078      	str	r0, [r7, #4]
 8043002:	460b      	mov	r3, r1
 8043004:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8043006:	687b      	ldr	r3, [r7, #4]
 8043008:	695b      	ldr	r3, [r3, #20]
 804300a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 804300c:	887a      	ldrh	r2, [r7, #2]
 804300e:	68fb      	ldr	r3, [r7, #12]
 8043010:	4013      	ands	r3, r2
 8043012:	041a      	lsls	r2, r3, #16
 8043014:	68fb      	ldr	r3, [r7, #12]
 8043016:	43d9      	mvns	r1, r3
 8043018:	887b      	ldrh	r3, [r7, #2]
 804301a:	400b      	ands	r3, r1
 804301c:	431a      	orrs	r2, r3
 804301e:	687b      	ldr	r3, [r7, #4]
 8043020:	619a      	str	r2, [r3, #24]
}
 8043022:	bf00      	nop
 8043024:	3714      	adds	r7, #20
 8043026:	46bd      	mov	sp, r7
 8043028:	f85d 7b04 	ldr.w	r7, [sp], #4
 804302c:	4770      	bx	lr
	...

08043030 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8043030:	b580      	push	{r7, lr}
 8043032:	b084      	sub	sp, #16
 8043034:	af00      	add	r7, sp, #0
 8043036:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8043038:	687b      	ldr	r3, [r7, #4]
 804303a:	2b00      	cmp	r3, #0
 804303c:	d101      	bne.n	8043042 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 804303e:	2301      	movs	r3, #1
 8043040:	e12b      	b.n	804329a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8043042:	687b      	ldr	r3, [r7, #4]
 8043044:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8043048:	b2db      	uxtb	r3, r3
 804304a:	2b00      	cmp	r3, #0
 804304c:	d106      	bne.n	804305c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 804304e:	687b      	ldr	r3, [r7, #4]
 8043050:	2200      	movs	r2, #0
 8043052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8043056:	6878      	ldr	r0, [r7, #4]
 8043058:	f7fe fd40 	bl	8041adc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 804305c:	687b      	ldr	r3, [r7, #4]
 804305e:	2224      	movs	r2, #36	; 0x24
 8043060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8043064:	687b      	ldr	r3, [r7, #4]
 8043066:	681b      	ldr	r3, [r3, #0]
 8043068:	681a      	ldr	r2, [r3, #0]
 804306a:	687b      	ldr	r3, [r7, #4]
 804306c:	681b      	ldr	r3, [r3, #0]
 804306e:	f022 0201 	bic.w	r2, r2, #1
 8043072:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8043074:	687b      	ldr	r3, [r7, #4]
 8043076:	681b      	ldr	r3, [r3, #0]
 8043078:	681a      	ldr	r2, [r3, #0]
 804307a:	687b      	ldr	r3, [r7, #4]
 804307c:	681b      	ldr	r3, [r3, #0]
 804307e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8043082:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8043084:	687b      	ldr	r3, [r7, #4]
 8043086:	681b      	ldr	r3, [r3, #0]
 8043088:	681a      	ldr	r2, [r3, #0]
 804308a:	687b      	ldr	r3, [r7, #4]
 804308c:	681b      	ldr	r3, [r3, #0]
 804308e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8043092:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8043094:	f001 fbd2 	bl	804483c <HAL_RCC_GetPCLK1Freq>
 8043098:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 804309a:	687b      	ldr	r3, [r7, #4]
 804309c:	685b      	ldr	r3, [r3, #4]
 804309e:	4a81      	ldr	r2, [pc, #516]	; (80432a4 <HAL_I2C_Init+0x274>)
 80430a0:	4293      	cmp	r3, r2
 80430a2:	d807      	bhi.n	80430b4 <HAL_I2C_Init+0x84>
 80430a4:	68fb      	ldr	r3, [r7, #12]
 80430a6:	4a80      	ldr	r2, [pc, #512]	; (80432a8 <HAL_I2C_Init+0x278>)
 80430a8:	4293      	cmp	r3, r2
 80430aa:	bf94      	ite	ls
 80430ac:	2301      	movls	r3, #1
 80430ae:	2300      	movhi	r3, #0
 80430b0:	b2db      	uxtb	r3, r3
 80430b2:	e006      	b.n	80430c2 <HAL_I2C_Init+0x92>
 80430b4:	68fb      	ldr	r3, [r7, #12]
 80430b6:	4a7d      	ldr	r2, [pc, #500]	; (80432ac <HAL_I2C_Init+0x27c>)
 80430b8:	4293      	cmp	r3, r2
 80430ba:	bf94      	ite	ls
 80430bc:	2301      	movls	r3, #1
 80430be:	2300      	movhi	r3, #0
 80430c0:	b2db      	uxtb	r3, r3
 80430c2:	2b00      	cmp	r3, #0
 80430c4:	d001      	beq.n	80430ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80430c6:	2301      	movs	r3, #1
 80430c8:	e0e7      	b.n	804329a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80430ca:	68fb      	ldr	r3, [r7, #12]
 80430cc:	4a78      	ldr	r2, [pc, #480]	; (80432b0 <HAL_I2C_Init+0x280>)
 80430ce:	fba2 2303 	umull	r2, r3, r2, r3
 80430d2:	0c9b      	lsrs	r3, r3, #18
 80430d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80430d6:	687b      	ldr	r3, [r7, #4]
 80430d8:	681b      	ldr	r3, [r3, #0]
 80430da:	685b      	ldr	r3, [r3, #4]
 80430dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80430e0:	687b      	ldr	r3, [r7, #4]
 80430e2:	681b      	ldr	r3, [r3, #0]
 80430e4:	68ba      	ldr	r2, [r7, #8]
 80430e6:	430a      	orrs	r2, r1
 80430e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80430ea:	687b      	ldr	r3, [r7, #4]
 80430ec:	681b      	ldr	r3, [r3, #0]
 80430ee:	6a1b      	ldr	r3, [r3, #32]
 80430f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80430f4:	687b      	ldr	r3, [r7, #4]
 80430f6:	685b      	ldr	r3, [r3, #4]
 80430f8:	4a6a      	ldr	r2, [pc, #424]	; (80432a4 <HAL_I2C_Init+0x274>)
 80430fa:	4293      	cmp	r3, r2
 80430fc:	d802      	bhi.n	8043104 <HAL_I2C_Init+0xd4>
 80430fe:	68bb      	ldr	r3, [r7, #8]
 8043100:	3301      	adds	r3, #1
 8043102:	e009      	b.n	8043118 <HAL_I2C_Init+0xe8>
 8043104:	68bb      	ldr	r3, [r7, #8]
 8043106:	f44f 7296 	mov.w	r2, #300	; 0x12c
 804310a:	fb02 f303 	mul.w	r3, r2, r3
 804310e:	4a69      	ldr	r2, [pc, #420]	; (80432b4 <HAL_I2C_Init+0x284>)
 8043110:	fba2 2303 	umull	r2, r3, r2, r3
 8043114:	099b      	lsrs	r3, r3, #6
 8043116:	3301      	adds	r3, #1
 8043118:	687a      	ldr	r2, [r7, #4]
 804311a:	6812      	ldr	r2, [r2, #0]
 804311c:	430b      	orrs	r3, r1
 804311e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8043120:	687b      	ldr	r3, [r7, #4]
 8043122:	681b      	ldr	r3, [r3, #0]
 8043124:	69db      	ldr	r3, [r3, #28]
 8043126:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 804312a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 804312e:	687b      	ldr	r3, [r7, #4]
 8043130:	685b      	ldr	r3, [r3, #4]
 8043132:	495c      	ldr	r1, [pc, #368]	; (80432a4 <HAL_I2C_Init+0x274>)
 8043134:	428b      	cmp	r3, r1
 8043136:	d819      	bhi.n	804316c <HAL_I2C_Init+0x13c>
 8043138:	68fb      	ldr	r3, [r7, #12]
 804313a:	1e59      	subs	r1, r3, #1
 804313c:	687b      	ldr	r3, [r7, #4]
 804313e:	685b      	ldr	r3, [r3, #4]
 8043140:	005b      	lsls	r3, r3, #1
 8043142:	fbb1 f3f3 	udiv	r3, r1, r3
 8043146:	1c59      	adds	r1, r3, #1
 8043148:	f640 73fc 	movw	r3, #4092	; 0xffc
 804314c:	400b      	ands	r3, r1
 804314e:	2b00      	cmp	r3, #0
 8043150:	d00a      	beq.n	8043168 <HAL_I2C_Init+0x138>
 8043152:	68fb      	ldr	r3, [r7, #12]
 8043154:	1e59      	subs	r1, r3, #1
 8043156:	687b      	ldr	r3, [r7, #4]
 8043158:	685b      	ldr	r3, [r3, #4]
 804315a:	005b      	lsls	r3, r3, #1
 804315c:	fbb1 f3f3 	udiv	r3, r1, r3
 8043160:	3301      	adds	r3, #1
 8043162:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8043166:	e051      	b.n	804320c <HAL_I2C_Init+0x1dc>
 8043168:	2304      	movs	r3, #4
 804316a:	e04f      	b.n	804320c <HAL_I2C_Init+0x1dc>
 804316c:	687b      	ldr	r3, [r7, #4]
 804316e:	689b      	ldr	r3, [r3, #8]
 8043170:	2b00      	cmp	r3, #0
 8043172:	d111      	bne.n	8043198 <HAL_I2C_Init+0x168>
 8043174:	68fb      	ldr	r3, [r7, #12]
 8043176:	1e58      	subs	r0, r3, #1
 8043178:	687b      	ldr	r3, [r7, #4]
 804317a:	6859      	ldr	r1, [r3, #4]
 804317c:	460b      	mov	r3, r1
 804317e:	005b      	lsls	r3, r3, #1
 8043180:	440b      	add	r3, r1
 8043182:	fbb0 f3f3 	udiv	r3, r0, r3
 8043186:	3301      	adds	r3, #1
 8043188:	f3c3 030b 	ubfx	r3, r3, #0, #12
 804318c:	2b00      	cmp	r3, #0
 804318e:	bf0c      	ite	eq
 8043190:	2301      	moveq	r3, #1
 8043192:	2300      	movne	r3, #0
 8043194:	b2db      	uxtb	r3, r3
 8043196:	e012      	b.n	80431be <HAL_I2C_Init+0x18e>
 8043198:	68fb      	ldr	r3, [r7, #12]
 804319a:	1e58      	subs	r0, r3, #1
 804319c:	687b      	ldr	r3, [r7, #4]
 804319e:	6859      	ldr	r1, [r3, #4]
 80431a0:	460b      	mov	r3, r1
 80431a2:	009b      	lsls	r3, r3, #2
 80431a4:	440b      	add	r3, r1
 80431a6:	0099      	lsls	r1, r3, #2
 80431a8:	440b      	add	r3, r1
 80431aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80431ae:	3301      	adds	r3, #1
 80431b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80431b4:	2b00      	cmp	r3, #0
 80431b6:	bf0c      	ite	eq
 80431b8:	2301      	moveq	r3, #1
 80431ba:	2300      	movne	r3, #0
 80431bc:	b2db      	uxtb	r3, r3
 80431be:	2b00      	cmp	r3, #0
 80431c0:	d001      	beq.n	80431c6 <HAL_I2C_Init+0x196>
 80431c2:	2301      	movs	r3, #1
 80431c4:	e022      	b.n	804320c <HAL_I2C_Init+0x1dc>
 80431c6:	687b      	ldr	r3, [r7, #4]
 80431c8:	689b      	ldr	r3, [r3, #8]
 80431ca:	2b00      	cmp	r3, #0
 80431cc:	d10e      	bne.n	80431ec <HAL_I2C_Init+0x1bc>
 80431ce:	68fb      	ldr	r3, [r7, #12]
 80431d0:	1e58      	subs	r0, r3, #1
 80431d2:	687b      	ldr	r3, [r7, #4]
 80431d4:	6859      	ldr	r1, [r3, #4]
 80431d6:	460b      	mov	r3, r1
 80431d8:	005b      	lsls	r3, r3, #1
 80431da:	440b      	add	r3, r1
 80431dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80431e0:	3301      	adds	r3, #1
 80431e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80431e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80431ea:	e00f      	b.n	804320c <HAL_I2C_Init+0x1dc>
 80431ec:	68fb      	ldr	r3, [r7, #12]
 80431ee:	1e58      	subs	r0, r3, #1
 80431f0:	687b      	ldr	r3, [r7, #4]
 80431f2:	6859      	ldr	r1, [r3, #4]
 80431f4:	460b      	mov	r3, r1
 80431f6:	009b      	lsls	r3, r3, #2
 80431f8:	440b      	add	r3, r1
 80431fa:	0099      	lsls	r1, r3, #2
 80431fc:	440b      	add	r3, r1
 80431fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8043202:	3301      	adds	r3, #1
 8043204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8043208:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 804320c:	6879      	ldr	r1, [r7, #4]
 804320e:	6809      	ldr	r1, [r1, #0]
 8043210:	4313      	orrs	r3, r2
 8043212:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8043214:	687b      	ldr	r3, [r7, #4]
 8043216:	681b      	ldr	r3, [r3, #0]
 8043218:	681b      	ldr	r3, [r3, #0]
 804321a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 804321e:	687b      	ldr	r3, [r7, #4]
 8043220:	69da      	ldr	r2, [r3, #28]
 8043222:	687b      	ldr	r3, [r7, #4]
 8043224:	6a1b      	ldr	r3, [r3, #32]
 8043226:	431a      	orrs	r2, r3
 8043228:	687b      	ldr	r3, [r7, #4]
 804322a:	681b      	ldr	r3, [r3, #0]
 804322c:	430a      	orrs	r2, r1
 804322e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8043230:	687b      	ldr	r3, [r7, #4]
 8043232:	681b      	ldr	r3, [r3, #0]
 8043234:	689b      	ldr	r3, [r3, #8]
 8043236:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 804323a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 804323e:	687a      	ldr	r2, [r7, #4]
 8043240:	6911      	ldr	r1, [r2, #16]
 8043242:	687a      	ldr	r2, [r7, #4]
 8043244:	68d2      	ldr	r2, [r2, #12]
 8043246:	4311      	orrs	r1, r2
 8043248:	687a      	ldr	r2, [r7, #4]
 804324a:	6812      	ldr	r2, [r2, #0]
 804324c:	430b      	orrs	r3, r1
 804324e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8043250:	687b      	ldr	r3, [r7, #4]
 8043252:	681b      	ldr	r3, [r3, #0]
 8043254:	68db      	ldr	r3, [r3, #12]
 8043256:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 804325a:	687b      	ldr	r3, [r7, #4]
 804325c:	695a      	ldr	r2, [r3, #20]
 804325e:	687b      	ldr	r3, [r7, #4]
 8043260:	699b      	ldr	r3, [r3, #24]
 8043262:	431a      	orrs	r2, r3
 8043264:	687b      	ldr	r3, [r7, #4]
 8043266:	681b      	ldr	r3, [r3, #0]
 8043268:	430a      	orrs	r2, r1
 804326a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 804326c:	687b      	ldr	r3, [r7, #4]
 804326e:	681b      	ldr	r3, [r3, #0]
 8043270:	681a      	ldr	r2, [r3, #0]
 8043272:	687b      	ldr	r3, [r7, #4]
 8043274:	681b      	ldr	r3, [r3, #0]
 8043276:	f042 0201 	orr.w	r2, r2, #1
 804327a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 804327c:	687b      	ldr	r3, [r7, #4]
 804327e:	2200      	movs	r2, #0
 8043280:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8043282:	687b      	ldr	r3, [r7, #4]
 8043284:	2220      	movs	r2, #32
 8043286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 804328a:	687b      	ldr	r3, [r7, #4]
 804328c:	2200      	movs	r2, #0
 804328e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8043290:	687b      	ldr	r3, [r7, #4]
 8043292:	2200      	movs	r2, #0
 8043294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8043298:	2300      	movs	r3, #0
}
 804329a:	4618      	mov	r0, r3
 804329c:	3710      	adds	r7, #16
 804329e:	46bd      	mov	sp, r7
 80432a0:	bd80      	pop	{r7, pc}
 80432a2:	bf00      	nop
 80432a4:	000186a0 	.word	0x000186a0
 80432a8:	001e847f 	.word	0x001e847f
 80432ac:	003d08ff 	.word	0x003d08ff
 80432b0:	431bde83 	.word	0x431bde83
 80432b4:	10624dd3 	.word	0x10624dd3

080432b8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80432b8:	b580      	push	{r7, lr}
 80432ba:	b088      	sub	sp, #32
 80432bc:	af02      	add	r7, sp, #8
 80432be:	60f8      	str	r0, [r7, #12]
 80432c0:	607a      	str	r2, [r7, #4]
 80432c2:	461a      	mov	r2, r3
 80432c4:	460b      	mov	r3, r1
 80432c6:	817b      	strh	r3, [r7, #10]
 80432c8:	4613      	mov	r3, r2
 80432ca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80432cc:	f7ff fbce 	bl	8042a6c <HAL_GetTick>
 80432d0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80432d2:	68fb      	ldr	r3, [r7, #12]
 80432d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80432d8:	b2db      	uxtb	r3, r3
 80432da:	2b20      	cmp	r3, #32
 80432dc:	f040 80e0 	bne.w	80434a0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80432e0:	697b      	ldr	r3, [r7, #20]
 80432e2:	9300      	str	r3, [sp, #0]
 80432e4:	2319      	movs	r3, #25
 80432e6:	2201      	movs	r2, #1
 80432e8:	4970      	ldr	r1, [pc, #448]	; (80434ac <HAL_I2C_Master_Transmit+0x1f4>)
 80432ea:	68f8      	ldr	r0, [r7, #12]
 80432ec:	f000 fc58 	bl	8043ba0 <I2C_WaitOnFlagUntilTimeout>
 80432f0:	4603      	mov	r3, r0
 80432f2:	2b00      	cmp	r3, #0
 80432f4:	d001      	beq.n	80432fa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80432f6:	2302      	movs	r3, #2
 80432f8:	e0d3      	b.n	80434a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80432fa:	68fb      	ldr	r3, [r7, #12]
 80432fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8043300:	2b01      	cmp	r3, #1
 8043302:	d101      	bne.n	8043308 <HAL_I2C_Master_Transmit+0x50>
 8043304:	2302      	movs	r3, #2
 8043306:	e0cc      	b.n	80434a2 <HAL_I2C_Master_Transmit+0x1ea>
 8043308:	68fb      	ldr	r3, [r7, #12]
 804330a:	2201      	movs	r2, #1
 804330c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8043310:	68fb      	ldr	r3, [r7, #12]
 8043312:	681b      	ldr	r3, [r3, #0]
 8043314:	681b      	ldr	r3, [r3, #0]
 8043316:	f003 0301 	and.w	r3, r3, #1
 804331a:	2b01      	cmp	r3, #1
 804331c:	d007      	beq.n	804332e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 804331e:	68fb      	ldr	r3, [r7, #12]
 8043320:	681b      	ldr	r3, [r3, #0]
 8043322:	681a      	ldr	r2, [r3, #0]
 8043324:	68fb      	ldr	r3, [r7, #12]
 8043326:	681b      	ldr	r3, [r3, #0]
 8043328:	f042 0201 	orr.w	r2, r2, #1
 804332c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 804332e:	68fb      	ldr	r3, [r7, #12]
 8043330:	681b      	ldr	r3, [r3, #0]
 8043332:	681a      	ldr	r2, [r3, #0]
 8043334:	68fb      	ldr	r3, [r7, #12]
 8043336:	681b      	ldr	r3, [r3, #0]
 8043338:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 804333c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 804333e:	68fb      	ldr	r3, [r7, #12]
 8043340:	2221      	movs	r2, #33	; 0x21
 8043342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8043346:	68fb      	ldr	r3, [r7, #12]
 8043348:	2210      	movs	r2, #16
 804334a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 804334e:	68fb      	ldr	r3, [r7, #12]
 8043350:	2200      	movs	r2, #0
 8043352:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8043354:	68fb      	ldr	r3, [r7, #12]
 8043356:	687a      	ldr	r2, [r7, #4]
 8043358:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 804335a:	68fb      	ldr	r3, [r7, #12]
 804335c:	893a      	ldrh	r2, [r7, #8]
 804335e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8043360:	68fb      	ldr	r3, [r7, #12]
 8043362:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8043364:	b29a      	uxth	r2, r3
 8043366:	68fb      	ldr	r3, [r7, #12]
 8043368:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 804336a:	68fb      	ldr	r3, [r7, #12]
 804336c:	4a50      	ldr	r2, [pc, #320]	; (80434b0 <HAL_I2C_Master_Transmit+0x1f8>)
 804336e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8043370:	8979      	ldrh	r1, [r7, #10]
 8043372:	697b      	ldr	r3, [r7, #20]
 8043374:	6a3a      	ldr	r2, [r7, #32]
 8043376:	68f8      	ldr	r0, [r7, #12]
 8043378:	f000 fac2 	bl	8043900 <I2C_MasterRequestWrite>
 804337c:	4603      	mov	r3, r0
 804337e:	2b00      	cmp	r3, #0
 8043380:	d001      	beq.n	8043386 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8043382:	2301      	movs	r3, #1
 8043384:	e08d      	b.n	80434a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8043386:	2300      	movs	r3, #0
 8043388:	613b      	str	r3, [r7, #16]
 804338a:	68fb      	ldr	r3, [r7, #12]
 804338c:	681b      	ldr	r3, [r3, #0]
 804338e:	695b      	ldr	r3, [r3, #20]
 8043390:	613b      	str	r3, [r7, #16]
 8043392:	68fb      	ldr	r3, [r7, #12]
 8043394:	681b      	ldr	r3, [r3, #0]
 8043396:	699b      	ldr	r3, [r3, #24]
 8043398:	613b      	str	r3, [r7, #16]
 804339a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 804339c:	e066      	b.n	804346c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 804339e:	697a      	ldr	r2, [r7, #20]
 80433a0:	6a39      	ldr	r1, [r7, #32]
 80433a2:	68f8      	ldr	r0, [r7, #12]
 80433a4:	f000 fcd2 	bl	8043d4c <I2C_WaitOnTXEFlagUntilTimeout>
 80433a8:	4603      	mov	r3, r0
 80433aa:	2b00      	cmp	r3, #0
 80433ac:	d00d      	beq.n	80433ca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80433ae:	68fb      	ldr	r3, [r7, #12]
 80433b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80433b2:	2b04      	cmp	r3, #4
 80433b4:	d107      	bne.n	80433c6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80433b6:	68fb      	ldr	r3, [r7, #12]
 80433b8:	681b      	ldr	r3, [r3, #0]
 80433ba:	681a      	ldr	r2, [r3, #0]
 80433bc:	68fb      	ldr	r3, [r7, #12]
 80433be:	681b      	ldr	r3, [r3, #0]
 80433c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80433c4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80433c6:	2301      	movs	r3, #1
 80433c8:	e06b      	b.n	80434a2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80433ca:	68fb      	ldr	r3, [r7, #12]
 80433cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80433ce:	781a      	ldrb	r2, [r3, #0]
 80433d0:	68fb      	ldr	r3, [r7, #12]
 80433d2:	681b      	ldr	r3, [r3, #0]
 80433d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80433d6:	68fb      	ldr	r3, [r7, #12]
 80433d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80433da:	1c5a      	adds	r2, r3, #1
 80433dc:	68fb      	ldr	r3, [r7, #12]
 80433de:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80433e0:	68fb      	ldr	r3, [r7, #12]
 80433e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80433e4:	b29b      	uxth	r3, r3
 80433e6:	3b01      	subs	r3, #1
 80433e8:	b29a      	uxth	r2, r3
 80433ea:	68fb      	ldr	r3, [r7, #12]
 80433ec:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80433ee:	68fb      	ldr	r3, [r7, #12]
 80433f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80433f2:	3b01      	subs	r3, #1
 80433f4:	b29a      	uxth	r2, r3
 80433f6:	68fb      	ldr	r3, [r7, #12]
 80433f8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80433fa:	68fb      	ldr	r3, [r7, #12]
 80433fc:	681b      	ldr	r3, [r3, #0]
 80433fe:	695b      	ldr	r3, [r3, #20]
 8043400:	f003 0304 	and.w	r3, r3, #4
 8043404:	2b04      	cmp	r3, #4
 8043406:	d11b      	bne.n	8043440 <HAL_I2C_Master_Transmit+0x188>
 8043408:	68fb      	ldr	r3, [r7, #12]
 804340a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 804340c:	2b00      	cmp	r3, #0
 804340e:	d017      	beq.n	8043440 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8043410:	68fb      	ldr	r3, [r7, #12]
 8043412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8043414:	781a      	ldrb	r2, [r3, #0]
 8043416:	68fb      	ldr	r3, [r7, #12]
 8043418:	681b      	ldr	r3, [r3, #0]
 804341a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 804341c:	68fb      	ldr	r3, [r7, #12]
 804341e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8043420:	1c5a      	adds	r2, r3, #1
 8043422:	68fb      	ldr	r3, [r7, #12]
 8043424:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8043426:	68fb      	ldr	r3, [r7, #12]
 8043428:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 804342a:	b29b      	uxth	r3, r3
 804342c:	3b01      	subs	r3, #1
 804342e:	b29a      	uxth	r2, r3
 8043430:	68fb      	ldr	r3, [r7, #12]
 8043432:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8043434:	68fb      	ldr	r3, [r7, #12]
 8043436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8043438:	3b01      	subs	r3, #1
 804343a:	b29a      	uxth	r2, r3
 804343c:	68fb      	ldr	r3, [r7, #12]
 804343e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8043440:	697a      	ldr	r2, [r7, #20]
 8043442:	6a39      	ldr	r1, [r7, #32]
 8043444:	68f8      	ldr	r0, [r7, #12]
 8043446:	f000 fcc2 	bl	8043dce <I2C_WaitOnBTFFlagUntilTimeout>
 804344a:	4603      	mov	r3, r0
 804344c:	2b00      	cmp	r3, #0
 804344e:	d00d      	beq.n	804346c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8043450:	68fb      	ldr	r3, [r7, #12]
 8043452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8043454:	2b04      	cmp	r3, #4
 8043456:	d107      	bne.n	8043468 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8043458:	68fb      	ldr	r3, [r7, #12]
 804345a:	681b      	ldr	r3, [r3, #0]
 804345c:	681a      	ldr	r2, [r3, #0]
 804345e:	68fb      	ldr	r3, [r7, #12]
 8043460:	681b      	ldr	r3, [r3, #0]
 8043462:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8043466:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8043468:	2301      	movs	r3, #1
 804346a:	e01a      	b.n	80434a2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 804346c:	68fb      	ldr	r3, [r7, #12]
 804346e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8043470:	2b00      	cmp	r3, #0
 8043472:	d194      	bne.n	804339e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8043474:	68fb      	ldr	r3, [r7, #12]
 8043476:	681b      	ldr	r3, [r3, #0]
 8043478:	681a      	ldr	r2, [r3, #0]
 804347a:	68fb      	ldr	r3, [r7, #12]
 804347c:	681b      	ldr	r3, [r3, #0]
 804347e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8043482:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8043484:	68fb      	ldr	r3, [r7, #12]
 8043486:	2220      	movs	r2, #32
 8043488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 804348c:	68fb      	ldr	r3, [r7, #12]
 804348e:	2200      	movs	r2, #0
 8043490:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8043494:	68fb      	ldr	r3, [r7, #12]
 8043496:	2200      	movs	r2, #0
 8043498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 804349c:	2300      	movs	r3, #0
 804349e:	e000      	b.n	80434a2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80434a0:	2302      	movs	r3, #2
  }
}
 80434a2:	4618      	mov	r0, r3
 80434a4:	3718      	adds	r7, #24
 80434a6:	46bd      	mov	sp, r7
 80434a8:	bd80      	pop	{r7, pc}
 80434aa:	bf00      	nop
 80434ac:	00100002 	.word	0x00100002
 80434b0:	ffff0000 	.word	0xffff0000

080434b4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80434b4:	b580      	push	{r7, lr}
 80434b6:	b08c      	sub	sp, #48	; 0x30
 80434b8:	af02      	add	r7, sp, #8
 80434ba:	60f8      	str	r0, [r7, #12]
 80434bc:	607a      	str	r2, [r7, #4]
 80434be:	461a      	mov	r2, r3
 80434c0:	460b      	mov	r3, r1
 80434c2:	817b      	strh	r3, [r7, #10]
 80434c4:	4613      	mov	r3, r2
 80434c6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80434c8:	f7ff fad0 	bl	8042a6c <HAL_GetTick>
 80434cc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80434ce:	68fb      	ldr	r3, [r7, #12]
 80434d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80434d4:	b2db      	uxtb	r3, r3
 80434d6:	2b20      	cmp	r3, #32
 80434d8:	f040 820b 	bne.w	80438f2 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80434dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80434de:	9300      	str	r3, [sp, #0]
 80434e0:	2319      	movs	r3, #25
 80434e2:	2201      	movs	r2, #1
 80434e4:	497c      	ldr	r1, [pc, #496]	; (80436d8 <HAL_I2C_Master_Receive+0x224>)
 80434e6:	68f8      	ldr	r0, [r7, #12]
 80434e8:	f000 fb5a 	bl	8043ba0 <I2C_WaitOnFlagUntilTimeout>
 80434ec:	4603      	mov	r3, r0
 80434ee:	2b00      	cmp	r3, #0
 80434f0:	d001      	beq.n	80434f6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80434f2:	2302      	movs	r3, #2
 80434f4:	e1fe      	b.n	80438f4 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80434f6:	68fb      	ldr	r3, [r7, #12]
 80434f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80434fc:	2b01      	cmp	r3, #1
 80434fe:	d101      	bne.n	8043504 <HAL_I2C_Master_Receive+0x50>
 8043500:	2302      	movs	r3, #2
 8043502:	e1f7      	b.n	80438f4 <HAL_I2C_Master_Receive+0x440>
 8043504:	68fb      	ldr	r3, [r7, #12]
 8043506:	2201      	movs	r2, #1
 8043508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 804350c:	68fb      	ldr	r3, [r7, #12]
 804350e:	681b      	ldr	r3, [r3, #0]
 8043510:	681b      	ldr	r3, [r3, #0]
 8043512:	f003 0301 	and.w	r3, r3, #1
 8043516:	2b01      	cmp	r3, #1
 8043518:	d007      	beq.n	804352a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 804351a:	68fb      	ldr	r3, [r7, #12]
 804351c:	681b      	ldr	r3, [r3, #0]
 804351e:	681a      	ldr	r2, [r3, #0]
 8043520:	68fb      	ldr	r3, [r7, #12]
 8043522:	681b      	ldr	r3, [r3, #0]
 8043524:	f042 0201 	orr.w	r2, r2, #1
 8043528:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 804352a:	68fb      	ldr	r3, [r7, #12]
 804352c:	681b      	ldr	r3, [r3, #0]
 804352e:	681a      	ldr	r2, [r3, #0]
 8043530:	68fb      	ldr	r3, [r7, #12]
 8043532:	681b      	ldr	r3, [r3, #0]
 8043534:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8043538:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 804353a:	68fb      	ldr	r3, [r7, #12]
 804353c:	2222      	movs	r2, #34	; 0x22
 804353e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8043542:	68fb      	ldr	r3, [r7, #12]
 8043544:	2210      	movs	r2, #16
 8043546:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 804354a:	68fb      	ldr	r3, [r7, #12]
 804354c:	2200      	movs	r2, #0
 804354e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8043550:	68fb      	ldr	r3, [r7, #12]
 8043552:	687a      	ldr	r2, [r7, #4]
 8043554:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8043556:	68fb      	ldr	r3, [r7, #12]
 8043558:	893a      	ldrh	r2, [r7, #8]
 804355a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 804355c:	68fb      	ldr	r3, [r7, #12]
 804355e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8043560:	b29a      	uxth	r2, r3
 8043562:	68fb      	ldr	r3, [r7, #12]
 8043564:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8043566:	68fb      	ldr	r3, [r7, #12]
 8043568:	4a5c      	ldr	r2, [pc, #368]	; (80436dc <HAL_I2C_Master_Receive+0x228>)
 804356a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 804356c:	8979      	ldrh	r1, [r7, #10]
 804356e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8043570:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8043572:	68f8      	ldr	r0, [r7, #12]
 8043574:	f000 fa46 	bl	8043a04 <I2C_MasterRequestRead>
 8043578:	4603      	mov	r3, r0
 804357a:	2b00      	cmp	r3, #0
 804357c:	d001      	beq.n	8043582 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 804357e:	2301      	movs	r3, #1
 8043580:	e1b8      	b.n	80438f4 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8043582:	68fb      	ldr	r3, [r7, #12]
 8043584:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8043586:	2b00      	cmp	r3, #0
 8043588:	d113      	bne.n	80435b2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 804358a:	2300      	movs	r3, #0
 804358c:	623b      	str	r3, [r7, #32]
 804358e:	68fb      	ldr	r3, [r7, #12]
 8043590:	681b      	ldr	r3, [r3, #0]
 8043592:	695b      	ldr	r3, [r3, #20]
 8043594:	623b      	str	r3, [r7, #32]
 8043596:	68fb      	ldr	r3, [r7, #12]
 8043598:	681b      	ldr	r3, [r3, #0]
 804359a:	699b      	ldr	r3, [r3, #24]
 804359c:	623b      	str	r3, [r7, #32]
 804359e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80435a0:	68fb      	ldr	r3, [r7, #12]
 80435a2:	681b      	ldr	r3, [r3, #0]
 80435a4:	681a      	ldr	r2, [r3, #0]
 80435a6:	68fb      	ldr	r3, [r7, #12]
 80435a8:	681b      	ldr	r3, [r3, #0]
 80435aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80435ae:	601a      	str	r2, [r3, #0]
 80435b0:	e18c      	b.n	80438cc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80435b2:	68fb      	ldr	r3, [r7, #12]
 80435b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80435b6:	2b01      	cmp	r3, #1
 80435b8:	d11b      	bne.n	80435f2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80435ba:	68fb      	ldr	r3, [r7, #12]
 80435bc:	681b      	ldr	r3, [r3, #0]
 80435be:	681a      	ldr	r2, [r3, #0]
 80435c0:	68fb      	ldr	r3, [r7, #12]
 80435c2:	681b      	ldr	r3, [r3, #0]
 80435c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80435c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80435ca:	2300      	movs	r3, #0
 80435cc:	61fb      	str	r3, [r7, #28]
 80435ce:	68fb      	ldr	r3, [r7, #12]
 80435d0:	681b      	ldr	r3, [r3, #0]
 80435d2:	695b      	ldr	r3, [r3, #20]
 80435d4:	61fb      	str	r3, [r7, #28]
 80435d6:	68fb      	ldr	r3, [r7, #12]
 80435d8:	681b      	ldr	r3, [r3, #0]
 80435da:	699b      	ldr	r3, [r3, #24]
 80435dc:	61fb      	str	r3, [r7, #28]
 80435de:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80435e0:	68fb      	ldr	r3, [r7, #12]
 80435e2:	681b      	ldr	r3, [r3, #0]
 80435e4:	681a      	ldr	r2, [r3, #0]
 80435e6:	68fb      	ldr	r3, [r7, #12]
 80435e8:	681b      	ldr	r3, [r3, #0]
 80435ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80435ee:	601a      	str	r2, [r3, #0]
 80435f0:	e16c      	b.n	80438cc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80435f2:	68fb      	ldr	r3, [r7, #12]
 80435f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80435f6:	2b02      	cmp	r3, #2
 80435f8:	d11b      	bne.n	8043632 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80435fa:	68fb      	ldr	r3, [r7, #12]
 80435fc:	681b      	ldr	r3, [r3, #0]
 80435fe:	681a      	ldr	r2, [r3, #0]
 8043600:	68fb      	ldr	r3, [r7, #12]
 8043602:	681b      	ldr	r3, [r3, #0]
 8043604:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8043608:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 804360a:	68fb      	ldr	r3, [r7, #12]
 804360c:	681b      	ldr	r3, [r3, #0]
 804360e:	681a      	ldr	r2, [r3, #0]
 8043610:	68fb      	ldr	r3, [r7, #12]
 8043612:	681b      	ldr	r3, [r3, #0]
 8043614:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8043618:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 804361a:	2300      	movs	r3, #0
 804361c:	61bb      	str	r3, [r7, #24]
 804361e:	68fb      	ldr	r3, [r7, #12]
 8043620:	681b      	ldr	r3, [r3, #0]
 8043622:	695b      	ldr	r3, [r3, #20]
 8043624:	61bb      	str	r3, [r7, #24]
 8043626:	68fb      	ldr	r3, [r7, #12]
 8043628:	681b      	ldr	r3, [r3, #0]
 804362a:	699b      	ldr	r3, [r3, #24]
 804362c:	61bb      	str	r3, [r7, #24]
 804362e:	69bb      	ldr	r3, [r7, #24]
 8043630:	e14c      	b.n	80438cc <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8043632:	68fb      	ldr	r3, [r7, #12]
 8043634:	681b      	ldr	r3, [r3, #0]
 8043636:	681a      	ldr	r2, [r3, #0]
 8043638:	68fb      	ldr	r3, [r7, #12]
 804363a:	681b      	ldr	r3, [r3, #0]
 804363c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8043640:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8043642:	2300      	movs	r3, #0
 8043644:	617b      	str	r3, [r7, #20]
 8043646:	68fb      	ldr	r3, [r7, #12]
 8043648:	681b      	ldr	r3, [r3, #0]
 804364a:	695b      	ldr	r3, [r3, #20]
 804364c:	617b      	str	r3, [r7, #20]
 804364e:	68fb      	ldr	r3, [r7, #12]
 8043650:	681b      	ldr	r3, [r3, #0]
 8043652:	699b      	ldr	r3, [r3, #24]
 8043654:	617b      	str	r3, [r7, #20]
 8043656:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8043658:	e138      	b.n	80438cc <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 804365a:	68fb      	ldr	r3, [r7, #12]
 804365c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 804365e:	2b03      	cmp	r3, #3
 8043660:	f200 80f1 	bhi.w	8043846 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8043664:	68fb      	ldr	r3, [r7, #12]
 8043666:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8043668:	2b01      	cmp	r3, #1
 804366a:	d123      	bne.n	80436b4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 804366c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 804366e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8043670:	68f8      	ldr	r0, [r7, #12]
 8043672:	f000 fbed 	bl	8043e50 <I2C_WaitOnRXNEFlagUntilTimeout>
 8043676:	4603      	mov	r3, r0
 8043678:	2b00      	cmp	r3, #0
 804367a:	d001      	beq.n	8043680 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 804367c:	2301      	movs	r3, #1
 804367e:	e139      	b.n	80438f4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8043680:	68fb      	ldr	r3, [r7, #12]
 8043682:	681b      	ldr	r3, [r3, #0]
 8043684:	691a      	ldr	r2, [r3, #16]
 8043686:	68fb      	ldr	r3, [r7, #12]
 8043688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 804368a:	b2d2      	uxtb	r2, r2
 804368c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 804368e:	68fb      	ldr	r3, [r7, #12]
 8043690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8043692:	1c5a      	adds	r2, r3, #1
 8043694:	68fb      	ldr	r3, [r7, #12]
 8043696:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8043698:	68fb      	ldr	r3, [r7, #12]
 804369a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 804369c:	3b01      	subs	r3, #1
 804369e:	b29a      	uxth	r2, r3
 80436a0:	68fb      	ldr	r3, [r7, #12]
 80436a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80436a4:	68fb      	ldr	r3, [r7, #12]
 80436a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80436a8:	b29b      	uxth	r3, r3
 80436aa:	3b01      	subs	r3, #1
 80436ac:	b29a      	uxth	r2, r3
 80436ae:	68fb      	ldr	r3, [r7, #12]
 80436b0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80436b2:	e10b      	b.n	80438cc <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80436b4:	68fb      	ldr	r3, [r7, #12]
 80436b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80436b8:	2b02      	cmp	r3, #2
 80436ba:	d14e      	bne.n	804375a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80436bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80436be:	9300      	str	r3, [sp, #0]
 80436c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80436c2:	2200      	movs	r2, #0
 80436c4:	4906      	ldr	r1, [pc, #24]	; (80436e0 <HAL_I2C_Master_Receive+0x22c>)
 80436c6:	68f8      	ldr	r0, [r7, #12]
 80436c8:	f000 fa6a 	bl	8043ba0 <I2C_WaitOnFlagUntilTimeout>
 80436cc:	4603      	mov	r3, r0
 80436ce:	2b00      	cmp	r3, #0
 80436d0:	d008      	beq.n	80436e4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80436d2:	2301      	movs	r3, #1
 80436d4:	e10e      	b.n	80438f4 <HAL_I2C_Master_Receive+0x440>
 80436d6:	bf00      	nop
 80436d8:	00100002 	.word	0x00100002
 80436dc:	ffff0000 	.word	0xffff0000
 80436e0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80436e4:	68fb      	ldr	r3, [r7, #12]
 80436e6:	681b      	ldr	r3, [r3, #0]
 80436e8:	681a      	ldr	r2, [r3, #0]
 80436ea:	68fb      	ldr	r3, [r7, #12]
 80436ec:	681b      	ldr	r3, [r3, #0]
 80436ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80436f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80436f4:	68fb      	ldr	r3, [r7, #12]
 80436f6:	681b      	ldr	r3, [r3, #0]
 80436f8:	691a      	ldr	r2, [r3, #16]
 80436fa:	68fb      	ldr	r3, [r7, #12]
 80436fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80436fe:	b2d2      	uxtb	r2, r2
 8043700:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8043702:	68fb      	ldr	r3, [r7, #12]
 8043704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8043706:	1c5a      	adds	r2, r3, #1
 8043708:	68fb      	ldr	r3, [r7, #12]
 804370a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 804370c:	68fb      	ldr	r3, [r7, #12]
 804370e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8043710:	3b01      	subs	r3, #1
 8043712:	b29a      	uxth	r2, r3
 8043714:	68fb      	ldr	r3, [r7, #12]
 8043716:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8043718:	68fb      	ldr	r3, [r7, #12]
 804371a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 804371c:	b29b      	uxth	r3, r3
 804371e:	3b01      	subs	r3, #1
 8043720:	b29a      	uxth	r2, r3
 8043722:	68fb      	ldr	r3, [r7, #12]
 8043724:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8043726:	68fb      	ldr	r3, [r7, #12]
 8043728:	681b      	ldr	r3, [r3, #0]
 804372a:	691a      	ldr	r2, [r3, #16]
 804372c:	68fb      	ldr	r3, [r7, #12]
 804372e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8043730:	b2d2      	uxtb	r2, r2
 8043732:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8043734:	68fb      	ldr	r3, [r7, #12]
 8043736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8043738:	1c5a      	adds	r2, r3, #1
 804373a:	68fb      	ldr	r3, [r7, #12]
 804373c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 804373e:	68fb      	ldr	r3, [r7, #12]
 8043740:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8043742:	3b01      	subs	r3, #1
 8043744:	b29a      	uxth	r2, r3
 8043746:	68fb      	ldr	r3, [r7, #12]
 8043748:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 804374a:	68fb      	ldr	r3, [r7, #12]
 804374c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 804374e:	b29b      	uxth	r3, r3
 8043750:	3b01      	subs	r3, #1
 8043752:	b29a      	uxth	r2, r3
 8043754:	68fb      	ldr	r3, [r7, #12]
 8043756:	855a      	strh	r2, [r3, #42]	; 0x2a
 8043758:	e0b8      	b.n	80438cc <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 804375a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 804375c:	9300      	str	r3, [sp, #0]
 804375e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8043760:	2200      	movs	r2, #0
 8043762:	4966      	ldr	r1, [pc, #408]	; (80438fc <HAL_I2C_Master_Receive+0x448>)
 8043764:	68f8      	ldr	r0, [r7, #12]
 8043766:	f000 fa1b 	bl	8043ba0 <I2C_WaitOnFlagUntilTimeout>
 804376a:	4603      	mov	r3, r0
 804376c:	2b00      	cmp	r3, #0
 804376e:	d001      	beq.n	8043774 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8043770:	2301      	movs	r3, #1
 8043772:	e0bf      	b.n	80438f4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8043774:	68fb      	ldr	r3, [r7, #12]
 8043776:	681b      	ldr	r3, [r3, #0]
 8043778:	681a      	ldr	r2, [r3, #0]
 804377a:	68fb      	ldr	r3, [r7, #12]
 804377c:	681b      	ldr	r3, [r3, #0]
 804377e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8043782:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8043784:	68fb      	ldr	r3, [r7, #12]
 8043786:	681b      	ldr	r3, [r3, #0]
 8043788:	691a      	ldr	r2, [r3, #16]
 804378a:	68fb      	ldr	r3, [r7, #12]
 804378c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 804378e:	b2d2      	uxtb	r2, r2
 8043790:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8043792:	68fb      	ldr	r3, [r7, #12]
 8043794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8043796:	1c5a      	adds	r2, r3, #1
 8043798:	68fb      	ldr	r3, [r7, #12]
 804379a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 804379c:	68fb      	ldr	r3, [r7, #12]
 804379e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80437a0:	3b01      	subs	r3, #1
 80437a2:	b29a      	uxth	r2, r3
 80437a4:	68fb      	ldr	r3, [r7, #12]
 80437a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80437a8:	68fb      	ldr	r3, [r7, #12]
 80437aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80437ac:	b29b      	uxth	r3, r3
 80437ae:	3b01      	subs	r3, #1
 80437b0:	b29a      	uxth	r2, r3
 80437b2:	68fb      	ldr	r3, [r7, #12]
 80437b4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80437b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80437b8:	9300      	str	r3, [sp, #0]
 80437ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80437bc:	2200      	movs	r2, #0
 80437be:	494f      	ldr	r1, [pc, #316]	; (80438fc <HAL_I2C_Master_Receive+0x448>)
 80437c0:	68f8      	ldr	r0, [r7, #12]
 80437c2:	f000 f9ed 	bl	8043ba0 <I2C_WaitOnFlagUntilTimeout>
 80437c6:	4603      	mov	r3, r0
 80437c8:	2b00      	cmp	r3, #0
 80437ca:	d001      	beq.n	80437d0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80437cc:	2301      	movs	r3, #1
 80437ce:	e091      	b.n	80438f4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80437d0:	68fb      	ldr	r3, [r7, #12]
 80437d2:	681b      	ldr	r3, [r3, #0]
 80437d4:	681a      	ldr	r2, [r3, #0]
 80437d6:	68fb      	ldr	r3, [r7, #12]
 80437d8:	681b      	ldr	r3, [r3, #0]
 80437da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80437de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80437e0:	68fb      	ldr	r3, [r7, #12]
 80437e2:	681b      	ldr	r3, [r3, #0]
 80437e4:	691a      	ldr	r2, [r3, #16]
 80437e6:	68fb      	ldr	r3, [r7, #12]
 80437e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80437ea:	b2d2      	uxtb	r2, r2
 80437ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80437ee:	68fb      	ldr	r3, [r7, #12]
 80437f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80437f2:	1c5a      	adds	r2, r3, #1
 80437f4:	68fb      	ldr	r3, [r7, #12]
 80437f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80437f8:	68fb      	ldr	r3, [r7, #12]
 80437fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80437fc:	3b01      	subs	r3, #1
 80437fe:	b29a      	uxth	r2, r3
 8043800:	68fb      	ldr	r3, [r7, #12]
 8043802:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8043804:	68fb      	ldr	r3, [r7, #12]
 8043806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8043808:	b29b      	uxth	r3, r3
 804380a:	3b01      	subs	r3, #1
 804380c:	b29a      	uxth	r2, r3
 804380e:	68fb      	ldr	r3, [r7, #12]
 8043810:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8043812:	68fb      	ldr	r3, [r7, #12]
 8043814:	681b      	ldr	r3, [r3, #0]
 8043816:	691a      	ldr	r2, [r3, #16]
 8043818:	68fb      	ldr	r3, [r7, #12]
 804381a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 804381c:	b2d2      	uxtb	r2, r2
 804381e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8043820:	68fb      	ldr	r3, [r7, #12]
 8043822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8043824:	1c5a      	adds	r2, r3, #1
 8043826:	68fb      	ldr	r3, [r7, #12]
 8043828:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 804382a:	68fb      	ldr	r3, [r7, #12]
 804382c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 804382e:	3b01      	subs	r3, #1
 8043830:	b29a      	uxth	r2, r3
 8043832:	68fb      	ldr	r3, [r7, #12]
 8043834:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8043836:	68fb      	ldr	r3, [r7, #12]
 8043838:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 804383a:	b29b      	uxth	r3, r3
 804383c:	3b01      	subs	r3, #1
 804383e:	b29a      	uxth	r2, r3
 8043840:	68fb      	ldr	r3, [r7, #12]
 8043842:	855a      	strh	r2, [r3, #42]	; 0x2a
 8043844:	e042      	b.n	80438cc <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8043846:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8043848:	6b39      	ldr	r1, [r7, #48]	; 0x30
 804384a:	68f8      	ldr	r0, [r7, #12]
 804384c:	f000 fb00 	bl	8043e50 <I2C_WaitOnRXNEFlagUntilTimeout>
 8043850:	4603      	mov	r3, r0
 8043852:	2b00      	cmp	r3, #0
 8043854:	d001      	beq.n	804385a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8043856:	2301      	movs	r3, #1
 8043858:	e04c      	b.n	80438f4 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 804385a:	68fb      	ldr	r3, [r7, #12]
 804385c:	681b      	ldr	r3, [r3, #0]
 804385e:	691a      	ldr	r2, [r3, #16]
 8043860:	68fb      	ldr	r3, [r7, #12]
 8043862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8043864:	b2d2      	uxtb	r2, r2
 8043866:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8043868:	68fb      	ldr	r3, [r7, #12]
 804386a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 804386c:	1c5a      	adds	r2, r3, #1
 804386e:	68fb      	ldr	r3, [r7, #12]
 8043870:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8043872:	68fb      	ldr	r3, [r7, #12]
 8043874:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8043876:	3b01      	subs	r3, #1
 8043878:	b29a      	uxth	r2, r3
 804387a:	68fb      	ldr	r3, [r7, #12]
 804387c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 804387e:	68fb      	ldr	r3, [r7, #12]
 8043880:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8043882:	b29b      	uxth	r3, r3
 8043884:	3b01      	subs	r3, #1
 8043886:	b29a      	uxth	r2, r3
 8043888:	68fb      	ldr	r3, [r7, #12]
 804388a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 804388c:	68fb      	ldr	r3, [r7, #12]
 804388e:	681b      	ldr	r3, [r3, #0]
 8043890:	695b      	ldr	r3, [r3, #20]
 8043892:	f003 0304 	and.w	r3, r3, #4
 8043896:	2b04      	cmp	r3, #4
 8043898:	d118      	bne.n	80438cc <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 804389a:	68fb      	ldr	r3, [r7, #12]
 804389c:	681b      	ldr	r3, [r3, #0]
 804389e:	691a      	ldr	r2, [r3, #16]
 80438a0:	68fb      	ldr	r3, [r7, #12]
 80438a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80438a4:	b2d2      	uxtb	r2, r2
 80438a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80438a8:	68fb      	ldr	r3, [r7, #12]
 80438aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80438ac:	1c5a      	adds	r2, r3, #1
 80438ae:	68fb      	ldr	r3, [r7, #12]
 80438b0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80438b2:	68fb      	ldr	r3, [r7, #12]
 80438b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80438b6:	3b01      	subs	r3, #1
 80438b8:	b29a      	uxth	r2, r3
 80438ba:	68fb      	ldr	r3, [r7, #12]
 80438bc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80438be:	68fb      	ldr	r3, [r7, #12]
 80438c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80438c2:	b29b      	uxth	r3, r3
 80438c4:	3b01      	subs	r3, #1
 80438c6:	b29a      	uxth	r2, r3
 80438c8:	68fb      	ldr	r3, [r7, #12]
 80438ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80438cc:	68fb      	ldr	r3, [r7, #12]
 80438ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80438d0:	2b00      	cmp	r3, #0
 80438d2:	f47f aec2 	bne.w	804365a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80438d6:	68fb      	ldr	r3, [r7, #12]
 80438d8:	2220      	movs	r2, #32
 80438da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80438de:	68fb      	ldr	r3, [r7, #12]
 80438e0:	2200      	movs	r2, #0
 80438e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80438e6:	68fb      	ldr	r3, [r7, #12]
 80438e8:	2200      	movs	r2, #0
 80438ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80438ee:	2300      	movs	r3, #0
 80438f0:	e000      	b.n	80438f4 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80438f2:	2302      	movs	r3, #2
  }
}
 80438f4:	4618      	mov	r0, r3
 80438f6:	3728      	adds	r7, #40	; 0x28
 80438f8:	46bd      	mov	sp, r7
 80438fa:	bd80      	pop	{r7, pc}
 80438fc:	00010004 	.word	0x00010004

08043900 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8043900:	b580      	push	{r7, lr}
 8043902:	b088      	sub	sp, #32
 8043904:	af02      	add	r7, sp, #8
 8043906:	60f8      	str	r0, [r7, #12]
 8043908:	607a      	str	r2, [r7, #4]
 804390a:	603b      	str	r3, [r7, #0]
 804390c:	460b      	mov	r3, r1
 804390e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8043910:	68fb      	ldr	r3, [r7, #12]
 8043912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8043914:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8043916:	697b      	ldr	r3, [r7, #20]
 8043918:	2b08      	cmp	r3, #8
 804391a:	d006      	beq.n	804392a <I2C_MasterRequestWrite+0x2a>
 804391c:	697b      	ldr	r3, [r7, #20]
 804391e:	2b01      	cmp	r3, #1
 8043920:	d003      	beq.n	804392a <I2C_MasterRequestWrite+0x2a>
 8043922:	697b      	ldr	r3, [r7, #20]
 8043924:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8043928:	d108      	bne.n	804393c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 804392a:	68fb      	ldr	r3, [r7, #12]
 804392c:	681b      	ldr	r3, [r3, #0]
 804392e:	681a      	ldr	r2, [r3, #0]
 8043930:	68fb      	ldr	r3, [r7, #12]
 8043932:	681b      	ldr	r3, [r3, #0]
 8043934:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8043938:	601a      	str	r2, [r3, #0]
 804393a:	e00b      	b.n	8043954 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 804393c:	68fb      	ldr	r3, [r7, #12]
 804393e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8043940:	2b12      	cmp	r3, #18
 8043942:	d107      	bne.n	8043954 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8043944:	68fb      	ldr	r3, [r7, #12]
 8043946:	681b      	ldr	r3, [r3, #0]
 8043948:	681a      	ldr	r2, [r3, #0]
 804394a:	68fb      	ldr	r3, [r7, #12]
 804394c:	681b      	ldr	r3, [r3, #0]
 804394e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8043952:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8043954:	683b      	ldr	r3, [r7, #0]
 8043956:	9300      	str	r3, [sp, #0]
 8043958:	687b      	ldr	r3, [r7, #4]
 804395a:	2200      	movs	r2, #0
 804395c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8043960:	68f8      	ldr	r0, [r7, #12]
 8043962:	f000 f91d 	bl	8043ba0 <I2C_WaitOnFlagUntilTimeout>
 8043966:	4603      	mov	r3, r0
 8043968:	2b00      	cmp	r3, #0
 804396a:	d00d      	beq.n	8043988 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 804396c:	68fb      	ldr	r3, [r7, #12]
 804396e:	681b      	ldr	r3, [r3, #0]
 8043970:	681b      	ldr	r3, [r3, #0]
 8043972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8043976:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 804397a:	d103      	bne.n	8043984 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 804397c:	68fb      	ldr	r3, [r7, #12]
 804397e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8043982:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8043984:	2303      	movs	r3, #3
 8043986:	e035      	b.n	80439f4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8043988:	68fb      	ldr	r3, [r7, #12]
 804398a:	691b      	ldr	r3, [r3, #16]
 804398c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8043990:	d108      	bne.n	80439a4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8043992:	897b      	ldrh	r3, [r7, #10]
 8043994:	b2db      	uxtb	r3, r3
 8043996:	461a      	mov	r2, r3
 8043998:	68fb      	ldr	r3, [r7, #12]
 804399a:	681b      	ldr	r3, [r3, #0]
 804399c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80439a0:	611a      	str	r2, [r3, #16]
 80439a2:	e01b      	b.n	80439dc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80439a4:	897b      	ldrh	r3, [r7, #10]
 80439a6:	11db      	asrs	r3, r3, #7
 80439a8:	b2db      	uxtb	r3, r3
 80439aa:	f003 0306 	and.w	r3, r3, #6
 80439ae:	b2db      	uxtb	r3, r3
 80439b0:	f063 030f 	orn	r3, r3, #15
 80439b4:	b2da      	uxtb	r2, r3
 80439b6:	68fb      	ldr	r3, [r7, #12]
 80439b8:	681b      	ldr	r3, [r3, #0]
 80439ba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80439bc:	683b      	ldr	r3, [r7, #0]
 80439be:	687a      	ldr	r2, [r7, #4]
 80439c0:	490e      	ldr	r1, [pc, #56]	; (80439fc <I2C_MasterRequestWrite+0xfc>)
 80439c2:	68f8      	ldr	r0, [r7, #12]
 80439c4:	f000 f943 	bl	8043c4e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80439c8:	4603      	mov	r3, r0
 80439ca:	2b00      	cmp	r3, #0
 80439cc:	d001      	beq.n	80439d2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80439ce:	2301      	movs	r3, #1
 80439d0:	e010      	b.n	80439f4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80439d2:	897b      	ldrh	r3, [r7, #10]
 80439d4:	b2da      	uxtb	r2, r3
 80439d6:	68fb      	ldr	r3, [r7, #12]
 80439d8:	681b      	ldr	r3, [r3, #0]
 80439da:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80439dc:	683b      	ldr	r3, [r7, #0]
 80439de:	687a      	ldr	r2, [r7, #4]
 80439e0:	4907      	ldr	r1, [pc, #28]	; (8043a00 <I2C_MasterRequestWrite+0x100>)
 80439e2:	68f8      	ldr	r0, [r7, #12]
 80439e4:	f000 f933 	bl	8043c4e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80439e8:	4603      	mov	r3, r0
 80439ea:	2b00      	cmp	r3, #0
 80439ec:	d001      	beq.n	80439f2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80439ee:	2301      	movs	r3, #1
 80439f0:	e000      	b.n	80439f4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80439f2:	2300      	movs	r3, #0
}
 80439f4:	4618      	mov	r0, r3
 80439f6:	3718      	adds	r7, #24
 80439f8:	46bd      	mov	sp, r7
 80439fa:	bd80      	pop	{r7, pc}
 80439fc:	00010008 	.word	0x00010008
 8043a00:	00010002 	.word	0x00010002

08043a04 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8043a04:	b580      	push	{r7, lr}
 8043a06:	b088      	sub	sp, #32
 8043a08:	af02      	add	r7, sp, #8
 8043a0a:	60f8      	str	r0, [r7, #12]
 8043a0c:	607a      	str	r2, [r7, #4]
 8043a0e:	603b      	str	r3, [r7, #0]
 8043a10:	460b      	mov	r3, r1
 8043a12:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8043a14:	68fb      	ldr	r3, [r7, #12]
 8043a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8043a18:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8043a1a:	68fb      	ldr	r3, [r7, #12]
 8043a1c:	681b      	ldr	r3, [r3, #0]
 8043a1e:	681a      	ldr	r2, [r3, #0]
 8043a20:	68fb      	ldr	r3, [r7, #12]
 8043a22:	681b      	ldr	r3, [r3, #0]
 8043a24:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8043a28:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8043a2a:	697b      	ldr	r3, [r7, #20]
 8043a2c:	2b08      	cmp	r3, #8
 8043a2e:	d006      	beq.n	8043a3e <I2C_MasterRequestRead+0x3a>
 8043a30:	697b      	ldr	r3, [r7, #20]
 8043a32:	2b01      	cmp	r3, #1
 8043a34:	d003      	beq.n	8043a3e <I2C_MasterRequestRead+0x3a>
 8043a36:	697b      	ldr	r3, [r7, #20]
 8043a38:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8043a3c:	d108      	bne.n	8043a50 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8043a3e:	68fb      	ldr	r3, [r7, #12]
 8043a40:	681b      	ldr	r3, [r3, #0]
 8043a42:	681a      	ldr	r2, [r3, #0]
 8043a44:	68fb      	ldr	r3, [r7, #12]
 8043a46:	681b      	ldr	r3, [r3, #0]
 8043a48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8043a4c:	601a      	str	r2, [r3, #0]
 8043a4e:	e00b      	b.n	8043a68 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8043a50:	68fb      	ldr	r3, [r7, #12]
 8043a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8043a54:	2b11      	cmp	r3, #17
 8043a56:	d107      	bne.n	8043a68 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8043a58:	68fb      	ldr	r3, [r7, #12]
 8043a5a:	681b      	ldr	r3, [r3, #0]
 8043a5c:	681a      	ldr	r2, [r3, #0]
 8043a5e:	68fb      	ldr	r3, [r7, #12]
 8043a60:	681b      	ldr	r3, [r3, #0]
 8043a62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8043a66:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8043a68:	683b      	ldr	r3, [r7, #0]
 8043a6a:	9300      	str	r3, [sp, #0]
 8043a6c:	687b      	ldr	r3, [r7, #4]
 8043a6e:	2200      	movs	r2, #0
 8043a70:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8043a74:	68f8      	ldr	r0, [r7, #12]
 8043a76:	f000 f893 	bl	8043ba0 <I2C_WaitOnFlagUntilTimeout>
 8043a7a:	4603      	mov	r3, r0
 8043a7c:	2b00      	cmp	r3, #0
 8043a7e:	d00d      	beq.n	8043a9c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8043a80:	68fb      	ldr	r3, [r7, #12]
 8043a82:	681b      	ldr	r3, [r3, #0]
 8043a84:	681b      	ldr	r3, [r3, #0]
 8043a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8043a8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8043a8e:	d103      	bne.n	8043a98 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8043a90:	68fb      	ldr	r3, [r7, #12]
 8043a92:	f44f 7200 	mov.w	r2, #512	; 0x200
 8043a96:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8043a98:	2303      	movs	r3, #3
 8043a9a:	e079      	b.n	8043b90 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8043a9c:	68fb      	ldr	r3, [r7, #12]
 8043a9e:	691b      	ldr	r3, [r3, #16]
 8043aa0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8043aa4:	d108      	bne.n	8043ab8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8043aa6:	897b      	ldrh	r3, [r7, #10]
 8043aa8:	b2db      	uxtb	r3, r3
 8043aaa:	f043 0301 	orr.w	r3, r3, #1
 8043aae:	b2da      	uxtb	r2, r3
 8043ab0:	68fb      	ldr	r3, [r7, #12]
 8043ab2:	681b      	ldr	r3, [r3, #0]
 8043ab4:	611a      	str	r2, [r3, #16]
 8043ab6:	e05f      	b.n	8043b78 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8043ab8:	897b      	ldrh	r3, [r7, #10]
 8043aba:	11db      	asrs	r3, r3, #7
 8043abc:	b2db      	uxtb	r3, r3
 8043abe:	f003 0306 	and.w	r3, r3, #6
 8043ac2:	b2db      	uxtb	r3, r3
 8043ac4:	f063 030f 	orn	r3, r3, #15
 8043ac8:	b2da      	uxtb	r2, r3
 8043aca:	68fb      	ldr	r3, [r7, #12]
 8043acc:	681b      	ldr	r3, [r3, #0]
 8043ace:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8043ad0:	683b      	ldr	r3, [r7, #0]
 8043ad2:	687a      	ldr	r2, [r7, #4]
 8043ad4:	4930      	ldr	r1, [pc, #192]	; (8043b98 <I2C_MasterRequestRead+0x194>)
 8043ad6:	68f8      	ldr	r0, [r7, #12]
 8043ad8:	f000 f8b9 	bl	8043c4e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8043adc:	4603      	mov	r3, r0
 8043ade:	2b00      	cmp	r3, #0
 8043ae0:	d001      	beq.n	8043ae6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8043ae2:	2301      	movs	r3, #1
 8043ae4:	e054      	b.n	8043b90 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8043ae6:	897b      	ldrh	r3, [r7, #10]
 8043ae8:	b2da      	uxtb	r2, r3
 8043aea:	68fb      	ldr	r3, [r7, #12]
 8043aec:	681b      	ldr	r3, [r3, #0]
 8043aee:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8043af0:	683b      	ldr	r3, [r7, #0]
 8043af2:	687a      	ldr	r2, [r7, #4]
 8043af4:	4929      	ldr	r1, [pc, #164]	; (8043b9c <I2C_MasterRequestRead+0x198>)
 8043af6:	68f8      	ldr	r0, [r7, #12]
 8043af8:	f000 f8a9 	bl	8043c4e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8043afc:	4603      	mov	r3, r0
 8043afe:	2b00      	cmp	r3, #0
 8043b00:	d001      	beq.n	8043b06 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8043b02:	2301      	movs	r3, #1
 8043b04:	e044      	b.n	8043b90 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8043b06:	2300      	movs	r3, #0
 8043b08:	613b      	str	r3, [r7, #16]
 8043b0a:	68fb      	ldr	r3, [r7, #12]
 8043b0c:	681b      	ldr	r3, [r3, #0]
 8043b0e:	695b      	ldr	r3, [r3, #20]
 8043b10:	613b      	str	r3, [r7, #16]
 8043b12:	68fb      	ldr	r3, [r7, #12]
 8043b14:	681b      	ldr	r3, [r3, #0]
 8043b16:	699b      	ldr	r3, [r3, #24]
 8043b18:	613b      	str	r3, [r7, #16]
 8043b1a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8043b1c:	68fb      	ldr	r3, [r7, #12]
 8043b1e:	681b      	ldr	r3, [r3, #0]
 8043b20:	681a      	ldr	r2, [r3, #0]
 8043b22:	68fb      	ldr	r3, [r7, #12]
 8043b24:	681b      	ldr	r3, [r3, #0]
 8043b26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8043b2a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8043b2c:	683b      	ldr	r3, [r7, #0]
 8043b2e:	9300      	str	r3, [sp, #0]
 8043b30:	687b      	ldr	r3, [r7, #4]
 8043b32:	2200      	movs	r2, #0
 8043b34:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8043b38:	68f8      	ldr	r0, [r7, #12]
 8043b3a:	f000 f831 	bl	8043ba0 <I2C_WaitOnFlagUntilTimeout>
 8043b3e:	4603      	mov	r3, r0
 8043b40:	2b00      	cmp	r3, #0
 8043b42:	d00d      	beq.n	8043b60 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8043b44:	68fb      	ldr	r3, [r7, #12]
 8043b46:	681b      	ldr	r3, [r3, #0]
 8043b48:	681b      	ldr	r3, [r3, #0]
 8043b4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8043b4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8043b52:	d103      	bne.n	8043b5c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8043b54:	68fb      	ldr	r3, [r7, #12]
 8043b56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8043b5a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8043b5c:	2303      	movs	r3, #3
 8043b5e:	e017      	b.n	8043b90 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8043b60:	897b      	ldrh	r3, [r7, #10]
 8043b62:	11db      	asrs	r3, r3, #7
 8043b64:	b2db      	uxtb	r3, r3
 8043b66:	f003 0306 	and.w	r3, r3, #6
 8043b6a:	b2db      	uxtb	r3, r3
 8043b6c:	f063 030e 	orn	r3, r3, #14
 8043b70:	b2da      	uxtb	r2, r3
 8043b72:	68fb      	ldr	r3, [r7, #12]
 8043b74:	681b      	ldr	r3, [r3, #0]
 8043b76:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8043b78:	683b      	ldr	r3, [r7, #0]
 8043b7a:	687a      	ldr	r2, [r7, #4]
 8043b7c:	4907      	ldr	r1, [pc, #28]	; (8043b9c <I2C_MasterRequestRead+0x198>)
 8043b7e:	68f8      	ldr	r0, [r7, #12]
 8043b80:	f000 f865 	bl	8043c4e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8043b84:	4603      	mov	r3, r0
 8043b86:	2b00      	cmp	r3, #0
 8043b88:	d001      	beq.n	8043b8e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8043b8a:	2301      	movs	r3, #1
 8043b8c:	e000      	b.n	8043b90 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8043b8e:	2300      	movs	r3, #0
}
 8043b90:	4618      	mov	r0, r3
 8043b92:	3718      	adds	r7, #24
 8043b94:	46bd      	mov	sp, r7
 8043b96:	bd80      	pop	{r7, pc}
 8043b98:	00010008 	.word	0x00010008
 8043b9c:	00010002 	.word	0x00010002

08043ba0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8043ba0:	b580      	push	{r7, lr}
 8043ba2:	b084      	sub	sp, #16
 8043ba4:	af00      	add	r7, sp, #0
 8043ba6:	60f8      	str	r0, [r7, #12]
 8043ba8:	60b9      	str	r1, [r7, #8]
 8043baa:	603b      	str	r3, [r7, #0]
 8043bac:	4613      	mov	r3, r2
 8043bae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8043bb0:	e025      	b.n	8043bfe <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8043bb2:	683b      	ldr	r3, [r7, #0]
 8043bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8043bb8:	d021      	beq.n	8043bfe <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8043bba:	f7fe ff57 	bl	8042a6c <HAL_GetTick>
 8043bbe:	4602      	mov	r2, r0
 8043bc0:	69bb      	ldr	r3, [r7, #24]
 8043bc2:	1ad3      	subs	r3, r2, r3
 8043bc4:	683a      	ldr	r2, [r7, #0]
 8043bc6:	429a      	cmp	r2, r3
 8043bc8:	d302      	bcc.n	8043bd0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8043bca:	683b      	ldr	r3, [r7, #0]
 8043bcc:	2b00      	cmp	r3, #0
 8043bce:	d116      	bne.n	8043bfe <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8043bd0:	68fb      	ldr	r3, [r7, #12]
 8043bd2:	2200      	movs	r2, #0
 8043bd4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8043bd6:	68fb      	ldr	r3, [r7, #12]
 8043bd8:	2220      	movs	r2, #32
 8043bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8043bde:	68fb      	ldr	r3, [r7, #12]
 8043be0:	2200      	movs	r2, #0
 8043be2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8043be6:	68fb      	ldr	r3, [r7, #12]
 8043be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8043bea:	f043 0220 	orr.w	r2, r3, #32
 8043bee:	68fb      	ldr	r3, [r7, #12]
 8043bf0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8043bf2:	68fb      	ldr	r3, [r7, #12]
 8043bf4:	2200      	movs	r2, #0
 8043bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8043bfa:	2301      	movs	r3, #1
 8043bfc:	e023      	b.n	8043c46 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8043bfe:	68bb      	ldr	r3, [r7, #8]
 8043c00:	0c1b      	lsrs	r3, r3, #16
 8043c02:	b2db      	uxtb	r3, r3
 8043c04:	2b01      	cmp	r3, #1
 8043c06:	d10d      	bne.n	8043c24 <I2C_WaitOnFlagUntilTimeout+0x84>
 8043c08:	68fb      	ldr	r3, [r7, #12]
 8043c0a:	681b      	ldr	r3, [r3, #0]
 8043c0c:	695b      	ldr	r3, [r3, #20]
 8043c0e:	43da      	mvns	r2, r3
 8043c10:	68bb      	ldr	r3, [r7, #8]
 8043c12:	4013      	ands	r3, r2
 8043c14:	b29b      	uxth	r3, r3
 8043c16:	2b00      	cmp	r3, #0
 8043c18:	bf0c      	ite	eq
 8043c1a:	2301      	moveq	r3, #1
 8043c1c:	2300      	movne	r3, #0
 8043c1e:	b2db      	uxtb	r3, r3
 8043c20:	461a      	mov	r2, r3
 8043c22:	e00c      	b.n	8043c3e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8043c24:	68fb      	ldr	r3, [r7, #12]
 8043c26:	681b      	ldr	r3, [r3, #0]
 8043c28:	699b      	ldr	r3, [r3, #24]
 8043c2a:	43da      	mvns	r2, r3
 8043c2c:	68bb      	ldr	r3, [r7, #8]
 8043c2e:	4013      	ands	r3, r2
 8043c30:	b29b      	uxth	r3, r3
 8043c32:	2b00      	cmp	r3, #0
 8043c34:	bf0c      	ite	eq
 8043c36:	2301      	moveq	r3, #1
 8043c38:	2300      	movne	r3, #0
 8043c3a:	b2db      	uxtb	r3, r3
 8043c3c:	461a      	mov	r2, r3
 8043c3e:	79fb      	ldrb	r3, [r7, #7]
 8043c40:	429a      	cmp	r2, r3
 8043c42:	d0b6      	beq.n	8043bb2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8043c44:	2300      	movs	r3, #0
}
 8043c46:	4618      	mov	r0, r3
 8043c48:	3710      	adds	r7, #16
 8043c4a:	46bd      	mov	sp, r7
 8043c4c:	bd80      	pop	{r7, pc}

08043c4e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8043c4e:	b580      	push	{r7, lr}
 8043c50:	b084      	sub	sp, #16
 8043c52:	af00      	add	r7, sp, #0
 8043c54:	60f8      	str	r0, [r7, #12]
 8043c56:	60b9      	str	r1, [r7, #8]
 8043c58:	607a      	str	r2, [r7, #4]
 8043c5a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8043c5c:	e051      	b.n	8043d02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8043c5e:	68fb      	ldr	r3, [r7, #12]
 8043c60:	681b      	ldr	r3, [r3, #0]
 8043c62:	695b      	ldr	r3, [r3, #20]
 8043c64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8043c68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8043c6c:	d123      	bne.n	8043cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8043c6e:	68fb      	ldr	r3, [r7, #12]
 8043c70:	681b      	ldr	r3, [r3, #0]
 8043c72:	681a      	ldr	r2, [r3, #0]
 8043c74:	68fb      	ldr	r3, [r7, #12]
 8043c76:	681b      	ldr	r3, [r3, #0]
 8043c78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8043c7c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8043c7e:	68fb      	ldr	r3, [r7, #12]
 8043c80:	681b      	ldr	r3, [r3, #0]
 8043c82:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8043c86:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8043c88:	68fb      	ldr	r3, [r7, #12]
 8043c8a:	2200      	movs	r2, #0
 8043c8c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8043c8e:	68fb      	ldr	r3, [r7, #12]
 8043c90:	2220      	movs	r2, #32
 8043c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8043c96:	68fb      	ldr	r3, [r7, #12]
 8043c98:	2200      	movs	r2, #0
 8043c9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8043c9e:	68fb      	ldr	r3, [r7, #12]
 8043ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8043ca2:	f043 0204 	orr.w	r2, r3, #4
 8043ca6:	68fb      	ldr	r3, [r7, #12]
 8043ca8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8043caa:	68fb      	ldr	r3, [r7, #12]
 8043cac:	2200      	movs	r2, #0
 8043cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8043cb2:	2301      	movs	r3, #1
 8043cb4:	e046      	b.n	8043d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8043cb6:	687b      	ldr	r3, [r7, #4]
 8043cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8043cbc:	d021      	beq.n	8043d02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8043cbe:	f7fe fed5 	bl	8042a6c <HAL_GetTick>
 8043cc2:	4602      	mov	r2, r0
 8043cc4:	683b      	ldr	r3, [r7, #0]
 8043cc6:	1ad3      	subs	r3, r2, r3
 8043cc8:	687a      	ldr	r2, [r7, #4]
 8043cca:	429a      	cmp	r2, r3
 8043ccc:	d302      	bcc.n	8043cd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8043cce:	687b      	ldr	r3, [r7, #4]
 8043cd0:	2b00      	cmp	r3, #0
 8043cd2:	d116      	bne.n	8043d02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8043cd4:	68fb      	ldr	r3, [r7, #12]
 8043cd6:	2200      	movs	r2, #0
 8043cd8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8043cda:	68fb      	ldr	r3, [r7, #12]
 8043cdc:	2220      	movs	r2, #32
 8043cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8043ce2:	68fb      	ldr	r3, [r7, #12]
 8043ce4:	2200      	movs	r2, #0
 8043ce6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8043cea:	68fb      	ldr	r3, [r7, #12]
 8043cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8043cee:	f043 0220 	orr.w	r2, r3, #32
 8043cf2:	68fb      	ldr	r3, [r7, #12]
 8043cf4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8043cf6:	68fb      	ldr	r3, [r7, #12]
 8043cf8:	2200      	movs	r2, #0
 8043cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8043cfe:	2301      	movs	r3, #1
 8043d00:	e020      	b.n	8043d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8043d02:	68bb      	ldr	r3, [r7, #8]
 8043d04:	0c1b      	lsrs	r3, r3, #16
 8043d06:	b2db      	uxtb	r3, r3
 8043d08:	2b01      	cmp	r3, #1
 8043d0a:	d10c      	bne.n	8043d26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8043d0c:	68fb      	ldr	r3, [r7, #12]
 8043d0e:	681b      	ldr	r3, [r3, #0]
 8043d10:	695b      	ldr	r3, [r3, #20]
 8043d12:	43da      	mvns	r2, r3
 8043d14:	68bb      	ldr	r3, [r7, #8]
 8043d16:	4013      	ands	r3, r2
 8043d18:	b29b      	uxth	r3, r3
 8043d1a:	2b00      	cmp	r3, #0
 8043d1c:	bf14      	ite	ne
 8043d1e:	2301      	movne	r3, #1
 8043d20:	2300      	moveq	r3, #0
 8043d22:	b2db      	uxtb	r3, r3
 8043d24:	e00b      	b.n	8043d3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8043d26:	68fb      	ldr	r3, [r7, #12]
 8043d28:	681b      	ldr	r3, [r3, #0]
 8043d2a:	699b      	ldr	r3, [r3, #24]
 8043d2c:	43da      	mvns	r2, r3
 8043d2e:	68bb      	ldr	r3, [r7, #8]
 8043d30:	4013      	ands	r3, r2
 8043d32:	b29b      	uxth	r3, r3
 8043d34:	2b00      	cmp	r3, #0
 8043d36:	bf14      	ite	ne
 8043d38:	2301      	movne	r3, #1
 8043d3a:	2300      	moveq	r3, #0
 8043d3c:	b2db      	uxtb	r3, r3
 8043d3e:	2b00      	cmp	r3, #0
 8043d40:	d18d      	bne.n	8043c5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8043d42:	2300      	movs	r3, #0
}
 8043d44:	4618      	mov	r0, r3
 8043d46:	3710      	adds	r7, #16
 8043d48:	46bd      	mov	sp, r7
 8043d4a:	bd80      	pop	{r7, pc}

08043d4c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8043d4c:	b580      	push	{r7, lr}
 8043d4e:	b084      	sub	sp, #16
 8043d50:	af00      	add	r7, sp, #0
 8043d52:	60f8      	str	r0, [r7, #12]
 8043d54:	60b9      	str	r1, [r7, #8]
 8043d56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8043d58:	e02d      	b.n	8043db6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8043d5a:	68f8      	ldr	r0, [r7, #12]
 8043d5c:	f000 f8ce 	bl	8043efc <I2C_IsAcknowledgeFailed>
 8043d60:	4603      	mov	r3, r0
 8043d62:	2b00      	cmp	r3, #0
 8043d64:	d001      	beq.n	8043d6a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8043d66:	2301      	movs	r3, #1
 8043d68:	e02d      	b.n	8043dc6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8043d6a:	68bb      	ldr	r3, [r7, #8]
 8043d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8043d70:	d021      	beq.n	8043db6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8043d72:	f7fe fe7b 	bl	8042a6c <HAL_GetTick>
 8043d76:	4602      	mov	r2, r0
 8043d78:	687b      	ldr	r3, [r7, #4]
 8043d7a:	1ad3      	subs	r3, r2, r3
 8043d7c:	68ba      	ldr	r2, [r7, #8]
 8043d7e:	429a      	cmp	r2, r3
 8043d80:	d302      	bcc.n	8043d88 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8043d82:	68bb      	ldr	r3, [r7, #8]
 8043d84:	2b00      	cmp	r3, #0
 8043d86:	d116      	bne.n	8043db6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8043d88:	68fb      	ldr	r3, [r7, #12]
 8043d8a:	2200      	movs	r2, #0
 8043d8c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8043d8e:	68fb      	ldr	r3, [r7, #12]
 8043d90:	2220      	movs	r2, #32
 8043d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8043d96:	68fb      	ldr	r3, [r7, #12]
 8043d98:	2200      	movs	r2, #0
 8043d9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8043d9e:	68fb      	ldr	r3, [r7, #12]
 8043da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8043da2:	f043 0220 	orr.w	r2, r3, #32
 8043da6:	68fb      	ldr	r3, [r7, #12]
 8043da8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8043daa:	68fb      	ldr	r3, [r7, #12]
 8043dac:	2200      	movs	r2, #0
 8043dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8043db2:	2301      	movs	r3, #1
 8043db4:	e007      	b.n	8043dc6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8043db6:	68fb      	ldr	r3, [r7, #12]
 8043db8:	681b      	ldr	r3, [r3, #0]
 8043dba:	695b      	ldr	r3, [r3, #20]
 8043dbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8043dc0:	2b80      	cmp	r3, #128	; 0x80
 8043dc2:	d1ca      	bne.n	8043d5a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8043dc4:	2300      	movs	r3, #0
}
 8043dc6:	4618      	mov	r0, r3
 8043dc8:	3710      	adds	r7, #16
 8043dca:	46bd      	mov	sp, r7
 8043dcc:	bd80      	pop	{r7, pc}

08043dce <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8043dce:	b580      	push	{r7, lr}
 8043dd0:	b084      	sub	sp, #16
 8043dd2:	af00      	add	r7, sp, #0
 8043dd4:	60f8      	str	r0, [r7, #12]
 8043dd6:	60b9      	str	r1, [r7, #8]
 8043dd8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8043dda:	e02d      	b.n	8043e38 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8043ddc:	68f8      	ldr	r0, [r7, #12]
 8043dde:	f000 f88d 	bl	8043efc <I2C_IsAcknowledgeFailed>
 8043de2:	4603      	mov	r3, r0
 8043de4:	2b00      	cmp	r3, #0
 8043de6:	d001      	beq.n	8043dec <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8043de8:	2301      	movs	r3, #1
 8043dea:	e02d      	b.n	8043e48 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8043dec:	68bb      	ldr	r3, [r7, #8]
 8043dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8043df2:	d021      	beq.n	8043e38 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8043df4:	f7fe fe3a 	bl	8042a6c <HAL_GetTick>
 8043df8:	4602      	mov	r2, r0
 8043dfa:	687b      	ldr	r3, [r7, #4]
 8043dfc:	1ad3      	subs	r3, r2, r3
 8043dfe:	68ba      	ldr	r2, [r7, #8]
 8043e00:	429a      	cmp	r2, r3
 8043e02:	d302      	bcc.n	8043e0a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8043e04:	68bb      	ldr	r3, [r7, #8]
 8043e06:	2b00      	cmp	r3, #0
 8043e08:	d116      	bne.n	8043e38 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8043e0a:	68fb      	ldr	r3, [r7, #12]
 8043e0c:	2200      	movs	r2, #0
 8043e0e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8043e10:	68fb      	ldr	r3, [r7, #12]
 8043e12:	2220      	movs	r2, #32
 8043e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8043e18:	68fb      	ldr	r3, [r7, #12]
 8043e1a:	2200      	movs	r2, #0
 8043e1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8043e20:	68fb      	ldr	r3, [r7, #12]
 8043e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8043e24:	f043 0220 	orr.w	r2, r3, #32
 8043e28:	68fb      	ldr	r3, [r7, #12]
 8043e2a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8043e2c:	68fb      	ldr	r3, [r7, #12]
 8043e2e:	2200      	movs	r2, #0
 8043e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8043e34:	2301      	movs	r3, #1
 8043e36:	e007      	b.n	8043e48 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8043e38:	68fb      	ldr	r3, [r7, #12]
 8043e3a:	681b      	ldr	r3, [r3, #0]
 8043e3c:	695b      	ldr	r3, [r3, #20]
 8043e3e:	f003 0304 	and.w	r3, r3, #4
 8043e42:	2b04      	cmp	r3, #4
 8043e44:	d1ca      	bne.n	8043ddc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8043e46:	2300      	movs	r3, #0
}
 8043e48:	4618      	mov	r0, r3
 8043e4a:	3710      	adds	r7, #16
 8043e4c:	46bd      	mov	sp, r7
 8043e4e:	bd80      	pop	{r7, pc}

08043e50 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8043e50:	b580      	push	{r7, lr}
 8043e52:	b084      	sub	sp, #16
 8043e54:	af00      	add	r7, sp, #0
 8043e56:	60f8      	str	r0, [r7, #12]
 8043e58:	60b9      	str	r1, [r7, #8]
 8043e5a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8043e5c:	e042      	b.n	8043ee4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8043e5e:	68fb      	ldr	r3, [r7, #12]
 8043e60:	681b      	ldr	r3, [r3, #0]
 8043e62:	695b      	ldr	r3, [r3, #20]
 8043e64:	f003 0310 	and.w	r3, r3, #16
 8043e68:	2b10      	cmp	r3, #16
 8043e6a:	d119      	bne.n	8043ea0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8043e6c:	68fb      	ldr	r3, [r7, #12]
 8043e6e:	681b      	ldr	r3, [r3, #0]
 8043e70:	f06f 0210 	mvn.w	r2, #16
 8043e74:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8043e76:	68fb      	ldr	r3, [r7, #12]
 8043e78:	2200      	movs	r2, #0
 8043e7a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8043e7c:	68fb      	ldr	r3, [r7, #12]
 8043e7e:	2220      	movs	r2, #32
 8043e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8043e84:	68fb      	ldr	r3, [r7, #12]
 8043e86:	2200      	movs	r2, #0
 8043e88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8043e8c:	68fb      	ldr	r3, [r7, #12]
 8043e8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8043e90:	68fb      	ldr	r3, [r7, #12]
 8043e92:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8043e94:	68fb      	ldr	r3, [r7, #12]
 8043e96:	2200      	movs	r2, #0
 8043e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8043e9c:	2301      	movs	r3, #1
 8043e9e:	e029      	b.n	8043ef4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8043ea0:	f7fe fde4 	bl	8042a6c <HAL_GetTick>
 8043ea4:	4602      	mov	r2, r0
 8043ea6:	687b      	ldr	r3, [r7, #4]
 8043ea8:	1ad3      	subs	r3, r2, r3
 8043eaa:	68ba      	ldr	r2, [r7, #8]
 8043eac:	429a      	cmp	r2, r3
 8043eae:	d302      	bcc.n	8043eb6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8043eb0:	68bb      	ldr	r3, [r7, #8]
 8043eb2:	2b00      	cmp	r3, #0
 8043eb4:	d116      	bne.n	8043ee4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8043eb6:	68fb      	ldr	r3, [r7, #12]
 8043eb8:	2200      	movs	r2, #0
 8043eba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8043ebc:	68fb      	ldr	r3, [r7, #12]
 8043ebe:	2220      	movs	r2, #32
 8043ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8043ec4:	68fb      	ldr	r3, [r7, #12]
 8043ec6:	2200      	movs	r2, #0
 8043ec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8043ecc:	68fb      	ldr	r3, [r7, #12]
 8043ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8043ed0:	f043 0220 	orr.w	r2, r3, #32
 8043ed4:	68fb      	ldr	r3, [r7, #12]
 8043ed6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8043ed8:	68fb      	ldr	r3, [r7, #12]
 8043eda:	2200      	movs	r2, #0
 8043edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8043ee0:	2301      	movs	r3, #1
 8043ee2:	e007      	b.n	8043ef4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8043ee4:	68fb      	ldr	r3, [r7, #12]
 8043ee6:	681b      	ldr	r3, [r3, #0]
 8043ee8:	695b      	ldr	r3, [r3, #20]
 8043eea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8043eee:	2b40      	cmp	r3, #64	; 0x40
 8043ef0:	d1b5      	bne.n	8043e5e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8043ef2:	2300      	movs	r3, #0
}
 8043ef4:	4618      	mov	r0, r3
 8043ef6:	3710      	adds	r7, #16
 8043ef8:	46bd      	mov	sp, r7
 8043efa:	bd80      	pop	{r7, pc}

08043efc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8043efc:	b480      	push	{r7}
 8043efe:	b083      	sub	sp, #12
 8043f00:	af00      	add	r7, sp, #0
 8043f02:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8043f04:	687b      	ldr	r3, [r7, #4]
 8043f06:	681b      	ldr	r3, [r3, #0]
 8043f08:	695b      	ldr	r3, [r3, #20]
 8043f0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8043f0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8043f12:	d11b      	bne.n	8043f4c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8043f14:	687b      	ldr	r3, [r7, #4]
 8043f16:	681b      	ldr	r3, [r3, #0]
 8043f18:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8043f1c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8043f1e:	687b      	ldr	r3, [r7, #4]
 8043f20:	2200      	movs	r2, #0
 8043f22:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8043f24:	687b      	ldr	r3, [r7, #4]
 8043f26:	2220      	movs	r2, #32
 8043f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8043f2c:	687b      	ldr	r3, [r7, #4]
 8043f2e:	2200      	movs	r2, #0
 8043f30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8043f34:	687b      	ldr	r3, [r7, #4]
 8043f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8043f38:	f043 0204 	orr.w	r2, r3, #4
 8043f3c:	687b      	ldr	r3, [r7, #4]
 8043f3e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8043f40:	687b      	ldr	r3, [r7, #4]
 8043f42:	2200      	movs	r2, #0
 8043f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8043f48:	2301      	movs	r3, #1
 8043f4a:	e000      	b.n	8043f4e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8043f4c:	2300      	movs	r3, #0
}
 8043f4e:	4618      	mov	r0, r3
 8043f50:	370c      	adds	r7, #12
 8043f52:	46bd      	mov	sp, r7
 8043f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043f58:	4770      	bx	lr
	...

08043f5c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8043f5c:	b580      	push	{r7, lr}
 8043f5e:	b086      	sub	sp, #24
 8043f60:	af00      	add	r7, sp, #0
 8043f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8043f64:	687b      	ldr	r3, [r7, #4]
 8043f66:	2b00      	cmp	r3, #0
 8043f68:	d101      	bne.n	8043f6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8043f6a:	2301      	movs	r3, #1
 8043f6c:	e267      	b.n	804443e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8043f6e:	687b      	ldr	r3, [r7, #4]
 8043f70:	681b      	ldr	r3, [r3, #0]
 8043f72:	f003 0301 	and.w	r3, r3, #1
 8043f76:	2b00      	cmp	r3, #0
 8043f78:	d075      	beq.n	8044066 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8043f7a:	4b88      	ldr	r3, [pc, #544]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8043f7c:	689b      	ldr	r3, [r3, #8]
 8043f7e:	f003 030c 	and.w	r3, r3, #12
 8043f82:	2b04      	cmp	r3, #4
 8043f84:	d00c      	beq.n	8043fa0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8043f86:	4b85      	ldr	r3, [pc, #532]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8043f88:	689b      	ldr	r3, [r3, #8]
 8043f8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8043f8e:	2b08      	cmp	r3, #8
 8043f90:	d112      	bne.n	8043fb8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8043f92:	4b82      	ldr	r3, [pc, #520]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8043f94:	685b      	ldr	r3, [r3, #4]
 8043f96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8043f9a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8043f9e:	d10b      	bne.n	8043fb8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8043fa0:	4b7e      	ldr	r3, [pc, #504]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8043fa2:	681b      	ldr	r3, [r3, #0]
 8043fa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8043fa8:	2b00      	cmp	r3, #0
 8043faa:	d05b      	beq.n	8044064 <HAL_RCC_OscConfig+0x108>
 8043fac:	687b      	ldr	r3, [r7, #4]
 8043fae:	685b      	ldr	r3, [r3, #4]
 8043fb0:	2b00      	cmp	r3, #0
 8043fb2:	d157      	bne.n	8044064 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8043fb4:	2301      	movs	r3, #1
 8043fb6:	e242      	b.n	804443e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8043fb8:	687b      	ldr	r3, [r7, #4]
 8043fba:	685b      	ldr	r3, [r3, #4]
 8043fbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8043fc0:	d106      	bne.n	8043fd0 <HAL_RCC_OscConfig+0x74>
 8043fc2:	4b76      	ldr	r3, [pc, #472]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8043fc4:	681b      	ldr	r3, [r3, #0]
 8043fc6:	4a75      	ldr	r2, [pc, #468]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8043fc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8043fcc:	6013      	str	r3, [r2, #0]
 8043fce:	e01d      	b.n	804400c <HAL_RCC_OscConfig+0xb0>
 8043fd0:	687b      	ldr	r3, [r7, #4]
 8043fd2:	685b      	ldr	r3, [r3, #4]
 8043fd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8043fd8:	d10c      	bne.n	8043ff4 <HAL_RCC_OscConfig+0x98>
 8043fda:	4b70      	ldr	r3, [pc, #448]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8043fdc:	681b      	ldr	r3, [r3, #0]
 8043fde:	4a6f      	ldr	r2, [pc, #444]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8043fe0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8043fe4:	6013      	str	r3, [r2, #0]
 8043fe6:	4b6d      	ldr	r3, [pc, #436]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8043fe8:	681b      	ldr	r3, [r3, #0]
 8043fea:	4a6c      	ldr	r2, [pc, #432]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8043fec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8043ff0:	6013      	str	r3, [r2, #0]
 8043ff2:	e00b      	b.n	804400c <HAL_RCC_OscConfig+0xb0>
 8043ff4:	4b69      	ldr	r3, [pc, #420]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8043ff6:	681b      	ldr	r3, [r3, #0]
 8043ff8:	4a68      	ldr	r2, [pc, #416]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8043ffa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8043ffe:	6013      	str	r3, [r2, #0]
 8044000:	4b66      	ldr	r3, [pc, #408]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8044002:	681b      	ldr	r3, [r3, #0]
 8044004:	4a65      	ldr	r2, [pc, #404]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8044006:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 804400a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 804400c:	687b      	ldr	r3, [r7, #4]
 804400e:	685b      	ldr	r3, [r3, #4]
 8044010:	2b00      	cmp	r3, #0
 8044012:	d013      	beq.n	804403c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8044014:	f7fe fd2a 	bl	8042a6c <HAL_GetTick>
 8044018:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 804401a:	e008      	b.n	804402e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 804401c:	f7fe fd26 	bl	8042a6c <HAL_GetTick>
 8044020:	4602      	mov	r2, r0
 8044022:	693b      	ldr	r3, [r7, #16]
 8044024:	1ad3      	subs	r3, r2, r3
 8044026:	2b64      	cmp	r3, #100	; 0x64
 8044028:	d901      	bls.n	804402e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 804402a:	2303      	movs	r3, #3
 804402c:	e207      	b.n	804443e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 804402e:	4b5b      	ldr	r3, [pc, #364]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8044030:	681b      	ldr	r3, [r3, #0]
 8044032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8044036:	2b00      	cmp	r3, #0
 8044038:	d0f0      	beq.n	804401c <HAL_RCC_OscConfig+0xc0>
 804403a:	e014      	b.n	8044066 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 804403c:	f7fe fd16 	bl	8042a6c <HAL_GetTick>
 8044040:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8044042:	e008      	b.n	8044056 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8044044:	f7fe fd12 	bl	8042a6c <HAL_GetTick>
 8044048:	4602      	mov	r2, r0
 804404a:	693b      	ldr	r3, [r7, #16]
 804404c:	1ad3      	subs	r3, r2, r3
 804404e:	2b64      	cmp	r3, #100	; 0x64
 8044050:	d901      	bls.n	8044056 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8044052:	2303      	movs	r3, #3
 8044054:	e1f3      	b.n	804443e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8044056:	4b51      	ldr	r3, [pc, #324]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8044058:	681b      	ldr	r3, [r3, #0]
 804405a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 804405e:	2b00      	cmp	r3, #0
 8044060:	d1f0      	bne.n	8044044 <HAL_RCC_OscConfig+0xe8>
 8044062:	e000      	b.n	8044066 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8044064:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8044066:	687b      	ldr	r3, [r7, #4]
 8044068:	681b      	ldr	r3, [r3, #0]
 804406a:	f003 0302 	and.w	r3, r3, #2
 804406e:	2b00      	cmp	r3, #0
 8044070:	d063      	beq.n	804413a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8044072:	4b4a      	ldr	r3, [pc, #296]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8044074:	689b      	ldr	r3, [r3, #8]
 8044076:	f003 030c 	and.w	r3, r3, #12
 804407a:	2b00      	cmp	r3, #0
 804407c:	d00b      	beq.n	8044096 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 804407e:	4b47      	ldr	r3, [pc, #284]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8044080:	689b      	ldr	r3, [r3, #8]
 8044082:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8044086:	2b08      	cmp	r3, #8
 8044088:	d11c      	bne.n	80440c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 804408a:	4b44      	ldr	r3, [pc, #272]	; (804419c <HAL_RCC_OscConfig+0x240>)
 804408c:	685b      	ldr	r3, [r3, #4]
 804408e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8044092:	2b00      	cmp	r3, #0
 8044094:	d116      	bne.n	80440c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8044096:	4b41      	ldr	r3, [pc, #260]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8044098:	681b      	ldr	r3, [r3, #0]
 804409a:	f003 0302 	and.w	r3, r3, #2
 804409e:	2b00      	cmp	r3, #0
 80440a0:	d005      	beq.n	80440ae <HAL_RCC_OscConfig+0x152>
 80440a2:	687b      	ldr	r3, [r7, #4]
 80440a4:	68db      	ldr	r3, [r3, #12]
 80440a6:	2b01      	cmp	r3, #1
 80440a8:	d001      	beq.n	80440ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80440aa:	2301      	movs	r3, #1
 80440ac:	e1c7      	b.n	804443e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80440ae:	4b3b      	ldr	r3, [pc, #236]	; (804419c <HAL_RCC_OscConfig+0x240>)
 80440b0:	681b      	ldr	r3, [r3, #0]
 80440b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80440b6:	687b      	ldr	r3, [r7, #4]
 80440b8:	691b      	ldr	r3, [r3, #16]
 80440ba:	00db      	lsls	r3, r3, #3
 80440bc:	4937      	ldr	r1, [pc, #220]	; (804419c <HAL_RCC_OscConfig+0x240>)
 80440be:	4313      	orrs	r3, r2
 80440c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80440c2:	e03a      	b.n	804413a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80440c4:	687b      	ldr	r3, [r7, #4]
 80440c6:	68db      	ldr	r3, [r3, #12]
 80440c8:	2b00      	cmp	r3, #0
 80440ca:	d020      	beq.n	804410e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80440cc:	4b34      	ldr	r3, [pc, #208]	; (80441a0 <HAL_RCC_OscConfig+0x244>)
 80440ce:	2201      	movs	r2, #1
 80440d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80440d2:	f7fe fccb 	bl	8042a6c <HAL_GetTick>
 80440d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80440d8:	e008      	b.n	80440ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80440da:	f7fe fcc7 	bl	8042a6c <HAL_GetTick>
 80440de:	4602      	mov	r2, r0
 80440e0:	693b      	ldr	r3, [r7, #16]
 80440e2:	1ad3      	subs	r3, r2, r3
 80440e4:	2b02      	cmp	r3, #2
 80440e6:	d901      	bls.n	80440ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80440e8:	2303      	movs	r3, #3
 80440ea:	e1a8      	b.n	804443e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80440ec:	4b2b      	ldr	r3, [pc, #172]	; (804419c <HAL_RCC_OscConfig+0x240>)
 80440ee:	681b      	ldr	r3, [r3, #0]
 80440f0:	f003 0302 	and.w	r3, r3, #2
 80440f4:	2b00      	cmp	r3, #0
 80440f6:	d0f0      	beq.n	80440da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80440f8:	4b28      	ldr	r3, [pc, #160]	; (804419c <HAL_RCC_OscConfig+0x240>)
 80440fa:	681b      	ldr	r3, [r3, #0]
 80440fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8044100:	687b      	ldr	r3, [r7, #4]
 8044102:	691b      	ldr	r3, [r3, #16]
 8044104:	00db      	lsls	r3, r3, #3
 8044106:	4925      	ldr	r1, [pc, #148]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8044108:	4313      	orrs	r3, r2
 804410a:	600b      	str	r3, [r1, #0]
 804410c:	e015      	b.n	804413a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 804410e:	4b24      	ldr	r3, [pc, #144]	; (80441a0 <HAL_RCC_OscConfig+0x244>)
 8044110:	2200      	movs	r2, #0
 8044112:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8044114:	f7fe fcaa 	bl	8042a6c <HAL_GetTick>
 8044118:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 804411a:	e008      	b.n	804412e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 804411c:	f7fe fca6 	bl	8042a6c <HAL_GetTick>
 8044120:	4602      	mov	r2, r0
 8044122:	693b      	ldr	r3, [r7, #16]
 8044124:	1ad3      	subs	r3, r2, r3
 8044126:	2b02      	cmp	r3, #2
 8044128:	d901      	bls.n	804412e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 804412a:	2303      	movs	r3, #3
 804412c:	e187      	b.n	804443e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 804412e:	4b1b      	ldr	r3, [pc, #108]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8044130:	681b      	ldr	r3, [r3, #0]
 8044132:	f003 0302 	and.w	r3, r3, #2
 8044136:	2b00      	cmp	r3, #0
 8044138:	d1f0      	bne.n	804411c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 804413a:	687b      	ldr	r3, [r7, #4]
 804413c:	681b      	ldr	r3, [r3, #0]
 804413e:	f003 0308 	and.w	r3, r3, #8
 8044142:	2b00      	cmp	r3, #0
 8044144:	d036      	beq.n	80441b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8044146:	687b      	ldr	r3, [r7, #4]
 8044148:	695b      	ldr	r3, [r3, #20]
 804414a:	2b00      	cmp	r3, #0
 804414c:	d016      	beq.n	804417c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 804414e:	4b15      	ldr	r3, [pc, #84]	; (80441a4 <HAL_RCC_OscConfig+0x248>)
 8044150:	2201      	movs	r2, #1
 8044152:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8044154:	f7fe fc8a 	bl	8042a6c <HAL_GetTick>
 8044158:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 804415a:	e008      	b.n	804416e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 804415c:	f7fe fc86 	bl	8042a6c <HAL_GetTick>
 8044160:	4602      	mov	r2, r0
 8044162:	693b      	ldr	r3, [r7, #16]
 8044164:	1ad3      	subs	r3, r2, r3
 8044166:	2b02      	cmp	r3, #2
 8044168:	d901      	bls.n	804416e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 804416a:	2303      	movs	r3, #3
 804416c:	e167      	b.n	804443e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 804416e:	4b0b      	ldr	r3, [pc, #44]	; (804419c <HAL_RCC_OscConfig+0x240>)
 8044170:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8044172:	f003 0302 	and.w	r3, r3, #2
 8044176:	2b00      	cmp	r3, #0
 8044178:	d0f0      	beq.n	804415c <HAL_RCC_OscConfig+0x200>
 804417a:	e01b      	b.n	80441b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 804417c:	4b09      	ldr	r3, [pc, #36]	; (80441a4 <HAL_RCC_OscConfig+0x248>)
 804417e:	2200      	movs	r2, #0
 8044180:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8044182:	f7fe fc73 	bl	8042a6c <HAL_GetTick>
 8044186:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8044188:	e00e      	b.n	80441a8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 804418a:	f7fe fc6f 	bl	8042a6c <HAL_GetTick>
 804418e:	4602      	mov	r2, r0
 8044190:	693b      	ldr	r3, [r7, #16]
 8044192:	1ad3      	subs	r3, r2, r3
 8044194:	2b02      	cmp	r3, #2
 8044196:	d907      	bls.n	80441a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8044198:	2303      	movs	r3, #3
 804419a:	e150      	b.n	804443e <HAL_RCC_OscConfig+0x4e2>
 804419c:	40023800 	.word	0x40023800
 80441a0:	42470000 	.word	0x42470000
 80441a4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80441a8:	4b88      	ldr	r3, [pc, #544]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 80441aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80441ac:	f003 0302 	and.w	r3, r3, #2
 80441b0:	2b00      	cmp	r3, #0
 80441b2:	d1ea      	bne.n	804418a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80441b4:	687b      	ldr	r3, [r7, #4]
 80441b6:	681b      	ldr	r3, [r3, #0]
 80441b8:	f003 0304 	and.w	r3, r3, #4
 80441bc:	2b00      	cmp	r3, #0
 80441be:	f000 8097 	beq.w	80442f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80441c2:	2300      	movs	r3, #0
 80441c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80441c6:	4b81      	ldr	r3, [pc, #516]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 80441c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80441ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80441ce:	2b00      	cmp	r3, #0
 80441d0:	d10f      	bne.n	80441f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80441d2:	2300      	movs	r3, #0
 80441d4:	60bb      	str	r3, [r7, #8]
 80441d6:	4b7d      	ldr	r3, [pc, #500]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 80441d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80441da:	4a7c      	ldr	r2, [pc, #496]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 80441dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80441e0:	6413      	str	r3, [r2, #64]	; 0x40
 80441e2:	4b7a      	ldr	r3, [pc, #488]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 80441e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80441e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80441ea:	60bb      	str	r3, [r7, #8]
 80441ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80441ee:	2301      	movs	r3, #1
 80441f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80441f2:	4b77      	ldr	r3, [pc, #476]	; (80443d0 <HAL_RCC_OscConfig+0x474>)
 80441f4:	681b      	ldr	r3, [r3, #0]
 80441f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80441fa:	2b00      	cmp	r3, #0
 80441fc:	d118      	bne.n	8044230 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80441fe:	4b74      	ldr	r3, [pc, #464]	; (80443d0 <HAL_RCC_OscConfig+0x474>)
 8044200:	681b      	ldr	r3, [r3, #0]
 8044202:	4a73      	ldr	r2, [pc, #460]	; (80443d0 <HAL_RCC_OscConfig+0x474>)
 8044204:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8044208:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 804420a:	f7fe fc2f 	bl	8042a6c <HAL_GetTick>
 804420e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8044210:	e008      	b.n	8044224 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8044212:	f7fe fc2b 	bl	8042a6c <HAL_GetTick>
 8044216:	4602      	mov	r2, r0
 8044218:	693b      	ldr	r3, [r7, #16]
 804421a:	1ad3      	subs	r3, r2, r3
 804421c:	2b02      	cmp	r3, #2
 804421e:	d901      	bls.n	8044224 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8044220:	2303      	movs	r3, #3
 8044222:	e10c      	b.n	804443e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8044224:	4b6a      	ldr	r3, [pc, #424]	; (80443d0 <HAL_RCC_OscConfig+0x474>)
 8044226:	681b      	ldr	r3, [r3, #0]
 8044228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 804422c:	2b00      	cmp	r3, #0
 804422e:	d0f0      	beq.n	8044212 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8044230:	687b      	ldr	r3, [r7, #4]
 8044232:	689b      	ldr	r3, [r3, #8]
 8044234:	2b01      	cmp	r3, #1
 8044236:	d106      	bne.n	8044246 <HAL_RCC_OscConfig+0x2ea>
 8044238:	4b64      	ldr	r3, [pc, #400]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 804423a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 804423c:	4a63      	ldr	r2, [pc, #396]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 804423e:	f043 0301 	orr.w	r3, r3, #1
 8044242:	6713      	str	r3, [r2, #112]	; 0x70
 8044244:	e01c      	b.n	8044280 <HAL_RCC_OscConfig+0x324>
 8044246:	687b      	ldr	r3, [r7, #4]
 8044248:	689b      	ldr	r3, [r3, #8]
 804424a:	2b05      	cmp	r3, #5
 804424c:	d10c      	bne.n	8044268 <HAL_RCC_OscConfig+0x30c>
 804424e:	4b5f      	ldr	r3, [pc, #380]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 8044250:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8044252:	4a5e      	ldr	r2, [pc, #376]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 8044254:	f043 0304 	orr.w	r3, r3, #4
 8044258:	6713      	str	r3, [r2, #112]	; 0x70
 804425a:	4b5c      	ldr	r3, [pc, #368]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 804425c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 804425e:	4a5b      	ldr	r2, [pc, #364]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 8044260:	f043 0301 	orr.w	r3, r3, #1
 8044264:	6713      	str	r3, [r2, #112]	; 0x70
 8044266:	e00b      	b.n	8044280 <HAL_RCC_OscConfig+0x324>
 8044268:	4b58      	ldr	r3, [pc, #352]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 804426a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 804426c:	4a57      	ldr	r2, [pc, #348]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 804426e:	f023 0301 	bic.w	r3, r3, #1
 8044272:	6713      	str	r3, [r2, #112]	; 0x70
 8044274:	4b55      	ldr	r3, [pc, #340]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 8044276:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8044278:	4a54      	ldr	r2, [pc, #336]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 804427a:	f023 0304 	bic.w	r3, r3, #4
 804427e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8044280:	687b      	ldr	r3, [r7, #4]
 8044282:	689b      	ldr	r3, [r3, #8]
 8044284:	2b00      	cmp	r3, #0
 8044286:	d015      	beq.n	80442b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8044288:	f7fe fbf0 	bl	8042a6c <HAL_GetTick>
 804428c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 804428e:	e00a      	b.n	80442a6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8044290:	f7fe fbec 	bl	8042a6c <HAL_GetTick>
 8044294:	4602      	mov	r2, r0
 8044296:	693b      	ldr	r3, [r7, #16]
 8044298:	1ad3      	subs	r3, r2, r3
 804429a:	f241 3288 	movw	r2, #5000	; 0x1388
 804429e:	4293      	cmp	r3, r2
 80442a0:	d901      	bls.n	80442a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80442a2:	2303      	movs	r3, #3
 80442a4:	e0cb      	b.n	804443e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80442a6:	4b49      	ldr	r3, [pc, #292]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 80442a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80442aa:	f003 0302 	and.w	r3, r3, #2
 80442ae:	2b00      	cmp	r3, #0
 80442b0:	d0ee      	beq.n	8044290 <HAL_RCC_OscConfig+0x334>
 80442b2:	e014      	b.n	80442de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80442b4:	f7fe fbda 	bl	8042a6c <HAL_GetTick>
 80442b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80442ba:	e00a      	b.n	80442d2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80442bc:	f7fe fbd6 	bl	8042a6c <HAL_GetTick>
 80442c0:	4602      	mov	r2, r0
 80442c2:	693b      	ldr	r3, [r7, #16]
 80442c4:	1ad3      	subs	r3, r2, r3
 80442c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80442ca:	4293      	cmp	r3, r2
 80442cc:	d901      	bls.n	80442d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80442ce:	2303      	movs	r3, #3
 80442d0:	e0b5      	b.n	804443e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80442d2:	4b3e      	ldr	r3, [pc, #248]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 80442d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80442d6:	f003 0302 	and.w	r3, r3, #2
 80442da:	2b00      	cmp	r3, #0
 80442dc:	d1ee      	bne.n	80442bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80442de:	7dfb      	ldrb	r3, [r7, #23]
 80442e0:	2b01      	cmp	r3, #1
 80442e2:	d105      	bne.n	80442f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80442e4:	4b39      	ldr	r3, [pc, #228]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 80442e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80442e8:	4a38      	ldr	r2, [pc, #224]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 80442ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80442ee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80442f0:	687b      	ldr	r3, [r7, #4]
 80442f2:	699b      	ldr	r3, [r3, #24]
 80442f4:	2b00      	cmp	r3, #0
 80442f6:	f000 80a1 	beq.w	804443c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80442fa:	4b34      	ldr	r3, [pc, #208]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 80442fc:	689b      	ldr	r3, [r3, #8]
 80442fe:	f003 030c 	and.w	r3, r3, #12
 8044302:	2b08      	cmp	r3, #8
 8044304:	d05c      	beq.n	80443c0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8044306:	687b      	ldr	r3, [r7, #4]
 8044308:	699b      	ldr	r3, [r3, #24]
 804430a:	2b02      	cmp	r3, #2
 804430c:	d141      	bne.n	8044392 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 804430e:	4b31      	ldr	r3, [pc, #196]	; (80443d4 <HAL_RCC_OscConfig+0x478>)
 8044310:	2200      	movs	r2, #0
 8044312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8044314:	f7fe fbaa 	bl	8042a6c <HAL_GetTick>
 8044318:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 804431a:	e008      	b.n	804432e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 804431c:	f7fe fba6 	bl	8042a6c <HAL_GetTick>
 8044320:	4602      	mov	r2, r0
 8044322:	693b      	ldr	r3, [r7, #16]
 8044324:	1ad3      	subs	r3, r2, r3
 8044326:	2b02      	cmp	r3, #2
 8044328:	d901      	bls.n	804432e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 804432a:	2303      	movs	r3, #3
 804432c:	e087      	b.n	804443e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 804432e:	4b27      	ldr	r3, [pc, #156]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 8044330:	681b      	ldr	r3, [r3, #0]
 8044332:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8044336:	2b00      	cmp	r3, #0
 8044338:	d1f0      	bne.n	804431c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 804433a:	687b      	ldr	r3, [r7, #4]
 804433c:	69da      	ldr	r2, [r3, #28]
 804433e:	687b      	ldr	r3, [r7, #4]
 8044340:	6a1b      	ldr	r3, [r3, #32]
 8044342:	431a      	orrs	r2, r3
 8044344:	687b      	ldr	r3, [r7, #4]
 8044346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8044348:	019b      	lsls	r3, r3, #6
 804434a:	431a      	orrs	r2, r3
 804434c:	687b      	ldr	r3, [r7, #4]
 804434e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8044350:	085b      	lsrs	r3, r3, #1
 8044352:	3b01      	subs	r3, #1
 8044354:	041b      	lsls	r3, r3, #16
 8044356:	431a      	orrs	r2, r3
 8044358:	687b      	ldr	r3, [r7, #4]
 804435a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 804435c:	061b      	lsls	r3, r3, #24
 804435e:	491b      	ldr	r1, [pc, #108]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 8044360:	4313      	orrs	r3, r2
 8044362:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8044364:	4b1b      	ldr	r3, [pc, #108]	; (80443d4 <HAL_RCC_OscConfig+0x478>)
 8044366:	2201      	movs	r2, #1
 8044368:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 804436a:	f7fe fb7f 	bl	8042a6c <HAL_GetTick>
 804436e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8044370:	e008      	b.n	8044384 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8044372:	f7fe fb7b 	bl	8042a6c <HAL_GetTick>
 8044376:	4602      	mov	r2, r0
 8044378:	693b      	ldr	r3, [r7, #16]
 804437a:	1ad3      	subs	r3, r2, r3
 804437c:	2b02      	cmp	r3, #2
 804437e:	d901      	bls.n	8044384 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8044380:	2303      	movs	r3, #3
 8044382:	e05c      	b.n	804443e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8044384:	4b11      	ldr	r3, [pc, #68]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 8044386:	681b      	ldr	r3, [r3, #0]
 8044388:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 804438c:	2b00      	cmp	r3, #0
 804438e:	d0f0      	beq.n	8044372 <HAL_RCC_OscConfig+0x416>
 8044390:	e054      	b.n	804443c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8044392:	4b10      	ldr	r3, [pc, #64]	; (80443d4 <HAL_RCC_OscConfig+0x478>)
 8044394:	2200      	movs	r2, #0
 8044396:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8044398:	f7fe fb68 	bl	8042a6c <HAL_GetTick>
 804439c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 804439e:	e008      	b.n	80443b2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80443a0:	f7fe fb64 	bl	8042a6c <HAL_GetTick>
 80443a4:	4602      	mov	r2, r0
 80443a6:	693b      	ldr	r3, [r7, #16]
 80443a8:	1ad3      	subs	r3, r2, r3
 80443aa:	2b02      	cmp	r3, #2
 80443ac:	d901      	bls.n	80443b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80443ae:	2303      	movs	r3, #3
 80443b0:	e045      	b.n	804443e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80443b2:	4b06      	ldr	r3, [pc, #24]	; (80443cc <HAL_RCC_OscConfig+0x470>)
 80443b4:	681b      	ldr	r3, [r3, #0]
 80443b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80443ba:	2b00      	cmp	r3, #0
 80443bc:	d1f0      	bne.n	80443a0 <HAL_RCC_OscConfig+0x444>
 80443be:	e03d      	b.n	804443c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80443c0:	687b      	ldr	r3, [r7, #4]
 80443c2:	699b      	ldr	r3, [r3, #24]
 80443c4:	2b01      	cmp	r3, #1
 80443c6:	d107      	bne.n	80443d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80443c8:	2301      	movs	r3, #1
 80443ca:	e038      	b.n	804443e <HAL_RCC_OscConfig+0x4e2>
 80443cc:	40023800 	.word	0x40023800
 80443d0:	40007000 	.word	0x40007000
 80443d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80443d8:	4b1b      	ldr	r3, [pc, #108]	; (8044448 <HAL_RCC_OscConfig+0x4ec>)
 80443da:	685b      	ldr	r3, [r3, #4]
 80443dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80443de:	687b      	ldr	r3, [r7, #4]
 80443e0:	699b      	ldr	r3, [r3, #24]
 80443e2:	2b01      	cmp	r3, #1
 80443e4:	d028      	beq.n	8044438 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80443e6:	68fb      	ldr	r3, [r7, #12]
 80443e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80443ec:	687b      	ldr	r3, [r7, #4]
 80443ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80443f0:	429a      	cmp	r2, r3
 80443f2:	d121      	bne.n	8044438 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80443f4:	68fb      	ldr	r3, [r7, #12]
 80443f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80443fa:	687b      	ldr	r3, [r7, #4]
 80443fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80443fe:	429a      	cmp	r2, r3
 8044400:	d11a      	bne.n	8044438 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8044402:	68fa      	ldr	r2, [r7, #12]
 8044404:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8044408:	4013      	ands	r3, r2
 804440a:	687a      	ldr	r2, [r7, #4]
 804440c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 804440e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8044410:	4293      	cmp	r3, r2
 8044412:	d111      	bne.n	8044438 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8044414:	68fb      	ldr	r3, [r7, #12]
 8044416:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 804441a:	687b      	ldr	r3, [r7, #4]
 804441c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 804441e:	085b      	lsrs	r3, r3, #1
 8044420:	3b01      	subs	r3, #1
 8044422:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8044424:	429a      	cmp	r2, r3
 8044426:	d107      	bne.n	8044438 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8044428:	68fb      	ldr	r3, [r7, #12]
 804442a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 804442e:	687b      	ldr	r3, [r7, #4]
 8044430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8044432:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8044434:	429a      	cmp	r2, r3
 8044436:	d001      	beq.n	804443c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8044438:	2301      	movs	r3, #1
 804443a:	e000      	b.n	804443e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 804443c:	2300      	movs	r3, #0
}
 804443e:	4618      	mov	r0, r3
 8044440:	3718      	adds	r7, #24
 8044442:	46bd      	mov	sp, r7
 8044444:	bd80      	pop	{r7, pc}
 8044446:	bf00      	nop
 8044448:	40023800 	.word	0x40023800

0804444c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 804444c:	b580      	push	{r7, lr}
 804444e:	b084      	sub	sp, #16
 8044450:	af00      	add	r7, sp, #0
 8044452:	6078      	str	r0, [r7, #4]
 8044454:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8044456:	687b      	ldr	r3, [r7, #4]
 8044458:	2b00      	cmp	r3, #0
 804445a:	d101      	bne.n	8044460 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 804445c:	2301      	movs	r3, #1
 804445e:	e0cc      	b.n	80445fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8044460:	4b68      	ldr	r3, [pc, #416]	; (8044604 <HAL_RCC_ClockConfig+0x1b8>)
 8044462:	681b      	ldr	r3, [r3, #0]
 8044464:	f003 0307 	and.w	r3, r3, #7
 8044468:	683a      	ldr	r2, [r7, #0]
 804446a:	429a      	cmp	r2, r3
 804446c:	d90c      	bls.n	8044488 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 804446e:	4b65      	ldr	r3, [pc, #404]	; (8044604 <HAL_RCC_ClockConfig+0x1b8>)
 8044470:	683a      	ldr	r2, [r7, #0]
 8044472:	b2d2      	uxtb	r2, r2
 8044474:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8044476:	4b63      	ldr	r3, [pc, #396]	; (8044604 <HAL_RCC_ClockConfig+0x1b8>)
 8044478:	681b      	ldr	r3, [r3, #0]
 804447a:	f003 0307 	and.w	r3, r3, #7
 804447e:	683a      	ldr	r2, [r7, #0]
 8044480:	429a      	cmp	r2, r3
 8044482:	d001      	beq.n	8044488 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8044484:	2301      	movs	r3, #1
 8044486:	e0b8      	b.n	80445fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8044488:	687b      	ldr	r3, [r7, #4]
 804448a:	681b      	ldr	r3, [r3, #0]
 804448c:	f003 0302 	and.w	r3, r3, #2
 8044490:	2b00      	cmp	r3, #0
 8044492:	d020      	beq.n	80444d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8044494:	687b      	ldr	r3, [r7, #4]
 8044496:	681b      	ldr	r3, [r3, #0]
 8044498:	f003 0304 	and.w	r3, r3, #4
 804449c:	2b00      	cmp	r3, #0
 804449e:	d005      	beq.n	80444ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80444a0:	4b59      	ldr	r3, [pc, #356]	; (8044608 <HAL_RCC_ClockConfig+0x1bc>)
 80444a2:	689b      	ldr	r3, [r3, #8]
 80444a4:	4a58      	ldr	r2, [pc, #352]	; (8044608 <HAL_RCC_ClockConfig+0x1bc>)
 80444a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80444aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80444ac:	687b      	ldr	r3, [r7, #4]
 80444ae:	681b      	ldr	r3, [r3, #0]
 80444b0:	f003 0308 	and.w	r3, r3, #8
 80444b4:	2b00      	cmp	r3, #0
 80444b6:	d005      	beq.n	80444c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80444b8:	4b53      	ldr	r3, [pc, #332]	; (8044608 <HAL_RCC_ClockConfig+0x1bc>)
 80444ba:	689b      	ldr	r3, [r3, #8]
 80444bc:	4a52      	ldr	r2, [pc, #328]	; (8044608 <HAL_RCC_ClockConfig+0x1bc>)
 80444be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80444c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80444c4:	4b50      	ldr	r3, [pc, #320]	; (8044608 <HAL_RCC_ClockConfig+0x1bc>)
 80444c6:	689b      	ldr	r3, [r3, #8]
 80444c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80444cc:	687b      	ldr	r3, [r7, #4]
 80444ce:	689b      	ldr	r3, [r3, #8]
 80444d0:	494d      	ldr	r1, [pc, #308]	; (8044608 <HAL_RCC_ClockConfig+0x1bc>)
 80444d2:	4313      	orrs	r3, r2
 80444d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80444d6:	687b      	ldr	r3, [r7, #4]
 80444d8:	681b      	ldr	r3, [r3, #0]
 80444da:	f003 0301 	and.w	r3, r3, #1
 80444de:	2b00      	cmp	r3, #0
 80444e0:	d044      	beq.n	804456c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80444e2:	687b      	ldr	r3, [r7, #4]
 80444e4:	685b      	ldr	r3, [r3, #4]
 80444e6:	2b01      	cmp	r3, #1
 80444e8:	d107      	bne.n	80444fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80444ea:	4b47      	ldr	r3, [pc, #284]	; (8044608 <HAL_RCC_ClockConfig+0x1bc>)
 80444ec:	681b      	ldr	r3, [r3, #0]
 80444ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80444f2:	2b00      	cmp	r3, #0
 80444f4:	d119      	bne.n	804452a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80444f6:	2301      	movs	r3, #1
 80444f8:	e07f      	b.n	80445fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80444fa:	687b      	ldr	r3, [r7, #4]
 80444fc:	685b      	ldr	r3, [r3, #4]
 80444fe:	2b02      	cmp	r3, #2
 8044500:	d003      	beq.n	804450a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8044502:	687b      	ldr	r3, [r7, #4]
 8044504:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8044506:	2b03      	cmp	r3, #3
 8044508:	d107      	bne.n	804451a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 804450a:	4b3f      	ldr	r3, [pc, #252]	; (8044608 <HAL_RCC_ClockConfig+0x1bc>)
 804450c:	681b      	ldr	r3, [r3, #0]
 804450e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8044512:	2b00      	cmp	r3, #0
 8044514:	d109      	bne.n	804452a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8044516:	2301      	movs	r3, #1
 8044518:	e06f      	b.n	80445fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 804451a:	4b3b      	ldr	r3, [pc, #236]	; (8044608 <HAL_RCC_ClockConfig+0x1bc>)
 804451c:	681b      	ldr	r3, [r3, #0]
 804451e:	f003 0302 	and.w	r3, r3, #2
 8044522:	2b00      	cmp	r3, #0
 8044524:	d101      	bne.n	804452a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8044526:	2301      	movs	r3, #1
 8044528:	e067      	b.n	80445fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 804452a:	4b37      	ldr	r3, [pc, #220]	; (8044608 <HAL_RCC_ClockConfig+0x1bc>)
 804452c:	689b      	ldr	r3, [r3, #8]
 804452e:	f023 0203 	bic.w	r2, r3, #3
 8044532:	687b      	ldr	r3, [r7, #4]
 8044534:	685b      	ldr	r3, [r3, #4]
 8044536:	4934      	ldr	r1, [pc, #208]	; (8044608 <HAL_RCC_ClockConfig+0x1bc>)
 8044538:	4313      	orrs	r3, r2
 804453a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 804453c:	f7fe fa96 	bl	8042a6c <HAL_GetTick>
 8044540:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8044542:	e00a      	b.n	804455a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8044544:	f7fe fa92 	bl	8042a6c <HAL_GetTick>
 8044548:	4602      	mov	r2, r0
 804454a:	68fb      	ldr	r3, [r7, #12]
 804454c:	1ad3      	subs	r3, r2, r3
 804454e:	f241 3288 	movw	r2, #5000	; 0x1388
 8044552:	4293      	cmp	r3, r2
 8044554:	d901      	bls.n	804455a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8044556:	2303      	movs	r3, #3
 8044558:	e04f      	b.n	80445fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 804455a:	4b2b      	ldr	r3, [pc, #172]	; (8044608 <HAL_RCC_ClockConfig+0x1bc>)
 804455c:	689b      	ldr	r3, [r3, #8]
 804455e:	f003 020c 	and.w	r2, r3, #12
 8044562:	687b      	ldr	r3, [r7, #4]
 8044564:	685b      	ldr	r3, [r3, #4]
 8044566:	009b      	lsls	r3, r3, #2
 8044568:	429a      	cmp	r2, r3
 804456a:	d1eb      	bne.n	8044544 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 804456c:	4b25      	ldr	r3, [pc, #148]	; (8044604 <HAL_RCC_ClockConfig+0x1b8>)
 804456e:	681b      	ldr	r3, [r3, #0]
 8044570:	f003 0307 	and.w	r3, r3, #7
 8044574:	683a      	ldr	r2, [r7, #0]
 8044576:	429a      	cmp	r2, r3
 8044578:	d20c      	bcs.n	8044594 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 804457a:	4b22      	ldr	r3, [pc, #136]	; (8044604 <HAL_RCC_ClockConfig+0x1b8>)
 804457c:	683a      	ldr	r2, [r7, #0]
 804457e:	b2d2      	uxtb	r2, r2
 8044580:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8044582:	4b20      	ldr	r3, [pc, #128]	; (8044604 <HAL_RCC_ClockConfig+0x1b8>)
 8044584:	681b      	ldr	r3, [r3, #0]
 8044586:	f003 0307 	and.w	r3, r3, #7
 804458a:	683a      	ldr	r2, [r7, #0]
 804458c:	429a      	cmp	r2, r3
 804458e:	d001      	beq.n	8044594 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8044590:	2301      	movs	r3, #1
 8044592:	e032      	b.n	80445fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8044594:	687b      	ldr	r3, [r7, #4]
 8044596:	681b      	ldr	r3, [r3, #0]
 8044598:	f003 0304 	and.w	r3, r3, #4
 804459c:	2b00      	cmp	r3, #0
 804459e:	d008      	beq.n	80445b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80445a0:	4b19      	ldr	r3, [pc, #100]	; (8044608 <HAL_RCC_ClockConfig+0x1bc>)
 80445a2:	689b      	ldr	r3, [r3, #8]
 80445a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80445a8:	687b      	ldr	r3, [r7, #4]
 80445aa:	68db      	ldr	r3, [r3, #12]
 80445ac:	4916      	ldr	r1, [pc, #88]	; (8044608 <HAL_RCC_ClockConfig+0x1bc>)
 80445ae:	4313      	orrs	r3, r2
 80445b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80445b2:	687b      	ldr	r3, [r7, #4]
 80445b4:	681b      	ldr	r3, [r3, #0]
 80445b6:	f003 0308 	and.w	r3, r3, #8
 80445ba:	2b00      	cmp	r3, #0
 80445bc:	d009      	beq.n	80445d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80445be:	4b12      	ldr	r3, [pc, #72]	; (8044608 <HAL_RCC_ClockConfig+0x1bc>)
 80445c0:	689b      	ldr	r3, [r3, #8]
 80445c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80445c6:	687b      	ldr	r3, [r7, #4]
 80445c8:	691b      	ldr	r3, [r3, #16]
 80445ca:	00db      	lsls	r3, r3, #3
 80445cc:	490e      	ldr	r1, [pc, #56]	; (8044608 <HAL_RCC_ClockConfig+0x1bc>)
 80445ce:	4313      	orrs	r3, r2
 80445d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80445d2:	f000 f821 	bl	8044618 <HAL_RCC_GetSysClockFreq>
 80445d6:	4602      	mov	r2, r0
 80445d8:	4b0b      	ldr	r3, [pc, #44]	; (8044608 <HAL_RCC_ClockConfig+0x1bc>)
 80445da:	689b      	ldr	r3, [r3, #8]
 80445dc:	091b      	lsrs	r3, r3, #4
 80445de:	f003 030f 	and.w	r3, r3, #15
 80445e2:	490a      	ldr	r1, [pc, #40]	; (804460c <HAL_RCC_ClockConfig+0x1c0>)
 80445e4:	5ccb      	ldrb	r3, [r1, r3]
 80445e6:	fa22 f303 	lsr.w	r3, r2, r3
 80445ea:	4a09      	ldr	r2, [pc, #36]	; (8044610 <HAL_RCC_ClockConfig+0x1c4>)
 80445ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80445ee:	4b09      	ldr	r3, [pc, #36]	; (8044614 <HAL_RCC_ClockConfig+0x1c8>)
 80445f0:	681b      	ldr	r3, [r3, #0]
 80445f2:	4618      	mov	r0, r3
 80445f4:	f7fd ff7e 	bl	80424f4 <HAL_InitTick>

  return HAL_OK;
 80445f8:	2300      	movs	r3, #0
}
 80445fa:	4618      	mov	r0, r3
 80445fc:	3710      	adds	r7, #16
 80445fe:	46bd      	mov	sp, r7
 8044600:	bd80      	pop	{r7, pc}
 8044602:	bf00      	nop
 8044604:	40023c00 	.word	0x40023c00
 8044608:	40023800 	.word	0x40023800
 804460c:	08049fe8 	.word	0x08049fe8
 8044610:	20000000 	.word	0x20000000
 8044614:	20000004 	.word	0x20000004

08044618 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8044618:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 804461c:	b094      	sub	sp, #80	; 0x50
 804461e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8044620:	2300      	movs	r3, #0
 8044622:	647b      	str	r3, [r7, #68]	; 0x44
 8044624:	2300      	movs	r3, #0
 8044626:	64fb      	str	r3, [r7, #76]	; 0x4c
 8044628:	2300      	movs	r3, #0
 804462a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 804462c:	2300      	movs	r3, #0
 804462e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8044630:	4b79      	ldr	r3, [pc, #484]	; (8044818 <HAL_RCC_GetSysClockFreq+0x200>)
 8044632:	689b      	ldr	r3, [r3, #8]
 8044634:	f003 030c 	and.w	r3, r3, #12
 8044638:	2b08      	cmp	r3, #8
 804463a:	d00d      	beq.n	8044658 <HAL_RCC_GetSysClockFreq+0x40>
 804463c:	2b08      	cmp	r3, #8
 804463e:	f200 80e1 	bhi.w	8044804 <HAL_RCC_GetSysClockFreq+0x1ec>
 8044642:	2b00      	cmp	r3, #0
 8044644:	d002      	beq.n	804464c <HAL_RCC_GetSysClockFreq+0x34>
 8044646:	2b04      	cmp	r3, #4
 8044648:	d003      	beq.n	8044652 <HAL_RCC_GetSysClockFreq+0x3a>
 804464a:	e0db      	b.n	8044804 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 804464c:	4b73      	ldr	r3, [pc, #460]	; (804481c <HAL_RCC_GetSysClockFreq+0x204>)
 804464e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8044650:	e0db      	b.n	804480a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8044652:	4b73      	ldr	r3, [pc, #460]	; (8044820 <HAL_RCC_GetSysClockFreq+0x208>)
 8044654:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8044656:	e0d8      	b.n	804480a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8044658:	4b6f      	ldr	r3, [pc, #444]	; (8044818 <HAL_RCC_GetSysClockFreq+0x200>)
 804465a:	685b      	ldr	r3, [r3, #4]
 804465c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8044660:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8044662:	4b6d      	ldr	r3, [pc, #436]	; (8044818 <HAL_RCC_GetSysClockFreq+0x200>)
 8044664:	685b      	ldr	r3, [r3, #4]
 8044666:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 804466a:	2b00      	cmp	r3, #0
 804466c:	d063      	beq.n	8044736 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 804466e:	4b6a      	ldr	r3, [pc, #424]	; (8044818 <HAL_RCC_GetSysClockFreq+0x200>)
 8044670:	685b      	ldr	r3, [r3, #4]
 8044672:	099b      	lsrs	r3, r3, #6
 8044674:	2200      	movs	r2, #0
 8044676:	63bb      	str	r3, [r7, #56]	; 0x38
 8044678:	63fa      	str	r2, [r7, #60]	; 0x3c
 804467a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 804467c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8044680:	633b      	str	r3, [r7, #48]	; 0x30
 8044682:	2300      	movs	r3, #0
 8044684:	637b      	str	r3, [r7, #52]	; 0x34
 8044686:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 804468a:	4622      	mov	r2, r4
 804468c:	462b      	mov	r3, r5
 804468e:	f04f 0000 	mov.w	r0, #0
 8044692:	f04f 0100 	mov.w	r1, #0
 8044696:	0159      	lsls	r1, r3, #5
 8044698:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 804469c:	0150      	lsls	r0, r2, #5
 804469e:	4602      	mov	r2, r0
 80446a0:	460b      	mov	r3, r1
 80446a2:	4621      	mov	r1, r4
 80446a4:	1a51      	subs	r1, r2, r1
 80446a6:	6139      	str	r1, [r7, #16]
 80446a8:	4629      	mov	r1, r5
 80446aa:	eb63 0301 	sbc.w	r3, r3, r1
 80446ae:	617b      	str	r3, [r7, #20]
 80446b0:	f04f 0200 	mov.w	r2, #0
 80446b4:	f04f 0300 	mov.w	r3, #0
 80446b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80446bc:	4659      	mov	r1, fp
 80446be:	018b      	lsls	r3, r1, #6
 80446c0:	4651      	mov	r1, sl
 80446c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80446c6:	4651      	mov	r1, sl
 80446c8:	018a      	lsls	r2, r1, #6
 80446ca:	4651      	mov	r1, sl
 80446cc:	ebb2 0801 	subs.w	r8, r2, r1
 80446d0:	4659      	mov	r1, fp
 80446d2:	eb63 0901 	sbc.w	r9, r3, r1
 80446d6:	f04f 0200 	mov.w	r2, #0
 80446da:	f04f 0300 	mov.w	r3, #0
 80446de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80446e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80446e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80446ea:	4690      	mov	r8, r2
 80446ec:	4699      	mov	r9, r3
 80446ee:	4623      	mov	r3, r4
 80446f0:	eb18 0303 	adds.w	r3, r8, r3
 80446f4:	60bb      	str	r3, [r7, #8]
 80446f6:	462b      	mov	r3, r5
 80446f8:	eb49 0303 	adc.w	r3, r9, r3
 80446fc:	60fb      	str	r3, [r7, #12]
 80446fe:	f04f 0200 	mov.w	r2, #0
 8044702:	f04f 0300 	mov.w	r3, #0
 8044706:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 804470a:	4629      	mov	r1, r5
 804470c:	024b      	lsls	r3, r1, #9
 804470e:	4621      	mov	r1, r4
 8044710:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8044714:	4621      	mov	r1, r4
 8044716:	024a      	lsls	r2, r1, #9
 8044718:	4610      	mov	r0, r2
 804471a:	4619      	mov	r1, r3
 804471c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 804471e:	2200      	movs	r2, #0
 8044720:	62bb      	str	r3, [r7, #40]	; 0x28
 8044722:	62fa      	str	r2, [r7, #44]	; 0x2c
 8044724:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8044728:	f7fc fa46 	bl	8040bb8 <__aeabi_uldivmod>
 804472c:	4602      	mov	r2, r0
 804472e:	460b      	mov	r3, r1
 8044730:	4613      	mov	r3, r2
 8044732:	64fb      	str	r3, [r7, #76]	; 0x4c
 8044734:	e058      	b.n	80447e8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8044736:	4b38      	ldr	r3, [pc, #224]	; (8044818 <HAL_RCC_GetSysClockFreq+0x200>)
 8044738:	685b      	ldr	r3, [r3, #4]
 804473a:	099b      	lsrs	r3, r3, #6
 804473c:	2200      	movs	r2, #0
 804473e:	4618      	mov	r0, r3
 8044740:	4611      	mov	r1, r2
 8044742:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8044746:	623b      	str	r3, [r7, #32]
 8044748:	2300      	movs	r3, #0
 804474a:	627b      	str	r3, [r7, #36]	; 0x24
 804474c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8044750:	4642      	mov	r2, r8
 8044752:	464b      	mov	r3, r9
 8044754:	f04f 0000 	mov.w	r0, #0
 8044758:	f04f 0100 	mov.w	r1, #0
 804475c:	0159      	lsls	r1, r3, #5
 804475e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8044762:	0150      	lsls	r0, r2, #5
 8044764:	4602      	mov	r2, r0
 8044766:	460b      	mov	r3, r1
 8044768:	4641      	mov	r1, r8
 804476a:	ebb2 0a01 	subs.w	sl, r2, r1
 804476e:	4649      	mov	r1, r9
 8044770:	eb63 0b01 	sbc.w	fp, r3, r1
 8044774:	f04f 0200 	mov.w	r2, #0
 8044778:	f04f 0300 	mov.w	r3, #0
 804477c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8044780:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8044784:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8044788:	ebb2 040a 	subs.w	r4, r2, sl
 804478c:	eb63 050b 	sbc.w	r5, r3, fp
 8044790:	f04f 0200 	mov.w	r2, #0
 8044794:	f04f 0300 	mov.w	r3, #0
 8044798:	00eb      	lsls	r3, r5, #3
 804479a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 804479e:	00e2      	lsls	r2, r4, #3
 80447a0:	4614      	mov	r4, r2
 80447a2:	461d      	mov	r5, r3
 80447a4:	4643      	mov	r3, r8
 80447a6:	18e3      	adds	r3, r4, r3
 80447a8:	603b      	str	r3, [r7, #0]
 80447aa:	464b      	mov	r3, r9
 80447ac:	eb45 0303 	adc.w	r3, r5, r3
 80447b0:	607b      	str	r3, [r7, #4]
 80447b2:	f04f 0200 	mov.w	r2, #0
 80447b6:	f04f 0300 	mov.w	r3, #0
 80447ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80447be:	4629      	mov	r1, r5
 80447c0:	028b      	lsls	r3, r1, #10
 80447c2:	4621      	mov	r1, r4
 80447c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80447c8:	4621      	mov	r1, r4
 80447ca:	028a      	lsls	r2, r1, #10
 80447cc:	4610      	mov	r0, r2
 80447ce:	4619      	mov	r1, r3
 80447d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80447d2:	2200      	movs	r2, #0
 80447d4:	61bb      	str	r3, [r7, #24]
 80447d6:	61fa      	str	r2, [r7, #28]
 80447d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80447dc:	f7fc f9ec 	bl	8040bb8 <__aeabi_uldivmod>
 80447e0:	4602      	mov	r2, r0
 80447e2:	460b      	mov	r3, r1
 80447e4:	4613      	mov	r3, r2
 80447e6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80447e8:	4b0b      	ldr	r3, [pc, #44]	; (8044818 <HAL_RCC_GetSysClockFreq+0x200>)
 80447ea:	685b      	ldr	r3, [r3, #4]
 80447ec:	0c1b      	lsrs	r3, r3, #16
 80447ee:	f003 0303 	and.w	r3, r3, #3
 80447f2:	3301      	adds	r3, #1
 80447f4:	005b      	lsls	r3, r3, #1
 80447f6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80447f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80447fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80447fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8044800:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8044802:	e002      	b.n	804480a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8044804:	4b05      	ldr	r3, [pc, #20]	; (804481c <HAL_RCC_GetSysClockFreq+0x204>)
 8044806:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8044808:	bf00      	nop
    }
  }
  return sysclockfreq;
 804480a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 804480c:	4618      	mov	r0, r3
 804480e:	3750      	adds	r7, #80	; 0x50
 8044810:	46bd      	mov	sp, r7
 8044812:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8044816:	bf00      	nop
 8044818:	40023800 	.word	0x40023800
 804481c:	00f42400 	.word	0x00f42400
 8044820:	007a1200 	.word	0x007a1200

08044824 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8044824:	b480      	push	{r7}
 8044826:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8044828:	4b03      	ldr	r3, [pc, #12]	; (8044838 <HAL_RCC_GetHCLKFreq+0x14>)
 804482a:	681b      	ldr	r3, [r3, #0]
}
 804482c:	4618      	mov	r0, r3
 804482e:	46bd      	mov	sp, r7
 8044830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044834:	4770      	bx	lr
 8044836:	bf00      	nop
 8044838:	20000000 	.word	0x20000000

0804483c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 804483c:	b580      	push	{r7, lr}
 804483e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8044840:	f7ff fff0 	bl	8044824 <HAL_RCC_GetHCLKFreq>
 8044844:	4602      	mov	r2, r0
 8044846:	4b05      	ldr	r3, [pc, #20]	; (804485c <HAL_RCC_GetPCLK1Freq+0x20>)
 8044848:	689b      	ldr	r3, [r3, #8]
 804484a:	0a9b      	lsrs	r3, r3, #10
 804484c:	f003 0307 	and.w	r3, r3, #7
 8044850:	4903      	ldr	r1, [pc, #12]	; (8044860 <HAL_RCC_GetPCLK1Freq+0x24>)
 8044852:	5ccb      	ldrb	r3, [r1, r3]
 8044854:	fa22 f303 	lsr.w	r3, r2, r3
}
 8044858:	4618      	mov	r0, r3
 804485a:	bd80      	pop	{r7, pc}
 804485c:	40023800 	.word	0x40023800
 8044860:	08049ff8 	.word	0x08049ff8

08044864 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8044864:	b580      	push	{r7, lr}
 8044866:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8044868:	f7ff ffdc 	bl	8044824 <HAL_RCC_GetHCLKFreq>
 804486c:	4602      	mov	r2, r0
 804486e:	4b05      	ldr	r3, [pc, #20]	; (8044884 <HAL_RCC_GetPCLK2Freq+0x20>)
 8044870:	689b      	ldr	r3, [r3, #8]
 8044872:	0b5b      	lsrs	r3, r3, #13
 8044874:	f003 0307 	and.w	r3, r3, #7
 8044878:	4903      	ldr	r1, [pc, #12]	; (8044888 <HAL_RCC_GetPCLK2Freq+0x24>)
 804487a:	5ccb      	ldrb	r3, [r1, r3]
 804487c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8044880:	4618      	mov	r0, r3
 8044882:	bd80      	pop	{r7, pc}
 8044884:	40023800 	.word	0x40023800
 8044888:	08049ff8 	.word	0x08049ff8

0804488c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 804488c:	b480      	push	{r7}
 804488e:	b083      	sub	sp, #12
 8044890:	af00      	add	r7, sp, #0
 8044892:	6078      	str	r0, [r7, #4]
 8044894:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8044896:	687b      	ldr	r3, [r7, #4]
 8044898:	220f      	movs	r2, #15
 804489a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 804489c:	4b12      	ldr	r3, [pc, #72]	; (80448e8 <HAL_RCC_GetClockConfig+0x5c>)
 804489e:	689b      	ldr	r3, [r3, #8]
 80448a0:	f003 0203 	and.w	r2, r3, #3
 80448a4:	687b      	ldr	r3, [r7, #4]
 80448a6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80448a8:	4b0f      	ldr	r3, [pc, #60]	; (80448e8 <HAL_RCC_GetClockConfig+0x5c>)
 80448aa:	689b      	ldr	r3, [r3, #8]
 80448ac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80448b0:	687b      	ldr	r3, [r7, #4]
 80448b2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80448b4:	4b0c      	ldr	r3, [pc, #48]	; (80448e8 <HAL_RCC_GetClockConfig+0x5c>)
 80448b6:	689b      	ldr	r3, [r3, #8]
 80448b8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80448bc:	687b      	ldr	r3, [r7, #4]
 80448be:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80448c0:	4b09      	ldr	r3, [pc, #36]	; (80448e8 <HAL_RCC_GetClockConfig+0x5c>)
 80448c2:	689b      	ldr	r3, [r3, #8]
 80448c4:	08db      	lsrs	r3, r3, #3
 80448c6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80448ca:	687b      	ldr	r3, [r7, #4]
 80448cc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80448ce:	4b07      	ldr	r3, [pc, #28]	; (80448ec <HAL_RCC_GetClockConfig+0x60>)
 80448d0:	681b      	ldr	r3, [r3, #0]
 80448d2:	f003 0207 	and.w	r2, r3, #7
 80448d6:	683b      	ldr	r3, [r7, #0]
 80448d8:	601a      	str	r2, [r3, #0]
}
 80448da:	bf00      	nop
 80448dc:	370c      	adds	r7, #12
 80448de:	46bd      	mov	sp, r7
 80448e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80448e4:	4770      	bx	lr
 80448e6:	bf00      	nop
 80448e8:	40023800 	.word	0x40023800
 80448ec:	40023c00 	.word	0x40023c00

080448f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80448f0:	b580      	push	{r7, lr}
 80448f2:	b082      	sub	sp, #8
 80448f4:	af00      	add	r7, sp, #0
 80448f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80448f8:	687b      	ldr	r3, [r7, #4]
 80448fa:	2b00      	cmp	r3, #0
 80448fc:	d101      	bne.n	8044902 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80448fe:	2301      	movs	r3, #1
 8044900:	e041      	b.n	8044986 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8044902:	687b      	ldr	r3, [r7, #4]
 8044904:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8044908:	b2db      	uxtb	r3, r3
 804490a:	2b00      	cmp	r3, #0
 804490c:	d106      	bne.n	804491c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 804490e:	687b      	ldr	r3, [r7, #4]
 8044910:	2200      	movs	r2, #0
 8044912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8044916:	6878      	ldr	r0, [r7, #4]
 8044918:	f7fd ffae 	bl	8042878 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 804491c:	687b      	ldr	r3, [r7, #4]
 804491e:	2202      	movs	r2, #2
 8044920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8044924:	687b      	ldr	r3, [r7, #4]
 8044926:	681a      	ldr	r2, [r3, #0]
 8044928:	687b      	ldr	r3, [r7, #4]
 804492a:	3304      	adds	r3, #4
 804492c:	4619      	mov	r1, r3
 804492e:	4610      	mov	r0, r2
 8044930:	f000 fae2 	bl	8044ef8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8044934:	687b      	ldr	r3, [r7, #4]
 8044936:	2201      	movs	r2, #1
 8044938:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 804493c:	687b      	ldr	r3, [r7, #4]
 804493e:	2201      	movs	r2, #1
 8044940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8044944:	687b      	ldr	r3, [r7, #4]
 8044946:	2201      	movs	r2, #1
 8044948:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 804494c:	687b      	ldr	r3, [r7, #4]
 804494e:	2201      	movs	r2, #1
 8044950:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8044954:	687b      	ldr	r3, [r7, #4]
 8044956:	2201      	movs	r2, #1
 8044958:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 804495c:	687b      	ldr	r3, [r7, #4]
 804495e:	2201      	movs	r2, #1
 8044960:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8044964:	687b      	ldr	r3, [r7, #4]
 8044966:	2201      	movs	r2, #1
 8044968:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 804496c:	687b      	ldr	r3, [r7, #4]
 804496e:	2201      	movs	r2, #1
 8044970:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8044974:	687b      	ldr	r3, [r7, #4]
 8044976:	2201      	movs	r2, #1
 8044978:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 804497c:	687b      	ldr	r3, [r7, #4]
 804497e:	2201      	movs	r2, #1
 8044980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8044984:	2300      	movs	r3, #0
}
 8044986:	4618      	mov	r0, r3
 8044988:	3708      	adds	r7, #8
 804498a:	46bd      	mov	sp, r7
 804498c:	bd80      	pop	{r7, pc}
	...

08044990 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8044990:	b480      	push	{r7}
 8044992:	b085      	sub	sp, #20
 8044994:	af00      	add	r7, sp, #0
 8044996:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8044998:	687b      	ldr	r3, [r7, #4]
 804499a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 804499e:	b2db      	uxtb	r3, r3
 80449a0:	2b01      	cmp	r3, #1
 80449a2:	d001      	beq.n	80449a8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80449a4:	2301      	movs	r3, #1
 80449a6:	e03c      	b.n	8044a22 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80449a8:	687b      	ldr	r3, [r7, #4]
 80449aa:	2202      	movs	r2, #2
 80449ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80449b0:	687b      	ldr	r3, [r7, #4]
 80449b2:	681b      	ldr	r3, [r3, #0]
 80449b4:	4a1e      	ldr	r2, [pc, #120]	; (8044a30 <HAL_TIM_Base_Start+0xa0>)
 80449b6:	4293      	cmp	r3, r2
 80449b8:	d018      	beq.n	80449ec <HAL_TIM_Base_Start+0x5c>
 80449ba:	687b      	ldr	r3, [r7, #4]
 80449bc:	681b      	ldr	r3, [r3, #0]
 80449be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80449c2:	d013      	beq.n	80449ec <HAL_TIM_Base_Start+0x5c>
 80449c4:	687b      	ldr	r3, [r7, #4]
 80449c6:	681b      	ldr	r3, [r3, #0]
 80449c8:	4a1a      	ldr	r2, [pc, #104]	; (8044a34 <HAL_TIM_Base_Start+0xa4>)
 80449ca:	4293      	cmp	r3, r2
 80449cc:	d00e      	beq.n	80449ec <HAL_TIM_Base_Start+0x5c>
 80449ce:	687b      	ldr	r3, [r7, #4]
 80449d0:	681b      	ldr	r3, [r3, #0]
 80449d2:	4a19      	ldr	r2, [pc, #100]	; (8044a38 <HAL_TIM_Base_Start+0xa8>)
 80449d4:	4293      	cmp	r3, r2
 80449d6:	d009      	beq.n	80449ec <HAL_TIM_Base_Start+0x5c>
 80449d8:	687b      	ldr	r3, [r7, #4]
 80449da:	681b      	ldr	r3, [r3, #0]
 80449dc:	4a17      	ldr	r2, [pc, #92]	; (8044a3c <HAL_TIM_Base_Start+0xac>)
 80449de:	4293      	cmp	r3, r2
 80449e0:	d004      	beq.n	80449ec <HAL_TIM_Base_Start+0x5c>
 80449e2:	687b      	ldr	r3, [r7, #4]
 80449e4:	681b      	ldr	r3, [r3, #0]
 80449e6:	4a16      	ldr	r2, [pc, #88]	; (8044a40 <HAL_TIM_Base_Start+0xb0>)
 80449e8:	4293      	cmp	r3, r2
 80449ea:	d111      	bne.n	8044a10 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80449ec:	687b      	ldr	r3, [r7, #4]
 80449ee:	681b      	ldr	r3, [r3, #0]
 80449f0:	689b      	ldr	r3, [r3, #8]
 80449f2:	f003 0307 	and.w	r3, r3, #7
 80449f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80449f8:	68fb      	ldr	r3, [r7, #12]
 80449fa:	2b06      	cmp	r3, #6
 80449fc:	d010      	beq.n	8044a20 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80449fe:	687b      	ldr	r3, [r7, #4]
 8044a00:	681b      	ldr	r3, [r3, #0]
 8044a02:	681a      	ldr	r2, [r3, #0]
 8044a04:	687b      	ldr	r3, [r7, #4]
 8044a06:	681b      	ldr	r3, [r3, #0]
 8044a08:	f042 0201 	orr.w	r2, r2, #1
 8044a0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8044a0e:	e007      	b.n	8044a20 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8044a10:	687b      	ldr	r3, [r7, #4]
 8044a12:	681b      	ldr	r3, [r3, #0]
 8044a14:	681a      	ldr	r2, [r3, #0]
 8044a16:	687b      	ldr	r3, [r7, #4]
 8044a18:	681b      	ldr	r3, [r3, #0]
 8044a1a:	f042 0201 	orr.w	r2, r2, #1
 8044a1e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8044a20:	2300      	movs	r3, #0
}
 8044a22:	4618      	mov	r0, r3
 8044a24:	3714      	adds	r7, #20
 8044a26:	46bd      	mov	sp, r7
 8044a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044a2c:	4770      	bx	lr
 8044a2e:	bf00      	nop
 8044a30:	40010000 	.word	0x40010000
 8044a34:	40000400 	.word	0x40000400
 8044a38:	40000800 	.word	0x40000800
 8044a3c:	40000c00 	.word	0x40000c00
 8044a40:	40014000 	.word	0x40014000

08044a44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8044a44:	b480      	push	{r7}
 8044a46:	b085      	sub	sp, #20
 8044a48:	af00      	add	r7, sp, #0
 8044a4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8044a4c:	687b      	ldr	r3, [r7, #4]
 8044a4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8044a52:	b2db      	uxtb	r3, r3
 8044a54:	2b01      	cmp	r3, #1
 8044a56:	d001      	beq.n	8044a5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8044a58:	2301      	movs	r3, #1
 8044a5a:	e044      	b.n	8044ae6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8044a5c:	687b      	ldr	r3, [r7, #4]
 8044a5e:	2202      	movs	r2, #2
 8044a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8044a64:	687b      	ldr	r3, [r7, #4]
 8044a66:	681b      	ldr	r3, [r3, #0]
 8044a68:	68da      	ldr	r2, [r3, #12]
 8044a6a:	687b      	ldr	r3, [r7, #4]
 8044a6c:	681b      	ldr	r3, [r3, #0]
 8044a6e:	f042 0201 	orr.w	r2, r2, #1
 8044a72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8044a74:	687b      	ldr	r3, [r7, #4]
 8044a76:	681b      	ldr	r3, [r3, #0]
 8044a78:	4a1e      	ldr	r2, [pc, #120]	; (8044af4 <HAL_TIM_Base_Start_IT+0xb0>)
 8044a7a:	4293      	cmp	r3, r2
 8044a7c:	d018      	beq.n	8044ab0 <HAL_TIM_Base_Start_IT+0x6c>
 8044a7e:	687b      	ldr	r3, [r7, #4]
 8044a80:	681b      	ldr	r3, [r3, #0]
 8044a82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8044a86:	d013      	beq.n	8044ab0 <HAL_TIM_Base_Start_IT+0x6c>
 8044a88:	687b      	ldr	r3, [r7, #4]
 8044a8a:	681b      	ldr	r3, [r3, #0]
 8044a8c:	4a1a      	ldr	r2, [pc, #104]	; (8044af8 <HAL_TIM_Base_Start_IT+0xb4>)
 8044a8e:	4293      	cmp	r3, r2
 8044a90:	d00e      	beq.n	8044ab0 <HAL_TIM_Base_Start_IT+0x6c>
 8044a92:	687b      	ldr	r3, [r7, #4]
 8044a94:	681b      	ldr	r3, [r3, #0]
 8044a96:	4a19      	ldr	r2, [pc, #100]	; (8044afc <HAL_TIM_Base_Start_IT+0xb8>)
 8044a98:	4293      	cmp	r3, r2
 8044a9a:	d009      	beq.n	8044ab0 <HAL_TIM_Base_Start_IT+0x6c>
 8044a9c:	687b      	ldr	r3, [r7, #4]
 8044a9e:	681b      	ldr	r3, [r3, #0]
 8044aa0:	4a17      	ldr	r2, [pc, #92]	; (8044b00 <HAL_TIM_Base_Start_IT+0xbc>)
 8044aa2:	4293      	cmp	r3, r2
 8044aa4:	d004      	beq.n	8044ab0 <HAL_TIM_Base_Start_IT+0x6c>
 8044aa6:	687b      	ldr	r3, [r7, #4]
 8044aa8:	681b      	ldr	r3, [r3, #0]
 8044aaa:	4a16      	ldr	r2, [pc, #88]	; (8044b04 <HAL_TIM_Base_Start_IT+0xc0>)
 8044aac:	4293      	cmp	r3, r2
 8044aae:	d111      	bne.n	8044ad4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8044ab0:	687b      	ldr	r3, [r7, #4]
 8044ab2:	681b      	ldr	r3, [r3, #0]
 8044ab4:	689b      	ldr	r3, [r3, #8]
 8044ab6:	f003 0307 	and.w	r3, r3, #7
 8044aba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8044abc:	68fb      	ldr	r3, [r7, #12]
 8044abe:	2b06      	cmp	r3, #6
 8044ac0:	d010      	beq.n	8044ae4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8044ac2:	687b      	ldr	r3, [r7, #4]
 8044ac4:	681b      	ldr	r3, [r3, #0]
 8044ac6:	681a      	ldr	r2, [r3, #0]
 8044ac8:	687b      	ldr	r3, [r7, #4]
 8044aca:	681b      	ldr	r3, [r3, #0]
 8044acc:	f042 0201 	orr.w	r2, r2, #1
 8044ad0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8044ad2:	e007      	b.n	8044ae4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8044ad4:	687b      	ldr	r3, [r7, #4]
 8044ad6:	681b      	ldr	r3, [r3, #0]
 8044ad8:	681a      	ldr	r2, [r3, #0]
 8044ada:	687b      	ldr	r3, [r7, #4]
 8044adc:	681b      	ldr	r3, [r3, #0]
 8044ade:	f042 0201 	orr.w	r2, r2, #1
 8044ae2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8044ae4:	2300      	movs	r3, #0
}
 8044ae6:	4618      	mov	r0, r3
 8044ae8:	3714      	adds	r7, #20
 8044aea:	46bd      	mov	sp, r7
 8044aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044af0:	4770      	bx	lr
 8044af2:	bf00      	nop
 8044af4:	40010000 	.word	0x40010000
 8044af8:	40000400 	.word	0x40000400
 8044afc:	40000800 	.word	0x40000800
 8044b00:	40000c00 	.word	0x40000c00
 8044b04:	40014000 	.word	0x40014000

08044b08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8044b08:	b580      	push	{r7, lr}
 8044b0a:	b082      	sub	sp, #8
 8044b0c:	af00      	add	r7, sp, #0
 8044b0e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8044b10:	687b      	ldr	r3, [r7, #4]
 8044b12:	681b      	ldr	r3, [r3, #0]
 8044b14:	691b      	ldr	r3, [r3, #16]
 8044b16:	f003 0302 	and.w	r3, r3, #2
 8044b1a:	2b02      	cmp	r3, #2
 8044b1c:	d122      	bne.n	8044b64 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8044b1e:	687b      	ldr	r3, [r7, #4]
 8044b20:	681b      	ldr	r3, [r3, #0]
 8044b22:	68db      	ldr	r3, [r3, #12]
 8044b24:	f003 0302 	and.w	r3, r3, #2
 8044b28:	2b02      	cmp	r3, #2
 8044b2a:	d11b      	bne.n	8044b64 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8044b2c:	687b      	ldr	r3, [r7, #4]
 8044b2e:	681b      	ldr	r3, [r3, #0]
 8044b30:	f06f 0202 	mvn.w	r2, #2
 8044b34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8044b36:	687b      	ldr	r3, [r7, #4]
 8044b38:	2201      	movs	r2, #1
 8044b3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8044b3c:	687b      	ldr	r3, [r7, #4]
 8044b3e:	681b      	ldr	r3, [r3, #0]
 8044b40:	699b      	ldr	r3, [r3, #24]
 8044b42:	f003 0303 	and.w	r3, r3, #3
 8044b46:	2b00      	cmp	r3, #0
 8044b48:	d003      	beq.n	8044b52 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8044b4a:	6878      	ldr	r0, [r7, #4]
 8044b4c:	f000 f9b5 	bl	8044eba <HAL_TIM_IC_CaptureCallback>
 8044b50:	e005      	b.n	8044b5e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8044b52:	6878      	ldr	r0, [r7, #4]
 8044b54:	f000 f9a7 	bl	8044ea6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8044b58:	6878      	ldr	r0, [r7, #4]
 8044b5a:	f000 f9b8 	bl	8044ece <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8044b5e:	687b      	ldr	r3, [r7, #4]
 8044b60:	2200      	movs	r2, #0
 8044b62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8044b64:	687b      	ldr	r3, [r7, #4]
 8044b66:	681b      	ldr	r3, [r3, #0]
 8044b68:	691b      	ldr	r3, [r3, #16]
 8044b6a:	f003 0304 	and.w	r3, r3, #4
 8044b6e:	2b04      	cmp	r3, #4
 8044b70:	d122      	bne.n	8044bb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8044b72:	687b      	ldr	r3, [r7, #4]
 8044b74:	681b      	ldr	r3, [r3, #0]
 8044b76:	68db      	ldr	r3, [r3, #12]
 8044b78:	f003 0304 	and.w	r3, r3, #4
 8044b7c:	2b04      	cmp	r3, #4
 8044b7e:	d11b      	bne.n	8044bb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8044b80:	687b      	ldr	r3, [r7, #4]
 8044b82:	681b      	ldr	r3, [r3, #0]
 8044b84:	f06f 0204 	mvn.w	r2, #4
 8044b88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8044b8a:	687b      	ldr	r3, [r7, #4]
 8044b8c:	2202      	movs	r2, #2
 8044b8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8044b90:	687b      	ldr	r3, [r7, #4]
 8044b92:	681b      	ldr	r3, [r3, #0]
 8044b94:	699b      	ldr	r3, [r3, #24]
 8044b96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8044b9a:	2b00      	cmp	r3, #0
 8044b9c:	d003      	beq.n	8044ba6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8044b9e:	6878      	ldr	r0, [r7, #4]
 8044ba0:	f000 f98b 	bl	8044eba <HAL_TIM_IC_CaptureCallback>
 8044ba4:	e005      	b.n	8044bb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8044ba6:	6878      	ldr	r0, [r7, #4]
 8044ba8:	f000 f97d 	bl	8044ea6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8044bac:	6878      	ldr	r0, [r7, #4]
 8044bae:	f000 f98e 	bl	8044ece <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8044bb2:	687b      	ldr	r3, [r7, #4]
 8044bb4:	2200      	movs	r2, #0
 8044bb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8044bb8:	687b      	ldr	r3, [r7, #4]
 8044bba:	681b      	ldr	r3, [r3, #0]
 8044bbc:	691b      	ldr	r3, [r3, #16]
 8044bbe:	f003 0308 	and.w	r3, r3, #8
 8044bc2:	2b08      	cmp	r3, #8
 8044bc4:	d122      	bne.n	8044c0c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8044bc6:	687b      	ldr	r3, [r7, #4]
 8044bc8:	681b      	ldr	r3, [r3, #0]
 8044bca:	68db      	ldr	r3, [r3, #12]
 8044bcc:	f003 0308 	and.w	r3, r3, #8
 8044bd0:	2b08      	cmp	r3, #8
 8044bd2:	d11b      	bne.n	8044c0c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8044bd4:	687b      	ldr	r3, [r7, #4]
 8044bd6:	681b      	ldr	r3, [r3, #0]
 8044bd8:	f06f 0208 	mvn.w	r2, #8
 8044bdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8044bde:	687b      	ldr	r3, [r7, #4]
 8044be0:	2204      	movs	r2, #4
 8044be2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8044be4:	687b      	ldr	r3, [r7, #4]
 8044be6:	681b      	ldr	r3, [r3, #0]
 8044be8:	69db      	ldr	r3, [r3, #28]
 8044bea:	f003 0303 	and.w	r3, r3, #3
 8044bee:	2b00      	cmp	r3, #0
 8044bf0:	d003      	beq.n	8044bfa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8044bf2:	6878      	ldr	r0, [r7, #4]
 8044bf4:	f000 f961 	bl	8044eba <HAL_TIM_IC_CaptureCallback>
 8044bf8:	e005      	b.n	8044c06 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8044bfa:	6878      	ldr	r0, [r7, #4]
 8044bfc:	f000 f953 	bl	8044ea6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8044c00:	6878      	ldr	r0, [r7, #4]
 8044c02:	f000 f964 	bl	8044ece <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8044c06:	687b      	ldr	r3, [r7, #4]
 8044c08:	2200      	movs	r2, #0
 8044c0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8044c0c:	687b      	ldr	r3, [r7, #4]
 8044c0e:	681b      	ldr	r3, [r3, #0]
 8044c10:	691b      	ldr	r3, [r3, #16]
 8044c12:	f003 0310 	and.w	r3, r3, #16
 8044c16:	2b10      	cmp	r3, #16
 8044c18:	d122      	bne.n	8044c60 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8044c1a:	687b      	ldr	r3, [r7, #4]
 8044c1c:	681b      	ldr	r3, [r3, #0]
 8044c1e:	68db      	ldr	r3, [r3, #12]
 8044c20:	f003 0310 	and.w	r3, r3, #16
 8044c24:	2b10      	cmp	r3, #16
 8044c26:	d11b      	bne.n	8044c60 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8044c28:	687b      	ldr	r3, [r7, #4]
 8044c2a:	681b      	ldr	r3, [r3, #0]
 8044c2c:	f06f 0210 	mvn.w	r2, #16
 8044c30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8044c32:	687b      	ldr	r3, [r7, #4]
 8044c34:	2208      	movs	r2, #8
 8044c36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8044c38:	687b      	ldr	r3, [r7, #4]
 8044c3a:	681b      	ldr	r3, [r3, #0]
 8044c3c:	69db      	ldr	r3, [r3, #28]
 8044c3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8044c42:	2b00      	cmp	r3, #0
 8044c44:	d003      	beq.n	8044c4e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8044c46:	6878      	ldr	r0, [r7, #4]
 8044c48:	f000 f937 	bl	8044eba <HAL_TIM_IC_CaptureCallback>
 8044c4c:	e005      	b.n	8044c5a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8044c4e:	6878      	ldr	r0, [r7, #4]
 8044c50:	f000 f929 	bl	8044ea6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8044c54:	6878      	ldr	r0, [r7, #4]
 8044c56:	f000 f93a 	bl	8044ece <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8044c5a:	687b      	ldr	r3, [r7, #4]
 8044c5c:	2200      	movs	r2, #0
 8044c5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8044c60:	687b      	ldr	r3, [r7, #4]
 8044c62:	681b      	ldr	r3, [r3, #0]
 8044c64:	691b      	ldr	r3, [r3, #16]
 8044c66:	f003 0301 	and.w	r3, r3, #1
 8044c6a:	2b01      	cmp	r3, #1
 8044c6c:	d10e      	bne.n	8044c8c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8044c6e:	687b      	ldr	r3, [r7, #4]
 8044c70:	681b      	ldr	r3, [r3, #0]
 8044c72:	68db      	ldr	r3, [r3, #12]
 8044c74:	f003 0301 	and.w	r3, r3, #1
 8044c78:	2b01      	cmp	r3, #1
 8044c7a:	d107      	bne.n	8044c8c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8044c7c:	687b      	ldr	r3, [r7, #4]
 8044c7e:	681b      	ldr	r3, [r3, #0]
 8044c80:	f06f 0201 	mvn.w	r2, #1
 8044c84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8044c86:	6878      	ldr	r0, [r7, #4]
 8044c88:	f7fd f962 	bl	8041f50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8044c8c:	687b      	ldr	r3, [r7, #4]
 8044c8e:	681b      	ldr	r3, [r3, #0]
 8044c90:	691b      	ldr	r3, [r3, #16]
 8044c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8044c96:	2b80      	cmp	r3, #128	; 0x80
 8044c98:	d10e      	bne.n	8044cb8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8044c9a:	687b      	ldr	r3, [r7, #4]
 8044c9c:	681b      	ldr	r3, [r3, #0]
 8044c9e:	68db      	ldr	r3, [r3, #12]
 8044ca0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8044ca4:	2b80      	cmp	r3, #128	; 0x80
 8044ca6:	d107      	bne.n	8044cb8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8044ca8:	687b      	ldr	r3, [r7, #4]
 8044caa:	681b      	ldr	r3, [r3, #0]
 8044cac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8044cb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8044cb2:	6878      	ldr	r0, [r7, #4]
 8044cb4:	f000 fab2 	bl	804521c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8044cb8:	687b      	ldr	r3, [r7, #4]
 8044cba:	681b      	ldr	r3, [r3, #0]
 8044cbc:	691b      	ldr	r3, [r3, #16]
 8044cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8044cc2:	2b40      	cmp	r3, #64	; 0x40
 8044cc4:	d10e      	bne.n	8044ce4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8044cc6:	687b      	ldr	r3, [r7, #4]
 8044cc8:	681b      	ldr	r3, [r3, #0]
 8044cca:	68db      	ldr	r3, [r3, #12]
 8044ccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8044cd0:	2b40      	cmp	r3, #64	; 0x40
 8044cd2:	d107      	bne.n	8044ce4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8044cd4:	687b      	ldr	r3, [r7, #4]
 8044cd6:	681b      	ldr	r3, [r3, #0]
 8044cd8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8044cdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8044cde:	6878      	ldr	r0, [r7, #4]
 8044ce0:	f000 f8ff 	bl	8044ee2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8044ce4:	687b      	ldr	r3, [r7, #4]
 8044ce6:	681b      	ldr	r3, [r3, #0]
 8044ce8:	691b      	ldr	r3, [r3, #16]
 8044cea:	f003 0320 	and.w	r3, r3, #32
 8044cee:	2b20      	cmp	r3, #32
 8044cf0:	d10e      	bne.n	8044d10 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8044cf2:	687b      	ldr	r3, [r7, #4]
 8044cf4:	681b      	ldr	r3, [r3, #0]
 8044cf6:	68db      	ldr	r3, [r3, #12]
 8044cf8:	f003 0320 	and.w	r3, r3, #32
 8044cfc:	2b20      	cmp	r3, #32
 8044cfe:	d107      	bne.n	8044d10 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8044d00:	687b      	ldr	r3, [r7, #4]
 8044d02:	681b      	ldr	r3, [r3, #0]
 8044d04:	f06f 0220 	mvn.w	r2, #32
 8044d08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8044d0a:	6878      	ldr	r0, [r7, #4]
 8044d0c:	f000 fa7c 	bl	8045208 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8044d10:	bf00      	nop
 8044d12:	3708      	adds	r7, #8
 8044d14:	46bd      	mov	sp, r7
 8044d16:	bd80      	pop	{r7, pc}

08044d18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8044d18:	b580      	push	{r7, lr}
 8044d1a:	b084      	sub	sp, #16
 8044d1c:	af00      	add	r7, sp, #0
 8044d1e:	6078      	str	r0, [r7, #4]
 8044d20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8044d22:	2300      	movs	r3, #0
 8044d24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8044d26:	687b      	ldr	r3, [r7, #4]
 8044d28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8044d2c:	2b01      	cmp	r3, #1
 8044d2e:	d101      	bne.n	8044d34 <HAL_TIM_ConfigClockSource+0x1c>
 8044d30:	2302      	movs	r3, #2
 8044d32:	e0b4      	b.n	8044e9e <HAL_TIM_ConfigClockSource+0x186>
 8044d34:	687b      	ldr	r3, [r7, #4]
 8044d36:	2201      	movs	r2, #1
 8044d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8044d3c:	687b      	ldr	r3, [r7, #4]
 8044d3e:	2202      	movs	r2, #2
 8044d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8044d44:	687b      	ldr	r3, [r7, #4]
 8044d46:	681b      	ldr	r3, [r3, #0]
 8044d48:	689b      	ldr	r3, [r3, #8]
 8044d4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8044d4c:	68bb      	ldr	r3, [r7, #8]
 8044d4e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8044d52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8044d54:	68bb      	ldr	r3, [r7, #8]
 8044d56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8044d5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8044d5c:	687b      	ldr	r3, [r7, #4]
 8044d5e:	681b      	ldr	r3, [r3, #0]
 8044d60:	68ba      	ldr	r2, [r7, #8]
 8044d62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8044d64:	683b      	ldr	r3, [r7, #0]
 8044d66:	681b      	ldr	r3, [r3, #0]
 8044d68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8044d6c:	d03e      	beq.n	8044dec <HAL_TIM_ConfigClockSource+0xd4>
 8044d6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8044d72:	f200 8087 	bhi.w	8044e84 <HAL_TIM_ConfigClockSource+0x16c>
 8044d76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8044d7a:	f000 8086 	beq.w	8044e8a <HAL_TIM_ConfigClockSource+0x172>
 8044d7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8044d82:	d87f      	bhi.n	8044e84 <HAL_TIM_ConfigClockSource+0x16c>
 8044d84:	2b70      	cmp	r3, #112	; 0x70
 8044d86:	d01a      	beq.n	8044dbe <HAL_TIM_ConfigClockSource+0xa6>
 8044d88:	2b70      	cmp	r3, #112	; 0x70
 8044d8a:	d87b      	bhi.n	8044e84 <HAL_TIM_ConfigClockSource+0x16c>
 8044d8c:	2b60      	cmp	r3, #96	; 0x60
 8044d8e:	d050      	beq.n	8044e32 <HAL_TIM_ConfigClockSource+0x11a>
 8044d90:	2b60      	cmp	r3, #96	; 0x60
 8044d92:	d877      	bhi.n	8044e84 <HAL_TIM_ConfigClockSource+0x16c>
 8044d94:	2b50      	cmp	r3, #80	; 0x50
 8044d96:	d03c      	beq.n	8044e12 <HAL_TIM_ConfigClockSource+0xfa>
 8044d98:	2b50      	cmp	r3, #80	; 0x50
 8044d9a:	d873      	bhi.n	8044e84 <HAL_TIM_ConfigClockSource+0x16c>
 8044d9c:	2b40      	cmp	r3, #64	; 0x40
 8044d9e:	d058      	beq.n	8044e52 <HAL_TIM_ConfigClockSource+0x13a>
 8044da0:	2b40      	cmp	r3, #64	; 0x40
 8044da2:	d86f      	bhi.n	8044e84 <HAL_TIM_ConfigClockSource+0x16c>
 8044da4:	2b30      	cmp	r3, #48	; 0x30
 8044da6:	d064      	beq.n	8044e72 <HAL_TIM_ConfigClockSource+0x15a>
 8044da8:	2b30      	cmp	r3, #48	; 0x30
 8044daa:	d86b      	bhi.n	8044e84 <HAL_TIM_ConfigClockSource+0x16c>
 8044dac:	2b20      	cmp	r3, #32
 8044dae:	d060      	beq.n	8044e72 <HAL_TIM_ConfigClockSource+0x15a>
 8044db0:	2b20      	cmp	r3, #32
 8044db2:	d867      	bhi.n	8044e84 <HAL_TIM_ConfigClockSource+0x16c>
 8044db4:	2b00      	cmp	r3, #0
 8044db6:	d05c      	beq.n	8044e72 <HAL_TIM_ConfigClockSource+0x15a>
 8044db8:	2b10      	cmp	r3, #16
 8044dba:	d05a      	beq.n	8044e72 <HAL_TIM_ConfigClockSource+0x15a>
 8044dbc:	e062      	b.n	8044e84 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8044dbe:	687b      	ldr	r3, [r7, #4]
 8044dc0:	6818      	ldr	r0, [r3, #0]
 8044dc2:	683b      	ldr	r3, [r7, #0]
 8044dc4:	6899      	ldr	r1, [r3, #8]
 8044dc6:	683b      	ldr	r3, [r7, #0]
 8044dc8:	685a      	ldr	r2, [r3, #4]
 8044dca:	683b      	ldr	r3, [r7, #0]
 8044dcc:	68db      	ldr	r3, [r3, #12]
 8044dce:	f000 f98d 	bl	80450ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8044dd2:	687b      	ldr	r3, [r7, #4]
 8044dd4:	681b      	ldr	r3, [r3, #0]
 8044dd6:	689b      	ldr	r3, [r3, #8]
 8044dd8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8044dda:	68bb      	ldr	r3, [r7, #8]
 8044ddc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8044de0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8044de2:	687b      	ldr	r3, [r7, #4]
 8044de4:	681b      	ldr	r3, [r3, #0]
 8044de6:	68ba      	ldr	r2, [r7, #8]
 8044de8:	609a      	str	r2, [r3, #8]
      break;
 8044dea:	e04f      	b.n	8044e8c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8044dec:	687b      	ldr	r3, [r7, #4]
 8044dee:	6818      	ldr	r0, [r3, #0]
 8044df0:	683b      	ldr	r3, [r7, #0]
 8044df2:	6899      	ldr	r1, [r3, #8]
 8044df4:	683b      	ldr	r3, [r7, #0]
 8044df6:	685a      	ldr	r2, [r3, #4]
 8044df8:	683b      	ldr	r3, [r7, #0]
 8044dfa:	68db      	ldr	r3, [r3, #12]
 8044dfc:	f000 f976 	bl	80450ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8044e00:	687b      	ldr	r3, [r7, #4]
 8044e02:	681b      	ldr	r3, [r3, #0]
 8044e04:	689a      	ldr	r2, [r3, #8]
 8044e06:	687b      	ldr	r3, [r7, #4]
 8044e08:	681b      	ldr	r3, [r3, #0]
 8044e0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8044e0e:	609a      	str	r2, [r3, #8]
      break;
 8044e10:	e03c      	b.n	8044e8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8044e12:	687b      	ldr	r3, [r7, #4]
 8044e14:	6818      	ldr	r0, [r3, #0]
 8044e16:	683b      	ldr	r3, [r7, #0]
 8044e18:	6859      	ldr	r1, [r3, #4]
 8044e1a:	683b      	ldr	r3, [r7, #0]
 8044e1c:	68db      	ldr	r3, [r3, #12]
 8044e1e:	461a      	mov	r2, r3
 8044e20:	f000 f8ea 	bl	8044ff8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8044e24:	687b      	ldr	r3, [r7, #4]
 8044e26:	681b      	ldr	r3, [r3, #0]
 8044e28:	2150      	movs	r1, #80	; 0x50
 8044e2a:	4618      	mov	r0, r3
 8044e2c:	f000 f943 	bl	80450b6 <TIM_ITRx_SetConfig>
      break;
 8044e30:	e02c      	b.n	8044e8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8044e32:	687b      	ldr	r3, [r7, #4]
 8044e34:	6818      	ldr	r0, [r3, #0]
 8044e36:	683b      	ldr	r3, [r7, #0]
 8044e38:	6859      	ldr	r1, [r3, #4]
 8044e3a:	683b      	ldr	r3, [r7, #0]
 8044e3c:	68db      	ldr	r3, [r3, #12]
 8044e3e:	461a      	mov	r2, r3
 8044e40:	f000 f909 	bl	8045056 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8044e44:	687b      	ldr	r3, [r7, #4]
 8044e46:	681b      	ldr	r3, [r3, #0]
 8044e48:	2160      	movs	r1, #96	; 0x60
 8044e4a:	4618      	mov	r0, r3
 8044e4c:	f000 f933 	bl	80450b6 <TIM_ITRx_SetConfig>
      break;
 8044e50:	e01c      	b.n	8044e8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8044e52:	687b      	ldr	r3, [r7, #4]
 8044e54:	6818      	ldr	r0, [r3, #0]
 8044e56:	683b      	ldr	r3, [r7, #0]
 8044e58:	6859      	ldr	r1, [r3, #4]
 8044e5a:	683b      	ldr	r3, [r7, #0]
 8044e5c:	68db      	ldr	r3, [r3, #12]
 8044e5e:	461a      	mov	r2, r3
 8044e60:	f000 f8ca 	bl	8044ff8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8044e64:	687b      	ldr	r3, [r7, #4]
 8044e66:	681b      	ldr	r3, [r3, #0]
 8044e68:	2140      	movs	r1, #64	; 0x40
 8044e6a:	4618      	mov	r0, r3
 8044e6c:	f000 f923 	bl	80450b6 <TIM_ITRx_SetConfig>
      break;
 8044e70:	e00c      	b.n	8044e8c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8044e72:	687b      	ldr	r3, [r7, #4]
 8044e74:	681a      	ldr	r2, [r3, #0]
 8044e76:	683b      	ldr	r3, [r7, #0]
 8044e78:	681b      	ldr	r3, [r3, #0]
 8044e7a:	4619      	mov	r1, r3
 8044e7c:	4610      	mov	r0, r2
 8044e7e:	f000 f91a 	bl	80450b6 <TIM_ITRx_SetConfig>
      break;
 8044e82:	e003      	b.n	8044e8c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8044e84:	2301      	movs	r3, #1
 8044e86:	73fb      	strb	r3, [r7, #15]
      break;
 8044e88:	e000      	b.n	8044e8c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8044e8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8044e8c:	687b      	ldr	r3, [r7, #4]
 8044e8e:	2201      	movs	r2, #1
 8044e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8044e94:	687b      	ldr	r3, [r7, #4]
 8044e96:	2200      	movs	r2, #0
 8044e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8044e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8044e9e:	4618      	mov	r0, r3
 8044ea0:	3710      	adds	r7, #16
 8044ea2:	46bd      	mov	sp, r7
 8044ea4:	bd80      	pop	{r7, pc}

08044ea6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8044ea6:	b480      	push	{r7}
 8044ea8:	b083      	sub	sp, #12
 8044eaa:	af00      	add	r7, sp, #0
 8044eac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8044eae:	bf00      	nop
 8044eb0:	370c      	adds	r7, #12
 8044eb2:	46bd      	mov	sp, r7
 8044eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044eb8:	4770      	bx	lr

08044eba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8044eba:	b480      	push	{r7}
 8044ebc:	b083      	sub	sp, #12
 8044ebe:	af00      	add	r7, sp, #0
 8044ec0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8044ec2:	bf00      	nop
 8044ec4:	370c      	adds	r7, #12
 8044ec6:	46bd      	mov	sp, r7
 8044ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044ecc:	4770      	bx	lr

08044ece <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8044ece:	b480      	push	{r7}
 8044ed0:	b083      	sub	sp, #12
 8044ed2:	af00      	add	r7, sp, #0
 8044ed4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8044ed6:	bf00      	nop
 8044ed8:	370c      	adds	r7, #12
 8044eda:	46bd      	mov	sp, r7
 8044edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044ee0:	4770      	bx	lr

08044ee2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8044ee2:	b480      	push	{r7}
 8044ee4:	b083      	sub	sp, #12
 8044ee6:	af00      	add	r7, sp, #0
 8044ee8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8044eea:	bf00      	nop
 8044eec:	370c      	adds	r7, #12
 8044eee:	46bd      	mov	sp, r7
 8044ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044ef4:	4770      	bx	lr
	...

08044ef8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8044ef8:	b480      	push	{r7}
 8044efa:	b085      	sub	sp, #20
 8044efc:	af00      	add	r7, sp, #0
 8044efe:	6078      	str	r0, [r7, #4]
 8044f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8044f02:	687b      	ldr	r3, [r7, #4]
 8044f04:	681b      	ldr	r3, [r3, #0]
 8044f06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8044f08:	687b      	ldr	r3, [r7, #4]
 8044f0a:	4a34      	ldr	r2, [pc, #208]	; (8044fdc <TIM_Base_SetConfig+0xe4>)
 8044f0c:	4293      	cmp	r3, r2
 8044f0e:	d00f      	beq.n	8044f30 <TIM_Base_SetConfig+0x38>
 8044f10:	687b      	ldr	r3, [r7, #4]
 8044f12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8044f16:	d00b      	beq.n	8044f30 <TIM_Base_SetConfig+0x38>
 8044f18:	687b      	ldr	r3, [r7, #4]
 8044f1a:	4a31      	ldr	r2, [pc, #196]	; (8044fe0 <TIM_Base_SetConfig+0xe8>)
 8044f1c:	4293      	cmp	r3, r2
 8044f1e:	d007      	beq.n	8044f30 <TIM_Base_SetConfig+0x38>
 8044f20:	687b      	ldr	r3, [r7, #4]
 8044f22:	4a30      	ldr	r2, [pc, #192]	; (8044fe4 <TIM_Base_SetConfig+0xec>)
 8044f24:	4293      	cmp	r3, r2
 8044f26:	d003      	beq.n	8044f30 <TIM_Base_SetConfig+0x38>
 8044f28:	687b      	ldr	r3, [r7, #4]
 8044f2a:	4a2f      	ldr	r2, [pc, #188]	; (8044fe8 <TIM_Base_SetConfig+0xf0>)
 8044f2c:	4293      	cmp	r3, r2
 8044f2e:	d108      	bne.n	8044f42 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8044f30:	68fb      	ldr	r3, [r7, #12]
 8044f32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8044f36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8044f38:	683b      	ldr	r3, [r7, #0]
 8044f3a:	685b      	ldr	r3, [r3, #4]
 8044f3c:	68fa      	ldr	r2, [r7, #12]
 8044f3e:	4313      	orrs	r3, r2
 8044f40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8044f42:	687b      	ldr	r3, [r7, #4]
 8044f44:	4a25      	ldr	r2, [pc, #148]	; (8044fdc <TIM_Base_SetConfig+0xe4>)
 8044f46:	4293      	cmp	r3, r2
 8044f48:	d01b      	beq.n	8044f82 <TIM_Base_SetConfig+0x8a>
 8044f4a:	687b      	ldr	r3, [r7, #4]
 8044f4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8044f50:	d017      	beq.n	8044f82 <TIM_Base_SetConfig+0x8a>
 8044f52:	687b      	ldr	r3, [r7, #4]
 8044f54:	4a22      	ldr	r2, [pc, #136]	; (8044fe0 <TIM_Base_SetConfig+0xe8>)
 8044f56:	4293      	cmp	r3, r2
 8044f58:	d013      	beq.n	8044f82 <TIM_Base_SetConfig+0x8a>
 8044f5a:	687b      	ldr	r3, [r7, #4]
 8044f5c:	4a21      	ldr	r2, [pc, #132]	; (8044fe4 <TIM_Base_SetConfig+0xec>)
 8044f5e:	4293      	cmp	r3, r2
 8044f60:	d00f      	beq.n	8044f82 <TIM_Base_SetConfig+0x8a>
 8044f62:	687b      	ldr	r3, [r7, #4]
 8044f64:	4a20      	ldr	r2, [pc, #128]	; (8044fe8 <TIM_Base_SetConfig+0xf0>)
 8044f66:	4293      	cmp	r3, r2
 8044f68:	d00b      	beq.n	8044f82 <TIM_Base_SetConfig+0x8a>
 8044f6a:	687b      	ldr	r3, [r7, #4]
 8044f6c:	4a1f      	ldr	r2, [pc, #124]	; (8044fec <TIM_Base_SetConfig+0xf4>)
 8044f6e:	4293      	cmp	r3, r2
 8044f70:	d007      	beq.n	8044f82 <TIM_Base_SetConfig+0x8a>
 8044f72:	687b      	ldr	r3, [r7, #4]
 8044f74:	4a1e      	ldr	r2, [pc, #120]	; (8044ff0 <TIM_Base_SetConfig+0xf8>)
 8044f76:	4293      	cmp	r3, r2
 8044f78:	d003      	beq.n	8044f82 <TIM_Base_SetConfig+0x8a>
 8044f7a:	687b      	ldr	r3, [r7, #4]
 8044f7c:	4a1d      	ldr	r2, [pc, #116]	; (8044ff4 <TIM_Base_SetConfig+0xfc>)
 8044f7e:	4293      	cmp	r3, r2
 8044f80:	d108      	bne.n	8044f94 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8044f82:	68fb      	ldr	r3, [r7, #12]
 8044f84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8044f88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8044f8a:	683b      	ldr	r3, [r7, #0]
 8044f8c:	68db      	ldr	r3, [r3, #12]
 8044f8e:	68fa      	ldr	r2, [r7, #12]
 8044f90:	4313      	orrs	r3, r2
 8044f92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8044f94:	68fb      	ldr	r3, [r7, #12]
 8044f96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8044f9a:	683b      	ldr	r3, [r7, #0]
 8044f9c:	695b      	ldr	r3, [r3, #20]
 8044f9e:	4313      	orrs	r3, r2
 8044fa0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8044fa2:	687b      	ldr	r3, [r7, #4]
 8044fa4:	68fa      	ldr	r2, [r7, #12]
 8044fa6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8044fa8:	683b      	ldr	r3, [r7, #0]
 8044faa:	689a      	ldr	r2, [r3, #8]
 8044fac:	687b      	ldr	r3, [r7, #4]
 8044fae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8044fb0:	683b      	ldr	r3, [r7, #0]
 8044fb2:	681a      	ldr	r2, [r3, #0]
 8044fb4:	687b      	ldr	r3, [r7, #4]
 8044fb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8044fb8:	687b      	ldr	r3, [r7, #4]
 8044fba:	4a08      	ldr	r2, [pc, #32]	; (8044fdc <TIM_Base_SetConfig+0xe4>)
 8044fbc:	4293      	cmp	r3, r2
 8044fbe:	d103      	bne.n	8044fc8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8044fc0:	683b      	ldr	r3, [r7, #0]
 8044fc2:	691a      	ldr	r2, [r3, #16]
 8044fc4:	687b      	ldr	r3, [r7, #4]
 8044fc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8044fc8:	687b      	ldr	r3, [r7, #4]
 8044fca:	2201      	movs	r2, #1
 8044fcc:	615a      	str	r2, [r3, #20]
}
 8044fce:	bf00      	nop
 8044fd0:	3714      	adds	r7, #20
 8044fd2:	46bd      	mov	sp, r7
 8044fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044fd8:	4770      	bx	lr
 8044fda:	bf00      	nop
 8044fdc:	40010000 	.word	0x40010000
 8044fe0:	40000400 	.word	0x40000400
 8044fe4:	40000800 	.word	0x40000800
 8044fe8:	40000c00 	.word	0x40000c00
 8044fec:	40014000 	.word	0x40014000
 8044ff0:	40014400 	.word	0x40014400
 8044ff4:	40014800 	.word	0x40014800

08044ff8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8044ff8:	b480      	push	{r7}
 8044ffa:	b087      	sub	sp, #28
 8044ffc:	af00      	add	r7, sp, #0
 8044ffe:	60f8      	str	r0, [r7, #12]
 8045000:	60b9      	str	r1, [r7, #8]
 8045002:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8045004:	68fb      	ldr	r3, [r7, #12]
 8045006:	6a1b      	ldr	r3, [r3, #32]
 8045008:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 804500a:	68fb      	ldr	r3, [r7, #12]
 804500c:	6a1b      	ldr	r3, [r3, #32]
 804500e:	f023 0201 	bic.w	r2, r3, #1
 8045012:	68fb      	ldr	r3, [r7, #12]
 8045014:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8045016:	68fb      	ldr	r3, [r7, #12]
 8045018:	699b      	ldr	r3, [r3, #24]
 804501a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 804501c:	693b      	ldr	r3, [r7, #16]
 804501e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8045022:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8045024:	687b      	ldr	r3, [r7, #4]
 8045026:	011b      	lsls	r3, r3, #4
 8045028:	693a      	ldr	r2, [r7, #16]
 804502a:	4313      	orrs	r3, r2
 804502c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 804502e:	697b      	ldr	r3, [r7, #20]
 8045030:	f023 030a 	bic.w	r3, r3, #10
 8045034:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8045036:	697a      	ldr	r2, [r7, #20]
 8045038:	68bb      	ldr	r3, [r7, #8]
 804503a:	4313      	orrs	r3, r2
 804503c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 804503e:	68fb      	ldr	r3, [r7, #12]
 8045040:	693a      	ldr	r2, [r7, #16]
 8045042:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8045044:	68fb      	ldr	r3, [r7, #12]
 8045046:	697a      	ldr	r2, [r7, #20]
 8045048:	621a      	str	r2, [r3, #32]
}
 804504a:	bf00      	nop
 804504c:	371c      	adds	r7, #28
 804504e:	46bd      	mov	sp, r7
 8045050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045054:	4770      	bx	lr

08045056 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8045056:	b480      	push	{r7}
 8045058:	b087      	sub	sp, #28
 804505a:	af00      	add	r7, sp, #0
 804505c:	60f8      	str	r0, [r7, #12]
 804505e:	60b9      	str	r1, [r7, #8]
 8045060:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8045062:	68fb      	ldr	r3, [r7, #12]
 8045064:	6a1b      	ldr	r3, [r3, #32]
 8045066:	f023 0210 	bic.w	r2, r3, #16
 804506a:	68fb      	ldr	r3, [r7, #12]
 804506c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 804506e:	68fb      	ldr	r3, [r7, #12]
 8045070:	699b      	ldr	r3, [r3, #24]
 8045072:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8045074:	68fb      	ldr	r3, [r7, #12]
 8045076:	6a1b      	ldr	r3, [r3, #32]
 8045078:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 804507a:	697b      	ldr	r3, [r7, #20]
 804507c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8045080:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8045082:	687b      	ldr	r3, [r7, #4]
 8045084:	031b      	lsls	r3, r3, #12
 8045086:	697a      	ldr	r2, [r7, #20]
 8045088:	4313      	orrs	r3, r2
 804508a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 804508c:	693b      	ldr	r3, [r7, #16]
 804508e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8045092:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8045094:	68bb      	ldr	r3, [r7, #8]
 8045096:	011b      	lsls	r3, r3, #4
 8045098:	693a      	ldr	r2, [r7, #16]
 804509a:	4313      	orrs	r3, r2
 804509c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 804509e:	68fb      	ldr	r3, [r7, #12]
 80450a0:	697a      	ldr	r2, [r7, #20]
 80450a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80450a4:	68fb      	ldr	r3, [r7, #12]
 80450a6:	693a      	ldr	r2, [r7, #16]
 80450a8:	621a      	str	r2, [r3, #32]
}
 80450aa:	bf00      	nop
 80450ac:	371c      	adds	r7, #28
 80450ae:	46bd      	mov	sp, r7
 80450b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80450b4:	4770      	bx	lr

080450b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80450b6:	b480      	push	{r7}
 80450b8:	b085      	sub	sp, #20
 80450ba:	af00      	add	r7, sp, #0
 80450bc:	6078      	str	r0, [r7, #4]
 80450be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80450c0:	687b      	ldr	r3, [r7, #4]
 80450c2:	689b      	ldr	r3, [r3, #8]
 80450c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80450c6:	68fb      	ldr	r3, [r7, #12]
 80450c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80450cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80450ce:	683a      	ldr	r2, [r7, #0]
 80450d0:	68fb      	ldr	r3, [r7, #12]
 80450d2:	4313      	orrs	r3, r2
 80450d4:	f043 0307 	orr.w	r3, r3, #7
 80450d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80450da:	687b      	ldr	r3, [r7, #4]
 80450dc:	68fa      	ldr	r2, [r7, #12]
 80450de:	609a      	str	r2, [r3, #8]
}
 80450e0:	bf00      	nop
 80450e2:	3714      	adds	r7, #20
 80450e4:	46bd      	mov	sp, r7
 80450e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80450ea:	4770      	bx	lr

080450ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80450ec:	b480      	push	{r7}
 80450ee:	b087      	sub	sp, #28
 80450f0:	af00      	add	r7, sp, #0
 80450f2:	60f8      	str	r0, [r7, #12]
 80450f4:	60b9      	str	r1, [r7, #8]
 80450f6:	607a      	str	r2, [r7, #4]
 80450f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80450fa:	68fb      	ldr	r3, [r7, #12]
 80450fc:	689b      	ldr	r3, [r3, #8]
 80450fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8045100:	697b      	ldr	r3, [r7, #20]
 8045102:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8045106:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8045108:	683b      	ldr	r3, [r7, #0]
 804510a:	021a      	lsls	r2, r3, #8
 804510c:	687b      	ldr	r3, [r7, #4]
 804510e:	431a      	orrs	r2, r3
 8045110:	68bb      	ldr	r3, [r7, #8]
 8045112:	4313      	orrs	r3, r2
 8045114:	697a      	ldr	r2, [r7, #20]
 8045116:	4313      	orrs	r3, r2
 8045118:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 804511a:	68fb      	ldr	r3, [r7, #12]
 804511c:	697a      	ldr	r2, [r7, #20]
 804511e:	609a      	str	r2, [r3, #8]
}
 8045120:	bf00      	nop
 8045122:	371c      	adds	r7, #28
 8045124:	46bd      	mov	sp, r7
 8045126:	f85d 7b04 	ldr.w	r7, [sp], #4
 804512a:	4770      	bx	lr

0804512c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 804512c:	b480      	push	{r7}
 804512e:	b085      	sub	sp, #20
 8045130:	af00      	add	r7, sp, #0
 8045132:	6078      	str	r0, [r7, #4]
 8045134:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8045136:	687b      	ldr	r3, [r7, #4]
 8045138:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 804513c:	2b01      	cmp	r3, #1
 804513e:	d101      	bne.n	8045144 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8045140:	2302      	movs	r3, #2
 8045142:	e050      	b.n	80451e6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8045144:	687b      	ldr	r3, [r7, #4]
 8045146:	2201      	movs	r2, #1
 8045148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 804514c:	687b      	ldr	r3, [r7, #4]
 804514e:	2202      	movs	r2, #2
 8045150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8045154:	687b      	ldr	r3, [r7, #4]
 8045156:	681b      	ldr	r3, [r3, #0]
 8045158:	685b      	ldr	r3, [r3, #4]
 804515a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 804515c:	687b      	ldr	r3, [r7, #4]
 804515e:	681b      	ldr	r3, [r3, #0]
 8045160:	689b      	ldr	r3, [r3, #8]
 8045162:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8045164:	68fb      	ldr	r3, [r7, #12]
 8045166:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 804516a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 804516c:	683b      	ldr	r3, [r7, #0]
 804516e:	681b      	ldr	r3, [r3, #0]
 8045170:	68fa      	ldr	r2, [r7, #12]
 8045172:	4313      	orrs	r3, r2
 8045174:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8045176:	687b      	ldr	r3, [r7, #4]
 8045178:	681b      	ldr	r3, [r3, #0]
 804517a:	68fa      	ldr	r2, [r7, #12]
 804517c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 804517e:	687b      	ldr	r3, [r7, #4]
 8045180:	681b      	ldr	r3, [r3, #0]
 8045182:	4a1c      	ldr	r2, [pc, #112]	; (80451f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8045184:	4293      	cmp	r3, r2
 8045186:	d018      	beq.n	80451ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8045188:	687b      	ldr	r3, [r7, #4]
 804518a:	681b      	ldr	r3, [r3, #0]
 804518c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8045190:	d013      	beq.n	80451ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8045192:	687b      	ldr	r3, [r7, #4]
 8045194:	681b      	ldr	r3, [r3, #0]
 8045196:	4a18      	ldr	r2, [pc, #96]	; (80451f8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8045198:	4293      	cmp	r3, r2
 804519a:	d00e      	beq.n	80451ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 804519c:	687b      	ldr	r3, [r7, #4]
 804519e:	681b      	ldr	r3, [r3, #0]
 80451a0:	4a16      	ldr	r2, [pc, #88]	; (80451fc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80451a2:	4293      	cmp	r3, r2
 80451a4:	d009      	beq.n	80451ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80451a6:	687b      	ldr	r3, [r7, #4]
 80451a8:	681b      	ldr	r3, [r3, #0]
 80451aa:	4a15      	ldr	r2, [pc, #84]	; (8045200 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80451ac:	4293      	cmp	r3, r2
 80451ae:	d004      	beq.n	80451ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80451b0:	687b      	ldr	r3, [r7, #4]
 80451b2:	681b      	ldr	r3, [r3, #0]
 80451b4:	4a13      	ldr	r2, [pc, #76]	; (8045204 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80451b6:	4293      	cmp	r3, r2
 80451b8:	d10c      	bne.n	80451d4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80451ba:	68bb      	ldr	r3, [r7, #8]
 80451bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80451c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80451c2:	683b      	ldr	r3, [r7, #0]
 80451c4:	685b      	ldr	r3, [r3, #4]
 80451c6:	68ba      	ldr	r2, [r7, #8]
 80451c8:	4313      	orrs	r3, r2
 80451ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80451cc:	687b      	ldr	r3, [r7, #4]
 80451ce:	681b      	ldr	r3, [r3, #0]
 80451d0:	68ba      	ldr	r2, [r7, #8]
 80451d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80451d4:	687b      	ldr	r3, [r7, #4]
 80451d6:	2201      	movs	r2, #1
 80451d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80451dc:	687b      	ldr	r3, [r7, #4]
 80451de:	2200      	movs	r2, #0
 80451e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80451e4:	2300      	movs	r3, #0
}
 80451e6:	4618      	mov	r0, r3
 80451e8:	3714      	adds	r7, #20
 80451ea:	46bd      	mov	sp, r7
 80451ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80451f0:	4770      	bx	lr
 80451f2:	bf00      	nop
 80451f4:	40010000 	.word	0x40010000
 80451f8:	40000400 	.word	0x40000400
 80451fc:	40000800 	.word	0x40000800
 8045200:	40000c00 	.word	0x40000c00
 8045204:	40014000 	.word	0x40014000

08045208 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8045208:	b480      	push	{r7}
 804520a:	b083      	sub	sp, #12
 804520c:	af00      	add	r7, sp, #0
 804520e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8045210:	bf00      	nop
 8045212:	370c      	adds	r7, #12
 8045214:	46bd      	mov	sp, r7
 8045216:	f85d 7b04 	ldr.w	r7, [sp], #4
 804521a:	4770      	bx	lr

0804521c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 804521c:	b480      	push	{r7}
 804521e:	b083      	sub	sp, #12
 8045220:	af00      	add	r7, sp, #0
 8045222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8045224:	bf00      	nop
 8045226:	370c      	adds	r7, #12
 8045228:	46bd      	mov	sp, r7
 804522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804522e:	4770      	bx	lr

08045230 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8045230:	b580      	push	{r7, lr}
 8045232:	b082      	sub	sp, #8
 8045234:	af00      	add	r7, sp, #0
 8045236:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8045238:	687b      	ldr	r3, [r7, #4]
 804523a:	2b00      	cmp	r3, #0
 804523c:	d101      	bne.n	8045242 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 804523e:	2301      	movs	r3, #1
 8045240:	e03f      	b.n	80452c2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8045242:	687b      	ldr	r3, [r7, #4]
 8045244:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8045248:	b2db      	uxtb	r3, r3
 804524a:	2b00      	cmp	r3, #0
 804524c:	d106      	bne.n	804525c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 804524e:	687b      	ldr	r3, [r7, #4]
 8045250:	2200      	movs	r2, #0
 8045252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8045256:	6878      	ldr	r0, [r7, #4]
 8045258:	f7fd fb60 	bl	804291c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 804525c:	687b      	ldr	r3, [r7, #4]
 804525e:	2224      	movs	r2, #36	; 0x24
 8045260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8045264:	687b      	ldr	r3, [r7, #4]
 8045266:	681b      	ldr	r3, [r3, #0]
 8045268:	68da      	ldr	r2, [r3, #12]
 804526a:	687b      	ldr	r3, [r7, #4]
 804526c:	681b      	ldr	r3, [r3, #0]
 804526e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8045272:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8045274:	6878      	ldr	r0, [r7, #4]
 8045276:	f000 f929 	bl	80454cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 804527a:	687b      	ldr	r3, [r7, #4]
 804527c:	681b      	ldr	r3, [r3, #0]
 804527e:	691a      	ldr	r2, [r3, #16]
 8045280:	687b      	ldr	r3, [r7, #4]
 8045282:	681b      	ldr	r3, [r3, #0]
 8045284:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8045288:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 804528a:	687b      	ldr	r3, [r7, #4]
 804528c:	681b      	ldr	r3, [r3, #0]
 804528e:	695a      	ldr	r2, [r3, #20]
 8045290:	687b      	ldr	r3, [r7, #4]
 8045292:	681b      	ldr	r3, [r3, #0]
 8045294:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8045298:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 804529a:	687b      	ldr	r3, [r7, #4]
 804529c:	681b      	ldr	r3, [r3, #0]
 804529e:	68da      	ldr	r2, [r3, #12]
 80452a0:	687b      	ldr	r3, [r7, #4]
 80452a2:	681b      	ldr	r3, [r3, #0]
 80452a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80452a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80452aa:	687b      	ldr	r3, [r7, #4]
 80452ac:	2200      	movs	r2, #0
 80452ae:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80452b0:	687b      	ldr	r3, [r7, #4]
 80452b2:	2220      	movs	r2, #32
 80452b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80452b8:	687b      	ldr	r3, [r7, #4]
 80452ba:	2220      	movs	r2, #32
 80452bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80452c0:	2300      	movs	r3, #0
}
 80452c2:	4618      	mov	r0, r3
 80452c4:	3708      	adds	r7, #8
 80452c6:	46bd      	mov	sp, r7
 80452c8:	bd80      	pop	{r7, pc}

080452ca <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80452ca:	b580      	push	{r7, lr}
 80452cc:	b08a      	sub	sp, #40	; 0x28
 80452ce:	af02      	add	r7, sp, #8
 80452d0:	60f8      	str	r0, [r7, #12]
 80452d2:	60b9      	str	r1, [r7, #8]
 80452d4:	603b      	str	r3, [r7, #0]
 80452d6:	4613      	mov	r3, r2
 80452d8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80452da:	2300      	movs	r3, #0
 80452dc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80452de:	68fb      	ldr	r3, [r7, #12]
 80452e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80452e4:	b2db      	uxtb	r3, r3
 80452e6:	2b20      	cmp	r3, #32
 80452e8:	d17c      	bne.n	80453e4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80452ea:	68bb      	ldr	r3, [r7, #8]
 80452ec:	2b00      	cmp	r3, #0
 80452ee:	d002      	beq.n	80452f6 <HAL_UART_Transmit+0x2c>
 80452f0:	88fb      	ldrh	r3, [r7, #6]
 80452f2:	2b00      	cmp	r3, #0
 80452f4:	d101      	bne.n	80452fa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80452f6:	2301      	movs	r3, #1
 80452f8:	e075      	b.n	80453e6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80452fa:	68fb      	ldr	r3, [r7, #12]
 80452fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8045300:	2b01      	cmp	r3, #1
 8045302:	d101      	bne.n	8045308 <HAL_UART_Transmit+0x3e>
 8045304:	2302      	movs	r3, #2
 8045306:	e06e      	b.n	80453e6 <HAL_UART_Transmit+0x11c>
 8045308:	68fb      	ldr	r3, [r7, #12]
 804530a:	2201      	movs	r2, #1
 804530c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045310:	68fb      	ldr	r3, [r7, #12]
 8045312:	2200      	movs	r2, #0
 8045314:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8045316:	68fb      	ldr	r3, [r7, #12]
 8045318:	2221      	movs	r2, #33	; 0x21
 804531a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 804531e:	f7fd fba5 	bl	8042a6c <HAL_GetTick>
 8045322:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8045324:	68fb      	ldr	r3, [r7, #12]
 8045326:	88fa      	ldrh	r2, [r7, #6]
 8045328:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 804532a:	68fb      	ldr	r3, [r7, #12]
 804532c:	88fa      	ldrh	r2, [r7, #6]
 804532e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8045330:	68fb      	ldr	r3, [r7, #12]
 8045332:	689b      	ldr	r3, [r3, #8]
 8045334:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8045338:	d108      	bne.n	804534c <HAL_UART_Transmit+0x82>
 804533a:	68fb      	ldr	r3, [r7, #12]
 804533c:	691b      	ldr	r3, [r3, #16]
 804533e:	2b00      	cmp	r3, #0
 8045340:	d104      	bne.n	804534c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8045342:	2300      	movs	r3, #0
 8045344:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8045346:	68bb      	ldr	r3, [r7, #8]
 8045348:	61bb      	str	r3, [r7, #24]
 804534a:	e003      	b.n	8045354 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 804534c:	68bb      	ldr	r3, [r7, #8]
 804534e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8045350:	2300      	movs	r3, #0
 8045352:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8045354:	68fb      	ldr	r3, [r7, #12]
 8045356:	2200      	movs	r2, #0
 8045358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 804535c:	e02a      	b.n	80453b4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 804535e:	683b      	ldr	r3, [r7, #0]
 8045360:	9300      	str	r3, [sp, #0]
 8045362:	697b      	ldr	r3, [r7, #20]
 8045364:	2200      	movs	r2, #0
 8045366:	2180      	movs	r1, #128	; 0x80
 8045368:	68f8      	ldr	r0, [r7, #12]
 804536a:	f000 f840 	bl	80453ee <UART_WaitOnFlagUntilTimeout>
 804536e:	4603      	mov	r3, r0
 8045370:	2b00      	cmp	r3, #0
 8045372:	d001      	beq.n	8045378 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8045374:	2303      	movs	r3, #3
 8045376:	e036      	b.n	80453e6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8045378:	69fb      	ldr	r3, [r7, #28]
 804537a:	2b00      	cmp	r3, #0
 804537c:	d10b      	bne.n	8045396 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 804537e:	69bb      	ldr	r3, [r7, #24]
 8045380:	881b      	ldrh	r3, [r3, #0]
 8045382:	461a      	mov	r2, r3
 8045384:	68fb      	ldr	r3, [r7, #12]
 8045386:	681b      	ldr	r3, [r3, #0]
 8045388:	f3c2 0208 	ubfx	r2, r2, #0, #9
 804538c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 804538e:	69bb      	ldr	r3, [r7, #24]
 8045390:	3302      	adds	r3, #2
 8045392:	61bb      	str	r3, [r7, #24]
 8045394:	e007      	b.n	80453a6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8045396:	69fb      	ldr	r3, [r7, #28]
 8045398:	781a      	ldrb	r2, [r3, #0]
 804539a:	68fb      	ldr	r3, [r7, #12]
 804539c:	681b      	ldr	r3, [r3, #0]
 804539e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80453a0:	69fb      	ldr	r3, [r7, #28]
 80453a2:	3301      	adds	r3, #1
 80453a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80453a6:	68fb      	ldr	r3, [r7, #12]
 80453a8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80453aa:	b29b      	uxth	r3, r3
 80453ac:	3b01      	subs	r3, #1
 80453ae:	b29a      	uxth	r2, r3
 80453b0:	68fb      	ldr	r3, [r7, #12]
 80453b2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80453b4:	68fb      	ldr	r3, [r7, #12]
 80453b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80453b8:	b29b      	uxth	r3, r3
 80453ba:	2b00      	cmp	r3, #0
 80453bc:	d1cf      	bne.n	804535e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80453be:	683b      	ldr	r3, [r7, #0]
 80453c0:	9300      	str	r3, [sp, #0]
 80453c2:	697b      	ldr	r3, [r7, #20]
 80453c4:	2200      	movs	r2, #0
 80453c6:	2140      	movs	r1, #64	; 0x40
 80453c8:	68f8      	ldr	r0, [r7, #12]
 80453ca:	f000 f810 	bl	80453ee <UART_WaitOnFlagUntilTimeout>
 80453ce:	4603      	mov	r3, r0
 80453d0:	2b00      	cmp	r3, #0
 80453d2:	d001      	beq.n	80453d8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80453d4:	2303      	movs	r3, #3
 80453d6:	e006      	b.n	80453e6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80453d8:	68fb      	ldr	r3, [r7, #12]
 80453da:	2220      	movs	r2, #32
 80453dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80453e0:	2300      	movs	r3, #0
 80453e2:	e000      	b.n	80453e6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80453e4:	2302      	movs	r3, #2
  }
}
 80453e6:	4618      	mov	r0, r3
 80453e8:	3720      	adds	r7, #32
 80453ea:	46bd      	mov	sp, r7
 80453ec:	bd80      	pop	{r7, pc}

080453ee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80453ee:	b580      	push	{r7, lr}
 80453f0:	b090      	sub	sp, #64	; 0x40
 80453f2:	af00      	add	r7, sp, #0
 80453f4:	60f8      	str	r0, [r7, #12]
 80453f6:	60b9      	str	r1, [r7, #8]
 80453f8:	603b      	str	r3, [r7, #0]
 80453fa:	4613      	mov	r3, r2
 80453fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80453fe:	e050      	b.n	80454a2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8045400:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8045402:	f1b3 3fff 	cmp.w	r3, #4294967295
 8045406:	d04c      	beq.n	80454a2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8045408:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 804540a:	2b00      	cmp	r3, #0
 804540c:	d007      	beq.n	804541e <UART_WaitOnFlagUntilTimeout+0x30>
 804540e:	f7fd fb2d 	bl	8042a6c <HAL_GetTick>
 8045412:	4602      	mov	r2, r0
 8045414:	683b      	ldr	r3, [r7, #0]
 8045416:	1ad3      	subs	r3, r2, r3
 8045418:	6cba      	ldr	r2, [r7, #72]	; 0x48
 804541a:	429a      	cmp	r2, r3
 804541c:	d241      	bcs.n	80454a2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 804541e:	68fb      	ldr	r3, [r7, #12]
 8045420:	681b      	ldr	r3, [r3, #0]
 8045422:	330c      	adds	r3, #12
 8045424:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8045426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8045428:	e853 3f00 	ldrex	r3, [r3]
 804542c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 804542e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8045430:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8045434:	63fb      	str	r3, [r7, #60]	; 0x3c
 8045436:	68fb      	ldr	r3, [r7, #12]
 8045438:	681b      	ldr	r3, [r3, #0]
 804543a:	330c      	adds	r3, #12
 804543c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 804543e:	637a      	str	r2, [r7, #52]	; 0x34
 8045440:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8045442:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8045444:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8045446:	e841 2300 	strex	r3, r2, [r1]
 804544a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 804544c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 804544e:	2b00      	cmp	r3, #0
 8045450:	d1e5      	bne.n	804541e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8045452:	68fb      	ldr	r3, [r7, #12]
 8045454:	681b      	ldr	r3, [r3, #0]
 8045456:	3314      	adds	r3, #20
 8045458:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 804545a:	697b      	ldr	r3, [r7, #20]
 804545c:	e853 3f00 	ldrex	r3, [r3]
 8045460:	613b      	str	r3, [r7, #16]
   return(result);
 8045462:	693b      	ldr	r3, [r7, #16]
 8045464:	f023 0301 	bic.w	r3, r3, #1
 8045468:	63bb      	str	r3, [r7, #56]	; 0x38
 804546a:	68fb      	ldr	r3, [r7, #12]
 804546c:	681b      	ldr	r3, [r3, #0]
 804546e:	3314      	adds	r3, #20
 8045470:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8045472:	623a      	str	r2, [r7, #32]
 8045474:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8045476:	69f9      	ldr	r1, [r7, #28]
 8045478:	6a3a      	ldr	r2, [r7, #32]
 804547a:	e841 2300 	strex	r3, r2, [r1]
 804547e:	61bb      	str	r3, [r7, #24]
   return(result);
 8045480:	69bb      	ldr	r3, [r7, #24]
 8045482:	2b00      	cmp	r3, #0
 8045484:	d1e5      	bne.n	8045452 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8045486:	68fb      	ldr	r3, [r7, #12]
 8045488:	2220      	movs	r2, #32
 804548a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 804548e:	68fb      	ldr	r3, [r7, #12]
 8045490:	2220      	movs	r2, #32
 8045492:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8045496:	68fb      	ldr	r3, [r7, #12]
 8045498:	2200      	movs	r2, #0
 804549a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 804549e:	2303      	movs	r3, #3
 80454a0:	e00f      	b.n	80454c2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80454a2:	68fb      	ldr	r3, [r7, #12]
 80454a4:	681b      	ldr	r3, [r3, #0]
 80454a6:	681a      	ldr	r2, [r3, #0]
 80454a8:	68bb      	ldr	r3, [r7, #8]
 80454aa:	4013      	ands	r3, r2
 80454ac:	68ba      	ldr	r2, [r7, #8]
 80454ae:	429a      	cmp	r2, r3
 80454b0:	bf0c      	ite	eq
 80454b2:	2301      	moveq	r3, #1
 80454b4:	2300      	movne	r3, #0
 80454b6:	b2db      	uxtb	r3, r3
 80454b8:	461a      	mov	r2, r3
 80454ba:	79fb      	ldrb	r3, [r7, #7]
 80454bc:	429a      	cmp	r2, r3
 80454be:	d09f      	beq.n	8045400 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80454c0:	2300      	movs	r3, #0
}
 80454c2:	4618      	mov	r0, r3
 80454c4:	3740      	adds	r7, #64	; 0x40
 80454c6:	46bd      	mov	sp, r7
 80454c8:	bd80      	pop	{r7, pc}
	...

080454cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80454cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80454d0:	b0c0      	sub	sp, #256	; 0x100
 80454d2:	af00      	add	r7, sp, #0
 80454d4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80454d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80454dc:	681b      	ldr	r3, [r3, #0]
 80454de:	691b      	ldr	r3, [r3, #16]
 80454e0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80454e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80454e8:	68d9      	ldr	r1, [r3, #12]
 80454ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80454ee:	681a      	ldr	r2, [r3, #0]
 80454f0:	ea40 0301 	orr.w	r3, r0, r1
 80454f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80454f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80454fa:	689a      	ldr	r2, [r3, #8]
 80454fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8045500:	691b      	ldr	r3, [r3, #16]
 8045502:	431a      	orrs	r2, r3
 8045504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8045508:	695b      	ldr	r3, [r3, #20]
 804550a:	431a      	orrs	r2, r3
 804550c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8045510:	69db      	ldr	r3, [r3, #28]
 8045512:	4313      	orrs	r3, r2
 8045514:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8045518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 804551c:	681b      	ldr	r3, [r3, #0]
 804551e:	68db      	ldr	r3, [r3, #12]
 8045520:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8045524:	f021 010c 	bic.w	r1, r1, #12
 8045528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 804552c:	681a      	ldr	r2, [r3, #0]
 804552e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8045532:	430b      	orrs	r3, r1
 8045534:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8045536:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 804553a:	681b      	ldr	r3, [r3, #0]
 804553c:	695b      	ldr	r3, [r3, #20]
 804553e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8045542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8045546:	6999      	ldr	r1, [r3, #24]
 8045548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 804554c:	681a      	ldr	r2, [r3, #0]
 804554e:	ea40 0301 	orr.w	r3, r0, r1
 8045552:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8045554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8045558:	681a      	ldr	r2, [r3, #0]
 804555a:	4b8f      	ldr	r3, [pc, #572]	; (8045798 <UART_SetConfig+0x2cc>)
 804555c:	429a      	cmp	r2, r3
 804555e:	d005      	beq.n	804556c <UART_SetConfig+0xa0>
 8045560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8045564:	681a      	ldr	r2, [r3, #0]
 8045566:	4b8d      	ldr	r3, [pc, #564]	; (804579c <UART_SetConfig+0x2d0>)
 8045568:	429a      	cmp	r2, r3
 804556a:	d104      	bne.n	8045576 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 804556c:	f7ff f97a 	bl	8044864 <HAL_RCC_GetPCLK2Freq>
 8045570:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8045574:	e003      	b.n	804557e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8045576:	f7ff f961 	bl	804483c <HAL_RCC_GetPCLK1Freq>
 804557a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 804557e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8045582:	69db      	ldr	r3, [r3, #28]
 8045584:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8045588:	f040 810c 	bne.w	80457a4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 804558c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8045590:	2200      	movs	r2, #0
 8045592:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8045596:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 804559a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 804559e:	4622      	mov	r2, r4
 80455a0:	462b      	mov	r3, r5
 80455a2:	1891      	adds	r1, r2, r2
 80455a4:	65b9      	str	r1, [r7, #88]	; 0x58
 80455a6:	415b      	adcs	r3, r3
 80455a8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80455aa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80455ae:	4621      	mov	r1, r4
 80455b0:	eb12 0801 	adds.w	r8, r2, r1
 80455b4:	4629      	mov	r1, r5
 80455b6:	eb43 0901 	adc.w	r9, r3, r1
 80455ba:	f04f 0200 	mov.w	r2, #0
 80455be:	f04f 0300 	mov.w	r3, #0
 80455c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80455c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80455ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80455ce:	4690      	mov	r8, r2
 80455d0:	4699      	mov	r9, r3
 80455d2:	4623      	mov	r3, r4
 80455d4:	eb18 0303 	adds.w	r3, r8, r3
 80455d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80455dc:	462b      	mov	r3, r5
 80455de:	eb49 0303 	adc.w	r3, r9, r3
 80455e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80455e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80455ea:	685b      	ldr	r3, [r3, #4]
 80455ec:	2200      	movs	r2, #0
 80455ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80455f2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80455f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80455fa:	460b      	mov	r3, r1
 80455fc:	18db      	adds	r3, r3, r3
 80455fe:	653b      	str	r3, [r7, #80]	; 0x50
 8045600:	4613      	mov	r3, r2
 8045602:	eb42 0303 	adc.w	r3, r2, r3
 8045606:	657b      	str	r3, [r7, #84]	; 0x54
 8045608:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 804560c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8045610:	f7fb fad2 	bl	8040bb8 <__aeabi_uldivmod>
 8045614:	4602      	mov	r2, r0
 8045616:	460b      	mov	r3, r1
 8045618:	4b61      	ldr	r3, [pc, #388]	; (80457a0 <UART_SetConfig+0x2d4>)
 804561a:	fba3 2302 	umull	r2, r3, r3, r2
 804561e:	095b      	lsrs	r3, r3, #5
 8045620:	011c      	lsls	r4, r3, #4
 8045622:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8045626:	2200      	movs	r2, #0
 8045628:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 804562c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8045630:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8045634:	4642      	mov	r2, r8
 8045636:	464b      	mov	r3, r9
 8045638:	1891      	adds	r1, r2, r2
 804563a:	64b9      	str	r1, [r7, #72]	; 0x48
 804563c:	415b      	adcs	r3, r3
 804563e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8045640:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8045644:	4641      	mov	r1, r8
 8045646:	eb12 0a01 	adds.w	sl, r2, r1
 804564a:	4649      	mov	r1, r9
 804564c:	eb43 0b01 	adc.w	fp, r3, r1
 8045650:	f04f 0200 	mov.w	r2, #0
 8045654:	f04f 0300 	mov.w	r3, #0
 8045658:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 804565c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8045660:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8045664:	4692      	mov	sl, r2
 8045666:	469b      	mov	fp, r3
 8045668:	4643      	mov	r3, r8
 804566a:	eb1a 0303 	adds.w	r3, sl, r3
 804566e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8045672:	464b      	mov	r3, r9
 8045674:	eb4b 0303 	adc.w	r3, fp, r3
 8045678:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 804567c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8045680:	685b      	ldr	r3, [r3, #4]
 8045682:	2200      	movs	r2, #0
 8045684:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8045688:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 804568c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8045690:	460b      	mov	r3, r1
 8045692:	18db      	adds	r3, r3, r3
 8045694:	643b      	str	r3, [r7, #64]	; 0x40
 8045696:	4613      	mov	r3, r2
 8045698:	eb42 0303 	adc.w	r3, r2, r3
 804569c:	647b      	str	r3, [r7, #68]	; 0x44
 804569e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80456a2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80456a6:	f7fb fa87 	bl	8040bb8 <__aeabi_uldivmod>
 80456aa:	4602      	mov	r2, r0
 80456ac:	460b      	mov	r3, r1
 80456ae:	4611      	mov	r1, r2
 80456b0:	4b3b      	ldr	r3, [pc, #236]	; (80457a0 <UART_SetConfig+0x2d4>)
 80456b2:	fba3 2301 	umull	r2, r3, r3, r1
 80456b6:	095b      	lsrs	r3, r3, #5
 80456b8:	2264      	movs	r2, #100	; 0x64
 80456ba:	fb02 f303 	mul.w	r3, r2, r3
 80456be:	1acb      	subs	r3, r1, r3
 80456c0:	00db      	lsls	r3, r3, #3
 80456c2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80456c6:	4b36      	ldr	r3, [pc, #216]	; (80457a0 <UART_SetConfig+0x2d4>)
 80456c8:	fba3 2302 	umull	r2, r3, r3, r2
 80456cc:	095b      	lsrs	r3, r3, #5
 80456ce:	005b      	lsls	r3, r3, #1
 80456d0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80456d4:	441c      	add	r4, r3
 80456d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80456da:	2200      	movs	r2, #0
 80456dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80456e0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80456e4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80456e8:	4642      	mov	r2, r8
 80456ea:	464b      	mov	r3, r9
 80456ec:	1891      	adds	r1, r2, r2
 80456ee:	63b9      	str	r1, [r7, #56]	; 0x38
 80456f0:	415b      	adcs	r3, r3
 80456f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80456f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80456f8:	4641      	mov	r1, r8
 80456fa:	1851      	adds	r1, r2, r1
 80456fc:	6339      	str	r1, [r7, #48]	; 0x30
 80456fe:	4649      	mov	r1, r9
 8045700:	414b      	adcs	r3, r1
 8045702:	637b      	str	r3, [r7, #52]	; 0x34
 8045704:	f04f 0200 	mov.w	r2, #0
 8045708:	f04f 0300 	mov.w	r3, #0
 804570c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8045710:	4659      	mov	r1, fp
 8045712:	00cb      	lsls	r3, r1, #3
 8045714:	4651      	mov	r1, sl
 8045716:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 804571a:	4651      	mov	r1, sl
 804571c:	00ca      	lsls	r2, r1, #3
 804571e:	4610      	mov	r0, r2
 8045720:	4619      	mov	r1, r3
 8045722:	4603      	mov	r3, r0
 8045724:	4642      	mov	r2, r8
 8045726:	189b      	adds	r3, r3, r2
 8045728:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 804572c:	464b      	mov	r3, r9
 804572e:	460a      	mov	r2, r1
 8045730:	eb42 0303 	adc.w	r3, r2, r3
 8045734:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8045738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 804573c:	685b      	ldr	r3, [r3, #4]
 804573e:	2200      	movs	r2, #0
 8045740:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8045744:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8045748:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 804574c:	460b      	mov	r3, r1
 804574e:	18db      	adds	r3, r3, r3
 8045750:	62bb      	str	r3, [r7, #40]	; 0x28
 8045752:	4613      	mov	r3, r2
 8045754:	eb42 0303 	adc.w	r3, r2, r3
 8045758:	62fb      	str	r3, [r7, #44]	; 0x2c
 804575a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 804575e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8045762:	f7fb fa29 	bl	8040bb8 <__aeabi_uldivmod>
 8045766:	4602      	mov	r2, r0
 8045768:	460b      	mov	r3, r1
 804576a:	4b0d      	ldr	r3, [pc, #52]	; (80457a0 <UART_SetConfig+0x2d4>)
 804576c:	fba3 1302 	umull	r1, r3, r3, r2
 8045770:	095b      	lsrs	r3, r3, #5
 8045772:	2164      	movs	r1, #100	; 0x64
 8045774:	fb01 f303 	mul.w	r3, r1, r3
 8045778:	1ad3      	subs	r3, r2, r3
 804577a:	00db      	lsls	r3, r3, #3
 804577c:	3332      	adds	r3, #50	; 0x32
 804577e:	4a08      	ldr	r2, [pc, #32]	; (80457a0 <UART_SetConfig+0x2d4>)
 8045780:	fba2 2303 	umull	r2, r3, r2, r3
 8045784:	095b      	lsrs	r3, r3, #5
 8045786:	f003 0207 	and.w	r2, r3, #7
 804578a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 804578e:	681b      	ldr	r3, [r3, #0]
 8045790:	4422      	add	r2, r4
 8045792:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8045794:	e105      	b.n	80459a2 <UART_SetConfig+0x4d6>
 8045796:	bf00      	nop
 8045798:	40011000 	.word	0x40011000
 804579c:	40011400 	.word	0x40011400
 80457a0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80457a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80457a8:	2200      	movs	r2, #0
 80457aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80457ae:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80457b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80457b6:	4642      	mov	r2, r8
 80457b8:	464b      	mov	r3, r9
 80457ba:	1891      	adds	r1, r2, r2
 80457bc:	6239      	str	r1, [r7, #32]
 80457be:	415b      	adcs	r3, r3
 80457c0:	627b      	str	r3, [r7, #36]	; 0x24
 80457c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80457c6:	4641      	mov	r1, r8
 80457c8:	1854      	adds	r4, r2, r1
 80457ca:	4649      	mov	r1, r9
 80457cc:	eb43 0501 	adc.w	r5, r3, r1
 80457d0:	f04f 0200 	mov.w	r2, #0
 80457d4:	f04f 0300 	mov.w	r3, #0
 80457d8:	00eb      	lsls	r3, r5, #3
 80457da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80457de:	00e2      	lsls	r2, r4, #3
 80457e0:	4614      	mov	r4, r2
 80457e2:	461d      	mov	r5, r3
 80457e4:	4643      	mov	r3, r8
 80457e6:	18e3      	adds	r3, r4, r3
 80457e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80457ec:	464b      	mov	r3, r9
 80457ee:	eb45 0303 	adc.w	r3, r5, r3
 80457f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80457f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80457fa:	685b      	ldr	r3, [r3, #4]
 80457fc:	2200      	movs	r2, #0
 80457fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8045802:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8045806:	f04f 0200 	mov.w	r2, #0
 804580a:	f04f 0300 	mov.w	r3, #0
 804580e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8045812:	4629      	mov	r1, r5
 8045814:	008b      	lsls	r3, r1, #2
 8045816:	4621      	mov	r1, r4
 8045818:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 804581c:	4621      	mov	r1, r4
 804581e:	008a      	lsls	r2, r1, #2
 8045820:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8045824:	f7fb f9c8 	bl	8040bb8 <__aeabi_uldivmod>
 8045828:	4602      	mov	r2, r0
 804582a:	460b      	mov	r3, r1
 804582c:	4b60      	ldr	r3, [pc, #384]	; (80459b0 <UART_SetConfig+0x4e4>)
 804582e:	fba3 2302 	umull	r2, r3, r3, r2
 8045832:	095b      	lsrs	r3, r3, #5
 8045834:	011c      	lsls	r4, r3, #4
 8045836:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 804583a:	2200      	movs	r2, #0
 804583c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8045840:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8045844:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8045848:	4642      	mov	r2, r8
 804584a:	464b      	mov	r3, r9
 804584c:	1891      	adds	r1, r2, r2
 804584e:	61b9      	str	r1, [r7, #24]
 8045850:	415b      	adcs	r3, r3
 8045852:	61fb      	str	r3, [r7, #28]
 8045854:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8045858:	4641      	mov	r1, r8
 804585a:	1851      	adds	r1, r2, r1
 804585c:	6139      	str	r1, [r7, #16]
 804585e:	4649      	mov	r1, r9
 8045860:	414b      	adcs	r3, r1
 8045862:	617b      	str	r3, [r7, #20]
 8045864:	f04f 0200 	mov.w	r2, #0
 8045868:	f04f 0300 	mov.w	r3, #0
 804586c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8045870:	4659      	mov	r1, fp
 8045872:	00cb      	lsls	r3, r1, #3
 8045874:	4651      	mov	r1, sl
 8045876:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 804587a:	4651      	mov	r1, sl
 804587c:	00ca      	lsls	r2, r1, #3
 804587e:	4610      	mov	r0, r2
 8045880:	4619      	mov	r1, r3
 8045882:	4603      	mov	r3, r0
 8045884:	4642      	mov	r2, r8
 8045886:	189b      	adds	r3, r3, r2
 8045888:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 804588c:	464b      	mov	r3, r9
 804588e:	460a      	mov	r2, r1
 8045890:	eb42 0303 	adc.w	r3, r2, r3
 8045894:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8045898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 804589c:	685b      	ldr	r3, [r3, #4]
 804589e:	2200      	movs	r2, #0
 80458a0:	67bb      	str	r3, [r7, #120]	; 0x78
 80458a2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80458a4:	f04f 0200 	mov.w	r2, #0
 80458a8:	f04f 0300 	mov.w	r3, #0
 80458ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80458b0:	4649      	mov	r1, r9
 80458b2:	008b      	lsls	r3, r1, #2
 80458b4:	4641      	mov	r1, r8
 80458b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80458ba:	4641      	mov	r1, r8
 80458bc:	008a      	lsls	r2, r1, #2
 80458be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80458c2:	f7fb f979 	bl	8040bb8 <__aeabi_uldivmod>
 80458c6:	4602      	mov	r2, r0
 80458c8:	460b      	mov	r3, r1
 80458ca:	4b39      	ldr	r3, [pc, #228]	; (80459b0 <UART_SetConfig+0x4e4>)
 80458cc:	fba3 1302 	umull	r1, r3, r3, r2
 80458d0:	095b      	lsrs	r3, r3, #5
 80458d2:	2164      	movs	r1, #100	; 0x64
 80458d4:	fb01 f303 	mul.w	r3, r1, r3
 80458d8:	1ad3      	subs	r3, r2, r3
 80458da:	011b      	lsls	r3, r3, #4
 80458dc:	3332      	adds	r3, #50	; 0x32
 80458de:	4a34      	ldr	r2, [pc, #208]	; (80459b0 <UART_SetConfig+0x4e4>)
 80458e0:	fba2 2303 	umull	r2, r3, r2, r3
 80458e4:	095b      	lsrs	r3, r3, #5
 80458e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80458ea:	441c      	add	r4, r3
 80458ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80458f0:	2200      	movs	r2, #0
 80458f2:	673b      	str	r3, [r7, #112]	; 0x70
 80458f4:	677a      	str	r2, [r7, #116]	; 0x74
 80458f6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80458fa:	4642      	mov	r2, r8
 80458fc:	464b      	mov	r3, r9
 80458fe:	1891      	adds	r1, r2, r2
 8045900:	60b9      	str	r1, [r7, #8]
 8045902:	415b      	adcs	r3, r3
 8045904:	60fb      	str	r3, [r7, #12]
 8045906:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 804590a:	4641      	mov	r1, r8
 804590c:	1851      	adds	r1, r2, r1
 804590e:	6039      	str	r1, [r7, #0]
 8045910:	4649      	mov	r1, r9
 8045912:	414b      	adcs	r3, r1
 8045914:	607b      	str	r3, [r7, #4]
 8045916:	f04f 0200 	mov.w	r2, #0
 804591a:	f04f 0300 	mov.w	r3, #0
 804591e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8045922:	4659      	mov	r1, fp
 8045924:	00cb      	lsls	r3, r1, #3
 8045926:	4651      	mov	r1, sl
 8045928:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 804592c:	4651      	mov	r1, sl
 804592e:	00ca      	lsls	r2, r1, #3
 8045930:	4610      	mov	r0, r2
 8045932:	4619      	mov	r1, r3
 8045934:	4603      	mov	r3, r0
 8045936:	4642      	mov	r2, r8
 8045938:	189b      	adds	r3, r3, r2
 804593a:	66bb      	str	r3, [r7, #104]	; 0x68
 804593c:	464b      	mov	r3, r9
 804593e:	460a      	mov	r2, r1
 8045940:	eb42 0303 	adc.w	r3, r2, r3
 8045944:	66fb      	str	r3, [r7, #108]	; 0x6c
 8045946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 804594a:	685b      	ldr	r3, [r3, #4]
 804594c:	2200      	movs	r2, #0
 804594e:	663b      	str	r3, [r7, #96]	; 0x60
 8045950:	667a      	str	r2, [r7, #100]	; 0x64
 8045952:	f04f 0200 	mov.w	r2, #0
 8045956:	f04f 0300 	mov.w	r3, #0
 804595a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 804595e:	4649      	mov	r1, r9
 8045960:	008b      	lsls	r3, r1, #2
 8045962:	4641      	mov	r1, r8
 8045964:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8045968:	4641      	mov	r1, r8
 804596a:	008a      	lsls	r2, r1, #2
 804596c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8045970:	f7fb f922 	bl	8040bb8 <__aeabi_uldivmod>
 8045974:	4602      	mov	r2, r0
 8045976:	460b      	mov	r3, r1
 8045978:	4b0d      	ldr	r3, [pc, #52]	; (80459b0 <UART_SetConfig+0x4e4>)
 804597a:	fba3 1302 	umull	r1, r3, r3, r2
 804597e:	095b      	lsrs	r3, r3, #5
 8045980:	2164      	movs	r1, #100	; 0x64
 8045982:	fb01 f303 	mul.w	r3, r1, r3
 8045986:	1ad3      	subs	r3, r2, r3
 8045988:	011b      	lsls	r3, r3, #4
 804598a:	3332      	adds	r3, #50	; 0x32
 804598c:	4a08      	ldr	r2, [pc, #32]	; (80459b0 <UART_SetConfig+0x4e4>)
 804598e:	fba2 2303 	umull	r2, r3, r2, r3
 8045992:	095b      	lsrs	r3, r3, #5
 8045994:	f003 020f 	and.w	r2, r3, #15
 8045998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 804599c:	681b      	ldr	r3, [r3, #0]
 804599e:	4422      	add	r2, r4
 80459a0:	609a      	str	r2, [r3, #8]
}
 80459a2:	bf00      	nop
 80459a4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80459a8:	46bd      	mov	sp, r7
 80459aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80459ae:	bf00      	nop
 80459b0:	51eb851f 	.word	0x51eb851f

080459b4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80459b4:	b480      	push	{r7}
 80459b6:	b085      	sub	sp, #20
 80459b8:	af00      	add	r7, sp, #0
 80459ba:	4603      	mov	r3, r0
 80459bc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80459be:	2300      	movs	r3, #0
 80459c0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80459c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80459c6:	2b84      	cmp	r3, #132	; 0x84
 80459c8:	d005      	beq.n	80459d6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80459ca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80459ce:	68fb      	ldr	r3, [r7, #12]
 80459d0:	4413      	add	r3, r2
 80459d2:	3303      	adds	r3, #3
 80459d4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80459d6:	68fb      	ldr	r3, [r7, #12]
}
 80459d8:	4618      	mov	r0, r3
 80459da:	3714      	adds	r7, #20
 80459dc:	46bd      	mov	sp, r7
 80459de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80459e2:	4770      	bx	lr

080459e4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80459e4:	b580      	push	{r7, lr}
 80459e6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80459e8:	f000 faf6 	bl	8045fd8 <vTaskStartScheduler>
  
  return osOK;
 80459ec:	2300      	movs	r3, #0
}
 80459ee:	4618      	mov	r0, r3
 80459f0:	bd80      	pop	{r7, pc}

080459f2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80459f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80459f4:	b089      	sub	sp, #36	; 0x24
 80459f6:	af04      	add	r7, sp, #16
 80459f8:	6078      	str	r0, [r7, #4]
 80459fa:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80459fc:	687b      	ldr	r3, [r7, #4]
 80459fe:	695b      	ldr	r3, [r3, #20]
 8045a00:	2b00      	cmp	r3, #0
 8045a02:	d020      	beq.n	8045a46 <osThreadCreate+0x54>
 8045a04:	687b      	ldr	r3, [r7, #4]
 8045a06:	699b      	ldr	r3, [r3, #24]
 8045a08:	2b00      	cmp	r3, #0
 8045a0a:	d01c      	beq.n	8045a46 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8045a0c:	687b      	ldr	r3, [r7, #4]
 8045a0e:	685c      	ldr	r4, [r3, #4]
 8045a10:	687b      	ldr	r3, [r7, #4]
 8045a12:	681d      	ldr	r5, [r3, #0]
 8045a14:	687b      	ldr	r3, [r7, #4]
 8045a16:	691e      	ldr	r6, [r3, #16]
 8045a18:	687b      	ldr	r3, [r7, #4]
 8045a1a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8045a1e:	4618      	mov	r0, r3
 8045a20:	f7ff ffc8 	bl	80459b4 <makeFreeRtosPriority>
 8045a24:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8045a26:	687b      	ldr	r3, [r7, #4]
 8045a28:	695b      	ldr	r3, [r3, #20]
 8045a2a:	687a      	ldr	r2, [r7, #4]
 8045a2c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8045a2e:	9202      	str	r2, [sp, #8]
 8045a30:	9301      	str	r3, [sp, #4]
 8045a32:	9100      	str	r1, [sp, #0]
 8045a34:	683b      	ldr	r3, [r7, #0]
 8045a36:	4632      	mov	r2, r6
 8045a38:	4629      	mov	r1, r5
 8045a3a:	4620      	mov	r0, r4
 8045a3c:	f000 f8ed 	bl	8045c1a <xTaskCreateStatic>
 8045a40:	4603      	mov	r3, r0
 8045a42:	60fb      	str	r3, [r7, #12]
 8045a44:	e01c      	b.n	8045a80 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8045a46:	687b      	ldr	r3, [r7, #4]
 8045a48:	685c      	ldr	r4, [r3, #4]
 8045a4a:	687b      	ldr	r3, [r7, #4]
 8045a4c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8045a4e:	687b      	ldr	r3, [r7, #4]
 8045a50:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8045a52:	b29e      	uxth	r6, r3
 8045a54:	687b      	ldr	r3, [r7, #4]
 8045a56:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8045a5a:	4618      	mov	r0, r3
 8045a5c:	f7ff ffaa 	bl	80459b4 <makeFreeRtosPriority>
 8045a60:	4602      	mov	r2, r0
 8045a62:	f107 030c 	add.w	r3, r7, #12
 8045a66:	9301      	str	r3, [sp, #4]
 8045a68:	9200      	str	r2, [sp, #0]
 8045a6a:	683b      	ldr	r3, [r7, #0]
 8045a6c:	4632      	mov	r2, r6
 8045a6e:	4629      	mov	r1, r5
 8045a70:	4620      	mov	r0, r4
 8045a72:	f000 f92f 	bl	8045cd4 <xTaskCreate>
 8045a76:	4603      	mov	r3, r0
 8045a78:	2b01      	cmp	r3, #1
 8045a7a:	d001      	beq.n	8045a80 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8045a7c:	2300      	movs	r3, #0
 8045a7e:	e000      	b.n	8045a82 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8045a80:	68fb      	ldr	r3, [r7, #12]
}
 8045a82:	4618      	mov	r0, r3
 8045a84:	3714      	adds	r7, #20
 8045a86:	46bd      	mov	sp, r7
 8045a88:	bdf0      	pop	{r4, r5, r6, r7, pc}

08045a8a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8045a8a:	b580      	push	{r7, lr}
 8045a8c:	b084      	sub	sp, #16
 8045a8e:	af00      	add	r7, sp, #0
 8045a90:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8045a92:	687b      	ldr	r3, [r7, #4]
 8045a94:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8045a96:	68fb      	ldr	r3, [r7, #12]
 8045a98:	2b00      	cmp	r3, #0
 8045a9a:	d001      	beq.n	8045aa0 <osDelay+0x16>
 8045a9c:	68fb      	ldr	r3, [r7, #12]
 8045a9e:	e000      	b.n	8045aa2 <osDelay+0x18>
 8045aa0:	2301      	movs	r3, #1
 8045aa2:	4618      	mov	r0, r3
 8045aa4:	f000 fa64 	bl	8045f70 <vTaskDelay>
  
  return osOK;
 8045aa8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8045aaa:	4618      	mov	r0, r3
 8045aac:	3710      	adds	r7, #16
 8045aae:	46bd      	mov	sp, r7
 8045ab0:	bd80      	pop	{r7, pc}

08045ab2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8045ab2:	b480      	push	{r7}
 8045ab4:	b083      	sub	sp, #12
 8045ab6:	af00      	add	r7, sp, #0
 8045ab8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8045aba:	687b      	ldr	r3, [r7, #4]
 8045abc:	f103 0208 	add.w	r2, r3, #8
 8045ac0:	687b      	ldr	r3, [r7, #4]
 8045ac2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8045ac4:	687b      	ldr	r3, [r7, #4]
 8045ac6:	f04f 32ff 	mov.w	r2, #4294967295
 8045aca:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8045acc:	687b      	ldr	r3, [r7, #4]
 8045ace:	f103 0208 	add.w	r2, r3, #8
 8045ad2:	687b      	ldr	r3, [r7, #4]
 8045ad4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8045ad6:	687b      	ldr	r3, [r7, #4]
 8045ad8:	f103 0208 	add.w	r2, r3, #8
 8045adc:	687b      	ldr	r3, [r7, #4]
 8045ade:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8045ae0:	687b      	ldr	r3, [r7, #4]
 8045ae2:	2200      	movs	r2, #0
 8045ae4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8045ae6:	bf00      	nop
 8045ae8:	370c      	adds	r7, #12
 8045aea:	46bd      	mov	sp, r7
 8045aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045af0:	4770      	bx	lr

08045af2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8045af2:	b480      	push	{r7}
 8045af4:	b083      	sub	sp, #12
 8045af6:	af00      	add	r7, sp, #0
 8045af8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8045afa:	687b      	ldr	r3, [r7, #4]
 8045afc:	2200      	movs	r2, #0
 8045afe:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8045b00:	bf00      	nop
 8045b02:	370c      	adds	r7, #12
 8045b04:	46bd      	mov	sp, r7
 8045b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045b0a:	4770      	bx	lr

08045b0c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8045b0c:	b480      	push	{r7}
 8045b0e:	b085      	sub	sp, #20
 8045b10:	af00      	add	r7, sp, #0
 8045b12:	6078      	str	r0, [r7, #4]
 8045b14:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8045b16:	687b      	ldr	r3, [r7, #4]
 8045b18:	685b      	ldr	r3, [r3, #4]
 8045b1a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8045b1c:	683b      	ldr	r3, [r7, #0]
 8045b1e:	68fa      	ldr	r2, [r7, #12]
 8045b20:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8045b22:	68fb      	ldr	r3, [r7, #12]
 8045b24:	689a      	ldr	r2, [r3, #8]
 8045b26:	683b      	ldr	r3, [r7, #0]
 8045b28:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8045b2a:	68fb      	ldr	r3, [r7, #12]
 8045b2c:	689b      	ldr	r3, [r3, #8]
 8045b2e:	683a      	ldr	r2, [r7, #0]
 8045b30:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8045b32:	68fb      	ldr	r3, [r7, #12]
 8045b34:	683a      	ldr	r2, [r7, #0]
 8045b36:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8045b38:	683b      	ldr	r3, [r7, #0]
 8045b3a:	687a      	ldr	r2, [r7, #4]
 8045b3c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8045b3e:	687b      	ldr	r3, [r7, #4]
 8045b40:	681b      	ldr	r3, [r3, #0]
 8045b42:	1c5a      	adds	r2, r3, #1
 8045b44:	687b      	ldr	r3, [r7, #4]
 8045b46:	601a      	str	r2, [r3, #0]
}
 8045b48:	bf00      	nop
 8045b4a:	3714      	adds	r7, #20
 8045b4c:	46bd      	mov	sp, r7
 8045b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045b52:	4770      	bx	lr

08045b54 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8045b54:	b480      	push	{r7}
 8045b56:	b085      	sub	sp, #20
 8045b58:	af00      	add	r7, sp, #0
 8045b5a:	6078      	str	r0, [r7, #4]
 8045b5c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8045b5e:	683b      	ldr	r3, [r7, #0]
 8045b60:	681b      	ldr	r3, [r3, #0]
 8045b62:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8045b64:	68bb      	ldr	r3, [r7, #8]
 8045b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8045b6a:	d103      	bne.n	8045b74 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8045b6c:	687b      	ldr	r3, [r7, #4]
 8045b6e:	691b      	ldr	r3, [r3, #16]
 8045b70:	60fb      	str	r3, [r7, #12]
 8045b72:	e00c      	b.n	8045b8e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8045b74:	687b      	ldr	r3, [r7, #4]
 8045b76:	3308      	adds	r3, #8
 8045b78:	60fb      	str	r3, [r7, #12]
 8045b7a:	e002      	b.n	8045b82 <vListInsert+0x2e>
 8045b7c:	68fb      	ldr	r3, [r7, #12]
 8045b7e:	685b      	ldr	r3, [r3, #4]
 8045b80:	60fb      	str	r3, [r7, #12]
 8045b82:	68fb      	ldr	r3, [r7, #12]
 8045b84:	685b      	ldr	r3, [r3, #4]
 8045b86:	681b      	ldr	r3, [r3, #0]
 8045b88:	68ba      	ldr	r2, [r7, #8]
 8045b8a:	429a      	cmp	r2, r3
 8045b8c:	d2f6      	bcs.n	8045b7c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8045b8e:	68fb      	ldr	r3, [r7, #12]
 8045b90:	685a      	ldr	r2, [r3, #4]
 8045b92:	683b      	ldr	r3, [r7, #0]
 8045b94:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8045b96:	683b      	ldr	r3, [r7, #0]
 8045b98:	685b      	ldr	r3, [r3, #4]
 8045b9a:	683a      	ldr	r2, [r7, #0]
 8045b9c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8045b9e:	683b      	ldr	r3, [r7, #0]
 8045ba0:	68fa      	ldr	r2, [r7, #12]
 8045ba2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8045ba4:	68fb      	ldr	r3, [r7, #12]
 8045ba6:	683a      	ldr	r2, [r7, #0]
 8045ba8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8045baa:	683b      	ldr	r3, [r7, #0]
 8045bac:	687a      	ldr	r2, [r7, #4]
 8045bae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8045bb0:	687b      	ldr	r3, [r7, #4]
 8045bb2:	681b      	ldr	r3, [r3, #0]
 8045bb4:	1c5a      	adds	r2, r3, #1
 8045bb6:	687b      	ldr	r3, [r7, #4]
 8045bb8:	601a      	str	r2, [r3, #0]
}
 8045bba:	bf00      	nop
 8045bbc:	3714      	adds	r7, #20
 8045bbe:	46bd      	mov	sp, r7
 8045bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045bc4:	4770      	bx	lr

08045bc6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8045bc6:	b480      	push	{r7}
 8045bc8:	b085      	sub	sp, #20
 8045bca:	af00      	add	r7, sp, #0
 8045bcc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8045bce:	687b      	ldr	r3, [r7, #4]
 8045bd0:	691b      	ldr	r3, [r3, #16]
 8045bd2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8045bd4:	687b      	ldr	r3, [r7, #4]
 8045bd6:	685b      	ldr	r3, [r3, #4]
 8045bd8:	687a      	ldr	r2, [r7, #4]
 8045bda:	6892      	ldr	r2, [r2, #8]
 8045bdc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8045bde:	687b      	ldr	r3, [r7, #4]
 8045be0:	689b      	ldr	r3, [r3, #8]
 8045be2:	687a      	ldr	r2, [r7, #4]
 8045be4:	6852      	ldr	r2, [r2, #4]
 8045be6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8045be8:	68fb      	ldr	r3, [r7, #12]
 8045bea:	685b      	ldr	r3, [r3, #4]
 8045bec:	687a      	ldr	r2, [r7, #4]
 8045bee:	429a      	cmp	r2, r3
 8045bf0:	d103      	bne.n	8045bfa <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8045bf2:	687b      	ldr	r3, [r7, #4]
 8045bf4:	689a      	ldr	r2, [r3, #8]
 8045bf6:	68fb      	ldr	r3, [r7, #12]
 8045bf8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8045bfa:	687b      	ldr	r3, [r7, #4]
 8045bfc:	2200      	movs	r2, #0
 8045bfe:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8045c00:	68fb      	ldr	r3, [r7, #12]
 8045c02:	681b      	ldr	r3, [r3, #0]
 8045c04:	1e5a      	subs	r2, r3, #1
 8045c06:	68fb      	ldr	r3, [r7, #12]
 8045c08:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8045c0a:	68fb      	ldr	r3, [r7, #12]
 8045c0c:	681b      	ldr	r3, [r3, #0]
}
 8045c0e:	4618      	mov	r0, r3
 8045c10:	3714      	adds	r7, #20
 8045c12:	46bd      	mov	sp, r7
 8045c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045c18:	4770      	bx	lr

08045c1a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8045c1a:	b580      	push	{r7, lr}
 8045c1c:	b08e      	sub	sp, #56	; 0x38
 8045c1e:	af04      	add	r7, sp, #16
 8045c20:	60f8      	str	r0, [r7, #12]
 8045c22:	60b9      	str	r1, [r7, #8]
 8045c24:	607a      	str	r2, [r7, #4]
 8045c26:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8045c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8045c2a:	2b00      	cmp	r3, #0
 8045c2c:	d10a      	bne.n	8045c44 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8045c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8045c32:	f383 8811 	msr	BASEPRI, r3
 8045c36:	f3bf 8f6f 	isb	sy
 8045c3a:	f3bf 8f4f 	dsb	sy
 8045c3e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8045c40:	bf00      	nop
 8045c42:	e7fe      	b.n	8045c42 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8045c44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8045c46:	2b00      	cmp	r3, #0
 8045c48:	d10a      	bne.n	8045c60 <xTaskCreateStatic+0x46>
	__asm volatile
 8045c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8045c4e:	f383 8811 	msr	BASEPRI, r3
 8045c52:	f3bf 8f6f 	isb	sy
 8045c56:	f3bf 8f4f 	dsb	sy
 8045c5a:	61fb      	str	r3, [r7, #28]
}
 8045c5c:	bf00      	nop
 8045c5e:	e7fe      	b.n	8045c5e <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8045c60:	23b4      	movs	r3, #180	; 0xb4
 8045c62:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8045c64:	693b      	ldr	r3, [r7, #16]
 8045c66:	2bb4      	cmp	r3, #180	; 0xb4
 8045c68:	d00a      	beq.n	8045c80 <xTaskCreateStatic+0x66>
	__asm volatile
 8045c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8045c6e:	f383 8811 	msr	BASEPRI, r3
 8045c72:	f3bf 8f6f 	isb	sy
 8045c76:	f3bf 8f4f 	dsb	sy
 8045c7a:	61bb      	str	r3, [r7, #24]
}
 8045c7c:	bf00      	nop
 8045c7e:	e7fe      	b.n	8045c7e <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8045c80:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8045c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8045c84:	2b00      	cmp	r3, #0
 8045c86:	d01e      	beq.n	8045cc6 <xTaskCreateStatic+0xac>
 8045c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8045c8a:	2b00      	cmp	r3, #0
 8045c8c:	d01b      	beq.n	8045cc6 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8045c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8045c90:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8045c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8045c94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8045c96:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8045c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8045c9a:	2202      	movs	r2, #2
 8045c9c:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8045ca0:	2300      	movs	r3, #0
 8045ca2:	9303      	str	r3, [sp, #12]
 8045ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8045ca6:	9302      	str	r3, [sp, #8]
 8045ca8:	f107 0314 	add.w	r3, r7, #20
 8045cac:	9301      	str	r3, [sp, #4]
 8045cae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045cb0:	9300      	str	r3, [sp, #0]
 8045cb2:	683b      	ldr	r3, [r7, #0]
 8045cb4:	687a      	ldr	r2, [r7, #4]
 8045cb6:	68b9      	ldr	r1, [r7, #8]
 8045cb8:	68f8      	ldr	r0, [r7, #12]
 8045cba:	f000 f851 	bl	8045d60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8045cbe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8045cc0:	f000 f8ec 	bl	8045e9c <prvAddNewTaskToReadyList>
 8045cc4:	e001      	b.n	8045cca <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8045cc6:	2300      	movs	r3, #0
 8045cc8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8045cca:	697b      	ldr	r3, [r7, #20]
	}
 8045ccc:	4618      	mov	r0, r3
 8045cce:	3728      	adds	r7, #40	; 0x28
 8045cd0:	46bd      	mov	sp, r7
 8045cd2:	bd80      	pop	{r7, pc}

08045cd4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8045cd4:	b580      	push	{r7, lr}
 8045cd6:	b08c      	sub	sp, #48	; 0x30
 8045cd8:	af04      	add	r7, sp, #16
 8045cda:	60f8      	str	r0, [r7, #12]
 8045cdc:	60b9      	str	r1, [r7, #8]
 8045cde:	603b      	str	r3, [r7, #0]
 8045ce0:	4613      	mov	r3, r2
 8045ce2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8045ce4:	88fb      	ldrh	r3, [r7, #6]
 8045ce6:	009b      	lsls	r3, r3, #2
 8045ce8:	4618      	mov	r0, r3
 8045cea:	f000 fef5 	bl	8046ad8 <pvPortMalloc>
 8045cee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8045cf0:	697b      	ldr	r3, [r7, #20]
 8045cf2:	2b00      	cmp	r3, #0
 8045cf4:	d00e      	beq.n	8045d14 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8045cf6:	20b4      	movs	r0, #180	; 0xb4
 8045cf8:	f000 feee 	bl	8046ad8 <pvPortMalloc>
 8045cfc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8045cfe:	69fb      	ldr	r3, [r7, #28]
 8045d00:	2b00      	cmp	r3, #0
 8045d02:	d003      	beq.n	8045d0c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8045d04:	69fb      	ldr	r3, [r7, #28]
 8045d06:	697a      	ldr	r2, [r7, #20]
 8045d08:	631a      	str	r2, [r3, #48]	; 0x30
 8045d0a:	e005      	b.n	8045d18 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8045d0c:	6978      	ldr	r0, [r7, #20]
 8045d0e:	f000 ffaf 	bl	8046c70 <vPortFree>
 8045d12:	e001      	b.n	8045d18 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8045d14:	2300      	movs	r3, #0
 8045d16:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8045d18:	69fb      	ldr	r3, [r7, #28]
 8045d1a:	2b00      	cmp	r3, #0
 8045d1c:	d017      	beq.n	8045d4e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8045d1e:	69fb      	ldr	r3, [r7, #28]
 8045d20:	2200      	movs	r2, #0
 8045d22:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8045d26:	88fa      	ldrh	r2, [r7, #6]
 8045d28:	2300      	movs	r3, #0
 8045d2a:	9303      	str	r3, [sp, #12]
 8045d2c:	69fb      	ldr	r3, [r7, #28]
 8045d2e:	9302      	str	r3, [sp, #8]
 8045d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8045d32:	9301      	str	r3, [sp, #4]
 8045d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8045d36:	9300      	str	r3, [sp, #0]
 8045d38:	683b      	ldr	r3, [r7, #0]
 8045d3a:	68b9      	ldr	r1, [r7, #8]
 8045d3c:	68f8      	ldr	r0, [r7, #12]
 8045d3e:	f000 f80f 	bl	8045d60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8045d42:	69f8      	ldr	r0, [r7, #28]
 8045d44:	f000 f8aa 	bl	8045e9c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8045d48:	2301      	movs	r3, #1
 8045d4a:	61bb      	str	r3, [r7, #24]
 8045d4c:	e002      	b.n	8045d54 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8045d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8045d52:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8045d54:	69bb      	ldr	r3, [r7, #24]
	}
 8045d56:	4618      	mov	r0, r3
 8045d58:	3720      	adds	r7, #32
 8045d5a:	46bd      	mov	sp, r7
 8045d5c:	bd80      	pop	{r7, pc}
	...

08045d60 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8045d60:	b580      	push	{r7, lr}
 8045d62:	b088      	sub	sp, #32
 8045d64:	af00      	add	r7, sp, #0
 8045d66:	60f8      	str	r0, [r7, #12]
 8045d68:	60b9      	str	r1, [r7, #8]
 8045d6a:	607a      	str	r2, [r7, #4]
 8045d6c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8045d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045d70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8045d72:	687b      	ldr	r3, [r7, #4]
 8045d74:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8045d78:	3b01      	subs	r3, #1
 8045d7a:	009b      	lsls	r3, r3, #2
 8045d7c:	4413      	add	r3, r2
 8045d7e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8045d80:	69bb      	ldr	r3, [r7, #24]
 8045d82:	f023 0307 	bic.w	r3, r3, #7
 8045d86:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8045d88:	69bb      	ldr	r3, [r7, #24]
 8045d8a:	f003 0307 	and.w	r3, r3, #7
 8045d8e:	2b00      	cmp	r3, #0
 8045d90:	d00a      	beq.n	8045da8 <prvInitialiseNewTask+0x48>
	__asm volatile
 8045d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8045d96:	f383 8811 	msr	BASEPRI, r3
 8045d9a:	f3bf 8f6f 	isb	sy
 8045d9e:	f3bf 8f4f 	dsb	sy
 8045da2:	617b      	str	r3, [r7, #20]
}
 8045da4:	bf00      	nop
 8045da6:	e7fe      	b.n	8045da6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8045da8:	68bb      	ldr	r3, [r7, #8]
 8045daa:	2b00      	cmp	r3, #0
 8045dac:	d01f      	beq.n	8045dee <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8045dae:	2300      	movs	r3, #0
 8045db0:	61fb      	str	r3, [r7, #28]
 8045db2:	e012      	b.n	8045dda <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8045db4:	68ba      	ldr	r2, [r7, #8]
 8045db6:	69fb      	ldr	r3, [r7, #28]
 8045db8:	4413      	add	r3, r2
 8045dba:	7819      	ldrb	r1, [r3, #0]
 8045dbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8045dbe:	69fb      	ldr	r3, [r7, #28]
 8045dc0:	4413      	add	r3, r2
 8045dc2:	3334      	adds	r3, #52	; 0x34
 8045dc4:	460a      	mov	r2, r1
 8045dc6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8045dc8:	68ba      	ldr	r2, [r7, #8]
 8045dca:	69fb      	ldr	r3, [r7, #28]
 8045dcc:	4413      	add	r3, r2
 8045dce:	781b      	ldrb	r3, [r3, #0]
 8045dd0:	2b00      	cmp	r3, #0
 8045dd2:	d006      	beq.n	8045de2 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8045dd4:	69fb      	ldr	r3, [r7, #28]
 8045dd6:	3301      	adds	r3, #1
 8045dd8:	61fb      	str	r3, [r7, #28]
 8045dda:	69fb      	ldr	r3, [r7, #28]
 8045ddc:	2b0f      	cmp	r3, #15
 8045dde:	d9e9      	bls.n	8045db4 <prvInitialiseNewTask+0x54>
 8045de0:	e000      	b.n	8045de4 <prvInitialiseNewTask+0x84>
			{
				break;
 8045de2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8045de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045de6:	2200      	movs	r2, #0
 8045de8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8045dec:	e003      	b.n	8045df6 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8045dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045df0:	2200      	movs	r2, #0
 8045df2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8045df6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8045df8:	2b06      	cmp	r3, #6
 8045dfa:	d901      	bls.n	8045e00 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8045dfc:	2306      	movs	r3, #6
 8045dfe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8045e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045e02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8045e04:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8045e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045e08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8045e0a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8045e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045e0e:	2200      	movs	r2, #0
 8045e10:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8045e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045e14:	3304      	adds	r3, #4
 8045e16:	4618      	mov	r0, r3
 8045e18:	f7ff fe6b 	bl	8045af2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8045e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045e1e:	3318      	adds	r3, #24
 8045e20:	4618      	mov	r0, r3
 8045e22:	f7ff fe66 	bl	8045af2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8045e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045e28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8045e2a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8045e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8045e2e:	f1c3 0207 	rsb	r2, r3, #7
 8045e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045e34:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8045e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045e38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8045e3a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8045e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045e3e:	2200      	movs	r2, #0
 8045e40:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8045e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045e46:	2200      	movs	r2, #0
 8045e48:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8045e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045e4e:	334c      	adds	r3, #76	; 0x4c
 8045e50:	2260      	movs	r2, #96	; 0x60
 8045e52:	2100      	movs	r1, #0
 8045e54:	4618      	mov	r0, r3
 8045e56:	f001 f95a 	bl	804710e <memset>
 8045e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045e5c:	4a0c      	ldr	r2, [pc, #48]	; (8045e90 <prvInitialiseNewTask+0x130>)
 8045e5e:	651a      	str	r2, [r3, #80]	; 0x50
 8045e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045e62:	4a0c      	ldr	r2, [pc, #48]	; (8045e94 <prvInitialiseNewTask+0x134>)
 8045e64:	655a      	str	r2, [r3, #84]	; 0x54
 8045e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045e68:	4a0b      	ldr	r2, [pc, #44]	; (8045e98 <prvInitialiseNewTask+0x138>)
 8045e6a:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8045e6c:	683a      	ldr	r2, [r7, #0]
 8045e6e:	68f9      	ldr	r1, [r7, #12]
 8045e70:	69b8      	ldr	r0, [r7, #24]
 8045e72:	f000 fc1f 	bl	80466b4 <pxPortInitialiseStack>
 8045e76:	4602      	mov	r2, r0
 8045e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8045e7a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8045e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8045e7e:	2b00      	cmp	r3, #0
 8045e80:	d002      	beq.n	8045e88 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8045e82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8045e84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8045e86:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8045e88:	bf00      	nop
 8045e8a:	3720      	adds	r7, #32
 8045e8c:	46bd      	mov	sp, r7
 8045e8e:	bd80      	pop	{r7, pc}
 8045e90:	0804a020 	.word	0x0804a020
 8045e94:	0804a040 	.word	0x0804a040
 8045e98:	0804a000 	.word	0x0804a000

08045e9c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8045e9c:	b580      	push	{r7, lr}
 8045e9e:	b082      	sub	sp, #8
 8045ea0:	af00      	add	r7, sp, #0
 8045ea2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8045ea4:	f000 fd36 	bl	8046914 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8045ea8:	4b2a      	ldr	r3, [pc, #168]	; (8045f54 <prvAddNewTaskToReadyList+0xb8>)
 8045eaa:	681b      	ldr	r3, [r3, #0]
 8045eac:	3301      	adds	r3, #1
 8045eae:	4a29      	ldr	r2, [pc, #164]	; (8045f54 <prvAddNewTaskToReadyList+0xb8>)
 8045eb0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8045eb2:	4b29      	ldr	r3, [pc, #164]	; (8045f58 <prvAddNewTaskToReadyList+0xbc>)
 8045eb4:	681b      	ldr	r3, [r3, #0]
 8045eb6:	2b00      	cmp	r3, #0
 8045eb8:	d109      	bne.n	8045ece <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8045eba:	4a27      	ldr	r2, [pc, #156]	; (8045f58 <prvAddNewTaskToReadyList+0xbc>)
 8045ebc:	687b      	ldr	r3, [r7, #4]
 8045ebe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8045ec0:	4b24      	ldr	r3, [pc, #144]	; (8045f54 <prvAddNewTaskToReadyList+0xb8>)
 8045ec2:	681b      	ldr	r3, [r3, #0]
 8045ec4:	2b01      	cmp	r3, #1
 8045ec6:	d110      	bne.n	8045eea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8045ec8:	f000 facc 	bl	8046464 <prvInitialiseTaskLists>
 8045ecc:	e00d      	b.n	8045eea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8045ece:	4b23      	ldr	r3, [pc, #140]	; (8045f5c <prvAddNewTaskToReadyList+0xc0>)
 8045ed0:	681b      	ldr	r3, [r3, #0]
 8045ed2:	2b00      	cmp	r3, #0
 8045ed4:	d109      	bne.n	8045eea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8045ed6:	4b20      	ldr	r3, [pc, #128]	; (8045f58 <prvAddNewTaskToReadyList+0xbc>)
 8045ed8:	681b      	ldr	r3, [r3, #0]
 8045eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8045edc:	687b      	ldr	r3, [r7, #4]
 8045ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8045ee0:	429a      	cmp	r2, r3
 8045ee2:	d802      	bhi.n	8045eea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8045ee4:	4a1c      	ldr	r2, [pc, #112]	; (8045f58 <prvAddNewTaskToReadyList+0xbc>)
 8045ee6:	687b      	ldr	r3, [r7, #4]
 8045ee8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8045eea:	4b1d      	ldr	r3, [pc, #116]	; (8045f60 <prvAddNewTaskToReadyList+0xc4>)
 8045eec:	681b      	ldr	r3, [r3, #0]
 8045eee:	3301      	adds	r3, #1
 8045ef0:	4a1b      	ldr	r2, [pc, #108]	; (8045f60 <prvAddNewTaskToReadyList+0xc4>)
 8045ef2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8045ef4:	687b      	ldr	r3, [r7, #4]
 8045ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8045ef8:	2201      	movs	r2, #1
 8045efa:	409a      	lsls	r2, r3
 8045efc:	4b19      	ldr	r3, [pc, #100]	; (8045f64 <prvAddNewTaskToReadyList+0xc8>)
 8045efe:	681b      	ldr	r3, [r3, #0]
 8045f00:	4313      	orrs	r3, r2
 8045f02:	4a18      	ldr	r2, [pc, #96]	; (8045f64 <prvAddNewTaskToReadyList+0xc8>)
 8045f04:	6013      	str	r3, [r2, #0]
 8045f06:	687b      	ldr	r3, [r7, #4]
 8045f08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8045f0a:	4613      	mov	r3, r2
 8045f0c:	009b      	lsls	r3, r3, #2
 8045f0e:	4413      	add	r3, r2
 8045f10:	009b      	lsls	r3, r3, #2
 8045f12:	4a15      	ldr	r2, [pc, #84]	; (8045f68 <prvAddNewTaskToReadyList+0xcc>)
 8045f14:	441a      	add	r2, r3
 8045f16:	687b      	ldr	r3, [r7, #4]
 8045f18:	3304      	adds	r3, #4
 8045f1a:	4619      	mov	r1, r3
 8045f1c:	4610      	mov	r0, r2
 8045f1e:	f7ff fdf5 	bl	8045b0c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8045f22:	f000 fd27 	bl	8046974 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8045f26:	4b0d      	ldr	r3, [pc, #52]	; (8045f5c <prvAddNewTaskToReadyList+0xc0>)
 8045f28:	681b      	ldr	r3, [r3, #0]
 8045f2a:	2b00      	cmp	r3, #0
 8045f2c:	d00e      	beq.n	8045f4c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8045f2e:	4b0a      	ldr	r3, [pc, #40]	; (8045f58 <prvAddNewTaskToReadyList+0xbc>)
 8045f30:	681b      	ldr	r3, [r3, #0]
 8045f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8045f34:	687b      	ldr	r3, [r7, #4]
 8045f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8045f38:	429a      	cmp	r2, r3
 8045f3a:	d207      	bcs.n	8045f4c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8045f3c:	4b0b      	ldr	r3, [pc, #44]	; (8045f6c <prvAddNewTaskToReadyList+0xd0>)
 8045f3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8045f42:	601a      	str	r2, [r3, #0]
 8045f44:	f3bf 8f4f 	dsb	sy
 8045f48:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8045f4c:	bf00      	nop
 8045f4e:	3708      	adds	r7, #8
 8045f50:	46bd      	mov	sp, r7
 8045f52:	bd80      	pop	{r7, pc}
 8045f54:	20000764 	.word	0x20000764
 8045f58:	20000664 	.word	0x20000664
 8045f5c:	20000770 	.word	0x20000770
 8045f60:	20000780 	.word	0x20000780
 8045f64:	2000076c 	.word	0x2000076c
 8045f68:	20000668 	.word	0x20000668
 8045f6c:	e000ed04 	.word	0xe000ed04

08045f70 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8045f70:	b580      	push	{r7, lr}
 8045f72:	b084      	sub	sp, #16
 8045f74:	af00      	add	r7, sp, #0
 8045f76:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8045f78:	2300      	movs	r3, #0
 8045f7a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8045f7c:	687b      	ldr	r3, [r7, #4]
 8045f7e:	2b00      	cmp	r3, #0
 8045f80:	d017      	beq.n	8045fb2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8045f82:	4b13      	ldr	r3, [pc, #76]	; (8045fd0 <vTaskDelay+0x60>)
 8045f84:	681b      	ldr	r3, [r3, #0]
 8045f86:	2b00      	cmp	r3, #0
 8045f88:	d00a      	beq.n	8045fa0 <vTaskDelay+0x30>
	__asm volatile
 8045f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8045f8e:	f383 8811 	msr	BASEPRI, r3
 8045f92:	f3bf 8f6f 	isb	sy
 8045f96:	f3bf 8f4f 	dsb	sy
 8045f9a:	60bb      	str	r3, [r7, #8]
}
 8045f9c:	bf00      	nop
 8045f9e:	e7fe      	b.n	8045f9e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8045fa0:	f000 f884 	bl	80460ac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8045fa4:	2100      	movs	r1, #0
 8045fa6:	6878      	ldr	r0, [r7, #4]
 8045fa8:	f000 fb1e 	bl	80465e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8045fac:	f000 f88c 	bl	80460c8 <xTaskResumeAll>
 8045fb0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8045fb2:	68fb      	ldr	r3, [r7, #12]
 8045fb4:	2b00      	cmp	r3, #0
 8045fb6:	d107      	bne.n	8045fc8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8045fb8:	4b06      	ldr	r3, [pc, #24]	; (8045fd4 <vTaskDelay+0x64>)
 8045fba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8045fbe:	601a      	str	r2, [r3, #0]
 8045fc0:	f3bf 8f4f 	dsb	sy
 8045fc4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8045fc8:	bf00      	nop
 8045fca:	3710      	adds	r7, #16
 8045fcc:	46bd      	mov	sp, r7
 8045fce:	bd80      	pop	{r7, pc}
 8045fd0:	2000078c 	.word	0x2000078c
 8045fd4:	e000ed04 	.word	0xe000ed04

08045fd8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8045fd8:	b580      	push	{r7, lr}
 8045fda:	b08a      	sub	sp, #40	; 0x28
 8045fdc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8045fde:	2300      	movs	r3, #0
 8045fe0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8045fe2:	2300      	movs	r3, #0
 8045fe4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8045fe6:	463a      	mov	r2, r7
 8045fe8:	1d39      	adds	r1, r7, #4
 8045fea:	f107 0308 	add.w	r3, r7, #8
 8045fee:	4618      	mov	r0, r3
 8045ff0:	f7fb fc76 	bl	80418e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8045ff4:	6839      	ldr	r1, [r7, #0]
 8045ff6:	687b      	ldr	r3, [r7, #4]
 8045ff8:	68ba      	ldr	r2, [r7, #8]
 8045ffa:	9202      	str	r2, [sp, #8]
 8045ffc:	9301      	str	r3, [sp, #4]
 8045ffe:	2300      	movs	r3, #0
 8046000:	9300      	str	r3, [sp, #0]
 8046002:	2300      	movs	r3, #0
 8046004:	460a      	mov	r2, r1
 8046006:	4921      	ldr	r1, [pc, #132]	; (804608c <vTaskStartScheduler+0xb4>)
 8046008:	4821      	ldr	r0, [pc, #132]	; (8046090 <vTaskStartScheduler+0xb8>)
 804600a:	f7ff fe06 	bl	8045c1a <xTaskCreateStatic>
 804600e:	4603      	mov	r3, r0
 8046010:	4a20      	ldr	r2, [pc, #128]	; (8046094 <vTaskStartScheduler+0xbc>)
 8046012:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8046014:	4b1f      	ldr	r3, [pc, #124]	; (8046094 <vTaskStartScheduler+0xbc>)
 8046016:	681b      	ldr	r3, [r3, #0]
 8046018:	2b00      	cmp	r3, #0
 804601a:	d002      	beq.n	8046022 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 804601c:	2301      	movs	r3, #1
 804601e:	617b      	str	r3, [r7, #20]
 8046020:	e001      	b.n	8046026 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8046022:	2300      	movs	r3, #0
 8046024:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8046026:	697b      	ldr	r3, [r7, #20]
 8046028:	2b01      	cmp	r3, #1
 804602a:	d11b      	bne.n	8046064 <vTaskStartScheduler+0x8c>
	__asm volatile
 804602c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8046030:	f383 8811 	msr	BASEPRI, r3
 8046034:	f3bf 8f6f 	isb	sy
 8046038:	f3bf 8f4f 	dsb	sy
 804603c:	613b      	str	r3, [r7, #16]
}
 804603e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8046040:	4b15      	ldr	r3, [pc, #84]	; (8046098 <vTaskStartScheduler+0xc0>)
 8046042:	681b      	ldr	r3, [r3, #0]
 8046044:	334c      	adds	r3, #76	; 0x4c
 8046046:	4a15      	ldr	r2, [pc, #84]	; (804609c <vTaskStartScheduler+0xc4>)
 8046048:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 804604a:	4b15      	ldr	r3, [pc, #84]	; (80460a0 <vTaskStartScheduler+0xc8>)
 804604c:	f04f 32ff 	mov.w	r2, #4294967295
 8046050:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8046052:	4b14      	ldr	r3, [pc, #80]	; (80460a4 <vTaskStartScheduler+0xcc>)
 8046054:	2201      	movs	r2, #1
 8046056:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8046058:	4b13      	ldr	r3, [pc, #76]	; (80460a8 <vTaskStartScheduler+0xd0>)
 804605a:	2200      	movs	r2, #0
 804605c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 804605e:	f000 fbb7 	bl	80467d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8046062:	e00e      	b.n	8046082 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8046064:	697b      	ldr	r3, [r7, #20]
 8046066:	f1b3 3fff 	cmp.w	r3, #4294967295
 804606a:	d10a      	bne.n	8046082 <vTaskStartScheduler+0xaa>
	__asm volatile
 804606c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8046070:	f383 8811 	msr	BASEPRI, r3
 8046074:	f3bf 8f6f 	isb	sy
 8046078:	f3bf 8f4f 	dsb	sy
 804607c:	60fb      	str	r3, [r7, #12]
}
 804607e:	bf00      	nop
 8046080:	e7fe      	b.n	8046080 <vTaskStartScheduler+0xa8>
}
 8046082:	bf00      	nop
 8046084:	3718      	adds	r7, #24
 8046086:	46bd      	mov	sp, r7
 8046088:	bd80      	pop	{r7, pc}
 804608a:	bf00      	nop
 804608c:	08049fd8 	.word	0x08049fd8
 8046090:	08046435 	.word	0x08046435
 8046094:	20000788 	.word	0x20000788
 8046098:	20000664 	.word	0x20000664
 804609c:	20000010 	.word	0x20000010
 80460a0:	20000784 	.word	0x20000784
 80460a4:	20000770 	.word	0x20000770
 80460a8:	20000768 	.word	0x20000768

080460ac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80460ac:	b480      	push	{r7}
 80460ae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80460b0:	4b04      	ldr	r3, [pc, #16]	; (80460c4 <vTaskSuspendAll+0x18>)
 80460b2:	681b      	ldr	r3, [r3, #0]
 80460b4:	3301      	adds	r3, #1
 80460b6:	4a03      	ldr	r2, [pc, #12]	; (80460c4 <vTaskSuspendAll+0x18>)
 80460b8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80460ba:	bf00      	nop
 80460bc:	46bd      	mov	sp, r7
 80460be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80460c2:	4770      	bx	lr
 80460c4:	2000078c 	.word	0x2000078c

080460c8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80460c8:	b580      	push	{r7, lr}
 80460ca:	b084      	sub	sp, #16
 80460cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80460ce:	2300      	movs	r3, #0
 80460d0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80460d2:	2300      	movs	r3, #0
 80460d4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80460d6:	4b41      	ldr	r3, [pc, #260]	; (80461dc <xTaskResumeAll+0x114>)
 80460d8:	681b      	ldr	r3, [r3, #0]
 80460da:	2b00      	cmp	r3, #0
 80460dc:	d10a      	bne.n	80460f4 <xTaskResumeAll+0x2c>
	__asm volatile
 80460de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80460e2:	f383 8811 	msr	BASEPRI, r3
 80460e6:	f3bf 8f6f 	isb	sy
 80460ea:	f3bf 8f4f 	dsb	sy
 80460ee:	603b      	str	r3, [r7, #0]
}
 80460f0:	bf00      	nop
 80460f2:	e7fe      	b.n	80460f2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80460f4:	f000 fc0e 	bl	8046914 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80460f8:	4b38      	ldr	r3, [pc, #224]	; (80461dc <xTaskResumeAll+0x114>)
 80460fa:	681b      	ldr	r3, [r3, #0]
 80460fc:	3b01      	subs	r3, #1
 80460fe:	4a37      	ldr	r2, [pc, #220]	; (80461dc <xTaskResumeAll+0x114>)
 8046100:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8046102:	4b36      	ldr	r3, [pc, #216]	; (80461dc <xTaskResumeAll+0x114>)
 8046104:	681b      	ldr	r3, [r3, #0]
 8046106:	2b00      	cmp	r3, #0
 8046108:	d161      	bne.n	80461ce <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 804610a:	4b35      	ldr	r3, [pc, #212]	; (80461e0 <xTaskResumeAll+0x118>)
 804610c:	681b      	ldr	r3, [r3, #0]
 804610e:	2b00      	cmp	r3, #0
 8046110:	d05d      	beq.n	80461ce <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8046112:	e02e      	b.n	8046172 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8046114:	4b33      	ldr	r3, [pc, #204]	; (80461e4 <xTaskResumeAll+0x11c>)
 8046116:	68db      	ldr	r3, [r3, #12]
 8046118:	68db      	ldr	r3, [r3, #12]
 804611a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 804611c:	68fb      	ldr	r3, [r7, #12]
 804611e:	3318      	adds	r3, #24
 8046120:	4618      	mov	r0, r3
 8046122:	f7ff fd50 	bl	8045bc6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8046126:	68fb      	ldr	r3, [r7, #12]
 8046128:	3304      	adds	r3, #4
 804612a:	4618      	mov	r0, r3
 804612c:	f7ff fd4b 	bl	8045bc6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8046130:	68fb      	ldr	r3, [r7, #12]
 8046132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8046134:	2201      	movs	r2, #1
 8046136:	409a      	lsls	r2, r3
 8046138:	4b2b      	ldr	r3, [pc, #172]	; (80461e8 <xTaskResumeAll+0x120>)
 804613a:	681b      	ldr	r3, [r3, #0]
 804613c:	4313      	orrs	r3, r2
 804613e:	4a2a      	ldr	r2, [pc, #168]	; (80461e8 <xTaskResumeAll+0x120>)
 8046140:	6013      	str	r3, [r2, #0]
 8046142:	68fb      	ldr	r3, [r7, #12]
 8046144:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8046146:	4613      	mov	r3, r2
 8046148:	009b      	lsls	r3, r3, #2
 804614a:	4413      	add	r3, r2
 804614c:	009b      	lsls	r3, r3, #2
 804614e:	4a27      	ldr	r2, [pc, #156]	; (80461ec <xTaskResumeAll+0x124>)
 8046150:	441a      	add	r2, r3
 8046152:	68fb      	ldr	r3, [r7, #12]
 8046154:	3304      	adds	r3, #4
 8046156:	4619      	mov	r1, r3
 8046158:	4610      	mov	r0, r2
 804615a:	f7ff fcd7 	bl	8045b0c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 804615e:	68fb      	ldr	r3, [r7, #12]
 8046160:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8046162:	4b23      	ldr	r3, [pc, #140]	; (80461f0 <xTaskResumeAll+0x128>)
 8046164:	681b      	ldr	r3, [r3, #0]
 8046166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8046168:	429a      	cmp	r2, r3
 804616a:	d302      	bcc.n	8046172 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 804616c:	4b21      	ldr	r3, [pc, #132]	; (80461f4 <xTaskResumeAll+0x12c>)
 804616e:	2201      	movs	r2, #1
 8046170:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8046172:	4b1c      	ldr	r3, [pc, #112]	; (80461e4 <xTaskResumeAll+0x11c>)
 8046174:	681b      	ldr	r3, [r3, #0]
 8046176:	2b00      	cmp	r3, #0
 8046178:	d1cc      	bne.n	8046114 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 804617a:	68fb      	ldr	r3, [r7, #12]
 804617c:	2b00      	cmp	r3, #0
 804617e:	d001      	beq.n	8046184 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8046180:	f000 fa12 	bl	80465a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8046184:	4b1c      	ldr	r3, [pc, #112]	; (80461f8 <xTaskResumeAll+0x130>)
 8046186:	681b      	ldr	r3, [r3, #0]
 8046188:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 804618a:	687b      	ldr	r3, [r7, #4]
 804618c:	2b00      	cmp	r3, #0
 804618e:	d010      	beq.n	80461b2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8046190:	f000 f836 	bl	8046200 <xTaskIncrementTick>
 8046194:	4603      	mov	r3, r0
 8046196:	2b00      	cmp	r3, #0
 8046198:	d002      	beq.n	80461a0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 804619a:	4b16      	ldr	r3, [pc, #88]	; (80461f4 <xTaskResumeAll+0x12c>)
 804619c:	2201      	movs	r2, #1
 804619e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80461a0:	687b      	ldr	r3, [r7, #4]
 80461a2:	3b01      	subs	r3, #1
 80461a4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80461a6:	687b      	ldr	r3, [r7, #4]
 80461a8:	2b00      	cmp	r3, #0
 80461aa:	d1f1      	bne.n	8046190 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80461ac:	4b12      	ldr	r3, [pc, #72]	; (80461f8 <xTaskResumeAll+0x130>)
 80461ae:	2200      	movs	r2, #0
 80461b0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80461b2:	4b10      	ldr	r3, [pc, #64]	; (80461f4 <xTaskResumeAll+0x12c>)
 80461b4:	681b      	ldr	r3, [r3, #0]
 80461b6:	2b00      	cmp	r3, #0
 80461b8:	d009      	beq.n	80461ce <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80461ba:	2301      	movs	r3, #1
 80461bc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80461be:	4b0f      	ldr	r3, [pc, #60]	; (80461fc <xTaskResumeAll+0x134>)
 80461c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80461c4:	601a      	str	r2, [r3, #0]
 80461c6:	f3bf 8f4f 	dsb	sy
 80461ca:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80461ce:	f000 fbd1 	bl	8046974 <vPortExitCritical>

	return xAlreadyYielded;
 80461d2:	68bb      	ldr	r3, [r7, #8]
}
 80461d4:	4618      	mov	r0, r3
 80461d6:	3710      	adds	r7, #16
 80461d8:	46bd      	mov	sp, r7
 80461da:	bd80      	pop	{r7, pc}
 80461dc:	2000078c 	.word	0x2000078c
 80461e0:	20000764 	.word	0x20000764
 80461e4:	20000724 	.word	0x20000724
 80461e8:	2000076c 	.word	0x2000076c
 80461ec:	20000668 	.word	0x20000668
 80461f0:	20000664 	.word	0x20000664
 80461f4:	20000778 	.word	0x20000778
 80461f8:	20000774 	.word	0x20000774
 80461fc:	e000ed04 	.word	0xe000ed04

08046200 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8046200:	b580      	push	{r7, lr}
 8046202:	b086      	sub	sp, #24
 8046204:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8046206:	2300      	movs	r3, #0
 8046208:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 804620a:	4b4e      	ldr	r3, [pc, #312]	; (8046344 <xTaskIncrementTick+0x144>)
 804620c:	681b      	ldr	r3, [r3, #0]
 804620e:	2b00      	cmp	r3, #0
 8046210:	f040 808e 	bne.w	8046330 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8046214:	4b4c      	ldr	r3, [pc, #304]	; (8046348 <xTaskIncrementTick+0x148>)
 8046216:	681b      	ldr	r3, [r3, #0]
 8046218:	3301      	adds	r3, #1
 804621a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 804621c:	4a4a      	ldr	r2, [pc, #296]	; (8046348 <xTaskIncrementTick+0x148>)
 804621e:	693b      	ldr	r3, [r7, #16]
 8046220:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8046222:	693b      	ldr	r3, [r7, #16]
 8046224:	2b00      	cmp	r3, #0
 8046226:	d120      	bne.n	804626a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8046228:	4b48      	ldr	r3, [pc, #288]	; (804634c <xTaskIncrementTick+0x14c>)
 804622a:	681b      	ldr	r3, [r3, #0]
 804622c:	681b      	ldr	r3, [r3, #0]
 804622e:	2b00      	cmp	r3, #0
 8046230:	d00a      	beq.n	8046248 <xTaskIncrementTick+0x48>
	__asm volatile
 8046232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8046236:	f383 8811 	msr	BASEPRI, r3
 804623a:	f3bf 8f6f 	isb	sy
 804623e:	f3bf 8f4f 	dsb	sy
 8046242:	603b      	str	r3, [r7, #0]
}
 8046244:	bf00      	nop
 8046246:	e7fe      	b.n	8046246 <xTaskIncrementTick+0x46>
 8046248:	4b40      	ldr	r3, [pc, #256]	; (804634c <xTaskIncrementTick+0x14c>)
 804624a:	681b      	ldr	r3, [r3, #0]
 804624c:	60fb      	str	r3, [r7, #12]
 804624e:	4b40      	ldr	r3, [pc, #256]	; (8046350 <xTaskIncrementTick+0x150>)
 8046250:	681b      	ldr	r3, [r3, #0]
 8046252:	4a3e      	ldr	r2, [pc, #248]	; (804634c <xTaskIncrementTick+0x14c>)
 8046254:	6013      	str	r3, [r2, #0]
 8046256:	4a3e      	ldr	r2, [pc, #248]	; (8046350 <xTaskIncrementTick+0x150>)
 8046258:	68fb      	ldr	r3, [r7, #12]
 804625a:	6013      	str	r3, [r2, #0]
 804625c:	4b3d      	ldr	r3, [pc, #244]	; (8046354 <xTaskIncrementTick+0x154>)
 804625e:	681b      	ldr	r3, [r3, #0]
 8046260:	3301      	adds	r3, #1
 8046262:	4a3c      	ldr	r2, [pc, #240]	; (8046354 <xTaskIncrementTick+0x154>)
 8046264:	6013      	str	r3, [r2, #0]
 8046266:	f000 f99f 	bl	80465a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 804626a:	4b3b      	ldr	r3, [pc, #236]	; (8046358 <xTaskIncrementTick+0x158>)
 804626c:	681b      	ldr	r3, [r3, #0]
 804626e:	693a      	ldr	r2, [r7, #16]
 8046270:	429a      	cmp	r2, r3
 8046272:	d348      	bcc.n	8046306 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8046274:	4b35      	ldr	r3, [pc, #212]	; (804634c <xTaskIncrementTick+0x14c>)
 8046276:	681b      	ldr	r3, [r3, #0]
 8046278:	681b      	ldr	r3, [r3, #0]
 804627a:	2b00      	cmp	r3, #0
 804627c:	d104      	bne.n	8046288 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 804627e:	4b36      	ldr	r3, [pc, #216]	; (8046358 <xTaskIncrementTick+0x158>)
 8046280:	f04f 32ff 	mov.w	r2, #4294967295
 8046284:	601a      	str	r2, [r3, #0]
					break;
 8046286:	e03e      	b.n	8046306 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8046288:	4b30      	ldr	r3, [pc, #192]	; (804634c <xTaskIncrementTick+0x14c>)
 804628a:	681b      	ldr	r3, [r3, #0]
 804628c:	68db      	ldr	r3, [r3, #12]
 804628e:	68db      	ldr	r3, [r3, #12]
 8046290:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8046292:	68bb      	ldr	r3, [r7, #8]
 8046294:	685b      	ldr	r3, [r3, #4]
 8046296:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8046298:	693a      	ldr	r2, [r7, #16]
 804629a:	687b      	ldr	r3, [r7, #4]
 804629c:	429a      	cmp	r2, r3
 804629e:	d203      	bcs.n	80462a8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80462a0:	4a2d      	ldr	r2, [pc, #180]	; (8046358 <xTaskIncrementTick+0x158>)
 80462a2:	687b      	ldr	r3, [r7, #4]
 80462a4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80462a6:	e02e      	b.n	8046306 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80462a8:	68bb      	ldr	r3, [r7, #8]
 80462aa:	3304      	adds	r3, #4
 80462ac:	4618      	mov	r0, r3
 80462ae:	f7ff fc8a 	bl	8045bc6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80462b2:	68bb      	ldr	r3, [r7, #8]
 80462b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80462b6:	2b00      	cmp	r3, #0
 80462b8:	d004      	beq.n	80462c4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80462ba:	68bb      	ldr	r3, [r7, #8]
 80462bc:	3318      	adds	r3, #24
 80462be:	4618      	mov	r0, r3
 80462c0:	f7ff fc81 	bl	8045bc6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80462c4:	68bb      	ldr	r3, [r7, #8]
 80462c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80462c8:	2201      	movs	r2, #1
 80462ca:	409a      	lsls	r2, r3
 80462cc:	4b23      	ldr	r3, [pc, #140]	; (804635c <xTaskIncrementTick+0x15c>)
 80462ce:	681b      	ldr	r3, [r3, #0]
 80462d0:	4313      	orrs	r3, r2
 80462d2:	4a22      	ldr	r2, [pc, #136]	; (804635c <xTaskIncrementTick+0x15c>)
 80462d4:	6013      	str	r3, [r2, #0]
 80462d6:	68bb      	ldr	r3, [r7, #8]
 80462d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80462da:	4613      	mov	r3, r2
 80462dc:	009b      	lsls	r3, r3, #2
 80462de:	4413      	add	r3, r2
 80462e0:	009b      	lsls	r3, r3, #2
 80462e2:	4a1f      	ldr	r2, [pc, #124]	; (8046360 <xTaskIncrementTick+0x160>)
 80462e4:	441a      	add	r2, r3
 80462e6:	68bb      	ldr	r3, [r7, #8]
 80462e8:	3304      	adds	r3, #4
 80462ea:	4619      	mov	r1, r3
 80462ec:	4610      	mov	r0, r2
 80462ee:	f7ff fc0d 	bl	8045b0c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80462f2:	68bb      	ldr	r3, [r7, #8]
 80462f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80462f6:	4b1b      	ldr	r3, [pc, #108]	; (8046364 <xTaskIncrementTick+0x164>)
 80462f8:	681b      	ldr	r3, [r3, #0]
 80462fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80462fc:	429a      	cmp	r2, r3
 80462fe:	d3b9      	bcc.n	8046274 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8046300:	2301      	movs	r3, #1
 8046302:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8046304:	e7b6      	b.n	8046274 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8046306:	4b17      	ldr	r3, [pc, #92]	; (8046364 <xTaskIncrementTick+0x164>)
 8046308:	681b      	ldr	r3, [r3, #0]
 804630a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 804630c:	4914      	ldr	r1, [pc, #80]	; (8046360 <xTaskIncrementTick+0x160>)
 804630e:	4613      	mov	r3, r2
 8046310:	009b      	lsls	r3, r3, #2
 8046312:	4413      	add	r3, r2
 8046314:	009b      	lsls	r3, r3, #2
 8046316:	440b      	add	r3, r1
 8046318:	681b      	ldr	r3, [r3, #0]
 804631a:	2b01      	cmp	r3, #1
 804631c:	d901      	bls.n	8046322 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 804631e:	2301      	movs	r3, #1
 8046320:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8046322:	4b11      	ldr	r3, [pc, #68]	; (8046368 <xTaskIncrementTick+0x168>)
 8046324:	681b      	ldr	r3, [r3, #0]
 8046326:	2b00      	cmp	r3, #0
 8046328:	d007      	beq.n	804633a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 804632a:	2301      	movs	r3, #1
 804632c:	617b      	str	r3, [r7, #20]
 804632e:	e004      	b.n	804633a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8046330:	4b0e      	ldr	r3, [pc, #56]	; (804636c <xTaskIncrementTick+0x16c>)
 8046332:	681b      	ldr	r3, [r3, #0]
 8046334:	3301      	adds	r3, #1
 8046336:	4a0d      	ldr	r2, [pc, #52]	; (804636c <xTaskIncrementTick+0x16c>)
 8046338:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 804633a:	697b      	ldr	r3, [r7, #20]
}
 804633c:	4618      	mov	r0, r3
 804633e:	3718      	adds	r7, #24
 8046340:	46bd      	mov	sp, r7
 8046342:	bd80      	pop	{r7, pc}
 8046344:	2000078c 	.word	0x2000078c
 8046348:	20000768 	.word	0x20000768
 804634c:	2000071c 	.word	0x2000071c
 8046350:	20000720 	.word	0x20000720
 8046354:	2000077c 	.word	0x2000077c
 8046358:	20000784 	.word	0x20000784
 804635c:	2000076c 	.word	0x2000076c
 8046360:	20000668 	.word	0x20000668
 8046364:	20000664 	.word	0x20000664
 8046368:	20000778 	.word	0x20000778
 804636c:	20000774 	.word	0x20000774

08046370 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8046370:	b480      	push	{r7}
 8046372:	b087      	sub	sp, #28
 8046374:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8046376:	4b29      	ldr	r3, [pc, #164]	; (804641c <vTaskSwitchContext+0xac>)
 8046378:	681b      	ldr	r3, [r3, #0]
 804637a:	2b00      	cmp	r3, #0
 804637c:	d003      	beq.n	8046386 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 804637e:	4b28      	ldr	r3, [pc, #160]	; (8046420 <vTaskSwitchContext+0xb0>)
 8046380:	2201      	movs	r2, #1
 8046382:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8046384:	e044      	b.n	8046410 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8046386:	4b26      	ldr	r3, [pc, #152]	; (8046420 <vTaskSwitchContext+0xb0>)
 8046388:	2200      	movs	r2, #0
 804638a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 804638c:	4b25      	ldr	r3, [pc, #148]	; (8046424 <vTaskSwitchContext+0xb4>)
 804638e:	681b      	ldr	r3, [r3, #0]
 8046390:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8046392:	68fb      	ldr	r3, [r7, #12]
 8046394:	fab3 f383 	clz	r3, r3
 8046398:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 804639a:	7afb      	ldrb	r3, [r7, #11]
 804639c:	f1c3 031f 	rsb	r3, r3, #31
 80463a0:	617b      	str	r3, [r7, #20]
 80463a2:	4921      	ldr	r1, [pc, #132]	; (8046428 <vTaskSwitchContext+0xb8>)
 80463a4:	697a      	ldr	r2, [r7, #20]
 80463a6:	4613      	mov	r3, r2
 80463a8:	009b      	lsls	r3, r3, #2
 80463aa:	4413      	add	r3, r2
 80463ac:	009b      	lsls	r3, r3, #2
 80463ae:	440b      	add	r3, r1
 80463b0:	681b      	ldr	r3, [r3, #0]
 80463b2:	2b00      	cmp	r3, #0
 80463b4:	d10a      	bne.n	80463cc <vTaskSwitchContext+0x5c>
	__asm volatile
 80463b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80463ba:	f383 8811 	msr	BASEPRI, r3
 80463be:	f3bf 8f6f 	isb	sy
 80463c2:	f3bf 8f4f 	dsb	sy
 80463c6:	607b      	str	r3, [r7, #4]
}
 80463c8:	bf00      	nop
 80463ca:	e7fe      	b.n	80463ca <vTaskSwitchContext+0x5a>
 80463cc:	697a      	ldr	r2, [r7, #20]
 80463ce:	4613      	mov	r3, r2
 80463d0:	009b      	lsls	r3, r3, #2
 80463d2:	4413      	add	r3, r2
 80463d4:	009b      	lsls	r3, r3, #2
 80463d6:	4a14      	ldr	r2, [pc, #80]	; (8046428 <vTaskSwitchContext+0xb8>)
 80463d8:	4413      	add	r3, r2
 80463da:	613b      	str	r3, [r7, #16]
 80463dc:	693b      	ldr	r3, [r7, #16]
 80463de:	685b      	ldr	r3, [r3, #4]
 80463e0:	685a      	ldr	r2, [r3, #4]
 80463e2:	693b      	ldr	r3, [r7, #16]
 80463e4:	605a      	str	r2, [r3, #4]
 80463e6:	693b      	ldr	r3, [r7, #16]
 80463e8:	685a      	ldr	r2, [r3, #4]
 80463ea:	693b      	ldr	r3, [r7, #16]
 80463ec:	3308      	adds	r3, #8
 80463ee:	429a      	cmp	r2, r3
 80463f0:	d104      	bne.n	80463fc <vTaskSwitchContext+0x8c>
 80463f2:	693b      	ldr	r3, [r7, #16]
 80463f4:	685b      	ldr	r3, [r3, #4]
 80463f6:	685a      	ldr	r2, [r3, #4]
 80463f8:	693b      	ldr	r3, [r7, #16]
 80463fa:	605a      	str	r2, [r3, #4]
 80463fc:	693b      	ldr	r3, [r7, #16]
 80463fe:	685b      	ldr	r3, [r3, #4]
 8046400:	68db      	ldr	r3, [r3, #12]
 8046402:	4a0a      	ldr	r2, [pc, #40]	; (804642c <vTaskSwitchContext+0xbc>)
 8046404:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8046406:	4b09      	ldr	r3, [pc, #36]	; (804642c <vTaskSwitchContext+0xbc>)
 8046408:	681b      	ldr	r3, [r3, #0]
 804640a:	334c      	adds	r3, #76	; 0x4c
 804640c:	4a08      	ldr	r2, [pc, #32]	; (8046430 <vTaskSwitchContext+0xc0>)
 804640e:	6013      	str	r3, [r2, #0]
}
 8046410:	bf00      	nop
 8046412:	371c      	adds	r7, #28
 8046414:	46bd      	mov	sp, r7
 8046416:	f85d 7b04 	ldr.w	r7, [sp], #4
 804641a:	4770      	bx	lr
 804641c:	2000078c 	.word	0x2000078c
 8046420:	20000778 	.word	0x20000778
 8046424:	2000076c 	.word	0x2000076c
 8046428:	20000668 	.word	0x20000668
 804642c:	20000664 	.word	0x20000664
 8046430:	20000010 	.word	0x20000010

08046434 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8046434:	b580      	push	{r7, lr}
 8046436:	b082      	sub	sp, #8
 8046438:	af00      	add	r7, sp, #0
 804643a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 804643c:	f000 f852 	bl	80464e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8046440:	4b06      	ldr	r3, [pc, #24]	; (804645c <prvIdleTask+0x28>)
 8046442:	681b      	ldr	r3, [r3, #0]
 8046444:	2b01      	cmp	r3, #1
 8046446:	d9f9      	bls.n	804643c <prvIdleTask+0x8>
			{
				taskYIELD();
 8046448:	4b05      	ldr	r3, [pc, #20]	; (8046460 <prvIdleTask+0x2c>)
 804644a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 804644e:	601a      	str	r2, [r3, #0]
 8046450:	f3bf 8f4f 	dsb	sy
 8046454:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8046458:	e7f0      	b.n	804643c <prvIdleTask+0x8>
 804645a:	bf00      	nop
 804645c:	20000668 	.word	0x20000668
 8046460:	e000ed04 	.word	0xe000ed04

08046464 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8046464:	b580      	push	{r7, lr}
 8046466:	b082      	sub	sp, #8
 8046468:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 804646a:	2300      	movs	r3, #0
 804646c:	607b      	str	r3, [r7, #4]
 804646e:	e00c      	b.n	804648a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8046470:	687a      	ldr	r2, [r7, #4]
 8046472:	4613      	mov	r3, r2
 8046474:	009b      	lsls	r3, r3, #2
 8046476:	4413      	add	r3, r2
 8046478:	009b      	lsls	r3, r3, #2
 804647a:	4a12      	ldr	r2, [pc, #72]	; (80464c4 <prvInitialiseTaskLists+0x60>)
 804647c:	4413      	add	r3, r2
 804647e:	4618      	mov	r0, r3
 8046480:	f7ff fb17 	bl	8045ab2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8046484:	687b      	ldr	r3, [r7, #4]
 8046486:	3301      	adds	r3, #1
 8046488:	607b      	str	r3, [r7, #4]
 804648a:	687b      	ldr	r3, [r7, #4]
 804648c:	2b06      	cmp	r3, #6
 804648e:	d9ef      	bls.n	8046470 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8046490:	480d      	ldr	r0, [pc, #52]	; (80464c8 <prvInitialiseTaskLists+0x64>)
 8046492:	f7ff fb0e 	bl	8045ab2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8046496:	480d      	ldr	r0, [pc, #52]	; (80464cc <prvInitialiseTaskLists+0x68>)
 8046498:	f7ff fb0b 	bl	8045ab2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 804649c:	480c      	ldr	r0, [pc, #48]	; (80464d0 <prvInitialiseTaskLists+0x6c>)
 804649e:	f7ff fb08 	bl	8045ab2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80464a2:	480c      	ldr	r0, [pc, #48]	; (80464d4 <prvInitialiseTaskLists+0x70>)
 80464a4:	f7ff fb05 	bl	8045ab2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80464a8:	480b      	ldr	r0, [pc, #44]	; (80464d8 <prvInitialiseTaskLists+0x74>)
 80464aa:	f7ff fb02 	bl	8045ab2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80464ae:	4b0b      	ldr	r3, [pc, #44]	; (80464dc <prvInitialiseTaskLists+0x78>)
 80464b0:	4a05      	ldr	r2, [pc, #20]	; (80464c8 <prvInitialiseTaskLists+0x64>)
 80464b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80464b4:	4b0a      	ldr	r3, [pc, #40]	; (80464e0 <prvInitialiseTaskLists+0x7c>)
 80464b6:	4a05      	ldr	r2, [pc, #20]	; (80464cc <prvInitialiseTaskLists+0x68>)
 80464b8:	601a      	str	r2, [r3, #0]
}
 80464ba:	bf00      	nop
 80464bc:	3708      	adds	r7, #8
 80464be:	46bd      	mov	sp, r7
 80464c0:	bd80      	pop	{r7, pc}
 80464c2:	bf00      	nop
 80464c4:	20000668 	.word	0x20000668
 80464c8:	200006f4 	.word	0x200006f4
 80464cc:	20000708 	.word	0x20000708
 80464d0:	20000724 	.word	0x20000724
 80464d4:	20000738 	.word	0x20000738
 80464d8:	20000750 	.word	0x20000750
 80464dc:	2000071c 	.word	0x2000071c
 80464e0:	20000720 	.word	0x20000720

080464e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80464e4:	b580      	push	{r7, lr}
 80464e6:	b082      	sub	sp, #8
 80464e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80464ea:	e019      	b.n	8046520 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80464ec:	f000 fa12 	bl	8046914 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80464f0:	4b10      	ldr	r3, [pc, #64]	; (8046534 <prvCheckTasksWaitingTermination+0x50>)
 80464f2:	68db      	ldr	r3, [r3, #12]
 80464f4:	68db      	ldr	r3, [r3, #12]
 80464f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80464f8:	687b      	ldr	r3, [r7, #4]
 80464fa:	3304      	adds	r3, #4
 80464fc:	4618      	mov	r0, r3
 80464fe:	f7ff fb62 	bl	8045bc6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8046502:	4b0d      	ldr	r3, [pc, #52]	; (8046538 <prvCheckTasksWaitingTermination+0x54>)
 8046504:	681b      	ldr	r3, [r3, #0]
 8046506:	3b01      	subs	r3, #1
 8046508:	4a0b      	ldr	r2, [pc, #44]	; (8046538 <prvCheckTasksWaitingTermination+0x54>)
 804650a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 804650c:	4b0b      	ldr	r3, [pc, #44]	; (804653c <prvCheckTasksWaitingTermination+0x58>)
 804650e:	681b      	ldr	r3, [r3, #0]
 8046510:	3b01      	subs	r3, #1
 8046512:	4a0a      	ldr	r2, [pc, #40]	; (804653c <prvCheckTasksWaitingTermination+0x58>)
 8046514:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8046516:	f000 fa2d 	bl	8046974 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 804651a:	6878      	ldr	r0, [r7, #4]
 804651c:	f000 f810 	bl	8046540 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8046520:	4b06      	ldr	r3, [pc, #24]	; (804653c <prvCheckTasksWaitingTermination+0x58>)
 8046522:	681b      	ldr	r3, [r3, #0]
 8046524:	2b00      	cmp	r3, #0
 8046526:	d1e1      	bne.n	80464ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8046528:	bf00      	nop
 804652a:	bf00      	nop
 804652c:	3708      	adds	r7, #8
 804652e:	46bd      	mov	sp, r7
 8046530:	bd80      	pop	{r7, pc}
 8046532:	bf00      	nop
 8046534:	20000738 	.word	0x20000738
 8046538:	20000764 	.word	0x20000764
 804653c:	2000074c 	.word	0x2000074c

08046540 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8046540:	b580      	push	{r7, lr}
 8046542:	b084      	sub	sp, #16
 8046544:	af00      	add	r7, sp, #0
 8046546:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8046548:	687b      	ldr	r3, [r7, #4]
 804654a:	334c      	adds	r3, #76	; 0x4c
 804654c:	4618      	mov	r0, r3
 804654e:	f001 fb69 	bl	8047c24 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8046552:	687b      	ldr	r3, [r7, #4]
 8046554:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8046558:	2b00      	cmp	r3, #0
 804655a:	d108      	bne.n	804656e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 804655c:	687b      	ldr	r3, [r7, #4]
 804655e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8046560:	4618      	mov	r0, r3
 8046562:	f000 fb85 	bl	8046c70 <vPortFree>
				vPortFree( pxTCB );
 8046566:	6878      	ldr	r0, [r7, #4]
 8046568:	f000 fb82 	bl	8046c70 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 804656c:	e018      	b.n	80465a0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 804656e:	687b      	ldr	r3, [r7, #4]
 8046570:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8046574:	2b01      	cmp	r3, #1
 8046576:	d103      	bne.n	8046580 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8046578:	6878      	ldr	r0, [r7, #4]
 804657a:	f000 fb79 	bl	8046c70 <vPortFree>
	}
 804657e:	e00f      	b.n	80465a0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8046580:	687b      	ldr	r3, [r7, #4]
 8046582:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8046586:	2b02      	cmp	r3, #2
 8046588:	d00a      	beq.n	80465a0 <prvDeleteTCB+0x60>
	__asm volatile
 804658a:	f04f 0350 	mov.w	r3, #80	; 0x50
 804658e:	f383 8811 	msr	BASEPRI, r3
 8046592:	f3bf 8f6f 	isb	sy
 8046596:	f3bf 8f4f 	dsb	sy
 804659a:	60fb      	str	r3, [r7, #12]
}
 804659c:	bf00      	nop
 804659e:	e7fe      	b.n	804659e <prvDeleteTCB+0x5e>
	}
 80465a0:	bf00      	nop
 80465a2:	3710      	adds	r7, #16
 80465a4:	46bd      	mov	sp, r7
 80465a6:	bd80      	pop	{r7, pc}

080465a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80465a8:	b480      	push	{r7}
 80465aa:	b083      	sub	sp, #12
 80465ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80465ae:	4b0c      	ldr	r3, [pc, #48]	; (80465e0 <prvResetNextTaskUnblockTime+0x38>)
 80465b0:	681b      	ldr	r3, [r3, #0]
 80465b2:	681b      	ldr	r3, [r3, #0]
 80465b4:	2b00      	cmp	r3, #0
 80465b6:	d104      	bne.n	80465c2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80465b8:	4b0a      	ldr	r3, [pc, #40]	; (80465e4 <prvResetNextTaskUnblockTime+0x3c>)
 80465ba:	f04f 32ff 	mov.w	r2, #4294967295
 80465be:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80465c0:	e008      	b.n	80465d4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80465c2:	4b07      	ldr	r3, [pc, #28]	; (80465e0 <prvResetNextTaskUnblockTime+0x38>)
 80465c4:	681b      	ldr	r3, [r3, #0]
 80465c6:	68db      	ldr	r3, [r3, #12]
 80465c8:	68db      	ldr	r3, [r3, #12]
 80465ca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80465cc:	687b      	ldr	r3, [r7, #4]
 80465ce:	685b      	ldr	r3, [r3, #4]
 80465d0:	4a04      	ldr	r2, [pc, #16]	; (80465e4 <prvResetNextTaskUnblockTime+0x3c>)
 80465d2:	6013      	str	r3, [r2, #0]
}
 80465d4:	bf00      	nop
 80465d6:	370c      	adds	r7, #12
 80465d8:	46bd      	mov	sp, r7
 80465da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80465de:	4770      	bx	lr
 80465e0:	2000071c 	.word	0x2000071c
 80465e4:	20000784 	.word	0x20000784

080465e8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80465e8:	b580      	push	{r7, lr}
 80465ea:	b084      	sub	sp, #16
 80465ec:	af00      	add	r7, sp, #0
 80465ee:	6078      	str	r0, [r7, #4]
 80465f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80465f2:	4b29      	ldr	r3, [pc, #164]	; (8046698 <prvAddCurrentTaskToDelayedList+0xb0>)
 80465f4:	681b      	ldr	r3, [r3, #0]
 80465f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80465f8:	4b28      	ldr	r3, [pc, #160]	; (804669c <prvAddCurrentTaskToDelayedList+0xb4>)
 80465fa:	681b      	ldr	r3, [r3, #0]
 80465fc:	3304      	adds	r3, #4
 80465fe:	4618      	mov	r0, r3
 8046600:	f7ff fae1 	bl	8045bc6 <uxListRemove>
 8046604:	4603      	mov	r3, r0
 8046606:	2b00      	cmp	r3, #0
 8046608:	d10b      	bne.n	8046622 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 804660a:	4b24      	ldr	r3, [pc, #144]	; (804669c <prvAddCurrentTaskToDelayedList+0xb4>)
 804660c:	681b      	ldr	r3, [r3, #0]
 804660e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8046610:	2201      	movs	r2, #1
 8046612:	fa02 f303 	lsl.w	r3, r2, r3
 8046616:	43da      	mvns	r2, r3
 8046618:	4b21      	ldr	r3, [pc, #132]	; (80466a0 <prvAddCurrentTaskToDelayedList+0xb8>)
 804661a:	681b      	ldr	r3, [r3, #0]
 804661c:	4013      	ands	r3, r2
 804661e:	4a20      	ldr	r2, [pc, #128]	; (80466a0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8046620:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8046622:	687b      	ldr	r3, [r7, #4]
 8046624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8046628:	d10a      	bne.n	8046640 <prvAddCurrentTaskToDelayedList+0x58>
 804662a:	683b      	ldr	r3, [r7, #0]
 804662c:	2b00      	cmp	r3, #0
 804662e:	d007      	beq.n	8046640 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8046630:	4b1a      	ldr	r3, [pc, #104]	; (804669c <prvAddCurrentTaskToDelayedList+0xb4>)
 8046632:	681b      	ldr	r3, [r3, #0]
 8046634:	3304      	adds	r3, #4
 8046636:	4619      	mov	r1, r3
 8046638:	481a      	ldr	r0, [pc, #104]	; (80466a4 <prvAddCurrentTaskToDelayedList+0xbc>)
 804663a:	f7ff fa67 	bl	8045b0c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 804663e:	e026      	b.n	804668e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8046640:	68fa      	ldr	r2, [r7, #12]
 8046642:	687b      	ldr	r3, [r7, #4]
 8046644:	4413      	add	r3, r2
 8046646:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8046648:	4b14      	ldr	r3, [pc, #80]	; (804669c <prvAddCurrentTaskToDelayedList+0xb4>)
 804664a:	681b      	ldr	r3, [r3, #0]
 804664c:	68ba      	ldr	r2, [r7, #8]
 804664e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8046650:	68ba      	ldr	r2, [r7, #8]
 8046652:	68fb      	ldr	r3, [r7, #12]
 8046654:	429a      	cmp	r2, r3
 8046656:	d209      	bcs.n	804666c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8046658:	4b13      	ldr	r3, [pc, #76]	; (80466a8 <prvAddCurrentTaskToDelayedList+0xc0>)
 804665a:	681a      	ldr	r2, [r3, #0]
 804665c:	4b0f      	ldr	r3, [pc, #60]	; (804669c <prvAddCurrentTaskToDelayedList+0xb4>)
 804665e:	681b      	ldr	r3, [r3, #0]
 8046660:	3304      	adds	r3, #4
 8046662:	4619      	mov	r1, r3
 8046664:	4610      	mov	r0, r2
 8046666:	f7ff fa75 	bl	8045b54 <vListInsert>
}
 804666a:	e010      	b.n	804668e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 804666c:	4b0f      	ldr	r3, [pc, #60]	; (80466ac <prvAddCurrentTaskToDelayedList+0xc4>)
 804666e:	681a      	ldr	r2, [r3, #0]
 8046670:	4b0a      	ldr	r3, [pc, #40]	; (804669c <prvAddCurrentTaskToDelayedList+0xb4>)
 8046672:	681b      	ldr	r3, [r3, #0]
 8046674:	3304      	adds	r3, #4
 8046676:	4619      	mov	r1, r3
 8046678:	4610      	mov	r0, r2
 804667a:	f7ff fa6b 	bl	8045b54 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 804667e:	4b0c      	ldr	r3, [pc, #48]	; (80466b0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8046680:	681b      	ldr	r3, [r3, #0]
 8046682:	68ba      	ldr	r2, [r7, #8]
 8046684:	429a      	cmp	r2, r3
 8046686:	d202      	bcs.n	804668e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8046688:	4a09      	ldr	r2, [pc, #36]	; (80466b0 <prvAddCurrentTaskToDelayedList+0xc8>)
 804668a:	68bb      	ldr	r3, [r7, #8]
 804668c:	6013      	str	r3, [r2, #0]
}
 804668e:	bf00      	nop
 8046690:	3710      	adds	r7, #16
 8046692:	46bd      	mov	sp, r7
 8046694:	bd80      	pop	{r7, pc}
 8046696:	bf00      	nop
 8046698:	20000768 	.word	0x20000768
 804669c:	20000664 	.word	0x20000664
 80466a0:	2000076c 	.word	0x2000076c
 80466a4:	20000750 	.word	0x20000750
 80466a8:	20000720 	.word	0x20000720
 80466ac:	2000071c 	.word	0x2000071c
 80466b0:	20000784 	.word	0x20000784

080466b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80466b4:	b480      	push	{r7}
 80466b6:	b085      	sub	sp, #20
 80466b8:	af00      	add	r7, sp, #0
 80466ba:	60f8      	str	r0, [r7, #12]
 80466bc:	60b9      	str	r1, [r7, #8]
 80466be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80466c0:	68fb      	ldr	r3, [r7, #12]
 80466c2:	3b04      	subs	r3, #4
 80466c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80466c6:	68fb      	ldr	r3, [r7, #12]
 80466c8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80466cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80466ce:	68fb      	ldr	r3, [r7, #12]
 80466d0:	3b04      	subs	r3, #4
 80466d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80466d4:	68bb      	ldr	r3, [r7, #8]
 80466d6:	f023 0201 	bic.w	r2, r3, #1
 80466da:	68fb      	ldr	r3, [r7, #12]
 80466dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80466de:	68fb      	ldr	r3, [r7, #12]
 80466e0:	3b04      	subs	r3, #4
 80466e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80466e4:	4a0c      	ldr	r2, [pc, #48]	; (8046718 <pxPortInitialiseStack+0x64>)
 80466e6:	68fb      	ldr	r3, [r7, #12]
 80466e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80466ea:	68fb      	ldr	r3, [r7, #12]
 80466ec:	3b14      	subs	r3, #20
 80466ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80466f0:	687a      	ldr	r2, [r7, #4]
 80466f2:	68fb      	ldr	r3, [r7, #12]
 80466f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80466f6:	68fb      	ldr	r3, [r7, #12]
 80466f8:	3b04      	subs	r3, #4
 80466fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80466fc:	68fb      	ldr	r3, [r7, #12]
 80466fe:	f06f 0202 	mvn.w	r2, #2
 8046702:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8046704:	68fb      	ldr	r3, [r7, #12]
 8046706:	3b20      	subs	r3, #32
 8046708:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 804670a:	68fb      	ldr	r3, [r7, #12]
}
 804670c:	4618      	mov	r0, r3
 804670e:	3714      	adds	r7, #20
 8046710:	46bd      	mov	sp, r7
 8046712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046716:	4770      	bx	lr
 8046718:	0804671d 	.word	0x0804671d

0804671c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 804671c:	b480      	push	{r7}
 804671e:	b085      	sub	sp, #20
 8046720:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8046722:	2300      	movs	r3, #0
 8046724:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8046726:	4b12      	ldr	r3, [pc, #72]	; (8046770 <prvTaskExitError+0x54>)
 8046728:	681b      	ldr	r3, [r3, #0]
 804672a:	f1b3 3fff 	cmp.w	r3, #4294967295
 804672e:	d00a      	beq.n	8046746 <prvTaskExitError+0x2a>
	__asm volatile
 8046730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8046734:	f383 8811 	msr	BASEPRI, r3
 8046738:	f3bf 8f6f 	isb	sy
 804673c:	f3bf 8f4f 	dsb	sy
 8046740:	60fb      	str	r3, [r7, #12]
}
 8046742:	bf00      	nop
 8046744:	e7fe      	b.n	8046744 <prvTaskExitError+0x28>
	__asm volatile
 8046746:	f04f 0350 	mov.w	r3, #80	; 0x50
 804674a:	f383 8811 	msr	BASEPRI, r3
 804674e:	f3bf 8f6f 	isb	sy
 8046752:	f3bf 8f4f 	dsb	sy
 8046756:	60bb      	str	r3, [r7, #8]
}
 8046758:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 804675a:	bf00      	nop
 804675c:	687b      	ldr	r3, [r7, #4]
 804675e:	2b00      	cmp	r3, #0
 8046760:	d0fc      	beq.n	804675c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8046762:	bf00      	nop
 8046764:	bf00      	nop
 8046766:	3714      	adds	r7, #20
 8046768:	46bd      	mov	sp, r7
 804676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804676e:	4770      	bx	lr
 8046770:	2000000c 	.word	0x2000000c
	...

08046780 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8046780:	4b07      	ldr	r3, [pc, #28]	; (80467a0 <pxCurrentTCBConst2>)
 8046782:	6819      	ldr	r1, [r3, #0]
 8046784:	6808      	ldr	r0, [r1, #0]
 8046786:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804678a:	f380 8809 	msr	PSP, r0
 804678e:	f3bf 8f6f 	isb	sy
 8046792:	f04f 0000 	mov.w	r0, #0
 8046796:	f380 8811 	msr	BASEPRI, r0
 804679a:	4770      	bx	lr
 804679c:	f3af 8000 	nop.w

080467a0 <pxCurrentTCBConst2>:
 80467a0:	20000664 	.word	0x20000664
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80467a4:	bf00      	nop
 80467a6:	bf00      	nop

080467a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80467a8:	4808      	ldr	r0, [pc, #32]	; (80467cc <prvPortStartFirstTask+0x24>)
 80467aa:	6800      	ldr	r0, [r0, #0]
 80467ac:	6800      	ldr	r0, [r0, #0]
 80467ae:	f380 8808 	msr	MSP, r0
 80467b2:	f04f 0000 	mov.w	r0, #0
 80467b6:	f380 8814 	msr	CONTROL, r0
 80467ba:	b662      	cpsie	i
 80467bc:	b661      	cpsie	f
 80467be:	f3bf 8f4f 	dsb	sy
 80467c2:	f3bf 8f6f 	isb	sy
 80467c6:	df00      	svc	0
 80467c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80467ca:	bf00      	nop
 80467cc:	e000ed08 	.word	0xe000ed08

080467d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80467d0:	b580      	push	{r7, lr}
 80467d2:	b086      	sub	sp, #24
 80467d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80467d6:	4b46      	ldr	r3, [pc, #280]	; (80468f0 <xPortStartScheduler+0x120>)
 80467d8:	681b      	ldr	r3, [r3, #0]
 80467da:	4a46      	ldr	r2, [pc, #280]	; (80468f4 <xPortStartScheduler+0x124>)
 80467dc:	4293      	cmp	r3, r2
 80467de:	d10a      	bne.n	80467f6 <xPortStartScheduler+0x26>
	__asm volatile
 80467e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80467e4:	f383 8811 	msr	BASEPRI, r3
 80467e8:	f3bf 8f6f 	isb	sy
 80467ec:	f3bf 8f4f 	dsb	sy
 80467f0:	613b      	str	r3, [r7, #16]
}
 80467f2:	bf00      	nop
 80467f4:	e7fe      	b.n	80467f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80467f6:	4b3e      	ldr	r3, [pc, #248]	; (80468f0 <xPortStartScheduler+0x120>)
 80467f8:	681b      	ldr	r3, [r3, #0]
 80467fa:	4a3f      	ldr	r2, [pc, #252]	; (80468f8 <xPortStartScheduler+0x128>)
 80467fc:	4293      	cmp	r3, r2
 80467fe:	d10a      	bne.n	8046816 <xPortStartScheduler+0x46>
	__asm volatile
 8046800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8046804:	f383 8811 	msr	BASEPRI, r3
 8046808:	f3bf 8f6f 	isb	sy
 804680c:	f3bf 8f4f 	dsb	sy
 8046810:	60fb      	str	r3, [r7, #12]
}
 8046812:	bf00      	nop
 8046814:	e7fe      	b.n	8046814 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8046816:	4b39      	ldr	r3, [pc, #228]	; (80468fc <xPortStartScheduler+0x12c>)
 8046818:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 804681a:	697b      	ldr	r3, [r7, #20]
 804681c:	781b      	ldrb	r3, [r3, #0]
 804681e:	b2db      	uxtb	r3, r3
 8046820:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8046822:	697b      	ldr	r3, [r7, #20]
 8046824:	22ff      	movs	r2, #255	; 0xff
 8046826:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8046828:	697b      	ldr	r3, [r7, #20]
 804682a:	781b      	ldrb	r3, [r3, #0]
 804682c:	b2db      	uxtb	r3, r3
 804682e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8046830:	78fb      	ldrb	r3, [r7, #3]
 8046832:	b2db      	uxtb	r3, r3
 8046834:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8046838:	b2da      	uxtb	r2, r3
 804683a:	4b31      	ldr	r3, [pc, #196]	; (8046900 <xPortStartScheduler+0x130>)
 804683c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 804683e:	4b31      	ldr	r3, [pc, #196]	; (8046904 <xPortStartScheduler+0x134>)
 8046840:	2207      	movs	r2, #7
 8046842:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8046844:	e009      	b.n	804685a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8046846:	4b2f      	ldr	r3, [pc, #188]	; (8046904 <xPortStartScheduler+0x134>)
 8046848:	681b      	ldr	r3, [r3, #0]
 804684a:	3b01      	subs	r3, #1
 804684c:	4a2d      	ldr	r2, [pc, #180]	; (8046904 <xPortStartScheduler+0x134>)
 804684e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8046850:	78fb      	ldrb	r3, [r7, #3]
 8046852:	b2db      	uxtb	r3, r3
 8046854:	005b      	lsls	r3, r3, #1
 8046856:	b2db      	uxtb	r3, r3
 8046858:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 804685a:	78fb      	ldrb	r3, [r7, #3]
 804685c:	b2db      	uxtb	r3, r3
 804685e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8046862:	2b80      	cmp	r3, #128	; 0x80
 8046864:	d0ef      	beq.n	8046846 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8046866:	4b27      	ldr	r3, [pc, #156]	; (8046904 <xPortStartScheduler+0x134>)
 8046868:	681b      	ldr	r3, [r3, #0]
 804686a:	f1c3 0307 	rsb	r3, r3, #7
 804686e:	2b04      	cmp	r3, #4
 8046870:	d00a      	beq.n	8046888 <xPortStartScheduler+0xb8>
	__asm volatile
 8046872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8046876:	f383 8811 	msr	BASEPRI, r3
 804687a:	f3bf 8f6f 	isb	sy
 804687e:	f3bf 8f4f 	dsb	sy
 8046882:	60bb      	str	r3, [r7, #8]
}
 8046884:	bf00      	nop
 8046886:	e7fe      	b.n	8046886 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8046888:	4b1e      	ldr	r3, [pc, #120]	; (8046904 <xPortStartScheduler+0x134>)
 804688a:	681b      	ldr	r3, [r3, #0]
 804688c:	021b      	lsls	r3, r3, #8
 804688e:	4a1d      	ldr	r2, [pc, #116]	; (8046904 <xPortStartScheduler+0x134>)
 8046890:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8046892:	4b1c      	ldr	r3, [pc, #112]	; (8046904 <xPortStartScheduler+0x134>)
 8046894:	681b      	ldr	r3, [r3, #0]
 8046896:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 804689a:	4a1a      	ldr	r2, [pc, #104]	; (8046904 <xPortStartScheduler+0x134>)
 804689c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 804689e:	687b      	ldr	r3, [r7, #4]
 80468a0:	b2da      	uxtb	r2, r3
 80468a2:	697b      	ldr	r3, [r7, #20]
 80468a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80468a6:	4b18      	ldr	r3, [pc, #96]	; (8046908 <xPortStartScheduler+0x138>)
 80468a8:	681b      	ldr	r3, [r3, #0]
 80468aa:	4a17      	ldr	r2, [pc, #92]	; (8046908 <xPortStartScheduler+0x138>)
 80468ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80468b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80468b2:	4b15      	ldr	r3, [pc, #84]	; (8046908 <xPortStartScheduler+0x138>)
 80468b4:	681b      	ldr	r3, [r3, #0]
 80468b6:	4a14      	ldr	r2, [pc, #80]	; (8046908 <xPortStartScheduler+0x138>)
 80468b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80468bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80468be:	f000 f8dd 	bl	8046a7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80468c2:	4b12      	ldr	r3, [pc, #72]	; (804690c <xPortStartScheduler+0x13c>)
 80468c4:	2200      	movs	r2, #0
 80468c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80468c8:	f000 f8fc 	bl	8046ac4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80468cc:	4b10      	ldr	r3, [pc, #64]	; (8046910 <xPortStartScheduler+0x140>)
 80468ce:	681b      	ldr	r3, [r3, #0]
 80468d0:	4a0f      	ldr	r2, [pc, #60]	; (8046910 <xPortStartScheduler+0x140>)
 80468d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80468d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80468d8:	f7ff ff66 	bl	80467a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80468dc:	f7ff fd48 	bl	8046370 <vTaskSwitchContext>
	prvTaskExitError();
 80468e0:	f7ff ff1c 	bl	804671c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80468e4:	2300      	movs	r3, #0
}
 80468e6:	4618      	mov	r0, r3
 80468e8:	3718      	adds	r7, #24
 80468ea:	46bd      	mov	sp, r7
 80468ec:	bd80      	pop	{r7, pc}
 80468ee:	bf00      	nop
 80468f0:	e000ed00 	.word	0xe000ed00
 80468f4:	410fc271 	.word	0x410fc271
 80468f8:	410fc270 	.word	0x410fc270
 80468fc:	e000e400 	.word	0xe000e400
 8046900:	20000790 	.word	0x20000790
 8046904:	20000794 	.word	0x20000794
 8046908:	e000ed20 	.word	0xe000ed20
 804690c:	2000000c 	.word	0x2000000c
 8046910:	e000ef34 	.word	0xe000ef34

08046914 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8046914:	b480      	push	{r7}
 8046916:	b083      	sub	sp, #12
 8046918:	af00      	add	r7, sp, #0
	__asm volatile
 804691a:	f04f 0350 	mov.w	r3, #80	; 0x50
 804691e:	f383 8811 	msr	BASEPRI, r3
 8046922:	f3bf 8f6f 	isb	sy
 8046926:	f3bf 8f4f 	dsb	sy
 804692a:	607b      	str	r3, [r7, #4]
}
 804692c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 804692e:	4b0f      	ldr	r3, [pc, #60]	; (804696c <vPortEnterCritical+0x58>)
 8046930:	681b      	ldr	r3, [r3, #0]
 8046932:	3301      	adds	r3, #1
 8046934:	4a0d      	ldr	r2, [pc, #52]	; (804696c <vPortEnterCritical+0x58>)
 8046936:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8046938:	4b0c      	ldr	r3, [pc, #48]	; (804696c <vPortEnterCritical+0x58>)
 804693a:	681b      	ldr	r3, [r3, #0]
 804693c:	2b01      	cmp	r3, #1
 804693e:	d10f      	bne.n	8046960 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8046940:	4b0b      	ldr	r3, [pc, #44]	; (8046970 <vPortEnterCritical+0x5c>)
 8046942:	681b      	ldr	r3, [r3, #0]
 8046944:	b2db      	uxtb	r3, r3
 8046946:	2b00      	cmp	r3, #0
 8046948:	d00a      	beq.n	8046960 <vPortEnterCritical+0x4c>
	__asm volatile
 804694a:	f04f 0350 	mov.w	r3, #80	; 0x50
 804694e:	f383 8811 	msr	BASEPRI, r3
 8046952:	f3bf 8f6f 	isb	sy
 8046956:	f3bf 8f4f 	dsb	sy
 804695a:	603b      	str	r3, [r7, #0]
}
 804695c:	bf00      	nop
 804695e:	e7fe      	b.n	804695e <vPortEnterCritical+0x4a>
	}
}
 8046960:	bf00      	nop
 8046962:	370c      	adds	r7, #12
 8046964:	46bd      	mov	sp, r7
 8046966:	f85d 7b04 	ldr.w	r7, [sp], #4
 804696a:	4770      	bx	lr
 804696c:	2000000c 	.word	0x2000000c
 8046970:	e000ed04 	.word	0xe000ed04

08046974 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8046974:	b480      	push	{r7}
 8046976:	b083      	sub	sp, #12
 8046978:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 804697a:	4b12      	ldr	r3, [pc, #72]	; (80469c4 <vPortExitCritical+0x50>)
 804697c:	681b      	ldr	r3, [r3, #0]
 804697e:	2b00      	cmp	r3, #0
 8046980:	d10a      	bne.n	8046998 <vPortExitCritical+0x24>
	__asm volatile
 8046982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8046986:	f383 8811 	msr	BASEPRI, r3
 804698a:	f3bf 8f6f 	isb	sy
 804698e:	f3bf 8f4f 	dsb	sy
 8046992:	607b      	str	r3, [r7, #4]
}
 8046994:	bf00      	nop
 8046996:	e7fe      	b.n	8046996 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8046998:	4b0a      	ldr	r3, [pc, #40]	; (80469c4 <vPortExitCritical+0x50>)
 804699a:	681b      	ldr	r3, [r3, #0]
 804699c:	3b01      	subs	r3, #1
 804699e:	4a09      	ldr	r2, [pc, #36]	; (80469c4 <vPortExitCritical+0x50>)
 80469a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80469a2:	4b08      	ldr	r3, [pc, #32]	; (80469c4 <vPortExitCritical+0x50>)
 80469a4:	681b      	ldr	r3, [r3, #0]
 80469a6:	2b00      	cmp	r3, #0
 80469a8:	d105      	bne.n	80469b6 <vPortExitCritical+0x42>
 80469aa:	2300      	movs	r3, #0
 80469ac:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80469ae:	683b      	ldr	r3, [r7, #0]
 80469b0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80469b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80469b6:	bf00      	nop
 80469b8:	370c      	adds	r7, #12
 80469ba:	46bd      	mov	sp, r7
 80469bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80469c0:	4770      	bx	lr
 80469c2:	bf00      	nop
 80469c4:	2000000c 	.word	0x2000000c
	...

080469d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80469d0:	f3ef 8009 	mrs	r0, PSP
 80469d4:	f3bf 8f6f 	isb	sy
 80469d8:	4b15      	ldr	r3, [pc, #84]	; (8046a30 <pxCurrentTCBConst>)
 80469da:	681a      	ldr	r2, [r3, #0]
 80469dc:	f01e 0f10 	tst.w	lr, #16
 80469e0:	bf08      	it	eq
 80469e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80469e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80469ea:	6010      	str	r0, [r2, #0]
 80469ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80469f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80469f4:	f380 8811 	msr	BASEPRI, r0
 80469f8:	f3bf 8f4f 	dsb	sy
 80469fc:	f3bf 8f6f 	isb	sy
 8046a00:	f7ff fcb6 	bl	8046370 <vTaskSwitchContext>
 8046a04:	f04f 0000 	mov.w	r0, #0
 8046a08:	f380 8811 	msr	BASEPRI, r0
 8046a0c:	bc09      	pop	{r0, r3}
 8046a0e:	6819      	ldr	r1, [r3, #0]
 8046a10:	6808      	ldr	r0, [r1, #0]
 8046a12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8046a16:	f01e 0f10 	tst.w	lr, #16
 8046a1a:	bf08      	it	eq
 8046a1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8046a20:	f380 8809 	msr	PSP, r0
 8046a24:	f3bf 8f6f 	isb	sy
 8046a28:	4770      	bx	lr
 8046a2a:	bf00      	nop
 8046a2c:	f3af 8000 	nop.w

08046a30 <pxCurrentTCBConst>:
 8046a30:	20000664 	.word	0x20000664
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8046a34:	bf00      	nop
 8046a36:	bf00      	nop

08046a38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8046a38:	b580      	push	{r7, lr}
 8046a3a:	b082      	sub	sp, #8
 8046a3c:	af00      	add	r7, sp, #0
	__asm volatile
 8046a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8046a42:	f383 8811 	msr	BASEPRI, r3
 8046a46:	f3bf 8f6f 	isb	sy
 8046a4a:	f3bf 8f4f 	dsb	sy
 8046a4e:	607b      	str	r3, [r7, #4]
}
 8046a50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8046a52:	f7ff fbd5 	bl	8046200 <xTaskIncrementTick>
 8046a56:	4603      	mov	r3, r0
 8046a58:	2b00      	cmp	r3, #0
 8046a5a:	d003      	beq.n	8046a64 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8046a5c:	4b06      	ldr	r3, [pc, #24]	; (8046a78 <SysTick_Handler+0x40>)
 8046a5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8046a62:	601a      	str	r2, [r3, #0]
 8046a64:	2300      	movs	r3, #0
 8046a66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8046a68:	683b      	ldr	r3, [r7, #0]
 8046a6a:	f383 8811 	msr	BASEPRI, r3
}
 8046a6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8046a70:	bf00      	nop
 8046a72:	3708      	adds	r7, #8
 8046a74:	46bd      	mov	sp, r7
 8046a76:	bd80      	pop	{r7, pc}
 8046a78:	e000ed04 	.word	0xe000ed04

08046a7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8046a7c:	b480      	push	{r7}
 8046a7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8046a80:	4b0b      	ldr	r3, [pc, #44]	; (8046ab0 <vPortSetupTimerInterrupt+0x34>)
 8046a82:	2200      	movs	r2, #0
 8046a84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8046a86:	4b0b      	ldr	r3, [pc, #44]	; (8046ab4 <vPortSetupTimerInterrupt+0x38>)
 8046a88:	2200      	movs	r2, #0
 8046a8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8046a8c:	4b0a      	ldr	r3, [pc, #40]	; (8046ab8 <vPortSetupTimerInterrupt+0x3c>)
 8046a8e:	681b      	ldr	r3, [r3, #0]
 8046a90:	4a0a      	ldr	r2, [pc, #40]	; (8046abc <vPortSetupTimerInterrupt+0x40>)
 8046a92:	fba2 2303 	umull	r2, r3, r2, r3
 8046a96:	099b      	lsrs	r3, r3, #6
 8046a98:	4a09      	ldr	r2, [pc, #36]	; (8046ac0 <vPortSetupTimerInterrupt+0x44>)
 8046a9a:	3b01      	subs	r3, #1
 8046a9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8046a9e:	4b04      	ldr	r3, [pc, #16]	; (8046ab0 <vPortSetupTimerInterrupt+0x34>)
 8046aa0:	2207      	movs	r2, #7
 8046aa2:	601a      	str	r2, [r3, #0]
}
 8046aa4:	bf00      	nop
 8046aa6:	46bd      	mov	sp, r7
 8046aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046aac:	4770      	bx	lr
 8046aae:	bf00      	nop
 8046ab0:	e000e010 	.word	0xe000e010
 8046ab4:	e000e018 	.word	0xe000e018
 8046ab8:	20000000 	.word	0x20000000
 8046abc:	10624dd3 	.word	0x10624dd3
 8046ac0:	e000e014 	.word	0xe000e014

08046ac4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8046ac4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8046ad4 <vPortEnableVFP+0x10>
 8046ac8:	6801      	ldr	r1, [r0, #0]
 8046aca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8046ace:	6001      	str	r1, [r0, #0]
 8046ad0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8046ad2:	bf00      	nop
 8046ad4:	e000ed88 	.word	0xe000ed88

08046ad8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8046ad8:	b580      	push	{r7, lr}
 8046ada:	b08a      	sub	sp, #40	; 0x28
 8046adc:	af00      	add	r7, sp, #0
 8046ade:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8046ae0:	2300      	movs	r3, #0
 8046ae2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8046ae4:	f7ff fae2 	bl	80460ac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8046ae8:	4b5b      	ldr	r3, [pc, #364]	; (8046c58 <pvPortMalloc+0x180>)
 8046aea:	681b      	ldr	r3, [r3, #0]
 8046aec:	2b00      	cmp	r3, #0
 8046aee:	d101      	bne.n	8046af4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8046af0:	f000 f920 	bl	8046d34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8046af4:	4b59      	ldr	r3, [pc, #356]	; (8046c5c <pvPortMalloc+0x184>)
 8046af6:	681a      	ldr	r2, [r3, #0]
 8046af8:	687b      	ldr	r3, [r7, #4]
 8046afa:	4013      	ands	r3, r2
 8046afc:	2b00      	cmp	r3, #0
 8046afe:	f040 8093 	bne.w	8046c28 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8046b02:	687b      	ldr	r3, [r7, #4]
 8046b04:	2b00      	cmp	r3, #0
 8046b06:	d01d      	beq.n	8046b44 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8046b08:	2208      	movs	r2, #8
 8046b0a:	687b      	ldr	r3, [r7, #4]
 8046b0c:	4413      	add	r3, r2
 8046b0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8046b10:	687b      	ldr	r3, [r7, #4]
 8046b12:	f003 0307 	and.w	r3, r3, #7
 8046b16:	2b00      	cmp	r3, #0
 8046b18:	d014      	beq.n	8046b44 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8046b1a:	687b      	ldr	r3, [r7, #4]
 8046b1c:	f023 0307 	bic.w	r3, r3, #7
 8046b20:	3308      	adds	r3, #8
 8046b22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8046b24:	687b      	ldr	r3, [r7, #4]
 8046b26:	f003 0307 	and.w	r3, r3, #7
 8046b2a:	2b00      	cmp	r3, #0
 8046b2c:	d00a      	beq.n	8046b44 <pvPortMalloc+0x6c>
	__asm volatile
 8046b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8046b32:	f383 8811 	msr	BASEPRI, r3
 8046b36:	f3bf 8f6f 	isb	sy
 8046b3a:	f3bf 8f4f 	dsb	sy
 8046b3e:	617b      	str	r3, [r7, #20]
}
 8046b40:	bf00      	nop
 8046b42:	e7fe      	b.n	8046b42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8046b44:	687b      	ldr	r3, [r7, #4]
 8046b46:	2b00      	cmp	r3, #0
 8046b48:	d06e      	beq.n	8046c28 <pvPortMalloc+0x150>
 8046b4a:	4b45      	ldr	r3, [pc, #276]	; (8046c60 <pvPortMalloc+0x188>)
 8046b4c:	681b      	ldr	r3, [r3, #0]
 8046b4e:	687a      	ldr	r2, [r7, #4]
 8046b50:	429a      	cmp	r2, r3
 8046b52:	d869      	bhi.n	8046c28 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8046b54:	4b43      	ldr	r3, [pc, #268]	; (8046c64 <pvPortMalloc+0x18c>)
 8046b56:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8046b58:	4b42      	ldr	r3, [pc, #264]	; (8046c64 <pvPortMalloc+0x18c>)
 8046b5a:	681b      	ldr	r3, [r3, #0]
 8046b5c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8046b5e:	e004      	b.n	8046b6a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8046b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8046b62:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8046b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8046b66:	681b      	ldr	r3, [r3, #0]
 8046b68:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8046b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8046b6c:	685b      	ldr	r3, [r3, #4]
 8046b6e:	687a      	ldr	r2, [r7, #4]
 8046b70:	429a      	cmp	r2, r3
 8046b72:	d903      	bls.n	8046b7c <pvPortMalloc+0xa4>
 8046b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8046b76:	681b      	ldr	r3, [r3, #0]
 8046b78:	2b00      	cmp	r3, #0
 8046b7a:	d1f1      	bne.n	8046b60 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8046b7c:	4b36      	ldr	r3, [pc, #216]	; (8046c58 <pvPortMalloc+0x180>)
 8046b7e:	681b      	ldr	r3, [r3, #0]
 8046b80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8046b82:	429a      	cmp	r2, r3
 8046b84:	d050      	beq.n	8046c28 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8046b86:	6a3b      	ldr	r3, [r7, #32]
 8046b88:	681b      	ldr	r3, [r3, #0]
 8046b8a:	2208      	movs	r2, #8
 8046b8c:	4413      	add	r3, r2
 8046b8e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8046b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8046b92:	681a      	ldr	r2, [r3, #0]
 8046b94:	6a3b      	ldr	r3, [r7, #32]
 8046b96:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8046b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8046b9a:	685a      	ldr	r2, [r3, #4]
 8046b9c:	687b      	ldr	r3, [r7, #4]
 8046b9e:	1ad2      	subs	r2, r2, r3
 8046ba0:	2308      	movs	r3, #8
 8046ba2:	005b      	lsls	r3, r3, #1
 8046ba4:	429a      	cmp	r2, r3
 8046ba6:	d91f      	bls.n	8046be8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8046ba8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8046baa:	687b      	ldr	r3, [r7, #4]
 8046bac:	4413      	add	r3, r2
 8046bae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8046bb0:	69bb      	ldr	r3, [r7, #24]
 8046bb2:	f003 0307 	and.w	r3, r3, #7
 8046bb6:	2b00      	cmp	r3, #0
 8046bb8:	d00a      	beq.n	8046bd0 <pvPortMalloc+0xf8>
	__asm volatile
 8046bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8046bbe:	f383 8811 	msr	BASEPRI, r3
 8046bc2:	f3bf 8f6f 	isb	sy
 8046bc6:	f3bf 8f4f 	dsb	sy
 8046bca:	613b      	str	r3, [r7, #16]
}
 8046bcc:	bf00      	nop
 8046bce:	e7fe      	b.n	8046bce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8046bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8046bd2:	685a      	ldr	r2, [r3, #4]
 8046bd4:	687b      	ldr	r3, [r7, #4]
 8046bd6:	1ad2      	subs	r2, r2, r3
 8046bd8:	69bb      	ldr	r3, [r7, #24]
 8046bda:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8046bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8046bde:	687a      	ldr	r2, [r7, #4]
 8046be0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8046be2:	69b8      	ldr	r0, [r7, #24]
 8046be4:	f000 f908 	bl	8046df8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8046be8:	4b1d      	ldr	r3, [pc, #116]	; (8046c60 <pvPortMalloc+0x188>)
 8046bea:	681a      	ldr	r2, [r3, #0]
 8046bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8046bee:	685b      	ldr	r3, [r3, #4]
 8046bf0:	1ad3      	subs	r3, r2, r3
 8046bf2:	4a1b      	ldr	r2, [pc, #108]	; (8046c60 <pvPortMalloc+0x188>)
 8046bf4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8046bf6:	4b1a      	ldr	r3, [pc, #104]	; (8046c60 <pvPortMalloc+0x188>)
 8046bf8:	681a      	ldr	r2, [r3, #0]
 8046bfa:	4b1b      	ldr	r3, [pc, #108]	; (8046c68 <pvPortMalloc+0x190>)
 8046bfc:	681b      	ldr	r3, [r3, #0]
 8046bfe:	429a      	cmp	r2, r3
 8046c00:	d203      	bcs.n	8046c0a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8046c02:	4b17      	ldr	r3, [pc, #92]	; (8046c60 <pvPortMalloc+0x188>)
 8046c04:	681b      	ldr	r3, [r3, #0]
 8046c06:	4a18      	ldr	r2, [pc, #96]	; (8046c68 <pvPortMalloc+0x190>)
 8046c08:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8046c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8046c0c:	685a      	ldr	r2, [r3, #4]
 8046c0e:	4b13      	ldr	r3, [pc, #76]	; (8046c5c <pvPortMalloc+0x184>)
 8046c10:	681b      	ldr	r3, [r3, #0]
 8046c12:	431a      	orrs	r2, r3
 8046c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8046c16:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8046c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8046c1a:	2200      	movs	r2, #0
 8046c1c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8046c1e:	4b13      	ldr	r3, [pc, #76]	; (8046c6c <pvPortMalloc+0x194>)
 8046c20:	681b      	ldr	r3, [r3, #0]
 8046c22:	3301      	adds	r3, #1
 8046c24:	4a11      	ldr	r2, [pc, #68]	; (8046c6c <pvPortMalloc+0x194>)
 8046c26:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8046c28:	f7ff fa4e 	bl	80460c8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8046c2c:	69fb      	ldr	r3, [r7, #28]
 8046c2e:	f003 0307 	and.w	r3, r3, #7
 8046c32:	2b00      	cmp	r3, #0
 8046c34:	d00a      	beq.n	8046c4c <pvPortMalloc+0x174>
	__asm volatile
 8046c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8046c3a:	f383 8811 	msr	BASEPRI, r3
 8046c3e:	f3bf 8f6f 	isb	sy
 8046c42:	f3bf 8f4f 	dsb	sy
 8046c46:	60fb      	str	r3, [r7, #12]
}
 8046c48:	bf00      	nop
 8046c4a:	e7fe      	b.n	8046c4a <pvPortMalloc+0x172>
	return pvReturn;
 8046c4c:	69fb      	ldr	r3, [r7, #28]
}
 8046c4e:	4618      	mov	r0, r3
 8046c50:	3728      	adds	r7, #40	; 0x28
 8046c52:	46bd      	mov	sp, r7
 8046c54:	bd80      	pop	{r7, pc}
 8046c56:	bf00      	nop
 8046c58:	200055c0 	.word	0x200055c0
 8046c5c:	200055d4 	.word	0x200055d4
 8046c60:	200055c4 	.word	0x200055c4
 8046c64:	200055b8 	.word	0x200055b8
 8046c68:	200055c8 	.word	0x200055c8
 8046c6c:	200055cc 	.word	0x200055cc

08046c70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8046c70:	b580      	push	{r7, lr}
 8046c72:	b086      	sub	sp, #24
 8046c74:	af00      	add	r7, sp, #0
 8046c76:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8046c78:	687b      	ldr	r3, [r7, #4]
 8046c7a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8046c7c:	687b      	ldr	r3, [r7, #4]
 8046c7e:	2b00      	cmp	r3, #0
 8046c80:	d04d      	beq.n	8046d1e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8046c82:	2308      	movs	r3, #8
 8046c84:	425b      	negs	r3, r3
 8046c86:	697a      	ldr	r2, [r7, #20]
 8046c88:	4413      	add	r3, r2
 8046c8a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8046c8c:	697b      	ldr	r3, [r7, #20]
 8046c8e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8046c90:	693b      	ldr	r3, [r7, #16]
 8046c92:	685a      	ldr	r2, [r3, #4]
 8046c94:	4b24      	ldr	r3, [pc, #144]	; (8046d28 <vPortFree+0xb8>)
 8046c96:	681b      	ldr	r3, [r3, #0]
 8046c98:	4013      	ands	r3, r2
 8046c9a:	2b00      	cmp	r3, #0
 8046c9c:	d10a      	bne.n	8046cb4 <vPortFree+0x44>
	__asm volatile
 8046c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8046ca2:	f383 8811 	msr	BASEPRI, r3
 8046ca6:	f3bf 8f6f 	isb	sy
 8046caa:	f3bf 8f4f 	dsb	sy
 8046cae:	60fb      	str	r3, [r7, #12]
}
 8046cb0:	bf00      	nop
 8046cb2:	e7fe      	b.n	8046cb2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8046cb4:	693b      	ldr	r3, [r7, #16]
 8046cb6:	681b      	ldr	r3, [r3, #0]
 8046cb8:	2b00      	cmp	r3, #0
 8046cba:	d00a      	beq.n	8046cd2 <vPortFree+0x62>
	__asm volatile
 8046cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8046cc0:	f383 8811 	msr	BASEPRI, r3
 8046cc4:	f3bf 8f6f 	isb	sy
 8046cc8:	f3bf 8f4f 	dsb	sy
 8046ccc:	60bb      	str	r3, [r7, #8]
}
 8046cce:	bf00      	nop
 8046cd0:	e7fe      	b.n	8046cd0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8046cd2:	693b      	ldr	r3, [r7, #16]
 8046cd4:	685a      	ldr	r2, [r3, #4]
 8046cd6:	4b14      	ldr	r3, [pc, #80]	; (8046d28 <vPortFree+0xb8>)
 8046cd8:	681b      	ldr	r3, [r3, #0]
 8046cda:	4013      	ands	r3, r2
 8046cdc:	2b00      	cmp	r3, #0
 8046cde:	d01e      	beq.n	8046d1e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8046ce0:	693b      	ldr	r3, [r7, #16]
 8046ce2:	681b      	ldr	r3, [r3, #0]
 8046ce4:	2b00      	cmp	r3, #0
 8046ce6:	d11a      	bne.n	8046d1e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8046ce8:	693b      	ldr	r3, [r7, #16]
 8046cea:	685a      	ldr	r2, [r3, #4]
 8046cec:	4b0e      	ldr	r3, [pc, #56]	; (8046d28 <vPortFree+0xb8>)
 8046cee:	681b      	ldr	r3, [r3, #0]
 8046cf0:	43db      	mvns	r3, r3
 8046cf2:	401a      	ands	r2, r3
 8046cf4:	693b      	ldr	r3, [r7, #16]
 8046cf6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8046cf8:	f7ff f9d8 	bl	80460ac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8046cfc:	693b      	ldr	r3, [r7, #16]
 8046cfe:	685a      	ldr	r2, [r3, #4]
 8046d00:	4b0a      	ldr	r3, [pc, #40]	; (8046d2c <vPortFree+0xbc>)
 8046d02:	681b      	ldr	r3, [r3, #0]
 8046d04:	4413      	add	r3, r2
 8046d06:	4a09      	ldr	r2, [pc, #36]	; (8046d2c <vPortFree+0xbc>)
 8046d08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8046d0a:	6938      	ldr	r0, [r7, #16]
 8046d0c:	f000 f874 	bl	8046df8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8046d10:	4b07      	ldr	r3, [pc, #28]	; (8046d30 <vPortFree+0xc0>)
 8046d12:	681b      	ldr	r3, [r3, #0]
 8046d14:	3301      	adds	r3, #1
 8046d16:	4a06      	ldr	r2, [pc, #24]	; (8046d30 <vPortFree+0xc0>)
 8046d18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8046d1a:	f7ff f9d5 	bl	80460c8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8046d1e:	bf00      	nop
 8046d20:	3718      	adds	r7, #24
 8046d22:	46bd      	mov	sp, r7
 8046d24:	bd80      	pop	{r7, pc}
 8046d26:	bf00      	nop
 8046d28:	200055d4 	.word	0x200055d4
 8046d2c:	200055c4 	.word	0x200055c4
 8046d30:	200055d0 	.word	0x200055d0

08046d34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8046d34:	b480      	push	{r7}
 8046d36:	b085      	sub	sp, #20
 8046d38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8046d3a:	f644 6320 	movw	r3, #20000	; 0x4e20
 8046d3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8046d40:	4b27      	ldr	r3, [pc, #156]	; (8046de0 <prvHeapInit+0xac>)
 8046d42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8046d44:	68fb      	ldr	r3, [r7, #12]
 8046d46:	f003 0307 	and.w	r3, r3, #7
 8046d4a:	2b00      	cmp	r3, #0
 8046d4c:	d00c      	beq.n	8046d68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8046d4e:	68fb      	ldr	r3, [r7, #12]
 8046d50:	3307      	adds	r3, #7
 8046d52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8046d54:	68fb      	ldr	r3, [r7, #12]
 8046d56:	f023 0307 	bic.w	r3, r3, #7
 8046d5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8046d5c:	68ba      	ldr	r2, [r7, #8]
 8046d5e:	68fb      	ldr	r3, [r7, #12]
 8046d60:	1ad3      	subs	r3, r2, r3
 8046d62:	4a1f      	ldr	r2, [pc, #124]	; (8046de0 <prvHeapInit+0xac>)
 8046d64:	4413      	add	r3, r2
 8046d66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8046d68:	68fb      	ldr	r3, [r7, #12]
 8046d6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8046d6c:	4a1d      	ldr	r2, [pc, #116]	; (8046de4 <prvHeapInit+0xb0>)
 8046d6e:	687b      	ldr	r3, [r7, #4]
 8046d70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8046d72:	4b1c      	ldr	r3, [pc, #112]	; (8046de4 <prvHeapInit+0xb0>)
 8046d74:	2200      	movs	r2, #0
 8046d76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8046d78:	687b      	ldr	r3, [r7, #4]
 8046d7a:	68ba      	ldr	r2, [r7, #8]
 8046d7c:	4413      	add	r3, r2
 8046d7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8046d80:	2208      	movs	r2, #8
 8046d82:	68fb      	ldr	r3, [r7, #12]
 8046d84:	1a9b      	subs	r3, r3, r2
 8046d86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8046d88:	68fb      	ldr	r3, [r7, #12]
 8046d8a:	f023 0307 	bic.w	r3, r3, #7
 8046d8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8046d90:	68fb      	ldr	r3, [r7, #12]
 8046d92:	4a15      	ldr	r2, [pc, #84]	; (8046de8 <prvHeapInit+0xb4>)
 8046d94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8046d96:	4b14      	ldr	r3, [pc, #80]	; (8046de8 <prvHeapInit+0xb4>)
 8046d98:	681b      	ldr	r3, [r3, #0]
 8046d9a:	2200      	movs	r2, #0
 8046d9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8046d9e:	4b12      	ldr	r3, [pc, #72]	; (8046de8 <prvHeapInit+0xb4>)
 8046da0:	681b      	ldr	r3, [r3, #0]
 8046da2:	2200      	movs	r2, #0
 8046da4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8046da6:	687b      	ldr	r3, [r7, #4]
 8046da8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8046daa:	683b      	ldr	r3, [r7, #0]
 8046dac:	68fa      	ldr	r2, [r7, #12]
 8046dae:	1ad2      	subs	r2, r2, r3
 8046db0:	683b      	ldr	r3, [r7, #0]
 8046db2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8046db4:	4b0c      	ldr	r3, [pc, #48]	; (8046de8 <prvHeapInit+0xb4>)
 8046db6:	681a      	ldr	r2, [r3, #0]
 8046db8:	683b      	ldr	r3, [r7, #0]
 8046dba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8046dbc:	683b      	ldr	r3, [r7, #0]
 8046dbe:	685b      	ldr	r3, [r3, #4]
 8046dc0:	4a0a      	ldr	r2, [pc, #40]	; (8046dec <prvHeapInit+0xb8>)
 8046dc2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8046dc4:	683b      	ldr	r3, [r7, #0]
 8046dc6:	685b      	ldr	r3, [r3, #4]
 8046dc8:	4a09      	ldr	r2, [pc, #36]	; (8046df0 <prvHeapInit+0xbc>)
 8046dca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8046dcc:	4b09      	ldr	r3, [pc, #36]	; (8046df4 <prvHeapInit+0xc0>)
 8046dce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8046dd2:	601a      	str	r2, [r3, #0]
}
 8046dd4:	bf00      	nop
 8046dd6:	3714      	adds	r7, #20
 8046dd8:	46bd      	mov	sp, r7
 8046dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046dde:	4770      	bx	lr
 8046de0:	20000798 	.word	0x20000798
 8046de4:	200055b8 	.word	0x200055b8
 8046de8:	200055c0 	.word	0x200055c0
 8046dec:	200055c8 	.word	0x200055c8
 8046df0:	200055c4 	.word	0x200055c4
 8046df4:	200055d4 	.word	0x200055d4

08046df8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8046df8:	b480      	push	{r7}
 8046dfa:	b085      	sub	sp, #20
 8046dfc:	af00      	add	r7, sp, #0
 8046dfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8046e00:	4b28      	ldr	r3, [pc, #160]	; (8046ea4 <prvInsertBlockIntoFreeList+0xac>)
 8046e02:	60fb      	str	r3, [r7, #12]
 8046e04:	e002      	b.n	8046e0c <prvInsertBlockIntoFreeList+0x14>
 8046e06:	68fb      	ldr	r3, [r7, #12]
 8046e08:	681b      	ldr	r3, [r3, #0]
 8046e0a:	60fb      	str	r3, [r7, #12]
 8046e0c:	68fb      	ldr	r3, [r7, #12]
 8046e0e:	681b      	ldr	r3, [r3, #0]
 8046e10:	687a      	ldr	r2, [r7, #4]
 8046e12:	429a      	cmp	r2, r3
 8046e14:	d8f7      	bhi.n	8046e06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8046e16:	68fb      	ldr	r3, [r7, #12]
 8046e18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8046e1a:	68fb      	ldr	r3, [r7, #12]
 8046e1c:	685b      	ldr	r3, [r3, #4]
 8046e1e:	68ba      	ldr	r2, [r7, #8]
 8046e20:	4413      	add	r3, r2
 8046e22:	687a      	ldr	r2, [r7, #4]
 8046e24:	429a      	cmp	r2, r3
 8046e26:	d108      	bne.n	8046e3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8046e28:	68fb      	ldr	r3, [r7, #12]
 8046e2a:	685a      	ldr	r2, [r3, #4]
 8046e2c:	687b      	ldr	r3, [r7, #4]
 8046e2e:	685b      	ldr	r3, [r3, #4]
 8046e30:	441a      	add	r2, r3
 8046e32:	68fb      	ldr	r3, [r7, #12]
 8046e34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8046e36:	68fb      	ldr	r3, [r7, #12]
 8046e38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8046e3a:	687b      	ldr	r3, [r7, #4]
 8046e3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8046e3e:	687b      	ldr	r3, [r7, #4]
 8046e40:	685b      	ldr	r3, [r3, #4]
 8046e42:	68ba      	ldr	r2, [r7, #8]
 8046e44:	441a      	add	r2, r3
 8046e46:	68fb      	ldr	r3, [r7, #12]
 8046e48:	681b      	ldr	r3, [r3, #0]
 8046e4a:	429a      	cmp	r2, r3
 8046e4c:	d118      	bne.n	8046e80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8046e4e:	68fb      	ldr	r3, [r7, #12]
 8046e50:	681a      	ldr	r2, [r3, #0]
 8046e52:	4b15      	ldr	r3, [pc, #84]	; (8046ea8 <prvInsertBlockIntoFreeList+0xb0>)
 8046e54:	681b      	ldr	r3, [r3, #0]
 8046e56:	429a      	cmp	r2, r3
 8046e58:	d00d      	beq.n	8046e76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8046e5a:	687b      	ldr	r3, [r7, #4]
 8046e5c:	685a      	ldr	r2, [r3, #4]
 8046e5e:	68fb      	ldr	r3, [r7, #12]
 8046e60:	681b      	ldr	r3, [r3, #0]
 8046e62:	685b      	ldr	r3, [r3, #4]
 8046e64:	441a      	add	r2, r3
 8046e66:	687b      	ldr	r3, [r7, #4]
 8046e68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8046e6a:	68fb      	ldr	r3, [r7, #12]
 8046e6c:	681b      	ldr	r3, [r3, #0]
 8046e6e:	681a      	ldr	r2, [r3, #0]
 8046e70:	687b      	ldr	r3, [r7, #4]
 8046e72:	601a      	str	r2, [r3, #0]
 8046e74:	e008      	b.n	8046e88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8046e76:	4b0c      	ldr	r3, [pc, #48]	; (8046ea8 <prvInsertBlockIntoFreeList+0xb0>)
 8046e78:	681a      	ldr	r2, [r3, #0]
 8046e7a:	687b      	ldr	r3, [r7, #4]
 8046e7c:	601a      	str	r2, [r3, #0]
 8046e7e:	e003      	b.n	8046e88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8046e80:	68fb      	ldr	r3, [r7, #12]
 8046e82:	681a      	ldr	r2, [r3, #0]
 8046e84:	687b      	ldr	r3, [r7, #4]
 8046e86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8046e88:	68fa      	ldr	r2, [r7, #12]
 8046e8a:	687b      	ldr	r3, [r7, #4]
 8046e8c:	429a      	cmp	r2, r3
 8046e8e:	d002      	beq.n	8046e96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8046e90:	68fb      	ldr	r3, [r7, #12]
 8046e92:	687a      	ldr	r2, [r7, #4]
 8046e94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8046e96:	bf00      	nop
 8046e98:	3714      	adds	r7, #20
 8046e9a:	46bd      	mov	sp, r7
 8046e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046ea0:	4770      	bx	lr
 8046ea2:	bf00      	nop
 8046ea4:	200055b8 	.word	0x200055b8
 8046ea8:	200055c0 	.word	0x200055c0

08046eac <__errno>:
 8046eac:	4b01      	ldr	r3, [pc, #4]	; (8046eb4 <__errno+0x8>)
 8046eae:	6818      	ldr	r0, [r3, #0]
 8046eb0:	4770      	bx	lr
 8046eb2:	bf00      	nop
 8046eb4:	20000010 	.word	0x20000010

08046eb8 <std>:
 8046eb8:	2300      	movs	r3, #0
 8046eba:	b510      	push	{r4, lr}
 8046ebc:	4604      	mov	r4, r0
 8046ebe:	e9c0 3300 	strd	r3, r3, [r0]
 8046ec2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8046ec6:	6083      	str	r3, [r0, #8]
 8046ec8:	8181      	strh	r1, [r0, #12]
 8046eca:	6643      	str	r3, [r0, #100]	; 0x64
 8046ecc:	81c2      	strh	r2, [r0, #14]
 8046ece:	6183      	str	r3, [r0, #24]
 8046ed0:	4619      	mov	r1, r3
 8046ed2:	2208      	movs	r2, #8
 8046ed4:	305c      	adds	r0, #92	; 0x5c
 8046ed6:	f000 f91a 	bl	804710e <memset>
 8046eda:	4b05      	ldr	r3, [pc, #20]	; (8046ef0 <std+0x38>)
 8046edc:	6263      	str	r3, [r4, #36]	; 0x24
 8046ede:	4b05      	ldr	r3, [pc, #20]	; (8046ef4 <std+0x3c>)
 8046ee0:	62a3      	str	r3, [r4, #40]	; 0x28
 8046ee2:	4b05      	ldr	r3, [pc, #20]	; (8046ef8 <std+0x40>)
 8046ee4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8046ee6:	4b05      	ldr	r3, [pc, #20]	; (8046efc <std+0x44>)
 8046ee8:	6224      	str	r4, [r4, #32]
 8046eea:	6323      	str	r3, [r4, #48]	; 0x30
 8046eec:	bd10      	pop	{r4, pc}
 8046eee:	bf00      	nop
 8046ef0:	08047d3d 	.word	0x08047d3d
 8046ef4:	08047d5f 	.word	0x08047d5f
 8046ef8:	08047d97 	.word	0x08047d97
 8046efc:	08047dbb 	.word	0x08047dbb

08046f00 <_cleanup_r>:
 8046f00:	4901      	ldr	r1, [pc, #4]	; (8046f08 <_cleanup_r+0x8>)
 8046f02:	f000 b8af 	b.w	8047064 <_fwalk_reent>
 8046f06:	bf00      	nop
 8046f08:	08048d89 	.word	0x08048d89

08046f0c <__sfmoreglue>:
 8046f0c:	b570      	push	{r4, r5, r6, lr}
 8046f0e:	2268      	movs	r2, #104	; 0x68
 8046f10:	1e4d      	subs	r5, r1, #1
 8046f12:	4355      	muls	r5, r2
 8046f14:	460e      	mov	r6, r1
 8046f16:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8046f1a:	f000 f921 	bl	8047160 <_malloc_r>
 8046f1e:	4604      	mov	r4, r0
 8046f20:	b140      	cbz	r0, 8046f34 <__sfmoreglue+0x28>
 8046f22:	2100      	movs	r1, #0
 8046f24:	e9c0 1600 	strd	r1, r6, [r0]
 8046f28:	300c      	adds	r0, #12
 8046f2a:	60a0      	str	r0, [r4, #8]
 8046f2c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8046f30:	f000 f8ed 	bl	804710e <memset>
 8046f34:	4620      	mov	r0, r4
 8046f36:	bd70      	pop	{r4, r5, r6, pc}

08046f38 <__sfp_lock_acquire>:
 8046f38:	4801      	ldr	r0, [pc, #4]	; (8046f40 <__sfp_lock_acquire+0x8>)
 8046f3a:	f000 b8d8 	b.w	80470ee <__retarget_lock_acquire_recursive>
 8046f3e:	bf00      	nop
 8046f40:	200055d9 	.word	0x200055d9

08046f44 <__sfp_lock_release>:
 8046f44:	4801      	ldr	r0, [pc, #4]	; (8046f4c <__sfp_lock_release+0x8>)
 8046f46:	f000 b8d3 	b.w	80470f0 <__retarget_lock_release_recursive>
 8046f4a:	bf00      	nop
 8046f4c:	200055d9 	.word	0x200055d9

08046f50 <__sinit_lock_acquire>:
 8046f50:	4801      	ldr	r0, [pc, #4]	; (8046f58 <__sinit_lock_acquire+0x8>)
 8046f52:	f000 b8cc 	b.w	80470ee <__retarget_lock_acquire_recursive>
 8046f56:	bf00      	nop
 8046f58:	200055da 	.word	0x200055da

08046f5c <__sinit_lock_release>:
 8046f5c:	4801      	ldr	r0, [pc, #4]	; (8046f64 <__sinit_lock_release+0x8>)
 8046f5e:	f000 b8c7 	b.w	80470f0 <__retarget_lock_release_recursive>
 8046f62:	bf00      	nop
 8046f64:	200055da 	.word	0x200055da

08046f68 <__sinit>:
 8046f68:	b510      	push	{r4, lr}
 8046f6a:	4604      	mov	r4, r0
 8046f6c:	f7ff fff0 	bl	8046f50 <__sinit_lock_acquire>
 8046f70:	69a3      	ldr	r3, [r4, #24]
 8046f72:	b11b      	cbz	r3, 8046f7c <__sinit+0x14>
 8046f74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8046f78:	f7ff bff0 	b.w	8046f5c <__sinit_lock_release>
 8046f7c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8046f80:	6523      	str	r3, [r4, #80]	; 0x50
 8046f82:	4b13      	ldr	r3, [pc, #76]	; (8046fd0 <__sinit+0x68>)
 8046f84:	4a13      	ldr	r2, [pc, #76]	; (8046fd4 <__sinit+0x6c>)
 8046f86:	681b      	ldr	r3, [r3, #0]
 8046f88:	62a2      	str	r2, [r4, #40]	; 0x28
 8046f8a:	42a3      	cmp	r3, r4
 8046f8c:	bf04      	itt	eq
 8046f8e:	2301      	moveq	r3, #1
 8046f90:	61a3      	streq	r3, [r4, #24]
 8046f92:	4620      	mov	r0, r4
 8046f94:	f000 f820 	bl	8046fd8 <__sfp>
 8046f98:	6060      	str	r0, [r4, #4]
 8046f9a:	4620      	mov	r0, r4
 8046f9c:	f000 f81c 	bl	8046fd8 <__sfp>
 8046fa0:	60a0      	str	r0, [r4, #8]
 8046fa2:	4620      	mov	r0, r4
 8046fa4:	f000 f818 	bl	8046fd8 <__sfp>
 8046fa8:	2200      	movs	r2, #0
 8046faa:	60e0      	str	r0, [r4, #12]
 8046fac:	2104      	movs	r1, #4
 8046fae:	6860      	ldr	r0, [r4, #4]
 8046fb0:	f7ff ff82 	bl	8046eb8 <std>
 8046fb4:	68a0      	ldr	r0, [r4, #8]
 8046fb6:	2201      	movs	r2, #1
 8046fb8:	2109      	movs	r1, #9
 8046fba:	f7ff ff7d 	bl	8046eb8 <std>
 8046fbe:	68e0      	ldr	r0, [r4, #12]
 8046fc0:	2202      	movs	r2, #2
 8046fc2:	2112      	movs	r1, #18
 8046fc4:	f7ff ff78 	bl	8046eb8 <std>
 8046fc8:	2301      	movs	r3, #1
 8046fca:	61a3      	str	r3, [r4, #24]
 8046fcc:	e7d2      	b.n	8046f74 <__sinit+0xc>
 8046fce:	bf00      	nop
 8046fd0:	0804a060 	.word	0x0804a060
 8046fd4:	08046f01 	.word	0x08046f01

08046fd8 <__sfp>:
 8046fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8046fda:	4607      	mov	r7, r0
 8046fdc:	f7ff ffac 	bl	8046f38 <__sfp_lock_acquire>
 8046fe0:	4b1e      	ldr	r3, [pc, #120]	; (804705c <__sfp+0x84>)
 8046fe2:	681e      	ldr	r6, [r3, #0]
 8046fe4:	69b3      	ldr	r3, [r6, #24]
 8046fe6:	b913      	cbnz	r3, 8046fee <__sfp+0x16>
 8046fe8:	4630      	mov	r0, r6
 8046fea:	f7ff ffbd 	bl	8046f68 <__sinit>
 8046fee:	3648      	adds	r6, #72	; 0x48
 8046ff0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8046ff4:	3b01      	subs	r3, #1
 8046ff6:	d503      	bpl.n	8047000 <__sfp+0x28>
 8046ff8:	6833      	ldr	r3, [r6, #0]
 8046ffa:	b30b      	cbz	r3, 8047040 <__sfp+0x68>
 8046ffc:	6836      	ldr	r6, [r6, #0]
 8046ffe:	e7f7      	b.n	8046ff0 <__sfp+0x18>
 8047000:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8047004:	b9d5      	cbnz	r5, 804703c <__sfp+0x64>
 8047006:	4b16      	ldr	r3, [pc, #88]	; (8047060 <__sfp+0x88>)
 8047008:	60e3      	str	r3, [r4, #12]
 804700a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 804700e:	6665      	str	r5, [r4, #100]	; 0x64
 8047010:	f000 f86c 	bl	80470ec <__retarget_lock_init_recursive>
 8047014:	f7ff ff96 	bl	8046f44 <__sfp_lock_release>
 8047018:	e9c4 5501 	strd	r5, r5, [r4, #4]
 804701c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8047020:	6025      	str	r5, [r4, #0]
 8047022:	61a5      	str	r5, [r4, #24]
 8047024:	2208      	movs	r2, #8
 8047026:	4629      	mov	r1, r5
 8047028:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 804702c:	f000 f86f 	bl	804710e <memset>
 8047030:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8047034:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8047038:	4620      	mov	r0, r4
 804703a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804703c:	3468      	adds	r4, #104	; 0x68
 804703e:	e7d9      	b.n	8046ff4 <__sfp+0x1c>
 8047040:	2104      	movs	r1, #4
 8047042:	4638      	mov	r0, r7
 8047044:	f7ff ff62 	bl	8046f0c <__sfmoreglue>
 8047048:	4604      	mov	r4, r0
 804704a:	6030      	str	r0, [r6, #0]
 804704c:	2800      	cmp	r0, #0
 804704e:	d1d5      	bne.n	8046ffc <__sfp+0x24>
 8047050:	f7ff ff78 	bl	8046f44 <__sfp_lock_release>
 8047054:	230c      	movs	r3, #12
 8047056:	603b      	str	r3, [r7, #0]
 8047058:	e7ee      	b.n	8047038 <__sfp+0x60>
 804705a:	bf00      	nop
 804705c:	0804a060 	.word	0x0804a060
 8047060:	ffff0001 	.word	0xffff0001

08047064 <_fwalk_reent>:
 8047064:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8047068:	4606      	mov	r6, r0
 804706a:	4688      	mov	r8, r1
 804706c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8047070:	2700      	movs	r7, #0
 8047072:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8047076:	f1b9 0901 	subs.w	r9, r9, #1
 804707a:	d505      	bpl.n	8047088 <_fwalk_reent+0x24>
 804707c:	6824      	ldr	r4, [r4, #0]
 804707e:	2c00      	cmp	r4, #0
 8047080:	d1f7      	bne.n	8047072 <_fwalk_reent+0xe>
 8047082:	4638      	mov	r0, r7
 8047084:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8047088:	89ab      	ldrh	r3, [r5, #12]
 804708a:	2b01      	cmp	r3, #1
 804708c:	d907      	bls.n	804709e <_fwalk_reent+0x3a>
 804708e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8047092:	3301      	adds	r3, #1
 8047094:	d003      	beq.n	804709e <_fwalk_reent+0x3a>
 8047096:	4629      	mov	r1, r5
 8047098:	4630      	mov	r0, r6
 804709a:	47c0      	blx	r8
 804709c:	4307      	orrs	r7, r0
 804709e:	3568      	adds	r5, #104	; 0x68
 80470a0:	e7e9      	b.n	8047076 <_fwalk_reent+0x12>
	...

080470a4 <__libc_init_array>:
 80470a4:	b570      	push	{r4, r5, r6, lr}
 80470a6:	4d0d      	ldr	r5, [pc, #52]	; (80470dc <__libc_init_array+0x38>)
 80470a8:	4c0d      	ldr	r4, [pc, #52]	; (80470e0 <__libc_init_array+0x3c>)
 80470aa:	1b64      	subs	r4, r4, r5
 80470ac:	10a4      	asrs	r4, r4, #2
 80470ae:	2600      	movs	r6, #0
 80470b0:	42a6      	cmp	r6, r4
 80470b2:	d109      	bne.n	80470c8 <__libc_init_array+0x24>
 80470b4:	4d0b      	ldr	r5, [pc, #44]	; (80470e4 <__libc_init_array+0x40>)
 80470b6:	4c0c      	ldr	r4, [pc, #48]	; (80470e8 <__libc_init_array+0x44>)
 80470b8:	f002 feec 	bl	8049e94 <_init>
 80470bc:	1b64      	subs	r4, r4, r5
 80470be:	10a4      	asrs	r4, r4, #2
 80470c0:	2600      	movs	r6, #0
 80470c2:	42a6      	cmp	r6, r4
 80470c4:	d105      	bne.n	80470d2 <__libc_init_array+0x2e>
 80470c6:	bd70      	pop	{r4, r5, r6, pc}
 80470c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80470cc:	4798      	blx	r3
 80470ce:	3601      	adds	r6, #1
 80470d0:	e7ee      	b.n	80470b0 <__libc_init_array+0xc>
 80470d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80470d6:	4798      	blx	r3
 80470d8:	3601      	adds	r6, #1
 80470da:	e7f2      	b.n	80470c2 <__libc_init_array+0x1e>
 80470dc:	0804a3e4 	.word	0x0804a3e4
 80470e0:	0804a3e4 	.word	0x0804a3e4
 80470e4:	0804a3e4 	.word	0x0804a3e4
 80470e8:	0804a3e8 	.word	0x0804a3e8

080470ec <__retarget_lock_init_recursive>:
 80470ec:	4770      	bx	lr

080470ee <__retarget_lock_acquire_recursive>:
 80470ee:	4770      	bx	lr

080470f0 <__retarget_lock_release_recursive>:
 80470f0:	4770      	bx	lr

080470f2 <memcpy>:
 80470f2:	440a      	add	r2, r1
 80470f4:	4291      	cmp	r1, r2
 80470f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80470fa:	d100      	bne.n	80470fe <memcpy+0xc>
 80470fc:	4770      	bx	lr
 80470fe:	b510      	push	{r4, lr}
 8047100:	f811 4b01 	ldrb.w	r4, [r1], #1
 8047104:	f803 4f01 	strb.w	r4, [r3, #1]!
 8047108:	4291      	cmp	r1, r2
 804710a:	d1f9      	bne.n	8047100 <memcpy+0xe>
 804710c:	bd10      	pop	{r4, pc}

0804710e <memset>:
 804710e:	4402      	add	r2, r0
 8047110:	4603      	mov	r3, r0
 8047112:	4293      	cmp	r3, r2
 8047114:	d100      	bne.n	8047118 <memset+0xa>
 8047116:	4770      	bx	lr
 8047118:	f803 1b01 	strb.w	r1, [r3], #1
 804711c:	e7f9      	b.n	8047112 <memset+0x4>
	...

08047120 <sbrk_aligned>:
 8047120:	b570      	push	{r4, r5, r6, lr}
 8047122:	4e0e      	ldr	r6, [pc, #56]	; (804715c <sbrk_aligned+0x3c>)
 8047124:	460c      	mov	r4, r1
 8047126:	6831      	ldr	r1, [r6, #0]
 8047128:	4605      	mov	r5, r0
 804712a:	b911      	cbnz	r1, 8047132 <sbrk_aligned+0x12>
 804712c:	f000 fdd6 	bl	8047cdc <_sbrk_r>
 8047130:	6030      	str	r0, [r6, #0]
 8047132:	4621      	mov	r1, r4
 8047134:	4628      	mov	r0, r5
 8047136:	f000 fdd1 	bl	8047cdc <_sbrk_r>
 804713a:	1c43      	adds	r3, r0, #1
 804713c:	d00a      	beq.n	8047154 <sbrk_aligned+0x34>
 804713e:	1cc4      	adds	r4, r0, #3
 8047140:	f024 0403 	bic.w	r4, r4, #3
 8047144:	42a0      	cmp	r0, r4
 8047146:	d007      	beq.n	8047158 <sbrk_aligned+0x38>
 8047148:	1a21      	subs	r1, r4, r0
 804714a:	4628      	mov	r0, r5
 804714c:	f000 fdc6 	bl	8047cdc <_sbrk_r>
 8047150:	3001      	adds	r0, #1
 8047152:	d101      	bne.n	8047158 <sbrk_aligned+0x38>
 8047154:	f04f 34ff 	mov.w	r4, #4294967295
 8047158:	4620      	mov	r0, r4
 804715a:	bd70      	pop	{r4, r5, r6, pc}
 804715c:	200055e0 	.word	0x200055e0

08047160 <_malloc_r>:
 8047160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8047164:	1ccd      	adds	r5, r1, #3
 8047166:	f025 0503 	bic.w	r5, r5, #3
 804716a:	3508      	adds	r5, #8
 804716c:	2d0c      	cmp	r5, #12
 804716e:	bf38      	it	cc
 8047170:	250c      	movcc	r5, #12
 8047172:	2d00      	cmp	r5, #0
 8047174:	4607      	mov	r7, r0
 8047176:	db01      	blt.n	804717c <_malloc_r+0x1c>
 8047178:	42a9      	cmp	r1, r5
 804717a:	d905      	bls.n	8047188 <_malloc_r+0x28>
 804717c:	230c      	movs	r3, #12
 804717e:	603b      	str	r3, [r7, #0]
 8047180:	2600      	movs	r6, #0
 8047182:	4630      	mov	r0, r6
 8047184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8047188:	4e2e      	ldr	r6, [pc, #184]	; (8047244 <_malloc_r+0xe4>)
 804718a:	f001 febd 	bl	8048f08 <__malloc_lock>
 804718e:	6833      	ldr	r3, [r6, #0]
 8047190:	461c      	mov	r4, r3
 8047192:	bb34      	cbnz	r4, 80471e2 <_malloc_r+0x82>
 8047194:	4629      	mov	r1, r5
 8047196:	4638      	mov	r0, r7
 8047198:	f7ff ffc2 	bl	8047120 <sbrk_aligned>
 804719c:	1c43      	adds	r3, r0, #1
 804719e:	4604      	mov	r4, r0
 80471a0:	d14d      	bne.n	804723e <_malloc_r+0xde>
 80471a2:	6834      	ldr	r4, [r6, #0]
 80471a4:	4626      	mov	r6, r4
 80471a6:	2e00      	cmp	r6, #0
 80471a8:	d140      	bne.n	804722c <_malloc_r+0xcc>
 80471aa:	6823      	ldr	r3, [r4, #0]
 80471ac:	4631      	mov	r1, r6
 80471ae:	4638      	mov	r0, r7
 80471b0:	eb04 0803 	add.w	r8, r4, r3
 80471b4:	f000 fd92 	bl	8047cdc <_sbrk_r>
 80471b8:	4580      	cmp	r8, r0
 80471ba:	d13a      	bne.n	8047232 <_malloc_r+0xd2>
 80471bc:	6821      	ldr	r1, [r4, #0]
 80471be:	3503      	adds	r5, #3
 80471c0:	1a6d      	subs	r5, r5, r1
 80471c2:	f025 0503 	bic.w	r5, r5, #3
 80471c6:	3508      	adds	r5, #8
 80471c8:	2d0c      	cmp	r5, #12
 80471ca:	bf38      	it	cc
 80471cc:	250c      	movcc	r5, #12
 80471ce:	4629      	mov	r1, r5
 80471d0:	4638      	mov	r0, r7
 80471d2:	f7ff ffa5 	bl	8047120 <sbrk_aligned>
 80471d6:	3001      	adds	r0, #1
 80471d8:	d02b      	beq.n	8047232 <_malloc_r+0xd2>
 80471da:	6823      	ldr	r3, [r4, #0]
 80471dc:	442b      	add	r3, r5
 80471de:	6023      	str	r3, [r4, #0]
 80471e0:	e00e      	b.n	8047200 <_malloc_r+0xa0>
 80471e2:	6822      	ldr	r2, [r4, #0]
 80471e4:	1b52      	subs	r2, r2, r5
 80471e6:	d41e      	bmi.n	8047226 <_malloc_r+0xc6>
 80471e8:	2a0b      	cmp	r2, #11
 80471ea:	d916      	bls.n	804721a <_malloc_r+0xba>
 80471ec:	1961      	adds	r1, r4, r5
 80471ee:	42a3      	cmp	r3, r4
 80471f0:	6025      	str	r5, [r4, #0]
 80471f2:	bf18      	it	ne
 80471f4:	6059      	strne	r1, [r3, #4]
 80471f6:	6863      	ldr	r3, [r4, #4]
 80471f8:	bf08      	it	eq
 80471fa:	6031      	streq	r1, [r6, #0]
 80471fc:	5162      	str	r2, [r4, r5]
 80471fe:	604b      	str	r3, [r1, #4]
 8047200:	4638      	mov	r0, r7
 8047202:	f104 060b 	add.w	r6, r4, #11
 8047206:	f001 fe85 	bl	8048f14 <__malloc_unlock>
 804720a:	f026 0607 	bic.w	r6, r6, #7
 804720e:	1d23      	adds	r3, r4, #4
 8047210:	1af2      	subs	r2, r6, r3
 8047212:	d0b6      	beq.n	8047182 <_malloc_r+0x22>
 8047214:	1b9b      	subs	r3, r3, r6
 8047216:	50a3      	str	r3, [r4, r2]
 8047218:	e7b3      	b.n	8047182 <_malloc_r+0x22>
 804721a:	6862      	ldr	r2, [r4, #4]
 804721c:	42a3      	cmp	r3, r4
 804721e:	bf0c      	ite	eq
 8047220:	6032      	streq	r2, [r6, #0]
 8047222:	605a      	strne	r2, [r3, #4]
 8047224:	e7ec      	b.n	8047200 <_malloc_r+0xa0>
 8047226:	4623      	mov	r3, r4
 8047228:	6864      	ldr	r4, [r4, #4]
 804722a:	e7b2      	b.n	8047192 <_malloc_r+0x32>
 804722c:	4634      	mov	r4, r6
 804722e:	6876      	ldr	r6, [r6, #4]
 8047230:	e7b9      	b.n	80471a6 <_malloc_r+0x46>
 8047232:	230c      	movs	r3, #12
 8047234:	603b      	str	r3, [r7, #0]
 8047236:	4638      	mov	r0, r7
 8047238:	f001 fe6c 	bl	8048f14 <__malloc_unlock>
 804723c:	e7a1      	b.n	8047182 <_malloc_r+0x22>
 804723e:	6025      	str	r5, [r4, #0]
 8047240:	e7de      	b.n	8047200 <_malloc_r+0xa0>
 8047242:	bf00      	nop
 8047244:	200055dc 	.word	0x200055dc

08047248 <__cvt>:
 8047248:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 804724c:	ec55 4b10 	vmov	r4, r5, d0
 8047250:	2d00      	cmp	r5, #0
 8047252:	460e      	mov	r6, r1
 8047254:	4619      	mov	r1, r3
 8047256:	462b      	mov	r3, r5
 8047258:	bfbb      	ittet	lt
 804725a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 804725e:	461d      	movlt	r5, r3
 8047260:	2300      	movge	r3, #0
 8047262:	232d      	movlt	r3, #45	; 0x2d
 8047264:	700b      	strb	r3, [r1, #0]
 8047266:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8047268:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 804726c:	4691      	mov	r9, r2
 804726e:	f023 0820 	bic.w	r8, r3, #32
 8047272:	bfbc      	itt	lt
 8047274:	4622      	movlt	r2, r4
 8047276:	4614      	movlt	r4, r2
 8047278:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 804727c:	d005      	beq.n	804728a <__cvt+0x42>
 804727e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8047282:	d100      	bne.n	8047286 <__cvt+0x3e>
 8047284:	3601      	adds	r6, #1
 8047286:	2102      	movs	r1, #2
 8047288:	e000      	b.n	804728c <__cvt+0x44>
 804728a:	2103      	movs	r1, #3
 804728c:	ab03      	add	r3, sp, #12
 804728e:	9301      	str	r3, [sp, #4]
 8047290:	ab02      	add	r3, sp, #8
 8047292:	9300      	str	r3, [sp, #0]
 8047294:	ec45 4b10 	vmov	d0, r4, r5
 8047298:	4653      	mov	r3, sl
 804729a:	4632      	mov	r2, r6
 804729c:	f000 ff00 	bl	80480a0 <_dtoa_r>
 80472a0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80472a4:	4607      	mov	r7, r0
 80472a6:	d102      	bne.n	80472ae <__cvt+0x66>
 80472a8:	f019 0f01 	tst.w	r9, #1
 80472ac:	d022      	beq.n	80472f4 <__cvt+0xac>
 80472ae:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80472b2:	eb07 0906 	add.w	r9, r7, r6
 80472b6:	d110      	bne.n	80472da <__cvt+0x92>
 80472b8:	783b      	ldrb	r3, [r7, #0]
 80472ba:	2b30      	cmp	r3, #48	; 0x30
 80472bc:	d10a      	bne.n	80472d4 <__cvt+0x8c>
 80472be:	2200      	movs	r2, #0
 80472c0:	2300      	movs	r3, #0
 80472c2:	4620      	mov	r0, r4
 80472c4:	4629      	mov	r1, r5
 80472c6:	f7f9 fc07 	bl	8040ad8 <__aeabi_dcmpeq>
 80472ca:	b918      	cbnz	r0, 80472d4 <__cvt+0x8c>
 80472cc:	f1c6 0601 	rsb	r6, r6, #1
 80472d0:	f8ca 6000 	str.w	r6, [sl]
 80472d4:	f8da 3000 	ldr.w	r3, [sl]
 80472d8:	4499      	add	r9, r3
 80472da:	2200      	movs	r2, #0
 80472dc:	2300      	movs	r3, #0
 80472de:	4620      	mov	r0, r4
 80472e0:	4629      	mov	r1, r5
 80472e2:	f7f9 fbf9 	bl	8040ad8 <__aeabi_dcmpeq>
 80472e6:	b108      	cbz	r0, 80472ec <__cvt+0xa4>
 80472e8:	f8cd 900c 	str.w	r9, [sp, #12]
 80472ec:	2230      	movs	r2, #48	; 0x30
 80472ee:	9b03      	ldr	r3, [sp, #12]
 80472f0:	454b      	cmp	r3, r9
 80472f2:	d307      	bcc.n	8047304 <__cvt+0xbc>
 80472f4:	9b03      	ldr	r3, [sp, #12]
 80472f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80472f8:	1bdb      	subs	r3, r3, r7
 80472fa:	4638      	mov	r0, r7
 80472fc:	6013      	str	r3, [r2, #0]
 80472fe:	b004      	add	sp, #16
 8047300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8047304:	1c59      	adds	r1, r3, #1
 8047306:	9103      	str	r1, [sp, #12]
 8047308:	701a      	strb	r2, [r3, #0]
 804730a:	e7f0      	b.n	80472ee <__cvt+0xa6>

0804730c <__exponent>:
 804730c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 804730e:	4603      	mov	r3, r0
 8047310:	2900      	cmp	r1, #0
 8047312:	bfb8      	it	lt
 8047314:	4249      	neglt	r1, r1
 8047316:	f803 2b02 	strb.w	r2, [r3], #2
 804731a:	bfb4      	ite	lt
 804731c:	222d      	movlt	r2, #45	; 0x2d
 804731e:	222b      	movge	r2, #43	; 0x2b
 8047320:	2909      	cmp	r1, #9
 8047322:	7042      	strb	r2, [r0, #1]
 8047324:	dd2a      	ble.n	804737c <__exponent+0x70>
 8047326:	f10d 0407 	add.w	r4, sp, #7
 804732a:	46a4      	mov	ip, r4
 804732c:	270a      	movs	r7, #10
 804732e:	46a6      	mov	lr, r4
 8047330:	460a      	mov	r2, r1
 8047332:	fb91 f6f7 	sdiv	r6, r1, r7
 8047336:	fb07 1516 	mls	r5, r7, r6, r1
 804733a:	3530      	adds	r5, #48	; 0x30
 804733c:	2a63      	cmp	r2, #99	; 0x63
 804733e:	f104 34ff 	add.w	r4, r4, #4294967295
 8047342:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8047346:	4631      	mov	r1, r6
 8047348:	dcf1      	bgt.n	804732e <__exponent+0x22>
 804734a:	3130      	adds	r1, #48	; 0x30
 804734c:	f1ae 0502 	sub.w	r5, lr, #2
 8047350:	f804 1c01 	strb.w	r1, [r4, #-1]
 8047354:	1c44      	adds	r4, r0, #1
 8047356:	4629      	mov	r1, r5
 8047358:	4561      	cmp	r1, ip
 804735a:	d30a      	bcc.n	8047372 <__exponent+0x66>
 804735c:	f10d 0209 	add.w	r2, sp, #9
 8047360:	eba2 020e 	sub.w	r2, r2, lr
 8047364:	4565      	cmp	r5, ip
 8047366:	bf88      	it	hi
 8047368:	2200      	movhi	r2, #0
 804736a:	4413      	add	r3, r2
 804736c:	1a18      	subs	r0, r3, r0
 804736e:	b003      	add	sp, #12
 8047370:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8047372:	f811 2b01 	ldrb.w	r2, [r1], #1
 8047376:	f804 2f01 	strb.w	r2, [r4, #1]!
 804737a:	e7ed      	b.n	8047358 <__exponent+0x4c>
 804737c:	2330      	movs	r3, #48	; 0x30
 804737e:	3130      	adds	r1, #48	; 0x30
 8047380:	7083      	strb	r3, [r0, #2]
 8047382:	70c1      	strb	r1, [r0, #3]
 8047384:	1d03      	adds	r3, r0, #4
 8047386:	e7f1      	b.n	804736c <__exponent+0x60>

08047388 <_printf_float>:
 8047388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804738c:	ed2d 8b02 	vpush	{d8}
 8047390:	b08d      	sub	sp, #52	; 0x34
 8047392:	460c      	mov	r4, r1
 8047394:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8047398:	4616      	mov	r6, r2
 804739a:	461f      	mov	r7, r3
 804739c:	4605      	mov	r5, r0
 804739e:	f001 fd2f 	bl	8048e00 <_localeconv_r>
 80473a2:	f8d0 a000 	ldr.w	sl, [r0]
 80473a6:	4650      	mov	r0, sl
 80473a8:	f7f8 ff1a 	bl	80401e0 <strlen>
 80473ac:	2300      	movs	r3, #0
 80473ae:	930a      	str	r3, [sp, #40]	; 0x28
 80473b0:	6823      	ldr	r3, [r4, #0]
 80473b2:	9305      	str	r3, [sp, #20]
 80473b4:	f8d8 3000 	ldr.w	r3, [r8]
 80473b8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80473bc:	3307      	adds	r3, #7
 80473be:	f023 0307 	bic.w	r3, r3, #7
 80473c2:	f103 0208 	add.w	r2, r3, #8
 80473c6:	f8c8 2000 	str.w	r2, [r8]
 80473ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80473ce:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80473d2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80473d6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80473da:	9307      	str	r3, [sp, #28]
 80473dc:	f8cd 8018 	str.w	r8, [sp, #24]
 80473e0:	ee08 0a10 	vmov	s16, r0
 80473e4:	4b9f      	ldr	r3, [pc, #636]	; (8047664 <_printf_float+0x2dc>)
 80473e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80473ea:	f04f 32ff 	mov.w	r2, #4294967295
 80473ee:	f7f9 fba5 	bl	8040b3c <__aeabi_dcmpun>
 80473f2:	bb88      	cbnz	r0, 8047458 <_printf_float+0xd0>
 80473f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80473f8:	4b9a      	ldr	r3, [pc, #616]	; (8047664 <_printf_float+0x2dc>)
 80473fa:	f04f 32ff 	mov.w	r2, #4294967295
 80473fe:	f7f9 fb7f 	bl	8040b00 <__aeabi_dcmple>
 8047402:	bb48      	cbnz	r0, 8047458 <_printf_float+0xd0>
 8047404:	2200      	movs	r2, #0
 8047406:	2300      	movs	r3, #0
 8047408:	4640      	mov	r0, r8
 804740a:	4649      	mov	r1, r9
 804740c:	f7f9 fb6e 	bl	8040aec <__aeabi_dcmplt>
 8047410:	b110      	cbz	r0, 8047418 <_printf_float+0x90>
 8047412:	232d      	movs	r3, #45	; 0x2d
 8047414:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8047418:	4b93      	ldr	r3, [pc, #588]	; (8047668 <_printf_float+0x2e0>)
 804741a:	4894      	ldr	r0, [pc, #592]	; (804766c <_printf_float+0x2e4>)
 804741c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8047420:	bf94      	ite	ls
 8047422:	4698      	movls	r8, r3
 8047424:	4680      	movhi	r8, r0
 8047426:	2303      	movs	r3, #3
 8047428:	6123      	str	r3, [r4, #16]
 804742a:	9b05      	ldr	r3, [sp, #20]
 804742c:	f023 0204 	bic.w	r2, r3, #4
 8047430:	6022      	str	r2, [r4, #0]
 8047432:	f04f 0900 	mov.w	r9, #0
 8047436:	9700      	str	r7, [sp, #0]
 8047438:	4633      	mov	r3, r6
 804743a:	aa0b      	add	r2, sp, #44	; 0x2c
 804743c:	4621      	mov	r1, r4
 804743e:	4628      	mov	r0, r5
 8047440:	f000 f9d8 	bl	80477f4 <_printf_common>
 8047444:	3001      	adds	r0, #1
 8047446:	f040 8090 	bne.w	804756a <_printf_float+0x1e2>
 804744a:	f04f 30ff 	mov.w	r0, #4294967295
 804744e:	b00d      	add	sp, #52	; 0x34
 8047450:	ecbd 8b02 	vpop	{d8}
 8047454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8047458:	4642      	mov	r2, r8
 804745a:	464b      	mov	r3, r9
 804745c:	4640      	mov	r0, r8
 804745e:	4649      	mov	r1, r9
 8047460:	f7f9 fb6c 	bl	8040b3c <__aeabi_dcmpun>
 8047464:	b140      	cbz	r0, 8047478 <_printf_float+0xf0>
 8047466:	464b      	mov	r3, r9
 8047468:	2b00      	cmp	r3, #0
 804746a:	bfbc      	itt	lt
 804746c:	232d      	movlt	r3, #45	; 0x2d
 804746e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8047472:	487f      	ldr	r0, [pc, #508]	; (8047670 <_printf_float+0x2e8>)
 8047474:	4b7f      	ldr	r3, [pc, #508]	; (8047674 <_printf_float+0x2ec>)
 8047476:	e7d1      	b.n	804741c <_printf_float+0x94>
 8047478:	6863      	ldr	r3, [r4, #4]
 804747a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 804747e:	9206      	str	r2, [sp, #24]
 8047480:	1c5a      	adds	r2, r3, #1
 8047482:	d13f      	bne.n	8047504 <_printf_float+0x17c>
 8047484:	2306      	movs	r3, #6
 8047486:	6063      	str	r3, [r4, #4]
 8047488:	9b05      	ldr	r3, [sp, #20]
 804748a:	6861      	ldr	r1, [r4, #4]
 804748c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8047490:	2300      	movs	r3, #0
 8047492:	9303      	str	r3, [sp, #12]
 8047494:	ab0a      	add	r3, sp, #40	; 0x28
 8047496:	e9cd b301 	strd	fp, r3, [sp, #4]
 804749a:	ab09      	add	r3, sp, #36	; 0x24
 804749c:	ec49 8b10 	vmov	d0, r8, r9
 80474a0:	9300      	str	r3, [sp, #0]
 80474a2:	6022      	str	r2, [r4, #0]
 80474a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80474a8:	4628      	mov	r0, r5
 80474aa:	f7ff fecd 	bl	8047248 <__cvt>
 80474ae:	9b06      	ldr	r3, [sp, #24]
 80474b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80474b2:	2b47      	cmp	r3, #71	; 0x47
 80474b4:	4680      	mov	r8, r0
 80474b6:	d108      	bne.n	80474ca <_printf_float+0x142>
 80474b8:	1cc8      	adds	r0, r1, #3
 80474ba:	db02      	blt.n	80474c2 <_printf_float+0x13a>
 80474bc:	6863      	ldr	r3, [r4, #4]
 80474be:	4299      	cmp	r1, r3
 80474c0:	dd41      	ble.n	8047546 <_printf_float+0x1be>
 80474c2:	f1ab 0b02 	sub.w	fp, fp, #2
 80474c6:	fa5f fb8b 	uxtb.w	fp, fp
 80474ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80474ce:	d820      	bhi.n	8047512 <_printf_float+0x18a>
 80474d0:	3901      	subs	r1, #1
 80474d2:	465a      	mov	r2, fp
 80474d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80474d8:	9109      	str	r1, [sp, #36]	; 0x24
 80474da:	f7ff ff17 	bl	804730c <__exponent>
 80474de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80474e0:	1813      	adds	r3, r2, r0
 80474e2:	2a01      	cmp	r2, #1
 80474e4:	4681      	mov	r9, r0
 80474e6:	6123      	str	r3, [r4, #16]
 80474e8:	dc02      	bgt.n	80474f0 <_printf_float+0x168>
 80474ea:	6822      	ldr	r2, [r4, #0]
 80474ec:	07d2      	lsls	r2, r2, #31
 80474ee:	d501      	bpl.n	80474f4 <_printf_float+0x16c>
 80474f0:	3301      	adds	r3, #1
 80474f2:	6123      	str	r3, [r4, #16]
 80474f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80474f8:	2b00      	cmp	r3, #0
 80474fa:	d09c      	beq.n	8047436 <_printf_float+0xae>
 80474fc:	232d      	movs	r3, #45	; 0x2d
 80474fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8047502:	e798      	b.n	8047436 <_printf_float+0xae>
 8047504:	9a06      	ldr	r2, [sp, #24]
 8047506:	2a47      	cmp	r2, #71	; 0x47
 8047508:	d1be      	bne.n	8047488 <_printf_float+0x100>
 804750a:	2b00      	cmp	r3, #0
 804750c:	d1bc      	bne.n	8047488 <_printf_float+0x100>
 804750e:	2301      	movs	r3, #1
 8047510:	e7b9      	b.n	8047486 <_printf_float+0xfe>
 8047512:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8047516:	d118      	bne.n	804754a <_printf_float+0x1c2>
 8047518:	2900      	cmp	r1, #0
 804751a:	6863      	ldr	r3, [r4, #4]
 804751c:	dd0b      	ble.n	8047536 <_printf_float+0x1ae>
 804751e:	6121      	str	r1, [r4, #16]
 8047520:	b913      	cbnz	r3, 8047528 <_printf_float+0x1a0>
 8047522:	6822      	ldr	r2, [r4, #0]
 8047524:	07d0      	lsls	r0, r2, #31
 8047526:	d502      	bpl.n	804752e <_printf_float+0x1a6>
 8047528:	3301      	adds	r3, #1
 804752a:	440b      	add	r3, r1
 804752c:	6123      	str	r3, [r4, #16]
 804752e:	65a1      	str	r1, [r4, #88]	; 0x58
 8047530:	f04f 0900 	mov.w	r9, #0
 8047534:	e7de      	b.n	80474f4 <_printf_float+0x16c>
 8047536:	b913      	cbnz	r3, 804753e <_printf_float+0x1b6>
 8047538:	6822      	ldr	r2, [r4, #0]
 804753a:	07d2      	lsls	r2, r2, #31
 804753c:	d501      	bpl.n	8047542 <_printf_float+0x1ba>
 804753e:	3302      	adds	r3, #2
 8047540:	e7f4      	b.n	804752c <_printf_float+0x1a4>
 8047542:	2301      	movs	r3, #1
 8047544:	e7f2      	b.n	804752c <_printf_float+0x1a4>
 8047546:	f04f 0b67 	mov.w	fp, #103	; 0x67
 804754a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 804754c:	4299      	cmp	r1, r3
 804754e:	db05      	blt.n	804755c <_printf_float+0x1d4>
 8047550:	6823      	ldr	r3, [r4, #0]
 8047552:	6121      	str	r1, [r4, #16]
 8047554:	07d8      	lsls	r0, r3, #31
 8047556:	d5ea      	bpl.n	804752e <_printf_float+0x1a6>
 8047558:	1c4b      	adds	r3, r1, #1
 804755a:	e7e7      	b.n	804752c <_printf_float+0x1a4>
 804755c:	2900      	cmp	r1, #0
 804755e:	bfd4      	ite	le
 8047560:	f1c1 0202 	rsble	r2, r1, #2
 8047564:	2201      	movgt	r2, #1
 8047566:	4413      	add	r3, r2
 8047568:	e7e0      	b.n	804752c <_printf_float+0x1a4>
 804756a:	6823      	ldr	r3, [r4, #0]
 804756c:	055a      	lsls	r2, r3, #21
 804756e:	d407      	bmi.n	8047580 <_printf_float+0x1f8>
 8047570:	6923      	ldr	r3, [r4, #16]
 8047572:	4642      	mov	r2, r8
 8047574:	4631      	mov	r1, r6
 8047576:	4628      	mov	r0, r5
 8047578:	47b8      	blx	r7
 804757a:	3001      	adds	r0, #1
 804757c:	d12c      	bne.n	80475d8 <_printf_float+0x250>
 804757e:	e764      	b.n	804744a <_printf_float+0xc2>
 8047580:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8047584:	f240 80e0 	bls.w	8047748 <_printf_float+0x3c0>
 8047588:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 804758c:	2200      	movs	r2, #0
 804758e:	2300      	movs	r3, #0
 8047590:	f7f9 faa2 	bl	8040ad8 <__aeabi_dcmpeq>
 8047594:	2800      	cmp	r0, #0
 8047596:	d034      	beq.n	8047602 <_printf_float+0x27a>
 8047598:	4a37      	ldr	r2, [pc, #220]	; (8047678 <_printf_float+0x2f0>)
 804759a:	2301      	movs	r3, #1
 804759c:	4631      	mov	r1, r6
 804759e:	4628      	mov	r0, r5
 80475a0:	47b8      	blx	r7
 80475a2:	3001      	adds	r0, #1
 80475a4:	f43f af51 	beq.w	804744a <_printf_float+0xc2>
 80475a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80475ac:	429a      	cmp	r2, r3
 80475ae:	db02      	blt.n	80475b6 <_printf_float+0x22e>
 80475b0:	6823      	ldr	r3, [r4, #0]
 80475b2:	07d8      	lsls	r0, r3, #31
 80475b4:	d510      	bpl.n	80475d8 <_printf_float+0x250>
 80475b6:	ee18 3a10 	vmov	r3, s16
 80475ba:	4652      	mov	r2, sl
 80475bc:	4631      	mov	r1, r6
 80475be:	4628      	mov	r0, r5
 80475c0:	47b8      	blx	r7
 80475c2:	3001      	adds	r0, #1
 80475c4:	f43f af41 	beq.w	804744a <_printf_float+0xc2>
 80475c8:	f04f 0800 	mov.w	r8, #0
 80475cc:	f104 091a 	add.w	r9, r4, #26
 80475d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80475d2:	3b01      	subs	r3, #1
 80475d4:	4543      	cmp	r3, r8
 80475d6:	dc09      	bgt.n	80475ec <_printf_float+0x264>
 80475d8:	6823      	ldr	r3, [r4, #0]
 80475da:	079b      	lsls	r3, r3, #30
 80475dc:	f100 8105 	bmi.w	80477ea <_printf_float+0x462>
 80475e0:	68e0      	ldr	r0, [r4, #12]
 80475e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80475e4:	4298      	cmp	r0, r3
 80475e6:	bfb8      	it	lt
 80475e8:	4618      	movlt	r0, r3
 80475ea:	e730      	b.n	804744e <_printf_float+0xc6>
 80475ec:	2301      	movs	r3, #1
 80475ee:	464a      	mov	r2, r9
 80475f0:	4631      	mov	r1, r6
 80475f2:	4628      	mov	r0, r5
 80475f4:	47b8      	blx	r7
 80475f6:	3001      	adds	r0, #1
 80475f8:	f43f af27 	beq.w	804744a <_printf_float+0xc2>
 80475fc:	f108 0801 	add.w	r8, r8, #1
 8047600:	e7e6      	b.n	80475d0 <_printf_float+0x248>
 8047602:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8047604:	2b00      	cmp	r3, #0
 8047606:	dc39      	bgt.n	804767c <_printf_float+0x2f4>
 8047608:	4a1b      	ldr	r2, [pc, #108]	; (8047678 <_printf_float+0x2f0>)
 804760a:	2301      	movs	r3, #1
 804760c:	4631      	mov	r1, r6
 804760e:	4628      	mov	r0, r5
 8047610:	47b8      	blx	r7
 8047612:	3001      	adds	r0, #1
 8047614:	f43f af19 	beq.w	804744a <_printf_float+0xc2>
 8047618:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 804761c:	4313      	orrs	r3, r2
 804761e:	d102      	bne.n	8047626 <_printf_float+0x29e>
 8047620:	6823      	ldr	r3, [r4, #0]
 8047622:	07d9      	lsls	r1, r3, #31
 8047624:	d5d8      	bpl.n	80475d8 <_printf_float+0x250>
 8047626:	ee18 3a10 	vmov	r3, s16
 804762a:	4652      	mov	r2, sl
 804762c:	4631      	mov	r1, r6
 804762e:	4628      	mov	r0, r5
 8047630:	47b8      	blx	r7
 8047632:	3001      	adds	r0, #1
 8047634:	f43f af09 	beq.w	804744a <_printf_float+0xc2>
 8047638:	f04f 0900 	mov.w	r9, #0
 804763c:	f104 0a1a 	add.w	sl, r4, #26
 8047640:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8047642:	425b      	negs	r3, r3
 8047644:	454b      	cmp	r3, r9
 8047646:	dc01      	bgt.n	804764c <_printf_float+0x2c4>
 8047648:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 804764a:	e792      	b.n	8047572 <_printf_float+0x1ea>
 804764c:	2301      	movs	r3, #1
 804764e:	4652      	mov	r2, sl
 8047650:	4631      	mov	r1, r6
 8047652:	4628      	mov	r0, r5
 8047654:	47b8      	blx	r7
 8047656:	3001      	adds	r0, #1
 8047658:	f43f aef7 	beq.w	804744a <_printf_float+0xc2>
 804765c:	f109 0901 	add.w	r9, r9, #1
 8047660:	e7ee      	b.n	8047640 <_printf_float+0x2b8>
 8047662:	bf00      	nop
 8047664:	7fefffff 	.word	0x7fefffff
 8047668:	0804a064 	.word	0x0804a064
 804766c:	0804a068 	.word	0x0804a068
 8047670:	0804a070 	.word	0x0804a070
 8047674:	0804a06c 	.word	0x0804a06c
 8047678:	0804a074 	.word	0x0804a074
 804767c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 804767e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8047680:	429a      	cmp	r2, r3
 8047682:	bfa8      	it	ge
 8047684:	461a      	movge	r2, r3
 8047686:	2a00      	cmp	r2, #0
 8047688:	4691      	mov	r9, r2
 804768a:	dc37      	bgt.n	80476fc <_printf_float+0x374>
 804768c:	f04f 0b00 	mov.w	fp, #0
 8047690:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8047694:	f104 021a 	add.w	r2, r4, #26
 8047698:	6da3      	ldr	r3, [r4, #88]	; 0x58
 804769a:	9305      	str	r3, [sp, #20]
 804769c:	eba3 0309 	sub.w	r3, r3, r9
 80476a0:	455b      	cmp	r3, fp
 80476a2:	dc33      	bgt.n	804770c <_printf_float+0x384>
 80476a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80476a8:	429a      	cmp	r2, r3
 80476aa:	db3b      	blt.n	8047724 <_printf_float+0x39c>
 80476ac:	6823      	ldr	r3, [r4, #0]
 80476ae:	07da      	lsls	r2, r3, #31
 80476b0:	d438      	bmi.n	8047724 <_printf_float+0x39c>
 80476b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80476b4:	9a05      	ldr	r2, [sp, #20]
 80476b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80476b8:	1a9a      	subs	r2, r3, r2
 80476ba:	eba3 0901 	sub.w	r9, r3, r1
 80476be:	4591      	cmp	r9, r2
 80476c0:	bfa8      	it	ge
 80476c2:	4691      	movge	r9, r2
 80476c4:	f1b9 0f00 	cmp.w	r9, #0
 80476c8:	dc35      	bgt.n	8047736 <_printf_float+0x3ae>
 80476ca:	f04f 0800 	mov.w	r8, #0
 80476ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80476d2:	f104 0a1a 	add.w	sl, r4, #26
 80476d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80476da:	1a9b      	subs	r3, r3, r2
 80476dc:	eba3 0309 	sub.w	r3, r3, r9
 80476e0:	4543      	cmp	r3, r8
 80476e2:	f77f af79 	ble.w	80475d8 <_printf_float+0x250>
 80476e6:	2301      	movs	r3, #1
 80476e8:	4652      	mov	r2, sl
 80476ea:	4631      	mov	r1, r6
 80476ec:	4628      	mov	r0, r5
 80476ee:	47b8      	blx	r7
 80476f0:	3001      	adds	r0, #1
 80476f2:	f43f aeaa 	beq.w	804744a <_printf_float+0xc2>
 80476f6:	f108 0801 	add.w	r8, r8, #1
 80476fa:	e7ec      	b.n	80476d6 <_printf_float+0x34e>
 80476fc:	4613      	mov	r3, r2
 80476fe:	4631      	mov	r1, r6
 8047700:	4642      	mov	r2, r8
 8047702:	4628      	mov	r0, r5
 8047704:	47b8      	blx	r7
 8047706:	3001      	adds	r0, #1
 8047708:	d1c0      	bne.n	804768c <_printf_float+0x304>
 804770a:	e69e      	b.n	804744a <_printf_float+0xc2>
 804770c:	2301      	movs	r3, #1
 804770e:	4631      	mov	r1, r6
 8047710:	4628      	mov	r0, r5
 8047712:	9205      	str	r2, [sp, #20]
 8047714:	47b8      	blx	r7
 8047716:	3001      	adds	r0, #1
 8047718:	f43f ae97 	beq.w	804744a <_printf_float+0xc2>
 804771c:	9a05      	ldr	r2, [sp, #20]
 804771e:	f10b 0b01 	add.w	fp, fp, #1
 8047722:	e7b9      	b.n	8047698 <_printf_float+0x310>
 8047724:	ee18 3a10 	vmov	r3, s16
 8047728:	4652      	mov	r2, sl
 804772a:	4631      	mov	r1, r6
 804772c:	4628      	mov	r0, r5
 804772e:	47b8      	blx	r7
 8047730:	3001      	adds	r0, #1
 8047732:	d1be      	bne.n	80476b2 <_printf_float+0x32a>
 8047734:	e689      	b.n	804744a <_printf_float+0xc2>
 8047736:	9a05      	ldr	r2, [sp, #20]
 8047738:	464b      	mov	r3, r9
 804773a:	4442      	add	r2, r8
 804773c:	4631      	mov	r1, r6
 804773e:	4628      	mov	r0, r5
 8047740:	47b8      	blx	r7
 8047742:	3001      	adds	r0, #1
 8047744:	d1c1      	bne.n	80476ca <_printf_float+0x342>
 8047746:	e680      	b.n	804744a <_printf_float+0xc2>
 8047748:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 804774a:	2a01      	cmp	r2, #1
 804774c:	dc01      	bgt.n	8047752 <_printf_float+0x3ca>
 804774e:	07db      	lsls	r3, r3, #31
 8047750:	d538      	bpl.n	80477c4 <_printf_float+0x43c>
 8047752:	2301      	movs	r3, #1
 8047754:	4642      	mov	r2, r8
 8047756:	4631      	mov	r1, r6
 8047758:	4628      	mov	r0, r5
 804775a:	47b8      	blx	r7
 804775c:	3001      	adds	r0, #1
 804775e:	f43f ae74 	beq.w	804744a <_printf_float+0xc2>
 8047762:	ee18 3a10 	vmov	r3, s16
 8047766:	4652      	mov	r2, sl
 8047768:	4631      	mov	r1, r6
 804776a:	4628      	mov	r0, r5
 804776c:	47b8      	blx	r7
 804776e:	3001      	adds	r0, #1
 8047770:	f43f ae6b 	beq.w	804744a <_printf_float+0xc2>
 8047774:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8047778:	2200      	movs	r2, #0
 804777a:	2300      	movs	r3, #0
 804777c:	f7f9 f9ac 	bl	8040ad8 <__aeabi_dcmpeq>
 8047780:	b9d8      	cbnz	r0, 80477ba <_printf_float+0x432>
 8047782:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8047784:	f108 0201 	add.w	r2, r8, #1
 8047788:	3b01      	subs	r3, #1
 804778a:	4631      	mov	r1, r6
 804778c:	4628      	mov	r0, r5
 804778e:	47b8      	blx	r7
 8047790:	3001      	adds	r0, #1
 8047792:	d10e      	bne.n	80477b2 <_printf_float+0x42a>
 8047794:	e659      	b.n	804744a <_printf_float+0xc2>
 8047796:	2301      	movs	r3, #1
 8047798:	4652      	mov	r2, sl
 804779a:	4631      	mov	r1, r6
 804779c:	4628      	mov	r0, r5
 804779e:	47b8      	blx	r7
 80477a0:	3001      	adds	r0, #1
 80477a2:	f43f ae52 	beq.w	804744a <_printf_float+0xc2>
 80477a6:	f108 0801 	add.w	r8, r8, #1
 80477aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80477ac:	3b01      	subs	r3, #1
 80477ae:	4543      	cmp	r3, r8
 80477b0:	dcf1      	bgt.n	8047796 <_printf_float+0x40e>
 80477b2:	464b      	mov	r3, r9
 80477b4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80477b8:	e6dc      	b.n	8047574 <_printf_float+0x1ec>
 80477ba:	f04f 0800 	mov.w	r8, #0
 80477be:	f104 0a1a 	add.w	sl, r4, #26
 80477c2:	e7f2      	b.n	80477aa <_printf_float+0x422>
 80477c4:	2301      	movs	r3, #1
 80477c6:	4642      	mov	r2, r8
 80477c8:	e7df      	b.n	804778a <_printf_float+0x402>
 80477ca:	2301      	movs	r3, #1
 80477cc:	464a      	mov	r2, r9
 80477ce:	4631      	mov	r1, r6
 80477d0:	4628      	mov	r0, r5
 80477d2:	47b8      	blx	r7
 80477d4:	3001      	adds	r0, #1
 80477d6:	f43f ae38 	beq.w	804744a <_printf_float+0xc2>
 80477da:	f108 0801 	add.w	r8, r8, #1
 80477de:	68e3      	ldr	r3, [r4, #12]
 80477e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80477e2:	1a5b      	subs	r3, r3, r1
 80477e4:	4543      	cmp	r3, r8
 80477e6:	dcf0      	bgt.n	80477ca <_printf_float+0x442>
 80477e8:	e6fa      	b.n	80475e0 <_printf_float+0x258>
 80477ea:	f04f 0800 	mov.w	r8, #0
 80477ee:	f104 0919 	add.w	r9, r4, #25
 80477f2:	e7f4      	b.n	80477de <_printf_float+0x456>

080477f4 <_printf_common>:
 80477f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80477f8:	4616      	mov	r6, r2
 80477fa:	4699      	mov	r9, r3
 80477fc:	688a      	ldr	r2, [r1, #8]
 80477fe:	690b      	ldr	r3, [r1, #16]
 8047800:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8047804:	4293      	cmp	r3, r2
 8047806:	bfb8      	it	lt
 8047808:	4613      	movlt	r3, r2
 804780a:	6033      	str	r3, [r6, #0]
 804780c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8047810:	4607      	mov	r7, r0
 8047812:	460c      	mov	r4, r1
 8047814:	b10a      	cbz	r2, 804781a <_printf_common+0x26>
 8047816:	3301      	adds	r3, #1
 8047818:	6033      	str	r3, [r6, #0]
 804781a:	6823      	ldr	r3, [r4, #0]
 804781c:	0699      	lsls	r1, r3, #26
 804781e:	bf42      	ittt	mi
 8047820:	6833      	ldrmi	r3, [r6, #0]
 8047822:	3302      	addmi	r3, #2
 8047824:	6033      	strmi	r3, [r6, #0]
 8047826:	6825      	ldr	r5, [r4, #0]
 8047828:	f015 0506 	ands.w	r5, r5, #6
 804782c:	d106      	bne.n	804783c <_printf_common+0x48>
 804782e:	f104 0a19 	add.w	sl, r4, #25
 8047832:	68e3      	ldr	r3, [r4, #12]
 8047834:	6832      	ldr	r2, [r6, #0]
 8047836:	1a9b      	subs	r3, r3, r2
 8047838:	42ab      	cmp	r3, r5
 804783a:	dc26      	bgt.n	804788a <_printf_common+0x96>
 804783c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8047840:	1e13      	subs	r3, r2, #0
 8047842:	6822      	ldr	r2, [r4, #0]
 8047844:	bf18      	it	ne
 8047846:	2301      	movne	r3, #1
 8047848:	0692      	lsls	r2, r2, #26
 804784a:	d42b      	bmi.n	80478a4 <_printf_common+0xb0>
 804784c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8047850:	4649      	mov	r1, r9
 8047852:	4638      	mov	r0, r7
 8047854:	47c0      	blx	r8
 8047856:	3001      	adds	r0, #1
 8047858:	d01e      	beq.n	8047898 <_printf_common+0xa4>
 804785a:	6823      	ldr	r3, [r4, #0]
 804785c:	68e5      	ldr	r5, [r4, #12]
 804785e:	6832      	ldr	r2, [r6, #0]
 8047860:	f003 0306 	and.w	r3, r3, #6
 8047864:	2b04      	cmp	r3, #4
 8047866:	bf08      	it	eq
 8047868:	1aad      	subeq	r5, r5, r2
 804786a:	68a3      	ldr	r3, [r4, #8]
 804786c:	6922      	ldr	r2, [r4, #16]
 804786e:	bf0c      	ite	eq
 8047870:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8047874:	2500      	movne	r5, #0
 8047876:	4293      	cmp	r3, r2
 8047878:	bfc4      	itt	gt
 804787a:	1a9b      	subgt	r3, r3, r2
 804787c:	18ed      	addgt	r5, r5, r3
 804787e:	2600      	movs	r6, #0
 8047880:	341a      	adds	r4, #26
 8047882:	42b5      	cmp	r5, r6
 8047884:	d11a      	bne.n	80478bc <_printf_common+0xc8>
 8047886:	2000      	movs	r0, #0
 8047888:	e008      	b.n	804789c <_printf_common+0xa8>
 804788a:	2301      	movs	r3, #1
 804788c:	4652      	mov	r2, sl
 804788e:	4649      	mov	r1, r9
 8047890:	4638      	mov	r0, r7
 8047892:	47c0      	blx	r8
 8047894:	3001      	adds	r0, #1
 8047896:	d103      	bne.n	80478a0 <_printf_common+0xac>
 8047898:	f04f 30ff 	mov.w	r0, #4294967295
 804789c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80478a0:	3501      	adds	r5, #1
 80478a2:	e7c6      	b.n	8047832 <_printf_common+0x3e>
 80478a4:	18e1      	adds	r1, r4, r3
 80478a6:	1c5a      	adds	r2, r3, #1
 80478a8:	2030      	movs	r0, #48	; 0x30
 80478aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80478ae:	4422      	add	r2, r4
 80478b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80478b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80478b8:	3302      	adds	r3, #2
 80478ba:	e7c7      	b.n	804784c <_printf_common+0x58>
 80478bc:	2301      	movs	r3, #1
 80478be:	4622      	mov	r2, r4
 80478c0:	4649      	mov	r1, r9
 80478c2:	4638      	mov	r0, r7
 80478c4:	47c0      	blx	r8
 80478c6:	3001      	adds	r0, #1
 80478c8:	d0e6      	beq.n	8047898 <_printf_common+0xa4>
 80478ca:	3601      	adds	r6, #1
 80478cc:	e7d9      	b.n	8047882 <_printf_common+0x8e>
	...

080478d0 <_printf_i>:
 80478d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80478d4:	7e0f      	ldrb	r7, [r1, #24]
 80478d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80478d8:	2f78      	cmp	r7, #120	; 0x78
 80478da:	4691      	mov	r9, r2
 80478dc:	4680      	mov	r8, r0
 80478de:	460c      	mov	r4, r1
 80478e0:	469a      	mov	sl, r3
 80478e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80478e6:	d807      	bhi.n	80478f8 <_printf_i+0x28>
 80478e8:	2f62      	cmp	r7, #98	; 0x62
 80478ea:	d80a      	bhi.n	8047902 <_printf_i+0x32>
 80478ec:	2f00      	cmp	r7, #0
 80478ee:	f000 80d8 	beq.w	8047aa2 <_printf_i+0x1d2>
 80478f2:	2f58      	cmp	r7, #88	; 0x58
 80478f4:	f000 80a3 	beq.w	8047a3e <_printf_i+0x16e>
 80478f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80478fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8047900:	e03a      	b.n	8047978 <_printf_i+0xa8>
 8047902:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8047906:	2b15      	cmp	r3, #21
 8047908:	d8f6      	bhi.n	80478f8 <_printf_i+0x28>
 804790a:	a101      	add	r1, pc, #4	; (adr r1, 8047910 <_printf_i+0x40>)
 804790c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8047910:	08047969 	.word	0x08047969
 8047914:	0804797d 	.word	0x0804797d
 8047918:	080478f9 	.word	0x080478f9
 804791c:	080478f9 	.word	0x080478f9
 8047920:	080478f9 	.word	0x080478f9
 8047924:	080478f9 	.word	0x080478f9
 8047928:	0804797d 	.word	0x0804797d
 804792c:	080478f9 	.word	0x080478f9
 8047930:	080478f9 	.word	0x080478f9
 8047934:	080478f9 	.word	0x080478f9
 8047938:	080478f9 	.word	0x080478f9
 804793c:	08047a89 	.word	0x08047a89
 8047940:	080479ad 	.word	0x080479ad
 8047944:	08047a6b 	.word	0x08047a6b
 8047948:	080478f9 	.word	0x080478f9
 804794c:	080478f9 	.word	0x080478f9
 8047950:	08047aab 	.word	0x08047aab
 8047954:	080478f9 	.word	0x080478f9
 8047958:	080479ad 	.word	0x080479ad
 804795c:	080478f9 	.word	0x080478f9
 8047960:	080478f9 	.word	0x080478f9
 8047964:	08047a73 	.word	0x08047a73
 8047968:	682b      	ldr	r3, [r5, #0]
 804796a:	1d1a      	adds	r2, r3, #4
 804796c:	681b      	ldr	r3, [r3, #0]
 804796e:	602a      	str	r2, [r5, #0]
 8047970:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8047974:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8047978:	2301      	movs	r3, #1
 804797a:	e0a3      	b.n	8047ac4 <_printf_i+0x1f4>
 804797c:	6820      	ldr	r0, [r4, #0]
 804797e:	6829      	ldr	r1, [r5, #0]
 8047980:	0606      	lsls	r6, r0, #24
 8047982:	f101 0304 	add.w	r3, r1, #4
 8047986:	d50a      	bpl.n	804799e <_printf_i+0xce>
 8047988:	680e      	ldr	r6, [r1, #0]
 804798a:	602b      	str	r3, [r5, #0]
 804798c:	2e00      	cmp	r6, #0
 804798e:	da03      	bge.n	8047998 <_printf_i+0xc8>
 8047990:	232d      	movs	r3, #45	; 0x2d
 8047992:	4276      	negs	r6, r6
 8047994:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8047998:	485e      	ldr	r0, [pc, #376]	; (8047b14 <_printf_i+0x244>)
 804799a:	230a      	movs	r3, #10
 804799c:	e019      	b.n	80479d2 <_printf_i+0x102>
 804799e:	680e      	ldr	r6, [r1, #0]
 80479a0:	602b      	str	r3, [r5, #0]
 80479a2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80479a6:	bf18      	it	ne
 80479a8:	b236      	sxthne	r6, r6
 80479aa:	e7ef      	b.n	804798c <_printf_i+0xbc>
 80479ac:	682b      	ldr	r3, [r5, #0]
 80479ae:	6820      	ldr	r0, [r4, #0]
 80479b0:	1d19      	adds	r1, r3, #4
 80479b2:	6029      	str	r1, [r5, #0]
 80479b4:	0601      	lsls	r1, r0, #24
 80479b6:	d501      	bpl.n	80479bc <_printf_i+0xec>
 80479b8:	681e      	ldr	r6, [r3, #0]
 80479ba:	e002      	b.n	80479c2 <_printf_i+0xf2>
 80479bc:	0646      	lsls	r6, r0, #25
 80479be:	d5fb      	bpl.n	80479b8 <_printf_i+0xe8>
 80479c0:	881e      	ldrh	r6, [r3, #0]
 80479c2:	4854      	ldr	r0, [pc, #336]	; (8047b14 <_printf_i+0x244>)
 80479c4:	2f6f      	cmp	r7, #111	; 0x6f
 80479c6:	bf0c      	ite	eq
 80479c8:	2308      	moveq	r3, #8
 80479ca:	230a      	movne	r3, #10
 80479cc:	2100      	movs	r1, #0
 80479ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80479d2:	6865      	ldr	r5, [r4, #4]
 80479d4:	60a5      	str	r5, [r4, #8]
 80479d6:	2d00      	cmp	r5, #0
 80479d8:	bfa2      	ittt	ge
 80479da:	6821      	ldrge	r1, [r4, #0]
 80479dc:	f021 0104 	bicge.w	r1, r1, #4
 80479e0:	6021      	strge	r1, [r4, #0]
 80479e2:	b90e      	cbnz	r6, 80479e8 <_printf_i+0x118>
 80479e4:	2d00      	cmp	r5, #0
 80479e6:	d04d      	beq.n	8047a84 <_printf_i+0x1b4>
 80479e8:	4615      	mov	r5, r2
 80479ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80479ee:	fb03 6711 	mls	r7, r3, r1, r6
 80479f2:	5dc7      	ldrb	r7, [r0, r7]
 80479f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80479f8:	4637      	mov	r7, r6
 80479fa:	42bb      	cmp	r3, r7
 80479fc:	460e      	mov	r6, r1
 80479fe:	d9f4      	bls.n	80479ea <_printf_i+0x11a>
 8047a00:	2b08      	cmp	r3, #8
 8047a02:	d10b      	bne.n	8047a1c <_printf_i+0x14c>
 8047a04:	6823      	ldr	r3, [r4, #0]
 8047a06:	07de      	lsls	r6, r3, #31
 8047a08:	d508      	bpl.n	8047a1c <_printf_i+0x14c>
 8047a0a:	6923      	ldr	r3, [r4, #16]
 8047a0c:	6861      	ldr	r1, [r4, #4]
 8047a0e:	4299      	cmp	r1, r3
 8047a10:	bfde      	ittt	le
 8047a12:	2330      	movle	r3, #48	; 0x30
 8047a14:	f805 3c01 	strble.w	r3, [r5, #-1]
 8047a18:	f105 35ff 	addle.w	r5, r5, #4294967295
 8047a1c:	1b52      	subs	r2, r2, r5
 8047a1e:	6122      	str	r2, [r4, #16]
 8047a20:	f8cd a000 	str.w	sl, [sp]
 8047a24:	464b      	mov	r3, r9
 8047a26:	aa03      	add	r2, sp, #12
 8047a28:	4621      	mov	r1, r4
 8047a2a:	4640      	mov	r0, r8
 8047a2c:	f7ff fee2 	bl	80477f4 <_printf_common>
 8047a30:	3001      	adds	r0, #1
 8047a32:	d14c      	bne.n	8047ace <_printf_i+0x1fe>
 8047a34:	f04f 30ff 	mov.w	r0, #4294967295
 8047a38:	b004      	add	sp, #16
 8047a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8047a3e:	4835      	ldr	r0, [pc, #212]	; (8047b14 <_printf_i+0x244>)
 8047a40:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8047a44:	6829      	ldr	r1, [r5, #0]
 8047a46:	6823      	ldr	r3, [r4, #0]
 8047a48:	f851 6b04 	ldr.w	r6, [r1], #4
 8047a4c:	6029      	str	r1, [r5, #0]
 8047a4e:	061d      	lsls	r5, r3, #24
 8047a50:	d514      	bpl.n	8047a7c <_printf_i+0x1ac>
 8047a52:	07df      	lsls	r7, r3, #31
 8047a54:	bf44      	itt	mi
 8047a56:	f043 0320 	orrmi.w	r3, r3, #32
 8047a5a:	6023      	strmi	r3, [r4, #0]
 8047a5c:	b91e      	cbnz	r6, 8047a66 <_printf_i+0x196>
 8047a5e:	6823      	ldr	r3, [r4, #0]
 8047a60:	f023 0320 	bic.w	r3, r3, #32
 8047a64:	6023      	str	r3, [r4, #0]
 8047a66:	2310      	movs	r3, #16
 8047a68:	e7b0      	b.n	80479cc <_printf_i+0xfc>
 8047a6a:	6823      	ldr	r3, [r4, #0]
 8047a6c:	f043 0320 	orr.w	r3, r3, #32
 8047a70:	6023      	str	r3, [r4, #0]
 8047a72:	2378      	movs	r3, #120	; 0x78
 8047a74:	4828      	ldr	r0, [pc, #160]	; (8047b18 <_printf_i+0x248>)
 8047a76:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8047a7a:	e7e3      	b.n	8047a44 <_printf_i+0x174>
 8047a7c:	0659      	lsls	r1, r3, #25
 8047a7e:	bf48      	it	mi
 8047a80:	b2b6      	uxthmi	r6, r6
 8047a82:	e7e6      	b.n	8047a52 <_printf_i+0x182>
 8047a84:	4615      	mov	r5, r2
 8047a86:	e7bb      	b.n	8047a00 <_printf_i+0x130>
 8047a88:	682b      	ldr	r3, [r5, #0]
 8047a8a:	6826      	ldr	r6, [r4, #0]
 8047a8c:	6961      	ldr	r1, [r4, #20]
 8047a8e:	1d18      	adds	r0, r3, #4
 8047a90:	6028      	str	r0, [r5, #0]
 8047a92:	0635      	lsls	r5, r6, #24
 8047a94:	681b      	ldr	r3, [r3, #0]
 8047a96:	d501      	bpl.n	8047a9c <_printf_i+0x1cc>
 8047a98:	6019      	str	r1, [r3, #0]
 8047a9a:	e002      	b.n	8047aa2 <_printf_i+0x1d2>
 8047a9c:	0670      	lsls	r0, r6, #25
 8047a9e:	d5fb      	bpl.n	8047a98 <_printf_i+0x1c8>
 8047aa0:	8019      	strh	r1, [r3, #0]
 8047aa2:	2300      	movs	r3, #0
 8047aa4:	6123      	str	r3, [r4, #16]
 8047aa6:	4615      	mov	r5, r2
 8047aa8:	e7ba      	b.n	8047a20 <_printf_i+0x150>
 8047aaa:	682b      	ldr	r3, [r5, #0]
 8047aac:	1d1a      	adds	r2, r3, #4
 8047aae:	602a      	str	r2, [r5, #0]
 8047ab0:	681d      	ldr	r5, [r3, #0]
 8047ab2:	6862      	ldr	r2, [r4, #4]
 8047ab4:	2100      	movs	r1, #0
 8047ab6:	4628      	mov	r0, r5
 8047ab8:	f7f8 fb9a 	bl	80401f0 <memchr>
 8047abc:	b108      	cbz	r0, 8047ac2 <_printf_i+0x1f2>
 8047abe:	1b40      	subs	r0, r0, r5
 8047ac0:	6060      	str	r0, [r4, #4]
 8047ac2:	6863      	ldr	r3, [r4, #4]
 8047ac4:	6123      	str	r3, [r4, #16]
 8047ac6:	2300      	movs	r3, #0
 8047ac8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8047acc:	e7a8      	b.n	8047a20 <_printf_i+0x150>
 8047ace:	6923      	ldr	r3, [r4, #16]
 8047ad0:	462a      	mov	r2, r5
 8047ad2:	4649      	mov	r1, r9
 8047ad4:	4640      	mov	r0, r8
 8047ad6:	47d0      	blx	sl
 8047ad8:	3001      	adds	r0, #1
 8047ada:	d0ab      	beq.n	8047a34 <_printf_i+0x164>
 8047adc:	6823      	ldr	r3, [r4, #0]
 8047ade:	079b      	lsls	r3, r3, #30
 8047ae0:	d413      	bmi.n	8047b0a <_printf_i+0x23a>
 8047ae2:	68e0      	ldr	r0, [r4, #12]
 8047ae4:	9b03      	ldr	r3, [sp, #12]
 8047ae6:	4298      	cmp	r0, r3
 8047ae8:	bfb8      	it	lt
 8047aea:	4618      	movlt	r0, r3
 8047aec:	e7a4      	b.n	8047a38 <_printf_i+0x168>
 8047aee:	2301      	movs	r3, #1
 8047af0:	4632      	mov	r2, r6
 8047af2:	4649      	mov	r1, r9
 8047af4:	4640      	mov	r0, r8
 8047af6:	47d0      	blx	sl
 8047af8:	3001      	adds	r0, #1
 8047afa:	d09b      	beq.n	8047a34 <_printf_i+0x164>
 8047afc:	3501      	adds	r5, #1
 8047afe:	68e3      	ldr	r3, [r4, #12]
 8047b00:	9903      	ldr	r1, [sp, #12]
 8047b02:	1a5b      	subs	r3, r3, r1
 8047b04:	42ab      	cmp	r3, r5
 8047b06:	dcf2      	bgt.n	8047aee <_printf_i+0x21e>
 8047b08:	e7eb      	b.n	8047ae2 <_printf_i+0x212>
 8047b0a:	2500      	movs	r5, #0
 8047b0c:	f104 0619 	add.w	r6, r4, #25
 8047b10:	e7f5      	b.n	8047afe <_printf_i+0x22e>
 8047b12:	bf00      	nop
 8047b14:	0804a076 	.word	0x0804a076
 8047b18:	0804a087 	.word	0x0804a087

08047b1c <_puts_r>:
 8047b1c:	b570      	push	{r4, r5, r6, lr}
 8047b1e:	460e      	mov	r6, r1
 8047b20:	4605      	mov	r5, r0
 8047b22:	b118      	cbz	r0, 8047b2c <_puts_r+0x10>
 8047b24:	6983      	ldr	r3, [r0, #24]
 8047b26:	b90b      	cbnz	r3, 8047b2c <_puts_r+0x10>
 8047b28:	f7ff fa1e 	bl	8046f68 <__sinit>
 8047b2c:	69ab      	ldr	r3, [r5, #24]
 8047b2e:	68ac      	ldr	r4, [r5, #8]
 8047b30:	b913      	cbnz	r3, 8047b38 <_puts_r+0x1c>
 8047b32:	4628      	mov	r0, r5
 8047b34:	f7ff fa18 	bl	8046f68 <__sinit>
 8047b38:	4b2c      	ldr	r3, [pc, #176]	; (8047bec <_puts_r+0xd0>)
 8047b3a:	429c      	cmp	r4, r3
 8047b3c:	d120      	bne.n	8047b80 <_puts_r+0x64>
 8047b3e:	686c      	ldr	r4, [r5, #4]
 8047b40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8047b42:	07db      	lsls	r3, r3, #31
 8047b44:	d405      	bmi.n	8047b52 <_puts_r+0x36>
 8047b46:	89a3      	ldrh	r3, [r4, #12]
 8047b48:	0598      	lsls	r0, r3, #22
 8047b4a:	d402      	bmi.n	8047b52 <_puts_r+0x36>
 8047b4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8047b4e:	f7ff face 	bl	80470ee <__retarget_lock_acquire_recursive>
 8047b52:	89a3      	ldrh	r3, [r4, #12]
 8047b54:	0719      	lsls	r1, r3, #28
 8047b56:	d51d      	bpl.n	8047b94 <_puts_r+0x78>
 8047b58:	6923      	ldr	r3, [r4, #16]
 8047b5a:	b1db      	cbz	r3, 8047b94 <_puts_r+0x78>
 8047b5c:	3e01      	subs	r6, #1
 8047b5e:	68a3      	ldr	r3, [r4, #8]
 8047b60:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8047b64:	3b01      	subs	r3, #1
 8047b66:	60a3      	str	r3, [r4, #8]
 8047b68:	bb39      	cbnz	r1, 8047bba <_puts_r+0x9e>
 8047b6a:	2b00      	cmp	r3, #0
 8047b6c:	da38      	bge.n	8047be0 <_puts_r+0xc4>
 8047b6e:	4622      	mov	r2, r4
 8047b70:	210a      	movs	r1, #10
 8047b72:	4628      	mov	r0, r5
 8047b74:	f000 f926 	bl	8047dc4 <__swbuf_r>
 8047b78:	3001      	adds	r0, #1
 8047b7a:	d011      	beq.n	8047ba0 <_puts_r+0x84>
 8047b7c:	250a      	movs	r5, #10
 8047b7e:	e011      	b.n	8047ba4 <_puts_r+0x88>
 8047b80:	4b1b      	ldr	r3, [pc, #108]	; (8047bf0 <_puts_r+0xd4>)
 8047b82:	429c      	cmp	r4, r3
 8047b84:	d101      	bne.n	8047b8a <_puts_r+0x6e>
 8047b86:	68ac      	ldr	r4, [r5, #8]
 8047b88:	e7da      	b.n	8047b40 <_puts_r+0x24>
 8047b8a:	4b1a      	ldr	r3, [pc, #104]	; (8047bf4 <_puts_r+0xd8>)
 8047b8c:	429c      	cmp	r4, r3
 8047b8e:	bf08      	it	eq
 8047b90:	68ec      	ldreq	r4, [r5, #12]
 8047b92:	e7d5      	b.n	8047b40 <_puts_r+0x24>
 8047b94:	4621      	mov	r1, r4
 8047b96:	4628      	mov	r0, r5
 8047b98:	f000 f978 	bl	8047e8c <__swsetup_r>
 8047b9c:	2800      	cmp	r0, #0
 8047b9e:	d0dd      	beq.n	8047b5c <_puts_r+0x40>
 8047ba0:	f04f 35ff 	mov.w	r5, #4294967295
 8047ba4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8047ba6:	07da      	lsls	r2, r3, #31
 8047ba8:	d405      	bmi.n	8047bb6 <_puts_r+0x9a>
 8047baa:	89a3      	ldrh	r3, [r4, #12]
 8047bac:	059b      	lsls	r3, r3, #22
 8047bae:	d402      	bmi.n	8047bb6 <_puts_r+0x9a>
 8047bb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8047bb2:	f7ff fa9d 	bl	80470f0 <__retarget_lock_release_recursive>
 8047bb6:	4628      	mov	r0, r5
 8047bb8:	bd70      	pop	{r4, r5, r6, pc}
 8047bba:	2b00      	cmp	r3, #0
 8047bbc:	da04      	bge.n	8047bc8 <_puts_r+0xac>
 8047bbe:	69a2      	ldr	r2, [r4, #24]
 8047bc0:	429a      	cmp	r2, r3
 8047bc2:	dc06      	bgt.n	8047bd2 <_puts_r+0xb6>
 8047bc4:	290a      	cmp	r1, #10
 8047bc6:	d004      	beq.n	8047bd2 <_puts_r+0xb6>
 8047bc8:	6823      	ldr	r3, [r4, #0]
 8047bca:	1c5a      	adds	r2, r3, #1
 8047bcc:	6022      	str	r2, [r4, #0]
 8047bce:	7019      	strb	r1, [r3, #0]
 8047bd0:	e7c5      	b.n	8047b5e <_puts_r+0x42>
 8047bd2:	4622      	mov	r2, r4
 8047bd4:	4628      	mov	r0, r5
 8047bd6:	f000 f8f5 	bl	8047dc4 <__swbuf_r>
 8047bda:	3001      	adds	r0, #1
 8047bdc:	d1bf      	bne.n	8047b5e <_puts_r+0x42>
 8047bde:	e7df      	b.n	8047ba0 <_puts_r+0x84>
 8047be0:	6823      	ldr	r3, [r4, #0]
 8047be2:	250a      	movs	r5, #10
 8047be4:	1c5a      	adds	r2, r3, #1
 8047be6:	6022      	str	r2, [r4, #0]
 8047be8:	701d      	strb	r5, [r3, #0]
 8047bea:	e7db      	b.n	8047ba4 <_puts_r+0x88>
 8047bec:	0804a020 	.word	0x0804a020
 8047bf0:	0804a040 	.word	0x0804a040
 8047bf4:	0804a000 	.word	0x0804a000

08047bf8 <puts>:
 8047bf8:	4b02      	ldr	r3, [pc, #8]	; (8047c04 <puts+0xc>)
 8047bfa:	4601      	mov	r1, r0
 8047bfc:	6818      	ldr	r0, [r3, #0]
 8047bfe:	f7ff bf8d 	b.w	8047b1c <_puts_r>
 8047c02:	bf00      	nop
 8047c04:	20000010 	.word	0x20000010

08047c08 <cleanup_glue>:
 8047c08:	b538      	push	{r3, r4, r5, lr}
 8047c0a:	460c      	mov	r4, r1
 8047c0c:	6809      	ldr	r1, [r1, #0]
 8047c0e:	4605      	mov	r5, r0
 8047c10:	b109      	cbz	r1, 8047c16 <cleanup_glue+0xe>
 8047c12:	f7ff fff9 	bl	8047c08 <cleanup_glue>
 8047c16:	4621      	mov	r1, r4
 8047c18:	4628      	mov	r0, r5
 8047c1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8047c1e:	f001 bd19 	b.w	8049654 <_free_r>
	...

08047c24 <_reclaim_reent>:
 8047c24:	4b2c      	ldr	r3, [pc, #176]	; (8047cd8 <_reclaim_reent+0xb4>)
 8047c26:	681b      	ldr	r3, [r3, #0]
 8047c28:	4283      	cmp	r3, r0
 8047c2a:	b570      	push	{r4, r5, r6, lr}
 8047c2c:	4604      	mov	r4, r0
 8047c2e:	d051      	beq.n	8047cd4 <_reclaim_reent+0xb0>
 8047c30:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8047c32:	b143      	cbz	r3, 8047c46 <_reclaim_reent+0x22>
 8047c34:	68db      	ldr	r3, [r3, #12]
 8047c36:	2b00      	cmp	r3, #0
 8047c38:	d14a      	bne.n	8047cd0 <_reclaim_reent+0xac>
 8047c3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8047c3c:	6819      	ldr	r1, [r3, #0]
 8047c3e:	b111      	cbz	r1, 8047c46 <_reclaim_reent+0x22>
 8047c40:	4620      	mov	r0, r4
 8047c42:	f001 fd07 	bl	8049654 <_free_r>
 8047c46:	6961      	ldr	r1, [r4, #20]
 8047c48:	b111      	cbz	r1, 8047c50 <_reclaim_reent+0x2c>
 8047c4a:	4620      	mov	r0, r4
 8047c4c:	f001 fd02 	bl	8049654 <_free_r>
 8047c50:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8047c52:	b111      	cbz	r1, 8047c5a <_reclaim_reent+0x36>
 8047c54:	4620      	mov	r0, r4
 8047c56:	f001 fcfd 	bl	8049654 <_free_r>
 8047c5a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8047c5c:	b111      	cbz	r1, 8047c64 <_reclaim_reent+0x40>
 8047c5e:	4620      	mov	r0, r4
 8047c60:	f001 fcf8 	bl	8049654 <_free_r>
 8047c64:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8047c66:	b111      	cbz	r1, 8047c6e <_reclaim_reent+0x4a>
 8047c68:	4620      	mov	r0, r4
 8047c6a:	f001 fcf3 	bl	8049654 <_free_r>
 8047c6e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8047c70:	b111      	cbz	r1, 8047c78 <_reclaim_reent+0x54>
 8047c72:	4620      	mov	r0, r4
 8047c74:	f001 fcee 	bl	8049654 <_free_r>
 8047c78:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8047c7a:	b111      	cbz	r1, 8047c82 <_reclaim_reent+0x5e>
 8047c7c:	4620      	mov	r0, r4
 8047c7e:	f001 fce9 	bl	8049654 <_free_r>
 8047c82:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8047c84:	b111      	cbz	r1, 8047c8c <_reclaim_reent+0x68>
 8047c86:	4620      	mov	r0, r4
 8047c88:	f001 fce4 	bl	8049654 <_free_r>
 8047c8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8047c8e:	b111      	cbz	r1, 8047c96 <_reclaim_reent+0x72>
 8047c90:	4620      	mov	r0, r4
 8047c92:	f001 fcdf 	bl	8049654 <_free_r>
 8047c96:	69a3      	ldr	r3, [r4, #24]
 8047c98:	b1e3      	cbz	r3, 8047cd4 <_reclaim_reent+0xb0>
 8047c9a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8047c9c:	4620      	mov	r0, r4
 8047c9e:	4798      	blx	r3
 8047ca0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8047ca2:	b1b9      	cbz	r1, 8047cd4 <_reclaim_reent+0xb0>
 8047ca4:	4620      	mov	r0, r4
 8047ca6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8047caa:	f7ff bfad 	b.w	8047c08 <cleanup_glue>
 8047cae:	5949      	ldr	r1, [r1, r5]
 8047cb0:	b941      	cbnz	r1, 8047cc4 <_reclaim_reent+0xa0>
 8047cb2:	3504      	adds	r5, #4
 8047cb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8047cb6:	2d80      	cmp	r5, #128	; 0x80
 8047cb8:	68d9      	ldr	r1, [r3, #12]
 8047cba:	d1f8      	bne.n	8047cae <_reclaim_reent+0x8a>
 8047cbc:	4620      	mov	r0, r4
 8047cbe:	f001 fcc9 	bl	8049654 <_free_r>
 8047cc2:	e7ba      	b.n	8047c3a <_reclaim_reent+0x16>
 8047cc4:	680e      	ldr	r6, [r1, #0]
 8047cc6:	4620      	mov	r0, r4
 8047cc8:	f001 fcc4 	bl	8049654 <_free_r>
 8047ccc:	4631      	mov	r1, r6
 8047cce:	e7ef      	b.n	8047cb0 <_reclaim_reent+0x8c>
 8047cd0:	2500      	movs	r5, #0
 8047cd2:	e7ef      	b.n	8047cb4 <_reclaim_reent+0x90>
 8047cd4:	bd70      	pop	{r4, r5, r6, pc}
 8047cd6:	bf00      	nop
 8047cd8:	20000010 	.word	0x20000010

08047cdc <_sbrk_r>:
 8047cdc:	b538      	push	{r3, r4, r5, lr}
 8047cde:	4d06      	ldr	r5, [pc, #24]	; (8047cf8 <_sbrk_r+0x1c>)
 8047ce0:	2300      	movs	r3, #0
 8047ce2:	4604      	mov	r4, r0
 8047ce4:	4608      	mov	r0, r1
 8047ce6:	602b      	str	r3, [r5, #0]
 8047ce8:	f7fa fd2a 	bl	8042740 <_sbrk>
 8047cec:	1c43      	adds	r3, r0, #1
 8047cee:	d102      	bne.n	8047cf6 <_sbrk_r+0x1a>
 8047cf0:	682b      	ldr	r3, [r5, #0]
 8047cf2:	b103      	cbz	r3, 8047cf6 <_sbrk_r+0x1a>
 8047cf4:	6023      	str	r3, [r4, #0]
 8047cf6:	bd38      	pop	{r3, r4, r5, pc}
 8047cf8:	200055e4 	.word	0x200055e4

08047cfc <siprintf>:
 8047cfc:	b40e      	push	{r1, r2, r3}
 8047cfe:	b500      	push	{lr}
 8047d00:	b09c      	sub	sp, #112	; 0x70
 8047d02:	ab1d      	add	r3, sp, #116	; 0x74
 8047d04:	9002      	str	r0, [sp, #8]
 8047d06:	9006      	str	r0, [sp, #24]
 8047d08:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8047d0c:	4809      	ldr	r0, [pc, #36]	; (8047d34 <siprintf+0x38>)
 8047d0e:	9107      	str	r1, [sp, #28]
 8047d10:	9104      	str	r1, [sp, #16]
 8047d12:	4909      	ldr	r1, [pc, #36]	; (8047d38 <siprintf+0x3c>)
 8047d14:	f853 2b04 	ldr.w	r2, [r3], #4
 8047d18:	9105      	str	r1, [sp, #20]
 8047d1a:	6800      	ldr	r0, [r0, #0]
 8047d1c:	9301      	str	r3, [sp, #4]
 8047d1e:	a902      	add	r1, sp, #8
 8047d20:	f001 fd40 	bl	80497a4 <_svfiprintf_r>
 8047d24:	9b02      	ldr	r3, [sp, #8]
 8047d26:	2200      	movs	r2, #0
 8047d28:	701a      	strb	r2, [r3, #0]
 8047d2a:	b01c      	add	sp, #112	; 0x70
 8047d2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8047d30:	b003      	add	sp, #12
 8047d32:	4770      	bx	lr
 8047d34:	20000010 	.word	0x20000010
 8047d38:	ffff0208 	.word	0xffff0208

08047d3c <__sread>:
 8047d3c:	b510      	push	{r4, lr}
 8047d3e:	460c      	mov	r4, r1
 8047d40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8047d44:	f001 fe2e 	bl	80499a4 <_read_r>
 8047d48:	2800      	cmp	r0, #0
 8047d4a:	bfab      	itete	ge
 8047d4c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8047d4e:	89a3      	ldrhlt	r3, [r4, #12]
 8047d50:	181b      	addge	r3, r3, r0
 8047d52:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8047d56:	bfac      	ite	ge
 8047d58:	6563      	strge	r3, [r4, #84]	; 0x54
 8047d5a:	81a3      	strhlt	r3, [r4, #12]
 8047d5c:	bd10      	pop	{r4, pc}

08047d5e <__swrite>:
 8047d5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8047d62:	461f      	mov	r7, r3
 8047d64:	898b      	ldrh	r3, [r1, #12]
 8047d66:	05db      	lsls	r3, r3, #23
 8047d68:	4605      	mov	r5, r0
 8047d6a:	460c      	mov	r4, r1
 8047d6c:	4616      	mov	r6, r2
 8047d6e:	d505      	bpl.n	8047d7c <__swrite+0x1e>
 8047d70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8047d74:	2302      	movs	r3, #2
 8047d76:	2200      	movs	r2, #0
 8047d78:	f001 f846 	bl	8048e08 <_lseek_r>
 8047d7c:	89a3      	ldrh	r3, [r4, #12]
 8047d7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8047d82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8047d86:	81a3      	strh	r3, [r4, #12]
 8047d88:	4632      	mov	r2, r6
 8047d8a:	463b      	mov	r3, r7
 8047d8c:	4628      	mov	r0, r5
 8047d8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8047d92:	f000 b869 	b.w	8047e68 <_write_r>

08047d96 <__sseek>:
 8047d96:	b510      	push	{r4, lr}
 8047d98:	460c      	mov	r4, r1
 8047d9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8047d9e:	f001 f833 	bl	8048e08 <_lseek_r>
 8047da2:	1c43      	adds	r3, r0, #1
 8047da4:	89a3      	ldrh	r3, [r4, #12]
 8047da6:	bf15      	itete	ne
 8047da8:	6560      	strne	r0, [r4, #84]	; 0x54
 8047daa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8047dae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8047db2:	81a3      	strheq	r3, [r4, #12]
 8047db4:	bf18      	it	ne
 8047db6:	81a3      	strhne	r3, [r4, #12]
 8047db8:	bd10      	pop	{r4, pc}

08047dba <__sclose>:
 8047dba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8047dbe:	f000 b8d3 	b.w	8047f68 <_close_r>
	...

08047dc4 <__swbuf_r>:
 8047dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8047dc6:	460e      	mov	r6, r1
 8047dc8:	4614      	mov	r4, r2
 8047dca:	4605      	mov	r5, r0
 8047dcc:	b118      	cbz	r0, 8047dd6 <__swbuf_r+0x12>
 8047dce:	6983      	ldr	r3, [r0, #24]
 8047dd0:	b90b      	cbnz	r3, 8047dd6 <__swbuf_r+0x12>
 8047dd2:	f7ff f8c9 	bl	8046f68 <__sinit>
 8047dd6:	4b21      	ldr	r3, [pc, #132]	; (8047e5c <__swbuf_r+0x98>)
 8047dd8:	429c      	cmp	r4, r3
 8047dda:	d12b      	bne.n	8047e34 <__swbuf_r+0x70>
 8047ddc:	686c      	ldr	r4, [r5, #4]
 8047dde:	69a3      	ldr	r3, [r4, #24]
 8047de0:	60a3      	str	r3, [r4, #8]
 8047de2:	89a3      	ldrh	r3, [r4, #12]
 8047de4:	071a      	lsls	r2, r3, #28
 8047de6:	d52f      	bpl.n	8047e48 <__swbuf_r+0x84>
 8047de8:	6923      	ldr	r3, [r4, #16]
 8047dea:	b36b      	cbz	r3, 8047e48 <__swbuf_r+0x84>
 8047dec:	6923      	ldr	r3, [r4, #16]
 8047dee:	6820      	ldr	r0, [r4, #0]
 8047df0:	1ac0      	subs	r0, r0, r3
 8047df2:	6963      	ldr	r3, [r4, #20]
 8047df4:	b2f6      	uxtb	r6, r6
 8047df6:	4283      	cmp	r3, r0
 8047df8:	4637      	mov	r7, r6
 8047dfa:	dc04      	bgt.n	8047e06 <__swbuf_r+0x42>
 8047dfc:	4621      	mov	r1, r4
 8047dfe:	4628      	mov	r0, r5
 8047e00:	f000 ffc2 	bl	8048d88 <_fflush_r>
 8047e04:	bb30      	cbnz	r0, 8047e54 <__swbuf_r+0x90>
 8047e06:	68a3      	ldr	r3, [r4, #8]
 8047e08:	3b01      	subs	r3, #1
 8047e0a:	60a3      	str	r3, [r4, #8]
 8047e0c:	6823      	ldr	r3, [r4, #0]
 8047e0e:	1c5a      	adds	r2, r3, #1
 8047e10:	6022      	str	r2, [r4, #0]
 8047e12:	701e      	strb	r6, [r3, #0]
 8047e14:	6963      	ldr	r3, [r4, #20]
 8047e16:	3001      	adds	r0, #1
 8047e18:	4283      	cmp	r3, r0
 8047e1a:	d004      	beq.n	8047e26 <__swbuf_r+0x62>
 8047e1c:	89a3      	ldrh	r3, [r4, #12]
 8047e1e:	07db      	lsls	r3, r3, #31
 8047e20:	d506      	bpl.n	8047e30 <__swbuf_r+0x6c>
 8047e22:	2e0a      	cmp	r6, #10
 8047e24:	d104      	bne.n	8047e30 <__swbuf_r+0x6c>
 8047e26:	4621      	mov	r1, r4
 8047e28:	4628      	mov	r0, r5
 8047e2a:	f000 ffad 	bl	8048d88 <_fflush_r>
 8047e2e:	b988      	cbnz	r0, 8047e54 <__swbuf_r+0x90>
 8047e30:	4638      	mov	r0, r7
 8047e32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8047e34:	4b0a      	ldr	r3, [pc, #40]	; (8047e60 <__swbuf_r+0x9c>)
 8047e36:	429c      	cmp	r4, r3
 8047e38:	d101      	bne.n	8047e3e <__swbuf_r+0x7a>
 8047e3a:	68ac      	ldr	r4, [r5, #8]
 8047e3c:	e7cf      	b.n	8047dde <__swbuf_r+0x1a>
 8047e3e:	4b09      	ldr	r3, [pc, #36]	; (8047e64 <__swbuf_r+0xa0>)
 8047e40:	429c      	cmp	r4, r3
 8047e42:	bf08      	it	eq
 8047e44:	68ec      	ldreq	r4, [r5, #12]
 8047e46:	e7ca      	b.n	8047dde <__swbuf_r+0x1a>
 8047e48:	4621      	mov	r1, r4
 8047e4a:	4628      	mov	r0, r5
 8047e4c:	f000 f81e 	bl	8047e8c <__swsetup_r>
 8047e50:	2800      	cmp	r0, #0
 8047e52:	d0cb      	beq.n	8047dec <__swbuf_r+0x28>
 8047e54:	f04f 37ff 	mov.w	r7, #4294967295
 8047e58:	e7ea      	b.n	8047e30 <__swbuf_r+0x6c>
 8047e5a:	bf00      	nop
 8047e5c:	0804a020 	.word	0x0804a020
 8047e60:	0804a040 	.word	0x0804a040
 8047e64:	0804a000 	.word	0x0804a000

08047e68 <_write_r>:
 8047e68:	b538      	push	{r3, r4, r5, lr}
 8047e6a:	4d07      	ldr	r5, [pc, #28]	; (8047e88 <_write_r+0x20>)
 8047e6c:	4604      	mov	r4, r0
 8047e6e:	4608      	mov	r0, r1
 8047e70:	4611      	mov	r1, r2
 8047e72:	2200      	movs	r2, #0
 8047e74:	602a      	str	r2, [r5, #0]
 8047e76:	461a      	mov	r2, r3
 8047e78:	f7fa fc11 	bl	804269e <_write>
 8047e7c:	1c43      	adds	r3, r0, #1
 8047e7e:	d102      	bne.n	8047e86 <_write_r+0x1e>
 8047e80:	682b      	ldr	r3, [r5, #0]
 8047e82:	b103      	cbz	r3, 8047e86 <_write_r+0x1e>
 8047e84:	6023      	str	r3, [r4, #0]
 8047e86:	bd38      	pop	{r3, r4, r5, pc}
 8047e88:	200055e4 	.word	0x200055e4

08047e8c <__swsetup_r>:
 8047e8c:	4b32      	ldr	r3, [pc, #200]	; (8047f58 <__swsetup_r+0xcc>)
 8047e8e:	b570      	push	{r4, r5, r6, lr}
 8047e90:	681d      	ldr	r5, [r3, #0]
 8047e92:	4606      	mov	r6, r0
 8047e94:	460c      	mov	r4, r1
 8047e96:	b125      	cbz	r5, 8047ea2 <__swsetup_r+0x16>
 8047e98:	69ab      	ldr	r3, [r5, #24]
 8047e9a:	b913      	cbnz	r3, 8047ea2 <__swsetup_r+0x16>
 8047e9c:	4628      	mov	r0, r5
 8047e9e:	f7ff f863 	bl	8046f68 <__sinit>
 8047ea2:	4b2e      	ldr	r3, [pc, #184]	; (8047f5c <__swsetup_r+0xd0>)
 8047ea4:	429c      	cmp	r4, r3
 8047ea6:	d10f      	bne.n	8047ec8 <__swsetup_r+0x3c>
 8047ea8:	686c      	ldr	r4, [r5, #4]
 8047eaa:	89a3      	ldrh	r3, [r4, #12]
 8047eac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8047eb0:	0719      	lsls	r1, r3, #28
 8047eb2:	d42c      	bmi.n	8047f0e <__swsetup_r+0x82>
 8047eb4:	06dd      	lsls	r5, r3, #27
 8047eb6:	d411      	bmi.n	8047edc <__swsetup_r+0x50>
 8047eb8:	2309      	movs	r3, #9
 8047eba:	6033      	str	r3, [r6, #0]
 8047ebc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8047ec0:	81a3      	strh	r3, [r4, #12]
 8047ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8047ec6:	e03e      	b.n	8047f46 <__swsetup_r+0xba>
 8047ec8:	4b25      	ldr	r3, [pc, #148]	; (8047f60 <__swsetup_r+0xd4>)
 8047eca:	429c      	cmp	r4, r3
 8047ecc:	d101      	bne.n	8047ed2 <__swsetup_r+0x46>
 8047ece:	68ac      	ldr	r4, [r5, #8]
 8047ed0:	e7eb      	b.n	8047eaa <__swsetup_r+0x1e>
 8047ed2:	4b24      	ldr	r3, [pc, #144]	; (8047f64 <__swsetup_r+0xd8>)
 8047ed4:	429c      	cmp	r4, r3
 8047ed6:	bf08      	it	eq
 8047ed8:	68ec      	ldreq	r4, [r5, #12]
 8047eda:	e7e6      	b.n	8047eaa <__swsetup_r+0x1e>
 8047edc:	0758      	lsls	r0, r3, #29
 8047ede:	d512      	bpl.n	8047f06 <__swsetup_r+0x7a>
 8047ee0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8047ee2:	b141      	cbz	r1, 8047ef6 <__swsetup_r+0x6a>
 8047ee4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8047ee8:	4299      	cmp	r1, r3
 8047eea:	d002      	beq.n	8047ef2 <__swsetup_r+0x66>
 8047eec:	4630      	mov	r0, r6
 8047eee:	f001 fbb1 	bl	8049654 <_free_r>
 8047ef2:	2300      	movs	r3, #0
 8047ef4:	6363      	str	r3, [r4, #52]	; 0x34
 8047ef6:	89a3      	ldrh	r3, [r4, #12]
 8047ef8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8047efc:	81a3      	strh	r3, [r4, #12]
 8047efe:	2300      	movs	r3, #0
 8047f00:	6063      	str	r3, [r4, #4]
 8047f02:	6923      	ldr	r3, [r4, #16]
 8047f04:	6023      	str	r3, [r4, #0]
 8047f06:	89a3      	ldrh	r3, [r4, #12]
 8047f08:	f043 0308 	orr.w	r3, r3, #8
 8047f0c:	81a3      	strh	r3, [r4, #12]
 8047f0e:	6923      	ldr	r3, [r4, #16]
 8047f10:	b94b      	cbnz	r3, 8047f26 <__swsetup_r+0x9a>
 8047f12:	89a3      	ldrh	r3, [r4, #12]
 8047f14:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8047f18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8047f1c:	d003      	beq.n	8047f26 <__swsetup_r+0x9a>
 8047f1e:	4621      	mov	r1, r4
 8047f20:	4630      	mov	r0, r6
 8047f22:	f000 ffa9 	bl	8048e78 <__smakebuf_r>
 8047f26:	89a0      	ldrh	r0, [r4, #12]
 8047f28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8047f2c:	f010 0301 	ands.w	r3, r0, #1
 8047f30:	d00a      	beq.n	8047f48 <__swsetup_r+0xbc>
 8047f32:	2300      	movs	r3, #0
 8047f34:	60a3      	str	r3, [r4, #8]
 8047f36:	6963      	ldr	r3, [r4, #20]
 8047f38:	425b      	negs	r3, r3
 8047f3a:	61a3      	str	r3, [r4, #24]
 8047f3c:	6923      	ldr	r3, [r4, #16]
 8047f3e:	b943      	cbnz	r3, 8047f52 <__swsetup_r+0xc6>
 8047f40:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8047f44:	d1ba      	bne.n	8047ebc <__swsetup_r+0x30>
 8047f46:	bd70      	pop	{r4, r5, r6, pc}
 8047f48:	0781      	lsls	r1, r0, #30
 8047f4a:	bf58      	it	pl
 8047f4c:	6963      	ldrpl	r3, [r4, #20]
 8047f4e:	60a3      	str	r3, [r4, #8]
 8047f50:	e7f4      	b.n	8047f3c <__swsetup_r+0xb0>
 8047f52:	2000      	movs	r0, #0
 8047f54:	e7f7      	b.n	8047f46 <__swsetup_r+0xba>
 8047f56:	bf00      	nop
 8047f58:	20000010 	.word	0x20000010
 8047f5c:	0804a020 	.word	0x0804a020
 8047f60:	0804a040 	.word	0x0804a040
 8047f64:	0804a000 	.word	0x0804a000

08047f68 <_close_r>:
 8047f68:	b538      	push	{r3, r4, r5, lr}
 8047f6a:	4d06      	ldr	r5, [pc, #24]	; (8047f84 <_close_r+0x1c>)
 8047f6c:	2300      	movs	r3, #0
 8047f6e:	4604      	mov	r4, r0
 8047f70:	4608      	mov	r0, r1
 8047f72:	602b      	str	r3, [r5, #0]
 8047f74:	f7fa fbaf 	bl	80426d6 <_close>
 8047f78:	1c43      	adds	r3, r0, #1
 8047f7a:	d102      	bne.n	8047f82 <_close_r+0x1a>
 8047f7c:	682b      	ldr	r3, [r5, #0]
 8047f7e:	b103      	cbz	r3, 8047f82 <_close_r+0x1a>
 8047f80:	6023      	str	r3, [r4, #0]
 8047f82:	bd38      	pop	{r3, r4, r5, pc}
 8047f84:	200055e4 	.word	0x200055e4

08047f88 <quorem>:
 8047f88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8047f8c:	6903      	ldr	r3, [r0, #16]
 8047f8e:	690c      	ldr	r4, [r1, #16]
 8047f90:	42a3      	cmp	r3, r4
 8047f92:	4607      	mov	r7, r0
 8047f94:	f2c0 8081 	blt.w	804809a <quorem+0x112>
 8047f98:	3c01      	subs	r4, #1
 8047f9a:	f101 0814 	add.w	r8, r1, #20
 8047f9e:	f100 0514 	add.w	r5, r0, #20
 8047fa2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8047fa6:	9301      	str	r3, [sp, #4]
 8047fa8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8047fac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8047fb0:	3301      	adds	r3, #1
 8047fb2:	429a      	cmp	r2, r3
 8047fb4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8047fb8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8047fbc:	fbb2 f6f3 	udiv	r6, r2, r3
 8047fc0:	d331      	bcc.n	8048026 <quorem+0x9e>
 8047fc2:	f04f 0e00 	mov.w	lr, #0
 8047fc6:	4640      	mov	r0, r8
 8047fc8:	46ac      	mov	ip, r5
 8047fca:	46f2      	mov	sl, lr
 8047fcc:	f850 2b04 	ldr.w	r2, [r0], #4
 8047fd0:	b293      	uxth	r3, r2
 8047fd2:	fb06 e303 	mla	r3, r6, r3, lr
 8047fd6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8047fda:	b29b      	uxth	r3, r3
 8047fdc:	ebaa 0303 	sub.w	r3, sl, r3
 8047fe0:	f8dc a000 	ldr.w	sl, [ip]
 8047fe4:	0c12      	lsrs	r2, r2, #16
 8047fe6:	fa13 f38a 	uxtah	r3, r3, sl
 8047fea:	fb06 e202 	mla	r2, r6, r2, lr
 8047fee:	9300      	str	r3, [sp, #0]
 8047ff0:	9b00      	ldr	r3, [sp, #0]
 8047ff2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8047ff6:	b292      	uxth	r2, r2
 8047ff8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8047ffc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8048000:	f8bd 3000 	ldrh.w	r3, [sp]
 8048004:	4581      	cmp	r9, r0
 8048006:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 804800a:	f84c 3b04 	str.w	r3, [ip], #4
 804800e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8048012:	d2db      	bcs.n	8047fcc <quorem+0x44>
 8048014:	f855 300b 	ldr.w	r3, [r5, fp]
 8048018:	b92b      	cbnz	r3, 8048026 <quorem+0x9e>
 804801a:	9b01      	ldr	r3, [sp, #4]
 804801c:	3b04      	subs	r3, #4
 804801e:	429d      	cmp	r5, r3
 8048020:	461a      	mov	r2, r3
 8048022:	d32e      	bcc.n	8048082 <quorem+0xfa>
 8048024:	613c      	str	r4, [r7, #16]
 8048026:	4638      	mov	r0, r7
 8048028:	f001 f9fc 	bl	8049424 <__mcmp>
 804802c:	2800      	cmp	r0, #0
 804802e:	db24      	blt.n	804807a <quorem+0xf2>
 8048030:	3601      	adds	r6, #1
 8048032:	4628      	mov	r0, r5
 8048034:	f04f 0c00 	mov.w	ip, #0
 8048038:	f858 2b04 	ldr.w	r2, [r8], #4
 804803c:	f8d0 e000 	ldr.w	lr, [r0]
 8048040:	b293      	uxth	r3, r2
 8048042:	ebac 0303 	sub.w	r3, ip, r3
 8048046:	0c12      	lsrs	r2, r2, #16
 8048048:	fa13 f38e 	uxtah	r3, r3, lr
 804804c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8048050:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8048054:	b29b      	uxth	r3, r3
 8048056:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 804805a:	45c1      	cmp	r9, r8
 804805c:	f840 3b04 	str.w	r3, [r0], #4
 8048060:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8048064:	d2e8      	bcs.n	8048038 <quorem+0xb0>
 8048066:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 804806a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 804806e:	b922      	cbnz	r2, 804807a <quorem+0xf2>
 8048070:	3b04      	subs	r3, #4
 8048072:	429d      	cmp	r5, r3
 8048074:	461a      	mov	r2, r3
 8048076:	d30a      	bcc.n	804808e <quorem+0x106>
 8048078:	613c      	str	r4, [r7, #16]
 804807a:	4630      	mov	r0, r6
 804807c:	b003      	add	sp, #12
 804807e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8048082:	6812      	ldr	r2, [r2, #0]
 8048084:	3b04      	subs	r3, #4
 8048086:	2a00      	cmp	r2, #0
 8048088:	d1cc      	bne.n	8048024 <quorem+0x9c>
 804808a:	3c01      	subs	r4, #1
 804808c:	e7c7      	b.n	804801e <quorem+0x96>
 804808e:	6812      	ldr	r2, [r2, #0]
 8048090:	3b04      	subs	r3, #4
 8048092:	2a00      	cmp	r2, #0
 8048094:	d1f0      	bne.n	8048078 <quorem+0xf0>
 8048096:	3c01      	subs	r4, #1
 8048098:	e7eb      	b.n	8048072 <quorem+0xea>
 804809a:	2000      	movs	r0, #0
 804809c:	e7ee      	b.n	804807c <quorem+0xf4>
	...

080480a0 <_dtoa_r>:
 80480a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80480a4:	ed2d 8b04 	vpush	{d8-d9}
 80480a8:	ec57 6b10 	vmov	r6, r7, d0
 80480ac:	b093      	sub	sp, #76	; 0x4c
 80480ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80480b0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80480b4:	9106      	str	r1, [sp, #24]
 80480b6:	ee10 aa10 	vmov	sl, s0
 80480ba:	4604      	mov	r4, r0
 80480bc:	9209      	str	r2, [sp, #36]	; 0x24
 80480be:	930c      	str	r3, [sp, #48]	; 0x30
 80480c0:	46bb      	mov	fp, r7
 80480c2:	b975      	cbnz	r5, 80480e2 <_dtoa_r+0x42>
 80480c4:	2010      	movs	r0, #16
 80480c6:	f000 ff17 	bl	8048ef8 <malloc>
 80480ca:	4602      	mov	r2, r0
 80480cc:	6260      	str	r0, [r4, #36]	; 0x24
 80480ce:	b920      	cbnz	r0, 80480da <_dtoa_r+0x3a>
 80480d0:	4ba7      	ldr	r3, [pc, #668]	; (8048370 <_dtoa_r+0x2d0>)
 80480d2:	21ea      	movs	r1, #234	; 0xea
 80480d4:	48a7      	ldr	r0, [pc, #668]	; (8048374 <_dtoa_r+0x2d4>)
 80480d6:	f001 fc77 	bl	80499c8 <__assert_func>
 80480da:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80480de:	6005      	str	r5, [r0, #0]
 80480e0:	60c5      	str	r5, [r0, #12]
 80480e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80480e4:	6819      	ldr	r1, [r3, #0]
 80480e6:	b151      	cbz	r1, 80480fe <_dtoa_r+0x5e>
 80480e8:	685a      	ldr	r2, [r3, #4]
 80480ea:	604a      	str	r2, [r1, #4]
 80480ec:	2301      	movs	r3, #1
 80480ee:	4093      	lsls	r3, r2
 80480f0:	608b      	str	r3, [r1, #8]
 80480f2:	4620      	mov	r0, r4
 80480f4:	f000 ff54 	bl	8048fa0 <_Bfree>
 80480f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80480fa:	2200      	movs	r2, #0
 80480fc:	601a      	str	r2, [r3, #0]
 80480fe:	1e3b      	subs	r3, r7, #0
 8048100:	bfaa      	itet	ge
 8048102:	2300      	movge	r3, #0
 8048104:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8048108:	f8c8 3000 	strge.w	r3, [r8]
 804810c:	4b9a      	ldr	r3, [pc, #616]	; (8048378 <_dtoa_r+0x2d8>)
 804810e:	bfbc      	itt	lt
 8048110:	2201      	movlt	r2, #1
 8048112:	f8c8 2000 	strlt.w	r2, [r8]
 8048116:	ea33 030b 	bics.w	r3, r3, fp
 804811a:	d11b      	bne.n	8048154 <_dtoa_r+0xb4>
 804811c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 804811e:	f242 730f 	movw	r3, #9999	; 0x270f
 8048122:	6013      	str	r3, [r2, #0]
 8048124:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8048128:	4333      	orrs	r3, r6
 804812a:	f000 8592 	beq.w	8048c52 <_dtoa_r+0xbb2>
 804812e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8048130:	b963      	cbnz	r3, 804814c <_dtoa_r+0xac>
 8048132:	4b92      	ldr	r3, [pc, #584]	; (804837c <_dtoa_r+0x2dc>)
 8048134:	e022      	b.n	804817c <_dtoa_r+0xdc>
 8048136:	4b92      	ldr	r3, [pc, #584]	; (8048380 <_dtoa_r+0x2e0>)
 8048138:	9301      	str	r3, [sp, #4]
 804813a:	3308      	adds	r3, #8
 804813c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 804813e:	6013      	str	r3, [r2, #0]
 8048140:	9801      	ldr	r0, [sp, #4]
 8048142:	b013      	add	sp, #76	; 0x4c
 8048144:	ecbd 8b04 	vpop	{d8-d9}
 8048148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804814c:	4b8b      	ldr	r3, [pc, #556]	; (804837c <_dtoa_r+0x2dc>)
 804814e:	9301      	str	r3, [sp, #4]
 8048150:	3303      	adds	r3, #3
 8048152:	e7f3      	b.n	804813c <_dtoa_r+0x9c>
 8048154:	2200      	movs	r2, #0
 8048156:	2300      	movs	r3, #0
 8048158:	4650      	mov	r0, sl
 804815a:	4659      	mov	r1, fp
 804815c:	f7f8 fcbc 	bl	8040ad8 <__aeabi_dcmpeq>
 8048160:	ec4b ab19 	vmov	d9, sl, fp
 8048164:	4680      	mov	r8, r0
 8048166:	b158      	cbz	r0, 8048180 <_dtoa_r+0xe0>
 8048168:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 804816a:	2301      	movs	r3, #1
 804816c:	6013      	str	r3, [r2, #0]
 804816e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8048170:	2b00      	cmp	r3, #0
 8048172:	f000 856b 	beq.w	8048c4c <_dtoa_r+0xbac>
 8048176:	4883      	ldr	r0, [pc, #524]	; (8048384 <_dtoa_r+0x2e4>)
 8048178:	6018      	str	r0, [r3, #0]
 804817a:	1e43      	subs	r3, r0, #1
 804817c:	9301      	str	r3, [sp, #4]
 804817e:	e7df      	b.n	8048140 <_dtoa_r+0xa0>
 8048180:	ec4b ab10 	vmov	d0, sl, fp
 8048184:	aa10      	add	r2, sp, #64	; 0x40
 8048186:	a911      	add	r1, sp, #68	; 0x44
 8048188:	4620      	mov	r0, r4
 804818a:	f001 f9f1 	bl	8049570 <__d2b>
 804818e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8048192:	ee08 0a10 	vmov	s16, r0
 8048196:	2d00      	cmp	r5, #0
 8048198:	f000 8084 	beq.w	80482a4 <_dtoa_r+0x204>
 804819c:	ee19 3a90 	vmov	r3, s19
 80481a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80481a4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80481a8:	4656      	mov	r6, sl
 80481aa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80481ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80481b2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80481b6:	4b74      	ldr	r3, [pc, #464]	; (8048388 <_dtoa_r+0x2e8>)
 80481b8:	2200      	movs	r2, #0
 80481ba:	4630      	mov	r0, r6
 80481bc:	4639      	mov	r1, r7
 80481be:	f7f8 f86b 	bl	8040298 <__aeabi_dsub>
 80481c2:	a365      	add	r3, pc, #404	; (adr r3, 8048358 <_dtoa_r+0x2b8>)
 80481c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80481c8:	f7f8 fa1e 	bl	8040608 <__aeabi_dmul>
 80481cc:	a364      	add	r3, pc, #400	; (adr r3, 8048360 <_dtoa_r+0x2c0>)
 80481ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80481d2:	f7f8 f863 	bl	804029c <__adddf3>
 80481d6:	4606      	mov	r6, r0
 80481d8:	4628      	mov	r0, r5
 80481da:	460f      	mov	r7, r1
 80481dc:	f7f8 f9aa 	bl	8040534 <__aeabi_i2d>
 80481e0:	a361      	add	r3, pc, #388	; (adr r3, 8048368 <_dtoa_r+0x2c8>)
 80481e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80481e6:	f7f8 fa0f 	bl	8040608 <__aeabi_dmul>
 80481ea:	4602      	mov	r2, r0
 80481ec:	460b      	mov	r3, r1
 80481ee:	4630      	mov	r0, r6
 80481f0:	4639      	mov	r1, r7
 80481f2:	f7f8 f853 	bl	804029c <__adddf3>
 80481f6:	4606      	mov	r6, r0
 80481f8:	460f      	mov	r7, r1
 80481fa:	f7f8 fcb5 	bl	8040b68 <__aeabi_d2iz>
 80481fe:	2200      	movs	r2, #0
 8048200:	9000      	str	r0, [sp, #0]
 8048202:	2300      	movs	r3, #0
 8048204:	4630      	mov	r0, r6
 8048206:	4639      	mov	r1, r7
 8048208:	f7f8 fc70 	bl	8040aec <__aeabi_dcmplt>
 804820c:	b150      	cbz	r0, 8048224 <_dtoa_r+0x184>
 804820e:	9800      	ldr	r0, [sp, #0]
 8048210:	f7f8 f990 	bl	8040534 <__aeabi_i2d>
 8048214:	4632      	mov	r2, r6
 8048216:	463b      	mov	r3, r7
 8048218:	f7f8 fc5e 	bl	8040ad8 <__aeabi_dcmpeq>
 804821c:	b910      	cbnz	r0, 8048224 <_dtoa_r+0x184>
 804821e:	9b00      	ldr	r3, [sp, #0]
 8048220:	3b01      	subs	r3, #1
 8048222:	9300      	str	r3, [sp, #0]
 8048224:	9b00      	ldr	r3, [sp, #0]
 8048226:	2b16      	cmp	r3, #22
 8048228:	d85a      	bhi.n	80482e0 <_dtoa_r+0x240>
 804822a:	9a00      	ldr	r2, [sp, #0]
 804822c:	4b57      	ldr	r3, [pc, #348]	; (804838c <_dtoa_r+0x2ec>)
 804822e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8048232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8048236:	ec51 0b19 	vmov	r0, r1, d9
 804823a:	f7f8 fc57 	bl	8040aec <__aeabi_dcmplt>
 804823e:	2800      	cmp	r0, #0
 8048240:	d050      	beq.n	80482e4 <_dtoa_r+0x244>
 8048242:	9b00      	ldr	r3, [sp, #0]
 8048244:	3b01      	subs	r3, #1
 8048246:	9300      	str	r3, [sp, #0]
 8048248:	2300      	movs	r3, #0
 804824a:	930b      	str	r3, [sp, #44]	; 0x2c
 804824c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 804824e:	1b5d      	subs	r5, r3, r5
 8048250:	1e6b      	subs	r3, r5, #1
 8048252:	9305      	str	r3, [sp, #20]
 8048254:	bf45      	ittet	mi
 8048256:	f1c5 0301 	rsbmi	r3, r5, #1
 804825a:	9304      	strmi	r3, [sp, #16]
 804825c:	2300      	movpl	r3, #0
 804825e:	2300      	movmi	r3, #0
 8048260:	bf4c      	ite	mi
 8048262:	9305      	strmi	r3, [sp, #20]
 8048264:	9304      	strpl	r3, [sp, #16]
 8048266:	9b00      	ldr	r3, [sp, #0]
 8048268:	2b00      	cmp	r3, #0
 804826a:	db3d      	blt.n	80482e8 <_dtoa_r+0x248>
 804826c:	9b05      	ldr	r3, [sp, #20]
 804826e:	9a00      	ldr	r2, [sp, #0]
 8048270:	920a      	str	r2, [sp, #40]	; 0x28
 8048272:	4413      	add	r3, r2
 8048274:	9305      	str	r3, [sp, #20]
 8048276:	2300      	movs	r3, #0
 8048278:	9307      	str	r3, [sp, #28]
 804827a:	9b06      	ldr	r3, [sp, #24]
 804827c:	2b09      	cmp	r3, #9
 804827e:	f200 8089 	bhi.w	8048394 <_dtoa_r+0x2f4>
 8048282:	2b05      	cmp	r3, #5
 8048284:	bfc4      	itt	gt
 8048286:	3b04      	subgt	r3, #4
 8048288:	9306      	strgt	r3, [sp, #24]
 804828a:	9b06      	ldr	r3, [sp, #24]
 804828c:	f1a3 0302 	sub.w	r3, r3, #2
 8048290:	bfcc      	ite	gt
 8048292:	2500      	movgt	r5, #0
 8048294:	2501      	movle	r5, #1
 8048296:	2b03      	cmp	r3, #3
 8048298:	f200 8087 	bhi.w	80483aa <_dtoa_r+0x30a>
 804829c:	e8df f003 	tbb	[pc, r3]
 80482a0:	59383a2d 	.word	0x59383a2d
 80482a4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80482a8:	441d      	add	r5, r3
 80482aa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80482ae:	2b20      	cmp	r3, #32
 80482b0:	bfc1      	itttt	gt
 80482b2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80482b6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80482ba:	fa0b f303 	lslgt.w	r3, fp, r3
 80482be:	fa26 f000 	lsrgt.w	r0, r6, r0
 80482c2:	bfda      	itte	le
 80482c4:	f1c3 0320 	rsble	r3, r3, #32
 80482c8:	fa06 f003 	lslle.w	r0, r6, r3
 80482cc:	4318      	orrgt	r0, r3
 80482ce:	f7f8 f921 	bl	8040514 <__aeabi_ui2d>
 80482d2:	2301      	movs	r3, #1
 80482d4:	4606      	mov	r6, r0
 80482d6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80482da:	3d01      	subs	r5, #1
 80482dc:	930e      	str	r3, [sp, #56]	; 0x38
 80482de:	e76a      	b.n	80481b6 <_dtoa_r+0x116>
 80482e0:	2301      	movs	r3, #1
 80482e2:	e7b2      	b.n	804824a <_dtoa_r+0x1aa>
 80482e4:	900b      	str	r0, [sp, #44]	; 0x2c
 80482e6:	e7b1      	b.n	804824c <_dtoa_r+0x1ac>
 80482e8:	9b04      	ldr	r3, [sp, #16]
 80482ea:	9a00      	ldr	r2, [sp, #0]
 80482ec:	1a9b      	subs	r3, r3, r2
 80482ee:	9304      	str	r3, [sp, #16]
 80482f0:	4253      	negs	r3, r2
 80482f2:	9307      	str	r3, [sp, #28]
 80482f4:	2300      	movs	r3, #0
 80482f6:	930a      	str	r3, [sp, #40]	; 0x28
 80482f8:	e7bf      	b.n	804827a <_dtoa_r+0x1da>
 80482fa:	2300      	movs	r3, #0
 80482fc:	9308      	str	r3, [sp, #32]
 80482fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8048300:	2b00      	cmp	r3, #0
 8048302:	dc55      	bgt.n	80483b0 <_dtoa_r+0x310>
 8048304:	2301      	movs	r3, #1
 8048306:	e9cd 3302 	strd	r3, r3, [sp, #8]
 804830a:	461a      	mov	r2, r3
 804830c:	9209      	str	r2, [sp, #36]	; 0x24
 804830e:	e00c      	b.n	804832a <_dtoa_r+0x28a>
 8048310:	2301      	movs	r3, #1
 8048312:	e7f3      	b.n	80482fc <_dtoa_r+0x25c>
 8048314:	2300      	movs	r3, #0
 8048316:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8048318:	9308      	str	r3, [sp, #32]
 804831a:	9b00      	ldr	r3, [sp, #0]
 804831c:	4413      	add	r3, r2
 804831e:	9302      	str	r3, [sp, #8]
 8048320:	3301      	adds	r3, #1
 8048322:	2b01      	cmp	r3, #1
 8048324:	9303      	str	r3, [sp, #12]
 8048326:	bfb8      	it	lt
 8048328:	2301      	movlt	r3, #1
 804832a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 804832c:	2200      	movs	r2, #0
 804832e:	6042      	str	r2, [r0, #4]
 8048330:	2204      	movs	r2, #4
 8048332:	f102 0614 	add.w	r6, r2, #20
 8048336:	429e      	cmp	r6, r3
 8048338:	6841      	ldr	r1, [r0, #4]
 804833a:	d93d      	bls.n	80483b8 <_dtoa_r+0x318>
 804833c:	4620      	mov	r0, r4
 804833e:	f000 fdef 	bl	8048f20 <_Balloc>
 8048342:	9001      	str	r0, [sp, #4]
 8048344:	2800      	cmp	r0, #0
 8048346:	d13b      	bne.n	80483c0 <_dtoa_r+0x320>
 8048348:	4b11      	ldr	r3, [pc, #68]	; (8048390 <_dtoa_r+0x2f0>)
 804834a:	4602      	mov	r2, r0
 804834c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8048350:	e6c0      	b.n	80480d4 <_dtoa_r+0x34>
 8048352:	2301      	movs	r3, #1
 8048354:	e7df      	b.n	8048316 <_dtoa_r+0x276>
 8048356:	bf00      	nop
 8048358:	636f4361 	.word	0x636f4361
 804835c:	3fd287a7 	.word	0x3fd287a7
 8048360:	8b60c8b3 	.word	0x8b60c8b3
 8048364:	3fc68a28 	.word	0x3fc68a28
 8048368:	509f79fb 	.word	0x509f79fb
 804836c:	3fd34413 	.word	0x3fd34413
 8048370:	0804a0a5 	.word	0x0804a0a5
 8048374:	0804a0bc 	.word	0x0804a0bc
 8048378:	7ff00000 	.word	0x7ff00000
 804837c:	0804a0a1 	.word	0x0804a0a1
 8048380:	0804a098 	.word	0x0804a098
 8048384:	0804a075 	.word	0x0804a075
 8048388:	3ff80000 	.word	0x3ff80000
 804838c:	0804a1b0 	.word	0x0804a1b0
 8048390:	0804a117 	.word	0x0804a117
 8048394:	2501      	movs	r5, #1
 8048396:	2300      	movs	r3, #0
 8048398:	9306      	str	r3, [sp, #24]
 804839a:	9508      	str	r5, [sp, #32]
 804839c:	f04f 33ff 	mov.w	r3, #4294967295
 80483a0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80483a4:	2200      	movs	r2, #0
 80483a6:	2312      	movs	r3, #18
 80483a8:	e7b0      	b.n	804830c <_dtoa_r+0x26c>
 80483aa:	2301      	movs	r3, #1
 80483ac:	9308      	str	r3, [sp, #32]
 80483ae:	e7f5      	b.n	804839c <_dtoa_r+0x2fc>
 80483b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80483b2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80483b6:	e7b8      	b.n	804832a <_dtoa_r+0x28a>
 80483b8:	3101      	adds	r1, #1
 80483ba:	6041      	str	r1, [r0, #4]
 80483bc:	0052      	lsls	r2, r2, #1
 80483be:	e7b8      	b.n	8048332 <_dtoa_r+0x292>
 80483c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80483c2:	9a01      	ldr	r2, [sp, #4]
 80483c4:	601a      	str	r2, [r3, #0]
 80483c6:	9b03      	ldr	r3, [sp, #12]
 80483c8:	2b0e      	cmp	r3, #14
 80483ca:	f200 809d 	bhi.w	8048508 <_dtoa_r+0x468>
 80483ce:	2d00      	cmp	r5, #0
 80483d0:	f000 809a 	beq.w	8048508 <_dtoa_r+0x468>
 80483d4:	9b00      	ldr	r3, [sp, #0]
 80483d6:	2b00      	cmp	r3, #0
 80483d8:	dd32      	ble.n	8048440 <_dtoa_r+0x3a0>
 80483da:	4ab7      	ldr	r2, [pc, #732]	; (80486b8 <_dtoa_r+0x618>)
 80483dc:	f003 030f 	and.w	r3, r3, #15
 80483e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80483e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80483e8:	9b00      	ldr	r3, [sp, #0]
 80483ea:	05d8      	lsls	r0, r3, #23
 80483ec:	ea4f 1723 	mov.w	r7, r3, asr #4
 80483f0:	d516      	bpl.n	8048420 <_dtoa_r+0x380>
 80483f2:	4bb2      	ldr	r3, [pc, #712]	; (80486bc <_dtoa_r+0x61c>)
 80483f4:	ec51 0b19 	vmov	r0, r1, d9
 80483f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80483fc:	f7f8 fa2e 	bl	804085c <__aeabi_ddiv>
 8048400:	f007 070f 	and.w	r7, r7, #15
 8048404:	4682      	mov	sl, r0
 8048406:	468b      	mov	fp, r1
 8048408:	2503      	movs	r5, #3
 804840a:	4eac      	ldr	r6, [pc, #688]	; (80486bc <_dtoa_r+0x61c>)
 804840c:	b957      	cbnz	r7, 8048424 <_dtoa_r+0x384>
 804840e:	4642      	mov	r2, r8
 8048410:	464b      	mov	r3, r9
 8048412:	4650      	mov	r0, sl
 8048414:	4659      	mov	r1, fp
 8048416:	f7f8 fa21 	bl	804085c <__aeabi_ddiv>
 804841a:	4682      	mov	sl, r0
 804841c:	468b      	mov	fp, r1
 804841e:	e028      	b.n	8048472 <_dtoa_r+0x3d2>
 8048420:	2502      	movs	r5, #2
 8048422:	e7f2      	b.n	804840a <_dtoa_r+0x36a>
 8048424:	07f9      	lsls	r1, r7, #31
 8048426:	d508      	bpl.n	804843a <_dtoa_r+0x39a>
 8048428:	4640      	mov	r0, r8
 804842a:	4649      	mov	r1, r9
 804842c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8048430:	f7f8 f8ea 	bl	8040608 <__aeabi_dmul>
 8048434:	3501      	adds	r5, #1
 8048436:	4680      	mov	r8, r0
 8048438:	4689      	mov	r9, r1
 804843a:	107f      	asrs	r7, r7, #1
 804843c:	3608      	adds	r6, #8
 804843e:	e7e5      	b.n	804840c <_dtoa_r+0x36c>
 8048440:	f000 809b 	beq.w	804857a <_dtoa_r+0x4da>
 8048444:	9b00      	ldr	r3, [sp, #0]
 8048446:	4f9d      	ldr	r7, [pc, #628]	; (80486bc <_dtoa_r+0x61c>)
 8048448:	425e      	negs	r6, r3
 804844a:	4b9b      	ldr	r3, [pc, #620]	; (80486b8 <_dtoa_r+0x618>)
 804844c:	f006 020f 	and.w	r2, r6, #15
 8048450:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8048454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8048458:	ec51 0b19 	vmov	r0, r1, d9
 804845c:	f7f8 f8d4 	bl	8040608 <__aeabi_dmul>
 8048460:	1136      	asrs	r6, r6, #4
 8048462:	4682      	mov	sl, r0
 8048464:	468b      	mov	fp, r1
 8048466:	2300      	movs	r3, #0
 8048468:	2502      	movs	r5, #2
 804846a:	2e00      	cmp	r6, #0
 804846c:	d17a      	bne.n	8048564 <_dtoa_r+0x4c4>
 804846e:	2b00      	cmp	r3, #0
 8048470:	d1d3      	bne.n	804841a <_dtoa_r+0x37a>
 8048472:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8048474:	2b00      	cmp	r3, #0
 8048476:	f000 8082 	beq.w	804857e <_dtoa_r+0x4de>
 804847a:	4b91      	ldr	r3, [pc, #580]	; (80486c0 <_dtoa_r+0x620>)
 804847c:	2200      	movs	r2, #0
 804847e:	4650      	mov	r0, sl
 8048480:	4659      	mov	r1, fp
 8048482:	f7f8 fb33 	bl	8040aec <__aeabi_dcmplt>
 8048486:	2800      	cmp	r0, #0
 8048488:	d079      	beq.n	804857e <_dtoa_r+0x4de>
 804848a:	9b03      	ldr	r3, [sp, #12]
 804848c:	2b00      	cmp	r3, #0
 804848e:	d076      	beq.n	804857e <_dtoa_r+0x4de>
 8048490:	9b02      	ldr	r3, [sp, #8]
 8048492:	2b00      	cmp	r3, #0
 8048494:	dd36      	ble.n	8048504 <_dtoa_r+0x464>
 8048496:	9b00      	ldr	r3, [sp, #0]
 8048498:	4650      	mov	r0, sl
 804849a:	4659      	mov	r1, fp
 804849c:	1e5f      	subs	r7, r3, #1
 804849e:	2200      	movs	r2, #0
 80484a0:	4b88      	ldr	r3, [pc, #544]	; (80486c4 <_dtoa_r+0x624>)
 80484a2:	f7f8 f8b1 	bl	8040608 <__aeabi_dmul>
 80484a6:	9e02      	ldr	r6, [sp, #8]
 80484a8:	4682      	mov	sl, r0
 80484aa:	468b      	mov	fp, r1
 80484ac:	3501      	adds	r5, #1
 80484ae:	4628      	mov	r0, r5
 80484b0:	f7f8 f840 	bl	8040534 <__aeabi_i2d>
 80484b4:	4652      	mov	r2, sl
 80484b6:	465b      	mov	r3, fp
 80484b8:	f7f8 f8a6 	bl	8040608 <__aeabi_dmul>
 80484bc:	4b82      	ldr	r3, [pc, #520]	; (80486c8 <_dtoa_r+0x628>)
 80484be:	2200      	movs	r2, #0
 80484c0:	f7f7 feec 	bl	804029c <__adddf3>
 80484c4:	46d0      	mov	r8, sl
 80484c6:	46d9      	mov	r9, fp
 80484c8:	4682      	mov	sl, r0
 80484ca:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80484ce:	2e00      	cmp	r6, #0
 80484d0:	d158      	bne.n	8048584 <_dtoa_r+0x4e4>
 80484d2:	4b7e      	ldr	r3, [pc, #504]	; (80486cc <_dtoa_r+0x62c>)
 80484d4:	2200      	movs	r2, #0
 80484d6:	4640      	mov	r0, r8
 80484d8:	4649      	mov	r1, r9
 80484da:	f7f7 fedd 	bl	8040298 <__aeabi_dsub>
 80484de:	4652      	mov	r2, sl
 80484e0:	465b      	mov	r3, fp
 80484e2:	4680      	mov	r8, r0
 80484e4:	4689      	mov	r9, r1
 80484e6:	f7f8 fb1f 	bl	8040b28 <__aeabi_dcmpgt>
 80484ea:	2800      	cmp	r0, #0
 80484ec:	f040 8295 	bne.w	8048a1a <_dtoa_r+0x97a>
 80484f0:	4652      	mov	r2, sl
 80484f2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80484f6:	4640      	mov	r0, r8
 80484f8:	4649      	mov	r1, r9
 80484fa:	f7f8 faf7 	bl	8040aec <__aeabi_dcmplt>
 80484fe:	2800      	cmp	r0, #0
 8048500:	f040 8289 	bne.w	8048a16 <_dtoa_r+0x976>
 8048504:	ec5b ab19 	vmov	sl, fp, d9
 8048508:	9b11      	ldr	r3, [sp, #68]	; 0x44
 804850a:	2b00      	cmp	r3, #0
 804850c:	f2c0 8148 	blt.w	80487a0 <_dtoa_r+0x700>
 8048510:	9a00      	ldr	r2, [sp, #0]
 8048512:	2a0e      	cmp	r2, #14
 8048514:	f300 8144 	bgt.w	80487a0 <_dtoa_r+0x700>
 8048518:	4b67      	ldr	r3, [pc, #412]	; (80486b8 <_dtoa_r+0x618>)
 804851a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 804851e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8048522:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8048524:	2b00      	cmp	r3, #0
 8048526:	f280 80d5 	bge.w	80486d4 <_dtoa_r+0x634>
 804852a:	9b03      	ldr	r3, [sp, #12]
 804852c:	2b00      	cmp	r3, #0
 804852e:	f300 80d1 	bgt.w	80486d4 <_dtoa_r+0x634>
 8048532:	f040 826f 	bne.w	8048a14 <_dtoa_r+0x974>
 8048536:	4b65      	ldr	r3, [pc, #404]	; (80486cc <_dtoa_r+0x62c>)
 8048538:	2200      	movs	r2, #0
 804853a:	4640      	mov	r0, r8
 804853c:	4649      	mov	r1, r9
 804853e:	f7f8 f863 	bl	8040608 <__aeabi_dmul>
 8048542:	4652      	mov	r2, sl
 8048544:	465b      	mov	r3, fp
 8048546:	f7f8 fae5 	bl	8040b14 <__aeabi_dcmpge>
 804854a:	9e03      	ldr	r6, [sp, #12]
 804854c:	4637      	mov	r7, r6
 804854e:	2800      	cmp	r0, #0
 8048550:	f040 8245 	bne.w	80489de <_dtoa_r+0x93e>
 8048554:	9d01      	ldr	r5, [sp, #4]
 8048556:	2331      	movs	r3, #49	; 0x31
 8048558:	f805 3b01 	strb.w	r3, [r5], #1
 804855c:	9b00      	ldr	r3, [sp, #0]
 804855e:	3301      	adds	r3, #1
 8048560:	9300      	str	r3, [sp, #0]
 8048562:	e240      	b.n	80489e6 <_dtoa_r+0x946>
 8048564:	07f2      	lsls	r2, r6, #31
 8048566:	d505      	bpl.n	8048574 <_dtoa_r+0x4d4>
 8048568:	e9d7 2300 	ldrd	r2, r3, [r7]
 804856c:	f7f8 f84c 	bl	8040608 <__aeabi_dmul>
 8048570:	3501      	adds	r5, #1
 8048572:	2301      	movs	r3, #1
 8048574:	1076      	asrs	r6, r6, #1
 8048576:	3708      	adds	r7, #8
 8048578:	e777      	b.n	804846a <_dtoa_r+0x3ca>
 804857a:	2502      	movs	r5, #2
 804857c:	e779      	b.n	8048472 <_dtoa_r+0x3d2>
 804857e:	9f00      	ldr	r7, [sp, #0]
 8048580:	9e03      	ldr	r6, [sp, #12]
 8048582:	e794      	b.n	80484ae <_dtoa_r+0x40e>
 8048584:	9901      	ldr	r1, [sp, #4]
 8048586:	4b4c      	ldr	r3, [pc, #304]	; (80486b8 <_dtoa_r+0x618>)
 8048588:	4431      	add	r1, r6
 804858a:	910d      	str	r1, [sp, #52]	; 0x34
 804858c:	9908      	ldr	r1, [sp, #32]
 804858e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8048592:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8048596:	2900      	cmp	r1, #0
 8048598:	d043      	beq.n	8048622 <_dtoa_r+0x582>
 804859a:	494d      	ldr	r1, [pc, #308]	; (80486d0 <_dtoa_r+0x630>)
 804859c:	2000      	movs	r0, #0
 804859e:	f7f8 f95d 	bl	804085c <__aeabi_ddiv>
 80485a2:	4652      	mov	r2, sl
 80485a4:	465b      	mov	r3, fp
 80485a6:	f7f7 fe77 	bl	8040298 <__aeabi_dsub>
 80485aa:	9d01      	ldr	r5, [sp, #4]
 80485ac:	4682      	mov	sl, r0
 80485ae:	468b      	mov	fp, r1
 80485b0:	4649      	mov	r1, r9
 80485b2:	4640      	mov	r0, r8
 80485b4:	f7f8 fad8 	bl	8040b68 <__aeabi_d2iz>
 80485b8:	4606      	mov	r6, r0
 80485ba:	f7f7 ffbb 	bl	8040534 <__aeabi_i2d>
 80485be:	4602      	mov	r2, r0
 80485c0:	460b      	mov	r3, r1
 80485c2:	4640      	mov	r0, r8
 80485c4:	4649      	mov	r1, r9
 80485c6:	f7f7 fe67 	bl	8040298 <__aeabi_dsub>
 80485ca:	3630      	adds	r6, #48	; 0x30
 80485cc:	f805 6b01 	strb.w	r6, [r5], #1
 80485d0:	4652      	mov	r2, sl
 80485d2:	465b      	mov	r3, fp
 80485d4:	4680      	mov	r8, r0
 80485d6:	4689      	mov	r9, r1
 80485d8:	f7f8 fa88 	bl	8040aec <__aeabi_dcmplt>
 80485dc:	2800      	cmp	r0, #0
 80485de:	d163      	bne.n	80486a8 <_dtoa_r+0x608>
 80485e0:	4642      	mov	r2, r8
 80485e2:	464b      	mov	r3, r9
 80485e4:	4936      	ldr	r1, [pc, #216]	; (80486c0 <_dtoa_r+0x620>)
 80485e6:	2000      	movs	r0, #0
 80485e8:	f7f7 fe56 	bl	8040298 <__aeabi_dsub>
 80485ec:	4652      	mov	r2, sl
 80485ee:	465b      	mov	r3, fp
 80485f0:	f7f8 fa7c 	bl	8040aec <__aeabi_dcmplt>
 80485f4:	2800      	cmp	r0, #0
 80485f6:	f040 80b5 	bne.w	8048764 <_dtoa_r+0x6c4>
 80485fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80485fc:	429d      	cmp	r5, r3
 80485fe:	d081      	beq.n	8048504 <_dtoa_r+0x464>
 8048600:	4b30      	ldr	r3, [pc, #192]	; (80486c4 <_dtoa_r+0x624>)
 8048602:	2200      	movs	r2, #0
 8048604:	4650      	mov	r0, sl
 8048606:	4659      	mov	r1, fp
 8048608:	f7f7 fffe 	bl	8040608 <__aeabi_dmul>
 804860c:	4b2d      	ldr	r3, [pc, #180]	; (80486c4 <_dtoa_r+0x624>)
 804860e:	4682      	mov	sl, r0
 8048610:	468b      	mov	fp, r1
 8048612:	4640      	mov	r0, r8
 8048614:	4649      	mov	r1, r9
 8048616:	2200      	movs	r2, #0
 8048618:	f7f7 fff6 	bl	8040608 <__aeabi_dmul>
 804861c:	4680      	mov	r8, r0
 804861e:	4689      	mov	r9, r1
 8048620:	e7c6      	b.n	80485b0 <_dtoa_r+0x510>
 8048622:	4650      	mov	r0, sl
 8048624:	4659      	mov	r1, fp
 8048626:	f7f7 ffef 	bl	8040608 <__aeabi_dmul>
 804862a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 804862c:	9d01      	ldr	r5, [sp, #4]
 804862e:	930f      	str	r3, [sp, #60]	; 0x3c
 8048630:	4682      	mov	sl, r0
 8048632:	468b      	mov	fp, r1
 8048634:	4649      	mov	r1, r9
 8048636:	4640      	mov	r0, r8
 8048638:	f7f8 fa96 	bl	8040b68 <__aeabi_d2iz>
 804863c:	4606      	mov	r6, r0
 804863e:	f7f7 ff79 	bl	8040534 <__aeabi_i2d>
 8048642:	3630      	adds	r6, #48	; 0x30
 8048644:	4602      	mov	r2, r0
 8048646:	460b      	mov	r3, r1
 8048648:	4640      	mov	r0, r8
 804864a:	4649      	mov	r1, r9
 804864c:	f7f7 fe24 	bl	8040298 <__aeabi_dsub>
 8048650:	f805 6b01 	strb.w	r6, [r5], #1
 8048654:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8048656:	429d      	cmp	r5, r3
 8048658:	4680      	mov	r8, r0
 804865a:	4689      	mov	r9, r1
 804865c:	f04f 0200 	mov.w	r2, #0
 8048660:	d124      	bne.n	80486ac <_dtoa_r+0x60c>
 8048662:	4b1b      	ldr	r3, [pc, #108]	; (80486d0 <_dtoa_r+0x630>)
 8048664:	4650      	mov	r0, sl
 8048666:	4659      	mov	r1, fp
 8048668:	f7f7 fe18 	bl	804029c <__adddf3>
 804866c:	4602      	mov	r2, r0
 804866e:	460b      	mov	r3, r1
 8048670:	4640      	mov	r0, r8
 8048672:	4649      	mov	r1, r9
 8048674:	f7f8 fa58 	bl	8040b28 <__aeabi_dcmpgt>
 8048678:	2800      	cmp	r0, #0
 804867a:	d173      	bne.n	8048764 <_dtoa_r+0x6c4>
 804867c:	4652      	mov	r2, sl
 804867e:	465b      	mov	r3, fp
 8048680:	4913      	ldr	r1, [pc, #76]	; (80486d0 <_dtoa_r+0x630>)
 8048682:	2000      	movs	r0, #0
 8048684:	f7f7 fe08 	bl	8040298 <__aeabi_dsub>
 8048688:	4602      	mov	r2, r0
 804868a:	460b      	mov	r3, r1
 804868c:	4640      	mov	r0, r8
 804868e:	4649      	mov	r1, r9
 8048690:	f7f8 fa2c 	bl	8040aec <__aeabi_dcmplt>
 8048694:	2800      	cmp	r0, #0
 8048696:	f43f af35 	beq.w	8048504 <_dtoa_r+0x464>
 804869a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 804869c:	1e6b      	subs	r3, r5, #1
 804869e:	930f      	str	r3, [sp, #60]	; 0x3c
 80486a0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80486a4:	2b30      	cmp	r3, #48	; 0x30
 80486a6:	d0f8      	beq.n	804869a <_dtoa_r+0x5fa>
 80486a8:	9700      	str	r7, [sp, #0]
 80486aa:	e049      	b.n	8048740 <_dtoa_r+0x6a0>
 80486ac:	4b05      	ldr	r3, [pc, #20]	; (80486c4 <_dtoa_r+0x624>)
 80486ae:	f7f7 ffab 	bl	8040608 <__aeabi_dmul>
 80486b2:	4680      	mov	r8, r0
 80486b4:	4689      	mov	r9, r1
 80486b6:	e7bd      	b.n	8048634 <_dtoa_r+0x594>
 80486b8:	0804a1b0 	.word	0x0804a1b0
 80486bc:	0804a188 	.word	0x0804a188
 80486c0:	3ff00000 	.word	0x3ff00000
 80486c4:	40240000 	.word	0x40240000
 80486c8:	401c0000 	.word	0x401c0000
 80486cc:	40140000 	.word	0x40140000
 80486d0:	3fe00000 	.word	0x3fe00000
 80486d4:	9d01      	ldr	r5, [sp, #4]
 80486d6:	4656      	mov	r6, sl
 80486d8:	465f      	mov	r7, fp
 80486da:	4642      	mov	r2, r8
 80486dc:	464b      	mov	r3, r9
 80486de:	4630      	mov	r0, r6
 80486e0:	4639      	mov	r1, r7
 80486e2:	f7f8 f8bb 	bl	804085c <__aeabi_ddiv>
 80486e6:	f7f8 fa3f 	bl	8040b68 <__aeabi_d2iz>
 80486ea:	4682      	mov	sl, r0
 80486ec:	f7f7 ff22 	bl	8040534 <__aeabi_i2d>
 80486f0:	4642      	mov	r2, r8
 80486f2:	464b      	mov	r3, r9
 80486f4:	f7f7 ff88 	bl	8040608 <__aeabi_dmul>
 80486f8:	4602      	mov	r2, r0
 80486fa:	460b      	mov	r3, r1
 80486fc:	4630      	mov	r0, r6
 80486fe:	4639      	mov	r1, r7
 8048700:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8048704:	f7f7 fdc8 	bl	8040298 <__aeabi_dsub>
 8048708:	f805 6b01 	strb.w	r6, [r5], #1
 804870c:	9e01      	ldr	r6, [sp, #4]
 804870e:	9f03      	ldr	r7, [sp, #12]
 8048710:	1bae      	subs	r6, r5, r6
 8048712:	42b7      	cmp	r7, r6
 8048714:	4602      	mov	r2, r0
 8048716:	460b      	mov	r3, r1
 8048718:	d135      	bne.n	8048786 <_dtoa_r+0x6e6>
 804871a:	f7f7 fdbf 	bl	804029c <__adddf3>
 804871e:	4642      	mov	r2, r8
 8048720:	464b      	mov	r3, r9
 8048722:	4606      	mov	r6, r0
 8048724:	460f      	mov	r7, r1
 8048726:	f7f8 f9ff 	bl	8040b28 <__aeabi_dcmpgt>
 804872a:	b9d0      	cbnz	r0, 8048762 <_dtoa_r+0x6c2>
 804872c:	4642      	mov	r2, r8
 804872e:	464b      	mov	r3, r9
 8048730:	4630      	mov	r0, r6
 8048732:	4639      	mov	r1, r7
 8048734:	f7f8 f9d0 	bl	8040ad8 <__aeabi_dcmpeq>
 8048738:	b110      	cbz	r0, 8048740 <_dtoa_r+0x6a0>
 804873a:	f01a 0f01 	tst.w	sl, #1
 804873e:	d110      	bne.n	8048762 <_dtoa_r+0x6c2>
 8048740:	4620      	mov	r0, r4
 8048742:	ee18 1a10 	vmov	r1, s16
 8048746:	f000 fc2b 	bl	8048fa0 <_Bfree>
 804874a:	2300      	movs	r3, #0
 804874c:	9800      	ldr	r0, [sp, #0]
 804874e:	702b      	strb	r3, [r5, #0]
 8048750:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8048752:	3001      	adds	r0, #1
 8048754:	6018      	str	r0, [r3, #0]
 8048756:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8048758:	2b00      	cmp	r3, #0
 804875a:	f43f acf1 	beq.w	8048140 <_dtoa_r+0xa0>
 804875e:	601d      	str	r5, [r3, #0]
 8048760:	e4ee      	b.n	8048140 <_dtoa_r+0xa0>
 8048762:	9f00      	ldr	r7, [sp, #0]
 8048764:	462b      	mov	r3, r5
 8048766:	461d      	mov	r5, r3
 8048768:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 804876c:	2a39      	cmp	r2, #57	; 0x39
 804876e:	d106      	bne.n	804877e <_dtoa_r+0x6de>
 8048770:	9a01      	ldr	r2, [sp, #4]
 8048772:	429a      	cmp	r2, r3
 8048774:	d1f7      	bne.n	8048766 <_dtoa_r+0x6c6>
 8048776:	9901      	ldr	r1, [sp, #4]
 8048778:	2230      	movs	r2, #48	; 0x30
 804877a:	3701      	adds	r7, #1
 804877c:	700a      	strb	r2, [r1, #0]
 804877e:	781a      	ldrb	r2, [r3, #0]
 8048780:	3201      	adds	r2, #1
 8048782:	701a      	strb	r2, [r3, #0]
 8048784:	e790      	b.n	80486a8 <_dtoa_r+0x608>
 8048786:	4ba6      	ldr	r3, [pc, #664]	; (8048a20 <_dtoa_r+0x980>)
 8048788:	2200      	movs	r2, #0
 804878a:	f7f7 ff3d 	bl	8040608 <__aeabi_dmul>
 804878e:	2200      	movs	r2, #0
 8048790:	2300      	movs	r3, #0
 8048792:	4606      	mov	r6, r0
 8048794:	460f      	mov	r7, r1
 8048796:	f7f8 f99f 	bl	8040ad8 <__aeabi_dcmpeq>
 804879a:	2800      	cmp	r0, #0
 804879c:	d09d      	beq.n	80486da <_dtoa_r+0x63a>
 804879e:	e7cf      	b.n	8048740 <_dtoa_r+0x6a0>
 80487a0:	9a08      	ldr	r2, [sp, #32]
 80487a2:	2a00      	cmp	r2, #0
 80487a4:	f000 80d7 	beq.w	8048956 <_dtoa_r+0x8b6>
 80487a8:	9a06      	ldr	r2, [sp, #24]
 80487aa:	2a01      	cmp	r2, #1
 80487ac:	f300 80ba 	bgt.w	8048924 <_dtoa_r+0x884>
 80487b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80487b2:	2a00      	cmp	r2, #0
 80487b4:	f000 80b2 	beq.w	804891c <_dtoa_r+0x87c>
 80487b8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80487bc:	9e07      	ldr	r6, [sp, #28]
 80487be:	9d04      	ldr	r5, [sp, #16]
 80487c0:	9a04      	ldr	r2, [sp, #16]
 80487c2:	441a      	add	r2, r3
 80487c4:	9204      	str	r2, [sp, #16]
 80487c6:	9a05      	ldr	r2, [sp, #20]
 80487c8:	2101      	movs	r1, #1
 80487ca:	441a      	add	r2, r3
 80487cc:	4620      	mov	r0, r4
 80487ce:	9205      	str	r2, [sp, #20]
 80487d0:	f000 fc9e 	bl	8049110 <__i2b>
 80487d4:	4607      	mov	r7, r0
 80487d6:	2d00      	cmp	r5, #0
 80487d8:	dd0c      	ble.n	80487f4 <_dtoa_r+0x754>
 80487da:	9b05      	ldr	r3, [sp, #20]
 80487dc:	2b00      	cmp	r3, #0
 80487de:	dd09      	ble.n	80487f4 <_dtoa_r+0x754>
 80487e0:	42ab      	cmp	r3, r5
 80487e2:	9a04      	ldr	r2, [sp, #16]
 80487e4:	bfa8      	it	ge
 80487e6:	462b      	movge	r3, r5
 80487e8:	1ad2      	subs	r2, r2, r3
 80487ea:	9204      	str	r2, [sp, #16]
 80487ec:	9a05      	ldr	r2, [sp, #20]
 80487ee:	1aed      	subs	r5, r5, r3
 80487f0:	1ad3      	subs	r3, r2, r3
 80487f2:	9305      	str	r3, [sp, #20]
 80487f4:	9b07      	ldr	r3, [sp, #28]
 80487f6:	b31b      	cbz	r3, 8048840 <_dtoa_r+0x7a0>
 80487f8:	9b08      	ldr	r3, [sp, #32]
 80487fa:	2b00      	cmp	r3, #0
 80487fc:	f000 80af 	beq.w	804895e <_dtoa_r+0x8be>
 8048800:	2e00      	cmp	r6, #0
 8048802:	dd13      	ble.n	804882c <_dtoa_r+0x78c>
 8048804:	4639      	mov	r1, r7
 8048806:	4632      	mov	r2, r6
 8048808:	4620      	mov	r0, r4
 804880a:	f000 fd41 	bl	8049290 <__pow5mult>
 804880e:	ee18 2a10 	vmov	r2, s16
 8048812:	4601      	mov	r1, r0
 8048814:	4607      	mov	r7, r0
 8048816:	4620      	mov	r0, r4
 8048818:	f000 fc90 	bl	804913c <__multiply>
 804881c:	ee18 1a10 	vmov	r1, s16
 8048820:	4680      	mov	r8, r0
 8048822:	4620      	mov	r0, r4
 8048824:	f000 fbbc 	bl	8048fa0 <_Bfree>
 8048828:	ee08 8a10 	vmov	s16, r8
 804882c:	9b07      	ldr	r3, [sp, #28]
 804882e:	1b9a      	subs	r2, r3, r6
 8048830:	d006      	beq.n	8048840 <_dtoa_r+0x7a0>
 8048832:	ee18 1a10 	vmov	r1, s16
 8048836:	4620      	mov	r0, r4
 8048838:	f000 fd2a 	bl	8049290 <__pow5mult>
 804883c:	ee08 0a10 	vmov	s16, r0
 8048840:	2101      	movs	r1, #1
 8048842:	4620      	mov	r0, r4
 8048844:	f000 fc64 	bl	8049110 <__i2b>
 8048848:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 804884a:	2b00      	cmp	r3, #0
 804884c:	4606      	mov	r6, r0
 804884e:	f340 8088 	ble.w	8048962 <_dtoa_r+0x8c2>
 8048852:	461a      	mov	r2, r3
 8048854:	4601      	mov	r1, r0
 8048856:	4620      	mov	r0, r4
 8048858:	f000 fd1a 	bl	8049290 <__pow5mult>
 804885c:	9b06      	ldr	r3, [sp, #24]
 804885e:	2b01      	cmp	r3, #1
 8048860:	4606      	mov	r6, r0
 8048862:	f340 8081 	ble.w	8048968 <_dtoa_r+0x8c8>
 8048866:	f04f 0800 	mov.w	r8, #0
 804886a:	6933      	ldr	r3, [r6, #16]
 804886c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8048870:	6918      	ldr	r0, [r3, #16]
 8048872:	f000 fbfd 	bl	8049070 <__hi0bits>
 8048876:	f1c0 0020 	rsb	r0, r0, #32
 804887a:	9b05      	ldr	r3, [sp, #20]
 804887c:	4418      	add	r0, r3
 804887e:	f010 001f 	ands.w	r0, r0, #31
 8048882:	f000 8092 	beq.w	80489aa <_dtoa_r+0x90a>
 8048886:	f1c0 0320 	rsb	r3, r0, #32
 804888a:	2b04      	cmp	r3, #4
 804888c:	f340 808a 	ble.w	80489a4 <_dtoa_r+0x904>
 8048890:	f1c0 001c 	rsb	r0, r0, #28
 8048894:	9b04      	ldr	r3, [sp, #16]
 8048896:	4403      	add	r3, r0
 8048898:	9304      	str	r3, [sp, #16]
 804889a:	9b05      	ldr	r3, [sp, #20]
 804889c:	4403      	add	r3, r0
 804889e:	4405      	add	r5, r0
 80488a0:	9305      	str	r3, [sp, #20]
 80488a2:	9b04      	ldr	r3, [sp, #16]
 80488a4:	2b00      	cmp	r3, #0
 80488a6:	dd07      	ble.n	80488b8 <_dtoa_r+0x818>
 80488a8:	ee18 1a10 	vmov	r1, s16
 80488ac:	461a      	mov	r2, r3
 80488ae:	4620      	mov	r0, r4
 80488b0:	f000 fd48 	bl	8049344 <__lshift>
 80488b4:	ee08 0a10 	vmov	s16, r0
 80488b8:	9b05      	ldr	r3, [sp, #20]
 80488ba:	2b00      	cmp	r3, #0
 80488bc:	dd05      	ble.n	80488ca <_dtoa_r+0x82a>
 80488be:	4631      	mov	r1, r6
 80488c0:	461a      	mov	r2, r3
 80488c2:	4620      	mov	r0, r4
 80488c4:	f000 fd3e 	bl	8049344 <__lshift>
 80488c8:	4606      	mov	r6, r0
 80488ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80488cc:	2b00      	cmp	r3, #0
 80488ce:	d06e      	beq.n	80489ae <_dtoa_r+0x90e>
 80488d0:	ee18 0a10 	vmov	r0, s16
 80488d4:	4631      	mov	r1, r6
 80488d6:	f000 fda5 	bl	8049424 <__mcmp>
 80488da:	2800      	cmp	r0, #0
 80488dc:	da67      	bge.n	80489ae <_dtoa_r+0x90e>
 80488de:	9b00      	ldr	r3, [sp, #0]
 80488e0:	3b01      	subs	r3, #1
 80488e2:	ee18 1a10 	vmov	r1, s16
 80488e6:	9300      	str	r3, [sp, #0]
 80488e8:	220a      	movs	r2, #10
 80488ea:	2300      	movs	r3, #0
 80488ec:	4620      	mov	r0, r4
 80488ee:	f000 fb79 	bl	8048fe4 <__multadd>
 80488f2:	9b08      	ldr	r3, [sp, #32]
 80488f4:	ee08 0a10 	vmov	s16, r0
 80488f8:	2b00      	cmp	r3, #0
 80488fa:	f000 81b1 	beq.w	8048c60 <_dtoa_r+0xbc0>
 80488fe:	2300      	movs	r3, #0
 8048900:	4639      	mov	r1, r7
 8048902:	220a      	movs	r2, #10
 8048904:	4620      	mov	r0, r4
 8048906:	f000 fb6d 	bl	8048fe4 <__multadd>
 804890a:	9b02      	ldr	r3, [sp, #8]
 804890c:	2b00      	cmp	r3, #0
 804890e:	4607      	mov	r7, r0
 8048910:	f300 808e 	bgt.w	8048a30 <_dtoa_r+0x990>
 8048914:	9b06      	ldr	r3, [sp, #24]
 8048916:	2b02      	cmp	r3, #2
 8048918:	dc51      	bgt.n	80489be <_dtoa_r+0x91e>
 804891a:	e089      	b.n	8048a30 <_dtoa_r+0x990>
 804891c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 804891e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8048922:	e74b      	b.n	80487bc <_dtoa_r+0x71c>
 8048924:	9b03      	ldr	r3, [sp, #12]
 8048926:	1e5e      	subs	r6, r3, #1
 8048928:	9b07      	ldr	r3, [sp, #28]
 804892a:	42b3      	cmp	r3, r6
 804892c:	bfbf      	itttt	lt
 804892e:	9b07      	ldrlt	r3, [sp, #28]
 8048930:	9607      	strlt	r6, [sp, #28]
 8048932:	1af2      	sublt	r2, r6, r3
 8048934:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8048936:	bfb6      	itet	lt
 8048938:	189b      	addlt	r3, r3, r2
 804893a:	1b9e      	subge	r6, r3, r6
 804893c:	930a      	strlt	r3, [sp, #40]	; 0x28
 804893e:	9b03      	ldr	r3, [sp, #12]
 8048940:	bfb8      	it	lt
 8048942:	2600      	movlt	r6, #0
 8048944:	2b00      	cmp	r3, #0
 8048946:	bfb7      	itett	lt
 8048948:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 804894c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8048950:	1a9d      	sublt	r5, r3, r2
 8048952:	2300      	movlt	r3, #0
 8048954:	e734      	b.n	80487c0 <_dtoa_r+0x720>
 8048956:	9e07      	ldr	r6, [sp, #28]
 8048958:	9d04      	ldr	r5, [sp, #16]
 804895a:	9f08      	ldr	r7, [sp, #32]
 804895c:	e73b      	b.n	80487d6 <_dtoa_r+0x736>
 804895e:	9a07      	ldr	r2, [sp, #28]
 8048960:	e767      	b.n	8048832 <_dtoa_r+0x792>
 8048962:	9b06      	ldr	r3, [sp, #24]
 8048964:	2b01      	cmp	r3, #1
 8048966:	dc18      	bgt.n	804899a <_dtoa_r+0x8fa>
 8048968:	f1ba 0f00 	cmp.w	sl, #0
 804896c:	d115      	bne.n	804899a <_dtoa_r+0x8fa>
 804896e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8048972:	b993      	cbnz	r3, 804899a <_dtoa_r+0x8fa>
 8048974:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8048978:	0d1b      	lsrs	r3, r3, #20
 804897a:	051b      	lsls	r3, r3, #20
 804897c:	b183      	cbz	r3, 80489a0 <_dtoa_r+0x900>
 804897e:	9b04      	ldr	r3, [sp, #16]
 8048980:	3301      	adds	r3, #1
 8048982:	9304      	str	r3, [sp, #16]
 8048984:	9b05      	ldr	r3, [sp, #20]
 8048986:	3301      	adds	r3, #1
 8048988:	9305      	str	r3, [sp, #20]
 804898a:	f04f 0801 	mov.w	r8, #1
 804898e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8048990:	2b00      	cmp	r3, #0
 8048992:	f47f af6a 	bne.w	804886a <_dtoa_r+0x7ca>
 8048996:	2001      	movs	r0, #1
 8048998:	e76f      	b.n	804887a <_dtoa_r+0x7da>
 804899a:	f04f 0800 	mov.w	r8, #0
 804899e:	e7f6      	b.n	804898e <_dtoa_r+0x8ee>
 80489a0:	4698      	mov	r8, r3
 80489a2:	e7f4      	b.n	804898e <_dtoa_r+0x8ee>
 80489a4:	f43f af7d 	beq.w	80488a2 <_dtoa_r+0x802>
 80489a8:	4618      	mov	r0, r3
 80489aa:	301c      	adds	r0, #28
 80489ac:	e772      	b.n	8048894 <_dtoa_r+0x7f4>
 80489ae:	9b03      	ldr	r3, [sp, #12]
 80489b0:	2b00      	cmp	r3, #0
 80489b2:	dc37      	bgt.n	8048a24 <_dtoa_r+0x984>
 80489b4:	9b06      	ldr	r3, [sp, #24]
 80489b6:	2b02      	cmp	r3, #2
 80489b8:	dd34      	ble.n	8048a24 <_dtoa_r+0x984>
 80489ba:	9b03      	ldr	r3, [sp, #12]
 80489bc:	9302      	str	r3, [sp, #8]
 80489be:	9b02      	ldr	r3, [sp, #8]
 80489c0:	b96b      	cbnz	r3, 80489de <_dtoa_r+0x93e>
 80489c2:	4631      	mov	r1, r6
 80489c4:	2205      	movs	r2, #5
 80489c6:	4620      	mov	r0, r4
 80489c8:	f000 fb0c 	bl	8048fe4 <__multadd>
 80489cc:	4601      	mov	r1, r0
 80489ce:	4606      	mov	r6, r0
 80489d0:	ee18 0a10 	vmov	r0, s16
 80489d4:	f000 fd26 	bl	8049424 <__mcmp>
 80489d8:	2800      	cmp	r0, #0
 80489da:	f73f adbb 	bgt.w	8048554 <_dtoa_r+0x4b4>
 80489de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80489e0:	9d01      	ldr	r5, [sp, #4]
 80489e2:	43db      	mvns	r3, r3
 80489e4:	9300      	str	r3, [sp, #0]
 80489e6:	f04f 0800 	mov.w	r8, #0
 80489ea:	4631      	mov	r1, r6
 80489ec:	4620      	mov	r0, r4
 80489ee:	f000 fad7 	bl	8048fa0 <_Bfree>
 80489f2:	2f00      	cmp	r7, #0
 80489f4:	f43f aea4 	beq.w	8048740 <_dtoa_r+0x6a0>
 80489f8:	f1b8 0f00 	cmp.w	r8, #0
 80489fc:	d005      	beq.n	8048a0a <_dtoa_r+0x96a>
 80489fe:	45b8      	cmp	r8, r7
 8048a00:	d003      	beq.n	8048a0a <_dtoa_r+0x96a>
 8048a02:	4641      	mov	r1, r8
 8048a04:	4620      	mov	r0, r4
 8048a06:	f000 facb 	bl	8048fa0 <_Bfree>
 8048a0a:	4639      	mov	r1, r7
 8048a0c:	4620      	mov	r0, r4
 8048a0e:	f000 fac7 	bl	8048fa0 <_Bfree>
 8048a12:	e695      	b.n	8048740 <_dtoa_r+0x6a0>
 8048a14:	2600      	movs	r6, #0
 8048a16:	4637      	mov	r7, r6
 8048a18:	e7e1      	b.n	80489de <_dtoa_r+0x93e>
 8048a1a:	9700      	str	r7, [sp, #0]
 8048a1c:	4637      	mov	r7, r6
 8048a1e:	e599      	b.n	8048554 <_dtoa_r+0x4b4>
 8048a20:	40240000 	.word	0x40240000
 8048a24:	9b08      	ldr	r3, [sp, #32]
 8048a26:	2b00      	cmp	r3, #0
 8048a28:	f000 80ca 	beq.w	8048bc0 <_dtoa_r+0xb20>
 8048a2c:	9b03      	ldr	r3, [sp, #12]
 8048a2e:	9302      	str	r3, [sp, #8]
 8048a30:	2d00      	cmp	r5, #0
 8048a32:	dd05      	ble.n	8048a40 <_dtoa_r+0x9a0>
 8048a34:	4639      	mov	r1, r7
 8048a36:	462a      	mov	r2, r5
 8048a38:	4620      	mov	r0, r4
 8048a3a:	f000 fc83 	bl	8049344 <__lshift>
 8048a3e:	4607      	mov	r7, r0
 8048a40:	f1b8 0f00 	cmp.w	r8, #0
 8048a44:	d05b      	beq.n	8048afe <_dtoa_r+0xa5e>
 8048a46:	6879      	ldr	r1, [r7, #4]
 8048a48:	4620      	mov	r0, r4
 8048a4a:	f000 fa69 	bl	8048f20 <_Balloc>
 8048a4e:	4605      	mov	r5, r0
 8048a50:	b928      	cbnz	r0, 8048a5e <_dtoa_r+0x9be>
 8048a52:	4b87      	ldr	r3, [pc, #540]	; (8048c70 <_dtoa_r+0xbd0>)
 8048a54:	4602      	mov	r2, r0
 8048a56:	f240 21ea 	movw	r1, #746	; 0x2ea
 8048a5a:	f7ff bb3b 	b.w	80480d4 <_dtoa_r+0x34>
 8048a5e:	693a      	ldr	r2, [r7, #16]
 8048a60:	3202      	adds	r2, #2
 8048a62:	0092      	lsls	r2, r2, #2
 8048a64:	f107 010c 	add.w	r1, r7, #12
 8048a68:	300c      	adds	r0, #12
 8048a6a:	f7fe fb42 	bl	80470f2 <memcpy>
 8048a6e:	2201      	movs	r2, #1
 8048a70:	4629      	mov	r1, r5
 8048a72:	4620      	mov	r0, r4
 8048a74:	f000 fc66 	bl	8049344 <__lshift>
 8048a78:	9b01      	ldr	r3, [sp, #4]
 8048a7a:	f103 0901 	add.w	r9, r3, #1
 8048a7e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8048a82:	4413      	add	r3, r2
 8048a84:	9305      	str	r3, [sp, #20]
 8048a86:	f00a 0301 	and.w	r3, sl, #1
 8048a8a:	46b8      	mov	r8, r7
 8048a8c:	9304      	str	r3, [sp, #16]
 8048a8e:	4607      	mov	r7, r0
 8048a90:	4631      	mov	r1, r6
 8048a92:	ee18 0a10 	vmov	r0, s16
 8048a96:	f7ff fa77 	bl	8047f88 <quorem>
 8048a9a:	4641      	mov	r1, r8
 8048a9c:	9002      	str	r0, [sp, #8]
 8048a9e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8048aa2:	ee18 0a10 	vmov	r0, s16
 8048aa6:	f000 fcbd 	bl	8049424 <__mcmp>
 8048aaa:	463a      	mov	r2, r7
 8048aac:	9003      	str	r0, [sp, #12]
 8048aae:	4631      	mov	r1, r6
 8048ab0:	4620      	mov	r0, r4
 8048ab2:	f000 fcd3 	bl	804945c <__mdiff>
 8048ab6:	68c2      	ldr	r2, [r0, #12]
 8048ab8:	f109 3bff 	add.w	fp, r9, #4294967295
 8048abc:	4605      	mov	r5, r0
 8048abe:	bb02      	cbnz	r2, 8048b02 <_dtoa_r+0xa62>
 8048ac0:	4601      	mov	r1, r0
 8048ac2:	ee18 0a10 	vmov	r0, s16
 8048ac6:	f000 fcad 	bl	8049424 <__mcmp>
 8048aca:	4602      	mov	r2, r0
 8048acc:	4629      	mov	r1, r5
 8048ace:	4620      	mov	r0, r4
 8048ad0:	9207      	str	r2, [sp, #28]
 8048ad2:	f000 fa65 	bl	8048fa0 <_Bfree>
 8048ad6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8048ada:	ea43 0102 	orr.w	r1, r3, r2
 8048ade:	9b04      	ldr	r3, [sp, #16]
 8048ae0:	430b      	orrs	r3, r1
 8048ae2:	464d      	mov	r5, r9
 8048ae4:	d10f      	bne.n	8048b06 <_dtoa_r+0xa66>
 8048ae6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8048aea:	d02a      	beq.n	8048b42 <_dtoa_r+0xaa2>
 8048aec:	9b03      	ldr	r3, [sp, #12]
 8048aee:	2b00      	cmp	r3, #0
 8048af0:	dd02      	ble.n	8048af8 <_dtoa_r+0xa58>
 8048af2:	9b02      	ldr	r3, [sp, #8]
 8048af4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8048af8:	f88b a000 	strb.w	sl, [fp]
 8048afc:	e775      	b.n	80489ea <_dtoa_r+0x94a>
 8048afe:	4638      	mov	r0, r7
 8048b00:	e7ba      	b.n	8048a78 <_dtoa_r+0x9d8>
 8048b02:	2201      	movs	r2, #1
 8048b04:	e7e2      	b.n	8048acc <_dtoa_r+0xa2c>
 8048b06:	9b03      	ldr	r3, [sp, #12]
 8048b08:	2b00      	cmp	r3, #0
 8048b0a:	db04      	blt.n	8048b16 <_dtoa_r+0xa76>
 8048b0c:	9906      	ldr	r1, [sp, #24]
 8048b0e:	430b      	orrs	r3, r1
 8048b10:	9904      	ldr	r1, [sp, #16]
 8048b12:	430b      	orrs	r3, r1
 8048b14:	d122      	bne.n	8048b5c <_dtoa_r+0xabc>
 8048b16:	2a00      	cmp	r2, #0
 8048b18:	ddee      	ble.n	8048af8 <_dtoa_r+0xa58>
 8048b1a:	ee18 1a10 	vmov	r1, s16
 8048b1e:	2201      	movs	r2, #1
 8048b20:	4620      	mov	r0, r4
 8048b22:	f000 fc0f 	bl	8049344 <__lshift>
 8048b26:	4631      	mov	r1, r6
 8048b28:	ee08 0a10 	vmov	s16, r0
 8048b2c:	f000 fc7a 	bl	8049424 <__mcmp>
 8048b30:	2800      	cmp	r0, #0
 8048b32:	dc03      	bgt.n	8048b3c <_dtoa_r+0xa9c>
 8048b34:	d1e0      	bne.n	8048af8 <_dtoa_r+0xa58>
 8048b36:	f01a 0f01 	tst.w	sl, #1
 8048b3a:	d0dd      	beq.n	8048af8 <_dtoa_r+0xa58>
 8048b3c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8048b40:	d1d7      	bne.n	8048af2 <_dtoa_r+0xa52>
 8048b42:	2339      	movs	r3, #57	; 0x39
 8048b44:	f88b 3000 	strb.w	r3, [fp]
 8048b48:	462b      	mov	r3, r5
 8048b4a:	461d      	mov	r5, r3
 8048b4c:	3b01      	subs	r3, #1
 8048b4e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8048b52:	2a39      	cmp	r2, #57	; 0x39
 8048b54:	d071      	beq.n	8048c3a <_dtoa_r+0xb9a>
 8048b56:	3201      	adds	r2, #1
 8048b58:	701a      	strb	r2, [r3, #0]
 8048b5a:	e746      	b.n	80489ea <_dtoa_r+0x94a>
 8048b5c:	2a00      	cmp	r2, #0
 8048b5e:	dd07      	ble.n	8048b70 <_dtoa_r+0xad0>
 8048b60:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8048b64:	d0ed      	beq.n	8048b42 <_dtoa_r+0xaa2>
 8048b66:	f10a 0301 	add.w	r3, sl, #1
 8048b6a:	f88b 3000 	strb.w	r3, [fp]
 8048b6e:	e73c      	b.n	80489ea <_dtoa_r+0x94a>
 8048b70:	9b05      	ldr	r3, [sp, #20]
 8048b72:	f809 ac01 	strb.w	sl, [r9, #-1]
 8048b76:	4599      	cmp	r9, r3
 8048b78:	d047      	beq.n	8048c0a <_dtoa_r+0xb6a>
 8048b7a:	ee18 1a10 	vmov	r1, s16
 8048b7e:	2300      	movs	r3, #0
 8048b80:	220a      	movs	r2, #10
 8048b82:	4620      	mov	r0, r4
 8048b84:	f000 fa2e 	bl	8048fe4 <__multadd>
 8048b88:	45b8      	cmp	r8, r7
 8048b8a:	ee08 0a10 	vmov	s16, r0
 8048b8e:	f04f 0300 	mov.w	r3, #0
 8048b92:	f04f 020a 	mov.w	r2, #10
 8048b96:	4641      	mov	r1, r8
 8048b98:	4620      	mov	r0, r4
 8048b9a:	d106      	bne.n	8048baa <_dtoa_r+0xb0a>
 8048b9c:	f000 fa22 	bl	8048fe4 <__multadd>
 8048ba0:	4680      	mov	r8, r0
 8048ba2:	4607      	mov	r7, r0
 8048ba4:	f109 0901 	add.w	r9, r9, #1
 8048ba8:	e772      	b.n	8048a90 <_dtoa_r+0x9f0>
 8048baa:	f000 fa1b 	bl	8048fe4 <__multadd>
 8048bae:	4639      	mov	r1, r7
 8048bb0:	4680      	mov	r8, r0
 8048bb2:	2300      	movs	r3, #0
 8048bb4:	220a      	movs	r2, #10
 8048bb6:	4620      	mov	r0, r4
 8048bb8:	f000 fa14 	bl	8048fe4 <__multadd>
 8048bbc:	4607      	mov	r7, r0
 8048bbe:	e7f1      	b.n	8048ba4 <_dtoa_r+0xb04>
 8048bc0:	9b03      	ldr	r3, [sp, #12]
 8048bc2:	9302      	str	r3, [sp, #8]
 8048bc4:	9d01      	ldr	r5, [sp, #4]
 8048bc6:	ee18 0a10 	vmov	r0, s16
 8048bca:	4631      	mov	r1, r6
 8048bcc:	f7ff f9dc 	bl	8047f88 <quorem>
 8048bd0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8048bd4:	9b01      	ldr	r3, [sp, #4]
 8048bd6:	f805 ab01 	strb.w	sl, [r5], #1
 8048bda:	1aea      	subs	r2, r5, r3
 8048bdc:	9b02      	ldr	r3, [sp, #8]
 8048bde:	4293      	cmp	r3, r2
 8048be0:	dd09      	ble.n	8048bf6 <_dtoa_r+0xb56>
 8048be2:	ee18 1a10 	vmov	r1, s16
 8048be6:	2300      	movs	r3, #0
 8048be8:	220a      	movs	r2, #10
 8048bea:	4620      	mov	r0, r4
 8048bec:	f000 f9fa 	bl	8048fe4 <__multadd>
 8048bf0:	ee08 0a10 	vmov	s16, r0
 8048bf4:	e7e7      	b.n	8048bc6 <_dtoa_r+0xb26>
 8048bf6:	9b02      	ldr	r3, [sp, #8]
 8048bf8:	2b00      	cmp	r3, #0
 8048bfa:	bfc8      	it	gt
 8048bfc:	461d      	movgt	r5, r3
 8048bfe:	9b01      	ldr	r3, [sp, #4]
 8048c00:	bfd8      	it	le
 8048c02:	2501      	movle	r5, #1
 8048c04:	441d      	add	r5, r3
 8048c06:	f04f 0800 	mov.w	r8, #0
 8048c0a:	ee18 1a10 	vmov	r1, s16
 8048c0e:	2201      	movs	r2, #1
 8048c10:	4620      	mov	r0, r4
 8048c12:	f000 fb97 	bl	8049344 <__lshift>
 8048c16:	4631      	mov	r1, r6
 8048c18:	ee08 0a10 	vmov	s16, r0
 8048c1c:	f000 fc02 	bl	8049424 <__mcmp>
 8048c20:	2800      	cmp	r0, #0
 8048c22:	dc91      	bgt.n	8048b48 <_dtoa_r+0xaa8>
 8048c24:	d102      	bne.n	8048c2c <_dtoa_r+0xb8c>
 8048c26:	f01a 0f01 	tst.w	sl, #1
 8048c2a:	d18d      	bne.n	8048b48 <_dtoa_r+0xaa8>
 8048c2c:	462b      	mov	r3, r5
 8048c2e:	461d      	mov	r5, r3
 8048c30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8048c34:	2a30      	cmp	r2, #48	; 0x30
 8048c36:	d0fa      	beq.n	8048c2e <_dtoa_r+0xb8e>
 8048c38:	e6d7      	b.n	80489ea <_dtoa_r+0x94a>
 8048c3a:	9a01      	ldr	r2, [sp, #4]
 8048c3c:	429a      	cmp	r2, r3
 8048c3e:	d184      	bne.n	8048b4a <_dtoa_r+0xaaa>
 8048c40:	9b00      	ldr	r3, [sp, #0]
 8048c42:	3301      	adds	r3, #1
 8048c44:	9300      	str	r3, [sp, #0]
 8048c46:	2331      	movs	r3, #49	; 0x31
 8048c48:	7013      	strb	r3, [r2, #0]
 8048c4a:	e6ce      	b.n	80489ea <_dtoa_r+0x94a>
 8048c4c:	4b09      	ldr	r3, [pc, #36]	; (8048c74 <_dtoa_r+0xbd4>)
 8048c4e:	f7ff ba95 	b.w	804817c <_dtoa_r+0xdc>
 8048c52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8048c54:	2b00      	cmp	r3, #0
 8048c56:	f47f aa6e 	bne.w	8048136 <_dtoa_r+0x96>
 8048c5a:	4b07      	ldr	r3, [pc, #28]	; (8048c78 <_dtoa_r+0xbd8>)
 8048c5c:	f7ff ba8e 	b.w	804817c <_dtoa_r+0xdc>
 8048c60:	9b02      	ldr	r3, [sp, #8]
 8048c62:	2b00      	cmp	r3, #0
 8048c64:	dcae      	bgt.n	8048bc4 <_dtoa_r+0xb24>
 8048c66:	9b06      	ldr	r3, [sp, #24]
 8048c68:	2b02      	cmp	r3, #2
 8048c6a:	f73f aea8 	bgt.w	80489be <_dtoa_r+0x91e>
 8048c6e:	e7a9      	b.n	8048bc4 <_dtoa_r+0xb24>
 8048c70:	0804a117 	.word	0x0804a117
 8048c74:	0804a074 	.word	0x0804a074
 8048c78:	0804a098 	.word	0x0804a098

08048c7c <__sflush_r>:
 8048c7c:	898a      	ldrh	r2, [r1, #12]
 8048c7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8048c82:	4605      	mov	r5, r0
 8048c84:	0710      	lsls	r0, r2, #28
 8048c86:	460c      	mov	r4, r1
 8048c88:	d458      	bmi.n	8048d3c <__sflush_r+0xc0>
 8048c8a:	684b      	ldr	r3, [r1, #4]
 8048c8c:	2b00      	cmp	r3, #0
 8048c8e:	dc05      	bgt.n	8048c9c <__sflush_r+0x20>
 8048c90:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8048c92:	2b00      	cmp	r3, #0
 8048c94:	dc02      	bgt.n	8048c9c <__sflush_r+0x20>
 8048c96:	2000      	movs	r0, #0
 8048c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8048c9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8048c9e:	2e00      	cmp	r6, #0
 8048ca0:	d0f9      	beq.n	8048c96 <__sflush_r+0x1a>
 8048ca2:	2300      	movs	r3, #0
 8048ca4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8048ca8:	682f      	ldr	r7, [r5, #0]
 8048caa:	602b      	str	r3, [r5, #0]
 8048cac:	d032      	beq.n	8048d14 <__sflush_r+0x98>
 8048cae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8048cb0:	89a3      	ldrh	r3, [r4, #12]
 8048cb2:	075a      	lsls	r2, r3, #29
 8048cb4:	d505      	bpl.n	8048cc2 <__sflush_r+0x46>
 8048cb6:	6863      	ldr	r3, [r4, #4]
 8048cb8:	1ac0      	subs	r0, r0, r3
 8048cba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8048cbc:	b10b      	cbz	r3, 8048cc2 <__sflush_r+0x46>
 8048cbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8048cc0:	1ac0      	subs	r0, r0, r3
 8048cc2:	2300      	movs	r3, #0
 8048cc4:	4602      	mov	r2, r0
 8048cc6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8048cc8:	6a21      	ldr	r1, [r4, #32]
 8048cca:	4628      	mov	r0, r5
 8048ccc:	47b0      	blx	r6
 8048cce:	1c43      	adds	r3, r0, #1
 8048cd0:	89a3      	ldrh	r3, [r4, #12]
 8048cd2:	d106      	bne.n	8048ce2 <__sflush_r+0x66>
 8048cd4:	6829      	ldr	r1, [r5, #0]
 8048cd6:	291d      	cmp	r1, #29
 8048cd8:	d82c      	bhi.n	8048d34 <__sflush_r+0xb8>
 8048cda:	4a2a      	ldr	r2, [pc, #168]	; (8048d84 <__sflush_r+0x108>)
 8048cdc:	40ca      	lsrs	r2, r1
 8048cde:	07d6      	lsls	r6, r2, #31
 8048ce0:	d528      	bpl.n	8048d34 <__sflush_r+0xb8>
 8048ce2:	2200      	movs	r2, #0
 8048ce4:	6062      	str	r2, [r4, #4]
 8048ce6:	04d9      	lsls	r1, r3, #19
 8048ce8:	6922      	ldr	r2, [r4, #16]
 8048cea:	6022      	str	r2, [r4, #0]
 8048cec:	d504      	bpl.n	8048cf8 <__sflush_r+0x7c>
 8048cee:	1c42      	adds	r2, r0, #1
 8048cf0:	d101      	bne.n	8048cf6 <__sflush_r+0x7a>
 8048cf2:	682b      	ldr	r3, [r5, #0]
 8048cf4:	b903      	cbnz	r3, 8048cf8 <__sflush_r+0x7c>
 8048cf6:	6560      	str	r0, [r4, #84]	; 0x54
 8048cf8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8048cfa:	602f      	str	r7, [r5, #0]
 8048cfc:	2900      	cmp	r1, #0
 8048cfe:	d0ca      	beq.n	8048c96 <__sflush_r+0x1a>
 8048d00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8048d04:	4299      	cmp	r1, r3
 8048d06:	d002      	beq.n	8048d0e <__sflush_r+0x92>
 8048d08:	4628      	mov	r0, r5
 8048d0a:	f000 fca3 	bl	8049654 <_free_r>
 8048d0e:	2000      	movs	r0, #0
 8048d10:	6360      	str	r0, [r4, #52]	; 0x34
 8048d12:	e7c1      	b.n	8048c98 <__sflush_r+0x1c>
 8048d14:	6a21      	ldr	r1, [r4, #32]
 8048d16:	2301      	movs	r3, #1
 8048d18:	4628      	mov	r0, r5
 8048d1a:	47b0      	blx	r6
 8048d1c:	1c41      	adds	r1, r0, #1
 8048d1e:	d1c7      	bne.n	8048cb0 <__sflush_r+0x34>
 8048d20:	682b      	ldr	r3, [r5, #0]
 8048d22:	2b00      	cmp	r3, #0
 8048d24:	d0c4      	beq.n	8048cb0 <__sflush_r+0x34>
 8048d26:	2b1d      	cmp	r3, #29
 8048d28:	d001      	beq.n	8048d2e <__sflush_r+0xb2>
 8048d2a:	2b16      	cmp	r3, #22
 8048d2c:	d101      	bne.n	8048d32 <__sflush_r+0xb6>
 8048d2e:	602f      	str	r7, [r5, #0]
 8048d30:	e7b1      	b.n	8048c96 <__sflush_r+0x1a>
 8048d32:	89a3      	ldrh	r3, [r4, #12]
 8048d34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8048d38:	81a3      	strh	r3, [r4, #12]
 8048d3a:	e7ad      	b.n	8048c98 <__sflush_r+0x1c>
 8048d3c:	690f      	ldr	r7, [r1, #16]
 8048d3e:	2f00      	cmp	r7, #0
 8048d40:	d0a9      	beq.n	8048c96 <__sflush_r+0x1a>
 8048d42:	0793      	lsls	r3, r2, #30
 8048d44:	680e      	ldr	r6, [r1, #0]
 8048d46:	bf08      	it	eq
 8048d48:	694b      	ldreq	r3, [r1, #20]
 8048d4a:	600f      	str	r7, [r1, #0]
 8048d4c:	bf18      	it	ne
 8048d4e:	2300      	movne	r3, #0
 8048d50:	eba6 0807 	sub.w	r8, r6, r7
 8048d54:	608b      	str	r3, [r1, #8]
 8048d56:	f1b8 0f00 	cmp.w	r8, #0
 8048d5a:	dd9c      	ble.n	8048c96 <__sflush_r+0x1a>
 8048d5c:	6a21      	ldr	r1, [r4, #32]
 8048d5e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8048d60:	4643      	mov	r3, r8
 8048d62:	463a      	mov	r2, r7
 8048d64:	4628      	mov	r0, r5
 8048d66:	47b0      	blx	r6
 8048d68:	2800      	cmp	r0, #0
 8048d6a:	dc06      	bgt.n	8048d7a <__sflush_r+0xfe>
 8048d6c:	89a3      	ldrh	r3, [r4, #12]
 8048d6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8048d72:	81a3      	strh	r3, [r4, #12]
 8048d74:	f04f 30ff 	mov.w	r0, #4294967295
 8048d78:	e78e      	b.n	8048c98 <__sflush_r+0x1c>
 8048d7a:	4407      	add	r7, r0
 8048d7c:	eba8 0800 	sub.w	r8, r8, r0
 8048d80:	e7e9      	b.n	8048d56 <__sflush_r+0xda>
 8048d82:	bf00      	nop
 8048d84:	20400001 	.word	0x20400001

08048d88 <_fflush_r>:
 8048d88:	b538      	push	{r3, r4, r5, lr}
 8048d8a:	690b      	ldr	r3, [r1, #16]
 8048d8c:	4605      	mov	r5, r0
 8048d8e:	460c      	mov	r4, r1
 8048d90:	b913      	cbnz	r3, 8048d98 <_fflush_r+0x10>
 8048d92:	2500      	movs	r5, #0
 8048d94:	4628      	mov	r0, r5
 8048d96:	bd38      	pop	{r3, r4, r5, pc}
 8048d98:	b118      	cbz	r0, 8048da2 <_fflush_r+0x1a>
 8048d9a:	6983      	ldr	r3, [r0, #24]
 8048d9c:	b90b      	cbnz	r3, 8048da2 <_fflush_r+0x1a>
 8048d9e:	f7fe f8e3 	bl	8046f68 <__sinit>
 8048da2:	4b14      	ldr	r3, [pc, #80]	; (8048df4 <_fflush_r+0x6c>)
 8048da4:	429c      	cmp	r4, r3
 8048da6:	d11b      	bne.n	8048de0 <_fflush_r+0x58>
 8048da8:	686c      	ldr	r4, [r5, #4]
 8048daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8048dae:	2b00      	cmp	r3, #0
 8048db0:	d0ef      	beq.n	8048d92 <_fflush_r+0xa>
 8048db2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8048db4:	07d0      	lsls	r0, r2, #31
 8048db6:	d404      	bmi.n	8048dc2 <_fflush_r+0x3a>
 8048db8:	0599      	lsls	r1, r3, #22
 8048dba:	d402      	bmi.n	8048dc2 <_fflush_r+0x3a>
 8048dbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8048dbe:	f7fe f996 	bl	80470ee <__retarget_lock_acquire_recursive>
 8048dc2:	4628      	mov	r0, r5
 8048dc4:	4621      	mov	r1, r4
 8048dc6:	f7ff ff59 	bl	8048c7c <__sflush_r>
 8048dca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8048dcc:	07da      	lsls	r2, r3, #31
 8048dce:	4605      	mov	r5, r0
 8048dd0:	d4e0      	bmi.n	8048d94 <_fflush_r+0xc>
 8048dd2:	89a3      	ldrh	r3, [r4, #12]
 8048dd4:	059b      	lsls	r3, r3, #22
 8048dd6:	d4dd      	bmi.n	8048d94 <_fflush_r+0xc>
 8048dd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8048dda:	f7fe f989 	bl	80470f0 <__retarget_lock_release_recursive>
 8048dde:	e7d9      	b.n	8048d94 <_fflush_r+0xc>
 8048de0:	4b05      	ldr	r3, [pc, #20]	; (8048df8 <_fflush_r+0x70>)
 8048de2:	429c      	cmp	r4, r3
 8048de4:	d101      	bne.n	8048dea <_fflush_r+0x62>
 8048de6:	68ac      	ldr	r4, [r5, #8]
 8048de8:	e7df      	b.n	8048daa <_fflush_r+0x22>
 8048dea:	4b04      	ldr	r3, [pc, #16]	; (8048dfc <_fflush_r+0x74>)
 8048dec:	429c      	cmp	r4, r3
 8048dee:	bf08      	it	eq
 8048df0:	68ec      	ldreq	r4, [r5, #12]
 8048df2:	e7da      	b.n	8048daa <_fflush_r+0x22>
 8048df4:	0804a020 	.word	0x0804a020
 8048df8:	0804a040 	.word	0x0804a040
 8048dfc:	0804a000 	.word	0x0804a000

08048e00 <_localeconv_r>:
 8048e00:	4800      	ldr	r0, [pc, #0]	; (8048e04 <_localeconv_r+0x4>)
 8048e02:	4770      	bx	lr
 8048e04:	20000164 	.word	0x20000164

08048e08 <_lseek_r>:
 8048e08:	b538      	push	{r3, r4, r5, lr}
 8048e0a:	4d07      	ldr	r5, [pc, #28]	; (8048e28 <_lseek_r+0x20>)
 8048e0c:	4604      	mov	r4, r0
 8048e0e:	4608      	mov	r0, r1
 8048e10:	4611      	mov	r1, r2
 8048e12:	2200      	movs	r2, #0
 8048e14:	602a      	str	r2, [r5, #0]
 8048e16:	461a      	mov	r2, r3
 8048e18:	f7f9 fc84 	bl	8042724 <_lseek>
 8048e1c:	1c43      	adds	r3, r0, #1
 8048e1e:	d102      	bne.n	8048e26 <_lseek_r+0x1e>
 8048e20:	682b      	ldr	r3, [r5, #0]
 8048e22:	b103      	cbz	r3, 8048e26 <_lseek_r+0x1e>
 8048e24:	6023      	str	r3, [r4, #0]
 8048e26:	bd38      	pop	{r3, r4, r5, pc}
 8048e28:	200055e4 	.word	0x200055e4

08048e2c <__swhatbuf_r>:
 8048e2c:	b570      	push	{r4, r5, r6, lr}
 8048e2e:	460e      	mov	r6, r1
 8048e30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8048e34:	2900      	cmp	r1, #0
 8048e36:	b096      	sub	sp, #88	; 0x58
 8048e38:	4614      	mov	r4, r2
 8048e3a:	461d      	mov	r5, r3
 8048e3c:	da08      	bge.n	8048e50 <__swhatbuf_r+0x24>
 8048e3e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8048e42:	2200      	movs	r2, #0
 8048e44:	602a      	str	r2, [r5, #0]
 8048e46:	061a      	lsls	r2, r3, #24
 8048e48:	d410      	bmi.n	8048e6c <__swhatbuf_r+0x40>
 8048e4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8048e4e:	e00e      	b.n	8048e6e <__swhatbuf_r+0x42>
 8048e50:	466a      	mov	r2, sp
 8048e52:	f000 fde9 	bl	8049a28 <_fstat_r>
 8048e56:	2800      	cmp	r0, #0
 8048e58:	dbf1      	blt.n	8048e3e <__swhatbuf_r+0x12>
 8048e5a:	9a01      	ldr	r2, [sp, #4]
 8048e5c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8048e60:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8048e64:	425a      	negs	r2, r3
 8048e66:	415a      	adcs	r2, r3
 8048e68:	602a      	str	r2, [r5, #0]
 8048e6a:	e7ee      	b.n	8048e4a <__swhatbuf_r+0x1e>
 8048e6c:	2340      	movs	r3, #64	; 0x40
 8048e6e:	2000      	movs	r0, #0
 8048e70:	6023      	str	r3, [r4, #0]
 8048e72:	b016      	add	sp, #88	; 0x58
 8048e74:	bd70      	pop	{r4, r5, r6, pc}
	...

08048e78 <__smakebuf_r>:
 8048e78:	898b      	ldrh	r3, [r1, #12]
 8048e7a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8048e7c:	079d      	lsls	r5, r3, #30
 8048e7e:	4606      	mov	r6, r0
 8048e80:	460c      	mov	r4, r1
 8048e82:	d507      	bpl.n	8048e94 <__smakebuf_r+0x1c>
 8048e84:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8048e88:	6023      	str	r3, [r4, #0]
 8048e8a:	6123      	str	r3, [r4, #16]
 8048e8c:	2301      	movs	r3, #1
 8048e8e:	6163      	str	r3, [r4, #20]
 8048e90:	b002      	add	sp, #8
 8048e92:	bd70      	pop	{r4, r5, r6, pc}
 8048e94:	ab01      	add	r3, sp, #4
 8048e96:	466a      	mov	r2, sp
 8048e98:	f7ff ffc8 	bl	8048e2c <__swhatbuf_r>
 8048e9c:	9900      	ldr	r1, [sp, #0]
 8048e9e:	4605      	mov	r5, r0
 8048ea0:	4630      	mov	r0, r6
 8048ea2:	f7fe f95d 	bl	8047160 <_malloc_r>
 8048ea6:	b948      	cbnz	r0, 8048ebc <__smakebuf_r+0x44>
 8048ea8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8048eac:	059a      	lsls	r2, r3, #22
 8048eae:	d4ef      	bmi.n	8048e90 <__smakebuf_r+0x18>
 8048eb0:	f023 0303 	bic.w	r3, r3, #3
 8048eb4:	f043 0302 	orr.w	r3, r3, #2
 8048eb8:	81a3      	strh	r3, [r4, #12]
 8048eba:	e7e3      	b.n	8048e84 <__smakebuf_r+0xc>
 8048ebc:	4b0d      	ldr	r3, [pc, #52]	; (8048ef4 <__smakebuf_r+0x7c>)
 8048ebe:	62b3      	str	r3, [r6, #40]	; 0x28
 8048ec0:	89a3      	ldrh	r3, [r4, #12]
 8048ec2:	6020      	str	r0, [r4, #0]
 8048ec4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8048ec8:	81a3      	strh	r3, [r4, #12]
 8048eca:	9b00      	ldr	r3, [sp, #0]
 8048ecc:	6163      	str	r3, [r4, #20]
 8048ece:	9b01      	ldr	r3, [sp, #4]
 8048ed0:	6120      	str	r0, [r4, #16]
 8048ed2:	b15b      	cbz	r3, 8048eec <__smakebuf_r+0x74>
 8048ed4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8048ed8:	4630      	mov	r0, r6
 8048eda:	f000 fdb7 	bl	8049a4c <_isatty_r>
 8048ede:	b128      	cbz	r0, 8048eec <__smakebuf_r+0x74>
 8048ee0:	89a3      	ldrh	r3, [r4, #12]
 8048ee2:	f023 0303 	bic.w	r3, r3, #3
 8048ee6:	f043 0301 	orr.w	r3, r3, #1
 8048eea:	81a3      	strh	r3, [r4, #12]
 8048eec:	89a0      	ldrh	r0, [r4, #12]
 8048eee:	4305      	orrs	r5, r0
 8048ef0:	81a5      	strh	r5, [r4, #12]
 8048ef2:	e7cd      	b.n	8048e90 <__smakebuf_r+0x18>
 8048ef4:	08046f01 	.word	0x08046f01

08048ef8 <malloc>:
 8048ef8:	4b02      	ldr	r3, [pc, #8]	; (8048f04 <malloc+0xc>)
 8048efa:	4601      	mov	r1, r0
 8048efc:	6818      	ldr	r0, [r3, #0]
 8048efe:	f7fe b92f 	b.w	8047160 <_malloc_r>
 8048f02:	bf00      	nop
 8048f04:	20000010 	.word	0x20000010

08048f08 <__malloc_lock>:
 8048f08:	4801      	ldr	r0, [pc, #4]	; (8048f10 <__malloc_lock+0x8>)
 8048f0a:	f7fe b8f0 	b.w	80470ee <__retarget_lock_acquire_recursive>
 8048f0e:	bf00      	nop
 8048f10:	200055d8 	.word	0x200055d8

08048f14 <__malloc_unlock>:
 8048f14:	4801      	ldr	r0, [pc, #4]	; (8048f1c <__malloc_unlock+0x8>)
 8048f16:	f7fe b8eb 	b.w	80470f0 <__retarget_lock_release_recursive>
 8048f1a:	bf00      	nop
 8048f1c:	200055d8 	.word	0x200055d8

08048f20 <_Balloc>:
 8048f20:	b570      	push	{r4, r5, r6, lr}
 8048f22:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8048f24:	4604      	mov	r4, r0
 8048f26:	460d      	mov	r5, r1
 8048f28:	b976      	cbnz	r6, 8048f48 <_Balloc+0x28>
 8048f2a:	2010      	movs	r0, #16
 8048f2c:	f7ff ffe4 	bl	8048ef8 <malloc>
 8048f30:	4602      	mov	r2, r0
 8048f32:	6260      	str	r0, [r4, #36]	; 0x24
 8048f34:	b920      	cbnz	r0, 8048f40 <_Balloc+0x20>
 8048f36:	4b18      	ldr	r3, [pc, #96]	; (8048f98 <_Balloc+0x78>)
 8048f38:	4818      	ldr	r0, [pc, #96]	; (8048f9c <_Balloc+0x7c>)
 8048f3a:	2166      	movs	r1, #102	; 0x66
 8048f3c:	f000 fd44 	bl	80499c8 <__assert_func>
 8048f40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8048f44:	6006      	str	r6, [r0, #0]
 8048f46:	60c6      	str	r6, [r0, #12]
 8048f48:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8048f4a:	68f3      	ldr	r3, [r6, #12]
 8048f4c:	b183      	cbz	r3, 8048f70 <_Balloc+0x50>
 8048f4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8048f50:	68db      	ldr	r3, [r3, #12]
 8048f52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8048f56:	b9b8      	cbnz	r0, 8048f88 <_Balloc+0x68>
 8048f58:	2101      	movs	r1, #1
 8048f5a:	fa01 f605 	lsl.w	r6, r1, r5
 8048f5e:	1d72      	adds	r2, r6, #5
 8048f60:	0092      	lsls	r2, r2, #2
 8048f62:	4620      	mov	r0, r4
 8048f64:	f000 fb60 	bl	8049628 <_calloc_r>
 8048f68:	b160      	cbz	r0, 8048f84 <_Balloc+0x64>
 8048f6a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8048f6e:	e00e      	b.n	8048f8e <_Balloc+0x6e>
 8048f70:	2221      	movs	r2, #33	; 0x21
 8048f72:	2104      	movs	r1, #4
 8048f74:	4620      	mov	r0, r4
 8048f76:	f000 fb57 	bl	8049628 <_calloc_r>
 8048f7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8048f7c:	60f0      	str	r0, [r6, #12]
 8048f7e:	68db      	ldr	r3, [r3, #12]
 8048f80:	2b00      	cmp	r3, #0
 8048f82:	d1e4      	bne.n	8048f4e <_Balloc+0x2e>
 8048f84:	2000      	movs	r0, #0
 8048f86:	bd70      	pop	{r4, r5, r6, pc}
 8048f88:	6802      	ldr	r2, [r0, #0]
 8048f8a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8048f8e:	2300      	movs	r3, #0
 8048f90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8048f94:	e7f7      	b.n	8048f86 <_Balloc+0x66>
 8048f96:	bf00      	nop
 8048f98:	0804a0a5 	.word	0x0804a0a5
 8048f9c:	0804a128 	.word	0x0804a128

08048fa0 <_Bfree>:
 8048fa0:	b570      	push	{r4, r5, r6, lr}
 8048fa2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8048fa4:	4605      	mov	r5, r0
 8048fa6:	460c      	mov	r4, r1
 8048fa8:	b976      	cbnz	r6, 8048fc8 <_Bfree+0x28>
 8048faa:	2010      	movs	r0, #16
 8048fac:	f7ff ffa4 	bl	8048ef8 <malloc>
 8048fb0:	4602      	mov	r2, r0
 8048fb2:	6268      	str	r0, [r5, #36]	; 0x24
 8048fb4:	b920      	cbnz	r0, 8048fc0 <_Bfree+0x20>
 8048fb6:	4b09      	ldr	r3, [pc, #36]	; (8048fdc <_Bfree+0x3c>)
 8048fb8:	4809      	ldr	r0, [pc, #36]	; (8048fe0 <_Bfree+0x40>)
 8048fba:	218a      	movs	r1, #138	; 0x8a
 8048fbc:	f000 fd04 	bl	80499c8 <__assert_func>
 8048fc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8048fc4:	6006      	str	r6, [r0, #0]
 8048fc6:	60c6      	str	r6, [r0, #12]
 8048fc8:	b13c      	cbz	r4, 8048fda <_Bfree+0x3a>
 8048fca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8048fcc:	6862      	ldr	r2, [r4, #4]
 8048fce:	68db      	ldr	r3, [r3, #12]
 8048fd0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8048fd4:	6021      	str	r1, [r4, #0]
 8048fd6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8048fda:	bd70      	pop	{r4, r5, r6, pc}
 8048fdc:	0804a0a5 	.word	0x0804a0a5
 8048fe0:	0804a128 	.word	0x0804a128

08048fe4 <__multadd>:
 8048fe4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8048fe8:	690d      	ldr	r5, [r1, #16]
 8048fea:	4607      	mov	r7, r0
 8048fec:	460c      	mov	r4, r1
 8048fee:	461e      	mov	r6, r3
 8048ff0:	f101 0c14 	add.w	ip, r1, #20
 8048ff4:	2000      	movs	r0, #0
 8048ff6:	f8dc 3000 	ldr.w	r3, [ip]
 8048ffa:	b299      	uxth	r1, r3
 8048ffc:	fb02 6101 	mla	r1, r2, r1, r6
 8049000:	0c1e      	lsrs	r6, r3, #16
 8049002:	0c0b      	lsrs	r3, r1, #16
 8049004:	fb02 3306 	mla	r3, r2, r6, r3
 8049008:	b289      	uxth	r1, r1
 804900a:	3001      	adds	r0, #1
 804900c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8049010:	4285      	cmp	r5, r0
 8049012:	f84c 1b04 	str.w	r1, [ip], #4
 8049016:	ea4f 4613 	mov.w	r6, r3, lsr #16
 804901a:	dcec      	bgt.n	8048ff6 <__multadd+0x12>
 804901c:	b30e      	cbz	r6, 8049062 <__multadd+0x7e>
 804901e:	68a3      	ldr	r3, [r4, #8]
 8049020:	42ab      	cmp	r3, r5
 8049022:	dc19      	bgt.n	8049058 <__multadd+0x74>
 8049024:	6861      	ldr	r1, [r4, #4]
 8049026:	4638      	mov	r0, r7
 8049028:	3101      	adds	r1, #1
 804902a:	f7ff ff79 	bl	8048f20 <_Balloc>
 804902e:	4680      	mov	r8, r0
 8049030:	b928      	cbnz	r0, 804903e <__multadd+0x5a>
 8049032:	4602      	mov	r2, r0
 8049034:	4b0c      	ldr	r3, [pc, #48]	; (8049068 <__multadd+0x84>)
 8049036:	480d      	ldr	r0, [pc, #52]	; (804906c <__multadd+0x88>)
 8049038:	21b5      	movs	r1, #181	; 0xb5
 804903a:	f000 fcc5 	bl	80499c8 <__assert_func>
 804903e:	6922      	ldr	r2, [r4, #16]
 8049040:	3202      	adds	r2, #2
 8049042:	f104 010c 	add.w	r1, r4, #12
 8049046:	0092      	lsls	r2, r2, #2
 8049048:	300c      	adds	r0, #12
 804904a:	f7fe f852 	bl	80470f2 <memcpy>
 804904e:	4621      	mov	r1, r4
 8049050:	4638      	mov	r0, r7
 8049052:	f7ff ffa5 	bl	8048fa0 <_Bfree>
 8049056:	4644      	mov	r4, r8
 8049058:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 804905c:	3501      	adds	r5, #1
 804905e:	615e      	str	r6, [r3, #20]
 8049060:	6125      	str	r5, [r4, #16]
 8049062:	4620      	mov	r0, r4
 8049064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8049068:	0804a117 	.word	0x0804a117
 804906c:	0804a128 	.word	0x0804a128

08049070 <__hi0bits>:
 8049070:	0c03      	lsrs	r3, r0, #16
 8049072:	041b      	lsls	r3, r3, #16
 8049074:	b9d3      	cbnz	r3, 80490ac <__hi0bits+0x3c>
 8049076:	0400      	lsls	r0, r0, #16
 8049078:	2310      	movs	r3, #16
 804907a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 804907e:	bf04      	itt	eq
 8049080:	0200      	lsleq	r0, r0, #8
 8049082:	3308      	addeq	r3, #8
 8049084:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8049088:	bf04      	itt	eq
 804908a:	0100      	lsleq	r0, r0, #4
 804908c:	3304      	addeq	r3, #4
 804908e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8049092:	bf04      	itt	eq
 8049094:	0080      	lsleq	r0, r0, #2
 8049096:	3302      	addeq	r3, #2
 8049098:	2800      	cmp	r0, #0
 804909a:	db05      	blt.n	80490a8 <__hi0bits+0x38>
 804909c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80490a0:	f103 0301 	add.w	r3, r3, #1
 80490a4:	bf08      	it	eq
 80490a6:	2320      	moveq	r3, #32
 80490a8:	4618      	mov	r0, r3
 80490aa:	4770      	bx	lr
 80490ac:	2300      	movs	r3, #0
 80490ae:	e7e4      	b.n	804907a <__hi0bits+0xa>

080490b0 <__lo0bits>:
 80490b0:	6803      	ldr	r3, [r0, #0]
 80490b2:	f013 0207 	ands.w	r2, r3, #7
 80490b6:	4601      	mov	r1, r0
 80490b8:	d00b      	beq.n	80490d2 <__lo0bits+0x22>
 80490ba:	07da      	lsls	r2, r3, #31
 80490bc:	d423      	bmi.n	8049106 <__lo0bits+0x56>
 80490be:	0798      	lsls	r0, r3, #30
 80490c0:	bf49      	itett	mi
 80490c2:	085b      	lsrmi	r3, r3, #1
 80490c4:	089b      	lsrpl	r3, r3, #2
 80490c6:	2001      	movmi	r0, #1
 80490c8:	600b      	strmi	r3, [r1, #0]
 80490ca:	bf5c      	itt	pl
 80490cc:	600b      	strpl	r3, [r1, #0]
 80490ce:	2002      	movpl	r0, #2
 80490d0:	4770      	bx	lr
 80490d2:	b298      	uxth	r0, r3
 80490d4:	b9a8      	cbnz	r0, 8049102 <__lo0bits+0x52>
 80490d6:	0c1b      	lsrs	r3, r3, #16
 80490d8:	2010      	movs	r0, #16
 80490da:	b2da      	uxtb	r2, r3
 80490dc:	b90a      	cbnz	r2, 80490e2 <__lo0bits+0x32>
 80490de:	3008      	adds	r0, #8
 80490e0:	0a1b      	lsrs	r3, r3, #8
 80490e2:	071a      	lsls	r2, r3, #28
 80490e4:	bf04      	itt	eq
 80490e6:	091b      	lsreq	r3, r3, #4
 80490e8:	3004      	addeq	r0, #4
 80490ea:	079a      	lsls	r2, r3, #30
 80490ec:	bf04      	itt	eq
 80490ee:	089b      	lsreq	r3, r3, #2
 80490f0:	3002      	addeq	r0, #2
 80490f2:	07da      	lsls	r2, r3, #31
 80490f4:	d403      	bmi.n	80490fe <__lo0bits+0x4e>
 80490f6:	085b      	lsrs	r3, r3, #1
 80490f8:	f100 0001 	add.w	r0, r0, #1
 80490fc:	d005      	beq.n	804910a <__lo0bits+0x5a>
 80490fe:	600b      	str	r3, [r1, #0]
 8049100:	4770      	bx	lr
 8049102:	4610      	mov	r0, r2
 8049104:	e7e9      	b.n	80490da <__lo0bits+0x2a>
 8049106:	2000      	movs	r0, #0
 8049108:	4770      	bx	lr
 804910a:	2020      	movs	r0, #32
 804910c:	4770      	bx	lr
	...

08049110 <__i2b>:
 8049110:	b510      	push	{r4, lr}
 8049112:	460c      	mov	r4, r1
 8049114:	2101      	movs	r1, #1
 8049116:	f7ff ff03 	bl	8048f20 <_Balloc>
 804911a:	4602      	mov	r2, r0
 804911c:	b928      	cbnz	r0, 804912a <__i2b+0x1a>
 804911e:	4b05      	ldr	r3, [pc, #20]	; (8049134 <__i2b+0x24>)
 8049120:	4805      	ldr	r0, [pc, #20]	; (8049138 <__i2b+0x28>)
 8049122:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8049126:	f000 fc4f 	bl	80499c8 <__assert_func>
 804912a:	2301      	movs	r3, #1
 804912c:	6144      	str	r4, [r0, #20]
 804912e:	6103      	str	r3, [r0, #16]
 8049130:	bd10      	pop	{r4, pc}
 8049132:	bf00      	nop
 8049134:	0804a117 	.word	0x0804a117
 8049138:	0804a128 	.word	0x0804a128

0804913c <__multiply>:
 804913c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8049140:	4691      	mov	r9, r2
 8049142:	690a      	ldr	r2, [r1, #16]
 8049144:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8049148:	429a      	cmp	r2, r3
 804914a:	bfb8      	it	lt
 804914c:	460b      	movlt	r3, r1
 804914e:	460c      	mov	r4, r1
 8049150:	bfbc      	itt	lt
 8049152:	464c      	movlt	r4, r9
 8049154:	4699      	movlt	r9, r3
 8049156:	6927      	ldr	r7, [r4, #16]
 8049158:	f8d9 a010 	ldr.w	sl, [r9, #16]
 804915c:	68a3      	ldr	r3, [r4, #8]
 804915e:	6861      	ldr	r1, [r4, #4]
 8049160:	eb07 060a 	add.w	r6, r7, sl
 8049164:	42b3      	cmp	r3, r6
 8049166:	b085      	sub	sp, #20
 8049168:	bfb8      	it	lt
 804916a:	3101      	addlt	r1, #1
 804916c:	f7ff fed8 	bl	8048f20 <_Balloc>
 8049170:	b930      	cbnz	r0, 8049180 <__multiply+0x44>
 8049172:	4602      	mov	r2, r0
 8049174:	4b44      	ldr	r3, [pc, #272]	; (8049288 <__multiply+0x14c>)
 8049176:	4845      	ldr	r0, [pc, #276]	; (804928c <__multiply+0x150>)
 8049178:	f240 115d 	movw	r1, #349	; 0x15d
 804917c:	f000 fc24 	bl	80499c8 <__assert_func>
 8049180:	f100 0514 	add.w	r5, r0, #20
 8049184:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8049188:	462b      	mov	r3, r5
 804918a:	2200      	movs	r2, #0
 804918c:	4543      	cmp	r3, r8
 804918e:	d321      	bcc.n	80491d4 <__multiply+0x98>
 8049190:	f104 0314 	add.w	r3, r4, #20
 8049194:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8049198:	f109 0314 	add.w	r3, r9, #20
 804919c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80491a0:	9202      	str	r2, [sp, #8]
 80491a2:	1b3a      	subs	r2, r7, r4
 80491a4:	3a15      	subs	r2, #21
 80491a6:	f022 0203 	bic.w	r2, r2, #3
 80491aa:	3204      	adds	r2, #4
 80491ac:	f104 0115 	add.w	r1, r4, #21
 80491b0:	428f      	cmp	r7, r1
 80491b2:	bf38      	it	cc
 80491b4:	2204      	movcc	r2, #4
 80491b6:	9201      	str	r2, [sp, #4]
 80491b8:	9a02      	ldr	r2, [sp, #8]
 80491ba:	9303      	str	r3, [sp, #12]
 80491bc:	429a      	cmp	r2, r3
 80491be:	d80c      	bhi.n	80491da <__multiply+0x9e>
 80491c0:	2e00      	cmp	r6, #0
 80491c2:	dd03      	ble.n	80491cc <__multiply+0x90>
 80491c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80491c8:	2b00      	cmp	r3, #0
 80491ca:	d05a      	beq.n	8049282 <__multiply+0x146>
 80491cc:	6106      	str	r6, [r0, #16]
 80491ce:	b005      	add	sp, #20
 80491d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80491d4:	f843 2b04 	str.w	r2, [r3], #4
 80491d8:	e7d8      	b.n	804918c <__multiply+0x50>
 80491da:	f8b3 a000 	ldrh.w	sl, [r3]
 80491de:	f1ba 0f00 	cmp.w	sl, #0
 80491e2:	d024      	beq.n	804922e <__multiply+0xf2>
 80491e4:	f104 0e14 	add.w	lr, r4, #20
 80491e8:	46a9      	mov	r9, r5
 80491ea:	f04f 0c00 	mov.w	ip, #0
 80491ee:	f85e 2b04 	ldr.w	r2, [lr], #4
 80491f2:	f8d9 1000 	ldr.w	r1, [r9]
 80491f6:	fa1f fb82 	uxth.w	fp, r2
 80491fa:	b289      	uxth	r1, r1
 80491fc:	fb0a 110b 	mla	r1, sl, fp, r1
 8049200:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8049204:	f8d9 2000 	ldr.w	r2, [r9]
 8049208:	4461      	add	r1, ip
 804920a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 804920e:	fb0a c20b 	mla	r2, sl, fp, ip
 8049212:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8049216:	b289      	uxth	r1, r1
 8049218:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 804921c:	4577      	cmp	r7, lr
 804921e:	f849 1b04 	str.w	r1, [r9], #4
 8049222:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8049226:	d8e2      	bhi.n	80491ee <__multiply+0xb2>
 8049228:	9a01      	ldr	r2, [sp, #4]
 804922a:	f845 c002 	str.w	ip, [r5, r2]
 804922e:	9a03      	ldr	r2, [sp, #12]
 8049230:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8049234:	3304      	adds	r3, #4
 8049236:	f1b9 0f00 	cmp.w	r9, #0
 804923a:	d020      	beq.n	804927e <__multiply+0x142>
 804923c:	6829      	ldr	r1, [r5, #0]
 804923e:	f104 0c14 	add.w	ip, r4, #20
 8049242:	46ae      	mov	lr, r5
 8049244:	f04f 0a00 	mov.w	sl, #0
 8049248:	f8bc b000 	ldrh.w	fp, [ip]
 804924c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8049250:	fb09 220b 	mla	r2, r9, fp, r2
 8049254:	4492      	add	sl, r2
 8049256:	b289      	uxth	r1, r1
 8049258:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 804925c:	f84e 1b04 	str.w	r1, [lr], #4
 8049260:	f85c 2b04 	ldr.w	r2, [ip], #4
 8049264:	f8be 1000 	ldrh.w	r1, [lr]
 8049268:	0c12      	lsrs	r2, r2, #16
 804926a:	fb09 1102 	mla	r1, r9, r2, r1
 804926e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8049272:	4567      	cmp	r7, ip
 8049274:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8049278:	d8e6      	bhi.n	8049248 <__multiply+0x10c>
 804927a:	9a01      	ldr	r2, [sp, #4]
 804927c:	50a9      	str	r1, [r5, r2]
 804927e:	3504      	adds	r5, #4
 8049280:	e79a      	b.n	80491b8 <__multiply+0x7c>
 8049282:	3e01      	subs	r6, #1
 8049284:	e79c      	b.n	80491c0 <__multiply+0x84>
 8049286:	bf00      	nop
 8049288:	0804a117 	.word	0x0804a117
 804928c:	0804a128 	.word	0x0804a128

08049290 <__pow5mult>:
 8049290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8049294:	4615      	mov	r5, r2
 8049296:	f012 0203 	ands.w	r2, r2, #3
 804929a:	4606      	mov	r6, r0
 804929c:	460f      	mov	r7, r1
 804929e:	d007      	beq.n	80492b0 <__pow5mult+0x20>
 80492a0:	4c25      	ldr	r4, [pc, #148]	; (8049338 <__pow5mult+0xa8>)
 80492a2:	3a01      	subs	r2, #1
 80492a4:	2300      	movs	r3, #0
 80492a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80492aa:	f7ff fe9b 	bl	8048fe4 <__multadd>
 80492ae:	4607      	mov	r7, r0
 80492b0:	10ad      	asrs	r5, r5, #2
 80492b2:	d03d      	beq.n	8049330 <__pow5mult+0xa0>
 80492b4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80492b6:	b97c      	cbnz	r4, 80492d8 <__pow5mult+0x48>
 80492b8:	2010      	movs	r0, #16
 80492ba:	f7ff fe1d 	bl	8048ef8 <malloc>
 80492be:	4602      	mov	r2, r0
 80492c0:	6270      	str	r0, [r6, #36]	; 0x24
 80492c2:	b928      	cbnz	r0, 80492d0 <__pow5mult+0x40>
 80492c4:	4b1d      	ldr	r3, [pc, #116]	; (804933c <__pow5mult+0xac>)
 80492c6:	481e      	ldr	r0, [pc, #120]	; (8049340 <__pow5mult+0xb0>)
 80492c8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80492cc:	f000 fb7c 	bl	80499c8 <__assert_func>
 80492d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80492d4:	6004      	str	r4, [r0, #0]
 80492d6:	60c4      	str	r4, [r0, #12]
 80492d8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80492dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80492e0:	b94c      	cbnz	r4, 80492f6 <__pow5mult+0x66>
 80492e2:	f240 2171 	movw	r1, #625	; 0x271
 80492e6:	4630      	mov	r0, r6
 80492e8:	f7ff ff12 	bl	8049110 <__i2b>
 80492ec:	2300      	movs	r3, #0
 80492ee:	f8c8 0008 	str.w	r0, [r8, #8]
 80492f2:	4604      	mov	r4, r0
 80492f4:	6003      	str	r3, [r0, #0]
 80492f6:	f04f 0900 	mov.w	r9, #0
 80492fa:	07eb      	lsls	r3, r5, #31
 80492fc:	d50a      	bpl.n	8049314 <__pow5mult+0x84>
 80492fe:	4639      	mov	r1, r7
 8049300:	4622      	mov	r2, r4
 8049302:	4630      	mov	r0, r6
 8049304:	f7ff ff1a 	bl	804913c <__multiply>
 8049308:	4639      	mov	r1, r7
 804930a:	4680      	mov	r8, r0
 804930c:	4630      	mov	r0, r6
 804930e:	f7ff fe47 	bl	8048fa0 <_Bfree>
 8049312:	4647      	mov	r7, r8
 8049314:	106d      	asrs	r5, r5, #1
 8049316:	d00b      	beq.n	8049330 <__pow5mult+0xa0>
 8049318:	6820      	ldr	r0, [r4, #0]
 804931a:	b938      	cbnz	r0, 804932c <__pow5mult+0x9c>
 804931c:	4622      	mov	r2, r4
 804931e:	4621      	mov	r1, r4
 8049320:	4630      	mov	r0, r6
 8049322:	f7ff ff0b 	bl	804913c <__multiply>
 8049326:	6020      	str	r0, [r4, #0]
 8049328:	f8c0 9000 	str.w	r9, [r0]
 804932c:	4604      	mov	r4, r0
 804932e:	e7e4      	b.n	80492fa <__pow5mult+0x6a>
 8049330:	4638      	mov	r0, r7
 8049332:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8049336:	bf00      	nop
 8049338:	0804a278 	.word	0x0804a278
 804933c:	0804a0a5 	.word	0x0804a0a5
 8049340:	0804a128 	.word	0x0804a128

08049344 <__lshift>:
 8049344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8049348:	460c      	mov	r4, r1
 804934a:	6849      	ldr	r1, [r1, #4]
 804934c:	6923      	ldr	r3, [r4, #16]
 804934e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8049352:	68a3      	ldr	r3, [r4, #8]
 8049354:	4607      	mov	r7, r0
 8049356:	4691      	mov	r9, r2
 8049358:	ea4f 1a62 	mov.w	sl, r2, asr #5
 804935c:	f108 0601 	add.w	r6, r8, #1
 8049360:	42b3      	cmp	r3, r6
 8049362:	db0b      	blt.n	804937c <__lshift+0x38>
 8049364:	4638      	mov	r0, r7
 8049366:	f7ff fddb 	bl	8048f20 <_Balloc>
 804936a:	4605      	mov	r5, r0
 804936c:	b948      	cbnz	r0, 8049382 <__lshift+0x3e>
 804936e:	4602      	mov	r2, r0
 8049370:	4b2a      	ldr	r3, [pc, #168]	; (804941c <__lshift+0xd8>)
 8049372:	482b      	ldr	r0, [pc, #172]	; (8049420 <__lshift+0xdc>)
 8049374:	f240 11d9 	movw	r1, #473	; 0x1d9
 8049378:	f000 fb26 	bl	80499c8 <__assert_func>
 804937c:	3101      	adds	r1, #1
 804937e:	005b      	lsls	r3, r3, #1
 8049380:	e7ee      	b.n	8049360 <__lshift+0x1c>
 8049382:	2300      	movs	r3, #0
 8049384:	f100 0114 	add.w	r1, r0, #20
 8049388:	f100 0210 	add.w	r2, r0, #16
 804938c:	4618      	mov	r0, r3
 804938e:	4553      	cmp	r3, sl
 8049390:	db37      	blt.n	8049402 <__lshift+0xbe>
 8049392:	6920      	ldr	r0, [r4, #16]
 8049394:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8049398:	f104 0314 	add.w	r3, r4, #20
 804939c:	f019 091f 	ands.w	r9, r9, #31
 80493a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80493a4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80493a8:	d02f      	beq.n	804940a <__lshift+0xc6>
 80493aa:	f1c9 0e20 	rsb	lr, r9, #32
 80493ae:	468a      	mov	sl, r1
 80493b0:	f04f 0c00 	mov.w	ip, #0
 80493b4:	681a      	ldr	r2, [r3, #0]
 80493b6:	fa02 f209 	lsl.w	r2, r2, r9
 80493ba:	ea42 020c 	orr.w	r2, r2, ip
 80493be:	f84a 2b04 	str.w	r2, [sl], #4
 80493c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80493c6:	4298      	cmp	r0, r3
 80493c8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80493cc:	d8f2      	bhi.n	80493b4 <__lshift+0x70>
 80493ce:	1b03      	subs	r3, r0, r4
 80493d0:	3b15      	subs	r3, #21
 80493d2:	f023 0303 	bic.w	r3, r3, #3
 80493d6:	3304      	adds	r3, #4
 80493d8:	f104 0215 	add.w	r2, r4, #21
 80493dc:	4290      	cmp	r0, r2
 80493de:	bf38      	it	cc
 80493e0:	2304      	movcc	r3, #4
 80493e2:	f841 c003 	str.w	ip, [r1, r3]
 80493e6:	f1bc 0f00 	cmp.w	ip, #0
 80493ea:	d001      	beq.n	80493f0 <__lshift+0xac>
 80493ec:	f108 0602 	add.w	r6, r8, #2
 80493f0:	3e01      	subs	r6, #1
 80493f2:	4638      	mov	r0, r7
 80493f4:	612e      	str	r6, [r5, #16]
 80493f6:	4621      	mov	r1, r4
 80493f8:	f7ff fdd2 	bl	8048fa0 <_Bfree>
 80493fc:	4628      	mov	r0, r5
 80493fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8049402:	f842 0f04 	str.w	r0, [r2, #4]!
 8049406:	3301      	adds	r3, #1
 8049408:	e7c1      	b.n	804938e <__lshift+0x4a>
 804940a:	3904      	subs	r1, #4
 804940c:	f853 2b04 	ldr.w	r2, [r3], #4
 8049410:	f841 2f04 	str.w	r2, [r1, #4]!
 8049414:	4298      	cmp	r0, r3
 8049416:	d8f9      	bhi.n	804940c <__lshift+0xc8>
 8049418:	e7ea      	b.n	80493f0 <__lshift+0xac>
 804941a:	bf00      	nop
 804941c:	0804a117 	.word	0x0804a117
 8049420:	0804a128 	.word	0x0804a128

08049424 <__mcmp>:
 8049424:	b530      	push	{r4, r5, lr}
 8049426:	6902      	ldr	r2, [r0, #16]
 8049428:	690c      	ldr	r4, [r1, #16]
 804942a:	1b12      	subs	r2, r2, r4
 804942c:	d10e      	bne.n	804944c <__mcmp+0x28>
 804942e:	f100 0314 	add.w	r3, r0, #20
 8049432:	3114      	adds	r1, #20
 8049434:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8049438:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 804943c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8049440:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8049444:	42a5      	cmp	r5, r4
 8049446:	d003      	beq.n	8049450 <__mcmp+0x2c>
 8049448:	d305      	bcc.n	8049456 <__mcmp+0x32>
 804944a:	2201      	movs	r2, #1
 804944c:	4610      	mov	r0, r2
 804944e:	bd30      	pop	{r4, r5, pc}
 8049450:	4283      	cmp	r3, r0
 8049452:	d3f3      	bcc.n	804943c <__mcmp+0x18>
 8049454:	e7fa      	b.n	804944c <__mcmp+0x28>
 8049456:	f04f 32ff 	mov.w	r2, #4294967295
 804945a:	e7f7      	b.n	804944c <__mcmp+0x28>

0804945c <__mdiff>:
 804945c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8049460:	460c      	mov	r4, r1
 8049462:	4606      	mov	r6, r0
 8049464:	4611      	mov	r1, r2
 8049466:	4620      	mov	r0, r4
 8049468:	4690      	mov	r8, r2
 804946a:	f7ff ffdb 	bl	8049424 <__mcmp>
 804946e:	1e05      	subs	r5, r0, #0
 8049470:	d110      	bne.n	8049494 <__mdiff+0x38>
 8049472:	4629      	mov	r1, r5
 8049474:	4630      	mov	r0, r6
 8049476:	f7ff fd53 	bl	8048f20 <_Balloc>
 804947a:	b930      	cbnz	r0, 804948a <__mdiff+0x2e>
 804947c:	4b3a      	ldr	r3, [pc, #232]	; (8049568 <__mdiff+0x10c>)
 804947e:	4602      	mov	r2, r0
 8049480:	f240 2132 	movw	r1, #562	; 0x232
 8049484:	4839      	ldr	r0, [pc, #228]	; (804956c <__mdiff+0x110>)
 8049486:	f000 fa9f 	bl	80499c8 <__assert_func>
 804948a:	2301      	movs	r3, #1
 804948c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8049490:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8049494:	bfa4      	itt	ge
 8049496:	4643      	movge	r3, r8
 8049498:	46a0      	movge	r8, r4
 804949a:	4630      	mov	r0, r6
 804949c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80494a0:	bfa6      	itte	ge
 80494a2:	461c      	movge	r4, r3
 80494a4:	2500      	movge	r5, #0
 80494a6:	2501      	movlt	r5, #1
 80494a8:	f7ff fd3a 	bl	8048f20 <_Balloc>
 80494ac:	b920      	cbnz	r0, 80494b8 <__mdiff+0x5c>
 80494ae:	4b2e      	ldr	r3, [pc, #184]	; (8049568 <__mdiff+0x10c>)
 80494b0:	4602      	mov	r2, r0
 80494b2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80494b6:	e7e5      	b.n	8049484 <__mdiff+0x28>
 80494b8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80494bc:	6926      	ldr	r6, [r4, #16]
 80494be:	60c5      	str	r5, [r0, #12]
 80494c0:	f104 0914 	add.w	r9, r4, #20
 80494c4:	f108 0514 	add.w	r5, r8, #20
 80494c8:	f100 0e14 	add.w	lr, r0, #20
 80494cc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80494d0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80494d4:	f108 0210 	add.w	r2, r8, #16
 80494d8:	46f2      	mov	sl, lr
 80494da:	2100      	movs	r1, #0
 80494dc:	f859 3b04 	ldr.w	r3, [r9], #4
 80494e0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80494e4:	fa1f f883 	uxth.w	r8, r3
 80494e8:	fa11 f18b 	uxtah	r1, r1, fp
 80494ec:	0c1b      	lsrs	r3, r3, #16
 80494ee:	eba1 0808 	sub.w	r8, r1, r8
 80494f2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80494f6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80494fa:	fa1f f888 	uxth.w	r8, r8
 80494fe:	1419      	asrs	r1, r3, #16
 8049500:	454e      	cmp	r6, r9
 8049502:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8049506:	f84a 3b04 	str.w	r3, [sl], #4
 804950a:	d8e7      	bhi.n	80494dc <__mdiff+0x80>
 804950c:	1b33      	subs	r3, r6, r4
 804950e:	3b15      	subs	r3, #21
 8049510:	f023 0303 	bic.w	r3, r3, #3
 8049514:	3304      	adds	r3, #4
 8049516:	3415      	adds	r4, #21
 8049518:	42a6      	cmp	r6, r4
 804951a:	bf38      	it	cc
 804951c:	2304      	movcc	r3, #4
 804951e:	441d      	add	r5, r3
 8049520:	4473      	add	r3, lr
 8049522:	469e      	mov	lr, r3
 8049524:	462e      	mov	r6, r5
 8049526:	4566      	cmp	r6, ip
 8049528:	d30e      	bcc.n	8049548 <__mdiff+0xec>
 804952a:	f10c 0203 	add.w	r2, ip, #3
 804952e:	1b52      	subs	r2, r2, r5
 8049530:	f022 0203 	bic.w	r2, r2, #3
 8049534:	3d03      	subs	r5, #3
 8049536:	45ac      	cmp	ip, r5
 8049538:	bf38      	it	cc
 804953a:	2200      	movcc	r2, #0
 804953c:	441a      	add	r2, r3
 804953e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8049542:	b17b      	cbz	r3, 8049564 <__mdiff+0x108>
 8049544:	6107      	str	r7, [r0, #16]
 8049546:	e7a3      	b.n	8049490 <__mdiff+0x34>
 8049548:	f856 8b04 	ldr.w	r8, [r6], #4
 804954c:	fa11 f288 	uxtah	r2, r1, r8
 8049550:	1414      	asrs	r4, r2, #16
 8049552:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8049556:	b292      	uxth	r2, r2
 8049558:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 804955c:	f84e 2b04 	str.w	r2, [lr], #4
 8049560:	1421      	asrs	r1, r4, #16
 8049562:	e7e0      	b.n	8049526 <__mdiff+0xca>
 8049564:	3f01      	subs	r7, #1
 8049566:	e7ea      	b.n	804953e <__mdiff+0xe2>
 8049568:	0804a117 	.word	0x0804a117
 804956c:	0804a128 	.word	0x0804a128

08049570 <__d2b>:
 8049570:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8049574:	4689      	mov	r9, r1
 8049576:	2101      	movs	r1, #1
 8049578:	ec57 6b10 	vmov	r6, r7, d0
 804957c:	4690      	mov	r8, r2
 804957e:	f7ff fccf 	bl	8048f20 <_Balloc>
 8049582:	4604      	mov	r4, r0
 8049584:	b930      	cbnz	r0, 8049594 <__d2b+0x24>
 8049586:	4602      	mov	r2, r0
 8049588:	4b25      	ldr	r3, [pc, #148]	; (8049620 <__d2b+0xb0>)
 804958a:	4826      	ldr	r0, [pc, #152]	; (8049624 <__d2b+0xb4>)
 804958c:	f240 310a 	movw	r1, #778	; 0x30a
 8049590:	f000 fa1a 	bl	80499c8 <__assert_func>
 8049594:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8049598:	f3c7 0313 	ubfx	r3, r7, #0, #20
 804959c:	bb35      	cbnz	r5, 80495ec <__d2b+0x7c>
 804959e:	2e00      	cmp	r6, #0
 80495a0:	9301      	str	r3, [sp, #4]
 80495a2:	d028      	beq.n	80495f6 <__d2b+0x86>
 80495a4:	4668      	mov	r0, sp
 80495a6:	9600      	str	r6, [sp, #0]
 80495a8:	f7ff fd82 	bl	80490b0 <__lo0bits>
 80495ac:	9900      	ldr	r1, [sp, #0]
 80495ae:	b300      	cbz	r0, 80495f2 <__d2b+0x82>
 80495b0:	9a01      	ldr	r2, [sp, #4]
 80495b2:	f1c0 0320 	rsb	r3, r0, #32
 80495b6:	fa02 f303 	lsl.w	r3, r2, r3
 80495ba:	430b      	orrs	r3, r1
 80495bc:	40c2      	lsrs	r2, r0
 80495be:	6163      	str	r3, [r4, #20]
 80495c0:	9201      	str	r2, [sp, #4]
 80495c2:	9b01      	ldr	r3, [sp, #4]
 80495c4:	61a3      	str	r3, [r4, #24]
 80495c6:	2b00      	cmp	r3, #0
 80495c8:	bf14      	ite	ne
 80495ca:	2202      	movne	r2, #2
 80495cc:	2201      	moveq	r2, #1
 80495ce:	6122      	str	r2, [r4, #16]
 80495d0:	b1d5      	cbz	r5, 8049608 <__d2b+0x98>
 80495d2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80495d6:	4405      	add	r5, r0
 80495d8:	f8c9 5000 	str.w	r5, [r9]
 80495dc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80495e0:	f8c8 0000 	str.w	r0, [r8]
 80495e4:	4620      	mov	r0, r4
 80495e6:	b003      	add	sp, #12
 80495e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80495ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80495f0:	e7d5      	b.n	804959e <__d2b+0x2e>
 80495f2:	6161      	str	r1, [r4, #20]
 80495f4:	e7e5      	b.n	80495c2 <__d2b+0x52>
 80495f6:	a801      	add	r0, sp, #4
 80495f8:	f7ff fd5a 	bl	80490b0 <__lo0bits>
 80495fc:	9b01      	ldr	r3, [sp, #4]
 80495fe:	6163      	str	r3, [r4, #20]
 8049600:	2201      	movs	r2, #1
 8049602:	6122      	str	r2, [r4, #16]
 8049604:	3020      	adds	r0, #32
 8049606:	e7e3      	b.n	80495d0 <__d2b+0x60>
 8049608:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 804960c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8049610:	f8c9 0000 	str.w	r0, [r9]
 8049614:	6918      	ldr	r0, [r3, #16]
 8049616:	f7ff fd2b 	bl	8049070 <__hi0bits>
 804961a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 804961e:	e7df      	b.n	80495e0 <__d2b+0x70>
 8049620:	0804a117 	.word	0x0804a117
 8049624:	0804a128 	.word	0x0804a128

08049628 <_calloc_r>:
 8049628:	b537      	push	{r0, r1, r2, r4, r5, lr}
 804962a:	fba1 2402 	umull	r2, r4, r1, r2
 804962e:	b94c      	cbnz	r4, 8049644 <_calloc_r+0x1c>
 8049630:	4611      	mov	r1, r2
 8049632:	9201      	str	r2, [sp, #4]
 8049634:	f7fd fd94 	bl	8047160 <_malloc_r>
 8049638:	9a01      	ldr	r2, [sp, #4]
 804963a:	4605      	mov	r5, r0
 804963c:	b930      	cbnz	r0, 804964c <_calloc_r+0x24>
 804963e:	4628      	mov	r0, r5
 8049640:	b003      	add	sp, #12
 8049642:	bd30      	pop	{r4, r5, pc}
 8049644:	220c      	movs	r2, #12
 8049646:	6002      	str	r2, [r0, #0]
 8049648:	2500      	movs	r5, #0
 804964a:	e7f8      	b.n	804963e <_calloc_r+0x16>
 804964c:	4621      	mov	r1, r4
 804964e:	f7fd fd5e 	bl	804710e <memset>
 8049652:	e7f4      	b.n	804963e <_calloc_r+0x16>

08049654 <_free_r>:
 8049654:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8049656:	2900      	cmp	r1, #0
 8049658:	d044      	beq.n	80496e4 <_free_r+0x90>
 804965a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 804965e:	9001      	str	r0, [sp, #4]
 8049660:	2b00      	cmp	r3, #0
 8049662:	f1a1 0404 	sub.w	r4, r1, #4
 8049666:	bfb8      	it	lt
 8049668:	18e4      	addlt	r4, r4, r3
 804966a:	f7ff fc4d 	bl	8048f08 <__malloc_lock>
 804966e:	4a1e      	ldr	r2, [pc, #120]	; (80496e8 <_free_r+0x94>)
 8049670:	9801      	ldr	r0, [sp, #4]
 8049672:	6813      	ldr	r3, [r2, #0]
 8049674:	b933      	cbnz	r3, 8049684 <_free_r+0x30>
 8049676:	6063      	str	r3, [r4, #4]
 8049678:	6014      	str	r4, [r2, #0]
 804967a:	b003      	add	sp, #12
 804967c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8049680:	f7ff bc48 	b.w	8048f14 <__malloc_unlock>
 8049684:	42a3      	cmp	r3, r4
 8049686:	d908      	bls.n	804969a <_free_r+0x46>
 8049688:	6825      	ldr	r5, [r4, #0]
 804968a:	1961      	adds	r1, r4, r5
 804968c:	428b      	cmp	r3, r1
 804968e:	bf01      	itttt	eq
 8049690:	6819      	ldreq	r1, [r3, #0]
 8049692:	685b      	ldreq	r3, [r3, #4]
 8049694:	1949      	addeq	r1, r1, r5
 8049696:	6021      	streq	r1, [r4, #0]
 8049698:	e7ed      	b.n	8049676 <_free_r+0x22>
 804969a:	461a      	mov	r2, r3
 804969c:	685b      	ldr	r3, [r3, #4]
 804969e:	b10b      	cbz	r3, 80496a4 <_free_r+0x50>
 80496a0:	42a3      	cmp	r3, r4
 80496a2:	d9fa      	bls.n	804969a <_free_r+0x46>
 80496a4:	6811      	ldr	r1, [r2, #0]
 80496a6:	1855      	adds	r5, r2, r1
 80496a8:	42a5      	cmp	r5, r4
 80496aa:	d10b      	bne.n	80496c4 <_free_r+0x70>
 80496ac:	6824      	ldr	r4, [r4, #0]
 80496ae:	4421      	add	r1, r4
 80496b0:	1854      	adds	r4, r2, r1
 80496b2:	42a3      	cmp	r3, r4
 80496b4:	6011      	str	r1, [r2, #0]
 80496b6:	d1e0      	bne.n	804967a <_free_r+0x26>
 80496b8:	681c      	ldr	r4, [r3, #0]
 80496ba:	685b      	ldr	r3, [r3, #4]
 80496bc:	6053      	str	r3, [r2, #4]
 80496be:	4421      	add	r1, r4
 80496c0:	6011      	str	r1, [r2, #0]
 80496c2:	e7da      	b.n	804967a <_free_r+0x26>
 80496c4:	d902      	bls.n	80496cc <_free_r+0x78>
 80496c6:	230c      	movs	r3, #12
 80496c8:	6003      	str	r3, [r0, #0]
 80496ca:	e7d6      	b.n	804967a <_free_r+0x26>
 80496cc:	6825      	ldr	r5, [r4, #0]
 80496ce:	1961      	adds	r1, r4, r5
 80496d0:	428b      	cmp	r3, r1
 80496d2:	bf04      	itt	eq
 80496d4:	6819      	ldreq	r1, [r3, #0]
 80496d6:	685b      	ldreq	r3, [r3, #4]
 80496d8:	6063      	str	r3, [r4, #4]
 80496da:	bf04      	itt	eq
 80496dc:	1949      	addeq	r1, r1, r5
 80496de:	6021      	streq	r1, [r4, #0]
 80496e0:	6054      	str	r4, [r2, #4]
 80496e2:	e7ca      	b.n	804967a <_free_r+0x26>
 80496e4:	b003      	add	sp, #12
 80496e6:	bd30      	pop	{r4, r5, pc}
 80496e8:	200055dc 	.word	0x200055dc

080496ec <__ssputs_r>:
 80496ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80496f0:	688e      	ldr	r6, [r1, #8]
 80496f2:	429e      	cmp	r6, r3
 80496f4:	4682      	mov	sl, r0
 80496f6:	460c      	mov	r4, r1
 80496f8:	4690      	mov	r8, r2
 80496fa:	461f      	mov	r7, r3
 80496fc:	d838      	bhi.n	8049770 <__ssputs_r+0x84>
 80496fe:	898a      	ldrh	r2, [r1, #12]
 8049700:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8049704:	d032      	beq.n	804976c <__ssputs_r+0x80>
 8049706:	6825      	ldr	r5, [r4, #0]
 8049708:	6909      	ldr	r1, [r1, #16]
 804970a:	eba5 0901 	sub.w	r9, r5, r1
 804970e:	6965      	ldr	r5, [r4, #20]
 8049710:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8049714:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8049718:	3301      	adds	r3, #1
 804971a:	444b      	add	r3, r9
 804971c:	106d      	asrs	r5, r5, #1
 804971e:	429d      	cmp	r5, r3
 8049720:	bf38      	it	cc
 8049722:	461d      	movcc	r5, r3
 8049724:	0553      	lsls	r3, r2, #21
 8049726:	d531      	bpl.n	804978c <__ssputs_r+0xa0>
 8049728:	4629      	mov	r1, r5
 804972a:	f7fd fd19 	bl	8047160 <_malloc_r>
 804972e:	4606      	mov	r6, r0
 8049730:	b950      	cbnz	r0, 8049748 <__ssputs_r+0x5c>
 8049732:	230c      	movs	r3, #12
 8049734:	f8ca 3000 	str.w	r3, [sl]
 8049738:	89a3      	ldrh	r3, [r4, #12]
 804973a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804973e:	81a3      	strh	r3, [r4, #12]
 8049740:	f04f 30ff 	mov.w	r0, #4294967295
 8049744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8049748:	6921      	ldr	r1, [r4, #16]
 804974a:	464a      	mov	r2, r9
 804974c:	f7fd fcd1 	bl	80470f2 <memcpy>
 8049750:	89a3      	ldrh	r3, [r4, #12]
 8049752:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8049756:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 804975a:	81a3      	strh	r3, [r4, #12]
 804975c:	6126      	str	r6, [r4, #16]
 804975e:	6165      	str	r5, [r4, #20]
 8049760:	444e      	add	r6, r9
 8049762:	eba5 0509 	sub.w	r5, r5, r9
 8049766:	6026      	str	r6, [r4, #0]
 8049768:	60a5      	str	r5, [r4, #8]
 804976a:	463e      	mov	r6, r7
 804976c:	42be      	cmp	r6, r7
 804976e:	d900      	bls.n	8049772 <__ssputs_r+0x86>
 8049770:	463e      	mov	r6, r7
 8049772:	6820      	ldr	r0, [r4, #0]
 8049774:	4632      	mov	r2, r6
 8049776:	4641      	mov	r1, r8
 8049778:	f000 f98a 	bl	8049a90 <memmove>
 804977c:	68a3      	ldr	r3, [r4, #8]
 804977e:	1b9b      	subs	r3, r3, r6
 8049780:	60a3      	str	r3, [r4, #8]
 8049782:	6823      	ldr	r3, [r4, #0]
 8049784:	4433      	add	r3, r6
 8049786:	6023      	str	r3, [r4, #0]
 8049788:	2000      	movs	r0, #0
 804978a:	e7db      	b.n	8049744 <__ssputs_r+0x58>
 804978c:	462a      	mov	r2, r5
 804978e:	f000 f999 	bl	8049ac4 <_realloc_r>
 8049792:	4606      	mov	r6, r0
 8049794:	2800      	cmp	r0, #0
 8049796:	d1e1      	bne.n	804975c <__ssputs_r+0x70>
 8049798:	6921      	ldr	r1, [r4, #16]
 804979a:	4650      	mov	r0, sl
 804979c:	f7ff ff5a 	bl	8049654 <_free_r>
 80497a0:	e7c7      	b.n	8049732 <__ssputs_r+0x46>
	...

080497a4 <_svfiprintf_r>:
 80497a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80497a8:	4698      	mov	r8, r3
 80497aa:	898b      	ldrh	r3, [r1, #12]
 80497ac:	061b      	lsls	r3, r3, #24
 80497ae:	b09d      	sub	sp, #116	; 0x74
 80497b0:	4607      	mov	r7, r0
 80497b2:	460d      	mov	r5, r1
 80497b4:	4614      	mov	r4, r2
 80497b6:	d50e      	bpl.n	80497d6 <_svfiprintf_r+0x32>
 80497b8:	690b      	ldr	r3, [r1, #16]
 80497ba:	b963      	cbnz	r3, 80497d6 <_svfiprintf_r+0x32>
 80497bc:	2140      	movs	r1, #64	; 0x40
 80497be:	f7fd fccf 	bl	8047160 <_malloc_r>
 80497c2:	6028      	str	r0, [r5, #0]
 80497c4:	6128      	str	r0, [r5, #16]
 80497c6:	b920      	cbnz	r0, 80497d2 <_svfiprintf_r+0x2e>
 80497c8:	230c      	movs	r3, #12
 80497ca:	603b      	str	r3, [r7, #0]
 80497cc:	f04f 30ff 	mov.w	r0, #4294967295
 80497d0:	e0d1      	b.n	8049976 <_svfiprintf_r+0x1d2>
 80497d2:	2340      	movs	r3, #64	; 0x40
 80497d4:	616b      	str	r3, [r5, #20]
 80497d6:	2300      	movs	r3, #0
 80497d8:	9309      	str	r3, [sp, #36]	; 0x24
 80497da:	2320      	movs	r3, #32
 80497dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80497e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80497e4:	2330      	movs	r3, #48	; 0x30
 80497e6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8049990 <_svfiprintf_r+0x1ec>
 80497ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80497ee:	f04f 0901 	mov.w	r9, #1
 80497f2:	4623      	mov	r3, r4
 80497f4:	469a      	mov	sl, r3
 80497f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80497fa:	b10a      	cbz	r2, 8049800 <_svfiprintf_r+0x5c>
 80497fc:	2a25      	cmp	r2, #37	; 0x25
 80497fe:	d1f9      	bne.n	80497f4 <_svfiprintf_r+0x50>
 8049800:	ebba 0b04 	subs.w	fp, sl, r4
 8049804:	d00b      	beq.n	804981e <_svfiprintf_r+0x7a>
 8049806:	465b      	mov	r3, fp
 8049808:	4622      	mov	r2, r4
 804980a:	4629      	mov	r1, r5
 804980c:	4638      	mov	r0, r7
 804980e:	f7ff ff6d 	bl	80496ec <__ssputs_r>
 8049812:	3001      	adds	r0, #1
 8049814:	f000 80aa 	beq.w	804996c <_svfiprintf_r+0x1c8>
 8049818:	9a09      	ldr	r2, [sp, #36]	; 0x24
 804981a:	445a      	add	r2, fp
 804981c:	9209      	str	r2, [sp, #36]	; 0x24
 804981e:	f89a 3000 	ldrb.w	r3, [sl]
 8049822:	2b00      	cmp	r3, #0
 8049824:	f000 80a2 	beq.w	804996c <_svfiprintf_r+0x1c8>
 8049828:	2300      	movs	r3, #0
 804982a:	f04f 32ff 	mov.w	r2, #4294967295
 804982e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8049832:	f10a 0a01 	add.w	sl, sl, #1
 8049836:	9304      	str	r3, [sp, #16]
 8049838:	9307      	str	r3, [sp, #28]
 804983a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 804983e:	931a      	str	r3, [sp, #104]	; 0x68
 8049840:	4654      	mov	r4, sl
 8049842:	2205      	movs	r2, #5
 8049844:	f814 1b01 	ldrb.w	r1, [r4], #1
 8049848:	4851      	ldr	r0, [pc, #324]	; (8049990 <_svfiprintf_r+0x1ec>)
 804984a:	f7f6 fcd1 	bl	80401f0 <memchr>
 804984e:	9a04      	ldr	r2, [sp, #16]
 8049850:	b9d8      	cbnz	r0, 804988a <_svfiprintf_r+0xe6>
 8049852:	06d0      	lsls	r0, r2, #27
 8049854:	bf44      	itt	mi
 8049856:	2320      	movmi	r3, #32
 8049858:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 804985c:	0711      	lsls	r1, r2, #28
 804985e:	bf44      	itt	mi
 8049860:	232b      	movmi	r3, #43	; 0x2b
 8049862:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8049866:	f89a 3000 	ldrb.w	r3, [sl]
 804986a:	2b2a      	cmp	r3, #42	; 0x2a
 804986c:	d015      	beq.n	804989a <_svfiprintf_r+0xf6>
 804986e:	9a07      	ldr	r2, [sp, #28]
 8049870:	4654      	mov	r4, sl
 8049872:	2000      	movs	r0, #0
 8049874:	f04f 0c0a 	mov.w	ip, #10
 8049878:	4621      	mov	r1, r4
 804987a:	f811 3b01 	ldrb.w	r3, [r1], #1
 804987e:	3b30      	subs	r3, #48	; 0x30
 8049880:	2b09      	cmp	r3, #9
 8049882:	d94e      	bls.n	8049922 <_svfiprintf_r+0x17e>
 8049884:	b1b0      	cbz	r0, 80498b4 <_svfiprintf_r+0x110>
 8049886:	9207      	str	r2, [sp, #28]
 8049888:	e014      	b.n	80498b4 <_svfiprintf_r+0x110>
 804988a:	eba0 0308 	sub.w	r3, r0, r8
 804988e:	fa09 f303 	lsl.w	r3, r9, r3
 8049892:	4313      	orrs	r3, r2
 8049894:	9304      	str	r3, [sp, #16]
 8049896:	46a2      	mov	sl, r4
 8049898:	e7d2      	b.n	8049840 <_svfiprintf_r+0x9c>
 804989a:	9b03      	ldr	r3, [sp, #12]
 804989c:	1d19      	adds	r1, r3, #4
 804989e:	681b      	ldr	r3, [r3, #0]
 80498a0:	9103      	str	r1, [sp, #12]
 80498a2:	2b00      	cmp	r3, #0
 80498a4:	bfbb      	ittet	lt
 80498a6:	425b      	neglt	r3, r3
 80498a8:	f042 0202 	orrlt.w	r2, r2, #2
 80498ac:	9307      	strge	r3, [sp, #28]
 80498ae:	9307      	strlt	r3, [sp, #28]
 80498b0:	bfb8      	it	lt
 80498b2:	9204      	strlt	r2, [sp, #16]
 80498b4:	7823      	ldrb	r3, [r4, #0]
 80498b6:	2b2e      	cmp	r3, #46	; 0x2e
 80498b8:	d10c      	bne.n	80498d4 <_svfiprintf_r+0x130>
 80498ba:	7863      	ldrb	r3, [r4, #1]
 80498bc:	2b2a      	cmp	r3, #42	; 0x2a
 80498be:	d135      	bne.n	804992c <_svfiprintf_r+0x188>
 80498c0:	9b03      	ldr	r3, [sp, #12]
 80498c2:	1d1a      	adds	r2, r3, #4
 80498c4:	681b      	ldr	r3, [r3, #0]
 80498c6:	9203      	str	r2, [sp, #12]
 80498c8:	2b00      	cmp	r3, #0
 80498ca:	bfb8      	it	lt
 80498cc:	f04f 33ff 	movlt.w	r3, #4294967295
 80498d0:	3402      	adds	r4, #2
 80498d2:	9305      	str	r3, [sp, #20]
 80498d4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80499a0 <_svfiprintf_r+0x1fc>
 80498d8:	7821      	ldrb	r1, [r4, #0]
 80498da:	2203      	movs	r2, #3
 80498dc:	4650      	mov	r0, sl
 80498de:	f7f6 fc87 	bl	80401f0 <memchr>
 80498e2:	b140      	cbz	r0, 80498f6 <_svfiprintf_r+0x152>
 80498e4:	2340      	movs	r3, #64	; 0x40
 80498e6:	eba0 000a 	sub.w	r0, r0, sl
 80498ea:	fa03 f000 	lsl.w	r0, r3, r0
 80498ee:	9b04      	ldr	r3, [sp, #16]
 80498f0:	4303      	orrs	r3, r0
 80498f2:	3401      	adds	r4, #1
 80498f4:	9304      	str	r3, [sp, #16]
 80498f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80498fa:	4826      	ldr	r0, [pc, #152]	; (8049994 <_svfiprintf_r+0x1f0>)
 80498fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8049900:	2206      	movs	r2, #6
 8049902:	f7f6 fc75 	bl	80401f0 <memchr>
 8049906:	2800      	cmp	r0, #0
 8049908:	d038      	beq.n	804997c <_svfiprintf_r+0x1d8>
 804990a:	4b23      	ldr	r3, [pc, #140]	; (8049998 <_svfiprintf_r+0x1f4>)
 804990c:	bb1b      	cbnz	r3, 8049956 <_svfiprintf_r+0x1b2>
 804990e:	9b03      	ldr	r3, [sp, #12]
 8049910:	3307      	adds	r3, #7
 8049912:	f023 0307 	bic.w	r3, r3, #7
 8049916:	3308      	adds	r3, #8
 8049918:	9303      	str	r3, [sp, #12]
 804991a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 804991c:	4433      	add	r3, r6
 804991e:	9309      	str	r3, [sp, #36]	; 0x24
 8049920:	e767      	b.n	80497f2 <_svfiprintf_r+0x4e>
 8049922:	fb0c 3202 	mla	r2, ip, r2, r3
 8049926:	460c      	mov	r4, r1
 8049928:	2001      	movs	r0, #1
 804992a:	e7a5      	b.n	8049878 <_svfiprintf_r+0xd4>
 804992c:	2300      	movs	r3, #0
 804992e:	3401      	adds	r4, #1
 8049930:	9305      	str	r3, [sp, #20]
 8049932:	4619      	mov	r1, r3
 8049934:	f04f 0c0a 	mov.w	ip, #10
 8049938:	4620      	mov	r0, r4
 804993a:	f810 2b01 	ldrb.w	r2, [r0], #1
 804993e:	3a30      	subs	r2, #48	; 0x30
 8049940:	2a09      	cmp	r2, #9
 8049942:	d903      	bls.n	804994c <_svfiprintf_r+0x1a8>
 8049944:	2b00      	cmp	r3, #0
 8049946:	d0c5      	beq.n	80498d4 <_svfiprintf_r+0x130>
 8049948:	9105      	str	r1, [sp, #20]
 804994a:	e7c3      	b.n	80498d4 <_svfiprintf_r+0x130>
 804994c:	fb0c 2101 	mla	r1, ip, r1, r2
 8049950:	4604      	mov	r4, r0
 8049952:	2301      	movs	r3, #1
 8049954:	e7f0      	b.n	8049938 <_svfiprintf_r+0x194>
 8049956:	ab03      	add	r3, sp, #12
 8049958:	9300      	str	r3, [sp, #0]
 804995a:	462a      	mov	r2, r5
 804995c:	4b0f      	ldr	r3, [pc, #60]	; (804999c <_svfiprintf_r+0x1f8>)
 804995e:	a904      	add	r1, sp, #16
 8049960:	4638      	mov	r0, r7
 8049962:	f7fd fd11 	bl	8047388 <_printf_float>
 8049966:	1c42      	adds	r2, r0, #1
 8049968:	4606      	mov	r6, r0
 804996a:	d1d6      	bne.n	804991a <_svfiprintf_r+0x176>
 804996c:	89ab      	ldrh	r3, [r5, #12]
 804996e:	065b      	lsls	r3, r3, #25
 8049970:	f53f af2c 	bmi.w	80497cc <_svfiprintf_r+0x28>
 8049974:	9809      	ldr	r0, [sp, #36]	; 0x24
 8049976:	b01d      	add	sp, #116	; 0x74
 8049978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804997c:	ab03      	add	r3, sp, #12
 804997e:	9300      	str	r3, [sp, #0]
 8049980:	462a      	mov	r2, r5
 8049982:	4b06      	ldr	r3, [pc, #24]	; (804999c <_svfiprintf_r+0x1f8>)
 8049984:	a904      	add	r1, sp, #16
 8049986:	4638      	mov	r0, r7
 8049988:	f7fd ffa2 	bl	80478d0 <_printf_i>
 804998c:	e7eb      	b.n	8049966 <_svfiprintf_r+0x1c2>
 804998e:	bf00      	nop
 8049990:	0804a284 	.word	0x0804a284
 8049994:	0804a28e 	.word	0x0804a28e
 8049998:	08047389 	.word	0x08047389
 804999c:	080496ed 	.word	0x080496ed
 80499a0:	0804a28a 	.word	0x0804a28a

080499a4 <_read_r>:
 80499a4:	b538      	push	{r3, r4, r5, lr}
 80499a6:	4d07      	ldr	r5, [pc, #28]	; (80499c4 <_read_r+0x20>)
 80499a8:	4604      	mov	r4, r0
 80499aa:	4608      	mov	r0, r1
 80499ac:	4611      	mov	r1, r2
 80499ae:	2200      	movs	r2, #0
 80499b0:	602a      	str	r2, [r5, #0]
 80499b2:	461a      	mov	r2, r3
 80499b4:	f7f8 fe56 	bl	8042664 <_read>
 80499b8:	1c43      	adds	r3, r0, #1
 80499ba:	d102      	bne.n	80499c2 <_read_r+0x1e>
 80499bc:	682b      	ldr	r3, [r5, #0]
 80499be:	b103      	cbz	r3, 80499c2 <_read_r+0x1e>
 80499c0:	6023      	str	r3, [r4, #0]
 80499c2:	bd38      	pop	{r3, r4, r5, pc}
 80499c4:	200055e4 	.word	0x200055e4

080499c8 <__assert_func>:
 80499c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80499ca:	4614      	mov	r4, r2
 80499cc:	461a      	mov	r2, r3
 80499ce:	4b09      	ldr	r3, [pc, #36]	; (80499f4 <__assert_func+0x2c>)
 80499d0:	681b      	ldr	r3, [r3, #0]
 80499d2:	4605      	mov	r5, r0
 80499d4:	68d8      	ldr	r0, [r3, #12]
 80499d6:	b14c      	cbz	r4, 80499ec <__assert_func+0x24>
 80499d8:	4b07      	ldr	r3, [pc, #28]	; (80499f8 <__assert_func+0x30>)
 80499da:	9100      	str	r1, [sp, #0]
 80499dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80499e0:	4906      	ldr	r1, [pc, #24]	; (80499fc <__assert_func+0x34>)
 80499e2:	462b      	mov	r3, r5
 80499e4:	f000 f80e 	bl	8049a04 <fiprintf>
 80499e8:	f000 fa01 	bl	8049dee <abort>
 80499ec:	4b04      	ldr	r3, [pc, #16]	; (8049a00 <__assert_func+0x38>)
 80499ee:	461c      	mov	r4, r3
 80499f0:	e7f3      	b.n	80499da <__assert_func+0x12>
 80499f2:	bf00      	nop
 80499f4:	20000010 	.word	0x20000010
 80499f8:	0804a295 	.word	0x0804a295
 80499fc:	0804a2a2 	.word	0x0804a2a2
 8049a00:	0804a2d0 	.word	0x0804a2d0

08049a04 <fiprintf>:
 8049a04:	b40e      	push	{r1, r2, r3}
 8049a06:	b503      	push	{r0, r1, lr}
 8049a08:	4601      	mov	r1, r0
 8049a0a:	ab03      	add	r3, sp, #12
 8049a0c:	4805      	ldr	r0, [pc, #20]	; (8049a24 <fiprintf+0x20>)
 8049a0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8049a12:	6800      	ldr	r0, [r0, #0]
 8049a14:	9301      	str	r3, [sp, #4]
 8049a16:	f000 f8ad 	bl	8049b74 <_vfiprintf_r>
 8049a1a:	b002      	add	sp, #8
 8049a1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8049a20:	b003      	add	sp, #12
 8049a22:	4770      	bx	lr
 8049a24:	20000010 	.word	0x20000010

08049a28 <_fstat_r>:
 8049a28:	b538      	push	{r3, r4, r5, lr}
 8049a2a:	4d07      	ldr	r5, [pc, #28]	; (8049a48 <_fstat_r+0x20>)
 8049a2c:	2300      	movs	r3, #0
 8049a2e:	4604      	mov	r4, r0
 8049a30:	4608      	mov	r0, r1
 8049a32:	4611      	mov	r1, r2
 8049a34:	602b      	str	r3, [r5, #0]
 8049a36:	f7f8 fe5a 	bl	80426ee <_fstat>
 8049a3a:	1c43      	adds	r3, r0, #1
 8049a3c:	d102      	bne.n	8049a44 <_fstat_r+0x1c>
 8049a3e:	682b      	ldr	r3, [r5, #0]
 8049a40:	b103      	cbz	r3, 8049a44 <_fstat_r+0x1c>
 8049a42:	6023      	str	r3, [r4, #0]
 8049a44:	bd38      	pop	{r3, r4, r5, pc}
 8049a46:	bf00      	nop
 8049a48:	200055e4 	.word	0x200055e4

08049a4c <_isatty_r>:
 8049a4c:	b538      	push	{r3, r4, r5, lr}
 8049a4e:	4d06      	ldr	r5, [pc, #24]	; (8049a68 <_isatty_r+0x1c>)
 8049a50:	2300      	movs	r3, #0
 8049a52:	4604      	mov	r4, r0
 8049a54:	4608      	mov	r0, r1
 8049a56:	602b      	str	r3, [r5, #0]
 8049a58:	f7f8 fe59 	bl	804270e <_isatty>
 8049a5c:	1c43      	adds	r3, r0, #1
 8049a5e:	d102      	bne.n	8049a66 <_isatty_r+0x1a>
 8049a60:	682b      	ldr	r3, [r5, #0]
 8049a62:	b103      	cbz	r3, 8049a66 <_isatty_r+0x1a>
 8049a64:	6023      	str	r3, [r4, #0]
 8049a66:	bd38      	pop	{r3, r4, r5, pc}
 8049a68:	200055e4 	.word	0x200055e4

08049a6c <__ascii_mbtowc>:
 8049a6c:	b082      	sub	sp, #8
 8049a6e:	b901      	cbnz	r1, 8049a72 <__ascii_mbtowc+0x6>
 8049a70:	a901      	add	r1, sp, #4
 8049a72:	b142      	cbz	r2, 8049a86 <__ascii_mbtowc+0x1a>
 8049a74:	b14b      	cbz	r3, 8049a8a <__ascii_mbtowc+0x1e>
 8049a76:	7813      	ldrb	r3, [r2, #0]
 8049a78:	600b      	str	r3, [r1, #0]
 8049a7a:	7812      	ldrb	r2, [r2, #0]
 8049a7c:	1e10      	subs	r0, r2, #0
 8049a7e:	bf18      	it	ne
 8049a80:	2001      	movne	r0, #1
 8049a82:	b002      	add	sp, #8
 8049a84:	4770      	bx	lr
 8049a86:	4610      	mov	r0, r2
 8049a88:	e7fb      	b.n	8049a82 <__ascii_mbtowc+0x16>
 8049a8a:	f06f 0001 	mvn.w	r0, #1
 8049a8e:	e7f8      	b.n	8049a82 <__ascii_mbtowc+0x16>

08049a90 <memmove>:
 8049a90:	4288      	cmp	r0, r1
 8049a92:	b510      	push	{r4, lr}
 8049a94:	eb01 0402 	add.w	r4, r1, r2
 8049a98:	d902      	bls.n	8049aa0 <memmove+0x10>
 8049a9a:	4284      	cmp	r4, r0
 8049a9c:	4623      	mov	r3, r4
 8049a9e:	d807      	bhi.n	8049ab0 <memmove+0x20>
 8049aa0:	1e43      	subs	r3, r0, #1
 8049aa2:	42a1      	cmp	r1, r4
 8049aa4:	d008      	beq.n	8049ab8 <memmove+0x28>
 8049aa6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8049aaa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8049aae:	e7f8      	b.n	8049aa2 <memmove+0x12>
 8049ab0:	4402      	add	r2, r0
 8049ab2:	4601      	mov	r1, r0
 8049ab4:	428a      	cmp	r2, r1
 8049ab6:	d100      	bne.n	8049aba <memmove+0x2a>
 8049ab8:	bd10      	pop	{r4, pc}
 8049aba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8049abe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8049ac2:	e7f7      	b.n	8049ab4 <memmove+0x24>

08049ac4 <_realloc_r>:
 8049ac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8049ac8:	4680      	mov	r8, r0
 8049aca:	4614      	mov	r4, r2
 8049acc:	460e      	mov	r6, r1
 8049ace:	b921      	cbnz	r1, 8049ada <_realloc_r+0x16>
 8049ad0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8049ad4:	4611      	mov	r1, r2
 8049ad6:	f7fd bb43 	b.w	8047160 <_malloc_r>
 8049ada:	b92a      	cbnz	r2, 8049ae8 <_realloc_r+0x24>
 8049adc:	f7ff fdba 	bl	8049654 <_free_r>
 8049ae0:	4625      	mov	r5, r4
 8049ae2:	4628      	mov	r0, r5
 8049ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8049ae8:	f000 f988 	bl	8049dfc <_malloc_usable_size_r>
 8049aec:	4284      	cmp	r4, r0
 8049aee:	4607      	mov	r7, r0
 8049af0:	d802      	bhi.n	8049af8 <_realloc_r+0x34>
 8049af2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8049af6:	d812      	bhi.n	8049b1e <_realloc_r+0x5a>
 8049af8:	4621      	mov	r1, r4
 8049afa:	4640      	mov	r0, r8
 8049afc:	f7fd fb30 	bl	8047160 <_malloc_r>
 8049b00:	4605      	mov	r5, r0
 8049b02:	2800      	cmp	r0, #0
 8049b04:	d0ed      	beq.n	8049ae2 <_realloc_r+0x1e>
 8049b06:	42bc      	cmp	r4, r7
 8049b08:	4622      	mov	r2, r4
 8049b0a:	4631      	mov	r1, r6
 8049b0c:	bf28      	it	cs
 8049b0e:	463a      	movcs	r2, r7
 8049b10:	f7fd faef 	bl	80470f2 <memcpy>
 8049b14:	4631      	mov	r1, r6
 8049b16:	4640      	mov	r0, r8
 8049b18:	f7ff fd9c 	bl	8049654 <_free_r>
 8049b1c:	e7e1      	b.n	8049ae2 <_realloc_r+0x1e>
 8049b1e:	4635      	mov	r5, r6
 8049b20:	e7df      	b.n	8049ae2 <_realloc_r+0x1e>

08049b22 <__sfputc_r>:
 8049b22:	6893      	ldr	r3, [r2, #8]
 8049b24:	3b01      	subs	r3, #1
 8049b26:	2b00      	cmp	r3, #0
 8049b28:	b410      	push	{r4}
 8049b2a:	6093      	str	r3, [r2, #8]
 8049b2c:	da08      	bge.n	8049b40 <__sfputc_r+0x1e>
 8049b2e:	6994      	ldr	r4, [r2, #24]
 8049b30:	42a3      	cmp	r3, r4
 8049b32:	db01      	blt.n	8049b38 <__sfputc_r+0x16>
 8049b34:	290a      	cmp	r1, #10
 8049b36:	d103      	bne.n	8049b40 <__sfputc_r+0x1e>
 8049b38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8049b3c:	f7fe b942 	b.w	8047dc4 <__swbuf_r>
 8049b40:	6813      	ldr	r3, [r2, #0]
 8049b42:	1c58      	adds	r0, r3, #1
 8049b44:	6010      	str	r0, [r2, #0]
 8049b46:	7019      	strb	r1, [r3, #0]
 8049b48:	4608      	mov	r0, r1
 8049b4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8049b4e:	4770      	bx	lr

08049b50 <__sfputs_r>:
 8049b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8049b52:	4606      	mov	r6, r0
 8049b54:	460f      	mov	r7, r1
 8049b56:	4614      	mov	r4, r2
 8049b58:	18d5      	adds	r5, r2, r3
 8049b5a:	42ac      	cmp	r4, r5
 8049b5c:	d101      	bne.n	8049b62 <__sfputs_r+0x12>
 8049b5e:	2000      	movs	r0, #0
 8049b60:	e007      	b.n	8049b72 <__sfputs_r+0x22>
 8049b62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8049b66:	463a      	mov	r2, r7
 8049b68:	4630      	mov	r0, r6
 8049b6a:	f7ff ffda 	bl	8049b22 <__sfputc_r>
 8049b6e:	1c43      	adds	r3, r0, #1
 8049b70:	d1f3      	bne.n	8049b5a <__sfputs_r+0xa>
 8049b72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08049b74 <_vfiprintf_r>:
 8049b74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8049b78:	460d      	mov	r5, r1
 8049b7a:	b09d      	sub	sp, #116	; 0x74
 8049b7c:	4614      	mov	r4, r2
 8049b7e:	4698      	mov	r8, r3
 8049b80:	4606      	mov	r6, r0
 8049b82:	b118      	cbz	r0, 8049b8c <_vfiprintf_r+0x18>
 8049b84:	6983      	ldr	r3, [r0, #24]
 8049b86:	b90b      	cbnz	r3, 8049b8c <_vfiprintf_r+0x18>
 8049b88:	f7fd f9ee 	bl	8046f68 <__sinit>
 8049b8c:	4b89      	ldr	r3, [pc, #548]	; (8049db4 <_vfiprintf_r+0x240>)
 8049b8e:	429d      	cmp	r5, r3
 8049b90:	d11b      	bne.n	8049bca <_vfiprintf_r+0x56>
 8049b92:	6875      	ldr	r5, [r6, #4]
 8049b94:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8049b96:	07d9      	lsls	r1, r3, #31
 8049b98:	d405      	bmi.n	8049ba6 <_vfiprintf_r+0x32>
 8049b9a:	89ab      	ldrh	r3, [r5, #12]
 8049b9c:	059a      	lsls	r2, r3, #22
 8049b9e:	d402      	bmi.n	8049ba6 <_vfiprintf_r+0x32>
 8049ba0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8049ba2:	f7fd faa4 	bl	80470ee <__retarget_lock_acquire_recursive>
 8049ba6:	89ab      	ldrh	r3, [r5, #12]
 8049ba8:	071b      	lsls	r3, r3, #28
 8049baa:	d501      	bpl.n	8049bb0 <_vfiprintf_r+0x3c>
 8049bac:	692b      	ldr	r3, [r5, #16]
 8049bae:	b9eb      	cbnz	r3, 8049bec <_vfiprintf_r+0x78>
 8049bb0:	4629      	mov	r1, r5
 8049bb2:	4630      	mov	r0, r6
 8049bb4:	f7fe f96a 	bl	8047e8c <__swsetup_r>
 8049bb8:	b1c0      	cbz	r0, 8049bec <_vfiprintf_r+0x78>
 8049bba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8049bbc:	07dc      	lsls	r4, r3, #31
 8049bbe:	d50e      	bpl.n	8049bde <_vfiprintf_r+0x6a>
 8049bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8049bc4:	b01d      	add	sp, #116	; 0x74
 8049bc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8049bca:	4b7b      	ldr	r3, [pc, #492]	; (8049db8 <_vfiprintf_r+0x244>)
 8049bcc:	429d      	cmp	r5, r3
 8049bce:	d101      	bne.n	8049bd4 <_vfiprintf_r+0x60>
 8049bd0:	68b5      	ldr	r5, [r6, #8]
 8049bd2:	e7df      	b.n	8049b94 <_vfiprintf_r+0x20>
 8049bd4:	4b79      	ldr	r3, [pc, #484]	; (8049dbc <_vfiprintf_r+0x248>)
 8049bd6:	429d      	cmp	r5, r3
 8049bd8:	bf08      	it	eq
 8049bda:	68f5      	ldreq	r5, [r6, #12]
 8049bdc:	e7da      	b.n	8049b94 <_vfiprintf_r+0x20>
 8049bde:	89ab      	ldrh	r3, [r5, #12]
 8049be0:	0598      	lsls	r0, r3, #22
 8049be2:	d4ed      	bmi.n	8049bc0 <_vfiprintf_r+0x4c>
 8049be4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8049be6:	f7fd fa83 	bl	80470f0 <__retarget_lock_release_recursive>
 8049bea:	e7e9      	b.n	8049bc0 <_vfiprintf_r+0x4c>
 8049bec:	2300      	movs	r3, #0
 8049bee:	9309      	str	r3, [sp, #36]	; 0x24
 8049bf0:	2320      	movs	r3, #32
 8049bf2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8049bf6:	f8cd 800c 	str.w	r8, [sp, #12]
 8049bfa:	2330      	movs	r3, #48	; 0x30
 8049bfc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8049dc0 <_vfiprintf_r+0x24c>
 8049c00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8049c04:	f04f 0901 	mov.w	r9, #1
 8049c08:	4623      	mov	r3, r4
 8049c0a:	469a      	mov	sl, r3
 8049c0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8049c10:	b10a      	cbz	r2, 8049c16 <_vfiprintf_r+0xa2>
 8049c12:	2a25      	cmp	r2, #37	; 0x25
 8049c14:	d1f9      	bne.n	8049c0a <_vfiprintf_r+0x96>
 8049c16:	ebba 0b04 	subs.w	fp, sl, r4
 8049c1a:	d00b      	beq.n	8049c34 <_vfiprintf_r+0xc0>
 8049c1c:	465b      	mov	r3, fp
 8049c1e:	4622      	mov	r2, r4
 8049c20:	4629      	mov	r1, r5
 8049c22:	4630      	mov	r0, r6
 8049c24:	f7ff ff94 	bl	8049b50 <__sfputs_r>
 8049c28:	3001      	adds	r0, #1
 8049c2a:	f000 80aa 	beq.w	8049d82 <_vfiprintf_r+0x20e>
 8049c2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8049c30:	445a      	add	r2, fp
 8049c32:	9209      	str	r2, [sp, #36]	; 0x24
 8049c34:	f89a 3000 	ldrb.w	r3, [sl]
 8049c38:	2b00      	cmp	r3, #0
 8049c3a:	f000 80a2 	beq.w	8049d82 <_vfiprintf_r+0x20e>
 8049c3e:	2300      	movs	r3, #0
 8049c40:	f04f 32ff 	mov.w	r2, #4294967295
 8049c44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8049c48:	f10a 0a01 	add.w	sl, sl, #1
 8049c4c:	9304      	str	r3, [sp, #16]
 8049c4e:	9307      	str	r3, [sp, #28]
 8049c50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8049c54:	931a      	str	r3, [sp, #104]	; 0x68
 8049c56:	4654      	mov	r4, sl
 8049c58:	2205      	movs	r2, #5
 8049c5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8049c5e:	4858      	ldr	r0, [pc, #352]	; (8049dc0 <_vfiprintf_r+0x24c>)
 8049c60:	f7f6 fac6 	bl	80401f0 <memchr>
 8049c64:	9a04      	ldr	r2, [sp, #16]
 8049c66:	b9d8      	cbnz	r0, 8049ca0 <_vfiprintf_r+0x12c>
 8049c68:	06d1      	lsls	r1, r2, #27
 8049c6a:	bf44      	itt	mi
 8049c6c:	2320      	movmi	r3, #32
 8049c6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8049c72:	0713      	lsls	r3, r2, #28
 8049c74:	bf44      	itt	mi
 8049c76:	232b      	movmi	r3, #43	; 0x2b
 8049c78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8049c7c:	f89a 3000 	ldrb.w	r3, [sl]
 8049c80:	2b2a      	cmp	r3, #42	; 0x2a
 8049c82:	d015      	beq.n	8049cb0 <_vfiprintf_r+0x13c>
 8049c84:	9a07      	ldr	r2, [sp, #28]
 8049c86:	4654      	mov	r4, sl
 8049c88:	2000      	movs	r0, #0
 8049c8a:	f04f 0c0a 	mov.w	ip, #10
 8049c8e:	4621      	mov	r1, r4
 8049c90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8049c94:	3b30      	subs	r3, #48	; 0x30
 8049c96:	2b09      	cmp	r3, #9
 8049c98:	d94e      	bls.n	8049d38 <_vfiprintf_r+0x1c4>
 8049c9a:	b1b0      	cbz	r0, 8049cca <_vfiprintf_r+0x156>
 8049c9c:	9207      	str	r2, [sp, #28]
 8049c9e:	e014      	b.n	8049cca <_vfiprintf_r+0x156>
 8049ca0:	eba0 0308 	sub.w	r3, r0, r8
 8049ca4:	fa09 f303 	lsl.w	r3, r9, r3
 8049ca8:	4313      	orrs	r3, r2
 8049caa:	9304      	str	r3, [sp, #16]
 8049cac:	46a2      	mov	sl, r4
 8049cae:	e7d2      	b.n	8049c56 <_vfiprintf_r+0xe2>
 8049cb0:	9b03      	ldr	r3, [sp, #12]
 8049cb2:	1d19      	adds	r1, r3, #4
 8049cb4:	681b      	ldr	r3, [r3, #0]
 8049cb6:	9103      	str	r1, [sp, #12]
 8049cb8:	2b00      	cmp	r3, #0
 8049cba:	bfbb      	ittet	lt
 8049cbc:	425b      	neglt	r3, r3
 8049cbe:	f042 0202 	orrlt.w	r2, r2, #2
 8049cc2:	9307      	strge	r3, [sp, #28]
 8049cc4:	9307      	strlt	r3, [sp, #28]
 8049cc6:	bfb8      	it	lt
 8049cc8:	9204      	strlt	r2, [sp, #16]
 8049cca:	7823      	ldrb	r3, [r4, #0]
 8049ccc:	2b2e      	cmp	r3, #46	; 0x2e
 8049cce:	d10c      	bne.n	8049cea <_vfiprintf_r+0x176>
 8049cd0:	7863      	ldrb	r3, [r4, #1]
 8049cd2:	2b2a      	cmp	r3, #42	; 0x2a
 8049cd4:	d135      	bne.n	8049d42 <_vfiprintf_r+0x1ce>
 8049cd6:	9b03      	ldr	r3, [sp, #12]
 8049cd8:	1d1a      	adds	r2, r3, #4
 8049cda:	681b      	ldr	r3, [r3, #0]
 8049cdc:	9203      	str	r2, [sp, #12]
 8049cde:	2b00      	cmp	r3, #0
 8049ce0:	bfb8      	it	lt
 8049ce2:	f04f 33ff 	movlt.w	r3, #4294967295
 8049ce6:	3402      	adds	r4, #2
 8049ce8:	9305      	str	r3, [sp, #20]
 8049cea:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8049dd0 <_vfiprintf_r+0x25c>
 8049cee:	7821      	ldrb	r1, [r4, #0]
 8049cf0:	2203      	movs	r2, #3
 8049cf2:	4650      	mov	r0, sl
 8049cf4:	f7f6 fa7c 	bl	80401f0 <memchr>
 8049cf8:	b140      	cbz	r0, 8049d0c <_vfiprintf_r+0x198>
 8049cfa:	2340      	movs	r3, #64	; 0x40
 8049cfc:	eba0 000a 	sub.w	r0, r0, sl
 8049d00:	fa03 f000 	lsl.w	r0, r3, r0
 8049d04:	9b04      	ldr	r3, [sp, #16]
 8049d06:	4303      	orrs	r3, r0
 8049d08:	3401      	adds	r4, #1
 8049d0a:	9304      	str	r3, [sp, #16]
 8049d0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8049d10:	482c      	ldr	r0, [pc, #176]	; (8049dc4 <_vfiprintf_r+0x250>)
 8049d12:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8049d16:	2206      	movs	r2, #6
 8049d18:	f7f6 fa6a 	bl	80401f0 <memchr>
 8049d1c:	2800      	cmp	r0, #0
 8049d1e:	d03f      	beq.n	8049da0 <_vfiprintf_r+0x22c>
 8049d20:	4b29      	ldr	r3, [pc, #164]	; (8049dc8 <_vfiprintf_r+0x254>)
 8049d22:	bb1b      	cbnz	r3, 8049d6c <_vfiprintf_r+0x1f8>
 8049d24:	9b03      	ldr	r3, [sp, #12]
 8049d26:	3307      	adds	r3, #7
 8049d28:	f023 0307 	bic.w	r3, r3, #7
 8049d2c:	3308      	adds	r3, #8
 8049d2e:	9303      	str	r3, [sp, #12]
 8049d30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8049d32:	443b      	add	r3, r7
 8049d34:	9309      	str	r3, [sp, #36]	; 0x24
 8049d36:	e767      	b.n	8049c08 <_vfiprintf_r+0x94>
 8049d38:	fb0c 3202 	mla	r2, ip, r2, r3
 8049d3c:	460c      	mov	r4, r1
 8049d3e:	2001      	movs	r0, #1
 8049d40:	e7a5      	b.n	8049c8e <_vfiprintf_r+0x11a>
 8049d42:	2300      	movs	r3, #0
 8049d44:	3401      	adds	r4, #1
 8049d46:	9305      	str	r3, [sp, #20]
 8049d48:	4619      	mov	r1, r3
 8049d4a:	f04f 0c0a 	mov.w	ip, #10
 8049d4e:	4620      	mov	r0, r4
 8049d50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8049d54:	3a30      	subs	r2, #48	; 0x30
 8049d56:	2a09      	cmp	r2, #9
 8049d58:	d903      	bls.n	8049d62 <_vfiprintf_r+0x1ee>
 8049d5a:	2b00      	cmp	r3, #0
 8049d5c:	d0c5      	beq.n	8049cea <_vfiprintf_r+0x176>
 8049d5e:	9105      	str	r1, [sp, #20]
 8049d60:	e7c3      	b.n	8049cea <_vfiprintf_r+0x176>
 8049d62:	fb0c 2101 	mla	r1, ip, r1, r2
 8049d66:	4604      	mov	r4, r0
 8049d68:	2301      	movs	r3, #1
 8049d6a:	e7f0      	b.n	8049d4e <_vfiprintf_r+0x1da>
 8049d6c:	ab03      	add	r3, sp, #12
 8049d6e:	9300      	str	r3, [sp, #0]
 8049d70:	462a      	mov	r2, r5
 8049d72:	4b16      	ldr	r3, [pc, #88]	; (8049dcc <_vfiprintf_r+0x258>)
 8049d74:	a904      	add	r1, sp, #16
 8049d76:	4630      	mov	r0, r6
 8049d78:	f7fd fb06 	bl	8047388 <_printf_float>
 8049d7c:	4607      	mov	r7, r0
 8049d7e:	1c78      	adds	r0, r7, #1
 8049d80:	d1d6      	bne.n	8049d30 <_vfiprintf_r+0x1bc>
 8049d82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8049d84:	07d9      	lsls	r1, r3, #31
 8049d86:	d405      	bmi.n	8049d94 <_vfiprintf_r+0x220>
 8049d88:	89ab      	ldrh	r3, [r5, #12]
 8049d8a:	059a      	lsls	r2, r3, #22
 8049d8c:	d402      	bmi.n	8049d94 <_vfiprintf_r+0x220>
 8049d8e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8049d90:	f7fd f9ae 	bl	80470f0 <__retarget_lock_release_recursive>
 8049d94:	89ab      	ldrh	r3, [r5, #12]
 8049d96:	065b      	lsls	r3, r3, #25
 8049d98:	f53f af12 	bmi.w	8049bc0 <_vfiprintf_r+0x4c>
 8049d9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8049d9e:	e711      	b.n	8049bc4 <_vfiprintf_r+0x50>
 8049da0:	ab03      	add	r3, sp, #12
 8049da2:	9300      	str	r3, [sp, #0]
 8049da4:	462a      	mov	r2, r5
 8049da6:	4b09      	ldr	r3, [pc, #36]	; (8049dcc <_vfiprintf_r+0x258>)
 8049da8:	a904      	add	r1, sp, #16
 8049daa:	4630      	mov	r0, r6
 8049dac:	f7fd fd90 	bl	80478d0 <_printf_i>
 8049db0:	e7e4      	b.n	8049d7c <_vfiprintf_r+0x208>
 8049db2:	bf00      	nop
 8049db4:	0804a020 	.word	0x0804a020
 8049db8:	0804a040 	.word	0x0804a040
 8049dbc:	0804a000 	.word	0x0804a000
 8049dc0:	0804a284 	.word	0x0804a284
 8049dc4:	0804a28e 	.word	0x0804a28e
 8049dc8:	08047389 	.word	0x08047389
 8049dcc:	08049b51 	.word	0x08049b51
 8049dd0:	0804a28a 	.word	0x0804a28a

08049dd4 <__ascii_wctomb>:
 8049dd4:	b149      	cbz	r1, 8049dea <__ascii_wctomb+0x16>
 8049dd6:	2aff      	cmp	r2, #255	; 0xff
 8049dd8:	bf85      	ittet	hi
 8049dda:	238a      	movhi	r3, #138	; 0x8a
 8049ddc:	6003      	strhi	r3, [r0, #0]
 8049dde:	700a      	strbls	r2, [r1, #0]
 8049de0:	f04f 30ff 	movhi.w	r0, #4294967295
 8049de4:	bf98      	it	ls
 8049de6:	2001      	movls	r0, #1
 8049de8:	4770      	bx	lr
 8049dea:	4608      	mov	r0, r1
 8049dec:	4770      	bx	lr

08049dee <abort>:
 8049dee:	b508      	push	{r3, lr}
 8049df0:	2006      	movs	r0, #6
 8049df2:	f000 f833 	bl	8049e5c <raise>
 8049df6:	2001      	movs	r0, #1
 8049df8:	f7f8 fc2a 	bl	8042650 <_exit>

08049dfc <_malloc_usable_size_r>:
 8049dfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8049e00:	1f18      	subs	r0, r3, #4
 8049e02:	2b00      	cmp	r3, #0
 8049e04:	bfbc      	itt	lt
 8049e06:	580b      	ldrlt	r3, [r1, r0]
 8049e08:	18c0      	addlt	r0, r0, r3
 8049e0a:	4770      	bx	lr

08049e0c <_raise_r>:
 8049e0c:	291f      	cmp	r1, #31
 8049e0e:	b538      	push	{r3, r4, r5, lr}
 8049e10:	4604      	mov	r4, r0
 8049e12:	460d      	mov	r5, r1
 8049e14:	d904      	bls.n	8049e20 <_raise_r+0x14>
 8049e16:	2316      	movs	r3, #22
 8049e18:	6003      	str	r3, [r0, #0]
 8049e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8049e1e:	bd38      	pop	{r3, r4, r5, pc}
 8049e20:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8049e22:	b112      	cbz	r2, 8049e2a <_raise_r+0x1e>
 8049e24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8049e28:	b94b      	cbnz	r3, 8049e3e <_raise_r+0x32>
 8049e2a:	4620      	mov	r0, r4
 8049e2c:	f000 f830 	bl	8049e90 <_getpid_r>
 8049e30:	462a      	mov	r2, r5
 8049e32:	4601      	mov	r1, r0
 8049e34:	4620      	mov	r0, r4
 8049e36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8049e3a:	f000 b817 	b.w	8049e6c <_kill_r>
 8049e3e:	2b01      	cmp	r3, #1
 8049e40:	d00a      	beq.n	8049e58 <_raise_r+0x4c>
 8049e42:	1c59      	adds	r1, r3, #1
 8049e44:	d103      	bne.n	8049e4e <_raise_r+0x42>
 8049e46:	2316      	movs	r3, #22
 8049e48:	6003      	str	r3, [r0, #0]
 8049e4a:	2001      	movs	r0, #1
 8049e4c:	e7e7      	b.n	8049e1e <_raise_r+0x12>
 8049e4e:	2400      	movs	r4, #0
 8049e50:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8049e54:	4628      	mov	r0, r5
 8049e56:	4798      	blx	r3
 8049e58:	2000      	movs	r0, #0
 8049e5a:	e7e0      	b.n	8049e1e <_raise_r+0x12>

08049e5c <raise>:
 8049e5c:	4b02      	ldr	r3, [pc, #8]	; (8049e68 <raise+0xc>)
 8049e5e:	4601      	mov	r1, r0
 8049e60:	6818      	ldr	r0, [r3, #0]
 8049e62:	f7ff bfd3 	b.w	8049e0c <_raise_r>
 8049e66:	bf00      	nop
 8049e68:	20000010 	.word	0x20000010

08049e6c <_kill_r>:
 8049e6c:	b538      	push	{r3, r4, r5, lr}
 8049e6e:	4d07      	ldr	r5, [pc, #28]	; (8049e8c <_kill_r+0x20>)
 8049e70:	2300      	movs	r3, #0
 8049e72:	4604      	mov	r4, r0
 8049e74:	4608      	mov	r0, r1
 8049e76:	4611      	mov	r1, r2
 8049e78:	602b      	str	r3, [r5, #0]
 8049e7a:	f7f8 fbd9 	bl	8042630 <_kill>
 8049e7e:	1c43      	adds	r3, r0, #1
 8049e80:	d102      	bne.n	8049e88 <_kill_r+0x1c>
 8049e82:	682b      	ldr	r3, [r5, #0]
 8049e84:	b103      	cbz	r3, 8049e88 <_kill_r+0x1c>
 8049e86:	6023      	str	r3, [r4, #0]
 8049e88:	bd38      	pop	{r3, r4, r5, pc}
 8049e8a:	bf00      	nop
 8049e8c:	200055e4 	.word	0x200055e4

08049e90 <_getpid_r>:
 8049e90:	f7f8 bbc6 	b.w	8042620 <_getpid>

08049e94 <_init>:
 8049e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8049e96:	bf00      	nop
 8049e98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8049e9a:	bc08      	pop	{r3}
 8049e9c:	469e      	mov	lr, r3
 8049e9e:	4770      	bx	lr

08049ea0 <_fini>:
 8049ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8049ea2:	bf00      	nop
 8049ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8049ea6:	bc08      	pop	{r3}
 8049ea8:	469e      	mov	lr, r3
 8049eaa:	4770      	bx	lr
