<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>asynchronous VLSI architecture | Genetic Logic Lab</title><link>/tag/asynchronous-vlsi-architecture/</link><atom:link href="/tag/asynchronous-vlsi-architecture/index.xml" rel="self" type="application/rss+xml"/><description>asynchronous VLSI architecture</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Tue, 01 Apr 1997 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>asynchronous VLSI architecture</title><link>/tag/asynchronous-vlsi-architecture/</link></image><item><title>An Asynchronous Implementation of the Maxlist Algorithm</title><link>/publication/asynchronous-implementation-maxlist-myers-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>/publication/asynchronous-implementation-maxlist-myers-1997/</guid><description/></item></channel></rss>