{"vcs1":{"timestamp_begin":1700209596.685202852, "rt":9.47, "ut":8.52, "st":0.63}}
{"vcselab":{"timestamp_begin":1700209606.250292572, "rt":1.26, "ut":0.39, "st":0.20}}
{"link":{"timestamp_begin":1700209607.593165073, "rt":0.44, "ut":0.18, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700209595.970185342}
{"VCS_COMP_START_TIME": 1700209595.970185342}
{"VCS_COMP_END_TIME": 1700209616.017602659}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 369528}}
{"stitch_vcselab": {"peak_mem": 239972}}
