#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 10 11:52:53 2022
# Process ID: 80870
# Current directory: /mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.runs/impl_1
# Command line: vivado -log AppCombi_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source AppCombi_top.tcl -notrace
# Log file: /mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.runs/impl_1/AppCombi_top.vdi
# Journal file: /mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source AppCombi_top.tcl -notrace
Command: link_design -top AppCombi_top -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2400.922 ; gain = 0.000 ; free physical = 1041 ; free virtual = 3350
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'led6_g'. [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2424.656 ; gain = 0.000 ; free physical = 942 ; free virtual = 3251
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2424.656 ; gain = 24.176 ; free physical = 941 ; free virtual = 3250
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2456.672 ; gain = 32.016 ; free physical = 932 ; free virtual = 3242

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e9c87390

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2685.594 ; gain = 228.922 ; free physical = 523 ; free virtual = 2859

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e9c87390

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2853.594 ; gain = 0.000 ; free physical = 338 ; free virtual = 2675
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e9c87390

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2853.594 ; gain = 0.000 ; free physical = 338 ; free virtual = 2675
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2203b5155

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2853.594 ; gain = 0.000 ; free physical = 338 ; free virtual = 2675
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2203b5155

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2853.594 ; gain = 0.000 ; free physical = 338 ; free virtual = 2675
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2203b5155

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2853.594 ; gain = 0.000 ; free physical = 338 ; free virtual = 2675
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2203b5155

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2853.594 ; gain = 0.000 ; free physical = 338 ; free virtual = 2675
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.594 ; gain = 0.000 ; free physical = 339 ; free virtual = 2675
Ending Logic Optimization Task | Checksum: 1079110d9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2853.594 ; gain = 0.000 ; free physical = 339 ; free virtual = 2675

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1079110d9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2853.594 ; gain = 0.000 ; free physical = 337 ; free virtual = 2675

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1079110d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.594 ; gain = 0.000 ; free physical = 337 ; free virtual = 2675

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.594 ; gain = 0.000 ; free physical = 337 ; free virtual = 2675
Ending Netlist Obfuscation Task | Checksum: 1079110d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2853.594 ; gain = 0.000 ; free physical = 337 ; free virtual = 2675
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2853.594 ; gain = 428.938 ; free physical = 337 ; free virtual = 2675
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2893.613 ; gain = 0.000 ; free physical = 332 ; free virtual = 2672
INFO: [Common 17-1381] The checkpoint '/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.runs/impl_1/AppCombi_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file AppCombi_top_drc_opted.rpt -pb AppCombi_top_drc_opted.pb -rpx AppCombi_top_drc_opted.rpx
Command: report_drc -file AppCombi_top_drc_opted.rpt -pb AppCombi_top_drc_opted.pb -rpx AppCombi_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.runs/impl_1/AppCombi_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 237 ; free virtual = 2603
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f5f40118

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 237 ; free virtual = 2603
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 237 ; free virtual = 2603

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a4097a76

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 262 ; free virtual = 2632

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22ff7dcef

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 275 ; free virtual = 2646

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22ff7dcef

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 275 ; free virtual = 2646
Phase 1 Placer Initialization | Checksum: 22ff7dcef

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 275 ; free virtual = 2647

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e7925a7a

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 275 ; free virtual = 2647

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 201b67e48

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 275 ; free virtual = 2647

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 243 ; free virtual = 2619

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 24e709fb3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 243 ; free virtual = 2619
Phase 2.3 Global Placement Core | Checksum: 20bdebca8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 243 ; free virtual = 2619
Phase 2 Global Placement | Checksum: 20bdebca8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 243 ; free virtual = 2619

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23bd18b8b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 243 ; free virtual = 2619

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1faa3eec8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 263 ; free virtual = 2639

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1786af2e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 263 ; free virtual = 2639

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1786af2e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 263 ; free virtual = 2639

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13c609fcc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 261 ; free virtual = 2638

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ef3631b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 261 ; free virtual = 2638

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ef3631b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 261 ; free virtual = 2638
Phase 3 Detail Placement | Checksum: 1ef3631b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 261 ; free virtual = 2638

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a1eda98c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.508 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: e4bb03a8

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 261 ; free virtual = 2638
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15987dda7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 261 ; free virtual = 2638
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a1eda98c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 261 ; free virtual = 2638
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.508. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 261 ; free virtual = 2638
Phase 4.1 Post Commit Optimization | Checksum: 226b2d206

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 261 ; free virtual = 2638

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 226b2d206

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 261 ; free virtual = 2638

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 226b2d206

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 261 ; free virtual = 2638
Phase 4.3 Placer Reporting | Checksum: 226b2d206

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 261 ; free virtual = 2638

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 261 ; free virtual = 2638

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 261 ; free virtual = 2638
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 280aeed45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 261 ; free virtual = 2638
Ending Placer Task | Checksum: 1a1e6e925

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 261 ; free virtual = 2638
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 260 ; free virtual = 2638
INFO: [Common 17-1381] The checkpoint '/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.runs/impl_1/AppCombi_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file AppCombi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 251 ; free virtual = 2629
INFO: [runtcl-4] Executing : report_utilization -file AppCombi_top_utilization_placed.rpt -pb AppCombi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file AppCombi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 258 ; free virtual = 2636
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 224 ; free virtual = 2603
INFO: [Common 17-1381] The checkpoint '/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.runs/impl_1/AppCombi_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: cecfb5a5 ConstDB: 0 ShapeSum: d3173380 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16bafe7b9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 161 ; free virtual = 2541
Post Restoration Checksum: NetGraph: fc39f0a3 NumContArr: 6f75f716 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16bafe7b9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 161 ; free virtual = 2541

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16bafe7b9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 144 ; free virtual = 2525

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16bafe7b9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 144 ; free virtual = 2525
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ebc0131f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 138 ; free virtual = 2520
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.405  | TNS=0.000  | WHS=-0.113 | THS=-0.182 |

Phase 2 Router Initialization | Checksum: 176aa4e49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2993.969 ; gain = 0.000 ; free physical = 138 ; free virtual = 2520

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000281532 %
  Global Horizontal Routing Utilization  = 0.000229779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 101
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 100
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 176aa4e49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.906 ; gain = 1.938 ; free physical = 138 ; free virtual = 2520
Phase 3 Initial Routing | Checksum: 272b24e37

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.906 ; gain = 1.938 ; free physical = 139 ; free virtual = 2521

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.359  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 167b9045f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.906 ; gain = 1.938 ; free physical = 139 ; free virtual = 2521

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.359  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ed929551

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.906 ; gain = 1.938 ; free physical = 139 ; free virtual = 2521
Phase 4 Rip-up And Reroute | Checksum: ed929551

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.906 ; gain = 1.938 ; free physical = 139 ; free virtual = 2521

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ed929551

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.906 ; gain = 1.938 ; free physical = 139 ; free virtual = 2521

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ed929551

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.906 ; gain = 1.938 ; free physical = 139 ; free virtual = 2521
Phase 5 Delay and Skew Optimization | Checksum: ed929551

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.906 ; gain = 1.938 ; free physical = 139 ; free virtual = 2521

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 162877c66

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.906 ; gain = 1.938 ; free physical = 139 ; free virtual = 2521
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.508  | TNS=0.000  | WHS=0.181  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1afabd3e4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.906 ; gain = 1.938 ; free physical = 139 ; free virtual = 2521
Phase 6 Post Hold Fix | Checksum: 1afabd3e4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.906 ; gain = 1.938 ; free physical = 139 ; free virtual = 2521

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.110642 %
  Global Horizontal Routing Utilization  = 0.0349265 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 137cc7b20

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.906 ; gain = 1.938 ; free physical = 139 ; free virtual = 2521

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 137cc7b20

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.906 ; gain = 1.938 ; free physical = 137 ; free virtual = 2519

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12c173c6d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.906 ; gain = 1.938 ; free physical = 137 ; free virtual = 2519

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.508  | TNS=0.000  | WHS=0.181  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12c173c6d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.906 ; gain = 1.938 ; free physical = 138 ; free virtual = 2520
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.906 ; gain = 1.938 ; free physical = 154 ; free virtual = 2537

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2995.906 ; gain = 1.938 ; free physical = 154 ; free virtual = 2537
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3009.848 ; gain = 5.938 ; free physical = 152 ; free virtual = 2536
INFO: [Common 17-1381] The checkpoint '/mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.runs/impl_1/AppCombi_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file AppCombi_top_drc_routed.rpt -pb AppCombi_top_drc_routed.pb -rpx AppCombi_top_drc_routed.rpx
Command: report_drc -file AppCombi_top_drc_routed.rpt -pb AppCombi_top_drc_routed.pb -rpx AppCombi_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.runs/impl_1/AppCombi_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file AppCombi_top_methodology_drc_routed.rpt -pb AppCombi_top_methodology_drc_routed.pb -rpx AppCombi_top_methodology_drc_routed.rpx
Command: report_methodology -file AppCombi_top_methodology_drc_routed.rpt -pb AppCombi_top_methodology_drc_routed.pb -rpx AppCombi_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /mnt/home/gegi/usager/rouy2404/Bureau/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.runs/impl_1/AppCombi_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file AppCombi_top_power_routed.rpt -pb AppCombi_top_power_summary_routed.pb -rpx AppCombi_top_power_routed.rpx
Command: report_power -file AppCombi_top_power_routed.rpt -pb AppCombi_top_power_summary_routed.pb -rpx AppCombi_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file AppCombi_top_route_status.rpt -pb AppCombi_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file AppCombi_top_timing_summary_routed.rpt -pb AppCombi_top_timing_summary_routed.pb -rpx AppCombi_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file AppCombi_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file AppCombi_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file AppCombi_top_bus_skew_routed.rpt -pb AppCombi_top_bus_skew_routed.pb -rpx AppCombi_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force AppCombi_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./AppCombi_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 3361.453 ; gain = 274.062 ; free physical = 473 ; free virtual = 2561
INFO: [Common 17-206] Exiting Vivado at Tue May 10 11:54:04 2022...
