// Seed: 1172315470
module module_0 (
    input  tri1 id_0,
    output tri0 id_1,
    input  tri0 id_2,
    output tri1 id_3
);
  wire id_5, id_6;
  logic id_7;
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_35 = 32'd34
) (
    input supply1 id_0,
    input supply1 id_1,
    input tri id_2,
    input tri id_3,
    output uwire id_4,
    input wire id_5,
    input wor id_6,
    output supply1 id_7,
    output tri0 id_8,
    input wand id_9,
    input wire id_10,
    input uwire id_11,
    output wor id_12,
    output uwire id_13,
    input wand id_14,
    output supply1 id_15,
    input wire id_16,
    input wire id_17,
    output tri1 id_18,
    output supply1 id_19,
    output wor id_20,
    input wor id_21,
    inout uwire id_22,
    output tri0 id_23,
    output supply1 id_24,
    output tri id_25,
    input wor id_26,
    input supply0 id_27,
    input supply0 id_28,
    input supply0 id_29,
    input tri0 id_30,
    output tri0 id_31,
    input uwire id_32,
    output wire id_33,
    input uwire id_34,
    input uwire _id_35,
    output wor id_36
);
  assign id_31 = id_3;
  xor primCall (
      id_8,
      id_5,
      id_28,
      id_6,
      id_3,
      id_0,
      id_14,
      id_22,
      id_10,
      id_38,
      id_2,
      id_26,
      id_30,
      id_34,
      id_1,
      id_21,
      id_39,
      id_17,
      id_9,
      id_32,
      id_11,
      id_29,
      id_16,
      id_27
  );
  wire id_38;
  wire [id_35 : 1] id_39;
  assign id_31 = (id_28);
  module_0 modCall_1 (
      id_6,
      id_12,
      id_17,
      id_8
  );
endmodule
