Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 22 21:53:04 2023
| Host         : LAPTOP-UHL51CUR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Computer_timing_summary_routed.rpt -pb Computer_timing_summary_routed.pb -rpx Computer_timing_summary_routed.rpx -warn_on_violation
| Design       : Computer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1409 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 1406 register/latch pins with no clock driven by root clock pin: clkdiv_reg[0]/Q (HIGH)

 There are 1406 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: myIFID/InstructionOut_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: myIFID/InstructionOut_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: myIFID/InstructionOut_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: myIFID/InstructionOut_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mySeg7x16/cnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mySeg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3850 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.495        0.000                      0                   48        0.090        0.000                      0                   48       49.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.495        0.000                      0                   48        0.090        0.000                      0                   48       49.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.495ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.234ns (35.648%)  route 2.228ns (64.352%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.602     5.204    mySeg7x16/clk_IBUF_BUFG
    SLICE_X45Y127        FDCE                                         r  mySeg7x16/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDCE (Prop_fdce_C_Q)         0.419     5.623 r  mySeg7x16/i_data_store_reg[31]/Q
                         net (fo=1, routed)           1.206     6.829    mySeg7x16/data3[7]
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.299     7.128 r  mySeg7x16/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     7.128    mySeg7x16/o_seg_r[6]_i_7_n_0
    SLICE_X45Y123        MUXF7 (Prop_muxf7_I1_O)      0.217     7.345 r  mySeg7x16/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.022     8.367    mySeg7x16/o_seg_r_reg[6]_i_2_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I0_O)        0.299     8.666 r  mySeg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.666    mySeg7x16/o_seg_r[2]_i_1_n_0
    SLICE_X43Y123        FDPE                                         r  mySeg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.484   104.906    mySeg7x16/clk_IBUF_BUFG
    SLICE_X43Y123        FDPE                                         r  mySeg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X43Y123        FDPE (Setup_fdpe_C_D)        0.031   105.161    mySeg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.161    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                 96.495    

Slack (MET) :             96.509ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 1.264ns (36.201%)  route 2.228ns (63.799%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.602     5.204    mySeg7x16/clk_IBUF_BUFG
    SLICE_X45Y127        FDCE                                         r  mySeg7x16/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDCE (Prop_fdce_C_Q)         0.419     5.623 r  mySeg7x16/i_data_store_reg[31]/Q
                         net (fo=1, routed)           1.206     6.829    mySeg7x16/data3[7]
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.299     7.128 r  mySeg7x16/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     7.128    mySeg7x16/o_seg_r[6]_i_7_n_0
    SLICE_X45Y123        MUXF7 (Prop_muxf7_I1_O)      0.217     7.345 r  mySeg7x16/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.022     8.367    mySeg7x16/o_seg_r_reg[6]_i_2_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I0_O)        0.329     8.696 r  mySeg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.696    mySeg7x16/o_seg_r[6]_i_1_n_0
    SLICE_X43Y123        FDPE                                         r  mySeg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.484   104.906    mySeg7x16/clk_IBUF_BUFG
    SLICE_X43Y123        FDPE                                         r  mySeg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X43Y123        FDPE (Setup_fdpe_C_D)        0.075   105.205    mySeg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.205    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                 96.509    

Slack (MET) :             96.799ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 1.254ns (39.605%)  route 1.912ns (60.395%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.610     5.212    mySeg7x16/clk_IBUF_BUFG
    SLICE_X45Y117        FDCE                                         r  mySeg7x16/i_data_store_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDCE (Prop_fdce_C_Q)         0.419     5.631 f  mySeg7x16/i_data_store_reg[1]/Q
                         net (fo=1, routed)           1.255     6.886    mySeg7x16/i_data_store_reg_n_0_[1]
    SLICE_X44Y124        LUT6 (Prop_lut6_I5_O)        0.299     7.185 f  mySeg7x16/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     7.185    mySeg7x16/o_seg_r[6]_i_12_n_0
    SLICE_X44Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     7.423 f  mySeg7x16/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           0.657     8.081    mySeg7x16/o_seg_r_reg[6]_i_5_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I1_O)        0.298     8.379 r  mySeg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.379    mySeg7x16/o_seg_r[4]_i_1_n_0
    SLICE_X43Y123        FDPE                                         r  mySeg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.484   104.906    mySeg7x16/clk_IBUF_BUFG
    SLICE_X43Y123        FDPE                                         r  mySeg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.275   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X43Y123        FDPE (Setup_fdpe_C_D)        0.032   105.178    mySeg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.178    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                 96.799    

Slack (MET) :             96.845ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 1.254ns (40.223%)  route 1.864ns (59.777%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.610     5.212    mySeg7x16/clk_IBUF_BUFG
    SLICE_X45Y117        FDCE                                         r  mySeg7x16/i_data_store_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  mySeg7x16/i_data_store_reg[1]/Q
                         net (fo=1, routed)           1.255     6.886    mySeg7x16/i_data_store_reg_n_0_[1]
    SLICE_X44Y124        LUT6 (Prop_lut6_I5_O)        0.299     7.185 r  mySeg7x16/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     7.185    mySeg7x16/o_seg_r[6]_i_12_n_0
    SLICE_X44Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     7.423 r  mySeg7x16/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           0.609     8.032    mySeg7x16/o_seg_r_reg[6]_i_5_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.298     8.330 r  mySeg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.330    mySeg7x16/o_seg_r[0]_i_1_n_0
    SLICE_X43Y123        FDPE                                         r  mySeg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.484   104.906    mySeg7x16/clk_IBUF_BUFG
    SLICE_X43Y123        FDPE                                         r  mySeg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.275   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X43Y123        FDPE (Setup_fdpe_C_D)        0.029   105.175    mySeg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.175    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                 96.845    

Slack (MET) :             96.858ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 1.091ns (35.117%)  route 2.016ns (64.883%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.610     5.212    mySeg7x16/clk_IBUF_BUFG
    SLICE_X45Y117        FDCE                                         r  mySeg7x16/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDCE (Prop_fdce_C_Q)         0.456     5.668 r  mySeg7x16/i_data_store_reg[0]/Q
                         net (fo=1, routed)           1.185     6.853    mySeg7x16/i_data_store_reg_n_0_[0]
    SLICE_X44Y123        LUT6 (Prop_lut6_I5_O)        0.124     6.977 r  mySeg7x16/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     6.977    mySeg7x16/o_seg_r[6]_i_8_n_0
    SLICE_X44Y123        MUXF7 (Prop_muxf7_I0_O)      0.212     7.189 r  mySeg7x16/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           0.831     8.020    mySeg7x16/o_seg_r_reg[6]_i_3_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.299     8.319 r  mySeg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.319    mySeg7x16/o_seg_r[1]_i_1_n_0
    SLICE_X43Y123        FDPE                                         r  mySeg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.484   104.906    mySeg7x16/clk_IBUF_BUFG
    SLICE_X43Y123        FDPE                                         r  mySeg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.275   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X43Y123        FDPE (Setup_fdpe_C_D)        0.031   105.177    mySeg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.177    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                 96.858    

Slack (MET) :             96.865ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.280ns (40.717%)  route 1.864ns (59.283%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.610     5.212    mySeg7x16/clk_IBUF_BUFG
    SLICE_X45Y117        FDCE                                         r  mySeg7x16/i_data_store_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  mySeg7x16/i_data_store_reg[1]/Q
                         net (fo=1, routed)           1.255     6.886    mySeg7x16/i_data_store_reg_n_0_[1]
    SLICE_X44Y124        LUT6 (Prop_lut6_I5_O)        0.299     7.185 r  mySeg7x16/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     7.185    mySeg7x16/o_seg_r[6]_i_12_n_0
    SLICE_X44Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     7.423 r  mySeg7x16/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           0.609     8.032    mySeg7x16/o_seg_r_reg[6]_i_5_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I3_O)        0.324     8.356 r  mySeg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.356    mySeg7x16/o_seg_r[5]_i_1_n_0
    SLICE_X43Y123        FDPE                                         r  mySeg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.484   104.906    mySeg7x16/clk_IBUF_BUFG
    SLICE_X43Y123        FDPE                                         r  mySeg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.275   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X43Y123        FDPE (Setup_fdpe_C_D)        0.075   105.221    mySeg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.221    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                 96.865    

Slack (MET) :             96.874ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 1.119ns (35.696%)  route 2.016ns (64.304%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.610     5.212    mySeg7x16/clk_IBUF_BUFG
    SLICE_X45Y117        FDCE                                         r  mySeg7x16/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDCE (Prop_fdce_C_Q)         0.456     5.668 r  mySeg7x16/i_data_store_reg[0]/Q
                         net (fo=1, routed)           1.185     6.853    mySeg7x16/i_data_store_reg_n_0_[0]
    SLICE_X44Y123        LUT6 (Prop_lut6_I5_O)        0.124     6.977 r  mySeg7x16/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     6.977    mySeg7x16/o_seg_r[6]_i_8_n_0
    SLICE_X44Y123        MUXF7 (Prop_muxf7_I0_O)      0.212     7.189 r  mySeg7x16/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           0.831     8.020    mySeg7x16/o_seg_r_reg[6]_i_3_n_0
    SLICE_X43Y123        LUT4 (Prop_lut4_I2_O)        0.327     8.347 r  mySeg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.347    mySeg7x16/o_seg_r[3]_i_1_n_0
    SLICE_X43Y123        FDPE                                         r  mySeg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.484   104.906    mySeg7x16/clk_IBUF_BUFG
    SLICE_X43Y123        FDPE                                         r  mySeg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.275   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X43Y123        FDPE (Setup_fdpe_C_D)        0.075   105.221    mySeg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.221    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                 96.874    

Slack (MET) :             97.311ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.372%)  route 0.541ns (20.628%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 104.917 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.294    clkdiv_reg_n_0_[1]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.951 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.951    clkdiv_reg[0]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.068 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.068    clkdiv_reg[4]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.185 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.186    clkdiv_reg[8]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    clkdiv_reg[12]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    clkdiv_reg[16]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.537 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.537    clkdiv_reg[20]_i_1_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.860 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.860    clkdiv_reg[24]_i_1_n_6
    SLICE_X50Y103        FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.495   104.917    clk_IBUF_BUFG
    SLICE_X50Y103        FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.180   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X50Y103        FDCE (Setup_fdce_C_D)        0.109   105.171    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                 97.311    

Slack (MET) :             97.415ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.521%)  route 0.541ns (21.479%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 104.917 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.294    clkdiv_reg_n_0_[1]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.951 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.951    clkdiv_reg[0]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.068 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.068    clkdiv_reg[4]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.185 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.186    clkdiv_reg[8]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    clkdiv_reg[12]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    clkdiv_reg[16]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.537 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.537    clkdiv_reg[20]_i_1_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.756 r  clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.756    clkdiv_reg[24]_i_1_n_7
    SLICE_X50Y103        FDCE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.495   104.917    clk_IBUF_BUFG
    SLICE_X50Y103        FDCE                                         r  clkdiv_reg[24]/C
                         clock pessimism              0.180   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X50Y103        FDCE (Setup_fdce_C_D)        0.109   105.171    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                 97.415    

Slack (MET) :             97.429ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.410%)  route 0.541ns (21.590%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.294    clkdiv_reg_n_0_[1]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.951 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.951    clkdiv_reg[0]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.068 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.068    clkdiv_reg[4]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.185 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.186    clkdiv_reg[8]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    clkdiv_reg[12]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    clkdiv_reg[16]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.743 r  clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.743    clkdiv_reg[20]_i_1_n_6
    SLICE_X50Y102        FDCE                                         r  clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.496   104.918    clk_IBUF_BUFG
    SLICE_X50Y102        FDCE                                         r  clkdiv_reg[21]/C
                         clock pessimism              0.180   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X50Y102        FDCE (Setup_fdce_C_D)        0.109   105.172    clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.172    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                 97.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    clkdiv_reg[8]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.973 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.973    clkdiv_reg[12]_i_1_n_7
    SLICE_X50Y100        FDCE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     1.883    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    clkdiv_reg[8]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.986 r  clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.986    clkdiv_reg[12]_i_1_n_5
    SLICE_X50Y100        FDCE                                         r  clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  clkdiv_reg[14]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     1.883    clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    clkdiv_reg[8]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.009 r  clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.009    clkdiv_reg[12]_i_1_n_6
    SLICE_X50Y100        FDCE                                         r  clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  clkdiv_reg[13]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     1.883    clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    clkdiv_reg[8]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.011 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.011    clkdiv_reg[12]_i_1_n_4
    SLICE_X50Y100        FDCE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     1.883    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    clkdiv_reg[8]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.960 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    clkdiv_reg[12]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.013 r  clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    clkdiv_reg[16]_i_1_n_7
    SLICE_X50Y101        FDCE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X50Y101        FDCE                                         r  clkdiv_reg[16]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y101        FDCE (Hold_fdce_C_D)         0.134     1.883    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    clkdiv_reg[8]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.960 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    clkdiv_reg[12]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.026 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.026    clkdiv_reg[16]_i_1_n_5
    SLICE_X50Y101        FDCE                                         r  clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X50Y101        FDCE                                         r  clkdiv_reg[18]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y101        FDCE (Hold_fdce_C_D)         0.134     1.883    clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    clkdiv_reg[8]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.960 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    clkdiv_reg[12]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.049 r  clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.049    clkdiv_reg[16]_i_1_n_6
    SLICE_X50Y101        FDCE                                         r  clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X50Y101        FDCE                                         r  clkdiv_reg[17]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y101        FDCE (Hold_fdce_C_D)         0.134     1.883    clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.451ns (79.672%)  route 0.115ns (20.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    clkdiv_reg[8]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.960 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    clkdiv_reg[12]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.051 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.051    clkdiv_reg[16]_i_1_n_4
    SLICE_X50Y101        FDCE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X50Y101        FDCE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y101        FDCE (Hold_fdce_C_D)         0.134     1.883    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.453ns (79.743%)  route 0.115ns (20.257%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    clkdiv_reg[8]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.960 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    clkdiv_reg[12]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.000 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.000    clkdiv_reg[16]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.053 r  clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.053    clkdiv_reg[20]_i_1_n_7
    SLICE_X50Y102        FDCE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X50Y102        FDCE                                         r  clkdiv_reg[20]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y102        FDCE (Hold_fdce_C_D)         0.134     1.883    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.466ns (80.196%)  route 0.115ns (19.803%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[10]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.920 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    clkdiv_reg[8]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.960 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    clkdiv_reg[12]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.000 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.000    clkdiv_reg[16]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.066 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.066    clkdiv_reg[20]_i_1_n_5
    SLICE_X50Y102        FDCE                                         r  clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X50Y102        FDCE                                         r  clkdiv_reg[22]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y102        FDCE (Hold_fdce_C_D)         0.134     1.883    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y97    clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y99    clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y99    clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y100   clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y100   clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y100   clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y100   clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y101   clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y101   clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y97    clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y99    clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y99    clkdiv_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y100   clkdiv_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y100   clkdiv_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y100   clkdiv_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y100   clkdiv_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y101   clkdiv_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y101   clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y101   clkdiv_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y128   mySeg7x16/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y128   mySeg7x16/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y128   mySeg7x16/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y126   mySeg7x16/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y126   mySeg7x16/cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y126   mySeg7x16/cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y126   mySeg7x16/cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X45Y123   mySeg7x16/i_data_store_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X45Y123   mySeg7x16/i_data_store_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X45Y123   mySeg7x16/i_data_store_reg[18]/C



