-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fc1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_V_ce0 : OUT STD_LOGIC;
    out_V_we0 : OUT STD_LOGIC;
    out_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Re_out_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Re_out_V_ce0 : OUT STD_LOGIC;
    Re_out_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of fc1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal FC1_W_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal FC1_W_V_ce0 : STD_LOGIC;
    signal FC1_W_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal FC1_B_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal FC1_B_V_ce0 : STD_LOGIC;
    signal FC1_B_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_fu_159_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_reg_331 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sub_ln1117_fu_194_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln1117_reg_336 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln198_fu_153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_V_addr_reg_341 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_fu_206_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_reg_349 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln201_fu_200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal i_4_fu_262_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_4_reg_372 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal out_V_addr_2_reg_377 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln207_fu_256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_0_reg_107 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Val2_9_reg_118 : STD_LOGIC_VECTOR (15 downto 0);
    signal j_0_reg_131 : STD_LOGIC_VECTOR (6 downto 0);
    signal i1_0_reg_142 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal zext_ln200_fu_165_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1117_fu_226_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_fu_212_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln209_fu_268_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln210_fu_314_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_170_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_s_fu_182_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1117_fu_178_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1117_2_fu_190_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1117_3_fu_217_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln1117_fu_221_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_319_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1265_fu_274_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln703_fu_278_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1265_fu_274_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln703_fu_282_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_fu_278_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln703_fu_286_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_298_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1495_fu_292_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln210_fu_306_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_319_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);

    component lenet_mac_muladd_fYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (25 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component fc1_FC1_W_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component fc1_FC1_B_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    FC1_W_V_U : component fc1_FC1_W_V
    generic map (
        DataWidth => 9,
        AddressRange => 10080,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => FC1_W_V_address0,
        ce0 => FC1_W_V_ce0,
        q0 => FC1_W_V_q0);

    FC1_B_V_U : component fc1_FC1_B_V
    generic map (
        DataWidth => 8,
        AddressRange => 120,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => FC1_B_V_address0,
        ce0 => FC1_B_V_ce0,
        q0 => FC1_B_V_q0);

    lenet_mac_muladd_fYi_U25 : component lenet_mac_muladd_fYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        din2_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        din0 => Re_out_V_q0,
        din1 => FC1_W_V_q0,
        din2 => grp_fu_319_p2,
        dout => grp_fu_319_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i1_0_reg_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln198_fu_153_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i1_0_reg_142 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                i1_0_reg_142 <= i_4_reg_372;
            end if; 
        end if;
    end process;

    i_0_reg_107_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln201_fu_200_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_0_reg_107 <= i_reg_331;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_0_reg_107 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_0_reg_131_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                j_0_reg_131 <= j_reg_349;
            elsif (((icmp_ln198_fu_153_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_0_reg_131 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    p_Val2_9_reg_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                p_Val2_9_reg_118 <= grp_fu_319_p3(25 downto 10);
            elsif (((icmp_ln198_fu_153_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_Val2_9_reg_118 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                i_4_reg_372 <= i_4_fu_262_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_331 <= i_fu_159_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                j_reg_349 <= j_fu_206_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln207_fu_256_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                out_V_addr_2_reg_377 <= zext_ln209_fu_268_p1(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln198_fu_153_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                out_V_addr_reg_341 <= zext_ln200_fu_165_p1(7 - 1 downto 0);
                    sub_ln1117_reg_336(14 downto 3) <= sub_ln1117_fu_194_p2(14 downto 3);
            end if;
        end if;
    end process;
    sub_ln1117_reg_336(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln198_fu_153_p2, ap_CS_fsm_state3, icmp_ln201_fu_200_p2, ap_CS_fsm_state5, icmp_ln207_fu_256_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln198_fu_153_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln201_fu_200_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln207_fu_256_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    FC1_B_V_address0 <= zext_ln209_fu_268_p1(7 - 1 downto 0);

    FC1_B_V_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            FC1_B_V_ce0 <= ap_const_logic_1;
        else 
            FC1_B_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    FC1_W_V_address0 <= sext_ln1117_fu_226_p1(14 - 1 downto 0);

    FC1_W_V_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            FC1_W_V_ce0 <= ap_const_logic_1;
        else 
            FC1_W_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Re_out_V_address0 <= zext_ln203_fu_212_p1(7 - 1 downto 0);

    Re_out_V_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Re_out_V_ce0 <= ap_const_logic_1;
        else 
            Re_out_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1117_fu_221_p2 <= std_logic_vector(unsigned(zext_ln1117_3_fu_217_p1) + unsigned(sub_ln1117_reg_336));
    add_ln1495_fu_292_p2 <= std_logic_vector(unsigned(trunc_ln703_fu_282_p1) + unsigned(sext_ln703_fu_278_p1));
    add_ln703_fu_286_p2 <= std_logic_vector(signed(sext_ln1265_fu_274_p1) + signed(out_V_q0));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5, icmp_ln207_fu_256_p2)
    begin
        if ((((icmp_ln207_fu_256_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln207_fu_256_p2)
    begin
        if (((icmp_ln207_fu_256_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_319_p2 <= (p_Val2_9_reg_118 & ap_const_lv10_0);
    i_4_fu_262_p2 <= std_logic_vector(unsigned(i1_0_reg_142) + unsigned(ap_const_lv7_1));
    i_fu_159_p2 <= std_logic_vector(unsigned(i_0_reg_107) + unsigned(ap_const_lv7_1));
    icmp_ln198_fu_153_p2 <= "1" when (i_0_reg_107 = ap_const_lv7_54) else "0";
    icmp_ln201_fu_200_p2 <= "1" when (j_0_reg_131 = ap_const_lv7_78) else "0";
    icmp_ln207_fu_256_p2 <= "1" when (i1_0_reg_142 = ap_const_lv7_54) else "0";
    j_fu_206_p2 <= std_logic_vector(unsigned(j_0_reg_131) + unsigned(ap_const_lv7_1));

    out_V_address0_assign_proc : process(out_V_addr_reg_341, ap_CS_fsm_state3, ap_CS_fsm_state5, out_V_addr_2_reg_377, ap_CS_fsm_state6, zext_ln209_fu_268_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            out_V_address0 <= out_V_addr_2_reg_377;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_V_address0 <= zext_ln209_fu_268_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_V_address0 <= out_V_addr_reg_341;
        else 
            out_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            out_V_ce0 <= ap_const_logic_1;
        else 
            out_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_V_d0_assign_proc : process(ap_CS_fsm_state3, p_Val2_9_reg_118, ap_CS_fsm_state6, zext_ln210_fu_314_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            out_V_d0 <= zext_ln210_fu_314_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_V_d0 <= p_Val2_9_reg_118;
        else 
            out_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_V_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            out_V_we0 <= ap_const_logic_1;
        else 
            out_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln210_fu_306_p3 <= 
        ap_const_lv15_0 when (tmp_10_fu_298_p3(0) = '1') else 
        add_ln1495_fu_292_p2;
        sext_ln1117_fu_226_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1117_fu_221_p2),64));

    sext_ln1265_fu_274_p0 <= FC1_B_V_q0;
        sext_ln1265_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1265_fu_274_p0),16));

    sext_ln703_fu_278_p0 <= FC1_B_V_q0;
        sext_ln703_fu_278_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_fu_278_p0),15));

    sub_ln1117_fu_194_p2 <= std_logic_vector(unsigned(zext_ln1117_fu_178_p1) - unsigned(zext_ln1117_2_fu_190_p1));
    tmp_10_fu_298_p3 <= add_ln703_fu_286_p2(15 downto 15);
    tmp_fu_170_p3 <= (i_0_reg_107 & ap_const_lv7_0);
    tmp_s_fu_182_p3 <= (i_0_reg_107 & ap_const_lv3_0);
    trunc_ln703_fu_282_p1 <= out_V_q0(15 - 1 downto 0);
    zext_ln1117_2_fu_190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_182_p3),15));
    zext_ln1117_3_fu_217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_131),15));
    zext_ln1117_fu_178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_170_p3),15));
    zext_ln200_fu_165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_107),64));
    zext_ln203_fu_212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_131),64));
    zext_ln209_fu_268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i1_0_reg_142),64));
    zext_ln210_fu_314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln210_fu_306_p3),16));
end behav;
