###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        96976   # Number of WRITE/WRITEP commands
num_reads_done                 =      1216922   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       942066   # Number of read row buffer hits
num_read_cmds                  =      1216922   # Number of READ/READP commands
num_writes_done                =        96979   # Number of read requests issued
num_write_row_hits             =        60070   # Number of write row buffer hits
num_act_cmds                   =       313678   # Number of ACT commands
num_pre_cmds                   =       313648   # Number of PRE commands
num_ondemand_pres              =       288266   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9404982   # Cyles of rank active rank.0
rank_active_cycles.1           =      9149327   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       595018   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       850673   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1242379   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        25846   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8143   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3891   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4215   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2990   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1712   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1801   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1414   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          639   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20889   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =           18   # Write cmd latency (cycles)
write_latency[40-59]           =           17   # Write cmd latency (cycles)
write_latency[60-79]           =           64   # Write cmd latency (cycles)
write_latency[80-99]           =          108   # Write cmd latency (cycles)
write_latency[100-119]         =          182   # Write cmd latency (cycles)
write_latency[120-139]         =          275   # Write cmd latency (cycles)
write_latency[140-159]         =          445   # Write cmd latency (cycles)
write_latency[160-179]         =          659   # Write cmd latency (cycles)
write_latency[180-199]         =         1023   # Write cmd latency (cycles)
write_latency[200-]            =        94180   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       322026   # Read request latency (cycles)
read_latency[40-59]            =       124713   # Read request latency (cycles)
read_latency[60-79]            =       140411   # Read request latency (cycles)
read_latency[80-99]            =        83281   # Read request latency (cycles)
read_latency[100-119]          =        67527   # Read request latency (cycles)
read_latency[120-139]          =        59129   # Read request latency (cycles)
read_latency[140-159]          =        46495   # Read request latency (cycles)
read_latency[160-179]          =        38421   # Read request latency (cycles)
read_latency[180-199]          =        32629   # Read request latency (cycles)
read_latency[200-]             =       302284   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.84104e+08   # Write energy
read_energy                    =  4.90663e+09   # Read energy
act_energy                     =  8.58223e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.85609e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.08323e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86871e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70918e+09   # Active standby energy rank.1
average_read_latency           =      181.083   # Average read request latency (cycles)
average_interarrival           =      7.61082   # Average request interarrival latency (cycles)
total_energy                   =  1.92254e+10   # Total energy (pJ)
average_power                  =      1922.54   # Average power (mW)
average_bandwidth              =       11.212   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        95186   # Number of WRITE/WRITEP commands
num_reads_done                 =      1246659   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       952281   # Number of read row buffer hits
num_read_cmds                  =      1246662   # Number of READ/READP commands
num_writes_done                =        95200   # Number of read requests issued
num_write_row_hits             =        57145   # Number of write row buffer hits
num_act_cmds                   =       334418   # Number of ACT commands
num_pre_cmds                   =       334389   # Number of PRE commands
num_ondemand_pres              =       309249   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9344257   # Cyles of rank active rank.0
rank_active_cycles.1           =      9232392   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       655743   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       767608   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1271951   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        23894   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8208   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4016   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4122   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3110   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1800   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1823   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1433   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          663   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20894   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =           16   # Write cmd latency (cycles)
write_latency[40-59]           =           19   # Write cmd latency (cycles)
write_latency[60-79]           =           44   # Write cmd latency (cycles)
write_latency[80-99]           =           87   # Write cmd latency (cycles)
write_latency[100-119]         =          124   # Write cmd latency (cycles)
write_latency[120-139]         =          207   # Write cmd latency (cycles)
write_latency[140-159]         =          344   # Write cmd latency (cycles)
write_latency[160-179]         =          581   # Write cmd latency (cycles)
write_latency[180-199]         =          845   # Write cmd latency (cycles)
write_latency[200-]            =        92910   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       315644   # Read request latency (cycles)
read_latency[40-59]            =       123663   # Read request latency (cycles)
read_latency[60-79]            =       146902   # Read request latency (cycles)
read_latency[80-99]            =        87514   # Read request latency (cycles)
read_latency[100-119]          =        71985   # Read request latency (cycles)
read_latency[120-139]          =        63095   # Read request latency (cycles)
read_latency[140-159]          =        49822   # Read request latency (cycles)
read_latency[160-179]          =        41952   # Read request latency (cycles)
read_latency[180-199]          =        35713   # Read request latency (cycles)
read_latency[200-]             =       310367   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.75169e+08   # Write energy
read_energy                    =  5.02654e+09   # Read energy
act_energy                     =  9.14968e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.14757e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.68452e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83082e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76101e+09   # Active standby energy rank.1
average_read_latency           =      179.158   # Average read request latency (cycles)
average_interarrival           =      7.45204   # Average request interarrival latency (cycles)
total_energy                   =  1.93964e+10   # Total energy (pJ)
average_power                  =      1939.64   # Average power (mW)
average_bandwidth              =      11.4505   # Average bandwidth
