design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_MAX_FANOUT,SYNTH_STRATEGY
/work/src,tt_um_algofoogle_raybox_zero,wokwi,flow completed,0h17m17s0ms,0h14m23s0ms,89429.93398750431,0.1532820096,44714.966993752154,44.56,-1,876.17,6421,0,0,0,0,0,0,0,3,3,0,-1,-1,187964,46714,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,143732724.0,0.0,43.99,27.39,12.51,0.47,-1,10423,12121,153,1732,0,0,0,10832,224,24,187,1191,1395,1941,859,665,493,495,103,7373,2158,11,3225,6854,19621,148372.3008,-1,-1,-1,0.0773,0.121,4.08e-08,-1,-1,-1,28.27,40.0,25.0,40,1,50,153.18,153.6,0.3,1,0.6,0,sky130_fd_sc_hd,10,AREA 0
