{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 4221, "design__instance__area": 27478.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 5, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 40, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0035130225587636232, "power__switching__total": 0.0034854644909501076, "power__leakage__total": 2.6753143700375404e-08, "power__total": 0.006998513359576464, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.30533329506764534, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.29942058013817613, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3096056831874149, "timing__setup__ws__corner:nom_tt_025C_1v80": 12.072831964742868, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 23, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 40, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.33705514333590275, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3263724660685303, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8550347338834192, "timing__setup__ws__corner:nom_ss_100C_1v60": 7.97876454156281, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 40, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2907860701201339, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2864903673161879, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11059464768126029, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.63202567190977, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 32, "design__max_fanout_violation__count": 40, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2884840503690437, "clock__skew__worst_setup": 0.2845467275675823, "timing__hold__ws": 0.10808687584231236, "timing__setup__ws": 7.859345396943045, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.07 294.79", "design__core__bbox": "5.52 10.88 278.3 282.88", "design__io": 106, "design__die__area": 83741, "design__core__area": 74196.2, "design__instance__count__stdcell": 4221, "design__instance__area__stdcell": 27478.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.370354, "design__instance__utilization__stdcell": 0.370354, "design__instance__count__class:buffer": 639, "design__instance__count__class:inverter": 27, "design__instance__count__class:sequential_cell": 280, "design__instance__count__class:multi_input_combinational_cell": 1353, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 5774, "design__instance__count__class:tap_cell": 1071, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11228846, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 81937.8, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 760, "design__instance__count__class:clock_buffer": 43, "design__instance__count__class:clock_inverter": 32, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 128, "antenna__violating__nets": 5, "antenna__violating__pins": 5, "route__antenna_violation__count": 5, "antenna_diodes_count": 16, "design__instance__count__class:antenna_cell": 16, "route__net": 3161, "route__net__special": 2, "route__drc_errors__iter:1": 2048, "route__wirelength__iter:1": 93230, "route__drc_errors__iter:2": 1520, "route__wirelength__iter:2": 92569, "route__drc_errors__iter:3": 1464, "route__wirelength__iter:3": 91972, "route__drc_errors__iter:4": 329, "route__wirelength__iter:4": 92005, "route__drc_errors__iter:5": 175, "route__wirelength__iter:5": 92036, "route__drc_errors__iter:6": 59, "route__wirelength__iter:6": 92034, "route__drc_errors__iter:7": 18, "route__wirelength__iter:7": 92057, "route__drc_errors__iter:8": 18, "route__wirelength__iter:8": 92077, "route__drc_errors__iter:9": 8, "route__wirelength__iter:9": 92100, "route__drc_errors__iter:10": 5, "route__wirelength__iter:10": 92100, "route__drc_errors__iter:11": 2, "route__wirelength__iter:11": 92173, "route__drc_errors__iter:12": 0, "route__wirelength__iter:12": 92169, "route__drc_errors": 0, "route__wirelength": 92169, "route__vias": 22652, "route__vias__singlecut": 22652, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 370.31, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 34, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 34, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 34, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 40, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.30209410827938854, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.29669137431070414, "timing__hold__ws__corner:min_tt_025C_1v80": 0.30839026649683215, "timing__setup__ws__corner:min_tt_025C_1v80": 12.135310877443699, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 34, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 23, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 40, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3318529711622892, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.32244038907100864, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8517689017418179, "timing__setup__ws__corner:min_ss_100C_1v60": 8.10682566245067, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 34, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 40, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2884840503690437, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2845467275675823, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10808687584231236, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.670566399165823, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 34, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 5, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 40, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.31056583184184117, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.30422584756926097, "timing__hold__ws__corner:max_tt_025C_1v80": 0.30800030064840356, "timing__setup__ws__corner:max_tt_025C_1v80": 12.017176038855142, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 34, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 32, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 40, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.34484979736763893, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.33278655773010013, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8553747952054795, "timing__setup__ws__corner:max_ss_100C_1v60": 7.859345396943045, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 34, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 40, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2948031346925942, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2903189160137352, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.10944806482015108, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.598390354204454, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 34, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 34, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79938, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79981, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00061837, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000588843, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.00018477, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000588843, "design_powergrid__voltage__worst": 0.000588843, "design_powergrid__voltage__worst__net:VPWR": 1.79938, "design_powergrid__drop__worst": 0.00061837, "design_powergrid__drop__worst__net:VPWR": 0.00061837, "design_powergrid__voltage__worst__net:VGND": 0.000588843, "design_powergrid__drop__worst__net:VGND": 0.000588843, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000188, "ir__drop__worst": 0.000618, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}