This file is for the GOWIN FPGA DESIGNER and is the pin mappings for a layout done as in the pictures