#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\va_math.vpi";
S_00000153cc0f9cf0 .scope module, "risc_cpu_tb" "risc_cpu_tb" 2 24;
 .timescale -9 -10;
v00000153cc12c540_0 .net "addr", 12 0, L_00000153cc12ca40;  1 drivers
v00000153cc12d440_0 .var "clk", 0 0;
RS_00000153cc470598 .resolv tri, L_00000153cc12b8c0, L_00000153cc12d3a0, L_00000153cc12ccc0;
v00000153cc12baa0_0 .net8 "data", 7 0, RS_00000153cc470598;  3 drivers
o00000153cc471498 .functor BUFZ 1, C4<z>; HiZ drive
v00000153cc12bfa0_0 .net "halt", 0 0, o00000153cc471498;  0 drivers
v00000153cc12d080_0 .var "ir_addr", 12 0;
v00000153cc12d4e0_0 .var "mnemonic", 24 0;
v00000153cc12d260_0 .var "pc_addr", 12 0;
v00000153cc12c720_0 .net "ram_en", 0 0, v00000153cc0f4750_0;  1 drivers
v00000153cc12d300_0 .net "rd", 0 0, v00000153cc0f3e90_0;  1 drivers
v00000153cc12bf00_0 .net "rom_en", 0 0, v00000153cc0f38f0_0;  1 drivers
v00000153cc12ba00_0 .var "rst_n", 0 0;
v00000153cc12c5e0_0 .var/i "test", 31 0;
v00000153cc12d120_0 .net "wr", 0 0, v00000153cc0f46b0_0;  1 drivers
E_00000153cc0f5a60 .event posedge, v00000153cc12bfa0_0;
E_00000153cc0f4f60 .event anyedge, v00000153cc12c5e0_0;
L_00000153cc12d580 .part L_00000153cc12ca40, 0, 10;
S_00000153cc0fc2a0 .scope begin, "MONITOR" "MONITOR" 2 139, 2 139 0, S_00000153cc0f9cf0;
 .timescale -9 -10;
E_00000153cc0f5320 .event anyedge, v00000153cc0f4070_0;
E_00000153cc0f50a0 .event anyedge, v00000153cc0e0900_0;
S_00000153cc0f8c40 .scope task, "display_debug_message" "display_debug_message" 2 76, 2 76 0, S_00000153cc0f9cf0;
 .timescale -9 -10;
TD_risc_cpu_tb.display_debug_message ;
    %vpi_call 2 78 "$display", "\012****************************************" {0 0 0};
    %vpi_call 2 79 "$display", "*THE FOLLOWING DEBUG TASK ARE AVAILABLE:*" {0 0 0};
    %vpi_call 2 80 "$display", "*\042testl;\042to load the lst diagnostic progran.*" {0 0 0};
    %vpi_call 2 81 "$display", "*\042test2;\042to load the2 nd diagnostic program,*" {0 0 0};
    %vpi_call 2 82 "$display", "*\042test3;\042to load the Fibonacci program.*" {0 0 0};
    %vpi_call 2 83 "$display", "****************************************\012" {0 0 0};
    %end;
S_00000153cc0f8dd0 .scope task, "sys_reset" "sys_reset" 2 130, 2 130 0, S_00000153cc0f9cf0;
 .timescale -9 -10;
TD_risc_cpu_tb.sys_reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000153cc12ba00_0, 0, 1;
    %delay 70000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000153cc12ba00_0, 0, 1;
    %delay 150000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000153cc12ba00_0, 0, 1;
    %delay 300000, 0;
    %end;
S_00000153cc0fb320 .scope module, "t_addr_decode" "addr_decode" 2 56, 3 25 0, S_00000153cc0f9cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 13 "addr";
    .port_info 1 /OUTPUT 1 "rom_en";
    .port_info 2 /OUTPUT 1 "ram_en";
v00000153cc0f2db0_0 .net "addr", 12 0, L_00000153cc12ca40;  alias, 1 drivers
v00000153cc0f4750_0 .var "ram_en", 0 0;
v00000153cc0f38f0_0 .var "rom_en", 0 0;
E_00000153cc0f54e0 .event anyedge, v00000153cc0f2db0_0;
S_00000153cc0fb4b0 .scope module, "t_cpu" "risc_cpu" 2 33, 4 23 0, S_00000153cc0f9cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "rd";
    .port_info 3 /OUTPUT 1 "wr";
    .port_info 4 /OUTPUT 13 "addr";
    .port_info 5 /INOUT 8 "data";
v00000153cc12b2f0_0 .net "accum", 7 0, v00000153cc0f3210_0;  1 drivers
v00000153cc12a670_0 .net "addr", 12 0, L_00000153cc12ca40;  alias, 1 drivers
v00000153cc12a990_0 .net "alu_en", 0 0, v00000153cc0f4250_0;  1 drivers
v00000153cc1299f0_0 .net "alu_out", 7 0, v00000153cc0e1260_0;  1 drivers
v00000153cc12a0d0_0 .net "clk", 0 0, v00000153cc12d440_0;  1 drivers
v00000153cc12b570_0 .net8 "data", 7 0, RS_00000153cc470598;  alias, 3 drivers
v00000153cc12b250_0 .net "datacontrol_en", 0 0, v00000153cc0f3170_0;  1 drivers
v00000153cc12a7b0_0 .net "fetch", 0 0, v00000153cc0f3b70_0;  1 drivers
v00000153cc12b610_0 .net "halt", 0 0, v00000153cc0f3670_0;  1 drivers
v00000153cc12b6b0_0 .net "ir_addr", 12 0, L_00000153cc12c180;  1 drivers
v00000153cc12a170_0 .net "load_acc", 0 0, v00000153cc0f3cb0_0;  1 drivers
v00000153cc12ac10_0 .net "load_ir", 0 0, v00000153cc0f3df0_0;  1 drivers
v00000153cc12a850_0 .net "load_pc", 0 0, v00000153cc0f3710_0;  1 drivers
v00000153cc12b750_0 .net "module_clk", 0 0, L_00000153cc0e6b00;  1 drivers
v00000153cc12a530_0 .net "operation", 2 0, L_00000153cc12bd20;  1 drivers
v00000153cc129c70_0 .net "pc_addr", 12 0, v00000153cc12b4d0_0;  1 drivers
v00000153cc12ab70_0 .net "pc_inc", 0 0, v00000153cc0f4110_0;  1 drivers
v00000153cc12b430_0 .net "rd", 0 0, v00000153cc0f3e90_0;  alias, 1 drivers
v00000153cc12a210_0 .net "rst_n", 0 0, v00000153cc12ba00_0;  1 drivers
v00000153cc1298b0_0 .net "wr", 0 0, v00000153cc0f46b0_0;  alias, 1 drivers
v00000153cc129a90_0 .net "zero", 0 0, L_00000153cc12c7c0;  1 drivers
S_00000153cc0d0c00 .scope module, "accumulator1" "accumulator" 4 56, 5 23 0, S_00000153cc0fb4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "data";
    .port_info 4 /OUTPUT 8 "accum";
v00000153cc0f3210_0 .var "accum", 7 0;
v00000153cc0f3030_0 .net "clk", 0 0, L_00000153cc0e6b00;  alias, 1 drivers
v00000153cc0f4b10_0 .net "data", 7 0, v00000153cc0e1260_0;  alias, 1 drivers
v00000153cc0f3990_0 .net "en", 0 0, v00000153cc0f3cb0_0;  alias, 1 drivers
v00000153cc0f3d50_0 .net "rst_n", 0 0, v00000153cc12ba00_0;  alias, 1 drivers
E_00000153cc0f5660/0 .event negedge, v00000153cc0f3d50_0;
E_00000153cc0f5660/1 .event posedge, v00000153cc0f3030_0;
E_00000153cc0f5660 .event/or E_00000153cc0f5660/0, E_00000153cc0f5660/1;
S_00000153cc0d0d90 .scope module, "clock_manager1" "clock_manager" 4 39, 6 23 0, S_00000153cc0fb4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "alu_en";
    .port_info 3 /OUTPUT 1 "fetch";
    .port_info 4 /OUTPUT 1 "module_clk";
P_00000153cc0afbd0 .param/l "IDLE" 0 6 39, C4<00000000>;
P_00000153cc0afc08 .param/l "S1" 0 6 31, C4<00000001>;
P_00000153cc0afc40 .param/l "S2" 0 6 32, C4<00000010>;
P_00000153cc0afc78 .param/l "S3" 0 6 33, C4<00000100>;
P_00000153cc0afcb0 .param/l "S4" 0 6 34, C4<00001000>;
P_00000153cc0afce8 .param/l "S5" 0 6 35, C4<00010000>;
P_00000153cc0afd20 .param/l "S6" 0 6 36, C4<00100000>;
P_00000153cc0afd58 .param/l "S7" 0 6 37, C4<01000000>;
P_00000153cc0afd90 .param/l "S8" 0 6 38, C4<10000000>;
L_00000153cc0e6b00 .functor BUFZ 1, v00000153cc12d440_0, C4<0>, C4<0>, C4<0>;
v00000153cc0f4250_0 .var "alu_en", 0 0;
v00000153cc0f3a30_0 .net "clk", 0 0, v00000153cc12d440_0;  alias, 1 drivers
v00000153cc0f3b70_0 .var "fetch", 0 0;
v00000153cc0f3350_0 .net "module_clk", 0 0, L_00000153cc0e6b00;  alias, 1 drivers
v00000153cc0f42f0_0 .var "next_state", 7 0;
v00000153cc0f37b0_0 .net "rst_n", 0 0, v00000153cc12ba00_0;  alias, 1 drivers
v00000153cc0f30d0_0 .var "state", 7 0;
E_00000153cc0f52a0/0 .event negedge, v00000153cc0f3d50_0;
E_00000153cc0f52a0/1 .event posedge, v00000153cc0f3a30_0;
E_00000153cc0f52a0 .event/or E_00000153cc0f52a0/0, E_00000153cc0f52a0/1;
E_00000153cc0f5b60 .event anyedge, v00000153cc0f30d0_0;
S_00000153cc0d0f20 .scope module, "command_register1" "command_register" 4 47, 7 23 0, S_00000153cc0fb4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "data";
    .port_info 4 /OUTPUT 3 "operation";
    .port_info 5 /OUTPUT 13 "ir_addr";
v00000153cc0f3f30_0 .net "clk", 0 0, L_00000153cc0e6b00;  alias, 1 drivers
v00000153cc0f4a70_0 .var "cmd_reg", 15 0;
v00000153cc0f44d0_0 .net8 "data", 7 0, RS_00000153cc470598;  alias, 3 drivers
v00000153cc0f4390_0 .net "en", 0 0, v00000153cc0f3df0_0;  alias, 1 drivers
v00000153cc0f3490_0 .net "ir_addr", 12 0, L_00000153cc12c180;  alias, 1 drivers
v00000153cc0f4070_0 .net "operation", 2 0, L_00000153cc12bd20;  alias, 1 drivers
v00000153cc0f3c10_0 .net "rst_n", 0 0, v00000153cc12ba00_0;  alias, 1 drivers
v00000153cc0f3530_0 .var "state", 15 0;
L_00000153cc12bd20 .part v00000153cc0f4a70_0, 13, 3;
L_00000153cc12c180 .part v00000153cc0f4a70_0, 0, 13;
S_00000153cc0afdd0 .scope module, "condition_control1" "condition_control" 4 75, 8 23 0, S_00000153cc0fb4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /INPUT 3 "operation";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /OUTPUT 1 "pc_inc";
    .port_info 6 /OUTPUT 1 "rd";
    .port_info 7 /OUTPUT 1 "wr";
    .port_info 8 /OUTPUT 1 "load_acc";
    .port_info 9 /OUTPUT 1 "load_ir";
    .port_info 10 /OUTPUT 1 "load_pc";
    .port_info 11 /OUTPUT 1 "datacontrol_en";
    .port_info 12 /OUTPUT 1 "halt";
P_00000153cc0c3f80 .param/l "ADD" 0 8 41, C4<010>;
P_00000153cc0c3fb8 .param/l "ANDD" 0 8 42, C4<011>;
P_00000153cc0c3ff0 .param/l "HLT" 0 8 39, C4<000>;
P_00000153cc0c4028 .param/l "IDLE" 0 8 47, C4<00000000>;
P_00000153cc0c4060 .param/l "JMP" 0 8 46, C4<111>;
P_00000153cc0c4098 .param/l "LDA" 0 8 44, C4<101>;
P_00000153cc0c40d0 .param/l "S1" 0 8 48, C4<00000001>;
P_00000153cc0c4108 .param/l "S2" 0 8 49, C4<00000010>;
P_00000153cc0c4140 .param/l "S3" 0 8 50, C4<00000100>;
P_00000153cc0c4178 .param/l "S4" 0 8 51, C4<00001000>;
P_00000153cc0c41b0 .param/l "S5" 0 8 52, C4<00010000>;
P_00000153cc0c41e8 .param/l "S6" 0 8 53, C4<00100000>;
P_00000153cc0c4220 .param/l "S7" 0 8 54, C4<01000000>;
P_00000153cc0c4258 .param/l "S8" 0 8 55, C4<10000000>;
P_00000153cc0c4290 .param/l "SKZ" 0 8 40, C4<001>;
P_00000153cc0c42c8 .param/l "STO" 0 8 45, C4<110>;
P_00000153cc0c4300 .param/l "XORR" 0 8 43, C4<100>;
v00000153cc0f32b0_0 .net "clk", 0 0, L_00000153cc0e6b00;  alias, 1 drivers
v00000153cc0f3170_0 .var "datacontrol_en", 0 0;
v00000153cc0f35d0_0 .net "en", 0 0, v00000153cc0f3b70_0;  alias, 1 drivers
v00000153cc0f4430_0 .var "ena", 0 0;
v00000153cc0f3670_0 .var "halt", 0 0;
v00000153cc0f3cb0_0 .var "load_acc", 0 0;
v00000153cc0f3df0_0 .var "load_ir", 0 0;
v00000153cc0f3710_0 .var "load_pc", 0 0;
v00000153cc0f3850_0 .var "next_state", 7 0;
v00000153cc0f2ef0_0 .net "operation", 2 0, L_00000153cc12bd20;  alias, 1 drivers
v00000153cc0f4110_0 .var "pc_inc", 0 0;
v00000153cc0f3e90_0 .var "rd", 0 0;
v00000153cc0f3ad0_0 .net "rst_n", 0 0, v00000153cc12ba00_0;  alias, 1 drivers
v00000153cc0f41b0_0 .var "state", 7 0;
v00000153cc0f46b0_0 .var "wr", 0 0;
v00000153cc0f4570_0 .net "zero", 0 0, L_00000153cc12c7c0;  alias, 1 drivers
E_00000153cc0f53a0 .event posedge, v00000153cc0f3030_0;
E_00000153cc0f5460 .event anyedge, v00000153cc0f41b0_0;
S_00000153cc0cbd80 .scope task, "ctl_cycle" "ctl_cycle" 8 101, 8 101 0, S_00000153cc0afdd0;
 .timescale -9 -12;
TD_risc_cpu_tb.t_cpu.condition_control1.ctl_cycle ;
    %load/vec4 v00000153cc0f41b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
    %jmp T_2.9;
T_2.0 ;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
    %jmp T_2.9;
T_2.1 ;
    %pushi/vec4 12, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
T_2.11 ;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
T_2.17 ;
T_2.15 ;
T_2.13 ;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_2.18, 4;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v00000153cc0f2ef0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000153cc0f4570_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.22, 4;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_2.24, 4;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
T_2.25 ;
T_2.23 ;
T_2.21 ;
T_2.19 ;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_2.26, 4;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v00000153cc0f2ef0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_2.28, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
    %jmp T_2.29;
T_2.28 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
T_2.29 ;
T_2.27 ;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v00000153cc0f2ef0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000153cc0f4570_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.30, 8;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
    %jmp T_2.31;
T_2.30 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
T_2.31 ;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %end;
S_00000153cc0cbf10 .scope module, "data_controller1" "data_controller" 4 91, 9 23 0, S_00000153cc0fb4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /OUTPUT 8 "data_out";
o00000153cc470bf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000153cc0f4610_0 name=_ivl_0
v00000153cc0f4890_0 .net "data_in", 7 0, v00000153cc0e1260_0;  alias, 1 drivers
v00000153cc0f4930_0 .net8 "data_out", 7 0, RS_00000153cc470598;  alias, 3 drivers
v00000153cc0f49d0_0 .net "en", 0 0, v00000153cc0f3170_0;  alias, 1 drivers
L_00000153cc12b8c0 .functor MUXZ 8, o00000153cc470bf8, v00000153cc0e1260_0, v00000153cc0f3170_0, C4<>;
S_00000153cc0cc0a0 .scope module, "m_adr" "address_multiplexer" 4 97, 10 23 0, S_00000153cc0fb4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "fetch";
    .port_info 1 /INPUT 13 "ir_addr";
    .port_info 2 /INPUT 13 "pc_addr";
    .port_info 3 /OUTPUT 13 "addr";
v00000153cc0e1080_0 .net "addr", 12 0, L_00000153cc12ca40;  alias, 1 drivers
v00000153cc0e1580_0 .net "fetch", 0 0, v00000153cc0f3b70_0;  alias, 1 drivers
v00000153cc0e0860_0 .net "ir_addr", 12 0, L_00000153cc12c180;  alias, 1 drivers
v00000153cc0e0900_0 .net "pc_addr", 12 0, v00000153cc12b4d0_0;  alias, 1 drivers
L_00000153cc12ca40 .functor MUXZ 13, L_00000153cc12c180, v00000153cc12b4d0_0, v00000153cc0f3b70_0, C4<>;
S_00000153cc0af660 .scope module, "m_alu" "alu" 4 64, 11 23 0, S_00000153cc0fb4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "accum";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /INPUT 3 "operation";
    .port_info 6 /OUTPUT 1 "zero";
    .port_info 7 /OUTPUT 8 "alu_out";
P_00000153cc0af7f0 .param/l "ADD" 0 11 36, C4<010>;
P_00000153cc0af828 .param/l "ANDD" 0 11 37, C4<011>;
P_00000153cc0af860 .param/l "HLT" 0 11 34, C4<000>;
P_00000153cc0af898 .param/l "JMP" 0 11 41, C4<111>;
P_00000153cc0af8d0 .param/l "LDA" 0 11 39, C4<101>;
P_00000153cc0af908 .param/l "SKZ" 0 11 35, C4<001>;
P_00000153cc0af940 .param/l "STO" 0 11 40, C4<110>;
P_00000153cc0af978 .param/l "XORR" 0 11 38, C4<100>;
v00000153cc0e0f40_0 .net "accum", 7 0, v00000153cc0f3210_0;  alias, 1 drivers
v00000153cc0e1260_0 .var "alu_out", 7 0;
v00000153cc0e1300_0 .net "clk", 0 0, L_00000153cc0e6b00;  alias, 1 drivers
v00000153cc12adf0_0 .net8 "data", 7 0, RS_00000153cc470598;  alias, 3 drivers
v00000153cc12a8f0_0 .net "en", 0 0, v00000153cc0f4250_0;  alias, 1 drivers
v00000153cc12b1b0_0 .net "operation", 2 0, L_00000153cc12bd20;  alias, 1 drivers
v00000153cc129d10_0 .net "rst_n", 0 0, v00000153cc12ba00_0;  alias, 1 drivers
v00000153cc12b390_0 .net "zero", 0 0, L_00000153cc12c7c0;  alias, 1 drivers
L_00000153cc12c7c0 .reduce/nor v00000153cc0f3210_0;
S_00000153cc0901c0 .scope module, "program_counter1" "program_counter" 4 104, 12 23 0, S_00000153cc0fb4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "load_pc";
    .port_info 2 /INPUT 1 "pc_inc";
    .port_info 3 /INPUT 13 "ir_addr";
    .port_info 4 /OUTPUT 13 "pc_addr";
v00000153cc129bd0_0 .net "ir_addr", 12 0, L_00000153cc12c180;  alias, 1 drivers
v00000153cc129950_0 .net "load_pc", 0 0, v00000153cc0f3710_0;  alias, 1 drivers
v00000153cc12b4d0_0 .var "pc_addr", 12 0;
v00000153cc12a2b0_0 .net "pc_inc", 0 0, v00000153cc0f4110_0;  alias, 1 drivers
v00000153cc12a710_0 .net "rst_n", 0 0, v00000153cc12ba00_0;  alias, 1 drivers
E_00000153cc0f56a0/0 .event negedge, v00000153cc0f3d50_0;
E_00000153cc0f56a0/1 .event posedge, v00000153cc0f4110_0;
E_00000153cc0f56a0 .event/or E_00000153cc0f56a0/0, E_00000153cc0f56a0/1;
S_00000153cc090350 .scope module, "t_ram" "ram_test" 2 42, 13 23 0, S_00000153cc0f9cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 10 "addr";
    .port_info 4 /INOUT 8 "data";
L_00000153cc0e7270 .functor AND 1, v00000153cc0f3e90_0, v00000153cc0f4750_0, C4<1>, C4<1>;
v00000153cc129b30_0 .net *"_ivl_0", 0 0, L_00000153cc0e7270;  1 drivers
v00000153cc12a350_0 .net *"_ivl_2", 7 0, L_00000153cc12c860;  1 drivers
v00000153cc129db0_0 .net *"_ivl_4", 11 0, L_00000153cc12cc20;  1 drivers
L_00000153cc4a58c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000153cc129e50_0 .net *"_ivl_7", 1 0, L_00000153cc4a58c8;  1 drivers
o00000153cc4711f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000153cc12aa30_0 name=_ivl_8
v00000153cc129ef0_0 .net "addr", 9 0, L_00000153cc12d580;  1 drivers
v00000153cc129f90_0 .net8 "data", 7 0, RS_00000153cc470598;  alias, 3 drivers
v00000153cc12aad0_0 .net "en", 0 0, v00000153cc0f4750_0;  alias, 1 drivers
v00000153cc12a3f0 .array "mem", 0 1023, 7 0;
v00000153cc12acb0_0 .net "rd", 0 0, v00000153cc0f3e90_0;  alias, 1 drivers
v00000153cc12a030_0 .net "wr", 0 0, v00000153cc0f46b0_0;  alias, 1 drivers
E_00000153cc0f5c60 .event posedge, v00000153cc0f46b0_0;
L_00000153cc12c860 .array/port v00000153cc12a3f0, L_00000153cc12cc20;
L_00000153cc12cc20 .concat [ 10 2 0 0], L_00000153cc12d580, L_00000153cc4a58c8;
L_00000153cc12d3a0 .functor MUXZ 8, o00000153cc4711f8, L_00000153cc12c860, L_00000153cc0e7270, C4<>;
S_00000153cc0904e0 .scope module, "t_rom" "rom_test" 2 49, 14 23 0, S_00000153cc0f9cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rd";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 13 "addr";
    .port_info 3 /OUTPUT 8 "data";
L_00000153cc0e6d30 .functor AND 1, v00000153cc0f38f0_0, v00000153cc0f3e90_0, C4<1>, C4<1>;
v00000153cc12ad50_0 .net *"_ivl_0", 0 0, L_00000153cc0e6d30;  1 drivers
v00000153cc12a490_0 .net *"_ivl_2", 7 0, L_00000153cc12d620;  1 drivers
o00000153cc4713a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000153cc12ae90_0 name=_ivl_4
v00000153cc12af30_0 .net "addr", 12 0, L_00000153cc12ca40;  alias, 1 drivers
v00000153cc12a5d0_0 .net8 "data", 7 0, RS_00000153cc470598;  alias, 3 drivers
v00000153cc12afd0_0 .net "en", 0 0, v00000153cc0f38f0_0;  alias, 1 drivers
v00000153cc12b070 .array "mem", 0 511, 7 0;
v00000153cc12b110_0 .net "rd", 0 0, v00000153cc0f3e90_0;  alias, 1 drivers
L_00000153cc12d620 .array/port v00000153cc12b070, L_00000153cc12ca40;
L_00000153cc12ccc0 .functor MUXZ 8, o00000153cc4713a8, L_00000153cc12d620, L_00000153cc0e6d30, C4<>;
S_00000153cc4a50d0 .scope task, "test1" "test1" 2 88, 2 88 0, S_00000153cc0f9cf0;
 .timescale -9 -10;
TD_risc_cpu_tb.test1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000153cc12c5e0_0, 0, 32;
    %disable S_00000153cc0fc2a0;
    %vpi_call 2 92 "$readmemb", "./test1_rom.dat", v00000153cc12b070 {0 0 0};
    %vpi_call 2 93 "$display", "rom loaded successfully!" {0 0 0};
    %vpi_call 2 94 "$readmemb", "./test1_ram.dat", v00000153cc12a3f0 {0 0 0};
    %vpi_call 2 95 "$display", "ram loaded successfully!" {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000153cc12c5e0_0, 0, 32;
    %delay 14800000, 0;
    %fork TD_risc_cpu_tb.sys_reset, S_00000153cc0f8dd0;
    %join;
    %end;
S_00000153cc4a4a90 .scope task, "test2" "test2" 2 102, 2 102 0, S_00000153cc0f9cf0;
 .timescale -9 -10;
TD_risc_cpu_tb.test2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000153cc12c5e0_0, 0, 32;
    %disable S_00000153cc0fc2a0;
    %vpi_call 2 106 "$readmemb", "./test2_rom.dat", v00000153cc12b070 {0 0 0};
    %vpi_call 2 107 "$display", "rom loaded successfully!" {0 0 0};
    %vpi_call 2 108 "$readmemb", "./test2_ram.dat", v00000153cc12a3f0 {0 0 0};
    %vpi_call 2 109 "$display", "ram loaded successfully!" {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000153cc12c5e0_0, 0, 32;
    %delay 11300000, 0;
    %fork TD_risc_cpu_tb.sys_reset, S_00000153cc0f8dd0;
    %join;
    %end;
S_00000153cc4a5260 .scope task, "test3" "test3" 2 116, 2 116 0, S_00000153cc0f9cf0;
 .timescale -9 -10;
TD_risc_cpu_tb.test3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000153cc12c5e0_0, 0, 32;
    %disable S_00000153cc0fc2a0;
    %vpi_call 2 120 "$readmemb", "./test3_rom.dat", v00000153cc12b070 {0 0 0};
    %vpi_call 2 121 "$display", "rom loaded successfully!" {0 0 0};
    %vpi_call 2 122 "$readmemb", "./test3_ram.dat", v00000153cc12a3f0 {0 0 0};
    %vpi_call 2 123 "$display", "ram loaded successfully!" {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000153cc12c5e0_0, 0, 32;
    %delay 94000000, 0;
    %fork TD_risc_cpu_tb.sys_reset, S_00000153cc0f8dd0;
    %join;
    %end;
    .scope S_00000153cc0d0d90;
T_6 ;
    %wait E_00000153cc0f5b60;
    %load/vec4 v00000153cc0f30d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000153cc0f42f0_0, 0, 8;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000153cc0f42f0_0, 0, 8;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000153cc0f42f0_0, 0, 8;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v00000153cc0f42f0_0, 0, 8;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v00000153cc0f42f0_0, 0, 8;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v00000153cc0f42f0_0, 0, 8;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v00000153cc0f42f0_0, 0, 8;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v00000153cc0f42f0_0, 0, 8;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v00000153cc0f42f0_0, 0, 8;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000153cc0f42f0_0, 0, 8;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000153cc0d0d90;
T_7 ;
    %wait E_00000153cc0f52a0;
    %load/vec4 v00000153cc0f37b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000153cc0f30d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000153cc0f42f0_0;
    %assign/vec4 v00000153cc0f30d0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000153cc0d0d90;
T_8 ;
    %wait E_00000153cc0f52a0;
    %load/vec4 v00000153cc0f37b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000153cc0f4250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000153cc0f3b70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000153cc0f30d0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000153cc0f4250_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000153cc0f30d0_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000153cc0f4250_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v00000153cc0f30d0_0;
    %cmpi/e 4, 0, 8;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000153cc0f3b70_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v00000153cc0f30d0_0;
    %cmpi/e 64, 0, 8;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000153cc0f3b70_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v00000153cc0f4250_0;
    %assign/vec4 v00000153cc0f4250_0, 0;
    %load/vec4 v00000153cc0f3b70_0;
    %assign/vec4 v00000153cc0f3b70_0, 0;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000153cc0d0f20;
T_9 ;
    %wait E_00000153cc0f5660;
    %load/vec4 v00000153cc0f3c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000153cc0f3530_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000153cc0f4a70_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000153cc0f4390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000153cc0f3530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/x;
    %jmp/1 T_9.4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 16;
    %cmp/x;
    %jmp/1 T_9.5, 4;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v00000153cc0f4a70_0, 0;
    %pushi/vec4 1, 1, 16;
    %assign/vec4 v00000153cc0f3530_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v00000153cc0f44d0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000153cc0f4a70_0, 4, 5;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v00000153cc0f3530_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v00000153cc0f44d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000153cc0f4a70_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000153cc0f3530_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000153cc0f3530_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000153cc0d0c00;
T_10 ;
    %wait E_00000153cc0f5660;
    %load/vec4 v00000153cc0f3d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000153cc0f3210_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000153cc0f3990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000153cc0f4b10_0;
    %assign/vec4 v00000153cc0f3210_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000153cc0f3210_0;
    %assign/vec4 v00000153cc0f3210_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000153cc0af660;
T_11 ;
    %wait E_00000153cc0f5660;
    %load/vec4 v00000153cc129d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v00000153cc0e1260_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000153cc12b1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/x;
    %jmp/1 T_11.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/x;
    %jmp/1 T_11.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_11.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_11.5, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_11.6, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/x;
    %jmp/1 T_11.7, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_11.8, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/x;
    %jmp/1 T_11.9, 4;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v00000153cc0e1260_0, 0;
    %jmp T_11.11;
T_11.2 ;
    %load/vec4 v00000153cc0e0f40_0;
    %assign/vec4 v00000153cc0e1260_0, 0;
    %jmp T_11.11;
T_11.3 ;
    %load/vec4 v00000153cc0e0f40_0;
    %assign/vec4 v00000153cc0e1260_0, 0;
    %jmp T_11.11;
T_11.4 ;
    %load/vec4 v00000153cc12adf0_0;
    %load/vec4 v00000153cc0e0f40_0;
    %add;
    %assign/vec4 v00000153cc0e1260_0, 0;
    %jmp T_11.11;
T_11.5 ;
    %load/vec4 v00000153cc12adf0_0;
    %load/vec4 v00000153cc0e0f40_0;
    %and;
    %assign/vec4 v00000153cc0e1260_0, 0;
    %jmp T_11.11;
T_11.6 ;
    %load/vec4 v00000153cc12adf0_0;
    %load/vec4 v00000153cc0e0f40_0;
    %xor;
    %assign/vec4 v00000153cc0e1260_0, 0;
    %jmp T_11.11;
T_11.7 ;
    %load/vec4 v00000153cc12adf0_0;
    %assign/vec4 v00000153cc0e1260_0, 0;
    %jmp T_11.11;
T_11.8 ;
    %load/vec4 v00000153cc0e0f40_0;
    %assign/vec4 v00000153cc0e1260_0, 0;
    %jmp T_11.11;
T_11.9 ;
    %load/vec4 v00000153cc0e0f40_0;
    %assign/vec4 v00000153cc0e1260_0, 0;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000153cc0afdd0;
T_12 ;
    %wait E_00000153cc0f5660;
    %load/vec4 v00000153cc0f3ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000153cc0f4430_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000153cc0f35d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000153cc0f4430_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000153cc0afdd0;
T_13 ;
    %wait E_00000153cc0f5460;
    %load/vec4 v00000153cc0f41b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000153cc0f3850_0, 0, 8;
    %jmp T_13.10;
T_13.0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000153cc0f3850_0, 0, 8;
    %jmp T_13.10;
T_13.1 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000153cc0f3850_0, 0, 8;
    %jmp T_13.10;
T_13.2 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v00000153cc0f3850_0, 0, 8;
    %jmp T_13.10;
T_13.3 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v00000153cc0f3850_0, 0, 8;
    %jmp T_13.10;
T_13.4 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v00000153cc0f3850_0, 0, 8;
    %jmp T_13.10;
T_13.5 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v00000153cc0f3850_0, 0, 8;
    %jmp T_13.10;
T_13.6 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v00000153cc0f3850_0, 0, 8;
    %jmp T_13.10;
T_13.7 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v00000153cc0f3850_0, 0, 8;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000153cc0f3850_0, 0, 8;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000153cc0afdd0;
T_14 ;
    %wait E_00000153cc0f53a0;
    %load/vec4 v00000153cc0f4430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000153cc0f41b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000153cc0f3850_0;
    %assign/vec4 v00000153cc0f41b0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000153cc0afdd0;
T_15 ;
    %wait E_00000153cc0f53a0;
    %load/vec4 v00000153cc0f4430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3e90_0, 0;
    %assign/vec4 v00000153cc0f4110_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f3710_0, 0;
    %assign/vec4 v00000153cc0f3df0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %fork TD_risc_cpu_tb.t_cpu.condition_control1.ctl_cycle, S_00000153cc0cbd80;
    %join;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000153cc0901c0;
T_16 ;
    %wait E_00000153cc0f56a0;
    %load/vec4 v00000153cc12a710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000153cc12b4d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000153cc129950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v00000153cc129bd0_0;
    %assign/vec4 v00000153cc12b4d0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v00000153cc12b4d0_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000153cc12b4d0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000153cc090350;
T_17 ;
    %wait E_00000153cc0f5c60;
    %load/vec4 v00000153cc129f90_0;
    %load/vec4 v00000153cc129ef0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000153cc12a3f0, 0, 4;
    %jmp T_17;
    .thread T_17;
    .scope S_00000153cc0fb320;
T_18 ;
    %wait E_00000153cc0f54e0;
    %load/vec4 v00000153cc0f2db0_0;
    %dup/vec4;
    %pushi/vec4 6143, 2047, 13;
    %cmp/x;
    %jmp/1 T_18.0, 4;
    %dup/vec4;
    %pushi/vec4 2047, 2047, 13;
    %cmp/x;
    %jmp/1 T_18.1, 4;
    %dup/vec4;
    %pushi/vec4 8191, 2047, 13;
    %cmp/x;
    %jmp/1 T_18.2, 4;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f4750_0, 0;
    %assign/vec4 v00000153cc0f38f0_0, 0;
    %jmp T_18.4;
T_18.0 ;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f4750_0, 0;
    %assign/vec4 v00000153cc0f38f0_0, 0;
    %jmp T_18.4;
T_18.1 ;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f4750_0, 0;
    %assign/vec4 v00000153cc0f38f0_0, 0;
    %jmp T_18.4;
T_18.2 ;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v00000153cc0f4750_0, 0;
    %assign/vec4 v00000153cc0f38f0_0, 0;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000153cc0f9cf0;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000153cc12d440_0, 0, 1;
    %vpi_call 2 64 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, "ns", 32'sb00000000000000000000000000001100 {0 0 0};
    %fork TD_risc_cpu_tb.display_debug_message, S_00000153cc0f8c40;
    %join;
    %fork TD_risc_cpu_tb.sys_reset, S_00000153cc0f8dd0;
    %join;
    %fork TD_risc_cpu_tb.test1, S_00000153cc4a50d0;
    %join;
    %fork TD_risc_cpu_tb.test2, S_00000153cc4a4a90;
    %join;
    %fork TD_risc_cpu_tb.test3, S_00000153cc4a5260;
    %join;
    %vpi_call 2 70 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000153cc0f9cf0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 73 "$stop" {0 0 0};
    %end;
    .thread T_19;
    .scope S_00000153cc0f9cf0;
T_20 ;
    %wait E_00000153cc0f4f60;
    %fork t_1, S_00000153cc0fc2a0;
    %jmp t_0;
    .scope S_00000153cc0fc2a0;
t_1 ;
    %load/vec4 v00000153cc12c5e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %jmp T_20.3;
T_20.0 ;
    %vpi_call 2 143 "$display", "\012 ** RUNNING CPUtest1 -The Basic CPU Diagnostic Program ***" {0 0 0};
    %vpi_call 2 144 "$display", "\012 TIME PC INSTR ADDR DATA" {0 0 0};
    %vpi_call 2 145 "$display", "------------------------------------" {0 0 0};
T_20.4 ;
    %load/vec4 v00000153cc12c5e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz T_20.5, 4;
    %wait E_00000153cc0f50a0;
    %load/vec4 v00000153cc0e0900_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000153cc0e1580_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %delay 60000, 0;
    %load/vec4 v00000153cc0e0900_0;
    %subi 1, 0, 13;
    %assign/vec4 v00000153cc12d260_0, 0;
    %load/vec4 v00000153cc0e0860_0;
    %assign/vec4 v00000153cc12d080_0, 0;
    %delay 340000, 0;
    %vpi_call 2 154 "$display", "%t %h %s %h %h", $time, v00000153cc12d260_0, v00000153cc12d4e0_0, v00000153cc12d080_0, v00000153cc12baa0_0 {0 0 0};
T_20.6 ;
    %jmp T_20.4;
T_20.5 ;
    %jmp T_20.3;
T_20.1 ;
    %vpi_call 2 161 "$display", "\012 ** RUNNING CPUtest2 -The Basic CPU Diagnostic Program ***" {0 0 0};
    %vpi_call 2 162 "$display", "\012 TIME PC INSTR ADDR DATA" {0 0 0};
    %vpi_call 2 163 "$display", "------------------------------------" {0 0 0};
T_20.8 ;
    %load/vec4 v00000153cc12c5e0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz T_20.9, 4;
    %wait E_00000153cc0f50a0;
    %load/vec4 v00000153cc0e0900_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000153cc0e1580_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %delay 60000, 0;
    %load/vec4 v00000153cc0e0900_0;
    %subi 1, 0, 13;
    %assign/vec4 v00000153cc12d260_0, 0;
    %load/vec4 v00000153cc0e0860_0;
    %assign/vec4 v00000153cc12d080_0, 0;
    %delay 340000, 0;
    %vpi_call 2 172 "$display", "%t %h %s %h %h", $time, v00000153cc12d260_0, v00000153cc12d4e0_0, v00000153cc12d080_0, v00000153cc12baa0_0 {0 0 0};
T_20.10 ;
    %jmp T_20.8;
T_20.9 ;
    %jmp T_20.3;
T_20.2 ;
    %vpi_call 2 179 "$display", "\012 ** RUNNING CPUtest3 -The Basic CPU Diagnostic Program ***" {0 0 0};
    %vpi_call 2 180 "$display", "***This program should calculate the fibonacci***" {0 0 0};
    %vpi_call 2 181 "$display", "\012 TIME FIBONACCI NUMBER" {0 0 0};
    %vpi_call 2 182 "$display", "------------------------------------" {0 0 0};
T_20.12 ;
    %load/vec4 v00000153cc12c5e0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz T_20.13, 4;
T_20.14 ;
    %load/vec4 v00000153cc12b1b0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_20.15, 6;
    %wait E_00000153cc0f5320;
    %jmp T_20.14;
T_20.15 ;
    %vpi_call 2 185 "$display", "%t %d", $time, &A<v00000153cc12a3f0, 2> {0 0 0};
T_20.16 ;
    %load/vec4 v00000153cc12b1b0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_20.17, 6;
    %wait E_00000153cc0f5320;
    %jmp T_20.16;
T_20.17 ;
    %jmp T_20.12;
T_20.13 ;
    %jmp T_20.3;
T_20.3 ;
    %pop/vec4 1;
    %end;
    .scope S_00000153cc0f9cf0;
t_0 %join;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000153cc0f9cf0;
T_21 ;
    %wait E_00000153cc0f5a60;
    %delay 500000, 0;
    %vpi_call 2 195 "$display", "\012****************************************" {0 0 0};
    %vpi_call 2 196 "$display", "*A HALT INSTRUCTION WAS PROCESSED !!!*" {0 0 0};
    %vpi_call 2 197 "$display", "****************************************\012" {0 0 0};
    %jmp T_21;
    .thread T_21;
    .scope S_00000153cc0f9cf0;
T_22 ;
    %delay 50000, 0;
    %load/vec4 v00000153cc12d440_0;
    %inv;
    %store/vec4 v00000153cc12d440_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_00000153cc0f9cf0;
T_23 ;
    %wait E_00000153cc0f5320;
    %load/vec4 v00000153cc12b1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %pushi/vec4 4144959, 0, 25;
    %store/vec4 v00000153cc12d4e0_0, 0, 25;
    %jmp T_23.9;
T_23.0 ;
    %pushi/vec4 4738132, 0, 25;
    %store/vec4 v00000153cc12d4e0_0, 0, 25;
    %jmp T_23.9;
T_23.1 ;
    %pushi/vec4 5458778, 0, 25;
    %store/vec4 v00000153cc12d4e0_0, 0, 25;
    %jmp T_23.9;
T_23.2 ;
    %pushi/vec4 4277316, 0, 25;
    %store/vec4 v00000153cc12d4e0_0, 0, 25;
    %jmp T_23.9;
T_23.3 ;
    %pushi/vec4 4279876, 0, 25;
    %store/vec4 v00000153cc12d4e0_0, 0, 25;
    %jmp T_23.9;
T_23.4 ;
    %pushi/vec4 5787474, 0, 25;
    %store/vec4 v00000153cc12d4e0_0, 0, 25;
    %jmp T_23.9;
T_23.5 ;
    %pushi/vec4 4998209, 0, 25;
    %store/vec4 v00000153cc12d4e0_0, 0, 25;
    %jmp T_23.9;
T_23.6 ;
    %pushi/vec4 5461071, 0, 25;
    %store/vec4 v00000153cc12d4e0_0, 0, 25;
    %jmp T_23.9;
T_23.7 ;
    %pushi/vec4 4869456, 0, 25;
    %store/vec4 v00000153cc12d4e0_0, 0, 25;
    %jmp T_23.9;
T_23.9 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    ".\risc_cpu_tb.v";
    ".\addr_decode.v";
    ".\risc_cpu.v";
    ".\accumulator.v";
    ".\clock_manager.v";
    ".\command_register.v";
    ".\condition_control.v";
    ".\data_controller.v";
    ".\address_multiplexer.v";
    ".\alu.v";
    ".\program_counter.v";
    ".\ram_test.v";
    ".\rom_test.v";
