
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1184 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/sd/inf01175_2019_1_trab1/pa.fromHdl.tcl
# create_project -name trab1 -dir "C:/sd/inf01175_2019_1_trab1/planAhead_run_2" -part xc3s100ecp132-4
create_project: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 433.078 ; gain = 63.008
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "trab1.ucf" [current_fileset -constrset]
Adding file 'C:/sd/inf01175_2019_1_trab1/trab1.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {nibble_7seg.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {display_driver.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {counter_4bit.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {button_singlepress.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {trab1.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top trab1 $srcset
# add_files [list {trab1.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/adder.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/mem.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/subtract.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s100ecp132-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/sd/inf01175_2019_1_trab1/nibble_7seg.vhd" into library work
Parsing VHDL file "C:/sd/inf01175_2019_1_trab1/display_driver.vhd" into library work
Parsing VHDL file "C:/sd/inf01175_2019_1_trab1/counter_4bit.vhd" into library work
Parsing VHDL file "C:/sd/inf01175_2019_1_trab1/button_singlepress.vhd" into library work
Parsing VHDL file "C:/sd/inf01175_2019_1_trab1/trab1.vhd" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'adder' instantiated as 'trab_adder' [C:/sd/inf01175_2019_1_trab1/trab1.vhd:153]
Resolution: File names need to match cell names: an EDIF definition will be found in adder.edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'subtract' instantiated as 'trab_sub' [C:/sd/inf01175_2019_1_trab1/trab1.vhd:156]
Resolution: File names need to match cell names: an EDIF definition will be found in subtract.edf; an HDL definition may be placed in any Verilog/VHDL file.
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/sd/inf01175_2019_1_trab1/trab1.ucf]
Finished Parsing UCF File [C:/sd/inf01175_2019_1_trab1/trab1.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: a116e865
open_rtl_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 533.953 ; gain = 98.059
update_compile_order -fileset sim_1
