--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml led_1hz.twx led_1hz.ncd -o led_1hz.twr led_1hz.pcf

Design file:              led_1hz.ncd
Physical constraint file: led_1hz.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 829 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.998ns.
--------------------------------------------------------------------------------

Paths for end point b_22 (SLICE_X22Y14.C4), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_0 (FF)
  Destination:          b_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.957ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b_0 to b_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y12.AQ      Tcko                  0.391   b<2>
                                                       b_0
    SLICE_X20Y11.A2      net (fanout=3)        0.621   b<0>
    SLICE_X20Y11.COUT    Topcya                0.395   Mcount_b_cy<3>
                                                       Mcount_b_lut<0>_INV_0
                                                       Mcount_b_cy<3>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   Mcount_b_cy<3>
    SLICE_X20Y12.COUT    Tbyp                  0.076   Mcount_b_cy<7>
                                                       Mcount_b_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   Mcount_b_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   Mcount_b_cy<11>
                                                       Mcount_b_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   Mcount_b_cy<11>
    SLICE_X20Y14.COUT    Tbyp                  0.076   Mcount_b_cy<15>
                                                       Mcount_b_cy<15>
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   Mcount_b_cy<15>
    SLICE_X20Y15.COUT    Tbyp                  0.076   Mcount_b_cy<19>
                                                       Mcount_b_cy<19>
    SLICE_X20Y16.CIN     net (fanout=1)        0.003   Mcount_b_cy<19>
    SLICE_X20Y16.CMUX    Tcinc                 0.272   Result<22>
                                                       Mcount_b_xor<22>
    SLICE_X22Y14.C4      net (fanout=1)        0.670   Result<22>
    SLICE_X22Y14.CLK     Tas                   0.289   b<22>
                                                       b_22_rstpot
                                                       b_22
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (1.651ns logic, 1.306ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_2 (FF)
  Destination:          b_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.860ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b_2 to b_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y12.DQ      Tcko                  0.391   b<2>
                                                       b_2
    SLICE_X20Y11.C2      net (fanout=3)        0.624   b<2>
    SLICE_X20Y11.COUT    Topcyc                0.295   Mcount_b_cy<3>
                                                       b<2>_rt
                                                       Mcount_b_cy<3>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   Mcount_b_cy<3>
    SLICE_X20Y12.COUT    Tbyp                  0.076   Mcount_b_cy<7>
                                                       Mcount_b_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   Mcount_b_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   Mcount_b_cy<11>
                                                       Mcount_b_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   Mcount_b_cy<11>
    SLICE_X20Y14.COUT    Tbyp                  0.076   Mcount_b_cy<15>
                                                       Mcount_b_cy<15>
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   Mcount_b_cy<15>
    SLICE_X20Y15.COUT    Tbyp                  0.076   Mcount_b_cy<19>
                                                       Mcount_b_cy<19>
    SLICE_X20Y16.CIN     net (fanout=1)        0.003   Mcount_b_cy<19>
    SLICE_X20Y16.CMUX    Tcinc                 0.272   Result<22>
                                                       Mcount_b_xor<22>
    SLICE_X22Y14.C4      net (fanout=1)        0.670   Result<22>
    SLICE_X22Y14.CLK     Tas                   0.289   b<22>
                                                       b_22_rstpot
                                                       b_22
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (1.551ns logic, 1.309ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_1 (FF)
  Destination:          b_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.810ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b_1 to b_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y12.CQ      Tcko                  0.391   b<2>
                                                       b_1
    SLICE_X20Y11.B4      net (fanout=3)        0.494   b<1>
    SLICE_X20Y11.COUT    Topcyb                0.375   Mcount_b_cy<3>
                                                       b<1>_rt
                                                       Mcount_b_cy<3>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   Mcount_b_cy<3>
    SLICE_X20Y12.COUT    Tbyp                  0.076   Mcount_b_cy<7>
                                                       Mcount_b_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   Mcount_b_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   Mcount_b_cy<11>
                                                       Mcount_b_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   Mcount_b_cy<11>
    SLICE_X20Y14.COUT    Tbyp                  0.076   Mcount_b_cy<15>
                                                       Mcount_b_cy<15>
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   Mcount_b_cy<15>
    SLICE_X20Y15.COUT    Tbyp                  0.076   Mcount_b_cy<19>
                                                       Mcount_b_cy<19>
    SLICE_X20Y16.CIN     net (fanout=1)        0.003   Mcount_b_cy<19>
    SLICE_X20Y16.CMUX    Tcinc                 0.272   Result<22>
                                                       Mcount_b_xor<22>
    SLICE_X22Y14.C4      net (fanout=1)        0.670   Result<22>
    SLICE_X22Y14.CLK     Tas                   0.289   b<22>
                                                       b_22_rstpot
                                                       b_22
    -------------------------------------------------  ---------------------------
    Total                                      2.810ns (1.631ns logic, 1.179ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point b_20 (SLICE_X22Y14.A3), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_0 (FF)
  Destination:          b_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.900ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b_0 to b_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y12.AQ      Tcko                  0.391   b<2>
                                                       b_0
    SLICE_X20Y11.A2      net (fanout=3)        0.621   b<0>
    SLICE_X20Y11.COUT    Topcya                0.395   Mcount_b_cy<3>
                                                       Mcount_b_lut<0>_INV_0
                                                       Mcount_b_cy<3>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   Mcount_b_cy<3>
    SLICE_X20Y12.COUT    Tbyp                  0.076   Mcount_b_cy<7>
                                                       Mcount_b_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   Mcount_b_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   Mcount_b_cy<11>
                                                       Mcount_b_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   Mcount_b_cy<11>
    SLICE_X20Y14.COUT    Tbyp                  0.076   Mcount_b_cy<15>
                                                       Mcount_b_cy<15>
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   Mcount_b_cy<15>
    SLICE_X20Y15.COUT    Tbyp                  0.076   Mcount_b_cy<19>
                                                       Mcount_b_cy<19>
    SLICE_X20Y16.CIN     net (fanout=1)        0.003   Mcount_b_cy<19>
    SLICE_X20Y16.AMUX    Tcina                 0.177   Result<22>
                                                       Mcount_b_xor<22>
    SLICE_X22Y14.A3      net (fanout=1)        0.708   Result<20>
    SLICE_X22Y14.CLK     Tas                   0.289   b<22>
                                                       b_20_rstpot
                                                       b_20
    -------------------------------------------------  ---------------------------
    Total                                      2.900ns (1.556ns logic, 1.344ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_2 (FF)
  Destination:          b_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.803ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b_2 to b_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y12.DQ      Tcko                  0.391   b<2>
                                                       b_2
    SLICE_X20Y11.C2      net (fanout=3)        0.624   b<2>
    SLICE_X20Y11.COUT    Topcyc                0.295   Mcount_b_cy<3>
                                                       b<2>_rt
                                                       Mcount_b_cy<3>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   Mcount_b_cy<3>
    SLICE_X20Y12.COUT    Tbyp                  0.076   Mcount_b_cy<7>
                                                       Mcount_b_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   Mcount_b_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   Mcount_b_cy<11>
                                                       Mcount_b_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   Mcount_b_cy<11>
    SLICE_X20Y14.COUT    Tbyp                  0.076   Mcount_b_cy<15>
                                                       Mcount_b_cy<15>
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   Mcount_b_cy<15>
    SLICE_X20Y15.COUT    Tbyp                  0.076   Mcount_b_cy<19>
                                                       Mcount_b_cy<19>
    SLICE_X20Y16.CIN     net (fanout=1)        0.003   Mcount_b_cy<19>
    SLICE_X20Y16.AMUX    Tcina                 0.177   Result<22>
                                                       Mcount_b_xor<22>
    SLICE_X22Y14.A3      net (fanout=1)        0.708   Result<20>
    SLICE_X22Y14.CLK     Tas                   0.289   b<22>
                                                       b_20_rstpot
                                                       b_20
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (1.456ns logic, 1.347ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_1 (FF)
  Destination:          b_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.753ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b_1 to b_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y12.CQ      Tcko                  0.391   b<2>
                                                       b_1
    SLICE_X20Y11.B4      net (fanout=3)        0.494   b<1>
    SLICE_X20Y11.COUT    Topcyb                0.375   Mcount_b_cy<3>
                                                       b<1>_rt
                                                       Mcount_b_cy<3>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   Mcount_b_cy<3>
    SLICE_X20Y12.COUT    Tbyp                  0.076   Mcount_b_cy<7>
                                                       Mcount_b_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   Mcount_b_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   Mcount_b_cy<11>
                                                       Mcount_b_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   Mcount_b_cy<11>
    SLICE_X20Y14.COUT    Tbyp                  0.076   Mcount_b_cy<15>
                                                       Mcount_b_cy<15>
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   Mcount_b_cy<15>
    SLICE_X20Y15.COUT    Tbyp                  0.076   Mcount_b_cy<19>
                                                       Mcount_b_cy<19>
    SLICE_X20Y16.CIN     net (fanout=1)        0.003   Mcount_b_cy<19>
    SLICE_X20Y16.AMUX    Tcina                 0.177   Result<22>
                                                       Mcount_b_xor<22>
    SLICE_X22Y14.A3      net (fanout=1)        0.708   Result<20>
    SLICE_X22Y14.CLK     Tas                   0.289   b<22>
                                                       b_20_rstpot
                                                       b_20
    -------------------------------------------------  ---------------------------
    Total                                      2.753ns (1.536ns logic, 1.217ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point b_21 (SLICE_X22Y14.B6), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_0 (FF)
  Destination:          b_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.796ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b_0 to b_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y12.AQ      Tcko                  0.391   b<2>
                                                       b_0
    SLICE_X20Y11.A2      net (fanout=3)        0.621   b<0>
    SLICE_X20Y11.COUT    Topcya                0.395   Mcount_b_cy<3>
                                                       Mcount_b_lut<0>_INV_0
                                                       Mcount_b_cy<3>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   Mcount_b_cy<3>
    SLICE_X20Y12.COUT    Tbyp                  0.076   Mcount_b_cy<7>
                                                       Mcount_b_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   Mcount_b_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   Mcount_b_cy<11>
                                                       Mcount_b_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   Mcount_b_cy<11>
    SLICE_X20Y14.COUT    Tbyp                  0.076   Mcount_b_cy<15>
                                                       Mcount_b_cy<15>
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   Mcount_b_cy<15>
    SLICE_X20Y15.COUT    Tbyp                  0.076   Mcount_b_cy<19>
                                                       Mcount_b_cy<19>
    SLICE_X20Y16.CIN     net (fanout=1)        0.003   Mcount_b_cy<19>
    SLICE_X20Y16.BMUX    Tcinb                 0.260   Result<22>
                                                       Mcount_b_xor<22>
    SLICE_X22Y14.B6      net (fanout=1)        0.521   Result<21>
    SLICE_X22Y14.CLK     Tas                   0.289   b<22>
                                                       b_21_rstpot
                                                       b_21
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (1.639ns logic, 1.157ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_2 (FF)
  Destination:          b_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.699ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b_2 to b_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y12.DQ      Tcko                  0.391   b<2>
                                                       b_2
    SLICE_X20Y11.C2      net (fanout=3)        0.624   b<2>
    SLICE_X20Y11.COUT    Topcyc                0.295   Mcount_b_cy<3>
                                                       b<2>_rt
                                                       Mcount_b_cy<3>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   Mcount_b_cy<3>
    SLICE_X20Y12.COUT    Tbyp                  0.076   Mcount_b_cy<7>
                                                       Mcount_b_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   Mcount_b_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   Mcount_b_cy<11>
                                                       Mcount_b_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   Mcount_b_cy<11>
    SLICE_X20Y14.COUT    Tbyp                  0.076   Mcount_b_cy<15>
                                                       Mcount_b_cy<15>
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   Mcount_b_cy<15>
    SLICE_X20Y15.COUT    Tbyp                  0.076   Mcount_b_cy<19>
                                                       Mcount_b_cy<19>
    SLICE_X20Y16.CIN     net (fanout=1)        0.003   Mcount_b_cy<19>
    SLICE_X20Y16.BMUX    Tcinb                 0.260   Result<22>
                                                       Mcount_b_xor<22>
    SLICE_X22Y14.B6      net (fanout=1)        0.521   Result<21>
    SLICE_X22Y14.CLK     Tas                   0.289   b<22>
                                                       b_21_rstpot
                                                       b_21
    -------------------------------------------------  ---------------------------
    Total                                      2.699ns (1.539ns logic, 1.160ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_1 (FF)
  Destination:          b_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.649ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b_1 to b_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y12.CQ      Tcko                  0.391   b<2>
                                                       b_1
    SLICE_X20Y11.B4      net (fanout=3)        0.494   b<1>
    SLICE_X20Y11.COUT    Topcyb                0.375   Mcount_b_cy<3>
                                                       b<1>_rt
                                                       Mcount_b_cy<3>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   Mcount_b_cy<3>
    SLICE_X20Y12.COUT    Tbyp                  0.076   Mcount_b_cy<7>
                                                       Mcount_b_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   Mcount_b_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   Mcount_b_cy<11>
                                                       Mcount_b_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   Mcount_b_cy<11>
    SLICE_X20Y14.COUT    Tbyp                  0.076   Mcount_b_cy<15>
                                                       Mcount_b_cy<15>
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   Mcount_b_cy<15>
    SLICE_X20Y15.COUT    Tbyp                  0.076   Mcount_b_cy<19>
                                                       Mcount_b_cy<19>
    SLICE_X20Y16.CIN     net (fanout=1)        0.003   Mcount_b_cy<19>
    SLICE_X20Y16.BMUX    Tcinb                 0.260   Result<22>
                                                       Mcount_b_xor<22>
    SLICE_X22Y14.B6      net (fanout=1)        0.521   Result<21>
    SLICE_X22Y14.CLK     Tas                   0.289   b<22>
                                                       b_21_rstpot
                                                       b_21
    -------------------------------------------------  ---------------------------
    Total                                      2.649ns (1.619ns logic, 1.030ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led (SLICE_X22Y13.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led (FF)
  Destination:          led (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.AQ      Tcko                  0.234   led_OBUF
                                                       led
    SLICE_X22Y13.A6      net (fanout=2)        0.027   led_OBUF
    SLICE_X22Y13.CLK     Tah         (-Th)    -0.197   led_OBUF
                                                       led_rstpot1
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.431ns logic, 0.027ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point b_12 (SLICE_X23Y13.C6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.716ns (requirement - (clock path skew + uncertainty - data path))
  Source:               b_7 (FF)
  Destination:          b_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.724ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.087 - 0.079)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: b_7 to b_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y13.AQ      Tcko                  0.198   b<10>
                                                       b_7
    SLICE_X23Y13.D6      net (fanout=3)        0.135   b<7>
    SLICE_X23Y13.D       Tilo                  0.156   b<12>
                                                       GND_1_o_GND_1_o_equal_3_o<25>3_1
    SLICE_X23Y13.C6      net (fanout=11)       0.020   GND_1_o_GND_1_o_equal_3_o<25>31
    SLICE_X23Y13.CLK     Tah         (-Th)    -0.215   b<12>
                                                       b_12_rstpot
                                                       b_12
    -------------------------------------------------  ---------------------------
    Total                                      0.724ns (0.569ns logic, 0.155ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               b_5 (FF)
  Destination:          b_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.087 - 0.077)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: b_5 to b_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.CQ      Tcko                  0.198   b<6>
                                                       b_5
    SLICE_X23Y13.D5      net (fanout=3)        0.202   b<5>
    SLICE_X23Y13.D       Tilo                  0.156   b<12>
                                                       GND_1_o_GND_1_o_equal_3_o<25>3_1
    SLICE_X23Y13.C6      net (fanout=11)       0.020   GND_1_o_GND_1_o_equal_3_o<25>31
    SLICE_X23Y13.CLK     Tah         (-Th)    -0.215   b<12>
                                                       b_12_rstpot
                                                       b_12
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.569ns logic, 0.222ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               b_13 (FF)
  Destination:          b_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (0.087 - 0.080)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: b_13 to b_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y14.BQ      Tcko                  0.198   b<15>
                                                       b_13
    SLICE_X23Y13.D4      net (fanout=3)        0.250   b<13>
    SLICE_X23Y13.D       Tilo                  0.156   b<12>
                                                       GND_1_o_GND_1_o_equal_3_o<25>3_1
    SLICE_X23Y13.C6      net (fanout=11)       0.020   GND_1_o_GND_1_o_equal_3_o<25>31
    SLICE_X23Y13.CLK     Tah         (-Th)    -0.215   b<12>
                                                       b_12_rstpot
                                                       b_12
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.569ns logic, 0.270ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Paths for end point b_13 (SLICE_X21Y14.B6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.734ns (requirement - (clock path skew + uncertainty - data path))
  Source:               b_14 (FF)
  Destination:          b_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.734ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: b_14 to b_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y14.CQ      Tcko                  0.198   b<15>
                                                       b_14
    SLICE_X21Y14.A6      net (fanout=3)        0.128   b<14>
    SLICE_X21Y14.A       Tilo                  0.156   b<15>
                                                       GND_1_o_GND_1_o_equal_3_o<25>1_1
    SLICE_X21Y14.B6      net (fanout=11)       0.037   GND_1_o_GND_1_o_equal_3_o<25>11
    SLICE_X21Y14.CLK     Tah         (-Th)    -0.215   b<15>
                                                       b_13_rstpot
                                                       b_13
    -------------------------------------------------  ---------------------------
    Total                                      0.734ns (0.569ns logic, 0.165ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               b_9 (FF)
  Destination:          b_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: b_9 to b_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y13.CQ      Tcko                  0.198   b<10>
                                                       b_9
    SLICE_X21Y14.A4      net (fanout=3)        0.217   b<9>
    SLICE_X21Y14.A       Tilo                  0.156   b<15>
                                                       GND_1_o_GND_1_o_equal_3_o<25>1_1
    SLICE_X21Y14.B6      net (fanout=11)       0.037   GND_1_o_GND_1_o_equal_3_o<25>11
    SLICE_X21Y14.CLK     Tah         (-Th)    -0.215   b<15>
                                                       b_13_rstpot
                                                       b_13
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.569ns logic, 0.254ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               b_19 (FF)
  Destination:          b_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.868ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: b_19 to b_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y15.DQ      Tcko                  0.198   b<19>
                                                       b_19
    SLICE_X21Y14.A3      net (fanout=3)        0.262   b<19>
    SLICE_X21Y14.A       Tilo                  0.156   b<15>
                                                       GND_1_o_GND_1_o_equal_3_o<25>1_1
    SLICE_X21Y14.B6      net (fanout=11)       0.037   GND_1_o_GND_1_o_equal_3_o<25>11
    SLICE_X21Y14.CLK     Tah         (-Th)    -0.215   b<15>
                                                       b_13_rstpot
                                                       b_13
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.569ns logic, 0.299ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: led_OBUF/CLK
  Logical resource: led/CK
  Location pin: SLICE_X22Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: b<22>/CLK
  Logical resource: b_20/CK
  Location pin: SLICE_X22Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.998|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 829 paths, 0 nets, and 203 connections

Design statistics:
   Minimum period:   2.998ns{1}   (Maximum frequency: 333.556MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 08 13:33:35 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



