rc file Version 1.0

[Design]
COMPILE_PATH=/home/EDA/ic_projs/HW_ICS/veri/sim/build_case1
VCS_HOME=/opt/synopsys/vcs_2022.06/T-2022.06
VERDI_HOME=/opt/synopsys/verdi_2022.06/T-2022.06
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=uvm_custom_install_recording uvm_custom_install_verdi_recording tb_top 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
