##Changing these to 450MHz clock

##set_property PACKAGE_PIN BJ52 [get_ports {refclk300_p}]
##set_property IOSTANDARD LVDS [get_ports {refclk300_p}]
##set_property DIFF_TERM_ADV TERM_100 [get_ports {refclk300_p}]

##set_property PACKAGE_PIN BJ53 [get_ports {refclk300_n}]
##set_property IOSTANDARD LVDS [get_ports {refclk300_n}]
##set_property DIFF_TERM_ADV TERM_100 [get_ports {refclk300_n}]

##create_clock -period 3.333 -name refclk [get_ports {refclk300_p}]

set_property IOSTANDARD LVDS [get_ports refclk450_p]
set_property DIFF_TERM_ADV TERM_100 [get_ports refclk450_p]

set_property PACKAGE_PIN BJ52 [get_ports refclk450_p]
set_property PACKAGE_PIN BJ53 [get_ports refclk450_n]
set_property IOSTANDARD LVDS [get_ports refclk450_n]
set_property DIFF_TERM_ADV TERM_100 [get_ports refclk450_n]

create_clock -period 2.222 -name refclk [get_ports refclk450_p]

