
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010220  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010a0  08010400  08010400  00020400  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080114a0  080114a0  00031ec8  2**0
                  CONTENTS
  4 .ARM          00000000  080114a0  080114a0  00031ec8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080114a0  080114a0  00031ec8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080114a0  080114a0  000214a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080114a4  080114a4  000214a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001ec8  20000000  080114a8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a84  20001ec8  08013370  00031ec8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000294c  08013370  0003294c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00031ec8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00039bf2  00000000  00000000  00031ef8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00006c22  00000000  00000000  0006baea  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002040  00000000  00000000  00072710  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001c78  00000000  00000000  00074750  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00032f7f  00000000  00000000  000763c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00029812  00000000  00000000  000a9347  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00125604  00000000  00000000  000d2b59  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001f815d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008d3c  00000000  00000000  001f81d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20001ec8 	.word	0x20001ec8
 80001fc:	00000000 	.word	0x00000000
 8000200:	080103e8 	.word	0x080103e8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20001ecc 	.word	0x20001ecc
 800021c:	080103e8 	.word	0x080103e8

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <BiasMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMenu(eBiasMenu_Status pMenu)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	2b01      	cmp	r3, #1
 8000c06:	d000      	beq.n	8000c0a <BiasMenu_DrawMenu+0x12>
		case ENABLE_BIAS_MENU:
			BiasMenu_DrawMainMenu();
			break;

		default:
			break;
 8000c08:	e002      	b.n	8000c10 <BiasMenu_DrawMenu+0x18>
			BiasMenu_DrawMainMenu();
 8000c0a:	f000 f805 	bl	8000c18 <BiasMenu_DrawMainMenu>
			break;
 8000c0e:	bf00      	nop

	}
}
 8000c10:	bf00      	nop
 8000c12:	3708      	adds	r7, #8
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}

08000c18 <BiasMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMainMenu()
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("ADJUST DC BIAS", 	30, 10, WHITE, 3, BLACK);
 8000c1e:	2300      	movs	r3, #0
 8000c20:	9301      	str	r3, [sp, #4]
 8000c22:	2303      	movs	r3, #3
 8000c24:	9300      	str	r3, [sp, #0]
 8000c26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c2a:	220a      	movs	r2, #10
 8000c2c:	211e      	movs	r1, #30
 8000c2e:	4803      	ldr	r0, [pc, #12]	; (8000c3c <BiasMenu_DrawMainMenu+0x24>)
 8000c30:	f00c f93e 	bl	800ceb0 <ILI9341_Draw_Text>

}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	08010400 	.word	0x08010400

08000c40 <DM_Init>:
 *	@param None
 *	@retval None
 *
 */
void DM_Init()
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 8000c44:	f00c f986 	bl	800cf54 <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000c48:	2003      	movs	r0, #3
 8000c4a:	f00c fd73 	bl	800d734 <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 8000c4e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000c52:	f00c fb87 	bl	800d364 <ILI9341_Fill_Screen>

}
 8000c56:	bf00      	nop
 8000c58:	bd80      	pop	{r7, pc}
	...

08000c5c <DM_PostInit>:
 *	@param None
 *	@retval None
 *
 */
void DM_PostInit()
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af02      	add	r7, sp, #8

	  ILI9341_Draw_Text("Initialising", 10, 10, BLACK, 1, WHITE);
 8000c62:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c66:	9301      	str	r3, [sp, #4]
 8000c68:	2301      	movs	r3, #1
 8000c6a:	9300      	str	r3, [sp, #0]
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	220a      	movs	r2, #10
 8000c70:	210a      	movs	r1, #10
 8000c72:	4807      	ldr	r0, [pc, #28]	; (8000c90 <DM_PostInit+0x34>)
 8000c74:	f00c f91c 	bl	800ceb0 <ILI9341_Draw_Text>
	  HAL_Delay(500);
 8000c78:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c7c:	f006 fe7c 	bl	8007978 <HAL_Delay>

	  DM_RefreshScreen();
 8000c80:	f000 fa38 	bl	80010f4 <DM_RefreshScreen>
	  printf("Init Completed\n");
 8000c84:	4803      	ldr	r0, [pc, #12]	; (8000c94 <DM_PostInit+0x38>)
 8000c86:	f00d fc57 	bl	800e538 <puts>
}
 8000c8a:	bf00      	nop
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	08010410 	.word	0x08010410
 8000c94:	08010420 	.word	0x08010420

08000c98 <_DisplayFormattedOutput>:
 *	@param None
 *	@retval None
 *
 */
void _DisplayFormattedOutput()
{
 8000c98:	b590      	push	{r4, r7, lr}
 8000c9a:	b099      	sub	sp, #100	; 0x64
 8000c9c:	af02      	add	r7, sp, #8
	char out_hertz[13] = "";
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	633b      	str	r3, [r7, #48]	; 0x30
 8000ca2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	601a      	str	r2, [r3, #0]
 8000caa:	605a      	str	r2, [r3, #4]
 8000cac:	721a      	strb	r2, [r3, #8]
	uint8_t out_hertz_x = 70;
 8000cae:	2346      	movs	r3, #70	; 0x46
 8000cb0:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	uint8_t out_hertz_y = 40;
 8000cb4:	2328      	movs	r3, #40	; 0x28
 8000cb6:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

	char out_vpp[16] = "";
 8000cba:	2300      	movs	r3, #0
 8000cbc:	623b      	str	r3, [r7, #32]
 8000cbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	605a      	str	r2, [r3, #4]
 8000cc8:	609a      	str	r2, [r3, #8]
	uint8_t out_vpp_x = 70;
 8000cca:	2346      	movs	r3, #70	; 0x46
 8000ccc:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
	uint8_t out_vpp_y = 70;
 8000cd0:	2346      	movs	r3, #70	; 0x46
 8000cd2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50

	char out_decibels[11] = "";
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	617b      	str	r3, [r7, #20]
 8000cda:	f107 0318 	add.w	r3, r7, #24
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	f8c3 2003 	str.w	r2, [r3, #3]
	uint8_t out_decibels_x = 70;
 8000ce6:	2346      	movs	r3, #70	; 0x46
 8000ce8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	uint8_t out_decibels_y = 100;
 8000cec:	2364      	movs	r3, #100	; 0x64
 8000cee:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e


	float volts_per_thou = 0.00075;
 8000cf2:	4b66      	ldr	r3, [pc, #408]	; (8000e8c <_DisplayFormattedOutput+0x1f4>)
 8000cf4:	64bb      	str	r3, [r7, #72]	; 0x48
	char out_dcvolts[10] = "";
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	60bb      	str	r3, [r7, #8]
 8000cfa:	f107 030c 	add.w	r3, r7, #12
 8000cfe:	2200      	movs	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	809a      	strh	r2, [r3, #4]
	uint8_t out_dcvolts_x = 70;
 8000d04:	2346      	movs	r3, #70	; 0x46
 8000d06:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint8_t out_dcvolts_y = 130;
 8000d0a:	2382      	movs	r3, #130	; 0x82
 8000d0c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

	// display output in hertz
	snprintf(out_hertz, sizeof(out_hertz), "%4.2f Hz", SM_GetOutputInHertz());
 8000d10:	f003 fd2a 	bl	8004768 <SM_GetOutputInHertz>
 8000d14:	ee10 3a10 	vmov	r3, s0
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f7ff fc3d 	bl	8000598 <__aeabi_f2d>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	460c      	mov	r4, r1
 8000d22:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8000d26:	e9cd 3400 	strd	r3, r4, [sp]
 8000d2a:	4a59      	ldr	r2, [pc, #356]	; (8000e90 <_DisplayFormattedOutput+0x1f8>)
 8000d2c:	210d      	movs	r1, #13
 8000d2e:	f00d fc0b 	bl	800e548 <sniprintf>
	ILI9341_Draw_Text(out_hertz, out_hertz_x, out_hertz_y, BLACK, 3, WHITE);
 8000d32:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8000d36:	b299      	uxth	r1, r3
 8000d38:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8000d3c:	b29a      	uxth	r2, r3
 8000d3e:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8000d42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d46:	9301      	str	r3, [sp, #4]
 8000d48:	2303      	movs	r3, #3
 8000d4a:	9300      	str	r3, [sp, #0]
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	f00c f8af 	bl	800ceb0 <ILI9341_Draw_Text>

	// display output in volts peak-to-peak and decibels
	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 8000d52:	2000      	movs	r0, #0
 8000d54:	f003 fcd6 	bl	8004704 <SM_GetOutputChannel>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8000d5e:	643b      	str	r3, [r7, #64]	; 0x40

	if(pTmpVppPreset)
 8000d60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d016      	beq.n	8000d94 <_DisplayFormattedOutput+0xfc>
	{
		snprintf(out_vpp, sizeof(out_vpp), "%2.2f Vpp", pTmpVppPreset->amp_value);
 8000d66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff fc14 	bl	8000598 <__aeabi_f2d>
 8000d70:	4603      	mov	r3, r0
 8000d72:	460c      	mov	r4, r1
 8000d74:	f107 0020 	add.w	r0, r7, #32
 8000d78:	e9cd 3400 	strd	r3, r4, [sp]
 8000d7c:	4a45      	ldr	r2, [pc, #276]	; (8000e94 <_DisplayFormattedOutput+0x1fc>)
 8000d7e:	2110      	movs	r1, #16
 8000d80:	f00d fbe2 	bl	800e548 <sniprintf>
		snprintf(out_decibels, sizeof(out_decibels), "%s", pTmpVppPreset->gain_decibels);
 8000d84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d86:	68db      	ldr	r3, [r3, #12]
 8000d88:	f107 0014 	add.w	r0, r7, #20
 8000d8c:	4a42      	ldr	r2, [pc, #264]	; (8000e98 <_DisplayFormattedOutput+0x200>)
 8000d8e:	210b      	movs	r1, #11
 8000d90:	f00d fbda 	bl	800e548 <sniprintf>
	}
	ILI9341_Draw_Text(out_vpp, out_vpp_x, out_vpp_y, BLACK, 3, WHITE);
 8000d94:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8000d98:	b299      	uxth	r1, r3
 8000d9a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000d9e:	b29a      	uxth	r2, r3
 8000da0:	f107 0020 	add.w	r0, r7, #32
 8000da4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000da8:	9301      	str	r3, [sp, #4]
 8000daa:	2303      	movs	r3, #3
 8000dac:	9300      	str	r3, [sp, #0]
 8000dae:	2300      	movs	r3, #0
 8000db0:	f00c f87e 	bl	800ceb0 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(out_decibels, out_decibels_x, out_decibels_y, BLACK, 3, WHITE);
 8000db4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000db8:	b299      	uxth	r1, r3
 8000dba:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000dbe:	b29a      	uxth	r2, r3
 8000dc0:	f107 0014 	add.w	r0, r7, #20
 8000dc4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000dc8:	9301      	str	r3, [sp, #4]
 8000dca:	2303      	movs	r3, #3
 8000dcc:	9300      	str	r3, [sp, #0]
 8000dce:	2300      	movs	r3, #0
 8000dd0:	f00c f86e 	bl	800ceb0 <ILI9341_Draw_Text>



	// display output bias in +/- Volts
	float dc_volts;
	(BO_GetOutputBias() == 0) ? (dc_volts = 0) : (dc_volts = volts_per_thou * (float)BO_GetOutputBias());
 8000dd4:	f002 ff5a 	bl	8003c8c <BO_GetOutputBias>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d103      	bne.n	8000de6 <_DisplayFormattedOutput+0x14e>
 8000dde:	f04f 0300 	mov.w	r3, #0
 8000de2:	657b      	str	r3, [r7, #84]	; 0x54
 8000de4:	e00b      	b.n	8000dfe <_DisplayFormattedOutput+0x166>
 8000de6:	f002 ff51 	bl	8003c8c <BO_GetOutputBias>
 8000dea:	ee07 0a90 	vmov	s15, r0
 8000dee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000df2:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8000df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dfa:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

	snprintf(out_dcvolts, sizeof(out_dcvolts), "%1.4f v", dc_volts);
 8000dfe:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8000e00:	f7ff fbca 	bl	8000598 <__aeabi_f2d>
 8000e04:	4603      	mov	r3, r0
 8000e06:	460c      	mov	r4, r1
 8000e08:	f107 0008 	add.w	r0, r7, #8
 8000e0c:	e9cd 3400 	strd	r3, r4, [sp]
 8000e10:	4a22      	ldr	r2, [pc, #136]	; (8000e9c <_DisplayFormattedOutput+0x204>)
 8000e12:	210a      	movs	r1, #10
 8000e14:	f00d fb98 	bl	800e548 <sniprintf>
	if(BO_GetBiasPolarity())
 8000e18:	f002 fed8 	bl	8003bcc <BO_GetBiasPolarity>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d018      	beq.n	8000e54 <_DisplayFormattedOutput+0x1bc>
	{
		char symbol[2] = "+\0";
 8000e22:	4b1f      	ldr	r3, [pc, #124]	; (8000ea0 <_DisplayFormattedOutput+0x208>)
 8000e24:	881b      	ldrh	r3, [r3, #0]
 8000e26:	80bb      	strh	r3, [r7, #4]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
 8000e28:	f107 0208 	add.w	r2, r7, #8
 8000e2c:	1d3b      	adds	r3, r7, #4
 8000e2e:	4611      	mov	r1, r2
 8000e30:	4618      	mov	r0, r3
 8000e32:	f00d fbbd 	bl	800e5b0 <strcat>
 8000e36:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000e3a:	b299      	uxth	r1, r3
 8000e3c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000e40:	b29a      	uxth	r2, r3
 8000e42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e46:	9301      	str	r3, [sp, #4]
 8000e48:	2303      	movs	r3, #3
 8000e4a:	9300      	str	r3, [sp, #0]
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	f00c f82f 	bl	800ceb0 <ILI9341_Draw_Text>
	{
		char symbol[2] = "-\0";
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
	}

}
 8000e52:	e017      	b.n	8000e84 <_DisplayFormattedOutput+0x1ec>
		char symbol[2] = "-\0";
 8000e54:	4b13      	ldr	r3, [pc, #76]	; (8000ea4 <_DisplayFormattedOutput+0x20c>)
 8000e56:	881b      	ldrh	r3, [r3, #0]
 8000e58:	803b      	strh	r3, [r7, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
 8000e5a:	f107 0208 	add.w	r2, r7, #8
 8000e5e:	463b      	mov	r3, r7
 8000e60:	4611      	mov	r1, r2
 8000e62:	4618      	mov	r0, r3
 8000e64:	f00d fba4 	bl	800e5b0 <strcat>
 8000e68:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000e6c:	b299      	uxth	r1, r3
 8000e6e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000e72:	b29a      	uxth	r2, r3
 8000e74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e78:	9301      	str	r3, [sp, #4]
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	9300      	str	r3, [sp, #0]
 8000e7e:	2300      	movs	r3, #0
 8000e80:	f00c f816 	bl	800ceb0 <ILI9341_Draw_Text>
}
 8000e84:	bf00      	nop
 8000e86:	375c      	adds	r7, #92	; 0x5c
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd90      	pop	{r4, r7, pc}
 8000e8c:	3a449ba6 	.word	0x3a449ba6
 8000e90:	08010430 	.word	0x08010430
 8000e94:	0801043c 	.word	0x0801043c
 8000e98:	08010448 	.word	0x08010448
 8000e9c:	0801044c 	.word	0x0801044c
 8000ea0:	08010454 	.word	0x08010454
 8000ea4:	08010458 	.word	0x08010458

08000ea8 <DM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void DM_UpdateDisplay()
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af02      	add	r7, sp, #8

	// Function menus
	if(FuncMenu_getStatus())		//  != DISABLE_FUNC_MENU
 8000eae:	f002 fc99 	bl	80037e4 <FuncMenu_getStatus>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d017      	beq.n	8000ee8 <DM_UpdateDisplay+0x40>
	{
		switch(FuncMenu_getStatus())
 8000eb8:	f002 fc94 	bl	80037e4 <FuncMenu_getStatus>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d00a      	beq.n	8000ed8 <DM_UpdateDisplay+0x30>
 8000ec2:	2b03      	cmp	r3, #3
 8000ec4:	d00c      	beq.n	8000ee0 <DM_UpdateDisplay+0x38>
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d000      	beq.n	8000ecc <DM_UpdateDisplay+0x24>
				FuncMenu_DrawMenu(ENABLE_FUNC_SYNC_MENU);

				break;

			default:
				break;
 8000eca:	e0aa      	b.n	8001022 <DM_UpdateDisplay+0x17a>
				_DisplayFormattedOutput();
 8000ecc:	f7ff fee4 	bl	8000c98 <_DisplayFormattedOutput>
				FuncMenu_DrawMenu(ENABLE_FUNC_MAIN_MENU);
 8000ed0:	2001      	movs	r0, #1
 8000ed2:	f001 fce9 	bl	80028a8 <FuncMenu_DrawMenu>
				break;
 8000ed6:	e0a4      	b.n	8001022 <DM_UpdateDisplay+0x17a>
				FuncMenu_DrawMenu(ENABLE_FUNC_SIGNAL_MENU);
 8000ed8:	2002      	movs	r0, #2
 8000eda:	f001 fce5 	bl	80028a8 <FuncMenu_DrawMenu>
				break;
 8000ede:	e0a0      	b.n	8001022 <DM_UpdateDisplay+0x17a>
				FuncMenu_DrawMenu(ENABLE_FUNC_SYNC_MENU);
 8000ee0:	2003      	movs	r0, #3
 8000ee2:	f001 fce1 	bl	80028a8 <FuncMenu_DrawMenu>
				break;
 8000ee6:	e09c      	b.n	8001022 <DM_UpdateDisplay+0x17a>
		}

	}
	// Gain menus
	else if(GainMenu_getStatus())		//  != DISABLE_GAIN_MENU
 8000ee8:	f002 fd78 	bl	80039dc <GainMenu_getStatus>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d01b      	beq.n	8000f2a <DM_UpdateDisplay+0x82>
	{

		switch(GainMenu_getStatus())
 8000ef2:	f002 fd73 	bl	80039dc <GainMenu_getStatus>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b02      	cmp	r3, #2
 8000efa:	d00a      	beq.n	8000f12 <DM_UpdateDisplay+0x6a>
 8000efc:	2b03      	cmp	r3, #3
 8000efe:	d00e      	beq.n	8000f1e <DM_UpdateDisplay+0x76>
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d000      	beq.n	8000f06 <DM_UpdateDisplay+0x5e>
				GainMenu_DrawMenu(ENABLE_GAIN_SYNC_MENU);

				break;

			default:
				break;
 8000f04:	e08d      	b.n	8001022 <DM_UpdateDisplay+0x17a>
				_DisplayFormattedOutput();
 8000f06:	f7ff fec7 	bl	8000c98 <_DisplayFormattedOutput>
				GainMenu_DrawMenu(ENABLE_GAIN_MAIN_MENU);
 8000f0a:	2001      	movs	r0, #1
 8000f0c:	f002 f8ec 	bl	80030e8 <GainMenu_DrawMenu>
				break;
 8000f10:	e087      	b.n	8001022 <DM_UpdateDisplay+0x17a>
				_DisplayFormattedOutput();
 8000f12:	f7ff fec1 	bl	8000c98 <_DisplayFormattedOutput>
				GainMenu_DrawMenu(ENABLE_GAIN_SIGNAL_MENU);
 8000f16:	2002      	movs	r0, #2
 8000f18:	f002 f8e6 	bl	80030e8 <GainMenu_DrawMenu>
				break;
 8000f1c:	e081      	b.n	8001022 <DM_UpdateDisplay+0x17a>
				_DisplayFormattedOutput();
 8000f1e:	f7ff febb 	bl	8000c98 <_DisplayFormattedOutput>
				GainMenu_DrawMenu(ENABLE_GAIN_SYNC_MENU);
 8000f22:	2003      	movs	r0, #3
 8000f24:	f002 f8e0 	bl	80030e8 <GainMenu_DrawMenu>
				break;
 8000f28:	e07b      	b.n	8001022 <DM_UpdateDisplay+0x17a>
		}

	}

	// Frequency menus
	else if(FreqMenu_getStatus())		//  != DISABLE_FREQ_MENU
 8000f2a:	f002 fb47 	bl	80035bc <FreqMenu_getStatus>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d02f      	beq.n	8000f94 <DM_UpdateDisplay+0xec>
	{

		ILI9341_Draw_Text("FREQUENCY MENU", 	30, 10, WHITE, 3, BLACK);
 8000f34:	2300      	movs	r3, #0
 8000f36:	9301      	str	r3, [sp, #4]
 8000f38:	2303      	movs	r3, #3
 8000f3a:	9300      	str	r3, [sp, #0]
 8000f3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f40:	220a      	movs	r2, #10
 8000f42:	211e      	movs	r1, #30
 8000f44:	484e      	ldr	r0, [pc, #312]	; (8001080 <DM_UpdateDisplay+0x1d8>)
 8000f46:	f00b ffb3 	bl	800ceb0 <ILI9341_Draw_Text>

		switch(FreqMenu_getStatus())
 8000f4a:	f002 fb37 	bl	80035bc <FreqMenu_getStatus>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	3b01      	subs	r3, #1
 8000f52:	2b03      	cmp	r3, #3
 8000f54:	d864      	bhi.n	8001020 <DM_UpdateDisplay+0x178>
 8000f56:	a201      	add	r2, pc, #4	; (adr r2, 8000f5c <DM_UpdateDisplay+0xb4>)
 8000f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f5c:	08000f6d 	.word	0x08000f6d
 8000f60:	08000f79 	.word	0x08000f79
 8000f64:	08000f81 	.word	0x08000f81
 8000f68:	08000f8d 	.word	0x08000f8d
		{
			case ENABLE_FREQ_MAIN_MENU:

				_DisplayFormattedOutput();
 8000f6c:	f7ff fe94 	bl	8000c98 <_DisplayFormattedOutput>
				FreqMenu_DrawMenu(ENABLE_FREQ_MAIN_MENU);
 8000f70:	2001      	movs	r0, #1
 8000f72:	f000 f98f 	bl	8001294 <FreqMenu_DrawMenu>

				break;
 8000f76:	e054      	b.n	8001022 <DM_UpdateDisplay+0x17a>

			case ENABLE_FREQ_PRESET_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_PRESET_MENU);
 8000f78:	2002      	movs	r0, #2
 8000f7a:	f000 f98b 	bl	8001294 <FreqMenu_DrawMenu>
				break;
 8000f7e:	e050      	b.n	8001022 <DM_UpdateDisplay+0x17a>

			case ENABLE_FREQ_ADJUST_MENU:

				_DisplayFormattedOutput();
 8000f80:	f7ff fe8a 	bl	8000c98 <_DisplayFormattedOutput>
				FreqMenu_DrawMenu(ENABLE_FREQ_ADJUST_MENU);
 8000f84:	2003      	movs	r0, #3
 8000f86:	f000 f985 	bl	8001294 <FreqMenu_DrawMenu>

				break;
 8000f8a:	e04a      	b.n	8001022 <DM_UpdateDisplay+0x17a>

			case ENABLE_FREQ_SWEEP_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_SWEEP_MENU);
 8000f8c:	2004      	movs	r0, #4
 8000f8e:	f000 f981 	bl	8001294 <FreqMenu_DrawMenu>
				break;
 8000f92:	e046      	b.n	8001022 <DM_UpdateDisplay+0x17a>
		}

	}

	// Bias menu
	else if(BiasMenu_getStatus())		//  != DISABLE_BIAS_MENU
 8000f94:	f002 f930 	bl	80031f8 <BiasMenu_getStatus>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d005      	beq.n	8000faa <DM_UpdateDisplay+0x102>
	{

		_DisplayFormattedOutput();
 8000f9e:	f7ff fe7b 	bl	8000c98 <_DisplayFormattedOutput>
		BiasMenu_DrawMenu(ENABLE_BIAS_MENU);
 8000fa2:	2001      	movs	r0, #1
 8000fa4:	f7ff fe28 	bl	8000bf8 <BiasMenu_DrawMenu>
 8000fa8:	e03b      	b.n	8001022 <DM_UpdateDisplay+0x17a>
	}
	else
	{
		// Main screen
		ILI9341_Draw_Text("SIGNAL GENERATOR", 	10, 10, WHITE, 3, BLACK);
 8000faa:	2300      	movs	r3, #0
 8000fac:	9301      	str	r3, [sp, #4]
 8000fae:	2303      	movs	r3, #3
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000fb6:	220a      	movs	r2, #10
 8000fb8:	210a      	movs	r1, #10
 8000fba:	4832      	ldr	r0, [pc, #200]	; (8001084 <DM_UpdateDisplay+0x1dc>)
 8000fbc:	f00b ff78 	bl	800ceb0 <ILI9341_Draw_Text>
		_DisplayFormattedOutput();
 8000fc0:	f7ff fe6a 	bl	8000c98 <_DisplayFormattedOutput>

		ILI9341_Draw_Text("FUNC", 10, 210, BLACK, 2, DARKCYAN);
 8000fc4:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8000fc8:	9301      	str	r3, [sp, #4]
 8000fca:	2302      	movs	r3, #2
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	2300      	movs	r3, #0
 8000fd0:	22d2      	movs	r2, #210	; 0xd2
 8000fd2:	210a      	movs	r1, #10
 8000fd4:	482c      	ldr	r0, [pc, #176]	; (8001088 <DM_UpdateDisplay+0x1e0>)
 8000fd6:	f00b ff6b 	bl	800ceb0 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("FREQ", 100, 210, BLACK, 2, DARKGREEN);
 8000fda:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8000fde:	9301      	str	r3, [sp, #4]
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	9300      	str	r3, [sp, #0]
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	22d2      	movs	r2, #210	; 0xd2
 8000fe8:	2164      	movs	r1, #100	; 0x64
 8000fea:	4828      	ldr	r0, [pc, #160]	; (800108c <DM_UpdateDisplay+0x1e4>)
 8000fec:	f00b ff60 	bl	800ceb0 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("GAIN", 175, 210, BLACK, 2, YELLOW);
 8000ff0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000ff4:	9301      	str	r3, [sp, #4]
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	9300      	str	r3, [sp, #0]
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	22d2      	movs	r2, #210	; 0xd2
 8000ffe:	21af      	movs	r1, #175	; 0xaf
 8001000:	4823      	ldr	r0, [pc, #140]	; (8001090 <DM_UpdateDisplay+0x1e8>)
 8001002:	f00b ff55 	bl	800ceb0 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("BIAS", 260, 210, BLACK, 2, RED);
 8001006:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800100a:	9301      	str	r3, [sp, #4]
 800100c:	2302      	movs	r3, #2
 800100e:	9300      	str	r3, [sp, #0]
 8001010:	2300      	movs	r3, #0
 8001012:	22d2      	movs	r2, #210	; 0xd2
 8001014:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001018:	481e      	ldr	r0, [pc, #120]	; (8001094 <DM_UpdateDisplay+0x1ec>)
 800101a:	f00b ff49 	bl	800ceb0 <ILI9341_Draw_Text>
 800101e:	e000      	b.n	8001022 <DM_UpdateDisplay+0x17a>
				break;
 8001020:	bf00      	nop
	}

#ifdef ENCODER_DEBUG
	char encoder_value[5] = "";
 8001022:	2300      	movs	r3, #0
 8001024:	603b      	str	r3, [r7, #0]
 8001026:	2300      	movs	r3, #0
 8001028:	713b      	strb	r3, [r7, #4]
	//snprintf(tim1tmp, sizeof(tim1tmp), "%lu", ENCODER_TIMER->CNT);
	if(DM_AddDigitPadding(ENCODER_TIMER->CNT, encoder_value, sizeof(encoder_value)) == 0)
 800102a:	4b1b      	ldr	r3, [pc, #108]	; (8001098 <DM_UpdateDisplay+0x1f0>)
 800102c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800102e:	b29b      	uxth	r3, r3
 8001030:	4639      	mov	r1, r7
 8001032:	2205      	movs	r2, #5
 8001034:	4618      	mov	r0, r3
 8001036:	f000 f8a7 	bl	8001188 <DM_AddDigitPadding>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d10b      	bne.n	8001058 <DM_UpdateDisplay+0x1b0>
		ILI9341_Draw_Text(encoder_value, 280, 190, BLACK, 1, RED);
 8001040:	4638      	mov	r0, r7
 8001042:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001046:	9301      	str	r3, [sp, #4]
 8001048:	2301      	movs	r3, #1
 800104a:	9300      	str	r3, [sp, #0]
 800104c:	2300      	movs	r3, #0
 800104e:	22be      	movs	r2, #190	; 0xbe
 8001050:	f44f 718c 	mov.w	r1, #280	; 0x118
 8001054:	f00b ff2c 	bl	800ceb0 <ILI9341_Draw_Text>
#endif //ENCODER_DEBUG

	if(*ErrorDebugMsg)
 8001058:	4b10      	ldr	r3, [pc, #64]	; (800109c <DM_UpdateDisplay+0x1f4>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d00a      	beq.n	8001076 <DM_UpdateDisplay+0x1ce>
		ILI9341_Draw_Text(ErrorDebugMsg, 10, 190, BLACK, 1, RED);
 8001060:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001064:	9301      	str	r3, [sp, #4]
 8001066:	2301      	movs	r3, #1
 8001068:	9300      	str	r3, [sp, #0]
 800106a:	2300      	movs	r3, #0
 800106c:	22be      	movs	r2, #190	; 0xbe
 800106e:	210a      	movs	r1, #10
 8001070:	480a      	ldr	r0, [pc, #40]	; (800109c <DM_UpdateDisplay+0x1f4>)
 8001072:	f00b ff1d 	bl	800ceb0 <ILI9341_Draw_Text>

}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	0801045c 	.word	0x0801045c
 8001084:	0801046c 	.word	0x0801046c
 8001088:	08010480 	.word	0x08010480
 800108c:	08010488 	.word	0x08010488
 8001090:	08010490 	.word	0x08010490
 8001094:	08010498 	.word	0x08010498
 8001098:	40012c00 	.word	0x40012c00
 800109c:	20001ee4 	.word	0x20001ee4

080010a0 <DM_DigitCount>:
 *	@param None
 *	@retval None
 *
 */
int DM_DigitCount(int num)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
	if(num < 10)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2b09      	cmp	r3, #9
 80010ac:	dc01      	bgt.n	80010b2 <DM_DigitCount+0x12>
		return 1;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e018      	b.n	80010e4 <DM_DigitCount+0x44>
	if(num < 100)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2b63      	cmp	r3, #99	; 0x63
 80010b6:	dc01      	bgt.n	80010bc <DM_DigitCount+0x1c>
		return 2;
 80010b8:	2302      	movs	r3, #2
 80010ba:	e013      	b.n	80010e4 <DM_DigitCount+0x44>
	if(num < 1000)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010c2:	da01      	bge.n	80010c8 <DM_DigitCount+0x28>
		return 3;
 80010c4:	2303      	movs	r3, #3
 80010c6:	e00d      	b.n	80010e4 <DM_DigitCount+0x44>
	if(num < 10000)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	f242 720f 	movw	r2, #9999	; 0x270f
 80010ce:	4293      	cmp	r3, r2
 80010d0:	dc01      	bgt.n	80010d6 <DM_DigitCount+0x36>
		return 4;
 80010d2:	2304      	movs	r3, #4
 80010d4:	e006      	b.n	80010e4 <DM_DigitCount+0x44>
	if(num < 100000)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a05      	ldr	r2, [pc, #20]	; (80010f0 <DM_DigitCount+0x50>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	dc01      	bgt.n	80010e2 <DM_DigitCount+0x42>
		return 5;
 80010de:	2305      	movs	r3, #5
 80010e0:	e000      	b.n	80010e4 <DM_DigitCount+0x44>
	else
		return 0;
 80010e2:	2300      	movs	r3, #0
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr
 80010f0:	0001869f 	.word	0x0001869f

080010f4 <DM_RefreshScreen>:
 *	@param None
 *	@retval None
 *
 */
void DM_RefreshScreen()
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af04      	add	r7, sp, #16
	// pause display interrupts
	HAL_TIM_Base_Stop_IT(&htim15);
 80010fa:	4821      	ldr	r0, [pc, #132]	; (8001180 <DM_RefreshScreen+0x8c>)
 80010fc:	f00a fa96 	bl	800b62c <HAL_TIM_Base_Stop_IT>


	//ILI9341_Fill_Screen(WHITE);
	ILI9341_FillScreenGradient();
 8001100:	f00b ff04 	bl	800cf0c <ILI9341_FillScreenGradient>

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[0],
 8001104:	4b1f      	ldr	r3, [pc, #124]	; (8001184 <DM_RefreshScreen+0x90>)
 8001106:	8818      	ldrh	r0, [r3, #0]
 8001108:	2300      	movs	r3, #0
 800110a:	9302      	str	r3, [sp, #8]
 800110c:	2302      	movs	r3, #2
 800110e:	9301      	str	r3, [sp, #4]
 8001110:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8001114:	9300      	str	r3, [sp, #0]
 8001116:	2332      	movs	r3, #50	; 0x32
 8001118:	2250      	movs	r2, #80	; 0x50
 800111a:	21c8      	movs	r1, #200	; 0xc8
 800111c:	f00b fd5e 	bl	800cbdc <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKCYAN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[1],
 8001120:	4b18      	ldr	r3, [pc, #96]	; (8001184 <DM_RefreshScreen+0x90>)
 8001122:	8858      	ldrh	r0, [r3, #2]
 8001124:	2300      	movs	r3, #0
 8001126:	9302      	str	r3, [sp, #8]
 8001128:	2302      	movs	r3, #2
 800112a:	9301      	str	r3, [sp, #4]
 800112c:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8001130:	9300      	str	r3, [sp, #0]
 8001132:	2332      	movs	r3, #50	; 0x32
 8001134:	2250      	movs	r2, #80	; 0x50
 8001136:	21c8      	movs	r1, #200	; 0xc8
 8001138:	f00b fd50 	bl	800cbdc <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKGREEN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[2],
 800113c:	4b11      	ldr	r3, [pc, #68]	; (8001184 <DM_RefreshScreen+0x90>)
 800113e:	8898      	ldrh	r0, [r3, #4]
 8001140:	2300      	movs	r3, #0
 8001142:	9302      	str	r3, [sp, #8]
 8001144:	2302      	movs	r3, #2
 8001146:	9301      	str	r3, [sp, #4]
 8001148:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800114c:	9300      	str	r3, [sp, #0]
 800114e:	2332      	movs	r3, #50	; 0x32
 8001150:	2250      	movs	r2, #80	; 0x50
 8001152:	21c8      	movs	r1, #200	; 0xc8
 8001154:	f00b fd42 	bl	800cbdc <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													YELLOW,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[3],
 8001158:	4b0a      	ldr	r3, [pc, #40]	; (8001184 <DM_RefreshScreen+0x90>)
 800115a:	88d8      	ldrh	r0, [r3, #6]
 800115c:	2300      	movs	r3, #0
 800115e:	9302      	str	r3, [sp, #8]
 8001160:	2302      	movs	r3, #2
 8001162:	9301      	str	r3, [sp, #4]
 8001164:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001168:	9300      	str	r3, [sp, #0]
 800116a:	2332      	movs	r3, #50	; 0x32
 800116c:	2250      	movs	r2, #80	; 0x50
 800116e:	21c8      	movs	r1, #200	; 0xc8
 8001170:	f00b fd34 	bl	800cbdc <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													RED,
													BORDER_SIZE,
													BLACK);
	// resume diaplay interrupts
	HAL_TIM_Base_Start_IT(&htim15);
 8001174:	4802      	ldr	r0, [pc, #8]	; (8001180 <DM_RefreshScreen+0x8c>)
 8001176:	f00a fa23 	bl	800b5c0 <HAL_TIM_Base_Start_IT>
}
 800117a:	bf00      	nop
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	2000277c 	.word	0x2000277c
 8001184:	20000000 	.word	0x20000000

08001188 <DM_AddDigitPadding>:
 *			1 if buflen is invalid size
 *			2 unknown error
 *
 */
int DM_AddDigitPadding(uint16_t num, char *buffer, uint16_t buflen)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	4603      	mov	r3, r0
 8001190:	6039      	str	r1, [r7, #0]
 8001192:	80fb      	strh	r3, [r7, #6]
 8001194:	4613      	mov	r3, r2
 8001196:	80bb      	strh	r3, [r7, #4]
	if((buflen < 1) || (buflen > 6))
 8001198:	88bb      	ldrh	r3, [r7, #4]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d002      	beq.n	80011a4 <DM_AddDigitPadding+0x1c>
 800119e:	88bb      	ldrh	r3, [r7, #4]
 80011a0:	2b06      	cmp	r3, #6
 80011a2:	d904      	bls.n	80011ae <DM_AddDigitPadding+0x26>
	{
		DM_SetErrorDebugMsg("DM_AddDigitPadding: invalid input string size");
 80011a4:	482a      	ldr	r0, [pc, #168]	; (8001250 <DM_AddDigitPadding+0xc8>)
 80011a6:	f000 f863 	bl	8001270 <DM_SetErrorDebugMsg>
		return 1;
 80011aa:	2301      	movs	r3, #1
 80011ac:	e04c      	b.n	8001248 <DM_AddDigitPadding+0xc0>
	}

	//char* tmpbuf = malloc(sizeof(buffer) * buflen);

	uint16_t tmpcnt = num;
 80011ae:	88fb      	ldrh	r3, [r7, #6]
 80011b0:	81fb      	strh	r3, [r7, #14]
	switch(DM_DigitCount(tmpcnt))
 80011b2:	89fb      	ldrh	r3, [r7, #14]
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff ff73 	bl	80010a0 <DM_DigitCount>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b05      	cmp	r3, #5
 80011be:	d83f      	bhi.n	8001240 <DM_AddDigitPadding+0xb8>
 80011c0:	a201      	add	r2, pc, #4	; (adr r2, 80011c8 <DM_AddDigitPadding+0x40>)
 80011c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011c6:	bf00      	nop
 80011c8:	080011e1 	.word	0x080011e1
 80011cc:	080011f1 	.word	0x080011f1
 80011d0:	08001201 	.word	0x08001201
 80011d4:	08001211 	.word	0x08001211
 80011d8:	08001221 	.word	0x08001221
 80011dc:	08001231 	.word	0x08001231
	{

		case 0:
			snprintf(buffer,buflen, "     ");
 80011e0:	88bb      	ldrh	r3, [r7, #4]
 80011e2:	4a1c      	ldr	r2, [pc, #112]	; (8001254 <DM_AddDigitPadding+0xcc>)
 80011e4:	4619      	mov	r1, r3
 80011e6:	6838      	ldr	r0, [r7, #0]
 80011e8:	f00d f9ae 	bl	800e548 <sniprintf>
			return 0;
 80011ec:	2300      	movs	r3, #0
 80011ee:	e02b      	b.n	8001248 <DM_AddDigitPadding+0xc0>
		case 1:
			snprintf(buffer, buflen, "%u    ", tmpcnt);
 80011f0:	88b9      	ldrh	r1, [r7, #4]
 80011f2:	89fb      	ldrh	r3, [r7, #14]
 80011f4:	4a18      	ldr	r2, [pc, #96]	; (8001258 <DM_AddDigitPadding+0xd0>)
 80011f6:	6838      	ldr	r0, [r7, #0]
 80011f8:	f00d f9a6 	bl	800e548 <sniprintf>
			return 0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	e023      	b.n	8001248 <DM_AddDigitPadding+0xc0>
		case 2:
			snprintf(buffer, buflen, "%u   ", tmpcnt);
 8001200:	88b9      	ldrh	r1, [r7, #4]
 8001202:	89fb      	ldrh	r3, [r7, #14]
 8001204:	4a15      	ldr	r2, [pc, #84]	; (800125c <DM_AddDigitPadding+0xd4>)
 8001206:	6838      	ldr	r0, [r7, #0]
 8001208:	f00d f99e 	bl	800e548 <sniprintf>
			return 0;
 800120c:	2300      	movs	r3, #0
 800120e:	e01b      	b.n	8001248 <DM_AddDigitPadding+0xc0>
		case 3:
			snprintf(buffer, buflen, "%u  ", tmpcnt);
 8001210:	88b9      	ldrh	r1, [r7, #4]
 8001212:	89fb      	ldrh	r3, [r7, #14]
 8001214:	4a12      	ldr	r2, [pc, #72]	; (8001260 <DM_AddDigitPadding+0xd8>)
 8001216:	6838      	ldr	r0, [r7, #0]
 8001218:	f00d f996 	bl	800e548 <sniprintf>
			return 0;
 800121c:	2300      	movs	r3, #0
 800121e:	e013      	b.n	8001248 <DM_AddDigitPadding+0xc0>
		case 4:
			snprintf(buffer, buflen, "%u ", tmpcnt);
 8001220:	88b9      	ldrh	r1, [r7, #4]
 8001222:	89fb      	ldrh	r3, [r7, #14]
 8001224:	4a0f      	ldr	r2, [pc, #60]	; (8001264 <DM_AddDigitPadding+0xdc>)
 8001226:	6838      	ldr	r0, [r7, #0]
 8001228:	f00d f98e 	bl	800e548 <sniprintf>
			return 0;
 800122c:	2300      	movs	r3, #0
 800122e:	e00b      	b.n	8001248 <DM_AddDigitPadding+0xc0>
		case 5:
			snprintf(buffer, buflen, "%u", tmpcnt);
 8001230:	88b9      	ldrh	r1, [r7, #4]
 8001232:	89fb      	ldrh	r3, [r7, #14]
 8001234:	4a0c      	ldr	r2, [pc, #48]	; (8001268 <DM_AddDigitPadding+0xe0>)
 8001236:	6838      	ldr	r0, [r7, #0]
 8001238:	f00d f986 	bl	800e548 <sniprintf>
			return 0;
 800123c:	2300      	movs	r3, #0
 800123e:	e003      	b.n	8001248 <DM_AddDigitPadding+0xc0>

	}
	DM_SetErrorDebugMsg("DM_AddDigitPadding: unknown error");
 8001240:	480a      	ldr	r0, [pc, #40]	; (800126c <DM_AddDigitPadding+0xe4>)
 8001242:	f000 f815 	bl	8001270 <DM_SetErrorDebugMsg>
	return 2;
 8001246:	2302      	movs	r3, #2


}
 8001248:	4618      	mov	r0, r3
 800124a:	3710      	adds	r7, #16
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	080104a0 	.word	0x080104a0
 8001254:	080104d0 	.word	0x080104d0
 8001258:	080104d8 	.word	0x080104d8
 800125c:	080104e0 	.word	0x080104e0
 8001260:	080104e8 	.word	0x080104e8
 8001264:	080104f0 	.word	0x080104f0
 8001268:	080104f4 	.word	0x080104f4
 800126c:	080104f8 	.word	0x080104f8

08001270 <DM_SetErrorDebugMsg>:
	ILI9341_Draw_Text("- SINE", 	10, 30, WHITE, 2, BLACK);
	*/
}

void DM_SetErrorDebugMsg(char* msg)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
	snprintf(ErrorDebugMsg, sizeof(ErrorDebugMsg), "%s", msg);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	4a04      	ldr	r2, [pc, #16]	; (800128c <DM_SetErrorDebugMsg+0x1c>)
 800127c:	212d      	movs	r1, #45	; 0x2d
 800127e:	4804      	ldr	r0, [pc, #16]	; (8001290 <DM_SetErrorDebugMsg+0x20>)
 8001280:	f00d f962 	bl	800e548 <sniprintf>
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	08010448 	.word	0x08010448
 8001290:	20001ee4 	.word	0x20001ee4

08001294 <FreqMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMenu(eFreqMenu_Status pMenu)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	4603      	mov	r3, r0
 800129c:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d007      	beq.n	80012b4 <FreqMenu_DrawMenu+0x20>
 80012a4:	2b03      	cmp	r3, #3
 80012a6:	d008      	beq.n	80012ba <FreqMenu_DrawMenu+0x26>
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d000      	beq.n	80012ae <FreqMenu_DrawMenu+0x1a>
		case ENABLE_FREQ_ADJUST_MENU:
			FreqMenu_DrawAdjustMenu();
			break;

		default:
			break;
 80012ac:	e008      	b.n	80012c0 <FreqMenu_DrawMenu+0x2c>
			FreqMenu_DrawMainMenu();
 80012ae:	f000 f80b 	bl	80012c8 <FreqMenu_DrawMainMenu>
			break;
 80012b2:	e005      	b.n	80012c0 <FreqMenu_DrawMenu+0x2c>
			FreqMenu_DrawPresetMenu();
 80012b4:	f000 f842 	bl	800133c <FreqMenu_DrawPresetMenu>
			break;
 80012b8:	e002      	b.n	80012c0 <FreqMenu_DrawMenu+0x2c>
			FreqMenu_DrawAdjustMenu();
 80012ba:	f001 fac5 	bl	8002848 <FreqMenu_DrawAdjustMenu>
			break;
 80012be:	bf00      	nop

	}
}
 80012c0:	bf00      	nop
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <FreqMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMainMenu()
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af02      	add	r7, sp, #8
	// main
	ILI9341_Draw_Text("Select an option below", 	30, 165, BLACK, 2, WHITE);
 80012ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012d2:	9301      	str	r3, [sp, #4]
 80012d4:	2302      	movs	r3, #2
 80012d6:	9300      	str	r3, [sp, #0]
 80012d8:	2300      	movs	r3, #0
 80012da:	22a5      	movs	r2, #165	; 0xa5
 80012dc:	211e      	movs	r1, #30
 80012de:	4813      	ldr	r0, [pc, #76]	; (800132c <FreqMenu_DrawMainMenu+0x64>)
 80012e0:	f00b fde6 	bl	800ceb0 <ILI9341_Draw_Text>

	// buttons
	ILI9341_Draw_Text("PRESET", 5, 210, BLACK, 2, DARKCYAN);
 80012e4:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80012e8:	9301      	str	r3, [sp, #4]
 80012ea:	2302      	movs	r3, #2
 80012ec:	9300      	str	r3, [sp, #0]
 80012ee:	2300      	movs	r3, #0
 80012f0:	22d2      	movs	r2, #210	; 0xd2
 80012f2:	2105      	movs	r1, #5
 80012f4:	480e      	ldr	r0, [pc, #56]	; (8001330 <FreqMenu_DrawMainMenu+0x68>)
 80012f6:	f00b fddb 	bl	800ceb0 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("ADJUST", 87, 210, BLACK, 2, DARKGREEN);
 80012fa:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 80012fe:	9301      	str	r3, [sp, #4]
 8001300:	2302      	movs	r3, #2
 8001302:	9300      	str	r3, [sp, #0]
 8001304:	2300      	movs	r3, #0
 8001306:	22d2      	movs	r2, #210	; 0xd2
 8001308:	2157      	movs	r1, #87	; 0x57
 800130a:	480a      	ldr	r0, [pc, #40]	; (8001334 <FreqMenu_DrawMainMenu+0x6c>)
 800130c:	f00b fdd0 	bl	800ceb0 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SWEEP", 174, 210, BLACK, 2, YELLOW);
 8001310:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001314:	9301      	str	r3, [sp, #4]
 8001316:	2302      	movs	r3, #2
 8001318:	9300      	str	r3, [sp, #0]
 800131a:	2300      	movs	r3, #0
 800131c:	22d2      	movs	r2, #210	; 0xd2
 800131e:	21ae      	movs	r1, #174	; 0xae
 8001320:	4805      	ldr	r0, [pc, #20]	; (8001338 <FreqMenu_DrawMainMenu+0x70>)
 8001322:	f00b fdc5 	bl	800ceb0 <ILI9341_Draw_Text>
	//ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
}
 8001326:	bf00      	nop
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	0801051c 	.word	0x0801051c
 8001330:	08010534 	.word	0x08010534
 8001334:	0801053c 	.word	0x0801053c
 8001338:	08010544 	.word	0x08010544

0800133c <FreqMenu_DrawPresetMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawPresetMenu()
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af02      	add	r7, sp, #8

	uint8_t menu_pos_y1 = 50;
 8001342:	2332      	movs	r3, #50	; 0x32
 8001344:	73fb      	strb	r3, [r7, #15]
	uint8_t menu_pos_y2 = 70;
 8001346:	2346      	movs	r3, #70	; 0x46
 8001348:	73bb      	strb	r3, [r7, #14]
	uint8_t menu_pos_y3 = 90;
 800134a:	235a      	movs	r3, #90	; 0x5a
 800134c:	737b      	strb	r3, [r7, #13]
	uint8_t menu_pos_y4 = 110;
 800134e:	236e      	movs	r3, #110	; 0x6e
 8001350:	733b      	strb	r3, [r7, #12]
	uint8_t menu_pos_y5 = 130;
 8001352:	2382      	movs	r3, #130	; 0x82
 8001354:	72fb      	strb	r3, [r7, #11]
	uint8_t menu_pos_y6 = 150;
 8001356:	2396      	movs	r3, #150	; 0x96
 8001358:	72bb      	strb	r3, [r7, #10]
	uint8_t menu_pos_y7 = 170;
 800135a:	23aa      	movs	r3, #170	; 0xaa
 800135c:	727b      	strb	r3, [r7, #9]
	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 800135e:	f002 fe4b 	bl	8003ff8 <FreqO_GetFPresetObject>
 8001362:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2b00      	cmp	r3, #0
 8001368:	f001 823f 	beq.w	80027ea <FreqMenu_DrawPresetMenu+0x14ae>
	{
		switch(pFreqPresetTmp->hertz)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001374:	4293      	cmp	r3, r2
 8001376:	f000 8499 	beq.w	8001cac <FreqMenu_DrawPresetMenu+0x970>
 800137a:	f240 22ee 	movw	r2, #750	; 0x2ee
 800137e:	4293      	cmp	r3, r2
 8001380:	d817      	bhi.n	80013b2 <FreqMenu_DrawPresetMenu+0x76>
 8001382:	2b32      	cmp	r3, #50	; 0x32
 8001384:	f000 81b2 	beq.w	80016ec <FreqMenu_DrawPresetMenu+0x3b0>
 8001388:	2b32      	cmp	r3, #50	; 0x32
 800138a:	d806      	bhi.n	800139a <FreqMenu_DrawPresetMenu+0x5e>
 800138c:	2b01      	cmp	r3, #1
 800138e:	d038      	beq.n	8001402 <FreqMenu_DrawPresetMenu+0xc6>
 8001390:	2b0a      	cmp	r3, #10
 8001392:	f000 80e0 	beq.w	8001556 <FreqMenu_DrawPresetMenu+0x21a>
	else
	{
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		10, 180, RED, 1, BLACK);
	}

}
 8001396:	f001 ba34 	b.w	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
		switch(pFreqPresetTmp->hertz)
 800139a:	2bfa      	cmp	r3, #250	; 0xfa
 800139c:	f000 8316 	beq.w	80019cc <FreqMenu_DrawPresetMenu+0x690>
 80013a0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80013a4:	f000 83bc 	beq.w	8001b20 <FreqMenu_DrawPresetMenu+0x7e4>
 80013a8:	2b64      	cmp	r3, #100	; 0x64
 80013aa:	f000 8249 	beq.w	8001840 <FreqMenu_DrawPresetMenu+0x504>
}
 80013ae:	f001 ba28 	b.w	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
		switch(pFreqPresetTmp->hertz)
 80013b2:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80013b6:	4293      	cmp	r3, r2
 80013b8:	f000 8756 	beq.w	8002268 <FreqMenu_DrawPresetMenu+0xf2c>
 80013bc:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d80f      	bhi.n	80013e4 <FreqMenu_DrawPresetMenu+0xa8>
 80013c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80013c8:	4293      	cmp	r3, r2
 80013ca:	f000 85df 	beq.w	8001f8c <FreqMenu_DrawPresetMenu+0xc50>
 80013ce:	f242 7210 	movw	r2, #10000	; 0x2710
 80013d2:	4293      	cmp	r3, r2
 80013d4:	f000 8683 	beq.w	80020de <FreqMenu_DrawPresetMenu+0xda2>
 80013d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80013dc:	f000 8510 	beq.w	8001e00 <FreqMenu_DrawPresetMenu+0xac4>
}
 80013e0:	f001 ba0f 	b.w	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
		switch(pFreqPresetTmp->hertz)
 80013e4:	4ab1      	ldr	r2, [pc, #708]	; (80016ac <FreqMenu_DrawPresetMenu+0x370>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	f001 80ac 	beq.w	8002544 <FreqMenu_DrawPresetMenu+0x1208>
 80013ec:	4ab0      	ldr	r2, [pc, #704]	; (80016b0 <FreqMenu_DrawPresetMenu+0x374>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	f001 8151 	beq.w	8002696 <FreqMenu_DrawPresetMenu+0x135a>
 80013f4:	f24c 3250 	movw	r2, #50000	; 0xc350
 80013f8:	4293      	cmp	r3, r2
 80013fa:	f000 87de 	beq.w	80023ba <FreqMenu_DrawPresetMenu+0x107e>
}
 80013fe:	f001 ba00 	b.w	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, WHITE, 2, BLACK);
 8001402:	7bfb      	ldrb	r3, [r7, #15]
 8001404:	b29a      	uxth	r2, r3
 8001406:	2300      	movs	r3, #0
 8001408:	9301      	str	r3, [sp, #4]
 800140a:	2302      	movs	r3, #2
 800140c:	9300      	str	r3, [sp, #0]
 800140e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001412:	210a      	movs	r1, #10
 8001414:	48a7      	ldr	r0, [pc, #668]	; (80016b4 <FreqMenu_DrawPresetMenu+0x378>)
 8001416:	f00b fd4b 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 800141a:	7bbb      	ldrb	r3, [r7, #14]
 800141c:	b29a      	uxth	r2, r3
 800141e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001422:	9301      	str	r3, [sp, #4]
 8001424:	2302      	movs	r3, #2
 8001426:	9300      	str	r3, [sp, #0]
 8001428:	2300      	movs	r3, #0
 800142a:	210a      	movs	r1, #10
 800142c:	48a2      	ldr	r0, [pc, #648]	; (80016b8 <FreqMenu_DrawPresetMenu+0x37c>)
 800142e:	f00b fd3f 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001432:	7b7b      	ldrb	r3, [r7, #13]
 8001434:	b29a      	uxth	r2, r3
 8001436:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800143a:	9301      	str	r3, [sp, #4]
 800143c:	2302      	movs	r3, #2
 800143e:	9300      	str	r3, [sp, #0]
 8001440:	2300      	movs	r3, #0
 8001442:	210a      	movs	r1, #10
 8001444:	489d      	ldr	r0, [pc, #628]	; (80016bc <FreqMenu_DrawPresetMenu+0x380>)
 8001446:	f00b fd33 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 800144a:	7b3b      	ldrb	r3, [r7, #12]
 800144c:	b29a      	uxth	r2, r3
 800144e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001452:	9301      	str	r3, [sp, #4]
 8001454:	2302      	movs	r3, #2
 8001456:	9300      	str	r3, [sp, #0]
 8001458:	2300      	movs	r3, #0
 800145a:	210a      	movs	r1, #10
 800145c:	4898      	ldr	r0, [pc, #608]	; (80016c0 <FreqMenu_DrawPresetMenu+0x384>)
 800145e:	f00b fd27 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001462:	7afb      	ldrb	r3, [r7, #11]
 8001464:	b29a      	uxth	r2, r3
 8001466:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800146a:	9301      	str	r3, [sp, #4]
 800146c:	2302      	movs	r3, #2
 800146e:	9300      	str	r3, [sp, #0]
 8001470:	2300      	movs	r3, #0
 8001472:	210a      	movs	r1, #10
 8001474:	4893      	ldr	r0, [pc, #588]	; (80016c4 <FreqMenu_DrawPresetMenu+0x388>)
 8001476:	f00b fd1b 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 800147a:	7abb      	ldrb	r3, [r7, #10]
 800147c:	b29a      	uxth	r2, r3
 800147e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001482:	9301      	str	r3, [sp, #4]
 8001484:	2302      	movs	r3, #2
 8001486:	9300      	str	r3, [sp, #0]
 8001488:	2300      	movs	r3, #0
 800148a:	210a      	movs	r1, #10
 800148c:	488e      	ldr	r0, [pc, #568]	; (80016c8 <FreqMenu_DrawPresetMenu+0x38c>)
 800148e:	f00b fd0f 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001492:	7a7b      	ldrb	r3, [r7, #9]
 8001494:	b29a      	uxth	r2, r3
 8001496:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800149a:	9301      	str	r3, [sp, #4]
 800149c:	2302      	movs	r3, #2
 800149e:	9300      	str	r3, [sp, #0]
 80014a0:	2300      	movs	r3, #0
 80014a2:	210a      	movs	r1, #10
 80014a4:	4889      	ldr	r0, [pc, #548]	; (80016cc <FreqMenu_DrawPresetMenu+0x390>)
 80014a6:	f00b fd03 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	b29a      	uxth	r2, r3
 80014ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014b2:	9301      	str	r3, [sp, #4]
 80014b4:	2302      	movs	r3, #2
 80014b6:	9300      	str	r3, [sp, #0]
 80014b8:	2300      	movs	r3, #0
 80014ba:	2178      	movs	r1, #120	; 0x78
 80014bc:	4884      	ldr	r0, [pc, #528]	; (80016d0 <FreqMenu_DrawPresetMenu+0x394>)
 80014be:	f00b fcf7 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80014c2:	7bbb      	ldrb	r3, [r7, #14]
 80014c4:	b29a      	uxth	r2, r3
 80014c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014ca:	9301      	str	r3, [sp, #4]
 80014cc:	2302      	movs	r3, #2
 80014ce:	9300      	str	r3, [sp, #0]
 80014d0:	2300      	movs	r3, #0
 80014d2:	2178      	movs	r1, #120	; 0x78
 80014d4:	487f      	ldr	r0, [pc, #508]	; (80016d4 <FreqMenu_DrawPresetMenu+0x398>)
 80014d6:	f00b fceb 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80014da:	7b7b      	ldrb	r3, [r7, #13]
 80014dc:	b29a      	uxth	r2, r3
 80014de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014e2:	9301      	str	r3, [sp, #4]
 80014e4:	2302      	movs	r3, #2
 80014e6:	9300      	str	r3, [sp, #0]
 80014e8:	2300      	movs	r3, #0
 80014ea:	2178      	movs	r1, #120	; 0x78
 80014ec:	487a      	ldr	r0, [pc, #488]	; (80016d8 <FreqMenu_DrawPresetMenu+0x39c>)
 80014ee:	f00b fcdf 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80014f2:	7b3b      	ldrb	r3, [r7, #12]
 80014f4:	b29a      	uxth	r2, r3
 80014f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014fa:	9301      	str	r3, [sp, #4]
 80014fc:	2302      	movs	r3, #2
 80014fe:	9300      	str	r3, [sp, #0]
 8001500:	2300      	movs	r3, #0
 8001502:	2178      	movs	r1, #120	; 0x78
 8001504:	4875      	ldr	r0, [pc, #468]	; (80016dc <FreqMenu_DrawPresetMenu+0x3a0>)
 8001506:	f00b fcd3 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 800150a:	7afb      	ldrb	r3, [r7, #11]
 800150c:	b29a      	uxth	r2, r3
 800150e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001512:	9301      	str	r3, [sp, #4]
 8001514:	2302      	movs	r3, #2
 8001516:	9300      	str	r3, [sp, #0]
 8001518:	2300      	movs	r3, #0
 800151a:	2178      	movs	r1, #120	; 0x78
 800151c:	4870      	ldr	r0, [pc, #448]	; (80016e0 <FreqMenu_DrawPresetMenu+0x3a4>)
 800151e:	f00b fcc7 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001522:	7abb      	ldrb	r3, [r7, #10]
 8001524:	b29a      	uxth	r2, r3
 8001526:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800152a:	9301      	str	r3, [sp, #4]
 800152c:	2302      	movs	r3, #2
 800152e:	9300      	str	r3, [sp, #0]
 8001530:	2300      	movs	r3, #0
 8001532:	2178      	movs	r1, #120	; 0x78
 8001534:	486b      	ldr	r0, [pc, #428]	; (80016e4 <FreqMenu_DrawPresetMenu+0x3a8>)
 8001536:	f00b fcbb 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 800153a:	7a7b      	ldrb	r3, [r7, #9]
 800153c:	b29a      	uxth	r2, r3
 800153e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001542:	9301      	str	r3, [sp, #4]
 8001544:	2302      	movs	r3, #2
 8001546:	9300      	str	r3, [sp, #0]
 8001548:	2300      	movs	r3, #0
 800154a:	2178      	movs	r1, #120	; 0x78
 800154c:	4866      	ldr	r0, [pc, #408]	; (80016e8 <FreqMenu_DrawPresetMenu+0x3ac>)
 800154e:	f00b fcaf 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 8001552:	f001 b956 	b.w	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001556:	7bfb      	ldrb	r3, [r7, #15]
 8001558:	b29a      	uxth	r2, r3
 800155a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800155e:	9301      	str	r3, [sp, #4]
 8001560:	2302      	movs	r3, #2
 8001562:	9300      	str	r3, [sp, #0]
 8001564:	2300      	movs	r3, #0
 8001566:	210a      	movs	r1, #10
 8001568:	4852      	ldr	r0, [pc, #328]	; (80016b4 <FreqMenu_DrawPresetMenu+0x378>)
 800156a:	f00b fca1 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, WHITE, 2, BLACK);
 800156e:	7bbb      	ldrb	r3, [r7, #14]
 8001570:	b29a      	uxth	r2, r3
 8001572:	2300      	movs	r3, #0
 8001574:	9301      	str	r3, [sp, #4]
 8001576:	2302      	movs	r3, #2
 8001578:	9300      	str	r3, [sp, #0]
 800157a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800157e:	210a      	movs	r1, #10
 8001580:	484d      	ldr	r0, [pc, #308]	; (80016b8 <FreqMenu_DrawPresetMenu+0x37c>)
 8001582:	f00b fc95 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001586:	7b7b      	ldrb	r3, [r7, #13]
 8001588:	b29a      	uxth	r2, r3
 800158a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800158e:	9301      	str	r3, [sp, #4]
 8001590:	2302      	movs	r3, #2
 8001592:	9300      	str	r3, [sp, #0]
 8001594:	2300      	movs	r3, #0
 8001596:	210a      	movs	r1, #10
 8001598:	4848      	ldr	r0, [pc, #288]	; (80016bc <FreqMenu_DrawPresetMenu+0x380>)
 800159a:	f00b fc89 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 800159e:	7b3b      	ldrb	r3, [r7, #12]
 80015a0:	b29a      	uxth	r2, r3
 80015a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015a6:	9301      	str	r3, [sp, #4]
 80015a8:	2302      	movs	r3, #2
 80015aa:	9300      	str	r3, [sp, #0]
 80015ac:	2300      	movs	r3, #0
 80015ae:	210a      	movs	r1, #10
 80015b0:	4843      	ldr	r0, [pc, #268]	; (80016c0 <FreqMenu_DrawPresetMenu+0x384>)
 80015b2:	f00b fc7d 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80015b6:	7afb      	ldrb	r3, [r7, #11]
 80015b8:	b29a      	uxth	r2, r3
 80015ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015be:	9301      	str	r3, [sp, #4]
 80015c0:	2302      	movs	r3, #2
 80015c2:	9300      	str	r3, [sp, #0]
 80015c4:	2300      	movs	r3, #0
 80015c6:	210a      	movs	r1, #10
 80015c8:	483e      	ldr	r0, [pc, #248]	; (80016c4 <FreqMenu_DrawPresetMenu+0x388>)
 80015ca:	f00b fc71 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80015ce:	7abb      	ldrb	r3, [r7, #10]
 80015d0:	b29a      	uxth	r2, r3
 80015d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015d6:	9301      	str	r3, [sp, #4]
 80015d8:	2302      	movs	r3, #2
 80015da:	9300      	str	r3, [sp, #0]
 80015dc:	2300      	movs	r3, #0
 80015de:	210a      	movs	r1, #10
 80015e0:	4839      	ldr	r0, [pc, #228]	; (80016c8 <FreqMenu_DrawPresetMenu+0x38c>)
 80015e2:	f00b fc65 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80015e6:	7a7b      	ldrb	r3, [r7, #9]
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015ee:	9301      	str	r3, [sp, #4]
 80015f0:	2302      	movs	r3, #2
 80015f2:	9300      	str	r3, [sp, #0]
 80015f4:	2300      	movs	r3, #0
 80015f6:	210a      	movs	r1, #10
 80015f8:	4834      	ldr	r0, [pc, #208]	; (80016cc <FreqMenu_DrawPresetMenu+0x390>)
 80015fa:	f00b fc59 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80015fe:	7bfb      	ldrb	r3, [r7, #15]
 8001600:	b29a      	uxth	r2, r3
 8001602:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001606:	9301      	str	r3, [sp, #4]
 8001608:	2302      	movs	r3, #2
 800160a:	9300      	str	r3, [sp, #0]
 800160c:	2300      	movs	r3, #0
 800160e:	2178      	movs	r1, #120	; 0x78
 8001610:	482f      	ldr	r0, [pc, #188]	; (80016d0 <FreqMenu_DrawPresetMenu+0x394>)
 8001612:	f00b fc4d 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001616:	7bbb      	ldrb	r3, [r7, #14]
 8001618:	b29a      	uxth	r2, r3
 800161a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800161e:	9301      	str	r3, [sp, #4]
 8001620:	2302      	movs	r3, #2
 8001622:	9300      	str	r3, [sp, #0]
 8001624:	2300      	movs	r3, #0
 8001626:	2178      	movs	r1, #120	; 0x78
 8001628:	482a      	ldr	r0, [pc, #168]	; (80016d4 <FreqMenu_DrawPresetMenu+0x398>)
 800162a:	f00b fc41 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 800162e:	7b7b      	ldrb	r3, [r7, #13]
 8001630:	b29a      	uxth	r2, r3
 8001632:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001636:	9301      	str	r3, [sp, #4]
 8001638:	2302      	movs	r3, #2
 800163a:	9300      	str	r3, [sp, #0]
 800163c:	2300      	movs	r3, #0
 800163e:	2178      	movs	r1, #120	; 0x78
 8001640:	4825      	ldr	r0, [pc, #148]	; (80016d8 <FreqMenu_DrawPresetMenu+0x39c>)
 8001642:	f00b fc35 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001646:	7b3b      	ldrb	r3, [r7, #12]
 8001648:	b29a      	uxth	r2, r3
 800164a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800164e:	9301      	str	r3, [sp, #4]
 8001650:	2302      	movs	r3, #2
 8001652:	9300      	str	r3, [sp, #0]
 8001654:	2300      	movs	r3, #0
 8001656:	2178      	movs	r1, #120	; 0x78
 8001658:	4820      	ldr	r0, [pc, #128]	; (80016dc <FreqMenu_DrawPresetMenu+0x3a0>)
 800165a:	f00b fc29 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 800165e:	7afb      	ldrb	r3, [r7, #11]
 8001660:	b29a      	uxth	r2, r3
 8001662:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001666:	9301      	str	r3, [sp, #4]
 8001668:	2302      	movs	r3, #2
 800166a:	9300      	str	r3, [sp, #0]
 800166c:	2300      	movs	r3, #0
 800166e:	2178      	movs	r1, #120	; 0x78
 8001670:	481b      	ldr	r0, [pc, #108]	; (80016e0 <FreqMenu_DrawPresetMenu+0x3a4>)
 8001672:	f00b fc1d 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001676:	7abb      	ldrb	r3, [r7, #10]
 8001678:	b29a      	uxth	r2, r3
 800167a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800167e:	9301      	str	r3, [sp, #4]
 8001680:	2302      	movs	r3, #2
 8001682:	9300      	str	r3, [sp, #0]
 8001684:	2300      	movs	r3, #0
 8001686:	2178      	movs	r1, #120	; 0x78
 8001688:	4816      	ldr	r0, [pc, #88]	; (80016e4 <FreqMenu_DrawPresetMenu+0x3a8>)
 800168a:	f00b fc11 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 800168e:	7a7b      	ldrb	r3, [r7, #9]
 8001690:	b29a      	uxth	r2, r3
 8001692:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001696:	9301      	str	r3, [sp, #4]
 8001698:	2302      	movs	r3, #2
 800169a:	9300      	str	r3, [sp, #0]
 800169c:	2300      	movs	r3, #0
 800169e:	2178      	movs	r1, #120	; 0x78
 80016a0:	4811      	ldr	r0, [pc, #68]	; (80016e8 <FreqMenu_DrawPresetMenu+0x3ac>)
 80016a2:	f00b fc05 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 80016a6:	f001 b8ac 	b.w	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
 80016aa:	bf00      	nop
 80016ac:	000124f8 	.word	0x000124f8
 80016b0:	000186a0 	.word	0x000186a0
 80016b4:	0801054c 	.word	0x0801054c
 80016b8:	08010554 	.word	0x08010554
 80016bc:	0801055c 	.word	0x0801055c
 80016c0:	08010564 	.word	0x08010564
 80016c4:	0801056c 	.word	0x0801056c
 80016c8:	08010574 	.word	0x08010574
 80016cc:	0801057c 	.word	0x0801057c
 80016d0:	08010584 	.word	0x08010584
 80016d4:	0801058c 	.word	0x0801058c
 80016d8:	08010594 	.word	0x08010594
 80016dc:	0801059c 	.word	0x0801059c
 80016e0:	080105a4 	.word	0x080105a4
 80016e4:	080105ac 	.word	0x080105ac
 80016e8:	080105b4 	.word	0x080105b4
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80016ec:	7bfb      	ldrb	r3, [r7, #15]
 80016ee:	b29a      	uxth	r2, r3
 80016f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016f4:	9301      	str	r3, [sp, #4]
 80016f6:	2302      	movs	r3, #2
 80016f8:	9300      	str	r3, [sp, #0]
 80016fa:	2300      	movs	r3, #0
 80016fc:	210a      	movs	r1, #10
 80016fe:	48a5      	ldr	r0, [pc, #660]	; (8001994 <FreqMenu_DrawPresetMenu+0x658>)
 8001700:	f00b fbd6 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001704:	7bbb      	ldrb	r3, [r7, #14]
 8001706:	b29a      	uxth	r2, r3
 8001708:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800170c:	9301      	str	r3, [sp, #4]
 800170e:	2302      	movs	r3, #2
 8001710:	9300      	str	r3, [sp, #0]
 8001712:	2300      	movs	r3, #0
 8001714:	210a      	movs	r1, #10
 8001716:	48a0      	ldr	r0, [pc, #640]	; (8001998 <FreqMenu_DrawPresetMenu+0x65c>)
 8001718:	f00b fbca 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, WHITE, 2, BLACK);
 800171c:	7b7b      	ldrb	r3, [r7, #13]
 800171e:	b29a      	uxth	r2, r3
 8001720:	2300      	movs	r3, #0
 8001722:	9301      	str	r3, [sp, #4]
 8001724:	2302      	movs	r3, #2
 8001726:	9300      	str	r3, [sp, #0]
 8001728:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800172c:	210a      	movs	r1, #10
 800172e:	489b      	ldr	r0, [pc, #620]	; (800199c <FreqMenu_DrawPresetMenu+0x660>)
 8001730:	f00b fbbe 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001734:	7b3b      	ldrb	r3, [r7, #12]
 8001736:	b29a      	uxth	r2, r3
 8001738:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800173c:	9301      	str	r3, [sp, #4]
 800173e:	2302      	movs	r3, #2
 8001740:	9300      	str	r3, [sp, #0]
 8001742:	2300      	movs	r3, #0
 8001744:	210a      	movs	r1, #10
 8001746:	4896      	ldr	r0, [pc, #600]	; (80019a0 <FreqMenu_DrawPresetMenu+0x664>)
 8001748:	f00b fbb2 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 800174c:	7afb      	ldrb	r3, [r7, #11]
 800174e:	b29a      	uxth	r2, r3
 8001750:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001754:	9301      	str	r3, [sp, #4]
 8001756:	2302      	movs	r3, #2
 8001758:	9300      	str	r3, [sp, #0]
 800175a:	2300      	movs	r3, #0
 800175c:	210a      	movs	r1, #10
 800175e:	4891      	ldr	r0, [pc, #580]	; (80019a4 <FreqMenu_DrawPresetMenu+0x668>)
 8001760:	f00b fba6 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001764:	7abb      	ldrb	r3, [r7, #10]
 8001766:	b29a      	uxth	r2, r3
 8001768:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800176c:	9301      	str	r3, [sp, #4]
 800176e:	2302      	movs	r3, #2
 8001770:	9300      	str	r3, [sp, #0]
 8001772:	2300      	movs	r3, #0
 8001774:	210a      	movs	r1, #10
 8001776:	488c      	ldr	r0, [pc, #560]	; (80019a8 <FreqMenu_DrawPresetMenu+0x66c>)
 8001778:	f00b fb9a 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800177c:	7a7b      	ldrb	r3, [r7, #9]
 800177e:	b29a      	uxth	r2, r3
 8001780:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001784:	9301      	str	r3, [sp, #4]
 8001786:	2302      	movs	r3, #2
 8001788:	9300      	str	r3, [sp, #0]
 800178a:	2300      	movs	r3, #0
 800178c:	210a      	movs	r1, #10
 800178e:	4887      	ldr	r0, [pc, #540]	; (80019ac <FreqMenu_DrawPresetMenu+0x670>)
 8001790:	f00b fb8e 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001794:	7bfb      	ldrb	r3, [r7, #15]
 8001796:	b29a      	uxth	r2, r3
 8001798:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800179c:	9301      	str	r3, [sp, #4]
 800179e:	2302      	movs	r3, #2
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	2300      	movs	r3, #0
 80017a4:	2178      	movs	r1, #120	; 0x78
 80017a6:	4882      	ldr	r0, [pc, #520]	; (80019b0 <FreqMenu_DrawPresetMenu+0x674>)
 80017a8:	f00b fb82 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80017ac:	7bbb      	ldrb	r3, [r7, #14]
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017b4:	9301      	str	r3, [sp, #4]
 80017b6:	2302      	movs	r3, #2
 80017b8:	9300      	str	r3, [sp, #0]
 80017ba:	2300      	movs	r3, #0
 80017bc:	2178      	movs	r1, #120	; 0x78
 80017be:	487d      	ldr	r0, [pc, #500]	; (80019b4 <FreqMenu_DrawPresetMenu+0x678>)
 80017c0:	f00b fb76 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80017c4:	7b7b      	ldrb	r3, [r7, #13]
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017cc:	9301      	str	r3, [sp, #4]
 80017ce:	2302      	movs	r3, #2
 80017d0:	9300      	str	r3, [sp, #0]
 80017d2:	2300      	movs	r3, #0
 80017d4:	2178      	movs	r1, #120	; 0x78
 80017d6:	4878      	ldr	r0, [pc, #480]	; (80019b8 <FreqMenu_DrawPresetMenu+0x67c>)
 80017d8:	f00b fb6a 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80017dc:	7b3b      	ldrb	r3, [r7, #12]
 80017de:	b29a      	uxth	r2, r3
 80017e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017e4:	9301      	str	r3, [sp, #4]
 80017e6:	2302      	movs	r3, #2
 80017e8:	9300      	str	r3, [sp, #0]
 80017ea:	2300      	movs	r3, #0
 80017ec:	2178      	movs	r1, #120	; 0x78
 80017ee:	4873      	ldr	r0, [pc, #460]	; (80019bc <FreqMenu_DrawPresetMenu+0x680>)
 80017f0:	f00b fb5e 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80017f4:	7afb      	ldrb	r3, [r7, #11]
 80017f6:	b29a      	uxth	r2, r3
 80017f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017fc:	9301      	str	r3, [sp, #4]
 80017fe:	2302      	movs	r3, #2
 8001800:	9300      	str	r3, [sp, #0]
 8001802:	2300      	movs	r3, #0
 8001804:	2178      	movs	r1, #120	; 0x78
 8001806:	486e      	ldr	r0, [pc, #440]	; (80019c0 <FreqMenu_DrawPresetMenu+0x684>)
 8001808:	f00b fb52 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 800180c:	7abb      	ldrb	r3, [r7, #10]
 800180e:	b29a      	uxth	r2, r3
 8001810:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001814:	9301      	str	r3, [sp, #4]
 8001816:	2302      	movs	r3, #2
 8001818:	9300      	str	r3, [sp, #0]
 800181a:	2300      	movs	r3, #0
 800181c:	2178      	movs	r1, #120	; 0x78
 800181e:	4869      	ldr	r0, [pc, #420]	; (80019c4 <FreqMenu_DrawPresetMenu+0x688>)
 8001820:	f00b fb46 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001824:	7a7b      	ldrb	r3, [r7, #9]
 8001826:	b29a      	uxth	r2, r3
 8001828:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800182c:	9301      	str	r3, [sp, #4]
 800182e:	2302      	movs	r3, #2
 8001830:	9300      	str	r3, [sp, #0]
 8001832:	2300      	movs	r3, #0
 8001834:	2178      	movs	r1, #120	; 0x78
 8001836:	4864      	ldr	r0, [pc, #400]	; (80019c8 <FreqMenu_DrawPresetMenu+0x68c>)
 8001838:	f00b fb3a 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 800183c:	f000 bfe1 	b.w	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001840:	7bfb      	ldrb	r3, [r7, #15]
 8001842:	b29a      	uxth	r2, r3
 8001844:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001848:	9301      	str	r3, [sp, #4]
 800184a:	2302      	movs	r3, #2
 800184c:	9300      	str	r3, [sp, #0]
 800184e:	2300      	movs	r3, #0
 8001850:	210a      	movs	r1, #10
 8001852:	4850      	ldr	r0, [pc, #320]	; (8001994 <FreqMenu_DrawPresetMenu+0x658>)
 8001854:	f00b fb2c 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001858:	7bbb      	ldrb	r3, [r7, #14]
 800185a:	b29a      	uxth	r2, r3
 800185c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001860:	9301      	str	r3, [sp, #4]
 8001862:	2302      	movs	r3, #2
 8001864:	9300      	str	r3, [sp, #0]
 8001866:	2300      	movs	r3, #0
 8001868:	210a      	movs	r1, #10
 800186a:	484b      	ldr	r0, [pc, #300]	; (8001998 <FreqMenu_DrawPresetMenu+0x65c>)
 800186c:	f00b fb20 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001870:	7b7b      	ldrb	r3, [r7, #13]
 8001872:	b29a      	uxth	r2, r3
 8001874:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001878:	9301      	str	r3, [sp, #4]
 800187a:	2302      	movs	r3, #2
 800187c:	9300      	str	r3, [sp, #0]
 800187e:	2300      	movs	r3, #0
 8001880:	210a      	movs	r1, #10
 8001882:	4846      	ldr	r0, [pc, #280]	; (800199c <FreqMenu_DrawPresetMenu+0x660>)
 8001884:	f00b fb14 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, WHITE, 2, BLACK);
 8001888:	7b3b      	ldrb	r3, [r7, #12]
 800188a:	b29a      	uxth	r2, r3
 800188c:	2300      	movs	r3, #0
 800188e:	9301      	str	r3, [sp, #4]
 8001890:	2302      	movs	r3, #2
 8001892:	9300      	str	r3, [sp, #0]
 8001894:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001898:	210a      	movs	r1, #10
 800189a:	4841      	ldr	r0, [pc, #260]	; (80019a0 <FreqMenu_DrawPresetMenu+0x664>)
 800189c:	f00b fb08 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80018a0:	7afb      	ldrb	r3, [r7, #11]
 80018a2:	b29a      	uxth	r2, r3
 80018a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018a8:	9301      	str	r3, [sp, #4]
 80018aa:	2302      	movs	r3, #2
 80018ac:	9300      	str	r3, [sp, #0]
 80018ae:	2300      	movs	r3, #0
 80018b0:	210a      	movs	r1, #10
 80018b2:	483c      	ldr	r0, [pc, #240]	; (80019a4 <FreqMenu_DrawPresetMenu+0x668>)
 80018b4:	f00b fafc 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80018b8:	7abb      	ldrb	r3, [r7, #10]
 80018ba:	b29a      	uxth	r2, r3
 80018bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018c0:	9301      	str	r3, [sp, #4]
 80018c2:	2302      	movs	r3, #2
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	2300      	movs	r3, #0
 80018c8:	210a      	movs	r1, #10
 80018ca:	4837      	ldr	r0, [pc, #220]	; (80019a8 <FreqMenu_DrawPresetMenu+0x66c>)
 80018cc:	f00b faf0 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80018d0:	7a7b      	ldrb	r3, [r7, #9]
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018d8:	9301      	str	r3, [sp, #4]
 80018da:	2302      	movs	r3, #2
 80018dc:	9300      	str	r3, [sp, #0]
 80018de:	2300      	movs	r3, #0
 80018e0:	210a      	movs	r1, #10
 80018e2:	4832      	ldr	r0, [pc, #200]	; (80019ac <FreqMenu_DrawPresetMenu+0x670>)
 80018e4:	f00b fae4 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80018e8:	7bfb      	ldrb	r3, [r7, #15]
 80018ea:	b29a      	uxth	r2, r3
 80018ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018f0:	9301      	str	r3, [sp, #4]
 80018f2:	2302      	movs	r3, #2
 80018f4:	9300      	str	r3, [sp, #0]
 80018f6:	2300      	movs	r3, #0
 80018f8:	2178      	movs	r1, #120	; 0x78
 80018fa:	482d      	ldr	r0, [pc, #180]	; (80019b0 <FreqMenu_DrawPresetMenu+0x674>)
 80018fc:	f00b fad8 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001900:	7bbb      	ldrb	r3, [r7, #14]
 8001902:	b29a      	uxth	r2, r3
 8001904:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001908:	9301      	str	r3, [sp, #4]
 800190a:	2302      	movs	r3, #2
 800190c:	9300      	str	r3, [sp, #0]
 800190e:	2300      	movs	r3, #0
 8001910:	2178      	movs	r1, #120	; 0x78
 8001912:	4828      	ldr	r0, [pc, #160]	; (80019b4 <FreqMenu_DrawPresetMenu+0x678>)
 8001914:	f00b facc 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001918:	7b7b      	ldrb	r3, [r7, #13]
 800191a:	b29a      	uxth	r2, r3
 800191c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001920:	9301      	str	r3, [sp, #4]
 8001922:	2302      	movs	r3, #2
 8001924:	9300      	str	r3, [sp, #0]
 8001926:	2300      	movs	r3, #0
 8001928:	2178      	movs	r1, #120	; 0x78
 800192a:	4823      	ldr	r0, [pc, #140]	; (80019b8 <FreqMenu_DrawPresetMenu+0x67c>)
 800192c:	f00b fac0 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001930:	7b3b      	ldrb	r3, [r7, #12]
 8001932:	b29a      	uxth	r2, r3
 8001934:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001938:	9301      	str	r3, [sp, #4]
 800193a:	2302      	movs	r3, #2
 800193c:	9300      	str	r3, [sp, #0]
 800193e:	2300      	movs	r3, #0
 8001940:	2178      	movs	r1, #120	; 0x78
 8001942:	481e      	ldr	r0, [pc, #120]	; (80019bc <FreqMenu_DrawPresetMenu+0x680>)
 8001944:	f00b fab4 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001948:	7afb      	ldrb	r3, [r7, #11]
 800194a:	b29a      	uxth	r2, r3
 800194c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001950:	9301      	str	r3, [sp, #4]
 8001952:	2302      	movs	r3, #2
 8001954:	9300      	str	r3, [sp, #0]
 8001956:	2300      	movs	r3, #0
 8001958:	2178      	movs	r1, #120	; 0x78
 800195a:	4819      	ldr	r0, [pc, #100]	; (80019c0 <FreqMenu_DrawPresetMenu+0x684>)
 800195c:	f00b faa8 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001960:	7abb      	ldrb	r3, [r7, #10]
 8001962:	b29a      	uxth	r2, r3
 8001964:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001968:	9301      	str	r3, [sp, #4]
 800196a:	2302      	movs	r3, #2
 800196c:	9300      	str	r3, [sp, #0]
 800196e:	2300      	movs	r3, #0
 8001970:	2178      	movs	r1, #120	; 0x78
 8001972:	4814      	ldr	r0, [pc, #80]	; (80019c4 <FreqMenu_DrawPresetMenu+0x688>)
 8001974:	f00b fa9c 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001978:	7a7b      	ldrb	r3, [r7, #9]
 800197a:	b29a      	uxth	r2, r3
 800197c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001980:	9301      	str	r3, [sp, #4]
 8001982:	2302      	movs	r3, #2
 8001984:	9300      	str	r3, [sp, #0]
 8001986:	2300      	movs	r3, #0
 8001988:	2178      	movs	r1, #120	; 0x78
 800198a:	480f      	ldr	r0, [pc, #60]	; (80019c8 <FreqMenu_DrawPresetMenu+0x68c>)
 800198c:	f00b fa90 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 8001990:	f000 bf37 	b.w	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
 8001994:	0801054c 	.word	0x0801054c
 8001998:	08010554 	.word	0x08010554
 800199c:	0801055c 	.word	0x0801055c
 80019a0:	08010564 	.word	0x08010564
 80019a4:	0801056c 	.word	0x0801056c
 80019a8:	08010574 	.word	0x08010574
 80019ac:	0801057c 	.word	0x0801057c
 80019b0:	08010584 	.word	0x08010584
 80019b4:	0801058c 	.word	0x0801058c
 80019b8:	08010594 	.word	0x08010594
 80019bc:	0801059c 	.word	0x0801059c
 80019c0:	080105a4 	.word	0x080105a4
 80019c4:	080105ac 	.word	0x080105ac
 80019c8:	080105b4 	.word	0x080105b4
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80019cc:	7bfb      	ldrb	r3, [r7, #15]
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019d4:	9301      	str	r3, [sp, #4]
 80019d6:	2302      	movs	r3, #2
 80019d8:	9300      	str	r3, [sp, #0]
 80019da:	2300      	movs	r3, #0
 80019dc:	210a      	movs	r1, #10
 80019de:	48a5      	ldr	r0, [pc, #660]	; (8001c74 <FreqMenu_DrawPresetMenu+0x938>)
 80019e0:	f00b fa66 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80019e4:	7bbb      	ldrb	r3, [r7, #14]
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019ec:	9301      	str	r3, [sp, #4]
 80019ee:	2302      	movs	r3, #2
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	2300      	movs	r3, #0
 80019f4:	210a      	movs	r1, #10
 80019f6:	48a0      	ldr	r0, [pc, #640]	; (8001c78 <FreqMenu_DrawPresetMenu+0x93c>)
 80019f8:	f00b fa5a 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80019fc:	7b7b      	ldrb	r3, [r7, #13]
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a04:	9301      	str	r3, [sp, #4]
 8001a06:	2302      	movs	r3, #2
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	210a      	movs	r1, #10
 8001a0e:	489b      	ldr	r0, [pc, #620]	; (8001c7c <FreqMenu_DrawPresetMenu+0x940>)
 8001a10:	f00b fa4e 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001a14:	7b3b      	ldrb	r3, [r7, #12]
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a1c:	9301      	str	r3, [sp, #4]
 8001a1e:	2302      	movs	r3, #2
 8001a20:	9300      	str	r3, [sp, #0]
 8001a22:	2300      	movs	r3, #0
 8001a24:	210a      	movs	r1, #10
 8001a26:	4896      	ldr	r0, [pc, #600]	; (8001c80 <FreqMenu_DrawPresetMenu+0x944>)
 8001a28:	f00b fa42 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, WHITE, 2, BLACK);
 8001a2c:	7afb      	ldrb	r3, [r7, #11]
 8001a2e:	b29a      	uxth	r2, r3
 8001a30:	2300      	movs	r3, #0
 8001a32:	9301      	str	r3, [sp, #4]
 8001a34:	2302      	movs	r3, #2
 8001a36:	9300      	str	r3, [sp, #0]
 8001a38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a3c:	210a      	movs	r1, #10
 8001a3e:	4891      	ldr	r0, [pc, #580]	; (8001c84 <FreqMenu_DrawPresetMenu+0x948>)
 8001a40:	f00b fa36 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001a44:	7abb      	ldrb	r3, [r7, #10]
 8001a46:	b29a      	uxth	r2, r3
 8001a48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a4c:	9301      	str	r3, [sp, #4]
 8001a4e:	2302      	movs	r3, #2
 8001a50:	9300      	str	r3, [sp, #0]
 8001a52:	2300      	movs	r3, #0
 8001a54:	210a      	movs	r1, #10
 8001a56:	488c      	ldr	r0, [pc, #560]	; (8001c88 <FreqMenu_DrawPresetMenu+0x94c>)
 8001a58:	f00b fa2a 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001a5c:	7a7b      	ldrb	r3, [r7, #9]
 8001a5e:	b29a      	uxth	r2, r3
 8001a60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a64:	9301      	str	r3, [sp, #4]
 8001a66:	2302      	movs	r3, #2
 8001a68:	9300      	str	r3, [sp, #0]
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	210a      	movs	r1, #10
 8001a6e:	4887      	ldr	r0, [pc, #540]	; (8001c8c <FreqMenu_DrawPresetMenu+0x950>)
 8001a70:	f00b fa1e 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001a74:	7bfb      	ldrb	r3, [r7, #15]
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a7c:	9301      	str	r3, [sp, #4]
 8001a7e:	2302      	movs	r3, #2
 8001a80:	9300      	str	r3, [sp, #0]
 8001a82:	2300      	movs	r3, #0
 8001a84:	2178      	movs	r1, #120	; 0x78
 8001a86:	4882      	ldr	r0, [pc, #520]	; (8001c90 <FreqMenu_DrawPresetMenu+0x954>)
 8001a88:	f00b fa12 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001a8c:	7bbb      	ldrb	r3, [r7, #14]
 8001a8e:	b29a      	uxth	r2, r3
 8001a90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a94:	9301      	str	r3, [sp, #4]
 8001a96:	2302      	movs	r3, #2
 8001a98:	9300      	str	r3, [sp, #0]
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	2178      	movs	r1, #120	; 0x78
 8001a9e:	487d      	ldr	r0, [pc, #500]	; (8001c94 <FreqMenu_DrawPresetMenu+0x958>)
 8001aa0:	f00b fa06 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001aa4:	7b7b      	ldrb	r3, [r7, #13]
 8001aa6:	b29a      	uxth	r2, r3
 8001aa8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001aac:	9301      	str	r3, [sp, #4]
 8001aae:	2302      	movs	r3, #2
 8001ab0:	9300      	str	r3, [sp, #0]
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	2178      	movs	r1, #120	; 0x78
 8001ab6:	4878      	ldr	r0, [pc, #480]	; (8001c98 <FreqMenu_DrawPresetMenu+0x95c>)
 8001ab8:	f00b f9fa 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001abc:	7b3b      	ldrb	r3, [r7, #12]
 8001abe:	b29a      	uxth	r2, r3
 8001ac0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ac4:	9301      	str	r3, [sp, #4]
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	9300      	str	r3, [sp, #0]
 8001aca:	2300      	movs	r3, #0
 8001acc:	2178      	movs	r1, #120	; 0x78
 8001ace:	4873      	ldr	r0, [pc, #460]	; (8001c9c <FreqMenu_DrawPresetMenu+0x960>)
 8001ad0:	f00b f9ee 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001ad4:	7afb      	ldrb	r3, [r7, #11]
 8001ad6:	b29a      	uxth	r2, r3
 8001ad8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001adc:	9301      	str	r3, [sp, #4]
 8001ade:	2302      	movs	r3, #2
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	2178      	movs	r1, #120	; 0x78
 8001ae6:	486e      	ldr	r0, [pc, #440]	; (8001ca0 <FreqMenu_DrawPresetMenu+0x964>)
 8001ae8:	f00b f9e2 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001aec:	7abb      	ldrb	r3, [r7, #10]
 8001aee:	b29a      	uxth	r2, r3
 8001af0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001af4:	9301      	str	r3, [sp, #4]
 8001af6:	2302      	movs	r3, #2
 8001af8:	9300      	str	r3, [sp, #0]
 8001afa:	2300      	movs	r3, #0
 8001afc:	2178      	movs	r1, #120	; 0x78
 8001afe:	4869      	ldr	r0, [pc, #420]	; (8001ca4 <FreqMenu_DrawPresetMenu+0x968>)
 8001b00:	f00b f9d6 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001b04:	7a7b      	ldrb	r3, [r7, #9]
 8001b06:	b29a      	uxth	r2, r3
 8001b08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b0c:	9301      	str	r3, [sp, #4]
 8001b0e:	2302      	movs	r3, #2
 8001b10:	9300      	str	r3, [sp, #0]
 8001b12:	2300      	movs	r3, #0
 8001b14:	2178      	movs	r1, #120	; 0x78
 8001b16:	4864      	ldr	r0, [pc, #400]	; (8001ca8 <FreqMenu_DrawPresetMenu+0x96c>)
 8001b18:	f00b f9ca 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 8001b1c:	f000 be71 	b.w	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001b20:	7bfb      	ldrb	r3, [r7, #15]
 8001b22:	b29a      	uxth	r2, r3
 8001b24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b28:	9301      	str	r3, [sp, #4]
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	9300      	str	r3, [sp, #0]
 8001b2e:	2300      	movs	r3, #0
 8001b30:	210a      	movs	r1, #10
 8001b32:	4850      	ldr	r0, [pc, #320]	; (8001c74 <FreqMenu_DrawPresetMenu+0x938>)
 8001b34:	f00b f9bc 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001b38:	7bbb      	ldrb	r3, [r7, #14]
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b40:	9301      	str	r3, [sp, #4]
 8001b42:	2302      	movs	r3, #2
 8001b44:	9300      	str	r3, [sp, #0]
 8001b46:	2300      	movs	r3, #0
 8001b48:	210a      	movs	r1, #10
 8001b4a:	484b      	ldr	r0, [pc, #300]	; (8001c78 <FreqMenu_DrawPresetMenu+0x93c>)
 8001b4c:	f00b f9b0 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001b50:	7b7b      	ldrb	r3, [r7, #13]
 8001b52:	b29a      	uxth	r2, r3
 8001b54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b58:	9301      	str	r3, [sp, #4]
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	9300      	str	r3, [sp, #0]
 8001b5e:	2300      	movs	r3, #0
 8001b60:	210a      	movs	r1, #10
 8001b62:	4846      	ldr	r0, [pc, #280]	; (8001c7c <FreqMenu_DrawPresetMenu+0x940>)
 8001b64:	f00b f9a4 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001b68:	7b3b      	ldrb	r3, [r7, #12]
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b70:	9301      	str	r3, [sp, #4]
 8001b72:	2302      	movs	r3, #2
 8001b74:	9300      	str	r3, [sp, #0]
 8001b76:	2300      	movs	r3, #0
 8001b78:	210a      	movs	r1, #10
 8001b7a:	4841      	ldr	r0, [pc, #260]	; (8001c80 <FreqMenu_DrawPresetMenu+0x944>)
 8001b7c:	f00b f998 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001b80:	7afb      	ldrb	r3, [r7, #11]
 8001b82:	b29a      	uxth	r2, r3
 8001b84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b88:	9301      	str	r3, [sp, #4]
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	9300      	str	r3, [sp, #0]
 8001b8e:	2300      	movs	r3, #0
 8001b90:	210a      	movs	r1, #10
 8001b92:	483c      	ldr	r0, [pc, #240]	; (8001c84 <FreqMenu_DrawPresetMenu+0x948>)
 8001b94:	f00b f98c 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, WHITE, 2, BLACK);
 8001b98:	7abb      	ldrb	r3, [r7, #10]
 8001b9a:	b29a      	uxth	r2, r3
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	9301      	str	r3, [sp, #4]
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	9300      	str	r3, [sp, #0]
 8001ba4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ba8:	210a      	movs	r1, #10
 8001baa:	4837      	ldr	r0, [pc, #220]	; (8001c88 <FreqMenu_DrawPresetMenu+0x94c>)
 8001bac:	f00b f980 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001bb0:	7a7b      	ldrb	r3, [r7, #9]
 8001bb2:	b29a      	uxth	r2, r3
 8001bb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bb8:	9301      	str	r3, [sp, #4]
 8001bba:	2302      	movs	r3, #2
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	210a      	movs	r1, #10
 8001bc2:	4832      	ldr	r0, [pc, #200]	; (8001c8c <FreqMenu_DrawPresetMenu+0x950>)
 8001bc4:	f00b f974 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001bc8:	7bfb      	ldrb	r3, [r7, #15]
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	2178      	movs	r1, #120	; 0x78
 8001bda:	482d      	ldr	r0, [pc, #180]	; (8001c90 <FreqMenu_DrawPresetMenu+0x954>)
 8001bdc:	f00b f968 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001be0:	7bbb      	ldrb	r3, [r7, #14]
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001be8:	9301      	str	r3, [sp, #4]
 8001bea:	2302      	movs	r3, #2
 8001bec:	9300      	str	r3, [sp, #0]
 8001bee:	2300      	movs	r3, #0
 8001bf0:	2178      	movs	r1, #120	; 0x78
 8001bf2:	4828      	ldr	r0, [pc, #160]	; (8001c94 <FreqMenu_DrawPresetMenu+0x958>)
 8001bf4:	f00b f95c 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001bf8:	7b7b      	ldrb	r3, [r7, #13]
 8001bfa:	b29a      	uxth	r2, r3
 8001bfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c00:	9301      	str	r3, [sp, #4]
 8001c02:	2302      	movs	r3, #2
 8001c04:	9300      	str	r3, [sp, #0]
 8001c06:	2300      	movs	r3, #0
 8001c08:	2178      	movs	r1, #120	; 0x78
 8001c0a:	4823      	ldr	r0, [pc, #140]	; (8001c98 <FreqMenu_DrawPresetMenu+0x95c>)
 8001c0c:	f00b f950 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001c10:	7b3b      	ldrb	r3, [r7, #12]
 8001c12:	b29a      	uxth	r2, r3
 8001c14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c18:	9301      	str	r3, [sp, #4]
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	9300      	str	r3, [sp, #0]
 8001c1e:	2300      	movs	r3, #0
 8001c20:	2178      	movs	r1, #120	; 0x78
 8001c22:	481e      	ldr	r0, [pc, #120]	; (8001c9c <FreqMenu_DrawPresetMenu+0x960>)
 8001c24:	f00b f944 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001c28:	7afb      	ldrb	r3, [r7, #11]
 8001c2a:	b29a      	uxth	r2, r3
 8001c2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c30:	9301      	str	r3, [sp, #4]
 8001c32:	2302      	movs	r3, #2
 8001c34:	9300      	str	r3, [sp, #0]
 8001c36:	2300      	movs	r3, #0
 8001c38:	2178      	movs	r1, #120	; 0x78
 8001c3a:	4819      	ldr	r0, [pc, #100]	; (8001ca0 <FreqMenu_DrawPresetMenu+0x964>)
 8001c3c:	f00b f938 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001c40:	7abb      	ldrb	r3, [r7, #10]
 8001c42:	b29a      	uxth	r2, r3
 8001c44:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c48:	9301      	str	r3, [sp, #4]
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	9300      	str	r3, [sp, #0]
 8001c4e:	2300      	movs	r3, #0
 8001c50:	2178      	movs	r1, #120	; 0x78
 8001c52:	4814      	ldr	r0, [pc, #80]	; (8001ca4 <FreqMenu_DrawPresetMenu+0x968>)
 8001c54:	f00b f92c 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001c58:	7a7b      	ldrb	r3, [r7, #9]
 8001c5a:	b29a      	uxth	r2, r3
 8001c5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c60:	9301      	str	r3, [sp, #4]
 8001c62:	2302      	movs	r3, #2
 8001c64:	9300      	str	r3, [sp, #0]
 8001c66:	2300      	movs	r3, #0
 8001c68:	2178      	movs	r1, #120	; 0x78
 8001c6a:	480f      	ldr	r0, [pc, #60]	; (8001ca8 <FreqMenu_DrawPresetMenu+0x96c>)
 8001c6c:	f00b f920 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 8001c70:	f000 bdc7 	b.w	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
 8001c74:	0801054c 	.word	0x0801054c
 8001c78:	08010554 	.word	0x08010554
 8001c7c:	0801055c 	.word	0x0801055c
 8001c80:	08010564 	.word	0x08010564
 8001c84:	0801056c 	.word	0x0801056c
 8001c88:	08010574 	.word	0x08010574
 8001c8c:	0801057c 	.word	0x0801057c
 8001c90:	08010584 	.word	0x08010584
 8001c94:	0801058c 	.word	0x0801058c
 8001c98:	08010594 	.word	0x08010594
 8001c9c:	0801059c 	.word	0x0801059c
 8001ca0:	080105a4 	.word	0x080105a4
 8001ca4:	080105ac 	.word	0x080105ac
 8001ca8:	080105b4 	.word	0x080105b4
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001cac:	7bfb      	ldrb	r3, [r7, #15]
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cb4:	9301      	str	r3, [sp, #4]
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	9300      	str	r3, [sp, #0]
 8001cba:	2300      	movs	r3, #0
 8001cbc:	210a      	movs	r1, #10
 8001cbe:	48a5      	ldr	r0, [pc, #660]	; (8001f54 <FreqMenu_DrawPresetMenu+0xc18>)
 8001cc0:	f00b f8f6 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001cc4:	7bbb      	ldrb	r3, [r7, #14]
 8001cc6:	b29a      	uxth	r2, r3
 8001cc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ccc:	9301      	str	r3, [sp, #4]
 8001cce:	2302      	movs	r3, #2
 8001cd0:	9300      	str	r3, [sp, #0]
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	210a      	movs	r1, #10
 8001cd6:	48a0      	ldr	r0, [pc, #640]	; (8001f58 <FreqMenu_DrawPresetMenu+0xc1c>)
 8001cd8:	f00b f8ea 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001cdc:	7b7b      	ldrb	r3, [r7, #13]
 8001cde:	b29a      	uxth	r2, r3
 8001ce0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ce4:	9301      	str	r3, [sp, #4]
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	2300      	movs	r3, #0
 8001cec:	210a      	movs	r1, #10
 8001cee:	489b      	ldr	r0, [pc, #620]	; (8001f5c <FreqMenu_DrawPresetMenu+0xc20>)
 8001cf0:	f00b f8de 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001cf4:	7b3b      	ldrb	r3, [r7, #12]
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cfc:	9301      	str	r3, [sp, #4]
 8001cfe:	2302      	movs	r3, #2
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	2300      	movs	r3, #0
 8001d04:	210a      	movs	r1, #10
 8001d06:	4896      	ldr	r0, [pc, #600]	; (8001f60 <FreqMenu_DrawPresetMenu+0xc24>)
 8001d08:	f00b f8d2 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001d0c:	7afb      	ldrb	r3, [r7, #11]
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d14:	9301      	str	r3, [sp, #4]
 8001d16:	2302      	movs	r3, #2
 8001d18:	9300      	str	r3, [sp, #0]
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	210a      	movs	r1, #10
 8001d1e:	4891      	ldr	r0, [pc, #580]	; (8001f64 <FreqMenu_DrawPresetMenu+0xc28>)
 8001d20:	f00b f8c6 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001d24:	7abb      	ldrb	r3, [r7, #10]
 8001d26:	b29a      	uxth	r2, r3
 8001d28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d2c:	9301      	str	r3, [sp, #4]
 8001d2e:	2302      	movs	r3, #2
 8001d30:	9300      	str	r3, [sp, #0]
 8001d32:	2300      	movs	r3, #0
 8001d34:	210a      	movs	r1, #10
 8001d36:	488c      	ldr	r0, [pc, #560]	; (8001f68 <FreqMenu_DrawPresetMenu+0xc2c>)
 8001d38:	f00b f8ba 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, WHITE, 2, BLACK);
 8001d3c:	7a7b      	ldrb	r3, [r7, #9]
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	2300      	movs	r3, #0
 8001d42:	9301      	str	r3, [sp, #4]
 8001d44:	2302      	movs	r3, #2
 8001d46:	9300      	str	r3, [sp, #0]
 8001d48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d4c:	210a      	movs	r1, #10
 8001d4e:	4887      	ldr	r0, [pc, #540]	; (8001f6c <FreqMenu_DrawPresetMenu+0xc30>)
 8001d50:	f00b f8ae 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001d54:	7bfb      	ldrb	r3, [r7, #15]
 8001d56:	b29a      	uxth	r2, r3
 8001d58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d5c:	9301      	str	r3, [sp, #4]
 8001d5e:	2302      	movs	r3, #2
 8001d60:	9300      	str	r3, [sp, #0]
 8001d62:	2300      	movs	r3, #0
 8001d64:	2178      	movs	r1, #120	; 0x78
 8001d66:	4882      	ldr	r0, [pc, #520]	; (8001f70 <FreqMenu_DrawPresetMenu+0xc34>)
 8001d68:	f00b f8a2 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001d6c:	7bbb      	ldrb	r3, [r7, #14]
 8001d6e:	b29a      	uxth	r2, r3
 8001d70:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d74:	9301      	str	r3, [sp, #4]
 8001d76:	2302      	movs	r3, #2
 8001d78:	9300      	str	r3, [sp, #0]
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	2178      	movs	r1, #120	; 0x78
 8001d7e:	487d      	ldr	r0, [pc, #500]	; (8001f74 <FreqMenu_DrawPresetMenu+0xc38>)
 8001d80:	f00b f896 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001d84:	7b7b      	ldrb	r3, [r7, #13]
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d8c:	9301      	str	r3, [sp, #4]
 8001d8e:	2302      	movs	r3, #2
 8001d90:	9300      	str	r3, [sp, #0]
 8001d92:	2300      	movs	r3, #0
 8001d94:	2178      	movs	r1, #120	; 0x78
 8001d96:	4878      	ldr	r0, [pc, #480]	; (8001f78 <FreqMenu_DrawPresetMenu+0xc3c>)
 8001d98:	f00b f88a 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001d9c:	7b3b      	ldrb	r3, [r7, #12]
 8001d9e:	b29a      	uxth	r2, r3
 8001da0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001da4:	9301      	str	r3, [sp, #4]
 8001da6:	2302      	movs	r3, #2
 8001da8:	9300      	str	r3, [sp, #0]
 8001daa:	2300      	movs	r3, #0
 8001dac:	2178      	movs	r1, #120	; 0x78
 8001dae:	4873      	ldr	r0, [pc, #460]	; (8001f7c <FreqMenu_DrawPresetMenu+0xc40>)
 8001db0:	f00b f87e 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001db4:	7afb      	ldrb	r3, [r7, #11]
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dbc:	9301      	str	r3, [sp, #4]
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	9300      	str	r3, [sp, #0]
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	2178      	movs	r1, #120	; 0x78
 8001dc6:	486e      	ldr	r0, [pc, #440]	; (8001f80 <FreqMenu_DrawPresetMenu+0xc44>)
 8001dc8:	f00b f872 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001dcc:	7abb      	ldrb	r3, [r7, #10]
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dd4:	9301      	str	r3, [sp, #4]
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	9300      	str	r3, [sp, #0]
 8001dda:	2300      	movs	r3, #0
 8001ddc:	2178      	movs	r1, #120	; 0x78
 8001dde:	4869      	ldr	r0, [pc, #420]	; (8001f84 <FreqMenu_DrawPresetMenu+0xc48>)
 8001de0:	f00b f866 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001de4:	7a7b      	ldrb	r3, [r7, #9]
 8001de6:	b29a      	uxth	r2, r3
 8001de8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dec:	9301      	str	r3, [sp, #4]
 8001dee:	2302      	movs	r3, #2
 8001df0:	9300      	str	r3, [sp, #0]
 8001df2:	2300      	movs	r3, #0
 8001df4:	2178      	movs	r1, #120	; 0x78
 8001df6:	4864      	ldr	r0, [pc, #400]	; (8001f88 <FreqMenu_DrawPresetMenu+0xc4c>)
 8001df8:	f00b f85a 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 8001dfc:	f000 bd01 	b.w	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001e00:	7bfb      	ldrb	r3, [r7, #15]
 8001e02:	b29a      	uxth	r2, r3
 8001e04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e08:	9301      	str	r3, [sp, #4]
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	2300      	movs	r3, #0
 8001e10:	210a      	movs	r1, #10
 8001e12:	4850      	ldr	r0, [pc, #320]	; (8001f54 <FreqMenu_DrawPresetMenu+0xc18>)
 8001e14:	f00b f84c 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001e18:	7bbb      	ldrb	r3, [r7, #14]
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e20:	9301      	str	r3, [sp, #4]
 8001e22:	2302      	movs	r3, #2
 8001e24:	9300      	str	r3, [sp, #0]
 8001e26:	2300      	movs	r3, #0
 8001e28:	210a      	movs	r1, #10
 8001e2a:	484b      	ldr	r0, [pc, #300]	; (8001f58 <FreqMenu_DrawPresetMenu+0xc1c>)
 8001e2c:	f00b f840 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001e30:	7b7b      	ldrb	r3, [r7, #13]
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e38:	9301      	str	r3, [sp, #4]
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	9300      	str	r3, [sp, #0]
 8001e3e:	2300      	movs	r3, #0
 8001e40:	210a      	movs	r1, #10
 8001e42:	4846      	ldr	r0, [pc, #280]	; (8001f5c <FreqMenu_DrawPresetMenu+0xc20>)
 8001e44:	f00b f834 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001e48:	7b3b      	ldrb	r3, [r7, #12]
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e50:	9301      	str	r3, [sp, #4]
 8001e52:	2302      	movs	r3, #2
 8001e54:	9300      	str	r3, [sp, #0]
 8001e56:	2300      	movs	r3, #0
 8001e58:	210a      	movs	r1, #10
 8001e5a:	4841      	ldr	r0, [pc, #260]	; (8001f60 <FreqMenu_DrawPresetMenu+0xc24>)
 8001e5c:	f00b f828 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001e60:	7afb      	ldrb	r3, [r7, #11]
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e68:	9301      	str	r3, [sp, #4]
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	9300      	str	r3, [sp, #0]
 8001e6e:	2300      	movs	r3, #0
 8001e70:	210a      	movs	r1, #10
 8001e72:	483c      	ldr	r0, [pc, #240]	; (8001f64 <FreqMenu_DrawPresetMenu+0xc28>)
 8001e74:	f00b f81c 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001e78:	7abb      	ldrb	r3, [r7, #10]
 8001e7a:	b29a      	uxth	r2, r3
 8001e7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e80:	9301      	str	r3, [sp, #4]
 8001e82:	2302      	movs	r3, #2
 8001e84:	9300      	str	r3, [sp, #0]
 8001e86:	2300      	movs	r3, #0
 8001e88:	210a      	movs	r1, #10
 8001e8a:	4837      	ldr	r0, [pc, #220]	; (8001f68 <FreqMenu_DrawPresetMenu+0xc2c>)
 8001e8c:	f00b f810 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001e90:	7a7b      	ldrb	r3, [r7, #9]
 8001e92:	b29a      	uxth	r2, r3
 8001e94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e98:	9301      	str	r3, [sp, #4]
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	9300      	str	r3, [sp, #0]
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	210a      	movs	r1, #10
 8001ea2:	4832      	ldr	r0, [pc, #200]	; (8001f6c <FreqMenu_DrawPresetMenu+0xc30>)
 8001ea4:	f00b f804 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, WHITE, 2, BLACK);
 8001ea8:	7bfb      	ldrb	r3, [r7, #15]
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	2300      	movs	r3, #0
 8001eae:	9301      	str	r3, [sp, #4]
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	9300      	str	r3, [sp, #0]
 8001eb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001eb8:	2178      	movs	r1, #120	; 0x78
 8001eba:	482d      	ldr	r0, [pc, #180]	; (8001f70 <FreqMenu_DrawPresetMenu+0xc34>)
 8001ebc:	f00a fff8 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001ec0:	7bbb      	ldrb	r3, [r7, #14]
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ec8:	9301      	str	r3, [sp, #4]
 8001eca:	2302      	movs	r3, #2
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	2300      	movs	r3, #0
 8001ed0:	2178      	movs	r1, #120	; 0x78
 8001ed2:	4828      	ldr	r0, [pc, #160]	; (8001f74 <FreqMenu_DrawPresetMenu+0xc38>)
 8001ed4:	f00a ffec 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001ed8:	7b7b      	ldrb	r3, [r7, #13]
 8001eda:	b29a      	uxth	r2, r3
 8001edc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ee0:	9301      	str	r3, [sp, #4]
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	9300      	str	r3, [sp, #0]
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	2178      	movs	r1, #120	; 0x78
 8001eea:	4823      	ldr	r0, [pc, #140]	; (8001f78 <FreqMenu_DrawPresetMenu+0xc3c>)
 8001eec:	f00a ffe0 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001ef0:	7b3b      	ldrb	r3, [r7, #12]
 8001ef2:	b29a      	uxth	r2, r3
 8001ef4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ef8:	9301      	str	r3, [sp, #4]
 8001efa:	2302      	movs	r3, #2
 8001efc:	9300      	str	r3, [sp, #0]
 8001efe:	2300      	movs	r3, #0
 8001f00:	2178      	movs	r1, #120	; 0x78
 8001f02:	481e      	ldr	r0, [pc, #120]	; (8001f7c <FreqMenu_DrawPresetMenu+0xc40>)
 8001f04:	f00a ffd4 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001f08:	7afb      	ldrb	r3, [r7, #11]
 8001f0a:	b29a      	uxth	r2, r3
 8001f0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f10:	9301      	str	r3, [sp, #4]
 8001f12:	2302      	movs	r3, #2
 8001f14:	9300      	str	r3, [sp, #0]
 8001f16:	2300      	movs	r3, #0
 8001f18:	2178      	movs	r1, #120	; 0x78
 8001f1a:	4819      	ldr	r0, [pc, #100]	; (8001f80 <FreqMenu_DrawPresetMenu+0xc44>)
 8001f1c:	f00a ffc8 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001f20:	7abb      	ldrb	r3, [r7, #10]
 8001f22:	b29a      	uxth	r2, r3
 8001f24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f28:	9301      	str	r3, [sp, #4]
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	2300      	movs	r3, #0
 8001f30:	2178      	movs	r1, #120	; 0x78
 8001f32:	4814      	ldr	r0, [pc, #80]	; (8001f84 <FreqMenu_DrawPresetMenu+0xc48>)
 8001f34:	f00a ffbc 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001f38:	7a7b      	ldrb	r3, [r7, #9]
 8001f3a:	b29a      	uxth	r2, r3
 8001f3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f40:	9301      	str	r3, [sp, #4]
 8001f42:	2302      	movs	r3, #2
 8001f44:	9300      	str	r3, [sp, #0]
 8001f46:	2300      	movs	r3, #0
 8001f48:	2178      	movs	r1, #120	; 0x78
 8001f4a:	480f      	ldr	r0, [pc, #60]	; (8001f88 <FreqMenu_DrawPresetMenu+0xc4c>)
 8001f4c:	f00a ffb0 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 8001f50:	f000 bc57 	b.w	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
 8001f54:	0801054c 	.word	0x0801054c
 8001f58:	08010554 	.word	0x08010554
 8001f5c:	0801055c 	.word	0x0801055c
 8001f60:	08010564 	.word	0x08010564
 8001f64:	0801056c 	.word	0x0801056c
 8001f68:	08010574 	.word	0x08010574
 8001f6c:	0801057c 	.word	0x0801057c
 8001f70:	08010584 	.word	0x08010584
 8001f74:	0801058c 	.word	0x0801058c
 8001f78:	08010594 	.word	0x08010594
 8001f7c:	0801059c 	.word	0x0801059c
 8001f80:	080105a4 	.word	0x080105a4
 8001f84:	080105ac 	.word	0x080105ac
 8001f88:	080105b4 	.word	0x080105b4
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001f8c:	7bfb      	ldrb	r3, [r7, #15]
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f94:	9301      	str	r3, [sp, #4]
 8001f96:	2302      	movs	r3, #2
 8001f98:	9300      	str	r3, [sp, #0]
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	210a      	movs	r1, #10
 8001f9e:	48a4      	ldr	r0, [pc, #656]	; (8002230 <FreqMenu_DrawPresetMenu+0xef4>)
 8001fa0:	f00a ff86 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001fa4:	7bbb      	ldrb	r3, [r7, #14]
 8001fa6:	b29a      	uxth	r2, r3
 8001fa8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fac:	9301      	str	r3, [sp, #4]
 8001fae:	2302      	movs	r3, #2
 8001fb0:	9300      	str	r3, [sp, #0]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	210a      	movs	r1, #10
 8001fb6:	489f      	ldr	r0, [pc, #636]	; (8002234 <FreqMenu_DrawPresetMenu+0xef8>)
 8001fb8:	f00a ff7a 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001fbc:	7b7b      	ldrb	r3, [r7, #13]
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fc4:	9301      	str	r3, [sp, #4]
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	9300      	str	r3, [sp, #0]
 8001fca:	2300      	movs	r3, #0
 8001fcc:	210a      	movs	r1, #10
 8001fce:	489a      	ldr	r0, [pc, #616]	; (8002238 <FreqMenu_DrawPresetMenu+0xefc>)
 8001fd0:	f00a ff6e 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001fd4:	7b3b      	ldrb	r3, [r7, #12]
 8001fd6:	b29a      	uxth	r2, r3
 8001fd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fdc:	9301      	str	r3, [sp, #4]
 8001fde:	2302      	movs	r3, #2
 8001fe0:	9300      	str	r3, [sp, #0]
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	210a      	movs	r1, #10
 8001fe6:	4895      	ldr	r0, [pc, #596]	; (800223c <FreqMenu_DrawPresetMenu+0xf00>)
 8001fe8:	f00a ff62 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001fec:	7afb      	ldrb	r3, [r7, #11]
 8001fee:	b29a      	uxth	r2, r3
 8001ff0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ff4:	9301      	str	r3, [sp, #4]
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	9300      	str	r3, [sp, #0]
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	210a      	movs	r1, #10
 8001ffe:	4890      	ldr	r0, [pc, #576]	; (8002240 <FreqMenu_DrawPresetMenu+0xf04>)
 8002000:	f00a ff56 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002004:	7abb      	ldrb	r3, [r7, #10]
 8002006:	b29a      	uxth	r2, r3
 8002008:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800200c:	9301      	str	r3, [sp, #4]
 800200e:	2302      	movs	r3, #2
 8002010:	9300      	str	r3, [sp, #0]
 8002012:	2300      	movs	r3, #0
 8002014:	210a      	movs	r1, #10
 8002016:	488b      	ldr	r0, [pc, #556]	; (8002244 <FreqMenu_DrawPresetMenu+0xf08>)
 8002018:	f00a ff4a 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800201c:	7a7b      	ldrb	r3, [r7, #9]
 800201e:	b29a      	uxth	r2, r3
 8002020:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002024:	9301      	str	r3, [sp, #4]
 8002026:	2302      	movs	r3, #2
 8002028:	9300      	str	r3, [sp, #0]
 800202a:	2300      	movs	r3, #0
 800202c:	210a      	movs	r1, #10
 800202e:	4886      	ldr	r0, [pc, #536]	; (8002248 <FreqMenu_DrawPresetMenu+0xf0c>)
 8002030:	f00a ff3e 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002034:	7bfb      	ldrb	r3, [r7, #15]
 8002036:	b29a      	uxth	r2, r3
 8002038:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800203c:	9301      	str	r3, [sp, #4]
 800203e:	2302      	movs	r3, #2
 8002040:	9300      	str	r3, [sp, #0]
 8002042:	2300      	movs	r3, #0
 8002044:	2178      	movs	r1, #120	; 0x78
 8002046:	4881      	ldr	r0, [pc, #516]	; (800224c <FreqMenu_DrawPresetMenu+0xf10>)
 8002048:	f00a ff32 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, WHITE, 2, BLACK);
 800204c:	7bbb      	ldrb	r3, [r7, #14]
 800204e:	b29a      	uxth	r2, r3
 8002050:	2300      	movs	r3, #0
 8002052:	9301      	str	r3, [sp, #4]
 8002054:	2302      	movs	r3, #2
 8002056:	9300      	str	r3, [sp, #0]
 8002058:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800205c:	2178      	movs	r1, #120	; 0x78
 800205e:	487c      	ldr	r0, [pc, #496]	; (8002250 <FreqMenu_DrawPresetMenu+0xf14>)
 8002060:	f00a ff26 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002064:	7b7b      	ldrb	r3, [r7, #13]
 8002066:	b29a      	uxth	r2, r3
 8002068:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800206c:	9301      	str	r3, [sp, #4]
 800206e:	2302      	movs	r3, #2
 8002070:	9300      	str	r3, [sp, #0]
 8002072:	2300      	movs	r3, #0
 8002074:	2178      	movs	r1, #120	; 0x78
 8002076:	4877      	ldr	r0, [pc, #476]	; (8002254 <FreqMenu_DrawPresetMenu+0xf18>)
 8002078:	f00a ff1a 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 800207c:	7b3b      	ldrb	r3, [r7, #12]
 800207e:	b29a      	uxth	r2, r3
 8002080:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002084:	9301      	str	r3, [sp, #4]
 8002086:	2302      	movs	r3, #2
 8002088:	9300      	str	r3, [sp, #0]
 800208a:	2300      	movs	r3, #0
 800208c:	2178      	movs	r1, #120	; 0x78
 800208e:	4872      	ldr	r0, [pc, #456]	; (8002258 <FreqMenu_DrawPresetMenu+0xf1c>)
 8002090:	f00a ff0e 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002094:	7afb      	ldrb	r3, [r7, #11]
 8002096:	b29a      	uxth	r2, r3
 8002098:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800209c:	9301      	str	r3, [sp, #4]
 800209e:	2302      	movs	r3, #2
 80020a0:	9300      	str	r3, [sp, #0]
 80020a2:	2300      	movs	r3, #0
 80020a4:	2178      	movs	r1, #120	; 0x78
 80020a6:	486d      	ldr	r0, [pc, #436]	; (800225c <FreqMenu_DrawPresetMenu+0xf20>)
 80020a8:	f00a ff02 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80020ac:	7abb      	ldrb	r3, [r7, #10]
 80020ae:	b29a      	uxth	r2, r3
 80020b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020b4:	9301      	str	r3, [sp, #4]
 80020b6:	2302      	movs	r3, #2
 80020b8:	9300      	str	r3, [sp, #0]
 80020ba:	2300      	movs	r3, #0
 80020bc:	2178      	movs	r1, #120	; 0x78
 80020be:	4868      	ldr	r0, [pc, #416]	; (8002260 <FreqMenu_DrawPresetMenu+0xf24>)
 80020c0:	f00a fef6 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80020c4:	7a7b      	ldrb	r3, [r7, #9]
 80020c6:	b29a      	uxth	r2, r3
 80020c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020cc:	9301      	str	r3, [sp, #4]
 80020ce:	2302      	movs	r3, #2
 80020d0:	9300      	str	r3, [sp, #0]
 80020d2:	2300      	movs	r3, #0
 80020d4:	2178      	movs	r1, #120	; 0x78
 80020d6:	4863      	ldr	r0, [pc, #396]	; (8002264 <FreqMenu_DrawPresetMenu+0xf28>)
 80020d8:	f00a feea 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 80020dc:	e391      	b.n	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80020de:	7bfb      	ldrb	r3, [r7, #15]
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020e6:	9301      	str	r3, [sp, #4]
 80020e8:	2302      	movs	r3, #2
 80020ea:	9300      	str	r3, [sp, #0]
 80020ec:	2300      	movs	r3, #0
 80020ee:	210a      	movs	r1, #10
 80020f0:	484f      	ldr	r0, [pc, #316]	; (8002230 <FreqMenu_DrawPresetMenu+0xef4>)
 80020f2:	f00a fedd 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80020f6:	7bbb      	ldrb	r3, [r7, #14]
 80020f8:	b29a      	uxth	r2, r3
 80020fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020fe:	9301      	str	r3, [sp, #4]
 8002100:	2302      	movs	r3, #2
 8002102:	9300      	str	r3, [sp, #0]
 8002104:	2300      	movs	r3, #0
 8002106:	210a      	movs	r1, #10
 8002108:	484a      	ldr	r0, [pc, #296]	; (8002234 <FreqMenu_DrawPresetMenu+0xef8>)
 800210a:	f00a fed1 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 800210e:	7b7b      	ldrb	r3, [r7, #13]
 8002110:	b29a      	uxth	r2, r3
 8002112:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002116:	9301      	str	r3, [sp, #4]
 8002118:	2302      	movs	r3, #2
 800211a:	9300      	str	r3, [sp, #0]
 800211c:	2300      	movs	r3, #0
 800211e:	210a      	movs	r1, #10
 8002120:	4845      	ldr	r0, [pc, #276]	; (8002238 <FreqMenu_DrawPresetMenu+0xefc>)
 8002122:	f00a fec5 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002126:	7b3b      	ldrb	r3, [r7, #12]
 8002128:	b29a      	uxth	r2, r3
 800212a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800212e:	9301      	str	r3, [sp, #4]
 8002130:	2302      	movs	r3, #2
 8002132:	9300      	str	r3, [sp, #0]
 8002134:	2300      	movs	r3, #0
 8002136:	210a      	movs	r1, #10
 8002138:	4840      	ldr	r0, [pc, #256]	; (800223c <FreqMenu_DrawPresetMenu+0xf00>)
 800213a:	f00a feb9 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 800213e:	7afb      	ldrb	r3, [r7, #11]
 8002140:	b29a      	uxth	r2, r3
 8002142:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002146:	9301      	str	r3, [sp, #4]
 8002148:	2302      	movs	r3, #2
 800214a:	9300      	str	r3, [sp, #0]
 800214c:	2300      	movs	r3, #0
 800214e:	210a      	movs	r1, #10
 8002150:	483b      	ldr	r0, [pc, #236]	; (8002240 <FreqMenu_DrawPresetMenu+0xf04>)
 8002152:	f00a fead 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002156:	7abb      	ldrb	r3, [r7, #10]
 8002158:	b29a      	uxth	r2, r3
 800215a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800215e:	9301      	str	r3, [sp, #4]
 8002160:	2302      	movs	r3, #2
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	2300      	movs	r3, #0
 8002166:	210a      	movs	r1, #10
 8002168:	4836      	ldr	r0, [pc, #216]	; (8002244 <FreqMenu_DrawPresetMenu+0xf08>)
 800216a:	f00a fea1 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800216e:	7a7b      	ldrb	r3, [r7, #9]
 8002170:	b29a      	uxth	r2, r3
 8002172:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002176:	9301      	str	r3, [sp, #4]
 8002178:	2302      	movs	r3, #2
 800217a:	9300      	str	r3, [sp, #0]
 800217c:	2300      	movs	r3, #0
 800217e:	210a      	movs	r1, #10
 8002180:	4831      	ldr	r0, [pc, #196]	; (8002248 <FreqMenu_DrawPresetMenu+0xf0c>)
 8002182:	f00a fe95 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002186:	7bfb      	ldrb	r3, [r7, #15]
 8002188:	b29a      	uxth	r2, r3
 800218a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800218e:	9301      	str	r3, [sp, #4]
 8002190:	2302      	movs	r3, #2
 8002192:	9300      	str	r3, [sp, #0]
 8002194:	2300      	movs	r3, #0
 8002196:	2178      	movs	r1, #120	; 0x78
 8002198:	482c      	ldr	r0, [pc, #176]	; (800224c <FreqMenu_DrawPresetMenu+0xf10>)
 800219a:	f00a fe89 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 800219e:	7bbb      	ldrb	r3, [r7, #14]
 80021a0:	b29a      	uxth	r2, r3
 80021a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021a6:	9301      	str	r3, [sp, #4]
 80021a8:	2302      	movs	r3, #2
 80021aa:	9300      	str	r3, [sp, #0]
 80021ac:	2300      	movs	r3, #0
 80021ae:	2178      	movs	r1, #120	; 0x78
 80021b0:	4827      	ldr	r0, [pc, #156]	; (8002250 <FreqMenu_DrawPresetMenu+0xf14>)
 80021b2:	f00a fe7d 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, WHITE, 2, BLACK);
 80021b6:	7b7b      	ldrb	r3, [r7, #13]
 80021b8:	b29a      	uxth	r2, r3
 80021ba:	2300      	movs	r3, #0
 80021bc:	9301      	str	r3, [sp, #4]
 80021be:	2302      	movs	r3, #2
 80021c0:	9300      	str	r3, [sp, #0]
 80021c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021c6:	2178      	movs	r1, #120	; 0x78
 80021c8:	4822      	ldr	r0, [pc, #136]	; (8002254 <FreqMenu_DrawPresetMenu+0xf18>)
 80021ca:	f00a fe71 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80021ce:	7b3b      	ldrb	r3, [r7, #12]
 80021d0:	b29a      	uxth	r2, r3
 80021d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021d6:	9301      	str	r3, [sp, #4]
 80021d8:	2302      	movs	r3, #2
 80021da:	9300      	str	r3, [sp, #0]
 80021dc:	2300      	movs	r3, #0
 80021de:	2178      	movs	r1, #120	; 0x78
 80021e0:	481d      	ldr	r0, [pc, #116]	; (8002258 <FreqMenu_DrawPresetMenu+0xf1c>)
 80021e2:	f00a fe65 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80021e6:	7afb      	ldrb	r3, [r7, #11]
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021ee:	9301      	str	r3, [sp, #4]
 80021f0:	2302      	movs	r3, #2
 80021f2:	9300      	str	r3, [sp, #0]
 80021f4:	2300      	movs	r3, #0
 80021f6:	2178      	movs	r1, #120	; 0x78
 80021f8:	4818      	ldr	r0, [pc, #96]	; (800225c <FreqMenu_DrawPresetMenu+0xf20>)
 80021fa:	f00a fe59 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80021fe:	7abb      	ldrb	r3, [r7, #10]
 8002200:	b29a      	uxth	r2, r3
 8002202:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002206:	9301      	str	r3, [sp, #4]
 8002208:	2302      	movs	r3, #2
 800220a:	9300      	str	r3, [sp, #0]
 800220c:	2300      	movs	r3, #0
 800220e:	2178      	movs	r1, #120	; 0x78
 8002210:	4813      	ldr	r0, [pc, #76]	; (8002260 <FreqMenu_DrawPresetMenu+0xf24>)
 8002212:	f00a fe4d 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8002216:	7a7b      	ldrb	r3, [r7, #9]
 8002218:	b29a      	uxth	r2, r3
 800221a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800221e:	9301      	str	r3, [sp, #4]
 8002220:	2302      	movs	r3, #2
 8002222:	9300      	str	r3, [sp, #0]
 8002224:	2300      	movs	r3, #0
 8002226:	2178      	movs	r1, #120	; 0x78
 8002228:	480e      	ldr	r0, [pc, #56]	; (8002264 <FreqMenu_DrawPresetMenu+0xf28>)
 800222a:	f00a fe41 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 800222e:	e2e8      	b.n	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
 8002230:	0801054c 	.word	0x0801054c
 8002234:	08010554 	.word	0x08010554
 8002238:	0801055c 	.word	0x0801055c
 800223c:	08010564 	.word	0x08010564
 8002240:	0801056c 	.word	0x0801056c
 8002244:	08010574 	.word	0x08010574
 8002248:	0801057c 	.word	0x0801057c
 800224c:	08010584 	.word	0x08010584
 8002250:	0801058c 	.word	0x0801058c
 8002254:	08010594 	.word	0x08010594
 8002258:	0801059c 	.word	0x0801059c
 800225c:	080105a4 	.word	0x080105a4
 8002260:	080105ac 	.word	0x080105ac
 8002264:	080105b4 	.word	0x080105b4
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002268:	7bfb      	ldrb	r3, [r7, #15]
 800226a:	b29a      	uxth	r2, r3
 800226c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002270:	9301      	str	r3, [sp, #4]
 8002272:	2302      	movs	r3, #2
 8002274:	9300      	str	r3, [sp, #0]
 8002276:	2300      	movs	r3, #0
 8002278:	210a      	movs	r1, #10
 800227a:	48a4      	ldr	r0, [pc, #656]	; (800250c <FreqMenu_DrawPresetMenu+0x11d0>)
 800227c:	f00a fe18 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002280:	7bbb      	ldrb	r3, [r7, #14]
 8002282:	b29a      	uxth	r2, r3
 8002284:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002288:	9301      	str	r3, [sp, #4]
 800228a:	2302      	movs	r3, #2
 800228c:	9300      	str	r3, [sp, #0]
 800228e:	2300      	movs	r3, #0
 8002290:	210a      	movs	r1, #10
 8002292:	489f      	ldr	r0, [pc, #636]	; (8002510 <FreqMenu_DrawPresetMenu+0x11d4>)
 8002294:	f00a fe0c 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002298:	7b7b      	ldrb	r3, [r7, #13]
 800229a:	b29a      	uxth	r2, r3
 800229c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022a0:	9301      	str	r3, [sp, #4]
 80022a2:	2302      	movs	r3, #2
 80022a4:	9300      	str	r3, [sp, #0]
 80022a6:	2300      	movs	r3, #0
 80022a8:	210a      	movs	r1, #10
 80022aa:	489a      	ldr	r0, [pc, #616]	; (8002514 <FreqMenu_DrawPresetMenu+0x11d8>)
 80022ac:	f00a fe00 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80022b0:	7b3b      	ldrb	r3, [r7, #12]
 80022b2:	b29a      	uxth	r2, r3
 80022b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022b8:	9301      	str	r3, [sp, #4]
 80022ba:	2302      	movs	r3, #2
 80022bc:	9300      	str	r3, [sp, #0]
 80022be:	2300      	movs	r3, #0
 80022c0:	210a      	movs	r1, #10
 80022c2:	4895      	ldr	r0, [pc, #596]	; (8002518 <FreqMenu_DrawPresetMenu+0x11dc>)
 80022c4:	f00a fdf4 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80022c8:	7afb      	ldrb	r3, [r7, #11]
 80022ca:	b29a      	uxth	r2, r3
 80022cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022d0:	9301      	str	r3, [sp, #4]
 80022d2:	2302      	movs	r3, #2
 80022d4:	9300      	str	r3, [sp, #0]
 80022d6:	2300      	movs	r3, #0
 80022d8:	210a      	movs	r1, #10
 80022da:	4890      	ldr	r0, [pc, #576]	; (800251c <FreqMenu_DrawPresetMenu+0x11e0>)
 80022dc:	f00a fde8 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80022e0:	7abb      	ldrb	r3, [r7, #10]
 80022e2:	b29a      	uxth	r2, r3
 80022e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022e8:	9301      	str	r3, [sp, #4]
 80022ea:	2302      	movs	r3, #2
 80022ec:	9300      	str	r3, [sp, #0]
 80022ee:	2300      	movs	r3, #0
 80022f0:	210a      	movs	r1, #10
 80022f2:	488b      	ldr	r0, [pc, #556]	; (8002520 <FreqMenu_DrawPresetMenu+0x11e4>)
 80022f4:	f00a fddc 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80022f8:	7a7b      	ldrb	r3, [r7, #9]
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002300:	9301      	str	r3, [sp, #4]
 8002302:	2302      	movs	r3, #2
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	2300      	movs	r3, #0
 8002308:	210a      	movs	r1, #10
 800230a:	4886      	ldr	r0, [pc, #536]	; (8002524 <FreqMenu_DrawPresetMenu+0x11e8>)
 800230c:	f00a fdd0 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002310:	7bfb      	ldrb	r3, [r7, #15]
 8002312:	b29a      	uxth	r2, r3
 8002314:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002318:	9301      	str	r3, [sp, #4]
 800231a:	2302      	movs	r3, #2
 800231c:	9300      	str	r3, [sp, #0]
 800231e:	2300      	movs	r3, #0
 8002320:	2178      	movs	r1, #120	; 0x78
 8002322:	4881      	ldr	r0, [pc, #516]	; (8002528 <FreqMenu_DrawPresetMenu+0x11ec>)
 8002324:	f00a fdc4 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002328:	7bbb      	ldrb	r3, [r7, #14]
 800232a:	b29a      	uxth	r2, r3
 800232c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002330:	9301      	str	r3, [sp, #4]
 8002332:	2302      	movs	r3, #2
 8002334:	9300      	str	r3, [sp, #0]
 8002336:	2300      	movs	r3, #0
 8002338:	2178      	movs	r1, #120	; 0x78
 800233a:	487c      	ldr	r0, [pc, #496]	; (800252c <FreqMenu_DrawPresetMenu+0x11f0>)
 800233c:	f00a fdb8 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002340:	7b7b      	ldrb	r3, [r7, #13]
 8002342:	b29a      	uxth	r2, r3
 8002344:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002348:	9301      	str	r3, [sp, #4]
 800234a:	2302      	movs	r3, #2
 800234c:	9300      	str	r3, [sp, #0]
 800234e:	2300      	movs	r3, #0
 8002350:	2178      	movs	r1, #120	; 0x78
 8002352:	4877      	ldr	r0, [pc, #476]	; (8002530 <FreqMenu_DrawPresetMenu+0x11f4>)
 8002354:	f00a fdac 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, WHITE, 2, BLACK);
 8002358:	7b3b      	ldrb	r3, [r7, #12]
 800235a:	b29a      	uxth	r2, r3
 800235c:	2300      	movs	r3, #0
 800235e:	9301      	str	r3, [sp, #4]
 8002360:	2302      	movs	r3, #2
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002368:	2178      	movs	r1, #120	; 0x78
 800236a:	4872      	ldr	r0, [pc, #456]	; (8002534 <FreqMenu_DrawPresetMenu+0x11f8>)
 800236c:	f00a fda0 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002370:	7afb      	ldrb	r3, [r7, #11]
 8002372:	b29a      	uxth	r2, r3
 8002374:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002378:	9301      	str	r3, [sp, #4]
 800237a:	2302      	movs	r3, #2
 800237c:	9300      	str	r3, [sp, #0]
 800237e:	2300      	movs	r3, #0
 8002380:	2178      	movs	r1, #120	; 0x78
 8002382:	486d      	ldr	r0, [pc, #436]	; (8002538 <FreqMenu_DrawPresetMenu+0x11fc>)
 8002384:	f00a fd94 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002388:	7abb      	ldrb	r3, [r7, #10]
 800238a:	b29a      	uxth	r2, r3
 800238c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002390:	9301      	str	r3, [sp, #4]
 8002392:	2302      	movs	r3, #2
 8002394:	9300      	str	r3, [sp, #0]
 8002396:	2300      	movs	r3, #0
 8002398:	2178      	movs	r1, #120	; 0x78
 800239a:	4868      	ldr	r0, [pc, #416]	; (800253c <FreqMenu_DrawPresetMenu+0x1200>)
 800239c:	f00a fd88 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80023a0:	7a7b      	ldrb	r3, [r7, #9]
 80023a2:	b29a      	uxth	r2, r3
 80023a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023a8:	9301      	str	r3, [sp, #4]
 80023aa:	2302      	movs	r3, #2
 80023ac:	9300      	str	r3, [sp, #0]
 80023ae:	2300      	movs	r3, #0
 80023b0:	2178      	movs	r1, #120	; 0x78
 80023b2:	4863      	ldr	r0, [pc, #396]	; (8002540 <FreqMenu_DrawPresetMenu+0x1204>)
 80023b4:	f00a fd7c 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 80023b8:	e223      	b.n	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80023ba:	7bfb      	ldrb	r3, [r7, #15]
 80023bc:	b29a      	uxth	r2, r3
 80023be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023c2:	9301      	str	r3, [sp, #4]
 80023c4:	2302      	movs	r3, #2
 80023c6:	9300      	str	r3, [sp, #0]
 80023c8:	2300      	movs	r3, #0
 80023ca:	210a      	movs	r1, #10
 80023cc:	484f      	ldr	r0, [pc, #316]	; (800250c <FreqMenu_DrawPresetMenu+0x11d0>)
 80023ce:	f00a fd6f 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80023d2:	7bbb      	ldrb	r3, [r7, #14]
 80023d4:	b29a      	uxth	r2, r3
 80023d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023da:	9301      	str	r3, [sp, #4]
 80023dc:	2302      	movs	r3, #2
 80023de:	9300      	str	r3, [sp, #0]
 80023e0:	2300      	movs	r3, #0
 80023e2:	210a      	movs	r1, #10
 80023e4:	484a      	ldr	r0, [pc, #296]	; (8002510 <FreqMenu_DrawPresetMenu+0x11d4>)
 80023e6:	f00a fd63 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80023ea:	7b7b      	ldrb	r3, [r7, #13]
 80023ec:	b29a      	uxth	r2, r3
 80023ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023f2:	9301      	str	r3, [sp, #4]
 80023f4:	2302      	movs	r3, #2
 80023f6:	9300      	str	r3, [sp, #0]
 80023f8:	2300      	movs	r3, #0
 80023fa:	210a      	movs	r1, #10
 80023fc:	4845      	ldr	r0, [pc, #276]	; (8002514 <FreqMenu_DrawPresetMenu+0x11d8>)
 80023fe:	f00a fd57 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002402:	7b3b      	ldrb	r3, [r7, #12]
 8002404:	b29a      	uxth	r2, r3
 8002406:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800240a:	9301      	str	r3, [sp, #4]
 800240c:	2302      	movs	r3, #2
 800240e:	9300      	str	r3, [sp, #0]
 8002410:	2300      	movs	r3, #0
 8002412:	210a      	movs	r1, #10
 8002414:	4840      	ldr	r0, [pc, #256]	; (8002518 <FreqMenu_DrawPresetMenu+0x11dc>)
 8002416:	f00a fd4b 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 800241a:	7afb      	ldrb	r3, [r7, #11]
 800241c:	b29a      	uxth	r2, r3
 800241e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002422:	9301      	str	r3, [sp, #4]
 8002424:	2302      	movs	r3, #2
 8002426:	9300      	str	r3, [sp, #0]
 8002428:	2300      	movs	r3, #0
 800242a:	210a      	movs	r1, #10
 800242c:	483b      	ldr	r0, [pc, #236]	; (800251c <FreqMenu_DrawPresetMenu+0x11e0>)
 800242e:	f00a fd3f 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002432:	7abb      	ldrb	r3, [r7, #10]
 8002434:	b29a      	uxth	r2, r3
 8002436:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800243a:	9301      	str	r3, [sp, #4]
 800243c:	2302      	movs	r3, #2
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	2300      	movs	r3, #0
 8002442:	210a      	movs	r1, #10
 8002444:	4836      	ldr	r0, [pc, #216]	; (8002520 <FreqMenu_DrawPresetMenu+0x11e4>)
 8002446:	f00a fd33 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800244a:	7a7b      	ldrb	r3, [r7, #9]
 800244c:	b29a      	uxth	r2, r3
 800244e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002452:	9301      	str	r3, [sp, #4]
 8002454:	2302      	movs	r3, #2
 8002456:	9300      	str	r3, [sp, #0]
 8002458:	2300      	movs	r3, #0
 800245a:	210a      	movs	r1, #10
 800245c:	4831      	ldr	r0, [pc, #196]	; (8002524 <FreqMenu_DrawPresetMenu+0x11e8>)
 800245e:	f00a fd27 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002462:	7bfb      	ldrb	r3, [r7, #15]
 8002464:	b29a      	uxth	r2, r3
 8002466:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800246a:	9301      	str	r3, [sp, #4]
 800246c:	2302      	movs	r3, #2
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	2300      	movs	r3, #0
 8002472:	2178      	movs	r1, #120	; 0x78
 8002474:	482c      	ldr	r0, [pc, #176]	; (8002528 <FreqMenu_DrawPresetMenu+0x11ec>)
 8002476:	f00a fd1b 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 800247a:	7bbb      	ldrb	r3, [r7, #14]
 800247c:	b29a      	uxth	r2, r3
 800247e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002482:	9301      	str	r3, [sp, #4]
 8002484:	2302      	movs	r3, #2
 8002486:	9300      	str	r3, [sp, #0]
 8002488:	2300      	movs	r3, #0
 800248a:	2178      	movs	r1, #120	; 0x78
 800248c:	4827      	ldr	r0, [pc, #156]	; (800252c <FreqMenu_DrawPresetMenu+0x11f0>)
 800248e:	f00a fd0f 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002492:	7b7b      	ldrb	r3, [r7, #13]
 8002494:	b29a      	uxth	r2, r3
 8002496:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800249a:	9301      	str	r3, [sp, #4]
 800249c:	2302      	movs	r3, #2
 800249e:	9300      	str	r3, [sp, #0]
 80024a0:	2300      	movs	r3, #0
 80024a2:	2178      	movs	r1, #120	; 0x78
 80024a4:	4822      	ldr	r0, [pc, #136]	; (8002530 <FreqMenu_DrawPresetMenu+0x11f4>)
 80024a6:	f00a fd03 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80024aa:	7b3b      	ldrb	r3, [r7, #12]
 80024ac:	b29a      	uxth	r2, r3
 80024ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024b2:	9301      	str	r3, [sp, #4]
 80024b4:	2302      	movs	r3, #2
 80024b6:	9300      	str	r3, [sp, #0]
 80024b8:	2300      	movs	r3, #0
 80024ba:	2178      	movs	r1, #120	; 0x78
 80024bc:	481d      	ldr	r0, [pc, #116]	; (8002534 <FreqMenu_DrawPresetMenu+0x11f8>)
 80024be:	f00a fcf7 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, WHITE, 2, BLACK);
 80024c2:	7afb      	ldrb	r3, [r7, #11]
 80024c4:	b29a      	uxth	r2, r3
 80024c6:	2300      	movs	r3, #0
 80024c8:	9301      	str	r3, [sp, #4]
 80024ca:	2302      	movs	r3, #2
 80024cc:	9300      	str	r3, [sp, #0]
 80024ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024d2:	2178      	movs	r1, #120	; 0x78
 80024d4:	4818      	ldr	r0, [pc, #96]	; (8002538 <FreqMenu_DrawPresetMenu+0x11fc>)
 80024d6:	f00a fceb 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80024da:	7abb      	ldrb	r3, [r7, #10]
 80024dc:	b29a      	uxth	r2, r3
 80024de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024e2:	9301      	str	r3, [sp, #4]
 80024e4:	2302      	movs	r3, #2
 80024e6:	9300      	str	r3, [sp, #0]
 80024e8:	2300      	movs	r3, #0
 80024ea:	2178      	movs	r1, #120	; 0x78
 80024ec:	4813      	ldr	r0, [pc, #76]	; (800253c <FreqMenu_DrawPresetMenu+0x1200>)
 80024ee:	f00a fcdf 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80024f2:	7a7b      	ldrb	r3, [r7, #9]
 80024f4:	b29a      	uxth	r2, r3
 80024f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024fa:	9301      	str	r3, [sp, #4]
 80024fc:	2302      	movs	r3, #2
 80024fe:	9300      	str	r3, [sp, #0]
 8002500:	2300      	movs	r3, #0
 8002502:	2178      	movs	r1, #120	; 0x78
 8002504:	480e      	ldr	r0, [pc, #56]	; (8002540 <FreqMenu_DrawPresetMenu+0x1204>)
 8002506:	f00a fcd3 	bl	800ceb0 <ILI9341_Draw_Text>
			break;
 800250a:	e17a      	b.n	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
 800250c:	0801054c 	.word	0x0801054c
 8002510:	08010554 	.word	0x08010554
 8002514:	0801055c 	.word	0x0801055c
 8002518:	08010564 	.word	0x08010564
 800251c:	0801056c 	.word	0x0801056c
 8002520:	08010574 	.word	0x08010574
 8002524:	0801057c 	.word	0x0801057c
 8002528:	08010584 	.word	0x08010584
 800252c:	0801058c 	.word	0x0801058c
 8002530:	08010594 	.word	0x08010594
 8002534:	0801059c 	.word	0x0801059c
 8002538:	080105a4 	.word	0x080105a4
 800253c:	080105ac 	.word	0x080105ac
 8002540:	080105b4 	.word	0x080105b4
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002544:	7bfb      	ldrb	r3, [r7, #15]
 8002546:	b29a      	uxth	r2, r3
 8002548:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800254c:	9301      	str	r3, [sp, #4]
 800254e:	2302      	movs	r3, #2
 8002550:	9300      	str	r3, [sp, #0]
 8002552:	2300      	movs	r3, #0
 8002554:	210a      	movs	r1, #10
 8002556:	48ad      	ldr	r0, [pc, #692]	; (800280c <FreqMenu_DrawPresetMenu+0x14d0>)
 8002558:	f00a fcaa 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 800255c:	7bbb      	ldrb	r3, [r7, #14]
 800255e:	b29a      	uxth	r2, r3
 8002560:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002564:	9301      	str	r3, [sp, #4]
 8002566:	2302      	movs	r3, #2
 8002568:	9300      	str	r3, [sp, #0]
 800256a:	2300      	movs	r3, #0
 800256c:	210a      	movs	r1, #10
 800256e:	48a8      	ldr	r0, [pc, #672]	; (8002810 <FreqMenu_DrawPresetMenu+0x14d4>)
 8002570:	f00a fc9e 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002574:	7b7b      	ldrb	r3, [r7, #13]
 8002576:	b29a      	uxth	r2, r3
 8002578:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800257c:	9301      	str	r3, [sp, #4]
 800257e:	2302      	movs	r3, #2
 8002580:	9300      	str	r3, [sp, #0]
 8002582:	2300      	movs	r3, #0
 8002584:	210a      	movs	r1, #10
 8002586:	48a3      	ldr	r0, [pc, #652]	; (8002814 <FreqMenu_DrawPresetMenu+0x14d8>)
 8002588:	f00a fc92 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 800258c:	7b3b      	ldrb	r3, [r7, #12]
 800258e:	b29a      	uxth	r2, r3
 8002590:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002594:	9301      	str	r3, [sp, #4]
 8002596:	2302      	movs	r3, #2
 8002598:	9300      	str	r3, [sp, #0]
 800259a:	2300      	movs	r3, #0
 800259c:	210a      	movs	r1, #10
 800259e:	489e      	ldr	r0, [pc, #632]	; (8002818 <FreqMenu_DrawPresetMenu+0x14dc>)
 80025a0:	f00a fc86 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80025a4:	7afb      	ldrb	r3, [r7, #11]
 80025a6:	b29a      	uxth	r2, r3
 80025a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025ac:	9301      	str	r3, [sp, #4]
 80025ae:	2302      	movs	r3, #2
 80025b0:	9300      	str	r3, [sp, #0]
 80025b2:	2300      	movs	r3, #0
 80025b4:	210a      	movs	r1, #10
 80025b6:	4899      	ldr	r0, [pc, #612]	; (800281c <FreqMenu_DrawPresetMenu+0x14e0>)
 80025b8:	f00a fc7a 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80025bc:	7abb      	ldrb	r3, [r7, #10]
 80025be:	b29a      	uxth	r2, r3
 80025c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025c4:	9301      	str	r3, [sp, #4]
 80025c6:	2302      	movs	r3, #2
 80025c8:	9300      	str	r3, [sp, #0]
 80025ca:	2300      	movs	r3, #0
 80025cc:	210a      	movs	r1, #10
 80025ce:	4894      	ldr	r0, [pc, #592]	; (8002820 <FreqMenu_DrawPresetMenu+0x14e4>)
 80025d0:	f00a fc6e 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80025d4:	7a7b      	ldrb	r3, [r7, #9]
 80025d6:	b29a      	uxth	r2, r3
 80025d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025dc:	9301      	str	r3, [sp, #4]
 80025de:	2302      	movs	r3, #2
 80025e0:	9300      	str	r3, [sp, #0]
 80025e2:	2300      	movs	r3, #0
 80025e4:	210a      	movs	r1, #10
 80025e6:	488f      	ldr	r0, [pc, #572]	; (8002824 <FreqMenu_DrawPresetMenu+0x14e8>)
 80025e8:	f00a fc62 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80025ec:	7bfb      	ldrb	r3, [r7, #15]
 80025ee:	b29a      	uxth	r2, r3
 80025f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025f4:	9301      	str	r3, [sp, #4]
 80025f6:	2302      	movs	r3, #2
 80025f8:	9300      	str	r3, [sp, #0]
 80025fa:	2300      	movs	r3, #0
 80025fc:	2178      	movs	r1, #120	; 0x78
 80025fe:	488a      	ldr	r0, [pc, #552]	; (8002828 <FreqMenu_DrawPresetMenu+0x14ec>)
 8002600:	f00a fc56 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002604:	7bbb      	ldrb	r3, [r7, #14]
 8002606:	b29a      	uxth	r2, r3
 8002608:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800260c:	9301      	str	r3, [sp, #4]
 800260e:	2302      	movs	r3, #2
 8002610:	9300      	str	r3, [sp, #0]
 8002612:	2300      	movs	r3, #0
 8002614:	2178      	movs	r1, #120	; 0x78
 8002616:	4885      	ldr	r0, [pc, #532]	; (800282c <FreqMenu_DrawPresetMenu+0x14f0>)
 8002618:	f00a fc4a 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 800261c:	7b7b      	ldrb	r3, [r7, #13]
 800261e:	b29a      	uxth	r2, r3
 8002620:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002624:	9301      	str	r3, [sp, #4]
 8002626:	2302      	movs	r3, #2
 8002628:	9300      	str	r3, [sp, #0]
 800262a:	2300      	movs	r3, #0
 800262c:	2178      	movs	r1, #120	; 0x78
 800262e:	4880      	ldr	r0, [pc, #512]	; (8002830 <FreqMenu_DrawPresetMenu+0x14f4>)
 8002630:	f00a fc3e 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002634:	7b3b      	ldrb	r3, [r7, #12]
 8002636:	b29a      	uxth	r2, r3
 8002638:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800263c:	9301      	str	r3, [sp, #4]
 800263e:	2302      	movs	r3, #2
 8002640:	9300      	str	r3, [sp, #0]
 8002642:	2300      	movs	r3, #0
 8002644:	2178      	movs	r1, #120	; 0x78
 8002646:	487b      	ldr	r0, [pc, #492]	; (8002834 <FreqMenu_DrawPresetMenu+0x14f8>)
 8002648:	f00a fc32 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 800264c:	7afb      	ldrb	r3, [r7, #11]
 800264e:	b29a      	uxth	r2, r3
 8002650:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002654:	9301      	str	r3, [sp, #4]
 8002656:	2302      	movs	r3, #2
 8002658:	9300      	str	r3, [sp, #0]
 800265a:	2300      	movs	r3, #0
 800265c:	2178      	movs	r1, #120	; 0x78
 800265e:	4876      	ldr	r0, [pc, #472]	; (8002838 <FreqMenu_DrawPresetMenu+0x14fc>)
 8002660:	f00a fc26 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, WHITE, 2, BLACK);
 8002664:	7abb      	ldrb	r3, [r7, #10]
 8002666:	b29a      	uxth	r2, r3
 8002668:	2300      	movs	r3, #0
 800266a:	9301      	str	r3, [sp, #4]
 800266c:	2302      	movs	r3, #2
 800266e:	9300      	str	r3, [sp, #0]
 8002670:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002674:	2178      	movs	r1, #120	; 0x78
 8002676:	4871      	ldr	r0, [pc, #452]	; (800283c <FreqMenu_DrawPresetMenu+0x1500>)
 8002678:	f00a fc1a 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 800267c:	7a7b      	ldrb	r3, [r7, #9]
 800267e:	b29a      	uxth	r2, r3
 8002680:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002684:	9301      	str	r3, [sp, #4]
 8002686:	2302      	movs	r3, #2
 8002688:	9300      	str	r3, [sp, #0]
 800268a:	2300      	movs	r3, #0
 800268c:	2178      	movs	r1, #120	; 0x78
 800268e:	486c      	ldr	r0, [pc, #432]	; (8002840 <FreqMenu_DrawPresetMenu+0x1504>)
 8002690:	f00a fc0e 	bl	800ceb0 <ILI9341_Draw_Text>
			break;
 8002694:	e0b5      	b.n	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002696:	7bfb      	ldrb	r3, [r7, #15]
 8002698:	b29a      	uxth	r2, r3
 800269a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800269e:	9301      	str	r3, [sp, #4]
 80026a0:	2302      	movs	r3, #2
 80026a2:	9300      	str	r3, [sp, #0]
 80026a4:	2300      	movs	r3, #0
 80026a6:	210a      	movs	r1, #10
 80026a8:	4858      	ldr	r0, [pc, #352]	; (800280c <FreqMenu_DrawPresetMenu+0x14d0>)
 80026aa:	f00a fc01 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80026ae:	7bbb      	ldrb	r3, [r7, #14]
 80026b0:	b29a      	uxth	r2, r3
 80026b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026b6:	9301      	str	r3, [sp, #4]
 80026b8:	2302      	movs	r3, #2
 80026ba:	9300      	str	r3, [sp, #0]
 80026bc:	2300      	movs	r3, #0
 80026be:	210a      	movs	r1, #10
 80026c0:	4853      	ldr	r0, [pc, #332]	; (8002810 <FreqMenu_DrawPresetMenu+0x14d4>)
 80026c2:	f00a fbf5 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80026c6:	7b7b      	ldrb	r3, [r7, #13]
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026ce:	9301      	str	r3, [sp, #4]
 80026d0:	2302      	movs	r3, #2
 80026d2:	9300      	str	r3, [sp, #0]
 80026d4:	2300      	movs	r3, #0
 80026d6:	210a      	movs	r1, #10
 80026d8:	484e      	ldr	r0, [pc, #312]	; (8002814 <FreqMenu_DrawPresetMenu+0x14d8>)
 80026da:	f00a fbe9 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80026de:	7b3b      	ldrb	r3, [r7, #12]
 80026e0:	b29a      	uxth	r2, r3
 80026e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026e6:	9301      	str	r3, [sp, #4]
 80026e8:	2302      	movs	r3, #2
 80026ea:	9300      	str	r3, [sp, #0]
 80026ec:	2300      	movs	r3, #0
 80026ee:	210a      	movs	r1, #10
 80026f0:	4849      	ldr	r0, [pc, #292]	; (8002818 <FreqMenu_DrawPresetMenu+0x14dc>)
 80026f2:	f00a fbdd 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80026f6:	7afb      	ldrb	r3, [r7, #11]
 80026f8:	b29a      	uxth	r2, r3
 80026fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026fe:	9301      	str	r3, [sp, #4]
 8002700:	2302      	movs	r3, #2
 8002702:	9300      	str	r3, [sp, #0]
 8002704:	2300      	movs	r3, #0
 8002706:	210a      	movs	r1, #10
 8002708:	4844      	ldr	r0, [pc, #272]	; (800281c <FreqMenu_DrawPresetMenu+0x14e0>)
 800270a:	f00a fbd1 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 800270e:	7abb      	ldrb	r3, [r7, #10]
 8002710:	b29a      	uxth	r2, r3
 8002712:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002716:	9301      	str	r3, [sp, #4]
 8002718:	2302      	movs	r3, #2
 800271a:	9300      	str	r3, [sp, #0]
 800271c:	2300      	movs	r3, #0
 800271e:	210a      	movs	r1, #10
 8002720:	483f      	ldr	r0, [pc, #252]	; (8002820 <FreqMenu_DrawPresetMenu+0x14e4>)
 8002722:	f00a fbc5 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002726:	7a7b      	ldrb	r3, [r7, #9]
 8002728:	b29a      	uxth	r2, r3
 800272a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800272e:	9301      	str	r3, [sp, #4]
 8002730:	2302      	movs	r3, #2
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	2300      	movs	r3, #0
 8002736:	210a      	movs	r1, #10
 8002738:	483a      	ldr	r0, [pc, #232]	; (8002824 <FreqMenu_DrawPresetMenu+0x14e8>)
 800273a:	f00a fbb9 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 800273e:	7bfb      	ldrb	r3, [r7, #15]
 8002740:	b29a      	uxth	r2, r3
 8002742:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002746:	9301      	str	r3, [sp, #4]
 8002748:	2302      	movs	r3, #2
 800274a:	9300      	str	r3, [sp, #0]
 800274c:	2300      	movs	r3, #0
 800274e:	2178      	movs	r1, #120	; 0x78
 8002750:	4835      	ldr	r0, [pc, #212]	; (8002828 <FreqMenu_DrawPresetMenu+0x14ec>)
 8002752:	f00a fbad 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002756:	7bbb      	ldrb	r3, [r7, #14]
 8002758:	b29a      	uxth	r2, r3
 800275a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800275e:	9301      	str	r3, [sp, #4]
 8002760:	2302      	movs	r3, #2
 8002762:	9300      	str	r3, [sp, #0]
 8002764:	2300      	movs	r3, #0
 8002766:	2178      	movs	r1, #120	; 0x78
 8002768:	4830      	ldr	r0, [pc, #192]	; (800282c <FreqMenu_DrawPresetMenu+0x14f0>)
 800276a:	f00a fba1 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 800276e:	7b7b      	ldrb	r3, [r7, #13]
 8002770:	b29a      	uxth	r2, r3
 8002772:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002776:	9301      	str	r3, [sp, #4]
 8002778:	2302      	movs	r3, #2
 800277a:	9300      	str	r3, [sp, #0]
 800277c:	2300      	movs	r3, #0
 800277e:	2178      	movs	r1, #120	; 0x78
 8002780:	482b      	ldr	r0, [pc, #172]	; (8002830 <FreqMenu_DrawPresetMenu+0x14f4>)
 8002782:	f00a fb95 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002786:	7b3b      	ldrb	r3, [r7, #12]
 8002788:	b29a      	uxth	r2, r3
 800278a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800278e:	9301      	str	r3, [sp, #4]
 8002790:	2302      	movs	r3, #2
 8002792:	9300      	str	r3, [sp, #0]
 8002794:	2300      	movs	r3, #0
 8002796:	2178      	movs	r1, #120	; 0x78
 8002798:	4826      	ldr	r0, [pc, #152]	; (8002834 <FreqMenu_DrawPresetMenu+0x14f8>)
 800279a:	f00a fb89 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 800279e:	7afb      	ldrb	r3, [r7, #11]
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027a6:	9301      	str	r3, [sp, #4]
 80027a8:	2302      	movs	r3, #2
 80027aa:	9300      	str	r3, [sp, #0]
 80027ac:	2300      	movs	r3, #0
 80027ae:	2178      	movs	r1, #120	; 0x78
 80027b0:	4821      	ldr	r0, [pc, #132]	; (8002838 <FreqMenu_DrawPresetMenu+0x14fc>)
 80027b2:	f00a fb7d 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80027b6:	7abb      	ldrb	r3, [r7, #10]
 80027b8:	b29a      	uxth	r2, r3
 80027ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027be:	9301      	str	r3, [sp, #4]
 80027c0:	2302      	movs	r3, #2
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	2300      	movs	r3, #0
 80027c6:	2178      	movs	r1, #120	; 0x78
 80027c8:	481c      	ldr	r0, [pc, #112]	; (800283c <FreqMenu_DrawPresetMenu+0x1500>)
 80027ca:	f00a fb71 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, WHITE, 2, BLACK);
 80027ce:	7a7b      	ldrb	r3, [r7, #9]
 80027d0:	b29a      	uxth	r2, r3
 80027d2:	2300      	movs	r3, #0
 80027d4:	9301      	str	r3, [sp, #4]
 80027d6:	2302      	movs	r3, #2
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027de:	2178      	movs	r1, #120	; 0x78
 80027e0:	4817      	ldr	r0, [pc, #92]	; (8002840 <FreqMenu_DrawPresetMenu+0x1504>)
 80027e2:	f00a fb65 	bl	800ceb0 <ILI9341_Draw_Text>
			break;
 80027e6:	bf00      	nop
 80027e8:	e00b      	b.n	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		10, 180, RED, 1, BLACK);
 80027ea:	2300      	movs	r3, #0
 80027ec:	9301      	str	r3, [sp, #4]
 80027ee:	2301      	movs	r3, #1
 80027f0:	9300      	str	r3, [sp, #0]
 80027f2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80027f6:	22b4      	movs	r2, #180	; 0xb4
 80027f8:	210a      	movs	r1, #10
 80027fa:	4812      	ldr	r0, [pc, #72]	; (8002844 <FreqMenu_DrawPresetMenu+0x1508>)
 80027fc:	f00a fb58 	bl	800ceb0 <ILI9341_Draw_Text>
}
 8002800:	e7ff      	b.n	8002802 <FreqMenu_DrawPresetMenu+0x14c6>
 8002802:	bf00      	nop
 8002804:	3710      	adds	r7, #16
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	0801054c 	.word	0x0801054c
 8002810:	08010554 	.word	0x08010554
 8002814:	0801055c 	.word	0x0801055c
 8002818:	08010564 	.word	0x08010564
 800281c:	0801056c 	.word	0x0801056c
 8002820:	08010574 	.word	0x08010574
 8002824:	0801057c 	.word	0x0801057c
 8002828:	08010584 	.word	0x08010584
 800282c:	0801058c 	.word	0x0801058c
 8002830:	08010594 	.word	0x08010594
 8002834:	0801059c 	.word	0x0801059c
 8002838:	080105a4 	.word	0x080105a4
 800283c:	080105ac 	.word	0x080105ac
 8002840:	080105b4 	.word	0x080105b4
 8002844:	080105c0 	.word	0x080105c0

08002848 <FreqMenu_DrawAdjustMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawAdjustMenu()
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("Output Signal Freq: ", 	10, 150, BLACK, 1, WHITE);
 800284e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002852:	9301      	str	r3, [sp, #4]
 8002854:	2301      	movs	r3, #1
 8002856:	9300      	str	r3, [sp, #0]
 8002858:	2300      	movs	r3, #0
 800285a:	2296      	movs	r2, #150	; 0x96
 800285c:	210a      	movs	r1, #10
 800285e:	4811      	ldr	r0, [pc, #68]	; (80028a4 <FreqMenu_DrawAdjustMenu+0x5c>)
 8002860:	f00a fb26 	bl	800ceb0 <ILI9341_Draw_Text>

	char freq[6] = "";
 8002864:	2300      	movs	r3, #0
 8002866:	603b      	str	r3, [r7, #0]
 8002868:	2300      	movs	r3, #0
 800286a:	80bb      	strh	r3, [r7, #4]
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
 800286c:	f001 fc02 	bl	8004074 <FreqO_GetOutputFreq>
 8002870:	4603      	mov	r3, r0
 8002872:	b29b      	uxth	r3, r3
 8002874:	4639      	mov	r1, r7
 8002876:	2206      	movs	r2, #6
 8002878:	4618      	mov	r0, r3
 800287a:	f7fe fc85 	bl	8001188 <DM_AddDigitPadding>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d10a      	bne.n	800289a <FreqMenu_DrawAdjustMenu+0x52>
		ILI9341_Draw_Text(freq, 250, 150, WHITE, 1, BLACK);
 8002884:	4638      	mov	r0, r7
 8002886:	2300      	movs	r3, #0
 8002888:	9301      	str	r3, [sp, #4]
 800288a:	2301      	movs	r3, #1
 800288c:	9300      	str	r3, [sp, #0]
 800288e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002892:	2296      	movs	r2, #150	; 0x96
 8002894:	21fa      	movs	r1, #250	; 0xfa
 8002896:	f00a fb0b 	bl	800ceb0 <ILI9341_Draw_Text>


}
 800289a:	bf00      	nop
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	080105f0 	.word	0x080105f0

080028a8 <FuncMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMenu(eFuncMenu_Status pMenu)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	4603      	mov	r3, r0
 80028b0:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d007      	beq.n	80028c8 <FuncMenu_DrawMenu+0x20>
 80028b8:	2b03      	cmp	r3, #3
 80028ba:	d008      	beq.n	80028ce <FuncMenu_DrawMenu+0x26>
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d000      	beq.n	80028c2 <FuncMenu_DrawMenu+0x1a>
		case ENABLE_FUNC_SYNC_MENU:
			FuncMenu_DrawSyncMenu();
			break;

		default:
			break;
 80028c0:	e008      	b.n	80028d4 <FuncMenu_DrawMenu+0x2c>
			FuncMenu_DrawMainMenu();
 80028c2:	f000 f80b 	bl	80028dc <FuncMenu_DrawMainMenu>
			break;
 80028c6:	e005      	b.n	80028d4 <FuncMenu_DrawMenu+0x2c>
			FuncMenu_DrawSignalMenu();
 80028c8:	f000 f84e 	bl	8002968 <FuncMenu_DrawSignalMenu>
			break;
 80028cc:	e002      	b.n	80028d4 <FuncMenu_DrawMenu+0x2c>
			FuncMenu_DrawSyncMenu();
 80028ce:	f000 fa2b 	bl	8002d28 <FuncMenu_DrawSyncMenu>
			break;
 80028d2:	bf00      	nop

	}
}
 80028d4:	bf00      	nop
 80028d6:	3708      	adds	r7, #8
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}

080028dc <FuncMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMainMenu()
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("FUNCTION MAIN MENU", 	10, 10, WHITE, 3, BLACK);
 80028e2:	2300      	movs	r3, #0
 80028e4:	9301      	str	r3, [sp, #4]
 80028e6:	2303      	movs	r3, #3
 80028e8:	9300      	str	r3, [sp, #0]
 80028ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028ee:	220a      	movs	r2, #10
 80028f0:	210a      	movs	r1, #10
 80028f2:	4819      	ldr	r0, [pc, #100]	; (8002958 <FuncMenu_DrawMainMenu+0x7c>)
 80028f4:	f00a fadc 	bl	800ceb0 <ILI9341_Draw_Text>
 	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 10, 210, BLACK, 2, DARKCYAN);
 80028f8:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80028fc:	9301      	str	r3, [sp, #4]
 80028fe:	2302      	movs	r3, #2
 8002900:	9300      	str	r3, [sp, #0]
 8002902:	2300      	movs	r3, #0
 8002904:	22d2      	movs	r2, #210	; 0xd2
 8002906:	210a      	movs	r1, #10
 8002908:	4814      	ldr	r0, [pc, #80]	; (800295c <FuncMenu_DrawMainMenu+0x80>)
 800290a:	f00a fad1 	bl	800ceb0 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SYNC", 100, 210, BLACK, 2, DARKGREEN);
 800290e:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8002912:	9301      	str	r3, [sp, #4]
 8002914:	2302      	movs	r3, #2
 8002916:	9300      	str	r3, [sp, #0]
 8002918:	2300      	movs	r3, #0
 800291a:	22d2      	movs	r2, #210	; 0xd2
 800291c:	2164      	movs	r1, #100	; 0x64
 800291e:	4810      	ldr	r0, [pc, #64]	; (8002960 <FuncMenu_DrawMainMenu+0x84>)
 8002920:	f00a fac6 	bl	800ceb0 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
 8002924:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002928:	9301      	str	r3, [sp, #4]
 800292a:	2302      	movs	r3, #2
 800292c:	9300      	str	r3, [sp, #0]
 800292e:	2300      	movs	r3, #0
 8002930:	22d2      	movs	r2, #210	; 0xd2
 8002932:	21af      	movs	r1, #175	; 0xaf
 8002934:	480b      	ldr	r0, [pc, #44]	; (8002964 <FuncMenu_DrawMainMenu+0x88>)
 8002936:	f00a fabb 	bl	800ceb0 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
 800293a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800293e:	9301      	str	r3, [sp, #4]
 8002940:	2302      	movs	r3, #2
 8002942:	9300      	str	r3, [sp, #0]
 8002944:	2300      	movs	r3, #0
 8002946:	22d2      	movs	r2, #210	; 0xd2
 8002948:	f44f 7182 	mov.w	r1, #260	; 0x104
 800294c:	4805      	ldr	r0, [pc, #20]	; (8002964 <FuncMenu_DrawMainMenu+0x88>)
 800294e:	f00a faaf 	bl	800ceb0 <ILI9341_Draw_Text>
}
 8002952:	bf00      	nop
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	08010620 	.word	0x08010620
 800295c:	08010634 	.word	0x08010634
 8002960:	0801063c 	.word	0x0801063c
 8002964:	08010644 	.word	0x08010644

08002968 <FuncMenu_DrawSignalMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawSignalMenu()
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("SELECT SIGNAL FUNCTION", 	10, 10, WHITE, 3, BLACK);
 800296e:	2300      	movs	r3, #0
 8002970:	9301      	str	r3, [sp, #4]
 8002972:	2303      	movs	r3, #3
 8002974:	9300      	str	r3, [sp, #0]
 8002976:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800297a:	220a      	movs	r2, #10
 800297c:	210a      	movs	r1, #10
 800297e:	48b9      	ldr	r0, [pc, #740]	; (8002c64 <FuncMenu_DrawSignalMenu+0x2fc>)
 8002980:	f00a fa96 	bl	800ceb0 <ILI9341_Draw_Text>

	//FunctionProfile_t *func_profileTmp = FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile;
 8002984:	2000      	movs	r0, #0
 8002986:	f001 febd 	bl	8004704 <SM_GetOutputChannel>
 800298a:	4603      	mov	r3, r0
 800298c:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002990:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2b00      	cmp	r3, #0
 8002996:	f000 81b6 	beq.w	8002d06 <FuncMenu_DrawSignalMenu+0x39e>
	{
		switch(func_profileTmp->func)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	2b05      	cmp	r3, #5
 80029a0:	f200 81b1 	bhi.w	8002d06 <FuncMenu_DrawSignalMenu+0x39e>
 80029a4:	a201      	add	r2, pc, #4	; (adr r2, 80029ac <FuncMenu_DrawSignalMenu+0x44>)
 80029a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029aa:	bf00      	nop
 80029ac:	080029c5 	.word	0x080029c5
 80029b0:	08002a4b 	.word	0x08002a4b
 80029b4:	08002ad1 	.word	0x08002ad1
 80029b8:	08002b57 	.word	0x08002b57
 80029bc:	08002bdd 	.word	0x08002bdd
 80029c0:	08002c81 	.word	0x08002c81
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, WHITE, 2, BLACK);
 80029c4:	2300      	movs	r3, #0
 80029c6:	9301      	str	r3, [sp, #4]
 80029c8:	2302      	movs	r3, #2
 80029ca:	9300      	str	r3, [sp, #0]
 80029cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029d0:	2232      	movs	r2, #50	; 0x32
 80029d2:	210a      	movs	r1, #10
 80029d4:	48a4      	ldr	r0, [pc, #656]	; (8002c68 <FuncMenu_DrawSignalMenu+0x300>)
 80029d6:	f00a fa6b 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 80029da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029de:	9301      	str	r3, [sp, #4]
 80029e0:	2302      	movs	r3, #2
 80029e2:	9300      	str	r3, [sp, #0]
 80029e4:	2300      	movs	r3, #0
 80029e6:	2246      	movs	r2, #70	; 0x46
 80029e8:	210a      	movs	r1, #10
 80029ea:	48a0      	ldr	r0, [pc, #640]	; (8002c6c <FuncMenu_DrawSignalMenu+0x304>)
 80029ec:	f00a fa60 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 80029f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029f4:	9301      	str	r3, [sp, #4]
 80029f6:	2302      	movs	r3, #2
 80029f8:	9300      	str	r3, [sp, #0]
 80029fa:	2300      	movs	r3, #0
 80029fc:	225a      	movs	r2, #90	; 0x5a
 80029fe:	210a      	movs	r1, #10
 8002a00:	489b      	ldr	r0, [pc, #620]	; (8002c70 <FuncMenu_DrawSignalMenu+0x308>)
 8002a02:	f00a fa55 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002a06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a0a:	9301      	str	r3, [sp, #4]
 8002a0c:	2302      	movs	r3, #2
 8002a0e:	9300      	str	r3, [sp, #0]
 8002a10:	2300      	movs	r3, #0
 8002a12:	226e      	movs	r2, #110	; 0x6e
 8002a14:	210a      	movs	r1, #10
 8002a16:	4897      	ldr	r0, [pc, #604]	; (8002c74 <FuncMenu_DrawSignalMenu+0x30c>)
 8002a18:	f00a fa4a 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002a1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a20:	9301      	str	r3, [sp, #4]
 8002a22:	2302      	movs	r3, #2
 8002a24:	9300      	str	r3, [sp, #0]
 8002a26:	2300      	movs	r3, #0
 8002a28:	2282      	movs	r2, #130	; 0x82
 8002a2a:	210a      	movs	r1, #10
 8002a2c:	4892      	ldr	r0, [pc, #584]	; (8002c78 <FuncMenu_DrawSignalMenu+0x310>)
 8002a2e:	f00a fa3f 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002a32:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a36:	9301      	str	r3, [sp, #4]
 8002a38:	2302      	movs	r3, #2
 8002a3a:	9300      	str	r3, [sp, #0]
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	2296      	movs	r2, #150	; 0x96
 8002a40:	210a      	movs	r1, #10
 8002a42:	488e      	ldr	r0, [pc, #568]	; (8002c7c <FuncMenu_DrawSignalMenu+0x314>)
 8002a44:	f00a fa34 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 8002a48:	e15d      	b.n	8002d06 <FuncMenu_DrawSignalMenu+0x39e>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002a4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a4e:	9301      	str	r3, [sp, #4]
 8002a50:	2302      	movs	r3, #2
 8002a52:	9300      	str	r3, [sp, #0]
 8002a54:	2300      	movs	r3, #0
 8002a56:	2232      	movs	r2, #50	; 0x32
 8002a58:	210a      	movs	r1, #10
 8002a5a:	4883      	ldr	r0, [pc, #524]	; (8002c68 <FuncMenu_DrawSignalMenu+0x300>)
 8002a5c:	f00a fa28 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, WHITE, 2, BLACK);
 8002a60:	2300      	movs	r3, #0
 8002a62:	9301      	str	r3, [sp, #4]
 8002a64:	2302      	movs	r3, #2
 8002a66:	9300      	str	r3, [sp, #0]
 8002a68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a6c:	2246      	movs	r2, #70	; 0x46
 8002a6e:	210a      	movs	r1, #10
 8002a70:	487e      	ldr	r0, [pc, #504]	; (8002c6c <FuncMenu_DrawSignalMenu+0x304>)
 8002a72:	f00a fa1d 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002a76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a7a:	9301      	str	r3, [sp, #4]
 8002a7c:	2302      	movs	r3, #2
 8002a7e:	9300      	str	r3, [sp, #0]
 8002a80:	2300      	movs	r3, #0
 8002a82:	225a      	movs	r2, #90	; 0x5a
 8002a84:	210a      	movs	r1, #10
 8002a86:	487a      	ldr	r0, [pc, #488]	; (8002c70 <FuncMenu_DrawSignalMenu+0x308>)
 8002a88:	f00a fa12 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002a8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a90:	9301      	str	r3, [sp, #4]
 8002a92:	2302      	movs	r3, #2
 8002a94:	9300      	str	r3, [sp, #0]
 8002a96:	2300      	movs	r3, #0
 8002a98:	226e      	movs	r2, #110	; 0x6e
 8002a9a:	210a      	movs	r1, #10
 8002a9c:	4875      	ldr	r0, [pc, #468]	; (8002c74 <FuncMenu_DrawSignalMenu+0x30c>)
 8002a9e:	f00a fa07 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002aa2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002aa6:	9301      	str	r3, [sp, #4]
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	9300      	str	r3, [sp, #0]
 8002aac:	2300      	movs	r3, #0
 8002aae:	2282      	movs	r2, #130	; 0x82
 8002ab0:	210a      	movs	r1, #10
 8002ab2:	4871      	ldr	r0, [pc, #452]	; (8002c78 <FuncMenu_DrawSignalMenu+0x310>)
 8002ab4:	f00a f9fc 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002ab8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002abc:	9301      	str	r3, [sp, #4]
 8002abe:	2302      	movs	r3, #2
 8002ac0:	9300      	str	r3, [sp, #0]
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	2296      	movs	r2, #150	; 0x96
 8002ac6:	210a      	movs	r1, #10
 8002ac8:	486c      	ldr	r0, [pc, #432]	; (8002c7c <FuncMenu_DrawSignalMenu+0x314>)
 8002aca:	f00a f9f1 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 8002ace:	e11a      	b.n	8002d06 <FuncMenu_DrawSignalMenu+0x39e>
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002ad0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ad4:	9301      	str	r3, [sp, #4]
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	9300      	str	r3, [sp, #0]
 8002ada:	2300      	movs	r3, #0
 8002adc:	2232      	movs	r2, #50	; 0x32
 8002ade:	210a      	movs	r1, #10
 8002ae0:	4861      	ldr	r0, [pc, #388]	; (8002c68 <FuncMenu_DrawSignalMenu+0x300>)
 8002ae2:	f00a f9e5 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002ae6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002aea:	9301      	str	r3, [sp, #4]
 8002aec:	2302      	movs	r3, #2
 8002aee:	9300      	str	r3, [sp, #0]
 8002af0:	2300      	movs	r3, #0
 8002af2:	2246      	movs	r2, #70	; 0x46
 8002af4:	210a      	movs	r1, #10
 8002af6:	485d      	ldr	r0, [pc, #372]	; (8002c6c <FuncMenu_DrawSignalMenu+0x304>)
 8002af8:	f00a f9da 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, WHITE, 2, BLACK);
 8002afc:	2300      	movs	r3, #0
 8002afe:	9301      	str	r3, [sp, #4]
 8002b00:	2302      	movs	r3, #2
 8002b02:	9300      	str	r3, [sp, #0]
 8002b04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b08:	225a      	movs	r2, #90	; 0x5a
 8002b0a:	210a      	movs	r1, #10
 8002b0c:	4858      	ldr	r0, [pc, #352]	; (8002c70 <FuncMenu_DrawSignalMenu+0x308>)
 8002b0e:	f00a f9cf 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002b12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b16:	9301      	str	r3, [sp, #4]
 8002b18:	2302      	movs	r3, #2
 8002b1a:	9300      	str	r3, [sp, #0]
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	226e      	movs	r2, #110	; 0x6e
 8002b20:	210a      	movs	r1, #10
 8002b22:	4854      	ldr	r0, [pc, #336]	; (8002c74 <FuncMenu_DrawSignalMenu+0x30c>)
 8002b24:	f00a f9c4 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002b28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b2c:	9301      	str	r3, [sp, #4]
 8002b2e:	2302      	movs	r3, #2
 8002b30:	9300      	str	r3, [sp, #0]
 8002b32:	2300      	movs	r3, #0
 8002b34:	2282      	movs	r2, #130	; 0x82
 8002b36:	210a      	movs	r1, #10
 8002b38:	484f      	ldr	r0, [pc, #316]	; (8002c78 <FuncMenu_DrawSignalMenu+0x310>)
 8002b3a:	f00a f9b9 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002b3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b42:	9301      	str	r3, [sp, #4]
 8002b44:	2302      	movs	r3, #2
 8002b46:	9300      	str	r3, [sp, #0]
 8002b48:	2300      	movs	r3, #0
 8002b4a:	2296      	movs	r2, #150	; 0x96
 8002b4c:	210a      	movs	r1, #10
 8002b4e:	484b      	ldr	r0, [pc, #300]	; (8002c7c <FuncMenu_DrawSignalMenu+0x314>)
 8002b50:	f00a f9ae 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 8002b54:	e0d7      	b.n	8002d06 <FuncMenu_DrawSignalMenu+0x39e>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002b56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b5a:	9301      	str	r3, [sp, #4]
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	9300      	str	r3, [sp, #0]
 8002b60:	2300      	movs	r3, #0
 8002b62:	2232      	movs	r2, #50	; 0x32
 8002b64:	210a      	movs	r1, #10
 8002b66:	4840      	ldr	r0, [pc, #256]	; (8002c68 <FuncMenu_DrawSignalMenu+0x300>)
 8002b68:	f00a f9a2 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002b6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b70:	9301      	str	r3, [sp, #4]
 8002b72:	2302      	movs	r3, #2
 8002b74:	9300      	str	r3, [sp, #0]
 8002b76:	2300      	movs	r3, #0
 8002b78:	2246      	movs	r2, #70	; 0x46
 8002b7a:	210a      	movs	r1, #10
 8002b7c:	483b      	ldr	r0, [pc, #236]	; (8002c6c <FuncMenu_DrawSignalMenu+0x304>)
 8002b7e:	f00a f997 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002b82:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b86:	9301      	str	r3, [sp, #4]
 8002b88:	2302      	movs	r3, #2
 8002b8a:	9300      	str	r3, [sp, #0]
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	225a      	movs	r2, #90	; 0x5a
 8002b90:	210a      	movs	r1, #10
 8002b92:	4837      	ldr	r0, [pc, #220]	; (8002c70 <FuncMenu_DrawSignalMenu+0x308>)
 8002b94:	f00a f98c 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, WHITE, 2, BLACK);
 8002b98:	2300      	movs	r3, #0
 8002b9a:	9301      	str	r3, [sp, #4]
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	9300      	str	r3, [sp, #0]
 8002ba0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ba4:	226e      	movs	r2, #110	; 0x6e
 8002ba6:	210a      	movs	r1, #10
 8002ba8:	4832      	ldr	r0, [pc, #200]	; (8002c74 <FuncMenu_DrawSignalMenu+0x30c>)
 8002baa:	f00a f981 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002bae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bb2:	9301      	str	r3, [sp, #4]
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	9300      	str	r3, [sp, #0]
 8002bb8:	2300      	movs	r3, #0
 8002bba:	2282      	movs	r2, #130	; 0x82
 8002bbc:	210a      	movs	r1, #10
 8002bbe:	482e      	ldr	r0, [pc, #184]	; (8002c78 <FuncMenu_DrawSignalMenu+0x310>)
 8002bc0:	f00a f976 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002bc4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bc8:	9301      	str	r3, [sp, #4]
 8002bca:	2302      	movs	r3, #2
 8002bcc:	9300      	str	r3, [sp, #0]
 8002bce:	2300      	movs	r3, #0
 8002bd0:	2296      	movs	r2, #150	; 0x96
 8002bd2:	210a      	movs	r1, #10
 8002bd4:	4829      	ldr	r0, [pc, #164]	; (8002c7c <FuncMenu_DrawSignalMenu+0x314>)
 8002bd6:	f00a f96b 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 8002bda:	e094      	b.n	8002d06 <FuncMenu_DrawSignalMenu+0x39e>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002bdc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002be0:	9301      	str	r3, [sp, #4]
 8002be2:	2302      	movs	r3, #2
 8002be4:	9300      	str	r3, [sp, #0]
 8002be6:	2300      	movs	r3, #0
 8002be8:	2232      	movs	r2, #50	; 0x32
 8002bea:	210a      	movs	r1, #10
 8002bec:	481e      	ldr	r0, [pc, #120]	; (8002c68 <FuncMenu_DrawSignalMenu+0x300>)
 8002bee:	f00a f95f 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002bf2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bf6:	9301      	str	r3, [sp, #4]
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	9300      	str	r3, [sp, #0]
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	2246      	movs	r2, #70	; 0x46
 8002c00:	210a      	movs	r1, #10
 8002c02:	481a      	ldr	r0, [pc, #104]	; (8002c6c <FuncMenu_DrawSignalMenu+0x304>)
 8002c04:	f00a f954 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002c08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c0c:	9301      	str	r3, [sp, #4]
 8002c0e:	2302      	movs	r3, #2
 8002c10:	9300      	str	r3, [sp, #0]
 8002c12:	2300      	movs	r3, #0
 8002c14:	225a      	movs	r2, #90	; 0x5a
 8002c16:	210a      	movs	r1, #10
 8002c18:	4815      	ldr	r0, [pc, #84]	; (8002c70 <FuncMenu_DrawSignalMenu+0x308>)
 8002c1a:	f00a f949 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002c1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c22:	9301      	str	r3, [sp, #4]
 8002c24:	2302      	movs	r3, #2
 8002c26:	9300      	str	r3, [sp, #0]
 8002c28:	2300      	movs	r3, #0
 8002c2a:	226e      	movs	r2, #110	; 0x6e
 8002c2c:	210a      	movs	r1, #10
 8002c2e:	4811      	ldr	r0, [pc, #68]	; (8002c74 <FuncMenu_DrawSignalMenu+0x30c>)
 8002c30:	f00a f93e 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, WHITE, 2, BLACK);
 8002c34:	2300      	movs	r3, #0
 8002c36:	9301      	str	r3, [sp, #4]
 8002c38:	2302      	movs	r3, #2
 8002c3a:	9300      	str	r3, [sp, #0]
 8002c3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c40:	2282      	movs	r2, #130	; 0x82
 8002c42:	210a      	movs	r1, #10
 8002c44:	480c      	ldr	r0, [pc, #48]	; (8002c78 <FuncMenu_DrawSignalMenu+0x310>)
 8002c46:	f00a f933 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002c4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c4e:	9301      	str	r3, [sp, #4]
 8002c50:	2302      	movs	r3, #2
 8002c52:	9300      	str	r3, [sp, #0]
 8002c54:	2300      	movs	r3, #0
 8002c56:	2296      	movs	r2, #150	; 0x96
 8002c58:	210a      	movs	r1, #10
 8002c5a:	4808      	ldr	r0, [pc, #32]	; (8002c7c <FuncMenu_DrawSignalMenu+0x314>)
 8002c5c:	f00a f928 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 8002c60:	e051      	b.n	8002d06 <FuncMenu_DrawSignalMenu+0x39e>
 8002c62:	bf00      	nop
 8002c64:	0801064c 	.word	0x0801064c
 8002c68:	08010664 	.word	0x08010664
 8002c6c:	0801066c 	.word	0x0801066c
 8002c70:	08010678 	.word	0x08010678
 8002c74:	08010680 	.word	0x08010680
 8002c78:	0801068c 	.word	0x0801068c
 8002c7c:	08010698 	.word	0x08010698
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002c80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c84:	9301      	str	r3, [sp, #4]
 8002c86:	2302      	movs	r3, #2
 8002c88:	9300      	str	r3, [sp, #0]
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	2232      	movs	r2, #50	; 0x32
 8002c8e:	210a      	movs	r1, #10
 8002c90:	481f      	ldr	r0, [pc, #124]	; (8002d10 <FuncMenu_DrawSignalMenu+0x3a8>)
 8002c92:	f00a f90d 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002c96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c9a:	9301      	str	r3, [sp, #4]
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	9300      	str	r3, [sp, #0]
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	2246      	movs	r2, #70	; 0x46
 8002ca4:	210a      	movs	r1, #10
 8002ca6:	481b      	ldr	r0, [pc, #108]	; (8002d14 <FuncMenu_DrawSignalMenu+0x3ac>)
 8002ca8:	f00a f902 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002cac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002cb0:	9301      	str	r3, [sp, #4]
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	9300      	str	r3, [sp, #0]
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	225a      	movs	r2, #90	; 0x5a
 8002cba:	210a      	movs	r1, #10
 8002cbc:	4816      	ldr	r0, [pc, #88]	; (8002d18 <FuncMenu_DrawSignalMenu+0x3b0>)
 8002cbe:	f00a f8f7 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002cc2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002cc6:	9301      	str	r3, [sp, #4]
 8002cc8:	2302      	movs	r3, #2
 8002cca:	9300      	str	r3, [sp, #0]
 8002ccc:	2300      	movs	r3, #0
 8002cce:	226e      	movs	r2, #110	; 0x6e
 8002cd0:	210a      	movs	r1, #10
 8002cd2:	4812      	ldr	r0, [pc, #72]	; (8002d1c <FuncMenu_DrawSignalMenu+0x3b4>)
 8002cd4:	f00a f8ec 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002cd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002cdc:	9301      	str	r3, [sp, #4]
 8002cde:	2302      	movs	r3, #2
 8002ce0:	9300      	str	r3, [sp, #0]
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	2282      	movs	r2, #130	; 0x82
 8002ce6:	210a      	movs	r1, #10
 8002ce8:	480d      	ldr	r0, [pc, #52]	; (8002d20 <FuncMenu_DrawSignalMenu+0x3b8>)
 8002cea:	f00a f8e1 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, WHITE, 2, BLACK);
 8002cee:	2300      	movs	r3, #0
 8002cf0:	9301      	str	r3, [sp, #4]
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	9300      	str	r3, [sp, #0]
 8002cf6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002cfa:	2296      	movs	r2, #150	; 0x96
 8002cfc:	210a      	movs	r1, #10
 8002cfe:	4809      	ldr	r0, [pc, #36]	; (8002d24 <FuncMenu_DrawSignalMenu+0x3bc>)
 8002d00:	f00a f8d6 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 8002d04:	bf00      	nop

		}
	}


}
 8002d06:	bf00      	nop
 8002d08:	3708      	adds	r7, #8
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	08010664 	.word	0x08010664
 8002d14:	0801066c 	.word	0x0801066c
 8002d18:	08010678 	.word	0x08010678
 8002d1c:	08010680 	.word	0x08010680
 8002d20:	0801068c 	.word	0x0801068c
 8002d24:	08010698 	.word	0x08010698

08002d28 <FuncMenu_DrawSyncMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawSyncMenu()
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("SELECT SYNC FUNCTION", 	10, 10, WHITE, 3, BLACK);
 8002d2e:	2300      	movs	r3, #0
 8002d30:	9301      	str	r3, [sp, #4]
 8002d32:	2303      	movs	r3, #3
 8002d34:	9300      	str	r3, [sp, #0]
 8002d36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d3a:	220a      	movs	r2, #10
 8002d3c:	210a      	movs	r1, #10
 8002d3e:	48b9      	ldr	r0, [pc, #740]	; (8003024 <FuncMenu_DrawSyncMenu+0x2fc>)
 8002d40:	f00a f8b6 	bl	800ceb0 <ILI9341_Draw_Text>
	//FunctionProfile_t *func_profileTmp = FuncO_GetSyncFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SYNC_CHANNEL)->func_profile;
 8002d44:	2001      	movs	r0, #1
 8002d46:	f001 fcdd 	bl	8004704 <SM_GetOutputChannel>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002d50:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f000 81b6 	beq.w	80030c6 <FuncMenu_DrawSyncMenu+0x39e>
	{
		switch(func_profileTmp->func)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	2b05      	cmp	r3, #5
 8002d60:	f200 81b1 	bhi.w	80030c6 <FuncMenu_DrawSyncMenu+0x39e>
 8002d64:	a201      	add	r2, pc, #4	; (adr r2, 8002d6c <FuncMenu_DrawSyncMenu+0x44>)
 8002d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d6a:	bf00      	nop
 8002d6c:	08002d85 	.word	0x08002d85
 8002d70:	08002e0b 	.word	0x08002e0b
 8002d74:	08002e91 	.word	0x08002e91
 8002d78:	08002f17 	.word	0x08002f17
 8002d7c:	08002f9d 	.word	0x08002f9d
 8002d80:	08003041 	.word	0x08003041
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, WHITE, 2, BLACK);
 8002d84:	2300      	movs	r3, #0
 8002d86:	9301      	str	r3, [sp, #4]
 8002d88:	2302      	movs	r3, #2
 8002d8a:	9300      	str	r3, [sp, #0]
 8002d8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d90:	2232      	movs	r2, #50	; 0x32
 8002d92:	210a      	movs	r1, #10
 8002d94:	48a4      	ldr	r0, [pc, #656]	; (8003028 <FuncMenu_DrawSyncMenu+0x300>)
 8002d96:	f00a f88b 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002d9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d9e:	9301      	str	r3, [sp, #4]
 8002da0:	2302      	movs	r3, #2
 8002da2:	9300      	str	r3, [sp, #0]
 8002da4:	2300      	movs	r3, #0
 8002da6:	2246      	movs	r2, #70	; 0x46
 8002da8:	210a      	movs	r1, #10
 8002daa:	48a0      	ldr	r0, [pc, #640]	; (800302c <FuncMenu_DrawSyncMenu+0x304>)
 8002dac:	f00a f880 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002db0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002db4:	9301      	str	r3, [sp, #4]
 8002db6:	2302      	movs	r3, #2
 8002db8:	9300      	str	r3, [sp, #0]
 8002dba:	2300      	movs	r3, #0
 8002dbc:	225a      	movs	r2, #90	; 0x5a
 8002dbe:	210a      	movs	r1, #10
 8002dc0:	489b      	ldr	r0, [pc, #620]	; (8003030 <FuncMenu_DrawSyncMenu+0x308>)
 8002dc2:	f00a f875 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002dc6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002dca:	9301      	str	r3, [sp, #4]
 8002dcc:	2302      	movs	r3, #2
 8002dce:	9300      	str	r3, [sp, #0]
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	226e      	movs	r2, #110	; 0x6e
 8002dd4:	210a      	movs	r1, #10
 8002dd6:	4897      	ldr	r0, [pc, #604]	; (8003034 <FuncMenu_DrawSyncMenu+0x30c>)
 8002dd8:	f00a f86a 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002ddc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002de0:	9301      	str	r3, [sp, #4]
 8002de2:	2302      	movs	r3, #2
 8002de4:	9300      	str	r3, [sp, #0]
 8002de6:	2300      	movs	r3, #0
 8002de8:	2282      	movs	r2, #130	; 0x82
 8002dea:	210a      	movs	r1, #10
 8002dec:	4892      	ldr	r0, [pc, #584]	; (8003038 <FuncMenu_DrawSyncMenu+0x310>)
 8002dee:	f00a f85f 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002df2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002df6:	9301      	str	r3, [sp, #4]
 8002df8:	2302      	movs	r3, #2
 8002dfa:	9300      	str	r3, [sp, #0]
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	2296      	movs	r2, #150	; 0x96
 8002e00:	210a      	movs	r1, #10
 8002e02:	488e      	ldr	r0, [pc, #568]	; (800303c <FuncMenu_DrawSyncMenu+0x314>)
 8002e04:	f00a f854 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 8002e08:	e15d      	b.n	80030c6 <FuncMenu_DrawSyncMenu+0x39e>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002e0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e0e:	9301      	str	r3, [sp, #4]
 8002e10:	2302      	movs	r3, #2
 8002e12:	9300      	str	r3, [sp, #0]
 8002e14:	2300      	movs	r3, #0
 8002e16:	2232      	movs	r2, #50	; 0x32
 8002e18:	210a      	movs	r1, #10
 8002e1a:	4883      	ldr	r0, [pc, #524]	; (8003028 <FuncMenu_DrawSyncMenu+0x300>)
 8002e1c:	f00a f848 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, WHITE, 2, BLACK);
 8002e20:	2300      	movs	r3, #0
 8002e22:	9301      	str	r3, [sp, #4]
 8002e24:	2302      	movs	r3, #2
 8002e26:	9300      	str	r3, [sp, #0]
 8002e28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e2c:	2246      	movs	r2, #70	; 0x46
 8002e2e:	210a      	movs	r1, #10
 8002e30:	487e      	ldr	r0, [pc, #504]	; (800302c <FuncMenu_DrawSyncMenu+0x304>)
 8002e32:	f00a f83d 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002e36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e3a:	9301      	str	r3, [sp, #4]
 8002e3c:	2302      	movs	r3, #2
 8002e3e:	9300      	str	r3, [sp, #0]
 8002e40:	2300      	movs	r3, #0
 8002e42:	225a      	movs	r2, #90	; 0x5a
 8002e44:	210a      	movs	r1, #10
 8002e46:	487a      	ldr	r0, [pc, #488]	; (8003030 <FuncMenu_DrawSyncMenu+0x308>)
 8002e48:	f00a f832 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002e4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e50:	9301      	str	r3, [sp, #4]
 8002e52:	2302      	movs	r3, #2
 8002e54:	9300      	str	r3, [sp, #0]
 8002e56:	2300      	movs	r3, #0
 8002e58:	226e      	movs	r2, #110	; 0x6e
 8002e5a:	210a      	movs	r1, #10
 8002e5c:	4875      	ldr	r0, [pc, #468]	; (8003034 <FuncMenu_DrawSyncMenu+0x30c>)
 8002e5e:	f00a f827 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002e62:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e66:	9301      	str	r3, [sp, #4]
 8002e68:	2302      	movs	r3, #2
 8002e6a:	9300      	str	r3, [sp, #0]
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	2282      	movs	r2, #130	; 0x82
 8002e70:	210a      	movs	r1, #10
 8002e72:	4871      	ldr	r0, [pc, #452]	; (8003038 <FuncMenu_DrawSyncMenu+0x310>)
 8002e74:	f00a f81c 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002e78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e7c:	9301      	str	r3, [sp, #4]
 8002e7e:	2302      	movs	r3, #2
 8002e80:	9300      	str	r3, [sp, #0]
 8002e82:	2300      	movs	r3, #0
 8002e84:	2296      	movs	r2, #150	; 0x96
 8002e86:	210a      	movs	r1, #10
 8002e88:	486c      	ldr	r0, [pc, #432]	; (800303c <FuncMenu_DrawSyncMenu+0x314>)
 8002e8a:	f00a f811 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 8002e8e:	e11a      	b.n	80030c6 <FuncMenu_DrawSyncMenu+0x39e>
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002e90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e94:	9301      	str	r3, [sp, #4]
 8002e96:	2302      	movs	r3, #2
 8002e98:	9300      	str	r3, [sp, #0]
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	2232      	movs	r2, #50	; 0x32
 8002e9e:	210a      	movs	r1, #10
 8002ea0:	4861      	ldr	r0, [pc, #388]	; (8003028 <FuncMenu_DrawSyncMenu+0x300>)
 8002ea2:	f00a f805 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002ea6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002eaa:	9301      	str	r3, [sp, #4]
 8002eac:	2302      	movs	r3, #2
 8002eae:	9300      	str	r3, [sp, #0]
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	2246      	movs	r2, #70	; 0x46
 8002eb4:	210a      	movs	r1, #10
 8002eb6:	485d      	ldr	r0, [pc, #372]	; (800302c <FuncMenu_DrawSyncMenu+0x304>)
 8002eb8:	f009 fffa 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, WHITE, 2, BLACK);
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	9301      	str	r3, [sp, #4]
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	9300      	str	r3, [sp, #0]
 8002ec4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ec8:	225a      	movs	r2, #90	; 0x5a
 8002eca:	210a      	movs	r1, #10
 8002ecc:	4858      	ldr	r0, [pc, #352]	; (8003030 <FuncMenu_DrawSyncMenu+0x308>)
 8002ece:	f009 ffef 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002ed2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ed6:	9301      	str	r3, [sp, #4]
 8002ed8:	2302      	movs	r3, #2
 8002eda:	9300      	str	r3, [sp, #0]
 8002edc:	2300      	movs	r3, #0
 8002ede:	226e      	movs	r2, #110	; 0x6e
 8002ee0:	210a      	movs	r1, #10
 8002ee2:	4854      	ldr	r0, [pc, #336]	; (8003034 <FuncMenu_DrawSyncMenu+0x30c>)
 8002ee4:	f009 ffe4 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002ee8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002eec:	9301      	str	r3, [sp, #4]
 8002eee:	2302      	movs	r3, #2
 8002ef0:	9300      	str	r3, [sp, #0]
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	2282      	movs	r2, #130	; 0x82
 8002ef6:	210a      	movs	r1, #10
 8002ef8:	484f      	ldr	r0, [pc, #316]	; (8003038 <FuncMenu_DrawSyncMenu+0x310>)
 8002efa:	f009 ffd9 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002efe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f02:	9301      	str	r3, [sp, #4]
 8002f04:	2302      	movs	r3, #2
 8002f06:	9300      	str	r3, [sp, #0]
 8002f08:	2300      	movs	r3, #0
 8002f0a:	2296      	movs	r2, #150	; 0x96
 8002f0c:	210a      	movs	r1, #10
 8002f0e:	484b      	ldr	r0, [pc, #300]	; (800303c <FuncMenu_DrawSyncMenu+0x314>)
 8002f10:	f009 ffce 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 8002f14:	e0d7      	b.n	80030c6 <FuncMenu_DrawSyncMenu+0x39e>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002f16:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f1a:	9301      	str	r3, [sp, #4]
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	9300      	str	r3, [sp, #0]
 8002f20:	2300      	movs	r3, #0
 8002f22:	2232      	movs	r2, #50	; 0x32
 8002f24:	210a      	movs	r1, #10
 8002f26:	4840      	ldr	r0, [pc, #256]	; (8003028 <FuncMenu_DrawSyncMenu+0x300>)
 8002f28:	f009 ffc2 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002f2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f30:	9301      	str	r3, [sp, #4]
 8002f32:	2302      	movs	r3, #2
 8002f34:	9300      	str	r3, [sp, #0]
 8002f36:	2300      	movs	r3, #0
 8002f38:	2246      	movs	r2, #70	; 0x46
 8002f3a:	210a      	movs	r1, #10
 8002f3c:	483b      	ldr	r0, [pc, #236]	; (800302c <FuncMenu_DrawSyncMenu+0x304>)
 8002f3e:	f009 ffb7 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002f42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f46:	9301      	str	r3, [sp, #4]
 8002f48:	2302      	movs	r3, #2
 8002f4a:	9300      	str	r3, [sp, #0]
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	225a      	movs	r2, #90	; 0x5a
 8002f50:	210a      	movs	r1, #10
 8002f52:	4837      	ldr	r0, [pc, #220]	; (8003030 <FuncMenu_DrawSyncMenu+0x308>)
 8002f54:	f009 ffac 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, WHITE, 2, BLACK);
 8002f58:	2300      	movs	r3, #0
 8002f5a:	9301      	str	r3, [sp, #4]
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	9300      	str	r3, [sp, #0]
 8002f60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f64:	226e      	movs	r2, #110	; 0x6e
 8002f66:	210a      	movs	r1, #10
 8002f68:	4832      	ldr	r0, [pc, #200]	; (8003034 <FuncMenu_DrawSyncMenu+0x30c>)
 8002f6a:	f009 ffa1 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8002f6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f72:	9301      	str	r3, [sp, #4]
 8002f74:	2302      	movs	r3, #2
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	2300      	movs	r3, #0
 8002f7a:	2282      	movs	r2, #130	; 0x82
 8002f7c:	210a      	movs	r1, #10
 8002f7e:	482e      	ldr	r0, [pc, #184]	; (8003038 <FuncMenu_DrawSyncMenu+0x310>)
 8002f80:	f009 ff96 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8002f84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f88:	9301      	str	r3, [sp, #4]
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	9300      	str	r3, [sp, #0]
 8002f8e:	2300      	movs	r3, #0
 8002f90:	2296      	movs	r2, #150	; 0x96
 8002f92:	210a      	movs	r1, #10
 8002f94:	4829      	ldr	r0, [pc, #164]	; (800303c <FuncMenu_DrawSyncMenu+0x314>)
 8002f96:	f009 ff8b 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 8002f9a:	e094      	b.n	80030c6 <FuncMenu_DrawSyncMenu+0x39e>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8002f9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fa0:	9301      	str	r3, [sp, #4]
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	9300      	str	r3, [sp, #0]
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	2232      	movs	r2, #50	; 0x32
 8002faa:	210a      	movs	r1, #10
 8002fac:	481e      	ldr	r0, [pc, #120]	; (8003028 <FuncMenu_DrawSyncMenu+0x300>)
 8002fae:	f009 ff7f 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8002fb2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fb6:	9301      	str	r3, [sp, #4]
 8002fb8:	2302      	movs	r3, #2
 8002fba:	9300      	str	r3, [sp, #0]
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	2246      	movs	r2, #70	; 0x46
 8002fc0:	210a      	movs	r1, #10
 8002fc2:	481a      	ldr	r0, [pc, #104]	; (800302c <FuncMenu_DrawSyncMenu+0x304>)
 8002fc4:	f009 ff74 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8002fc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fcc:	9301      	str	r3, [sp, #4]
 8002fce:	2302      	movs	r3, #2
 8002fd0:	9300      	str	r3, [sp, #0]
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	225a      	movs	r2, #90	; 0x5a
 8002fd6:	210a      	movs	r1, #10
 8002fd8:	4815      	ldr	r0, [pc, #84]	; (8003030 <FuncMenu_DrawSyncMenu+0x308>)
 8002fda:	f009 ff69 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8002fde:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fe2:	9301      	str	r3, [sp, #4]
 8002fe4:	2302      	movs	r3, #2
 8002fe6:	9300      	str	r3, [sp, #0]
 8002fe8:	2300      	movs	r3, #0
 8002fea:	226e      	movs	r2, #110	; 0x6e
 8002fec:	210a      	movs	r1, #10
 8002fee:	4811      	ldr	r0, [pc, #68]	; (8003034 <FuncMenu_DrawSyncMenu+0x30c>)
 8002ff0:	f009 ff5e 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, WHITE, 2, BLACK);
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	9301      	str	r3, [sp, #4]
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003000:	2282      	movs	r2, #130	; 0x82
 8003002:	210a      	movs	r1, #10
 8003004:	480c      	ldr	r0, [pc, #48]	; (8003038 <FuncMenu_DrawSyncMenu+0x310>)
 8003006:	f009 ff53 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 800300a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800300e:	9301      	str	r3, [sp, #4]
 8003010:	2302      	movs	r3, #2
 8003012:	9300      	str	r3, [sp, #0]
 8003014:	2300      	movs	r3, #0
 8003016:	2296      	movs	r2, #150	; 0x96
 8003018:	210a      	movs	r1, #10
 800301a:	4808      	ldr	r0, [pc, #32]	; (800303c <FuncMenu_DrawSyncMenu+0x314>)
 800301c:	f009 ff48 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 8003020:	e051      	b.n	80030c6 <FuncMenu_DrawSyncMenu+0x39e>
 8003022:	bf00      	nop
 8003024:	080106a0 	.word	0x080106a0
 8003028:	08010664 	.word	0x08010664
 800302c:	0801066c 	.word	0x0801066c
 8003030:	08010678 	.word	0x08010678
 8003034:	08010680 	.word	0x08010680
 8003038:	0801068c 	.word	0x0801068c
 800303c:	08010698 	.word	0x08010698
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8003040:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003044:	9301      	str	r3, [sp, #4]
 8003046:	2302      	movs	r3, #2
 8003048:	9300      	str	r3, [sp, #0]
 800304a:	2300      	movs	r3, #0
 800304c:	2232      	movs	r2, #50	; 0x32
 800304e:	210a      	movs	r1, #10
 8003050:	481f      	ldr	r0, [pc, #124]	; (80030d0 <FuncMenu_DrawSyncMenu+0x3a8>)
 8003052:	f009 ff2d 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8003056:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800305a:	9301      	str	r3, [sp, #4]
 800305c:	2302      	movs	r3, #2
 800305e:	9300      	str	r3, [sp, #0]
 8003060:	2300      	movs	r3, #0
 8003062:	2246      	movs	r2, #70	; 0x46
 8003064:	210a      	movs	r1, #10
 8003066:	481b      	ldr	r0, [pc, #108]	; (80030d4 <FuncMenu_DrawSyncMenu+0x3ac>)
 8003068:	f009 ff22 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 800306c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003070:	9301      	str	r3, [sp, #4]
 8003072:	2302      	movs	r3, #2
 8003074:	9300      	str	r3, [sp, #0]
 8003076:	2300      	movs	r3, #0
 8003078:	225a      	movs	r2, #90	; 0x5a
 800307a:	210a      	movs	r1, #10
 800307c:	4816      	ldr	r0, [pc, #88]	; (80030d8 <FuncMenu_DrawSyncMenu+0x3b0>)
 800307e:	f009 ff17 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8003082:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003086:	9301      	str	r3, [sp, #4]
 8003088:	2302      	movs	r3, #2
 800308a:	9300      	str	r3, [sp, #0]
 800308c:	2300      	movs	r3, #0
 800308e:	226e      	movs	r2, #110	; 0x6e
 8003090:	210a      	movs	r1, #10
 8003092:	4812      	ldr	r0, [pc, #72]	; (80030dc <FuncMenu_DrawSyncMenu+0x3b4>)
 8003094:	f009 ff0c 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8003098:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800309c:	9301      	str	r3, [sp, #4]
 800309e:	2302      	movs	r3, #2
 80030a0:	9300      	str	r3, [sp, #0]
 80030a2:	2300      	movs	r3, #0
 80030a4:	2282      	movs	r2, #130	; 0x82
 80030a6:	210a      	movs	r1, #10
 80030a8:	480d      	ldr	r0, [pc, #52]	; (80030e0 <FuncMenu_DrawSyncMenu+0x3b8>)
 80030aa:	f009 ff01 	bl	800ceb0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, WHITE, 2, BLACK);
 80030ae:	2300      	movs	r3, #0
 80030b0:	9301      	str	r3, [sp, #4]
 80030b2:	2302      	movs	r3, #2
 80030b4:	9300      	str	r3, [sp, #0]
 80030b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030ba:	2296      	movs	r2, #150	; 0x96
 80030bc:	210a      	movs	r1, #10
 80030be:	4809      	ldr	r0, [pc, #36]	; (80030e4 <FuncMenu_DrawSyncMenu+0x3bc>)
 80030c0:	f009 fef6 	bl	800ceb0 <ILI9341_Draw_Text>
				break;
 80030c4:	bf00      	nop

		}
	}

}
 80030c6:	bf00      	nop
 80030c8:	3708      	adds	r7, #8
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	08010664 	.word	0x08010664
 80030d4:	0801066c 	.word	0x0801066c
 80030d8:	08010678 	.word	0x08010678
 80030dc:	08010680 	.word	0x08010680
 80030e0:	0801068c 	.word	0x0801068c
 80030e4:	08010698 	.word	0x08010698

080030e8 <GainMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMenu(eGainMenu_Status pMenu)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	4603      	mov	r3, r0
 80030f0:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 80030f2:	79fb      	ldrb	r3, [r7, #7]
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d007      	beq.n	8003108 <GainMenu_DrawMenu+0x20>
 80030f8:	2b03      	cmp	r3, #3
 80030fa:	d008      	beq.n	800310e <GainMenu_DrawMenu+0x26>
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d000      	beq.n	8003102 <GainMenu_DrawMenu+0x1a>
		case ENABLE_GAIN_SYNC_MENU:
			GainMenu_DrawSyncMenu();
			break;

		default:
			break;
 8003100:	e008      	b.n	8003114 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawMainMenu();
 8003102:	f000 f80b 	bl	800311c <GainMenu_DrawMainMenu>
			break;
 8003106:	e005      	b.n	8003114 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSignalMenu();
 8003108:	f000 f84e 	bl	80031a8 <GainMenu_DrawSignalMenu>
			break;
 800310c:	e002      	b.n	8003114 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSyncMenu();
 800310e:	f000 f85f 	bl	80031d0 <GainMenu_DrawSyncMenu>
			break;
 8003112:	bf00      	nop

	}
}
 8003114:	bf00      	nop
 8003116:	3708      	adds	r7, #8
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <GainMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMainMenu()
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("GAIN MAIN MENU", 	10, 10, WHITE, 3, BLACK);
 8003122:	2300      	movs	r3, #0
 8003124:	9301      	str	r3, [sp, #4]
 8003126:	2303      	movs	r3, #3
 8003128:	9300      	str	r3, [sp, #0]
 800312a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800312e:	220a      	movs	r2, #10
 8003130:	210a      	movs	r1, #10
 8003132:	4819      	ldr	r0, [pc, #100]	; (8003198 <GainMenu_DrawMainMenu+0x7c>)
 8003134:	f009 febc 	bl	800ceb0 <ILI9341_Draw_Text>
 	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 10, 210, BLACK, 2, DARKCYAN);
 8003138:	f240 33ef 	movw	r3, #1007	; 0x3ef
 800313c:	9301      	str	r3, [sp, #4]
 800313e:	2302      	movs	r3, #2
 8003140:	9300      	str	r3, [sp, #0]
 8003142:	2300      	movs	r3, #0
 8003144:	22d2      	movs	r2, #210	; 0xd2
 8003146:	210a      	movs	r1, #10
 8003148:	4814      	ldr	r0, [pc, #80]	; (800319c <GainMenu_DrawMainMenu+0x80>)
 800314a:	f009 feb1 	bl	800ceb0 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SYNC", 100, 210, BLACK, 2, DARKGREEN);
 800314e:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8003152:	9301      	str	r3, [sp, #4]
 8003154:	2302      	movs	r3, #2
 8003156:	9300      	str	r3, [sp, #0]
 8003158:	2300      	movs	r3, #0
 800315a:	22d2      	movs	r2, #210	; 0xd2
 800315c:	2164      	movs	r1, #100	; 0x64
 800315e:	4810      	ldr	r0, [pc, #64]	; (80031a0 <GainMenu_DrawMainMenu+0x84>)
 8003160:	f009 fea6 	bl	800ceb0 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
 8003164:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003168:	9301      	str	r3, [sp, #4]
 800316a:	2302      	movs	r3, #2
 800316c:	9300      	str	r3, [sp, #0]
 800316e:	2300      	movs	r3, #0
 8003170:	22d2      	movs	r2, #210	; 0xd2
 8003172:	21af      	movs	r1, #175	; 0xaf
 8003174:	480b      	ldr	r0, [pc, #44]	; (80031a4 <GainMenu_DrawMainMenu+0x88>)
 8003176:	f009 fe9b 	bl	800ceb0 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
 800317a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800317e:	9301      	str	r3, [sp, #4]
 8003180:	2302      	movs	r3, #2
 8003182:	9300      	str	r3, [sp, #0]
 8003184:	2300      	movs	r3, #0
 8003186:	22d2      	movs	r2, #210	; 0xd2
 8003188:	f44f 7182 	mov.w	r1, #260	; 0x104
 800318c:	4805      	ldr	r0, [pc, #20]	; (80031a4 <GainMenu_DrawMainMenu+0x88>)
 800318e:	f009 fe8f 	bl	800ceb0 <ILI9341_Draw_Text>
}
 8003192:	bf00      	nop
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	080106b8 	.word	0x080106b8
 800319c:	080106c8 	.word	0x080106c8
 80031a0:	080106d0 	.word	0x080106d0
 80031a4:	080106d8 	.word	0x080106d8

080031a8 <GainMenu_DrawSignalMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSignalMenu()
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("SELECT SIGNAL GAIN", 10, 10, WHITE, 3, BLACK);
 80031ae:	2300      	movs	r3, #0
 80031b0:	9301      	str	r3, [sp, #4]
 80031b2:	2303      	movs	r3, #3
 80031b4:	9300      	str	r3, [sp, #0]
 80031b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031ba:	220a      	movs	r2, #10
 80031bc:	210a      	movs	r1, #10
 80031be:	4803      	ldr	r0, [pc, #12]	; (80031cc <GainMenu_DrawSignalMenu+0x24>)
 80031c0:	f009 fe76 	bl	800ceb0 <ILI9341_Draw_Text>
}
 80031c4:	bf00      	nop
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	080106e0 	.word	0x080106e0

080031d0 <GainMenu_DrawSyncMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSyncMenu()
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("SELECT SYNC GAIN", 10, 10, WHITE, 3, BLACK);
 80031d6:	2300      	movs	r3, #0
 80031d8:	9301      	str	r3, [sp, #4]
 80031da:	2303      	movs	r3, #3
 80031dc:	9300      	str	r3, [sp, #0]
 80031de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031e2:	220a      	movs	r2, #10
 80031e4:	210a      	movs	r1, #10
 80031e6:	4803      	ldr	r0, [pc, #12]	; (80031f4 <GainMenu_DrawSyncMenu+0x24>)
 80031e8:	f009 fe62 	bl	800ceb0 <ILI9341_Draw_Text>
}
 80031ec:	bf00      	nop
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	080106f4 	.word	0x080106f4

080031f8 <BiasMenu_getStatus>:
#include <stdio.h>

eBiasMenu_Status eNextBiasMenuStatus =	DISABLE_BIAS_MENU;

eBiasMenu_Status BiasMenu_getStatus()
{
 80031f8:	b480      	push	{r7}
 80031fa:	af00      	add	r7, sp, #0
	return eNextBiasMenuStatus;
 80031fc:	4b03      	ldr	r3, [pc, #12]	; (800320c <BiasMenu_getStatus+0x14>)
 80031fe:	781b      	ldrb	r3, [r3, #0]
}
 8003200:	4618      	mov	r0, r3
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	20001f11 	.word	0x20001f11

08003210 <BiasMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuEntryHandler()
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("BiasMenu Event captured\n");
 8003214:	480b      	ldr	r0, [pc, #44]	; (8003244 <BiasMenuEntryHandler+0x34>)
 8003216:	f00b f98f 	bl	800e538 <puts>
#endif

	DM_RefreshScreen();
 800321a:	f7fd ff6b 	bl	80010f4 <DM_RefreshScreen>

	eNextBiasMenuStatus = ENABLE_BIAS_MENU;
 800321e:	4b0a      	ldr	r3, [pc, #40]	; (8003248 <BiasMenuEntryHandler+0x38>)
 8003220:	2201      	movs	r2, #1
 8003222:	701a      	strb	r2, [r3, #0]

	ENCODER_TIMER->ARR = BIAS_MAX;
 8003224:	4b09      	ldr	r3, [pc, #36]	; (800324c <BiasMenuEntryHandler+0x3c>)
 8003226:	f44f 7248 	mov.w	r2, #800	; 0x320
 800322a:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BO_GetDcBiasEncoderValue();
 800322c:	f000 fcda 	bl	8003be4 <BO_GetDcBiasEncoderValue>
 8003230:	4603      	mov	r3, r0
 8003232:	461a      	mov	r2, r3
 8003234:	4b05      	ldr	r3, [pc, #20]	; (800324c <BiasMenuEntryHandler+0x3c>)
 8003236:	625a      	str	r2, [r3, #36]	; 0x24

	eNewEvent = evIdle;
 8003238:	4b05      	ldr	r3, [pc, #20]	; (8003250 <BiasMenuEntryHandler+0x40>)
 800323a:	2200      	movs	r2, #0
 800323c:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 800323e:	230c      	movs	r3, #12
}
 8003240:	4618      	mov	r0, r3
 8003242:	bd80      	pop	{r7, pc}
 8003244:	08010708 	.word	0x08010708
 8003248:	20001f11 	.word	0x20001f11
 800324c:	40012c00 	.word	0x40012c00
 8003250:	20001f13 	.word	0x20001f13

08003254 <BiasMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuInputHandler()
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("BiasSet Event captured\n");
 8003258:	4807      	ldr	r0, [pc, #28]	; (8003278 <BiasMenuInputHandler+0x24>)
 800325a:	f00b f96d 	bl	800e538 <puts>
#endif

	BO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 800325e:	2001      	movs	r0, #1
 8003260:	f001 fa66 	bl	8004730 <SM_GetEncoderValue>
 8003264:	4603      	mov	r3, r0
 8003266:	4618      	mov	r0, r3
 8003268:	f000 fcc8 	bl	8003bfc <BO_ModifyOutput>

	eNewEvent = evIdle;
 800326c:	4b03      	ldr	r3, [pc, #12]	; (800327c <BiasMenuInputHandler+0x28>)
 800326e:	2200      	movs	r2, #0
 8003270:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003272:	230c      	movs	r3, #12
}
 8003274:	4618      	mov	r0, r3
 8003276:	bd80      	pop	{r7, pc}
 8003278:	08010720 	.word	0x08010720
 800327c:	20001f13 	.word	0x20001f13

08003280 <BiasMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuExitHandler()
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitBiasMenu Event captured\n");
 8003284:	4806      	ldr	r0, [pc, #24]	; (80032a0 <BiasMenuExitHandler+0x20>)
 8003286:	f00b f957 	bl	800e538 <puts>
#endif


	// disable the menu
	eNextBiasMenuStatus = DISABLE_BIAS_MENU;
 800328a:	4b06      	ldr	r3, [pc, #24]	; (80032a4 <BiasMenuExitHandler+0x24>)
 800328c:	2200      	movs	r2, #0
 800328e:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8003290:	f7fd ff30 	bl	80010f4 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8003294:	4b04      	ldr	r3, [pc, #16]	; (80032a8 <BiasMenuExitHandler+0x28>)
 8003296:	2200      	movs	r2, #0
 8003298:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 800329a:	2300      	movs	r3, #0
}
 800329c:	4618      	mov	r0, r3
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	08010738 	.word	0x08010738
 80032a4:	20001f11 	.word	0x20001f11
 80032a8:	20001f13 	.word	0x20001f13

080032ac <EM_ProcessEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_ProcessEvent()
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0

	switch(eNextState)
 80032b0:	4bb8      	ldr	r3, [pc, #736]	; (8003594 <EM_ProcessEvent+0x2e8>)
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	2b0c      	cmp	r3, #12
 80032b6:	f200 8152 	bhi.w	800355e <EM_ProcessEvent+0x2b2>
 80032ba:	a201      	add	r2, pc, #4	; (adr r2, 80032c0 <EM_ProcessEvent+0x14>)
 80032bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032c0:	080032f5 	.word	0x080032f5
 80032c4:	08003349 	.word	0x08003349
 80032c8:	08003389 	.word	0x08003389
 80032cc:	080033b5 	.word	0x080033b5
 80032d0:	080033e1 	.word	0x080033e1
 80032d4:	08003421 	.word	0x08003421
 80032d8:	0800344d 	.word	0x0800344d
 80032dc:	0800355f 	.word	0x0800355f
 80032e0:	08003479 	.word	0x08003479
 80032e4:	080034cb 	.word	0x080034cb
 80032e8:	080034f5 	.word	0x080034f5
 80032ec:	0800351f 	.word	0x0800351f
 80032f0:	08003535 	.word	0x08003535

		case Idle_State:

//			TIM1->ARR = 12;

			if(eNewEvent == evBlueBtn)
 80032f4:	4ba8      	ldr	r3, [pc, #672]	; (8003598 <EM_ProcessEvent+0x2ec>)
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d105      	bne.n	8003308 <EM_ProcessEvent+0x5c>
			{
				eNextState = FuncMainMenuEntryHandler();
 80032fc:	f000 fa7e 	bl	80037fc <FuncMainMenuEntryHandler>
 8003300:	4603      	mov	r3, r0
 8003302:	461a      	mov	r2, r3
 8003304:	4ba3      	ldr	r3, [pc, #652]	; (8003594 <EM_ProcessEvent+0x2e8>)
 8003306:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003308:	4ba3      	ldr	r3, [pc, #652]	; (8003598 <EM_ProcessEvent+0x2ec>)
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	2b02      	cmp	r3, #2
 800330e:	d105      	bne.n	800331c <EM_ProcessEvent+0x70>
			{
				eNextState = FreqMainMenuEntryHandler();
 8003310:	f000 f960 	bl	80035d4 <FreqMainMenuEntryHandler>
 8003314:	4603      	mov	r3, r0
 8003316:	461a      	mov	r2, r3
 8003318:	4b9e      	ldr	r3, [pc, #632]	; (8003594 <EM_ProcessEvent+0x2e8>)
 800331a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 800331c:	4b9e      	ldr	r3, [pc, #632]	; (8003598 <EM_ProcessEvent+0x2ec>)
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	2b03      	cmp	r3, #3
 8003322:	d105      	bne.n	8003330 <EM_ProcessEvent+0x84>
			{
				eNextState = GainMainMenuEntryHandler();
 8003324:	f000 fb66 	bl	80039f4 <GainMainMenuEntryHandler>
 8003328:	4603      	mov	r3, r0
 800332a:	461a      	mov	r2, r3
 800332c:	4b99      	ldr	r3, [pc, #612]	; (8003594 <EM_ProcessEvent+0x2e8>)
 800332e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 8003330:	4b99      	ldr	r3, [pc, #612]	; (8003598 <EM_ProcessEvent+0x2ec>)
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	2b04      	cmp	r3, #4
 8003336:	f040 8114 	bne.w	8003562 <EM_ProcessEvent+0x2b6>
			{
				eNextState = BiasMenuEntryHandler();
 800333a:	f7ff ff69 	bl	8003210 <BiasMenuEntryHandler>
 800333e:	4603      	mov	r3, r0
 8003340:	461a      	mov	r2, r3
 8003342:	4b94      	ldr	r3, [pc, #592]	; (8003594 <EM_ProcessEvent+0x2e8>)
 8003344:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003346:	e10c      	b.n	8003562 <EM_ProcessEvent+0x2b6>

			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 8003348:	4b93      	ldr	r3, [pc, #588]	; (8003598 <EM_ProcessEvent+0x2ec>)
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	2b06      	cmp	r3, #6
 800334e:	d105      	bne.n	800335c <EM_ProcessEvent+0xb0>
			{
				eNextState = FuncMainMenuExitHandler();
 8003350:	f000 fa6a 	bl	8003828 <FuncMainMenuExitHandler>
 8003354:	4603      	mov	r3, r0
 8003356:	461a      	mov	r2, r3
 8003358:	4b8e      	ldr	r3, [pc, #568]	; (8003594 <EM_ProcessEvent+0x2e8>)
 800335a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 800335c:	4b8e      	ldr	r3, [pc, #568]	; (8003598 <EM_ProcessEvent+0x2ec>)
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	2b01      	cmp	r3, #1
 8003362:	d105      	bne.n	8003370 <EM_ProcessEvent+0xc4>
			{
				eNextState = FuncSignalMenuEntryHandler();
 8003364:	f000 fa76 	bl	8003854 <FuncSignalMenuEntryHandler>
 8003368:	4603      	mov	r3, r0
 800336a:	461a      	mov	r2, r3
 800336c:	4b89      	ldr	r3, [pc, #548]	; (8003594 <EM_ProcessEvent+0x2e8>)
 800336e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003370:	4b89      	ldr	r3, [pc, #548]	; (8003598 <EM_ProcessEvent+0x2ec>)
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	2b02      	cmp	r3, #2
 8003376:	f040 80f6 	bne.w	8003566 <EM_ProcessEvent+0x2ba>
			{
				eNextState = FuncSyncMenuEntryHandler();
 800337a:	f000 facd 	bl	8003918 <FuncSyncMenuEntryHandler>
 800337e:	4603      	mov	r3, r0
 8003380:	461a      	mov	r2, r3
 8003382:	4b84      	ldr	r3, [pc, #528]	; (8003594 <EM_ProcessEvent+0x2e8>)
 8003384:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003386:	e0ee      	b.n	8003566 <EM_ProcessEvent+0x2ba>

		case Func_Signal_Menu_State:

			if(eNewEvent == evEncoderSet)
 8003388:	4b83      	ldr	r3, [pc, #524]	; (8003598 <EM_ProcessEvent+0x2ec>)
 800338a:	781b      	ldrb	r3, [r3, #0]
 800338c:	2b05      	cmp	r3, #5
 800338e:	d105      	bne.n	800339c <EM_ProcessEvent+0xf0>
			{
				eNextState = FuncSignalMenuInputHandler();
 8003390:	f000 fa96 	bl	80038c0 <FuncSignalMenuInputHandler>
 8003394:	4603      	mov	r3, r0
 8003396:	461a      	mov	r2, r3
 8003398:	4b7e      	ldr	r3, [pc, #504]	; (8003594 <EM_ProcessEvent+0x2e8>)
 800339a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 800339c:	4b7e      	ldr	r3, [pc, #504]	; (8003598 <EM_ProcessEvent+0x2ec>)
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	2b06      	cmp	r3, #6
 80033a2:	f040 80e2 	bne.w	800356a <EM_ProcessEvent+0x2be>
			{
				eNextState = FuncSignalMenuExitHandler();
 80033a6:	f000 faa1 	bl	80038ec <FuncSignalMenuExitHandler>
 80033aa:	4603      	mov	r3, r0
 80033ac:	461a      	mov	r2, r3
 80033ae:	4b79      	ldr	r3, [pc, #484]	; (8003594 <EM_ProcessEvent+0x2e8>)
 80033b0:	701a      	strb	r2, [r3, #0]
			}

			break;
 80033b2:	e0da      	b.n	800356a <EM_ProcessEvent+0x2be>

		case Func_Sync_Menu_State:

			if(eNewEvent == evEncoderSet)
 80033b4:	4b78      	ldr	r3, [pc, #480]	; (8003598 <EM_ProcessEvent+0x2ec>)
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	2b05      	cmp	r3, #5
 80033ba:	d105      	bne.n	80033c8 <EM_ProcessEvent+0x11c>
			{
				eNextState = FuncSyncMenuInputHandler();
 80033bc:	f000 fae2 	bl	8003984 <FuncSyncMenuInputHandler>
 80033c0:	4603      	mov	r3, r0
 80033c2:	461a      	mov	r2, r3
 80033c4:	4b73      	ldr	r3, [pc, #460]	; (8003594 <EM_ProcessEvent+0x2e8>)
 80033c6:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 80033c8:	4b73      	ldr	r3, [pc, #460]	; (8003598 <EM_ProcessEvent+0x2ec>)
 80033ca:	781b      	ldrb	r3, [r3, #0]
 80033cc:	2b06      	cmp	r3, #6
 80033ce:	f040 80ce 	bne.w	800356e <EM_ProcessEvent+0x2c2>
			{
				eNextState = FuncSyncMenuExitHandler();
 80033d2:	f000 faed 	bl	80039b0 <FuncSyncMenuExitHandler>
 80033d6:	4603      	mov	r3, r0
 80033d8:	461a      	mov	r2, r3
 80033da:	4b6e      	ldr	r3, [pc, #440]	; (8003594 <EM_ProcessEvent+0x2e8>)
 80033dc:	701a      	strb	r2, [r3, #0]
			}

			break;
 80033de:	e0c6      	b.n	800356e <EM_ProcessEvent+0x2c2>

			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 80033e0:	4b6d      	ldr	r3, [pc, #436]	; (8003598 <EM_ProcessEvent+0x2ec>)
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	2b06      	cmp	r3, #6
 80033e6:	d105      	bne.n	80033f4 <EM_ProcessEvent+0x148>
			{
				eNextState = GainMainMenuExitHandler();
 80033e8:	f000 fb1a 	bl	8003a20 <GainMainMenuExitHandler>
 80033ec:	4603      	mov	r3, r0
 80033ee:	461a      	mov	r2, r3
 80033f0:	4b68      	ldr	r3, [pc, #416]	; (8003594 <EM_ProcessEvent+0x2e8>)
 80033f2:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 80033f4:	4b68      	ldr	r3, [pc, #416]	; (8003598 <EM_ProcessEvent+0x2ec>)
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d105      	bne.n	8003408 <EM_ProcessEvent+0x15c>
			{
				eNextState = GainSignalMenuEntryHandler();
 80033fc:	f000 fb26 	bl	8003a4c <GainSignalMenuEntryHandler>
 8003400:	4603      	mov	r3, r0
 8003402:	461a      	mov	r2, r3
 8003404:	4b63      	ldr	r3, [pc, #396]	; (8003594 <EM_ProcessEvent+0x2e8>)
 8003406:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003408:	4b63      	ldr	r3, [pc, #396]	; (8003598 <EM_ProcessEvent+0x2ec>)
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	2b02      	cmp	r3, #2
 800340e:	f040 80b0 	bne.w	8003572 <EM_ProcessEvent+0x2c6>
			{
				eNextState = GainSyncMenuEntryHandler();
 8003412:	f000 fb7b 	bl	8003b0c <GainSyncMenuEntryHandler>
 8003416:	4603      	mov	r3, r0
 8003418:	461a      	mov	r2, r3
 800341a:	4b5e      	ldr	r3, [pc, #376]	; (8003594 <EM_ProcessEvent+0x2e8>)
 800341c:	701a      	strb	r2, [r3, #0]
			}

			break;
 800341e:	e0a8      	b.n	8003572 <EM_ProcessEvent+0x2c6>

		case Gain_Signal_Menu_State:

			if(eNewEvent == evEncoderSet)
 8003420:	4b5d      	ldr	r3, [pc, #372]	; (8003598 <EM_ProcessEvent+0x2ec>)
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	2b05      	cmp	r3, #5
 8003426:	d105      	bne.n	8003434 <EM_ProcessEvent+0x188>
			{
				eNextState = GainSignalMenuInputHandler();
 8003428:	f000 fb44 	bl	8003ab4 <GainSignalMenuInputHandler>
 800342c:	4603      	mov	r3, r0
 800342e:	461a      	mov	r2, r3
 8003430:	4b58      	ldr	r3, [pc, #352]	; (8003594 <EM_ProcessEvent+0x2e8>)
 8003432:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003434:	4b58      	ldr	r3, [pc, #352]	; (8003598 <EM_ProcessEvent+0x2ec>)
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	2b06      	cmp	r3, #6
 800343a:	f040 809c 	bne.w	8003576 <EM_ProcessEvent+0x2ca>
			{
				eNextState = GainSignalMenuExitHandler();
 800343e:	f000 fb4f 	bl	8003ae0 <GainSignalMenuExitHandler>
 8003442:	4603      	mov	r3, r0
 8003444:	461a      	mov	r2, r3
 8003446:	4b53      	ldr	r3, [pc, #332]	; (8003594 <EM_ProcessEvent+0x2e8>)
 8003448:	701a      	strb	r2, [r3, #0]
			}

			break;
 800344a:	e094      	b.n	8003576 <EM_ProcessEvent+0x2ca>

		case Gain_Sync_Menu_State:

			if(eNewEvent == evEncoderSet)
 800344c:	4b52      	ldr	r3, [pc, #328]	; (8003598 <EM_ProcessEvent+0x2ec>)
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	2b05      	cmp	r3, #5
 8003452:	d105      	bne.n	8003460 <EM_ProcessEvent+0x1b4>
			{
				eNextState = GainSyncMenuInputHandler();
 8003454:	f000 fb8e 	bl	8003b74 <GainSyncMenuInputHandler>
 8003458:	4603      	mov	r3, r0
 800345a:	461a      	mov	r2, r3
 800345c:	4b4d      	ldr	r3, [pc, #308]	; (8003594 <EM_ProcessEvent+0x2e8>)
 800345e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003460:	4b4d      	ldr	r3, [pc, #308]	; (8003598 <EM_ProcessEvent+0x2ec>)
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	2b06      	cmp	r3, #6
 8003466:	f040 8088 	bne.w	800357a <EM_ProcessEvent+0x2ce>
			{
				eNextState = GainSyncMenuExitHandler();
 800346a:	f000 fb99 	bl	8003ba0 <GainSyncMenuExitHandler>
 800346e:	4603      	mov	r3, r0
 8003470:	461a      	mov	r2, r3
 8003472:	4b48      	ldr	r3, [pc, #288]	; (8003594 <EM_ProcessEvent+0x2e8>)
 8003474:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003476:	e080      	b.n	800357a <EM_ProcessEvent+0x2ce>

// FREQ MENUS

		case Freq_Main_Menu_State:

			if(eNewEvent == evEncoderPush)
 8003478:	4b47      	ldr	r3, [pc, #284]	; (8003598 <EM_ProcessEvent+0x2ec>)
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	2b06      	cmp	r3, #6
 800347e:	d105      	bne.n	800348c <EM_ProcessEvent+0x1e0>
			{
				eNextState = FreqMainMenuExitHandler();
 8003480:	f000 f8be 	bl	8003600 <FreqMainMenuExitHandler>
 8003484:	4603      	mov	r3, r0
 8003486:	461a      	mov	r2, r3
 8003488:	4b42      	ldr	r3, [pc, #264]	; (8003594 <EM_ProcessEvent+0x2e8>)
 800348a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 800348c:	4b42      	ldr	r3, [pc, #264]	; (8003598 <EM_ProcessEvent+0x2ec>)
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d105      	bne.n	80034a0 <EM_ProcessEvent+0x1f4>
			{
				eNextState = FreqPresetMenuEntryHandler();
 8003494:	f000 f8d0 	bl	8003638 <FreqPresetMenuEntryHandler>
 8003498:	4603      	mov	r3, r0
 800349a:	461a      	mov	r2, r3
 800349c:	4b3d      	ldr	r3, [pc, #244]	; (8003594 <EM_ProcessEvent+0x2e8>)
 800349e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 80034a0:	4b3d      	ldr	r3, [pc, #244]	; (8003598 <EM_ProcessEvent+0x2ec>)
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d105      	bne.n	80034b4 <EM_ProcessEvent+0x208>
			{
				eNextState = FreqAdjustMenuEntryHandler();
 80034a8:	f000 f922 	bl	80036f0 <FreqAdjustMenuEntryHandler>
 80034ac:	4603      	mov	r3, r0
 80034ae:	461a      	mov	r2, r3
 80034b0:	4b38      	ldr	r3, [pc, #224]	; (8003594 <EM_ProcessEvent+0x2e8>)
 80034b2:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 80034b4:	4b38      	ldr	r3, [pc, #224]	; (8003598 <EM_ProcessEvent+0x2ec>)
 80034b6:	781b      	ldrb	r3, [r3, #0]
 80034b8:	2b03      	cmp	r3, #3
 80034ba:	d160      	bne.n	800357e <EM_ProcessEvent+0x2d2>
			{
				eNextState = FreqSweepMenuEntryHandler();
 80034bc:	f000 f960 	bl	8003780 <FreqSweepMenuEntryHandler>
 80034c0:	4603      	mov	r3, r0
 80034c2:	461a      	mov	r2, r3
 80034c4:	4b33      	ldr	r3, [pc, #204]	; (8003594 <EM_ProcessEvent+0x2e8>)
 80034c6:	701a      	strb	r2, [r3, #0]
			}

			break;
 80034c8:	e059      	b.n	800357e <EM_ProcessEvent+0x2d2>

		case Freq_Preset_Menu_State:
			if(eNewEvent == evEncoderSet)
 80034ca:	4b33      	ldr	r3, [pc, #204]	; (8003598 <EM_ProcessEvent+0x2ec>)
 80034cc:	781b      	ldrb	r3, [r3, #0]
 80034ce:	2b05      	cmp	r3, #5
 80034d0:	d105      	bne.n	80034de <EM_ProcessEvent+0x232>
			{
				eNextState = FreqPresetMenuInputHandler();
 80034d2:	f000 f8e3 	bl	800369c <FreqPresetMenuInputHandler>
 80034d6:	4603      	mov	r3, r0
 80034d8:	461a      	mov	r2, r3
 80034da:	4b2e      	ldr	r3, [pc, #184]	; (8003594 <EM_ProcessEvent+0x2e8>)
 80034dc:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 80034de:	4b2e      	ldr	r3, [pc, #184]	; (8003598 <EM_ProcessEvent+0x2ec>)
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	2b06      	cmp	r3, #6
 80034e4:	d14d      	bne.n	8003582 <EM_ProcessEvent+0x2d6>
			{
				eNextState = FreqPresetMenuExitHandler();
 80034e6:	f000 f8ef 	bl	80036c8 <FreqPresetMenuExitHandler>
 80034ea:	4603      	mov	r3, r0
 80034ec:	461a      	mov	r2, r3
 80034ee:	4b29      	ldr	r3, [pc, #164]	; (8003594 <EM_ProcessEvent+0x2e8>)
 80034f0:	701a      	strb	r2, [r3, #0]
			}
			break;
 80034f2:	e046      	b.n	8003582 <EM_ProcessEvent+0x2d6>

		case Freq_Adjust_Menu_State:
			if(eNewEvent == evEncoderSet)
 80034f4:	4b28      	ldr	r3, [pc, #160]	; (8003598 <EM_ProcessEvent+0x2ec>)
 80034f6:	781b      	ldrb	r3, [r3, #0]
 80034f8:	2b05      	cmp	r3, #5
 80034fa:	d105      	bne.n	8003508 <EM_ProcessEvent+0x25c>
			{
				eNextState = FreqAdjustMenuInputHandler();
 80034fc:	f000 f91a 	bl	8003734 <FreqAdjustMenuInputHandler>
 8003500:	4603      	mov	r3, r0
 8003502:	461a      	mov	r2, r3
 8003504:	4b23      	ldr	r3, [pc, #140]	; (8003594 <EM_ProcessEvent+0x2e8>)
 8003506:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003508:	4b23      	ldr	r3, [pc, #140]	; (8003598 <EM_ProcessEvent+0x2ec>)
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	2b06      	cmp	r3, #6
 800350e:	d13a      	bne.n	8003586 <EM_ProcessEvent+0x2da>
			{
				eNextState = FreqAdjustMenuExitHandler();
 8003510:	f000 f922 	bl	8003758 <FreqAdjustMenuExitHandler>
 8003514:	4603      	mov	r3, r0
 8003516:	461a      	mov	r2, r3
 8003518:	4b1e      	ldr	r3, [pc, #120]	; (8003594 <EM_ProcessEvent+0x2e8>)
 800351a:	701a      	strb	r2, [r3, #0]
			}
			break;
 800351c:	e033      	b.n	8003586 <EM_ProcessEvent+0x2da>

		case Freq_Sweep_Menu_State:

			if(eNewEvent == evEncoderPush)
 800351e:	4b1e      	ldr	r3, [pc, #120]	; (8003598 <EM_ProcessEvent+0x2ec>)
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	2b06      	cmp	r3, #6
 8003524:	d131      	bne.n	800358a <EM_ProcessEvent+0x2de>
			{
				eNextState = FreqSweepMenuExitHandler();
 8003526:	f000 f949 	bl	80037bc <FreqSweepMenuExitHandler>
 800352a:	4603      	mov	r3, r0
 800352c:	461a      	mov	r2, r3
 800352e:	4b19      	ldr	r3, [pc, #100]	; (8003594 <EM_ProcessEvent+0x2e8>)
 8003530:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003532:	e02a      	b.n	800358a <EM_ProcessEvent+0x2de>

// BIAS MENUS

		case Bias_Menu_State:
			if(eNewEvent == evEncoderSet)
 8003534:	4b18      	ldr	r3, [pc, #96]	; (8003598 <EM_ProcessEvent+0x2ec>)
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	2b05      	cmp	r3, #5
 800353a:	d105      	bne.n	8003548 <EM_ProcessEvent+0x29c>
			{
				eNextState = BiasMenuInputHandler();
 800353c:	f7ff fe8a 	bl	8003254 <BiasMenuInputHandler>
 8003540:	4603      	mov	r3, r0
 8003542:	461a      	mov	r2, r3
 8003544:	4b13      	ldr	r3, [pc, #76]	; (8003594 <EM_ProcessEvent+0x2e8>)
 8003546:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003548:	4b13      	ldr	r3, [pc, #76]	; (8003598 <EM_ProcessEvent+0x2ec>)
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	2b06      	cmp	r3, #6
 800354e:	d11e      	bne.n	800358e <EM_ProcessEvent+0x2e2>
			{
				eNextState = BiasMenuExitHandler();
 8003550:	f7ff fe96 	bl	8003280 <BiasMenuExitHandler>
 8003554:	4603      	mov	r3, r0
 8003556:	461a      	mov	r2, r3
 8003558:	4b0e      	ldr	r3, [pc, #56]	; (8003594 <EM_ProcessEvent+0x2e8>)
 800355a:	701a      	strb	r2, [r3, #0]
			}

			break;
 800355c:	e017      	b.n	800358e <EM_ProcessEvent+0x2e2>

		default:
			break;
 800355e:	bf00      	nop
 8003560:	e016      	b.n	8003590 <EM_ProcessEvent+0x2e4>
			break;
 8003562:	bf00      	nop
 8003564:	e014      	b.n	8003590 <EM_ProcessEvent+0x2e4>
			break;
 8003566:	bf00      	nop
 8003568:	e012      	b.n	8003590 <EM_ProcessEvent+0x2e4>
			break;
 800356a:	bf00      	nop
 800356c:	e010      	b.n	8003590 <EM_ProcessEvent+0x2e4>
			break;
 800356e:	bf00      	nop
 8003570:	e00e      	b.n	8003590 <EM_ProcessEvent+0x2e4>
			break;
 8003572:	bf00      	nop
 8003574:	e00c      	b.n	8003590 <EM_ProcessEvent+0x2e4>
			break;
 8003576:	bf00      	nop
 8003578:	e00a      	b.n	8003590 <EM_ProcessEvent+0x2e4>
			break;
 800357a:	bf00      	nop
 800357c:	e008      	b.n	8003590 <EM_ProcessEvent+0x2e4>
			break;
 800357e:	bf00      	nop
 8003580:	e006      	b.n	8003590 <EM_ProcessEvent+0x2e4>
			break;
 8003582:	bf00      	nop
 8003584:	e004      	b.n	8003590 <EM_ProcessEvent+0x2e4>
			break;
 8003586:	bf00      	nop
 8003588:	e002      	b.n	8003590 <EM_ProcessEvent+0x2e4>
			break;
 800358a:	bf00      	nop
 800358c:	e000      	b.n	8003590 <EM_ProcessEvent+0x2e4>
			break;
 800358e:	bf00      	nop
	}

}
 8003590:	bf00      	nop
 8003592:	bd80      	pop	{r7, pc}
 8003594:	20001f12 	.word	0x20001f12
 8003598:	20001f13 	.word	0x20001f13

0800359c <EM_SetNewEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	4603      	mov	r3, r0
 80035a4:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 80035a6:	4a04      	ldr	r2, [pc, #16]	; (80035b8 <EM_SetNewEvent+0x1c>)
 80035a8:	79fb      	ldrb	r3, [r7, #7]
 80035aa:	7013      	strb	r3, [r2, #0]
}
 80035ac:	bf00      	nop
 80035ae:	370c      	adds	r7, #12
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr
 80035b8:	20001f13 	.word	0x20001f13

080035bc <FreqMenu_getStatus>:
#include <stdio.h>

eFreqMenu_Status eNextFreqMenuStatus = 	DISABLE_FREQ_MENU;

eFreqMenu_Status FreqMenu_getStatus()
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
	return eNextFreqMenuStatus;
 80035c0:	4b03      	ldr	r3, [pc, #12]	; (80035d0 <FreqMenu_getStatus+0x14>)
 80035c2:	781b      	ldrb	r3, [r3, #0]
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	20001f14 	.word	0x20001f14

080035d4 <FreqMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuEntryHandler()
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqMenu Event captured\n");
 80035d8:	4806      	ldr	r0, [pc, #24]	; (80035f4 <FreqMainMenuEntryHandler+0x20>)
 80035da:	f00a ffad 	bl	800e538 <puts>
#endif

	DM_RefreshScreen();
 80035de:	f7fd fd89 	bl	80010f4 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 80035e2:	4b05      	ldr	r3, [pc, #20]	; (80035f8 <FreqMainMenuEntryHandler+0x24>)
 80035e4:	2201      	movs	r2, #1
 80035e6:	701a      	strb	r2, [r3, #0]

	// stay in this state
	eNewEvent = evIdle;
 80035e8:	4b04      	ldr	r3, [pc, #16]	; (80035fc <FreqMainMenuEntryHandler+0x28>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 80035ee:	2308      	movs	r3, #8
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	08010754 	.word	0x08010754
 80035f8:	20001f14 	.word	0x20001f14
 80035fc:	20001f13 	.word	0x20001f13

08003600 <FreqMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuExitHandler()
{
 8003600:	b580      	push	{r7, lr}
 8003602:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Main Menu Event captured\n");
 8003604:	4808      	ldr	r0, [pc, #32]	; (8003628 <FreqMainMenuExitHandler+0x28>)
 8003606:	f00a ff97 	bl	800e538 <puts>
#endif


	// disable the menu
	eNextFreqMenuStatus = DISABLE_FREQ_MENU;
 800360a:	4b08      	ldr	r3, [pc, #32]	; (800362c <FreqMainMenuExitHandler+0x2c>)
 800360c:	2200      	movs	r2, #0
 800360e:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8003610:	4b07      	ldr	r3, [pc, #28]	; (8003630 <FreqMainMenuExitHandler+0x30>)
 8003612:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003616:	62da      	str	r2, [r3, #44]	; 0x2c

	DM_RefreshScreen();
 8003618:	f7fd fd6c 	bl	80010f4 <DM_RefreshScreen>

	eNewEvent = evIdle;
 800361c:	4b05      	ldr	r3, [pc, #20]	; (8003634 <FreqMainMenuExitHandler+0x34>)
 800361e:	2200      	movs	r2, #0
 8003620:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	bd80      	pop	{r7, pc}
 8003628:	08010784 	.word	0x08010784
 800362c:	20001f14 	.word	0x20001f14
 8003630:	40012c00 	.word	0x40012c00
 8003634:	20001f13 	.word	0x20001f13

08003638 <FreqPresetMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuEntryHandler()
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b082      	sub	sp, #8
 800363c:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Preset Menu Entry Event captured\n");
 800363e:	4812      	ldr	r0, [pc, #72]	; (8003688 <FreqPresetMenuEntryHandler+0x50>)
 8003640:	f00a ff7a 	bl	800e538 <puts>
#endif

	DM_RefreshScreen();
 8003644:	f7fd fd56 	bl	80010f4 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_PRESET_MENU;
 8003648:	4b10      	ldr	r3, [pc, #64]	; (800368c <FreqPresetMenuEntryHandler+0x54>)
 800364a:	2202      	movs	r2, #2
 800364c:	701a      	strb	r2, [r3, #0]

	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 800364e:	f000 fcd3 	bl	8003ff8 <FreqO_GetFPresetObject>
 8003652:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00a      	beq.n	8003670 <FreqPresetMenuEntryHandler+0x38>
	{
		ENCODER_TIMER->CNT = pFreqPresetTmp->epos;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	791a      	ldrb	r2, [r3, #4]
 800365e:	4b0c      	ldr	r3, [pc, #48]	; (8003690 <FreqPresetMenuEntryHandler+0x58>)
 8003660:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FreqO_GetFreqPresetEncoderRange();
 8003662:	f000 fcfb 	bl	800405c <FreqO_GetFreqPresetEncoderRange>
 8003666:	4603      	mov	r3, r0
 8003668:	461a      	mov	r2, r3
 800366a:	4b09      	ldr	r3, [pc, #36]	; (8003690 <FreqPresetMenuEntryHandler+0x58>)
 800366c:	62da      	str	r2, [r3, #44]	; 0x2c
 800366e:	e002      	b.n	8003676 <FreqPresetMenuEntryHandler+0x3e>
	}
	else
	{
		DM_SetErrorDebugMsg("_FreqPresetMenuEntryHandler: pFreqPresetTmp null pointer");
 8003670:	4808      	ldr	r0, [pc, #32]	; (8003694 <FreqPresetMenuEntryHandler+0x5c>)
 8003672:	f7fd fdfd 	bl	8001270 <DM_SetErrorDebugMsg>
	}


	// stay in this state
	eNewEvent = evIdle;
 8003676:	4b08      	ldr	r3, [pc, #32]	; (8003698 <FreqPresetMenuEntryHandler+0x60>)
 8003678:	2200      	movs	r2, #0
 800367a:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 800367c:	2309      	movs	r3, #9
}
 800367e:	4618      	mov	r0, r3
 8003680:	3708      	adds	r7, #8
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	080107a8 	.word	0x080107a8
 800368c:	20001f14 	.word	0x20001f14
 8003690:	40012c00 	.word	0x40012c00
 8003694:	080107d0 	.word	0x080107d0
 8003698:	20001f13 	.word	0x20001f13

0800369c <FreqPresetMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuInputHandler()
{
 800369c:	b580      	push	{r7, lr}
 800369e:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqSet Event captured\n");
 80036a0:	4807      	ldr	r0, [pc, #28]	; (80036c0 <FreqPresetMenuInputHandler+0x24>)
 80036a2:	f00a ff49 	bl	800e538 <puts>
#endif

	FreqO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 80036a6:	2001      	movs	r0, #1
 80036a8:	f001 f842 	bl	8004730 <SM_GetEncoderValue>
 80036ac:	4603      	mov	r3, r0
 80036ae:	4618      	mov	r0, r3
 80036b0:	f000 fbb0 	bl	8003e14 <FreqO_ModifyOutput>

	// stay in this state
	eNewEvent = evIdle;
 80036b4:	4b03      	ldr	r3, [pc, #12]	; (80036c4 <FreqPresetMenuInputHandler+0x28>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 80036ba:	2309      	movs	r3, #9
}
 80036bc:	4618      	mov	r0, r3
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	0801076c 	.word	0x0801076c
 80036c4:	20001f13 	.word	0x20001f13

080036c8 <FreqPresetMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuExitHandler()
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Menu Event captured\n");
 80036cc:	4805      	ldr	r0, [pc, #20]	; (80036e4 <FreqPresetMenuExitHandler+0x1c>)
 80036ce:	f00a ff33 	bl	800e538 <puts>
#endif


	// disable the menu
	eNextFreqMenuStatus = DISABLE_FREQ_MENU;
 80036d2:	4b05      	ldr	r3, [pc, #20]	; (80036e8 <FreqPresetMenuExitHandler+0x20>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evGreenBtn;
 80036d8:	4b04      	ldr	r3, [pc, #16]	; (80036ec <FreqPresetMenuExitHandler+0x24>)
 80036da:	2202      	movs	r2, #2
 80036dc:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	0801080c 	.word	0x0801080c
 80036e8:	20001f14 	.word	0x20001f14
 80036ec:	20001f13 	.word	0x20001f13

080036f0 <FreqAdjustMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuEntryHandler()
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Adjust Menu Event captured\n");
 80036f4:	480a      	ldr	r0, [pc, #40]	; (8003720 <FreqAdjustMenuEntryHandler+0x30>)
 80036f6:	f00a ff1f 	bl	800e538 <puts>
#endif

	DM_RefreshScreen();
 80036fa:	f7fd fcfb 	bl	80010f4 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_ADJUST_MENU;
 80036fe:	4b09      	ldr	r3, [pc, #36]	; (8003724 <FreqAdjustMenuEntryHandler+0x34>)
 8003700:	2203      	movs	r2, #3
 8003702:	701a      	strb	r2, [r3, #0]

	// set the rotary encoder limits to 0-? for this menu
	ENCODER_TIMER->CNT = TIM8->ARR;
 8003704:	4b08      	ldr	r3, [pc, #32]	; (8003728 <FreqAdjustMenuEntryHandler+0x38>)
 8003706:	4a09      	ldr	r2, [pc, #36]	; (800372c <FreqAdjustMenuEntryHandler+0x3c>)
 8003708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800370a:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 800370c:	4b07      	ldr	r3, [pc, #28]	; (800372c <FreqAdjustMenuEntryHandler+0x3c>)
 800370e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003712:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 8003714:	4b06      	ldr	r3, [pc, #24]	; (8003730 <FreqAdjustMenuEntryHandler+0x40>)
 8003716:	2200      	movs	r2, #0
 8003718:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 800371a:	230a      	movs	r3, #10
}
 800371c:	4618      	mov	r0, r3
 800371e:	bd80      	pop	{r7, pc}
 8003720:	0801082c 	.word	0x0801082c
 8003724:	20001f14 	.word	0x20001f14
 8003728:	40013400 	.word	0x40013400
 800372c:	40012c00 	.word	0x40012c00
 8003730:	20001f13 	.word	0x20001f13

08003734 <FreqAdjustMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuInputHandler()
{
 8003734:	b580      	push	{r7, lr}
 8003736:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqSet Event captured\n");
 8003738:	4805      	ldr	r0, [pc, #20]	; (8003750 <FreqAdjustMenuInputHandler+0x1c>)
 800373a:	f00a fefd 	bl	800e538 <puts>
#endif

	FreqO_AdjustFreq();
 800373e:	f000 fb5b 	bl	8003df8 <FreqO_AdjustFreq>

	// stay in this state
	eNewEvent = evIdle;
 8003742:	4b04      	ldr	r3, [pc, #16]	; (8003754 <FreqAdjustMenuInputHandler+0x20>)
 8003744:	2200      	movs	r2, #0
 8003746:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8003748:	230a      	movs	r3, #10
}
 800374a:	4618      	mov	r0, r3
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	0801076c 	.word	0x0801076c
 8003754:	20001f13 	.word	0x20001f13

08003758 <FreqAdjustMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuExitHandler()
{
 8003758:	b580      	push	{r7, lr}
 800375a:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Adjust Menu Exit Event captured\n");
 800375c:	4805      	ldr	r0, [pc, #20]	; (8003774 <FreqAdjustMenuExitHandler+0x1c>)
 800375e:	f00a feeb 	bl	800e538 <puts>
#endif


	// disable the menu
	eNextFreqMenuStatus = DISABLE_FREQ_MENU;
 8003762:	4b05      	ldr	r3, [pc, #20]	; (8003778 <FreqAdjustMenuExitHandler+0x20>)
 8003764:	2200      	movs	r2, #0
 8003766:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evGreenBtn;
 8003768:	4b04      	ldr	r3, [pc, #16]	; (800377c <FreqAdjustMenuExitHandler+0x24>)
 800376a:	2202      	movs	r2, #2
 800376c:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 800376e:	2300      	movs	r3, #0
}
 8003770:	4618      	mov	r0, r3
 8003772:	bd80      	pop	{r7, pc}
 8003774:	0801084c 	.word	0x0801084c
 8003778:	20001f14 	.word	0x20001f14
 800377c:	20001f13 	.word	0x20001f13

08003780 <FreqSweepMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuEntryHandler()
{
 8003780:	b580      	push	{r7, lr}
 8003782:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Sweep Menu Event captured\n");
 8003784:	4809      	ldr	r0, [pc, #36]	; (80037ac <FreqSweepMenuEntryHandler+0x2c>)
 8003786:	f00a fed7 	bl	800e538 <puts>
#endif

	DM_RefreshScreen();
 800378a:	f7fd fcb3 	bl	80010f4 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_SWEEP_MENU;
 800378e:	4b08      	ldr	r3, [pc, #32]	; (80037b0 <FreqSweepMenuEntryHandler+0x30>)
 8003790:	2204      	movs	r2, #4
 8003792:	701a      	strb	r2, [r3, #0]

	// set the rotary encoder limits to 0-? for this menu
	ENCODER_TIMER->CNT = 0;
 8003794:	4b07      	ldr	r3, [pc, #28]	; (80037b4 <FreqSweepMenuEntryHandler+0x34>)
 8003796:	2200      	movs	r2, #0
 8003798:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 56;
 800379a:	4b06      	ldr	r3, [pc, #24]	; (80037b4 <FreqSweepMenuEntryHandler+0x34>)
 800379c:	2238      	movs	r2, #56	; 0x38
 800379e:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 80037a0:	4b05      	ldr	r3, [pc, #20]	; (80037b8 <FreqSweepMenuEntryHandler+0x38>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 80037a6:	230b      	movs	r3, #11
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	08010878 	.word	0x08010878
 80037b0:	20001f14 	.word	0x20001f14
 80037b4:	40012c00 	.word	0x40012c00
 80037b8:	20001f13 	.word	0x20001f13

080037bc <FreqSweepMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuExitHandler()
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Sweep Menu Exit Event captured\n");
 80037c0:	4805      	ldr	r0, [pc, #20]	; (80037d8 <FreqSweepMenuExitHandler+0x1c>)
 80037c2:	f00a feb9 	bl	800e538 <puts>
#endif


	// disable the menu
	eNextFreqMenuStatus = DISABLE_FREQ_MENU;
 80037c6:	4b05      	ldr	r3, [pc, #20]	; (80037dc <FreqSweepMenuExitHandler+0x20>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evGreenBtn;
 80037cc:	4b04      	ldr	r3, [pc, #16]	; (80037e0 <FreqSweepMenuExitHandler+0x24>)
 80037ce:	2202      	movs	r2, #2
 80037d0:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	08010898 	.word	0x08010898
 80037dc:	20001f14 	.word	0x20001f14
 80037e0:	20001f13 	.word	0x20001f13

080037e4 <FuncMenu_getStatus>:
#include <stdio.h>

eFuncMenu_Status eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;

eFuncMenu_Status FuncMenu_getStatus()
{
 80037e4:	b480      	push	{r7}
 80037e6:	af00      	add	r7, sp, #0
	return eNextFuncMenuStatus;
 80037e8:	4b03      	ldr	r3, [pc, #12]	; (80037f8 <FuncMenu_getStatus+0x14>)
 80037ea:	781b      	ldrb	r3, [r3, #0]
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	20001f15 	.word	0x20001f15

080037fc <FuncMainMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuEntryHandler(void)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionMenu Event captured\n");
 8003800:	4806      	ldr	r0, [pc, #24]	; (800381c <FuncMainMenuEntryHandler+0x20>)
 8003802:	f00a fe99 	bl	800e538 <puts>
#endif

	DM_RefreshScreen();
 8003806:	f7fd fc75 	bl	80010f4 <DM_RefreshScreen>

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 800380a:	4b05      	ldr	r3, [pc, #20]	; (8003820 <FuncMainMenuEntryHandler+0x24>)
 800380c:	2201      	movs	r2, #1
 800380e:	701a      	strb	r2, [r3, #0]
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
	}
*/
	eNewEvent = evIdle;
 8003810:	4b04      	ldr	r3, [pc, #16]	; (8003824 <FuncMainMenuEntryHandler+0x28>)
 8003812:	2200      	movs	r2, #0
 8003814:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8003816:	2301      	movs	r3, #1
}
 8003818:	4618      	mov	r0, r3
 800381a:	bd80      	pop	{r7, pc}
 800381c:	080108c4 	.word	0x080108c4
 8003820:	20001f15 	.word	0x20001f15
 8003824:	20001f13 	.word	0x20001f13

08003828 <FuncMainMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuExitHandler()
{
 8003828:	b580      	push	{r7, lr}
 800382a:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitFuncMenu Event captured\n");
 800382c:	4806      	ldr	r0, [pc, #24]	; (8003848 <FuncMainMenuExitHandler+0x20>)
 800382e:	f00a fe83 	bl	800e538 <puts>
#endif

	// disable the menu

	eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;
 8003832:	4b06      	ldr	r3, [pc, #24]	; (800384c <FuncMainMenuExitHandler+0x24>)
 8003834:	2200      	movs	r2, #0
 8003836:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8003838:	f7fd fc5c 	bl	80010f4 <DM_RefreshScreen>

	eNewEvent = evIdle;
 800383c:	4b04      	ldr	r3, [pc, #16]	; (8003850 <FuncMainMenuExitHandler+0x28>)
 800383e:	2200      	movs	r2, #0
 8003840:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	bd80      	pop	{r7, pc}
 8003848:	08010900 	.word	0x08010900
 800384c:	20001f15 	.word	0x20001f15
 8003850:	20001f13 	.word	0x20001f13

08003854 <FuncSignalMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuEntryHandler(void)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionMenu Event captured\n");
 800385a:	4814      	ldr	r0, [pc, #80]	; (80038ac <FuncSignalMenuEntryHandler+0x58>)
 800385c:	f00a fe6c 	bl	800e538 <puts>
#endif

	DM_RefreshScreen();
 8003860:	f7fd fc48 	bl	80010f4 <DM_RefreshScreen>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SIGNAL_MENU;
 8003864:	4b12      	ldr	r3, [pc, #72]	; (80038b0 <FuncSignalMenuEntryHandler+0x5c>)
 8003866:	2202      	movs	r2, #2
 8003868:	701a      	strb	r2, [r3, #0]

	//FunctionProfile_t *func_profileTmp =  FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile;
 800386a:	2000      	movs	r0, #0
 800386c:	f000 ff4a 	bl	8004704 <SM_GetOutputChannel>
 8003870:	4603      	mov	r3, r0
 8003872:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003876:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d00a      	beq.n	8003894 <FuncSignalMenuEntryHandler+0x40>
	{
		ENCODER_TIMER->CNT = func_profileTmp->epos;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	785a      	ldrb	r2, [r3, #1]
 8003882:	4b0c      	ldr	r3, [pc, #48]	; (80038b4 <FuncSignalMenuEntryHandler+0x60>)
 8003884:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FuncO_GetFuncPresetEncoderRange();
 8003886:	f000 fd6d 	bl	8004364 <FuncO_GetFuncPresetEncoderRange>
 800388a:	4603      	mov	r3, r0
 800388c:	461a      	mov	r2, r3
 800388e:	4b09      	ldr	r3, [pc, #36]	; (80038b4 <FuncSignalMenuEntryHandler+0x60>)
 8003890:	62da      	str	r2, [r3, #44]	; 0x2c
 8003892:	e002      	b.n	800389a <FuncSignalMenuEntryHandler+0x46>
	}
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
 8003894:	4808      	ldr	r0, [pc, #32]	; (80038b8 <FuncSignalMenuEntryHandler+0x64>)
 8003896:	f7fd fceb 	bl	8001270 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 800389a:	4b08      	ldr	r3, [pc, #32]	; (80038bc <FuncSignalMenuEntryHandler+0x68>)
 800389c:	2200      	movs	r2, #0
 800389e:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 80038a0:	2302      	movs	r3, #2
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3708      	adds	r7, #8
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	080108c4 	.word	0x080108c4
 80038b0:	20001f15 	.word	0x20001f15
 80038b4:	40012c00 	.word	0x40012c00
 80038b8:	0801091c 	.word	0x0801091c
 80038bc:	20001f13 	.word	0x20001f13

080038c0 <FuncSignalMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuInputHandler(void)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionAdjust Event captured\n");
 80038c4:	4807      	ldr	r0, [pc, #28]	; (80038e4 <FuncSignalMenuInputHandler+0x24>)
 80038c6:	f00a fe37 	bl	800e538 <puts>
#endif


	FuncO_ModifySignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 80038ca:	2001      	movs	r0, #1
 80038cc:	f000 ff30 	bl	8004730 <SM_GetEncoderValue>
 80038d0:	4603      	mov	r3, r0
 80038d2:	4618      	mov	r0, r3
 80038d4:	f000 fbe2 	bl	800409c <FuncO_ModifySignalOutput>
	eNewEvent = evBlueBtn;
 80038d8:	4b03      	ldr	r3, [pc, #12]	; (80038e8 <FuncSignalMenuInputHandler+0x28>)
 80038da:	2201      	movs	r2, #1
 80038dc:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 80038de:	2302      	movs	r3, #2
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	080108e0 	.word	0x080108e0
 80038e8:	20001f13 	.word	0x20001f13

080038ec <FuncSignalMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuExitHandler()
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitFuncMenu Event captured\n");
 80038f0:	4806      	ldr	r0, [pc, #24]	; (800390c <FuncSignalMenuExitHandler+0x20>)
 80038f2:	f00a fe21 	bl	800e538 <puts>
#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 80038f6:	4b06      	ldr	r3, [pc, #24]	; (8003910 <FuncSignalMenuExitHandler+0x24>)
 80038f8:	2201      	movs	r2, #1
 80038fa:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 80038fc:	f7fd fbfa 	bl	80010f4 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8003900:	4b04      	ldr	r3, [pc, #16]	; (8003914 <FuncSignalMenuExitHandler+0x28>)
 8003902:	2200      	movs	r2, #0
 8003904:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8003906:	2301      	movs	r3, #1
}
 8003908:	4618      	mov	r0, r3
 800390a:	bd80      	pop	{r7, pc}
 800390c:	08010900 	.word	0x08010900
 8003910:	20001f15 	.word	0x20001f15
 8003914:	20001f13 	.word	0x20001f13

08003918 <FuncSyncMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuEntryHandler(void)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionMenu Event captured\n");
 800391e:	4814      	ldr	r0, [pc, #80]	; (8003970 <FuncSyncMenuEntryHandler+0x58>)
 8003920:	f00a fe0a 	bl	800e538 <puts>
#endif

	DM_RefreshScreen();
 8003924:	f7fd fbe6 	bl	80010f4 <DM_RefreshScreen>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SYNC_MENU;
 8003928:	4b12      	ldr	r3, [pc, #72]	; (8003974 <FuncSyncMenuEntryHandler+0x5c>)
 800392a:	2203      	movs	r2, #3
 800392c:	701a      	strb	r2, [r3, #0]

	//FunctionProfile_t *func_profileTmp =  FuncO_GetSyncFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SYNC_CHANNEL)->func_profile;
 800392e:	2001      	movs	r0, #1
 8003930:	f000 fee8 	bl	8004704 <SM_GetOutputChannel>
 8003934:	4603      	mov	r3, r0
 8003936:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800393a:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d00a      	beq.n	8003958 <FuncSyncMenuEntryHandler+0x40>
	{
		ENCODER_TIMER->CNT = func_profileTmp->epos;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	785a      	ldrb	r2, [r3, #1]
 8003946:	4b0c      	ldr	r3, [pc, #48]	; (8003978 <FuncSyncMenuEntryHandler+0x60>)
 8003948:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FuncO_GetFuncPresetEncoderRange();
 800394a:	f000 fd0b 	bl	8004364 <FuncO_GetFuncPresetEncoderRange>
 800394e:	4603      	mov	r3, r0
 8003950:	461a      	mov	r2, r3
 8003952:	4b09      	ldr	r3, [pc, #36]	; (8003978 <FuncSyncMenuEntryHandler+0x60>)
 8003954:	62da      	str	r2, [r3, #44]	; 0x2c
 8003956:	e002      	b.n	800395e <FuncSyncMenuEntryHandler+0x46>
	}
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
 8003958:	4808      	ldr	r0, [pc, #32]	; (800397c <FuncSyncMenuEntryHandler+0x64>)
 800395a:	f7fd fc89 	bl	8001270 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 800395e:	4b08      	ldr	r3, [pc, #32]	; (8003980 <FuncSyncMenuEntryHandler+0x68>)
 8003960:	2200      	movs	r2, #0
 8003962:	701a      	strb	r2, [r3, #0]
	return Func_Sync_Menu_State;
 8003964:	2303      	movs	r3, #3
}
 8003966:	4618      	mov	r0, r3
 8003968:	3708      	adds	r7, #8
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	080108c4 	.word	0x080108c4
 8003974:	20001f15 	.word	0x20001f15
 8003978:	40012c00 	.word	0x40012c00
 800397c:	0801091c 	.word	0x0801091c
 8003980:	20001f13 	.word	0x20001f13

08003984 <FuncSyncMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuInputHandler(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionAdjust Event captured\n");
 8003988:	4807      	ldr	r0, [pc, #28]	; (80039a8 <FuncSyncMenuInputHandler+0x24>)
 800398a:	f00a fdd5 	bl	800e538 <puts>
#endif


	FuncO_ModifySyncOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 800398e:	2001      	movs	r0, #1
 8003990:	f000 fece 	bl	8004730 <SM_GetEncoderValue>
 8003994:	4603      	mov	r3, r0
 8003996:	4618      	mov	r0, r3
 8003998:	f000 fbd8 	bl	800414c <FuncO_ModifySyncOutput>
	eNewEvent = evBlueBtn;
 800399c:	4b03      	ldr	r3, [pc, #12]	; (80039ac <FuncSyncMenuInputHandler+0x28>)
 800399e:	2201      	movs	r2, #1
 80039a0:	701a      	strb	r2, [r3, #0]
	return Func_Sync_Menu_State;
 80039a2:	2303      	movs	r3, #3
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	080108e0 	.word	0x080108e0
 80039ac:	20001f13 	.word	0x20001f13

080039b0 <FuncSyncMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuExitHandler()
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitFuncMenu Event captured\n");
 80039b4:	4806      	ldr	r0, [pc, #24]	; (80039d0 <FuncSyncMenuExitHandler+0x20>)
 80039b6:	f00a fdbf 	bl	800e538 <puts>
#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 80039ba:	4b06      	ldr	r3, [pc, #24]	; (80039d4 <FuncSyncMenuExitHandler+0x24>)
 80039bc:	2201      	movs	r2, #1
 80039be:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 80039c0:	f7fd fb98 	bl	80010f4 <DM_RefreshScreen>

	eNewEvent = evIdle;
 80039c4:	4b04      	ldr	r3, [pc, #16]	; (80039d8 <FuncSyncMenuExitHandler+0x28>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 80039ca:	2301      	movs	r3, #1
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	08010900 	.word	0x08010900
 80039d4:	20001f15 	.word	0x20001f15
 80039d8:	20001f13 	.word	0x20001f13

080039dc <GainMenu_getStatus>:
#include <stdio.h>

eGainMenu_Status eNextGainMenuStatus = 	DISABLE_GAIN_MENU;

eGainMenu_Status GainMenu_getStatus()
{
 80039dc:	b480      	push	{r7}
 80039de:	af00      	add	r7, sp, #0
	return eNextGainMenuStatus;
 80039e0:	4b03      	ldr	r3, [pc, #12]	; (80039f0 <GainMenu_getStatus+0x14>)
 80039e2:	781b      	ldrb	r3, [r3, #0]
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	20001f16 	.word	0x20001f16

080039f4 <GainMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuEntryHandler()
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainMenu Event captured\n");
 80039f8:	4806      	ldr	r0, [pc, #24]	; (8003a14 <GainMainMenuEntryHandler+0x20>)
 80039fa:	f00a fd9d 	bl	800e538 <puts>
#endif

	DM_RefreshScreen();
 80039fe:	f7fd fb79 	bl	80010f4 <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8003a02:	4b05      	ldr	r3, [pc, #20]	; (8003a18 <GainMainMenuEntryHandler+0x24>)
 8003a04:	2201      	movs	r2, #1
 8003a06:	701a      	strb	r2, [r3, #0]

	eNewEvent = evIdle;
 8003a08:	4b04      	ldr	r3, [pc, #16]	; (8003a1c <GainMainMenuEntryHandler+0x28>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8003a0e:	2304      	movs	r3, #4
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	08010950 	.word	0x08010950
 8003a18:	20001f16 	.word	0x20001f16
 8003a1c:	20001f13 	.word	0x20001f13

08003a20 <GainMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuExitHandler()
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitGainMenu Event captured\n");
 8003a24:	4806      	ldr	r0, [pc, #24]	; (8003a40 <GainMainMenuExitHandler+0x20>)
 8003a26:	f00a fd87 	bl	800e538 <puts>
#endif

	eNextGainMenuStatus = DISABLE_GAIN_MENU;
 8003a2a:	4b06      	ldr	r3, [pc, #24]	; (8003a44 <GainMainMenuExitHandler+0x24>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8003a30:	f7fd fb60 	bl	80010f4 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8003a34:	4b04      	ldr	r3, [pc, #16]	; (8003a48 <GainMainMenuExitHandler+0x28>)
 8003a36:	2200      	movs	r2, #0
 8003a38:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	bd80      	pop	{r7, pc}
 8003a40:	08010980 	.word	0x08010980
 8003a44:	20001f16 	.word	0x20001f16
 8003a48:	20001f13 	.word	0x20001f13

08003a4c <GainSignalMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuEntryHandler()
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainMenu Event captured\n");
 8003a52:	4813      	ldr	r0, [pc, #76]	; (8003aa0 <GainSignalMenuEntryHandler+0x54>)
 8003a54:	f00a fd70 	bl	800e538 <puts>
#endif

	DM_RefreshScreen();
 8003a58:	f7fd fb4c 	bl	80010f4 <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_SIGNAL_MENU;
 8003a5c:	4b11      	ldr	r3, [pc, #68]	; (8003aa4 <GainSignalMenuEntryHandler+0x58>)
 8003a5e:	2202      	movs	r2, #2
 8003a60:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 8003a62:	2000      	movs	r0, #0
 8003a64:	f000 fe4e 	bl	8004704 <SM_GetOutputChannel>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8003a6e:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d008      	beq.n	8003a88 <GainSignalMenuEntryHandler+0x3c>
	{
		ENCODER_TIMER->CNT = pTmpVppPreset->epos;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	8b1a      	ldrh	r2, [r3, #24]
 8003a7a:	4b0b      	ldr	r3, [pc, #44]	; (8003aa8 <GainSignalMenuEntryHandler+0x5c>)
 8003a7c:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;
 8003a7e:	4b0a      	ldr	r3, [pc, #40]	; (8003aa8 <GainSignalMenuEntryHandler+0x5c>)
 8003a80:	f44f 72c7 	mov.w	r2, #398	; 0x18e
 8003a84:	62da      	str	r2, [r3, #44]	; 0x2c
 8003a86:	e002      	b.n	8003a8e <GainSignalMenuEntryHandler+0x42>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 8003a88:	4808      	ldr	r0, [pc, #32]	; (8003aac <GainSignalMenuEntryHandler+0x60>)
 8003a8a:	f7fd fbf1 	bl	8001270 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8003a8e:	4b08      	ldr	r3, [pc, #32]	; (8003ab0 <GainSignalMenuEntryHandler+0x64>)
 8003a90:	2200      	movs	r2, #0
 8003a92:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 8003a94:	2305      	movs	r3, #5
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3708      	adds	r7, #8
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	08010950 	.word	0x08010950
 8003aa4:	20001f16 	.word	0x20001f16
 8003aa8:	40012c00 	.word	0x40012c00
 8003aac:	0801099c 	.word	0x0801099c
 8003ab0:	20001f13 	.word	0x20001f13

08003ab4 <GainSignalMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuInputHandler()
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainSet Event captured\n");
 8003ab8:	4807      	ldr	r0, [pc, #28]	; (8003ad8 <GainSignalMenuInputHandler+0x24>)
 8003aba:	f00a fd3d 	bl	800e538 <puts>
#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_REVERSE));
	VPP_ModifySignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8003abe:	2001      	movs	r0, #1
 8003ac0:	f000 fe36 	bl	8004730 <SM_GetEncoderValue>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f000 ffea 	bl	8004aa0 <VPP_ModifySignalOutput>

	eNewEvent = evYellowBtn;
 8003acc:	4b03      	ldr	r3, [pc, #12]	; (8003adc <GainSignalMenuInputHandler+0x28>)
 8003ace:	2203      	movs	r2, #3
 8003ad0:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 8003ad2:	2305      	movs	r3, #5
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	08010968 	.word	0x08010968
 8003adc:	20001f13 	.word	0x20001f13

08003ae0 <GainSignalMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuExitHandler()
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitGainMenu Event captured\n");
 8003ae4:	4806      	ldr	r0, [pc, #24]	; (8003b00 <GainSignalMenuExitHandler+0x20>)
 8003ae6:	f00a fd27 	bl	800e538 <puts>
#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8003aea:	4b06      	ldr	r3, [pc, #24]	; (8003b04 <GainSignalMenuExitHandler+0x24>)
 8003aec:	2201      	movs	r2, #1
 8003aee:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8003af0:	f7fd fb00 	bl	80010f4 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8003af4:	4b04      	ldr	r3, [pc, #16]	; (8003b08 <GainSignalMenuExitHandler+0x28>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8003afa:	2304      	movs	r3, #4
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	08010980 	.word	0x08010980
 8003b04:	20001f16 	.word	0x20001f16
 8003b08:	20001f13 	.word	0x20001f13

08003b0c <GainSyncMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuEntryHandler()
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainMenu Event captured\n");
 8003b12:	4813      	ldr	r0, [pc, #76]	; (8003b60 <GainSyncMenuEntryHandler+0x54>)
 8003b14:	f00a fd10 	bl	800e538 <puts>
#endif

	DM_RefreshScreen();
 8003b18:	f7fd faec 	bl	80010f4 <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_SYNC_MENU;
 8003b1c:	4b11      	ldr	r3, [pc, #68]	; (8003b64 <GainSyncMenuEntryHandler+0x58>)
 8003b1e:	2203      	movs	r2, #3
 8003b20:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile;
 8003b22:	2001      	movs	r0, #1
 8003b24:	f000 fdee 	bl	8004704 <SM_GetOutputChannel>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8003b2e:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d008      	beq.n	8003b48 <GainSyncMenuEntryHandler+0x3c>
	{
		ENCODER_TIMER->CNT = pTmpVppPreset->epos;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	8b1a      	ldrh	r2, [r3, #24]
 8003b3a:	4b0b      	ldr	r3, [pc, #44]	; (8003b68 <GainSyncMenuEntryHandler+0x5c>)
 8003b3c:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;
 8003b3e:	4b0a      	ldr	r3, [pc, #40]	; (8003b68 <GainSyncMenuEntryHandler+0x5c>)
 8003b40:	f44f 72c7 	mov.w	r2, #398	; 0x18e
 8003b44:	62da      	str	r2, [r3, #44]	; 0x2c
 8003b46:	e002      	b.n	8003b4e <GainSyncMenuEntryHandler+0x42>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 8003b48:	4808      	ldr	r0, [pc, #32]	; (8003b6c <GainSyncMenuEntryHandler+0x60>)
 8003b4a:	f7fd fb91 	bl	8001270 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8003b4e:	4b08      	ldr	r3, [pc, #32]	; (8003b70 <GainSyncMenuEntryHandler+0x64>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	701a      	strb	r2, [r3, #0]
	return Gain_Sync_Menu_State;
 8003b54:	2306      	movs	r3, #6
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3708      	adds	r7, #8
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	08010950 	.word	0x08010950
 8003b64:	20001f16 	.word	0x20001f16
 8003b68:	40012c00 	.word	0x40012c00
 8003b6c:	0801099c 	.word	0x0801099c
 8003b70:	20001f13 	.word	0x20001f13

08003b74 <GainSyncMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuInputHandler()
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainSet Event captured\n");
 8003b78:	4807      	ldr	r0, [pc, #28]	; (8003b98 <GainSyncMenuInputHandler+0x24>)
 8003b7a:	f00a fcdd 	bl	800e538 <puts>
#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_REVERSE));
	VPP_ModifySyncOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8003b7e:	2001      	movs	r0, #1
 8003b80:	f000 fdd6 	bl	8004730 <SM_GetEncoderValue>
 8003b84:	4603      	mov	r3, r0
 8003b86:	4618      	mov	r0, r3
 8003b88:	f001 fc34 	bl	80053f4 <VPP_ModifySyncOutput>

	eNewEvent = evYellowBtn;
 8003b8c:	4b03      	ldr	r3, [pc, #12]	; (8003b9c <GainSyncMenuInputHandler+0x28>)
 8003b8e:	2203      	movs	r2, #3
 8003b90:	701a      	strb	r2, [r3, #0]
	return Gain_Sync_Menu_State;
 8003b92:	2306      	movs	r3, #6
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	08010968 	.word	0x08010968
 8003b9c:	20001f13 	.word	0x20001f13

08003ba0 <GainSyncMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuExitHandler()
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitGainMenu Event captured\n");
 8003ba4:	4806      	ldr	r0, [pc, #24]	; (8003bc0 <GainSyncMenuExitHandler+0x20>)
 8003ba6:	f00a fcc7 	bl	800e538 <puts>
#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8003baa:	4b06      	ldr	r3, [pc, #24]	; (8003bc4 <GainSyncMenuExitHandler+0x24>)
 8003bac:	2201      	movs	r2, #1
 8003bae:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8003bb0:	f7fd faa0 	bl	80010f4 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8003bb4:	4b04      	ldr	r3, [pc, #16]	; (8003bc8 <GainSyncMenuExitHandler+0x28>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8003bba:	2304      	movs	r3, #4
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	08010980 	.word	0x08010980
 8003bc4:	20001f16 	.word	0x20001f16
 8003bc8:	20001f13 	.word	0x20001f13

08003bcc <BO_GetBiasPolarity>:
 *	@param None
 *	@retval None
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 8003bcc:	b480      	push	{r7}
 8003bce:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 8003bd0:	4b03      	ldr	r3, [pc, #12]	; (8003be0 <BO_GetBiasPolarity+0x14>)
 8003bd2:	781b      	ldrb	r3, [r3, #0]
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	20000008 	.word	0x20000008

08003be4 <BO_GetDcBiasEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t BO_GetDcBiasEncoderValue()
{
 8003be4:	b480      	push	{r7}
 8003be6:	af00      	add	r7, sp, #0
	return dc_bias_encoder_value;
 8003be8:	4b03      	ldr	r3, [pc, #12]	; (8003bf8 <BO_GetDcBiasEncoderValue+0x14>)
 8003bea:	881b      	ldrh	r3, [r3, #0]
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr
 8003bf6:	bf00      	nop
 8003bf8:	2000000a 	.word	0x2000000a

08003bfc <BO_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void BO_ModifyOutput(uint16_t pEncoderValue)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	4603      	mov	r3, r0
 8003c04:	80fb      	strh	r3, [r7, #6]
	// pEncoderValue is reversed for correct rotary encoder operation.
	// However, we want to retain the forward direction value to prevent polarity flip!
	dc_bias_encoder_value = SM_GetEncoderValue(ENCODER_FORWARD);
 8003c06:	2000      	movs	r0, #0
 8003c08:	f000 fd92 	bl	8004730 <SM_GetEncoderValue>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	461a      	mov	r2, r3
 8003c10:	4b1b      	ldr	r3, [pc, #108]	; (8003c80 <BO_ModifyOutput+0x84>)
 8003c12:	801a      	strh	r2, [r3, #0]

	// apply negative dc bias
	if(pEncoderValue < BIAS_CENTER) {
 8003c14:	88fb      	ldrh	r3, [r7, #6]
 8003c16:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003c1a:	d214      	bcs.n	8003c46 <BO_ModifyOutput+0x4a>

		eBiasPolarity = INVERSEBIAS;
 8003c1c:	4b19      	ldr	r3, [pc, #100]	; (8003c84 <BO_ModifyOutput+0x88>)
 8003c1e:	2200      	movs	r2, #0
 8003c20:	701a      	strb	r2, [r3, #0]


		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((BIAS_CENTER - pEncoderValue) * BIAS_MAG));
 8003c22:	88fb      	ldrh	r3, [r7, #6]
 8003c24:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 8003c28:	4613      	mov	r3, r2
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	4413      	add	r3, r2
 8003c2e:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8003c30:	2200      	movs	r2, #0
 8003c32:	2110      	movs	r1, #16
 8003c34:	4814      	ldr	r0, [pc, #80]	; (8003c88 <BO_ModifyOutput+0x8c>)
 8003c36:	f005 fc9d 	bl	8009574 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	2108      	movs	r1, #8
 8003c3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c42:	f006 fb6d 	bl	800a320 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(pEncoderValue >= BIAS_CENTER) {
 8003c46:	88fb      	ldrh	r3, [r7, #6]
 8003c48:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003c4c:	d314      	bcc.n	8003c78 <BO_ModifyOutput+0x7c>

		eBiasPolarity = NORMALBIAS;
 8003c4e:	4b0d      	ldr	r3, [pc, #52]	; (8003c84 <BO_ModifyOutput+0x88>)
 8003c50:	2201      	movs	r2, #1
 8003c52:	701a      	strb	r2, [r3, #0]
		//TIM1->CNT = pEncoderValue;

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((pEncoderValue - BIAS_CENTER) * BIAS_MAG));
 8003c54:	88fb      	ldrh	r3, [r7, #6]
 8003c56:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	4413      	add	r3, r2
 8003c60:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8003c62:	2200      	movs	r2, #0
 8003c64:	2110      	movs	r1, #16
 8003c66:	4808      	ldr	r0, [pc, #32]	; (8003c88 <BO_ModifyOutput+0x8c>)
 8003c68:	f005 fc84 	bl	8009574 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	2108      	movs	r1, #8
 8003c70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c74:	f006 fb54 	bl	800a320 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_RESET);
	}
}
 8003c78:	bf00      	nop
 8003c7a:	3708      	adds	r7, #8
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	2000000a 	.word	0x2000000a
 8003c84:	20000008 	.word	0x20000008
 8003c88:	200025f8 	.word	0x200025f8

08003c8c <BO_GetOutputBias>:
 *	@param None
 *	@retval None
 *
 */
uint32_t BO_GetOutputBias()
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 8003c90:	2110      	movs	r1, #16
 8003c92:	4803      	ldr	r0, [pc, #12]	; (8003ca0 <BO_GetOutputBias+0x14>)
 8003c94:	f005 fcaa 	bl	80095ec <HAL_DAC_GetValue>
 8003c98:	4603      	mov	r3, r0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	200025f8 	.word	0x200025f8

08003ca4 <DT_InitRegister>:
 *	@param None
 *	@retval None
 *
 */
void DT_InitRegister()
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 8003caa:	2300      	movs	r3, #0
 8003cac:	607b      	str	r3, [r7, #4]
 8003cae:	e06b      	b.n	8003d88 <DT_InitRegister+0xe4>
	{
		// prevent divide by zero (prescaler)
		if(DacTimerReg[i].psc == 0)
 8003cb0:	493a      	ldr	r1, [pc, #232]	; (8003d9c <DT_InitRegister+0xf8>)
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	4613      	mov	r3, r2
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	4413      	add	r3, r2
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	440b      	add	r3, r1
 8003cbe:	3308      	adds	r3, #8
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d129      	bne.n	8003d1a <DT_InitRegister+0x76>
			DacTimerReg[i].arr = ((SM_MCLK / DacTimerReg[i].hertz) / SM_FSAMP) * DacTimerReg[i].error;
 8003cc6:	4935      	ldr	r1, [pc, #212]	; (8003d9c <DT_InitRegister+0xf8>)
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	4613      	mov	r3, r2
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	4413      	add	r3, r2
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	440b      	add	r3, r1
 8003cd4:	3304      	adds	r3, #4
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a31      	ldr	r2, [pc, #196]	; (8003da0 <DT_InitRegister+0xfc>)
 8003cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cde:	ee07 3a90 	vmov	s15, r3
 8003ce2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003ce6:	492d      	ldr	r1, [pc, #180]	; (8003d9c <DT_InitRegister+0xf8>)
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	4613      	mov	r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	4413      	add	r3, r2
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	440b      	add	r3, r1
 8003cf4:	3310      	adds	r3, #16
 8003cf6:	edd3 7a00 	vldr	s15, [r3]
 8003cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d02:	ee17 0a90 	vmov	r0, s15
 8003d06:	4925      	ldr	r1, [pc, #148]	; (8003d9c <DT_InitRegister+0xf8>)
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	4413      	add	r3, r2
 8003d10:	009b      	lsls	r3, r3, #2
 8003d12:	440b      	add	r3, r1
 8003d14:	330c      	adds	r3, #12
 8003d16:	6018      	str	r0, [r3, #0]
 8003d18:	e033      	b.n	8003d82 <DT_InitRegister+0xde>
		else
			DacTimerReg[i].arr = (((SM_MCLK / DacTimerReg[i].hertz) / DacTimerReg[i].psc) / SM_FSAMP) * DacTimerReg[i].error;
 8003d1a:	4920      	ldr	r1, [pc, #128]	; (8003d9c <DT_InitRegister+0xf8>)
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	4413      	add	r3, r2
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	440b      	add	r3, r1
 8003d28:	3304      	adds	r3, #4
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a1c      	ldr	r2, [pc, #112]	; (8003da0 <DT_InitRegister+0xfc>)
 8003d2e:	fbb2 f1f3 	udiv	r1, r2, r3
 8003d32:	481a      	ldr	r0, [pc, #104]	; (8003d9c <DT_InitRegister+0xf8>)
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	4613      	mov	r3, r2
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	4413      	add	r3, r2
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	4403      	add	r3, r0
 8003d40:	3308      	adds	r3, #8
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d48:	ee07 3a90 	vmov	s15, r3
 8003d4c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d50:	4912      	ldr	r1, [pc, #72]	; (8003d9c <DT_InitRegister+0xf8>)
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	4613      	mov	r3, r2
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	4413      	add	r3, r2
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	440b      	add	r3, r1
 8003d5e:	3310      	adds	r3, #16
 8003d60:	edd3 7a00 	vldr	s15, [r3]
 8003d64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d6c:	ee17 0a90 	vmov	r0, s15
 8003d70:	490a      	ldr	r1, [pc, #40]	; (8003d9c <DT_InitRegister+0xf8>)
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	4613      	mov	r3, r2
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	4413      	add	r3, r2
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	440b      	add	r3, r1
 8003d7e:	330c      	adds	r3, #12
 8003d80:	6018      	str	r0, [r3, #0]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	3301      	adds	r3, #1
 8003d86:	607b      	str	r3, [r7, #4]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2b0d      	cmp	r3, #13
 8003d8c:	dd90      	ble.n	8003cb0 <DT_InitRegister+0xc>
	}
}
 8003d8e:	bf00      	nop
 8003d90:	370c      	adds	r7, #12
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	2000000c 	.word	0x2000000c
 8003da0:	00155cc0 	.word	0x00155cc0

08003da4 <DT_GetRegisterByEnum>:
 *	@param pEnum Enummeration (eFreqSettings_t) search criteria. Not an index
 *	@retval Pointer to the found DacTimeReg_t struct. Null if no result!
 *
 */
DacTimeReg_t* DT_GetRegisterByEnum(eFreqSettings_t pEnum)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b085      	sub	sp, #20
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 8003dac:	2300      	movs	r3, #0
 8003dae:	60fb      	str	r3, [r7, #12]
 8003db0:	e016      	b.n	8003de0 <DT_GetRegisterByEnum+0x3c>
		if(DacTimerReg[i].hertz == pEnum)
 8003db2:	4910      	ldr	r1, [pc, #64]	; (8003df4 <DT_GetRegisterByEnum+0x50>)
 8003db4:	68fa      	ldr	r2, [r7, #12]
 8003db6:	4613      	mov	r3, r2
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	4413      	add	r3, r2
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	440b      	add	r3, r1
 8003dc0:	3304      	adds	r3, #4
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d107      	bne.n	8003dda <DT_GetRegisterByEnum+0x36>
			return &DacTimerReg[i];
 8003dca:	68fa      	ldr	r2, [r7, #12]
 8003dcc:	4613      	mov	r3, r2
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	4413      	add	r3, r2
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	4a07      	ldr	r2, [pc, #28]	; (8003df4 <DT_GetRegisterByEnum+0x50>)
 8003dd6:	4413      	add	r3, r2
 8003dd8:	e006      	b.n	8003de8 <DT_GetRegisterByEnum+0x44>
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	3301      	adds	r3, #1
 8003dde:	60fb      	str	r3, [r7, #12]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2b0d      	cmp	r3, #13
 8003de4:	dde5      	ble.n	8003db2 <DT_GetRegisterByEnum+0xe>

	return 0;
 8003de6:	2300      	movs	r3, #0
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3714      	adds	r7, #20
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	2000000c 	.word	0x2000000c

08003df8 <FreqO_AdjustFreq>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustFreq()
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	af00      	add	r7, sp, #0
		//TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_HIFREQ_MAG;
		TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD); //* FREQ_ENCODER_MIDFREQ_MAG;
 8003dfc:	2000      	movs	r0, #0
 8003dfe:	f000 fc97 	bl	8004730 <SM_GetEncoderValue>
 8003e02:	4603      	mov	r3, r0
 8003e04:	461a      	mov	r2, r3
 8003e06:	4b02      	ldr	r3, [pc, #8]	; (8003e10 <FreqO_AdjustFreq+0x18>)
 8003e08:	62da      	str	r2, [r3, #44]	; 0x2c
		//TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_LOFREQ_MAG;
}
 8003e0a:	bf00      	nop
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	40013400 	.word	0x40013400

08003e14 <FreqO_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_ModifyOutput(uint16_t pEncValue)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b082      	sub	sp, #8
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	80fb      	strh	r3, [r7, #6]

	switch(pEncValue)
 8003e1e:	88fb      	ldrh	r3, [r7, #6]
 8003e20:	2b38      	cmp	r3, #56	; 0x38
 8003e22:	f200 80b4 	bhi.w	8003f8e <FreqO_ModifyOutput+0x17a>
 8003e26:	a201      	add	r2, pc, #4	; (adr r2, 8003e2c <FreqO_ModifyOutput+0x18>)
 8003e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e2c:	08003f11 	.word	0x08003f11
 8003e30:	08003f11 	.word	0x08003f11
 8003e34:	08003f11 	.word	0x08003f11
 8003e38:	08003f11 	.word	0x08003f11
 8003e3c:	08003f19 	.word	0x08003f19
 8003e40:	08003f19 	.word	0x08003f19
 8003e44:	08003f19 	.word	0x08003f19
 8003e48:	08003f19 	.word	0x08003f19
 8003e4c:	08003f21 	.word	0x08003f21
 8003e50:	08003f21 	.word	0x08003f21
 8003e54:	08003f21 	.word	0x08003f21
 8003e58:	08003f21 	.word	0x08003f21
 8003e5c:	08003f29 	.word	0x08003f29
 8003e60:	08003f29 	.word	0x08003f29
 8003e64:	08003f29 	.word	0x08003f29
 8003e68:	08003f29 	.word	0x08003f29
 8003e6c:	08003f31 	.word	0x08003f31
 8003e70:	08003f31 	.word	0x08003f31
 8003e74:	08003f31 	.word	0x08003f31
 8003e78:	08003f31 	.word	0x08003f31
 8003e7c:	08003f39 	.word	0x08003f39
 8003e80:	08003f39 	.word	0x08003f39
 8003e84:	08003f39 	.word	0x08003f39
 8003e88:	08003f39 	.word	0x08003f39
 8003e8c:	08003f43 	.word	0x08003f43
 8003e90:	08003f43 	.word	0x08003f43
 8003e94:	08003f43 	.word	0x08003f43
 8003e98:	08003f43 	.word	0x08003f43
 8003e9c:	08003f4d 	.word	0x08003f4d
 8003ea0:	08003f4d 	.word	0x08003f4d
 8003ea4:	08003f4d 	.word	0x08003f4d
 8003ea8:	08003f8f 	.word	0x08003f8f
 8003eac:	08003f4d 	.word	0x08003f4d
 8003eb0:	08003f57 	.word	0x08003f57
 8003eb4:	08003f57 	.word	0x08003f57
 8003eb8:	08003f57 	.word	0x08003f57
 8003ebc:	08003f57 	.word	0x08003f57
 8003ec0:	08003f61 	.word	0x08003f61
 8003ec4:	08003f61 	.word	0x08003f61
 8003ec8:	08003f61 	.word	0x08003f61
 8003ecc:	08003f61 	.word	0x08003f61
 8003ed0:	08003f6b 	.word	0x08003f6b
 8003ed4:	08003f6b 	.word	0x08003f6b
 8003ed8:	08003f6b 	.word	0x08003f6b
 8003edc:	08003f6b 	.word	0x08003f6b
 8003ee0:	08003f75 	.word	0x08003f75
 8003ee4:	08003f75 	.word	0x08003f75
 8003ee8:	08003f75 	.word	0x08003f75
 8003eec:	08003f75 	.word	0x08003f75
 8003ef0:	08003f7f 	.word	0x08003f7f
 8003ef4:	08003f7f 	.word	0x08003f7f
 8003ef8:	08003f7f 	.word	0x08003f7f
 8003efc:	08003f7f 	.word	0x08003f7f
 8003f00:	08003f87 	.word	0x08003f87
 8003f04:	08003f87 	.word	0x08003f87
 8003f08:	08003f87 	.word	0x08003f87
 8003f0c:	08003f87 	.word	0x08003f87
	{
		case 0:
		case 1:
		case 2:
		case 3:
			FreqO_ApplyPreset(FPRESET_1HZ);
 8003f10:	2001      	movs	r0, #1
 8003f12:	f000 f845 	bl	8003fa0 <FreqO_ApplyPreset>
			break;
 8003f16:	e03a      	b.n	8003f8e <FreqO_ModifyOutput+0x17a>
		case 4:
		case 5:
		case 6:
		case 7:
			FreqO_ApplyPreset(FPRESET_10HZ);
 8003f18:	200a      	movs	r0, #10
 8003f1a:	f000 f841 	bl	8003fa0 <FreqO_ApplyPreset>
			break;
 8003f1e:	e036      	b.n	8003f8e <FreqO_ModifyOutput+0x17a>
		case 8:
		case 9:
		case 10:
		case 11:
			FreqO_ApplyPreset(FPRESET_50HZ);
 8003f20:	2032      	movs	r0, #50	; 0x32
 8003f22:	f000 f83d 	bl	8003fa0 <FreqO_ApplyPreset>
			break;
 8003f26:	e032      	b.n	8003f8e <FreqO_ModifyOutput+0x17a>
		case 12:
		case 13:
		case 14:
		case 15:
			FreqO_ApplyPreset(FPRESET_100HZ);
 8003f28:	2064      	movs	r0, #100	; 0x64
 8003f2a:	f000 f839 	bl	8003fa0 <FreqO_ApplyPreset>
			break;
 8003f2e:	e02e      	b.n	8003f8e <FreqO_ModifyOutput+0x17a>
		case 16:
		case 17:
		case 18:
		case 19:
			FreqO_ApplyPreset(FPRESET_250HZ);
 8003f30:	20fa      	movs	r0, #250	; 0xfa
 8003f32:	f000 f835 	bl	8003fa0 <FreqO_ApplyPreset>
			break;
 8003f36:	e02a      	b.n	8003f8e <FreqO_ModifyOutput+0x17a>
		case 20:
		case 21:
		case 22:
		case 23:
			FreqO_ApplyPreset(FPRESET_500HZ);
 8003f38:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003f3c:	f000 f830 	bl	8003fa0 <FreqO_ApplyPreset>
			break;
 8003f40:	e025      	b.n	8003f8e <FreqO_ModifyOutput+0x17a>
		case 24:
		case 25:
		case 26:
		case 27:
			FreqO_ApplyPreset(FPRESET_750HZ);
 8003f42:	f240 20ee 	movw	r0, #750	; 0x2ee
 8003f46:	f000 f82b 	bl	8003fa0 <FreqO_ApplyPreset>
			break;
 8003f4a:	e020      	b.n	8003f8e <FreqO_ModifyOutput+0x17a>
		case 28:
		case 29:
		case 30:
		case 32:
			FreqO_ApplyPreset(FPRESET_1KHZ);
 8003f4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003f50:	f000 f826 	bl	8003fa0 <FreqO_ApplyPreset>
			break;
 8003f54:	e01b      	b.n	8003f8e <FreqO_ModifyOutput+0x17a>
		case 33:
		case 34:
		case 35:
		case 36:
			FreqO_ApplyPreset(FPRESET_5KHZ);
 8003f56:	f241 3088 	movw	r0, #5000	; 0x1388
 8003f5a:	f000 f821 	bl	8003fa0 <FreqO_ApplyPreset>
			break;
 8003f5e:	e016      	b.n	8003f8e <FreqO_ModifyOutput+0x17a>
		case 37:
		case 38:
		case 39:
		case 40:
			FreqO_ApplyPreset(FPRESET_10KHZ);
 8003f60:	f242 7010 	movw	r0, #10000	; 0x2710
 8003f64:	f000 f81c 	bl	8003fa0 <FreqO_ApplyPreset>
			break;
 8003f68:	e011      	b.n	8003f8e <FreqO_ModifyOutput+0x17a>
		case 41:
		case 42:
		case 43:
		case 44:
			FreqO_ApplyPreset(FPRESET_25KHZ);
 8003f6a:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8003f6e:	f000 f817 	bl	8003fa0 <FreqO_ApplyPreset>
			break;
 8003f72:	e00c      	b.n	8003f8e <FreqO_ModifyOutput+0x17a>
		case 45:
		case 46:
		case 47:
		case 48:
			FreqO_ApplyPreset(FPRESET_50KHZ);
 8003f74:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003f78:	f000 f812 	bl	8003fa0 <FreqO_ApplyPreset>
			break;
 8003f7c:	e007      	b.n	8003f8e <FreqO_ModifyOutput+0x17a>
		case 49:
		case 50:
		case 51:
		case 52:
			FreqO_ApplyPreset(FPRESET_75KHZ);
 8003f7e:	4806      	ldr	r0, [pc, #24]	; (8003f98 <FreqO_ModifyOutput+0x184>)
 8003f80:	f000 f80e 	bl	8003fa0 <FreqO_ApplyPreset>
			break;
 8003f84:	e003      	b.n	8003f8e <FreqO_ModifyOutput+0x17a>
		case 53:
		case 54:
		case 55:
		case 56:
			FreqO_ApplyPreset(FPRESET_100KHZ);
 8003f86:	4805      	ldr	r0, [pc, #20]	; (8003f9c <FreqO_ModifyOutput+0x188>)
 8003f88:	f000 f80a 	bl	8003fa0 <FreqO_ApplyPreset>
			break;
 8003f8c:	bf00      	nop
	}

}
 8003f8e:	bf00      	nop
 8003f90:	3708      	adds	r7, #8
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	000124f8 	.word	0x000124f8
 8003f9c:	000186a0 	.word	0x000186a0

08003fa0 <FreqO_ApplyPreset>:

 *	@retval None
 *
 */
void FreqO_ApplyPreset(eFreqSettings_t pPresetEnum)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
	DacTimeReg_t* tmp = DT_GetRegisterByEnum(pPresetEnum);
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f7ff fefb 	bl	8003da4 <DT_GetRegisterByEnum>
 8003fae:	60f8      	str	r0, [r7, #12]
	if(tmp)
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d015      	beq.n	8003fe2 <FreqO_ApplyPreset+0x42>
	{
		TIM8->PSC = tmp->psc;
 8003fb6:	4a0d      	ldr	r2, [pc, #52]	; (8003fec <FreqO_ApplyPreset+0x4c>)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	6293      	str	r3, [r2, #40]	; 0x28
		TIM8->ARR = tmp->arr;
 8003fbe:	4a0b      	ldr	r2, [pc, #44]	; (8003fec <FreqO_ApplyPreset+0x4c>)
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	62d3      	str	r3, [r2, #44]	; 0x2c
		//eNewFreqPreset = pPresetEnum;
		FreqProfile_t * tmp = FreqO_FindFPresetObject(pPresetEnum);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 f822 	bl	8004010 <FreqO_FindFPresetObject>
 8003fcc:	60b8      	str	r0, [r7, #8]
		if(tmp)
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d003      	beq.n	8003fdc <FreqO_ApplyPreset+0x3c>
		{
			freq_profile = tmp;
 8003fd4:	4a06      	ldr	r2, [pc, #24]	; (8003ff0 <FreqO_ApplyPreset+0x50>)
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	6013      	str	r3, [r2, #0]
		{
			DM_SetErrorDebugMsg("FreqO_ApplyPreset() null pointer error");
		}

	}
}
 8003fda:	e002      	b.n	8003fe2 <FreqO_ApplyPreset+0x42>
			DM_SetErrorDebugMsg("FreqO_ApplyPreset() null pointer error");
 8003fdc:	4805      	ldr	r0, [pc, #20]	; (8003ff4 <FreqO_ApplyPreset+0x54>)
 8003fde:	f7fd f947 	bl	8001270 <DM_SetErrorDebugMsg>
}
 8003fe2:	bf00      	nop
 8003fe4:	3710      	adds	r7, #16
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	40013400 	.word	0x40013400
 8003ff0:	20000198 	.word	0x20000198
 8003ff4:	080109d4 	.word	0x080109d4

08003ff8 <FreqO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_GetFPresetObject()
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	af00      	add	r7, sp, #0
	return freq_profile;
 8003ffc:	4b03      	ldr	r3, [pc, #12]	; (800400c <FreqO_GetFPresetObject+0x14>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
}
 8004000:	4618      	mov	r0, r3
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	20000198 	.word	0x20000198

08004010 <FreqO_FindFPresetObject>:

 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_FindFPresetObject(eFreqSettings_t pEnum)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8004018:	2300      	movs	r3, #0
 800401a:	60fb      	str	r3, [r7, #12]
 800401c:	e00e      	b.n	800403c <FreqO_FindFPresetObject+0x2c>
	{
		if(theFreqProfiles[i].hertz == pEnum)
 800401e:	4a0d      	ldr	r2, [pc, #52]	; (8004054 <FreqO_FindFPresetObject+0x44>)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	429a      	cmp	r2, r3
 800402a:	d104      	bne.n	8004036 <FreqO_FindFPresetObject+0x26>
		{
			return &theFreqProfiles[i];
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	00db      	lsls	r3, r3, #3
 8004030:	4a08      	ldr	r2, [pc, #32]	; (8004054 <FreqO_FindFPresetObject+0x44>)
 8004032:	4413      	add	r3, r2
 8004034:	e009      	b.n	800404a <FreqO_FindFPresetObject+0x3a>
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	3301      	adds	r3, #1
 800403a:	60fb      	str	r3, [r7, #12]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2b0d      	cmp	r3, #13
 8004040:	dded      	ble.n	800401e <FreqO_FindFPresetObject+0xe>
		}
	}
	// error!
	DM_SetErrorDebugMsg("FreqO_FindFPresetObject(): no FPreset obj found");
 8004042:	4805      	ldr	r0, [pc, #20]	; (8004058 <FreqO_FindFPresetObject+0x48>)
 8004044:	f7fd f914 	bl	8001270 <DM_SetErrorDebugMsg>
	return 0;
 8004048:	2300      	movs	r3, #0
}
 800404a:	4618      	mov	r0, r3
 800404c:	3710      	adds	r7, #16
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}
 8004052:	bf00      	nop
 8004054:	20000128 	.word	0x20000128
 8004058:	080109fc 	.word	0x080109fc

0800405c <FreqO_GetFreqPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FreqO_GetFreqPresetEncoderRange()
{
 800405c:	b480      	push	{r7}
 800405e:	af00      	add	r7, sp, #0
	return FreqPresetEncoderRange;
 8004060:	4b03      	ldr	r3, [pc, #12]	; (8004070 <FreqO_GetFreqPresetEncoderRange+0x14>)
 8004062:	781b      	ldrb	r3, [r3, #0]
}
 8004064:	4618      	mov	r0, r3
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr
 800406e:	bf00      	nop
 8004070:	20000124 	.word	0x20000124

08004074 <FreqO_GetOutputFreq>:
 *	@param None
 *	@retval uint32_t
 *
 */
uint32_t FreqO_GetOutputFreq()
{
 8004074:	b480      	push	{r7}
 8004076:	af00      	add	r7, sp, #0
	return TIM8->ARR;
 8004078:	4b03      	ldr	r3, [pc, #12]	; (8004088 <FreqO_GetOutputFreq+0x14>)
 800407a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 800407c:	4618      	mov	r0, r3
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
 8004086:	bf00      	nop
 8004088:	40013400 	.word	0x40013400

0800408c <FuncO_Init>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_Init()
{
 800408c:	b480      	push	{r7}
 800408e:	af00      	add	r7, sp, #0
		aProcessedSignalDataTable[i] = sine_data_table_3600[i];

	for(int i = 0; i < SINE_DATA_SIZE; i++)
		aProcessedSyncDataTable[i] = sine_data_table_3600[i];
		*/
}
 8004090:	bf00      	nop
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr
	...

0800409c <FuncO_ModifySignalOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_ModifySignalOutput(uint16_t pEncoderValue)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b082      	sub	sp, #8
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	4603      	mov	r3, r0
 80040a4:	80fb      	strh	r3, [r7, #6]


	switch(pEncoderValue)
 80040a6:	88fb      	ldrh	r3, [r7, #6]
 80040a8:	2b17      	cmp	r3, #23
 80040aa:	d84b      	bhi.n	8004144 <FuncO_ModifySignalOutput+0xa8>
 80040ac:	a201      	add	r2, pc, #4	; (adr r2, 80040b4 <FuncO_ModifySignalOutput+0x18>)
 80040ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040b2:	bf00      	nop
 80040b4:	08004115 	.word	0x08004115
 80040b8:	08004115 	.word	0x08004115
 80040bc:	08004115 	.word	0x08004115
 80040c0:	0800411d 	.word	0x0800411d
 80040c4:	0800411d 	.word	0x0800411d
 80040c8:	0800411d 	.word	0x0800411d
 80040cc:	0800411d 	.word	0x0800411d
 80040d0:	08004125 	.word	0x08004125
 80040d4:	08004125 	.word	0x08004125
 80040d8:	08004125 	.word	0x08004125
 80040dc:	08004125 	.word	0x08004125
 80040e0:	0800412d 	.word	0x0800412d
 80040e4:	0800412d 	.word	0x0800412d
 80040e8:	0800412d 	.word	0x0800412d
 80040ec:	0800412d 	.word	0x0800412d
 80040f0:	08004135 	.word	0x08004135
 80040f4:	08004135 	.word	0x08004135
 80040f8:	08004135 	.word	0x08004135
 80040fc:	08004135 	.word	0x08004135
 8004100:	0800413d 	.word	0x0800413d
 8004104:	0800413d 	.word	0x0800413d
 8004108:	0800413d 	.word	0x0800413d
 800410c:	0800413d 	.word	0x0800413d
 8004110:	0800413d 	.word	0x0800413d
	{
		case 0: case 1: case 2:
			FuncO_ApplyPresetToSignal(SINE_FUNC_MODE);
 8004114:	2000      	movs	r0, #0
 8004116:	f000 f871 	bl	80041fc <FuncO_ApplyPresetToSignal>
			break;
 800411a:	e013      	b.n	8004144 <FuncO_ModifySignalOutput+0xa8>

		case 3: case 4: case 5: case 6:
			FuncO_ApplyPresetToSignal(SQUARE_FUNC_MODE);
 800411c:	2001      	movs	r0, #1
 800411e:	f000 f86d 	bl	80041fc <FuncO_ApplyPresetToSignal>
			break;
 8004122:	e00f      	b.n	8004144 <FuncO_ModifySignalOutput+0xa8>

		case 7: case 8: case 9: case 10:
			FuncO_ApplyPresetToSignal(SAW_FUNC_MODE);
 8004124:	2002      	movs	r0, #2
 8004126:	f000 f869 	bl	80041fc <FuncO_ApplyPresetToSignal>
			break;
 800412a:	e00b      	b.n	8004144 <FuncO_ModifySignalOutput+0xa8>

		case 11: case 12: case 13: case 14:
			FuncO_ApplyPresetToSignal(REV_SAW_FUNC_MODE);
 800412c:	2003      	movs	r0, #3
 800412e:	f000 f865 	bl	80041fc <FuncO_ApplyPresetToSignal>
			break;
 8004132:	e007      	b.n	8004144 <FuncO_ModifySignalOutput+0xa8>

		case 15: case 16: case 17: case 18:
			FuncO_ApplyPresetToSignal(TRIANGLE_FUNC_MODE);
 8004134:	2004      	movs	r0, #4
 8004136:	f000 f861 	bl	80041fc <FuncO_ApplyPresetToSignal>
			break;
 800413a:	e003      	b.n	8004144 <FuncO_ModifySignalOutput+0xa8>

		case 19: case 20: case 21: case 22: case 23:
			FuncO_ApplyPresetToSignal(IMPULSE_FUNC_MODE);
 800413c:	2005      	movs	r0, #5
 800413e:	f000 f85d 	bl	80041fc <FuncO_ApplyPresetToSignal>
			break;
 8004142:	bf00      	nop

	}
}
 8004144:	bf00      	nop
 8004146:	3708      	adds	r7, #8
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <FuncO_ModifySyncOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_ModifySyncOutput(uint16_t pEncoderValue)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b082      	sub	sp, #8
 8004150:	af00      	add	r7, sp, #0
 8004152:	4603      	mov	r3, r0
 8004154:	80fb      	strh	r3, [r7, #6]


	switch(pEncoderValue)
 8004156:	88fb      	ldrh	r3, [r7, #6]
 8004158:	2b17      	cmp	r3, #23
 800415a:	d84b      	bhi.n	80041f4 <FuncO_ModifySyncOutput+0xa8>
 800415c:	a201      	add	r2, pc, #4	; (adr r2, 8004164 <FuncO_ModifySyncOutput+0x18>)
 800415e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004162:	bf00      	nop
 8004164:	080041c5 	.word	0x080041c5
 8004168:	080041c5 	.word	0x080041c5
 800416c:	080041c5 	.word	0x080041c5
 8004170:	080041cd 	.word	0x080041cd
 8004174:	080041cd 	.word	0x080041cd
 8004178:	080041cd 	.word	0x080041cd
 800417c:	080041cd 	.word	0x080041cd
 8004180:	080041d5 	.word	0x080041d5
 8004184:	080041d5 	.word	0x080041d5
 8004188:	080041d5 	.word	0x080041d5
 800418c:	080041d5 	.word	0x080041d5
 8004190:	080041dd 	.word	0x080041dd
 8004194:	080041dd 	.word	0x080041dd
 8004198:	080041dd 	.word	0x080041dd
 800419c:	080041dd 	.word	0x080041dd
 80041a0:	080041e5 	.word	0x080041e5
 80041a4:	080041e5 	.word	0x080041e5
 80041a8:	080041e5 	.word	0x080041e5
 80041ac:	080041e5 	.word	0x080041e5
 80041b0:	080041ed 	.word	0x080041ed
 80041b4:	080041ed 	.word	0x080041ed
 80041b8:	080041ed 	.word	0x080041ed
 80041bc:	080041ed 	.word	0x080041ed
 80041c0:	080041ed 	.word	0x080041ed
	{
		case 0: case 1: case 2:
			FuncO_ApplyPresetToSync(SINE_FUNC_MODE);
 80041c4:	2000      	movs	r0, #0
 80041c6:	f000 f873 	bl	80042b0 <FuncO_ApplyPresetToSync>
			break;
 80041ca:	e013      	b.n	80041f4 <FuncO_ModifySyncOutput+0xa8>

		case 3: case 4: case 5: case 6:
			FuncO_ApplyPresetToSync(SQUARE_FUNC_MODE);
 80041cc:	2001      	movs	r0, #1
 80041ce:	f000 f86f 	bl	80042b0 <FuncO_ApplyPresetToSync>
			break;
 80041d2:	e00f      	b.n	80041f4 <FuncO_ModifySyncOutput+0xa8>

		case 7: case 8: case 9: case 10:
			FuncO_ApplyPresetToSync(SAW_FUNC_MODE);
 80041d4:	2002      	movs	r0, #2
 80041d6:	f000 f86b 	bl	80042b0 <FuncO_ApplyPresetToSync>
			break;
 80041da:	e00b      	b.n	80041f4 <FuncO_ModifySyncOutput+0xa8>

		case 11: case 12: case 13: case 14:
			FuncO_ApplyPresetToSync(REV_SAW_FUNC_MODE);
 80041dc:	2003      	movs	r0, #3
 80041de:	f000 f867 	bl	80042b0 <FuncO_ApplyPresetToSync>
			break;
 80041e2:	e007      	b.n	80041f4 <FuncO_ModifySyncOutput+0xa8>

		case 15: case 16: case 17: case 18:
			FuncO_ApplyPresetToSync(TRIANGLE_FUNC_MODE);
 80041e4:	2004      	movs	r0, #4
 80041e6:	f000 f863 	bl	80042b0 <FuncO_ApplyPresetToSync>
			break;
 80041ea:	e003      	b.n	80041f4 <FuncO_ModifySyncOutput+0xa8>

		case 19: case 20: case 21: case 22: case 23:
			FuncO_ApplyPresetToSync(IMPULSE_FUNC_MODE);
 80041ec:	2005      	movs	r0, #5
 80041ee:	f000 f85f 	bl	80042b0 <FuncO_ApplyPresetToSync>
			break;
 80041f2:	bf00      	nop

	}
}
 80041f4:	bf00      	nop
 80041f6:	3708      	adds	r7, #8
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <FuncO_ApplyPresetToSignal>:

 *	@retval None
 *
 */
void FuncO_ApplyPresetToSignal(eOutput_mode pPresetEnum)
{
 80041fc:	b590      	push	{r4, r7, lr}
 80041fe:	b087      	sub	sp, #28
 8004200:	af02      	add	r7, sp, #8
 8004202:	4603      	mov	r3, r0
 8004204:	71fb      	strb	r3, [r7, #7]

	// copy the lookup table for the next output function in to SignalChannel object
	SM_GetOutputChannel(SIGNAL_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 8004206:	79fc      	ldrb	r4, [r7, #7]
 8004208:	2000      	movs	r0, #0
 800420a:	f000 fa7b 	bl	8004704 <SM_GetOutputChannel>
 800420e:	4601      	mov	r1, r0
 8004210:	4a23      	ldr	r2, [pc, #140]	; (80042a0 <FuncO_ApplyPresetToSignal+0xa4>)
 8004212:	00e3      	lsls	r3, r4, #3
 8004214:	4413      	add	r3, r2
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	604b      	str	r3, [r1, #4]

	// set preset for PGA gain and dsp amplitude adjustment
	eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 800421a:	2000      	movs	r0, #0
 800421c:	f000 fa72 	bl	8004704 <SM_GetOutputChannel>
 8004220:	4603      	mov	r3, r0
 8004222:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8004226:	781b      	ldrb	r3, [r3, #0]
 8004228:	73fb      	strb	r3, [r7, #15]
	VPP_ApplyPresetToSignal(eTmpVppPreset);
 800422a:	7bfb      	ldrb	r3, [r7, #15]
 800422c:	4618      	mov	r0, r3
 800422e:	f000 fadf 	bl	80047f0 <VPP_ApplyPresetToSignal>

	// set the next function output
	SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 8004232:	79fc      	ldrb	r4, [r7, #7]
 8004234:	2000      	movs	r0, #0
 8004236:	f000 fa65 	bl	8004704 <SM_GetOutputChannel>
 800423a:	4601      	mov	r1, r0
 800423c:	00e3      	lsls	r3, r4, #3
 800423e:	4a18      	ldr	r2, [pc, #96]	; (80042a0 <FuncO_ApplyPresetToSignal+0xa4>)
 8004240:	4413      	add	r3, r2
 8004242:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8

	// pause timer to resync both outputs
	HAL_TIM_Base_Stop(&htim8);
 8004246:	4817      	ldr	r0, [pc, #92]	; (80042a4 <FuncO_ApplyPresetToSignal+0xa8>)
 8004248:	f007 f992 	bl	800b570 <HAL_TIM_Base_Stop>

	// restart the DAC with the new data
	HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 800424c:	2100      	movs	r1, #0
 800424e:	4816      	ldr	r0, [pc, #88]	; (80042a8 <FuncO_ApplyPresetToSignal+0xac>)
 8004250:	f005 f93a 	bl	80094c8 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8004254:	2000      	movs	r0, #0
 8004256:	f000 fa55 	bl	8004704 <SM_GetOutputChannel>
 800425a:	4603      	mov	r3, r0
 800425c:	f103 0208 	add.w	r2, r3, #8
 8004260:	2300      	movs	r3, #0
 8004262:	9300      	str	r3, [sp, #0]
 8004264:	2378      	movs	r3, #120	; 0x78
 8004266:	2100      	movs	r1, #0
 8004268:	480f      	ldr	r0, [pc, #60]	; (80042a8 <FuncO_ApplyPresetToSignal+0xac>)
 800426a:	f005 f86b 	bl	8009344 <HAL_DAC_Start_DMA>

	// restart the the other DAC
	HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 800426e:	2100      	movs	r1, #0
 8004270:	480e      	ldr	r0, [pc, #56]	; (80042ac <FuncO_ApplyPresetToSignal+0xb0>)
 8004272:	f005 f929 	bl	80094c8 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8004276:	2001      	movs	r0, #1
 8004278:	f000 fa44 	bl	8004704 <SM_GetOutputChannel>
 800427c:	4603      	mov	r3, r0
 800427e:	f103 0208 	add.w	r2, r3, #8
 8004282:	2300      	movs	r3, #0
 8004284:	9300      	str	r3, [sp, #0]
 8004286:	2378      	movs	r3, #120	; 0x78
 8004288:	2100      	movs	r1, #0
 800428a:	4808      	ldr	r0, [pc, #32]	; (80042ac <FuncO_ApplyPresetToSignal+0xb0>)
 800428c:	f005 f85a 	bl	8009344 <HAL_DAC_Start_DMA>

	// resume timer to resync both outputs
	HAL_TIM_Base_Start(&htim8);
 8004290:	4804      	ldr	r0, [pc, #16]	; (80042a4 <FuncO_ApplyPresetToSignal+0xa8>)
 8004292:	f007 f93f 	bl	800b514 <HAL_TIM_Base_Start>
}
 8004296:	bf00      	nop
 8004298:	3714      	adds	r7, #20
 800429a:	46bd      	mov	sp, r7
 800429c:	bd90      	pop	{r4, r7, pc}
 800429e:	bf00      	nop
 80042a0:	200001a0 	.word	0x200001a0
 80042a4:	20002730 	.word	0x20002730
 80042a8:	200025f8 	.word	0x200025f8
 80042ac:	200025e4 	.word	0x200025e4

080042b0 <FuncO_ApplyPresetToSync>:

 *	@retval None
 *
 */
void FuncO_ApplyPresetToSync(eOutput_mode pPresetEnum)
{
 80042b0:	b590      	push	{r4, r7, lr}
 80042b2:	b087      	sub	sp, #28
 80042b4:	af02      	add	r7, sp, #8
 80042b6:	4603      	mov	r3, r0
 80042b8:	71fb      	strb	r3, [r7, #7]
	// copy the lookup table for the next output function in to SyncChannel object
	SM_GetOutputChannel(SYNC_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 80042ba:	79fc      	ldrb	r4, [r7, #7]
 80042bc:	2001      	movs	r0, #1
 80042be:	f000 fa21 	bl	8004704 <SM_GetOutputChannel>
 80042c2:	4601      	mov	r1, r0
 80042c4:	4a23      	ldr	r2, [pc, #140]	; (8004354 <FuncO_ApplyPresetToSync+0xa4>)
 80042c6:	00e3      	lsls	r3, r4, #3
 80042c8:	4413      	add	r3, r2
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	604b      	str	r3, [r1, #4]

	// set preset PGA gain and dsp amplitude adjustment
	eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile->amp_setting;
 80042ce:	2001      	movs	r0, #1
 80042d0:	f000 fa18 	bl	8004704 <SM_GetOutputChannel>
 80042d4:	4603      	mov	r3, r0
 80042d6:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	73fb      	strb	r3, [r7, #15]
	VPP_ApplyPresetToSync(eTmpVppPreset);
 80042de:	7bfb      	ldrb	r3, [r7, #15]
 80042e0:	4618      	mov	r0, r3
 80042e2:	f000 fab3 	bl	800484c <VPP_ApplyPresetToSync>

	// set the next output function
	SM_GetOutputChannel(SYNC_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 80042e6:	79fc      	ldrb	r4, [r7, #7]
 80042e8:	2001      	movs	r0, #1
 80042ea:	f000 fa0b 	bl	8004704 <SM_GetOutputChannel>
 80042ee:	4601      	mov	r1, r0
 80042f0:	00e3      	lsls	r3, r4, #3
 80042f2:	4a18      	ldr	r2, [pc, #96]	; (8004354 <FuncO_ApplyPresetToSync+0xa4>)
 80042f4:	4413      	add	r3, r2
 80042f6:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8

	// pause timer to resync both outputs
	HAL_TIM_Base_Stop(&htim8);
 80042fa:	4817      	ldr	r0, [pc, #92]	; (8004358 <FuncO_ApplyPresetToSync+0xa8>)
 80042fc:	f007 f938 	bl	800b570 <HAL_TIM_Base_Stop>

	// restart the DAC with the new data
	HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8004300:	2100      	movs	r1, #0
 8004302:	4816      	ldr	r0, [pc, #88]	; (800435c <FuncO_ApplyPresetToSync+0xac>)
 8004304:	f005 f8e0 	bl	80094c8 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8004308:	2001      	movs	r0, #1
 800430a:	f000 f9fb 	bl	8004704 <SM_GetOutputChannel>
 800430e:	4603      	mov	r3, r0
 8004310:	f103 0208 	add.w	r2, r3, #8
 8004314:	2300      	movs	r3, #0
 8004316:	9300      	str	r3, [sp, #0]
 8004318:	2378      	movs	r3, #120	; 0x78
 800431a:	2100      	movs	r1, #0
 800431c:	480f      	ldr	r0, [pc, #60]	; (800435c <FuncO_ApplyPresetToSync+0xac>)
 800431e:	f005 f811 	bl	8009344 <HAL_DAC_Start_DMA>

	// restart the the other DAC
	HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8004322:	2100      	movs	r1, #0
 8004324:	480e      	ldr	r0, [pc, #56]	; (8004360 <FuncO_ApplyPresetToSync+0xb0>)
 8004326:	f005 f8cf 	bl	80094c8 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 800432a:	2000      	movs	r0, #0
 800432c:	f000 f9ea 	bl	8004704 <SM_GetOutputChannel>
 8004330:	4603      	mov	r3, r0
 8004332:	f103 0208 	add.w	r2, r3, #8
 8004336:	2300      	movs	r3, #0
 8004338:	9300      	str	r3, [sp, #0]
 800433a:	2378      	movs	r3, #120	; 0x78
 800433c:	2100      	movs	r1, #0
 800433e:	4808      	ldr	r0, [pc, #32]	; (8004360 <FuncO_ApplyPresetToSync+0xb0>)
 8004340:	f005 f800 	bl	8009344 <HAL_DAC_Start_DMA>

	// resume timer to resync both outputs
	HAL_TIM_Base_Start(&htim8);
 8004344:	4804      	ldr	r0, [pc, #16]	; (8004358 <FuncO_ApplyPresetToSync+0xa8>)
 8004346:	f007 f8e5 	bl	800b514 <HAL_TIM_Base_Start>
}
 800434a:	bf00      	nop
 800434c:	3714      	adds	r7, #20
 800434e:	46bd      	mov	sp, r7
 8004350:	bd90      	pop	{r4, r7, pc}
 8004352:	bf00      	nop
 8004354:	200001a0 	.word	0x200001a0
 8004358:	20002730 	.word	0x20002730
 800435c:	200025e4 	.word	0x200025e4
 8004360:	200025f8 	.word	0x200025f8

08004364 <FuncO_GetFuncPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FuncO_GetFuncPresetEncoderRange()
{
 8004364:	b480      	push	{r7}
 8004366:	af00      	add	r7, sp, #0
	return FuncPresetEncoderRange;
 8004368:	4b03      	ldr	r3, [pc, #12]	; (8004378 <FuncO_GetFuncPresetEncoderRange+0x14>)
 800436a:	781b      	ldrb	r3, [r3, #0]
}
 800436c:	4618      	mov	r0, r3
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	2000019c 	.word	0x2000019c

0800437c <GO_ApplyPresetToSignal>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPresetToSignal(eGainSettings_t pPresetEnum)
{
 800437c:	b590      	push	{r4, r7, lr}
 800437e:	b083      	sub	sp, #12
 8004380:	af00      	add	r7, sp, #0
 8004382:	4603      	mov	r3, r0
 8004384:	71fb      	strb	r3, [r7, #7]
	SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile = &theGainProfiles[pPresetEnum];
 8004386:	79fc      	ldrb	r4, [r7, #7]
 8004388:	2000      	movs	r0, #0
 800438a:	f000 f9bb 	bl	8004704 <SM_GetOutputChannel>
 800438e:	4601      	mov	r1, r0
 8004390:	4623      	mov	r3, r4
 8004392:	005b      	lsls	r3, r3, #1
 8004394:	4423      	add	r3, r4
 8004396:	4a4f      	ldr	r2, [pc, #316]	; (80044d4 <GO_ApplyPresetToSignal+0x158>)
 8004398:	4413      	add	r3, r2
 800439a:	f8c1 31f0 	str.w	r3, [r1, #496]	; 0x1f0

	switch(pPresetEnum)
 800439e:	79fb      	ldrb	r3, [r7, #7]
 80043a0:	2b07      	cmp	r3, #7
 80043a2:	f200 8093 	bhi.w	80044cc <GO_ApplyPresetToSignal+0x150>
 80043a6:	a201      	add	r2, pc, #4	; (adr r2, 80043ac <GO_ApplyPresetToSignal+0x30>)
 80043a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043ac:	080043cd 	.word	0x080043cd
 80043b0:	080043ed 	.word	0x080043ed
 80043b4:	0800440d 	.word	0x0800440d
 80043b8:	0800442d 	.word	0x0800442d
 80043bc:	0800444d 	.word	0x0800444d
 80043c0:	0800446d 	.word	0x0800446d
 80043c4:	0800448d 	.word	0x0800448d
 80043c8:	080044ad 	.word	0x080044ad
	{
		case ZERO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80043cc:	2200      	movs	r2, #0
 80043ce:	2101      	movs	r1, #1
 80043d0:	4841      	ldr	r0, [pc, #260]	; (80044d8 <GO_ApplyPresetToSignal+0x15c>)
 80043d2:	f005 ffa5 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80043d6:	2200      	movs	r2, #0
 80043d8:	2120      	movs	r1, #32
 80043da:	4840      	ldr	r0, [pc, #256]	; (80044dc <GO_ApplyPresetToSignal+0x160>)
 80043dc:	f005 ffa0 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80043e0:	2200      	movs	r2, #0
 80043e2:	2110      	movs	r1, #16
 80043e4:	483d      	ldr	r0, [pc, #244]	; (80044dc <GO_ApplyPresetToSignal+0x160>)
 80043e6:	f005 ff9b 	bl	800a320 <HAL_GPIO_WritePin>
			break;
 80043ea:	e06f      	b.n	80044cc <GO_ApplyPresetToSignal+0x150>

		case ONE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80043ec:	2201      	movs	r2, #1
 80043ee:	2101      	movs	r1, #1
 80043f0:	4839      	ldr	r0, [pc, #228]	; (80044d8 <GO_ApplyPresetToSignal+0x15c>)
 80043f2:	f005 ff95 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80043f6:	2200      	movs	r2, #0
 80043f8:	2120      	movs	r1, #32
 80043fa:	4838      	ldr	r0, [pc, #224]	; (80044dc <GO_ApplyPresetToSignal+0x160>)
 80043fc:	f005 ff90 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8004400:	2200      	movs	r2, #0
 8004402:	2110      	movs	r1, #16
 8004404:	4835      	ldr	r0, [pc, #212]	; (80044dc <GO_ApplyPresetToSignal+0x160>)
 8004406:	f005 ff8b 	bl	800a320 <HAL_GPIO_WritePin>
			break;
 800440a:	e05f      	b.n	80044cc <GO_ApplyPresetToSignal+0x150>

		case TWO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 800440c:	2200      	movs	r2, #0
 800440e:	2101      	movs	r1, #1
 8004410:	4831      	ldr	r0, [pc, #196]	; (80044d8 <GO_ApplyPresetToSignal+0x15c>)
 8004412:	f005 ff85 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8004416:	2201      	movs	r2, #1
 8004418:	2120      	movs	r1, #32
 800441a:	4830      	ldr	r0, [pc, #192]	; (80044dc <GO_ApplyPresetToSignal+0x160>)
 800441c:	f005 ff80 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8004420:	2200      	movs	r2, #0
 8004422:	2110      	movs	r1, #16
 8004424:	482d      	ldr	r0, [pc, #180]	; (80044dc <GO_ApplyPresetToSignal+0x160>)
 8004426:	f005 ff7b 	bl	800a320 <HAL_GPIO_WritePin>
			break;
 800442a:	e04f      	b.n	80044cc <GO_ApplyPresetToSignal+0x150>

		case THREE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 800442c:	2201      	movs	r2, #1
 800442e:	2101      	movs	r1, #1
 8004430:	4829      	ldr	r0, [pc, #164]	; (80044d8 <GO_ApplyPresetToSignal+0x15c>)
 8004432:	f005 ff75 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8004436:	2201      	movs	r2, #1
 8004438:	2120      	movs	r1, #32
 800443a:	4828      	ldr	r0, [pc, #160]	; (80044dc <GO_ApplyPresetToSignal+0x160>)
 800443c:	f005 ff70 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8004440:	2200      	movs	r2, #0
 8004442:	2110      	movs	r1, #16
 8004444:	4825      	ldr	r0, [pc, #148]	; (80044dc <GO_ApplyPresetToSignal+0x160>)
 8004446:	f005 ff6b 	bl	800a320 <HAL_GPIO_WritePin>
			break;
 800444a:	e03f      	b.n	80044cc <GO_ApplyPresetToSignal+0x150>

		case FOUR_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 800444c:	2200      	movs	r2, #0
 800444e:	2101      	movs	r1, #1
 8004450:	4821      	ldr	r0, [pc, #132]	; (80044d8 <GO_ApplyPresetToSignal+0x15c>)
 8004452:	f005 ff65 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8004456:	2200      	movs	r2, #0
 8004458:	2120      	movs	r1, #32
 800445a:	4820      	ldr	r0, [pc, #128]	; (80044dc <GO_ApplyPresetToSignal+0x160>)
 800445c:	f005 ff60 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8004460:	2201      	movs	r2, #1
 8004462:	2110      	movs	r1, #16
 8004464:	481d      	ldr	r0, [pc, #116]	; (80044dc <GO_ApplyPresetToSignal+0x160>)
 8004466:	f005 ff5b 	bl	800a320 <HAL_GPIO_WritePin>
			break;
 800446a:	e02f      	b.n	80044cc <GO_ApplyPresetToSignal+0x150>

		case FIVE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 800446c:	2201      	movs	r2, #1
 800446e:	2101      	movs	r1, #1
 8004470:	4819      	ldr	r0, [pc, #100]	; (80044d8 <GO_ApplyPresetToSignal+0x15c>)
 8004472:	f005 ff55 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8004476:	2200      	movs	r2, #0
 8004478:	2120      	movs	r1, #32
 800447a:	4818      	ldr	r0, [pc, #96]	; (80044dc <GO_ApplyPresetToSignal+0x160>)
 800447c:	f005 ff50 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8004480:	2201      	movs	r2, #1
 8004482:	2110      	movs	r1, #16
 8004484:	4815      	ldr	r0, [pc, #84]	; (80044dc <GO_ApplyPresetToSignal+0x160>)
 8004486:	f005 ff4b 	bl	800a320 <HAL_GPIO_WritePin>
			break;
 800448a:	e01f      	b.n	80044cc <GO_ApplyPresetToSignal+0x150>

		case SIX_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 800448c:	2200      	movs	r2, #0
 800448e:	2101      	movs	r1, #1
 8004490:	4811      	ldr	r0, [pc, #68]	; (80044d8 <GO_ApplyPresetToSignal+0x15c>)
 8004492:	f005 ff45 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8004496:	2201      	movs	r2, #1
 8004498:	2120      	movs	r1, #32
 800449a:	4810      	ldr	r0, [pc, #64]	; (80044dc <GO_ApplyPresetToSignal+0x160>)
 800449c:	f005 ff40 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80044a0:	2201      	movs	r2, #1
 80044a2:	2110      	movs	r1, #16
 80044a4:	480d      	ldr	r0, [pc, #52]	; (80044dc <GO_ApplyPresetToSignal+0x160>)
 80044a6:	f005 ff3b 	bl	800a320 <HAL_GPIO_WritePin>
			break;
 80044aa:	e00f      	b.n	80044cc <GO_ApplyPresetToSignal+0x150>

		case SEVEN_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80044ac:	2201      	movs	r2, #1
 80044ae:	2101      	movs	r1, #1
 80044b0:	4809      	ldr	r0, [pc, #36]	; (80044d8 <GO_ApplyPresetToSignal+0x15c>)
 80044b2:	f005 ff35 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80044b6:	2201      	movs	r2, #1
 80044b8:	2120      	movs	r1, #32
 80044ba:	4808      	ldr	r0, [pc, #32]	; (80044dc <GO_ApplyPresetToSignal+0x160>)
 80044bc:	f005 ff30 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80044c0:	2201      	movs	r2, #1
 80044c2:	2110      	movs	r1, #16
 80044c4:	4805      	ldr	r0, [pc, #20]	; (80044dc <GO_ApplyPresetToSignal+0x160>)
 80044c6:	f005 ff2b 	bl	800a320 <HAL_GPIO_WritePin>
			break;
 80044ca:	bf00      	nop
	}
}
 80044cc:	bf00      	nop
 80044ce:	370c      	adds	r7, #12
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd90      	pop	{r4, r7, pc}
 80044d4:	200001d0 	.word	0x200001d0
 80044d8:	48000400 	.word	0x48000400
 80044dc:	48000800 	.word	0x48000800

080044e0 <GO_ApplyPresetToSync>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPresetToSync(eGainSettings_t pPresetEnum)
{
 80044e0:	b590      	push	{r4, r7, lr}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	4603      	mov	r3, r0
 80044e8:	71fb      	strb	r3, [r7, #7]
	SM_GetOutputChannel(SYNC_CHANNEL)->gain_profile = &theGainProfiles[pPresetEnum];
 80044ea:	79fc      	ldrb	r4, [r7, #7]
 80044ec:	2001      	movs	r0, #1
 80044ee:	f000 f909 	bl	8004704 <SM_GetOutputChannel>
 80044f2:	4601      	mov	r1, r0
 80044f4:	4623      	mov	r3, r4
 80044f6:	005b      	lsls	r3, r3, #1
 80044f8:	4423      	add	r3, r4
 80044fa:	4a4f      	ldr	r2, [pc, #316]	; (8004638 <GO_ApplyPresetToSync+0x158>)
 80044fc:	4413      	add	r3, r2
 80044fe:	f8c1 31f0 	str.w	r3, [r1, #496]	; 0x1f0

	switch(pPresetEnum)
 8004502:	79fb      	ldrb	r3, [r7, #7]
 8004504:	2b07      	cmp	r3, #7
 8004506:	f200 8093 	bhi.w	8004630 <GO_ApplyPresetToSync+0x150>
 800450a:	a201      	add	r2, pc, #4	; (adr r2, 8004510 <GO_ApplyPresetToSync+0x30>)
 800450c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004510:	08004531 	.word	0x08004531
 8004514:	08004551 	.word	0x08004551
 8004518:	08004571 	.word	0x08004571
 800451c:	08004591 	.word	0x08004591
 8004520:	080045b1 	.word	0x080045b1
 8004524:	080045d1 	.word	0x080045d1
 8004528:	080045f1 	.word	0x080045f1
 800452c:	08004611 	.word	0x08004611
	{
		case ZERO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8004530:	2200      	movs	r2, #0
 8004532:	2101      	movs	r1, #1
 8004534:	4841      	ldr	r0, [pc, #260]	; (800463c <GO_ApplyPresetToSync+0x15c>)
 8004536:	f005 fef3 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 800453a:	2200      	movs	r2, #0
 800453c:	2120      	movs	r1, #32
 800453e:	4840      	ldr	r0, [pc, #256]	; (8004640 <GO_ApplyPresetToSync+0x160>)
 8004540:	f005 feee 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8004544:	2200      	movs	r2, #0
 8004546:	2110      	movs	r1, #16
 8004548:	483d      	ldr	r0, [pc, #244]	; (8004640 <GO_ApplyPresetToSync+0x160>)
 800454a:	f005 fee9 	bl	800a320 <HAL_GPIO_WritePin>
			break;
 800454e:	e06f      	b.n	8004630 <GO_ApplyPresetToSync+0x150>

		case ONE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8004550:	2201      	movs	r2, #1
 8004552:	2101      	movs	r1, #1
 8004554:	4839      	ldr	r0, [pc, #228]	; (800463c <GO_ApplyPresetToSync+0x15c>)
 8004556:	f005 fee3 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 800455a:	2200      	movs	r2, #0
 800455c:	2120      	movs	r1, #32
 800455e:	4838      	ldr	r0, [pc, #224]	; (8004640 <GO_ApplyPresetToSync+0x160>)
 8004560:	f005 fede 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8004564:	2200      	movs	r2, #0
 8004566:	2110      	movs	r1, #16
 8004568:	4835      	ldr	r0, [pc, #212]	; (8004640 <GO_ApplyPresetToSync+0x160>)
 800456a:	f005 fed9 	bl	800a320 <HAL_GPIO_WritePin>
			break;
 800456e:	e05f      	b.n	8004630 <GO_ApplyPresetToSync+0x150>

		case TWO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8004570:	2200      	movs	r2, #0
 8004572:	2101      	movs	r1, #1
 8004574:	4831      	ldr	r0, [pc, #196]	; (800463c <GO_ApplyPresetToSync+0x15c>)
 8004576:	f005 fed3 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 800457a:	2201      	movs	r2, #1
 800457c:	2120      	movs	r1, #32
 800457e:	4830      	ldr	r0, [pc, #192]	; (8004640 <GO_ApplyPresetToSync+0x160>)
 8004580:	f005 fece 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8004584:	2200      	movs	r2, #0
 8004586:	2110      	movs	r1, #16
 8004588:	482d      	ldr	r0, [pc, #180]	; (8004640 <GO_ApplyPresetToSync+0x160>)
 800458a:	f005 fec9 	bl	800a320 <HAL_GPIO_WritePin>
			break;
 800458e:	e04f      	b.n	8004630 <GO_ApplyPresetToSync+0x150>

		case THREE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8004590:	2201      	movs	r2, #1
 8004592:	2101      	movs	r1, #1
 8004594:	4829      	ldr	r0, [pc, #164]	; (800463c <GO_ApplyPresetToSync+0x15c>)
 8004596:	f005 fec3 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 800459a:	2201      	movs	r2, #1
 800459c:	2120      	movs	r1, #32
 800459e:	4828      	ldr	r0, [pc, #160]	; (8004640 <GO_ApplyPresetToSync+0x160>)
 80045a0:	f005 febe 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80045a4:	2200      	movs	r2, #0
 80045a6:	2110      	movs	r1, #16
 80045a8:	4825      	ldr	r0, [pc, #148]	; (8004640 <GO_ApplyPresetToSync+0x160>)
 80045aa:	f005 feb9 	bl	800a320 <HAL_GPIO_WritePin>
			break;
 80045ae:	e03f      	b.n	8004630 <GO_ApplyPresetToSync+0x150>

		case FOUR_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80045b0:	2200      	movs	r2, #0
 80045b2:	2101      	movs	r1, #1
 80045b4:	4821      	ldr	r0, [pc, #132]	; (800463c <GO_ApplyPresetToSync+0x15c>)
 80045b6:	f005 feb3 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80045ba:	2200      	movs	r2, #0
 80045bc:	2120      	movs	r1, #32
 80045be:	4820      	ldr	r0, [pc, #128]	; (8004640 <GO_ApplyPresetToSync+0x160>)
 80045c0:	f005 feae 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80045c4:	2201      	movs	r2, #1
 80045c6:	2110      	movs	r1, #16
 80045c8:	481d      	ldr	r0, [pc, #116]	; (8004640 <GO_ApplyPresetToSync+0x160>)
 80045ca:	f005 fea9 	bl	800a320 <HAL_GPIO_WritePin>
			break;
 80045ce:	e02f      	b.n	8004630 <GO_ApplyPresetToSync+0x150>

		case FIVE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80045d0:	2201      	movs	r2, #1
 80045d2:	2101      	movs	r1, #1
 80045d4:	4819      	ldr	r0, [pc, #100]	; (800463c <GO_ApplyPresetToSync+0x15c>)
 80045d6:	f005 fea3 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80045da:	2200      	movs	r2, #0
 80045dc:	2120      	movs	r1, #32
 80045de:	4818      	ldr	r0, [pc, #96]	; (8004640 <GO_ApplyPresetToSync+0x160>)
 80045e0:	f005 fe9e 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80045e4:	2201      	movs	r2, #1
 80045e6:	2110      	movs	r1, #16
 80045e8:	4815      	ldr	r0, [pc, #84]	; (8004640 <GO_ApplyPresetToSync+0x160>)
 80045ea:	f005 fe99 	bl	800a320 <HAL_GPIO_WritePin>
			break;
 80045ee:	e01f      	b.n	8004630 <GO_ApplyPresetToSync+0x150>

		case SIX_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80045f0:	2200      	movs	r2, #0
 80045f2:	2101      	movs	r1, #1
 80045f4:	4811      	ldr	r0, [pc, #68]	; (800463c <GO_ApplyPresetToSync+0x15c>)
 80045f6:	f005 fe93 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80045fa:	2201      	movs	r2, #1
 80045fc:	2120      	movs	r1, #32
 80045fe:	4810      	ldr	r0, [pc, #64]	; (8004640 <GO_ApplyPresetToSync+0x160>)
 8004600:	f005 fe8e 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8004604:	2201      	movs	r2, #1
 8004606:	2110      	movs	r1, #16
 8004608:	480d      	ldr	r0, [pc, #52]	; (8004640 <GO_ApplyPresetToSync+0x160>)
 800460a:	f005 fe89 	bl	800a320 <HAL_GPIO_WritePin>
			break;
 800460e:	e00f      	b.n	8004630 <GO_ApplyPresetToSync+0x150>

		case SEVEN_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8004610:	2201      	movs	r2, #1
 8004612:	2101      	movs	r1, #1
 8004614:	4809      	ldr	r0, [pc, #36]	; (800463c <GO_ApplyPresetToSync+0x15c>)
 8004616:	f005 fe83 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 800461a:	2201      	movs	r2, #1
 800461c:	2120      	movs	r1, #32
 800461e:	4808      	ldr	r0, [pc, #32]	; (8004640 <GO_ApplyPresetToSync+0x160>)
 8004620:	f005 fe7e 	bl	800a320 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8004624:	2201      	movs	r2, #1
 8004626:	2110      	movs	r1, #16
 8004628:	4805      	ldr	r0, [pc, #20]	; (8004640 <GO_ApplyPresetToSync+0x160>)
 800462a:	f005 fe79 	bl	800a320 <HAL_GPIO_WritePin>
			break;
 800462e:	bf00      	nop
	}
}
 8004630:	bf00      	nop
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	bd90      	pop	{r4, r7, pc}
 8004638:	200001d0 	.word	0x200001d0
 800463c:	48000400 	.word	0x48000400
 8004640:	48000800 	.word	0x48000800

08004644 <SM_Init>:
sOutputChannel_t SignalChannel;
sOutputChannel_t SyncChannel;


void SM_Init()
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0

	// initialise the output channels
	SignalChannel.channel = SIGNAL_CHANNEL;
 800464a:	4b28      	ldr	r3, [pc, #160]	; (80046ec <SM_Init+0xa8>)
 800464c:	2200      	movs	r2, #0
 800464e:	701a      	strb	r2, [r3, #0]
	SignalChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8004650:	4b27      	ldr	r3, [pc, #156]	; (80046f0 <SM_Init+0xac>)
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	4a25      	ldr	r2, [pc, #148]	; (80046ec <SM_Init+0xa8>)
 8004656:	6053      	str	r3, [r2, #4]
	SignalChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 8004658:	4b24      	ldr	r3, [pc, #144]	; (80046ec <SM_Init+0xa8>)
 800465a:	4a25      	ldr	r2, [pc, #148]	; (80046f0 <SM_Init+0xac>)
 800465c:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8004660:	2300      	movs	r3, #0
 8004662:	607b      	str	r3, [r7, #4]
 8004664:	e00b      	b.n	800467e <SM_Init+0x3a>
		SignalChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 8004666:	4a23      	ldr	r2, [pc, #140]	; (80046f4 <SM_Init+0xb0>)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800466e:	491f      	ldr	r1, [pc, #124]	; (80046ec <SM_Init+0xa8>)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	3302      	adds	r3, #2
 8004674:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	3301      	adds	r3, #1
 800467c:	607b      	str	r3, [r7, #4]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2b77      	cmp	r3, #119	; 0x77
 8004682:	ddf0      	ble.n	8004666 <SM_Init+0x22>
	SignalChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 8004684:	4b19      	ldr	r3, [pc, #100]	; (80046ec <SM_Init+0xa8>)
 8004686:	4a1c      	ldr	r2, [pc, #112]	; (80046f8 <SM_Init+0xb4>)
 8004688:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SignalChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 800468c:	4b17      	ldr	r3, [pc, #92]	; (80046ec <SM_Init+0xa8>)
 800468e:	4a1b      	ldr	r2, [pc, #108]	; (80046fc <SM_Init+0xb8>)
 8004690:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

	SyncChannel.channel = SYNC_CHANNEL;
 8004694:	4b1a      	ldr	r3, [pc, #104]	; (8004700 <SM_Init+0xbc>)
 8004696:	2201      	movs	r2, #1
 8004698:	701a      	strb	r2, [r3, #0]
	SyncChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 800469a:	4b15      	ldr	r3, [pc, #84]	; (80046f0 <SM_Init+0xac>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	4a18      	ldr	r2, [pc, #96]	; (8004700 <SM_Init+0xbc>)
 80046a0:	6053      	str	r3, [r2, #4]
	SyncChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 80046a2:	4b17      	ldr	r3, [pc, #92]	; (8004700 <SM_Init+0xbc>)
 80046a4:	4a12      	ldr	r2, [pc, #72]	; (80046f0 <SM_Init+0xac>)
 80046a6:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80046aa:	2300      	movs	r3, #0
 80046ac:	603b      	str	r3, [r7, #0]
 80046ae:	e00b      	b.n	80046c8 <SM_Init+0x84>
		SyncChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 80046b0:	4a10      	ldr	r2, [pc, #64]	; (80046f4 <SM_Init+0xb0>)
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80046b8:	4911      	ldr	r1, [pc, #68]	; (8004700 <SM_Init+0xbc>)
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	3302      	adds	r3, #2
 80046be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	3301      	adds	r3, #1
 80046c6:	603b      	str	r3, [r7, #0]
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	2b77      	cmp	r3, #119	; 0x77
 80046cc:	ddf0      	ble.n	80046b0 <SM_Init+0x6c>
	SyncChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 80046ce:	4b0c      	ldr	r3, [pc, #48]	; (8004700 <SM_Init+0xbc>)
 80046d0:	4a09      	ldr	r2, [pc, #36]	; (80046f8 <SM_Init+0xb4>)
 80046d2:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SyncChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 80046d6:	4b0a      	ldr	r3, [pc, #40]	; (8004700 <SM_Init+0xbc>)
 80046d8:	4a08      	ldr	r2, [pc, #32]	; (80046fc <SM_Init+0xb8>)
 80046da:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
}
 80046de:	bf00      	nop
 80046e0:	370c      	adds	r7, #12
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	20002120 	.word	0x20002120
 80046f0:	200001a0 	.word	0x200001a0
 80046f4:	20001578 	.word	0x20001578
 80046f8:	20000ba4 	.word	0x20000ba4
 80046fc:	200001d3 	.word	0x200001d3
 8004700:	20001f2c 	.word	0x20001f2c

08004704 <SM_GetOutputChannel>:

sOutputChannel_t * SM_GetOutputChannel(eOutputChannel_t pChannel)
{
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	4603      	mov	r3, r0
 800470c:	71fb      	strb	r3, [r7, #7]
	if(!pChannel)
 800470e:	79fb      	ldrb	r3, [r7, #7]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d101      	bne.n	8004718 <SM_GetOutputChannel+0x14>
		return &SignalChannel;
 8004714:	4b04      	ldr	r3, [pc, #16]	; (8004728 <SM_GetOutputChannel+0x24>)
 8004716:	e000      	b.n	800471a <SM_GetOutputChannel+0x16>
	else
		return &SyncChannel;
 8004718:	4b04      	ldr	r3, [pc, #16]	; (800472c <SM_GetOutputChannel+0x28>)
}
 800471a:	4618      	mov	r0, r3
 800471c:	370c      	adds	r7, #12
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
 8004728:	20002120 	.word	0x20002120
 800472c:	20001f2c 	.word	0x20001f2c

08004730 <SM_GetEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t SM_GetEncoderValue(eEncoder_Direction direction)
{
 8004730:	b480      	push	{r7}
 8004732:	b083      	sub	sp, #12
 8004734:	af00      	add	r7, sp, #0
 8004736:	4603      	mov	r3, r0
 8004738:	71fb      	strb	r3, [r7, #7]
	if(direction)
 800473a:	79fb      	ldrb	r3, [r7, #7]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d008      	beq.n	8004752 <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 8004740:	4b08      	ldr	r3, [pc, #32]	; (8004764 <SM_GetEncoderValue+0x34>)
 8004742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004744:	b29a      	uxth	r2, r3
 8004746:	4b07      	ldr	r3, [pc, #28]	; (8004764 <SM_GetEncoderValue+0x34>)
 8004748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474a:	b29b      	uxth	r3, r3
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	b29b      	uxth	r3, r3
 8004750:	e002      	b.n	8004758 <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 8004752:	4b04      	ldr	r3, [pc, #16]	; (8004764 <SM_GetEncoderValue+0x34>)
 8004754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004756:	b29b      	uxth	r3, r3
	}
}
 8004758:	4618      	mov	r0, r3
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr
 8004764:	40012c00 	.word	0x40012c00

08004768 <SM_GetOutputInHertz>:
 *	@param None
 *	@retval None
 *
 */
float SM_GetOutputInHertz()
{
 8004768:	b480      	push	{r7}
 800476a:	b085      	sub	sp, #20
 800476c:	af00      	add	r7, sp, #0
	volatile float tim8_psc;
	volatile float tim8_arr;

	// safe-guard against divide by zero
	(TIM8->PSC == 0) ? (tim8_psc = 1) : (tim8_psc = TIM8->PSC);
 800476e:	4b1d      	ldr	r3, [pc, #116]	; (80047e4 <SM_GetOutputInHertz+0x7c>)
 8004770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004772:	2b00      	cmp	r3, #0
 8004774:	d103      	bne.n	800477e <SM_GetOutputInHertz+0x16>
 8004776:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800477a:	60bb      	str	r3, [r7, #8]
 800477c:	e007      	b.n	800478e <SM_GetOutputInHertz+0x26>
 800477e:	4b19      	ldr	r3, [pc, #100]	; (80047e4 <SM_GetOutputInHertz+0x7c>)
 8004780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004782:	ee07 3a90 	vmov	s15, r3
 8004786:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800478a:	edc7 7a02 	vstr	s15, [r7, #8]
	(TIM8->ARR == 0) ? (tim8_arr = 1) : (tim8_arr = TIM8->ARR);
 800478e:	4b15      	ldr	r3, [pc, #84]	; (80047e4 <SM_GetOutputInHertz+0x7c>)
 8004790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004792:	2b00      	cmp	r3, #0
 8004794:	d103      	bne.n	800479e <SM_GetOutputInHertz+0x36>
 8004796:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800479a:	607b      	str	r3, [r7, #4]
 800479c:	e007      	b.n	80047ae <SM_GetOutputInHertz+0x46>
 800479e:	4b11      	ldr	r3, [pc, #68]	; (80047e4 <SM_GetOutputInHertz+0x7c>)
 80047a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a2:	ee07 3a90 	vmov	s15, r3
 80047a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047aa:	edc7 7a01 	vstr	s15, [r7, #4]

	float tim8_freq = SM_MCLK / (tim8_psc * tim8_arr);
 80047ae:	ed97 7a02 	vldr	s14, [r7, #8]
 80047b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80047b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80047ba:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80047e8 <SM_GetOutputInHertz+0x80>
 80047be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80047c2:	edc7 7a03 	vstr	s15, [r7, #12]


	return tim8_freq / SM_FSAMP;
 80047c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80047ca:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80047ec <SM_GetOutputInHertz+0x84>
 80047ce:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80047d2:	eef0 7a66 	vmov.f32	s15, s13
}
 80047d6:	eeb0 0a67 	vmov.f32	s0, s15
 80047da:	3714      	adds	r7, #20
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr
 80047e4:	40013400 	.word	0x40013400
 80047e8:	4d2037a0 	.word	0x4d2037a0
 80047ec:	42f00000 	.word	0x42f00000

080047f0 <VPP_ApplyPresetToSignal>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyPresetToSignal(eAmpSettings_t pPresetEnum)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	4603      	mov	r3, r0
 80047f8:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 80047fa:	79fa      	ldrb	r2, [r7, #7]
 80047fc:	4613      	mov	r3, r2
 80047fe:	00db      	lsls	r3, r3, #3
 8004800:	1a9b      	subs	r3, r3, r2
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	4a10      	ldr	r2, [pc, #64]	; (8004848 <VPP_ApplyPresetToSignal+0x58>)
 8004806:	4413      	add	r3, r2
 8004808:	60fb      	str	r3, [r7, #12]

	// Set the new  amp profile to the SignalChannel object
	SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile = pNextEncPreset;
 800480a:	2000      	movs	r0, #0
 800480c:	f7ff ff7a 	bl	8004704 <SM_GetOutputChannel>
 8004810:	4602      	mov	r2, r0
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

    // set the gain preset
	GO_ApplyPresetToSignal(pNextEncPreset->gain_preset);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	7a1b      	ldrb	r3, [r3, #8]
 800481c:	4618      	mov	r0, r3
 800481e:	f7ff fdad 	bl	800437c <GO_ApplyPresetToSignal>

    // Apply the next amplitude setting to the SignalChannel object
    _ProcessSignalDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	edd3 7a04 	vldr	s15, [r3, #16]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	ed93 7a05 	vldr	s14, [r3, #20]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	8b1b      	ldrh	r3, [r3, #24]
 8004832:	4618      	mov	r0, r3
 8004834:	eef0 0a47 	vmov.f32	s1, s14
 8004838:	eeb0 0a67 	vmov.f32	s0, s15
 800483c:	f000 f834 	bl	80048a8 <_ProcessSignalDataTable>


}
 8004840:	bf00      	nop
 8004842:	3710      	adds	r7, #16
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}
 8004848:	200001e8 	.word	0x200001e8

0800484c <VPP_ApplyPresetToSync>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyPresetToSync(eAmpSettings_t pPresetEnum)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b084      	sub	sp, #16
 8004850:	af00      	add	r7, sp, #0
 8004852:	4603      	mov	r3, r0
 8004854:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 8004856:	79fa      	ldrb	r2, [r7, #7]
 8004858:	4613      	mov	r3, r2
 800485a:	00db      	lsls	r3, r3, #3
 800485c:	1a9b      	subs	r3, r3, r2
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	4a10      	ldr	r2, [pc, #64]	; (80048a4 <VPP_ApplyPresetToSync+0x58>)
 8004862:	4413      	add	r3, r2
 8004864:	60fb      	str	r3, [r7, #12]

	// Set the new VPP Preset to the SyncChannel object
	SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile = pNextEncPreset;
 8004866:	2001      	movs	r0, #1
 8004868:	f7ff ff4c 	bl	8004704 <SM_GetOutputChannel>
 800486c:	4602      	mov	r2, r0
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

	 // set the gain preset
	GO_ApplyPresetToSync(pNextEncPreset->gain_preset);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	7a1b      	ldrb	r3, [r3, #8]
 8004878:	4618      	mov	r0, r3
 800487a:	f7ff fe31 	bl	80044e0 <GO_ApplyPresetToSync>

	// Apply the next amplitude setting to the SyncChannel object
	_ProcessSyncDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	edd3 7a04 	vldr	s15, [r3, #16]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	ed93 7a05 	vldr	s14, [r3, #20]
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	8b1b      	ldrh	r3, [r3, #24]
 800488e:	4618      	mov	r0, r3
 8004890:	eef0 0a47 	vmov.f32	s1, s14
 8004894:	eeb0 0a67 	vmov.f32	s0, s15
 8004898:	f000 f884 	bl	80049a4 <_ProcessSyncDataTable>



}
 800489c:	bf00      	nop
 800489e:	3710      	adds	r7, #16
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	200001e8 	.word	0x200001e8

080048a8 <_ProcessSignalDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSignalDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b088      	sub	sp, #32
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	ed87 0a03 	vstr	s0, [r7, #12]
 80048b2:	edc7 0a02 	vstr	s1, [r7, #8]
 80048b6:	4603      	mov	r3, r0
 80048b8:	80fb      	strh	r3, [r7, #6]
	// copy refer lookup datat table from SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80048ba:	2300      	movs	r3, #0
 80048bc:	61fb      	str	r3, [r7, #28]
 80048be:	e00f      	b.n	80048e0 <_ProcessSignalDataTable+0x38>
	{
		tmpDataTable[i] = SM_GetOutputChannel(SIGNAL_CHANNEL)->ref_lut_data[i];
 80048c0:	2000      	movs	r0, #0
 80048c2:	f7ff ff1f 	bl	8004704 <SM_GetOutputChannel>
 80048c6:	4603      	mov	r3, r0
 80048c8:	685a      	ldr	r2, [r3, #4]
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	4413      	add	r3, r2
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	4933      	ldr	r1, [pc, #204]	; (80049a0 <_ProcessSignalDataTable+0xf8>)
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80048da:	69fb      	ldr	r3, [r7, #28]
 80048dc:	3301      	adds	r3, #1
 80048de:	61fb      	str	r3, [r7, #28]
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	2b77      	cmp	r3, #119	; 0x77
 80048e4:	ddec      	ble.n	80048c0 <_ProcessSignalDataTable+0x18>
	}

	// calculate positive offset coefficient from encoder position
	float pos_offset_coeff = 1;
 80048e6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80048ea:	61bb      	str	r3, [r7, #24]
	if(_encoder_value)
 80048ec:	88fb      	ldrh	r3, [r7, #6]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d008      	beq.n	8004904 <_ProcessSignalDataTable+0x5c>
	{
		pos_offset_coeff = (_encoder_value/4);
 80048f2:	88fb      	ldrh	r3, [r7, #6]
 80048f4:	089b      	lsrs	r3, r3, #2
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	ee07 3a90 	vmov	s15, r3
 80048fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004900:	edc7 7a06 	vstr	s15, [r7, #24]
	}

	// adjust amplitude and offset of lookup table copy
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8004904:	2300      	movs	r3, #0
 8004906:	617b      	str	r3, [r7, #20]
 8004908:	e02e      	b.n	8004968 <_ProcessSignalDataTable+0xc0>
	{
		tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 800490a:	4a25      	ldr	r2, [pc, #148]	; (80049a0 <_ProcessSignalDataTable+0xf8>)
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004912:	ee07 3a90 	vmov	s15, r3
 8004916:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800491a:	edd7 7a03 	vldr	s15, [r7, #12]
 800491e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004922:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004926:	ee17 1a90 	vmov	r1, s15
 800492a:	4a1d      	ldr	r2, [pc, #116]	; (80049a0 <_ProcessSignalDataTable+0xf8>)
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8004932:	4a1b      	ldr	r2, [pc, #108]	; (80049a0 <_ProcessSignalDataTable+0xf8>)
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800493a:	ee07 3a90 	vmov	s15, r3
 800493e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004942:	edd7 7a06 	vldr	s15, [r7, #24]
 8004946:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 800494a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800494e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004952:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004956:	ee17 1a90 	vmov	r1, s15
 800495a:	4a11      	ldr	r2, [pc, #68]	; (80049a0 <_ProcessSignalDataTable+0xf8>)
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	3301      	adds	r3, #1
 8004966:	617b      	str	r3, [r7, #20]
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	2b77      	cmp	r3, #119	; 0x77
 800496c:	ddcd      	ble.n	800490a <_ProcessSignalDataTable+0x62>
	}

	// restore lookup table copy to active lookup table in SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800496e:	2300      	movs	r3, #0
 8004970:	613b      	str	r3, [r7, #16]
 8004972:	e00e      	b.n	8004992 <_ProcessSignalDataTable+0xea>
	{
		SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 8004974:	2000      	movs	r0, #0
 8004976:	f7ff fec5 	bl	8004704 <SM_GetOutputChannel>
 800497a:	4601      	mov	r1, r0
 800497c:	4a08      	ldr	r2, [pc, #32]	; (80049a0 <_ProcessSignalDataTable+0xf8>)
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	3302      	adds	r3, #2
 8004988:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	3301      	adds	r3, #1
 8004990:	613b      	str	r3, [r7, #16]
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	2b77      	cmp	r3, #119	; 0x77
 8004996:	dded      	ble.n	8004974 <_ProcessSignalDataTable+0xcc>
	}
}
 8004998:	bf00      	nop
 800499a:	3720      	adds	r7, #32
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	20002314 	.word	0x20002314

080049a4 <_ProcessSyncDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSyncDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b088      	sub	sp, #32
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	ed87 0a03 	vstr	s0, [r7, #12]
 80049ae:	edc7 0a02 	vstr	s1, [r7, #8]
 80049b2:	4603      	mov	r3, r0
 80049b4:	80fb      	strh	r3, [r7, #6]
	// copy refer lookup datat table from SyncChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80049b6:	2300      	movs	r3, #0
 80049b8:	61fb      	str	r3, [r7, #28]
 80049ba:	e00f      	b.n	80049dc <_ProcessSyncDataTable+0x38>
	{
		tmpDataTable[i] = SM_GetOutputChannel(SYNC_CHANNEL)->ref_lut_data[i];
 80049bc:	2001      	movs	r0, #1
 80049be:	f7ff fea1 	bl	8004704 <SM_GetOutputChannel>
 80049c2:	4603      	mov	r3, r0
 80049c4:	685a      	ldr	r2, [r3, #4]
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	4413      	add	r3, r2
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	4933      	ldr	r1, [pc, #204]	; (8004a9c <_ProcessSyncDataTable+0xf8>)
 80049d0:	69fb      	ldr	r3, [r7, #28]
 80049d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80049d6:	69fb      	ldr	r3, [r7, #28]
 80049d8:	3301      	adds	r3, #1
 80049da:	61fb      	str	r3, [r7, #28]
 80049dc:	69fb      	ldr	r3, [r7, #28]
 80049de:	2b77      	cmp	r3, #119	; 0x77
 80049e0:	ddec      	ble.n	80049bc <_ProcessSyncDataTable+0x18>
	}

	// calculate positive offset coefficient from encoder position
	float pos_offset_coeff = 1;
 80049e2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80049e6:	61bb      	str	r3, [r7, #24]
	if(_encoder_value)
 80049e8:	88fb      	ldrh	r3, [r7, #6]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d008      	beq.n	8004a00 <_ProcessSyncDataTable+0x5c>
	{
		pos_offset_coeff = (_encoder_value/4);
 80049ee:	88fb      	ldrh	r3, [r7, #6]
 80049f0:	089b      	lsrs	r3, r3, #2
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	ee07 3a90 	vmov	s15, r3
 80049f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049fc:	edc7 7a06 	vstr	s15, [r7, #24]
	}

	// adjust amplitude and offset of lookup table copy
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8004a00:	2300      	movs	r3, #0
 8004a02:	617b      	str	r3, [r7, #20]
 8004a04:	e02e      	b.n	8004a64 <_ProcessSyncDataTable+0xc0>
	{

		tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 8004a06:	4a25      	ldr	r2, [pc, #148]	; (8004a9c <_ProcessSyncDataTable+0xf8>)
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a0e:	ee07 3a90 	vmov	s15, r3
 8004a12:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004a16:	edd7 7a03 	vldr	s15, [r7, #12]
 8004a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a22:	ee17 1a90 	vmov	r1, s15
 8004a26:	4a1d      	ldr	r2, [pc, #116]	; (8004a9c <_ProcessSyncDataTable+0xf8>)
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8004a2e:	4a1b      	ldr	r2, [pc, #108]	; (8004a9c <_ProcessSyncDataTable+0xf8>)
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a36:	ee07 3a90 	vmov	s15, r3
 8004a3a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004a3e:	edd7 7a06 	vldr	s15, [r7, #24]
 8004a42:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8004a46:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004a4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a52:	ee17 1a90 	vmov	r1, s15
 8004a56:	4a11      	ldr	r2, [pc, #68]	; (8004a9c <_ProcessSyncDataTable+0xf8>)
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	3301      	adds	r3, #1
 8004a62:	617b      	str	r3, [r7, #20]
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	2b77      	cmp	r3, #119	; 0x77
 8004a68:	ddcd      	ble.n	8004a06 <_ProcessSyncDataTable+0x62>
	}

	// restore lookup table copy to active lookup table in SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	613b      	str	r3, [r7, #16]
 8004a6e:	e00e      	b.n	8004a8e <_ProcessSyncDataTable+0xea>
	{
		SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 8004a70:	2001      	movs	r0, #1
 8004a72:	f7ff fe47 	bl	8004704 <SM_GetOutputChannel>
 8004a76:	4601      	mov	r1, r0
 8004a78:	4a08      	ldr	r2, [pc, #32]	; (8004a9c <_ProcessSyncDataTable+0xf8>)
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	3302      	adds	r3, #2
 8004a84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	613b      	str	r3, [r7, #16]
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	2b77      	cmp	r3, #119	; 0x77
 8004a92:	dded      	ble.n	8004a70 <_ProcessSyncDataTable+0xcc>
	}
}
 8004a94:	bf00      	nop
 8004a96:	3720      	adds	r7, #32
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	20002314 	.word	0x20002314

08004aa0 <VPP_ModifySignalOutput>:

 *	@retval None
 *
 */
void VPP_ModifySignalOutput(uint16_t pEncoderValue)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b082      	sub	sp, #8
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	80fb      	strh	r3, [r7, #6]
	switch(pEncoderValue)
 8004aaa:	88fb      	ldrh	r3, [r7, #6]
 8004aac:	f5b3 7fc3 	cmp.w	r3, #390	; 0x186
 8004ab0:	f200 849a 	bhi.w	80053e8 <VPP_ModifySignalOutput+0x948>
 8004ab4:	a201      	add	r2, pc, #4	; (adr r2, 8004abc <VPP_ModifySignalOutput+0x1c>)
 8004ab6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aba:	bf00      	nop
 8004abc:	080050d9 	.word	0x080050d9
 8004ac0:	080050d9 	.word	0x080050d9
 8004ac4:	080050d9 	.word	0x080050d9
 8004ac8:	080050e1 	.word	0x080050e1
 8004acc:	080050e1 	.word	0x080050e1
 8004ad0:	080050e1 	.word	0x080050e1
 8004ad4:	080050e1 	.word	0x080050e1
 8004ad8:	080050e9 	.word	0x080050e9
 8004adc:	080050e9 	.word	0x080050e9
 8004ae0:	080050e9 	.word	0x080050e9
 8004ae4:	080050e9 	.word	0x080050e9
 8004ae8:	080050f1 	.word	0x080050f1
 8004aec:	080050f1 	.word	0x080050f1
 8004af0:	080050f1 	.word	0x080050f1
 8004af4:	080050f1 	.word	0x080050f1
 8004af8:	080050f9 	.word	0x080050f9
 8004afc:	080050f9 	.word	0x080050f9
 8004b00:	080050f9 	.word	0x080050f9
 8004b04:	080050f9 	.word	0x080050f9
 8004b08:	08005101 	.word	0x08005101
 8004b0c:	08005101 	.word	0x08005101
 8004b10:	08005101 	.word	0x08005101
 8004b14:	08005101 	.word	0x08005101
 8004b18:	08005109 	.word	0x08005109
 8004b1c:	08005109 	.word	0x08005109
 8004b20:	08005109 	.word	0x08005109
 8004b24:	08005109 	.word	0x08005109
 8004b28:	08005111 	.word	0x08005111
 8004b2c:	08005111 	.word	0x08005111
 8004b30:	08005111 	.word	0x08005111
 8004b34:	08005111 	.word	0x08005111
 8004b38:	08005119 	.word	0x08005119
 8004b3c:	08005119 	.word	0x08005119
 8004b40:	08005119 	.word	0x08005119
 8004b44:	08005119 	.word	0x08005119
 8004b48:	08005121 	.word	0x08005121
 8004b4c:	08005121 	.word	0x08005121
 8004b50:	08005121 	.word	0x08005121
 8004b54:	08005121 	.word	0x08005121
 8004b58:	08005129 	.word	0x08005129
 8004b5c:	08005129 	.word	0x08005129
 8004b60:	08005129 	.word	0x08005129
 8004b64:	08005129 	.word	0x08005129
 8004b68:	08005131 	.word	0x08005131
 8004b6c:	08005131 	.word	0x08005131
 8004b70:	08005131 	.word	0x08005131
 8004b74:	08005131 	.word	0x08005131
 8004b78:	08005139 	.word	0x08005139
 8004b7c:	08005139 	.word	0x08005139
 8004b80:	08005139 	.word	0x08005139
 8004b84:	08005139 	.word	0x08005139
 8004b88:	08005141 	.word	0x08005141
 8004b8c:	08005141 	.word	0x08005141
 8004b90:	08005141 	.word	0x08005141
 8004b94:	08005141 	.word	0x08005141
 8004b98:	08005149 	.word	0x08005149
 8004b9c:	08005149 	.word	0x08005149
 8004ba0:	08005149 	.word	0x08005149
 8004ba4:	08005149 	.word	0x08005149
 8004ba8:	08005151 	.word	0x08005151
 8004bac:	08005151 	.word	0x08005151
 8004bb0:	08005151 	.word	0x08005151
 8004bb4:	08005151 	.word	0x08005151
 8004bb8:	08005159 	.word	0x08005159
 8004bbc:	08005159 	.word	0x08005159
 8004bc0:	08005159 	.word	0x08005159
 8004bc4:	08005159 	.word	0x08005159
 8004bc8:	08005161 	.word	0x08005161
 8004bcc:	08005161 	.word	0x08005161
 8004bd0:	08005161 	.word	0x08005161
 8004bd4:	08005161 	.word	0x08005161
 8004bd8:	08005169 	.word	0x08005169
 8004bdc:	08005169 	.word	0x08005169
 8004be0:	08005169 	.word	0x08005169
 8004be4:	08005169 	.word	0x08005169
 8004be8:	08005171 	.word	0x08005171
 8004bec:	08005171 	.word	0x08005171
 8004bf0:	08005171 	.word	0x08005171
 8004bf4:	08005171 	.word	0x08005171
 8004bf8:	08005179 	.word	0x08005179
 8004bfc:	08005179 	.word	0x08005179
 8004c00:	08005179 	.word	0x08005179
 8004c04:	08005179 	.word	0x08005179
 8004c08:	08005181 	.word	0x08005181
 8004c0c:	08005181 	.word	0x08005181
 8004c10:	08005181 	.word	0x08005181
 8004c14:	08005181 	.word	0x08005181
 8004c18:	08005189 	.word	0x08005189
 8004c1c:	08005189 	.word	0x08005189
 8004c20:	08005189 	.word	0x08005189
 8004c24:	08005189 	.word	0x08005189
 8004c28:	08005191 	.word	0x08005191
 8004c2c:	08005191 	.word	0x08005191
 8004c30:	08005191 	.word	0x08005191
 8004c34:	08005191 	.word	0x08005191
 8004c38:	08005199 	.word	0x08005199
 8004c3c:	08005199 	.word	0x08005199
 8004c40:	08005199 	.word	0x08005199
 8004c44:	08005199 	.word	0x08005199
 8004c48:	080051a1 	.word	0x080051a1
 8004c4c:	080051a1 	.word	0x080051a1
 8004c50:	080051a1 	.word	0x080051a1
 8004c54:	080051a1 	.word	0x080051a1
 8004c58:	080051a9 	.word	0x080051a9
 8004c5c:	080051a9 	.word	0x080051a9
 8004c60:	080051a9 	.word	0x080051a9
 8004c64:	080051a9 	.word	0x080051a9
 8004c68:	080051b1 	.word	0x080051b1
 8004c6c:	080051b1 	.word	0x080051b1
 8004c70:	080051b1 	.word	0x080051b1
 8004c74:	080051b1 	.word	0x080051b1
 8004c78:	080051b9 	.word	0x080051b9
 8004c7c:	080051b9 	.word	0x080051b9
 8004c80:	080051b9 	.word	0x080051b9
 8004c84:	080051b9 	.word	0x080051b9
 8004c88:	080051c1 	.word	0x080051c1
 8004c8c:	080051c1 	.word	0x080051c1
 8004c90:	080051c1 	.word	0x080051c1
 8004c94:	080051c1 	.word	0x080051c1
 8004c98:	080051c9 	.word	0x080051c9
 8004c9c:	080051c9 	.word	0x080051c9
 8004ca0:	080051c9 	.word	0x080051c9
 8004ca4:	080051c9 	.word	0x080051c9
 8004ca8:	080051d1 	.word	0x080051d1
 8004cac:	080051d1 	.word	0x080051d1
 8004cb0:	080051d1 	.word	0x080051d1
 8004cb4:	080051d1 	.word	0x080051d1
 8004cb8:	080051d9 	.word	0x080051d9
 8004cbc:	080051d9 	.word	0x080051d9
 8004cc0:	080051d9 	.word	0x080051d9
 8004cc4:	080051d9 	.word	0x080051d9
 8004cc8:	080051e1 	.word	0x080051e1
 8004ccc:	080051e1 	.word	0x080051e1
 8004cd0:	080051e1 	.word	0x080051e1
 8004cd4:	080051e1 	.word	0x080051e1
 8004cd8:	080051e9 	.word	0x080051e9
 8004cdc:	080051e9 	.word	0x080051e9
 8004ce0:	080051e9 	.word	0x080051e9
 8004ce4:	080051e9 	.word	0x080051e9
 8004ce8:	080051f1 	.word	0x080051f1
 8004cec:	080051f1 	.word	0x080051f1
 8004cf0:	080051f1 	.word	0x080051f1
 8004cf4:	080051f1 	.word	0x080051f1
 8004cf8:	080051f9 	.word	0x080051f9
 8004cfc:	080051f9 	.word	0x080051f9
 8004d00:	080051f9 	.word	0x080051f9
 8004d04:	080051f9 	.word	0x080051f9
 8004d08:	08005201 	.word	0x08005201
 8004d0c:	08005201 	.word	0x08005201
 8004d10:	08005201 	.word	0x08005201
 8004d14:	08005201 	.word	0x08005201
 8004d18:	08005209 	.word	0x08005209
 8004d1c:	08005209 	.word	0x08005209
 8004d20:	08005209 	.word	0x08005209
 8004d24:	08005209 	.word	0x08005209
 8004d28:	08005211 	.word	0x08005211
 8004d2c:	08005211 	.word	0x08005211
 8004d30:	08005211 	.word	0x08005211
 8004d34:	08005211 	.word	0x08005211
 8004d38:	08005219 	.word	0x08005219
 8004d3c:	08005219 	.word	0x08005219
 8004d40:	08005219 	.word	0x08005219
 8004d44:	08005219 	.word	0x08005219
 8004d48:	08005221 	.word	0x08005221
 8004d4c:	08005221 	.word	0x08005221
 8004d50:	08005221 	.word	0x08005221
 8004d54:	08005221 	.word	0x08005221
 8004d58:	08005229 	.word	0x08005229
 8004d5c:	08005229 	.word	0x08005229
 8004d60:	08005229 	.word	0x08005229
 8004d64:	08005229 	.word	0x08005229
 8004d68:	08005231 	.word	0x08005231
 8004d6c:	08005231 	.word	0x08005231
 8004d70:	08005231 	.word	0x08005231
 8004d74:	08005231 	.word	0x08005231
 8004d78:	08005239 	.word	0x08005239
 8004d7c:	08005239 	.word	0x08005239
 8004d80:	08005239 	.word	0x08005239
 8004d84:	08005239 	.word	0x08005239
 8004d88:	08005241 	.word	0x08005241
 8004d8c:	08005241 	.word	0x08005241
 8004d90:	08005241 	.word	0x08005241
 8004d94:	08005241 	.word	0x08005241
 8004d98:	08005249 	.word	0x08005249
 8004d9c:	08005249 	.word	0x08005249
 8004da0:	08005249 	.word	0x08005249
 8004da4:	08005249 	.word	0x08005249
 8004da8:	08005251 	.word	0x08005251
 8004dac:	08005251 	.word	0x08005251
 8004db0:	08005251 	.word	0x08005251
 8004db4:	08005251 	.word	0x08005251
 8004db8:	08005259 	.word	0x08005259
 8004dbc:	08005259 	.word	0x08005259
 8004dc0:	08005259 	.word	0x08005259
 8004dc4:	08005259 	.word	0x08005259
 8004dc8:	08005261 	.word	0x08005261
 8004dcc:	08005261 	.word	0x08005261
 8004dd0:	08005261 	.word	0x08005261
 8004dd4:	08005261 	.word	0x08005261
 8004dd8:	08005269 	.word	0x08005269
 8004ddc:	08005269 	.word	0x08005269
 8004de0:	08005269 	.word	0x08005269
 8004de4:	08005269 	.word	0x08005269
 8004de8:	08005271 	.word	0x08005271
 8004dec:	08005271 	.word	0x08005271
 8004df0:	08005271 	.word	0x08005271
 8004df4:	08005271 	.word	0x08005271
 8004df8:	08005279 	.word	0x08005279
 8004dfc:	08005279 	.word	0x08005279
 8004e00:	08005279 	.word	0x08005279
 8004e04:	08005279 	.word	0x08005279
 8004e08:	08005281 	.word	0x08005281
 8004e0c:	08005281 	.word	0x08005281
 8004e10:	08005281 	.word	0x08005281
 8004e14:	08005281 	.word	0x08005281
 8004e18:	08005289 	.word	0x08005289
 8004e1c:	08005289 	.word	0x08005289
 8004e20:	08005289 	.word	0x08005289
 8004e24:	08005289 	.word	0x08005289
 8004e28:	08005291 	.word	0x08005291
 8004e2c:	08005291 	.word	0x08005291
 8004e30:	08005291 	.word	0x08005291
 8004e34:	08005291 	.word	0x08005291
 8004e38:	08005299 	.word	0x08005299
 8004e3c:	08005299 	.word	0x08005299
 8004e40:	08005299 	.word	0x08005299
 8004e44:	08005299 	.word	0x08005299
 8004e48:	080052a1 	.word	0x080052a1
 8004e4c:	080052a1 	.word	0x080052a1
 8004e50:	080052a1 	.word	0x080052a1
 8004e54:	080052a1 	.word	0x080052a1
 8004e58:	080052a9 	.word	0x080052a9
 8004e5c:	080052a9 	.word	0x080052a9
 8004e60:	080052a9 	.word	0x080052a9
 8004e64:	080052a9 	.word	0x080052a9
 8004e68:	080052b1 	.word	0x080052b1
 8004e6c:	080052b1 	.word	0x080052b1
 8004e70:	080052b1 	.word	0x080052b1
 8004e74:	080052b1 	.word	0x080052b1
 8004e78:	080052b9 	.word	0x080052b9
 8004e7c:	080052b9 	.word	0x080052b9
 8004e80:	080052b9 	.word	0x080052b9
 8004e84:	080052b9 	.word	0x080052b9
 8004e88:	080052c1 	.word	0x080052c1
 8004e8c:	080052c1 	.word	0x080052c1
 8004e90:	080052c1 	.word	0x080052c1
 8004e94:	080052c1 	.word	0x080052c1
 8004e98:	080052c9 	.word	0x080052c9
 8004e9c:	080052c9 	.word	0x080052c9
 8004ea0:	080052c9 	.word	0x080052c9
 8004ea4:	080052c9 	.word	0x080052c9
 8004ea8:	080052d1 	.word	0x080052d1
 8004eac:	080052d1 	.word	0x080052d1
 8004eb0:	080052d1 	.word	0x080052d1
 8004eb4:	080052d1 	.word	0x080052d1
 8004eb8:	080052d9 	.word	0x080052d9
 8004ebc:	080052d9 	.word	0x080052d9
 8004ec0:	080052d9 	.word	0x080052d9
 8004ec4:	080052d9 	.word	0x080052d9
 8004ec8:	080052e1 	.word	0x080052e1
 8004ecc:	080052e1 	.word	0x080052e1
 8004ed0:	080052e1 	.word	0x080052e1
 8004ed4:	080052e1 	.word	0x080052e1
 8004ed8:	080052e9 	.word	0x080052e9
 8004edc:	080052e9 	.word	0x080052e9
 8004ee0:	080052e9 	.word	0x080052e9
 8004ee4:	080052e9 	.word	0x080052e9
 8004ee8:	080052f1 	.word	0x080052f1
 8004eec:	080052f1 	.word	0x080052f1
 8004ef0:	080052f1 	.word	0x080052f1
 8004ef4:	080052f1 	.word	0x080052f1
 8004ef8:	080052f9 	.word	0x080052f9
 8004efc:	080052f9 	.word	0x080052f9
 8004f00:	080052f9 	.word	0x080052f9
 8004f04:	080052f9 	.word	0x080052f9
 8004f08:	08005301 	.word	0x08005301
 8004f0c:	08005301 	.word	0x08005301
 8004f10:	08005301 	.word	0x08005301
 8004f14:	08005301 	.word	0x08005301
 8004f18:	08005309 	.word	0x08005309
 8004f1c:	08005309 	.word	0x08005309
 8004f20:	08005309 	.word	0x08005309
 8004f24:	08005309 	.word	0x08005309
 8004f28:	08005311 	.word	0x08005311
 8004f2c:	08005311 	.word	0x08005311
 8004f30:	08005311 	.word	0x08005311
 8004f34:	08005311 	.word	0x08005311
 8004f38:	08005319 	.word	0x08005319
 8004f3c:	08005319 	.word	0x08005319
 8004f40:	08005319 	.word	0x08005319
 8004f44:	08005319 	.word	0x08005319
 8004f48:	08005321 	.word	0x08005321
 8004f4c:	08005321 	.word	0x08005321
 8004f50:	08005321 	.word	0x08005321
 8004f54:	08005321 	.word	0x08005321
 8004f58:	08005329 	.word	0x08005329
 8004f5c:	08005329 	.word	0x08005329
 8004f60:	08005329 	.word	0x08005329
 8004f64:	08005329 	.word	0x08005329
 8004f68:	08005331 	.word	0x08005331
 8004f6c:	08005331 	.word	0x08005331
 8004f70:	08005331 	.word	0x08005331
 8004f74:	08005331 	.word	0x08005331
 8004f78:	08005339 	.word	0x08005339
 8004f7c:	08005339 	.word	0x08005339
 8004f80:	08005339 	.word	0x08005339
 8004f84:	08005339 	.word	0x08005339
 8004f88:	08005341 	.word	0x08005341
 8004f8c:	08005341 	.word	0x08005341
 8004f90:	08005341 	.word	0x08005341
 8004f94:	08005341 	.word	0x08005341
 8004f98:	08005349 	.word	0x08005349
 8004f9c:	08005349 	.word	0x08005349
 8004fa0:	08005349 	.word	0x08005349
 8004fa4:	08005349 	.word	0x08005349
 8004fa8:	08005351 	.word	0x08005351
 8004fac:	08005351 	.word	0x08005351
 8004fb0:	08005351 	.word	0x08005351
 8004fb4:	08005351 	.word	0x08005351
 8004fb8:	08005359 	.word	0x08005359
 8004fbc:	08005359 	.word	0x08005359
 8004fc0:	08005359 	.word	0x08005359
 8004fc4:	08005359 	.word	0x08005359
 8004fc8:	08005361 	.word	0x08005361
 8004fcc:	08005361 	.word	0x08005361
 8004fd0:	08005361 	.word	0x08005361
 8004fd4:	08005361 	.word	0x08005361
 8004fd8:	08005369 	.word	0x08005369
 8004fdc:	08005369 	.word	0x08005369
 8004fe0:	08005369 	.word	0x08005369
 8004fe4:	08005369 	.word	0x08005369
 8004fe8:	08005371 	.word	0x08005371
 8004fec:	08005371 	.word	0x08005371
 8004ff0:	08005371 	.word	0x08005371
 8004ff4:	08005371 	.word	0x08005371
 8004ff8:	08005379 	.word	0x08005379
 8004ffc:	08005379 	.word	0x08005379
 8005000:	08005379 	.word	0x08005379
 8005004:	08005379 	.word	0x08005379
 8005008:	08005381 	.word	0x08005381
 800500c:	08005381 	.word	0x08005381
 8005010:	08005381 	.word	0x08005381
 8005014:	08005381 	.word	0x08005381
 8005018:	08005389 	.word	0x08005389
 800501c:	08005389 	.word	0x08005389
 8005020:	08005389 	.word	0x08005389
 8005024:	08005389 	.word	0x08005389
 8005028:	08005391 	.word	0x08005391
 800502c:	08005391 	.word	0x08005391
 8005030:	08005391 	.word	0x08005391
 8005034:	08005391 	.word	0x08005391
 8005038:	08005399 	.word	0x08005399
 800503c:	08005399 	.word	0x08005399
 8005040:	08005399 	.word	0x08005399
 8005044:	08005399 	.word	0x08005399
 8005048:	080053a1 	.word	0x080053a1
 800504c:	080053a1 	.word	0x080053a1
 8005050:	080053a1 	.word	0x080053a1
 8005054:	080053a1 	.word	0x080053a1
 8005058:	080053a9 	.word	0x080053a9
 800505c:	080053a9 	.word	0x080053a9
 8005060:	080053a9 	.word	0x080053a9
 8005064:	080053a9 	.word	0x080053a9
 8005068:	080053b1 	.word	0x080053b1
 800506c:	080053b1 	.word	0x080053b1
 8005070:	080053b1 	.word	0x080053b1
 8005074:	080053b1 	.word	0x080053b1
 8005078:	080053b9 	.word	0x080053b9
 800507c:	080053b9 	.word	0x080053b9
 8005080:	080053b9 	.word	0x080053b9
 8005084:	080053b9 	.word	0x080053b9
 8005088:	080053c1 	.word	0x080053c1
 800508c:	080053c1 	.word	0x080053c1
 8005090:	080053c1 	.word	0x080053c1
 8005094:	080053c1 	.word	0x080053c1
 8005098:	080053c9 	.word	0x080053c9
 800509c:	080053c9 	.word	0x080053c9
 80050a0:	080053c9 	.word	0x080053c9
 80050a4:	080053c9 	.word	0x080053c9
 80050a8:	080053d1 	.word	0x080053d1
 80050ac:	080053d1 	.word	0x080053d1
 80050b0:	080053d1 	.word	0x080053d1
 80050b4:	080053d1 	.word	0x080053d1
 80050b8:	080053d9 	.word	0x080053d9
 80050bc:	080053d9 	.word	0x080053d9
 80050c0:	080053d9 	.word	0x080053d9
 80050c4:	080053d9 	.word	0x080053d9
 80050c8:	080053e1 	.word	0x080053e1
 80050cc:	080053e1 	.word	0x080053e1
 80050d0:	080053e1 	.word	0x080053e1
 80050d4:	080053e1 	.word	0x080053e1
	{
		case 0	:
		case 1	:
		case 2	:
			VPP_ApplyPresetToSignal( VPP01 );
 80050d8:	2000      	movs	r0, #0
 80050da:	f7ff fb89 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80050de:	e184      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 3	:
		case 4	:
		case 5	:
		case 6	:
			VPP_ApplyPresetToSignal( VPP02	);
 80050e0:	2001      	movs	r0, #1
 80050e2:	f7ff fb85 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80050e6:	e180      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 7	:
		case 8	:
		case 9	:
		case 10	:
			VPP_ApplyPresetToSignal( VPP03	);
 80050e8:	2002      	movs	r0, #2
 80050ea:	f7ff fb81 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80050ee:	e17c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 11	:
		case 12	:
		case 13	:
		case 14	:
			VPP_ApplyPresetToSignal( VPP04	);
 80050f0:	2003      	movs	r0, #3
 80050f2:	f7ff fb7d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80050f6:	e178      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 15	:
		case 16	:
		case 17	:
		case 18	:
			VPP_ApplyPresetToSignal( VPP05	);
 80050f8:	2004      	movs	r0, #4
 80050fa:	f7ff fb79 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80050fe:	e174      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 19	:
		case 20	:
		case 21	:
		case 22	:
			VPP_ApplyPresetToSignal( VPP06	);
 8005100:	2005      	movs	r0, #5
 8005102:	f7ff fb75 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005106:	e170      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 23	:
		case 24	:
		case 25	:
		case 26	:
			VPP_ApplyPresetToSignal( VPP07	);
 8005108:	2006      	movs	r0, #6
 800510a:	f7ff fb71 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800510e:	e16c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 27	:
		case 28	:
		case 29	:
		case 30	:
			VPP_ApplyPresetToSignal( VPP08	);
 8005110:	2007      	movs	r0, #7
 8005112:	f7ff fb6d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005116:	e168      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 31	:
		case 32	:
		case 33	:
		case 34	:
			VPP_ApplyPresetToSignal( VPP09	);
 8005118:	2008      	movs	r0, #8
 800511a:	f7ff fb69 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800511e:	e164      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 35	:
		case 36	:
		case 37	:
		case 38	:
			VPP_ApplyPresetToSignal( VPP10	);
 8005120:	2009      	movs	r0, #9
 8005122:	f7ff fb65 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005126:	e160      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 39	:
		case 40	:
		case 41	:
		case 42	:
			VPP_ApplyPresetToSignal( VPP11	);
 8005128:	200a      	movs	r0, #10
 800512a:	f7ff fb61 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800512e:	e15c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 43	:
		case 44	:
		case 45	:
		case 46	:
			VPP_ApplyPresetToSignal( VPP12	);
 8005130:	200b      	movs	r0, #11
 8005132:	f7ff fb5d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005136:	e158      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 47	:
		case 48	:
		case 49	:
		case 50	:
			VPP_ApplyPresetToSignal( VPP13	);
 8005138:	200c      	movs	r0, #12
 800513a:	f7ff fb59 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800513e:	e154      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 51	:
		case 52	:
		case 53	:
		case 54	:
			VPP_ApplyPresetToSignal( VPP14	);
 8005140:	200d      	movs	r0, #13
 8005142:	f7ff fb55 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005146:	e150      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 55	:
		case 56	:
		case 57	:
		case 58	:
			VPP_ApplyPresetToSignal( VPP15	);
 8005148:	200e      	movs	r0, #14
 800514a:	f7ff fb51 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800514e:	e14c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 59	:
		case 60	:
		case 61	:
		case 62	:
			VPP_ApplyPresetToSignal( VPP16	);
 8005150:	200f      	movs	r0, #15
 8005152:	f7ff fb4d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005156:	e148      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 63	:
		case 64	:
		case 65	:
		case 66	:
			VPP_ApplyPresetToSignal( VPP17	);
 8005158:	2010      	movs	r0, #16
 800515a:	f7ff fb49 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800515e:	e144      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 67	:
		case 68	:
		case 69	:
		case 70	:
			VPP_ApplyPresetToSignal( VPP18	);
 8005160:	2011      	movs	r0, #17
 8005162:	f7ff fb45 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005166:	e140      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 71	:
		case 72	:
		case 73	:
		case 74	:
			VPP_ApplyPresetToSignal( VPP19	);
 8005168:	2012      	movs	r0, #18
 800516a:	f7ff fb41 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800516e:	e13c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 75	:
		case 76	:
		case 77	:
		case 78	:
			VPP_ApplyPresetToSignal( VPP20	);
 8005170:	2013      	movs	r0, #19
 8005172:	f7ff fb3d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005176:	e138      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 79	:
		case 80	:
		case 81	:
		case 82	:
			VPP_ApplyPresetToSignal( VPP21	);
 8005178:	2014      	movs	r0, #20
 800517a:	f7ff fb39 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800517e:	e134      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 83	:
		case 84	:
		case 85	:
		case 86	:
			VPP_ApplyPresetToSignal( VPP22	);
 8005180:	2015      	movs	r0, #21
 8005182:	f7ff fb35 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005186:	e130      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 87	:
		case 88	:
		case 89	:
		case 90	:
			VPP_ApplyPresetToSignal( VPP23	);
 8005188:	2016      	movs	r0, #22
 800518a:	f7ff fb31 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800518e:	e12c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 91	:
		case 92	:
		case 93	:
		case 94	:
			VPP_ApplyPresetToSignal( VPP24	);
 8005190:	2017      	movs	r0, #23
 8005192:	f7ff fb2d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005196:	e128      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 95	:
		case 96	:
		case 97	:
		case 98	:
			VPP_ApplyPresetToSignal( VPP25	);
 8005198:	2018      	movs	r0, #24
 800519a:	f7ff fb29 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800519e:	e124      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 99		:
		case 100	:
		case 101	:
		case 102	:
			VPP_ApplyPresetToSignal( VPP26	);
 80051a0:	2019      	movs	r0, #25
 80051a2:	f7ff fb25 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80051a6:	e120      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 103	:
		case 104	:
		case 105	:
		case 106	:
			VPP_ApplyPresetToSignal( VPP27	);
 80051a8:	201a      	movs	r0, #26
 80051aa:	f7ff fb21 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80051ae:	e11c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 107	:
		case 108	:
		case 109	:
		case 110	:
			VPP_ApplyPresetToSignal( VPP28	);
 80051b0:	201b      	movs	r0, #27
 80051b2:	f7ff fb1d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80051b6:	e118      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 111	:
		case 112	:
		case 113	:
		case 114	:
			VPP_ApplyPresetToSignal( VPP29	);
 80051b8:	201c      	movs	r0, #28
 80051ba:	f7ff fb19 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80051be:	e114      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 115	:
		case 116	:
		case 117	:
		case 118	:
			VPP_ApplyPresetToSignal( VPP30	);
 80051c0:	201d      	movs	r0, #29
 80051c2:	f7ff fb15 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80051c6:	e110      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 119	:
		case 120	:
		case 121	:
		case 122	:
			VPP_ApplyPresetToSignal( VPP31	);
 80051c8:	201e      	movs	r0, #30
 80051ca:	f7ff fb11 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80051ce:	e10c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 123	:
		case 124	:
		case 125	:
		case 126	:
			VPP_ApplyPresetToSignal( VPP32	);
 80051d0:	201f      	movs	r0, #31
 80051d2:	f7ff fb0d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80051d6:	e108      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 127	:
		case 128	:
		case 129	:
		case 130	:
			VPP_ApplyPresetToSignal( VPP33	);
 80051d8:	2020      	movs	r0, #32
 80051da:	f7ff fb09 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80051de:	e104      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 131	:
		case 132	:
		case 133	:
		case 134	:
			VPP_ApplyPresetToSignal( VPP34	);
 80051e0:	2021      	movs	r0, #33	; 0x21
 80051e2:	f7ff fb05 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80051e6:	e100      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 135	:
		case 136	:
		case 137	:
		case 138	:
			VPP_ApplyPresetToSignal( VPP35	);
 80051e8:	2022      	movs	r0, #34	; 0x22
 80051ea:	f7ff fb01 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80051ee:	e0fc      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 139	:
		case 140	:
		case 141	:
		case 142	:
			VPP_ApplyPresetToSignal( VPP36	);
 80051f0:	2023      	movs	r0, #35	; 0x23
 80051f2:	f7ff fafd 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80051f6:	e0f8      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 143	:
		case 144	:
		case 145	:
		case 146	:
			VPP_ApplyPresetToSignal( VPP37	);
 80051f8:	2024      	movs	r0, #36	; 0x24
 80051fa:	f7ff faf9 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80051fe:	e0f4      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 147	:
		case 148	:
		case 149	:
		case 150	:
			VPP_ApplyPresetToSignal( VPP38	);
 8005200:	2025      	movs	r0, #37	; 0x25
 8005202:	f7ff faf5 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005206:	e0f0      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 151	:
		case 152	:
		case 153	:
		case 154	:
			VPP_ApplyPresetToSignal( VPP39	);
 8005208:	2026      	movs	r0, #38	; 0x26
 800520a:	f7ff faf1 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800520e:	e0ec      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 155	:
		case 156	:
		case 157	:
		case 158	:
			VPP_ApplyPresetToSignal( VPP40	);
 8005210:	2027      	movs	r0, #39	; 0x27
 8005212:	f7ff faed 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005216:	e0e8      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 159	:
		case 160	:
		case 161	:
		case 162	:
			VPP_ApplyPresetToSignal( VPP41	);
 8005218:	2028      	movs	r0, #40	; 0x28
 800521a:	f7ff fae9 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800521e:	e0e4      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 163	:
		case 164	:
		case 165	:
		case 166	:
			VPP_ApplyPresetToSignal( VPP42	);
 8005220:	2029      	movs	r0, #41	; 0x29
 8005222:	f7ff fae5 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005226:	e0e0      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 167	:
		case 168	:
		case 169	:
		case 170	:
			VPP_ApplyPresetToSignal( VPP43	);
 8005228:	202a      	movs	r0, #42	; 0x2a
 800522a:	f7ff fae1 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800522e:	e0dc      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 171	:
		case 172	:
		case 173	:
		case 174	:
			VPP_ApplyPresetToSignal( VPP44	);
 8005230:	202b      	movs	r0, #43	; 0x2b
 8005232:	f7ff fadd 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005236:	e0d8      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 175	:
		case 176	:
		case 177	:
		case 178	:
			VPP_ApplyPresetToSignal( VPP45	);
 8005238:	202c      	movs	r0, #44	; 0x2c
 800523a:	f7ff fad9 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800523e:	e0d4      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 179	:
		case 180	:
		case 181	:
		case 182	:
			VPP_ApplyPresetToSignal( VPP46	);
 8005240:	202d      	movs	r0, #45	; 0x2d
 8005242:	f7ff fad5 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005246:	e0d0      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 183	:
		case 184	:
		case 185	:
		case 186	:
			VPP_ApplyPresetToSignal( VPP47	);
 8005248:	202e      	movs	r0, #46	; 0x2e
 800524a:	f7ff fad1 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800524e:	e0cc      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 187	:
		case 188	:
		case 189	:
		case 190	:
			VPP_ApplyPresetToSignal( VPP48	);
 8005250:	202f      	movs	r0, #47	; 0x2f
 8005252:	f7ff facd 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005256:	e0c8      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 191	:
		case 192	:
		case 193	:
		case 194	:
			VPP_ApplyPresetToSignal( VPP49	);
 8005258:	2030      	movs	r0, #48	; 0x30
 800525a:	f7ff fac9 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800525e:	e0c4      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 195	:
		case 196	:
		case 197	:
		case 198	:
			VPP_ApplyPresetToSignal( VPP50	);
 8005260:	2031      	movs	r0, #49	; 0x31
 8005262:	f7ff fac5 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005266:	e0c0      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 199	:
		case 200	:
		case 201	:
		case 202	:
			VPP_ApplyPresetToSignal( VPP51	);
 8005268:	2032      	movs	r0, #50	; 0x32
 800526a:	f7ff fac1 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800526e:	e0bc      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 203	:
		case 204	:
		case 205	:
		case 206	:
			VPP_ApplyPresetToSignal( VPP52	);
 8005270:	2033      	movs	r0, #51	; 0x33
 8005272:	f7ff fabd 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005276:	e0b8      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 207	:
		case 208	:
		case 209	:
		case 210	:
			VPP_ApplyPresetToSignal( VPP53	);
 8005278:	2034      	movs	r0, #52	; 0x34
 800527a:	f7ff fab9 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800527e:	e0b4      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 211	:
		case 212	:
		case 213	:
		case 214	:
			VPP_ApplyPresetToSignal( VPP54	);
 8005280:	2035      	movs	r0, #53	; 0x35
 8005282:	f7ff fab5 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005286:	e0b0      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 215	:
		case 216	:
		case 217	:
		case 218	:
			VPP_ApplyPresetToSignal( VPP55	);
 8005288:	2036      	movs	r0, #54	; 0x36
 800528a:	f7ff fab1 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800528e:	e0ac      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 219	:
		case 220	:
		case 221	:
		case 222	:
			VPP_ApplyPresetToSignal( VPP56	);
 8005290:	2037      	movs	r0, #55	; 0x37
 8005292:	f7ff faad 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005296:	e0a8      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 223	:
		case 224	:
		case 225	:
		case 226	:
			VPP_ApplyPresetToSignal( VPP57	);
 8005298:	2038      	movs	r0, #56	; 0x38
 800529a:	f7ff faa9 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800529e:	e0a4      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 227	:
		case 228	:
		case 229	:
		case 230	:
			VPP_ApplyPresetToSignal( VPP58	);
 80052a0:	2039      	movs	r0, #57	; 0x39
 80052a2:	f7ff faa5 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80052a6:	e0a0      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 231	:
		case 232	:
		case 233	:
		case 234	:
			VPP_ApplyPresetToSignal( VPP59	);
 80052a8:	203a      	movs	r0, #58	; 0x3a
 80052aa:	f7ff faa1 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80052ae:	e09c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 235	:
		case 236	:
		case 237	:
		case 238	:
			VPP_ApplyPresetToSignal( VPP60	);
 80052b0:	203b      	movs	r0, #59	; 0x3b
 80052b2:	f7ff fa9d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80052b6:	e098      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 239	:
		case 240	:
		case 241	:
		case 242	:
			VPP_ApplyPresetToSignal( VPP61	);
 80052b8:	203c      	movs	r0, #60	; 0x3c
 80052ba:	f7ff fa99 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80052be:	e094      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 243	:
		case 244	:
		case 245	:
		case 246	:
			VPP_ApplyPresetToSignal( VPP62	);
 80052c0:	203d      	movs	r0, #61	; 0x3d
 80052c2:	f7ff fa95 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80052c6:	e090      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 247	:
		case 248	:
		case 249	:
		case 250	:
			VPP_ApplyPresetToSignal( VPP63	);
 80052c8:	203e      	movs	r0, #62	; 0x3e
 80052ca:	f7ff fa91 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80052ce:	e08c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 251	:
		case 252	:
		case 253	:
		case 254	:
			VPP_ApplyPresetToSignal( VPP64	);
 80052d0:	203f      	movs	r0, #63	; 0x3f
 80052d2:	f7ff fa8d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80052d6:	e088      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 255	:
		case 256	:
		case 257	:
		case 258	:
			VPP_ApplyPresetToSignal( VPP65	);
 80052d8:	2040      	movs	r0, #64	; 0x40
 80052da:	f7ff fa89 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80052de:	e084      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 259	:
		case 260	:
		case 261	:
		case 262	:
			VPP_ApplyPresetToSignal( VPP66	);
 80052e0:	2041      	movs	r0, #65	; 0x41
 80052e2:	f7ff fa85 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80052e6:	e080      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 263	:
		case 264	:
		case 265	:
		case 266	:
			VPP_ApplyPresetToSignal( VPP67	);
 80052e8:	2042      	movs	r0, #66	; 0x42
 80052ea:	f7ff fa81 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80052ee:	e07c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 267	:
		case 268	:
		case 269	:
		case 270	:
			VPP_ApplyPresetToSignal( VPP68	);
 80052f0:	2043      	movs	r0, #67	; 0x43
 80052f2:	f7ff fa7d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80052f6:	e078      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 271	:
		case 272	:
		case 273	:
		case 274	:
			VPP_ApplyPresetToSignal( VPP69	);
 80052f8:	2044      	movs	r0, #68	; 0x44
 80052fa:	f7ff fa79 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80052fe:	e074      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 275	:
		case 276	:
		case 277	:
		case 278	:
			VPP_ApplyPresetToSignal( VPP70	);
 8005300:	2045      	movs	r0, #69	; 0x45
 8005302:	f7ff fa75 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005306:	e070      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 279	:
		case 280	:
		case 281	:
		case 282	:
			VPP_ApplyPresetToSignal( VPP71	);
 8005308:	2046      	movs	r0, #70	; 0x46
 800530a:	f7ff fa71 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800530e:	e06c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 283	:
		case 284	:
		case 285	:
		case 286	:
			VPP_ApplyPresetToSignal( VPP72	);
 8005310:	2047      	movs	r0, #71	; 0x47
 8005312:	f7ff fa6d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005316:	e068      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 287	:
		case 288	:
		case 289	:
		case 290	:
			VPP_ApplyPresetToSignal( VPP73	);
 8005318:	2048      	movs	r0, #72	; 0x48
 800531a:	f7ff fa69 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800531e:	e064      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 291	:
		case 292	:
		case 293	:
		case 294	:
			VPP_ApplyPresetToSignal( VPP74	);
 8005320:	2049      	movs	r0, #73	; 0x49
 8005322:	f7ff fa65 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005326:	e060      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 295	:
		case 296	:
		case 297	:
		case 298	:
			VPP_ApplyPresetToSignal( VPP75	);
 8005328:	204a      	movs	r0, #74	; 0x4a
 800532a:	f7ff fa61 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800532e:	e05c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 299	:
		case 300	:
		case 301	:
		case 302	:
			VPP_ApplyPresetToSignal( VPP76	);
 8005330:	204b      	movs	r0, #75	; 0x4b
 8005332:	f7ff fa5d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005336:	e058      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 303	:
		case 304	:
		case 305	:
		case 306	:
			VPP_ApplyPresetToSignal( VPP77	);
 8005338:	204c      	movs	r0, #76	; 0x4c
 800533a:	f7ff fa59 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800533e:	e054      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 307	:
		case 308	:
		case 309	:
		case 310	:
			VPP_ApplyPresetToSignal( VPP78	);
 8005340:	204d      	movs	r0, #77	; 0x4d
 8005342:	f7ff fa55 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005346:	e050      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 311	:
		case 312	:
		case 313	:
		case 314	:
			VPP_ApplyPresetToSignal( VPP79	);
 8005348:	204e      	movs	r0, #78	; 0x4e
 800534a:	f7ff fa51 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800534e:	e04c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 315	:
		case 316	:
		case 317	:
		case 318	:
			VPP_ApplyPresetToSignal( VPP80	);
 8005350:	204f      	movs	r0, #79	; 0x4f
 8005352:	f7ff fa4d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005356:	e048      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 319	:
		case 320	:
		case 321	:
		case 322	:
			VPP_ApplyPresetToSignal( VPP81	);
 8005358:	2050      	movs	r0, #80	; 0x50
 800535a:	f7ff fa49 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800535e:	e044      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 323	:
		case 324	:
		case 325	:
		case 326	:
			VPP_ApplyPresetToSignal( VPP82	);
 8005360:	2051      	movs	r0, #81	; 0x51
 8005362:	f7ff fa45 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005366:	e040      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 327	:
		case 328	:
		case 329	:
		case 330	:
			VPP_ApplyPresetToSignal( VPP83	);
 8005368:	2052      	movs	r0, #82	; 0x52
 800536a:	f7ff fa41 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800536e:	e03c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 331	:
		case 332	:
		case 333	:
		case 334	:
			VPP_ApplyPresetToSignal( VPP84	);
 8005370:	2053      	movs	r0, #83	; 0x53
 8005372:	f7ff fa3d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005376:	e038      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 335	:
		case 336	:
		case 337	:
		case 338	:
			VPP_ApplyPresetToSignal( VPP85	);
 8005378:	2054      	movs	r0, #84	; 0x54
 800537a:	f7ff fa39 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800537e:	e034      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 339	:
		case 340	:
		case 341	:
		case 342	:
			VPP_ApplyPresetToSignal( VPP86	);
 8005380:	2055      	movs	r0, #85	; 0x55
 8005382:	f7ff fa35 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005386:	e030      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 343	:
		case 344	:
		case 345	:
		case 346	:
			VPP_ApplyPresetToSignal( VPP87	);
 8005388:	2056      	movs	r0, #86	; 0x56
 800538a:	f7ff fa31 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800538e:	e02c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 347	:
		case 348	:
		case 349	:
		case 350	:
			VPP_ApplyPresetToSignal( VPP88	);
 8005390:	2057      	movs	r0, #87	; 0x57
 8005392:	f7ff fa2d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 8005396:	e028      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 351	:
		case 352	:
		case 353	:
		case 354	:
			VPP_ApplyPresetToSignal( VPP89	);
 8005398:	2058      	movs	r0, #88	; 0x58
 800539a:	f7ff fa29 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 800539e:	e024      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 355	:
		case 356	:
		case 357	:
		case 358	:
			VPP_ApplyPresetToSignal( VPP90	);
 80053a0:	2059      	movs	r0, #89	; 0x59
 80053a2:	f7ff fa25 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80053a6:	e020      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 359	:
		case 360	:
		case 361	:
		case 362	:
			VPP_ApplyPresetToSignal( VPP91	);
 80053a8:	205a      	movs	r0, #90	; 0x5a
 80053aa:	f7ff fa21 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80053ae:	e01c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 363	:
		case 364	:
		case 365	:
		case 366	:
			VPP_ApplyPresetToSignal( VPP92	);
 80053b0:	205b      	movs	r0, #91	; 0x5b
 80053b2:	f7ff fa1d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80053b6:	e018      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 367	:
		case 368	:
		case 369	:
		case 370	:
			VPP_ApplyPresetToSignal( VPP93	);
 80053b8:	205c      	movs	r0, #92	; 0x5c
 80053ba:	f7ff fa19 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80053be:	e014      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 371	:
		case 372	:
		case 373	:
		case 374	:
			VPP_ApplyPresetToSignal( VPP94	);
 80053c0:	205d      	movs	r0, #93	; 0x5d
 80053c2:	f7ff fa15 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80053c6:	e010      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 375	:
		case 376	:
		case 377	:
		case 378	:
			VPP_ApplyPresetToSignal( VPP95	);
 80053c8:	205e      	movs	r0, #94	; 0x5e
 80053ca:	f7ff fa11 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80053ce:	e00c      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 379	:
		case 380	:
		case 381	:
		case 382	:
			VPP_ApplyPresetToSignal( VPP96	);
 80053d0:	205f      	movs	r0, #95	; 0x5f
 80053d2:	f7ff fa0d 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80053d6:	e008      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 383	:
		case 384	:
		case 385	:
		case 386	:
			VPP_ApplyPresetToSignal( VPP97	);
 80053d8:	2060      	movs	r0, #96	; 0x60
 80053da:	f7ff fa09 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80053de:	e004      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>
		case 387	:
		case 388	:
		case 389	:
		case 390	:
			VPP_ApplyPresetToSignal( VPP98	);
 80053e0:	2061      	movs	r0, #97	; 0x61
 80053e2:	f7ff fa05 	bl	80047f0 <VPP_ApplyPresetToSignal>
			break;
 80053e6:	e000      	b.n	80053ea <VPP_ModifySignalOutput+0x94a>

		default:
			break;
 80053e8:	bf00      	nop
	}
}
 80053ea:	bf00      	nop
 80053ec:	3708      	adds	r7, #8
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop

080053f4 <VPP_ModifySyncOutput>:

 *	@retval None
 *
 */
void VPP_ModifySyncOutput(uint16_t pEncoderValue)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	4603      	mov	r3, r0
 80053fc:	80fb      	strh	r3, [r7, #6]
	switch(pEncoderValue)
 80053fe:	88fb      	ldrh	r3, [r7, #6]
 8005400:	f5b3 7fc3 	cmp.w	r3, #390	; 0x186
 8005404:	f200 849a 	bhi.w	8005d3c <VPP_ModifySyncOutput+0x948>
 8005408:	a201      	add	r2, pc, #4	; (adr r2, 8005410 <VPP_ModifySyncOutput+0x1c>)
 800540a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800540e:	bf00      	nop
 8005410:	08005a2d 	.word	0x08005a2d
 8005414:	08005a2d 	.word	0x08005a2d
 8005418:	08005a2d 	.word	0x08005a2d
 800541c:	08005a35 	.word	0x08005a35
 8005420:	08005a35 	.word	0x08005a35
 8005424:	08005a35 	.word	0x08005a35
 8005428:	08005a35 	.word	0x08005a35
 800542c:	08005a3d 	.word	0x08005a3d
 8005430:	08005a3d 	.word	0x08005a3d
 8005434:	08005a3d 	.word	0x08005a3d
 8005438:	08005a3d 	.word	0x08005a3d
 800543c:	08005a45 	.word	0x08005a45
 8005440:	08005a45 	.word	0x08005a45
 8005444:	08005a45 	.word	0x08005a45
 8005448:	08005a45 	.word	0x08005a45
 800544c:	08005a4d 	.word	0x08005a4d
 8005450:	08005a4d 	.word	0x08005a4d
 8005454:	08005a4d 	.word	0x08005a4d
 8005458:	08005a4d 	.word	0x08005a4d
 800545c:	08005a55 	.word	0x08005a55
 8005460:	08005a55 	.word	0x08005a55
 8005464:	08005a55 	.word	0x08005a55
 8005468:	08005a55 	.word	0x08005a55
 800546c:	08005a5d 	.word	0x08005a5d
 8005470:	08005a5d 	.word	0x08005a5d
 8005474:	08005a5d 	.word	0x08005a5d
 8005478:	08005a5d 	.word	0x08005a5d
 800547c:	08005a65 	.word	0x08005a65
 8005480:	08005a65 	.word	0x08005a65
 8005484:	08005a65 	.word	0x08005a65
 8005488:	08005a65 	.word	0x08005a65
 800548c:	08005a6d 	.word	0x08005a6d
 8005490:	08005a6d 	.word	0x08005a6d
 8005494:	08005a6d 	.word	0x08005a6d
 8005498:	08005a6d 	.word	0x08005a6d
 800549c:	08005a75 	.word	0x08005a75
 80054a0:	08005a75 	.word	0x08005a75
 80054a4:	08005a75 	.word	0x08005a75
 80054a8:	08005a75 	.word	0x08005a75
 80054ac:	08005a7d 	.word	0x08005a7d
 80054b0:	08005a7d 	.word	0x08005a7d
 80054b4:	08005a7d 	.word	0x08005a7d
 80054b8:	08005a7d 	.word	0x08005a7d
 80054bc:	08005a85 	.word	0x08005a85
 80054c0:	08005a85 	.word	0x08005a85
 80054c4:	08005a85 	.word	0x08005a85
 80054c8:	08005a85 	.word	0x08005a85
 80054cc:	08005a8d 	.word	0x08005a8d
 80054d0:	08005a8d 	.word	0x08005a8d
 80054d4:	08005a8d 	.word	0x08005a8d
 80054d8:	08005a8d 	.word	0x08005a8d
 80054dc:	08005a95 	.word	0x08005a95
 80054e0:	08005a95 	.word	0x08005a95
 80054e4:	08005a95 	.word	0x08005a95
 80054e8:	08005a95 	.word	0x08005a95
 80054ec:	08005a9d 	.word	0x08005a9d
 80054f0:	08005a9d 	.word	0x08005a9d
 80054f4:	08005a9d 	.word	0x08005a9d
 80054f8:	08005a9d 	.word	0x08005a9d
 80054fc:	08005aa5 	.word	0x08005aa5
 8005500:	08005aa5 	.word	0x08005aa5
 8005504:	08005aa5 	.word	0x08005aa5
 8005508:	08005aa5 	.word	0x08005aa5
 800550c:	08005aad 	.word	0x08005aad
 8005510:	08005aad 	.word	0x08005aad
 8005514:	08005aad 	.word	0x08005aad
 8005518:	08005aad 	.word	0x08005aad
 800551c:	08005ab5 	.word	0x08005ab5
 8005520:	08005ab5 	.word	0x08005ab5
 8005524:	08005ab5 	.word	0x08005ab5
 8005528:	08005ab5 	.word	0x08005ab5
 800552c:	08005abd 	.word	0x08005abd
 8005530:	08005abd 	.word	0x08005abd
 8005534:	08005abd 	.word	0x08005abd
 8005538:	08005abd 	.word	0x08005abd
 800553c:	08005ac5 	.word	0x08005ac5
 8005540:	08005ac5 	.word	0x08005ac5
 8005544:	08005ac5 	.word	0x08005ac5
 8005548:	08005ac5 	.word	0x08005ac5
 800554c:	08005acd 	.word	0x08005acd
 8005550:	08005acd 	.word	0x08005acd
 8005554:	08005acd 	.word	0x08005acd
 8005558:	08005acd 	.word	0x08005acd
 800555c:	08005ad5 	.word	0x08005ad5
 8005560:	08005ad5 	.word	0x08005ad5
 8005564:	08005ad5 	.word	0x08005ad5
 8005568:	08005ad5 	.word	0x08005ad5
 800556c:	08005add 	.word	0x08005add
 8005570:	08005add 	.word	0x08005add
 8005574:	08005add 	.word	0x08005add
 8005578:	08005add 	.word	0x08005add
 800557c:	08005ae5 	.word	0x08005ae5
 8005580:	08005ae5 	.word	0x08005ae5
 8005584:	08005ae5 	.word	0x08005ae5
 8005588:	08005ae5 	.word	0x08005ae5
 800558c:	08005aed 	.word	0x08005aed
 8005590:	08005aed 	.word	0x08005aed
 8005594:	08005aed 	.word	0x08005aed
 8005598:	08005aed 	.word	0x08005aed
 800559c:	08005af5 	.word	0x08005af5
 80055a0:	08005af5 	.word	0x08005af5
 80055a4:	08005af5 	.word	0x08005af5
 80055a8:	08005af5 	.word	0x08005af5
 80055ac:	08005afd 	.word	0x08005afd
 80055b0:	08005afd 	.word	0x08005afd
 80055b4:	08005afd 	.word	0x08005afd
 80055b8:	08005afd 	.word	0x08005afd
 80055bc:	08005b05 	.word	0x08005b05
 80055c0:	08005b05 	.word	0x08005b05
 80055c4:	08005b05 	.word	0x08005b05
 80055c8:	08005b05 	.word	0x08005b05
 80055cc:	08005b0d 	.word	0x08005b0d
 80055d0:	08005b0d 	.word	0x08005b0d
 80055d4:	08005b0d 	.word	0x08005b0d
 80055d8:	08005b0d 	.word	0x08005b0d
 80055dc:	08005b15 	.word	0x08005b15
 80055e0:	08005b15 	.word	0x08005b15
 80055e4:	08005b15 	.word	0x08005b15
 80055e8:	08005b15 	.word	0x08005b15
 80055ec:	08005b1d 	.word	0x08005b1d
 80055f0:	08005b1d 	.word	0x08005b1d
 80055f4:	08005b1d 	.word	0x08005b1d
 80055f8:	08005b1d 	.word	0x08005b1d
 80055fc:	08005b25 	.word	0x08005b25
 8005600:	08005b25 	.word	0x08005b25
 8005604:	08005b25 	.word	0x08005b25
 8005608:	08005b25 	.word	0x08005b25
 800560c:	08005b2d 	.word	0x08005b2d
 8005610:	08005b2d 	.word	0x08005b2d
 8005614:	08005b2d 	.word	0x08005b2d
 8005618:	08005b2d 	.word	0x08005b2d
 800561c:	08005b35 	.word	0x08005b35
 8005620:	08005b35 	.word	0x08005b35
 8005624:	08005b35 	.word	0x08005b35
 8005628:	08005b35 	.word	0x08005b35
 800562c:	08005b3d 	.word	0x08005b3d
 8005630:	08005b3d 	.word	0x08005b3d
 8005634:	08005b3d 	.word	0x08005b3d
 8005638:	08005b3d 	.word	0x08005b3d
 800563c:	08005b45 	.word	0x08005b45
 8005640:	08005b45 	.word	0x08005b45
 8005644:	08005b45 	.word	0x08005b45
 8005648:	08005b45 	.word	0x08005b45
 800564c:	08005b4d 	.word	0x08005b4d
 8005650:	08005b4d 	.word	0x08005b4d
 8005654:	08005b4d 	.word	0x08005b4d
 8005658:	08005b4d 	.word	0x08005b4d
 800565c:	08005b55 	.word	0x08005b55
 8005660:	08005b55 	.word	0x08005b55
 8005664:	08005b55 	.word	0x08005b55
 8005668:	08005b55 	.word	0x08005b55
 800566c:	08005b5d 	.word	0x08005b5d
 8005670:	08005b5d 	.word	0x08005b5d
 8005674:	08005b5d 	.word	0x08005b5d
 8005678:	08005b5d 	.word	0x08005b5d
 800567c:	08005b65 	.word	0x08005b65
 8005680:	08005b65 	.word	0x08005b65
 8005684:	08005b65 	.word	0x08005b65
 8005688:	08005b65 	.word	0x08005b65
 800568c:	08005b6d 	.word	0x08005b6d
 8005690:	08005b6d 	.word	0x08005b6d
 8005694:	08005b6d 	.word	0x08005b6d
 8005698:	08005b6d 	.word	0x08005b6d
 800569c:	08005b75 	.word	0x08005b75
 80056a0:	08005b75 	.word	0x08005b75
 80056a4:	08005b75 	.word	0x08005b75
 80056a8:	08005b75 	.word	0x08005b75
 80056ac:	08005b7d 	.word	0x08005b7d
 80056b0:	08005b7d 	.word	0x08005b7d
 80056b4:	08005b7d 	.word	0x08005b7d
 80056b8:	08005b7d 	.word	0x08005b7d
 80056bc:	08005b85 	.word	0x08005b85
 80056c0:	08005b85 	.word	0x08005b85
 80056c4:	08005b85 	.word	0x08005b85
 80056c8:	08005b85 	.word	0x08005b85
 80056cc:	08005b8d 	.word	0x08005b8d
 80056d0:	08005b8d 	.word	0x08005b8d
 80056d4:	08005b8d 	.word	0x08005b8d
 80056d8:	08005b8d 	.word	0x08005b8d
 80056dc:	08005b95 	.word	0x08005b95
 80056e0:	08005b95 	.word	0x08005b95
 80056e4:	08005b95 	.word	0x08005b95
 80056e8:	08005b95 	.word	0x08005b95
 80056ec:	08005b9d 	.word	0x08005b9d
 80056f0:	08005b9d 	.word	0x08005b9d
 80056f4:	08005b9d 	.word	0x08005b9d
 80056f8:	08005b9d 	.word	0x08005b9d
 80056fc:	08005ba5 	.word	0x08005ba5
 8005700:	08005ba5 	.word	0x08005ba5
 8005704:	08005ba5 	.word	0x08005ba5
 8005708:	08005ba5 	.word	0x08005ba5
 800570c:	08005bad 	.word	0x08005bad
 8005710:	08005bad 	.word	0x08005bad
 8005714:	08005bad 	.word	0x08005bad
 8005718:	08005bad 	.word	0x08005bad
 800571c:	08005bb5 	.word	0x08005bb5
 8005720:	08005bb5 	.word	0x08005bb5
 8005724:	08005bb5 	.word	0x08005bb5
 8005728:	08005bb5 	.word	0x08005bb5
 800572c:	08005bbd 	.word	0x08005bbd
 8005730:	08005bbd 	.word	0x08005bbd
 8005734:	08005bbd 	.word	0x08005bbd
 8005738:	08005bbd 	.word	0x08005bbd
 800573c:	08005bc5 	.word	0x08005bc5
 8005740:	08005bc5 	.word	0x08005bc5
 8005744:	08005bc5 	.word	0x08005bc5
 8005748:	08005bc5 	.word	0x08005bc5
 800574c:	08005bcd 	.word	0x08005bcd
 8005750:	08005bcd 	.word	0x08005bcd
 8005754:	08005bcd 	.word	0x08005bcd
 8005758:	08005bcd 	.word	0x08005bcd
 800575c:	08005bd5 	.word	0x08005bd5
 8005760:	08005bd5 	.word	0x08005bd5
 8005764:	08005bd5 	.word	0x08005bd5
 8005768:	08005bd5 	.word	0x08005bd5
 800576c:	08005bdd 	.word	0x08005bdd
 8005770:	08005bdd 	.word	0x08005bdd
 8005774:	08005bdd 	.word	0x08005bdd
 8005778:	08005bdd 	.word	0x08005bdd
 800577c:	08005be5 	.word	0x08005be5
 8005780:	08005be5 	.word	0x08005be5
 8005784:	08005be5 	.word	0x08005be5
 8005788:	08005be5 	.word	0x08005be5
 800578c:	08005bed 	.word	0x08005bed
 8005790:	08005bed 	.word	0x08005bed
 8005794:	08005bed 	.word	0x08005bed
 8005798:	08005bed 	.word	0x08005bed
 800579c:	08005bf5 	.word	0x08005bf5
 80057a0:	08005bf5 	.word	0x08005bf5
 80057a4:	08005bf5 	.word	0x08005bf5
 80057a8:	08005bf5 	.word	0x08005bf5
 80057ac:	08005bfd 	.word	0x08005bfd
 80057b0:	08005bfd 	.word	0x08005bfd
 80057b4:	08005bfd 	.word	0x08005bfd
 80057b8:	08005bfd 	.word	0x08005bfd
 80057bc:	08005c05 	.word	0x08005c05
 80057c0:	08005c05 	.word	0x08005c05
 80057c4:	08005c05 	.word	0x08005c05
 80057c8:	08005c05 	.word	0x08005c05
 80057cc:	08005c0d 	.word	0x08005c0d
 80057d0:	08005c0d 	.word	0x08005c0d
 80057d4:	08005c0d 	.word	0x08005c0d
 80057d8:	08005c0d 	.word	0x08005c0d
 80057dc:	08005c15 	.word	0x08005c15
 80057e0:	08005c15 	.word	0x08005c15
 80057e4:	08005c15 	.word	0x08005c15
 80057e8:	08005c15 	.word	0x08005c15
 80057ec:	08005c1d 	.word	0x08005c1d
 80057f0:	08005c1d 	.word	0x08005c1d
 80057f4:	08005c1d 	.word	0x08005c1d
 80057f8:	08005c1d 	.word	0x08005c1d
 80057fc:	08005c25 	.word	0x08005c25
 8005800:	08005c25 	.word	0x08005c25
 8005804:	08005c25 	.word	0x08005c25
 8005808:	08005c25 	.word	0x08005c25
 800580c:	08005c2d 	.word	0x08005c2d
 8005810:	08005c2d 	.word	0x08005c2d
 8005814:	08005c2d 	.word	0x08005c2d
 8005818:	08005c2d 	.word	0x08005c2d
 800581c:	08005c35 	.word	0x08005c35
 8005820:	08005c35 	.word	0x08005c35
 8005824:	08005c35 	.word	0x08005c35
 8005828:	08005c35 	.word	0x08005c35
 800582c:	08005c3d 	.word	0x08005c3d
 8005830:	08005c3d 	.word	0x08005c3d
 8005834:	08005c3d 	.word	0x08005c3d
 8005838:	08005c3d 	.word	0x08005c3d
 800583c:	08005c45 	.word	0x08005c45
 8005840:	08005c45 	.word	0x08005c45
 8005844:	08005c45 	.word	0x08005c45
 8005848:	08005c45 	.word	0x08005c45
 800584c:	08005c4d 	.word	0x08005c4d
 8005850:	08005c4d 	.word	0x08005c4d
 8005854:	08005c4d 	.word	0x08005c4d
 8005858:	08005c4d 	.word	0x08005c4d
 800585c:	08005c55 	.word	0x08005c55
 8005860:	08005c55 	.word	0x08005c55
 8005864:	08005c55 	.word	0x08005c55
 8005868:	08005c55 	.word	0x08005c55
 800586c:	08005c5d 	.word	0x08005c5d
 8005870:	08005c5d 	.word	0x08005c5d
 8005874:	08005c5d 	.word	0x08005c5d
 8005878:	08005c5d 	.word	0x08005c5d
 800587c:	08005c65 	.word	0x08005c65
 8005880:	08005c65 	.word	0x08005c65
 8005884:	08005c65 	.word	0x08005c65
 8005888:	08005c65 	.word	0x08005c65
 800588c:	08005c6d 	.word	0x08005c6d
 8005890:	08005c6d 	.word	0x08005c6d
 8005894:	08005c6d 	.word	0x08005c6d
 8005898:	08005c6d 	.word	0x08005c6d
 800589c:	08005c75 	.word	0x08005c75
 80058a0:	08005c75 	.word	0x08005c75
 80058a4:	08005c75 	.word	0x08005c75
 80058a8:	08005c75 	.word	0x08005c75
 80058ac:	08005c7d 	.word	0x08005c7d
 80058b0:	08005c7d 	.word	0x08005c7d
 80058b4:	08005c7d 	.word	0x08005c7d
 80058b8:	08005c7d 	.word	0x08005c7d
 80058bc:	08005c85 	.word	0x08005c85
 80058c0:	08005c85 	.word	0x08005c85
 80058c4:	08005c85 	.word	0x08005c85
 80058c8:	08005c85 	.word	0x08005c85
 80058cc:	08005c8d 	.word	0x08005c8d
 80058d0:	08005c8d 	.word	0x08005c8d
 80058d4:	08005c8d 	.word	0x08005c8d
 80058d8:	08005c8d 	.word	0x08005c8d
 80058dc:	08005c95 	.word	0x08005c95
 80058e0:	08005c95 	.word	0x08005c95
 80058e4:	08005c95 	.word	0x08005c95
 80058e8:	08005c95 	.word	0x08005c95
 80058ec:	08005c9d 	.word	0x08005c9d
 80058f0:	08005c9d 	.word	0x08005c9d
 80058f4:	08005c9d 	.word	0x08005c9d
 80058f8:	08005c9d 	.word	0x08005c9d
 80058fc:	08005ca5 	.word	0x08005ca5
 8005900:	08005ca5 	.word	0x08005ca5
 8005904:	08005ca5 	.word	0x08005ca5
 8005908:	08005ca5 	.word	0x08005ca5
 800590c:	08005cad 	.word	0x08005cad
 8005910:	08005cad 	.word	0x08005cad
 8005914:	08005cad 	.word	0x08005cad
 8005918:	08005cad 	.word	0x08005cad
 800591c:	08005cb5 	.word	0x08005cb5
 8005920:	08005cb5 	.word	0x08005cb5
 8005924:	08005cb5 	.word	0x08005cb5
 8005928:	08005cb5 	.word	0x08005cb5
 800592c:	08005cbd 	.word	0x08005cbd
 8005930:	08005cbd 	.word	0x08005cbd
 8005934:	08005cbd 	.word	0x08005cbd
 8005938:	08005cbd 	.word	0x08005cbd
 800593c:	08005cc5 	.word	0x08005cc5
 8005940:	08005cc5 	.word	0x08005cc5
 8005944:	08005cc5 	.word	0x08005cc5
 8005948:	08005cc5 	.word	0x08005cc5
 800594c:	08005ccd 	.word	0x08005ccd
 8005950:	08005ccd 	.word	0x08005ccd
 8005954:	08005ccd 	.word	0x08005ccd
 8005958:	08005ccd 	.word	0x08005ccd
 800595c:	08005cd5 	.word	0x08005cd5
 8005960:	08005cd5 	.word	0x08005cd5
 8005964:	08005cd5 	.word	0x08005cd5
 8005968:	08005cd5 	.word	0x08005cd5
 800596c:	08005cdd 	.word	0x08005cdd
 8005970:	08005cdd 	.word	0x08005cdd
 8005974:	08005cdd 	.word	0x08005cdd
 8005978:	08005cdd 	.word	0x08005cdd
 800597c:	08005ce5 	.word	0x08005ce5
 8005980:	08005ce5 	.word	0x08005ce5
 8005984:	08005ce5 	.word	0x08005ce5
 8005988:	08005ce5 	.word	0x08005ce5
 800598c:	08005ced 	.word	0x08005ced
 8005990:	08005ced 	.word	0x08005ced
 8005994:	08005ced 	.word	0x08005ced
 8005998:	08005ced 	.word	0x08005ced
 800599c:	08005cf5 	.word	0x08005cf5
 80059a0:	08005cf5 	.word	0x08005cf5
 80059a4:	08005cf5 	.word	0x08005cf5
 80059a8:	08005cf5 	.word	0x08005cf5
 80059ac:	08005cfd 	.word	0x08005cfd
 80059b0:	08005cfd 	.word	0x08005cfd
 80059b4:	08005cfd 	.word	0x08005cfd
 80059b8:	08005cfd 	.word	0x08005cfd
 80059bc:	08005d05 	.word	0x08005d05
 80059c0:	08005d05 	.word	0x08005d05
 80059c4:	08005d05 	.word	0x08005d05
 80059c8:	08005d05 	.word	0x08005d05
 80059cc:	08005d0d 	.word	0x08005d0d
 80059d0:	08005d0d 	.word	0x08005d0d
 80059d4:	08005d0d 	.word	0x08005d0d
 80059d8:	08005d0d 	.word	0x08005d0d
 80059dc:	08005d15 	.word	0x08005d15
 80059e0:	08005d15 	.word	0x08005d15
 80059e4:	08005d15 	.word	0x08005d15
 80059e8:	08005d15 	.word	0x08005d15
 80059ec:	08005d1d 	.word	0x08005d1d
 80059f0:	08005d1d 	.word	0x08005d1d
 80059f4:	08005d1d 	.word	0x08005d1d
 80059f8:	08005d1d 	.word	0x08005d1d
 80059fc:	08005d25 	.word	0x08005d25
 8005a00:	08005d25 	.word	0x08005d25
 8005a04:	08005d25 	.word	0x08005d25
 8005a08:	08005d25 	.word	0x08005d25
 8005a0c:	08005d2d 	.word	0x08005d2d
 8005a10:	08005d2d 	.word	0x08005d2d
 8005a14:	08005d2d 	.word	0x08005d2d
 8005a18:	08005d2d 	.word	0x08005d2d
 8005a1c:	08005d35 	.word	0x08005d35
 8005a20:	08005d35 	.word	0x08005d35
 8005a24:	08005d35 	.word	0x08005d35
 8005a28:	08005d35 	.word	0x08005d35
	{
		case 0	:
		case 1	:
		case 2	:
			VPP_ApplyPresetToSync( VPP01 );
 8005a2c:	2000      	movs	r0, #0
 8005a2e:	f7fe ff0d 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005a32:	e184      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 3	:
		case 4	:
		case 5	:
		case 6	:
			VPP_ApplyPresetToSync( VPP02	);
 8005a34:	2001      	movs	r0, #1
 8005a36:	f7fe ff09 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005a3a:	e180      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 7	:
		case 8	:
		case 9	:
		case 10	:
			VPP_ApplyPresetToSync( VPP03	);
 8005a3c:	2002      	movs	r0, #2
 8005a3e:	f7fe ff05 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005a42:	e17c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 11	:
		case 12	:
		case 13	:
		case 14	:
			VPP_ApplyPresetToSync( VPP04	);
 8005a44:	2003      	movs	r0, #3
 8005a46:	f7fe ff01 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005a4a:	e178      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 15	:
		case 16	:
		case 17	:
		case 18	:
			VPP_ApplyPresetToSync( VPP05	);
 8005a4c:	2004      	movs	r0, #4
 8005a4e:	f7fe fefd 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005a52:	e174      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 19	:
		case 20	:
		case 21	:
		case 22	:
			VPP_ApplyPresetToSync( VPP06	);
 8005a54:	2005      	movs	r0, #5
 8005a56:	f7fe fef9 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005a5a:	e170      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 23	:
		case 24	:
		case 25	:
		case 26	:
			VPP_ApplyPresetToSync( VPP07	);
 8005a5c:	2006      	movs	r0, #6
 8005a5e:	f7fe fef5 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005a62:	e16c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 27	:
		case 28	:
		case 29	:
		case 30	:
			VPP_ApplyPresetToSync( VPP08	);
 8005a64:	2007      	movs	r0, #7
 8005a66:	f7fe fef1 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005a6a:	e168      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 31	:
		case 32	:
		case 33	:
		case 34	:
			VPP_ApplyPresetToSync( VPP09	);
 8005a6c:	2008      	movs	r0, #8
 8005a6e:	f7fe feed 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005a72:	e164      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 35	:
		case 36	:
		case 37	:
		case 38	:
			VPP_ApplyPresetToSync( VPP10	);
 8005a74:	2009      	movs	r0, #9
 8005a76:	f7fe fee9 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005a7a:	e160      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 39	:
		case 40	:
		case 41	:
		case 42	:
			VPP_ApplyPresetToSync( VPP11	);
 8005a7c:	200a      	movs	r0, #10
 8005a7e:	f7fe fee5 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005a82:	e15c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 43	:
		case 44	:
		case 45	:
		case 46	:
			VPP_ApplyPresetToSync( VPP12	);
 8005a84:	200b      	movs	r0, #11
 8005a86:	f7fe fee1 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005a8a:	e158      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 47	:
		case 48	:
		case 49	:
		case 50	:
			VPP_ApplyPresetToSync( VPP13	);
 8005a8c:	200c      	movs	r0, #12
 8005a8e:	f7fe fedd 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005a92:	e154      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 51	:
		case 52	:
		case 53	:
		case 54	:
			VPP_ApplyPresetToSync( VPP14	);
 8005a94:	200d      	movs	r0, #13
 8005a96:	f7fe fed9 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005a9a:	e150      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 55	:
		case 56	:
		case 57	:
		case 58	:
			VPP_ApplyPresetToSync( VPP15	);
 8005a9c:	200e      	movs	r0, #14
 8005a9e:	f7fe fed5 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005aa2:	e14c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 59	:
		case 60	:
		case 61	:
		case 62	:
			VPP_ApplyPresetToSync( VPP16	);
 8005aa4:	200f      	movs	r0, #15
 8005aa6:	f7fe fed1 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005aaa:	e148      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 63	:
		case 64	:
		case 65	:
		case 66	:
			VPP_ApplyPresetToSync( VPP17	);
 8005aac:	2010      	movs	r0, #16
 8005aae:	f7fe fecd 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005ab2:	e144      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 67	:
		case 68	:
		case 69	:
		case 70	:
			VPP_ApplyPresetToSync( VPP18	);
 8005ab4:	2011      	movs	r0, #17
 8005ab6:	f7fe fec9 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005aba:	e140      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 71	:
		case 72	:
		case 73	:
		case 74	:
			VPP_ApplyPresetToSync( VPP19	);
 8005abc:	2012      	movs	r0, #18
 8005abe:	f7fe fec5 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005ac2:	e13c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 75	:
		case 76	:
		case 77	:
		case 78	:
			VPP_ApplyPresetToSync( VPP20	);
 8005ac4:	2013      	movs	r0, #19
 8005ac6:	f7fe fec1 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005aca:	e138      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 79	:
		case 80	:
		case 81	:
		case 82	:
			VPP_ApplyPresetToSync( VPP21	);
 8005acc:	2014      	movs	r0, #20
 8005ace:	f7fe febd 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005ad2:	e134      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 83	:
		case 84	:
		case 85	:
		case 86	:
			VPP_ApplyPresetToSync( VPP22	);
 8005ad4:	2015      	movs	r0, #21
 8005ad6:	f7fe feb9 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005ada:	e130      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 87	:
		case 88	:
		case 89	:
		case 90	:
			VPP_ApplyPresetToSync( VPP23	);
 8005adc:	2016      	movs	r0, #22
 8005ade:	f7fe feb5 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005ae2:	e12c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 91	:
		case 92	:
		case 93	:
		case 94	:
			VPP_ApplyPresetToSync( VPP24	);
 8005ae4:	2017      	movs	r0, #23
 8005ae6:	f7fe feb1 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005aea:	e128      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 95	:
		case 96	:
		case 97	:
		case 98	:
			VPP_ApplyPresetToSync( VPP25	);
 8005aec:	2018      	movs	r0, #24
 8005aee:	f7fe fead 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005af2:	e124      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 99		:
		case 100	:
		case 101	:
		case 102	:
			VPP_ApplyPresetToSync( VPP26	);
 8005af4:	2019      	movs	r0, #25
 8005af6:	f7fe fea9 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005afa:	e120      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 103	:
		case 104	:
		case 105	:
		case 106	:
			VPP_ApplyPresetToSync( VPP27	);
 8005afc:	201a      	movs	r0, #26
 8005afe:	f7fe fea5 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b02:	e11c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 107	:
		case 108	:
		case 109	:
		case 110	:
			VPP_ApplyPresetToSync( VPP28	);
 8005b04:	201b      	movs	r0, #27
 8005b06:	f7fe fea1 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b0a:	e118      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 111	:
		case 112	:
		case 113	:
		case 114	:
			VPP_ApplyPresetToSync( VPP29	);
 8005b0c:	201c      	movs	r0, #28
 8005b0e:	f7fe fe9d 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b12:	e114      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 115	:
		case 116	:
		case 117	:
		case 118	:
			VPP_ApplyPresetToSync( VPP30	);
 8005b14:	201d      	movs	r0, #29
 8005b16:	f7fe fe99 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b1a:	e110      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 119	:
		case 120	:
		case 121	:
		case 122	:
			VPP_ApplyPresetToSync( VPP31	);
 8005b1c:	201e      	movs	r0, #30
 8005b1e:	f7fe fe95 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b22:	e10c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 123	:
		case 124	:
		case 125	:
		case 126	:
			VPP_ApplyPresetToSync( VPP32	);
 8005b24:	201f      	movs	r0, #31
 8005b26:	f7fe fe91 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b2a:	e108      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 127	:
		case 128	:
		case 129	:
		case 130	:
			VPP_ApplyPresetToSync( VPP33	);
 8005b2c:	2020      	movs	r0, #32
 8005b2e:	f7fe fe8d 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b32:	e104      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 131	:
		case 132	:
		case 133	:
		case 134	:
			VPP_ApplyPresetToSync( VPP34	);
 8005b34:	2021      	movs	r0, #33	; 0x21
 8005b36:	f7fe fe89 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b3a:	e100      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 135	:
		case 136	:
		case 137	:
		case 138	:
			VPP_ApplyPresetToSync( VPP35	);
 8005b3c:	2022      	movs	r0, #34	; 0x22
 8005b3e:	f7fe fe85 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b42:	e0fc      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 139	:
		case 140	:
		case 141	:
		case 142	:
			VPP_ApplyPresetToSync( VPP36	);
 8005b44:	2023      	movs	r0, #35	; 0x23
 8005b46:	f7fe fe81 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b4a:	e0f8      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 143	:
		case 144	:
		case 145	:
		case 146	:
			VPP_ApplyPresetToSync( VPP37	);
 8005b4c:	2024      	movs	r0, #36	; 0x24
 8005b4e:	f7fe fe7d 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b52:	e0f4      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 147	:
		case 148	:
		case 149	:
		case 150	:
			VPP_ApplyPresetToSync( VPP38	);
 8005b54:	2025      	movs	r0, #37	; 0x25
 8005b56:	f7fe fe79 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b5a:	e0f0      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 151	:
		case 152	:
		case 153	:
		case 154	:
			VPP_ApplyPresetToSync( VPP39	);
 8005b5c:	2026      	movs	r0, #38	; 0x26
 8005b5e:	f7fe fe75 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b62:	e0ec      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 155	:
		case 156	:
		case 157	:
		case 158	:
			VPP_ApplyPresetToSync( VPP40	);
 8005b64:	2027      	movs	r0, #39	; 0x27
 8005b66:	f7fe fe71 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b6a:	e0e8      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 159	:
		case 160	:
		case 161	:
		case 162	:
			VPP_ApplyPresetToSync( VPP41	);
 8005b6c:	2028      	movs	r0, #40	; 0x28
 8005b6e:	f7fe fe6d 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b72:	e0e4      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 163	:
		case 164	:
		case 165	:
		case 166	:
			VPP_ApplyPresetToSync( VPP42	);
 8005b74:	2029      	movs	r0, #41	; 0x29
 8005b76:	f7fe fe69 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b7a:	e0e0      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 167	:
		case 168	:
		case 169	:
		case 170	:
			VPP_ApplyPresetToSync( VPP43	);
 8005b7c:	202a      	movs	r0, #42	; 0x2a
 8005b7e:	f7fe fe65 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b82:	e0dc      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 171	:
		case 172	:
		case 173	:
		case 174	:
			VPP_ApplyPresetToSync( VPP44	);
 8005b84:	202b      	movs	r0, #43	; 0x2b
 8005b86:	f7fe fe61 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b8a:	e0d8      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 175	:
		case 176	:
		case 177	:
		case 178	:
			VPP_ApplyPresetToSync( VPP45	);
 8005b8c:	202c      	movs	r0, #44	; 0x2c
 8005b8e:	f7fe fe5d 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b92:	e0d4      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 179	:
		case 180	:
		case 181	:
		case 182	:
			VPP_ApplyPresetToSync( VPP46	);
 8005b94:	202d      	movs	r0, #45	; 0x2d
 8005b96:	f7fe fe59 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005b9a:	e0d0      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 183	:
		case 184	:
		case 185	:
		case 186	:
			VPP_ApplyPresetToSync( VPP47	);
 8005b9c:	202e      	movs	r0, #46	; 0x2e
 8005b9e:	f7fe fe55 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005ba2:	e0cc      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 187	:
		case 188	:
		case 189	:
		case 190	:
			VPP_ApplyPresetToSync( VPP48	);
 8005ba4:	202f      	movs	r0, #47	; 0x2f
 8005ba6:	f7fe fe51 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005baa:	e0c8      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 191	:
		case 192	:
		case 193	:
		case 194	:
			VPP_ApplyPresetToSync( VPP49	);
 8005bac:	2030      	movs	r0, #48	; 0x30
 8005bae:	f7fe fe4d 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005bb2:	e0c4      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 195	:
		case 196	:
		case 197	:
		case 198	:
			VPP_ApplyPresetToSync( VPP50	);
 8005bb4:	2031      	movs	r0, #49	; 0x31
 8005bb6:	f7fe fe49 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005bba:	e0c0      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 199	:
		case 200	:
		case 201	:
		case 202	:
			VPP_ApplyPresetToSync( VPP51	);
 8005bbc:	2032      	movs	r0, #50	; 0x32
 8005bbe:	f7fe fe45 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005bc2:	e0bc      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 203	:
		case 204	:
		case 205	:
		case 206	:
			VPP_ApplyPresetToSync( VPP52	);
 8005bc4:	2033      	movs	r0, #51	; 0x33
 8005bc6:	f7fe fe41 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005bca:	e0b8      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 207	:
		case 208	:
		case 209	:
		case 210	:
			VPP_ApplyPresetToSync( VPP53	);
 8005bcc:	2034      	movs	r0, #52	; 0x34
 8005bce:	f7fe fe3d 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005bd2:	e0b4      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 211	:
		case 212	:
		case 213	:
		case 214	:
			VPP_ApplyPresetToSync( VPP54	);
 8005bd4:	2035      	movs	r0, #53	; 0x35
 8005bd6:	f7fe fe39 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005bda:	e0b0      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 215	:
		case 216	:
		case 217	:
		case 218	:
			VPP_ApplyPresetToSync( VPP55	);
 8005bdc:	2036      	movs	r0, #54	; 0x36
 8005bde:	f7fe fe35 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005be2:	e0ac      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 219	:
		case 220	:
		case 221	:
		case 222	:
			VPP_ApplyPresetToSync( VPP56	);
 8005be4:	2037      	movs	r0, #55	; 0x37
 8005be6:	f7fe fe31 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005bea:	e0a8      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 223	:
		case 224	:
		case 225	:
		case 226	:
			VPP_ApplyPresetToSync( VPP57	);
 8005bec:	2038      	movs	r0, #56	; 0x38
 8005bee:	f7fe fe2d 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005bf2:	e0a4      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 227	:
		case 228	:
		case 229	:
		case 230	:
			VPP_ApplyPresetToSync( VPP58	);
 8005bf4:	2039      	movs	r0, #57	; 0x39
 8005bf6:	f7fe fe29 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005bfa:	e0a0      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 231	:
		case 232	:
		case 233	:
		case 234	:
			VPP_ApplyPresetToSync( VPP59	);
 8005bfc:	203a      	movs	r0, #58	; 0x3a
 8005bfe:	f7fe fe25 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c02:	e09c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 235	:
		case 236	:
		case 237	:
		case 238	:
			VPP_ApplyPresetToSync( VPP60	);
 8005c04:	203b      	movs	r0, #59	; 0x3b
 8005c06:	f7fe fe21 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c0a:	e098      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 239	:
		case 240	:
		case 241	:
		case 242	:
			VPP_ApplyPresetToSync( VPP61	);
 8005c0c:	203c      	movs	r0, #60	; 0x3c
 8005c0e:	f7fe fe1d 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c12:	e094      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 243	:
		case 244	:
		case 245	:
		case 246	:
			VPP_ApplyPresetToSync( VPP62	);
 8005c14:	203d      	movs	r0, #61	; 0x3d
 8005c16:	f7fe fe19 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c1a:	e090      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 247	:
		case 248	:
		case 249	:
		case 250	:
			VPP_ApplyPresetToSync( VPP63	);
 8005c1c:	203e      	movs	r0, #62	; 0x3e
 8005c1e:	f7fe fe15 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c22:	e08c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 251	:
		case 252	:
		case 253	:
		case 254	:
			VPP_ApplyPresetToSync( VPP64	);
 8005c24:	203f      	movs	r0, #63	; 0x3f
 8005c26:	f7fe fe11 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c2a:	e088      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 255	:
		case 256	:
		case 257	:
		case 258	:
			VPP_ApplyPresetToSync( VPP65	);
 8005c2c:	2040      	movs	r0, #64	; 0x40
 8005c2e:	f7fe fe0d 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c32:	e084      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 259	:
		case 260	:
		case 261	:
		case 262	:
			VPP_ApplyPresetToSync( VPP66	);
 8005c34:	2041      	movs	r0, #65	; 0x41
 8005c36:	f7fe fe09 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c3a:	e080      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 263	:
		case 264	:
		case 265	:
		case 266	:
			VPP_ApplyPresetToSync( VPP67	);
 8005c3c:	2042      	movs	r0, #66	; 0x42
 8005c3e:	f7fe fe05 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c42:	e07c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 267	:
		case 268	:
		case 269	:
		case 270	:
			VPP_ApplyPresetToSync( VPP68	);
 8005c44:	2043      	movs	r0, #67	; 0x43
 8005c46:	f7fe fe01 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c4a:	e078      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 271	:
		case 272	:
		case 273	:
		case 274	:
			VPP_ApplyPresetToSync( VPP69	);
 8005c4c:	2044      	movs	r0, #68	; 0x44
 8005c4e:	f7fe fdfd 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c52:	e074      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 275	:
		case 276	:
		case 277	:
		case 278	:
			VPP_ApplyPresetToSync( VPP70	);
 8005c54:	2045      	movs	r0, #69	; 0x45
 8005c56:	f7fe fdf9 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c5a:	e070      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 279	:
		case 280	:
		case 281	:
		case 282	:
			VPP_ApplyPresetToSync( VPP71	);
 8005c5c:	2046      	movs	r0, #70	; 0x46
 8005c5e:	f7fe fdf5 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c62:	e06c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 283	:
		case 284	:
		case 285	:
		case 286	:
			VPP_ApplyPresetToSync( VPP72	);
 8005c64:	2047      	movs	r0, #71	; 0x47
 8005c66:	f7fe fdf1 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c6a:	e068      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 287	:
		case 288	:
		case 289	:
		case 290	:
			VPP_ApplyPresetToSync( VPP73	);
 8005c6c:	2048      	movs	r0, #72	; 0x48
 8005c6e:	f7fe fded 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c72:	e064      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 291	:
		case 292	:
		case 293	:
		case 294	:
			VPP_ApplyPresetToSync( VPP74	);
 8005c74:	2049      	movs	r0, #73	; 0x49
 8005c76:	f7fe fde9 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c7a:	e060      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 295	:
		case 296	:
		case 297	:
		case 298	:
			VPP_ApplyPresetToSync( VPP75	);
 8005c7c:	204a      	movs	r0, #74	; 0x4a
 8005c7e:	f7fe fde5 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c82:	e05c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 299	:
		case 300	:
		case 301	:
		case 302	:
			VPP_ApplyPresetToSync( VPP76	);
 8005c84:	204b      	movs	r0, #75	; 0x4b
 8005c86:	f7fe fde1 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c8a:	e058      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 303	:
		case 304	:
		case 305	:
		case 306	:
			VPP_ApplyPresetToSync( VPP77	);
 8005c8c:	204c      	movs	r0, #76	; 0x4c
 8005c8e:	f7fe fddd 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c92:	e054      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 307	:
		case 308	:
		case 309	:
		case 310	:
			VPP_ApplyPresetToSync( VPP78	);
 8005c94:	204d      	movs	r0, #77	; 0x4d
 8005c96:	f7fe fdd9 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005c9a:	e050      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 311	:
		case 312	:
		case 313	:
		case 314	:
			VPP_ApplyPresetToSync( VPP79	);
 8005c9c:	204e      	movs	r0, #78	; 0x4e
 8005c9e:	f7fe fdd5 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005ca2:	e04c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 315	:
		case 316	:
		case 317	:
		case 318	:
			VPP_ApplyPresetToSync( VPP80	);
 8005ca4:	204f      	movs	r0, #79	; 0x4f
 8005ca6:	f7fe fdd1 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005caa:	e048      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 319	:
		case 320	:
		case 321	:
		case 322	:
			VPP_ApplyPresetToSync( VPP81	);
 8005cac:	2050      	movs	r0, #80	; 0x50
 8005cae:	f7fe fdcd 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005cb2:	e044      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 323	:
		case 324	:
		case 325	:
		case 326	:
			VPP_ApplyPresetToSync( VPP82	);
 8005cb4:	2051      	movs	r0, #81	; 0x51
 8005cb6:	f7fe fdc9 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005cba:	e040      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 327	:
		case 328	:
		case 329	:
		case 330	:
			VPP_ApplyPresetToSync( VPP83	);
 8005cbc:	2052      	movs	r0, #82	; 0x52
 8005cbe:	f7fe fdc5 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005cc2:	e03c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 331	:
		case 332	:
		case 333	:
		case 334	:
			VPP_ApplyPresetToSync( VPP84	);
 8005cc4:	2053      	movs	r0, #83	; 0x53
 8005cc6:	f7fe fdc1 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005cca:	e038      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 335	:
		case 336	:
		case 337	:
		case 338	:
			VPP_ApplyPresetToSync( VPP85	);
 8005ccc:	2054      	movs	r0, #84	; 0x54
 8005cce:	f7fe fdbd 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005cd2:	e034      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 339	:
		case 340	:
		case 341	:
		case 342	:
			VPP_ApplyPresetToSync( VPP86	);
 8005cd4:	2055      	movs	r0, #85	; 0x55
 8005cd6:	f7fe fdb9 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005cda:	e030      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 343	:
		case 344	:
		case 345	:
		case 346	:
			VPP_ApplyPresetToSync( VPP87	);
 8005cdc:	2056      	movs	r0, #86	; 0x56
 8005cde:	f7fe fdb5 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005ce2:	e02c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 347	:
		case 348	:
		case 349	:
		case 350	:
			VPP_ApplyPresetToSync( VPP88	);
 8005ce4:	2057      	movs	r0, #87	; 0x57
 8005ce6:	f7fe fdb1 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005cea:	e028      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 351	:
		case 352	:
		case 353	:
		case 354	:
			VPP_ApplyPresetToSync( VPP89	);
 8005cec:	2058      	movs	r0, #88	; 0x58
 8005cee:	f7fe fdad 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005cf2:	e024      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 355	:
		case 356	:
		case 357	:
		case 358	:
			VPP_ApplyPresetToSync( VPP90	);
 8005cf4:	2059      	movs	r0, #89	; 0x59
 8005cf6:	f7fe fda9 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005cfa:	e020      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 359	:
		case 360	:
		case 361	:
		case 362	:
			VPP_ApplyPresetToSync( VPP91	);
 8005cfc:	205a      	movs	r0, #90	; 0x5a
 8005cfe:	f7fe fda5 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005d02:	e01c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 363	:
		case 364	:
		case 365	:
		case 366	:
			VPP_ApplyPresetToSync( VPP92	);
 8005d04:	205b      	movs	r0, #91	; 0x5b
 8005d06:	f7fe fda1 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005d0a:	e018      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 367	:
		case 368	:
		case 369	:
		case 370	:
			VPP_ApplyPresetToSync( VPP93	);
 8005d0c:	205c      	movs	r0, #92	; 0x5c
 8005d0e:	f7fe fd9d 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005d12:	e014      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 371	:
		case 372	:
		case 373	:
		case 374	:
			VPP_ApplyPresetToSync( VPP94	);
 8005d14:	205d      	movs	r0, #93	; 0x5d
 8005d16:	f7fe fd99 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005d1a:	e010      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 375	:
		case 376	:
		case 377	:
		case 378	:
			VPP_ApplyPresetToSync( VPP95	);
 8005d1c:	205e      	movs	r0, #94	; 0x5e
 8005d1e:	f7fe fd95 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005d22:	e00c      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 379	:
		case 380	:
		case 381	:
		case 382	:
			VPP_ApplyPresetToSync( VPP96	);
 8005d24:	205f      	movs	r0, #95	; 0x5f
 8005d26:	f7fe fd91 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005d2a:	e008      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 383	:
		case 384	:
		case 385	:
		case 386	:
			VPP_ApplyPresetToSync( VPP97	);
 8005d2c:	2060      	movs	r0, #96	; 0x60
 8005d2e:	f7fe fd8d 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005d32:	e004      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>
		case 387	:
		case 388	:
		case 389	:
		case 390	:
			VPP_ApplyPresetToSync( VPP98	);
 8005d34:	2061      	movs	r0, #97	; 0x61
 8005d36:	f7fe fd89 	bl	800484c <VPP_ApplyPresetToSync>
			break;
 8005d3a:	e000      	b.n	8005d3e <VPP_ModifySyncOutput+0x94a>

		default:
			break;
 8005d3c:	bf00      	nop
	}
}
 8005d3e:	bf00      	nop
 8005d40:	3708      	adds	r7, #8
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop

08005d48 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b08c      	sub	sp, #48	; 0x30
 8005d4c:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8005d4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005d52:	2200      	movs	r2, #0
 8005d54:	601a      	str	r2, [r3, #0]
 8005d56:	605a      	str	r2, [r3, #4]
 8005d58:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8005d5a:	1d3b      	adds	r3, r7, #4
 8005d5c:	2220      	movs	r2, #32
 8005d5e:	2100      	movs	r1, #0
 8005d60:	4618      	mov	r0, r3
 8005d62:	f007 ff29 	bl	800dbb8 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8005d66:	4b32      	ldr	r3, [pc, #200]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005d68:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8005d6c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8005d6e:	4b30      	ldr	r3, [pc, #192]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005d70:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8005d74:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005d76:	4b2e      	ldr	r3, [pc, #184]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005d78:	2200      	movs	r2, #0
 8005d7a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005d7c:	4b2c      	ldr	r3, [pc, #176]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005d7e:	2200      	movs	r2, #0
 8005d80:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8005d82:	4b2b      	ldr	r3, [pc, #172]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005d84:	2200      	movs	r2, #0
 8005d86:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005d88:	4b29      	ldr	r3, [pc, #164]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005d8e:	4b28      	ldr	r3, [pc, #160]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005d90:	2204      	movs	r2, #4
 8005d92:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8005d94:	4b26      	ldr	r3, [pc, #152]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005d96:	2200      	movs	r2, #0
 8005d98:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005d9a:	4b25      	ldr	r3, [pc, #148]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8005da0:	4b23      	ldr	r3, [pc, #140]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005da2:	2201      	movs	r2, #1
 8005da4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005da6:	4b22      	ldr	r3, [pc, #136]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005da8:	2200      	movs	r2, #0
 8005daa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005dae:	4b20      	ldr	r3, [pc, #128]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005db0:	2200      	movs	r2, #0
 8005db2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005db4:	4b1e      	ldr	r3, [pc, #120]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005db6:	2200      	movs	r2, #0
 8005db8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8005dba:	4b1d      	ldr	r3, [pc, #116]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005dc2:	4b1b      	ldr	r3, [pc, #108]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005dc4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005dc8:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8005dca:	4b19      	ldr	r3, [pc, #100]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005dd2:	4817      	ldr	r0, [pc, #92]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005dd4:	f001 ffb4 	bl	8007d40 <HAL_ADC_Init>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d001      	beq.n	8005de2 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8005dde:	f000 ff09 	bl	8006bf4 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8005de2:	2300      	movs	r3, #0
 8005de4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005de6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005dea:	4619      	mov	r1, r3
 8005dec:	4810      	ldr	r0, [pc, #64]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005dee:	f002 fd3d 	bl	800886c <HAL_ADCEx_MultiModeConfigChannel>
 8005df2:	4603      	mov	r3, r0
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d001      	beq.n	8005dfc <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8005df8:	f000 fefc 	bl	8006bf4 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8005dfc:	4b0d      	ldr	r3, [pc, #52]	; (8005e34 <MX_ADC1_Init+0xec>)
 8005dfe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005e00:	2306      	movs	r3, #6
 8005e02:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8005e04:	2300      	movs	r3, #0
 8005e06:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005e08:	237f      	movs	r3, #127	; 0x7f
 8005e0a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005e0c:	2304      	movs	r3, #4
 8005e0e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8005e10:	2300      	movs	r3, #0
 8005e12:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e14:	1d3b      	adds	r3, r7, #4
 8005e16:	4619      	mov	r1, r3
 8005e18:	4805      	ldr	r0, [pc, #20]	; (8005e30 <MX_ADC1_Init+0xe8>)
 8005e1a:	f002 f951 	bl	80080c0 <HAL_ADC_ConfigChannel>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d001      	beq.n	8005e28 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8005e24:	f000 fee6 	bl	8006bf4 <Error_Handler>
  }

}
 8005e28:	bf00      	nop
 8005e2a:	3730      	adds	r7, #48	; 0x30
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}
 8005e30:	200024f4 	.word	0x200024f4
 8005e34:	0c900008 	.word	0x0c900008

08005e38 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b08a      	sub	sp, #40	; 0x28
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e40:	f107 0314 	add.w	r3, r7, #20
 8005e44:	2200      	movs	r2, #0
 8005e46:	601a      	str	r2, [r3, #0]
 8005e48:	605a      	str	r2, [r3, #4]
 8005e4a:	609a      	str	r2, [r3, #8]
 8005e4c:	60da      	str	r2, [r3, #12]
 8005e4e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005e58:	d14f      	bne.n	8005efa <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8005e5a:	4b2a      	ldr	r3, [pc, #168]	; (8005f04 <HAL_ADC_MspInit+0xcc>)
 8005e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e5e:	4a29      	ldr	r2, [pc, #164]	; (8005f04 <HAL_ADC_MspInit+0xcc>)
 8005e60:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005e64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005e66:	4b27      	ldr	r3, [pc, #156]	; (8005f04 <HAL_ADC_MspInit+0xcc>)
 8005e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e6a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005e6e:	613b      	str	r3, [r7, #16]
 8005e70:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e72:	4b24      	ldr	r3, [pc, #144]	; (8005f04 <HAL_ADC_MspInit+0xcc>)
 8005e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e76:	4a23      	ldr	r2, [pc, #140]	; (8005f04 <HAL_ADC_MspInit+0xcc>)
 8005e78:	f043 0301 	orr.w	r3, r3, #1
 8005e7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005e7e:	4b21      	ldr	r3, [pc, #132]	; (8005f04 <HAL_ADC_MspInit+0xcc>)
 8005e80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e82:	f003 0301 	and.w	r3, r3, #1
 8005e86:	60fb      	str	r3, [r7, #12]
 8005e88:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005e8a:	2304      	movs	r3, #4
 8005e8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005e8e:	2303      	movs	r3, #3
 8005e90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e92:	2300      	movs	r3, #0
 8005e94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e96:	f107 0314 	add.w	r3, r7, #20
 8005e9a:	4619      	mov	r1, r3
 8005e9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005ea0:	f004 f8bc 	bl	800a01c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8005ea4:	4b18      	ldr	r3, [pc, #96]	; (8005f08 <HAL_ADC_MspInit+0xd0>)
 8005ea6:	4a19      	ldr	r2, [pc, #100]	; (8005f0c <HAL_ADC_MspInit+0xd4>)
 8005ea8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8005eaa:	4b17      	ldr	r3, [pc, #92]	; (8005f08 <HAL_ADC_MspInit+0xd0>)
 8005eac:	2205      	movs	r2, #5
 8005eae:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005eb0:	4b15      	ldr	r3, [pc, #84]	; (8005f08 <HAL_ADC_MspInit+0xd0>)
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005eb6:	4b14      	ldr	r3, [pc, #80]	; (8005f08 <HAL_ADC_MspInit+0xd0>)
 8005eb8:	2200      	movs	r2, #0
 8005eba:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005ebc:	4b12      	ldr	r3, [pc, #72]	; (8005f08 <HAL_ADC_MspInit+0xd0>)
 8005ebe:	2280      	movs	r2, #128	; 0x80
 8005ec0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005ec2:	4b11      	ldr	r3, [pc, #68]	; (8005f08 <HAL_ADC_MspInit+0xd0>)
 8005ec4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ec8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005eca:	4b0f      	ldr	r3, [pc, #60]	; (8005f08 <HAL_ADC_MspInit+0xd0>)
 8005ecc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ed0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005ed2:	4b0d      	ldr	r3, [pc, #52]	; (8005f08 <HAL_ADC_MspInit+0xd0>)
 8005ed4:	2220      	movs	r2, #32
 8005ed6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005ed8:	4b0b      	ldr	r3, [pc, #44]	; (8005f08 <HAL_ADC_MspInit+0xd0>)
 8005eda:	2200      	movs	r2, #0
 8005edc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005ede:	480a      	ldr	r0, [pc, #40]	; (8005f08 <HAL_ADC_MspInit+0xd0>)
 8005ee0:	f003 fdd0 	bl	8009a84 <HAL_DMA_Init>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d001      	beq.n	8005eee <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8005eea:	f000 fe83 	bl	8006bf4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	4a05      	ldr	r2, [pc, #20]	; (8005f08 <HAL_ADC_MspInit+0xd0>)
 8005ef2:	655a      	str	r2, [r3, #84]	; 0x54
 8005ef4:	4a04      	ldr	r2, [pc, #16]	; (8005f08 <HAL_ADC_MspInit+0xd0>)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8005efa:	bf00      	nop
 8005efc:	3728      	adds	r7, #40	; 0x28
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}
 8005f02:	bf00      	nop
 8005f04:	40021000 	.word	0x40021000
 8005f08:	20002560 	.word	0x20002560
 8005f0c:	40020008 	.word	0x40020008

08005f10 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 8005f14:	4b0f      	ldr	r3, [pc, #60]	; (8005f54 <MX_COMP1_Init+0x44>)
 8005f16:	4a10      	ldr	r2, [pc, #64]	; (8005f58 <MX_COMP1_Init+0x48>)
 8005f18:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8005f1a:	4b0e      	ldr	r3, [pc, #56]	; (8005f54 <MX_COMP1_Init+0x44>)
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 8005f20:	4b0c      	ldr	r3, [pc, #48]	; (8005f54 <MX_COMP1_Init+0x44>)
 8005f22:	4a0e      	ldr	r2, [pc, #56]	; (8005f5c <MX_COMP1_Init+0x4c>)
 8005f24:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8005f26:	4b0b      	ldr	r3, [pc, #44]	; (8005f54 <MX_COMP1_Init+0x44>)
 8005f28:	2200      	movs	r2, #0
 8005f2a:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8005f2c:	4b09      	ldr	r3, [pc, #36]	; (8005f54 <MX_COMP1_Init+0x44>)
 8005f2e:	2200      	movs	r2, #0
 8005f30:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8005f32:	4b08      	ldr	r3, [pc, #32]	; (8005f54 <MX_COMP1_Init+0x44>)
 8005f34:	2200      	movs	r2, #0
 8005f36:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8005f38:	4b06      	ldr	r3, [pc, #24]	; (8005f54 <MX_COMP1_Init+0x44>)
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8005f3e:	4805      	ldr	r0, [pc, #20]	; (8005f54 <MX_COMP1_Init+0x44>)
 8005f40:	f002 fee8 	bl	8008d14 <HAL_COMP_Init>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d001      	beq.n	8005f4e <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 8005f4a:	f000 fe53 	bl	8006bf4 <Error_Handler>
  }

}
 8005f4e:	bf00      	nop
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	bf00      	nop
 8005f54:	200025c0 	.word	0x200025c0
 8005f58:	40010200 	.word	0x40010200
 8005f5c:	00800030 	.word	0x00800030

08005f60 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b088      	sub	sp, #32
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f68:	f107 030c 	add.w	r3, r7, #12
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	601a      	str	r2, [r3, #0]
 8005f70:	605a      	str	r2, [r3, #4]
 8005f72:	609a      	str	r2, [r3, #8]
 8005f74:	60da      	str	r2, [r3, #12]
 8005f76:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a0f      	ldr	r2, [pc, #60]	; (8005fbc <HAL_COMP_MspInit+0x5c>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d118      	bne.n	8005fb4 <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f82:	4b0f      	ldr	r3, [pc, #60]	; (8005fc0 <HAL_COMP_MspInit+0x60>)
 8005f84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f86:	4a0e      	ldr	r2, [pc, #56]	; (8005fc0 <HAL_COMP_MspInit+0x60>)
 8005f88:	f043 0301 	orr.w	r3, r3, #1
 8005f8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005f8e:	4b0c      	ldr	r3, [pc, #48]	; (8005fc0 <HAL_COMP_MspInit+0x60>)
 8005f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f92:	f003 0301 	and.w	r3, r3, #1
 8005f96:	60bb      	str	r3, [r7, #8]
 8005f98:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005f9a:	2302      	movs	r3, #2
 8005f9c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005f9e:	2303      	movs	r3, #3
 8005fa0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fa6:	f107 030c 	add.w	r3, r7, #12
 8005faa:	4619      	mov	r1, r3
 8005fac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005fb0:	f004 f834 	bl	800a01c <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8005fb4:	bf00      	nop
 8005fb6:	3720      	adds	r7, #32
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}
 8005fbc:	40010200 	.word	0x40010200
 8005fc0:	40021000 	.word	0x40021000

08005fc4 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b08c      	sub	sp, #48	; 0x30
 8005fc8:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8005fca:	463b      	mov	r3, r7
 8005fcc:	2230      	movs	r2, #48	; 0x30
 8005fce:	2100      	movs	r1, #0
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f007 fdf1 	bl	800dbb8 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8005fd6:	4b1e      	ldr	r3, [pc, #120]	; (8006050 <MX_DAC1_Init+0x8c>)
 8005fd8:	4a1e      	ldr	r2, [pc, #120]	; (8006054 <MX_DAC1_Init+0x90>)
 8005fda:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8005fdc:	481c      	ldr	r0, [pc, #112]	; (8006050 <MX_DAC1_Init+0x8c>)
 8005fde:	f003 f93c 	bl	800925a <HAL_DAC_Init>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d001      	beq.n	8005fec <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8005fe8:	f000 fe04 	bl	8006bf4 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005fec:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005ff0:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8005ffe:	2306      	movs	r3, #6
 8006000:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8006002:	2300      	movs	r3, #0
 8006004:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8006006:	2300      	movs	r3, #0
 8006008:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800600a:	2301      	movs	r3, #1
 800600c:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800600e:	2300      	movs	r3, #0
 8006010:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8006012:	463b      	mov	r3, r7
 8006014:	2200      	movs	r2, #0
 8006016:	4619      	mov	r1, r3
 8006018:	480d      	ldr	r0, [pc, #52]	; (8006050 <MX_DAC1_Init+0x8c>)
 800601a:	f003 fafd 	bl	8009618 <HAL_DAC_ConfigChannel>
 800601e:	4603      	mov	r3, r0
 8006020:	2b00      	cmp	r3, #0
 8006022:	d001      	beq.n	8006028 <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 8006024:	f000 fde6 	bl	8006bf4 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8006028:	2300      	movs	r3, #0
 800602a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800602c:	2301      	movs	r3, #1
 800602e:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8006030:	463b      	mov	r3, r7
 8006032:	2210      	movs	r2, #16
 8006034:	4619      	mov	r1, r3
 8006036:	4806      	ldr	r0, [pc, #24]	; (8006050 <MX_DAC1_Init+0x8c>)
 8006038:	f003 faee 	bl	8009618 <HAL_DAC_ConfigChannel>
 800603c:	4603      	mov	r3, r0
 800603e:	2b00      	cmp	r3, #0
 8006040:	d001      	beq.n	8006046 <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 8006042:	f000 fdd7 	bl	8006bf4 <Error_Handler>
  }

}
 8006046:	bf00      	nop
 8006048:	3730      	adds	r7, #48	; 0x30
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
 800604e:	bf00      	nop
 8006050:	200025f8 	.word	0x200025f8
 8006054:	50000800 	.word	0x50000800

08006058 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b08c      	sub	sp, #48	; 0x30
 800605c:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800605e:	463b      	mov	r3, r7
 8006060:	2230      	movs	r2, #48	; 0x30
 8006062:	2100      	movs	r1, #0
 8006064:	4618      	mov	r0, r3
 8006066:	f007 fda7 	bl	800dbb8 <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 800606a:	4b16      	ldr	r3, [pc, #88]	; (80060c4 <MX_DAC2_Init+0x6c>)
 800606c:	4a16      	ldr	r2, [pc, #88]	; (80060c8 <MX_DAC2_Init+0x70>)
 800606e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8006070:	4814      	ldr	r0, [pc, #80]	; (80060c4 <MX_DAC2_Init+0x6c>)
 8006072:	f003 f8f2 	bl	800925a <HAL_DAC_Init>
 8006076:	4603      	mov	r3, r0
 8006078:	2b00      	cmp	r3, #0
 800607a:	d001      	beq.n	8006080 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 800607c:	f000 fdba 	bl	8006bf4 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006080:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006084:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8006086:	2300      	movs	r3, #0
 8006088:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800608a:	2300      	movs	r3, #0
 800608c:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800608e:	2300      	movs	r3, #0
 8006090:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8006092:	2306      	movs	r3, #6
 8006094:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8006096:	2300      	movs	r3, #0
 8006098:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800609a:	2300      	movs	r3, #0
 800609c:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800609e:	2301      	movs	r3, #1
 80060a0:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80060a2:	2300      	movs	r3, #0
 80060a4:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80060a6:	463b      	mov	r3, r7
 80060a8:	2200      	movs	r2, #0
 80060aa:	4619      	mov	r1, r3
 80060ac:	4805      	ldr	r0, [pc, #20]	; (80060c4 <MX_DAC2_Init+0x6c>)
 80060ae:	f003 fab3 	bl	8009618 <HAL_DAC_ConfigChannel>
 80060b2:	4603      	mov	r3, r0
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d001      	beq.n	80060bc <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 80060b8:	f000 fd9c 	bl	8006bf4 <Error_Handler>
  }

}
 80060bc:	bf00      	nop
 80060be:	3730      	adds	r7, #48	; 0x30
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}
 80060c4:	200025e4 	.word	0x200025e4
 80060c8:	50000c00 	.word	0x50000c00

080060cc <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b08c      	sub	sp, #48	; 0x30
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060d4:	f107 031c 	add.w	r3, r7, #28
 80060d8:	2200      	movs	r2, #0
 80060da:	601a      	str	r2, [r3, #0]
 80060dc:	605a      	str	r2, [r3, #4]
 80060de:	609a      	str	r2, [r3, #8]
 80060e0:	60da      	str	r2, [r3, #12]
 80060e2:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a56      	ldr	r2, [pc, #344]	; (8006244 <HAL_DAC_MspInit+0x178>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d150      	bne.n	8006190 <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80060ee:	4b56      	ldr	r3, [pc, #344]	; (8006248 <HAL_DAC_MspInit+0x17c>)
 80060f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060f2:	4a55      	ldr	r2, [pc, #340]	; (8006248 <HAL_DAC_MspInit+0x17c>)
 80060f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80060fa:	4b53      	ldr	r3, [pc, #332]	; (8006248 <HAL_DAC_MspInit+0x17c>)
 80060fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006102:	61bb      	str	r3, [r7, #24]
 8006104:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006106:	4b50      	ldr	r3, [pc, #320]	; (8006248 <HAL_DAC_MspInit+0x17c>)
 8006108:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800610a:	4a4f      	ldr	r2, [pc, #316]	; (8006248 <HAL_DAC_MspInit+0x17c>)
 800610c:	f043 0301 	orr.w	r3, r3, #1
 8006110:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006112:	4b4d      	ldr	r3, [pc, #308]	; (8006248 <HAL_DAC_MspInit+0x17c>)
 8006114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006116:	f003 0301 	and.w	r3, r3, #1
 800611a:	617b      	str	r3, [r7, #20]
 800611c:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800611e:	2330      	movs	r3, #48	; 0x30
 8006120:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006122:	2303      	movs	r3, #3
 8006124:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006126:	2300      	movs	r3, #0
 8006128:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800612a:	f107 031c 	add.w	r3, r7, #28
 800612e:	4619      	mov	r1, r3
 8006130:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006134:	f003 ff72 	bl	800a01c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8006138:	4b44      	ldr	r3, [pc, #272]	; (800624c <HAL_DAC_MspInit+0x180>)
 800613a:	4a45      	ldr	r2, [pc, #276]	; (8006250 <HAL_DAC_MspInit+0x184>)
 800613c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 800613e:	4b43      	ldr	r3, [pc, #268]	; (800624c <HAL_DAC_MspInit+0x180>)
 8006140:	2206      	movs	r2, #6
 8006142:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006144:	4b41      	ldr	r3, [pc, #260]	; (800624c <HAL_DAC_MspInit+0x180>)
 8006146:	2210      	movs	r2, #16
 8006148:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800614a:	4b40      	ldr	r3, [pc, #256]	; (800624c <HAL_DAC_MspInit+0x180>)
 800614c:	2200      	movs	r2, #0
 800614e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8006150:	4b3e      	ldr	r3, [pc, #248]	; (800624c <HAL_DAC_MspInit+0x180>)
 8006152:	2280      	movs	r2, #128	; 0x80
 8006154:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006156:	4b3d      	ldr	r3, [pc, #244]	; (800624c <HAL_DAC_MspInit+0x180>)
 8006158:	f44f 7200 	mov.w	r2, #512	; 0x200
 800615c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800615e:	4b3b      	ldr	r3, [pc, #236]	; (800624c <HAL_DAC_MspInit+0x180>)
 8006160:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006164:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8006166:	4b39      	ldr	r3, [pc, #228]	; (800624c <HAL_DAC_MspInit+0x180>)
 8006168:	2220      	movs	r2, #32
 800616a:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800616c:	4b37      	ldr	r3, [pc, #220]	; (800624c <HAL_DAC_MspInit+0x180>)
 800616e:	2200      	movs	r2, #0
 8006170:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8006172:	4836      	ldr	r0, [pc, #216]	; (800624c <HAL_DAC_MspInit+0x180>)
 8006174:	f003 fc86 	bl	8009a84 <HAL_DMA_Init>
 8006178:	4603      	mov	r3, r0
 800617a:	2b00      	cmp	r3, #0
 800617c:	d001      	beq.n	8006182 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800617e:	f000 fd39 	bl	8006bf4 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a31      	ldr	r2, [pc, #196]	; (800624c <HAL_DAC_MspInit+0x180>)
 8006186:	609a      	str	r2, [r3, #8]
 8006188:	4a30      	ldr	r2, [pc, #192]	; (800624c <HAL_DAC_MspInit+0x180>)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 800618e:	e054      	b.n	800623a <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a2f      	ldr	r2, [pc, #188]	; (8006254 <HAL_DAC_MspInit+0x188>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d14f      	bne.n	800623a <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 800619a:	4b2b      	ldr	r3, [pc, #172]	; (8006248 <HAL_DAC_MspInit+0x17c>)
 800619c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800619e:	4a2a      	ldr	r2, [pc, #168]	; (8006248 <HAL_DAC_MspInit+0x17c>)
 80061a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80061a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80061a6:	4b28      	ldr	r3, [pc, #160]	; (8006248 <HAL_DAC_MspInit+0x17c>)
 80061a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061ae:	613b      	str	r3, [r7, #16]
 80061b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80061b2:	4b25      	ldr	r3, [pc, #148]	; (8006248 <HAL_DAC_MspInit+0x17c>)
 80061b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061b6:	4a24      	ldr	r2, [pc, #144]	; (8006248 <HAL_DAC_MspInit+0x17c>)
 80061b8:	f043 0301 	orr.w	r3, r3, #1
 80061bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80061be:	4b22      	ldr	r3, [pc, #136]	; (8006248 <HAL_DAC_MspInit+0x17c>)
 80061c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061c2:	f003 0301 	and.w	r3, r3, #1
 80061c6:	60fb      	str	r3, [r7, #12]
 80061c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80061ca:	2340      	movs	r3, #64	; 0x40
 80061cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80061ce:	2303      	movs	r3, #3
 80061d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061d2:	2300      	movs	r3, #0
 80061d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061d6:	f107 031c 	add.w	r3, r7, #28
 80061da:	4619      	mov	r1, r3
 80061dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80061e0:	f003 ff1c 	bl	800a01c <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 80061e4:	4b1c      	ldr	r3, [pc, #112]	; (8006258 <HAL_DAC_MspInit+0x18c>)
 80061e6:	4a1d      	ldr	r2, [pc, #116]	; (800625c <HAL_DAC_MspInit+0x190>)
 80061e8:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 80061ea:	4b1b      	ldr	r3, [pc, #108]	; (8006258 <HAL_DAC_MspInit+0x18c>)
 80061ec:	2229      	movs	r2, #41	; 0x29
 80061ee:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80061f0:	4b19      	ldr	r3, [pc, #100]	; (8006258 <HAL_DAC_MspInit+0x18c>)
 80061f2:	2210      	movs	r2, #16
 80061f4:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80061f6:	4b18      	ldr	r3, [pc, #96]	; (8006258 <HAL_DAC_MspInit+0x18c>)
 80061f8:	2200      	movs	r2, #0
 80061fa:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80061fc:	4b16      	ldr	r3, [pc, #88]	; (8006258 <HAL_DAC_MspInit+0x18c>)
 80061fe:	2280      	movs	r2, #128	; 0x80
 8006200:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006202:	4b15      	ldr	r3, [pc, #84]	; (8006258 <HAL_DAC_MspInit+0x18c>)
 8006204:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006208:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800620a:	4b13      	ldr	r3, [pc, #76]	; (8006258 <HAL_DAC_MspInit+0x18c>)
 800620c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006210:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8006212:	4b11      	ldr	r3, [pc, #68]	; (8006258 <HAL_DAC_MspInit+0x18c>)
 8006214:	2220      	movs	r2, #32
 8006216:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8006218:	4b0f      	ldr	r3, [pc, #60]	; (8006258 <HAL_DAC_MspInit+0x18c>)
 800621a:	2200      	movs	r2, #0
 800621c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 800621e:	480e      	ldr	r0, [pc, #56]	; (8006258 <HAL_DAC_MspInit+0x18c>)
 8006220:	f003 fc30 	bl	8009a84 <HAL_DMA_Init>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d001      	beq.n	800622e <HAL_DAC_MspInit+0x162>
      Error_Handler();
 800622a:	f000 fce3 	bl	8006bf4 <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4a09      	ldr	r2, [pc, #36]	; (8006258 <HAL_DAC_MspInit+0x18c>)
 8006232:	609a      	str	r2, [r3, #8]
 8006234:	4a08      	ldr	r2, [pc, #32]	; (8006258 <HAL_DAC_MspInit+0x18c>)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6293      	str	r3, [r2, #40]	; 0x28
}
 800623a:	bf00      	nop
 800623c:	3730      	adds	r7, #48	; 0x30
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}
 8006242:	bf00      	nop
 8006244:	50000800 	.word	0x50000800
 8006248:	40021000 	.word	0x40021000
 800624c:	2000260c 	.word	0x2000260c
 8006250:	4002001c 	.word	0x4002001c
 8006254:	50000c00 	.word	0x50000c00
 8006258:	2000266c 	.word	0x2000266c
 800625c:	40020030 	.word	0x40020030

08006260 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b082      	sub	sp, #8
 8006264:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8006266:	4b1a      	ldr	r3, [pc, #104]	; (80062d0 <MX_DMA_Init+0x70>)
 8006268:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800626a:	4a19      	ldr	r2, [pc, #100]	; (80062d0 <MX_DMA_Init+0x70>)
 800626c:	f043 0304 	orr.w	r3, r3, #4
 8006270:	6493      	str	r3, [r2, #72]	; 0x48
 8006272:	4b17      	ldr	r3, [pc, #92]	; (80062d0 <MX_DMA_Init+0x70>)
 8006274:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006276:	f003 0304 	and.w	r3, r3, #4
 800627a:	607b      	str	r3, [r7, #4]
 800627c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800627e:	4b14      	ldr	r3, [pc, #80]	; (80062d0 <MX_DMA_Init+0x70>)
 8006280:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006282:	4a13      	ldr	r2, [pc, #76]	; (80062d0 <MX_DMA_Init+0x70>)
 8006284:	f043 0301 	orr.w	r3, r3, #1
 8006288:	6493      	str	r3, [r2, #72]	; 0x48
 800628a:	4b11      	ldr	r3, [pc, #68]	; (80062d0 <MX_DMA_Init+0x70>)
 800628c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800628e:	f003 0301 	and.w	r3, r3, #1
 8006292:	603b      	str	r3, [r7, #0]
 8006294:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8006296:	2200      	movs	r2, #0
 8006298:	2101      	movs	r1, #1
 800629a:	200b      	movs	r0, #11
 800629c:	f002 ffa9 	bl	80091f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80062a0:	200b      	movs	r0, #11
 80062a2:	f002 ffc0 	bl	8009226 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80062a6:	2200      	movs	r2, #0
 80062a8:	2100      	movs	r1, #0
 80062aa:	200c      	movs	r0, #12
 80062ac:	f002 ffa1 	bl	80091f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80062b0:	200c      	movs	r0, #12
 80062b2:	f002 ffb8 	bl	8009226 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80062b6:	2200      	movs	r2, #0
 80062b8:	2100      	movs	r1, #0
 80062ba:	200d      	movs	r0, #13
 80062bc:	f002 ff99 	bl	80091f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80062c0:	200d      	movs	r0, #13
 80062c2:	f002 ffb0 	bl	8009226 <HAL_NVIC_EnableIRQ>

}
 80062c6:	bf00      	nop
 80062c8:	3708      	adds	r7, #8
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}
 80062ce:	bf00      	nop
 80062d0:	40021000 	.word	0x40021000

080062d4 <update_dc_bias_sweep>:
uint16_t dcbias = 0;
int dcbias_dir = 1;
int dcinverted = 0;

void update_dc_bias_sweep()
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	af00      	add	r7, sp, #0
	  // up=1, down=0
	  (dcbias_dir) ? (dcbias++) : (dcbias--);
 80062d8:	4b20      	ldr	r3, [pc, #128]	; (800635c <update_dc_bias_sweep+0x88>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d006      	beq.n	80062ee <update_dc_bias_sweep+0x1a>
 80062e0:	4b1f      	ldr	r3, [pc, #124]	; (8006360 <update_dc_bias_sweep+0x8c>)
 80062e2:	881b      	ldrh	r3, [r3, #0]
 80062e4:	3301      	adds	r3, #1
 80062e6:	b29a      	uxth	r2, r3
 80062e8:	4b1d      	ldr	r3, [pc, #116]	; (8006360 <update_dc_bias_sweep+0x8c>)
 80062ea:	801a      	strh	r2, [r3, #0]
 80062ec:	e005      	b.n	80062fa <update_dc_bias_sweep+0x26>
 80062ee:	4b1c      	ldr	r3, [pc, #112]	; (8006360 <update_dc_bias_sweep+0x8c>)
 80062f0:	881b      	ldrh	r3, [r3, #0]
 80062f2:	3b01      	subs	r3, #1
 80062f4:	b29a      	uxth	r2, r3
 80062f6:	4b1a      	ldr	r3, [pc, #104]	; (8006360 <update_dc_bias_sweep+0x8c>)
 80062f8:	801a      	strh	r2, [r3, #0]

	  // invert the bias signal at zero crossing
	  if(dcbias < 1) {
 80062fa:	4b19      	ldr	r3, [pc, #100]	; (8006360 <update_dc_bias_sweep+0x8c>)
 80062fc:	881b      	ldrh	r3, [r3, #0]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d10a      	bne.n	8006318 <update_dc_bias_sweep+0x44>
		(dcinverted) ? (dcinverted=0) : (dcinverted=1);
 8006302:	4b18      	ldr	r3, [pc, #96]	; (8006364 <update_dc_bias_sweep+0x90>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d003      	beq.n	8006312 <update_dc_bias_sweep+0x3e>
 800630a:	4b16      	ldr	r3, [pc, #88]	; (8006364 <update_dc_bias_sweep+0x90>)
 800630c:	2200      	movs	r2, #0
 800630e:	601a      	str	r2, [r3, #0]
 8006310:	e002      	b.n	8006318 <update_dc_bias_sweep+0x44>
 8006312:	4b14      	ldr	r3, [pc, #80]	; (8006364 <update_dc_bias_sweep+0x90>)
 8006314:	2201      	movs	r2, #1
 8006316:	601a      	str	r2, [r3, #0]
	  }

	  // change direction if dac limits are reached
	  if(dcbias < 1) 	{ dcbias_dir = 1; }
 8006318:	4b11      	ldr	r3, [pc, #68]	; (8006360 <update_dc_bias_sweep+0x8c>)
 800631a:	881b      	ldrh	r3, [r3, #0]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d102      	bne.n	8006326 <update_dc_bias_sweep+0x52>
 8006320:	4b0e      	ldr	r3, [pc, #56]	; (800635c <update_dc_bias_sweep+0x88>)
 8006322:	2201      	movs	r2, #1
 8006324:	601a      	str	r2, [r3, #0]
	  if(dcbias > 4095) { dcbias_dir = 0; }
 8006326:	4b0e      	ldr	r3, [pc, #56]	; (8006360 <update_dc_bias_sweep+0x8c>)
 8006328:	881b      	ldrh	r3, [r3, #0]
 800632a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800632e:	d302      	bcc.n	8006336 <update_dc_bias_sweep+0x62>
 8006330:	4b0a      	ldr	r3, [pc, #40]	; (800635c <update_dc_bias_sweep+0x88>)
 8006332:	2200      	movs	r2, #0
 8006334:	601a      	str	r2, [r3, #0]


	  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, dcinverted);
 8006336:	4b0b      	ldr	r3, [pc, #44]	; (8006364 <update_dc_bias_sweep+0x90>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	b2db      	uxtb	r3, r3
 800633c:	461a      	mov	r2, r3
 800633e:	2108      	movs	r1, #8
 8006340:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006344:	f003 ffec 	bl	800a320 <HAL_GPIO_WritePin>
	  HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_2, DAC_ALIGN_12B_R, dcbias);
 8006348:	4b05      	ldr	r3, [pc, #20]	; (8006360 <update_dc_bias_sweep+0x8c>)
 800634a:	881b      	ldrh	r3, [r3, #0]
 800634c:	2200      	movs	r2, #0
 800634e:	2110      	movs	r1, #16
 8006350:	4805      	ldr	r0, [pc, #20]	; (8006368 <update_dc_bias_sweep+0x94>)
 8006352:	f003 f90f 	bl	8009574 <HAL_DAC_SetValue>
}
 8006356:	bf00      	nop
 8006358:	bd80      	pop	{r7, pc}
 800635a:	bf00      	nop
 800635c:	20000ca0 	.word	0x20000ca0
 8006360:	20001f18 	.word	0x20001f18
 8006364:	20001f1c 	.word	0x20001f1c
 8006368:	200025f8 	.word	0x200025f8

0800636c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800636c:	b480      	push	{r7}
 800636e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006370:	4b04      	ldr	r3, [pc, #16]	; (8006384 <__NVIC_GetPriorityGrouping+0x18>)
 8006372:	68db      	ldr	r3, [r3, #12]
 8006374:	0a1b      	lsrs	r3, r3, #8
 8006376:	f003 0307 	and.w	r3, r3, #7
}
 800637a:	4618      	mov	r0, r3
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr
 8006384:	e000ed00 	.word	0xe000ed00

08006388 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006388:	b480      	push	{r7}
 800638a:	b083      	sub	sp, #12
 800638c:	af00      	add	r7, sp, #0
 800638e:	4603      	mov	r3, r0
 8006390:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006396:	2b00      	cmp	r3, #0
 8006398:	db0b      	blt.n	80063b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800639a:	79fb      	ldrb	r3, [r7, #7]
 800639c:	f003 021f 	and.w	r2, r3, #31
 80063a0:	4907      	ldr	r1, [pc, #28]	; (80063c0 <__NVIC_EnableIRQ+0x38>)
 80063a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063a6:	095b      	lsrs	r3, r3, #5
 80063a8:	2001      	movs	r0, #1
 80063aa:	fa00 f202 	lsl.w	r2, r0, r2
 80063ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80063b2:	bf00      	nop
 80063b4:	370c      	adds	r7, #12
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr
 80063be:	bf00      	nop
 80063c0:	e000e100 	.word	0xe000e100

080063c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b083      	sub	sp, #12
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	4603      	mov	r3, r0
 80063cc:	6039      	str	r1, [r7, #0]
 80063ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	db0a      	blt.n	80063ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	b2da      	uxtb	r2, r3
 80063dc:	490c      	ldr	r1, [pc, #48]	; (8006410 <__NVIC_SetPriority+0x4c>)
 80063de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063e2:	0112      	lsls	r2, r2, #4
 80063e4:	b2d2      	uxtb	r2, r2
 80063e6:	440b      	add	r3, r1
 80063e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80063ec:	e00a      	b.n	8006404 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	b2da      	uxtb	r2, r3
 80063f2:	4908      	ldr	r1, [pc, #32]	; (8006414 <__NVIC_SetPriority+0x50>)
 80063f4:	79fb      	ldrb	r3, [r7, #7]
 80063f6:	f003 030f 	and.w	r3, r3, #15
 80063fa:	3b04      	subs	r3, #4
 80063fc:	0112      	lsls	r2, r2, #4
 80063fe:	b2d2      	uxtb	r2, r2
 8006400:	440b      	add	r3, r1
 8006402:	761a      	strb	r2, [r3, #24]
}
 8006404:	bf00      	nop
 8006406:	370c      	adds	r7, #12
 8006408:	46bd      	mov	sp, r7
 800640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640e:	4770      	bx	lr
 8006410:	e000e100 	.word	0xe000e100
 8006414:	e000ed00 	.word	0xe000ed00

08006418 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006418:	b480      	push	{r7}
 800641a:	b089      	sub	sp, #36	; 0x24
 800641c:	af00      	add	r7, sp, #0
 800641e:	60f8      	str	r0, [r7, #12]
 8006420:	60b9      	str	r1, [r7, #8]
 8006422:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f003 0307 	and.w	r3, r3, #7
 800642a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800642c:	69fb      	ldr	r3, [r7, #28]
 800642e:	f1c3 0307 	rsb	r3, r3, #7
 8006432:	2b04      	cmp	r3, #4
 8006434:	bf28      	it	cs
 8006436:	2304      	movcs	r3, #4
 8006438:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	3304      	adds	r3, #4
 800643e:	2b06      	cmp	r3, #6
 8006440:	d902      	bls.n	8006448 <NVIC_EncodePriority+0x30>
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	3b03      	subs	r3, #3
 8006446:	e000      	b.n	800644a <NVIC_EncodePriority+0x32>
 8006448:	2300      	movs	r3, #0
 800644a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800644c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006450:	69bb      	ldr	r3, [r7, #24]
 8006452:	fa02 f303 	lsl.w	r3, r2, r3
 8006456:	43da      	mvns	r2, r3
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	401a      	ands	r2, r3
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006460:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	fa01 f303 	lsl.w	r3, r1, r3
 800646a:	43d9      	mvns	r1, r3
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006470:	4313      	orrs	r3, r2
         );
}
 8006472:	4618      	mov	r0, r3
 8006474:	3724      	adds	r7, #36	; 0x24
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr
	...

08006480 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 800648a:	4a14      	ldr	r2, [pc, #80]	; (80064dc <LL_SYSCFG_SetEXTISource+0x5c>)
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	f003 0303 	and.w	r3, r3, #3
 8006492:	3302      	adds	r3, #2
 8006494:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	0c1b      	lsrs	r3, r3, #16
 800649c:	43db      	mvns	r3, r3
 800649e:	ea02 0103 	and.w	r1, r2, r3
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	0c1b      	lsrs	r3, r3, #16
 80064a6:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	fa93 f3a3 	rbit	r3, r3
 80064ae:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	fab3 f383 	clz	r3, r3
 80064b6:	b2db      	uxtb	r3, r3
 80064b8:	f003 031f 	and.w	r3, r3, #31
 80064bc:	687a      	ldr	r2, [r7, #4]
 80064be:	409a      	lsls	r2, r3
 80064c0:	4806      	ldr	r0, [pc, #24]	; (80064dc <LL_SYSCFG_SetEXTISource+0x5c>)
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	f003 0303 	and.w	r3, r3, #3
 80064c8:	430a      	orrs	r2, r1
 80064ca:	3302      	adds	r3, #2
 80064cc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80064d0:	bf00      	nop
 80064d2:	3714      	adds	r7, #20
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr
 80064dc:	40010000 	.word	0x40010000

080064e0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b089      	sub	sp, #36	; 0x24
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	60b9      	str	r1, [r7, #8]
 80064ea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	fa93 f3a3 	rbit	r3, r3
 80064fa:	613b      	str	r3, [r7, #16]
  return result;
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	fab3 f383 	clz	r3, r3
 8006502:	b2db      	uxtb	r3, r3
 8006504:	005b      	lsls	r3, r3, #1
 8006506:	2103      	movs	r1, #3
 8006508:	fa01 f303 	lsl.w	r3, r1, r3
 800650c:	43db      	mvns	r3, r3
 800650e:	401a      	ands	r2, r3
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006514:	69fb      	ldr	r3, [r7, #28]
 8006516:	fa93 f3a3 	rbit	r3, r3
 800651a:	61bb      	str	r3, [r7, #24]
  return result;
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	fab3 f383 	clz	r3, r3
 8006522:	b2db      	uxtb	r3, r3
 8006524:	005b      	lsls	r3, r3, #1
 8006526:	6879      	ldr	r1, [r7, #4]
 8006528:	fa01 f303 	lsl.w	r3, r1, r3
 800652c:	431a      	orrs	r2, r3
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	601a      	str	r2, [r3, #0]
}
 8006532:	bf00      	nop
 8006534:	3724      	adds	r7, #36	; 0x24
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr

0800653e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800653e:	b480      	push	{r7}
 8006540:	b089      	sub	sp, #36	; 0x24
 8006542:	af00      	add	r7, sp, #0
 8006544:	60f8      	str	r0, [r7, #12]
 8006546:	60b9      	str	r1, [r7, #8]
 8006548:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	68da      	ldr	r2, [r3, #12]
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	fa93 f3a3 	rbit	r3, r3
 8006558:	613b      	str	r3, [r7, #16]
  return result;
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	fab3 f383 	clz	r3, r3
 8006560:	b2db      	uxtb	r3, r3
 8006562:	005b      	lsls	r3, r3, #1
 8006564:	2103      	movs	r1, #3
 8006566:	fa01 f303 	lsl.w	r3, r1, r3
 800656a:	43db      	mvns	r3, r3
 800656c:	401a      	ands	r2, r3
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006572:	69fb      	ldr	r3, [r7, #28]
 8006574:	fa93 f3a3 	rbit	r3, r3
 8006578:	61bb      	str	r3, [r7, #24]
  return result;
 800657a:	69bb      	ldr	r3, [r7, #24]
 800657c:	fab3 f383 	clz	r3, r3
 8006580:	b2db      	uxtb	r3, r3
 8006582:	005b      	lsls	r3, r3, #1
 8006584:	6879      	ldr	r1, [r7, #4]
 8006586:	fa01 f303 	lsl.w	r3, r1, r3
 800658a:	431a      	orrs	r2, r3
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	60da      	str	r2, [r3, #12]
}
 8006590:	bf00      	nop
 8006592:	3724      	adds	r7, #36	; 0x24
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr

0800659c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800659c:	b480      	push	{r7}
 800659e:	b083      	sub	sp, #12
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
 80065a4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	683a      	ldr	r2, [r7, #0]
 80065aa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80065ac:	bf00      	nop
 80065ae:	370c      	adds	r7, #12
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr

080065b8 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b085      	sub	sp, #20
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80065c0:	4b08      	ldr	r3, [pc, #32]	; (80065e4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80065c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80065c4:	4907      	ldr	r1, [pc, #28]	; (80065e4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80065cc:	4b05      	ldr	r3, [pc, #20]	; (80065e4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80065ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	4013      	ands	r3, r2
 80065d4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80065d6:	68fb      	ldr	r3, [r7, #12]
}
 80065d8:	bf00      	nop
 80065da:	3714      	adds	r7, #20
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr
 80065e4:	40021000 	.word	0x40021000

080065e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b08a      	sub	sp, #40	; 0x28
 80065ec:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80065ee:	f107 031c 	add.w	r3, r7, #28
 80065f2:	2200      	movs	r2, #0
 80065f4:	601a      	str	r2, [r3, #0]
 80065f6:	605a      	str	r2, [r3, #4]
 80065f8:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80065fa:	1d3b      	adds	r3, r7, #4
 80065fc:	2200      	movs	r2, #0
 80065fe:	601a      	str	r2, [r3, #0]
 8006600:	605a      	str	r2, [r3, #4]
 8006602:	609a      	str	r2, [r3, #8]
 8006604:	60da      	str	r2, [r3, #12]
 8006606:	611a      	str	r2, [r3, #16]
 8006608:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800660a:	2004      	movs	r0, #4
 800660c:	f7ff ffd4 	bl	80065b8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8006610:	2020      	movs	r0, #32
 8006612:	f7ff ffd1 	bl	80065b8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8006616:	2001      	movs	r0, #1
 8006618:	f7ff ffce 	bl	80065b8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800661c:	2002      	movs	r0, #2
 800661e:	f7ff ffcb 	bl	80065b8 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 8006622:	2108      	movs	r1, #8
 8006624:	48d3      	ldr	r0, [pc, #844]	; (8006974 <MX_GPIO_Init+0x38c>)
 8006626:	f7ff ffb9 	bl	800659c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin);
 800662a:	2108      	movs	r1, #8
 800662c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006630:	f7ff ffb4 	bl	800659c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG2_GPIO_Port, SG2_Pin);
 8006634:	2110      	movs	r1, #16
 8006636:	48cf      	ldr	r0, [pc, #828]	; (8006974 <MX_GPIO_Init+0x38c>)
 8006638:	f7ff ffb0 	bl	800659c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG1_GPIO_Port, SG1_Pin);
 800663c:	2120      	movs	r1, #32
 800663e:	48cd      	ldr	r0, [pc, #820]	; (8006974 <MX_GPIO_Init+0x38c>)
 8006640:	f7ff ffac 	bl	800659c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG0_GPIO_Port, SG0_Pin);
 8006644:	2101      	movs	r1, #1
 8006646:	48cc      	ldr	r0, [pc, #816]	; (8006978 <MX_GPIO_Init+0x390>)
 8006648:	f7ff ffa8 	bl	800659c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 800664c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006650:	48c8      	ldr	r0, [pc, #800]	; (8006974 <MX_GPIO_Init+0x38c>)
 8006652:	f7ff ffa3 	bl	800659c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 8006656:	f44f 7100 	mov.w	r1, #512	; 0x200
 800665a:	48c6      	ldr	r0, [pc, #792]	; (8006974 <MX_GPIO_Init+0x38c>)
 800665c:	f7ff ff9e 	bl	800659c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8006660:	2140      	movs	r1, #64	; 0x40
 8006662:	48c5      	ldr	r0, [pc, #788]	; (8006978 <MX_GPIO_Init+0x390>)
 8006664:	f7ff ff9a 	bl	800659c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8006668:	2180      	movs	r1, #128	; 0x80
 800666a:	48c3      	ldr	r0, [pc, #780]	; (8006978 <MX_GPIO_Init+0x390>)
 800666c:	f7ff ff96 	bl	800659c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8006670:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006674:	48c0      	ldr	r0, [pc, #768]	; (8006978 <MX_GPIO_Init+0x390>)
 8006676:	f7ff ff91 	bl	800659c <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 800667a:	49c0      	ldr	r1, [pc, #768]	; (800697c <MX_GPIO_Init+0x394>)
 800667c:	2002      	movs	r0, #2
 800667e:	f7ff feff 	bl	8006480 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 8006682:	49bf      	ldr	r1, [pc, #764]	; (8006980 <MX_GPIO_Init+0x398>)
 8006684:	2002      	movs	r0, #2
 8006686:	f7ff fefb 	bl	8006480 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 800668a:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 800668e:	2005      	movs	r0, #5
 8006690:	f7ff fef6 	bl	8006480 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 8006694:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8006698:	2005      	movs	r0, #5
 800669a:	f7ff fef1 	bl	8006480 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 800669e:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 80066a2:	2002      	movs	r0, #2
 80066a4:	f7ff feec 	bl	8006480 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 80066a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80066ac:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80066ae:	2301      	movs	r3, #1
 80066b0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80066b4:	2300      	movs	r3, #0
 80066b6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80066ba:	2302      	movs	r3, #2
 80066bc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80066c0:	f107 031c 	add.w	r3, r7, #28
 80066c4:	4618      	mov	r0, r3
 80066c6:	f006 f827 	bl	800c718 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 80066ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80066ce:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80066d0:	2301      	movs	r3, #1
 80066d2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80066d6:	2300      	movs	r3, #0
 80066d8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80066dc:	2302      	movs	r3, #2
 80066de:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80066e2:	f107 031c 	add.w	r3, r7, #28
 80066e6:	4618      	mov	r0, r3
 80066e8:	f006 f816 	bl	800c718 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 80066ec:	2301      	movs	r3, #1
 80066ee:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80066f0:	2301      	movs	r3, #1
 80066f2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80066f6:	2300      	movs	r3, #0
 80066f8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80066fc:	2302      	movs	r3, #2
 80066fe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006702:	f107 031c 	add.w	r3, r7, #28
 8006706:	4618      	mov	r0, r3
 8006708:	f006 f806 	bl	800c718 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 800670c:	2302      	movs	r3, #2
 800670e:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006710:	2301      	movs	r3, #1
 8006712:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006716:	2300      	movs	r3, #0
 8006718:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800671c:	2302      	movs	r3, #2
 800671e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006722:	f107 031c 	add.w	r3, r7, #28
 8006726:	4618      	mov	r0, r3
 8006728:	f005 fff6 	bl	800c718 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 800672c:	2304      	movs	r3, #4
 800672e:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006730:	2301      	movs	r3, #1
 8006732:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006736:	2300      	movs	r3, #0
 8006738:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800673c:	2302      	movs	r3, #2
 800673e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006742:	f107 031c 	add.w	r3, r7, #28
 8006746:	4618      	mov	r0, r3
 8006748:	f005 ffe6 	bl	800c718 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 800674c:	2201      	movs	r2, #1
 800674e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006752:	4888      	ldr	r0, [pc, #544]	; (8006974 <MX_GPIO_Init+0x38c>)
 8006754:	f7ff fef3 	bl	800653e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8006758:	2201      	movs	r2, #1
 800675a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800675e:	4885      	ldr	r0, [pc, #532]	; (8006974 <MX_GPIO_Init+0x38c>)
 8006760:	f7ff feed 	bl	800653e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 8006764:	2201      	movs	r2, #1
 8006766:	2101      	movs	r1, #1
 8006768:	4886      	ldr	r0, [pc, #536]	; (8006984 <MX_GPIO_Init+0x39c>)
 800676a:	f7ff fee8 	bl	800653e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 800676e:	2201      	movs	r2, #1
 8006770:	2102      	movs	r1, #2
 8006772:	4884      	ldr	r0, [pc, #528]	; (8006984 <MX_GPIO_Init+0x39c>)
 8006774:	f7ff fee3 	bl	800653e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_PULL_UP);
 8006778:	2201      	movs	r2, #1
 800677a:	2104      	movs	r1, #4
 800677c:	487d      	ldr	r0, [pc, #500]	; (8006974 <MX_GPIO_Init+0x38c>)
 800677e:	f7ff fede 	bl	800653e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 8006782:	2200      	movs	r2, #0
 8006784:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006788:	487a      	ldr	r0, [pc, #488]	; (8006974 <MX_GPIO_Init+0x38c>)
 800678a:	f7ff fea9 	bl	80064e0 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 800678e:	2200      	movs	r2, #0
 8006790:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006794:	4877      	ldr	r0, [pc, #476]	; (8006974 <MX_GPIO_Init+0x38c>)
 8006796:	f7ff fea3 	bl	80064e0 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 800679a:	2200      	movs	r2, #0
 800679c:	2101      	movs	r1, #1
 800679e:	4879      	ldr	r0, [pc, #484]	; (8006984 <MX_GPIO_Init+0x39c>)
 80067a0:	f7ff fe9e 	bl	80064e0 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 80067a4:	2200      	movs	r2, #0
 80067a6:	2102      	movs	r1, #2
 80067a8:	4876      	ldr	r0, [pc, #472]	; (8006984 <MX_GPIO_Init+0x39c>)
 80067aa:	f7ff fe99 	bl	80064e0 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_MODE_INPUT);
 80067ae:	2200      	movs	r2, #0
 80067b0:	2104      	movs	r1, #4
 80067b2:	4870      	ldr	r0, [pc, #448]	; (8006974 <MX_GPIO_Init+0x38c>)
 80067b4:	f7ff fe94 	bl	80064e0 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 80067b8:	2308      	movs	r3, #8
 80067ba:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80067bc:	2301      	movs	r3, #1
 80067be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80067c0:	2300      	movs	r3, #0
 80067c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80067c4:	2300      	movs	r3, #0
 80067c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80067c8:	2302      	movs	r3, #2
 80067ca:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 80067cc:	1d3b      	adds	r3, r7, #4
 80067ce:	4619      	mov	r1, r3
 80067d0:	4868      	ldr	r0, [pc, #416]	; (8006974 <MX_GPIO_Init+0x38c>)
 80067d2:	f006 f994 	bl	800cafe <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DCBIAS_INVERT_Pin;
 80067d6:	2308      	movs	r3, #8
 80067d8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80067da:	2301      	movs	r3, #1
 80067dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80067de:	2300      	movs	r3, #0
 80067e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80067e2:	2300      	movs	r3, #0
 80067e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80067e6:	2300      	movs	r3, #0
 80067e8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DCBIAS_INVERT_GPIO_Port, &GPIO_InitStruct);
 80067ea:	1d3b      	adds	r3, r7, #4
 80067ec:	4619      	mov	r1, r3
 80067ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80067f2:	f006 f984 	bl	800cafe <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG2_Pin;
 80067f6:	2310      	movs	r3, #16
 80067f8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80067fa:	2301      	movs	r3, #1
 80067fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80067fe:	2300      	movs	r3, #0
 8006800:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006802:	2300      	movs	r3, #0
 8006804:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006806:	2300      	movs	r3, #0
 8006808:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG2_GPIO_Port, &GPIO_InitStruct);
 800680a:	1d3b      	adds	r3, r7, #4
 800680c:	4619      	mov	r1, r3
 800680e:	4859      	ldr	r0, [pc, #356]	; (8006974 <MX_GPIO_Init+0x38c>)
 8006810:	f006 f975 	bl	800cafe <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG1_Pin;
 8006814:	2320      	movs	r3, #32
 8006816:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006818:	2301      	movs	r3, #1
 800681a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800681c:	2300      	movs	r3, #0
 800681e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006820:	2300      	movs	r3, #0
 8006822:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006824:	2300      	movs	r3, #0
 8006826:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG1_GPIO_Port, &GPIO_InitStruct);
 8006828:	1d3b      	adds	r3, r7, #4
 800682a:	4619      	mov	r1, r3
 800682c:	4851      	ldr	r0, [pc, #324]	; (8006974 <MX_GPIO_Init+0x38c>)
 800682e:	f006 f966 	bl	800cafe <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG0_Pin;
 8006832:	2301      	movs	r3, #1
 8006834:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006836:	2301      	movs	r3, #1
 8006838:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800683a:	2300      	movs	r3, #0
 800683c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800683e:	2300      	movs	r3, #0
 8006840:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006842:	2300      	movs	r3, #0
 8006844:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG0_GPIO_Port, &GPIO_InitStruct);
 8006846:	1d3b      	adds	r3, r7, #4
 8006848:	4619      	mov	r1, r3
 800684a:	484b      	ldr	r0, [pc, #300]	; (8006978 <MX_GPIO_Init+0x390>)
 800684c:	f006 f957 	bl	800cafe <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 8006850:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006854:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006856:	2301      	movs	r3, #1
 8006858:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800685a:	2300      	movs	r3, #0
 800685c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800685e:	2300      	movs	r3, #0
 8006860:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006862:	2300      	movs	r3, #0
 8006864:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 8006866:	1d3b      	adds	r3, r7, #4
 8006868:	4619      	mov	r1, r3
 800686a:	4842      	ldr	r0, [pc, #264]	; (8006974 <MX_GPIO_Init+0x38c>)
 800686c:	f006 f947 	bl	800cafe <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 8006870:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006874:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006876:	2301      	movs	r3, #1
 8006878:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800687a:	2300      	movs	r3, #0
 800687c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800687e:	2300      	movs	r3, #0
 8006880:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006882:	2300      	movs	r3, #0
 8006884:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 8006886:	1d3b      	adds	r3, r7, #4
 8006888:	4619      	mov	r1, r3
 800688a:	483a      	ldr	r0, [pc, #232]	; (8006974 <MX_GPIO_Init+0x38c>)
 800688c:	f006 f937 	bl	800cafe <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 8006890:	2340      	movs	r3, #64	; 0x40
 8006892:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006894:	2301      	movs	r3, #1
 8006896:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8006898:	2303      	movs	r3, #3
 800689a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800689c:	2300      	movs	r3, #0
 800689e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80068a0:	2300      	movs	r3, #0
 80068a2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 80068a4:	1d3b      	adds	r3, r7, #4
 80068a6:	4619      	mov	r1, r3
 80068a8:	4833      	ldr	r0, [pc, #204]	; (8006978 <MX_GPIO_Init+0x390>)
 80068aa:	f006 f928 	bl	800cafe <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 80068ae:	2380      	movs	r3, #128	; 0x80
 80068b0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80068b2:	2301      	movs	r3, #1
 80068b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80068b6:	2303      	movs	r3, #3
 80068b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80068ba:	2300      	movs	r3, #0
 80068bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80068be:	2300      	movs	r3, #0
 80068c0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 80068c2:	1d3b      	adds	r3, r7, #4
 80068c4:	4619      	mov	r1, r3
 80068c6:	482c      	ldr	r0, [pc, #176]	; (8006978 <MX_GPIO_Init+0x390>)
 80068c8:	f006 f919 	bl	800cafe <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 80068cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80068d0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80068d2:	2301      	movs	r3, #1
 80068d4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80068d6:	2303      	movs	r3, #3
 80068d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80068da:	2300      	movs	r3, #0
 80068dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80068de:	2300      	movs	r3, #0
 80068e0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80068e2:	1d3b      	adds	r3, r7, #4
 80068e4:	4619      	mov	r1, r3
 80068e6:	4824      	ldr	r0, [pc, #144]	; (8006978 <MX_GPIO_Init+0x390>)
 80068e8:	f006 f909 	bl	800cafe <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80068ec:	f7ff fd3e 	bl	800636c <__NVIC_GetPriorityGrouping>
 80068f0:	4603      	mov	r3, r0
 80068f2:	2200      	movs	r2, #0
 80068f4:	2100      	movs	r1, #0
 80068f6:	4618      	mov	r0, r3
 80068f8:	f7ff fd8e 	bl	8006418 <NVIC_EncodePriority>
 80068fc:	4603      	mov	r3, r0
 80068fe:	4619      	mov	r1, r3
 8006900:	2006      	movs	r0, #6
 8006902:	f7ff fd5f 	bl	80063c4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 8006906:	2006      	movs	r0, #6
 8006908:	f7ff fd3e 	bl	8006388 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800690c:	f7ff fd2e 	bl	800636c <__NVIC_GetPriorityGrouping>
 8006910:	4603      	mov	r3, r0
 8006912:	2200      	movs	r2, #0
 8006914:	2100      	movs	r1, #0
 8006916:	4618      	mov	r0, r3
 8006918:	f7ff fd7e 	bl	8006418 <NVIC_EncodePriority>
 800691c:	4603      	mov	r3, r0
 800691e:	4619      	mov	r1, r3
 8006920:	2007      	movs	r0, #7
 8006922:	f7ff fd4f 	bl	80063c4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 8006926:	2007      	movs	r0, #7
 8006928:	f7ff fd2e 	bl	8006388 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800692c:	f7ff fd1e 	bl	800636c <__NVIC_GetPriorityGrouping>
 8006930:	4603      	mov	r3, r0
 8006932:	2200      	movs	r2, #0
 8006934:	2100      	movs	r1, #0
 8006936:	4618      	mov	r0, r3
 8006938:	f7ff fd6e 	bl	8006418 <NVIC_EncodePriority>
 800693c:	4603      	mov	r3, r0
 800693e:	4619      	mov	r1, r3
 8006940:	2008      	movs	r0, #8
 8006942:	f7ff fd3f 	bl	80063c4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 8006946:	2008      	movs	r0, #8
 8006948:	f7ff fd1e 	bl	8006388 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800694c:	f7ff fd0e 	bl	800636c <__NVIC_GetPriorityGrouping>
 8006950:	4603      	mov	r3, r0
 8006952:	2200      	movs	r2, #0
 8006954:	2100      	movs	r1, #0
 8006956:	4618      	mov	r0, r3
 8006958:	f7ff fd5e 	bl	8006418 <NVIC_EncodePriority>
 800695c:	4603      	mov	r3, r0
 800695e:	4619      	mov	r1, r3
 8006960:	2028      	movs	r0, #40	; 0x28
 8006962:	f7ff fd2f 	bl	80063c4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006966:	2028      	movs	r0, #40	; 0x28
 8006968:	f7ff fd0e 	bl	8006388 <__NVIC_EnableIRQ>

}
 800696c:	bf00      	nop
 800696e:	3728      	adds	r7, #40	; 0x28
 8006970:	46bd      	mov	sp, r7
 8006972:	e009      	b.n	8006988 <MX_GPIO_Init+0x3a0>
 8006974:	48000800 	.word	0x48000800
 8006978:	48000400 	.word	0x48000400
 800697c:	0f000003 	.word	0x0f000003
 8006980:	f0000003 	.word	0xf0000003
 8006984:	48001400 	.word	0x48001400
 8006988:	bd80      	pop	{r7, pc}
 800698a:	bf00      	nop

0800698c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800698c:	b480      	push	{r7}
 800698e:	b083      	sub	sp, #12
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8006994:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8006998:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800699c:	f003 0301 	and.w	r3, r3, #1
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d013      	beq.n	80069cc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80069a4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80069a8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80069ac:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d00b      	beq.n	80069cc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80069b4:	e000      	b.n	80069b8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80069b6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80069b8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d0f9      	beq.n	80069b6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80069c2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	b2d2      	uxtb	r2, r2
 80069ca:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80069cc:	687b      	ldr	r3, [r7, #4]
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	370c      	adds	r7, #12
 80069d2:	46bd      	mov	sp, r7
 80069d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d8:	4770      	bx	lr

080069da <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80069da:	b580      	push	{r7, lr}
 80069dc:	b086      	sub	sp, #24
 80069de:	af00      	add	r7, sp, #0
 80069e0:	60f8      	str	r0, [r7, #12]
 80069e2:	60b9      	str	r1, [r7, #8]
 80069e4:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
  int i=0;
 80069e6:	2300      	movs	r3, #0
 80069e8:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 80069ea:	2300      	movs	r3, #0
 80069ec:	617b      	str	r3, [r7, #20]
 80069ee:	e009      	b.n	8006a04 <_write+0x2a>
    ITM_SendChar((*ptr++));
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	1c5a      	adds	r2, r3, #1
 80069f4:	60ba      	str	r2, [r7, #8]
 80069f6:	781b      	ldrb	r3, [r3, #0]
 80069f8:	4618      	mov	r0, r3
 80069fa:	f7ff ffc7 	bl	800698c <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	3301      	adds	r3, #1
 8006a02:	617b      	str	r3, [r7, #20]
 8006a04:	697a      	ldr	r2, [r7, #20]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	dbf1      	blt.n	80069f0 <_write+0x16>
  return len;
 8006a0c:	687b      	ldr	r3, [r7, #4]
}
 8006a0e:	4618      	mov	r0, r3
 8006a10:	3718      	adds	r7, #24
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}

08006a16 <HAL_DAC_ErrorCallbackCh1>:

void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006a16:	b480      	push	{r7}
 8006a18:	b083      	sub	sp, #12
 8006a1a:	af00      	add	r7, sp, #0
 8006a1c:	6078      	str	r0, [r7, #4]
	// do something
}
 8006a1e:	bf00      	nop
 8006a20:	370c      	adds	r7, #12
 8006a22:	46bd      	mov	sp, r7
 8006a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a28:	4770      	bx	lr
	...

08006a2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006a30:	f000 ff31 	bl	8007896 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006a34:	f000 f870 	bl	8006b18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006a38:	f7ff fdd6 	bl	80065e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8006a3c:	f7ff fc10 	bl	8006260 <MX_DMA_Init>
  MX_DAC1_Init();
 8006a40:	f7ff fac0 	bl	8005fc4 <MX_DAC1_Init>
  MX_DAC2_Init();
 8006a44:	f7ff fb08 	bl	8006058 <MX_DAC2_Init>
  MX_ADC1_Init();
 8006a48:	f7ff f97e 	bl	8005d48 <MX_ADC1_Init>
  MX_COMP1_Init();
 8006a4c:	f7ff fa60 	bl	8005f10 <MX_COMP1_Init>
  MX_TIM2_Init();
 8006a50:	f000 fc16 	bl	8007280 <MX_TIM2_Init>
  MX_TIM17_Init();
 8006a54:	f000 fdb0 	bl	80075b8 <MX_TIM17_Init>
  MX_SPI3_Init();
 8006a58:	f000 f90a 	bl	8006c70 <MX_SPI3_Init>
  MX_RNG_Init();
 8006a5c:	f000 f8fa 	bl	8006c54 <MX_RNG_Init>
  MX_TIM1_Init();
 8006a60:	f000 fb9e 	bl	80071a0 <MX_TIM1_Init>
  MX_TIM8_Init();
 8006a64:	f000 fcc6 	bl	80073f4 <MX_TIM8_Init>
  MX_TIM16_Init();
 8006a68:	f000 fd7e 	bl	8007568 <MX_TIM16_Init>
  MX_TIM15_Init();
 8006a6c:	f000 fd2a 	bl	80074c4 <MX_TIM15_Init>
  MX_TIM5_Init();
 8006a70:	f000 fc70 	bl	8007354 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  DT_InitRegister();
 8006a74:	f7fd f916 	bl	8003ca4 <DT_InitRegister>

  // main signal function output (external)
  //DAC_InitDevices()
  SM_Init();
 8006a78:	f7fd fde4 	bl	8004644 <SM_Init>
  FuncO_Init();
 8006a7c:	f7fd fb06 	bl	800408c <FuncO_Init>
  FuncO_ApplyPresetToSignal(eDefaultFuncPreset);
 8006a80:	2000      	movs	r0, #0
 8006a82:	f7fd fbbb 	bl	80041fc <FuncO_ApplyPresetToSignal>
  FuncO_ApplyPresetToSync(eDefaultFuncPreset);
 8006a86:	2000      	movs	r0, #0
 8006a88:	f7fd fc12 	bl	80042b0 <FuncO_ApplyPresetToSync>

  //TIM8->ARR = sin1_max_arr;

  // DC bias output (internal)
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 8006a8c:	2110      	movs	r1, #16
 8006a8e:	481b      	ldr	r0, [pc, #108]	; (8006afc <main+0xd0>)
 8006a90:	f002 fc05 	bl	800929e <HAL_DAC_Start>
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, trigger_input, TRIGGER_DATA_SIZE, DAC_ALIGN_12B_R);

#ifndef DISABLE_ALL_TIMERS

  // single clock to run all DAC channels. TODO add independent clocks
  HAL_TIM_Base_Start(&htim8);
 8006a94:	481a      	ldr	r0, [pc, #104]	; (8006b00 <main+0xd4>)
 8006a96:	f004 fd3d 	bl	800b514 <HAL_TIM_Base_Start>
  FreqO_ApplyPreset(eDefaultFreqPreset);
 8006a9a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006a9e:	f7fd fa7f 	bl	8003fa0 <FreqO_ApplyPreset>

#endif //DISABLE_ALL_TIMERS

  // DC bias inversion
  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_SET);
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	2108      	movs	r1, #8
 8006aa6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006aaa:	f003 fc39 	bl	800a320 <HAL_GPIO_WritePin>

  // PGA gain
  //GO_ApplyPreset_Fast(eDefaultGainPreset);
  VPP_ApplyPresetToSignal(eDefaultVppPreset);
 8006aae:	2059      	movs	r0, #89	; 0x59
 8006ab0:	f7fd fe9e 	bl	80047f0 <VPP_ApplyPresetToSignal>
  //HAL_TIM_Base_Start_IT(&htim17);
#endif	//DISABLE_ALL_TIMERS


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006aba:	4812      	ldr	r0, [pc, #72]	; (8006b04 <main+0xd8>)
 8006abc:	f003 fc30 	bl	800a320 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006ac6:	480f      	ldr	r0, [pc, #60]	; (8006b04 <main+0xd8>)
 8006ac8:	f003 fc2a 	bl	800a320 <HAL_GPIO_WritePin>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 8006acc:	480e      	ldr	r0, [pc, #56]	; (8006b08 <main+0xdc>)
 8006ace:	f004 fd21 	bl	800b514 <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 8006ad2:	4b0e      	ldr	r3, [pc, #56]	; (8006b0c <main+0xe0>)
 8006ad4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006ad8:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 8006ada:	4b0c      	ldr	r3, [pc, #48]	; (8006b0c <main+0xe0>)
 8006adc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006ae0:	62da      	str	r2, [r3, #44]	; 0x2c



  // TFT lib enable
  DM_Init();
 8006ae2:	f7fa f8ad 	bl	8000c40 <DM_Init>
  DM_PostInit();
 8006ae6:	f7fa f8b9 	bl	8000c5c <DM_PostInit>

  // DM_UpdateDisplay()
  HAL_TIM_Base_Start_IT(&htim15);
 8006aea:	4809      	ldr	r0, [pc, #36]	; (8006b10 <main+0xe4>)
 8006aec:	f004 fd68 	bl	800b5c0 <HAL_TIM_Base_Start_IT>

  //HAL_TIM_Base_Start_IT(&htim16);

  // debounce timer
  HAL_TIM_Base_Start(&htim5);
 8006af0:	4808      	ldr	r0, [pc, #32]	; (8006b14 <main+0xe8>)
 8006af2:	f004 fd0f 	bl	800b514 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	EM_ProcessEvent();
 8006af6:	f7fc fbd9 	bl	80032ac <EM_ProcessEvent>
 8006afa:	e7fc      	b.n	8006af6 <main+0xca>
 8006afc:	200025f8 	.word	0x200025f8
 8006b00:	20002730 	.word	0x20002730
 8006b04:	48000800 	.word	0x48000800
 8006b08:	20002860 	.word	0x20002860
 8006b0c:	40001000 	.word	0x40001000
 8006b10:	2000277c 	.word	0x2000277c
 8006b14:	20002814 	.word	0x20002814

08006b18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b0a8      	sub	sp, #160	; 0xa0
 8006b1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006b1e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8006b22:	2238      	movs	r2, #56	; 0x38
 8006b24:	2100      	movs	r1, #0
 8006b26:	4618      	mov	r0, r3
 8006b28:	f007 f846 	bl	800dbb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006b2c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8006b30:	2200      	movs	r2, #0
 8006b32:	601a      	str	r2, [r3, #0]
 8006b34:	605a      	str	r2, [r3, #4]
 8006b36:	609a      	str	r2, [r3, #8]
 8006b38:	60da      	str	r2, [r3, #12]
 8006b3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006b3c:	463b      	mov	r3, r7
 8006b3e:	2254      	movs	r2, #84	; 0x54
 8006b40:	2100      	movs	r1, #0
 8006b42:	4618      	mov	r0, r3
 8006b44:	f007 f838 	bl	800dbb8 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8006b48:	2000      	movs	r0, #0
 8006b4a:	f003 fc01 	bl	800a350 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8006b4e:	2322      	movs	r3, #34	; 0x22
 8006b50:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006b52:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006b56:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006b58:	2340      	movs	r3, #64	; 0x40
 8006b5a:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006b62:	2302      	movs	r3, #2
 8006b64:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006b68:	2302      	movs	r3, #2
 8006b6a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8006b6e:	2302      	movs	r3, #2
 8006b70:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 8006b74:	232a      	movs	r3, #42	; 0x2a
 8006b76:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV30;
 8006b7a:	231e      	movs	r3, #30
 8006b7c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8006b80:	2304      	movs	r3, #4
 8006b82:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006b86:	2302      	movs	r3, #2
 8006b88:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006b8c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8006b90:	4618      	mov	r0, r3
 8006b92:	f003 fc81 	bl	800a498 <HAL_RCC_OscConfig>
 8006b96:	4603      	mov	r3, r0
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d001      	beq.n	8006ba0 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8006b9c:	f000 f82a 	bl	8006bf4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006ba0:	230f      	movs	r3, #15
 8006ba2:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006ba4:	2303      	movs	r3, #3
 8006ba6:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006ba8:	2300      	movs	r3, #0
 8006baa:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006bac:	2300      	movs	r3, #0
 8006bae:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8006bb4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8006bb8:	2108      	movs	r1, #8
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f003 ff84 	bl	800aac8 <HAL_RCC_ClockConfig>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d001      	beq.n	8006bca <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8006bc6:	f000 f815 	bl	8006bf4 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 8006bca:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8006bce:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8006bd4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006bd8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006bda:	463b      	mov	r3, r7
 8006bdc:	4618      	mov	r0, r3
 8006bde:	f004 f963 	bl	800aea8 <HAL_RCCEx_PeriphCLKConfig>
 8006be2:	4603      	mov	r3, r0
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d001      	beq.n	8006bec <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8006be8:	f000 f804 	bl	8006bf4 <Error_Handler>
  }
}
 8006bec:	bf00      	nop
 8006bee:	37a0      	adds	r7, #160	; 0xa0
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006bf8:	bf00      	nop
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c00:	4770      	bx	lr

08006c02 <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 8006c02:	b480      	push	{r7}
 8006c04:	b083      	sub	sp, #12
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f043 0204 	orr.w	r2, r3, #4
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	601a      	str	r2, [r3, #0]
}
 8006c16:	bf00      	nop
 8006c18:	370c      	adds	r7, #12
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr
	...

08006c24 <LL_AHB2_GRP1_EnableClock>:
{
 8006c24:	b480      	push	{r7}
 8006c26:	b085      	sub	sp, #20
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006c2c:	4b08      	ldr	r3, [pc, #32]	; (8006c50 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006c2e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006c30:	4907      	ldr	r1, [pc, #28]	; (8006c50 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4313      	orrs	r3, r2
 8006c36:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006c38:	4b05      	ldr	r3, [pc, #20]	; (8006c50 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006c3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4013      	ands	r3, r2
 8006c40:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006c42:	68fb      	ldr	r3, [r7, #12]
}
 8006c44:	bf00      	nop
 8006c46:	3714      	adds	r7, #20
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4e:	4770      	bx	lr
 8006c50:	40021000 	.word	0x40021000

08006c54 <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 8006c58:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8006c5c:	f7ff ffe2 	bl	8006c24 <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 8006c60:	4802      	ldr	r0, [pc, #8]	; (8006c6c <MX_RNG_Init+0x18>)
 8006c62:	f7ff ffce 	bl	8006c02 <LL_RNG_Enable>

}
 8006c66:	bf00      	nop
 8006c68:	bd80      	pop	{r7, pc}
 8006c6a:	bf00      	nop
 8006c6c:	50060800 	.word	0x50060800

08006c70 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8006c74:	4b1b      	ldr	r3, [pc, #108]	; (8006ce4 <MX_SPI3_Init+0x74>)
 8006c76:	4a1c      	ldr	r2, [pc, #112]	; (8006ce8 <MX_SPI3_Init+0x78>)
 8006c78:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8006c7a:	4b1a      	ldr	r3, [pc, #104]	; (8006ce4 <MX_SPI3_Init+0x74>)
 8006c7c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006c80:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8006c82:	4b18      	ldr	r3, [pc, #96]	; (8006ce4 <MX_SPI3_Init+0x74>)
 8006c84:	2200      	movs	r2, #0
 8006c86:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8006c88:	4b16      	ldr	r3, [pc, #88]	; (8006ce4 <MX_SPI3_Init+0x74>)
 8006c8a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006c8e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006c90:	4b14      	ldr	r3, [pc, #80]	; (8006ce4 <MX_SPI3_Init+0x74>)
 8006c92:	2200      	movs	r2, #0
 8006c94:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006c96:	4b13      	ldr	r3, [pc, #76]	; (8006ce4 <MX_SPI3_Init+0x74>)
 8006c98:	2200      	movs	r2, #0
 8006c9a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8006c9c:	4b11      	ldr	r3, [pc, #68]	; (8006ce4 <MX_SPI3_Init+0x74>)
 8006c9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ca2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8006ca4:	4b0f      	ldr	r3, [pc, #60]	; (8006ce4 <MX_SPI3_Init+0x74>)
 8006ca6:	2210      	movs	r2, #16
 8006ca8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006caa:	4b0e      	ldr	r3, [pc, #56]	; (8006ce4 <MX_SPI3_Init+0x74>)
 8006cac:	2200      	movs	r2, #0
 8006cae:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8006cb0:	4b0c      	ldr	r3, [pc, #48]	; (8006ce4 <MX_SPI3_Init+0x74>)
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006cb6:	4b0b      	ldr	r3, [pc, #44]	; (8006ce4 <MX_SPI3_Init+0x74>)
 8006cb8:	2200      	movs	r2, #0
 8006cba:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8006cbc:	4b09      	ldr	r3, [pc, #36]	; (8006ce4 <MX_SPI3_Init+0x74>)
 8006cbe:	2207      	movs	r2, #7
 8006cc0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8006cc2:	4b08      	ldr	r3, [pc, #32]	; (8006ce4 <MX_SPI3_Init+0x74>)
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006cc8:	4b06      	ldr	r3, [pc, #24]	; (8006ce4 <MX_SPI3_Init+0x74>)
 8006cca:	2208      	movs	r2, #8
 8006ccc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8006cce:	4805      	ldr	r0, [pc, #20]	; (8006ce4 <MX_SPI3_Init+0x74>)
 8006cd0:	f004 fb36 	bl	800b340 <HAL_SPI_Init>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d001      	beq.n	8006cde <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8006cda:	f7ff ff8b 	bl	8006bf4 <Error_Handler>
  }

}
 8006cde:	bf00      	nop
 8006ce0:	bd80      	pop	{r7, pc}
 8006ce2:	bf00      	nop
 8006ce4:	200026cc 	.word	0x200026cc
 8006ce8:	40003c00 	.word	0x40003c00

08006cec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b08a      	sub	sp, #40	; 0x28
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006cf4:	f107 0314 	add.w	r3, r7, #20
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	601a      	str	r2, [r3, #0]
 8006cfc:	605a      	str	r2, [r3, #4]
 8006cfe:	609a      	str	r2, [r3, #8]
 8006d00:	60da      	str	r2, [r3, #12]
 8006d02:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a17      	ldr	r2, [pc, #92]	; (8006d68 <HAL_SPI_MspInit+0x7c>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d128      	bne.n	8006d60 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8006d0e:	4b17      	ldr	r3, [pc, #92]	; (8006d6c <HAL_SPI_MspInit+0x80>)
 8006d10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d12:	4a16      	ldr	r2, [pc, #88]	; (8006d6c <HAL_SPI_MspInit+0x80>)
 8006d14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d18:	6593      	str	r3, [r2, #88]	; 0x58
 8006d1a:	4b14      	ldr	r3, [pc, #80]	; (8006d6c <HAL_SPI_MspInit+0x80>)
 8006d1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006d22:	613b      	str	r3, [r7, #16]
 8006d24:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006d26:	4b11      	ldr	r3, [pc, #68]	; (8006d6c <HAL_SPI_MspInit+0x80>)
 8006d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d2a:	4a10      	ldr	r2, [pc, #64]	; (8006d6c <HAL_SPI_MspInit+0x80>)
 8006d2c:	f043 0304 	orr.w	r3, r3, #4
 8006d30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006d32:	4b0e      	ldr	r3, [pc, #56]	; (8006d6c <HAL_SPI_MspInit+0x80>)
 8006d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d36:	f003 0304 	and.w	r3, r3, #4
 8006d3a:	60fb      	str	r3, [r7, #12]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8006d3e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8006d42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d44:	2302      	movs	r3, #2
 8006d46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8006d50:	2306      	movs	r3, #6
 8006d52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d54:	f107 0314 	add.w	r3, r7, #20
 8006d58:	4619      	mov	r1, r3
 8006d5a:	4805      	ldr	r0, [pc, #20]	; (8006d70 <HAL_SPI_MspInit+0x84>)
 8006d5c:	f003 f95e 	bl	800a01c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8006d60:	bf00      	nop
 8006d62:	3728      	adds	r7, #40	; 0x28
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}
 8006d68:	40003c00 	.word	0x40003c00
 8006d6c:	40021000 	.word	0x40021000
 8006d70:	48000800 	.word	0x48000800

08006d74 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8006d74:	b480      	push	{r7}
 8006d76:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006d78:	4b05      	ldr	r3, [pc, #20]	; (8006d90 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	4a04      	ldr	r2, [pc, #16]	; (8006d90 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8006d7e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006d82:	6093      	str	r3, [r2, #8]
}
 8006d84:	bf00      	nop
 8006d86:	46bd      	mov	sp, r7
 8006d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8c:	4770      	bx	lr
 8006d8e:	bf00      	nop
 8006d90:	40007000 	.word	0x40007000

08006d94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b082      	sub	sp, #8
 8006d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d9a:	4b0f      	ldr	r3, [pc, #60]	; (8006dd8 <HAL_MspInit+0x44>)
 8006d9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d9e:	4a0e      	ldr	r2, [pc, #56]	; (8006dd8 <HAL_MspInit+0x44>)
 8006da0:	f043 0301 	orr.w	r3, r3, #1
 8006da4:	6613      	str	r3, [r2, #96]	; 0x60
 8006da6:	4b0c      	ldr	r3, [pc, #48]	; (8006dd8 <HAL_MspInit+0x44>)
 8006da8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006daa:	f003 0301 	and.w	r3, r3, #1
 8006dae:	607b      	str	r3, [r7, #4]
 8006db0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006db2:	4b09      	ldr	r3, [pc, #36]	; (8006dd8 <HAL_MspInit+0x44>)
 8006db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006db6:	4a08      	ldr	r2, [pc, #32]	; (8006dd8 <HAL_MspInit+0x44>)
 8006db8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006dbc:	6593      	str	r3, [r2, #88]	; 0x58
 8006dbe:	4b06      	ldr	r3, [pc, #24]	; (8006dd8 <HAL_MspInit+0x44>)
 8006dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006dc6:	603b      	str	r3, [r7, #0]
 8006dc8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8006dca:	f7ff ffd3 	bl	8006d74 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006dce:	bf00      	nop
 8006dd0:	3708      	adds	r7, #8
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	40021000 	.word	0x40021000

08006ddc <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b083      	sub	sp, #12
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8006de4:	4b07      	ldr	r3, [pc, #28]	; (8006e04 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8006de6:	695a      	ldr	r2, [r3, #20]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	4013      	ands	r3, r2
 8006dec:	687a      	ldr	r2, [r7, #4]
 8006dee:	429a      	cmp	r2, r3
 8006df0:	d101      	bne.n	8006df6 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8006df2:	2301      	movs	r3, #1
 8006df4:	e000      	b.n	8006df8 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8006df6:	2300      	movs	r3, #0
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	370c      	adds	r7, #12
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr
 8006e04:	40010400 	.word	0x40010400

08006e08 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b083      	sub	sp, #12
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8006e10:	4a04      	ldr	r2, [pc, #16]	; (8006e24 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6153      	str	r3, [r2, #20]
}
 8006e16:	bf00      	nop
 8006e18:	370c      	adds	r7, #12
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e20:	4770      	bx	lr
 8006e22:	bf00      	nop
 8006e24:	40010400 	.word	0x40010400

08006e28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006e2c:	bf00      	nop
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e34:	4770      	bx	lr

08006e36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006e36:	b480      	push	{r7}
 8006e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006e3a:	e7fe      	b.n	8006e3a <HardFault_Handler+0x4>

08006e3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006e40:	e7fe      	b.n	8006e40 <MemManage_Handler+0x4>

08006e42 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006e42:	b480      	push	{r7}
 8006e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006e46:	e7fe      	b.n	8006e46 <BusFault_Handler+0x4>

08006e48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006e4c:	e7fe      	b.n	8006e4c <UsageFault_Handler+0x4>

08006e4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006e4e:	b480      	push	{r7}
 8006e50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006e52:	bf00      	nop
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr

08006e5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006e60:	bf00      	nop
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr

08006e6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006e6a:	b480      	push	{r7}
 8006e6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006e6e:	bf00      	nop
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr

08006e78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006e7c:	f000 fd5e 	bl	800793c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006e80:	bf00      	nop
 8006e82:	bd80      	pop	{r7, pc}

08006e84 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0))
 8006e88:	2001      	movs	r0, #1
 8006e8a:	f7ff ffa7 	bl	8006ddc <LL_EXTI_IsActiveFlag_0_31>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d005      	beq.n	8006ea0 <EXTI0_IRQHandler+0x1c>
	{
		EM_SetNewEvent(evRedBtn);
 8006e94:	2004      	movs	r0, #4
 8006e96:	f7fc fb81 	bl	800359c <EM_SetNewEvent>
		printf("'Red' BTN3_EXTI0_Pin\n");
 8006e9a:	4807      	ldr	r0, [pc, #28]	; (8006eb8 <EXTI0_IRQHandler+0x34>)
 8006e9c:	f007 fb4c 	bl	800e538 <puts>
	}

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8006ea0:	2001      	movs	r0, #1
 8006ea2:	f7ff ff9b 	bl	8006ddc <LL_EXTI_IsActiveFlag_0_31>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d002      	beq.n	8006eb2 <EXTI0_IRQHandler+0x2e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8006eac:	2001      	movs	r0, #1
 8006eae:	f7ff ffab 	bl	8006e08 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8006eb2:	bf00      	nop
 8006eb4:	bd80      	pop	{r7, pc}
 8006eb6:	bf00      	nop
 8006eb8:	08010ef4 	.word	0x08010ef4

08006ebc <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1))
 8006ec0:	2002      	movs	r0, #2
 8006ec2:	f7ff ff8b 	bl	8006ddc <LL_EXTI_IsActiveFlag_0_31>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d005      	beq.n	8006ed8 <EXTI1_IRQHandler+0x1c>
	{
		EM_SetNewEvent(evGreenBtn);
 8006ecc:	2002      	movs	r0, #2
 8006ece:	f7fc fb65 	bl	800359c <EM_SetNewEvent>
		printf("'Green' BTN4_EXTI1_Pin\n");
 8006ed2:	4807      	ldr	r0, [pc, #28]	; (8006ef0 <EXTI1_IRQHandler+0x34>)
 8006ed4:	f007 fb30 	bl	800e538 <puts>
	}


  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 8006ed8:	2002      	movs	r0, #2
 8006eda:	f7ff ff7f 	bl	8006ddc <LL_EXTI_IsActiveFlag_0_31>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d002      	beq.n	8006eea <EXTI1_IRQHandler+0x2e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 8006ee4:	2002      	movs	r0, #2
 8006ee6:	f7ff ff8f 	bl	8006e08 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8006eea:	bf00      	nop
 8006eec:	bd80      	pop	{r7, pc}
 8006eee:	bf00      	nop
 8006ef0:	08010f0c 	.word	0x08010f0c

08006ef4 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2))
 8006ef8:	2004      	movs	r0, #4
 8006efa:	f7ff ff6f 	bl	8006ddc <LL_EXTI_IsActiveFlag_0_31>
 8006efe:	4603      	mov	r3, r0
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d005      	beq.n	8006f10 <EXTI2_IRQHandler+0x1c>
	{
		EM_SetNewEvent(evEncoderPush);
 8006f04:	2006      	movs	r0, #6
 8006f06:	f7fc fb49 	bl	800359c <EM_SetNewEvent>
		printf("'EncoderPush' ENC_EXTI2_Pin\n");
 8006f0a:	4807      	ldr	r0, [pc, #28]	; (8006f28 <EXTI2_IRQHandler+0x34>)
 8006f0c:	f007 fb14 	bl	800e538 <puts>
	}


  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 8006f10:	2004      	movs	r0, #4
 8006f12:	f7ff ff63 	bl	8006ddc <LL_EXTI_IsActiveFlag_0_31>
 8006f16:	4603      	mov	r3, r0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d002      	beq.n	8006f22 <EXTI2_IRQHandler+0x2e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 8006f1c:	2004      	movs	r0, #4
 8006f1e:	f7ff ff73 	bl	8006e08 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8006f22:	bf00      	nop
 8006f24:	bd80      	pop	{r7, pc}
 8006f26:	bf00      	nop
 8006f28:	08010f24 	.word	0x08010f24

08006f2c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	//printf("Test\n");
	//printf("%lu\n", trigger_input[0]);
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006f30:	4802      	ldr	r0, [pc, #8]	; (8006f3c <DMA1_Channel1_IRQHandler+0x10>)
 8006f32:	f002 ff23 	bl	8009d7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8006f36:	bf00      	nop
 8006f38:	bd80      	pop	{r7, pc}
 8006f3a:	bf00      	nop
 8006f3c:	20002560 	.word	0x20002560

08006f40 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8006f44:	4802      	ldr	r0, [pc, #8]	; (8006f50 <DMA1_Channel2_IRQHandler+0x10>)
 8006f46:	f002 ff19 	bl	8009d7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8006f4a:	bf00      	nop
 8006f4c:	bd80      	pop	{r7, pc}
 8006f4e:	bf00      	nop
 8006f50:	2000260c 	.word	0x2000260c

08006f54 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8006f58:	4802      	ldr	r0, [pc, #8]	; (8006f64 <DMA1_Channel3_IRQHandler+0x10>)
 8006f5a:	f002 ff0f 	bl	8009d7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8006f5e:	bf00      	nop
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	2000266c 	.word	0x2000266c

08006f68 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */
	DM_UpdateDisplay();
 8006f6c:	f7f9 ff9c 	bl	8000ea8 <DM_UpdateDisplay>
	{
		printf("Encoder turned\n");
		TIM1->SR &= ~(TIM_SR_IDXF);
	}
*/
	if((TIM1->SR & TIM_SR_DIRF) == TIM_SR_DIRF)
 8006f70:	4b0d      	ldr	r3, [pc, #52]	; (8006fa8 <TIM1_BRK_TIM15_IRQHandler+0x40>)
 8006f72:	691b      	ldr	r3, [r3, #16]
 8006f74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006f78:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006f7c:	d10b      	bne.n	8006f96 <TIM1_BRK_TIM15_IRQHandler+0x2e>
	{
		EM_SetNewEvent(evEncoderSet);
 8006f7e:	2005      	movs	r0, #5
 8006f80:	f7fc fb0c 	bl	800359c <EM_SetNewEvent>
		printf("Encoder new direction\n");
 8006f84:	4809      	ldr	r0, [pc, #36]	; (8006fac <TIM1_BRK_TIM15_IRQHandler+0x44>)
 8006f86:	f007 fad7 	bl	800e538 <puts>
		TIM1->SR &= ~(TIM_SR_DIRF);
 8006f8a:	4b07      	ldr	r3, [pc, #28]	; (8006fa8 <TIM1_BRK_TIM15_IRQHandler+0x40>)
 8006f8c:	691b      	ldr	r3, [r3, #16]
 8006f8e:	4a06      	ldr	r2, [pc, #24]	; (8006fa8 <TIM1_BRK_TIM15_IRQHandler+0x40>)
 8006f90:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006f94:	6113      	str	r3, [r2, #16]

	}
  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006f96:	4806      	ldr	r0, [pc, #24]	; (8006fb0 <TIM1_BRK_TIM15_IRQHandler+0x48>)
 8006f98:	f004 fc1d 	bl	800b7d6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8006f9c:	4805      	ldr	r0, [pc, #20]	; (8006fb4 <TIM1_BRK_TIM15_IRQHandler+0x4c>)
 8006f9e:	f004 fc1a 	bl	800b7d6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8006fa2:	bf00      	nop
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	40012c00 	.word	0x40012c00
 8006fac:	08010f40 	.word	0x08010f40
 8006fb0:	20002860 	.word	0x20002860
 8006fb4:	2000277c 	.word	0x2000277c

08006fb8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	//snprintf(control_pressed, sizeof(control_pressed), " ");
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006fbc:	4803      	ldr	r0, [pc, #12]	; (8006fcc <TIM1_UP_TIM16_IRQHandler+0x14>)
 8006fbe:	f004 fc0a 	bl	800b7d6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8006fc2:	4803      	ldr	r0, [pc, #12]	; (8006fd0 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8006fc4:	f004 fc07 	bl	800b7d6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8006fc8:	bf00      	nop
 8006fca:	bd80      	pop	{r7, pc}
 8006fcc:	20002860 	.word	0x20002860
 8006fd0:	200028f8 	.word	0x200028f8

08006fd4 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	update_dc_bias_sweep();
 8006fd8:	f7ff f97c 	bl	80062d4 <update_dc_bias_sweep>




  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006fdc:	4803      	ldr	r0, [pc, #12]	; (8006fec <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8006fde:	f004 fbfa 	bl	800b7d6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 8006fe2:	4803      	ldr	r0, [pc, #12]	; (8006ff0 <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>)
 8006fe4:	f004 fbf7 	bl	800b7d6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8006fe8:	bf00      	nop
 8006fea:	bd80      	pop	{r7, pc}
 8006fec:	20002860 	.word	0x20002860
 8006ff0:	200027c8 	.word	0x200027c8

08006ff4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006ff8:	4802      	ldr	r0, [pc, #8]	; (8007004 <TIM2_IRQHandler+0x10>)
 8006ffa:	f004 fbec 	bl	800b7d6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006ffe:	bf00      	nop
 8007000:	bd80      	pop	{r7, pc}
 8007002:	bf00      	nop
 8007004:	200028ac 	.word	0x200028ac

08007008 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */


	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14))
 800700c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007010:	f7ff fee4 	bl	8006ddc <LL_EXTI_IsActiveFlag_0_31>
 8007014:	4603      	mov	r3, r0
 8007016:	2b00      	cmp	r3, #0
 8007018:	d005      	beq.n	8007026 <EXTI15_10_IRQHandler+0x1e>
	{

		EM_SetNewEvent(evBlueBtn);
 800701a:	2001      	movs	r0, #1
 800701c:	f7fc fabe 	bl	800359c <EM_SetNewEvent>
		printf("'Blue' BTN1_EXTI14_Pin\n");
 8007020:	4813      	ldr	r0, [pc, #76]	; (8007070 <EXTI15_10_IRQHandler+0x68>)
 8007022:	f007 fa89 	bl	800e538 <puts>
	}
	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15))
 8007026:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800702a:	f7ff fed7 	bl	8006ddc <LL_EXTI_IsActiveFlag_0_31>
 800702e:	4603      	mov	r3, r0
 8007030:	2b00      	cmp	r3, #0
 8007032:	d005      	beq.n	8007040 <EXTI15_10_IRQHandler+0x38>
	{
		EM_SetNewEvent(evYellowBtn);
 8007034:	2003      	movs	r0, #3
 8007036:	f7fc fab1 	bl	800359c <EM_SetNewEvent>
		printf("'Yellow' BTN2_EXTI15_Pin\n");
 800703a:	480e      	ldr	r0, [pc, #56]	; (8007074 <EXTI15_10_IRQHandler+0x6c>)
 800703c:	f007 fa7c 	bl	800e538 <puts>
	}

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 8007040:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007044:	f7ff feca 	bl	8006ddc <LL_EXTI_IsActiveFlag_0_31>
 8007048:	4603      	mov	r3, r0
 800704a:	2b00      	cmp	r3, #0
 800704c:	d003      	beq.n	8007056 <EXTI15_10_IRQHandler+0x4e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 800704e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007052:	f7ff fed9 	bl	8006e08 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 8007056:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800705a:	f7ff febf 	bl	8006ddc <LL_EXTI_IsActiveFlag_0_31>
 800705e:	4603      	mov	r3, r0
 8007060:	2b00      	cmp	r3, #0
 8007062:	d003      	beq.n	800706c <EXTI15_10_IRQHandler+0x64>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 8007064:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007068:	f7ff fece 	bl	8006e08 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800706c:	bf00      	nop
 800706e:	bd80      	pop	{r7, pc}
 8007070:	08010f58 	.word	0x08010f58
 8007074:	08010f70 	.word	0x08010f70

08007078 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b086      	sub	sp, #24
 800707c:	af00      	add	r7, sp, #0
 800707e:	60f8      	str	r0, [r7, #12]
 8007080:	60b9      	str	r1, [r7, #8]
 8007082:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007084:	2300      	movs	r3, #0
 8007086:	617b      	str	r3, [r7, #20]
 8007088:	e00a      	b.n	80070a0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800708a:	f3af 8000 	nop.w
 800708e:	4601      	mov	r1, r0
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	1c5a      	adds	r2, r3, #1
 8007094:	60ba      	str	r2, [r7, #8]
 8007096:	b2ca      	uxtb	r2, r1
 8007098:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	3301      	adds	r3, #1
 800709e:	617b      	str	r3, [r7, #20]
 80070a0:	697a      	ldr	r2, [r7, #20]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	429a      	cmp	r2, r3
 80070a6:	dbf0      	blt.n	800708a <_read+0x12>
	}

return len;
 80070a8:	687b      	ldr	r3, [r7, #4]
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3718      	adds	r7, #24
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}

080070b2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80070b2:	b480      	push	{r7}
 80070b4:	b083      	sub	sp, #12
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	6078      	str	r0, [r7, #4]
	return -1;
 80070ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80070be:	4618      	mov	r0, r3
 80070c0:	370c      	adds	r7, #12
 80070c2:	46bd      	mov	sp, r7
 80070c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c8:	4770      	bx	lr

080070ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80070ca:	b480      	push	{r7}
 80070cc:	b083      	sub	sp, #12
 80070ce:	af00      	add	r7, sp, #0
 80070d0:	6078      	str	r0, [r7, #4]
 80070d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80070da:	605a      	str	r2, [r3, #4]
	return 0;
 80070dc:	2300      	movs	r3, #0
}
 80070de:	4618      	mov	r0, r3
 80070e0:	370c      	adds	r7, #12
 80070e2:	46bd      	mov	sp, r7
 80070e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e8:	4770      	bx	lr

080070ea <_isatty>:

int _isatty(int file)
{
 80070ea:	b480      	push	{r7}
 80070ec:	b083      	sub	sp, #12
 80070ee:	af00      	add	r7, sp, #0
 80070f0:	6078      	str	r0, [r7, #4]
	return 1;
 80070f2:	2301      	movs	r3, #1
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007100:	b480      	push	{r7}
 8007102:	b085      	sub	sp, #20
 8007104:	af00      	add	r7, sp, #0
 8007106:	60f8      	str	r0, [r7, #12]
 8007108:	60b9      	str	r1, [r7, #8]
 800710a:	607a      	str	r2, [r7, #4]
	return 0;
 800710c:	2300      	movs	r3, #0
}
 800710e:	4618      	mov	r0, r3
 8007110:	3714      	adds	r7, #20
 8007112:	46bd      	mov	sp, r7
 8007114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007118:	4770      	bx	lr
	...

0800711c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b084      	sub	sp, #16
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007124:	4b11      	ldr	r3, [pc, #68]	; (800716c <_sbrk+0x50>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d102      	bne.n	8007132 <_sbrk+0x16>
		heap_end = &end;
 800712c:	4b0f      	ldr	r3, [pc, #60]	; (800716c <_sbrk+0x50>)
 800712e:	4a10      	ldr	r2, [pc, #64]	; (8007170 <_sbrk+0x54>)
 8007130:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8007132:	4b0e      	ldr	r3, [pc, #56]	; (800716c <_sbrk+0x50>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007138:	4b0c      	ldr	r3, [pc, #48]	; (800716c <_sbrk+0x50>)
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	4413      	add	r3, r2
 8007140:	466a      	mov	r2, sp
 8007142:	4293      	cmp	r3, r2
 8007144:	d907      	bls.n	8007156 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8007146:	f006 fd0d 	bl	800db64 <__errno>
 800714a:	4602      	mov	r2, r0
 800714c:	230c      	movs	r3, #12
 800714e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007150:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007154:	e006      	b.n	8007164 <_sbrk+0x48>
	}

	heap_end += incr;
 8007156:	4b05      	ldr	r3, [pc, #20]	; (800716c <_sbrk+0x50>)
 8007158:	681a      	ldr	r2, [r3, #0]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	4413      	add	r3, r2
 800715e:	4a03      	ldr	r2, [pc, #12]	; (800716c <_sbrk+0x50>)
 8007160:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8007162:	68fb      	ldr	r3, [r7, #12]
}
 8007164:	4618      	mov	r0, r3
 8007166:	3710      	adds	r7, #16
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}
 800716c:	20001f20 	.word	0x20001f20
 8007170:	20002950 	.word	0x20002950

08007174 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007174:	b480      	push	{r7}
 8007176:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007178:	4b08      	ldr	r3, [pc, #32]	; (800719c <SystemInit+0x28>)
 800717a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800717e:	4a07      	ldr	r2, [pc, #28]	; (800719c <SystemInit+0x28>)
 8007180:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007184:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007188:	4b04      	ldr	r3, [pc, #16]	; (800719c <SystemInit+0x28>)
 800718a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800718e:	609a      	str	r2, [r3, #8]
#endif
}
 8007190:	bf00      	nop
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr
 800719a:	bf00      	nop
 800719c:	e000ed00 	.word	0xe000ed00

080071a0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b09a      	sub	sp, #104	; 0x68
 80071a4:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80071a6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80071aa:	2224      	movs	r2, #36	; 0x24
 80071ac:	2100      	movs	r1, #0
 80071ae:	4618      	mov	r0, r3
 80071b0:	f006 fd02 	bl	800dbb8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80071b4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80071b8:	2200      	movs	r2, #0
 80071ba:	601a      	str	r2, [r3, #0]
 80071bc:	605a      	str	r2, [r3, #4]
 80071be:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80071c0:	1d3b      	adds	r3, r7, #4
 80071c2:	2234      	movs	r2, #52	; 0x34
 80071c4:	2100      	movs	r1, #0
 80071c6:	4618      	mov	r0, r3
 80071c8:	f006 fcf6 	bl	800dbb8 <memset>

  htim1.Instance = TIM1;
 80071cc:	4b2a      	ldr	r3, [pc, #168]	; (8007278 <MX_TIM1_Init+0xd8>)
 80071ce:	4a2b      	ldr	r2, [pc, #172]	; (800727c <MX_TIM1_Init+0xdc>)
 80071d0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80071d2:	4b29      	ldr	r3, [pc, #164]	; (8007278 <MX_TIM1_Init+0xd8>)
 80071d4:	2200      	movs	r2, #0
 80071d6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 80071d8:	4b27      	ldr	r3, [pc, #156]	; (8007278 <MX_TIM1_Init+0xd8>)
 80071da:	2240      	movs	r2, #64	; 0x40
 80071dc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 80071de:	4b26      	ldr	r3, [pc, #152]	; (8007278 <MX_TIM1_Init+0xd8>)
 80071e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80071e4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80071e6:	4b24      	ldr	r3, [pc, #144]	; (8007278 <MX_TIM1_Init+0xd8>)
 80071e8:	2200      	movs	r2, #0
 80071ea:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80071ec:	4b22      	ldr	r3, [pc, #136]	; (8007278 <MX_TIM1_Init+0xd8>)
 80071ee:	2200      	movs	r2, #0
 80071f0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80071f2:	4b21      	ldr	r3, [pc, #132]	; (8007278 <MX_TIM1_Init+0xd8>)
 80071f4:	2200      	movs	r2, #0
 80071f6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80071f8:	2303      	movs	r3, #3
 80071fa:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80071fc:	2300      	movs	r3, #0
 80071fe:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007200:	2301      	movs	r3, #1
 8007202:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007204:	2300      	movs	r3, #0
 8007206:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8007208:	2300      	movs	r3, #0
 800720a:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800720c:	2300      	movs	r3, #0
 800720e:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007210:	2301      	movs	r3, #1
 8007212:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007214:	2300      	movs	r3, #0
 8007216:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8007218:	2300      	movs	r3, #0
 800721a:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800721c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8007220:	4619      	mov	r1, r3
 8007222:	4815      	ldr	r0, [pc, #84]	; (8007278 <MX_TIM1_Init+0xd8>)
 8007224:	f004 fa31 	bl	800b68a <HAL_TIM_Encoder_Init>
 8007228:	4603      	mov	r3, r0
 800722a:	2b00      	cmp	r3, #0
 800722c:	d001      	beq.n	8007232 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800722e:	f7ff fce1 	bl	8006bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8007232:	2320      	movs	r3, #32
 8007234:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007236:	2300      	movs	r3, #0
 8007238:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800723a:	2300      	movs	r3, #0
 800723c:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800723e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007242:	4619      	mov	r1, r3
 8007244:	480c      	ldr	r0, [pc, #48]	; (8007278 <MX_TIM1_Init+0xd8>)
 8007246:	f004 ffa9 	bl	800c19c <HAL_TIMEx_MasterConfigSynchronization>
 800724a:	4603      	mov	r3, r0
 800724c:	2b00      	cmp	r3, #0
 800724e:	d001      	beq.n	8007254 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8007250:	f7ff fcd0 	bl	8006bf4 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007254:	2300      	movs	r3, #0
 8007256:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8007258:	2300      	movs	r3, #0
 800725a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800725c:	1d3b      	adds	r3, r7, #4
 800725e:	4619      	mov	r1, r3
 8007260:	4805      	ldr	r0, [pc, #20]	; (8007278 <MX_TIM1_Init+0xd8>)
 8007262:	f005 f831 	bl	800c2c8 <HAL_TIMEx_ConfigBreakDeadTime>
 8007266:	4603      	mov	r3, r0
 8007268:	2b00      	cmp	r3, #0
 800726a:	d001      	beq.n	8007270 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 800726c:	f7ff fcc2 	bl	8006bf4 <Error_Handler>
  }

}
 8007270:	bf00      	nop
 8007272:	3768      	adds	r7, #104	; 0x68
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}
 8007278:	20002860 	.word	0x20002860
 800727c:	40012c00 	.word	0x40012c00

08007280 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b08c      	sub	sp, #48	; 0x30
 8007284:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007286:	f107 0320 	add.w	r3, r7, #32
 800728a:	2200      	movs	r2, #0
 800728c:	601a      	str	r2, [r3, #0]
 800728e:	605a      	str	r2, [r3, #4]
 8007290:	609a      	str	r2, [r3, #8]
 8007292:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8007294:	f107 030c 	add.w	r3, r7, #12
 8007298:	2200      	movs	r2, #0
 800729a:	601a      	str	r2, [r3, #0]
 800729c:	605a      	str	r2, [r3, #4]
 800729e:	609a      	str	r2, [r3, #8]
 80072a0:	60da      	str	r2, [r3, #12]
 80072a2:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80072a4:	463b      	mov	r3, r7
 80072a6:	2200      	movs	r2, #0
 80072a8:	601a      	str	r2, [r3, #0]
 80072aa:	605a      	str	r2, [r3, #4]
 80072ac:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 80072ae:	4b28      	ldr	r3, [pc, #160]	; (8007350 <MX_TIM2_Init+0xd0>)
 80072b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80072b4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2047;
 80072b6:	4b26      	ldr	r3, [pc, #152]	; (8007350 <MX_TIM2_Init+0xd0>)
 80072b8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80072bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80072be:	4b24      	ldr	r3, [pc, #144]	; (8007350 <MX_TIM2_Init+0xd0>)
 80072c0:	2200      	movs	r2, #0
 80072c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1024;
 80072c4:	4b22      	ldr	r3, [pc, #136]	; (8007350 <MX_TIM2_Init+0xd0>)
 80072c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80072ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80072cc:	4b20      	ldr	r3, [pc, #128]	; (8007350 <MX_TIM2_Init+0xd0>)
 80072ce:	2200      	movs	r2, #0
 80072d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80072d2:	4b1f      	ldr	r3, [pc, #124]	; (8007350 <MX_TIM2_Init+0xd0>)
 80072d4:	2200      	movs	r2, #0
 80072d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80072d8:	481d      	ldr	r0, [pc, #116]	; (8007350 <MX_TIM2_Init+0xd0>)
 80072da:	f004 f8c3 	bl	800b464 <HAL_TIM_Base_Init>
 80072de:	4603      	mov	r3, r0
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d001      	beq.n	80072e8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80072e4:	f7ff fc86 	bl	8006bf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80072e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80072ec:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80072ee:	f107 0320 	add.w	r3, r7, #32
 80072f2:	4619      	mov	r1, r3
 80072f4:	4816      	ldr	r0, [pc, #88]	; (8007350 <MX_TIM2_Init+0xd0>)
 80072f6:	f004 fbed 	bl	800bad4 <HAL_TIM_ConfigClockSource>
 80072fa:	4603      	mov	r3, r0
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d001      	beq.n	8007304 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8007300:	f7ff fc78 	bl	8006bf4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8007304:	2305      	movs	r3, #5
 8007306:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8007308:	2350      	movs	r3, #80	; 0x50
 800730a:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 800730c:	2300      	movs	r3, #0
 800730e:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8007310:	2300      	movs	r3, #0
 8007312:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8007314:	f107 030c 	add.w	r3, r7, #12
 8007318:	4619      	mov	r1, r3
 800731a:	480d      	ldr	r0, [pc, #52]	; (8007350 <MX_TIM2_Init+0xd0>)
 800731c:	f004 fcca 	bl	800bcb4 <HAL_TIM_SlaveConfigSynchro>
 8007320:	4603      	mov	r3, r0
 8007322:	2b00      	cmp	r3, #0
 8007324:	d001      	beq.n	800732a <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8007326:	f7ff fc65 	bl	8006bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800732a:	2300      	movs	r3, #0
 800732c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800732e:	2300      	movs	r3, #0
 8007330:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007332:	463b      	mov	r3, r7
 8007334:	4619      	mov	r1, r3
 8007336:	4806      	ldr	r0, [pc, #24]	; (8007350 <MX_TIM2_Init+0xd0>)
 8007338:	f004 ff30 	bl	800c19c <HAL_TIMEx_MasterConfigSynchronization>
 800733c:	4603      	mov	r3, r0
 800733e:	2b00      	cmp	r3, #0
 8007340:	d001      	beq.n	8007346 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8007342:	f7ff fc57 	bl	8006bf4 <Error_Handler>
  }

}
 8007346:	bf00      	nop
 8007348:	3730      	adds	r7, #48	; 0x30
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}
 800734e:	bf00      	nop
 8007350:	200028ac 	.word	0x200028ac

08007354 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b088      	sub	sp, #32
 8007358:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800735a:	f107 0310 	add.w	r3, r7, #16
 800735e:	2200      	movs	r2, #0
 8007360:	601a      	str	r2, [r3, #0]
 8007362:	605a      	str	r2, [r3, #4]
 8007364:	609a      	str	r2, [r3, #8]
 8007366:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007368:	1d3b      	adds	r3, r7, #4
 800736a:	2200      	movs	r2, #0
 800736c:	601a      	str	r2, [r3, #0]
 800736e:	605a      	str	r2, [r3, #4]
 8007370:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 8007372:	4b1e      	ldr	r3, [pc, #120]	; (80073ec <MX_TIM5_Init+0x98>)
 8007374:	4a1e      	ldr	r2, [pc, #120]	; (80073f0 <MX_TIM5_Init+0x9c>)
 8007376:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 65535;
 8007378:	4b1c      	ldr	r3, [pc, #112]	; (80073ec <MX_TIM5_Init+0x98>)
 800737a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800737e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007380:	4b1a      	ldr	r3, [pc, #104]	; (80073ec <MX_TIM5_Init+0x98>)
 8007382:	2200      	movs	r2, #0
 8007384:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8007386:	4b19      	ldr	r3, [pc, #100]	; (80073ec <MX_TIM5_Init+0x98>)
 8007388:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800738c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800738e:	4b17      	ldr	r3, [pc, #92]	; (80073ec <MX_TIM5_Init+0x98>)
 8007390:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007394:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007396:	4b15      	ldr	r3, [pc, #84]	; (80073ec <MX_TIM5_Init+0x98>)
 8007398:	2200      	movs	r2, #0
 800739a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800739c:	4813      	ldr	r0, [pc, #76]	; (80073ec <MX_TIM5_Init+0x98>)
 800739e:	f004 f861 	bl	800b464 <HAL_TIM_Base_Init>
 80073a2:	4603      	mov	r3, r0
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d001      	beq.n	80073ac <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 80073a8:	f7ff fc24 	bl	8006bf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80073ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80073b0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80073b2:	f107 0310 	add.w	r3, r7, #16
 80073b6:	4619      	mov	r1, r3
 80073b8:	480c      	ldr	r0, [pc, #48]	; (80073ec <MX_TIM5_Init+0x98>)
 80073ba:	f004 fb8b 	bl	800bad4 <HAL_TIM_ConfigClockSource>
 80073be:	4603      	mov	r3, r0
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d001      	beq.n	80073c8 <MX_TIM5_Init+0x74>
  {
    Error_Handler();
 80073c4:	f7ff fc16 	bl	8006bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80073c8:	2300      	movs	r3, #0
 80073ca:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80073cc:	2300      	movs	r3, #0
 80073ce:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80073d0:	1d3b      	adds	r3, r7, #4
 80073d2:	4619      	mov	r1, r3
 80073d4:	4805      	ldr	r0, [pc, #20]	; (80073ec <MX_TIM5_Init+0x98>)
 80073d6:	f004 fee1 	bl	800c19c <HAL_TIMEx_MasterConfigSynchronization>
 80073da:	4603      	mov	r3, r0
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d001      	beq.n	80073e4 <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 80073e0:	f7ff fc08 	bl	8006bf4 <Error_Handler>
  }

}
 80073e4:	bf00      	nop
 80073e6:	3720      	adds	r7, #32
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}
 80073ec:	20002814 	.word	0x20002814
 80073f0:	40000c00 	.word	0x40000c00

080073f4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b094      	sub	sp, #80	; 0x50
 80073f8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80073fa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80073fe:	2200      	movs	r2, #0
 8007400:	601a      	str	r2, [r3, #0]
 8007402:	605a      	str	r2, [r3, #4]
 8007404:	609a      	str	r2, [r3, #8]
 8007406:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007408:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800740c:	2200      	movs	r2, #0
 800740e:	601a      	str	r2, [r3, #0]
 8007410:	605a      	str	r2, [r3, #4]
 8007412:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007414:	463b      	mov	r3, r7
 8007416:	2234      	movs	r2, #52	; 0x34
 8007418:	2100      	movs	r1, #0
 800741a:	4618      	mov	r0, r3
 800741c:	f006 fbcc 	bl	800dbb8 <memset>

  htim8.Instance = TIM8;
 8007420:	4b26      	ldr	r3, [pc, #152]	; (80074bc <MX_TIM8_Init+0xc8>)
 8007422:	4a27      	ldr	r2, [pc, #156]	; (80074c0 <MX_TIM8_Init+0xcc>)
 8007424:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8007426:	4b25      	ldr	r3, [pc, #148]	; (80074bc <MX_TIM8_Init+0xc8>)
 8007428:	2200      	movs	r2, #0
 800742a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800742c:	4b23      	ldr	r3, [pc, #140]	; (80074bc <MX_TIM8_Init+0xc8>)
 800742e:	2200      	movs	r2, #0
 8007430:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 8007432:	4b22      	ldr	r3, [pc, #136]	; (80074bc <MX_TIM8_Init+0xc8>)
 8007434:	2201      	movs	r2, #1
 8007436:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007438:	4b20      	ldr	r3, [pc, #128]	; (80074bc <MX_TIM8_Init+0xc8>)
 800743a:	2200      	movs	r2, #0
 800743c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800743e:	4b1f      	ldr	r3, [pc, #124]	; (80074bc <MX_TIM8_Init+0xc8>)
 8007440:	2200      	movs	r2, #0
 8007442:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007444:	4b1d      	ldr	r3, [pc, #116]	; (80074bc <MX_TIM8_Init+0xc8>)
 8007446:	2200      	movs	r2, #0
 8007448:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800744a:	481c      	ldr	r0, [pc, #112]	; (80074bc <MX_TIM8_Init+0xc8>)
 800744c:	f004 f80a 	bl	800b464 <HAL_TIM_Base_Init>
 8007450:	4603      	mov	r3, r0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d001      	beq.n	800745a <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 8007456:	f7ff fbcd 	bl	8006bf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800745a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800745e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8007460:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007464:	4619      	mov	r1, r3
 8007466:	4815      	ldr	r0, [pc, #84]	; (80074bc <MX_TIM8_Init+0xc8>)
 8007468:	f004 fb34 	bl	800bad4 <HAL_TIM_ConfigClockSource>
 800746c:	4603      	mov	r3, r0
 800746e:	2b00      	cmp	r3, #0
 8007470:	d001      	beq.n	8007476 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8007472:	f7ff fbbf 	bl	8006bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8007476:	2320      	movs	r3, #32
 8007478:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800747a:	2300      	movs	r3, #0
 800747c:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800747e:	2300      	movs	r3, #0
 8007480:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8007482:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007486:	4619      	mov	r1, r3
 8007488:	480c      	ldr	r0, [pc, #48]	; (80074bc <MX_TIM8_Init+0xc8>)
 800748a:	f004 fe87 	bl	800c19c <HAL_TIMEx_MasterConfigSynchronization>
 800748e:	4603      	mov	r3, r0
 8007490:	2b00      	cmp	r3, #0
 8007492:	d001      	beq.n	8007498 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8007494:	f7ff fbae 	bl	8006bf4 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007498:	2300      	movs	r3, #0
 800749a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800749c:	2300      	movs	r3, #0
 800749e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80074a0:	463b      	mov	r3, r7
 80074a2:	4619      	mov	r1, r3
 80074a4:	4805      	ldr	r0, [pc, #20]	; (80074bc <MX_TIM8_Init+0xc8>)
 80074a6:	f004 ff0f 	bl	800c2c8 <HAL_TIMEx_ConfigBreakDeadTime>
 80074aa:	4603      	mov	r3, r0
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d001      	beq.n	80074b4 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 80074b0:	f7ff fba0 	bl	8006bf4 <Error_Handler>
  }

}
 80074b4:	bf00      	nop
 80074b6:	3750      	adds	r7, #80	; 0x50
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}
 80074bc:	20002730 	.word	0x20002730
 80074c0:	40013400 	.word	0x40013400

080074c4 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b088      	sub	sp, #32
 80074c8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80074ca:	f107 0310 	add.w	r3, r7, #16
 80074ce:	2200      	movs	r2, #0
 80074d0:	601a      	str	r2, [r3, #0]
 80074d2:	605a      	str	r2, [r3, #4]
 80074d4:	609a      	str	r2, [r3, #8]
 80074d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80074d8:	1d3b      	adds	r3, r7, #4
 80074da:	2200      	movs	r2, #0
 80074dc:	601a      	str	r2, [r3, #0]
 80074de:	605a      	str	r2, [r3, #4]
 80074e0:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 80074e2:	4b1f      	ldr	r3, [pc, #124]	; (8007560 <MX_TIM15_Init+0x9c>)
 80074e4:	4a1f      	ldr	r2, [pc, #124]	; (8007564 <MX_TIM15_Init+0xa0>)
 80074e6:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 80074e8:	4b1d      	ldr	r3, [pc, #116]	; (8007560 <MX_TIM15_Init+0x9c>)
 80074ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80074ee:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80074f0:	4b1b      	ldr	r3, [pc, #108]	; (8007560 <MX_TIM15_Init+0x9c>)
 80074f2:	2200      	movs	r2, #0
 80074f4:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 80074f6:	4b1a      	ldr	r3, [pc, #104]	; (8007560 <MX_TIM15_Init+0x9c>)
 80074f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80074fc:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80074fe:	4b18      	ldr	r3, [pc, #96]	; (8007560 <MX_TIM15_Init+0x9c>)
 8007500:	2200      	movs	r2, #0
 8007502:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8007504:	4b16      	ldr	r3, [pc, #88]	; (8007560 <MX_TIM15_Init+0x9c>)
 8007506:	2200      	movs	r2, #0
 8007508:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800750a:	4b15      	ldr	r3, [pc, #84]	; (8007560 <MX_TIM15_Init+0x9c>)
 800750c:	2200      	movs	r2, #0
 800750e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8007510:	4813      	ldr	r0, [pc, #76]	; (8007560 <MX_TIM15_Init+0x9c>)
 8007512:	f003 ffa7 	bl	800b464 <HAL_TIM_Base_Init>
 8007516:	4603      	mov	r3, r0
 8007518:	2b00      	cmp	r3, #0
 800751a:	d001      	beq.n	8007520 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 800751c:	f7ff fb6a 	bl	8006bf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007520:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007524:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8007526:	f107 0310 	add.w	r3, r7, #16
 800752a:	4619      	mov	r1, r3
 800752c:	480c      	ldr	r0, [pc, #48]	; (8007560 <MX_TIM15_Init+0x9c>)
 800752e:	f004 fad1 	bl	800bad4 <HAL_TIM_ConfigClockSource>
 8007532:	4603      	mov	r3, r0
 8007534:	2b00      	cmp	r3, #0
 8007536:	d001      	beq.n	800753c <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8007538:	f7ff fb5c 	bl	8006bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800753c:	2300      	movs	r3, #0
 800753e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007540:	2300      	movs	r3, #0
 8007542:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8007544:	1d3b      	adds	r3, r7, #4
 8007546:	4619      	mov	r1, r3
 8007548:	4805      	ldr	r0, [pc, #20]	; (8007560 <MX_TIM15_Init+0x9c>)
 800754a:	f004 fe27 	bl	800c19c <HAL_TIMEx_MasterConfigSynchronization>
 800754e:	4603      	mov	r3, r0
 8007550:	2b00      	cmp	r3, #0
 8007552:	d001      	beq.n	8007558 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8007554:	f7ff fb4e 	bl	8006bf4 <Error_Handler>
  }

}
 8007558:	bf00      	nop
 800755a:	3720      	adds	r7, #32
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}
 8007560:	2000277c 	.word	0x2000277c
 8007564:	40014000 	.word	0x40014000

08007568 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 800756c:	4b10      	ldr	r3, [pc, #64]	; (80075b0 <MX_TIM16_Init+0x48>)
 800756e:	4a11      	ldr	r2, [pc, #68]	; (80075b4 <MX_TIM16_Init+0x4c>)
 8007570:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1024;
 8007572:	4b0f      	ldr	r3, [pc, #60]	; (80075b0 <MX_TIM16_Init+0x48>)
 8007574:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007578:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800757a:	4b0d      	ldr	r3, [pc, #52]	; (80075b0 <MX_TIM16_Init+0x48>)
 800757c:	2200      	movs	r2, #0
 800757e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1024;
 8007580:	4b0b      	ldr	r3, [pc, #44]	; (80075b0 <MX_TIM16_Init+0x48>)
 8007582:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007586:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007588:	4b09      	ldr	r3, [pc, #36]	; (80075b0 <MX_TIM16_Init+0x48>)
 800758a:	2200      	movs	r2, #0
 800758c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800758e:	4b08      	ldr	r3, [pc, #32]	; (80075b0 <MX_TIM16_Init+0x48>)
 8007590:	2200      	movs	r2, #0
 8007592:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007594:	4b06      	ldr	r3, [pc, #24]	; (80075b0 <MX_TIM16_Init+0x48>)
 8007596:	2200      	movs	r2, #0
 8007598:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800759a:	4805      	ldr	r0, [pc, #20]	; (80075b0 <MX_TIM16_Init+0x48>)
 800759c:	f003 ff62 	bl	800b464 <HAL_TIM_Base_Init>
 80075a0:	4603      	mov	r3, r0
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d001      	beq.n	80075aa <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 80075a6:	f7ff fb25 	bl	8006bf4 <Error_Handler>
  }

}
 80075aa:	bf00      	nop
 80075ac:	bd80      	pop	{r7, pc}
 80075ae:	bf00      	nop
 80075b0:	200028f8 	.word	0x200028f8
 80075b4:	40014400 	.word	0x40014400

080075b8 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 80075bc:	4b0f      	ldr	r3, [pc, #60]	; (80075fc <MX_TIM17_Init+0x44>)
 80075be:	4a10      	ldr	r2, [pc, #64]	; (8007600 <MX_TIM17_Init+0x48>)
 80075c0:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1023;
 80075c2:	4b0e      	ldr	r3, [pc, #56]	; (80075fc <MX_TIM17_Init+0x44>)
 80075c4:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80075c8:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80075ca:	4b0c      	ldr	r3, [pc, #48]	; (80075fc <MX_TIM17_Init+0x44>)
 80075cc:	2200      	movs	r2, #0
 80075ce:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 64;
 80075d0:	4b0a      	ldr	r3, [pc, #40]	; (80075fc <MX_TIM17_Init+0x44>)
 80075d2:	2240      	movs	r2, #64	; 0x40
 80075d4:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80075d6:	4b09      	ldr	r3, [pc, #36]	; (80075fc <MX_TIM17_Init+0x44>)
 80075d8:	2200      	movs	r2, #0
 80075da:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80075dc:	4b07      	ldr	r3, [pc, #28]	; (80075fc <MX_TIM17_Init+0x44>)
 80075de:	2200      	movs	r2, #0
 80075e0:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80075e2:	4b06      	ldr	r3, [pc, #24]	; (80075fc <MX_TIM17_Init+0x44>)
 80075e4:	2200      	movs	r2, #0
 80075e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80075e8:	4804      	ldr	r0, [pc, #16]	; (80075fc <MX_TIM17_Init+0x44>)
 80075ea:	f003 ff3b 	bl	800b464 <HAL_TIM_Base_Init>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d001      	beq.n	80075f8 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 80075f4:	f7ff fafe 	bl	8006bf4 <Error_Handler>
  }

}
 80075f8:	bf00      	nop
 80075fa:	bd80      	pop	{r7, pc}
 80075fc:	200027c8 	.word	0x200027c8
 8007600:	40014800 	.word	0x40014800

08007604 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b08a      	sub	sp, #40	; 0x28
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800760c:	f107 0314 	add.w	r3, r7, #20
 8007610:	2200      	movs	r2, #0
 8007612:	601a      	str	r2, [r3, #0]
 8007614:	605a      	str	r2, [r3, #4]
 8007616:	609a      	str	r2, [r3, #8]
 8007618:	60da      	str	r2, [r3, #12]
 800761a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a23      	ldr	r2, [pc, #140]	; (80076b0 <HAL_TIM_Encoder_MspInit+0xac>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d13f      	bne.n	80076a6 <HAL_TIM_Encoder_MspInit+0xa2>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007626:	4b23      	ldr	r3, [pc, #140]	; (80076b4 <HAL_TIM_Encoder_MspInit+0xb0>)
 8007628:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800762a:	4a22      	ldr	r2, [pc, #136]	; (80076b4 <HAL_TIM_Encoder_MspInit+0xb0>)
 800762c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007630:	6613      	str	r3, [r2, #96]	; 0x60
 8007632:	4b20      	ldr	r3, [pc, #128]	; (80076b4 <HAL_TIM_Encoder_MspInit+0xb0>)
 8007634:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007636:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800763a:	613b      	str	r3, [r7, #16]
 800763c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800763e:	4b1d      	ldr	r3, [pc, #116]	; (80076b4 <HAL_TIM_Encoder_MspInit+0xb0>)
 8007640:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007642:	4a1c      	ldr	r2, [pc, #112]	; (80076b4 <HAL_TIM_Encoder_MspInit+0xb0>)
 8007644:	f043 0304 	orr.w	r3, r3, #4
 8007648:	64d3      	str	r3, [r2, #76]	; 0x4c
 800764a:	4b1a      	ldr	r3, [pc, #104]	; (80076b4 <HAL_TIM_Encoder_MspInit+0xb0>)
 800764c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800764e:	f003 0304 	and.w	r3, r3, #4
 8007652:	60fb      	str	r3, [r7, #12]
 8007654:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007656:	2303      	movs	r3, #3
 8007658:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800765a:	2302      	movs	r3, #2
 800765c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800765e:	2300      	movs	r3, #0
 8007660:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007662:	2300      	movs	r3, #0
 8007664:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8007666:	2302      	movs	r3, #2
 8007668:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800766a:	f107 0314 	add.w	r3, r7, #20
 800766e:	4619      	mov	r1, r3
 8007670:	4811      	ldr	r0, [pc, #68]	; (80076b8 <HAL_TIM_Encoder_MspInit+0xb4>)
 8007672:	f002 fcd3 	bl	800a01c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8007676:	2200      	movs	r2, #0
 8007678:	2100      	movs	r1, #0
 800767a:	2018      	movs	r0, #24
 800767c:	f001 fdb9 	bl	80091f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8007680:	2018      	movs	r0, #24
 8007682:	f001 fdd0 	bl	8009226 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8007686:	2200      	movs	r2, #0
 8007688:	2101      	movs	r1, #1
 800768a:	2019      	movs	r0, #25
 800768c:	f001 fdb1 	bl	80091f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8007690:	2019      	movs	r0, #25
 8007692:	f001 fdc8 	bl	8009226 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8007696:	2200      	movs	r2, #0
 8007698:	2101      	movs	r1, #1
 800769a:	201a      	movs	r0, #26
 800769c:	f001 fda9 	bl	80091f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80076a0:	201a      	movs	r0, #26
 80076a2:	f001 fdc0 	bl	8009226 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80076a6:	bf00      	nop
 80076a8:	3728      	adds	r7, #40	; 0x28
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}
 80076ae:	bf00      	nop
 80076b0:	40012c00 	.word	0x40012c00
 80076b4:	40021000 	.word	0x40021000
 80076b8:	48000800 	.word	0x48000800

080076bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b08e      	sub	sp, #56	; 0x38
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80076c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80076c8:	2200      	movs	r2, #0
 80076ca:	601a      	str	r2, [r3, #0]
 80076cc:	605a      	str	r2, [r3, #4]
 80076ce:	609a      	str	r2, [r3, #8]
 80076d0:	60da      	str	r2, [r3, #12]
 80076d2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076dc:	d131      	bne.n	8007742 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80076de:	4b53      	ldr	r3, [pc, #332]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 80076e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076e2:	4a52      	ldr	r2, [pc, #328]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 80076e4:	f043 0301 	orr.w	r3, r3, #1
 80076e8:	6593      	str	r3, [r2, #88]	; 0x58
 80076ea:	4b50      	ldr	r3, [pc, #320]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 80076ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076ee:	f003 0301 	and.w	r3, r3, #1
 80076f2:	623b      	str	r3, [r7, #32]
 80076f4:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80076f6:	4b4d      	ldr	r3, [pc, #308]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 80076f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80076fa:	4a4c      	ldr	r2, [pc, #304]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 80076fc:	f043 0301 	orr.w	r3, r3, #1
 8007700:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007702:	4b4a      	ldr	r3, [pc, #296]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 8007704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007706:	f003 0301 	and.w	r3, r3, #1
 800770a:	61fb      	str	r3, [r7, #28]
 800770c:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800770e:	2301      	movs	r3, #1
 8007710:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007712:	2302      	movs	r3, #2
 8007714:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007716:	2300      	movs	r3, #0
 8007718:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800771a:	2300      	movs	r3, #0
 800771c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800771e:	2301      	movs	r3, #1
 8007720:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007722:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007726:	4619      	mov	r1, r3
 8007728:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800772c:	f002 fc76 	bl	800a01c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8007730:	2200      	movs	r2, #0
 8007732:	2101      	movs	r1, #1
 8007734:	201c      	movs	r0, #28
 8007736:	f001 fd5c 	bl	80091f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800773a:	201c      	movs	r0, #28
 800773c:	f001 fd73 	bl	8009226 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8007740:	e070      	b.n	8007824 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM5)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4a3a      	ldr	r2, [pc, #232]	; (8007830 <HAL_TIM_Base_MspInit+0x174>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d10c      	bne.n	8007766 <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800774c:	4b37      	ldr	r3, [pc, #220]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 800774e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007750:	4a36      	ldr	r2, [pc, #216]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 8007752:	f043 0308 	orr.w	r3, r3, #8
 8007756:	6593      	str	r3, [r2, #88]	; 0x58
 8007758:	4b34      	ldr	r3, [pc, #208]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 800775a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800775c:	f003 0308 	and.w	r3, r3, #8
 8007760:	61bb      	str	r3, [r7, #24]
 8007762:	69bb      	ldr	r3, [r7, #24]
}
 8007764:	e05e      	b.n	8007824 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM8)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	4a32      	ldr	r2, [pc, #200]	; (8007834 <HAL_TIM_Base_MspInit+0x178>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d10c      	bne.n	800778a <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8007770:	4b2e      	ldr	r3, [pc, #184]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 8007772:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007774:	4a2d      	ldr	r2, [pc, #180]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 8007776:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800777a:	6613      	str	r3, [r2, #96]	; 0x60
 800777c:	4b2b      	ldr	r3, [pc, #172]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 800777e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007780:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007784:	617b      	str	r3, [r7, #20]
 8007786:	697b      	ldr	r3, [r7, #20]
}
 8007788:	e04c      	b.n	8007824 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM15)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a2a      	ldr	r2, [pc, #168]	; (8007838 <HAL_TIM_Base_MspInit+0x17c>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d114      	bne.n	80077be <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8007794:	4b25      	ldr	r3, [pc, #148]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 8007796:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007798:	4a24      	ldr	r2, [pc, #144]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 800779a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800779e:	6613      	str	r3, [r2, #96]	; 0x60
 80077a0:	4b22      	ldr	r3, [pc, #136]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 80077a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80077a8:	613b      	str	r3, [r7, #16]
 80077aa:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80077ac:	2200      	movs	r2, #0
 80077ae:	2100      	movs	r1, #0
 80077b0:	2018      	movs	r0, #24
 80077b2:	f001 fd1e 	bl	80091f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80077b6:	2018      	movs	r0, #24
 80077b8:	f001 fd35 	bl	8009226 <HAL_NVIC_EnableIRQ>
}
 80077bc:	e032      	b.n	8007824 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM16)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a1e      	ldr	r2, [pc, #120]	; (800783c <HAL_TIM_Base_MspInit+0x180>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d114      	bne.n	80077f2 <HAL_TIM_Base_MspInit+0x136>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80077c8:	4b18      	ldr	r3, [pc, #96]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 80077ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077cc:	4a17      	ldr	r2, [pc, #92]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 80077ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80077d2:	6613      	str	r3, [r2, #96]	; 0x60
 80077d4:	4b15      	ldr	r3, [pc, #84]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 80077d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077dc:	60fb      	str	r3, [r7, #12]
 80077de:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 80077e0:	2200      	movs	r2, #0
 80077e2:	2101      	movs	r1, #1
 80077e4:	2019      	movs	r0, #25
 80077e6:	f001 fd04 	bl	80091f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80077ea:	2019      	movs	r0, #25
 80077ec:	f001 fd1b 	bl	8009226 <HAL_NVIC_EnableIRQ>
}
 80077f0:	e018      	b.n	8007824 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM17)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4a12      	ldr	r2, [pc, #72]	; (8007840 <HAL_TIM_Base_MspInit+0x184>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d113      	bne.n	8007824 <HAL_TIM_Base_MspInit+0x168>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80077fc:	4b0b      	ldr	r3, [pc, #44]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 80077fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007800:	4a0a      	ldr	r2, [pc, #40]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 8007802:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007806:	6613      	str	r3, [r2, #96]	; 0x60
 8007808:	4b08      	ldr	r3, [pc, #32]	; (800782c <HAL_TIM_Base_MspInit+0x170>)
 800780a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800780c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007810:	60bb      	str	r3, [r7, #8]
 8007812:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8007814:	2200      	movs	r2, #0
 8007816:	2101      	movs	r1, #1
 8007818:	201a      	movs	r0, #26
 800781a:	f001 fcea 	bl	80091f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800781e:	201a      	movs	r0, #26
 8007820:	f001 fd01 	bl	8009226 <HAL_NVIC_EnableIRQ>
}
 8007824:	bf00      	nop
 8007826:	3738      	adds	r7, #56	; 0x38
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}
 800782c:	40021000 	.word	0x40021000
 8007830:	40000c00 	.word	0x40000c00
 8007834:	40013400 	.word	0x40013400
 8007838:	40014000 	.word	0x40014000
 800783c:	40014400 	.word	0x40014400
 8007840:	40014800 	.word	0x40014800

08007844 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007844:	480d      	ldr	r0, [pc, #52]	; (800787c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007846:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007848:	480d      	ldr	r0, [pc, #52]	; (8007880 <LoopForever+0x6>)
  ldr r1, =_edata
 800784a:	490e      	ldr	r1, [pc, #56]	; (8007884 <LoopForever+0xa>)
  ldr r2, =_sidata
 800784c:	4a0e      	ldr	r2, [pc, #56]	; (8007888 <LoopForever+0xe>)
  movs r3, #0
 800784e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8007850:	e002      	b.n	8007858 <LoopCopyDataInit>

08007852 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007852:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007854:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007856:	3304      	adds	r3, #4

08007858 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007858:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800785a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800785c:	d3f9      	bcc.n	8007852 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800785e:	4a0b      	ldr	r2, [pc, #44]	; (800788c <LoopForever+0x12>)
  ldr r4, =_ebss
 8007860:	4c0b      	ldr	r4, [pc, #44]	; (8007890 <LoopForever+0x16>)
  movs r3, #0
 8007862:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007864:	e001      	b.n	800786a <LoopFillZerobss>

08007866 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007866:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007868:	3204      	adds	r2, #4

0800786a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800786a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800786c:	d3fb      	bcc.n	8007866 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800786e:	f7ff fc81 	bl	8007174 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007872:	f006 f97d 	bl	800db70 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007876:	f7ff f8d9 	bl	8006a2c <main>

0800787a <LoopForever>:

LoopForever:
    b LoopForever
 800787a:	e7fe      	b.n	800787a <LoopForever>
  ldr   r0, =_estack
 800787c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8007880:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007884:	20001ec8 	.word	0x20001ec8
  ldr r2, =_sidata
 8007888:	080114a8 	.word	0x080114a8
  ldr r2, =_sbss
 800788c:	20001ec8 	.word	0x20001ec8
  ldr r4, =_ebss
 8007890:	2000294c 	.word	0x2000294c

08007894 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007894:	e7fe      	b.n	8007894 <ADC1_2_IRQHandler>

08007896 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007896:	b580      	push	{r7, lr}
 8007898:	b082      	sub	sp, #8
 800789a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800789c:	2300      	movs	r3, #0
 800789e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80078a0:	2003      	movs	r0, #3
 80078a2:	f001 fc9b 	bl	80091dc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80078a6:	2000      	movs	r0, #0
 80078a8:	f000 f80e 	bl	80078c8 <HAL_InitTick>
 80078ac:	4603      	mov	r3, r0
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d002      	beq.n	80078b8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80078b2:	2301      	movs	r3, #1
 80078b4:	71fb      	strb	r3, [r7, #7]
 80078b6:	e001      	b.n	80078bc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80078b8:	f7ff fa6c 	bl	8006d94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80078bc:	79fb      	ldrb	r3, [r7, #7]

}
 80078be:	4618      	mov	r0, r3
 80078c0:	3708      	adds	r7, #8
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
	...

080078c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b084      	sub	sp, #16
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80078d0:	2300      	movs	r3, #0
 80078d2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80078d4:	4b16      	ldr	r3, [pc, #88]	; (8007930 <HAL_InitTick+0x68>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d022      	beq.n	8007922 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80078dc:	4b15      	ldr	r3, [pc, #84]	; (8007934 <HAL_InitTick+0x6c>)
 80078de:	681a      	ldr	r2, [r3, #0]
 80078e0:	4b13      	ldr	r3, [pc, #76]	; (8007930 <HAL_InitTick+0x68>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80078e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80078ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80078f0:	4618      	mov	r0, r3
 80078f2:	f001 fca6 	bl	8009242 <HAL_SYSTICK_Config>
 80078f6:	4603      	mov	r3, r0
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d10f      	bne.n	800791c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2b0f      	cmp	r3, #15
 8007900:	d809      	bhi.n	8007916 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007902:	2200      	movs	r2, #0
 8007904:	6879      	ldr	r1, [r7, #4]
 8007906:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800790a:	f001 fc72 	bl	80091f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800790e:	4a0a      	ldr	r2, [pc, #40]	; (8007938 <HAL_InitTick+0x70>)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6013      	str	r3, [r2, #0]
 8007914:	e007      	b.n	8007926 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	73fb      	strb	r3, [r7, #15]
 800791a:	e004      	b.n	8007926 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800791c:	2301      	movs	r3, #1
 800791e:	73fb      	strb	r3, [r7, #15]
 8007920:	e001      	b.n	8007926 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007922:	2301      	movs	r3, #1
 8007924:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8007926:	7bfb      	ldrb	r3, [r7, #15]
}
 8007928:	4618      	mov	r0, r3
 800792a:	3710      	adds	r7, #16
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}
 8007930:	20000cac 	.word	0x20000cac
 8007934:	20000ca4 	.word	0x20000ca4
 8007938:	20000ca8 	.word	0x20000ca8

0800793c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800793c:	b480      	push	{r7}
 800793e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007940:	4b05      	ldr	r3, [pc, #20]	; (8007958 <HAL_IncTick+0x1c>)
 8007942:	681a      	ldr	r2, [r3, #0]
 8007944:	4b05      	ldr	r3, [pc, #20]	; (800795c <HAL_IncTick+0x20>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4413      	add	r3, r2
 800794a:	4a03      	ldr	r2, [pc, #12]	; (8007958 <HAL_IncTick+0x1c>)
 800794c:	6013      	str	r3, [r2, #0]
}
 800794e:	bf00      	nop
 8007950:	46bd      	mov	sp, r7
 8007952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007956:	4770      	bx	lr
 8007958:	20002944 	.word	0x20002944
 800795c:	20000cac 	.word	0x20000cac

08007960 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007960:	b480      	push	{r7}
 8007962:	af00      	add	r7, sp, #0
  return uwTick;
 8007964:	4b03      	ldr	r3, [pc, #12]	; (8007974 <HAL_GetTick+0x14>)
 8007966:	681b      	ldr	r3, [r3, #0]
}
 8007968:	4618      	mov	r0, r3
 800796a:	46bd      	mov	sp, r7
 800796c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007970:	4770      	bx	lr
 8007972:	bf00      	nop
 8007974:	20002944 	.word	0x20002944

08007978 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b084      	sub	sp, #16
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007980:	f7ff ffee 	bl	8007960 <HAL_GetTick>
 8007984:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007990:	d004      	beq.n	800799c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8007992:	4b09      	ldr	r3, [pc, #36]	; (80079b8 <HAL_Delay+0x40>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	68fa      	ldr	r2, [r7, #12]
 8007998:	4413      	add	r3, r2
 800799a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800799c:	bf00      	nop
 800799e:	f7ff ffdf 	bl	8007960 <HAL_GetTick>
 80079a2:	4602      	mov	r2, r0
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	1ad3      	subs	r3, r2, r3
 80079a8:	68fa      	ldr	r2, [r7, #12]
 80079aa:	429a      	cmp	r2, r3
 80079ac:	d8f7      	bhi.n	800799e <HAL_Delay+0x26>
  {
  }
}
 80079ae:	bf00      	nop
 80079b0:	3710      	adds	r7, #16
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}
 80079b6:	bf00      	nop
 80079b8:	20000cac 	.word	0x20000cac

080079bc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80079bc:	b480      	push	{r7}
 80079be:	b083      	sub	sp, #12
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
 80079c4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	689b      	ldr	r3, [r3, #8]
 80079ca:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	431a      	orrs	r2, r3
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	609a      	str	r2, [r3, #8]
}
 80079d6:	bf00      	nop
 80079d8:	370c      	adds	r7, #12
 80079da:	46bd      	mov	sp, r7
 80079dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e0:	4770      	bx	lr

080079e2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80079e2:	b480      	push	{r7}
 80079e4:	b083      	sub	sp, #12
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	6078      	str	r0, [r7, #4]
 80079ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	689b      	ldr	r3, [r3, #8]
 80079f0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	431a      	orrs	r2, r3
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	609a      	str	r2, [r3, #8]
}
 80079fc:	bf00      	nop
 80079fe:	370c      	adds	r7, #12
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr

08007a08 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b083      	sub	sp, #12
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	689b      	ldr	r3, [r3, #8]
 8007a14:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	370c      	adds	r7, #12
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a22:	4770      	bx	lr

08007a24 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8007a24:	b490      	push	{r4, r7}
 8007a26:	b084      	sub	sp, #16
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	60f8      	str	r0, [r7, #12]
 8007a2c:	60b9      	str	r1, [r7, #8]
 8007a2e:	607a      	str	r2, [r7, #4]
 8007a30:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	3360      	adds	r3, #96	; 0x60
 8007a36:	461a      	mov	r2, r3
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	009b      	lsls	r3, r3, #2
 8007a3c:	4413      	add	r3, r2
 8007a3e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8007a40:	6822      	ldr	r2, [r4, #0]
 8007a42:	4b08      	ldr	r3, [pc, #32]	; (8007a64 <LL_ADC_SetOffset+0x40>)
 8007a44:	4013      	ands	r3, r2
 8007a46:	687a      	ldr	r2, [r7, #4]
 8007a48:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8007a4c:	683a      	ldr	r2, [r7, #0]
 8007a4e:	430a      	orrs	r2, r1
 8007a50:	4313      	orrs	r3, r2
 8007a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007a56:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8007a58:	bf00      	nop
 8007a5a:	3710      	adds	r7, #16
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bc90      	pop	{r4, r7}
 8007a60:	4770      	bx	lr
 8007a62:	bf00      	nop
 8007a64:	03fff000 	.word	0x03fff000

08007a68 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8007a68:	b490      	push	{r4, r7}
 8007a6a:	b082      	sub	sp, #8
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
 8007a70:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	3360      	adds	r3, #96	; 0x60
 8007a76:	461a      	mov	r2, r3
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	009b      	lsls	r3, r3, #2
 8007a7c:	4413      	add	r3, r2
 8007a7e:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8007a80:	6823      	ldr	r3, [r4, #0]
 8007a82:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	3708      	adds	r7, #8
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bc90      	pop	{r4, r7}
 8007a8e:	4770      	bx	lr

08007a90 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8007a90:	b490      	push	{r4, r7}
 8007a92:	b084      	sub	sp, #16
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	60f8      	str	r0, [r7, #12]
 8007a98:	60b9      	str	r1, [r7, #8]
 8007a9a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	3360      	adds	r3, #96	; 0x60
 8007aa0:	461a      	mov	r2, r3
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	009b      	lsls	r3, r3, #2
 8007aa6:	4413      	add	r3, r2
 8007aa8:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8007aaa:	6823      	ldr	r3, [r4, #0]
 8007aac:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8007ab6:	bf00      	nop
 8007ab8:	3710      	adds	r7, #16
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bc90      	pop	{r4, r7}
 8007abe:	4770      	bx	lr

08007ac0 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8007ac0:	b490      	push	{r4, r7}
 8007ac2:	b084      	sub	sp, #16
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	60f8      	str	r0, [r7, #12]
 8007ac8:	60b9      	str	r1, [r7, #8]
 8007aca:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	3360      	adds	r3, #96	; 0x60
 8007ad0:	461a      	mov	r2, r3
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	009b      	lsls	r3, r3, #2
 8007ad6:	4413      	add	r3, r2
 8007ad8:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8007ada:	6823      	ldr	r3, [r4, #0]
 8007adc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8007ae6:	bf00      	nop
 8007ae8:	3710      	adds	r7, #16
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bc90      	pop	{r4, r7}
 8007aee:	4770      	bx	lr

08007af0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8007af0:	b490      	push	{r4, r7}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	60f8      	str	r0, [r7, #12]
 8007af8:	60b9      	str	r1, [r7, #8]
 8007afa:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	3360      	adds	r3, #96	; 0x60
 8007b00:	461a      	mov	r2, r3
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	009b      	lsls	r3, r3, #2
 8007b06:	4413      	add	r3, r2
 8007b08:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8007b0a:	6823      	ldr	r3, [r4, #0]
 8007b0c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	4313      	orrs	r3, r2
 8007b14:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8007b16:	bf00      	nop
 8007b18:	3710      	adds	r7, #16
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bc90      	pop	{r4, r7}
 8007b1e:	4770      	bx	lr

08007b20 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b083      	sub	sp, #12
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	695b      	ldr	r3, [r3, #20]
 8007b2e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	431a      	orrs	r2, r3
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	615a      	str	r2, [r3, #20]
}
 8007b3a:	bf00      	nop
 8007b3c:	370c      	adds	r7, #12
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b44:	4770      	bx	lr

08007b46 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8007b46:	b490      	push	{r4, r7}
 8007b48:	b084      	sub	sp, #16
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	60f8      	str	r0, [r7, #12]
 8007b4e:	60b9      	str	r1, [r7, #8]
 8007b50:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	3330      	adds	r3, #48	; 0x30
 8007b56:	461a      	mov	r2, r3
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	0a1b      	lsrs	r3, r3, #8
 8007b5c:	009b      	lsls	r3, r3, #2
 8007b5e:	f003 030c 	and.w	r3, r3, #12
 8007b62:	4413      	add	r3, r2
 8007b64:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8007b66:	6822      	ldr	r2, [r4, #0]
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	f003 031f 	and.w	r3, r3, #31
 8007b6e:	211f      	movs	r1, #31
 8007b70:	fa01 f303 	lsl.w	r3, r1, r3
 8007b74:	43db      	mvns	r3, r3
 8007b76:	401a      	ands	r2, r3
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	0e9b      	lsrs	r3, r3, #26
 8007b7c:	f003 011f 	and.w	r1, r3, #31
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	f003 031f 	and.w	r3, r3, #31
 8007b86:	fa01 f303 	lsl.w	r3, r1, r3
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8007b8e:	bf00      	nop
 8007b90:	3710      	adds	r7, #16
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bc90      	pop	{r4, r7}
 8007b96:	4770      	bx	lr

08007b98 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8007b98:	b490      	push	{r4, r7}
 8007b9a:	b084      	sub	sp, #16
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	60f8      	str	r0, [r7, #12]
 8007ba0:	60b9      	str	r1, [r7, #8]
 8007ba2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	3314      	adds	r3, #20
 8007ba8:	461a      	mov	r2, r3
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	0e5b      	lsrs	r3, r3, #25
 8007bae:	009b      	lsls	r3, r3, #2
 8007bb0:	f003 0304 	and.w	r3, r3, #4
 8007bb4:	4413      	add	r3, r2
 8007bb6:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8007bb8:	6822      	ldr	r2, [r4, #0]
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	0d1b      	lsrs	r3, r3, #20
 8007bbe:	f003 031f 	and.w	r3, r3, #31
 8007bc2:	2107      	movs	r1, #7
 8007bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8007bc8:	43db      	mvns	r3, r3
 8007bca:	401a      	ands	r2, r3
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	0d1b      	lsrs	r3, r3, #20
 8007bd0:	f003 031f 	and.w	r3, r3, #31
 8007bd4:	6879      	ldr	r1, [r7, #4]
 8007bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8007bde:	bf00      	nop
 8007be0:	3710      	adds	r7, #16
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bc90      	pop	{r4, r7}
 8007be6:	4770      	bx	lr

08007be8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b085      	sub	sp, #20
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	60f8      	str	r0, [r7, #12]
 8007bf0:	60b9      	str	r1, [r7, #8]
 8007bf2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c00:	43db      	mvns	r3, r3
 8007c02:	401a      	ands	r2, r3
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f003 0318 	and.w	r3, r3, #24
 8007c0a:	4908      	ldr	r1, [pc, #32]	; (8007c2c <LL_ADC_SetChannelSingleDiff+0x44>)
 8007c0c:	40d9      	lsrs	r1, r3
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	400b      	ands	r3, r1
 8007c12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c16:	431a      	orrs	r2, r3
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8007c1e:	bf00      	nop
 8007c20:	3714      	adds	r7, #20
 8007c22:	46bd      	mov	sp, r7
 8007c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c28:	4770      	bx	lr
 8007c2a:	bf00      	nop
 8007c2c:	0007ffff 	.word	0x0007ffff

08007c30 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	689b      	ldr	r3, [r3, #8]
 8007c3c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8007c40:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007c44:	687a      	ldr	r2, [r7, #4]
 8007c46:	6093      	str	r3, [r2, #8]
}
 8007c48:	bf00      	nop
 8007c4a:	370c      	adds	r7, #12
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c52:	4770      	bx	lr

08007c54 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b083      	sub	sp, #12
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	689b      	ldr	r3, [r3, #8]
 8007c60:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007c64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007c68:	d101      	bne.n	8007c6e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	e000      	b.n	8007c70 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8007c6e:	2300      	movs	r3, #0
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	370c      	adds	r7, #12
 8007c74:	46bd      	mov	sp, r7
 8007c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7a:	4770      	bx	lr

08007c7c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b083      	sub	sp, #12
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8007c8c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007c90:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8007c98:	bf00      	nop
 8007c9a:	370c      	adds	r7, #12
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr

08007ca4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b083      	sub	sp, #12
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007cb4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007cb8:	d101      	bne.n	8007cbe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8007cba:	2301      	movs	r3, #1
 8007cbc:	e000      	b.n	8007cc0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8007cbe:	2300      	movs	r3, #0
}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	370c      	adds	r7, #12
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cca:	4770      	bx	lr

08007ccc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	f003 0301 	and.w	r3, r3, #1
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d101      	bne.n	8007ce4 <LL_ADC_IsEnabled+0x18>
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	e000      	b.n	8007ce6 <LL_ADC_IsEnabled+0x1a>
 8007ce4:	2300      	movs	r3, #0
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	370c      	adds	r7, #12
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr

08007cf2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8007cf2:	b480      	push	{r7}
 8007cf4:	b083      	sub	sp, #12
 8007cf6:	af00      	add	r7, sp, #0
 8007cf8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	f003 0304 	and.w	r3, r3, #4
 8007d02:	2b04      	cmp	r3, #4
 8007d04:	d101      	bne.n	8007d0a <LL_ADC_REG_IsConversionOngoing+0x18>
 8007d06:	2301      	movs	r3, #1
 8007d08:	e000      	b.n	8007d0c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007d0a:	2300      	movs	r3, #0
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	370c      	adds	r7, #12
 8007d10:	46bd      	mov	sp, r7
 8007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d16:	4770      	bx	lr

08007d18 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b083      	sub	sp, #12
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	689b      	ldr	r3, [r3, #8]
 8007d24:	f003 0308 	and.w	r3, r3, #8
 8007d28:	2b08      	cmp	r3, #8
 8007d2a:	d101      	bne.n	8007d30 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	e000      	b.n	8007d32 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8007d30:	2300      	movs	r3, #0
}
 8007d32:	4618      	mov	r0, r3
 8007d34:	370c      	adds	r7, #12
 8007d36:	46bd      	mov	sp, r7
 8007d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3c:	4770      	bx	lr
	...

08007d40 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007d40:	b590      	push	{r4, r7, lr}
 8007d42:	b089      	sub	sp, #36	; 0x24
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007d48:	2300      	movs	r3, #0
 8007d4a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d101      	bne.n	8007d5a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8007d56:	2301      	movs	r3, #1
 8007d58:	e1ad      	b.n	80080b6 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	695b      	ldr	r3, [r3, #20]
 8007d5e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d109      	bne.n	8007d7c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f7fe f865 	bl	8005e38 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4618      	mov	r0, r3
 8007d82:	f7ff ff67 	bl	8007c54 <LL_ADC_IsDeepPowerDownEnabled>
 8007d86:	4603      	mov	r3, r0
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d004      	beq.n	8007d96 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4618      	mov	r0, r3
 8007d92:	f7ff ff4d 	bl	8007c30 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f7ff ff82 	bl	8007ca4 <LL_ADC_IsInternalRegulatorEnabled>
 8007da0:	4603      	mov	r3, r0
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d113      	bne.n	8007dce <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4618      	mov	r0, r3
 8007dac:	f7ff ff66 	bl	8007c7c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8007db0:	4b9e      	ldr	r3, [pc, #632]	; (800802c <HAL_ADC_Init+0x2ec>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	099b      	lsrs	r3, r3, #6
 8007db6:	4a9e      	ldr	r2, [pc, #632]	; (8008030 <HAL_ADC_Init+0x2f0>)
 8007db8:	fba2 2303 	umull	r2, r3, r2, r3
 8007dbc:	099b      	lsrs	r3, r3, #6
 8007dbe:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007dc0:	e002      	b.n	8007dc8 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	3b01      	subs	r3, #1
 8007dc6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d1f9      	bne.n	8007dc2 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	f7ff ff66 	bl	8007ca4 <LL_ADC_IsInternalRegulatorEnabled>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d10d      	bne.n	8007dfa <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007de2:	f043 0210 	orr.w	r2, r3, #16
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007dee:	f043 0201 	orr.w	r2, r3, #1
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8007df6:	2301      	movs	r3, #1
 8007df8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f7ff ff77 	bl	8007cf2 <LL_ADC_REG_IsConversionOngoing>
 8007e04:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e0a:	f003 0310 	and.w	r3, r3, #16
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	f040 8148 	bne.w	80080a4 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	f040 8144 	bne.w	80080a4 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e20:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8007e24:	f043 0202 	orr.w	r2, r3, #2
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4618      	mov	r0, r3
 8007e32:	f7ff ff4b 	bl	8007ccc <LL_ADC_IsEnabled>
 8007e36:	4603      	mov	r3, r0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d141      	bne.n	8007ec0 <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007e44:	d004      	beq.n	8007e50 <HAL_ADC_Init+0x110>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a7a      	ldr	r2, [pc, #488]	; (8008034 <HAL_ADC_Init+0x2f4>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d10f      	bne.n	8007e70 <HAL_ADC_Init+0x130>
 8007e50:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8007e54:	f7ff ff3a 	bl	8007ccc <LL_ADC_IsEnabled>
 8007e58:	4604      	mov	r4, r0
 8007e5a:	4876      	ldr	r0, [pc, #472]	; (8008034 <HAL_ADC_Init+0x2f4>)
 8007e5c:	f7ff ff36 	bl	8007ccc <LL_ADC_IsEnabled>
 8007e60:	4603      	mov	r3, r0
 8007e62:	4323      	orrs	r3, r4
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	bf0c      	ite	eq
 8007e68:	2301      	moveq	r3, #1
 8007e6a:	2300      	movne	r3, #0
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	e012      	b.n	8007e96 <HAL_ADC_Init+0x156>
 8007e70:	4871      	ldr	r0, [pc, #452]	; (8008038 <HAL_ADC_Init+0x2f8>)
 8007e72:	f7ff ff2b 	bl	8007ccc <LL_ADC_IsEnabled>
 8007e76:	4604      	mov	r4, r0
 8007e78:	4870      	ldr	r0, [pc, #448]	; (800803c <HAL_ADC_Init+0x2fc>)
 8007e7a:	f7ff ff27 	bl	8007ccc <LL_ADC_IsEnabled>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	431c      	orrs	r4, r3
 8007e82:	486f      	ldr	r0, [pc, #444]	; (8008040 <HAL_ADC_Init+0x300>)
 8007e84:	f7ff ff22 	bl	8007ccc <LL_ADC_IsEnabled>
 8007e88:	4603      	mov	r3, r0
 8007e8a:	4323      	orrs	r3, r4
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	bf0c      	ite	eq
 8007e90:	2301      	moveq	r3, #1
 8007e92:	2300      	movne	r3, #0
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d012      	beq.n	8007ec0 <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007ea2:	d004      	beq.n	8007eae <HAL_ADC_Init+0x16e>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a62      	ldr	r2, [pc, #392]	; (8008034 <HAL_ADC_Init+0x2f4>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d101      	bne.n	8007eb2 <HAL_ADC_Init+0x172>
 8007eae:	4a65      	ldr	r2, [pc, #404]	; (8008044 <HAL_ADC_Init+0x304>)
 8007eb0:	e000      	b.n	8007eb4 <HAL_ADC_Init+0x174>
 8007eb2:	4a65      	ldr	r2, [pc, #404]	; (8008048 <HAL_ADC_Init+0x308>)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	4619      	mov	r1, r3
 8007eba:	4610      	mov	r0, r2
 8007ebc:	f7ff fd7e 	bl	80079bc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	7f5b      	ldrb	r3, [r3, #29]
 8007ec4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007eca:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8007ed0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8007ed6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007ede:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007eea:	2b01      	cmp	r3, #1
 8007eec:	d106      	bne.n	8007efc <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ef2:	3b01      	subs	r3, #1
 8007ef4:	045b      	lsls	r3, r3, #17
 8007ef6:	69ba      	ldr	r2, [r7, #24]
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d009      	beq.n	8007f18 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f08:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f10:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007f12:	69ba      	ldr	r2, [r7, #24]
 8007f14:	4313      	orrs	r3, r2
 8007f16:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	68da      	ldr	r2, [r3, #12]
 8007f1e:	4b4b      	ldr	r3, [pc, #300]	; (800804c <HAL_ADC_Init+0x30c>)
 8007f20:	4013      	ands	r3, r2
 8007f22:	687a      	ldr	r2, [r7, #4]
 8007f24:	6812      	ldr	r2, [r2, #0]
 8007f26:	69b9      	ldr	r1, [r7, #24]
 8007f28:	430b      	orrs	r3, r1
 8007f2a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	691b      	ldr	r3, [r3, #16]
 8007f32:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	430a      	orrs	r2, r1
 8007f40:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4618      	mov	r0, r3
 8007f48:	f7ff fed3 	bl	8007cf2 <LL_ADC_REG_IsConversionOngoing>
 8007f4c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4618      	mov	r0, r3
 8007f54:	f7ff fee0 	bl	8007d18 <LL_ADC_INJ_IsConversionOngoing>
 8007f58:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d17f      	bne.n	8008060 <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d17c      	bne.n	8008060 <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8007f6a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007f72:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8007f74:	4313      	orrs	r3, r2
 8007f76:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	68db      	ldr	r3, [r3, #12]
 8007f7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007f82:	f023 0302 	bic.w	r3, r3, #2
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	6812      	ldr	r2, [r2, #0]
 8007f8a:	69b9      	ldr	r1, [r7, #24]
 8007f8c:	430b      	orrs	r3, r1
 8007f8e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	691b      	ldr	r3, [r3, #16]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d017      	beq.n	8007fc8 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	691a      	ldr	r2, [r3, #16]
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007fa6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8007fb0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8007fb4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007fb8:	687a      	ldr	r2, [r7, #4]
 8007fba:	6911      	ldr	r1, [r2, #16]
 8007fbc:	687a      	ldr	r2, [r7, #4]
 8007fbe:	6812      	ldr	r2, [r2, #0]
 8007fc0:	430b      	orrs	r3, r1
 8007fc2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8007fc6:	e013      	b.n	8007ff0 <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	691a      	ldr	r2, [r3, #16]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007fd6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	6812      	ldr	r2, [r2, #0]
 8007fe4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8007fe8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007fec:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007ff6:	2b01      	cmp	r3, #1
 8007ff8:	d12a      	bne.n	8008050 <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	691b      	ldr	r3, [r3, #16]
 8008000:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008004:	f023 0304 	bic.w	r3, r3, #4
 8008008:	687a      	ldr	r2, [r7, #4]
 800800a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800800c:	687a      	ldr	r2, [r7, #4]
 800800e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008010:	4311      	orrs	r1, r2
 8008012:	687a      	ldr	r2, [r7, #4]
 8008014:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8008016:	4311      	orrs	r1, r2
 8008018:	687a      	ldr	r2, [r7, #4]
 800801a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800801c:	430a      	orrs	r2, r1
 800801e:	431a      	orrs	r2, r3
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f042 0201 	orr.w	r2, r2, #1
 8008028:	611a      	str	r2, [r3, #16]
 800802a:	e019      	b.n	8008060 <HAL_ADC_Init+0x320>
 800802c:	20000ca4 	.word	0x20000ca4
 8008030:	053e2d63 	.word	0x053e2d63
 8008034:	50000100 	.word	0x50000100
 8008038:	50000400 	.word	0x50000400
 800803c:	50000500 	.word	0x50000500
 8008040:	50000600 	.word	0x50000600
 8008044:	50000300 	.word	0x50000300
 8008048:	50000700 	.word	0x50000700
 800804c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	691a      	ldr	r2, [r3, #16]
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f022 0201 	bic.w	r2, r2, #1
 800805e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	695b      	ldr	r3, [r3, #20]
 8008064:	2b01      	cmp	r3, #1
 8008066:	d10c      	bne.n	8008082 <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800806e:	f023 010f 	bic.w	r1, r3, #15
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6a1b      	ldr	r3, [r3, #32]
 8008076:	1e5a      	subs	r2, r3, #1
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	430a      	orrs	r2, r1
 800807e:	631a      	str	r2, [r3, #48]	; 0x30
 8008080:	e007      	b.n	8008092 <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f022 020f 	bic.w	r2, r2, #15
 8008090:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008096:	f023 0303 	bic.w	r3, r3, #3
 800809a:	f043 0201 	orr.w	r2, r3, #1
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	65da      	str	r2, [r3, #92]	; 0x5c
 80080a2:	e007      	b.n	80080b4 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80080a8:	f043 0210 	orr.w	r2, r3, #16
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80080b0:	2301      	movs	r3, #1
 80080b2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80080b4:	7ffb      	ldrb	r3, [r7, #31]
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	3724      	adds	r7, #36	; 0x24
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bd90      	pop	{r4, r7, pc}
 80080be:	bf00      	nop

080080c0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b0a6      	sub	sp, #152	; 0x98
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
 80080c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80080ca:	2300      	movs	r3, #0
 80080cc:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80080d0:	2300      	movs	r3, #0
 80080d2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80080da:	2b01      	cmp	r3, #1
 80080dc:	d101      	bne.n	80080e2 <HAL_ADC_ConfigChannel+0x22>
 80080de:	2302      	movs	r3, #2
 80080e0:	e38e      	b.n	8008800 <HAL_ADC_ConfigChannel+0x740>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2201      	movs	r2, #1
 80080e6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	4618      	mov	r0, r3
 80080f0:	f7ff fdff 	bl	8007cf2 <LL_ADC_REG_IsConversionOngoing>
 80080f4:	4603      	mov	r3, r0
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	f040 836f 	bne.w	80087da <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6818      	ldr	r0, [r3, #0]
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	6859      	ldr	r1, [r3, #4]
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	461a      	mov	r2, r3
 800810a:	f7ff fd1c 	bl	8007b46 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	4618      	mov	r0, r3
 8008114:	f7ff fded 	bl	8007cf2 <LL_ADC_REG_IsConversionOngoing>
 8008118:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4618      	mov	r0, r3
 8008122:	f7ff fdf9 	bl	8007d18 <LL_ADC_INJ_IsConversionOngoing>
 8008126:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800812a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800812e:	2b00      	cmp	r3, #0
 8008130:	f040 817b 	bne.w	800842a <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008134:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008138:	2b00      	cmp	r3, #0
 800813a:	f040 8176 	bne.w	800842a <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	689b      	ldr	r3, [r3, #8]
 8008142:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008146:	d10f      	bne.n	8008168 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6818      	ldr	r0, [r3, #0]
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	2200      	movs	r2, #0
 8008152:	4619      	mov	r1, r3
 8008154:	f7ff fd20 	bl	8007b98 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8008160:	4618      	mov	r0, r3
 8008162:	f7ff fcdd 	bl	8007b20 <LL_ADC_SetSamplingTimeCommonConfig>
 8008166:	e00e      	b.n	8008186 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6818      	ldr	r0, [r3, #0]
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	6819      	ldr	r1, [r3, #0]
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	689b      	ldr	r3, [r3, #8]
 8008174:	461a      	mov	r2, r3
 8008176:	f7ff fd0f 	bl	8007b98 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	2100      	movs	r1, #0
 8008180:	4618      	mov	r0, r3
 8008182:	f7ff fccd 	bl	8007b20 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	695a      	ldr	r2, [r3, #20]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	68db      	ldr	r3, [r3, #12]
 8008190:	08db      	lsrs	r3, r3, #3
 8008192:	f003 0303 	and.w	r3, r3, #3
 8008196:	005b      	lsls	r3, r3, #1
 8008198:	fa02 f303 	lsl.w	r3, r2, r3
 800819c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	691b      	ldr	r3, [r3, #16]
 80081a4:	2b04      	cmp	r3, #4
 80081a6:	d022      	beq.n	80081ee <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6818      	ldr	r0, [r3, #0]
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	6919      	ldr	r1, [r3, #16]
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	681a      	ldr	r2, [r3, #0]
 80081b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80081b8:	f7ff fc34 	bl	8007a24 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6818      	ldr	r0, [r3, #0]
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	6919      	ldr	r1, [r3, #16]
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	699b      	ldr	r3, [r3, #24]
 80081c8:	461a      	mov	r2, r3
 80081ca:	f7ff fc79 	bl	8007ac0 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6818      	ldr	r0, [r3, #0]
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	6919      	ldr	r1, [r3, #16]
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	7f1b      	ldrb	r3, [r3, #28]
 80081da:	2b01      	cmp	r3, #1
 80081dc:	d102      	bne.n	80081e4 <HAL_ADC_ConfigChannel+0x124>
 80081de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80081e2:	e000      	b.n	80081e6 <HAL_ADC_ConfigChannel+0x126>
 80081e4:	2300      	movs	r3, #0
 80081e6:	461a      	mov	r2, r3
 80081e8:	f7ff fc82 	bl	8007af0 <LL_ADC_SetOffsetSaturation>
 80081ec:	e11d      	b.n	800842a <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	2100      	movs	r1, #0
 80081f4:	4618      	mov	r0, r3
 80081f6:	f7ff fc37 	bl	8007a68 <LL_ADC_GetOffsetChannel>
 80081fa:	4603      	mov	r3, r0
 80081fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008200:	2b00      	cmp	r3, #0
 8008202:	d10a      	bne.n	800821a <HAL_ADC_ConfigChannel+0x15a>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	2100      	movs	r1, #0
 800820a:	4618      	mov	r0, r3
 800820c:	f7ff fc2c 	bl	8007a68 <LL_ADC_GetOffsetChannel>
 8008210:	4603      	mov	r3, r0
 8008212:	0e9b      	lsrs	r3, r3, #26
 8008214:	f003 021f 	and.w	r2, r3, #31
 8008218:	e012      	b.n	8008240 <HAL_ADC_ConfigChannel+0x180>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	2100      	movs	r1, #0
 8008220:	4618      	mov	r0, r3
 8008222:	f7ff fc21 	bl	8007a68 <LL_ADC_GetOffsetChannel>
 8008226:	4603      	mov	r3, r0
 8008228:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800822c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008230:	fa93 f3a3 	rbit	r3, r3
 8008234:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8008236:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008238:	fab3 f383 	clz	r3, r3
 800823c:	b2db      	uxtb	r3, r3
 800823e:	461a      	mov	r2, r3
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008248:	2b00      	cmp	r3, #0
 800824a:	d105      	bne.n	8008258 <HAL_ADC_ConfigChannel+0x198>
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	0e9b      	lsrs	r3, r3, #26
 8008252:	f003 031f 	and.w	r3, r3, #31
 8008256:	e00a      	b.n	800826e <HAL_ADC_ConfigChannel+0x1ae>
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800825e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008260:	fa93 f3a3 	rbit	r3, r3
 8008264:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8008266:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008268:	fab3 f383 	clz	r3, r3
 800826c:	b2db      	uxtb	r3, r3
 800826e:	429a      	cmp	r2, r3
 8008270:	d106      	bne.n	8008280 <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	2200      	movs	r2, #0
 8008278:	2100      	movs	r1, #0
 800827a:	4618      	mov	r0, r3
 800827c:	f7ff fc08 	bl	8007a90 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	2101      	movs	r1, #1
 8008286:	4618      	mov	r0, r3
 8008288:	f7ff fbee 	bl	8007a68 <LL_ADC_GetOffsetChannel>
 800828c:	4603      	mov	r3, r0
 800828e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008292:	2b00      	cmp	r3, #0
 8008294:	d10a      	bne.n	80082ac <HAL_ADC_ConfigChannel+0x1ec>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	2101      	movs	r1, #1
 800829c:	4618      	mov	r0, r3
 800829e:	f7ff fbe3 	bl	8007a68 <LL_ADC_GetOffsetChannel>
 80082a2:	4603      	mov	r3, r0
 80082a4:	0e9b      	lsrs	r3, r3, #26
 80082a6:	f003 021f 	and.w	r2, r3, #31
 80082aa:	e010      	b.n	80082ce <HAL_ADC_ConfigChannel+0x20e>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	2101      	movs	r1, #1
 80082b2:	4618      	mov	r0, r3
 80082b4:	f7ff fbd8 	bl	8007a68 <LL_ADC_GetOffsetChannel>
 80082b8:	4603      	mov	r3, r0
 80082ba:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80082be:	fa93 f3a3 	rbit	r3, r3
 80082c2:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80082c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082c6:	fab3 f383 	clz	r3, r3
 80082ca:	b2db      	uxtb	r3, r3
 80082cc:	461a      	mov	r2, r3
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d105      	bne.n	80082e6 <HAL_ADC_ConfigChannel+0x226>
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	0e9b      	lsrs	r3, r3, #26
 80082e0:	f003 031f 	and.w	r3, r3, #31
 80082e4:	e00a      	b.n	80082fc <HAL_ADC_ConfigChannel+0x23c>
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082ec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80082ee:	fa93 f3a3 	rbit	r3, r3
 80082f2:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80082f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80082f6:	fab3 f383 	clz	r3, r3
 80082fa:	b2db      	uxtb	r3, r3
 80082fc:	429a      	cmp	r2, r3
 80082fe:	d106      	bne.n	800830e <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	2200      	movs	r2, #0
 8008306:	2101      	movs	r1, #1
 8008308:	4618      	mov	r0, r3
 800830a:	f7ff fbc1 	bl	8007a90 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	2102      	movs	r1, #2
 8008314:	4618      	mov	r0, r3
 8008316:	f7ff fba7 	bl	8007a68 <LL_ADC_GetOffsetChannel>
 800831a:	4603      	mov	r3, r0
 800831c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008320:	2b00      	cmp	r3, #0
 8008322:	d10a      	bne.n	800833a <HAL_ADC_ConfigChannel+0x27a>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	2102      	movs	r1, #2
 800832a:	4618      	mov	r0, r3
 800832c:	f7ff fb9c 	bl	8007a68 <LL_ADC_GetOffsetChannel>
 8008330:	4603      	mov	r3, r0
 8008332:	0e9b      	lsrs	r3, r3, #26
 8008334:	f003 021f 	and.w	r2, r3, #31
 8008338:	e010      	b.n	800835c <HAL_ADC_ConfigChannel+0x29c>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	2102      	movs	r1, #2
 8008340:	4618      	mov	r0, r3
 8008342:	f7ff fb91 	bl	8007a68 <LL_ADC_GetOffsetChannel>
 8008346:	4603      	mov	r3, r0
 8008348:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800834a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800834c:	fa93 f3a3 	rbit	r3, r3
 8008350:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8008352:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008354:	fab3 f383 	clz	r3, r3
 8008358:	b2db      	uxtb	r3, r3
 800835a:	461a      	mov	r2, r3
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008364:	2b00      	cmp	r3, #0
 8008366:	d105      	bne.n	8008374 <HAL_ADC_ConfigChannel+0x2b4>
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	0e9b      	lsrs	r3, r3, #26
 800836e:	f003 031f 	and.w	r3, r3, #31
 8008372:	e00a      	b.n	800838a <HAL_ADC_ConfigChannel+0x2ca>
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800837a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800837c:	fa93 f3a3 	rbit	r3, r3
 8008380:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8008382:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008384:	fab3 f383 	clz	r3, r3
 8008388:	b2db      	uxtb	r3, r3
 800838a:	429a      	cmp	r2, r3
 800838c:	d106      	bne.n	800839c <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	2200      	movs	r2, #0
 8008394:	2102      	movs	r1, #2
 8008396:	4618      	mov	r0, r3
 8008398:	f7ff fb7a 	bl	8007a90 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	2103      	movs	r1, #3
 80083a2:	4618      	mov	r0, r3
 80083a4:	f7ff fb60 	bl	8007a68 <LL_ADC_GetOffsetChannel>
 80083a8:	4603      	mov	r3, r0
 80083aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d10a      	bne.n	80083c8 <HAL_ADC_ConfigChannel+0x308>
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	2103      	movs	r1, #3
 80083b8:	4618      	mov	r0, r3
 80083ba:	f7ff fb55 	bl	8007a68 <LL_ADC_GetOffsetChannel>
 80083be:	4603      	mov	r3, r0
 80083c0:	0e9b      	lsrs	r3, r3, #26
 80083c2:	f003 021f 	and.w	r2, r3, #31
 80083c6:	e010      	b.n	80083ea <HAL_ADC_ConfigChannel+0x32a>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	2103      	movs	r1, #3
 80083ce:	4618      	mov	r0, r3
 80083d0:	f7ff fb4a 	bl	8007a68 <LL_ADC_GetOffsetChannel>
 80083d4:	4603      	mov	r3, r0
 80083d6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80083da:	fa93 f3a3 	rbit	r3, r3
 80083de:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80083e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083e2:	fab3 f383 	clz	r3, r3
 80083e6:	b2db      	uxtb	r3, r3
 80083e8:	461a      	mov	r2, r3
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d105      	bne.n	8008402 <HAL_ADC_ConfigChannel+0x342>
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	0e9b      	lsrs	r3, r3, #26
 80083fc:	f003 031f 	and.w	r3, r3, #31
 8008400:	e00a      	b.n	8008418 <HAL_ADC_ConfigChannel+0x358>
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008408:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800840a:	fa93 f3a3 	rbit	r3, r3
 800840e:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8008410:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008412:	fab3 f383 	clz	r3, r3
 8008416:	b2db      	uxtb	r3, r3
 8008418:	429a      	cmp	r2, r3
 800841a:	d106      	bne.n	800842a <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	2200      	movs	r2, #0
 8008422:	2103      	movs	r1, #3
 8008424:	4618      	mov	r0, r3
 8008426:	f7ff fb33 	bl	8007a90 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4618      	mov	r0, r3
 8008430:	f7ff fc4c 	bl	8007ccc <LL_ADC_IsEnabled>
 8008434:	4603      	mov	r3, r0
 8008436:	2b00      	cmp	r3, #0
 8008438:	f040 810c 	bne.w	8008654 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6818      	ldr	r0, [r3, #0]
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	6819      	ldr	r1, [r3, #0]
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	68db      	ldr	r3, [r3, #12]
 8008448:	461a      	mov	r2, r3
 800844a:	f7ff fbcd 	bl	8007be8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	68db      	ldr	r3, [r3, #12]
 8008452:	4aaf      	ldr	r2, [pc, #700]	; (8008710 <HAL_ADC_ConfigChannel+0x650>)
 8008454:	4293      	cmp	r3, r2
 8008456:	f040 80fd 	bne.w	8008654 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008466:	2b00      	cmp	r3, #0
 8008468:	d10b      	bne.n	8008482 <HAL_ADC_ConfigChannel+0x3c2>
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	0e9b      	lsrs	r3, r3, #26
 8008470:	3301      	adds	r3, #1
 8008472:	f003 031f 	and.w	r3, r3, #31
 8008476:	2b09      	cmp	r3, #9
 8008478:	bf94      	ite	ls
 800847a:	2301      	movls	r3, #1
 800847c:	2300      	movhi	r3, #0
 800847e:	b2db      	uxtb	r3, r3
 8008480:	e012      	b.n	80084a8 <HAL_ADC_ConfigChannel+0x3e8>
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008488:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800848a:	fa93 f3a3 	rbit	r3, r3
 800848e:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8008490:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008492:	fab3 f383 	clz	r3, r3
 8008496:	b2db      	uxtb	r3, r3
 8008498:	3301      	adds	r3, #1
 800849a:	f003 031f 	and.w	r3, r3, #31
 800849e:	2b09      	cmp	r3, #9
 80084a0:	bf94      	ite	ls
 80084a2:	2301      	movls	r3, #1
 80084a4:	2300      	movhi	r3, #0
 80084a6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d064      	beq.n	8008576 <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d107      	bne.n	80084c8 <HAL_ADC_ConfigChannel+0x408>
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	0e9b      	lsrs	r3, r3, #26
 80084be:	3301      	adds	r3, #1
 80084c0:	069b      	lsls	r3, r3, #26
 80084c2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80084c6:	e00e      	b.n	80084e6 <HAL_ADC_ConfigChannel+0x426>
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084d0:	fa93 f3a3 	rbit	r3, r3
 80084d4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80084d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084d8:	fab3 f383 	clz	r3, r3
 80084dc:	b2db      	uxtb	r3, r3
 80084de:	3301      	adds	r3, #1
 80084e0:	069b      	lsls	r3, r3, #26
 80084e2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d109      	bne.n	8008506 <HAL_ADC_ConfigChannel+0x446>
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	0e9b      	lsrs	r3, r3, #26
 80084f8:	3301      	adds	r3, #1
 80084fa:	f003 031f 	and.w	r3, r3, #31
 80084fe:	2101      	movs	r1, #1
 8008500:	fa01 f303 	lsl.w	r3, r1, r3
 8008504:	e010      	b.n	8008528 <HAL_ADC_ConfigChannel+0x468>
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800850c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800850e:	fa93 f3a3 	rbit	r3, r3
 8008512:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8008514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008516:	fab3 f383 	clz	r3, r3
 800851a:	b2db      	uxtb	r3, r3
 800851c:	3301      	adds	r3, #1
 800851e:	f003 031f 	and.w	r3, r3, #31
 8008522:	2101      	movs	r1, #1
 8008524:	fa01 f303 	lsl.w	r3, r1, r3
 8008528:	ea42 0103 	orr.w	r1, r2, r3
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008534:	2b00      	cmp	r3, #0
 8008536:	d10a      	bne.n	800854e <HAL_ADC_ConfigChannel+0x48e>
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	0e9b      	lsrs	r3, r3, #26
 800853e:	3301      	adds	r3, #1
 8008540:	f003 021f 	and.w	r2, r3, #31
 8008544:	4613      	mov	r3, r2
 8008546:	005b      	lsls	r3, r3, #1
 8008548:	4413      	add	r3, r2
 800854a:	051b      	lsls	r3, r3, #20
 800854c:	e011      	b.n	8008572 <HAL_ADC_ConfigChannel+0x4b2>
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008556:	fa93 f3a3 	rbit	r3, r3
 800855a:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800855c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800855e:	fab3 f383 	clz	r3, r3
 8008562:	b2db      	uxtb	r3, r3
 8008564:	3301      	adds	r3, #1
 8008566:	f003 021f 	and.w	r2, r3, #31
 800856a:	4613      	mov	r3, r2
 800856c:	005b      	lsls	r3, r3, #1
 800856e:	4413      	add	r3, r2
 8008570:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008572:	430b      	orrs	r3, r1
 8008574:	e069      	b.n	800864a <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800857e:	2b00      	cmp	r3, #0
 8008580:	d107      	bne.n	8008592 <HAL_ADC_ConfigChannel+0x4d2>
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	0e9b      	lsrs	r3, r3, #26
 8008588:	3301      	adds	r3, #1
 800858a:	069b      	lsls	r3, r3, #26
 800858c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008590:	e00e      	b.n	80085b0 <HAL_ADC_ConfigChannel+0x4f0>
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008598:	6a3b      	ldr	r3, [r7, #32]
 800859a:	fa93 f3a3 	rbit	r3, r3
 800859e:	61fb      	str	r3, [r7, #28]
  return result;
 80085a0:	69fb      	ldr	r3, [r7, #28]
 80085a2:	fab3 f383 	clz	r3, r3
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	3301      	adds	r3, #1
 80085aa:	069b      	lsls	r3, r3, #26
 80085ac:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d109      	bne.n	80085d0 <HAL_ADC_ConfigChannel+0x510>
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	0e9b      	lsrs	r3, r3, #26
 80085c2:	3301      	adds	r3, #1
 80085c4:	f003 031f 	and.w	r3, r3, #31
 80085c8:	2101      	movs	r1, #1
 80085ca:	fa01 f303 	lsl.w	r3, r1, r3
 80085ce:	e010      	b.n	80085f2 <HAL_ADC_ConfigChannel+0x532>
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085d6:	69bb      	ldr	r3, [r7, #24]
 80085d8:	fa93 f3a3 	rbit	r3, r3
 80085dc:	617b      	str	r3, [r7, #20]
  return result;
 80085de:	697b      	ldr	r3, [r7, #20]
 80085e0:	fab3 f383 	clz	r3, r3
 80085e4:	b2db      	uxtb	r3, r3
 80085e6:	3301      	adds	r3, #1
 80085e8:	f003 031f 	and.w	r3, r3, #31
 80085ec:	2101      	movs	r1, #1
 80085ee:	fa01 f303 	lsl.w	r3, r1, r3
 80085f2:	ea42 0103 	orr.w	r1, r2, r3
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d10d      	bne.n	800861e <HAL_ADC_ConfigChannel+0x55e>
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	0e9b      	lsrs	r3, r3, #26
 8008608:	3301      	adds	r3, #1
 800860a:	f003 021f 	and.w	r2, r3, #31
 800860e:	4613      	mov	r3, r2
 8008610:	005b      	lsls	r3, r3, #1
 8008612:	4413      	add	r3, r2
 8008614:	3b1e      	subs	r3, #30
 8008616:	051b      	lsls	r3, r3, #20
 8008618:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800861c:	e014      	b.n	8008648 <HAL_ADC_ConfigChannel+0x588>
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008624:	693b      	ldr	r3, [r7, #16]
 8008626:	fa93 f3a3 	rbit	r3, r3
 800862a:	60fb      	str	r3, [r7, #12]
  return result;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	fab3 f383 	clz	r3, r3
 8008632:	b2db      	uxtb	r3, r3
 8008634:	3301      	adds	r3, #1
 8008636:	f003 021f 	and.w	r2, r3, #31
 800863a:	4613      	mov	r3, r2
 800863c:	005b      	lsls	r3, r3, #1
 800863e:	4413      	add	r3, r2
 8008640:	3b1e      	subs	r3, #30
 8008642:	051b      	lsls	r3, r3, #20
 8008644:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008648:	430b      	orrs	r3, r1
 800864a:	683a      	ldr	r2, [r7, #0]
 800864c:	6892      	ldr	r2, [r2, #8]
 800864e:	4619      	mov	r1, r3
 8008650:	f7ff faa2 	bl	8007b98 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	681a      	ldr	r2, [r3, #0]
 8008658:	4b2e      	ldr	r3, [pc, #184]	; (8008714 <HAL_ADC_ConfigChannel+0x654>)
 800865a:	4013      	ands	r3, r2
 800865c:	2b00      	cmp	r3, #0
 800865e:	f000 80c9 	beq.w	80087f4 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800866a:	d004      	beq.n	8008676 <HAL_ADC_ConfigChannel+0x5b6>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a29      	ldr	r2, [pc, #164]	; (8008718 <HAL_ADC_ConfigChannel+0x658>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d101      	bne.n	800867a <HAL_ADC_ConfigChannel+0x5ba>
 8008676:	4b29      	ldr	r3, [pc, #164]	; (800871c <HAL_ADC_ConfigChannel+0x65c>)
 8008678:	e000      	b.n	800867c <HAL_ADC_ConfigChannel+0x5bc>
 800867a:	4b29      	ldr	r3, [pc, #164]	; (8008720 <HAL_ADC_ConfigChannel+0x660>)
 800867c:	4618      	mov	r0, r3
 800867e:	f7ff f9c3 	bl	8007a08 <LL_ADC_GetCommonPathInternalCh>
 8008682:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a26      	ldr	r2, [pc, #152]	; (8008724 <HAL_ADC_ConfigChannel+0x664>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d004      	beq.n	800869a <HAL_ADC_ConfigChannel+0x5da>
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a24      	ldr	r2, [pc, #144]	; (8008728 <HAL_ADC_ConfigChannel+0x668>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d14e      	bne.n	8008738 <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800869a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800869e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d148      	bne.n	8008738 <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80086ae:	d005      	beq.n	80086bc <HAL_ADC_ConfigChannel+0x5fc>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a1d      	ldr	r2, [pc, #116]	; (800872c <HAL_ADC_ConfigChannel+0x66c>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	f040 8099 	bne.w	80087ee <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80086c4:	d004      	beq.n	80086d0 <HAL_ADC_ConfigChannel+0x610>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a13      	ldr	r2, [pc, #76]	; (8008718 <HAL_ADC_ConfigChannel+0x658>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d101      	bne.n	80086d4 <HAL_ADC_ConfigChannel+0x614>
 80086d0:	4a12      	ldr	r2, [pc, #72]	; (800871c <HAL_ADC_ConfigChannel+0x65c>)
 80086d2:	e000      	b.n	80086d6 <HAL_ADC_ConfigChannel+0x616>
 80086d4:	4a12      	ldr	r2, [pc, #72]	; (8008720 <HAL_ADC_ConfigChannel+0x660>)
 80086d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80086da:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80086de:	4619      	mov	r1, r3
 80086e0:	4610      	mov	r0, r2
 80086e2:	f7ff f97e 	bl	80079e2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80086e6:	4b12      	ldr	r3, [pc, #72]	; (8008730 <HAL_ADC_ConfigChannel+0x670>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	099b      	lsrs	r3, r3, #6
 80086ec:	4a11      	ldr	r2, [pc, #68]	; (8008734 <HAL_ADC_ConfigChannel+0x674>)
 80086ee:	fba2 2303 	umull	r2, r3, r2, r3
 80086f2:	099a      	lsrs	r2, r3, #6
 80086f4:	4613      	mov	r3, r2
 80086f6:	005b      	lsls	r3, r3, #1
 80086f8:	4413      	add	r3, r2
 80086fa:	009b      	lsls	r3, r3, #2
 80086fc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80086fe:	e002      	b.n	8008706 <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	3b01      	subs	r3, #1
 8008704:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d1f9      	bne.n	8008700 <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800870c:	e06f      	b.n	80087ee <HAL_ADC_ConfigChannel+0x72e>
 800870e:	bf00      	nop
 8008710:	407f0000 	.word	0x407f0000
 8008714:	80080000 	.word	0x80080000
 8008718:	50000100 	.word	0x50000100
 800871c:	50000300 	.word	0x50000300
 8008720:	50000700 	.word	0x50000700
 8008724:	c3210000 	.word	0xc3210000
 8008728:	90c00010 	.word	0x90c00010
 800872c:	50000600 	.word	0x50000600
 8008730:	20000ca4 	.word	0x20000ca4
 8008734:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	4a32      	ldr	r2, [pc, #200]	; (8008808 <HAL_ADC_ConfigChannel+0x748>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d125      	bne.n	800878e <HAL_ADC_ConfigChannel+0x6ce>
 8008742:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008746:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800874a:	2b00      	cmp	r3, #0
 800874c:	d11f      	bne.n	800878e <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a2e      	ldr	r2, [pc, #184]	; (800880c <HAL_ADC_ConfigChannel+0x74c>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d104      	bne.n	8008762 <HAL_ADC_ConfigChannel+0x6a2>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a2c      	ldr	r2, [pc, #176]	; (8008810 <HAL_ADC_ConfigChannel+0x750>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d047      	beq.n	80087f2 <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800876a:	d004      	beq.n	8008776 <HAL_ADC_ConfigChannel+0x6b6>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	4a26      	ldr	r2, [pc, #152]	; (800880c <HAL_ADC_ConfigChannel+0x74c>)
 8008772:	4293      	cmp	r3, r2
 8008774:	d101      	bne.n	800877a <HAL_ADC_ConfigChannel+0x6ba>
 8008776:	4a27      	ldr	r2, [pc, #156]	; (8008814 <HAL_ADC_ConfigChannel+0x754>)
 8008778:	e000      	b.n	800877c <HAL_ADC_ConfigChannel+0x6bc>
 800877a:	4a27      	ldr	r2, [pc, #156]	; (8008818 <HAL_ADC_ConfigChannel+0x758>)
 800877c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008780:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008784:	4619      	mov	r1, r3
 8008786:	4610      	mov	r0, r2
 8008788:	f7ff f92b 	bl	80079e2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800878c:	e031      	b.n	80087f2 <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a22      	ldr	r2, [pc, #136]	; (800881c <HAL_ADC_ConfigChannel+0x75c>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d12d      	bne.n	80087f4 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008798:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800879c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d127      	bne.n	80087f4 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a18      	ldr	r2, [pc, #96]	; (800880c <HAL_ADC_ConfigChannel+0x74c>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d022      	beq.n	80087f4 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80087b6:	d004      	beq.n	80087c2 <HAL_ADC_ConfigChannel+0x702>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4a13      	ldr	r2, [pc, #76]	; (800880c <HAL_ADC_ConfigChannel+0x74c>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d101      	bne.n	80087c6 <HAL_ADC_ConfigChannel+0x706>
 80087c2:	4a14      	ldr	r2, [pc, #80]	; (8008814 <HAL_ADC_ConfigChannel+0x754>)
 80087c4:	e000      	b.n	80087c8 <HAL_ADC_ConfigChannel+0x708>
 80087c6:	4a14      	ldr	r2, [pc, #80]	; (8008818 <HAL_ADC_ConfigChannel+0x758>)
 80087c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80087cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80087d0:	4619      	mov	r1, r3
 80087d2:	4610      	mov	r0, r2
 80087d4:	f7ff f905 	bl	80079e2 <LL_ADC_SetCommonPathInternalCh>
 80087d8:	e00c      	b.n	80087f4 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087de:	f043 0220 	orr.w	r2, r3, #32
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80087e6:	2301      	movs	r3, #1
 80087e8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 80087ec:	e002      	b.n	80087f4 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80087ee:	bf00      	nop
 80087f0:	e000      	b.n	80087f4 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80087f2:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2200      	movs	r2, #0
 80087f8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80087fc:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8008800:	4618      	mov	r0, r3
 8008802:	3798      	adds	r7, #152	; 0x98
 8008804:	46bd      	mov	sp, r7
 8008806:	bd80      	pop	{r7, pc}
 8008808:	c7520000 	.word	0xc7520000
 800880c:	50000100 	.word	0x50000100
 8008810:	50000500 	.word	0x50000500
 8008814:	50000300 	.word	0x50000300
 8008818:	50000700 	.word	0x50000700
 800881c:	cb840000 	.word	0xcb840000

08008820 <LL_ADC_IsEnabled>:
{
 8008820:	b480      	push	{r7}
 8008822:	b083      	sub	sp, #12
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	689b      	ldr	r3, [r3, #8]
 800882c:	f003 0301 	and.w	r3, r3, #1
 8008830:	2b01      	cmp	r3, #1
 8008832:	d101      	bne.n	8008838 <LL_ADC_IsEnabled+0x18>
 8008834:	2301      	movs	r3, #1
 8008836:	e000      	b.n	800883a <LL_ADC_IsEnabled+0x1a>
 8008838:	2300      	movs	r3, #0
}
 800883a:	4618      	mov	r0, r3
 800883c:	370c      	adds	r7, #12
 800883e:	46bd      	mov	sp, r7
 8008840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008844:	4770      	bx	lr

08008846 <LL_ADC_REG_IsConversionOngoing>:
{
 8008846:	b480      	push	{r7}
 8008848:	b083      	sub	sp, #12
 800884a:	af00      	add	r7, sp, #0
 800884c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	689b      	ldr	r3, [r3, #8]
 8008852:	f003 0304 	and.w	r3, r3, #4
 8008856:	2b04      	cmp	r3, #4
 8008858:	d101      	bne.n	800885e <LL_ADC_REG_IsConversionOngoing+0x18>
 800885a:	2301      	movs	r3, #1
 800885c:	e000      	b.n	8008860 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800885e:	2300      	movs	r3, #0
}
 8008860:	4618      	mov	r0, r3
 8008862:	370c      	adds	r7, #12
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr

0800886c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800886c:	b590      	push	{r4, r7, lr}
 800886e:	b0a1      	sub	sp, #132	; 0x84
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008876:	2300      	movs	r3, #0
 8008878:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8008882:	2b01      	cmp	r3, #1
 8008884:	d101      	bne.n	800888a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8008886:	2302      	movs	r3, #2
 8008888:	e0e3      	b.n	8008a52 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2201      	movs	r2, #1
 800888e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800889a:	d102      	bne.n	80088a2 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 800889c:	4b6f      	ldr	r3, [pc, #444]	; (8008a5c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800889e:	60bb      	str	r3, [r7, #8]
 80088a0:	e009      	b.n	80088b6 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a6e      	ldr	r2, [pc, #440]	; (8008a60 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d102      	bne.n	80088b2 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 80088ac:	4b6d      	ldr	r3, [pc, #436]	; (8008a64 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80088ae:	60bb      	str	r3, [r7, #8]
 80088b0:	e001      	b.n	80088b6 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80088b2:	2300      	movs	r3, #0
 80088b4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d10b      	bne.n	80088d4 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80088c0:	f043 0220 	orr.w	r2, r3, #32
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2200      	movs	r2, #0
 80088cc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80088d0:	2301      	movs	r3, #1
 80088d2:	e0be      	b.n	8008a52 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	4618      	mov	r0, r3
 80088d8:	f7ff ffb5 	bl	8008846 <LL_ADC_REG_IsConversionOngoing>
 80088dc:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	4618      	mov	r0, r3
 80088e4:	f7ff ffaf 	bl	8008846 <LL_ADC_REG_IsConversionOngoing>
 80088e8:	4603      	mov	r3, r0
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	f040 80a0 	bne.w	8008a30 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80088f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	f040 809c 	bne.w	8008a30 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008900:	d004      	beq.n	800890c <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	4a55      	ldr	r2, [pc, #340]	; (8008a5c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8008908:	4293      	cmp	r3, r2
 800890a:	d101      	bne.n	8008910 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 800890c:	4b56      	ldr	r3, [pc, #344]	; (8008a68 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800890e:	e000      	b.n	8008912 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8008910:	4b56      	ldr	r3, [pc, #344]	; (8008a6c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8008912:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d04b      	beq.n	80089b4 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800891c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800891e:	689b      	ldr	r3, [r3, #8]
 8008920:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	6859      	ldr	r1, [r3, #4]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800892e:	035b      	lsls	r3, r3, #13
 8008930:	430b      	orrs	r3, r1
 8008932:	431a      	orrs	r2, r3
 8008934:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008936:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008940:	d004      	beq.n	800894c <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a45      	ldr	r2, [pc, #276]	; (8008a5c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d10f      	bne.n	800896c <HAL_ADCEx_MultiModeConfigChannel+0x100>
 800894c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8008950:	f7ff ff66 	bl	8008820 <LL_ADC_IsEnabled>
 8008954:	4604      	mov	r4, r0
 8008956:	4841      	ldr	r0, [pc, #260]	; (8008a5c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8008958:	f7ff ff62 	bl	8008820 <LL_ADC_IsEnabled>
 800895c:	4603      	mov	r3, r0
 800895e:	4323      	orrs	r3, r4
 8008960:	2b00      	cmp	r3, #0
 8008962:	bf0c      	ite	eq
 8008964:	2301      	moveq	r3, #1
 8008966:	2300      	movne	r3, #0
 8008968:	b2db      	uxtb	r3, r3
 800896a:	e012      	b.n	8008992 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 800896c:	483c      	ldr	r0, [pc, #240]	; (8008a60 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800896e:	f7ff ff57 	bl	8008820 <LL_ADC_IsEnabled>
 8008972:	4604      	mov	r4, r0
 8008974:	483b      	ldr	r0, [pc, #236]	; (8008a64 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008976:	f7ff ff53 	bl	8008820 <LL_ADC_IsEnabled>
 800897a:	4603      	mov	r3, r0
 800897c:	431c      	orrs	r4, r3
 800897e:	483c      	ldr	r0, [pc, #240]	; (8008a70 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8008980:	f7ff ff4e 	bl	8008820 <LL_ADC_IsEnabled>
 8008984:	4603      	mov	r3, r0
 8008986:	4323      	orrs	r3, r4
 8008988:	2b00      	cmp	r3, #0
 800898a:	bf0c      	ite	eq
 800898c:	2301      	moveq	r3, #1
 800898e:	2300      	movne	r3, #0
 8008990:	b2db      	uxtb	r3, r3
 8008992:	2b00      	cmp	r3, #0
 8008994:	d056      	beq.n	8008a44 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8008996:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008998:	689b      	ldr	r3, [r3, #8]
 800899a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800899e:	f023 030f 	bic.w	r3, r3, #15
 80089a2:	683a      	ldr	r2, [r7, #0]
 80089a4:	6811      	ldr	r1, [r2, #0]
 80089a6:	683a      	ldr	r2, [r7, #0]
 80089a8:	6892      	ldr	r2, [r2, #8]
 80089aa:	430a      	orrs	r2, r1
 80089ac:	431a      	orrs	r2, r3
 80089ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80089b0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80089b2:	e047      	b.n	8008a44 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80089b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80089b6:	689b      	ldr	r3, [r3, #8]
 80089b8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80089bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80089be:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80089c8:	d004      	beq.n	80089d4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	4a23      	ldr	r2, [pc, #140]	; (8008a5c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80089d0:	4293      	cmp	r3, r2
 80089d2:	d10f      	bne.n	80089f4 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80089d4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80089d8:	f7ff ff22 	bl	8008820 <LL_ADC_IsEnabled>
 80089dc:	4604      	mov	r4, r0
 80089de:	481f      	ldr	r0, [pc, #124]	; (8008a5c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80089e0:	f7ff ff1e 	bl	8008820 <LL_ADC_IsEnabled>
 80089e4:	4603      	mov	r3, r0
 80089e6:	4323      	orrs	r3, r4
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	bf0c      	ite	eq
 80089ec:	2301      	moveq	r3, #1
 80089ee:	2300      	movne	r3, #0
 80089f0:	b2db      	uxtb	r3, r3
 80089f2:	e012      	b.n	8008a1a <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 80089f4:	481a      	ldr	r0, [pc, #104]	; (8008a60 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 80089f6:	f7ff ff13 	bl	8008820 <LL_ADC_IsEnabled>
 80089fa:	4604      	mov	r4, r0
 80089fc:	4819      	ldr	r0, [pc, #100]	; (8008a64 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80089fe:	f7ff ff0f 	bl	8008820 <LL_ADC_IsEnabled>
 8008a02:	4603      	mov	r3, r0
 8008a04:	431c      	orrs	r4, r3
 8008a06:	481a      	ldr	r0, [pc, #104]	; (8008a70 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8008a08:	f7ff ff0a 	bl	8008820 <LL_ADC_IsEnabled>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	4323      	orrs	r3, r4
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	bf0c      	ite	eq
 8008a14:	2301      	moveq	r3, #1
 8008a16:	2300      	movne	r3, #0
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d012      	beq.n	8008a44 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8008a1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a20:	689b      	ldr	r3, [r3, #8]
 8008a22:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8008a26:	f023 030f 	bic.w	r3, r3, #15
 8008a2a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8008a2c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008a2e:	e009      	b.n	8008a44 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a34:	f043 0220 	orr.w	r2, r3, #32
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8008a42:	e000      	b.n	8008a46 <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008a44:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8008a4e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3784      	adds	r7, #132	; 0x84
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd90      	pop	{r4, r7, pc}
 8008a5a:	bf00      	nop
 8008a5c:	50000100 	.word	0x50000100
 8008a60:	50000400 	.word	0x50000400
 8008a64:	50000500 	.word	0x50000500
 8008a68:	50000300 	.word	0x50000300
 8008a6c:	50000700 	.word	0x50000700
 8008a70:	50000600 	.word	0x50000600

08008a74 <LL_EXTI_EnableIT_0_31>:
{
 8008a74:	b480      	push	{r7}
 8008a76:	b083      	sub	sp, #12
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8008a7c:	4b05      	ldr	r3, [pc, #20]	; (8008a94 <LL_EXTI_EnableIT_0_31+0x20>)
 8008a7e:	681a      	ldr	r2, [r3, #0]
 8008a80:	4904      	ldr	r1, [pc, #16]	; (8008a94 <LL_EXTI_EnableIT_0_31+0x20>)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	4313      	orrs	r3, r2
 8008a86:	600b      	str	r3, [r1, #0]
}
 8008a88:	bf00      	nop
 8008a8a:	370c      	adds	r7, #12
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr
 8008a94:	40010400 	.word	0x40010400

08008a98 <LL_EXTI_EnableIT_32_63>:
{
 8008a98:	b480      	push	{r7}
 8008a9a:	b083      	sub	sp, #12
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8008aa0:	4b05      	ldr	r3, [pc, #20]	; (8008ab8 <LL_EXTI_EnableIT_32_63+0x20>)
 8008aa2:	6a1a      	ldr	r2, [r3, #32]
 8008aa4:	4904      	ldr	r1, [pc, #16]	; (8008ab8 <LL_EXTI_EnableIT_32_63+0x20>)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	620b      	str	r3, [r1, #32]
}
 8008aac:	bf00      	nop
 8008aae:	370c      	adds	r7, #12
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab6:	4770      	bx	lr
 8008ab8:	40010400 	.word	0x40010400

08008abc <LL_EXTI_DisableIT_0_31>:
{
 8008abc:	b480      	push	{r7}
 8008abe:	b083      	sub	sp, #12
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8008ac4:	4b06      	ldr	r3, [pc, #24]	; (8008ae0 <LL_EXTI_DisableIT_0_31+0x24>)
 8008ac6:	681a      	ldr	r2, [r3, #0]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	43db      	mvns	r3, r3
 8008acc:	4904      	ldr	r1, [pc, #16]	; (8008ae0 <LL_EXTI_DisableIT_0_31+0x24>)
 8008ace:	4013      	ands	r3, r2
 8008ad0:	600b      	str	r3, [r1, #0]
}
 8008ad2:	bf00      	nop
 8008ad4:	370c      	adds	r7, #12
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008adc:	4770      	bx	lr
 8008ade:	bf00      	nop
 8008ae0:	40010400 	.word	0x40010400

08008ae4 <LL_EXTI_DisableIT_32_63>:
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	b083      	sub	sp, #12
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8008aec:	4b06      	ldr	r3, [pc, #24]	; (8008b08 <LL_EXTI_DisableIT_32_63+0x24>)
 8008aee:	6a1a      	ldr	r2, [r3, #32]
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	43db      	mvns	r3, r3
 8008af4:	4904      	ldr	r1, [pc, #16]	; (8008b08 <LL_EXTI_DisableIT_32_63+0x24>)
 8008af6:	4013      	ands	r3, r2
 8008af8:	620b      	str	r3, [r1, #32]
}
 8008afa:	bf00      	nop
 8008afc:	370c      	adds	r7, #12
 8008afe:	46bd      	mov	sp, r7
 8008b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b04:	4770      	bx	lr
 8008b06:	bf00      	nop
 8008b08:	40010400 	.word	0x40010400

08008b0c <LL_EXTI_EnableEvent_0_31>:
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b083      	sub	sp, #12
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8008b14:	4b05      	ldr	r3, [pc, #20]	; (8008b2c <LL_EXTI_EnableEvent_0_31+0x20>)
 8008b16:	685a      	ldr	r2, [r3, #4]
 8008b18:	4904      	ldr	r1, [pc, #16]	; (8008b2c <LL_EXTI_EnableEvent_0_31+0x20>)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	4313      	orrs	r3, r2
 8008b1e:	604b      	str	r3, [r1, #4]
}
 8008b20:	bf00      	nop
 8008b22:	370c      	adds	r7, #12
 8008b24:	46bd      	mov	sp, r7
 8008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2a:	4770      	bx	lr
 8008b2c:	40010400 	.word	0x40010400

08008b30 <LL_EXTI_EnableEvent_32_63>:
{
 8008b30:	b480      	push	{r7}
 8008b32:	b083      	sub	sp, #12
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8008b38:	4b05      	ldr	r3, [pc, #20]	; (8008b50 <LL_EXTI_EnableEvent_32_63+0x20>)
 8008b3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b3c:	4904      	ldr	r1, [pc, #16]	; (8008b50 <LL_EXTI_EnableEvent_32_63+0x20>)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	4313      	orrs	r3, r2
 8008b42:	624b      	str	r3, [r1, #36]	; 0x24
}
 8008b44:	bf00      	nop
 8008b46:	370c      	adds	r7, #12
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4e:	4770      	bx	lr
 8008b50:	40010400 	.word	0x40010400

08008b54 <LL_EXTI_DisableEvent_0_31>:
{
 8008b54:	b480      	push	{r7}
 8008b56:	b083      	sub	sp, #12
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8008b5c:	4b06      	ldr	r3, [pc, #24]	; (8008b78 <LL_EXTI_DisableEvent_0_31+0x24>)
 8008b5e:	685a      	ldr	r2, [r3, #4]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	43db      	mvns	r3, r3
 8008b64:	4904      	ldr	r1, [pc, #16]	; (8008b78 <LL_EXTI_DisableEvent_0_31+0x24>)
 8008b66:	4013      	ands	r3, r2
 8008b68:	604b      	str	r3, [r1, #4]
}
 8008b6a:	bf00      	nop
 8008b6c:	370c      	adds	r7, #12
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b74:	4770      	bx	lr
 8008b76:	bf00      	nop
 8008b78:	40010400 	.word	0x40010400

08008b7c <LL_EXTI_DisableEvent_32_63>:
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8008b84:	4b06      	ldr	r3, [pc, #24]	; (8008ba0 <LL_EXTI_DisableEvent_32_63+0x24>)
 8008b86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	43db      	mvns	r3, r3
 8008b8c:	4904      	ldr	r1, [pc, #16]	; (8008ba0 <LL_EXTI_DisableEvent_32_63+0x24>)
 8008b8e:	4013      	ands	r3, r2
 8008b90:	624b      	str	r3, [r1, #36]	; 0x24
}
 8008b92:	bf00      	nop
 8008b94:	370c      	adds	r7, #12
 8008b96:	46bd      	mov	sp, r7
 8008b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9c:	4770      	bx	lr
 8008b9e:	bf00      	nop
 8008ba0:	40010400 	.word	0x40010400

08008ba4 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b083      	sub	sp, #12
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8008bac:	4b05      	ldr	r3, [pc, #20]	; (8008bc4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8008bae:	689a      	ldr	r2, [r3, #8]
 8008bb0:	4904      	ldr	r1, [pc, #16]	; (8008bc4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	4313      	orrs	r3, r2
 8008bb6:	608b      	str	r3, [r1, #8]
}
 8008bb8:	bf00      	nop
 8008bba:	370c      	adds	r7, #12
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc2:	4770      	bx	lr
 8008bc4:	40010400 	.word	0x40010400

08008bc8 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b083      	sub	sp, #12
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8008bd0:	4b05      	ldr	r3, [pc, #20]	; (8008be8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8008bd2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008bd4:	4904      	ldr	r1, [pc, #16]	; (8008be8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	4313      	orrs	r3, r2
 8008bda:	628b      	str	r3, [r1, #40]	; 0x28
}
 8008bdc:	bf00      	nop
 8008bde:	370c      	adds	r7, #12
 8008be0:	46bd      	mov	sp, r7
 8008be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be6:	4770      	bx	lr
 8008be8:	40010400 	.word	0x40010400

08008bec <LL_EXTI_DisableRisingTrig_0_31>:
{
 8008bec:	b480      	push	{r7}
 8008bee:	b083      	sub	sp, #12
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8008bf4:	4b06      	ldr	r3, [pc, #24]	; (8008c10 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8008bf6:	689a      	ldr	r2, [r3, #8]
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	43db      	mvns	r3, r3
 8008bfc:	4904      	ldr	r1, [pc, #16]	; (8008c10 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8008bfe:	4013      	ands	r3, r2
 8008c00:	608b      	str	r3, [r1, #8]
}
 8008c02:	bf00      	nop
 8008c04:	370c      	adds	r7, #12
 8008c06:	46bd      	mov	sp, r7
 8008c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0c:	4770      	bx	lr
 8008c0e:	bf00      	nop
 8008c10:	40010400 	.word	0x40010400

08008c14 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8008c14:	b480      	push	{r7}
 8008c16:	b083      	sub	sp, #12
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8008c1c:	4b06      	ldr	r3, [pc, #24]	; (8008c38 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8008c1e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	43db      	mvns	r3, r3
 8008c24:	4904      	ldr	r1, [pc, #16]	; (8008c38 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8008c26:	4013      	ands	r3, r2
 8008c28:	628b      	str	r3, [r1, #40]	; 0x28
}
 8008c2a:	bf00      	nop
 8008c2c:	370c      	adds	r7, #12
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c34:	4770      	bx	lr
 8008c36:	bf00      	nop
 8008c38:	40010400 	.word	0x40010400

08008c3c <LL_EXTI_EnableFallingTrig_0_31>:
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b083      	sub	sp, #12
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8008c44:	4b05      	ldr	r3, [pc, #20]	; (8008c5c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8008c46:	68da      	ldr	r2, [r3, #12]
 8008c48:	4904      	ldr	r1, [pc, #16]	; (8008c5c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4313      	orrs	r3, r2
 8008c4e:	60cb      	str	r3, [r1, #12]
}
 8008c50:	bf00      	nop
 8008c52:	370c      	adds	r7, #12
 8008c54:	46bd      	mov	sp, r7
 8008c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5a:	4770      	bx	lr
 8008c5c:	40010400 	.word	0x40010400

08008c60 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8008c60:	b480      	push	{r7}
 8008c62:	b083      	sub	sp, #12
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8008c68:	4b05      	ldr	r3, [pc, #20]	; (8008c80 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8008c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c6c:	4904      	ldr	r1, [pc, #16]	; (8008c80 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	4313      	orrs	r3, r2
 8008c72:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8008c74:	bf00      	nop
 8008c76:	370c      	adds	r7, #12
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7e:	4770      	bx	lr
 8008c80:	40010400 	.word	0x40010400

08008c84 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8008c84:	b480      	push	{r7}
 8008c86:	b083      	sub	sp, #12
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8008c8c:	4b06      	ldr	r3, [pc, #24]	; (8008ca8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8008c8e:	68da      	ldr	r2, [r3, #12]
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	43db      	mvns	r3, r3
 8008c94:	4904      	ldr	r1, [pc, #16]	; (8008ca8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8008c96:	4013      	ands	r3, r2
 8008c98:	60cb      	str	r3, [r1, #12]
}
 8008c9a:	bf00      	nop
 8008c9c:	370c      	adds	r7, #12
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca4:	4770      	bx	lr
 8008ca6:	bf00      	nop
 8008ca8:	40010400 	.word	0x40010400

08008cac <LL_EXTI_DisableFallingTrig_32_63>:
{
 8008cac:	b480      	push	{r7}
 8008cae:	b083      	sub	sp, #12
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8008cb4:	4b06      	ldr	r3, [pc, #24]	; (8008cd0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8008cb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	43db      	mvns	r3, r3
 8008cbc:	4904      	ldr	r1, [pc, #16]	; (8008cd0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8008cbe:	4013      	ands	r3, r2
 8008cc0:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8008cc2:	bf00      	nop
 8008cc4:	370c      	adds	r7, #12
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr
 8008cce:	bf00      	nop
 8008cd0:	40010400 	.word	0x40010400

08008cd4 <LL_EXTI_ClearFlag_0_31>:
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b083      	sub	sp, #12
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8008cdc:	4a04      	ldr	r2, [pc, #16]	; (8008cf0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6153      	str	r3, [r2, #20]
}
 8008ce2:	bf00      	nop
 8008ce4:	370c      	adds	r7, #12
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cec:	4770      	bx	lr
 8008cee:	bf00      	nop
 8008cf0:	40010400 	.word	0x40010400

08008cf4 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b083      	sub	sp, #12
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8008cfc:	4a04      	ldr	r2, [pc, #16]	; (8008d10 <LL_EXTI_ClearFlag_32_63+0x1c>)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6353      	str	r3, [r2, #52]	; 0x34
}
 8008d02:	bf00      	nop
 8008d04:	370c      	adds	r7, #12
 8008d06:	46bd      	mov	sp, r7
 8008d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0c:	4770      	bx	lr
 8008d0e:	bf00      	nop
 8008d10:	40010400 	.word	0x40010400

08008d14 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b088      	sub	sp, #32
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8008d20:	2300      	movs	r3, #0
 8008d22:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d102      	bne.n	8008d30 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	77fb      	strb	r3, [r7, #31]
 8008d2e:	e180      	b.n	8009032 <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d3e:	d102      	bne.n	8008d46 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8008d40:	2301      	movs	r3, #1
 8008d42:	77fb      	strb	r3, [r7, #31]
 8008d44:	e175      	b.n	8009032 <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	7f5b      	ldrb	r3, [r3, #29]
 8008d4a:	b2db      	uxtb	r3, r3
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d108      	bne.n	8008d62 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2200      	movs	r2, #0
 8008d54:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8008d5c:	6878      	ldr	r0, [r7, #4]
 8008d5e:	f7fd f8ff 	bl	8005f60 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008d6c:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	695b      	ldr	r3, [r3, #20]
 8008d7c:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	68db      	ldr	r3, [r3, #12]
 8008d82:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 8008d88:	4313      	orrs	r3, r2
 8008d8a:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	681a      	ldr	r2, [r3, #0]
 8008d92:	4b98      	ldr	r3, [pc, #608]	; (8008ff4 <HAL_COMP_Init+0x2e0>)
 8008d94:	4013      	ands	r3, r2
 8008d96:	687a      	ldr	r2, [r7, #4]
 8008d98:	6812      	ldr	r2, [r2, #0]
 8008d9a:	6979      	ldr	r1, [r7, #20]
 8008d9c:	430b      	orrs	r3, r1
 8008d9e:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d015      	beq.n	8008dda <HAL_COMP_Init+0xc6>
 8008dae:	69bb      	ldr	r3, [r7, #24]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d112      	bne.n	8008dda <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8008db4:	4b90      	ldr	r3, [pc, #576]	; (8008ff8 <HAL_COMP_Init+0x2e4>)
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	099b      	lsrs	r3, r3, #6
 8008dba:	4a90      	ldr	r2, [pc, #576]	; (8008ffc <HAL_COMP_Init+0x2e8>)
 8008dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8008dc0:	099a      	lsrs	r2, r3, #6
 8008dc2:	4613      	mov	r3, r2
 8008dc4:	009b      	lsls	r3, r3, #2
 8008dc6:	4413      	add	r3, r2
 8008dc8:	009b      	lsls	r3, r3, #2
 8008dca:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8008dcc:	e002      	b.n	8008dd4 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	3b01      	subs	r3, #1
 8008dd2:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d1f9      	bne.n	8008dce <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a88      	ldr	r2, [pc, #544]	; (8009000 <HAL_COMP_Init+0x2ec>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d028      	beq.n	8008e36 <HAL_COMP_Init+0x122>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a86      	ldr	r2, [pc, #536]	; (8009004 <HAL_COMP_Init+0x2f0>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d020      	beq.n	8008e30 <HAL_COMP_Init+0x11c>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	4a85      	ldr	r2, [pc, #532]	; (8009008 <HAL_COMP_Init+0x2f4>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d018      	beq.n	8008e2a <HAL_COMP_Init+0x116>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4a83      	ldr	r2, [pc, #524]	; (800900c <HAL_COMP_Init+0x2f8>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d010      	beq.n	8008e24 <HAL_COMP_Init+0x110>
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4a82      	ldr	r2, [pc, #520]	; (8009010 <HAL_COMP_Init+0x2fc>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d008      	beq.n	8008e1e <HAL_COMP_Init+0x10a>
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4a80      	ldr	r2, [pc, #512]	; (8009014 <HAL_COMP_Init+0x300>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d101      	bne.n	8008e1a <HAL_COMP_Init+0x106>
 8008e16:	2301      	movs	r3, #1
 8008e18:	e00f      	b.n	8008e3a <HAL_COMP_Init+0x126>
 8008e1a:	2302      	movs	r3, #2
 8008e1c:	e00d      	b.n	8008e3a <HAL_COMP_Init+0x126>
 8008e1e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008e22:	e00a      	b.n	8008e3a <HAL_COMP_Init+0x126>
 8008e24:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008e28:	e007      	b.n	8008e3a <HAL_COMP_Init+0x126>
 8008e2a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8008e2e:	e004      	b.n	8008e3a <HAL_COMP_Init+0x126>
 8008e30:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008e34:	e001      	b.n	8008e3a <HAL_COMP_Init+0x126>
 8008e36:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008e3a:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	699b      	ldr	r3, [r3, #24]
 8008e40:	f003 0303 	and.w	r3, r3, #3
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	f000 80b6 	beq.w	8008fb6 <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	699b      	ldr	r3, [r3, #24]
 8008e4e:	f003 0310 	and.w	r3, r3, #16
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d011      	beq.n	8008e7a <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4a6e      	ldr	r2, [pc, #440]	; (8009014 <HAL_COMP_Init+0x300>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d004      	beq.n	8008e6a <HAL_COMP_Init+0x156>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	4a6c      	ldr	r2, [pc, #432]	; (8009018 <HAL_COMP_Init+0x304>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d103      	bne.n	8008e72 <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8008e6a:	6938      	ldr	r0, [r7, #16]
 8008e6c:	f7ff feac 	bl	8008bc8 <LL_EXTI_EnableRisingTrig_32_63>
 8008e70:	e014      	b.n	8008e9c <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8008e72:	6938      	ldr	r0, [r7, #16]
 8008e74:	f7ff fe96 	bl	8008ba4 <LL_EXTI_EnableRisingTrig_0_31>
 8008e78:	e010      	b.n	8008e9c <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4a65      	ldr	r2, [pc, #404]	; (8009014 <HAL_COMP_Init+0x300>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d004      	beq.n	8008e8e <HAL_COMP_Init+0x17a>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	4a63      	ldr	r2, [pc, #396]	; (8009018 <HAL_COMP_Init+0x304>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d103      	bne.n	8008e96 <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8008e8e:	6938      	ldr	r0, [r7, #16]
 8008e90:	f7ff fec0 	bl	8008c14 <LL_EXTI_DisableRisingTrig_32_63>
 8008e94:	e002      	b.n	8008e9c <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8008e96:	6938      	ldr	r0, [r7, #16]
 8008e98:	f7ff fea8 	bl	8008bec <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	699b      	ldr	r3, [r3, #24]
 8008ea0:	f003 0320 	and.w	r3, r3, #32
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d011      	beq.n	8008ecc <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	4a59      	ldr	r2, [pc, #356]	; (8009014 <HAL_COMP_Init+0x300>)
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d004      	beq.n	8008ebc <HAL_COMP_Init+0x1a8>
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	4a58      	ldr	r2, [pc, #352]	; (8009018 <HAL_COMP_Init+0x304>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d103      	bne.n	8008ec4 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8008ebc:	6938      	ldr	r0, [r7, #16]
 8008ebe:	f7ff fecf 	bl	8008c60 <LL_EXTI_EnableFallingTrig_32_63>
 8008ec2:	e014      	b.n	8008eee <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8008ec4:	6938      	ldr	r0, [r7, #16]
 8008ec6:	f7ff feb9 	bl	8008c3c <LL_EXTI_EnableFallingTrig_0_31>
 8008eca:	e010      	b.n	8008eee <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4a50      	ldr	r2, [pc, #320]	; (8009014 <HAL_COMP_Init+0x300>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d004      	beq.n	8008ee0 <HAL_COMP_Init+0x1cc>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	4a4f      	ldr	r2, [pc, #316]	; (8009018 <HAL_COMP_Init+0x304>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d103      	bne.n	8008ee8 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8008ee0:	6938      	ldr	r0, [r7, #16]
 8008ee2:	f7ff fee3 	bl	8008cac <LL_EXTI_DisableFallingTrig_32_63>
 8008ee6:	e002      	b.n	8008eee <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8008ee8:	6938      	ldr	r0, [r7, #16]
 8008eea:	f7ff fecb 	bl	8008c84 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	4a48      	ldr	r2, [pc, #288]	; (8009014 <HAL_COMP_Init+0x300>)
 8008ef4:	4293      	cmp	r3, r2
 8008ef6:	d004      	beq.n	8008f02 <HAL_COMP_Init+0x1ee>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	4a46      	ldr	r2, [pc, #280]	; (8009018 <HAL_COMP_Init+0x304>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d103      	bne.n	8008f0a <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 8008f02:	6938      	ldr	r0, [r7, #16]
 8008f04:	f7ff fef6 	bl	8008cf4 <LL_EXTI_ClearFlag_32_63>
 8008f08:	e002      	b.n	8008f10 <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8008f0a:	6938      	ldr	r0, [r7, #16]
 8008f0c:	f7ff fee2 	bl	8008cd4 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	699b      	ldr	r3, [r3, #24]
 8008f14:	f003 0302 	and.w	r3, r3, #2
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d011      	beq.n	8008f40 <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4a3c      	ldr	r2, [pc, #240]	; (8009014 <HAL_COMP_Init+0x300>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d004      	beq.n	8008f30 <HAL_COMP_Init+0x21c>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4a3b      	ldr	r2, [pc, #236]	; (8009018 <HAL_COMP_Init+0x304>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d103      	bne.n	8008f38 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 8008f30:	6938      	ldr	r0, [r7, #16]
 8008f32:	f7ff fdfd 	bl	8008b30 <LL_EXTI_EnableEvent_32_63>
 8008f36:	e014      	b.n	8008f62 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8008f38:	6938      	ldr	r0, [r7, #16]
 8008f3a:	f7ff fde7 	bl	8008b0c <LL_EXTI_EnableEvent_0_31>
 8008f3e:	e010      	b.n	8008f62 <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	4a33      	ldr	r2, [pc, #204]	; (8009014 <HAL_COMP_Init+0x300>)
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d004      	beq.n	8008f54 <HAL_COMP_Init+0x240>
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	4a32      	ldr	r2, [pc, #200]	; (8009018 <HAL_COMP_Init+0x304>)
 8008f50:	4293      	cmp	r3, r2
 8008f52:	d103      	bne.n	8008f5c <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8008f54:	6938      	ldr	r0, [r7, #16]
 8008f56:	f7ff fe11 	bl	8008b7c <LL_EXTI_DisableEvent_32_63>
 8008f5a:	e002      	b.n	8008f62 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8008f5c:	6938      	ldr	r0, [r7, #16]
 8008f5e:	f7ff fdf9 	bl	8008b54 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	699b      	ldr	r3, [r3, #24]
 8008f66:	f003 0301 	and.w	r3, r3, #1
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d011      	beq.n	8008f92 <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	4a28      	ldr	r2, [pc, #160]	; (8009014 <HAL_COMP_Init+0x300>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d004      	beq.n	8008f82 <HAL_COMP_Init+0x26e>
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	4a26      	ldr	r2, [pc, #152]	; (8009018 <HAL_COMP_Init+0x304>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d103      	bne.n	8008f8a <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8008f82:	6938      	ldr	r0, [r7, #16]
 8008f84:	f7ff fd88 	bl	8008a98 <LL_EXTI_EnableIT_32_63>
 8008f88:	e04b      	b.n	8009022 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8008f8a:	6938      	ldr	r0, [r7, #16]
 8008f8c:	f7ff fd72 	bl	8008a74 <LL_EXTI_EnableIT_0_31>
 8008f90:	e047      	b.n	8009022 <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	4a1f      	ldr	r2, [pc, #124]	; (8009014 <HAL_COMP_Init+0x300>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d004      	beq.n	8008fa6 <HAL_COMP_Init+0x292>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	4a1d      	ldr	r2, [pc, #116]	; (8009018 <HAL_COMP_Init+0x304>)
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d103      	bne.n	8008fae <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8008fa6:	6938      	ldr	r0, [r7, #16]
 8008fa8:	f7ff fd9c 	bl	8008ae4 <LL_EXTI_DisableIT_32_63>
 8008fac:	e039      	b.n	8009022 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8008fae:	6938      	ldr	r0, [r7, #16]
 8008fb0:	f7ff fd84 	bl	8008abc <LL_EXTI_DisableIT_0_31>
 8008fb4:	e035      	b.n	8009022 <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	4a16      	ldr	r2, [pc, #88]	; (8009014 <HAL_COMP_Init+0x300>)
 8008fbc:	4293      	cmp	r3, r2
 8008fbe:	d004      	beq.n	8008fca <HAL_COMP_Init+0x2b6>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	4a14      	ldr	r2, [pc, #80]	; (8009018 <HAL_COMP_Init+0x304>)
 8008fc6:	4293      	cmp	r3, r2
 8008fc8:	d103      	bne.n	8008fd2 <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8008fca:	6938      	ldr	r0, [r7, #16]
 8008fcc:	f7ff fdd6 	bl	8008b7c <LL_EXTI_DisableEvent_32_63>
 8008fd0:	e002      	b.n	8008fd8 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8008fd2:	6938      	ldr	r0, [r7, #16]
 8008fd4:	f7ff fdbe 	bl	8008b54 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	4a0d      	ldr	r2, [pc, #52]	; (8009014 <HAL_COMP_Init+0x300>)
 8008fde:	4293      	cmp	r3, r2
 8008fe0:	d004      	beq.n	8008fec <HAL_COMP_Init+0x2d8>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	4a0c      	ldr	r2, [pc, #48]	; (8009018 <HAL_COMP_Init+0x304>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d117      	bne.n	800901c <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8008fec:	6938      	ldr	r0, [r7, #16]
 8008fee:	f7ff fd79 	bl	8008ae4 <LL_EXTI_DisableIT_32_63>
 8008ff2:	e016      	b.n	8009022 <HAL_COMP_Init+0x30e>
 8008ff4:	ff007e0f 	.word	0xff007e0f
 8008ff8:	20000ca4 	.word	0x20000ca4
 8008ffc:	053e2d63 	.word	0x053e2d63
 8009000:	40010200 	.word	0x40010200
 8009004:	40010204 	.word	0x40010204
 8009008:	40010208 	.word	0x40010208
 800900c:	4001020c 	.word	0x4001020c
 8009010:	40010210 	.word	0x40010210
 8009014:	40010214 	.word	0x40010214
 8009018:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 800901c:	6938      	ldr	r0, [r7, #16]
 800901e:	f7ff fd4d 	bl	8008abc <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	7f5b      	ldrb	r3, [r3, #29]
 8009026:	b2db      	uxtb	r3, r3
 8009028:	2b00      	cmp	r3, #0
 800902a:	d102      	bne.n	8009032 <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2201      	movs	r2, #1
 8009030:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8009032:	7ffb      	ldrb	r3, [r7, #31]
}
 8009034:	4618      	mov	r0, r3
 8009036:	3720      	adds	r7, #32
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}

0800903c <__NVIC_SetPriorityGrouping>:
{
 800903c:	b480      	push	{r7}
 800903e:	b085      	sub	sp, #20
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f003 0307 	and.w	r3, r3, #7
 800904a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800904c:	4b0c      	ldr	r3, [pc, #48]	; (8009080 <__NVIC_SetPriorityGrouping+0x44>)
 800904e:	68db      	ldr	r3, [r3, #12]
 8009050:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009052:	68ba      	ldr	r2, [r7, #8]
 8009054:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009058:	4013      	ands	r3, r2
 800905a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009060:	68bb      	ldr	r3, [r7, #8]
 8009062:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009064:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009068:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800906c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800906e:	4a04      	ldr	r2, [pc, #16]	; (8009080 <__NVIC_SetPriorityGrouping+0x44>)
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	60d3      	str	r3, [r2, #12]
}
 8009074:	bf00      	nop
 8009076:	3714      	adds	r7, #20
 8009078:	46bd      	mov	sp, r7
 800907a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907e:	4770      	bx	lr
 8009080:	e000ed00 	.word	0xe000ed00

08009084 <__NVIC_GetPriorityGrouping>:
{
 8009084:	b480      	push	{r7}
 8009086:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009088:	4b04      	ldr	r3, [pc, #16]	; (800909c <__NVIC_GetPriorityGrouping+0x18>)
 800908a:	68db      	ldr	r3, [r3, #12]
 800908c:	0a1b      	lsrs	r3, r3, #8
 800908e:	f003 0307 	and.w	r3, r3, #7
}
 8009092:	4618      	mov	r0, r3
 8009094:	46bd      	mov	sp, r7
 8009096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909a:	4770      	bx	lr
 800909c:	e000ed00 	.word	0xe000ed00

080090a0 <__NVIC_EnableIRQ>:
{
 80090a0:	b480      	push	{r7}
 80090a2:	b083      	sub	sp, #12
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	4603      	mov	r3, r0
 80090a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80090aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	db0b      	blt.n	80090ca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80090b2:	79fb      	ldrb	r3, [r7, #7]
 80090b4:	f003 021f 	and.w	r2, r3, #31
 80090b8:	4907      	ldr	r1, [pc, #28]	; (80090d8 <__NVIC_EnableIRQ+0x38>)
 80090ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80090be:	095b      	lsrs	r3, r3, #5
 80090c0:	2001      	movs	r0, #1
 80090c2:	fa00 f202 	lsl.w	r2, r0, r2
 80090c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80090ca:	bf00      	nop
 80090cc:	370c      	adds	r7, #12
 80090ce:	46bd      	mov	sp, r7
 80090d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d4:	4770      	bx	lr
 80090d6:	bf00      	nop
 80090d8:	e000e100 	.word	0xe000e100

080090dc <__NVIC_SetPriority>:
{
 80090dc:	b480      	push	{r7}
 80090de:	b083      	sub	sp, #12
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	4603      	mov	r3, r0
 80090e4:	6039      	str	r1, [r7, #0]
 80090e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80090e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	db0a      	blt.n	8009106 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	b2da      	uxtb	r2, r3
 80090f4:	490c      	ldr	r1, [pc, #48]	; (8009128 <__NVIC_SetPriority+0x4c>)
 80090f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80090fa:	0112      	lsls	r2, r2, #4
 80090fc:	b2d2      	uxtb	r2, r2
 80090fe:	440b      	add	r3, r1
 8009100:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009104:	e00a      	b.n	800911c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	b2da      	uxtb	r2, r3
 800910a:	4908      	ldr	r1, [pc, #32]	; (800912c <__NVIC_SetPriority+0x50>)
 800910c:	79fb      	ldrb	r3, [r7, #7]
 800910e:	f003 030f 	and.w	r3, r3, #15
 8009112:	3b04      	subs	r3, #4
 8009114:	0112      	lsls	r2, r2, #4
 8009116:	b2d2      	uxtb	r2, r2
 8009118:	440b      	add	r3, r1
 800911a:	761a      	strb	r2, [r3, #24]
}
 800911c:	bf00      	nop
 800911e:	370c      	adds	r7, #12
 8009120:	46bd      	mov	sp, r7
 8009122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009126:	4770      	bx	lr
 8009128:	e000e100 	.word	0xe000e100
 800912c:	e000ed00 	.word	0xe000ed00

08009130 <NVIC_EncodePriority>:
{
 8009130:	b480      	push	{r7}
 8009132:	b089      	sub	sp, #36	; 0x24
 8009134:	af00      	add	r7, sp, #0
 8009136:	60f8      	str	r0, [r7, #12]
 8009138:	60b9      	str	r1, [r7, #8]
 800913a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f003 0307 	and.w	r3, r3, #7
 8009142:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009144:	69fb      	ldr	r3, [r7, #28]
 8009146:	f1c3 0307 	rsb	r3, r3, #7
 800914a:	2b04      	cmp	r3, #4
 800914c:	bf28      	it	cs
 800914e:	2304      	movcs	r3, #4
 8009150:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009152:	69fb      	ldr	r3, [r7, #28]
 8009154:	3304      	adds	r3, #4
 8009156:	2b06      	cmp	r3, #6
 8009158:	d902      	bls.n	8009160 <NVIC_EncodePriority+0x30>
 800915a:	69fb      	ldr	r3, [r7, #28]
 800915c:	3b03      	subs	r3, #3
 800915e:	e000      	b.n	8009162 <NVIC_EncodePriority+0x32>
 8009160:	2300      	movs	r3, #0
 8009162:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009164:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009168:	69bb      	ldr	r3, [r7, #24]
 800916a:	fa02 f303 	lsl.w	r3, r2, r3
 800916e:	43da      	mvns	r2, r3
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	401a      	ands	r2, r3
 8009174:	697b      	ldr	r3, [r7, #20]
 8009176:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009178:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800917c:	697b      	ldr	r3, [r7, #20]
 800917e:	fa01 f303 	lsl.w	r3, r1, r3
 8009182:	43d9      	mvns	r1, r3
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009188:	4313      	orrs	r3, r2
}
 800918a:	4618      	mov	r0, r3
 800918c:	3724      	adds	r7, #36	; 0x24
 800918e:	46bd      	mov	sp, r7
 8009190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009194:	4770      	bx	lr
	...

08009198 <SysTick_Config>:
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b082      	sub	sp, #8
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	3b01      	subs	r3, #1
 80091a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80091a8:	d301      	bcc.n	80091ae <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80091aa:	2301      	movs	r3, #1
 80091ac:	e00f      	b.n	80091ce <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80091ae:	4a0a      	ldr	r2, [pc, #40]	; (80091d8 <SysTick_Config+0x40>)
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	3b01      	subs	r3, #1
 80091b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80091b6:	210f      	movs	r1, #15
 80091b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80091bc:	f7ff ff8e 	bl	80090dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80091c0:	4b05      	ldr	r3, [pc, #20]	; (80091d8 <SysTick_Config+0x40>)
 80091c2:	2200      	movs	r2, #0
 80091c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80091c6:	4b04      	ldr	r3, [pc, #16]	; (80091d8 <SysTick_Config+0x40>)
 80091c8:	2207      	movs	r2, #7
 80091ca:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80091cc:	2300      	movs	r3, #0
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	3708      	adds	r7, #8
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}
 80091d6:	bf00      	nop
 80091d8:	e000e010 	.word	0xe000e010

080091dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b082      	sub	sp, #8
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	f7ff ff29 	bl	800903c <__NVIC_SetPriorityGrouping>
}
 80091ea:	bf00      	nop
 80091ec:	3708      	adds	r7, #8
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}

080091f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80091f2:	b580      	push	{r7, lr}
 80091f4:	b086      	sub	sp, #24
 80091f6:	af00      	add	r7, sp, #0
 80091f8:	4603      	mov	r3, r0
 80091fa:	60b9      	str	r1, [r7, #8]
 80091fc:	607a      	str	r2, [r7, #4]
 80091fe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8009200:	f7ff ff40 	bl	8009084 <__NVIC_GetPriorityGrouping>
 8009204:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009206:	687a      	ldr	r2, [r7, #4]
 8009208:	68b9      	ldr	r1, [r7, #8]
 800920a:	6978      	ldr	r0, [r7, #20]
 800920c:	f7ff ff90 	bl	8009130 <NVIC_EncodePriority>
 8009210:	4602      	mov	r2, r0
 8009212:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009216:	4611      	mov	r1, r2
 8009218:	4618      	mov	r0, r3
 800921a:	f7ff ff5f 	bl	80090dc <__NVIC_SetPriority>
}
 800921e:	bf00      	nop
 8009220:	3718      	adds	r7, #24
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}

08009226 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009226:	b580      	push	{r7, lr}
 8009228:	b082      	sub	sp, #8
 800922a:	af00      	add	r7, sp, #0
 800922c:	4603      	mov	r3, r0
 800922e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009230:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009234:	4618      	mov	r0, r3
 8009236:	f7ff ff33 	bl	80090a0 <__NVIC_EnableIRQ>
}
 800923a:	bf00      	nop
 800923c:	3708      	adds	r7, #8
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}

08009242 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009242:	b580      	push	{r7, lr}
 8009244:	b082      	sub	sp, #8
 8009246:	af00      	add	r7, sp, #0
 8009248:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	f7ff ffa4 	bl	8009198 <SysTick_Config>
 8009250:	4603      	mov	r3, r0
}
 8009252:	4618      	mov	r0, r3
 8009254:	3708      	adds	r7, #8
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}

0800925a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800925a:	b580      	push	{r7, lr}
 800925c:	b082      	sub	sp, #8
 800925e:	af00      	add	r7, sp, #0
 8009260:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d101      	bne.n	800926c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8009268:	2301      	movs	r3, #1
 800926a:	e014      	b.n	8009296 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	791b      	ldrb	r3, [r3, #4]
 8009270:	b2db      	uxtb	r3, r3
 8009272:	2b00      	cmp	r3, #0
 8009274:	d105      	bne.n	8009282 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2200      	movs	r2, #0
 800927a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	f7fc ff25 	bl	80060cc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2202      	movs	r2, #2
 8009286:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2200      	movs	r2, #0
 800928c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2201      	movs	r2, #1
 8009292:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8009294:	2300      	movs	r3, #0
}
 8009296:	4618      	mov	r0, r3
 8009298:	3708      	adds	r7, #8
 800929a:	46bd      	mov	sp, r7
 800929c:	bd80      	pop	{r7, pc}

0800929e <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800929e:	b580      	push	{r7, lr}
 80092a0:	b082      	sub	sp, #8
 80092a2:	af00      	add	r7, sp, #0
 80092a4:	6078      	str	r0, [r7, #4]
 80092a6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	795b      	ldrb	r3, [r3, #5]
 80092ac:	2b01      	cmp	r3, #1
 80092ae:	d101      	bne.n	80092b4 <HAL_DAC_Start+0x16>
 80092b0:	2302      	movs	r3, #2
 80092b2:	e043      	b.n	800933c <HAL_DAC_Start+0x9e>
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2201      	movs	r2, #1
 80092b8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2202      	movs	r2, #2
 80092be:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	6819      	ldr	r1, [r3, #0]
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	f003 0310 	and.w	r3, r3, #16
 80092cc:	2201      	movs	r2, #1
 80092ce:	409a      	lsls	r2, r3
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	430a      	orrs	r2, r1
 80092d6:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 80092d8:	2001      	movs	r0, #1
 80092da:	f7fe fb4d 	bl	8007978 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d10f      	bne.n	8009304 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80092ee:	2b02      	cmp	r3, #2
 80092f0:	d11d      	bne.n	800932e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	685a      	ldr	r2, [r3, #4]
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f042 0201 	orr.w	r2, r2, #1
 8009300:	605a      	str	r2, [r3, #4]
 8009302:	e014      	b.n	800932e <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800930e:	683b      	ldr	r3, [r7, #0]
 8009310:	f003 0310 	and.w	r3, r3, #16
 8009314:	2102      	movs	r1, #2
 8009316:	fa01 f303 	lsl.w	r3, r1, r3
 800931a:	429a      	cmp	r2, r3
 800931c:	d107      	bne.n	800932e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	685a      	ldr	r2, [r3, #4]
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f042 0202 	orr.w	r2, r2, #2
 800932c:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2201      	movs	r2, #1
 8009332:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2200      	movs	r2, #0
 8009338:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800933a:	2300      	movs	r3, #0
}
 800933c:	4618      	mov	r0, r3
 800933e:	3708      	adds	r7, #8
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}

08009344 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b086      	sub	sp, #24
 8009348:	af00      	add	r7, sp, #0
 800934a:	60f8      	str	r0, [r7, #12]
 800934c:	60b9      	str	r1, [r7, #8]
 800934e:	607a      	str	r2, [r7, #4]
 8009350:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8009352:	2300      	movs	r3, #0
 8009354:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	795b      	ldrb	r3, [r3, #5]
 800935a:	2b01      	cmp	r3, #1
 800935c:	d101      	bne.n	8009362 <HAL_DAC_Start_DMA+0x1e>
 800935e:	2302      	movs	r3, #2
 8009360:	e0a1      	b.n	80094a6 <HAL_DAC_Start_DMA+0x162>
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	2201      	movs	r2, #1
 8009366:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	2202      	movs	r2, #2
 800936c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800936e:	68bb      	ldr	r3, [r7, #8]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d12a      	bne.n	80093ca <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	689b      	ldr	r3, [r3, #8]
 8009378:	4a4d      	ldr	r2, [pc, #308]	; (80094b0 <HAL_DAC_Start_DMA+0x16c>)
 800937a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	689b      	ldr	r3, [r3, #8]
 8009380:	4a4c      	ldr	r2, [pc, #304]	; (80094b4 <HAL_DAC_Start_DMA+0x170>)
 8009382:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	689b      	ldr	r3, [r3, #8]
 8009388:	4a4b      	ldr	r2, [pc, #300]	; (80094b8 <HAL_DAC_Start_DMA+0x174>)
 800938a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	681a      	ldr	r2, [r3, #0]
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800939a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800939c:	6a3b      	ldr	r3, [r7, #32]
 800939e:	2b04      	cmp	r3, #4
 80093a0:	d009      	beq.n	80093b6 <HAL_DAC_Start_DMA+0x72>
 80093a2:	2b08      	cmp	r3, #8
 80093a4:	d00c      	beq.n	80093c0 <HAL_DAC_Start_DMA+0x7c>
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d000      	beq.n	80093ac <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80093aa:	e039      	b.n	8009420 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	3308      	adds	r3, #8
 80093b2:	613b      	str	r3, [r7, #16]
        break;
 80093b4:	e034      	b.n	8009420 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	330c      	adds	r3, #12
 80093bc:	613b      	str	r3, [r7, #16]
        break;
 80093be:	e02f      	b.n	8009420 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	3310      	adds	r3, #16
 80093c6:	613b      	str	r3, [r7, #16]
        break;
 80093c8:	e02a      	b.n	8009420 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	68db      	ldr	r3, [r3, #12]
 80093ce:	4a3b      	ldr	r2, [pc, #236]	; (80094bc <HAL_DAC_Start_DMA+0x178>)
 80093d0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	68db      	ldr	r3, [r3, #12]
 80093d6:	4a3a      	ldr	r2, [pc, #232]	; (80094c0 <HAL_DAC_Start_DMA+0x17c>)
 80093d8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	68db      	ldr	r3, [r3, #12]
 80093de:	4a39      	ldr	r2, [pc, #228]	; (80094c4 <HAL_DAC_Start_DMA+0x180>)
 80093e0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	681a      	ldr	r2, [r3, #0]
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80093f0:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80093f2:	6a3b      	ldr	r3, [r7, #32]
 80093f4:	2b04      	cmp	r3, #4
 80093f6:	d009      	beq.n	800940c <HAL_DAC_Start_DMA+0xc8>
 80093f8:	2b08      	cmp	r3, #8
 80093fa:	d00c      	beq.n	8009416 <HAL_DAC_Start_DMA+0xd2>
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d000      	beq.n	8009402 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8009400:	e00e      	b.n	8009420 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	3314      	adds	r3, #20
 8009408:	613b      	str	r3, [r7, #16]
        break;
 800940a:	e009      	b.n	8009420 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	3318      	adds	r3, #24
 8009412:	613b      	str	r3, [r7, #16]
        break;
 8009414:	e004      	b.n	8009420 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	331c      	adds	r3, #28
 800941c:	613b      	str	r3, [r7, #16]
        break;
 800941e:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8009420:	68bb      	ldr	r3, [r7, #8]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d111      	bne.n	800944a <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	681a      	ldr	r2, [r3, #0]
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009434:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	6898      	ldr	r0, [r3, #8]
 800943a:	6879      	ldr	r1, [r7, #4]
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	693a      	ldr	r2, [r7, #16]
 8009440:	f000 fbc8 	bl	8009bd4 <HAL_DMA_Start_IT>
 8009444:	4603      	mov	r3, r0
 8009446:	75fb      	strb	r3, [r7, #23]
 8009448:	e010      	b.n	800946c <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	681a      	ldr	r2, [r3, #0]
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8009458:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	68d8      	ldr	r0, [r3, #12]
 800945e:	6879      	ldr	r1, [r7, #4]
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	693a      	ldr	r2, [r7, #16]
 8009464:	f000 fbb6 	bl	8009bd4 <HAL_DMA_Start_IT>
 8009468:	4603      	mov	r3, r0
 800946a:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	2200      	movs	r2, #0
 8009470:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8009472:	7dfb      	ldrb	r3, [r7, #23]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d10f      	bne.n	8009498 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	6819      	ldr	r1, [r3, #0]
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	f003 0310 	and.w	r3, r3, #16
 8009484:	2201      	movs	r2, #1
 8009486:	409a      	lsls	r2, r3
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	430a      	orrs	r2, r1
 800948e:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 8009490:	2001      	movs	r0, #1
 8009492:	f7fe fa71 	bl	8007978 <HAL_Delay>
 8009496:	e005      	b.n	80094a4 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	691b      	ldr	r3, [r3, #16]
 800949c:	f043 0204 	orr.w	r2, r3, #4
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80094a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	3718      	adds	r7, #24
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}
 80094ae:	bf00      	nop
 80094b0:	08009971 	.word	0x08009971
 80094b4:	08009993 	.word	0x08009993
 80094b8:	080099af 	.word	0x080099af
 80094bc:	08009a19 	.word	0x08009a19
 80094c0:	08009a3b 	.word	0x08009a3b
 80094c4:	08009a57 	.word	0x08009a57

080094c8 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b084      	sub	sp, #16
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
 80094d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	6819      	ldr	r1, [r3, #0]
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	f003 0310 	and.w	r3, r3, #16
 80094de:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80094e2:	fa02 f303 	lsl.w	r3, r2, r3
 80094e6:	43da      	mvns	r2, r3
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	400a      	ands	r2, r1
 80094ee:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	6819      	ldr	r1, [r3, #0]
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	f003 0310 	and.w	r3, r3, #16
 80094fc:	2201      	movs	r2, #1
 80094fe:	fa02 f303 	lsl.w	r3, r2, r3
 8009502:	43da      	mvns	r2, r3
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	400a      	ands	r2, r1
 800950a:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 800950c:	2001      	movs	r0, #1
 800950e:	f7fe fa33 	bl	8007978 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d10f      	bne.n	8009538 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	689b      	ldr	r3, [r3, #8]
 800951c:	4618      	mov	r0, r3
 800951e:	f000 fbd4 	bl	8009cca <HAL_DMA_Abort>
 8009522:	4603      	mov	r3, r0
 8009524:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	681a      	ldr	r2, [r3, #0]
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009534:	601a      	str	r2, [r3, #0]
 8009536:	e00e      	b.n	8009556 <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	68db      	ldr	r3, [r3, #12]
 800953c:	4618      	mov	r0, r3
 800953e:	f000 fbc4 	bl	8009cca <HAL_DMA_Abort>
 8009542:	4603      	mov	r3, r0
 8009544:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	681a      	ldr	r2, [r3, #0]
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8009554:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8009556:	7bfb      	ldrb	r3, [r7, #15]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d003      	beq.n	8009564 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2204      	movs	r2, #4
 8009560:	711a      	strb	r2, [r3, #4]
 8009562:	e002      	b.n	800956a <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2201      	movs	r2, #1
 8009568:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 800956a:	7bfb      	ldrb	r3, [r7, #15]
}
 800956c:	4618      	mov	r0, r3
 800956e:	3710      	adds	r7, #16
 8009570:	46bd      	mov	sp, r7
 8009572:	bd80      	pop	{r7, pc}

08009574 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8009574:	b480      	push	{r7}
 8009576:	b087      	sub	sp, #28
 8009578:	af00      	add	r7, sp, #0
 800957a:	60f8      	str	r0, [r7, #12]
 800957c:	60b9      	str	r1, [r7, #8]
 800957e:	607a      	str	r2, [r7, #4]
 8009580:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8009582:	2300      	movs	r3, #0
 8009584:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d105      	bne.n	80095a4 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8009598:	697a      	ldr	r2, [r7, #20]
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	4413      	add	r3, r2
 800959e:	3308      	adds	r3, #8
 80095a0:	617b      	str	r3, [r7, #20]
 80095a2:	e004      	b.n	80095ae <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80095a4:	697a      	ldr	r2, [r7, #20]
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	4413      	add	r3, r2
 80095aa:	3314      	adds	r3, #20
 80095ac:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80095ae:	697b      	ldr	r3, [r7, #20]
 80095b0:	461a      	mov	r2, r3
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80095b6:	2300      	movs	r3, #0
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	371c      	adds	r7, #28
 80095bc:	46bd      	mov	sp, r7
 80095be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c2:	4770      	bx	lr

080095c4 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80095c4:	b480      	push	{r7}
 80095c6:	b083      	sub	sp, #12
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80095cc:	bf00      	nop
 80095ce:	370c      	adds	r7, #12
 80095d0:	46bd      	mov	sp, r7
 80095d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d6:	4770      	bx	lr

080095d8 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80095d8:	b480      	push	{r7}
 80095da:	b083      	sub	sp, #12
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80095e0:	bf00      	nop
 80095e2:	370c      	adds	r7, #12
 80095e4:	46bd      	mov	sp, r7
 80095e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ea:	4770      	bx	lr

080095ec <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80095ec:	b480      	push	{r7}
 80095ee:	b083      	sub	sp, #12
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
 80095f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d103      	bne.n	8009604 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009602:	e002      	b.n	800960a <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 800960a:	4618      	mov	r0, r3
 800960c:	370c      	adds	r7, #12
 800960e:	46bd      	mov	sp, r7
 8009610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009614:	4770      	bx	lr
	...

08009618 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b08a      	sub	sp, #40	; 0x28
 800961c:	af00      	add	r7, sp, #0
 800961e:	60f8      	str	r0, [r7, #12]
 8009620:	60b9      	str	r1, [r7, #8]
 8009622:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8009624:	2300      	movs	r3, #0
 8009626:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	795b      	ldrb	r3, [r3, #5]
 800962c:	2b01      	cmp	r3, #1
 800962e:	d101      	bne.n	8009634 <HAL_DAC_ConfigChannel+0x1c>
 8009630:	2302      	movs	r3, #2
 8009632:	e194      	b.n	800995e <HAL_DAC_ConfigChannel+0x346>
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	2201      	movs	r2, #1
 8009638:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	2202      	movs	r2, #2
 800963e:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	689b      	ldr	r3, [r3, #8]
 8009644:	2b04      	cmp	r3, #4
 8009646:	d174      	bne.n	8009732 <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d137      	bne.n	80096be <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 800964e:	f7fe f987 	bl	8007960 <HAL_GetTick>
 8009652:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009654:	e011      	b.n	800967a <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009656:	f7fe f983 	bl	8007960 <HAL_GetTick>
 800965a:	4602      	mov	r2, r0
 800965c:	69fb      	ldr	r3, [r7, #28]
 800965e:	1ad3      	subs	r3, r2, r3
 8009660:	2b01      	cmp	r3, #1
 8009662:	d90a      	bls.n	800967a <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	691b      	ldr	r3, [r3, #16]
 8009668:	f043 0208 	orr.w	r2, r3, #8
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	2203      	movs	r2, #3
 8009674:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8009676:	2303      	movs	r3, #3
 8009678:	e171      	b.n	800995e <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009680:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009684:	2b00      	cmp	r3, #0
 8009686:	d1e6      	bne.n	8009656 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8009688:	2001      	movs	r0, #1
 800968a:	f7fe f975 	bl	8007978 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	68ba      	ldr	r2, [r7, #8]
 8009694:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009696:	641a      	str	r2, [r3, #64]	; 0x40
 8009698:	e01e      	b.n	80096d8 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800969a:	f7fe f961 	bl	8007960 <HAL_GetTick>
 800969e:	4602      	mov	r2, r0
 80096a0:	69fb      	ldr	r3, [r7, #28]
 80096a2:	1ad3      	subs	r3, r2, r3
 80096a4:	2b01      	cmp	r3, #1
 80096a6:	d90a      	bls.n	80096be <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	691b      	ldr	r3, [r3, #16]
 80096ac:	f043 0208 	orr.w	r2, r3, #8
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	2203      	movs	r2, #3
 80096b8:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80096ba:	2303      	movs	r3, #3
 80096bc:	e14f      	b.n	800995e <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	dbe8      	blt.n	800969a <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 80096c8:	2001      	movs	r0, #1
 80096ca:	f7fe f955 	bl	8007978 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	68ba      	ldr	r2, [r7, #8]
 80096d4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80096d6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f003 0310 	and.w	r3, r3, #16
 80096e4:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80096e8:	fa01 f303 	lsl.w	r3, r1, r3
 80096ec:	43db      	mvns	r3, r3
 80096ee:	ea02 0103 	and.w	r1, r2, r3
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	f003 0310 	and.w	r3, r3, #16
 80096fc:	409a      	lsls	r2, r3
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	430a      	orrs	r2, r1
 8009704:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f003 0310 	and.w	r3, r3, #16
 8009712:	21ff      	movs	r1, #255	; 0xff
 8009714:	fa01 f303 	lsl.w	r3, r1, r3
 8009718:	43db      	mvns	r3, r3
 800971a:	ea02 0103 	and.w	r1, r2, r3
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	f003 0310 	and.w	r3, r3, #16
 8009728:	409a      	lsls	r2, r3
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	430a      	orrs	r2, r1
 8009730:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	69db      	ldr	r3, [r3, #28]
 8009736:	2b01      	cmp	r3, #1
 8009738:	d11d      	bne.n	8009776 <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009740:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	f003 0310 	and.w	r3, r3, #16
 8009748:	221f      	movs	r2, #31
 800974a:	fa02 f303 	lsl.w	r3, r2, r3
 800974e:	43db      	mvns	r3, r3
 8009750:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009752:	4013      	ands	r3, r2
 8009754:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	6a1b      	ldr	r3, [r3, #32]
 800975a:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f003 0310 	and.w	r3, r3, #16
 8009762:	69ba      	ldr	r2, [r7, #24]
 8009764:	fa02 f303 	lsl.w	r3, r2, r3
 8009768:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800976a:	4313      	orrs	r3, r2
 800976c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009774:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800977c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	f003 0310 	and.w	r3, r3, #16
 8009784:	2207      	movs	r2, #7
 8009786:	fa02 f303 	lsl.w	r3, r2, r3
 800978a:	43db      	mvns	r3, r3
 800978c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800978e:	4013      	ands	r3, r2
 8009790:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 8009792:	68bb      	ldr	r3, [r7, #8]
 8009794:	699b      	ldr	r3, [r3, #24]
 8009796:	f003 0301 	and.w	r3, r3, #1
 800979a:	2b00      	cmp	r3, #0
 800979c:	d002      	beq.n	80097a4 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 800979e:	2300      	movs	r3, #0
 80097a0:	623b      	str	r3, [r7, #32]
 80097a2:	e011      	b.n	80097c8 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 80097a4:	68bb      	ldr	r3, [r7, #8]
 80097a6:	699b      	ldr	r3, [r3, #24]
 80097a8:	f003 0302 	and.w	r3, r3, #2
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d002      	beq.n	80097b6 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80097b0:	2301      	movs	r3, #1
 80097b2:	623b      	str	r3, [r7, #32]
 80097b4:	e008      	b.n	80097c8 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	695b      	ldr	r3, [r3, #20]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d102      	bne.n	80097c4 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80097be:	2301      	movs	r3, #1
 80097c0:	623b      	str	r3, [r7, #32]
 80097c2:	e001      	b.n	80097c8 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80097c4:	2300      	movs	r3, #0
 80097c6:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80097c8:	68bb      	ldr	r3, [r7, #8]
 80097ca:	689a      	ldr	r2, [r3, #8]
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	695b      	ldr	r3, [r3, #20]
 80097d0:	4313      	orrs	r3, r2
 80097d2:	6a3a      	ldr	r2, [r7, #32]
 80097d4:	4313      	orrs	r3, r2
 80097d6:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f003 0310 	and.w	r3, r3, #16
 80097de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80097e2:	fa02 f303 	lsl.w	r3, r2, r3
 80097e6:	43db      	mvns	r3, r3
 80097e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097ea:	4013      	ands	r3, r2
 80097ec:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80097ee:	68bb      	ldr	r3, [r7, #8]
 80097f0:	791b      	ldrb	r3, [r3, #4]
 80097f2:	2b01      	cmp	r3, #1
 80097f4:	d102      	bne.n	80097fc <HAL_DAC_ConfigChannel+0x1e4>
 80097f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80097fa:	e000      	b.n	80097fe <HAL_DAC_ConfigChannel+0x1e6>
 80097fc:	2300      	movs	r3, #0
 80097fe:	69ba      	ldr	r2, [r7, #24]
 8009800:	4313      	orrs	r3, r2
 8009802:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	f003 0310 	and.w	r3, r3, #16
 800980a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800980e:	fa02 f303 	lsl.w	r3, r2, r3
 8009812:	43db      	mvns	r3, r3
 8009814:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009816:	4013      	ands	r3, r2
 8009818:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800981a:	68bb      	ldr	r3, [r7, #8]
 800981c:	795b      	ldrb	r3, [r3, #5]
 800981e:	2b01      	cmp	r3, #1
 8009820:	d102      	bne.n	8009828 <HAL_DAC_ConfigChannel+0x210>
 8009822:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009826:	e000      	b.n	800982a <HAL_DAC_ConfigChannel+0x212>
 8009828:	2300      	movs	r3, #0
 800982a:	69ba      	ldr	r2, [r7, #24]
 800982c:	4313      	orrs	r3, r2
 800982e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8009830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009832:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8009836:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8009838:	68bb      	ldr	r3, [r7, #8]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	2b02      	cmp	r3, #2
 800983e:	d114      	bne.n	800986a <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8009840:	f001 fae0 	bl	800ae04 <HAL_RCC_GetHCLKFreq>
 8009844:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	4a47      	ldr	r2, [pc, #284]	; (8009968 <HAL_DAC_ConfigChannel+0x350>)
 800984a:	4293      	cmp	r3, r2
 800984c:	d904      	bls.n	8009858 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800984e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009850:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009854:	627b      	str	r3, [r7, #36]	; 0x24
 8009856:	e00d      	b.n	8009874 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8009858:	697b      	ldr	r3, [r7, #20]
 800985a:	4a44      	ldr	r2, [pc, #272]	; (800996c <HAL_DAC_ConfigChannel+0x354>)
 800985c:	4293      	cmp	r3, r2
 800985e:	d909      	bls.n	8009874 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8009860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009862:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009866:	627b      	str	r3, [r7, #36]	; 0x24
 8009868:	e004      	b.n	8009874 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800986a:	68bb      	ldr	r3, [r7, #8]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009870:	4313      	orrs	r3, r2
 8009872:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f003 0310 	and.w	r3, r3, #16
 800987a:	69ba      	ldr	r2, [r7, #24]
 800987c:	fa02 f303 	lsl.w	r3, r2, r3
 8009880:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009882:	4313      	orrs	r3, r2
 8009884:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800988c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	6819      	ldr	r1, [r3, #0]
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	f003 0310 	and.w	r3, r3, #16
 800989a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800989e:	fa02 f303 	lsl.w	r3, r2, r3
 80098a2:	43da      	mvns	r2, r3
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	400a      	ands	r2, r1
 80098aa:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	f003 0310 	and.w	r3, r3, #16
 80098ba:	f640 72fe 	movw	r2, #4094	; 0xffe
 80098be:	fa02 f303 	lsl.w	r3, r2, r3
 80098c2:	43db      	mvns	r3, r3
 80098c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098c6:	4013      	ands	r3, r2
 80098c8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	68db      	ldr	r3, [r3, #12]
 80098ce:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f003 0310 	and.w	r3, r3, #16
 80098d6:	69ba      	ldr	r2, [r7, #24]
 80098d8:	fa02 f303 	lsl.w	r3, r2, r3
 80098dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098de:	4313      	orrs	r3, r2
 80098e0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098e8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	6819      	ldr	r1, [r3, #0]
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f003 0310 	and.w	r3, r3, #16
 80098f6:	22c0      	movs	r2, #192	; 0xc0
 80098f8:	fa02 f303 	lsl.w	r3, r2, r3
 80098fc:	43da      	mvns	r2, r3
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	400a      	ands	r2, r1
 8009904:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	68db      	ldr	r3, [r3, #12]
 800990a:	089b      	lsrs	r3, r3, #2
 800990c:	f003 030f 	and.w	r3, r3, #15
 8009910:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	691b      	ldr	r3, [r3, #16]
 8009916:	089b      	lsrs	r3, r3, #2
 8009918:	021b      	lsls	r3, r3, #8
 800991a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800991e:	69ba      	ldr	r2, [r7, #24]
 8009920:	4313      	orrs	r3, r2
 8009922:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	f003 0310 	and.w	r3, r3, #16
 8009930:	f640 710f 	movw	r1, #3855	; 0xf0f
 8009934:	fa01 f303 	lsl.w	r3, r1, r3
 8009938:	43db      	mvns	r3, r3
 800993a:	ea02 0103 	and.w	r1, r2, r3
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f003 0310 	and.w	r3, r3, #16
 8009944:	69ba      	ldr	r2, [r7, #24]
 8009946:	409a      	lsls	r2, r3
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	430a      	orrs	r2, r1
 800994e:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	2201      	movs	r2, #1
 8009954:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	2200      	movs	r2, #0
 800995a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800995c:	2300      	movs	r3, #0
}
 800995e:	4618      	mov	r0, r3
 8009960:	3728      	adds	r7, #40	; 0x28
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}
 8009966:	bf00      	nop
 8009968:	09896800 	.word	0x09896800
 800996c:	04c4b400 	.word	0x04c4b400

08009970 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b084      	sub	sp, #16
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800997c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800997e:	68f8      	ldr	r0, [r7, #12]
 8009980:	f7ff fe20 	bl	80095c4 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	2201      	movs	r2, #1
 8009988:	711a      	strb	r2, [r3, #4]
}
 800998a:	bf00      	nop
 800998c:	3710      	adds	r7, #16
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}

08009992 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8009992:	b580      	push	{r7, lr}
 8009994:	b084      	sub	sp, #16
 8009996:	af00      	add	r7, sp, #0
 8009998:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800999e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80099a0:	68f8      	ldr	r0, [r7, #12]
 80099a2:	f7ff fe19 	bl	80095d8 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80099a6:	bf00      	nop
 80099a8:	3710      	adds	r7, #16
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}

080099ae <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80099ae:	b580      	push	{r7, lr}
 80099b0:	b084      	sub	sp, #16
 80099b2:	af00      	add	r7, sp, #0
 80099b4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099ba:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	691b      	ldr	r3, [r3, #16]
 80099c0:	f043 0204 	orr.w	r2, r3, #4
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80099c8:	68f8      	ldr	r0, [r7, #12]
 80099ca:	f7fd f824 	bl	8006a16 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	2201      	movs	r2, #1
 80099d2:	711a      	strb	r2, [r3, #4]
}
 80099d4:	bf00      	nop
 80099d6:	3710      	adds	r7, #16
 80099d8:	46bd      	mov	sp, r7
 80099da:	bd80      	pop	{r7, pc}

080099dc <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80099dc:	b480      	push	{r7}
 80099de:	b083      	sub	sp, #12
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80099e4:	bf00      	nop
 80099e6:	370c      	adds	r7, #12
 80099e8:	46bd      	mov	sp, r7
 80099ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ee:	4770      	bx	lr

080099f0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80099f0:	b480      	push	{r7}
 80099f2:	b083      	sub	sp, #12
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80099f8:	bf00      	nop
 80099fa:	370c      	adds	r7, #12
 80099fc:	46bd      	mov	sp, r7
 80099fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a02:	4770      	bx	lr

08009a04 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8009a04:	b480      	push	{r7}
 8009a06:	b083      	sub	sp, #12
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8009a0c:	bf00      	nop
 8009a0e:	370c      	adds	r7, #12
 8009a10:	46bd      	mov	sp, r7
 8009a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a16:	4770      	bx	lr

08009a18 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b084      	sub	sp, #16
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a24:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8009a26:	68f8      	ldr	r0, [r7, #12]
 8009a28:	f7ff ffd8 	bl	80099dc <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	2201      	movs	r2, #1
 8009a30:	711a      	strb	r2, [r3, #4]
}
 8009a32:	bf00      	nop
 8009a34:	3710      	adds	r7, #16
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}

08009a3a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8009a3a:	b580      	push	{r7, lr}
 8009a3c:	b084      	sub	sp, #16
 8009a3e:	af00      	add	r7, sp, #0
 8009a40:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a46:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8009a48:	68f8      	ldr	r0, [r7, #12]
 8009a4a:	f7ff ffd1 	bl	80099f0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8009a4e:	bf00      	nop
 8009a50:	3710      	adds	r7, #16
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bd80      	pop	{r7, pc}

08009a56 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8009a56:	b580      	push	{r7, lr}
 8009a58:	b084      	sub	sp, #16
 8009a5a:	af00      	add	r7, sp, #0
 8009a5c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a62:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	691b      	ldr	r3, [r3, #16]
 8009a68:	f043 0204 	orr.w	r2, r3, #4
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8009a70:	68f8      	ldr	r0, [r7, #12]
 8009a72:	f7ff ffc7 	bl	8009a04 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2201      	movs	r2, #1
 8009a7a:	711a      	strb	r2, [r3, #4]
}
 8009a7c:	bf00      	nop
 8009a7e:	3710      	adds	r7, #16
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}

08009a84 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b084      	sub	sp, #16
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d101      	bne.n	8009a96 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8009a92:	2301      	movs	r3, #1
 8009a94:	e08d      	b.n	8009bb2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	461a      	mov	r2, r3
 8009a9c:	4b47      	ldr	r3, [pc, #284]	; (8009bbc <HAL_DMA_Init+0x138>)
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	d80f      	bhi.n	8009ac2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	461a      	mov	r2, r3
 8009aa8:	4b45      	ldr	r3, [pc, #276]	; (8009bc0 <HAL_DMA_Init+0x13c>)
 8009aaa:	4413      	add	r3, r2
 8009aac:	4a45      	ldr	r2, [pc, #276]	; (8009bc4 <HAL_DMA_Init+0x140>)
 8009aae:	fba2 2303 	umull	r2, r3, r2, r3
 8009ab2:	091b      	lsrs	r3, r3, #4
 8009ab4:	009a      	lsls	r2, r3, #2
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	4a42      	ldr	r2, [pc, #264]	; (8009bc8 <HAL_DMA_Init+0x144>)
 8009abe:	641a      	str	r2, [r3, #64]	; 0x40
 8009ac0:	e00e      	b.n	8009ae0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	461a      	mov	r2, r3
 8009ac8:	4b40      	ldr	r3, [pc, #256]	; (8009bcc <HAL_DMA_Init+0x148>)
 8009aca:	4413      	add	r3, r2
 8009acc:	4a3d      	ldr	r2, [pc, #244]	; (8009bc4 <HAL_DMA_Init+0x140>)
 8009ace:	fba2 2303 	umull	r2, r3, r2, r3
 8009ad2:	091b      	lsrs	r3, r3, #4
 8009ad4:	009a      	lsls	r2, r3, #2
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	4a3c      	ldr	r2, [pc, #240]	; (8009bd0 <HAL_DMA_Init+0x14c>)
 8009ade:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2202      	movs	r2, #2
 8009ae4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8009af6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009afa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8009b04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	691b      	ldr	r3, [r3, #16]
 8009b0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009b10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	699b      	ldr	r3, [r3, #24]
 8009b16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009b1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6a1b      	ldr	r3, [r3, #32]
 8009b22:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8009b24:	68fa      	ldr	r2, [r7, #12]
 8009b26:	4313      	orrs	r3, r2
 8009b28:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	68fa      	ldr	r2, [r7, #12]
 8009b30:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f000 fa10 	bl	8009f58 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	689b      	ldr	r3, [r3, #8]
 8009b3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009b40:	d102      	bne.n	8009b48 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	2200      	movs	r2, #0
 8009b46:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	685a      	ldr	r2, [r3, #4]
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009b50:	b2d2      	uxtb	r2, r2
 8009b52:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b58:	687a      	ldr	r2, [r7, #4]
 8009b5a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009b5c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	685b      	ldr	r3, [r3, #4]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d010      	beq.n	8009b88 <HAL_DMA_Init+0x104>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	685b      	ldr	r3, [r3, #4]
 8009b6a:	2b04      	cmp	r3, #4
 8009b6c:	d80c      	bhi.n	8009b88 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8009b6e:	6878      	ldr	r0, [r7, #4]
 8009b70:	f000 fa30 	bl	8009fd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b78:	2200      	movs	r2, #0
 8009b7a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b80:	687a      	ldr	r2, [r7, #4]
 8009b82:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009b84:	605a      	str	r2, [r3, #4]
 8009b86:	e008      	b.n	8009b9a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2200      	movs	r2, #0
 8009b92:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2200      	movs	r2, #0
 8009b98:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2200      	movs	r2, #0
 8009bac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009bb0:	2300      	movs	r3, #0
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3710      	adds	r7, #16
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}
 8009bba:	bf00      	nop
 8009bbc:	40020407 	.word	0x40020407
 8009bc0:	bffdfff8 	.word	0xbffdfff8
 8009bc4:	cccccccd 	.word	0xcccccccd
 8009bc8:	40020000 	.word	0x40020000
 8009bcc:	bffdfbf8 	.word	0xbffdfbf8
 8009bd0:	40020400 	.word	0x40020400

08009bd4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b086      	sub	sp, #24
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	60f8      	str	r0, [r7, #12]
 8009bdc:	60b9      	str	r1, [r7, #8]
 8009bde:	607a      	str	r2, [r7, #4]
 8009be0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009be2:	2300      	movs	r3, #0
 8009be4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009bec:	2b01      	cmp	r3, #1
 8009bee:	d101      	bne.n	8009bf4 <HAL_DMA_Start_IT+0x20>
 8009bf0:	2302      	movs	r3, #2
 8009bf2:	e066      	b.n	8009cc2 <HAL_DMA_Start_IT+0xee>
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	2201      	movs	r2, #1
 8009bf8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009c02:	b2db      	uxtb	r3, r3
 8009c04:	2b01      	cmp	r3, #1
 8009c06:	d155      	bne.n	8009cb4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	2202      	movs	r2, #2
 8009c0c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	2200      	movs	r2, #0
 8009c14:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	681a      	ldr	r2, [r3, #0]
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	f022 0201 	bic.w	r2, r2, #1
 8009c24:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	687a      	ldr	r2, [r7, #4]
 8009c2a:	68b9      	ldr	r1, [r7, #8]
 8009c2c:	68f8      	ldr	r0, [r7, #12]
 8009c2e:	f000 f954 	bl	8009eda <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d008      	beq.n	8009c4c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	681a      	ldr	r2, [r3, #0]
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	f042 020e 	orr.w	r2, r2, #14
 8009c48:	601a      	str	r2, [r3, #0]
 8009c4a:	e00f      	b.n	8009c6c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	681a      	ldr	r2, [r3, #0]
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	f022 0204 	bic.w	r2, r2, #4
 8009c5a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	681a      	ldr	r2, [r3, #0]
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f042 020a 	orr.w	r2, r2, #10
 8009c6a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d007      	beq.n	8009c8a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c7e:	681a      	ldr	r2, [r3, #0]
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009c88:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d007      	beq.n	8009ca2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c96:	681a      	ldr	r2, [r3, #0]
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009ca0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	681a      	ldr	r2, [r3, #0]
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f042 0201 	orr.w	r2, r2, #1
 8009cb0:	601a      	str	r2, [r3, #0]
 8009cb2:	e005      	b.n	8009cc0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8009cbc:	2302      	movs	r3, #2
 8009cbe:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8009cc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	3718      	adds	r7, #24
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	bd80      	pop	{r7, pc}

08009cca <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009cca:	b480      	push	{r7}
 8009ccc:	b085      	sub	sp, #20
 8009cce:	af00      	add	r7, sp, #0
 8009cd0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009cdc:	b2db      	uxtb	r3, r3
 8009cde:	2b02      	cmp	r3, #2
 8009ce0:	d005      	beq.n	8009cee <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2204      	movs	r2, #4
 8009ce6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8009ce8:	2301      	movs	r3, #1
 8009cea:	73fb      	strb	r3, [r7, #15]
 8009cec:	e037      	b.n	8009d5e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	681a      	ldr	r2, [r3, #0]
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	f022 020e 	bic.w	r2, r2, #14
 8009cfc:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009d02:	681a      	ldr	r2, [r3, #0]
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009d08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009d0c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	681a      	ldr	r2, [r3, #0]
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f022 0201 	bic.w	r2, r2, #1
 8009d1c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d22:	f003 021f 	and.w	r2, r3, #31
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d2a:	2101      	movs	r1, #1
 8009d2c:	fa01 f202 	lsl.w	r2, r1, r2
 8009d30:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009d36:	687a      	ldr	r2, [r7, #4]
 8009d38:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009d3a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d00c      	beq.n	8009d5e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d48:	681a      	ldr	r2, [r3, #0]
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d4e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009d52:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d58:	687a      	ldr	r2, [r7, #4]
 8009d5a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009d5c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2201      	movs	r2, #1
 8009d62:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8009d6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	3714      	adds	r7, #20
 8009d74:	46bd      	mov	sp, r7
 8009d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7a:	4770      	bx	lr

08009d7c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b084      	sub	sp, #16
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d98:	f003 031f 	and.w	r3, r3, #31
 8009d9c:	2204      	movs	r2, #4
 8009d9e:	409a      	lsls	r2, r3
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	4013      	ands	r3, r2
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d026      	beq.n	8009df6 <HAL_DMA_IRQHandler+0x7a>
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	f003 0304 	and.w	r3, r3, #4
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d021      	beq.n	8009df6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f003 0320 	and.w	r3, r3, #32
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d107      	bne.n	8009dd0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	681a      	ldr	r2, [r3, #0]
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f022 0204 	bic.w	r2, r2, #4
 8009dce:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009dd4:	f003 021f 	and.w	r2, r3, #31
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ddc:	2104      	movs	r1, #4
 8009dde:	fa01 f202 	lsl.w	r2, r1, r2
 8009de2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d071      	beq.n	8009ed0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009df0:	6878      	ldr	r0, [r7, #4]
 8009df2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8009df4:	e06c      	b.n	8009ed0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009dfa:	f003 031f 	and.w	r3, r3, #31
 8009dfe:	2202      	movs	r2, #2
 8009e00:	409a      	lsls	r2, r3
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	4013      	ands	r3, r2
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d02e      	beq.n	8009e68 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8009e0a:	68bb      	ldr	r3, [r7, #8]
 8009e0c:	f003 0302 	and.w	r3, r3, #2
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d029      	beq.n	8009e68 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f003 0320 	and.w	r3, r3, #32
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d10b      	bne.n	8009e3a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	681a      	ldr	r2, [r3, #0]
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	f022 020a 	bic.w	r2, r2, #10
 8009e30:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2201      	movs	r2, #1
 8009e36:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e3e:	f003 021f 	and.w	r2, r3, #31
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e46:	2102      	movs	r1, #2
 8009e48:	fa01 f202 	lsl.w	r2, r1, r2
 8009e4c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	2200      	movs	r2, #0
 8009e52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d038      	beq.n	8009ed0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8009e66:	e033      	b.n	8009ed0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e6c:	f003 031f 	and.w	r3, r3, #31
 8009e70:	2208      	movs	r2, #8
 8009e72:	409a      	lsls	r2, r3
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	4013      	ands	r3, r2
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d02a      	beq.n	8009ed2 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8009e7c:	68bb      	ldr	r3, [r7, #8]
 8009e7e:	f003 0308 	and.w	r3, r3, #8
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d025      	beq.n	8009ed2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	681a      	ldr	r2, [r3, #0]
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	f022 020e 	bic.w	r2, r2, #14
 8009e94:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e9a:	f003 021f 	and.w	r2, r3, #31
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ea2:	2101      	movs	r1, #1
 8009ea4:	fa01 f202 	lsl.w	r2, r1, r2
 8009ea8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2201      	movs	r2, #1
 8009eae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2201      	movs	r2, #1
 8009eb4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d004      	beq.n	8009ed2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ecc:	6878      	ldr	r0, [r7, #4]
 8009ece:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8009ed0:	bf00      	nop
 8009ed2:	bf00      	nop
}
 8009ed4:	3710      	adds	r7, #16
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	bd80      	pop	{r7, pc}

08009eda <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009eda:	b480      	push	{r7}
 8009edc:	b085      	sub	sp, #20
 8009ede:	af00      	add	r7, sp, #0
 8009ee0:	60f8      	str	r0, [r7, #12]
 8009ee2:	60b9      	str	r1, [r7, #8]
 8009ee4:	607a      	str	r2, [r7, #4]
 8009ee6:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009eec:	68fa      	ldr	r2, [r7, #12]
 8009eee:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009ef0:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d004      	beq.n	8009f04 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009efe:	68fa      	ldr	r2, [r7, #12]
 8009f00:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009f02:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f08:	f003 021f 	and.w	r2, r3, #31
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f10:	2101      	movs	r1, #1
 8009f12:	fa01 f202 	lsl.w	r2, r1, r2
 8009f16:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	683a      	ldr	r2, [r7, #0]
 8009f1e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	689b      	ldr	r3, [r3, #8]
 8009f24:	2b10      	cmp	r3, #16
 8009f26:	d108      	bne.n	8009f3a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	687a      	ldr	r2, [r7, #4]
 8009f2e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	68ba      	ldr	r2, [r7, #8]
 8009f36:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8009f38:	e007      	b.n	8009f4a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	68ba      	ldr	r2, [r7, #8]
 8009f40:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	687a      	ldr	r2, [r7, #4]
 8009f48:	60da      	str	r2, [r3, #12]
}
 8009f4a:	bf00      	nop
 8009f4c:	3714      	adds	r7, #20
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f54:	4770      	bx	lr
	...

08009f58 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b087      	sub	sp, #28
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	461a      	mov	r2, r3
 8009f66:	4b16      	ldr	r3, [pc, #88]	; (8009fc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d802      	bhi.n	8009f72 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8009f6c:	4b15      	ldr	r3, [pc, #84]	; (8009fc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8009f6e:	617b      	str	r3, [r7, #20]
 8009f70:	e001      	b.n	8009f76 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8009f72:	4b15      	ldr	r3, [pc, #84]	; (8009fc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8009f74:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8009f76:	697b      	ldr	r3, [r7, #20]
 8009f78:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	b2db      	uxtb	r3, r3
 8009f80:	3b08      	subs	r3, #8
 8009f82:	4a12      	ldr	r2, [pc, #72]	; (8009fcc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8009f84:	fba2 2303 	umull	r2, r3, r2, r3
 8009f88:	091b      	lsrs	r3, r3, #4
 8009f8a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f90:	089b      	lsrs	r3, r3, #2
 8009f92:	009a      	lsls	r2, r3, #2
 8009f94:	693b      	ldr	r3, [r7, #16]
 8009f96:	4413      	add	r3, r2
 8009f98:	461a      	mov	r2, r3
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	4a0b      	ldr	r2, [pc, #44]	; (8009fd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8009fa2:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	f003 031f 	and.w	r3, r3, #31
 8009faa:	2201      	movs	r2, #1
 8009fac:	409a      	lsls	r2, r3
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	651a      	str	r2, [r3, #80]	; 0x50
}
 8009fb2:	bf00      	nop
 8009fb4:	371c      	adds	r7, #28
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbc:	4770      	bx	lr
 8009fbe:	bf00      	nop
 8009fc0:	40020407 	.word	0x40020407
 8009fc4:	40020800 	.word	0x40020800
 8009fc8:	40020820 	.word	0x40020820
 8009fcc:	cccccccd 	.word	0xcccccccd
 8009fd0:	40020880 	.word	0x40020880

08009fd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009fd4:	b480      	push	{r7}
 8009fd6:	b085      	sub	sp, #20
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	685b      	ldr	r3, [r3, #4]
 8009fe0:	b2db      	uxtb	r3, r3
 8009fe2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009fe4:	68fa      	ldr	r2, [r7, #12]
 8009fe6:	4b0b      	ldr	r3, [pc, #44]	; (800a014 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8009fe8:	4413      	add	r3, r2
 8009fea:	009b      	lsls	r3, r3, #2
 8009fec:	461a      	mov	r2, r3
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	4a08      	ldr	r2, [pc, #32]	; (800a018 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8009ff6:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	3b01      	subs	r3, #1
 8009ffc:	f003 031f 	and.w	r3, r3, #31
 800a000:	2201      	movs	r2, #1
 800a002:	409a      	lsls	r2, r3
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800a008:	bf00      	nop
 800a00a:	3714      	adds	r7, #20
 800a00c:	46bd      	mov	sp, r7
 800a00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a012:	4770      	bx	lr
 800a014:	1000823f 	.word	0x1000823f
 800a018:	40020940 	.word	0x40020940

0800a01c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a01c:	b480      	push	{r7}
 800a01e:	b087      	sub	sp, #28
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
 800a024:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a026:	2300      	movs	r3, #0
 800a028:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a02a:	e15a      	b.n	800a2e2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	681a      	ldr	r2, [r3, #0]
 800a030:	2101      	movs	r1, #1
 800a032:	697b      	ldr	r3, [r7, #20]
 800a034:	fa01 f303 	lsl.w	r3, r1, r3
 800a038:	4013      	ands	r3, r2
 800a03a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	f000 814c 	beq.w	800a2dc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	685b      	ldr	r3, [r3, #4]
 800a048:	2b01      	cmp	r3, #1
 800a04a:	d00b      	beq.n	800a064 <HAL_GPIO_Init+0x48>
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	685b      	ldr	r3, [r3, #4]
 800a050:	2b02      	cmp	r3, #2
 800a052:	d007      	beq.n	800a064 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a058:	2b11      	cmp	r3, #17
 800a05a:	d003      	beq.n	800a064 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	685b      	ldr	r3, [r3, #4]
 800a060:	2b12      	cmp	r3, #18
 800a062:	d130      	bne.n	800a0c6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	689b      	ldr	r3, [r3, #8]
 800a068:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a06a:	697b      	ldr	r3, [r7, #20]
 800a06c:	005b      	lsls	r3, r3, #1
 800a06e:	2203      	movs	r2, #3
 800a070:	fa02 f303 	lsl.w	r3, r2, r3
 800a074:	43db      	mvns	r3, r3
 800a076:	693a      	ldr	r2, [r7, #16]
 800a078:	4013      	ands	r3, r2
 800a07a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	68da      	ldr	r2, [r3, #12]
 800a080:	697b      	ldr	r3, [r7, #20]
 800a082:	005b      	lsls	r3, r3, #1
 800a084:	fa02 f303 	lsl.w	r3, r2, r3
 800a088:	693a      	ldr	r2, [r7, #16]
 800a08a:	4313      	orrs	r3, r2
 800a08c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	693a      	ldr	r2, [r7, #16]
 800a092:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	685b      	ldr	r3, [r3, #4]
 800a098:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a09a:	2201      	movs	r2, #1
 800a09c:	697b      	ldr	r3, [r7, #20]
 800a09e:	fa02 f303 	lsl.w	r3, r2, r3
 800a0a2:	43db      	mvns	r3, r3
 800a0a4:	693a      	ldr	r2, [r7, #16]
 800a0a6:	4013      	ands	r3, r2
 800a0a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	685b      	ldr	r3, [r3, #4]
 800a0ae:	091b      	lsrs	r3, r3, #4
 800a0b0:	f003 0201 	and.w	r2, r3, #1
 800a0b4:	697b      	ldr	r3, [r7, #20]
 800a0b6:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ba:	693a      	ldr	r2, [r7, #16]
 800a0bc:	4313      	orrs	r3, r2
 800a0be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	693a      	ldr	r2, [r7, #16]
 800a0c4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	68db      	ldr	r3, [r3, #12]
 800a0ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a0cc:	697b      	ldr	r3, [r7, #20]
 800a0ce:	005b      	lsls	r3, r3, #1
 800a0d0:	2203      	movs	r2, #3
 800a0d2:	fa02 f303 	lsl.w	r3, r2, r3
 800a0d6:	43db      	mvns	r3, r3
 800a0d8:	693a      	ldr	r2, [r7, #16]
 800a0da:	4013      	ands	r3, r2
 800a0dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	689a      	ldr	r2, [r3, #8]
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	005b      	lsls	r3, r3, #1
 800a0e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ea:	693a      	ldr	r2, [r7, #16]
 800a0ec:	4313      	orrs	r3, r2
 800a0ee:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	693a      	ldr	r2, [r7, #16]
 800a0f4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	685b      	ldr	r3, [r3, #4]
 800a0fa:	2b02      	cmp	r3, #2
 800a0fc:	d003      	beq.n	800a106 <HAL_GPIO_Init+0xea>
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	685b      	ldr	r3, [r3, #4]
 800a102:	2b12      	cmp	r3, #18
 800a104:	d123      	bne.n	800a14e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a106:	697b      	ldr	r3, [r7, #20]
 800a108:	08da      	lsrs	r2, r3, #3
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	3208      	adds	r2, #8
 800a10e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a112:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a114:	697b      	ldr	r3, [r7, #20]
 800a116:	f003 0307 	and.w	r3, r3, #7
 800a11a:	009b      	lsls	r3, r3, #2
 800a11c:	220f      	movs	r2, #15
 800a11e:	fa02 f303 	lsl.w	r3, r2, r3
 800a122:	43db      	mvns	r3, r3
 800a124:	693a      	ldr	r2, [r7, #16]
 800a126:	4013      	ands	r3, r2
 800a128:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	691a      	ldr	r2, [r3, #16]
 800a12e:	697b      	ldr	r3, [r7, #20]
 800a130:	f003 0307 	and.w	r3, r3, #7
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	fa02 f303 	lsl.w	r3, r2, r3
 800a13a:	693a      	ldr	r2, [r7, #16]
 800a13c:	4313      	orrs	r3, r2
 800a13e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a140:	697b      	ldr	r3, [r7, #20]
 800a142:	08da      	lsrs	r2, r3, #3
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	3208      	adds	r2, #8
 800a148:	6939      	ldr	r1, [r7, #16]
 800a14a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a154:	697b      	ldr	r3, [r7, #20]
 800a156:	005b      	lsls	r3, r3, #1
 800a158:	2203      	movs	r2, #3
 800a15a:	fa02 f303 	lsl.w	r3, r2, r3
 800a15e:	43db      	mvns	r3, r3
 800a160:	693a      	ldr	r2, [r7, #16]
 800a162:	4013      	ands	r3, r2
 800a164:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	685b      	ldr	r3, [r3, #4]
 800a16a:	f003 0203 	and.w	r2, r3, #3
 800a16e:	697b      	ldr	r3, [r7, #20]
 800a170:	005b      	lsls	r3, r3, #1
 800a172:	fa02 f303 	lsl.w	r3, r2, r3
 800a176:	693a      	ldr	r2, [r7, #16]
 800a178:	4313      	orrs	r3, r2
 800a17a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	693a      	ldr	r2, [r7, #16]
 800a180:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800a182:	683b      	ldr	r3, [r7, #0]
 800a184:	685b      	ldr	r3, [r3, #4]
 800a186:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	f000 80a6 	beq.w	800a2dc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a190:	4b5b      	ldr	r3, [pc, #364]	; (800a300 <HAL_GPIO_Init+0x2e4>)
 800a192:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a194:	4a5a      	ldr	r2, [pc, #360]	; (800a300 <HAL_GPIO_Init+0x2e4>)
 800a196:	f043 0301 	orr.w	r3, r3, #1
 800a19a:	6613      	str	r3, [r2, #96]	; 0x60
 800a19c:	4b58      	ldr	r3, [pc, #352]	; (800a300 <HAL_GPIO_Init+0x2e4>)
 800a19e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1a0:	f003 0301 	and.w	r3, r3, #1
 800a1a4:	60bb      	str	r3, [r7, #8]
 800a1a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a1a8:	4a56      	ldr	r2, [pc, #344]	; (800a304 <HAL_GPIO_Init+0x2e8>)
 800a1aa:	697b      	ldr	r3, [r7, #20]
 800a1ac:	089b      	lsrs	r3, r3, #2
 800a1ae:	3302      	adds	r3, #2
 800a1b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a1b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a1b6:	697b      	ldr	r3, [r7, #20]
 800a1b8:	f003 0303 	and.w	r3, r3, #3
 800a1bc:	009b      	lsls	r3, r3, #2
 800a1be:	220f      	movs	r2, #15
 800a1c0:	fa02 f303 	lsl.w	r3, r2, r3
 800a1c4:	43db      	mvns	r3, r3
 800a1c6:	693a      	ldr	r2, [r7, #16]
 800a1c8:	4013      	ands	r3, r2
 800a1ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a1d2:	d01f      	beq.n	800a214 <HAL_GPIO_Init+0x1f8>
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	4a4c      	ldr	r2, [pc, #304]	; (800a308 <HAL_GPIO_Init+0x2ec>)
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	d019      	beq.n	800a210 <HAL_GPIO_Init+0x1f4>
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	4a4b      	ldr	r2, [pc, #300]	; (800a30c <HAL_GPIO_Init+0x2f0>)
 800a1e0:	4293      	cmp	r3, r2
 800a1e2:	d013      	beq.n	800a20c <HAL_GPIO_Init+0x1f0>
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	4a4a      	ldr	r2, [pc, #296]	; (800a310 <HAL_GPIO_Init+0x2f4>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	d00d      	beq.n	800a208 <HAL_GPIO_Init+0x1ec>
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	4a49      	ldr	r2, [pc, #292]	; (800a314 <HAL_GPIO_Init+0x2f8>)
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d007      	beq.n	800a204 <HAL_GPIO_Init+0x1e8>
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	4a48      	ldr	r2, [pc, #288]	; (800a318 <HAL_GPIO_Init+0x2fc>)
 800a1f8:	4293      	cmp	r3, r2
 800a1fa:	d101      	bne.n	800a200 <HAL_GPIO_Init+0x1e4>
 800a1fc:	2305      	movs	r3, #5
 800a1fe:	e00a      	b.n	800a216 <HAL_GPIO_Init+0x1fa>
 800a200:	2306      	movs	r3, #6
 800a202:	e008      	b.n	800a216 <HAL_GPIO_Init+0x1fa>
 800a204:	2304      	movs	r3, #4
 800a206:	e006      	b.n	800a216 <HAL_GPIO_Init+0x1fa>
 800a208:	2303      	movs	r3, #3
 800a20a:	e004      	b.n	800a216 <HAL_GPIO_Init+0x1fa>
 800a20c:	2302      	movs	r3, #2
 800a20e:	e002      	b.n	800a216 <HAL_GPIO_Init+0x1fa>
 800a210:	2301      	movs	r3, #1
 800a212:	e000      	b.n	800a216 <HAL_GPIO_Init+0x1fa>
 800a214:	2300      	movs	r3, #0
 800a216:	697a      	ldr	r2, [r7, #20]
 800a218:	f002 0203 	and.w	r2, r2, #3
 800a21c:	0092      	lsls	r2, r2, #2
 800a21e:	4093      	lsls	r3, r2
 800a220:	693a      	ldr	r2, [r7, #16]
 800a222:	4313      	orrs	r3, r2
 800a224:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a226:	4937      	ldr	r1, [pc, #220]	; (800a304 <HAL_GPIO_Init+0x2e8>)
 800a228:	697b      	ldr	r3, [r7, #20]
 800a22a:	089b      	lsrs	r3, r3, #2
 800a22c:	3302      	adds	r3, #2
 800a22e:	693a      	ldr	r2, [r7, #16]
 800a230:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a234:	4b39      	ldr	r3, [pc, #228]	; (800a31c <HAL_GPIO_Init+0x300>)
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	43db      	mvns	r3, r3
 800a23e:	693a      	ldr	r2, [r7, #16]
 800a240:	4013      	ands	r3, r2
 800a242:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	685b      	ldr	r3, [r3, #4]
 800a248:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d003      	beq.n	800a258 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a250:	693a      	ldr	r2, [r7, #16]
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	4313      	orrs	r3, r2
 800a256:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a258:	4a30      	ldr	r2, [pc, #192]	; (800a31c <HAL_GPIO_Init+0x300>)
 800a25a:	693b      	ldr	r3, [r7, #16]
 800a25c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800a25e:	4b2f      	ldr	r3, [pc, #188]	; (800a31c <HAL_GPIO_Init+0x300>)
 800a260:	685b      	ldr	r3, [r3, #4]
 800a262:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	43db      	mvns	r3, r3
 800a268:	693a      	ldr	r2, [r7, #16]
 800a26a:	4013      	ands	r3, r2
 800a26c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	685b      	ldr	r3, [r3, #4]
 800a272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a276:	2b00      	cmp	r3, #0
 800a278:	d003      	beq.n	800a282 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a27a:	693a      	ldr	r2, [r7, #16]
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	4313      	orrs	r3, r2
 800a280:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a282:	4a26      	ldr	r2, [pc, #152]	; (800a31c <HAL_GPIO_Init+0x300>)
 800a284:	693b      	ldr	r3, [r7, #16]
 800a286:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a288:	4b24      	ldr	r3, [pc, #144]	; (800a31c <HAL_GPIO_Init+0x300>)
 800a28a:	689b      	ldr	r3, [r3, #8]
 800a28c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	43db      	mvns	r3, r3
 800a292:	693a      	ldr	r2, [r7, #16]
 800a294:	4013      	ands	r3, r2
 800a296:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800a298:	683b      	ldr	r3, [r7, #0]
 800a29a:	685b      	ldr	r3, [r3, #4]
 800a29c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d003      	beq.n	800a2ac <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a2a4:	693a      	ldr	r2, [r7, #16]
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a2ac:	4a1b      	ldr	r2, [pc, #108]	; (800a31c <HAL_GPIO_Init+0x300>)
 800a2ae:	693b      	ldr	r3, [r7, #16]
 800a2b0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a2b2:	4b1a      	ldr	r3, [pc, #104]	; (800a31c <HAL_GPIO_Init+0x300>)
 800a2b4:	68db      	ldr	r3, [r3, #12]
 800a2b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	43db      	mvns	r3, r3
 800a2bc:	693a      	ldr	r2, [r7, #16]
 800a2be:	4013      	ands	r3, r2
 800a2c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	685b      	ldr	r3, [r3, #4]
 800a2c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d003      	beq.n	800a2d6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a2ce:	693a      	ldr	r2, [r7, #16]
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	4313      	orrs	r3, r2
 800a2d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a2d6:	4a11      	ldr	r2, [pc, #68]	; (800a31c <HAL_GPIO_Init+0x300>)
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800a2dc:	697b      	ldr	r3, [r7, #20]
 800a2de:	3301      	adds	r3, #1
 800a2e0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a2e2:	683b      	ldr	r3, [r7, #0]
 800a2e4:	681a      	ldr	r2, [r3, #0]
 800a2e6:	697b      	ldr	r3, [r7, #20]
 800a2e8:	fa22 f303 	lsr.w	r3, r2, r3
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	f47f ae9d 	bne.w	800a02c <HAL_GPIO_Init+0x10>
  }
}
 800a2f2:	bf00      	nop
 800a2f4:	371c      	adds	r7, #28
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fc:	4770      	bx	lr
 800a2fe:	bf00      	nop
 800a300:	40021000 	.word	0x40021000
 800a304:	40010000 	.word	0x40010000
 800a308:	48000400 	.word	0x48000400
 800a30c:	48000800 	.word	0x48000800
 800a310:	48000c00 	.word	0x48000c00
 800a314:	48001000 	.word	0x48001000
 800a318:	48001400 	.word	0x48001400
 800a31c:	40010400 	.word	0x40010400

0800a320 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a320:	b480      	push	{r7}
 800a322:	b083      	sub	sp, #12
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
 800a328:	460b      	mov	r3, r1
 800a32a:	807b      	strh	r3, [r7, #2]
 800a32c:	4613      	mov	r3, r2
 800a32e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a330:	787b      	ldrb	r3, [r7, #1]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d003      	beq.n	800a33e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a336:	887a      	ldrh	r2, [r7, #2]
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a33c:	e002      	b.n	800a344 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a33e:	887a      	ldrh	r2, [r7, #2]
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a344:	bf00      	nop
 800a346:	370c      	adds	r7, #12
 800a348:	46bd      	mov	sp, r7
 800a34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34e:	4770      	bx	lr

0800a350 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a350:	b480      	push	{r7}
 800a352:	b085      	sub	sp, #20
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d141      	bne.n	800a3e2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a35e:	4b4b      	ldr	r3, [pc, #300]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a366:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a36a:	d131      	bne.n	800a3d0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a36c:	4b47      	ldr	r3, [pc, #284]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a36e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a372:	4a46      	ldr	r2, [pc, #280]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a374:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a378:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a37c:	4b43      	ldr	r3, [pc, #268]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a384:	4a41      	ldr	r2, [pc, #260]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a386:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a38a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a38c:	4b40      	ldr	r3, [pc, #256]	; (800a490 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	2232      	movs	r2, #50	; 0x32
 800a392:	fb02 f303 	mul.w	r3, r2, r3
 800a396:	4a3f      	ldr	r2, [pc, #252]	; (800a494 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a398:	fba2 2303 	umull	r2, r3, r2, r3
 800a39c:	0c9b      	lsrs	r3, r3, #18
 800a39e:	3301      	adds	r3, #1
 800a3a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a3a2:	e002      	b.n	800a3aa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	3b01      	subs	r3, #1
 800a3a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a3aa:	4b38      	ldr	r3, [pc, #224]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a3ac:	695b      	ldr	r3, [r3, #20]
 800a3ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a3b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3b6:	d102      	bne.n	800a3be <HAL_PWREx_ControlVoltageScaling+0x6e>
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d1f2      	bne.n	800a3a4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a3be:	4b33      	ldr	r3, [pc, #204]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a3c0:	695b      	ldr	r3, [r3, #20]
 800a3c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a3c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3ca:	d158      	bne.n	800a47e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a3cc:	2303      	movs	r3, #3
 800a3ce:	e057      	b.n	800a480 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a3d0:	4b2e      	ldr	r3, [pc, #184]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a3d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a3d6:	4a2d      	ldr	r2, [pc, #180]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a3d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a3dc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800a3e0:	e04d      	b.n	800a47e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3e8:	d141      	bne.n	800a46e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a3ea:	4b28      	ldr	r3, [pc, #160]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a3f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3f6:	d131      	bne.n	800a45c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a3f8:	4b24      	ldr	r3, [pc, #144]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a3fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a3fe:	4a23      	ldr	r2, [pc, #140]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a400:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a404:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a408:	4b20      	ldr	r3, [pc, #128]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a410:	4a1e      	ldr	r2, [pc, #120]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a412:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a416:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a418:	4b1d      	ldr	r3, [pc, #116]	; (800a490 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	2232      	movs	r2, #50	; 0x32
 800a41e:	fb02 f303 	mul.w	r3, r2, r3
 800a422:	4a1c      	ldr	r2, [pc, #112]	; (800a494 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a424:	fba2 2303 	umull	r2, r3, r2, r3
 800a428:	0c9b      	lsrs	r3, r3, #18
 800a42a:	3301      	adds	r3, #1
 800a42c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a42e:	e002      	b.n	800a436 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	3b01      	subs	r3, #1
 800a434:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a436:	4b15      	ldr	r3, [pc, #84]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a438:	695b      	ldr	r3, [r3, #20]
 800a43a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a43e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a442:	d102      	bne.n	800a44a <HAL_PWREx_ControlVoltageScaling+0xfa>
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d1f2      	bne.n	800a430 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a44a:	4b10      	ldr	r3, [pc, #64]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a44c:	695b      	ldr	r3, [r3, #20]
 800a44e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a452:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a456:	d112      	bne.n	800a47e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a458:	2303      	movs	r3, #3
 800a45a:	e011      	b.n	800a480 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a45c:	4b0b      	ldr	r3, [pc, #44]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a45e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a462:	4a0a      	ldr	r2, [pc, #40]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a464:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a468:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800a46c:	e007      	b.n	800a47e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a46e:	4b07      	ldr	r3, [pc, #28]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a476:	4a05      	ldr	r2, [pc, #20]	; (800a48c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a478:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a47c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800a47e:	2300      	movs	r3, #0
}
 800a480:	4618      	mov	r0, r3
 800a482:	3714      	adds	r7, #20
 800a484:	46bd      	mov	sp, r7
 800a486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48a:	4770      	bx	lr
 800a48c:	40007000 	.word	0x40007000
 800a490:	20000ca4 	.word	0x20000ca4
 800a494:	431bde83 	.word	0x431bde83

0800a498 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b088      	sub	sp, #32
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d101      	bne.n	800a4aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	e308      	b.n	800aabc <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	f003 0301 	and.w	r3, r3, #1
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d075      	beq.n	800a5a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a4b6:	4ba3      	ldr	r3, [pc, #652]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a4b8:	689b      	ldr	r3, [r3, #8]
 800a4ba:	f003 030c 	and.w	r3, r3, #12
 800a4be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a4c0:	4ba0      	ldr	r3, [pc, #640]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a4c2:	68db      	ldr	r3, [r3, #12]
 800a4c4:	f003 0303 	and.w	r3, r3, #3
 800a4c8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800a4ca:	69bb      	ldr	r3, [r7, #24]
 800a4cc:	2b0c      	cmp	r3, #12
 800a4ce:	d102      	bne.n	800a4d6 <HAL_RCC_OscConfig+0x3e>
 800a4d0:	697b      	ldr	r3, [r7, #20]
 800a4d2:	2b03      	cmp	r3, #3
 800a4d4:	d002      	beq.n	800a4dc <HAL_RCC_OscConfig+0x44>
 800a4d6:	69bb      	ldr	r3, [r7, #24]
 800a4d8:	2b08      	cmp	r3, #8
 800a4da:	d10b      	bne.n	800a4f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a4dc:	4b99      	ldr	r3, [pc, #612]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d05b      	beq.n	800a5a0 <HAL_RCC_OscConfig+0x108>
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	685b      	ldr	r3, [r3, #4]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d157      	bne.n	800a5a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	e2e3      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	685b      	ldr	r3, [r3, #4]
 800a4f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a4fc:	d106      	bne.n	800a50c <HAL_RCC_OscConfig+0x74>
 800a4fe:	4b91      	ldr	r3, [pc, #580]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	4a90      	ldr	r2, [pc, #576]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a504:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a508:	6013      	str	r3, [r2, #0]
 800a50a:	e01d      	b.n	800a548 <HAL_RCC_OscConfig+0xb0>
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	685b      	ldr	r3, [r3, #4]
 800a510:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a514:	d10c      	bne.n	800a530 <HAL_RCC_OscConfig+0x98>
 800a516:	4b8b      	ldr	r3, [pc, #556]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	4a8a      	ldr	r2, [pc, #552]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a51c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a520:	6013      	str	r3, [r2, #0]
 800a522:	4b88      	ldr	r3, [pc, #544]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	4a87      	ldr	r2, [pc, #540]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a528:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a52c:	6013      	str	r3, [r2, #0]
 800a52e:	e00b      	b.n	800a548 <HAL_RCC_OscConfig+0xb0>
 800a530:	4b84      	ldr	r3, [pc, #528]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	4a83      	ldr	r2, [pc, #524]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a536:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a53a:	6013      	str	r3, [r2, #0]
 800a53c:	4b81      	ldr	r3, [pc, #516]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	4a80      	ldr	r2, [pc, #512]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a542:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a546:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	685b      	ldr	r3, [r3, #4]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d013      	beq.n	800a578 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a550:	f7fd fa06 	bl	8007960 <HAL_GetTick>
 800a554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a556:	e008      	b.n	800a56a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a558:	f7fd fa02 	bl	8007960 <HAL_GetTick>
 800a55c:	4602      	mov	r2, r0
 800a55e:	693b      	ldr	r3, [r7, #16]
 800a560:	1ad3      	subs	r3, r2, r3
 800a562:	2b64      	cmp	r3, #100	; 0x64
 800a564:	d901      	bls.n	800a56a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a566:	2303      	movs	r3, #3
 800a568:	e2a8      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a56a:	4b76      	ldr	r3, [pc, #472]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a572:	2b00      	cmp	r3, #0
 800a574:	d0f0      	beq.n	800a558 <HAL_RCC_OscConfig+0xc0>
 800a576:	e014      	b.n	800a5a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a578:	f7fd f9f2 	bl	8007960 <HAL_GetTick>
 800a57c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a57e:	e008      	b.n	800a592 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a580:	f7fd f9ee 	bl	8007960 <HAL_GetTick>
 800a584:	4602      	mov	r2, r0
 800a586:	693b      	ldr	r3, [r7, #16]
 800a588:	1ad3      	subs	r3, r2, r3
 800a58a:	2b64      	cmp	r3, #100	; 0x64
 800a58c:	d901      	bls.n	800a592 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a58e:	2303      	movs	r3, #3
 800a590:	e294      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a592:	4b6c      	ldr	r3, [pc, #432]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d1f0      	bne.n	800a580 <HAL_RCC_OscConfig+0xe8>
 800a59e:	e000      	b.n	800a5a2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a5a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	f003 0302 	and.w	r3, r3, #2
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d075      	beq.n	800a69a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a5ae:	4b65      	ldr	r3, [pc, #404]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a5b0:	689b      	ldr	r3, [r3, #8]
 800a5b2:	f003 030c 	and.w	r3, r3, #12
 800a5b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a5b8:	4b62      	ldr	r3, [pc, #392]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a5ba:	68db      	ldr	r3, [r3, #12]
 800a5bc:	f003 0303 	and.w	r3, r3, #3
 800a5c0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800a5c2:	69bb      	ldr	r3, [r7, #24]
 800a5c4:	2b0c      	cmp	r3, #12
 800a5c6:	d102      	bne.n	800a5ce <HAL_RCC_OscConfig+0x136>
 800a5c8:	697b      	ldr	r3, [r7, #20]
 800a5ca:	2b02      	cmp	r3, #2
 800a5cc:	d002      	beq.n	800a5d4 <HAL_RCC_OscConfig+0x13c>
 800a5ce:	69bb      	ldr	r3, [r7, #24]
 800a5d0:	2b04      	cmp	r3, #4
 800a5d2:	d11f      	bne.n	800a614 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a5d4:	4b5b      	ldr	r3, [pc, #364]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d005      	beq.n	800a5ec <HAL_RCC_OscConfig+0x154>
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	68db      	ldr	r3, [r3, #12]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d101      	bne.n	800a5ec <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800a5e8:	2301      	movs	r3, #1
 800a5ea:	e267      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a5ec:	4b55      	ldr	r3, [pc, #340]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a5ee:	685b      	ldr	r3, [r3, #4]
 800a5f0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	691b      	ldr	r3, [r3, #16]
 800a5f8:	061b      	lsls	r3, r3, #24
 800a5fa:	4952      	ldr	r1, [pc, #328]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a5fc:	4313      	orrs	r3, r2
 800a5fe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a600:	4b51      	ldr	r3, [pc, #324]	; (800a748 <HAL_RCC_OscConfig+0x2b0>)
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	4618      	mov	r0, r3
 800a606:	f7fd f95f 	bl	80078c8 <HAL_InitTick>
 800a60a:	4603      	mov	r3, r0
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d043      	beq.n	800a698 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800a610:	2301      	movs	r3, #1
 800a612:	e253      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	68db      	ldr	r3, [r3, #12]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d023      	beq.n	800a664 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a61c:	4b49      	ldr	r3, [pc, #292]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	4a48      	ldr	r2, [pc, #288]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a622:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a626:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a628:	f7fd f99a 	bl	8007960 <HAL_GetTick>
 800a62c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a62e:	e008      	b.n	800a642 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a630:	f7fd f996 	bl	8007960 <HAL_GetTick>
 800a634:	4602      	mov	r2, r0
 800a636:	693b      	ldr	r3, [r7, #16]
 800a638:	1ad3      	subs	r3, r2, r3
 800a63a:	2b02      	cmp	r3, #2
 800a63c:	d901      	bls.n	800a642 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a63e:	2303      	movs	r3, #3
 800a640:	e23c      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a642:	4b40      	ldr	r3, [pc, #256]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d0f0      	beq.n	800a630 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a64e:	4b3d      	ldr	r3, [pc, #244]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a650:	685b      	ldr	r3, [r3, #4]
 800a652:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	691b      	ldr	r3, [r3, #16]
 800a65a:	061b      	lsls	r3, r3, #24
 800a65c:	4939      	ldr	r1, [pc, #228]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a65e:	4313      	orrs	r3, r2
 800a660:	604b      	str	r3, [r1, #4]
 800a662:	e01a      	b.n	800a69a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a664:	4b37      	ldr	r3, [pc, #220]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	4a36      	ldr	r2, [pc, #216]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a66a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a66e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a670:	f7fd f976 	bl	8007960 <HAL_GetTick>
 800a674:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a676:	e008      	b.n	800a68a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a678:	f7fd f972 	bl	8007960 <HAL_GetTick>
 800a67c:	4602      	mov	r2, r0
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	1ad3      	subs	r3, r2, r3
 800a682:	2b02      	cmp	r3, #2
 800a684:	d901      	bls.n	800a68a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800a686:	2303      	movs	r3, #3
 800a688:	e218      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a68a:	4b2e      	ldr	r3, [pc, #184]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a692:	2b00      	cmp	r3, #0
 800a694:	d1f0      	bne.n	800a678 <HAL_RCC_OscConfig+0x1e0>
 800a696:	e000      	b.n	800a69a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a698:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	f003 0308 	and.w	r3, r3, #8
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d03c      	beq.n	800a720 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	695b      	ldr	r3, [r3, #20]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d01c      	beq.n	800a6e8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a6ae:	4b25      	ldr	r3, [pc, #148]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a6b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a6b4:	4a23      	ldr	r2, [pc, #140]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a6b6:	f043 0301 	orr.w	r3, r3, #1
 800a6ba:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a6be:	f7fd f94f 	bl	8007960 <HAL_GetTick>
 800a6c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a6c4:	e008      	b.n	800a6d8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a6c6:	f7fd f94b 	bl	8007960 <HAL_GetTick>
 800a6ca:	4602      	mov	r2, r0
 800a6cc:	693b      	ldr	r3, [r7, #16]
 800a6ce:	1ad3      	subs	r3, r2, r3
 800a6d0:	2b02      	cmp	r3, #2
 800a6d2:	d901      	bls.n	800a6d8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a6d4:	2303      	movs	r3, #3
 800a6d6:	e1f1      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a6d8:	4b1a      	ldr	r3, [pc, #104]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a6da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a6de:	f003 0302 	and.w	r3, r3, #2
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d0ef      	beq.n	800a6c6 <HAL_RCC_OscConfig+0x22e>
 800a6e6:	e01b      	b.n	800a720 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a6e8:	4b16      	ldr	r3, [pc, #88]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a6ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a6ee:	4a15      	ldr	r2, [pc, #84]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a6f0:	f023 0301 	bic.w	r3, r3, #1
 800a6f4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a6f8:	f7fd f932 	bl	8007960 <HAL_GetTick>
 800a6fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a6fe:	e008      	b.n	800a712 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a700:	f7fd f92e 	bl	8007960 <HAL_GetTick>
 800a704:	4602      	mov	r2, r0
 800a706:	693b      	ldr	r3, [r7, #16]
 800a708:	1ad3      	subs	r3, r2, r3
 800a70a:	2b02      	cmp	r3, #2
 800a70c:	d901      	bls.n	800a712 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800a70e:	2303      	movs	r3, #3
 800a710:	e1d4      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a712:	4b0c      	ldr	r3, [pc, #48]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a714:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a718:	f003 0302 	and.w	r3, r3, #2
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d1ef      	bne.n	800a700 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f003 0304 	and.w	r3, r3, #4
 800a728:	2b00      	cmp	r3, #0
 800a72a:	f000 80ab 	beq.w	800a884 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a72e:	2300      	movs	r3, #0
 800a730:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a732:	4b04      	ldr	r3, [pc, #16]	; (800a744 <HAL_RCC_OscConfig+0x2ac>)
 800a734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d106      	bne.n	800a74c <HAL_RCC_OscConfig+0x2b4>
 800a73e:	2301      	movs	r3, #1
 800a740:	e005      	b.n	800a74e <HAL_RCC_OscConfig+0x2b6>
 800a742:	bf00      	nop
 800a744:	40021000 	.word	0x40021000
 800a748:	20000ca8 	.word	0x20000ca8
 800a74c:	2300      	movs	r3, #0
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d00d      	beq.n	800a76e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a752:	4baf      	ldr	r3, [pc, #700]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a756:	4aae      	ldr	r2, [pc, #696]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a758:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a75c:	6593      	str	r3, [r2, #88]	; 0x58
 800a75e:	4bac      	ldr	r3, [pc, #688]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a760:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a766:	60fb      	str	r3, [r7, #12]
 800a768:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a76a:	2301      	movs	r3, #1
 800a76c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a76e:	4ba9      	ldr	r3, [pc, #676]	; (800aa14 <HAL_RCC_OscConfig+0x57c>)
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a776:	2b00      	cmp	r3, #0
 800a778:	d118      	bne.n	800a7ac <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a77a:	4ba6      	ldr	r3, [pc, #664]	; (800aa14 <HAL_RCC_OscConfig+0x57c>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	4aa5      	ldr	r2, [pc, #660]	; (800aa14 <HAL_RCC_OscConfig+0x57c>)
 800a780:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a784:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a786:	f7fd f8eb 	bl	8007960 <HAL_GetTick>
 800a78a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a78c:	e008      	b.n	800a7a0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a78e:	f7fd f8e7 	bl	8007960 <HAL_GetTick>
 800a792:	4602      	mov	r2, r0
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	1ad3      	subs	r3, r2, r3
 800a798:	2b02      	cmp	r3, #2
 800a79a:	d901      	bls.n	800a7a0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800a79c:	2303      	movs	r3, #3
 800a79e:	e18d      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a7a0:	4b9c      	ldr	r3, [pc, #624]	; (800aa14 <HAL_RCC_OscConfig+0x57c>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d0f0      	beq.n	800a78e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	689b      	ldr	r3, [r3, #8]
 800a7b0:	2b01      	cmp	r3, #1
 800a7b2:	d108      	bne.n	800a7c6 <HAL_RCC_OscConfig+0x32e>
 800a7b4:	4b96      	ldr	r3, [pc, #600]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a7b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a7ba:	4a95      	ldr	r2, [pc, #596]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a7bc:	f043 0301 	orr.w	r3, r3, #1
 800a7c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a7c4:	e024      	b.n	800a810 <HAL_RCC_OscConfig+0x378>
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	689b      	ldr	r3, [r3, #8]
 800a7ca:	2b05      	cmp	r3, #5
 800a7cc:	d110      	bne.n	800a7f0 <HAL_RCC_OscConfig+0x358>
 800a7ce:	4b90      	ldr	r3, [pc, #576]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a7d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a7d4:	4a8e      	ldr	r2, [pc, #568]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a7d6:	f043 0304 	orr.w	r3, r3, #4
 800a7da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a7de:	4b8c      	ldr	r3, [pc, #560]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a7e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a7e4:	4a8a      	ldr	r2, [pc, #552]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a7e6:	f043 0301 	orr.w	r3, r3, #1
 800a7ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a7ee:	e00f      	b.n	800a810 <HAL_RCC_OscConfig+0x378>
 800a7f0:	4b87      	ldr	r3, [pc, #540]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a7f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a7f6:	4a86      	ldr	r2, [pc, #536]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a7f8:	f023 0301 	bic.w	r3, r3, #1
 800a7fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a800:	4b83      	ldr	r3, [pc, #524]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a802:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a806:	4a82      	ldr	r2, [pc, #520]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a808:	f023 0304 	bic.w	r3, r3, #4
 800a80c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	689b      	ldr	r3, [r3, #8]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d016      	beq.n	800a846 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a818:	f7fd f8a2 	bl	8007960 <HAL_GetTick>
 800a81c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a81e:	e00a      	b.n	800a836 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a820:	f7fd f89e 	bl	8007960 <HAL_GetTick>
 800a824:	4602      	mov	r2, r0
 800a826:	693b      	ldr	r3, [r7, #16]
 800a828:	1ad3      	subs	r3, r2, r3
 800a82a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a82e:	4293      	cmp	r3, r2
 800a830:	d901      	bls.n	800a836 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800a832:	2303      	movs	r3, #3
 800a834:	e142      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a836:	4b76      	ldr	r3, [pc, #472]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a838:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a83c:	f003 0302 	and.w	r3, r3, #2
 800a840:	2b00      	cmp	r3, #0
 800a842:	d0ed      	beq.n	800a820 <HAL_RCC_OscConfig+0x388>
 800a844:	e015      	b.n	800a872 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a846:	f7fd f88b 	bl	8007960 <HAL_GetTick>
 800a84a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a84c:	e00a      	b.n	800a864 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a84e:	f7fd f887 	bl	8007960 <HAL_GetTick>
 800a852:	4602      	mov	r2, r0
 800a854:	693b      	ldr	r3, [r7, #16]
 800a856:	1ad3      	subs	r3, r2, r3
 800a858:	f241 3288 	movw	r2, #5000	; 0x1388
 800a85c:	4293      	cmp	r3, r2
 800a85e:	d901      	bls.n	800a864 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800a860:	2303      	movs	r3, #3
 800a862:	e12b      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a864:	4b6a      	ldr	r3, [pc, #424]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a866:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a86a:	f003 0302 	and.w	r3, r3, #2
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d1ed      	bne.n	800a84e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a872:	7ffb      	ldrb	r3, [r7, #31]
 800a874:	2b01      	cmp	r3, #1
 800a876:	d105      	bne.n	800a884 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a878:	4b65      	ldr	r3, [pc, #404]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a87a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a87c:	4a64      	ldr	r2, [pc, #400]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a87e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a882:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	f003 0320 	and.w	r3, r3, #32
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d03c      	beq.n	800a90a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	699b      	ldr	r3, [r3, #24]
 800a894:	2b00      	cmp	r3, #0
 800a896:	d01c      	beq.n	800a8d2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a898:	4b5d      	ldr	r3, [pc, #372]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a89a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a89e:	4a5c      	ldr	r2, [pc, #368]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a8a0:	f043 0301 	orr.w	r3, r3, #1
 800a8a4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a8a8:	f7fd f85a 	bl	8007960 <HAL_GetTick>
 800a8ac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a8ae:	e008      	b.n	800a8c2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a8b0:	f7fd f856 	bl	8007960 <HAL_GetTick>
 800a8b4:	4602      	mov	r2, r0
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	1ad3      	subs	r3, r2, r3
 800a8ba:	2b02      	cmp	r3, #2
 800a8bc:	d901      	bls.n	800a8c2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800a8be:	2303      	movs	r3, #3
 800a8c0:	e0fc      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a8c2:	4b53      	ldr	r3, [pc, #332]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a8c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a8c8:	f003 0302 	and.w	r3, r3, #2
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d0ef      	beq.n	800a8b0 <HAL_RCC_OscConfig+0x418>
 800a8d0:	e01b      	b.n	800a90a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a8d2:	4b4f      	ldr	r3, [pc, #316]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a8d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a8d8:	4a4d      	ldr	r2, [pc, #308]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a8da:	f023 0301 	bic.w	r3, r3, #1
 800a8de:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a8e2:	f7fd f83d 	bl	8007960 <HAL_GetTick>
 800a8e6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a8e8:	e008      	b.n	800a8fc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a8ea:	f7fd f839 	bl	8007960 <HAL_GetTick>
 800a8ee:	4602      	mov	r2, r0
 800a8f0:	693b      	ldr	r3, [r7, #16]
 800a8f2:	1ad3      	subs	r3, r2, r3
 800a8f4:	2b02      	cmp	r3, #2
 800a8f6:	d901      	bls.n	800a8fc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800a8f8:	2303      	movs	r3, #3
 800a8fa:	e0df      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a8fc:	4b44      	ldr	r3, [pc, #272]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a8fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a902:	f003 0302 	and.w	r3, r3, #2
 800a906:	2b00      	cmp	r3, #0
 800a908:	d1ef      	bne.n	800a8ea <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	69db      	ldr	r3, [r3, #28]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	f000 80d3 	beq.w	800aaba <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a914:	4b3e      	ldr	r3, [pc, #248]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a916:	689b      	ldr	r3, [r3, #8]
 800a918:	f003 030c 	and.w	r3, r3, #12
 800a91c:	2b0c      	cmp	r3, #12
 800a91e:	f000 808d 	beq.w	800aa3c <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	69db      	ldr	r3, [r3, #28]
 800a926:	2b02      	cmp	r3, #2
 800a928:	d15a      	bne.n	800a9e0 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a92a:	4b39      	ldr	r3, [pc, #228]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	4a38      	ldr	r2, [pc, #224]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a930:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a934:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a936:	f7fd f813 	bl	8007960 <HAL_GetTick>
 800a93a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a93c:	e008      	b.n	800a950 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a93e:	f7fd f80f 	bl	8007960 <HAL_GetTick>
 800a942:	4602      	mov	r2, r0
 800a944:	693b      	ldr	r3, [r7, #16]
 800a946:	1ad3      	subs	r3, r2, r3
 800a948:	2b02      	cmp	r3, #2
 800a94a:	d901      	bls.n	800a950 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800a94c:	2303      	movs	r3, #3
 800a94e:	e0b5      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a950:	4b2f      	ldr	r3, [pc, #188]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d1f0      	bne.n	800a93e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a95c:	4b2c      	ldr	r3, [pc, #176]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a95e:	68da      	ldr	r2, [r3, #12]
 800a960:	4b2d      	ldr	r3, [pc, #180]	; (800aa18 <HAL_RCC_OscConfig+0x580>)
 800a962:	4013      	ands	r3, r2
 800a964:	687a      	ldr	r2, [r7, #4]
 800a966:	6a11      	ldr	r1, [r2, #32]
 800a968:	687a      	ldr	r2, [r7, #4]
 800a96a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a96c:	3a01      	subs	r2, #1
 800a96e:	0112      	lsls	r2, r2, #4
 800a970:	4311      	orrs	r1, r2
 800a972:	687a      	ldr	r2, [r7, #4]
 800a974:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800a976:	0212      	lsls	r2, r2, #8
 800a978:	4311      	orrs	r1, r2
 800a97a:	687a      	ldr	r2, [r7, #4]
 800a97c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a97e:	0852      	lsrs	r2, r2, #1
 800a980:	3a01      	subs	r2, #1
 800a982:	0552      	lsls	r2, r2, #21
 800a984:	4311      	orrs	r1, r2
 800a986:	687a      	ldr	r2, [r7, #4]
 800a988:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a98a:	0852      	lsrs	r2, r2, #1
 800a98c:	3a01      	subs	r2, #1
 800a98e:	0652      	lsls	r2, r2, #25
 800a990:	4311      	orrs	r1, r2
 800a992:	687a      	ldr	r2, [r7, #4]
 800a994:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a996:	06d2      	lsls	r2, r2, #27
 800a998:	430a      	orrs	r2, r1
 800a99a:	491d      	ldr	r1, [pc, #116]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a99c:	4313      	orrs	r3, r2
 800a99e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a9a0:	4b1b      	ldr	r3, [pc, #108]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	4a1a      	ldr	r2, [pc, #104]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a9a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a9aa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a9ac:	4b18      	ldr	r3, [pc, #96]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a9ae:	68db      	ldr	r3, [r3, #12]
 800a9b0:	4a17      	ldr	r2, [pc, #92]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a9b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a9b6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9b8:	f7fc ffd2 	bl	8007960 <HAL_GetTick>
 800a9bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a9be:	e008      	b.n	800a9d2 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a9c0:	f7fc ffce 	bl	8007960 <HAL_GetTick>
 800a9c4:	4602      	mov	r2, r0
 800a9c6:	693b      	ldr	r3, [r7, #16]
 800a9c8:	1ad3      	subs	r3, r2, r3
 800a9ca:	2b02      	cmp	r3, #2
 800a9cc:	d901      	bls.n	800a9d2 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800a9ce:	2303      	movs	r3, #3
 800a9d0:	e074      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a9d2:	4b0f      	ldr	r3, [pc, #60]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d0f0      	beq.n	800a9c0 <HAL_RCC_OscConfig+0x528>
 800a9de:	e06c      	b.n	800aaba <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a9e0:	4b0b      	ldr	r3, [pc, #44]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	4a0a      	ldr	r2, [pc, #40]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a9e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a9ea:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800a9ec:	4b08      	ldr	r3, [pc, #32]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a9ee:	68db      	ldr	r3, [r3, #12]
 800a9f0:	4a07      	ldr	r2, [pc, #28]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a9f2:	f023 0303 	bic.w	r3, r3, #3
 800a9f6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800a9f8:	4b05      	ldr	r3, [pc, #20]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a9fa:	68db      	ldr	r3, [r3, #12]
 800a9fc:	4a04      	ldr	r2, [pc, #16]	; (800aa10 <HAL_RCC_OscConfig+0x578>)
 800a9fe:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800aa02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800aa06:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa08:	f7fc ffaa 	bl	8007960 <HAL_GetTick>
 800aa0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aa0e:	e00e      	b.n	800aa2e <HAL_RCC_OscConfig+0x596>
 800aa10:	40021000 	.word	0x40021000
 800aa14:	40007000 	.word	0x40007000
 800aa18:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa1c:	f7fc ffa0 	bl	8007960 <HAL_GetTick>
 800aa20:	4602      	mov	r2, r0
 800aa22:	693b      	ldr	r3, [r7, #16]
 800aa24:	1ad3      	subs	r3, r2, r3
 800aa26:	2b02      	cmp	r3, #2
 800aa28:	d901      	bls.n	800aa2e <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800aa2a:	2303      	movs	r3, #3
 800aa2c:	e046      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aa2e:	4b25      	ldr	r3, [pc, #148]	; (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d1f0      	bne.n	800aa1c <HAL_RCC_OscConfig+0x584>
 800aa3a:	e03e      	b.n	800aaba <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	69db      	ldr	r3, [r3, #28]
 800aa40:	2b01      	cmp	r3, #1
 800aa42:	d101      	bne.n	800aa48 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 800aa44:	2301      	movs	r3, #1
 800aa46:	e039      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800aa48:	4b1e      	ldr	r3, [pc, #120]	; (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800aa4a:	68db      	ldr	r3, [r3, #12]
 800aa4c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa4e:	697b      	ldr	r3, [r7, #20]
 800aa50:	f003 0203 	and.w	r2, r3, #3
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	6a1b      	ldr	r3, [r3, #32]
 800aa58:	429a      	cmp	r2, r3
 800aa5a:	d12c      	bne.n	800aab6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800aa5c:	697b      	ldr	r3, [r7, #20]
 800aa5e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa66:	3b01      	subs	r3, #1
 800aa68:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa6a:	429a      	cmp	r2, r3
 800aa6c:	d123      	bne.n	800aab6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800aa6e:	697b      	ldr	r3, [r7, #20]
 800aa70:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa78:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800aa7a:	429a      	cmp	r2, r3
 800aa7c:	d11b      	bne.n	800aab6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800aa7e:	697b      	ldr	r3, [r7, #20]
 800aa80:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa88:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800aa8a:	429a      	cmp	r2, r3
 800aa8c:	d113      	bne.n	800aab6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800aa8e:	697b      	ldr	r3, [r7, #20]
 800aa90:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa98:	085b      	lsrs	r3, r3, #1
 800aa9a:	3b01      	subs	r3, #1
 800aa9c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800aa9e:	429a      	cmp	r2, r3
 800aaa0:	d109      	bne.n	800aab6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800aaa2:	697b      	ldr	r3, [r7, #20]
 800aaa4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aaac:	085b      	lsrs	r3, r3, #1
 800aaae:	3b01      	subs	r3, #1
 800aab0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800aab2:	429a      	cmp	r2, r3
 800aab4:	d001      	beq.n	800aaba <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800aab6:	2301      	movs	r3, #1
 800aab8:	e000      	b.n	800aabc <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800aaba:	2300      	movs	r3, #0
}
 800aabc:	4618      	mov	r0, r3
 800aabe:	3720      	adds	r7, #32
 800aac0:	46bd      	mov	sp, r7
 800aac2:	bd80      	pop	{r7, pc}
 800aac4:	40021000 	.word	0x40021000

0800aac8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b086      	sub	sp, #24
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
 800aad0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800aad2:	2300      	movs	r3, #0
 800aad4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d101      	bne.n	800aae0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800aadc:	2301      	movs	r3, #1
 800aade:	e11e      	b.n	800ad1e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800aae0:	4b91      	ldr	r3, [pc, #580]	; (800ad28 <HAL_RCC_ClockConfig+0x260>)
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f003 030f 	and.w	r3, r3, #15
 800aae8:	683a      	ldr	r2, [r7, #0]
 800aaea:	429a      	cmp	r2, r3
 800aaec:	d910      	bls.n	800ab10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aaee:	4b8e      	ldr	r3, [pc, #568]	; (800ad28 <HAL_RCC_ClockConfig+0x260>)
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	f023 020f 	bic.w	r2, r3, #15
 800aaf6:	498c      	ldr	r1, [pc, #560]	; (800ad28 <HAL_RCC_ClockConfig+0x260>)
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	4313      	orrs	r3, r2
 800aafc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800aafe:	4b8a      	ldr	r3, [pc, #552]	; (800ad28 <HAL_RCC_ClockConfig+0x260>)
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	f003 030f 	and.w	r3, r3, #15
 800ab06:	683a      	ldr	r2, [r7, #0]
 800ab08:	429a      	cmp	r2, r3
 800ab0a:	d001      	beq.n	800ab10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800ab0c:	2301      	movs	r3, #1
 800ab0e:	e106      	b.n	800ad1e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f003 0301 	and.w	r3, r3, #1
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d073      	beq.n	800ac04 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	685b      	ldr	r3, [r3, #4]
 800ab20:	2b03      	cmp	r3, #3
 800ab22:	d129      	bne.n	800ab78 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ab24:	4b81      	ldr	r3, [pc, #516]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d101      	bne.n	800ab34 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800ab30:	2301      	movs	r3, #1
 800ab32:	e0f4      	b.n	800ad1e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800ab34:	f000 f972 	bl	800ae1c <RCC_GetSysClockFreqFromPLLSource>
 800ab38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800ab3a:	693b      	ldr	r3, [r7, #16]
 800ab3c:	4a7c      	ldr	r2, [pc, #496]	; (800ad30 <HAL_RCC_ClockConfig+0x268>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	d93f      	bls.n	800abc2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ab42:	4b7a      	ldr	r3, [pc, #488]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800ab44:	689b      	ldr	r3, [r3, #8]
 800ab46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d009      	beq.n	800ab62 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d033      	beq.n	800abc2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d12f      	bne.n	800abc2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ab62:	4b72      	ldr	r3, [pc, #456]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800ab64:	689b      	ldr	r3, [r3, #8]
 800ab66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ab6a:	4a70      	ldr	r2, [pc, #448]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800ab6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab70:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800ab72:	2380      	movs	r3, #128	; 0x80
 800ab74:	617b      	str	r3, [r7, #20]
 800ab76:	e024      	b.n	800abc2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	685b      	ldr	r3, [r3, #4]
 800ab7c:	2b02      	cmp	r3, #2
 800ab7e:	d107      	bne.n	800ab90 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ab80:	4b6a      	ldr	r3, [pc, #424]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d109      	bne.n	800aba0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	e0c6      	b.n	800ad1e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ab90:	4b66      	ldr	r3, [pc, #408]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d101      	bne.n	800aba0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ab9c:	2301      	movs	r3, #1
 800ab9e:	e0be      	b.n	800ad1e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800aba0:	f000 f8ce 	bl	800ad40 <HAL_RCC_GetSysClockFreq>
 800aba4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800aba6:	693b      	ldr	r3, [r7, #16]
 800aba8:	4a61      	ldr	r2, [pc, #388]	; (800ad30 <HAL_RCC_ClockConfig+0x268>)
 800abaa:	4293      	cmp	r3, r2
 800abac:	d909      	bls.n	800abc2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800abae:	4b5f      	ldr	r3, [pc, #380]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800abb0:	689b      	ldr	r3, [r3, #8]
 800abb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800abb6:	4a5d      	ldr	r2, [pc, #372]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800abb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800abbc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800abbe:	2380      	movs	r3, #128	; 0x80
 800abc0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800abc2:	4b5a      	ldr	r3, [pc, #360]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800abc4:	689b      	ldr	r3, [r3, #8]
 800abc6:	f023 0203 	bic.w	r2, r3, #3
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	685b      	ldr	r3, [r3, #4]
 800abce:	4957      	ldr	r1, [pc, #348]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800abd0:	4313      	orrs	r3, r2
 800abd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800abd4:	f7fc fec4 	bl	8007960 <HAL_GetTick>
 800abd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800abda:	e00a      	b.n	800abf2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800abdc:	f7fc fec0 	bl	8007960 <HAL_GetTick>
 800abe0:	4602      	mov	r2, r0
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	1ad3      	subs	r3, r2, r3
 800abe6:	f241 3288 	movw	r2, #5000	; 0x1388
 800abea:	4293      	cmp	r3, r2
 800abec:	d901      	bls.n	800abf2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800abee:	2303      	movs	r3, #3
 800abf0:	e095      	b.n	800ad1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800abf2:	4b4e      	ldr	r3, [pc, #312]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800abf4:	689b      	ldr	r3, [r3, #8]
 800abf6:	f003 020c 	and.w	r2, r3, #12
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	685b      	ldr	r3, [r3, #4]
 800abfe:	009b      	lsls	r3, r3, #2
 800ac00:	429a      	cmp	r2, r3
 800ac02:	d1eb      	bne.n	800abdc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	f003 0302 	and.w	r3, r3, #2
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d023      	beq.n	800ac58 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f003 0304 	and.w	r3, r3, #4
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d005      	beq.n	800ac28 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ac1c:	4b43      	ldr	r3, [pc, #268]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800ac1e:	689b      	ldr	r3, [r3, #8]
 800ac20:	4a42      	ldr	r2, [pc, #264]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800ac22:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800ac26:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	f003 0308 	and.w	r3, r3, #8
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d007      	beq.n	800ac44 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800ac34:	4b3d      	ldr	r3, [pc, #244]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800ac36:	689b      	ldr	r3, [r3, #8]
 800ac38:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800ac3c:	4a3b      	ldr	r2, [pc, #236]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800ac3e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800ac42:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ac44:	4b39      	ldr	r3, [pc, #228]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800ac46:	689b      	ldr	r3, [r3, #8]
 800ac48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	689b      	ldr	r3, [r3, #8]
 800ac50:	4936      	ldr	r1, [pc, #216]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800ac52:	4313      	orrs	r3, r2
 800ac54:	608b      	str	r3, [r1, #8]
 800ac56:	e008      	b.n	800ac6a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800ac58:	697b      	ldr	r3, [r7, #20]
 800ac5a:	2b80      	cmp	r3, #128	; 0x80
 800ac5c:	d105      	bne.n	800ac6a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800ac5e:	4b33      	ldr	r3, [pc, #204]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800ac60:	689b      	ldr	r3, [r3, #8]
 800ac62:	4a32      	ldr	r2, [pc, #200]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800ac64:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ac68:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ac6a:	4b2f      	ldr	r3, [pc, #188]	; (800ad28 <HAL_RCC_ClockConfig+0x260>)
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	f003 030f 	and.w	r3, r3, #15
 800ac72:	683a      	ldr	r2, [r7, #0]
 800ac74:	429a      	cmp	r2, r3
 800ac76:	d21d      	bcs.n	800acb4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ac78:	4b2b      	ldr	r3, [pc, #172]	; (800ad28 <HAL_RCC_ClockConfig+0x260>)
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	f023 020f 	bic.w	r2, r3, #15
 800ac80:	4929      	ldr	r1, [pc, #164]	; (800ad28 <HAL_RCC_ClockConfig+0x260>)
 800ac82:	683b      	ldr	r3, [r7, #0]
 800ac84:	4313      	orrs	r3, r2
 800ac86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800ac88:	f7fc fe6a 	bl	8007960 <HAL_GetTick>
 800ac8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ac8e:	e00a      	b.n	800aca6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ac90:	f7fc fe66 	bl	8007960 <HAL_GetTick>
 800ac94:	4602      	mov	r2, r0
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	1ad3      	subs	r3, r2, r3
 800ac9a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac9e:	4293      	cmp	r3, r2
 800aca0:	d901      	bls.n	800aca6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800aca2:	2303      	movs	r3, #3
 800aca4:	e03b      	b.n	800ad1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800aca6:	4b20      	ldr	r3, [pc, #128]	; (800ad28 <HAL_RCC_ClockConfig+0x260>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	f003 030f 	and.w	r3, r3, #15
 800acae:	683a      	ldr	r2, [r7, #0]
 800acb0:	429a      	cmp	r2, r3
 800acb2:	d1ed      	bne.n	800ac90 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f003 0304 	and.w	r3, r3, #4
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d008      	beq.n	800acd2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800acc0:	4b1a      	ldr	r3, [pc, #104]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800acc2:	689b      	ldr	r3, [r3, #8]
 800acc4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	68db      	ldr	r3, [r3, #12]
 800accc:	4917      	ldr	r1, [pc, #92]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800acce:	4313      	orrs	r3, r2
 800acd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	f003 0308 	and.w	r3, r3, #8
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d009      	beq.n	800acf2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800acde:	4b13      	ldr	r3, [pc, #76]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800ace0:	689b      	ldr	r3, [r3, #8]
 800ace2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	691b      	ldr	r3, [r3, #16]
 800acea:	00db      	lsls	r3, r3, #3
 800acec:	490f      	ldr	r1, [pc, #60]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800acee:	4313      	orrs	r3, r2
 800acf0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800acf2:	f000 f825 	bl	800ad40 <HAL_RCC_GetSysClockFreq>
 800acf6:	4601      	mov	r1, r0
 800acf8:	4b0c      	ldr	r3, [pc, #48]	; (800ad2c <HAL_RCC_ClockConfig+0x264>)
 800acfa:	689b      	ldr	r3, [r3, #8]
 800acfc:	091b      	lsrs	r3, r3, #4
 800acfe:	f003 030f 	and.w	r3, r3, #15
 800ad02:	4a0c      	ldr	r2, [pc, #48]	; (800ad34 <HAL_RCC_ClockConfig+0x26c>)
 800ad04:	5cd3      	ldrb	r3, [r2, r3]
 800ad06:	f003 031f 	and.w	r3, r3, #31
 800ad0a:	fa21 f303 	lsr.w	r3, r1, r3
 800ad0e:	4a0a      	ldr	r2, [pc, #40]	; (800ad38 <HAL_RCC_ClockConfig+0x270>)
 800ad10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800ad12:	4b0a      	ldr	r3, [pc, #40]	; (800ad3c <HAL_RCC_ClockConfig+0x274>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	4618      	mov	r0, r3
 800ad18:	f7fc fdd6 	bl	80078c8 <HAL_InitTick>
 800ad1c:	4603      	mov	r3, r0
}
 800ad1e:	4618      	mov	r0, r3
 800ad20:	3718      	adds	r7, #24
 800ad22:	46bd      	mov	sp, r7
 800ad24:	bd80      	pop	{r7, pc}
 800ad26:	bf00      	nop
 800ad28:	40022000 	.word	0x40022000
 800ad2c:	40021000 	.word	0x40021000
 800ad30:	04c4b400 	.word	0x04c4b400
 800ad34:	08010f8c 	.word	0x08010f8c
 800ad38:	20000ca4 	.word	0x20000ca4
 800ad3c:	20000ca8 	.word	0x20000ca8

0800ad40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ad40:	b480      	push	{r7}
 800ad42:	b087      	sub	sp, #28
 800ad44:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800ad46:	4b2c      	ldr	r3, [pc, #176]	; (800adf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ad48:	689b      	ldr	r3, [r3, #8]
 800ad4a:	f003 030c 	and.w	r3, r3, #12
 800ad4e:	2b04      	cmp	r3, #4
 800ad50:	d102      	bne.n	800ad58 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800ad52:	4b2a      	ldr	r3, [pc, #168]	; (800adfc <HAL_RCC_GetSysClockFreq+0xbc>)
 800ad54:	613b      	str	r3, [r7, #16]
 800ad56:	e047      	b.n	800ade8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800ad58:	4b27      	ldr	r3, [pc, #156]	; (800adf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ad5a:	689b      	ldr	r3, [r3, #8]
 800ad5c:	f003 030c 	and.w	r3, r3, #12
 800ad60:	2b08      	cmp	r3, #8
 800ad62:	d102      	bne.n	800ad6a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800ad64:	4b26      	ldr	r3, [pc, #152]	; (800ae00 <HAL_RCC_GetSysClockFreq+0xc0>)
 800ad66:	613b      	str	r3, [r7, #16]
 800ad68:	e03e      	b.n	800ade8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800ad6a:	4b23      	ldr	r3, [pc, #140]	; (800adf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ad6c:	689b      	ldr	r3, [r3, #8]
 800ad6e:	f003 030c 	and.w	r3, r3, #12
 800ad72:	2b0c      	cmp	r3, #12
 800ad74:	d136      	bne.n	800ade4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ad76:	4b20      	ldr	r3, [pc, #128]	; (800adf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ad78:	68db      	ldr	r3, [r3, #12]
 800ad7a:	f003 0303 	and.w	r3, r3, #3
 800ad7e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ad80:	4b1d      	ldr	r3, [pc, #116]	; (800adf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ad82:	68db      	ldr	r3, [r3, #12]
 800ad84:	091b      	lsrs	r3, r3, #4
 800ad86:	f003 030f 	and.w	r3, r3, #15
 800ad8a:	3301      	adds	r3, #1
 800ad8c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	2b03      	cmp	r3, #3
 800ad92:	d10c      	bne.n	800adae <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ad94:	4a1a      	ldr	r2, [pc, #104]	; (800ae00 <HAL_RCC_GetSysClockFreq+0xc0>)
 800ad96:	68bb      	ldr	r3, [r7, #8]
 800ad98:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad9c:	4a16      	ldr	r2, [pc, #88]	; (800adf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ad9e:	68d2      	ldr	r2, [r2, #12]
 800ada0:	0a12      	lsrs	r2, r2, #8
 800ada2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800ada6:	fb02 f303 	mul.w	r3, r2, r3
 800adaa:	617b      	str	r3, [r7, #20]
      break;
 800adac:	e00c      	b.n	800adc8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800adae:	4a13      	ldr	r2, [pc, #76]	; (800adfc <HAL_RCC_GetSysClockFreq+0xbc>)
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	fbb2 f3f3 	udiv	r3, r2, r3
 800adb6:	4a10      	ldr	r2, [pc, #64]	; (800adf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800adb8:	68d2      	ldr	r2, [r2, #12]
 800adba:	0a12      	lsrs	r2, r2, #8
 800adbc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800adc0:	fb02 f303 	mul.w	r3, r2, r3
 800adc4:	617b      	str	r3, [r7, #20]
      break;
 800adc6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800adc8:	4b0b      	ldr	r3, [pc, #44]	; (800adf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800adca:	68db      	ldr	r3, [r3, #12]
 800adcc:	0e5b      	lsrs	r3, r3, #25
 800adce:	f003 0303 	and.w	r3, r3, #3
 800add2:	3301      	adds	r3, #1
 800add4:	005b      	lsls	r3, r3, #1
 800add6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800add8:	697a      	ldr	r2, [r7, #20]
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	fbb2 f3f3 	udiv	r3, r2, r3
 800ade0:	613b      	str	r3, [r7, #16]
 800ade2:	e001      	b.n	800ade8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800ade4:	2300      	movs	r3, #0
 800ade6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800ade8:	693b      	ldr	r3, [r7, #16]
}
 800adea:	4618      	mov	r0, r3
 800adec:	371c      	adds	r7, #28
 800adee:	46bd      	mov	sp, r7
 800adf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf4:	4770      	bx	lr
 800adf6:	bf00      	nop
 800adf8:	40021000 	.word	0x40021000
 800adfc:	00f42400 	.word	0x00f42400
 800ae00:	007a1200 	.word	0x007a1200

0800ae04 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ae04:	b480      	push	{r7}
 800ae06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ae08:	4b03      	ldr	r3, [pc, #12]	; (800ae18 <HAL_RCC_GetHCLKFreq+0x14>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
}
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae14:	4770      	bx	lr
 800ae16:	bf00      	nop
 800ae18:	20000ca4 	.word	0x20000ca4

0800ae1c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800ae1c:	b480      	push	{r7}
 800ae1e:	b087      	sub	sp, #28
 800ae20:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ae22:	4b1e      	ldr	r3, [pc, #120]	; (800ae9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ae24:	68db      	ldr	r3, [r3, #12]
 800ae26:	f003 0303 	and.w	r3, r3, #3
 800ae2a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ae2c:	4b1b      	ldr	r3, [pc, #108]	; (800ae9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ae2e:	68db      	ldr	r3, [r3, #12]
 800ae30:	091b      	lsrs	r3, r3, #4
 800ae32:	f003 030f 	and.w	r3, r3, #15
 800ae36:	3301      	adds	r3, #1
 800ae38:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800ae3a:	693b      	ldr	r3, [r7, #16]
 800ae3c:	2b03      	cmp	r3, #3
 800ae3e:	d10c      	bne.n	800ae5a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ae40:	4a17      	ldr	r2, [pc, #92]	; (800aea0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae48:	4a14      	ldr	r2, [pc, #80]	; (800ae9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ae4a:	68d2      	ldr	r2, [r2, #12]
 800ae4c:	0a12      	lsrs	r2, r2, #8
 800ae4e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800ae52:	fb02 f303 	mul.w	r3, r2, r3
 800ae56:	617b      	str	r3, [r7, #20]
    break;
 800ae58:	e00c      	b.n	800ae74 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ae5a:	4a12      	ldr	r2, [pc, #72]	; (800aea4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae62:	4a0e      	ldr	r2, [pc, #56]	; (800ae9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ae64:	68d2      	ldr	r2, [r2, #12]
 800ae66:	0a12      	lsrs	r2, r2, #8
 800ae68:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800ae6c:	fb02 f303 	mul.w	r3, r2, r3
 800ae70:	617b      	str	r3, [r7, #20]
    break;
 800ae72:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800ae74:	4b09      	ldr	r3, [pc, #36]	; (800ae9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ae76:	68db      	ldr	r3, [r3, #12]
 800ae78:	0e5b      	lsrs	r3, r3, #25
 800ae7a:	f003 0303 	and.w	r3, r3, #3
 800ae7e:	3301      	adds	r3, #1
 800ae80:	005b      	lsls	r3, r3, #1
 800ae82:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800ae84:	697a      	ldr	r2, [r7, #20]
 800ae86:	68bb      	ldr	r3, [r7, #8]
 800ae88:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae8c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800ae8e:	687b      	ldr	r3, [r7, #4]
}
 800ae90:	4618      	mov	r0, r3
 800ae92:	371c      	adds	r7, #28
 800ae94:	46bd      	mov	sp, r7
 800ae96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9a:	4770      	bx	lr
 800ae9c:	40021000 	.word	0x40021000
 800aea0:	007a1200 	.word	0x007a1200
 800aea4:	00f42400 	.word	0x00f42400

0800aea8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	b086      	sub	sp, #24
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	f000 8098 	beq.w	800aff6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800aec6:	2300      	movs	r3, #0
 800aec8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800aeca:	4b43      	ldr	r3, [pc, #268]	; (800afd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aecc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d10d      	bne.n	800aef2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aed6:	4b40      	ldr	r3, [pc, #256]	; (800afd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aeda:	4a3f      	ldr	r2, [pc, #252]	; (800afd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aedc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aee0:	6593      	str	r3, [r2, #88]	; 0x58
 800aee2:	4b3d      	ldr	r3, [pc, #244]	; (800afd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aee4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aee6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aeea:	60bb      	str	r3, [r7, #8]
 800aeec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800aeee:	2301      	movs	r3, #1
 800aef0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aef2:	4b3a      	ldr	r3, [pc, #232]	; (800afdc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	4a39      	ldr	r2, [pc, #228]	; (800afdc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800aef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aefc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800aefe:	f7fc fd2f 	bl	8007960 <HAL_GetTick>
 800af02:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800af04:	e009      	b.n	800af1a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800af06:	f7fc fd2b 	bl	8007960 <HAL_GetTick>
 800af0a:	4602      	mov	r2, r0
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	1ad3      	subs	r3, r2, r3
 800af10:	2b02      	cmp	r3, #2
 800af12:	d902      	bls.n	800af1a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800af14:	2303      	movs	r3, #3
 800af16:	74fb      	strb	r3, [r7, #19]
        break;
 800af18:	e005      	b.n	800af26 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800af1a:	4b30      	ldr	r3, [pc, #192]	; (800afdc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af22:	2b00      	cmp	r3, #0
 800af24:	d0ef      	beq.n	800af06 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800af26:	7cfb      	ldrb	r3, [r7, #19]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d159      	bne.n	800afe0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800af2c:	4b2a      	ldr	r3, [pc, #168]	; (800afd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800af2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800af32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800af36:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800af38:	697b      	ldr	r3, [r7, #20]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d01e      	beq.n	800af7c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af42:	697a      	ldr	r2, [r7, #20]
 800af44:	429a      	cmp	r2, r3
 800af46:	d019      	beq.n	800af7c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800af48:	4b23      	ldr	r3, [pc, #140]	; (800afd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800af4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800af4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800af52:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800af54:	4b20      	ldr	r3, [pc, #128]	; (800afd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800af56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800af5a:	4a1f      	ldr	r2, [pc, #124]	; (800afd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800af5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800af60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800af64:	4b1c      	ldr	r3, [pc, #112]	; (800afd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800af66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800af6a:	4a1b      	ldr	r2, [pc, #108]	; (800afd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800af6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800af70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800af74:	4a18      	ldr	r2, [pc, #96]	; (800afd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800af76:	697b      	ldr	r3, [r7, #20]
 800af78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800af7c:	697b      	ldr	r3, [r7, #20]
 800af7e:	f003 0301 	and.w	r3, r3, #1
 800af82:	2b00      	cmp	r3, #0
 800af84:	d016      	beq.n	800afb4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af86:	f7fc fceb 	bl	8007960 <HAL_GetTick>
 800af8a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800af8c:	e00b      	b.n	800afa6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800af8e:	f7fc fce7 	bl	8007960 <HAL_GetTick>
 800af92:	4602      	mov	r2, r0
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	1ad3      	subs	r3, r2, r3
 800af98:	f241 3288 	movw	r2, #5000	; 0x1388
 800af9c:	4293      	cmp	r3, r2
 800af9e:	d902      	bls.n	800afa6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800afa0:	2303      	movs	r3, #3
 800afa2:	74fb      	strb	r3, [r7, #19]
            break;
 800afa4:	e006      	b.n	800afb4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800afa6:	4b0c      	ldr	r3, [pc, #48]	; (800afd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800afa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afac:	f003 0302 	and.w	r3, r3, #2
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d0ec      	beq.n	800af8e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800afb4:	7cfb      	ldrb	r3, [r7, #19]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d10b      	bne.n	800afd2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800afba:	4b07      	ldr	r3, [pc, #28]	; (800afd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800afbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800afc8:	4903      	ldr	r1, [pc, #12]	; (800afd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800afca:	4313      	orrs	r3, r2
 800afcc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800afd0:	e008      	b.n	800afe4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800afd2:	7cfb      	ldrb	r3, [r7, #19]
 800afd4:	74bb      	strb	r3, [r7, #18]
 800afd6:	e005      	b.n	800afe4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800afd8:	40021000 	.word	0x40021000
 800afdc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afe0:	7cfb      	ldrb	r3, [r7, #19]
 800afe2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800afe4:	7c7b      	ldrb	r3, [r7, #17]
 800afe6:	2b01      	cmp	r3, #1
 800afe8:	d105      	bne.n	800aff6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800afea:	4baf      	ldr	r3, [pc, #700]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800afec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afee:	4aae      	ldr	r2, [pc, #696]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800aff0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800aff4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	f003 0301 	and.w	r3, r3, #1
 800affe:	2b00      	cmp	r3, #0
 800b000:	d00a      	beq.n	800b018 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b002:	4ba9      	ldr	r3, [pc, #676]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b004:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b008:	f023 0203 	bic.w	r2, r3, #3
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	685b      	ldr	r3, [r3, #4]
 800b010:	49a5      	ldr	r1, [pc, #660]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b012:	4313      	orrs	r3, r2
 800b014:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	f003 0302 	and.w	r3, r3, #2
 800b020:	2b00      	cmp	r3, #0
 800b022:	d00a      	beq.n	800b03a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b024:	4ba0      	ldr	r3, [pc, #640]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b02a:	f023 020c 	bic.w	r2, r3, #12
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	689b      	ldr	r3, [r3, #8]
 800b032:	499d      	ldr	r1, [pc, #628]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b034:	4313      	orrs	r3, r2
 800b036:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	f003 0304 	and.w	r3, r3, #4
 800b042:	2b00      	cmp	r3, #0
 800b044:	d00a      	beq.n	800b05c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b046:	4b98      	ldr	r3, [pc, #608]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b048:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b04c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	68db      	ldr	r3, [r3, #12]
 800b054:	4994      	ldr	r1, [pc, #592]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b056:	4313      	orrs	r3, r2
 800b058:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	f003 0308 	and.w	r3, r3, #8
 800b064:	2b00      	cmp	r3, #0
 800b066:	d00a      	beq.n	800b07e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b068:	4b8f      	ldr	r3, [pc, #572]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b06a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b06e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	691b      	ldr	r3, [r3, #16]
 800b076:	498c      	ldr	r1, [pc, #560]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b078:	4313      	orrs	r3, r2
 800b07a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	f003 0310 	and.w	r3, r3, #16
 800b086:	2b00      	cmp	r3, #0
 800b088:	d00a      	beq.n	800b0a0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b08a:	4b87      	ldr	r3, [pc, #540]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b08c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b090:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	695b      	ldr	r3, [r3, #20]
 800b098:	4983      	ldr	r1, [pc, #524]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b09a:	4313      	orrs	r3, r2
 800b09c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	f003 0320 	and.w	r3, r3, #32
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d00a      	beq.n	800b0c2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b0ac:	4b7e      	ldr	r3, [pc, #504]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b0ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b0b2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	699b      	ldr	r3, [r3, #24]
 800b0ba:	497b      	ldr	r1, [pc, #492]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b0bc:	4313      	orrs	r3, r2
 800b0be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d00a      	beq.n	800b0e4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b0ce:	4b76      	ldr	r3, [pc, #472]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b0d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b0d4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	69db      	ldr	r3, [r3, #28]
 800b0dc:	4972      	ldr	r1, [pc, #456]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b0de:	4313      	orrs	r3, r2
 800b0e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d00a      	beq.n	800b106 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b0f0:	4b6d      	ldr	r3, [pc, #436]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b0f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b0f6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	6a1b      	ldr	r3, [r3, #32]
 800b0fe:	496a      	ldr	r1, [pc, #424]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b100:	4313      	orrs	r3, r2
 800b102:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d00a      	beq.n	800b128 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b112:	4b65      	ldr	r3, [pc, #404]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b114:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b118:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b120:	4961      	ldr	r1, [pc, #388]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b122:	4313      	orrs	r3, r2
 800b124:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b130:	2b00      	cmp	r3, #0
 800b132:	d00a      	beq.n	800b14a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b134:	4b5c      	ldr	r3, [pc, #368]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b136:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b13a:	f023 0203 	bic.w	r2, r3, #3
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b142:	4959      	ldr	r1, [pc, #356]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b144:	4313      	orrs	r3, r2
 800b146:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b152:	2b00      	cmp	r3, #0
 800b154:	d00a      	beq.n	800b16c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b156:	4b54      	ldr	r3, [pc, #336]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b158:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b15c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b164:	4950      	ldr	r1, [pc, #320]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b166:	4313      	orrs	r3, r2
 800b168:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b174:	2b00      	cmp	r3, #0
 800b176:	d015      	beq.n	800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b178:	4b4b      	ldr	r3, [pc, #300]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b17a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b17e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b186:	4948      	ldr	r1, [pc, #288]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b188:	4313      	orrs	r3, r2
 800b18a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b192:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b196:	d105      	bne.n	800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b198:	4b43      	ldr	r3, [pc, #268]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b19a:	68db      	ldr	r3, [r3, #12]
 800b19c:	4a42      	ldr	r2, [pc, #264]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b19e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b1a2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d015      	beq.n	800b1dc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b1b0:	4b3d      	ldr	r3, [pc, #244]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b1b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b1b6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1be:	493a      	ldr	r1, [pc, #232]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b1c0:	4313      	orrs	r3, r2
 800b1c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b1ce:	d105      	bne.n	800b1dc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b1d0:	4b35      	ldr	r3, [pc, #212]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b1d2:	68db      	ldr	r3, [r3, #12]
 800b1d4:	4a34      	ldr	r2, [pc, #208]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b1d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b1da:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d015      	beq.n	800b214 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b1e8:	4b2f      	ldr	r3, [pc, #188]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b1ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b1ee:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1f6:	492c      	ldr	r1, [pc, #176]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b1f8:	4313      	orrs	r3, r2
 800b1fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b202:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b206:	d105      	bne.n	800b214 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b208:	4b27      	ldr	r3, [pc, #156]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b20a:	68db      	ldr	r3, [r3, #12]
 800b20c:	4a26      	ldr	r2, [pc, #152]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b20e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b212:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d015      	beq.n	800b24c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b220:	4b21      	ldr	r3, [pc, #132]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b226:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b22e:	491e      	ldr	r1, [pc, #120]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b230:	4313      	orrs	r3, r2
 800b232:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b23a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b23e:	d105      	bne.n	800b24c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b240:	4b19      	ldr	r3, [pc, #100]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b242:	68db      	ldr	r3, [r3, #12]
 800b244:	4a18      	ldr	r2, [pc, #96]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b246:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b24a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b254:	2b00      	cmp	r3, #0
 800b256:	d015      	beq.n	800b284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b258:	4b13      	ldr	r3, [pc, #76]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b25a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b25e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b266:	4910      	ldr	r1, [pc, #64]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b268:	4313      	orrs	r3, r2
 800b26a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b272:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b276:	d105      	bne.n	800b284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b278:	4b0b      	ldr	r3, [pc, #44]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b27a:	68db      	ldr	r3, [r3, #12]
 800b27c:	4a0a      	ldr	r2, [pc, #40]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b27e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b282:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d018      	beq.n	800b2c2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800b290:	4b05      	ldr	r3, [pc, #20]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b296:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b29e:	4902      	ldr	r1, [pc, #8]	; (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b2a0:	4313      	orrs	r3, r2
 800b2a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800b2a6:	e001      	b.n	800b2ac <HAL_RCCEx_PeriphCLKConfig+0x404>
 800b2a8:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b2b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b2b4:	d105      	bne.n	800b2c2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b2b6:	4b21      	ldr	r3, [pc, #132]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b2b8:	68db      	ldr	r3, [r3, #12]
 800b2ba:	4a20      	ldr	r2, [pc, #128]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b2bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b2c0:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d015      	beq.n	800b2fa <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800b2ce:	4b1b      	ldr	r3, [pc, #108]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b2d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b2d4:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b2dc:	4917      	ldr	r1, [pc, #92]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b2de:	4313      	orrs	r3, r2
 800b2e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b2e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b2ec:	d105      	bne.n	800b2fa <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b2ee:	4b13      	ldr	r3, [pc, #76]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b2f0:	68db      	ldr	r3, [r3, #12]
 800b2f2:	4a12      	ldr	r2, [pc, #72]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b2f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b2f8:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b302:	2b00      	cmp	r3, #0
 800b304:	d015      	beq.n	800b332 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b306:	4b0d      	ldr	r3, [pc, #52]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b308:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b30c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b314:	4909      	ldr	r1, [pc, #36]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b316:	4313      	orrs	r3, r2
 800b318:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b320:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b324:	d105      	bne.n	800b332 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b326:	4b05      	ldr	r3, [pc, #20]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b328:	68db      	ldr	r3, [r3, #12]
 800b32a:	4a04      	ldr	r2, [pc, #16]	; (800b33c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b32c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b330:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800b332:	7cbb      	ldrb	r3, [r7, #18]
}
 800b334:	4618      	mov	r0, r3
 800b336:	3718      	adds	r7, #24
 800b338:	46bd      	mov	sp, r7
 800b33a:	bd80      	pop	{r7, pc}
 800b33c:	40021000 	.word	0x40021000

0800b340 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b340:	b580      	push	{r7, lr}
 800b342:	b084      	sub	sp, #16
 800b344:	af00      	add	r7, sp, #0
 800b346:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d101      	bne.n	800b352 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b34e:	2301      	movs	r3, #1
 800b350:	e084      	b.n	800b45c <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	2200      	movs	r2, #0
 800b356:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b35e:	b2db      	uxtb	r3, r3
 800b360:	2b00      	cmp	r3, #0
 800b362:	d106      	bne.n	800b372 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	2200      	movs	r2, #0
 800b368:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b36c:	6878      	ldr	r0, [r7, #4]
 800b36e:	f7fb fcbd 	bl	8006cec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	2202      	movs	r2, #2
 800b376:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	681a      	ldr	r2, [r3, #0]
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b388:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	68db      	ldr	r3, [r3, #12]
 800b38e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b392:	d902      	bls.n	800b39a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b394:	2300      	movs	r3, #0
 800b396:	60fb      	str	r3, [r7, #12]
 800b398:	e002      	b.n	800b3a0 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b39a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b39e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	68db      	ldr	r3, [r3, #12]
 800b3a4:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800b3a8:	d007      	beq.n	800b3ba <HAL_SPI_Init+0x7a>
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	68db      	ldr	r3, [r3, #12]
 800b3ae:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b3b2:	d002      	beq.n	800b3ba <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d10b      	bne.n	800b3da <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	68db      	ldr	r3, [r3, #12]
 800b3c6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b3ca:	d903      	bls.n	800b3d4 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	2202      	movs	r2, #2
 800b3d0:	631a      	str	r2, [r3, #48]	; 0x30
 800b3d2:	e002      	b.n	800b3da <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	2201      	movs	r2, #1
 800b3d8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	685a      	ldr	r2, [r3, #4]
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	689b      	ldr	r3, [r3, #8]
 800b3e2:	431a      	orrs	r2, r3
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	691b      	ldr	r3, [r3, #16]
 800b3e8:	431a      	orrs	r2, r3
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	695b      	ldr	r3, [r3, #20]
 800b3ee:	431a      	orrs	r2, r3
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	699b      	ldr	r3, [r3, #24]
 800b3f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b3f8:	431a      	orrs	r2, r3
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	69db      	ldr	r3, [r3, #28]
 800b3fe:	431a      	orrs	r2, r3
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	6a1b      	ldr	r3, [r3, #32]
 800b404:	ea42 0103 	orr.w	r1, r2, r3
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	430a      	orrs	r2, r1
 800b412:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	699b      	ldr	r3, [r3, #24]
 800b418:	0c1b      	lsrs	r3, r3, #16
 800b41a:	f003 0204 	and.w	r2, r3, #4
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b422:	431a      	orrs	r2, r3
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b428:	431a      	orrs	r2, r3
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	68db      	ldr	r3, [r3, #12]
 800b42e:	ea42 0103 	orr.w	r1, r2, r3
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	68fa      	ldr	r2, [r7, #12]
 800b438:	430a      	orrs	r2, r1
 800b43a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	69da      	ldr	r2, [r3, #28]
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b44a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	2200      	movs	r2, #0
 800b450:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	2201      	movs	r2, #1
 800b456:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800b45a:	2300      	movs	r3, #0
}
 800b45c:	4618      	mov	r0, r3
 800b45e:	3710      	adds	r7, #16
 800b460:	46bd      	mov	sp, r7
 800b462:	bd80      	pop	{r7, pc}

0800b464 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b464:	b580      	push	{r7, lr}
 800b466:	b082      	sub	sp, #8
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d101      	bne.n	800b476 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b472:	2301      	movs	r3, #1
 800b474:	e049      	b.n	800b50a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b47c:	b2db      	uxtb	r3, r3
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d106      	bne.n	800b490 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	2200      	movs	r2, #0
 800b486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b48a:	6878      	ldr	r0, [r7, #4]
 800b48c:	f7fc f916 	bl	80076bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	2202      	movs	r2, #2
 800b494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681a      	ldr	r2, [r3, #0]
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	3304      	adds	r3, #4
 800b4a0:	4619      	mov	r1, r3
 800b4a2:	4610      	mov	r0, r2
 800b4a4:	f000 fc7a 	bl	800bd9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	2201      	movs	r2, #1
 800b4ac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	2201      	movs	r2, #1
 800b4b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	2201      	movs	r2, #1
 800b4bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	2201      	movs	r2, #1
 800b4c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	2201      	movs	r2, #1
 800b4cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	2201      	movs	r2, #1
 800b4d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	2201      	movs	r2, #1
 800b4dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	2201      	movs	r2, #1
 800b4e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2201      	movs	r2, #1
 800b4ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	2201      	movs	r2, #1
 800b4f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2201      	movs	r2, #1
 800b4fc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	2201      	movs	r2, #1
 800b504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b508:	2300      	movs	r3, #0
}
 800b50a:	4618      	mov	r0, r3
 800b50c:	3708      	adds	r7, #8
 800b50e:	46bd      	mov	sp, r7
 800b510:	bd80      	pop	{r7, pc}
	...

0800b514 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b514:	b480      	push	{r7}
 800b516:	b085      	sub	sp, #20
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b522:	b2db      	uxtb	r3, r3
 800b524:	2b01      	cmp	r3, #1
 800b526:	d001      	beq.n	800b52c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b528:	2301      	movs	r3, #1
 800b52a:	e019      	b.n	800b560 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	2202      	movs	r2, #2
 800b530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	689a      	ldr	r2, [r3, #8]
 800b53a:	4b0c      	ldr	r3, [pc, #48]	; (800b56c <HAL_TIM_Base_Start+0x58>)
 800b53c:	4013      	ands	r3, r2
 800b53e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	2b06      	cmp	r3, #6
 800b544:	d00b      	beq.n	800b55e <HAL_TIM_Base_Start+0x4a>
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b54c:	d007      	beq.n	800b55e <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	681a      	ldr	r2, [r3, #0]
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	f042 0201 	orr.w	r2, r2, #1
 800b55c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b55e:	2300      	movs	r3, #0
}
 800b560:	4618      	mov	r0, r3
 800b562:	3714      	adds	r7, #20
 800b564:	46bd      	mov	sp, r7
 800b566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56a:	4770      	bx	lr
 800b56c:	00010007 	.word	0x00010007

0800b570 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800b570:	b480      	push	{r7}
 800b572:	b083      	sub	sp, #12
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	6a1a      	ldr	r2, [r3, #32]
 800b57e:	f241 1311 	movw	r3, #4369	; 0x1111
 800b582:	4013      	ands	r3, r2
 800b584:	2b00      	cmp	r3, #0
 800b586:	d10f      	bne.n	800b5a8 <HAL_TIM_Base_Stop+0x38>
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	6a1a      	ldr	r2, [r3, #32]
 800b58e:	f244 4344 	movw	r3, #17476	; 0x4444
 800b592:	4013      	ands	r3, r2
 800b594:	2b00      	cmp	r3, #0
 800b596:	d107      	bne.n	800b5a8 <HAL_TIM_Base_Stop+0x38>
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	681a      	ldr	r2, [r3, #0]
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	f022 0201 	bic.w	r2, r2, #1
 800b5a6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	2201      	movs	r2, #1
 800b5ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800b5b0:	2300      	movs	r3, #0
}
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	370c      	adds	r7, #12
 800b5b6:	46bd      	mov	sp, r7
 800b5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5bc:	4770      	bx	lr
	...

0800b5c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b5c0:	b480      	push	{r7}
 800b5c2:	b085      	sub	sp, #20
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b5ce:	b2db      	uxtb	r3, r3
 800b5d0:	2b01      	cmp	r3, #1
 800b5d2:	d001      	beq.n	800b5d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b5d4:	2301      	movs	r3, #1
 800b5d6:	e021      	b.n	800b61c <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	2202      	movs	r2, #2
 800b5dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	68da      	ldr	r2, [r3, #12]
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	f042 0201 	orr.w	r2, r2, #1
 800b5ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	689a      	ldr	r2, [r3, #8]
 800b5f6:	4b0c      	ldr	r3, [pc, #48]	; (800b628 <HAL_TIM_Base_Start_IT+0x68>)
 800b5f8:	4013      	ands	r3, r2
 800b5fa:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	2b06      	cmp	r3, #6
 800b600:	d00b      	beq.n	800b61a <HAL_TIM_Base_Start_IT+0x5a>
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b608:	d007      	beq.n	800b61a <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	681a      	ldr	r2, [r3, #0]
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	f042 0201 	orr.w	r2, r2, #1
 800b618:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b61a:	2300      	movs	r3, #0
}
 800b61c:	4618      	mov	r0, r3
 800b61e:	3714      	adds	r7, #20
 800b620:	46bd      	mov	sp, r7
 800b622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b626:	4770      	bx	lr
 800b628:	00010007 	.word	0x00010007

0800b62c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b62c:	b480      	push	{r7}
 800b62e:	b083      	sub	sp, #12
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	68da      	ldr	r2, [r3, #12]
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f022 0201 	bic.w	r2, r2, #1
 800b642:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	6a1a      	ldr	r2, [r3, #32]
 800b64a:	f241 1311 	movw	r3, #4369	; 0x1111
 800b64e:	4013      	ands	r3, r2
 800b650:	2b00      	cmp	r3, #0
 800b652:	d10f      	bne.n	800b674 <HAL_TIM_Base_Stop_IT+0x48>
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	6a1a      	ldr	r2, [r3, #32]
 800b65a:	f244 4344 	movw	r3, #17476	; 0x4444
 800b65e:	4013      	ands	r3, r2
 800b660:	2b00      	cmp	r3, #0
 800b662:	d107      	bne.n	800b674 <HAL_TIM_Base_Stop_IT+0x48>
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	681a      	ldr	r2, [r3, #0]
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	f022 0201 	bic.w	r2, r2, #1
 800b672:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2201      	movs	r2, #1
 800b678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800b67c:	2300      	movs	r3, #0
}
 800b67e:	4618      	mov	r0, r3
 800b680:	370c      	adds	r7, #12
 800b682:	46bd      	mov	sp, r7
 800b684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b688:	4770      	bx	lr

0800b68a <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800b68a:	b580      	push	{r7, lr}
 800b68c:	b086      	sub	sp, #24
 800b68e:	af00      	add	r7, sp, #0
 800b690:	6078      	str	r0, [r7, #4]
 800b692:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d101      	bne.n	800b69e <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800b69a:	2301      	movs	r3, #1
 800b69c:	e097      	b.n	800b7ce <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b6a4:	b2db      	uxtb	r3, r3
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d106      	bne.n	800b6b8 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800b6b2:	6878      	ldr	r0, [r7, #4]
 800b6b4:	f7fb ffa6 	bl	8007604 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2202      	movs	r2, #2
 800b6bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	689b      	ldr	r3, [r3, #8]
 800b6c6:	687a      	ldr	r2, [r7, #4]
 800b6c8:	6812      	ldr	r2, [r2, #0]
 800b6ca:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800b6ce:	f023 0307 	bic.w	r3, r3, #7
 800b6d2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	681a      	ldr	r2, [r3, #0]
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	3304      	adds	r3, #4
 800b6dc:	4619      	mov	r1, r3
 800b6de:	4610      	mov	r0, r2
 800b6e0:	f000 fb5c 	bl	800bd9c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	689b      	ldr	r3, [r3, #8]
 800b6ea:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	699b      	ldr	r3, [r3, #24]
 800b6f2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	6a1b      	ldr	r3, [r3, #32]
 800b6fa:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800b6fc:	683b      	ldr	r3, [r7, #0]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	697a      	ldr	r2, [r7, #20]
 800b702:	4313      	orrs	r3, r2
 800b704:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800b706:	693b      	ldr	r3, [r7, #16]
 800b708:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b70c:	f023 0303 	bic.w	r3, r3, #3
 800b710:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	689a      	ldr	r2, [r3, #8]
 800b716:	683b      	ldr	r3, [r7, #0]
 800b718:	699b      	ldr	r3, [r3, #24]
 800b71a:	021b      	lsls	r3, r3, #8
 800b71c:	4313      	orrs	r3, r2
 800b71e:	693a      	ldr	r2, [r7, #16]
 800b720:	4313      	orrs	r3, r2
 800b722:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800b724:	693b      	ldr	r3, [r7, #16]
 800b726:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800b72a:	f023 030c 	bic.w	r3, r3, #12
 800b72e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800b730:	693b      	ldr	r3, [r7, #16]
 800b732:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b736:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b73a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800b73c:	683b      	ldr	r3, [r7, #0]
 800b73e:	68da      	ldr	r2, [r3, #12]
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	69db      	ldr	r3, [r3, #28]
 800b744:	021b      	lsls	r3, r3, #8
 800b746:	4313      	orrs	r3, r2
 800b748:	693a      	ldr	r2, [r7, #16]
 800b74a:	4313      	orrs	r3, r2
 800b74c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800b74e:	683b      	ldr	r3, [r7, #0]
 800b750:	691b      	ldr	r3, [r3, #16]
 800b752:	011a      	lsls	r2, r3, #4
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	6a1b      	ldr	r3, [r3, #32]
 800b758:	031b      	lsls	r3, r3, #12
 800b75a:	4313      	orrs	r3, r2
 800b75c:	693a      	ldr	r2, [r7, #16]
 800b75e:	4313      	orrs	r3, r2
 800b760:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800b768:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800b770:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800b772:	683b      	ldr	r3, [r7, #0]
 800b774:	685a      	ldr	r2, [r3, #4]
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	695b      	ldr	r3, [r3, #20]
 800b77a:	011b      	lsls	r3, r3, #4
 800b77c:	4313      	orrs	r3, r2
 800b77e:	68fa      	ldr	r2, [r7, #12]
 800b780:	4313      	orrs	r3, r2
 800b782:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	697a      	ldr	r2, [r7, #20]
 800b78a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	693a      	ldr	r2, [r7, #16]
 800b792:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	68fa      	ldr	r2, [r7, #12]
 800b79a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	2201      	movs	r2, #1
 800b7a0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	2201      	movs	r2, #1
 800b7a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	2201      	movs	r2, #1
 800b7b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2201      	movs	r2, #1
 800b7b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	2201      	movs	r2, #1
 800b7c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2201      	movs	r2, #1
 800b7c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b7cc:	2300      	movs	r3, #0
}
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	3718      	adds	r7, #24
 800b7d2:	46bd      	mov	sp, r7
 800b7d4:	bd80      	pop	{r7, pc}

0800b7d6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b7d6:	b580      	push	{r7, lr}
 800b7d8:	b082      	sub	sp, #8
 800b7da:	af00      	add	r7, sp, #0
 800b7dc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	691b      	ldr	r3, [r3, #16]
 800b7e4:	f003 0302 	and.w	r3, r3, #2
 800b7e8:	2b02      	cmp	r3, #2
 800b7ea:	d122      	bne.n	800b832 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	68db      	ldr	r3, [r3, #12]
 800b7f2:	f003 0302 	and.w	r3, r3, #2
 800b7f6:	2b02      	cmp	r3, #2
 800b7f8:	d11b      	bne.n	800b832 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	f06f 0202 	mvn.w	r2, #2
 800b802:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	2201      	movs	r2, #1
 800b808:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	699b      	ldr	r3, [r3, #24]
 800b810:	f003 0303 	and.w	r3, r3, #3
 800b814:	2b00      	cmp	r3, #0
 800b816:	d003      	beq.n	800b820 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b818:	6878      	ldr	r0, [r7, #4]
 800b81a:	f000 faa1 	bl	800bd60 <HAL_TIM_IC_CaptureCallback>
 800b81e:	e005      	b.n	800b82c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b820:	6878      	ldr	r0, [r7, #4]
 800b822:	f000 fa93 	bl	800bd4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b826:	6878      	ldr	r0, [r7, #4]
 800b828:	f000 faa4 	bl	800bd74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	2200      	movs	r2, #0
 800b830:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	691b      	ldr	r3, [r3, #16]
 800b838:	f003 0304 	and.w	r3, r3, #4
 800b83c:	2b04      	cmp	r3, #4
 800b83e:	d122      	bne.n	800b886 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	68db      	ldr	r3, [r3, #12]
 800b846:	f003 0304 	and.w	r3, r3, #4
 800b84a:	2b04      	cmp	r3, #4
 800b84c:	d11b      	bne.n	800b886 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	f06f 0204 	mvn.w	r2, #4
 800b856:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	2202      	movs	r2, #2
 800b85c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	699b      	ldr	r3, [r3, #24]
 800b864:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d003      	beq.n	800b874 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b86c:	6878      	ldr	r0, [r7, #4]
 800b86e:	f000 fa77 	bl	800bd60 <HAL_TIM_IC_CaptureCallback>
 800b872:	e005      	b.n	800b880 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b874:	6878      	ldr	r0, [r7, #4]
 800b876:	f000 fa69 	bl	800bd4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b87a:	6878      	ldr	r0, [r7, #4]
 800b87c:	f000 fa7a 	bl	800bd74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	2200      	movs	r2, #0
 800b884:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	691b      	ldr	r3, [r3, #16]
 800b88c:	f003 0308 	and.w	r3, r3, #8
 800b890:	2b08      	cmp	r3, #8
 800b892:	d122      	bne.n	800b8da <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	68db      	ldr	r3, [r3, #12]
 800b89a:	f003 0308 	and.w	r3, r3, #8
 800b89e:	2b08      	cmp	r3, #8
 800b8a0:	d11b      	bne.n	800b8da <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	f06f 0208 	mvn.w	r2, #8
 800b8aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	2204      	movs	r2, #4
 800b8b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	69db      	ldr	r3, [r3, #28]
 800b8b8:	f003 0303 	and.w	r3, r3, #3
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d003      	beq.n	800b8c8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b8c0:	6878      	ldr	r0, [r7, #4]
 800b8c2:	f000 fa4d 	bl	800bd60 <HAL_TIM_IC_CaptureCallback>
 800b8c6:	e005      	b.n	800b8d4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b8c8:	6878      	ldr	r0, [r7, #4]
 800b8ca:	f000 fa3f 	bl	800bd4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	f000 fa50 	bl	800bd74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	2200      	movs	r2, #0
 800b8d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	691b      	ldr	r3, [r3, #16]
 800b8e0:	f003 0310 	and.w	r3, r3, #16
 800b8e4:	2b10      	cmp	r3, #16
 800b8e6:	d122      	bne.n	800b92e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	68db      	ldr	r3, [r3, #12]
 800b8ee:	f003 0310 	and.w	r3, r3, #16
 800b8f2:	2b10      	cmp	r3, #16
 800b8f4:	d11b      	bne.n	800b92e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	f06f 0210 	mvn.w	r2, #16
 800b8fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	2208      	movs	r2, #8
 800b904:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	69db      	ldr	r3, [r3, #28]
 800b90c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b910:	2b00      	cmp	r3, #0
 800b912:	d003      	beq.n	800b91c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b914:	6878      	ldr	r0, [r7, #4]
 800b916:	f000 fa23 	bl	800bd60 <HAL_TIM_IC_CaptureCallback>
 800b91a:	e005      	b.n	800b928 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b91c:	6878      	ldr	r0, [r7, #4]
 800b91e:	f000 fa15 	bl	800bd4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b922:	6878      	ldr	r0, [r7, #4]
 800b924:	f000 fa26 	bl	800bd74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	2200      	movs	r2, #0
 800b92c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	691b      	ldr	r3, [r3, #16]
 800b934:	f003 0301 	and.w	r3, r3, #1
 800b938:	2b01      	cmp	r3, #1
 800b93a:	d10e      	bne.n	800b95a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	68db      	ldr	r3, [r3, #12]
 800b942:	f003 0301 	and.w	r3, r3, #1
 800b946:	2b01      	cmp	r3, #1
 800b948:	d107      	bne.n	800b95a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	f06f 0201 	mvn.w	r2, #1
 800b952:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b954:	6878      	ldr	r0, [r7, #4]
 800b956:	f000 f9ef 	bl	800bd38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	691b      	ldr	r3, [r3, #16]
 800b960:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b964:	2b80      	cmp	r3, #128	; 0x80
 800b966:	d10e      	bne.n	800b986 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	68db      	ldr	r3, [r3, #12]
 800b96e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b972:	2b80      	cmp	r3, #128	; 0x80
 800b974:	d107      	bne.n	800b986 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b97e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b980:	6878      	ldr	r0, [r7, #4]
 800b982:	f000 fd5d 	bl	800c440 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	691b      	ldr	r3, [r3, #16]
 800b98c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b990:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b994:	d10e      	bne.n	800b9b4 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	68db      	ldr	r3, [r3, #12]
 800b99c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b9a0:	2b80      	cmp	r3, #128	; 0x80
 800b9a2:	d107      	bne.n	800b9b4 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800b9ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b9ae:	6878      	ldr	r0, [r7, #4]
 800b9b0:	f000 fd50 	bl	800c454 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	691b      	ldr	r3, [r3, #16]
 800b9ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9be:	2b40      	cmp	r3, #64	; 0x40
 800b9c0:	d10e      	bne.n	800b9e0 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	68db      	ldr	r3, [r3, #12]
 800b9c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9cc:	2b40      	cmp	r3, #64	; 0x40
 800b9ce:	d107      	bne.n	800b9e0 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b9d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b9da:	6878      	ldr	r0, [r7, #4]
 800b9dc:	f000 f9d4 	bl	800bd88 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	691b      	ldr	r3, [r3, #16]
 800b9e6:	f003 0320 	and.w	r3, r3, #32
 800b9ea:	2b20      	cmp	r3, #32
 800b9ec:	d10e      	bne.n	800ba0c <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	68db      	ldr	r3, [r3, #12]
 800b9f4:	f003 0320 	and.w	r3, r3, #32
 800b9f8:	2b20      	cmp	r3, #32
 800b9fa:	d107      	bne.n	800ba0c <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	f06f 0220 	mvn.w	r2, #32
 800ba04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ba06:	6878      	ldr	r0, [r7, #4]
 800ba08:	f000 fd10 	bl	800c42c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	691b      	ldr	r3, [r3, #16]
 800ba12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ba16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ba1a:	d10f      	bne.n	800ba3c <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	68db      	ldr	r3, [r3, #12]
 800ba22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ba26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ba2a:	d107      	bne.n	800ba3c <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800ba34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800ba36:	6878      	ldr	r0, [r7, #4]
 800ba38:	f000 fd16 	bl	800c468 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	691b      	ldr	r3, [r3, #16]
 800ba42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ba46:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ba4a:	d10f      	bne.n	800ba6c <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	68db      	ldr	r3, [r3, #12]
 800ba52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ba56:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ba5a:	d107      	bne.n	800ba6c <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800ba64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800ba66:	6878      	ldr	r0, [r7, #4]
 800ba68:	f000 fd08 	bl	800c47c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	691b      	ldr	r3, [r3, #16]
 800ba72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ba76:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ba7a:	d10f      	bne.n	800ba9c <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	68db      	ldr	r3, [r3, #12]
 800ba82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ba86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ba8a:	d107      	bne.n	800ba9c <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800ba94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800ba96:	6878      	ldr	r0, [r7, #4]
 800ba98:	f000 fcfa 	bl	800c490 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	691b      	ldr	r3, [r3, #16]
 800baa2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800baa6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800baaa:	d10f      	bne.n	800bacc <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	68db      	ldr	r3, [r3, #12]
 800bab2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bab6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800baba:	d107      	bne.n	800bacc <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800bac4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800bac6:	6878      	ldr	r0, [r7, #4]
 800bac8:	f000 fcec 	bl	800c4a4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bacc:	bf00      	nop
 800bace:	3708      	adds	r7, #8
 800bad0:	46bd      	mov	sp, r7
 800bad2:	bd80      	pop	{r7, pc}

0800bad4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bad4:	b580      	push	{r7, lr}
 800bad6:	b084      	sub	sp, #16
 800bad8:	af00      	add	r7, sp, #0
 800bada:	6078      	str	r0, [r7, #4]
 800badc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bae4:	2b01      	cmp	r3, #1
 800bae6:	d101      	bne.n	800baec <HAL_TIM_ConfigClockSource+0x18>
 800bae8:	2302      	movs	r3, #2
 800baea:	e0d2      	b.n	800bc92 <HAL_TIM_ConfigClockSource+0x1be>
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	2201      	movs	r2, #1
 800baf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	2202      	movs	r2, #2
 800baf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	689b      	ldr	r3, [r3, #8]
 800bb02:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800bb0a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800bb0e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bb16:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	68fa      	ldr	r2, [r7, #12]
 800bb1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bb20:	683b      	ldr	r3, [r7, #0]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb28:	f000 80a9 	beq.w	800bc7e <HAL_TIM_ConfigClockSource+0x1aa>
 800bb2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb30:	d81a      	bhi.n	800bb68 <HAL_TIM_ConfigClockSource+0x94>
 800bb32:	2b30      	cmp	r3, #48	; 0x30
 800bb34:	f000 809a 	beq.w	800bc6c <HAL_TIM_ConfigClockSource+0x198>
 800bb38:	2b30      	cmp	r3, #48	; 0x30
 800bb3a:	d809      	bhi.n	800bb50 <HAL_TIM_ConfigClockSource+0x7c>
 800bb3c:	2b10      	cmp	r3, #16
 800bb3e:	f000 8095 	beq.w	800bc6c <HAL_TIM_ConfigClockSource+0x198>
 800bb42:	2b20      	cmp	r3, #32
 800bb44:	f000 8092 	beq.w	800bc6c <HAL_TIM_ConfigClockSource+0x198>
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	f000 808f 	beq.w	800bc6c <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800bb4e:	e097      	b.n	800bc80 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800bb50:	2b50      	cmp	r3, #80	; 0x50
 800bb52:	d05b      	beq.n	800bc0c <HAL_TIM_ConfigClockSource+0x138>
 800bb54:	2b50      	cmp	r3, #80	; 0x50
 800bb56:	d802      	bhi.n	800bb5e <HAL_TIM_ConfigClockSource+0x8a>
 800bb58:	2b40      	cmp	r3, #64	; 0x40
 800bb5a:	d077      	beq.n	800bc4c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800bb5c:	e090      	b.n	800bc80 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800bb5e:	2b60      	cmp	r3, #96	; 0x60
 800bb60:	d064      	beq.n	800bc2c <HAL_TIM_ConfigClockSource+0x158>
 800bb62:	2b70      	cmp	r3, #112	; 0x70
 800bb64:	d028      	beq.n	800bbb8 <HAL_TIM_ConfigClockSource+0xe4>
      break;
 800bb66:	e08b      	b.n	800bc80 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800bb68:	4a4c      	ldr	r2, [pc, #304]	; (800bc9c <HAL_TIM_ConfigClockSource+0x1c8>)
 800bb6a:	4293      	cmp	r3, r2
 800bb6c:	d07e      	beq.n	800bc6c <HAL_TIM_ConfigClockSource+0x198>
 800bb6e:	4a4b      	ldr	r2, [pc, #300]	; (800bc9c <HAL_TIM_ConfigClockSource+0x1c8>)
 800bb70:	4293      	cmp	r3, r2
 800bb72:	d810      	bhi.n	800bb96 <HAL_TIM_ConfigClockSource+0xc2>
 800bb74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bb78:	d078      	beq.n	800bc6c <HAL_TIM_ConfigClockSource+0x198>
 800bb7a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bb7e:	d803      	bhi.n	800bb88 <HAL_TIM_ConfigClockSource+0xb4>
 800bb80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bb84:	d02f      	beq.n	800bbe6 <HAL_TIM_ConfigClockSource+0x112>
      break;
 800bb86:	e07b      	b.n	800bc80 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800bb88:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800bb8c:	d06e      	beq.n	800bc6c <HAL_TIM_ConfigClockSource+0x198>
 800bb8e:	4a44      	ldr	r2, [pc, #272]	; (800bca0 <HAL_TIM_ConfigClockSource+0x1cc>)
 800bb90:	4293      	cmp	r3, r2
 800bb92:	d06b      	beq.n	800bc6c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800bb94:	e074      	b.n	800bc80 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800bb96:	4a43      	ldr	r2, [pc, #268]	; (800bca4 <HAL_TIM_ConfigClockSource+0x1d0>)
 800bb98:	4293      	cmp	r3, r2
 800bb9a:	d067      	beq.n	800bc6c <HAL_TIM_ConfigClockSource+0x198>
 800bb9c:	4a41      	ldr	r2, [pc, #260]	; (800bca4 <HAL_TIM_ConfigClockSource+0x1d0>)
 800bb9e:	4293      	cmp	r3, r2
 800bba0:	d803      	bhi.n	800bbaa <HAL_TIM_ConfigClockSource+0xd6>
 800bba2:	4a41      	ldr	r2, [pc, #260]	; (800bca8 <HAL_TIM_ConfigClockSource+0x1d4>)
 800bba4:	4293      	cmp	r3, r2
 800bba6:	d061      	beq.n	800bc6c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800bba8:	e06a      	b.n	800bc80 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800bbaa:	4a40      	ldr	r2, [pc, #256]	; (800bcac <HAL_TIM_ConfigClockSource+0x1d8>)
 800bbac:	4293      	cmp	r3, r2
 800bbae:	d05d      	beq.n	800bc6c <HAL_TIM_ConfigClockSource+0x198>
 800bbb0:	4a3f      	ldr	r2, [pc, #252]	; (800bcb0 <HAL_TIM_ConfigClockSource+0x1dc>)
 800bbb2:	4293      	cmp	r3, r2
 800bbb4:	d05a      	beq.n	800bc6c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800bbb6:	e063      	b.n	800bc80 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	6818      	ldr	r0, [r3, #0]
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	6899      	ldr	r1, [r3, #8]
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	685a      	ldr	r2, [r3, #4]
 800bbc4:	683b      	ldr	r3, [r7, #0]
 800bbc6:	68db      	ldr	r3, [r3, #12]
 800bbc8:	f000 fac8 	bl	800c15c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	689b      	ldr	r3, [r3, #8]
 800bbd2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800bbda:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	68fa      	ldr	r2, [r7, #12]
 800bbe2:	609a      	str	r2, [r3, #8]
      break;
 800bbe4:	e04c      	b.n	800bc80 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	6818      	ldr	r0, [r3, #0]
 800bbea:	683b      	ldr	r3, [r7, #0]
 800bbec:	6899      	ldr	r1, [r3, #8]
 800bbee:	683b      	ldr	r3, [r7, #0]
 800bbf0:	685a      	ldr	r2, [r3, #4]
 800bbf2:	683b      	ldr	r3, [r7, #0]
 800bbf4:	68db      	ldr	r3, [r3, #12]
 800bbf6:	f000 fab1 	bl	800c15c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	689a      	ldr	r2, [r3, #8]
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bc08:	609a      	str	r2, [r3, #8]
      break;
 800bc0a:	e039      	b.n	800bc80 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	6818      	ldr	r0, [r3, #0]
 800bc10:	683b      	ldr	r3, [r7, #0]
 800bc12:	6859      	ldr	r1, [r3, #4]
 800bc14:	683b      	ldr	r3, [r7, #0]
 800bc16:	68db      	ldr	r3, [r3, #12]
 800bc18:	461a      	mov	r2, r3
 800bc1a:	f000 fa23 	bl	800c064 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	2150      	movs	r1, #80	; 0x50
 800bc24:	4618      	mov	r0, r3
 800bc26:	f000 fa7c 	bl	800c122 <TIM_ITRx_SetConfig>
      break;
 800bc2a:	e029      	b.n	800bc80 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6818      	ldr	r0, [r3, #0]
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	6859      	ldr	r1, [r3, #4]
 800bc34:	683b      	ldr	r3, [r7, #0]
 800bc36:	68db      	ldr	r3, [r3, #12]
 800bc38:	461a      	mov	r2, r3
 800bc3a:	f000 fa42 	bl	800c0c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	2160      	movs	r1, #96	; 0x60
 800bc44:	4618      	mov	r0, r3
 800bc46:	f000 fa6c 	bl	800c122 <TIM_ITRx_SetConfig>
      break;
 800bc4a:	e019      	b.n	800bc80 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	6818      	ldr	r0, [r3, #0]
 800bc50:	683b      	ldr	r3, [r7, #0]
 800bc52:	6859      	ldr	r1, [r3, #4]
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	68db      	ldr	r3, [r3, #12]
 800bc58:	461a      	mov	r2, r3
 800bc5a:	f000 fa03 	bl	800c064 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	2140      	movs	r1, #64	; 0x40
 800bc64:	4618      	mov	r0, r3
 800bc66:	f000 fa5c 	bl	800c122 <TIM_ITRx_SetConfig>
      break;
 800bc6a:	e009      	b.n	800bc80 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681a      	ldr	r2, [r3, #0]
 800bc70:	683b      	ldr	r3, [r7, #0]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	4619      	mov	r1, r3
 800bc76:	4610      	mov	r0, r2
 800bc78:	f000 fa53 	bl	800c122 <TIM_ITRx_SetConfig>
      break;
 800bc7c:	e000      	b.n	800bc80 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 800bc7e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2201      	movs	r2, #1
 800bc84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bc90:	2300      	movs	r3, #0
}
 800bc92:	4618      	mov	r0, r3
 800bc94:	3710      	adds	r7, #16
 800bc96:	46bd      	mov	sp, r7
 800bc98:	bd80      	pop	{r7, pc}
 800bc9a:	bf00      	nop
 800bc9c:	00100030 	.word	0x00100030
 800bca0:	00100020 	.word	0x00100020
 800bca4:	00100050 	.word	0x00100050
 800bca8:	00100040 	.word	0x00100040
 800bcac:	00100060 	.word	0x00100060
 800bcb0:	00100070 	.word	0x00100070

0800bcb4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b082      	sub	sp, #8
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	6078      	str	r0, [r7, #4]
 800bcbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bcc4:	2b01      	cmp	r3, #1
 800bcc6:	d101      	bne.n	800bccc <HAL_TIM_SlaveConfigSynchro+0x18>
 800bcc8:	2302      	movs	r3, #2
 800bcca:	e031      	b.n	800bd30 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	2201      	movs	r2, #1
 800bcd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2202      	movs	r2, #2
 800bcd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800bcdc:	6839      	ldr	r1, [r7, #0]
 800bcde:	6878      	ldr	r0, [r7, #4]
 800bce0:	f000 f904 	bl	800beec <TIM_SlaveTimer_SetConfig>
 800bce4:	4603      	mov	r3, r0
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d009      	beq.n	800bcfe <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	2201      	movs	r2, #1
 800bcee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	2200      	movs	r2, #0
 800bcf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800bcfa:	2301      	movs	r3, #1
 800bcfc:	e018      	b.n	800bd30 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	68da      	ldr	r2, [r3, #12]
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bd0c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	68da      	ldr	r2, [r3, #12]
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bd1c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	2201      	movs	r2, #1
 800bd22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	2200      	movs	r2, #0
 800bd2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bd2e:	2300      	movs	r3, #0
}
 800bd30:	4618      	mov	r0, r3
 800bd32:	3708      	adds	r7, #8
 800bd34:	46bd      	mov	sp, r7
 800bd36:	bd80      	pop	{r7, pc}

0800bd38 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bd38:	b480      	push	{r7}
 800bd3a:	b083      	sub	sp, #12
 800bd3c:	af00      	add	r7, sp, #0
 800bd3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800bd40:	bf00      	nop
 800bd42:	370c      	adds	r7, #12
 800bd44:	46bd      	mov	sp, r7
 800bd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd4a:	4770      	bx	lr

0800bd4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bd4c:	b480      	push	{r7}
 800bd4e:	b083      	sub	sp, #12
 800bd50:	af00      	add	r7, sp, #0
 800bd52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bd54:	bf00      	nop
 800bd56:	370c      	adds	r7, #12
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5e:	4770      	bx	lr

0800bd60 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bd60:	b480      	push	{r7}
 800bd62:	b083      	sub	sp, #12
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bd68:	bf00      	nop
 800bd6a:	370c      	adds	r7, #12
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd72:	4770      	bx	lr

0800bd74 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bd74:	b480      	push	{r7}
 800bd76:	b083      	sub	sp, #12
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bd7c:	bf00      	nop
 800bd7e:	370c      	adds	r7, #12
 800bd80:	46bd      	mov	sp, r7
 800bd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd86:	4770      	bx	lr

0800bd88 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bd88:	b480      	push	{r7}
 800bd8a:	b083      	sub	sp, #12
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bd90:	bf00      	nop
 800bd92:	370c      	adds	r7, #12
 800bd94:	46bd      	mov	sp, r7
 800bd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd9a:	4770      	bx	lr

0800bd9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800bd9c:	b480      	push	{r7}
 800bd9e:	b085      	sub	sp, #20
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
 800bda4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	4a46      	ldr	r2, [pc, #280]	; (800bec8 <TIM_Base_SetConfig+0x12c>)
 800bdb0:	4293      	cmp	r3, r2
 800bdb2:	d017      	beq.n	800bde4 <TIM_Base_SetConfig+0x48>
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bdba:	d013      	beq.n	800bde4 <TIM_Base_SetConfig+0x48>
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	4a43      	ldr	r2, [pc, #268]	; (800becc <TIM_Base_SetConfig+0x130>)
 800bdc0:	4293      	cmp	r3, r2
 800bdc2:	d00f      	beq.n	800bde4 <TIM_Base_SetConfig+0x48>
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	4a42      	ldr	r2, [pc, #264]	; (800bed0 <TIM_Base_SetConfig+0x134>)
 800bdc8:	4293      	cmp	r3, r2
 800bdca:	d00b      	beq.n	800bde4 <TIM_Base_SetConfig+0x48>
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	4a41      	ldr	r2, [pc, #260]	; (800bed4 <TIM_Base_SetConfig+0x138>)
 800bdd0:	4293      	cmp	r3, r2
 800bdd2:	d007      	beq.n	800bde4 <TIM_Base_SetConfig+0x48>
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	4a40      	ldr	r2, [pc, #256]	; (800bed8 <TIM_Base_SetConfig+0x13c>)
 800bdd8:	4293      	cmp	r3, r2
 800bdda:	d003      	beq.n	800bde4 <TIM_Base_SetConfig+0x48>
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	4a3f      	ldr	r2, [pc, #252]	; (800bedc <TIM_Base_SetConfig+0x140>)
 800bde0:	4293      	cmp	r3, r2
 800bde2:	d108      	bne.n	800bdf6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bdea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	685b      	ldr	r3, [r3, #4]
 800bdf0:	68fa      	ldr	r2, [r7, #12]
 800bdf2:	4313      	orrs	r3, r2
 800bdf4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	4a33      	ldr	r2, [pc, #204]	; (800bec8 <TIM_Base_SetConfig+0x12c>)
 800bdfa:	4293      	cmp	r3, r2
 800bdfc:	d023      	beq.n	800be46 <TIM_Base_SetConfig+0xaa>
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800be04:	d01f      	beq.n	800be46 <TIM_Base_SetConfig+0xaa>
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	4a30      	ldr	r2, [pc, #192]	; (800becc <TIM_Base_SetConfig+0x130>)
 800be0a:	4293      	cmp	r3, r2
 800be0c:	d01b      	beq.n	800be46 <TIM_Base_SetConfig+0xaa>
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	4a2f      	ldr	r2, [pc, #188]	; (800bed0 <TIM_Base_SetConfig+0x134>)
 800be12:	4293      	cmp	r3, r2
 800be14:	d017      	beq.n	800be46 <TIM_Base_SetConfig+0xaa>
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	4a2e      	ldr	r2, [pc, #184]	; (800bed4 <TIM_Base_SetConfig+0x138>)
 800be1a:	4293      	cmp	r3, r2
 800be1c:	d013      	beq.n	800be46 <TIM_Base_SetConfig+0xaa>
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	4a2d      	ldr	r2, [pc, #180]	; (800bed8 <TIM_Base_SetConfig+0x13c>)
 800be22:	4293      	cmp	r3, r2
 800be24:	d00f      	beq.n	800be46 <TIM_Base_SetConfig+0xaa>
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	4a2d      	ldr	r2, [pc, #180]	; (800bee0 <TIM_Base_SetConfig+0x144>)
 800be2a:	4293      	cmp	r3, r2
 800be2c:	d00b      	beq.n	800be46 <TIM_Base_SetConfig+0xaa>
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	4a2c      	ldr	r2, [pc, #176]	; (800bee4 <TIM_Base_SetConfig+0x148>)
 800be32:	4293      	cmp	r3, r2
 800be34:	d007      	beq.n	800be46 <TIM_Base_SetConfig+0xaa>
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	4a2b      	ldr	r2, [pc, #172]	; (800bee8 <TIM_Base_SetConfig+0x14c>)
 800be3a:	4293      	cmp	r3, r2
 800be3c:	d003      	beq.n	800be46 <TIM_Base_SetConfig+0xaa>
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	4a26      	ldr	r2, [pc, #152]	; (800bedc <TIM_Base_SetConfig+0x140>)
 800be42:	4293      	cmp	r3, r2
 800be44:	d108      	bne.n	800be58 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800be4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800be4e:	683b      	ldr	r3, [r7, #0]
 800be50:	68db      	ldr	r3, [r3, #12]
 800be52:	68fa      	ldr	r2, [r7, #12]
 800be54:	4313      	orrs	r3, r2
 800be56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800be5e:	683b      	ldr	r3, [r7, #0]
 800be60:	695b      	ldr	r3, [r3, #20]
 800be62:	4313      	orrs	r3, r2
 800be64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	68fa      	ldr	r2, [r7, #12]
 800be6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800be6c:	683b      	ldr	r3, [r7, #0]
 800be6e:	689a      	ldr	r2, [r3, #8]
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800be74:	683b      	ldr	r3, [r7, #0]
 800be76:	681a      	ldr	r2, [r3, #0]
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	4a12      	ldr	r2, [pc, #72]	; (800bec8 <TIM_Base_SetConfig+0x12c>)
 800be80:	4293      	cmp	r3, r2
 800be82:	d013      	beq.n	800beac <TIM_Base_SetConfig+0x110>
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	4a14      	ldr	r2, [pc, #80]	; (800bed8 <TIM_Base_SetConfig+0x13c>)
 800be88:	4293      	cmp	r3, r2
 800be8a:	d00f      	beq.n	800beac <TIM_Base_SetConfig+0x110>
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	4a14      	ldr	r2, [pc, #80]	; (800bee0 <TIM_Base_SetConfig+0x144>)
 800be90:	4293      	cmp	r3, r2
 800be92:	d00b      	beq.n	800beac <TIM_Base_SetConfig+0x110>
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	4a13      	ldr	r2, [pc, #76]	; (800bee4 <TIM_Base_SetConfig+0x148>)
 800be98:	4293      	cmp	r3, r2
 800be9a:	d007      	beq.n	800beac <TIM_Base_SetConfig+0x110>
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	4a12      	ldr	r2, [pc, #72]	; (800bee8 <TIM_Base_SetConfig+0x14c>)
 800bea0:	4293      	cmp	r3, r2
 800bea2:	d003      	beq.n	800beac <TIM_Base_SetConfig+0x110>
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	4a0d      	ldr	r2, [pc, #52]	; (800bedc <TIM_Base_SetConfig+0x140>)
 800bea8:	4293      	cmp	r3, r2
 800beaa:	d103      	bne.n	800beb4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800beac:	683b      	ldr	r3, [r7, #0]
 800beae:	691a      	ldr	r2, [r3, #16]
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	2201      	movs	r2, #1
 800beb8:	615a      	str	r2, [r3, #20]
}
 800beba:	bf00      	nop
 800bebc:	3714      	adds	r7, #20
 800bebe:	46bd      	mov	sp, r7
 800bec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec4:	4770      	bx	lr
 800bec6:	bf00      	nop
 800bec8:	40012c00 	.word	0x40012c00
 800becc:	40000400 	.word	0x40000400
 800bed0:	40000800 	.word	0x40000800
 800bed4:	40000c00 	.word	0x40000c00
 800bed8:	40013400 	.word	0x40013400
 800bedc:	40015000 	.word	0x40015000
 800bee0:	40014000 	.word	0x40014000
 800bee4:	40014400 	.word	0x40014400
 800bee8:	40014800 	.word	0x40014800

0800beec <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800beec:	b580      	push	{r7, lr}
 800beee:	b086      	sub	sp, #24
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
 800bef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	689b      	ldr	r3, [r3, #8]
 800befc:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800befe:	697b      	ldr	r3, [r7, #20]
 800bf00:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800bf04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bf08:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800bf0a:	683b      	ldr	r3, [r7, #0]
 800bf0c:	685b      	ldr	r3, [r3, #4]
 800bf0e:	697a      	ldr	r2, [r7, #20]
 800bf10:	4313      	orrs	r3, r2
 800bf12:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800bf14:	697b      	ldr	r3, [r7, #20]
 800bf16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bf1a:	f023 0307 	bic.w	r3, r3, #7
 800bf1e:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800bf20:	683b      	ldr	r3, [r7, #0]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	697a      	ldr	r2, [r7, #20]
 800bf26:	4313      	orrs	r3, r2
 800bf28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	697a      	ldr	r2, [r7, #20]
 800bf30:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800bf32:	683b      	ldr	r3, [r7, #0]
 800bf34:	685b      	ldr	r3, [r3, #4]
 800bf36:	2b70      	cmp	r3, #112	; 0x70
 800bf38:	d034      	beq.n	800bfa4 <TIM_SlaveTimer_SetConfig+0xb8>
 800bf3a:	2b70      	cmp	r3, #112	; 0x70
 800bf3c:	d811      	bhi.n	800bf62 <TIM_SlaveTimer_SetConfig+0x76>
 800bf3e:	2b30      	cmp	r3, #48	; 0x30
 800bf40:	d07d      	beq.n	800c03e <TIM_SlaveTimer_SetConfig+0x152>
 800bf42:	2b30      	cmp	r3, #48	; 0x30
 800bf44:	d806      	bhi.n	800bf54 <TIM_SlaveTimer_SetConfig+0x68>
 800bf46:	2b10      	cmp	r3, #16
 800bf48:	d079      	beq.n	800c03e <TIM_SlaveTimer_SetConfig+0x152>
 800bf4a:	2b20      	cmp	r3, #32
 800bf4c:	d077      	beq.n	800c03e <TIM_SlaveTimer_SetConfig+0x152>
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d075      	beq.n	800c03e <TIM_SlaveTimer_SetConfig+0x152>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      break;
 800bf52:	e075      	b.n	800c040 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800bf54:	2b50      	cmp	r3, #80	; 0x50
 800bf56:	d05e      	beq.n	800c016 <TIM_SlaveTimer_SetConfig+0x12a>
 800bf58:	2b60      	cmp	r3, #96	; 0x60
 800bf5a:	d066      	beq.n	800c02a <TIM_SlaveTimer_SetConfig+0x13e>
 800bf5c:	2b40      	cmp	r3, #64	; 0x40
 800bf5e:	d02c      	beq.n	800bfba <TIM_SlaveTimer_SetConfig+0xce>
      break;
 800bf60:	e06e      	b.n	800c040 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800bf62:	4a3a      	ldr	r2, [pc, #232]	; (800c04c <TIM_SlaveTimer_SetConfig+0x160>)
 800bf64:	4293      	cmp	r3, r2
 800bf66:	d06a      	beq.n	800c03e <TIM_SlaveTimer_SetConfig+0x152>
 800bf68:	4a38      	ldr	r2, [pc, #224]	; (800c04c <TIM_SlaveTimer_SetConfig+0x160>)
 800bf6a:	4293      	cmp	r3, r2
 800bf6c:	d809      	bhi.n	800bf82 <TIM_SlaveTimer_SetConfig+0x96>
 800bf6e:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800bf72:	d064      	beq.n	800c03e <TIM_SlaveTimer_SetConfig+0x152>
 800bf74:	4a36      	ldr	r2, [pc, #216]	; (800c050 <TIM_SlaveTimer_SetConfig+0x164>)
 800bf76:	4293      	cmp	r3, r2
 800bf78:	d061      	beq.n	800c03e <TIM_SlaveTimer_SetConfig+0x152>
 800bf7a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bf7e:	d05e      	beq.n	800c03e <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800bf80:	e05e      	b.n	800c040 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800bf82:	4a34      	ldr	r2, [pc, #208]	; (800c054 <TIM_SlaveTimer_SetConfig+0x168>)
 800bf84:	4293      	cmp	r3, r2
 800bf86:	d05a      	beq.n	800c03e <TIM_SlaveTimer_SetConfig+0x152>
 800bf88:	4a32      	ldr	r2, [pc, #200]	; (800c054 <TIM_SlaveTimer_SetConfig+0x168>)
 800bf8a:	4293      	cmp	r3, r2
 800bf8c:	d803      	bhi.n	800bf96 <TIM_SlaveTimer_SetConfig+0xaa>
 800bf8e:	4a32      	ldr	r2, [pc, #200]	; (800c058 <TIM_SlaveTimer_SetConfig+0x16c>)
 800bf90:	4293      	cmp	r3, r2
 800bf92:	d054      	beq.n	800c03e <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800bf94:	e054      	b.n	800c040 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800bf96:	4a31      	ldr	r2, [pc, #196]	; (800c05c <TIM_SlaveTimer_SetConfig+0x170>)
 800bf98:	4293      	cmp	r3, r2
 800bf9a:	d050      	beq.n	800c03e <TIM_SlaveTimer_SetConfig+0x152>
 800bf9c:	4a30      	ldr	r2, [pc, #192]	; (800c060 <TIM_SlaveTimer_SetConfig+0x174>)
 800bf9e:	4293      	cmp	r3, r2
 800bfa0:	d04d      	beq.n	800c03e <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800bfa2:	e04d      	b.n	800c040 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	6818      	ldr	r0, [r3, #0]
 800bfa8:	683b      	ldr	r3, [r7, #0]
 800bfaa:	68d9      	ldr	r1, [r3, #12]
 800bfac:	683b      	ldr	r3, [r7, #0]
 800bfae:	689a      	ldr	r2, [r3, #8]
 800bfb0:	683b      	ldr	r3, [r7, #0]
 800bfb2:	691b      	ldr	r3, [r3, #16]
 800bfb4:	f000 f8d2 	bl	800c15c <TIM_ETR_SetConfig>
      break;
 800bfb8:	e042      	b.n	800c040 <TIM_SlaveTimer_SetConfig+0x154>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800bfba:	683b      	ldr	r3, [r7, #0]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	2b05      	cmp	r3, #5
 800bfc0:	d004      	beq.n	800bfcc <TIM_SlaveTimer_SetConfig+0xe0>
 800bfc2:	683b      	ldr	r3, [r7, #0]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800bfca:	d101      	bne.n	800bfd0 <TIM_SlaveTimer_SetConfig+0xe4>
        return HAL_ERROR;
 800bfcc:	2301      	movs	r3, #1
 800bfce:	e038      	b.n	800c042 <TIM_SlaveTimer_SetConfig+0x156>
      tmpccer = htim->Instance->CCER;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	6a1b      	ldr	r3, [r3, #32]
 800bfd6:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	6a1a      	ldr	r2, [r3, #32]
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	f022 0201 	bic.w	r2, r2, #1
 800bfe6:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	699b      	ldr	r3, [r3, #24]
 800bfee:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bff6:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800bff8:	683b      	ldr	r3, [r7, #0]
 800bffa:	691b      	ldr	r3, [r3, #16]
 800bffc:	011b      	lsls	r3, r3, #4
 800bffe:	68fa      	ldr	r2, [r7, #12]
 800c000:	4313      	orrs	r3, r2
 800c002:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	68fa      	ldr	r2, [r7, #12]
 800c00a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	693a      	ldr	r2, [r7, #16]
 800c012:	621a      	str	r2, [r3, #32]
      break;
 800c014:	e014      	b.n	800c040 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	6818      	ldr	r0, [r3, #0]
 800c01a:	683b      	ldr	r3, [r7, #0]
 800c01c:	6899      	ldr	r1, [r3, #8]
 800c01e:	683b      	ldr	r3, [r7, #0]
 800c020:	691b      	ldr	r3, [r3, #16]
 800c022:	461a      	mov	r2, r3
 800c024:	f000 f81e 	bl	800c064 <TIM_TI1_ConfigInputStage>
      break;
 800c028:	e00a      	b.n	800c040 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	6818      	ldr	r0, [r3, #0]
 800c02e:	683b      	ldr	r3, [r7, #0]
 800c030:	6899      	ldr	r1, [r3, #8]
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	691b      	ldr	r3, [r3, #16]
 800c036:	461a      	mov	r2, r3
 800c038:	f000 f843 	bl	800c0c2 <TIM_TI2_ConfigInputStage>
      break;
 800c03c:	e000      	b.n	800c040 <TIM_SlaveTimer_SetConfig+0x154>
      break;
 800c03e:	bf00      	nop
  }
  return HAL_OK;
 800c040:	2300      	movs	r3, #0
}
 800c042:	4618      	mov	r0, r3
 800c044:	3718      	adds	r7, #24
 800c046:	46bd      	mov	sp, r7
 800c048:	bd80      	pop	{r7, pc}
 800c04a:	bf00      	nop
 800c04c:	00100030 	.word	0x00100030
 800c050:	00100020 	.word	0x00100020
 800c054:	00100050 	.word	0x00100050
 800c058:	00100040 	.word	0x00100040
 800c05c:	00100060 	.word	0x00100060
 800c060:	00100070 	.word	0x00100070

0800c064 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c064:	b480      	push	{r7}
 800c066:	b087      	sub	sp, #28
 800c068:	af00      	add	r7, sp, #0
 800c06a:	60f8      	str	r0, [r7, #12]
 800c06c:	60b9      	str	r1, [r7, #8]
 800c06e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	6a1b      	ldr	r3, [r3, #32]
 800c074:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	6a1b      	ldr	r3, [r3, #32]
 800c07a:	f023 0201 	bic.w	r2, r3, #1
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	699b      	ldr	r3, [r3, #24]
 800c086:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c088:	693b      	ldr	r3, [r7, #16]
 800c08a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c08e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	011b      	lsls	r3, r3, #4
 800c094:	693a      	ldr	r2, [r7, #16]
 800c096:	4313      	orrs	r3, r2
 800c098:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c09a:	697b      	ldr	r3, [r7, #20]
 800c09c:	f023 030a 	bic.w	r3, r3, #10
 800c0a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c0a2:	697a      	ldr	r2, [r7, #20]
 800c0a4:	68bb      	ldr	r3, [r7, #8]
 800c0a6:	4313      	orrs	r3, r2
 800c0a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	693a      	ldr	r2, [r7, #16]
 800c0ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	697a      	ldr	r2, [r7, #20]
 800c0b4:	621a      	str	r2, [r3, #32]
}
 800c0b6:	bf00      	nop
 800c0b8:	371c      	adds	r7, #28
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c0:	4770      	bx	lr

0800c0c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c0c2:	b480      	push	{r7}
 800c0c4:	b087      	sub	sp, #28
 800c0c6:	af00      	add	r7, sp, #0
 800c0c8:	60f8      	str	r0, [r7, #12]
 800c0ca:	60b9      	str	r1, [r7, #8]
 800c0cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	6a1b      	ldr	r3, [r3, #32]
 800c0d2:	f023 0210 	bic.w	r2, r3, #16
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	699b      	ldr	r3, [r3, #24]
 800c0de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	6a1b      	ldr	r3, [r3, #32]
 800c0e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c0e6:	697b      	ldr	r3, [r7, #20]
 800c0e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c0ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	031b      	lsls	r3, r3, #12
 800c0f2:	697a      	ldr	r2, [r7, #20]
 800c0f4:	4313      	orrs	r3, r2
 800c0f6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c0f8:	693b      	ldr	r3, [r7, #16]
 800c0fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c0fe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c100:	68bb      	ldr	r3, [r7, #8]
 800c102:	011b      	lsls	r3, r3, #4
 800c104:	693a      	ldr	r2, [r7, #16]
 800c106:	4313      	orrs	r3, r2
 800c108:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	697a      	ldr	r2, [r7, #20]
 800c10e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	693a      	ldr	r2, [r7, #16]
 800c114:	621a      	str	r2, [r3, #32]
}
 800c116:	bf00      	nop
 800c118:	371c      	adds	r7, #28
 800c11a:	46bd      	mov	sp, r7
 800c11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c120:	4770      	bx	lr

0800c122 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c122:	b480      	push	{r7}
 800c124:	b085      	sub	sp, #20
 800c126:	af00      	add	r7, sp, #0
 800c128:	6078      	str	r0, [r7, #4]
 800c12a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	689b      	ldr	r3, [r3, #8]
 800c130:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800c138:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c13c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c13e:	683a      	ldr	r2, [r7, #0]
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	4313      	orrs	r3, r2
 800c144:	f043 0307 	orr.w	r3, r3, #7
 800c148:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	68fa      	ldr	r2, [r7, #12]
 800c14e:	609a      	str	r2, [r3, #8]
}
 800c150:	bf00      	nop
 800c152:	3714      	adds	r7, #20
 800c154:	46bd      	mov	sp, r7
 800c156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15a:	4770      	bx	lr

0800c15c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c15c:	b480      	push	{r7}
 800c15e:	b087      	sub	sp, #28
 800c160:	af00      	add	r7, sp, #0
 800c162:	60f8      	str	r0, [r7, #12]
 800c164:	60b9      	str	r1, [r7, #8]
 800c166:	607a      	str	r2, [r7, #4]
 800c168:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	689b      	ldr	r3, [r3, #8]
 800c16e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c170:	697b      	ldr	r3, [r7, #20]
 800c172:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c176:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c178:	683b      	ldr	r3, [r7, #0]
 800c17a:	021a      	lsls	r2, r3, #8
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	431a      	orrs	r2, r3
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	4313      	orrs	r3, r2
 800c184:	697a      	ldr	r2, [r7, #20]
 800c186:	4313      	orrs	r3, r2
 800c188:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	697a      	ldr	r2, [r7, #20]
 800c18e:	609a      	str	r2, [r3, #8]
}
 800c190:	bf00      	nop
 800c192:	371c      	adds	r7, #28
 800c194:	46bd      	mov	sp, r7
 800c196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c19a:	4770      	bx	lr

0800c19c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c19c:	b480      	push	{r7}
 800c19e:	b085      	sub	sp, #20
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
 800c1a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c1ac:	2b01      	cmp	r3, #1
 800c1ae:	d101      	bne.n	800c1b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c1b0:	2302      	movs	r3, #2
 800c1b2:	e074      	b.n	800c29e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	2201      	movs	r2, #1
 800c1b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	2202      	movs	r2, #2
 800c1c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	685b      	ldr	r3, [r3, #4]
 800c1ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	689b      	ldr	r3, [r3, #8]
 800c1d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	4a34      	ldr	r2, [pc, #208]	; (800c2ac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c1da:	4293      	cmp	r3, r2
 800c1dc:	d009      	beq.n	800c1f2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	4a33      	ldr	r2, [pc, #204]	; (800c2b0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c1e4:	4293      	cmp	r3, r2
 800c1e6:	d004      	beq.n	800c1f2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	4a31      	ldr	r2, [pc, #196]	; (800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c1ee:	4293      	cmp	r3, r2
 800c1f0:	d108      	bne.n	800c204 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800c1f8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	685b      	ldr	r3, [r3, #4]
 800c1fe:	68fa      	ldr	r2, [r7, #12]
 800c200:	4313      	orrs	r3, r2
 800c202:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800c20a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c20e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c210:	683b      	ldr	r3, [r7, #0]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	68fa      	ldr	r2, [r7, #12]
 800c216:	4313      	orrs	r3, r2
 800c218:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	68fa      	ldr	r2, [r7, #12]
 800c220:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	4a21      	ldr	r2, [pc, #132]	; (800c2ac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c228:	4293      	cmp	r3, r2
 800c22a:	d022      	beq.n	800c272 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c234:	d01d      	beq.n	800c272 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	4a1f      	ldr	r2, [pc, #124]	; (800c2b8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800c23c:	4293      	cmp	r3, r2
 800c23e:	d018      	beq.n	800c272 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	4a1d      	ldr	r2, [pc, #116]	; (800c2bc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800c246:	4293      	cmp	r3, r2
 800c248:	d013      	beq.n	800c272 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	4a1c      	ldr	r2, [pc, #112]	; (800c2c0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800c250:	4293      	cmp	r3, r2
 800c252:	d00e      	beq.n	800c272 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	4a15      	ldr	r2, [pc, #84]	; (800c2b0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c25a:	4293      	cmp	r3, r2
 800c25c:	d009      	beq.n	800c272 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	4a18      	ldr	r2, [pc, #96]	; (800c2c4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800c264:	4293      	cmp	r3, r2
 800c266:	d004      	beq.n	800c272 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	4a11      	ldr	r2, [pc, #68]	; (800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c26e:	4293      	cmp	r3, r2
 800c270:	d10c      	bne.n	800c28c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c272:	68bb      	ldr	r3, [r7, #8]
 800c274:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c278:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c27a:	683b      	ldr	r3, [r7, #0]
 800c27c:	689b      	ldr	r3, [r3, #8]
 800c27e:	68ba      	ldr	r2, [r7, #8]
 800c280:	4313      	orrs	r3, r2
 800c282:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	68ba      	ldr	r2, [r7, #8]
 800c28a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	2201      	movs	r2, #1
 800c290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	2200      	movs	r2, #0
 800c298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c29c:	2300      	movs	r3, #0
}
 800c29e:	4618      	mov	r0, r3
 800c2a0:	3714      	adds	r7, #20
 800c2a2:	46bd      	mov	sp, r7
 800c2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a8:	4770      	bx	lr
 800c2aa:	bf00      	nop
 800c2ac:	40012c00 	.word	0x40012c00
 800c2b0:	40013400 	.word	0x40013400
 800c2b4:	40015000 	.word	0x40015000
 800c2b8:	40000400 	.word	0x40000400
 800c2bc:	40000800 	.word	0x40000800
 800c2c0:	40000c00 	.word	0x40000c00
 800c2c4:	40014000 	.word	0x40014000

0800c2c8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c2c8:	b480      	push	{r7}
 800c2ca:	b085      	sub	sp, #20
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	6078      	str	r0, [r7, #4]
 800c2d0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c2dc:	2b01      	cmp	r3, #1
 800c2de:	d101      	bne.n	800c2e4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c2e0:	2302      	movs	r3, #2
 800c2e2:	e096      	b.n	800c412 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	2201      	movs	r2, #1
 800c2e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800c2f2:	683b      	ldr	r3, [r7, #0]
 800c2f4:	68db      	ldr	r3, [r3, #12]
 800c2f6:	4313      	orrs	r3, r2
 800c2f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c300:	683b      	ldr	r3, [r7, #0]
 800c302:	689b      	ldr	r3, [r3, #8]
 800c304:	4313      	orrs	r3, r2
 800c306:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800c30e:	683b      	ldr	r3, [r7, #0]
 800c310:	685b      	ldr	r3, [r3, #4]
 800c312:	4313      	orrs	r3, r2
 800c314:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c31c:	683b      	ldr	r3, [r7, #0]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	4313      	orrs	r3, r2
 800c322:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c32a:	683b      	ldr	r3, [r7, #0]
 800c32c:	691b      	ldr	r3, [r3, #16]
 800c32e:	4313      	orrs	r3, r2
 800c330:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800c338:	683b      	ldr	r3, [r7, #0]
 800c33a:	695b      	ldr	r3, [r3, #20]
 800c33c:	4313      	orrs	r3, r2
 800c33e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c34a:	4313      	orrs	r3, r2
 800c34c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800c354:	683b      	ldr	r3, [r7, #0]
 800c356:	699b      	ldr	r3, [r3, #24]
 800c358:	041b      	lsls	r3, r3, #16
 800c35a:	4313      	orrs	r3, r2
 800c35c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	4a2f      	ldr	r2, [pc, #188]	; (800c420 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800c364:	4293      	cmp	r3, r2
 800c366:	d009      	beq.n	800c37c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	4a2d      	ldr	r2, [pc, #180]	; (800c424 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800c36e:	4293      	cmp	r3, r2
 800c370:	d004      	beq.n	800c37c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	4a2c      	ldr	r2, [pc, #176]	; (800c428 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800c378:	4293      	cmp	r3, r2
 800c37a:	d106      	bne.n	800c38a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	69db      	ldr	r3, [r3, #28]
 800c386:	4313      	orrs	r3, r2
 800c388:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	4a24      	ldr	r2, [pc, #144]	; (800c420 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800c390:	4293      	cmp	r3, r2
 800c392:	d009      	beq.n	800c3a8 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	4a22      	ldr	r2, [pc, #136]	; (800c424 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800c39a:	4293      	cmp	r3, r2
 800c39c:	d004      	beq.n	800c3a8 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	4a21      	ldr	r2, [pc, #132]	; (800c428 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800c3a4:	4293      	cmp	r3, r2
 800c3a6:	d12b      	bne.n	800c400 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c3b2:	051b      	lsls	r3, r3, #20
 800c3b4:	4313      	orrs	r3, r2
 800c3b6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800c3be:	683b      	ldr	r3, [r7, #0]
 800c3c0:	6a1b      	ldr	r3, [r3, #32]
 800c3c2:	4313      	orrs	r3, r2
 800c3c4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800c3cc:	683b      	ldr	r3, [r7, #0]
 800c3ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3d0:	4313      	orrs	r3, r2
 800c3d2:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	4a11      	ldr	r2, [pc, #68]	; (800c420 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800c3da:	4293      	cmp	r3, r2
 800c3dc:	d009      	beq.n	800c3f2 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	4a10      	ldr	r2, [pc, #64]	; (800c424 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800c3e4:	4293      	cmp	r3, r2
 800c3e6:	d004      	beq.n	800c3f2 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	4a0e      	ldr	r2, [pc, #56]	; (800c428 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800c3ee:	4293      	cmp	r3, r2
 800c3f0:	d106      	bne.n	800c400 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800c3f8:	683b      	ldr	r3, [r7, #0]
 800c3fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3fc:	4313      	orrs	r3, r2
 800c3fe:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	68fa      	ldr	r2, [r7, #12]
 800c406:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	2200      	movs	r2, #0
 800c40c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c410:	2300      	movs	r3, #0
}
 800c412:	4618      	mov	r0, r3
 800c414:	3714      	adds	r7, #20
 800c416:	46bd      	mov	sp, r7
 800c418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c41c:	4770      	bx	lr
 800c41e:	bf00      	nop
 800c420:	40012c00 	.word	0x40012c00
 800c424:	40013400 	.word	0x40013400
 800c428:	40015000 	.word	0x40015000

0800c42c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c42c:	b480      	push	{r7}
 800c42e:	b083      	sub	sp, #12
 800c430:	af00      	add	r7, sp, #0
 800c432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c434:	bf00      	nop
 800c436:	370c      	adds	r7, #12
 800c438:	46bd      	mov	sp, r7
 800c43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43e:	4770      	bx	lr

0800c440 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c440:	b480      	push	{r7}
 800c442:	b083      	sub	sp, #12
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c448:	bf00      	nop
 800c44a:	370c      	adds	r7, #12
 800c44c:	46bd      	mov	sp, r7
 800c44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c452:	4770      	bx	lr

0800c454 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c454:	b480      	push	{r7}
 800c456:	b083      	sub	sp, #12
 800c458:	af00      	add	r7, sp, #0
 800c45a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c45c:	bf00      	nop
 800c45e:	370c      	adds	r7, #12
 800c460:	46bd      	mov	sp, r7
 800c462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c466:	4770      	bx	lr

0800c468 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800c468:	b480      	push	{r7}
 800c46a:	b083      	sub	sp, #12
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800c470:	bf00      	nop
 800c472:	370c      	adds	r7, #12
 800c474:	46bd      	mov	sp, r7
 800c476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47a:	4770      	bx	lr

0800c47c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800c47c:	b480      	push	{r7}
 800c47e:	b083      	sub	sp, #12
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800c484:	bf00      	nop
 800c486:	370c      	adds	r7, #12
 800c488:	46bd      	mov	sp, r7
 800c48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48e:	4770      	bx	lr

0800c490 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800c490:	b480      	push	{r7}
 800c492:	b083      	sub	sp, #12
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800c498:	bf00      	nop
 800c49a:	370c      	adds	r7, #12
 800c49c:	46bd      	mov	sp, r7
 800c49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a2:	4770      	bx	lr

0800c4a4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800c4a4:	b480      	push	{r7}
 800c4a6:	b083      	sub	sp, #12
 800c4a8:	af00      	add	r7, sp, #0
 800c4aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800c4ac:	bf00      	nop
 800c4ae:	370c      	adds	r7, #12
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b6:	4770      	bx	lr

0800c4b8 <LL_EXTI_EnableIT_0_31>:
{
 800c4b8:	b480      	push	{r7}
 800c4ba:	b083      	sub	sp, #12
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800c4c0:	4b05      	ldr	r3, [pc, #20]	; (800c4d8 <LL_EXTI_EnableIT_0_31+0x20>)
 800c4c2:	681a      	ldr	r2, [r3, #0]
 800c4c4:	4904      	ldr	r1, [pc, #16]	; (800c4d8 <LL_EXTI_EnableIT_0_31+0x20>)
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	4313      	orrs	r3, r2
 800c4ca:	600b      	str	r3, [r1, #0]
}
 800c4cc:	bf00      	nop
 800c4ce:	370c      	adds	r7, #12
 800c4d0:	46bd      	mov	sp, r7
 800c4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d6:	4770      	bx	lr
 800c4d8:	40010400 	.word	0x40010400

0800c4dc <LL_EXTI_EnableIT_32_63>:
{
 800c4dc:	b480      	push	{r7}
 800c4de:	b083      	sub	sp, #12
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800c4e4:	4b05      	ldr	r3, [pc, #20]	; (800c4fc <LL_EXTI_EnableIT_32_63+0x20>)
 800c4e6:	6a1a      	ldr	r2, [r3, #32]
 800c4e8:	4904      	ldr	r1, [pc, #16]	; (800c4fc <LL_EXTI_EnableIT_32_63+0x20>)
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	4313      	orrs	r3, r2
 800c4ee:	620b      	str	r3, [r1, #32]
}
 800c4f0:	bf00      	nop
 800c4f2:	370c      	adds	r7, #12
 800c4f4:	46bd      	mov	sp, r7
 800c4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4fa:	4770      	bx	lr
 800c4fc:	40010400 	.word	0x40010400

0800c500 <LL_EXTI_DisableIT_0_31>:
{
 800c500:	b480      	push	{r7}
 800c502:	b083      	sub	sp, #12
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800c508:	4b06      	ldr	r3, [pc, #24]	; (800c524 <LL_EXTI_DisableIT_0_31+0x24>)
 800c50a:	681a      	ldr	r2, [r3, #0]
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	43db      	mvns	r3, r3
 800c510:	4904      	ldr	r1, [pc, #16]	; (800c524 <LL_EXTI_DisableIT_0_31+0x24>)
 800c512:	4013      	ands	r3, r2
 800c514:	600b      	str	r3, [r1, #0]
}
 800c516:	bf00      	nop
 800c518:	370c      	adds	r7, #12
 800c51a:	46bd      	mov	sp, r7
 800c51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c520:	4770      	bx	lr
 800c522:	bf00      	nop
 800c524:	40010400 	.word	0x40010400

0800c528 <LL_EXTI_DisableIT_32_63>:
{
 800c528:	b480      	push	{r7}
 800c52a:	b083      	sub	sp, #12
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800c530:	4b06      	ldr	r3, [pc, #24]	; (800c54c <LL_EXTI_DisableIT_32_63+0x24>)
 800c532:	6a1a      	ldr	r2, [r3, #32]
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	43db      	mvns	r3, r3
 800c538:	4904      	ldr	r1, [pc, #16]	; (800c54c <LL_EXTI_DisableIT_32_63+0x24>)
 800c53a:	4013      	ands	r3, r2
 800c53c:	620b      	str	r3, [r1, #32]
}
 800c53e:	bf00      	nop
 800c540:	370c      	adds	r7, #12
 800c542:	46bd      	mov	sp, r7
 800c544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c548:	4770      	bx	lr
 800c54a:	bf00      	nop
 800c54c:	40010400 	.word	0x40010400

0800c550 <LL_EXTI_EnableEvent_0_31>:
{
 800c550:	b480      	push	{r7}
 800c552:	b083      	sub	sp, #12
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800c558:	4b05      	ldr	r3, [pc, #20]	; (800c570 <LL_EXTI_EnableEvent_0_31+0x20>)
 800c55a:	685a      	ldr	r2, [r3, #4]
 800c55c:	4904      	ldr	r1, [pc, #16]	; (800c570 <LL_EXTI_EnableEvent_0_31+0x20>)
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	4313      	orrs	r3, r2
 800c562:	604b      	str	r3, [r1, #4]
}
 800c564:	bf00      	nop
 800c566:	370c      	adds	r7, #12
 800c568:	46bd      	mov	sp, r7
 800c56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56e:	4770      	bx	lr
 800c570:	40010400 	.word	0x40010400

0800c574 <LL_EXTI_EnableEvent_32_63>:
{
 800c574:	b480      	push	{r7}
 800c576:	b083      	sub	sp, #12
 800c578:	af00      	add	r7, sp, #0
 800c57a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800c57c:	4b05      	ldr	r3, [pc, #20]	; (800c594 <LL_EXTI_EnableEvent_32_63+0x20>)
 800c57e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c580:	4904      	ldr	r1, [pc, #16]	; (800c594 <LL_EXTI_EnableEvent_32_63+0x20>)
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	4313      	orrs	r3, r2
 800c586:	624b      	str	r3, [r1, #36]	; 0x24
}
 800c588:	bf00      	nop
 800c58a:	370c      	adds	r7, #12
 800c58c:	46bd      	mov	sp, r7
 800c58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c592:	4770      	bx	lr
 800c594:	40010400 	.word	0x40010400

0800c598 <LL_EXTI_DisableEvent_0_31>:
{
 800c598:	b480      	push	{r7}
 800c59a:	b083      	sub	sp, #12
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800c5a0:	4b06      	ldr	r3, [pc, #24]	; (800c5bc <LL_EXTI_DisableEvent_0_31+0x24>)
 800c5a2:	685a      	ldr	r2, [r3, #4]
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	43db      	mvns	r3, r3
 800c5a8:	4904      	ldr	r1, [pc, #16]	; (800c5bc <LL_EXTI_DisableEvent_0_31+0x24>)
 800c5aa:	4013      	ands	r3, r2
 800c5ac:	604b      	str	r3, [r1, #4]
}
 800c5ae:	bf00      	nop
 800c5b0:	370c      	adds	r7, #12
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b8:	4770      	bx	lr
 800c5ba:	bf00      	nop
 800c5bc:	40010400 	.word	0x40010400

0800c5c0 <LL_EXTI_DisableEvent_32_63>:
{
 800c5c0:	b480      	push	{r7}
 800c5c2:	b083      	sub	sp, #12
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800c5c8:	4b06      	ldr	r3, [pc, #24]	; (800c5e4 <LL_EXTI_DisableEvent_32_63+0x24>)
 800c5ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	43db      	mvns	r3, r3
 800c5d0:	4904      	ldr	r1, [pc, #16]	; (800c5e4 <LL_EXTI_DisableEvent_32_63+0x24>)
 800c5d2:	4013      	ands	r3, r2
 800c5d4:	624b      	str	r3, [r1, #36]	; 0x24
}
 800c5d6:	bf00      	nop
 800c5d8:	370c      	adds	r7, #12
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e0:	4770      	bx	lr
 800c5e2:	bf00      	nop
 800c5e4:	40010400 	.word	0x40010400

0800c5e8 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800c5e8:	b480      	push	{r7}
 800c5ea:	b083      	sub	sp, #12
 800c5ec:	af00      	add	r7, sp, #0
 800c5ee:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800c5f0:	4b05      	ldr	r3, [pc, #20]	; (800c608 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800c5f2:	689a      	ldr	r2, [r3, #8]
 800c5f4:	4904      	ldr	r1, [pc, #16]	; (800c608 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	4313      	orrs	r3, r2
 800c5fa:	608b      	str	r3, [r1, #8]
}
 800c5fc:	bf00      	nop
 800c5fe:	370c      	adds	r7, #12
 800c600:	46bd      	mov	sp, r7
 800c602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c606:	4770      	bx	lr
 800c608:	40010400 	.word	0x40010400

0800c60c <LL_EXTI_EnableRisingTrig_32_63>:
{
 800c60c:	b480      	push	{r7}
 800c60e:	b083      	sub	sp, #12
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800c614:	4b05      	ldr	r3, [pc, #20]	; (800c62c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800c616:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c618:	4904      	ldr	r1, [pc, #16]	; (800c62c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	4313      	orrs	r3, r2
 800c61e:	628b      	str	r3, [r1, #40]	; 0x28
}
 800c620:	bf00      	nop
 800c622:	370c      	adds	r7, #12
 800c624:	46bd      	mov	sp, r7
 800c626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62a:	4770      	bx	lr
 800c62c:	40010400 	.word	0x40010400

0800c630 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800c630:	b480      	push	{r7}
 800c632:	b083      	sub	sp, #12
 800c634:	af00      	add	r7, sp, #0
 800c636:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800c638:	4b06      	ldr	r3, [pc, #24]	; (800c654 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800c63a:	689a      	ldr	r2, [r3, #8]
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	43db      	mvns	r3, r3
 800c640:	4904      	ldr	r1, [pc, #16]	; (800c654 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800c642:	4013      	ands	r3, r2
 800c644:	608b      	str	r3, [r1, #8]
}
 800c646:	bf00      	nop
 800c648:	370c      	adds	r7, #12
 800c64a:	46bd      	mov	sp, r7
 800c64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c650:	4770      	bx	lr
 800c652:	bf00      	nop
 800c654:	40010400 	.word	0x40010400

0800c658 <LL_EXTI_DisableRisingTrig_32_63>:
{
 800c658:	b480      	push	{r7}
 800c65a:	b083      	sub	sp, #12
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800c660:	4b06      	ldr	r3, [pc, #24]	; (800c67c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800c662:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	43db      	mvns	r3, r3
 800c668:	4904      	ldr	r1, [pc, #16]	; (800c67c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800c66a:	4013      	ands	r3, r2
 800c66c:	628b      	str	r3, [r1, #40]	; 0x28
}
 800c66e:	bf00      	nop
 800c670:	370c      	adds	r7, #12
 800c672:	46bd      	mov	sp, r7
 800c674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c678:	4770      	bx	lr
 800c67a:	bf00      	nop
 800c67c:	40010400 	.word	0x40010400

0800c680 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800c680:	b480      	push	{r7}
 800c682:	b083      	sub	sp, #12
 800c684:	af00      	add	r7, sp, #0
 800c686:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800c688:	4b05      	ldr	r3, [pc, #20]	; (800c6a0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800c68a:	68da      	ldr	r2, [r3, #12]
 800c68c:	4904      	ldr	r1, [pc, #16]	; (800c6a0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	4313      	orrs	r3, r2
 800c692:	60cb      	str	r3, [r1, #12]
}
 800c694:	bf00      	nop
 800c696:	370c      	adds	r7, #12
 800c698:	46bd      	mov	sp, r7
 800c69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c69e:	4770      	bx	lr
 800c6a0:	40010400 	.word	0x40010400

0800c6a4 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800c6a4:	b480      	push	{r7}
 800c6a6:	b083      	sub	sp, #12
 800c6a8:	af00      	add	r7, sp, #0
 800c6aa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800c6ac:	4b05      	ldr	r3, [pc, #20]	; (800c6c4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800c6ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6b0:	4904      	ldr	r1, [pc, #16]	; (800c6c4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	4313      	orrs	r3, r2
 800c6b6:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800c6b8:	bf00      	nop
 800c6ba:	370c      	adds	r7, #12
 800c6bc:	46bd      	mov	sp, r7
 800c6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c2:	4770      	bx	lr
 800c6c4:	40010400 	.word	0x40010400

0800c6c8 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800c6c8:	b480      	push	{r7}
 800c6ca:	b083      	sub	sp, #12
 800c6cc:	af00      	add	r7, sp, #0
 800c6ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800c6d0:	4b06      	ldr	r3, [pc, #24]	; (800c6ec <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800c6d2:	68da      	ldr	r2, [r3, #12]
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	43db      	mvns	r3, r3
 800c6d8:	4904      	ldr	r1, [pc, #16]	; (800c6ec <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800c6da:	4013      	ands	r3, r2
 800c6dc:	60cb      	str	r3, [r1, #12]
}
 800c6de:	bf00      	nop
 800c6e0:	370c      	adds	r7, #12
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e8:	4770      	bx	lr
 800c6ea:	bf00      	nop
 800c6ec:	40010400 	.word	0x40010400

0800c6f0 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800c6f0:	b480      	push	{r7}
 800c6f2:	b083      	sub	sp, #12
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800c6f8:	4b06      	ldr	r3, [pc, #24]	; (800c714 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800c6fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	43db      	mvns	r3, r3
 800c700:	4904      	ldr	r1, [pc, #16]	; (800c714 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800c702:	4013      	ands	r3, r2
 800c704:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800c706:	bf00      	nop
 800c708:	370c      	adds	r7, #12
 800c70a:	46bd      	mov	sp, r7
 800c70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c710:	4770      	bx	lr
 800c712:	bf00      	nop
 800c714:	40010400 	.word	0x40010400

0800c718 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800c718:	b580      	push	{r7, lr}
 800c71a:	b084      	sub	sp, #16
 800c71c:	af00      	add	r7, sp, #0
 800c71e:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800c720:	2300      	movs	r3, #0
 800c722:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	7a1b      	ldrb	r3, [r3, #8]
 800c728:	2b00      	cmp	r3, #0
 800c72a:	f000 80c8 	beq.w	800c8be <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	2b00      	cmp	r3, #0
 800c734:	d05d      	beq.n	800c7f2 <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	7a5b      	ldrb	r3, [r3, #9]
 800c73a:	2b01      	cmp	r3, #1
 800c73c:	d00e      	beq.n	800c75c <LL_EXTI_Init+0x44>
 800c73e:	2b02      	cmp	r3, #2
 800c740:	d017      	beq.n	800c772 <LL_EXTI_Init+0x5a>
 800c742:	2b00      	cmp	r3, #0
 800c744:	d120      	bne.n	800c788 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	4618      	mov	r0, r3
 800c74c:	f7ff ff24 	bl	800c598 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	4618      	mov	r0, r3
 800c756:	f7ff feaf 	bl	800c4b8 <LL_EXTI_EnableIT_0_31>
          break;
 800c75a:	e018      	b.n	800c78e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	4618      	mov	r0, r3
 800c762:	f7ff fecd 	bl	800c500 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	4618      	mov	r0, r3
 800c76c:	f7ff fef0 	bl	800c550 <LL_EXTI_EnableEvent_0_31>
          break;
 800c770:	e00d      	b.n	800c78e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	4618      	mov	r0, r3
 800c778:	f7ff fe9e 	bl	800c4b8 <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	4618      	mov	r0, r3
 800c782:	f7ff fee5 	bl	800c550 <LL_EXTI_EnableEvent_0_31>
          break;
 800c786:	e002      	b.n	800c78e <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 800c788:	2301      	movs	r3, #1
 800c78a:	60fb      	str	r3, [r7, #12]
          break;
 800c78c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	7a9b      	ldrb	r3, [r3, #10]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d02d      	beq.n	800c7f2 <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	7a9b      	ldrb	r3, [r3, #10]
 800c79a:	2b02      	cmp	r3, #2
 800c79c:	d00e      	beq.n	800c7bc <LL_EXTI_Init+0xa4>
 800c79e:	2b03      	cmp	r3, #3
 800c7a0:	d017      	beq.n	800c7d2 <LL_EXTI_Init+0xba>
 800c7a2:	2b01      	cmp	r3, #1
 800c7a4:	d120      	bne.n	800c7e8 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	f7ff ff8c 	bl	800c6c8 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	f7ff ff17 	bl	800c5e8 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800c7ba:	e01b      	b.n	800c7f4 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	f7ff ff35 	bl	800c630 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	f7ff ff58 	bl	800c680 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800c7d0:	e010      	b.n	800c7f4 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	f7ff ff06 	bl	800c5e8 <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	f7ff ff4d 	bl	800c680 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800c7e6:	e005      	b.n	800c7f4 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	f043 0302 	orr.w	r3, r3, #2
 800c7ee:	60fb      	str	r3, [r7, #12]
            break;
 800c7f0:	e000      	b.n	800c7f4 <LL_EXTI_Init+0xdc>
        }
      }
 800c7f2:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	685b      	ldr	r3, [r3, #4]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d075      	beq.n	800c8e8 <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	7a5b      	ldrb	r3, [r3, #9]
 800c800:	2b01      	cmp	r3, #1
 800c802:	d00e      	beq.n	800c822 <LL_EXTI_Init+0x10a>
 800c804:	2b02      	cmp	r3, #2
 800c806:	d017      	beq.n	800c838 <LL_EXTI_Init+0x120>
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d120      	bne.n	800c84e <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	685b      	ldr	r3, [r3, #4]
 800c810:	4618      	mov	r0, r3
 800c812:	f7ff fed5 	bl	800c5c0 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	685b      	ldr	r3, [r3, #4]
 800c81a:	4618      	mov	r0, r3
 800c81c:	f7ff fe5e 	bl	800c4dc <LL_EXTI_EnableIT_32_63>
          break;
 800c820:	e01a      	b.n	800c858 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	685b      	ldr	r3, [r3, #4]
 800c826:	4618      	mov	r0, r3
 800c828:	f7ff fe7e 	bl	800c528 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	685b      	ldr	r3, [r3, #4]
 800c830:	4618      	mov	r0, r3
 800c832:	f7ff fe9f 	bl	800c574 <LL_EXTI_EnableEvent_32_63>
          break;
 800c836:	e00f      	b.n	800c858 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	685b      	ldr	r3, [r3, #4]
 800c83c:	4618      	mov	r0, r3
 800c83e:	f7ff fe4d 	bl	800c4dc <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	685b      	ldr	r3, [r3, #4]
 800c846:	4618      	mov	r0, r3
 800c848:	f7ff fe94 	bl	800c574 <LL_EXTI_EnableEvent_32_63>
          break;
 800c84c:	e004      	b.n	800c858 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	f043 0304 	orr.w	r3, r3, #4
 800c854:	60fb      	str	r3, [r7, #12]
          break;
 800c856:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	7a9b      	ldrb	r3, [r3, #10]
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d043      	beq.n	800c8e8 <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	7a9b      	ldrb	r3, [r3, #10]
 800c864:	2b02      	cmp	r3, #2
 800c866:	d00e      	beq.n	800c886 <LL_EXTI_Init+0x16e>
 800c868:	2b03      	cmp	r3, #3
 800c86a:	d017      	beq.n	800c89c <LL_EXTI_Init+0x184>
 800c86c:	2b01      	cmp	r3, #1
 800c86e:	d120      	bne.n	800c8b2 <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	685b      	ldr	r3, [r3, #4]
 800c874:	4618      	mov	r0, r3
 800c876:	f7ff ff3b 	bl	800c6f0 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	685b      	ldr	r3, [r3, #4]
 800c87e:	4618      	mov	r0, r3
 800c880:	f7ff fec4 	bl	800c60c <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800c884:	e031      	b.n	800c8ea <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	685b      	ldr	r3, [r3, #4]
 800c88a:	4618      	mov	r0, r3
 800c88c:	f7ff fee4 	bl	800c658 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	685b      	ldr	r3, [r3, #4]
 800c894:	4618      	mov	r0, r3
 800c896:	f7ff ff05 	bl	800c6a4 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800c89a:	e026      	b.n	800c8ea <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	685b      	ldr	r3, [r3, #4]
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	f7ff feb3 	bl	800c60c <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	685b      	ldr	r3, [r3, #4]
 800c8aa:	4618      	mov	r0, r3
 800c8ac:	f7ff fefa 	bl	800c6a4 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800c8b0:	e01b      	b.n	800c8ea <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	f043 0305 	orr.w	r3, r3, #5
 800c8b8:	60fb      	str	r3, [r7, #12]
            break;
 800c8ba:	bf00      	nop
 800c8bc:	e015      	b.n	800c8ea <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	4618      	mov	r0, r3
 800c8c4:	f7ff fe1c 	bl	800c500 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	4618      	mov	r0, r3
 800c8ce:	f7ff fe63 	bl	800c598 <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	685b      	ldr	r3, [r3, #4]
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	f7ff fe26 	bl	800c528 <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	685b      	ldr	r3, [r3, #4]
 800c8e0:	4618      	mov	r0, r3
 800c8e2:	f7ff fe6d 	bl	800c5c0 <LL_EXTI_DisableEvent_32_63>
 800c8e6:	e000      	b.n	800c8ea <LL_EXTI_Init+0x1d2>
      }
 800c8e8:	bf00      	nop
  }

  return status;
 800c8ea:	68fb      	ldr	r3, [r7, #12]
}
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	3710      	adds	r7, #16
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	bd80      	pop	{r7, pc}

0800c8f4 <LL_GPIO_SetPinMode>:
{
 800c8f4:	b480      	push	{r7}
 800c8f6:	b089      	sub	sp, #36	; 0x24
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	60f8      	str	r0, [r7, #12]
 800c8fc:	60b9      	str	r1, [r7, #8]
 800c8fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	681a      	ldr	r2, [r3, #0]
 800c904:	68bb      	ldr	r3, [r7, #8]
 800c906:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c908:	697b      	ldr	r3, [r7, #20]
 800c90a:	fa93 f3a3 	rbit	r3, r3
 800c90e:	613b      	str	r3, [r7, #16]
  return result;
 800c910:	693b      	ldr	r3, [r7, #16]
 800c912:	fab3 f383 	clz	r3, r3
 800c916:	b2db      	uxtb	r3, r3
 800c918:	005b      	lsls	r3, r3, #1
 800c91a:	2103      	movs	r1, #3
 800c91c:	fa01 f303 	lsl.w	r3, r1, r3
 800c920:	43db      	mvns	r3, r3
 800c922:	401a      	ands	r2, r3
 800c924:	68bb      	ldr	r3, [r7, #8]
 800c926:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c928:	69fb      	ldr	r3, [r7, #28]
 800c92a:	fa93 f3a3 	rbit	r3, r3
 800c92e:	61bb      	str	r3, [r7, #24]
  return result;
 800c930:	69bb      	ldr	r3, [r7, #24]
 800c932:	fab3 f383 	clz	r3, r3
 800c936:	b2db      	uxtb	r3, r3
 800c938:	005b      	lsls	r3, r3, #1
 800c93a:	6879      	ldr	r1, [r7, #4]
 800c93c:	fa01 f303 	lsl.w	r3, r1, r3
 800c940:	431a      	orrs	r2, r3
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	601a      	str	r2, [r3, #0]
}
 800c946:	bf00      	nop
 800c948:	3724      	adds	r7, #36	; 0x24
 800c94a:	46bd      	mov	sp, r7
 800c94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c950:	4770      	bx	lr

0800c952 <LL_GPIO_SetPinOutputType>:
{
 800c952:	b480      	push	{r7}
 800c954:	b085      	sub	sp, #20
 800c956:	af00      	add	r7, sp, #0
 800c958:	60f8      	str	r0, [r7, #12]
 800c95a:	60b9      	str	r1, [r7, #8]
 800c95c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	685a      	ldr	r2, [r3, #4]
 800c962:	68bb      	ldr	r3, [r7, #8]
 800c964:	43db      	mvns	r3, r3
 800c966:	401a      	ands	r2, r3
 800c968:	68bb      	ldr	r3, [r7, #8]
 800c96a:	6879      	ldr	r1, [r7, #4]
 800c96c:	fb01 f303 	mul.w	r3, r1, r3
 800c970:	431a      	orrs	r2, r3
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	605a      	str	r2, [r3, #4]
}
 800c976:	bf00      	nop
 800c978:	3714      	adds	r7, #20
 800c97a:	46bd      	mov	sp, r7
 800c97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c980:	4770      	bx	lr

0800c982 <LL_GPIO_SetPinSpeed>:
{
 800c982:	b480      	push	{r7}
 800c984:	b089      	sub	sp, #36	; 0x24
 800c986:	af00      	add	r7, sp, #0
 800c988:	60f8      	str	r0, [r7, #12]
 800c98a:	60b9      	str	r1, [r7, #8]
 800c98c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	689a      	ldr	r2, [r3, #8]
 800c992:	68bb      	ldr	r3, [r7, #8]
 800c994:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c996:	697b      	ldr	r3, [r7, #20]
 800c998:	fa93 f3a3 	rbit	r3, r3
 800c99c:	613b      	str	r3, [r7, #16]
  return result;
 800c99e:	693b      	ldr	r3, [r7, #16]
 800c9a0:	fab3 f383 	clz	r3, r3
 800c9a4:	b2db      	uxtb	r3, r3
 800c9a6:	005b      	lsls	r3, r3, #1
 800c9a8:	2103      	movs	r1, #3
 800c9aa:	fa01 f303 	lsl.w	r3, r1, r3
 800c9ae:	43db      	mvns	r3, r3
 800c9b0:	401a      	ands	r2, r3
 800c9b2:	68bb      	ldr	r3, [r7, #8]
 800c9b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c9b6:	69fb      	ldr	r3, [r7, #28]
 800c9b8:	fa93 f3a3 	rbit	r3, r3
 800c9bc:	61bb      	str	r3, [r7, #24]
  return result;
 800c9be:	69bb      	ldr	r3, [r7, #24]
 800c9c0:	fab3 f383 	clz	r3, r3
 800c9c4:	b2db      	uxtb	r3, r3
 800c9c6:	005b      	lsls	r3, r3, #1
 800c9c8:	6879      	ldr	r1, [r7, #4]
 800c9ca:	fa01 f303 	lsl.w	r3, r1, r3
 800c9ce:	431a      	orrs	r2, r3
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	609a      	str	r2, [r3, #8]
}
 800c9d4:	bf00      	nop
 800c9d6:	3724      	adds	r7, #36	; 0x24
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9de:	4770      	bx	lr

0800c9e0 <LL_GPIO_SetPinPull>:
{
 800c9e0:	b480      	push	{r7}
 800c9e2:	b089      	sub	sp, #36	; 0x24
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	60f8      	str	r0, [r7, #12]
 800c9e8:	60b9      	str	r1, [r7, #8]
 800c9ea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	68da      	ldr	r2, [r3, #12]
 800c9f0:	68bb      	ldr	r3, [r7, #8]
 800c9f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c9f4:	697b      	ldr	r3, [r7, #20]
 800c9f6:	fa93 f3a3 	rbit	r3, r3
 800c9fa:	613b      	str	r3, [r7, #16]
  return result;
 800c9fc:	693b      	ldr	r3, [r7, #16]
 800c9fe:	fab3 f383 	clz	r3, r3
 800ca02:	b2db      	uxtb	r3, r3
 800ca04:	005b      	lsls	r3, r3, #1
 800ca06:	2103      	movs	r1, #3
 800ca08:	fa01 f303 	lsl.w	r3, r1, r3
 800ca0c:	43db      	mvns	r3, r3
 800ca0e:	401a      	ands	r2, r3
 800ca10:	68bb      	ldr	r3, [r7, #8]
 800ca12:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ca14:	69fb      	ldr	r3, [r7, #28]
 800ca16:	fa93 f3a3 	rbit	r3, r3
 800ca1a:	61bb      	str	r3, [r7, #24]
  return result;
 800ca1c:	69bb      	ldr	r3, [r7, #24]
 800ca1e:	fab3 f383 	clz	r3, r3
 800ca22:	b2db      	uxtb	r3, r3
 800ca24:	005b      	lsls	r3, r3, #1
 800ca26:	6879      	ldr	r1, [r7, #4]
 800ca28:	fa01 f303 	lsl.w	r3, r1, r3
 800ca2c:	431a      	orrs	r2, r3
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	60da      	str	r2, [r3, #12]
}
 800ca32:	bf00      	nop
 800ca34:	3724      	adds	r7, #36	; 0x24
 800ca36:	46bd      	mov	sp, r7
 800ca38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca3c:	4770      	bx	lr

0800ca3e <LL_GPIO_SetAFPin_0_7>:
{
 800ca3e:	b480      	push	{r7}
 800ca40:	b089      	sub	sp, #36	; 0x24
 800ca42:	af00      	add	r7, sp, #0
 800ca44:	60f8      	str	r0, [r7, #12]
 800ca46:	60b9      	str	r1, [r7, #8]
 800ca48:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	6a1a      	ldr	r2, [r3, #32]
 800ca4e:	68bb      	ldr	r3, [r7, #8]
 800ca50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ca52:	697b      	ldr	r3, [r7, #20]
 800ca54:	fa93 f3a3 	rbit	r3, r3
 800ca58:	613b      	str	r3, [r7, #16]
  return result;
 800ca5a:	693b      	ldr	r3, [r7, #16]
 800ca5c:	fab3 f383 	clz	r3, r3
 800ca60:	b2db      	uxtb	r3, r3
 800ca62:	009b      	lsls	r3, r3, #2
 800ca64:	210f      	movs	r1, #15
 800ca66:	fa01 f303 	lsl.w	r3, r1, r3
 800ca6a:	43db      	mvns	r3, r3
 800ca6c:	401a      	ands	r2, r3
 800ca6e:	68bb      	ldr	r3, [r7, #8]
 800ca70:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ca72:	69fb      	ldr	r3, [r7, #28]
 800ca74:	fa93 f3a3 	rbit	r3, r3
 800ca78:	61bb      	str	r3, [r7, #24]
  return result;
 800ca7a:	69bb      	ldr	r3, [r7, #24]
 800ca7c:	fab3 f383 	clz	r3, r3
 800ca80:	b2db      	uxtb	r3, r3
 800ca82:	009b      	lsls	r3, r3, #2
 800ca84:	6879      	ldr	r1, [r7, #4]
 800ca86:	fa01 f303 	lsl.w	r3, r1, r3
 800ca8a:	431a      	orrs	r2, r3
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	621a      	str	r2, [r3, #32]
}
 800ca90:	bf00      	nop
 800ca92:	3724      	adds	r7, #36	; 0x24
 800ca94:	46bd      	mov	sp, r7
 800ca96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9a:	4770      	bx	lr

0800ca9c <LL_GPIO_SetAFPin_8_15>:
{
 800ca9c:	b480      	push	{r7}
 800ca9e:	b089      	sub	sp, #36	; 0x24
 800caa0:	af00      	add	r7, sp, #0
 800caa2:	60f8      	str	r0, [r7, #12]
 800caa4:	60b9      	str	r1, [r7, #8]
 800caa6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800caac:	68bb      	ldr	r3, [r7, #8]
 800caae:	0a1b      	lsrs	r3, r3, #8
 800cab0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cab2:	697b      	ldr	r3, [r7, #20]
 800cab4:	fa93 f3a3 	rbit	r3, r3
 800cab8:	613b      	str	r3, [r7, #16]
  return result;
 800caba:	693b      	ldr	r3, [r7, #16]
 800cabc:	fab3 f383 	clz	r3, r3
 800cac0:	b2db      	uxtb	r3, r3
 800cac2:	009b      	lsls	r3, r3, #2
 800cac4:	210f      	movs	r1, #15
 800cac6:	fa01 f303 	lsl.w	r3, r1, r3
 800caca:	43db      	mvns	r3, r3
 800cacc:	401a      	ands	r2, r3
 800cace:	68bb      	ldr	r3, [r7, #8]
 800cad0:	0a1b      	lsrs	r3, r3, #8
 800cad2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cad4:	69fb      	ldr	r3, [r7, #28]
 800cad6:	fa93 f3a3 	rbit	r3, r3
 800cada:	61bb      	str	r3, [r7, #24]
  return result;
 800cadc:	69bb      	ldr	r3, [r7, #24]
 800cade:	fab3 f383 	clz	r3, r3
 800cae2:	b2db      	uxtb	r3, r3
 800cae4:	009b      	lsls	r3, r3, #2
 800cae6:	6879      	ldr	r1, [r7, #4]
 800cae8:	fa01 f303 	lsl.w	r3, r1, r3
 800caec:	431a      	orrs	r2, r3
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	625a      	str	r2, [r3, #36]	; 0x24
}
 800caf2:	bf00      	nop
 800caf4:	3724      	adds	r7, #36	; 0x24
 800caf6:	46bd      	mov	sp, r7
 800caf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cafc:	4770      	bx	lr

0800cafe <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800cafe:	b580      	push	{r7, lr}
 800cb00:	b086      	sub	sp, #24
 800cb02:	af00      	add	r7, sp, #0
 800cb04:	6078      	str	r0, [r7, #4]
 800cb06:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800cb08:	683b      	ldr	r3, [r7, #0]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	fa93 f3a3 	rbit	r3, r3
 800cb14:	60bb      	str	r3, [r7, #8]
  return result;
 800cb16:	68bb      	ldr	r3, [r7, #8]
 800cb18:	fab3 f383 	clz	r3, r3
 800cb1c:	b2db      	uxtb	r3, r3
 800cb1e:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800cb20:	e040      	b.n	800cba4 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800cb22:	683b      	ldr	r3, [r7, #0]
 800cb24:	681a      	ldr	r2, [r3, #0]
 800cb26:	2101      	movs	r1, #1
 800cb28:	697b      	ldr	r3, [r7, #20]
 800cb2a:	fa01 f303 	lsl.w	r3, r1, r3
 800cb2e:	4013      	ands	r3, r2
 800cb30:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 800cb32:	693b      	ldr	r3, [r7, #16]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d032      	beq.n	800cb9e <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800cb38:	683b      	ldr	r3, [r7, #0]
 800cb3a:	685b      	ldr	r3, [r3, #4]
 800cb3c:	461a      	mov	r2, r3
 800cb3e:	6939      	ldr	r1, [r7, #16]
 800cb40:	6878      	ldr	r0, [r7, #4]
 800cb42:	f7ff fed7 	bl	800c8f4 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800cb46:	683b      	ldr	r3, [r7, #0]
 800cb48:	685b      	ldr	r3, [r3, #4]
 800cb4a:	2b01      	cmp	r3, #1
 800cb4c:	d003      	beq.n	800cb56 <LL_GPIO_Init+0x58>
 800cb4e:	683b      	ldr	r3, [r7, #0]
 800cb50:	685b      	ldr	r3, [r3, #4]
 800cb52:	2b02      	cmp	r3, #2
 800cb54:	d106      	bne.n	800cb64 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800cb56:	683b      	ldr	r3, [r7, #0]
 800cb58:	689b      	ldr	r3, [r3, #8]
 800cb5a:	461a      	mov	r2, r3
 800cb5c:	6939      	ldr	r1, [r7, #16]
 800cb5e:	6878      	ldr	r0, [r7, #4]
 800cb60:	f7ff ff0f 	bl	800c982 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800cb64:	683b      	ldr	r3, [r7, #0]
 800cb66:	691b      	ldr	r3, [r3, #16]
 800cb68:	461a      	mov	r2, r3
 800cb6a:	6939      	ldr	r1, [r7, #16]
 800cb6c:	6878      	ldr	r0, [r7, #4]
 800cb6e:	f7ff ff37 	bl	800c9e0 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800cb72:	683b      	ldr	r3, [r7, #0]
 800cb74:	685b      	ldr	r3, [r3, #4]
 800cb76:	2b02      	cmp	r3, #2
 800cb78:	d111      	bne.n	800cb9e <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800cb7a:	693b      	ldr	r3, [r7, #16]
 800cb7c:	2bff      	cmp	r3, #255	; 0xff
 800cb7e:	d807      	bhi.n	800cb90 <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800cb80:	683b      	ldr	r3, [r7, #0]
 800cb82:	695b      	ldr	r3, [r3, #20]
 800cb84:	461a      	mov	r2, r3
 800cb86:	6939      	ldr	r1, [r7, #16]
 800cb88:	6878      	ldr	r0, [r7, #4]
 800cb8a:	f7ff ff58 	bl	800ca3e <LL_GPIO_SetAFPin_0_7>
 800cb8e:	e006      	b.n	800cb9e <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800cb90:	683b      	ldr	r3, [r7, #0]
 800cb92:	695b      	ldr	r3, [r3, #20]
 800cb94:	461a      	mov	r2, r3
 800cb96:	6939      	ldr	r1, [r7, #16]
 800cb98:	6878      	ldr	r0, [r7, #4]
 800cb9a:	f7ff ff7f 	bl	800ca9c <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800cb9e:	697b      	ldr	r3, [r7, #20]
 800cba0:	3301      	adds	r3, #1
 800cba2:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800cba4:	683b      	ldr	r3, [r7, #0]
 800cba6:	681a      	ldr	r2, [r3, #0]
 800cba8:	697b      	ldr	r3, [r7, #20]
 800cbaa:	fa22 f303 	lsr.w	r3, r2, r3
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d1b7      	bne.n	800cb22 <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800cbb2:	683b      	ldr	r3, [r7, #0]
 800cbb4:	685b      	ldr	r3, [r3, #4]
 800cbb6:	2b01      	cmp	r3, #1
 800cbb8:	d003      	beq.n	800cbc2 <LL_GPIO_Init+0xc4>
 800cbba:	683b      	ldr	r3, [r7, #0]
 800cbbc:	685b      	ldr	r3, [r3, #4]
 800cbbe:	2b02      	cmp	r3, #2
 800cbc0:	d107      	bne.n	800cbd2 <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800cbc2:	683b      	ldr	r3, [r7, #0]
 800cbc4:	6819      	ldr	r1, [r3, #0]
 800cbc6:	683b      	ldr	r3, [r7, #0]
 800cbc8:	68db      	ldr	r3, [r3, #12]
 800cbca:	461a      	mov	r2, r3
 800cbcc:	6878      	ldr	r0, [r7, #4]
 800cbce:	f7ff fec0 	bl	800c952 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800cbd2:	2300      	movs	r3, #0
}
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	3718      	adds	r7, #24
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	bd80      	pop	{r7, pc}

0800cbdc <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 */

void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint8_t border_colour)
{
 800cbdc:	b590      	push	{r4, r7, lr}
 800cbde:	b087      	sub	sp, #28
 800cbe0:	af02      	add	r7, sp, #8
 800cbe2:	4604      	mov	r4, r0
 800cbe4:	4608      	mov	r0, r1
 800cbe6:	4611      	mov	r1, r2
 800cbe8:	461a      	mov	r2, r3
 800cbea:	4623      	mov	r3, r4
 800cbec:	80fb      	strh	r3, [r7, #6]
 800cbee:	4603      	mov	r3, r0
 800cbf0:	80bb      	strh	r3, [r7, #4]
 800cbf2:	460b      	mov	r3, r1
 800cbf4:	807b      	strh	r3, [r7, #2]
 800cbf6:	4613      	mov	r3, r2
 800cbf8:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 800cbfa:	2300      	movs	r3, #0
 800cbfc:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 800cbfe:	7bfa      	ldrb	r2, [r7, #15]
 800cc00:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800cc04:	429a      	cmp	r2, r3
 800cc06:	d93a      	bls.n	800cc7e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa2>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 800cc08:	88ba      	ldrh	r2, [r7, #4]
 800cc0a:	7bfb      	ldrb	r3, [r7, #15]
 800cc0c:	441a      	add	r2, r3
 800cc0e:	88b9      	ldrh	r1, [r7, #4]
 800cc10:	883b      	ldrh	r3, [r7, #0]
 800cc12:	4419      	add	r1, r3
 800cc14:	7bfb      	ldrb	r3, [r7, #15]
 800cc16:	1acb      	subs	r3, r1, r3
 800cc18:	429a      	cmp	r2, r3
 800cc1a:	f000 8090 	beq.w	800cd3e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
 800cc1e:	88fa      	ldrh	r2, [r7, #6]
 800cc20:	7bfb      	ldrb	r3, [r7, #15]
 800cc22:	441a      	add	r2, r3
 800cc24:	88f9      	ldrh	r1, [r7, #6]
 800cc26:	887b      	ldrh	r3, [r7, #2]
 800cc28:	4419      	add	r1, r3
 800cc2a:	7bfb      	ldrb	r3, [r7, #15]
 800cc2c:	1acb      	subs	r3, r1, r3
 800cc2e:	429a      	cmp	r2, r3
 800cc30:	f000 8085 	beq.w	800cd3e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 800cc34:	7bfb      	ldrb	r3, [r7, #15]
 800cc36:	b29a      	uxth	r2, r3
 800cc38:	88fb      	ldrh	r3, [r7, #6]
 800cc3a:	4413      	add	r3, r2
 800cc3c:	b298      	uxth	r0, r3
 800cc3e:	7bfb      	ldrb	r3, [r7, #15]
 800cc40:	b29a      	uxth	r2, r3
 800cc42:	88bb      	ldrh	r3, [r7, #4]
 800cc44:	4413      	add	r3, r2
 800cc46:	b299      	uxth	r1, r3
 800cc48:	7bfb      	ldrb	r3, [r7, #15]
 800cc4a:	b29b      	uxth	r3, r3
 800cc4c:	005b      	lsls	r3, r3, #1
 800cc4e:	b29b      	uxth	r3, r3
 800cc50:	887a      	ldrh	r2, [r7, #2]
 800cc52:	1ad3      	subs	r3, r2, r3
 800cc54:	b29b      	uxth	r3, r3
 800cc56:	3301      	adds	r3, #1
 800cc58:	b29c      	uxth	r4, r3
 800cc5a:	7bfb      	ldrb	r3, [r7, #15]
 800cc5c:	b29b      	uxth	r3, r3
 800cc5e:	005b      	lsls	r3, r3, #1
 800cc60:	b29b      	uxth	r3, r3
 800cc62:	883a      	ldrh	r2, [r7, #0]
 800cc64:	1ad3      	subs	r3, r2, r3
 800cc66:	b29b      	uxth	r3, r3
 800cc68:	3301      	adds	r3, #1
 800cc6a:	b29a      	uxth	r2, r3
 800cc6c:	2304      	movs	r3, #4
 800cc6e:	9301      	str	r3, [sp, #4]
 800cc70:	8c3b      	ldrh	r3, [r7, #32]
 800cc72:	9300      	str	r3, [sp, #0]
 800cc74:	4613      	mov	r3, r2
 800cc76:	4622      	mov	r2, r4
 800cc78:	f000 fcd6 	bl	800d628 <ILI9341_Draw_Rectangle>
				goto finish;
 800cc7c:	e060      	b.n	800cd40 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x164>
			}
		}

		// Horizontal lines
		ILI9341_Draw_Horizontal_Line(	x + b,
 800cc7e:	7bfb      	ldrb	r3, [r7, #15]
 800cc80:	b29a      	uxth	r2, r3
 800cc82:	88fb      	ldrh	r3, [r7, #6]
 800cc84:	4413      	add	r3, r2
 800cc86:	b298      	uxth	r0, r3
 800cc88:	7bfb      	ldrb	r3, [r7, #15]
 800cc8a:	b29a      	uxth	r2, r3
 800cc8c:	88bb      	ldrh	r3, [r7, #4]
 800cc8e:	4413      	add	r3, r2
 800cc90:	b299      	uxth	r1, r3
 800cc92:	7bfb      	ldrb	r3, [r7, #15]
 800cc94:	b29b      	uxth	r3, r3
 800cc96:	005b      	lsls	r3, r3, #1
 800cc98:	b29b      	uxth	r3, r3
 800cc9a:	887a      	ldrh	r2, [r7, #2]
 800cc9c:	1ad3      	subs	r3, r2, r3
 800cc9e:	b29a      	uxth	r2, r3
 800cca0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800cca4:	b29b      	uxth	r3, r3
 800cca6:	f000 fa81 	bl	800d1ac <ILI9341_Draw_Horizontal_Line>
										y + b,
										w - (2*b),
										border_colour);

		ILI9341_Draw_Horizontal_Line(	x + b,
 800ccaa:	7bfb      	ldrb	r3, [r7, #15]
 800ccac:	b29a      	uxth	r2, r3
 800ccae:	88fb      	ldrh	r3, [r7, #6]
 800ccb0:	4413      	add	r3, r2
 800ccb2:	b298      	uxth	r0, r3
										(y + h) - b,
 800ccb4:	88ba      	ldrh	r2, [r7, #4]
 800ccb6:	883b      	ldrh	r3, [r7, #0]
 800ccb8:	4413      	add	r3, r2
 800ccba:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800ccbc:	7bfb      	ldrb	r3, [r7, #15]
 800ccbe:	b29b      	uxth	r3, r3
 800ccc0:	1ad3      	subs	r3, r2, r3
 800ccc2:	b299      	uxth	r1, r3
 800ccc4:	7bfb      	ldrb	r3, [r7, #15]
 800ccc6:	b29b      	uxth	r3, r3
 800ccc8:	887a      	ldrh	r2, [r7, #2]
 800ccca:	1ad3      	subs	r3, r2, r3
 800cccc:	b29a      	uxth	r2, r3
 800ccce:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ccd2:	b29b      	uxth	r3, r3
 800ccd4:	f000 fa6a 	bl	800d1ac <ILI9341_Draw_Horizontal_Line>
										w - (b),
										border_colour);


		// Vertical lines
		ILI9341_Draw_Vertical_Line(		x + b,
 800ccd8:	7bfb      	ldrb	r3, [r7, #15]
 800ccda:	b29a      	uxth	r2, r3
 800ccdc:	88fb      	ldrh	r3, [r7, #6]
 800ccde:	4413      	add	r3, r2
 800cce0:	b298      	uxth	r0, r3
 800cce2:	7bfb      	ldrb	r3, [r7, #15]
 800cce4:	b29a      	uxth	r2, r3
 800cce6:	88bb      	ldrh	r3, [r7, #4]
 800cce8:	4413      	add	r3, r2
 800ccea:	b299      	uxth	r1, r3
 800ccec:	7bfb      	ldrb	r3, [r7, #15]
 800ccee:	b29b      	uxth	r3, r3
 800ccf0:	005b      	lsls	r3, r3, #1
 800ccf2:	b29b      	uxth	r3, r3
 800ccf4:	883a      	ldrh	r2, [r7, #0]
 800ccf6:	1ad3      	subs	r3, r2, r3
 800ccf8:	b29a      	uxth	r2, r3
 800ccfa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ccfe:	b29b      	uxth	r3, r3
 800cd00:	f000 fa9c 	bl	800d23c <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);

		ILI9341_Draw_Vertical_Line(		(x + w) - b,
 800cd04:	88fa      	ldrh	r2, [r7, #6]
 800cd06:	887b      	ldrh	r3, [r7, #2]
 800cd08:	4413      	add	r3, r2
 800cd0a:	b29a      	uxth	r2, r3
 800cd0c:	7bfb      	ldrb	r3, [r7, #15]
 800cd0e:	b29b      	uxth	r3, r3
 800cd10:	1ad3      	subs	r3, r2, r3
 800cd12:	b298      	uxth	r0, r3
 800cd14:	7bfb      	ldrb	r3, [r7, #15]
 800cd16:	b29a      	uxth	r2, r3
 800cd18:	88bb      	ldrh	r3, [r7, #4]
 800cd1a:	4413      	add	r3, r2
 800cd1c:	b299      	uxth	r1, r3
 800cd1e:	7bfb      	ldrb	r3, [r7, #15]
 800cd20:	b29b      	uxth	r3, r3
 800cd22:	005b      	lsls	r3, r3, #1
 800cd24:	b29b      	uxth	r3, r3
 800cd26:	883a      	ldrh	r2, [r7, #0]
 800cd28:	1ad3      	subs	r3, r2, r3
 800cd2a:	b29a      	uxth	r2, r3
 800cd2c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800cd30:	b29b      	uxth	r3, r3
 800cd32:	f000 fa83 	bl	800d23c <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 800cd36:	7bfb      	ldrb	r3, [r7, #15]
 800cd38:	3301      	adds	r3, #1
 800cd3a:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 800cd3c:	e75f      	b.n	800cbfe <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 800cd3e:	bf00      	nop
	// done
	return;
 800cd40:	bf00      	nop
}
 800cd42:	3714      	adds	r7, #20
 800cd44:	46bd      	mov	sp, r7
 800cd46:	bd90      	pop	{r4, r7, pc}

0800cd48 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800cd48:	b590      	push	{r4, r7, lr}
 800cd4a:	b089      	sub	sp, #36	; 0x24
 800cd4c:	af02      	add	r7, sp, #8
 800cd4e:	4604      	mov	r4, r0
 800cd50:	4608      	mov	r0, r1
 800cd52:	4611      	mov	r1, r2
 800cd54:	461a      	mov	r2, r3
 800cd56:	4623      	mov	r3, r4
 800cd58:	71fb      	strb	r3, [r7, #7]
 800cd5a:	4603      	mov	r3, r0
 800cd5c:	80bb      	strh	r3, [r7, #4]
 800cd5e:	460b      	mov	r3, r1
 800cd60:	807b      	strh	r3, [r7, #2]
 800cd62:	4613      	mov	r3, r2
 800cd64:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 800cd66:	79fb      	ldrb	r3, [r7, #7]
 800cd68:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 800cd6a:	7dfb      	ldrb	r3, [r7, #23]
 800cd6c:	2b1f      	cmp	r3, #31
 800cd6e:	d802      	bhi.n	800cd76 <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 800cd70:	2300      	movs	r3, #0
 800cd72:	71fb      	strb	r3, [r7, #7]
 800cd74:	e002      	b.n	800cd7c <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 800cd76:	7dfb      	ldrb	r3, [r7, #23]
 800cd78:	3b20      	subs	r3, #32
 800cd7a:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	753b      	strb	r3, [r7, #20]
 800cd80:	e012      	b.n	800cda8 <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 800cd82:	7dfa      	ldrb	r2, [r7, #23]
 800cd84:	7d38      	ldrb	r0, [r7, #20]
 800cd86:	7d39      	ldrb	r1, [r7, #20]
 800cd88:	4c48      	ldr	r4, [pc, #288]	; (800ceac <ILI9341_Draw_Char+0x164>)
 800cd8a:	4613      	mov	r3, r2
 800cd8c:	005b      	lsls	r3, r3, #1
 800cd8e:	4413      	add	r3, r2
 800cd90:	005b      	lsls	r3, r3, #1
 800cd92:	4423      	add	r3, r4
 800cd94:	4403      	add	r3, r0
 800cd96:	781a      	ldrb	r2, [r3, #0]
 800cd98:	f107 0318 	add.w	r3, r7, #24
 800cd9c:	440b      	add	r3, r1
 800cd9e:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800cda2:	7d3b      	ldrb	r3, [r7, #20]
 800cda4:	3301      	adds	r3, #1
 800cda6:	753b      	strb	r3, [r7, #20]
 800cda8:	7d3b      	ldrb	r3, [r7, #20]
 800cdaa:	2b05      	cmp	r3, #5
 800cdac:	d9e9      	bls.n	800cd82 <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 800cdae:	2300      	movs	r3, #0
 800cdb0:	757b      	strb	r3, [r7, #21]
 800cdb2:	e074      	b.n	800ce9e <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	75bb      	strb	r3, [r7, #22]
 800cdb8:	e06b      	b.n	800ce92 <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 800cdba:	7d7b      	ldrb	r3, [r7, #21]
 800cdbc:	f107 0218 	add.w	r2, r7, #24
 800cdc0:	4413      	add	r3, r2
 800cdc2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800cdc6:	461a      	mov	r2, r3
 800cdc8:	7dbb      	ldrb	r3, [r7, #22]
 800cdca:	fa42 f303 	asr.w	r3, r2, r3
 800cdce:	f003 0301 	and.w	r3, r3, #1
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d02d      	beq.n	800ce32 <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 800cdd6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800cdd8:	2b01      	cmp	r3, #1
 800cdda:	d10e      	bne.n	800cdfa <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 800cddc:	7d7b      	ldrb	r3, [r7, #21]
 800cdde:	b29a      	uxth	r2, r3
 800cde0:	88bb      	ldrh	r3, [r7, #4]
 800cde2:	4413      	add	r3, r2
 800cde4:	b298      	uxth	r0, r3
 800cde6:	7dbb      	ldrb	r3, [r7, #22]
 800cde8:	b29a      	uxth	r2, r3
 800cdea:	887b      	ldrh	r3, [r7, #2]
 800cdec:	4413      	add	r3, r2
 800cdee:	b29b      	uxth	r3, r3
 800cdf0:	883a      	ldrh	r2, [r7, #0]
 800cdf2:	4619      	mov	r1, r3
 800cdf4:	f000 fae0 	bl	800d3b8 <ILI9341_Draw_Pixel>
 800cdf8:	e048      	b.n	800ce8c <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 800cdfa:	7d7b      	ldrb	r3, [r7, #21]
 800cdfc:	b29b      	uxth	r3, r3
 800cdfe:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800ce00:	fb12 f303 	smulbb	r3, r2, r3
 800ce04:	b29a      	uxth	r2, r3
 800ce06:	88bb      	ldrh	r3, [r7, #4]
 800ce08:	4413      	add	r3, r2
 800ce0a:	b298      	uxth	r0, r3
 800ce0c:	7dbb      	ldrb	r3, [r7, #22]
 800ce0e:	b29b      	uxth	r3, r3
 800ce10:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800ce12:	fb12 f303 	smulbb	r3, r2, r3
 800ce16:	b29a      	uxth	r2, r3
 800ce18:	887b      	ldrh	r3, [r7, #2]
 800ce1a:	4413      	add	r3, r2
 800ce1c:	b299      	uxth	r1, r3
 800ce1e:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800ce20:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800ce22:	2301      	movs	r3, #1
 800ce24:	9301      	str	r3, [sp, #4]
 800ce26:	883b      	ldrh	r3, [r7, #0]
 800ce28:	9300      	str	r3, [sp, #0]
 800ce2a:	4623      	mov	r3, r4
 800ce2c:	f000 fbfc 	bl	800d628 <ILI9341_Draw_Rectangle>
 800ce30:	e02c      	b.n	800ce8c <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 800ce32:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ce34:	2b01      	cmp	r3, #1
 800ce36:	d10e      	bne.n	800ce56 <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 800ce38:	7d7b      	ldrb	r3, [r7, #21]
 800ce3a:	b29a      	uxth	r2, r3
 800ce3c:	88bb      	ldrh	r3, [r7, #4]
 800ce3e:	4413      	add	r3, r2
 800ce40:	b298      	uxth	r0, r3
 800ce42:	7dbb      	ldrb	r3, [r7, #22]
 800ce44:	b29a      	uxth	r2, r3
 800ce46:	887b      	ldrh	r3, [r7, #2]
 800ce48:	4413      	add	r3, r2
 800ce4a:	b29b      	uxth	r3, r3
 800ce4c:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800ce4e:	4619      	mov	r1, r3
 800ce50:	f000 fab2 	bl	800d3b8 <ILI9341_Draw_Pixel>
 800ce54:	e01a      	b.n	800ce8c <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 800ce56:	7d7b      	ldrb	r3, [r7, #21]
 800ce58:	b29b      	uxth	r3, r3
 800ce5a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800ce5c:	fb12 f303 	smulbb	r3, r2, r3
 800ce60:	b29a      	uxth	r2, r3
 800ce62:	88bb      	ldrh	r3, [r7, #4]
 800ce64:	4413      	add	r3, r2
 800ce66:	b298      	uxth	r0, r3
 800ce68:	7dbb      	ldrb	r3, [r7, #22]
 800ce6a:	b29b      	uxth	r3, r3
 800ce6c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800ce6e:	fb12 f303 	smulbb	r3, r2, r3
 800ce72:	b29a      	uxth	r2, r3
 800ce74:	887b      	ldrh	r3, [r7, #2]
 800ce76:	4413      	add	r3, r2
 800ce78:	b299      	uxth	r1, r3
 800ce7a:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800ce7c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800ce7e:	2301      	movs	r3, #1
 800ce80:	9301      	str	r3, [sp, #4]
 800ce82:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800ce84:	9300      	str	r3, [sp, #0]
 800ce86:	4623      	mov	r3, r4
 800ce88:	f000 fbce 	bl	800d628 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 800ce8c:	7dbb      	ldrb	r3, [r7, #22]
 800ce8e:	3301      	adds	r3, #1
 800ce90:	75bb      	strb	r3, [r7, #22]
 800ce92:	7dbb      	ldrb	r3, [r7, #22]
 800ce94:	2b07      	cmp	r3, #7
 800ce96:	d990      	bls.n	800cdba <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 800ce98:	7d7b      	ldrb	r3, [r7, #21]
 800ce9a:	3301      	adds	r3, #1
 800ce9c:	757b      	strb	r3, [r7, #21]
 800ce9e:	7d7b      	ldrb	r3, [r7, #21]
 800cea0:	2b05      	cmp	r3, #5
 800cea2:	d987      	bls.n	800cdb4 <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 800cea4:	bf00      	nop
 800cea6:	371c      	adds	r7, #28
 800cea8:	46bd      	mov	sp, r7
 800ceaa:	bd90      	pop	{r4, r7, pc}
 800ceac:	08010f9c 	.word	0x08010f9c

0800ceb0 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800ceb0:	b590      	push	{r4, r7, lr}
 800ceb2:	b087      	sub	sp, #28
 800ceb4:	af02      	add	r7, sp, #8
 800ceb6:	60f8      	str	r0, [r7, #12]
 800ceb8:	4608      	mov	r0, r1
 800ceba:	4611      	mov	r1, r2
 800cebc:	461a      	mov	r2, r3
 800cebe:	4603      	mov	r3, r0
 800cec0:	817b      	strh	r3, [r7, #10]
 800cec2:	460b      	mov	r3, r1
 800cec4:	813b      	strh	r3, [r7, #8]
 800cec6:	4613      	mov	r3, r2
 800cec8:	80fb      	strh	r3, [r7, #6]
    /*if(size & 1)
    {
    	size = ((size >> 1) * 2);
    }*/

    while (*Text) {
 800ceca:	e016      	b.n	800cefa <ILI9341_Draw_Text+0x4a>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	1c5a      	adds	r2, r3, #1
 800ced0:	60fa      	str	r2, [r7, #12]
 800ced2:	7818      	ldrb	r0, [r3, #0]
 800ced4:	88fc      	ldrh	r4, [r7, #6]
 800ced6:	893a      	ldrh	r2, [r7, #8]
 800ced8:	8979      	ldrh	r1, [r7, #10]
 800ceda:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cedc:	9301      	str	r3, [sp, #4]
 800cede:	8c3b      	ldrh	r3, [r7, #32]
 800cee0:	9300      	str	r3, [sp, #0]
 800cee2:	4623      	mov	r3, r4
 800cee4:	f7ff ff30 	bl	800cd48 <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 800cee8:	8c3b      	ldrh	r3, [r7, #32]
 800ceea:	461a      	mov	r2, r3
 800ceec:	0052      	lsls	r2, r2, #1
 800ceee:	4413      	add	r3, r2
 800cef0:	005b      	lsls	r3, r3, #1
 800cef2:	b29a      	uxth	r2, r3
 800cef4:	897b      	ldrh	r3, [r7, #10]
 800cef6:	4413      	add	r3, r2
 800cef8:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	781b      	ldrb	r3, [r3, #0]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d1e4      	bne.n	800cecc <ILI9341_Draw_Text+0x1c>
    }


}
 800cf02:	bf00      	nop
 800cf04:	3714      	adds	r7, #20
 800cf06:	46bd      	mov	sp, r7
 800cf08:	bd90      	pop	{r4, r7, pc}
	...

0800cf0c <ILI9341_FillScreenGradient>:
		GPIOC->ODR |= CS_Pin;
	}
}

void ILI9341_FillScreenGradient()
{
 800cf0c:	b580      	push	{r7, lr}
 800cf0e:	b084      	sub	sp, #16
 800cf10:	af02      	add	r7, sp, #8
	uint16_t x = 0;
 800cf12:	2300      	movs	r3, #0
 800cf14:	80bb      	strh	r3, [r7, #4]
	//ILI9341_Draw_Text("Colour gradient", 10, 10, BLACK, 1, WHITE);
	//ILI9341_Draw_Text("Grayscale", 10, 20, BLACK, 1, WHITE);



	for(uint16_t i = 0; i <= (320); i++)
 800cf16:	2300      	movs	r3, #0
 800cf18:	80fb      	strh	r3, [r7, #6]
 800cf1a:	e010      	b.n	800cf3e <ILI9341_FillScreenGradient+0x32>

		uint16_t RGB_color = Red + Green + Blue;
		ILI9341_Draw_Rectangle(i, x, 1, 240, RGB_color, AREA_CHUNK);
*/

	ILI9341_Draw_Rectangle(i, x, 1, 240, (uint16_t)fade_log_seq_data_table[i], AREA_CHUNK);
 800cf1c:	88fb      	ldrh	r3, [r7, #6]
 800cf1e:	4a0c      	ldr	r2, [pc, #48]	; (800cf50 <ILI9341_FillScreenGradient+0x44>)
 800cf20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cf24:	b29b      	uxth	r3, r3
 800cf26:	88b9      	ldrh	r1, [r7, #4]
 800cf28:	88f8      	ldrh	r0, [r7, #6]
 800cf2a:	2204      	movs	r2, #4
 800cf2c:	9201      	str	r2, [sp, #4]
 800cf2e:	9300      	str	r3, [sp, #0]
 800cf30:	23f0      	movs	r3, #240	; 0xf0
 800cf32:	2201      	movs	r2, #1
 800cf34:	f000 fb78 	bl	800d628 <ILI9341_Draw_Rectangle>
	for(uint16_t i = 0; i <= (320); i++)
 800cf38:	88fb      	ldrh	r3, [r7, #6]
 800cf3a:	3301      	adds	r3, #1
 800cf3c:	80fb      	strh	r3, [r7, #6]
 800cf3e:	88fb      	ldrh	r3, [r7, #6]
 800cf40:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800cf44:	d9ea      	bls.n	800cf1c <ILI9341_FillScreenGradient+0x10>

	}
}
 800cf46:	bf00      	nop
 800cf48:	3708      	adds	r7, #8
 800cf4a:	46bd      	mov	sp, r7
 800cf4c:	bd80      	pop	{r7, pc}
 800cf4e:	bf00      	nop
 800cf50:	20000cb8 	.word	0x20000cb8

0800cf54 <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 800cf54:	b580      	push	{r7, lr}
 800cf56:	af00      	add	r7, sp, #0

	_LCD_Enable();
 800cf58:	f000 fc3a 	bl	800d7d0 <_LCD_Enable>
	ILI9341_SPI_Init();
 800cf5c:	f000 f908 	bl	800d170 <ILI9341_SPI_Init>
	_LCD_Reset();
 800cf60:	f000 fc46 	bl	800d7f0 <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 800cf64:	2001      	movs	r0, #1
 800cf66:	f000 fd11 	bl	800d98c <_LCD_SendCommand>
	HAL_Delay(2000);
 800cf6a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800cf6e:	f7fa fd03 	bl	8007978 <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 800cf72:	20cb      	movs	r0, #203	; 0xcb
 800cf74:	f000 fd0a 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x39);
 800cf78:	2039      	movs	r0, #57	; 0x39
 800cf7a:	f000 fd39 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x2C);
 800cf7e:	202c      	movs	r0, #44	; 0x2c
 800cf80:	f000 fd36 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x00);
 800cf84:	2000      	movs	r0, #0
 800cf86:	f000 fd33 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x34);
 800cf8a:	2034      	movs	r0, #52	; 0x34
 800cf8c:	f000 fd30 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x02);
 800cf90:	2002      	movs	r0, #2
 800cf92:	f000 fd2d 	bl	800d9f0 <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 800cf96:	20cf      	movs	r0, #207	; 0xcf
 800cf98:	f000 fcf8 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800cf9c:	2000      	movs	r0, #0
 800cf9e:	f000 fd27 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800cfa2:	20c1      	movs	r0, #193	; 0xc1
 800cfa4:	f000 fd24 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x30);
 800cfa8:	2030      	movs	r0, #48	; 0x30
 800cfaa:	f000 fd21 	bl	800d9f0 <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 800cfae:	20e8      	movs	r0, #232	; 0xe8
 800cfb0:	f000 fcec 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x85);
 800cfb4:	2085      	movs	r0, #133	; 0x85
 800cfb6:	f000 fd1b 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x00);
 800cfba:	2000      	movs	r0, #0
 800cfbc:	f000 fd18 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x78);
 800cfc0:	2078      	movs	r0, #120	; 0x78
 800cfc2:	f000 fd15 	bl	800d9f0 <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 800cfc6:	20ea      	movs	r0, #234	; 0xea
 800cfc8:	f000 fce0 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800cfcc:	2000      	movs	r0, #0
 800cfce:	f000 fd0f 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x00);
 800cfd2:	2000      	movs	r0, #0
 800cfd4:	f000 fd0c 	bl	800d9f0 <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 800cfd8:	20ed      	movs	r0, #237	; 0xed
 800cfda:	f000 fcd7 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x64);
 800cfde:	2064      	movs	r0, #100	; 0x64
 800cfe0:	f000 fd06 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x03);
 800cfe4:	2003      	movs	r0, #3
 800cfe6:	f000 fd03 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x12);
 800cfea:	2012      	movs	r0, #18
 800cfec:	f000 fd00 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x81);
 800cff0:	2081      	movs	r0, #129	; 0x81
 800cff2:	f000 fcfd 	bl	800d9f0 <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 800cff6:	20f7      	movs	r0, #247	; 0xf7
 800cff8:	f000 fcc8 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x20);
 800cffc:	2020      	movs	r0, #32
 800cffe:	f000 fcf7 	bl	800d9f0 <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 800d002:	20c0      	movs	r0, #192	; 0xc0
 800d004:	f000 fcc2 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x23);
 800d008:	2023      	movs	r0, #35	; 0x23
 800d00a:	f000 fcf1 	bl	800d9f0 <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 800d00e:	20c1      	movs	r0, #193	; 0xc1
 800d010:	f000 fcbc 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x10);
 800d014:	2010      	movs	r0, #16
 800d016:	f000 fceb 	bl	800d9f0 <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 800d01a:	20c5      	movs	r0, #197	; 0xc5
 800d01c:	f000 fcb6 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 800d020:	203e      	movs	r0, #62	; 0x3e
 800d022:	f000 fce5 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x28);
 800d026:	2028      	movs	r0, #40	; 0x28
 800d028:	f000 fce2 	bl	800d9f0 <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 800d02c:	20c7      	movs	r0, #199	; 0xc7
 800d02e:	f000 fcad 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x86);
 800d032:	2086      	movs	r0, #134	; 0x86
 800d034:	f000 fcdc 	bl	800d9f0 <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 800d038:	2036      	movs	r0, #54	; 0x36
 800d03a:	f000 fca7 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x48);
 800d03e:	2048      	movs	r0, #72	; 0x48
 800d040:	f000 fcd6 	bl	800d9f0 <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 800d044:	203a      	movs	r0, #58	; 0x3a
 800d046:	f000 fca1 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x55);
 800d04a:	2055      	movs	r0, #85	; 0x55
 800d04c:	f000 fcd0 	bl	800d9f0 <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 800d050:	20b1      	movs	r0, #177	; 0xb1
 800d052:	f000 fc9b 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800d056:	2000      	movs	r0, #0
 800d058:	f000 fcca 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x18);
 800d05c:	2018      	movs	r0, #24
 800d05e:	f000 fcc7 	bl	800d9f0 <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 800d062:	20b6      	movs	r0, #182	; 0xb6
 800d064:	f000 fc92 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x08);
 800d068:	2008      	movs	r0, #8
 800d06a:	f000 fcc1 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x82);
 800d06e:	2082      	movs	r0, #130	; 0x82
 800d070:	f000 fcbe 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x27);
 800d074:	2027      	movs	r0, #39	; 0x27
 800d076:	f000 fcbb 	bl	800d9f0 <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 800d07a:	20f2      	movs	r0, #242	; 0xf2
 800d07c:	f000 fc86 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800d080:	2000      	movs	r0, #0
 800d082:	f000 fcb5 	bl	800d9f0 <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 800d086:	2026      	movs	r0, #38	; 0x26
 800d088:	f000 fc80 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x01);
 800d08c:	2001      	movs	r0, #1
 800d08e:	f000 fcaf 	bl	800d9f0 <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 800d092:	20e0      	movs	r0, #224	; 0xe0
 800d094:	f000 fc7a 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 800d098:	200f      	movs	r0, #15
 800d09a:	f000 fca9 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x31);
 800d09e:	2031      	movs	r0, #49	; 0x31
 800d0a0:	f000 fca6 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x2B);
 800d0a4:	202b      	movs	r0, #43	; 0x2b
 800d0a6:	f000 fca3 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800d0aa:	200c      	movs	r0, #12
 800d0ac:	f000 fca0 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800d0b0:	200e      	movs	r0, #14
 800d0b2:	f000 fc9d 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x08);
 800d0b6:	2008      	movs	r0, #8
 800d0b8:	f000 fc9a 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x4E);
 800d0bc:	204e      	movs	r0, #78	; 0x4e
 800d0be:	f000 fc97 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0xF1);
 800d0c2:	20f1      	movs	r0, #241	; 0xf1
 800d0c4:	f000 fc94 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x37);
 800d0c8:	2037      	movs	r0, #55	; 0x37
 800d0ca:	f000 fc91 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x07);
 800d0ce:	2007      	movs	r0, #7
 800d0d0:	f000 fc8e 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x10);
 800d0d4:	2010      	movs	r0, #16
 800d0d6:	f000 fc8b 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x03);
 800d0da:	2003      	movs	r0, #3
 800d0dc:	f000 fc88 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800d0e0:	200e      	movs	r0, #14
 800d0e2:	f000 fc85 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x09);
 800d0e6:	2009      	movs	r0, #9
 800d0e8:	f000 fc82 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x00);
 800d0ec:	2000      	movs	r0, #0
 800d0ee:	f000 fc7f 	bl	800d9f0 <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 800d0f2:	20e1      	movs	r0, #225	; 0xe1
 800d0f4:	f000 fc4a 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800d0f8:	2000      	movs	r0, #0
 800d0fa:	f000 fc79 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800d0fe:	200e      	movs	r0, #14
 800d100:	f000 fc76 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x14);
 800d104:	2014      	movs	r0, #20
 800d106:	f000 fc73 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x03);
 800d10a:	2003      	movs	r0, #3
 800d10c:	f000 fc70 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x11);
 800d110:	2011      	movs	r0, #17
 800d112:	f000 fc6d 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x07);
 800d116:	2007      	movs	r0, #7
 800d118:	f000 fc6a 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x31);
 800d11c:	2031      	movs	r0, #49	; 0x31
 800d11e:	f000 fc67 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800d122:	20c1      	movs	r0, #193	; 0xc1
 800d124:	f000 fc64 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x48);
 800d128:	2048      	movs	r0, #72	; 0x48
 800d12a:	f000 fc61 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x08);
 800d12e:	2008      	movs	r0, #8
 800d130:	f000 fc5e 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800d134:	200f      	movs	r0, #15
 800d136:	f000 fc5b 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800d13a:	200c      	movs	r0, #12
 800d13c:	f000 fc58 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x31);
 800d140:	2031      	movs	r0, #49	; 0x31
 800d142:	f000 fc55 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x36);
 800d146:	2036      	movs	r0, #54	; 0x36
 800d148:	f000 fc52 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800d14c:	200f      	movs	r0, #15
 800d14e:	f000 fc4f 	bl	800d9f0 <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 800d152:	2011      	movs	r0, #17
 800d154:	f000 fc1a 	bl	800d98c <_LCD_SendCommand>
	HAL_Delay(240);
 800d158:	20f0      	movs	r0, #240	; 0xf0
 800d15a:	f7fa fc0d 	bl	8007978 <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 800d15e:	2029      	movs	r0, #41	; 0x29
 800d160:	f000 fc14 	bl	800d98c <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 800d164:	2000      	movs	r0, #0
 800d166:	f000 fae5 	bl	800d734 <ILI9341_Set_Rotation>
}
 800d16a:	bf00      	nop
 800d16c:	bd80      	pop	{r7, pc}
	...

0800d170 <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 800d170:	b480      	push	{r7}
 800d172:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d174:	4b0b      	ldr	r3, [pc, #44]	; (800d1a4 <ILI9341_SPI_Init+0x34>)
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d17c:	2b40      	cmp	r3, #64	; 0x40
 800d17e:	d005      	beq.n	800d18c <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 800d180:	4b08      	ldr	r3, [pc, #32]	; (800d1a4 <ILI9341_SPI_Init+0x34>)
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	4a07      	ldr	r2, [pc, #28]	; (800d1a4 <ILI9341_SPI_Init+0x34>)
 800d186:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d18a:	6013      	str	r3, [r2, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d18c:	4b06      	ldr	r3, [pc, #24]	; (800d1a8 <ILI9341_SPI_Init+0x38>)
 800d18e:	695b      	ldr	r3, [r3, #20]
 800d190:	4a05      	ldr	r2, [pc, #20]	; (800d1a8 <ILI9341_SPI_Init+0x38>)
 800d192:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d196:	6153      	str	r3, [r2, #20]
}
 800d198:	bf00      	nop
 800d19a:	46bd      	mov	sp, r7
 800d19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a0:	4770      	bx	lr
 800d1a2:	bf00      	nop
 800d1a4:	40003c00 	.word	0x40003c00
 800d1a8:	48000400 	.word	0x48000400

0800d1ac <ILI9341_Draw_Horizontal_Line>:
 *	Draw horizontal line
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 800d1ac:	b590      	push	{r4, r7, lr}
 800d1ae:	b085      	sub	sp, #20
 800d1b0:	af02      	add	r7, sp, #8
 800d1b2:	4604      	mov	r4, r0
 800d1b4:	4608      	mov	r0, r1
 800d1b6:	4611      	mov	r1, r2
 800d1b8:	461a      	mov	r2, r3
 800d1ba:	4623      	mov	r3, r4
 800d1bc:	80fb      	strh	r3, [r7, #6]
 800d1be:	4603      	mov	r3, r0
 800d1c0:	80bb      	strh	r3, [r7, #4]
 800d1c2:	460b      	mov	r3, r1
 800d1c4:	807b      	strh	r3, [r7, #2]
 800d1c6:	4613      	mov	r3, r2
 800d1c8:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800d1ca:	4b1a      	ldr	r3, [pc, #104]	; (800d234 <ILI9341_Draw_Horizontal_Line+0x88>)
 800d1cc:	881b      	ldrh	r3, [r3, #0]
 800d1ce:	b29b      	uxth	r3, r3
 800d1d0:	88fa      	ldrh	r2, [r7, #6]
 800d1d2:	429a      	cmp	r2, r3
 800d1d4:	d229      	bcs.n	800d22a <ILI9341_Draw_Horizontal_Line+0x7e>
 800d1d6:	4b18      	ldr	r3, [pc, #96]	; (800d238 <ILI9341_Draw_Horizontal_Line+0x8c>)
 800d1d8:	881b      	ldrh	r3, [r3, #0]
 800d1da:	b29b      	uxth	r3, r3
 800d1dc:	88ba      	ldrh	r2, [r7, #4]
 800d1de:	429a      	cmp	r2, r3
 800d1e0:	d223      	bcs.n	800d22a <ILI9341_Draw_Horizontal_Line+0x7e>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 800d1e2:	88fa      	ldrh	r2, [r7, #6]
 800d1e4:	887b      	ldrh	r3, [r7, #2]
 800d1e6:	4413      	add	r3, r2
 800d1e8:	3b01      	subs	r3, #1
 800d1ea:	4a12      	ldr	r2, [pc, #72]	; (800d234 <ILI9341_Draw_Horizontal_Line+0x88>)
 800d1ec:	8812      	ldrh	r2, [r2, #0]
 800d1ee:	b292      	uxth	r2, r2
 800d1f0:	4293      	cmp	r3, r2
 800d1f2:	db05      	blt.n	800d200 <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 800d1f4:	4b0f      	ldr	r3, [pc, #60]	; (800d234 <ILI9341_Draw_Horizontal_Line+0x88>)
 800d1f6:	881b      	ldrh	r3, [r3, #0]
 800d1f8:	b29a      	uxth	r2, r3
 800d1fa:	88fb      	ldrh	r3, [r7, #6]
 800d1fc:	1ad3      	subs	r3, r2, r3
 800d1fe:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(	xpos,
							ypos,
							(xpos + width) - 1,
 800d200:	88fa      	ldrh	r2, [r7, #6]
 800d202:	887b      	ldrh	r3, [r7, #2]
 800d204:	4413      	add	r3, r2
 800d206:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800d208:	3b01      	subs	r3, #1
 800d20a:	b29a      	uxth	r2, r3
 800d20c:	88bb      	ldrh	r3, [r7, #4]
 800d20e:	88b9      	ldrh	r1, [r7, #4]
 800d210:	88f8      	ldrh	r0, [r7, #6]
 800d212:	f000 f85b 	bl	800d2cc <ILI9341_Set_Frame>
							ypos);

	_LCD_Write_Frame(xpos, ypos, colour, width, LINE_CHUNK);
 800d216:	887c      	ldrh	r4, [r7, #2]
 800d218:	883a      	ldrh	r2, [r7, #0]
 800d21a:	88b9      	ldrh	r1, [r7, #4]
 800d21c:	88f8      	ldrh	r0, [r7, #6]
 800d21e:	2303      	movs	r3, #3
 800d220:	9300      	str	r3, [sp, #0]
 800d222:	4623      	mov	r3, r4
 800d224:	f000 fb02 	bl	800d82c <_LCD_Write_Frame>
 800d228:	e000      	b.n	800d22c <ILI9341_Draw_Horizontal_Line+0x80>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800d22a:	bf00      	nop
}
 800d22c:	370c      	adds	r7, #12
 800d22e:	46bd      	mov	sp, r7
 800d230:	bd90      	pop	{r4, r7, pc}
 800d232:	bf00      	nop
 800d234:	20000cb2 	.word	0x20000cb2
 800d238:	20000cb0 	.word	0x20000cb0

0800d23c <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 800d23c:	b590      	push	{r4, r7, lr}
 800d23e:	b085      	sub	sp, #20
 800d240:	af02      	add	r7, sp, #8
 800d242:	4604      	mov	r4, r0
 800d244:	4608      	mov	r0, r1
 800d246:	4611      	mov	r1, r2
 800d248:	461a      	mov	r2, r3
 800d24a:	4623      	mov	r3, r4
 800d24c:	80fb      	strh	r3, [r7, #6]
 800d24e:	4603      	mov	r3, r0
 800d250:	80bb      	strh	r3, [r7, #4]
 800d252:	460b      	mov	r3, r1
 800d254:	807b      	strh	r3, [r7, #2]
 800d256:	4613      	mov	r3, r2
 800d258:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800d25a:	4b1a      	ldr	r3, [pc, #104]	; (800d2c4 <ILI9341_Draw_Vertical_Line+0x88>)
 800d25c:	881b      	ldrh	r3, [r3, #0]
 800d25e:	b29b      	uxth	r3, r3
 800d260:	88fa      	ldrh	r2, [r7, #6]
 800d262:	429a      	cmp	r2, r3
 800d264:	d229      	bcs.n	800d2ba <ILI9341_Draw_Vertical_Line+0x7e>
 800d266:	4b18      	ldr	r3, [pc, #96]	; (800d2c8 <ILI9341_Draw_Vertical_Line+0x8c>)
 800d268:	881b      	ldrh	r3, [r3, #0]
 800d26a:	b29b      	uxth	r3, r3
 800d26c:	88ba      	ldrh	r2, [r7, #4]
 800d26e:	429a      	cmp	r2, r3
 800d270:	d223      	bcs.n	800d2ba <ILI9341_Draw_Vertical_Line+0x7e>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 800d272:	88ba      	ldrh	r2, [r7, #4]
 800d274:	887b      	ldrh	r3, [r7, #2]
 800d276:	4413      	add	r3, r2
 800d278:	3b01      	subs	r3, #1
 800d27a:	4a13      	ldr	r2, [pc, #76]	; (800d2c8 <ILI9341_Draw_Vertical_Line+0x8c>)
 800d27c:	8812      	ldrh	r2, [r2, #0]
 800d27e:	b292      	uxth	r2, r2
 800d280:	4293      	cmp	r3, r2
 800d282:	db05      	blt.n	800d290 <ILI9341_Draw_Vertical_Line+0x54>
		{
			height= LCD_HEIGHT - ypos;
 800d284:	4b10      	ldr	r3, [pc, #64]	; (800d2c8 <ILI9341_Draw_Vertical_Line+0x8c>)
 800d286:	881b      	ldrh	r3, [r3, #0]
 800d288:	b29a      	uxth	r2, r3
 800d28a:	88bb      	ldrh	r3, [r7, #4]
 800d28c:	1ad3      	subs	r3, r2, r3
 800d28e:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 800d290:	88ba      	ldrh	r2, [r7, #4]
 800d292:	887b      	ldrh	r3, [r7, #2]
 800d294:	4413      	add	r3, r2
 800d296:	b29b      	uxth	r3, r3
 800d298:	3b01      	subs	r3, #1
 800d29a:	b29b      	uxth	r3, r3
 800d29c:	88fa      	ldrh	r2, [r7, #6]
 800d29e:	88b9      	ldrh	r1, [r7, #4]
 800d2a0:	88f8      	ldrh	r0, [r7, #6]
 800d2a2:	f000 f813 	bl	800d2cc <ILI9341_Set_Frame>
	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 800d2a6:	887c      	ldrh	r4, [r7, #2]
 800d2a8:	883a      	ldrh	r2, [r7, #0]
 800d2aa:	88b9      	ldrh	r1, [r7, #4]
 800d2ac:	88f8      	ldrh	r0, [r7, #6]
 800d2ae:	2303      	movs	r3, #3
 800d2b0:	9300      	str	r3, [sp, #0]
 800d2b2:	4623      	mov	r3, r4
 800d2b4:	f000 faba 	bl	800d82c <_LCD_Write_Frame>
 800d2b8:	e000      	b.n	800d2bc <ILI9341_Draw_Vertical_Line+0x80>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800d2ba:	bf00      	nop
}
 800d2bc:	370c      	adds	r7, #12
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bd90      	pop	{r4, r7, pc}
 800d2c2:	bf00      	nop
 800d2c4:	20000cb2 	.word	0x20000cb2
 800d2c8:	20000cb0 	.word	0x20000cb0

0800d2cc <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 800d2cc:	b590      	push	{r4, r7, lr}
 800d2ce:	b083      	sub	sp, #12
 800d2d0:	af00      	add	r7, sp, #0
 800d2d2:	4604      	mov	r4, r0
 800d2d4:	4608      	mov	r0, r1
 800d2d6:	4611      	mov	r1, r2
 800d2d8:	461a      	mov	r2, r3
 800d2da:	4623      	mov	r3, r4
 800d2dc:	80fb      	strh	r3, [r7, #6]
 800d2de:	4603      	mov	r3, r0
 800d2e0:	80bb      	strh	r3, [r7, #4]
 800d2e2:	460b      	mov	r3, r1
 800d2e4:	807b      	strh	r3, [r7, #2]
 800d2e6:	4613      	mov	r3, r2
 800d2e8:	803b      	strh	r3, [r7, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 800d2ea:	202a      	movs	r0, #42	; 0x2a
 800d2ec:	f000 fb4e 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 800d2f0:	88fb      	ldrh	r3, [r7, #6]
 800d2f2:	0a1b      	lsrs	r3, r3, #8
 800d2f4:	b29b      	uxth	r3, r3
 800d2f6:	b2db      	uxtb	r3, r3
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	f000 fb79 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(sc);
 800d2fe:	88fb      	ldrh	r3, [r7, #6]
 800d300:	b2db      	uxtb	r3, r3
 800d302:	4618      	mov	r0, r3
 800d304:	f000 fb74 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 800d308:	887b      	ldrh	r3, [r7, #2]
 800d30a:	0a1b      	lsrs	r3, r3, #8
 800d30c:	b29b      	uxth	r3, r3
 800d30e:	b2db      	uxtb	r3, r3
 800d310:	4618      	mov	r0, r3
 800d312:	f000 fb6d 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(ec);
 800d316:	887b      	ldrh	r3, [r7, #2]
 800d318:	b2db      	uxtb	r3, r3
 800d31a:	4618      	mov	r0, r3
 800d31c:	f000 fb68 	bl	800d9f0 <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 800d320:	202b      	movs	r0, #43	; 0x2b
 800d322:	f000 fb33 	bl	800d98c <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 800d326:	88bb      	ldrh	r3, [r7, #4]
 800d328:	0a1b      	lsrs	r3, r3, #8
 800d32a:	b29b      	uxth	r3, r3
 800d32c:	b2db      	uxtb	r3, r3
 800d32e:	4618      	mov	r0, r3
 800d330:	f000 fb5e 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(sp);
 800d334:	88bb      	ldrh	r3, [r7, #4]
 800d336:	b2db      	uxtb	r3, r3
 800d338:	4618      	mov	r0, r3
 800d33a:	f000 fb59 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 800d33e:	883b      	ldrh	r3, [r7, #0]
 800d340:	0a1b      	lsrs	r3, r3, #8
 800d342:	b29b      	uxth	r3, r3
 800d344:	b2db      	uxtb	r3, r3
 800d346:	4618      	mov	r0, r3
 800d348:	f000 fb52 	bl	800d9f0 <_LCD_SendData>
	_LCD_SendData(ep);
 800d34c:	883b      	ldrh	r3, [r7, #0]
 800d34e:	b2db      	uxtb	r3, r3
 800d350:	4618      	mov	r0, r3
 800d352:	f000 fb4d 	bl	800d9f0 <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 800d356:	202c      	movs	r0, #44	; 0x2c
 800d358:	f000 fb18 	bl	800d98c <_LCD_SendCommand>
}
 800d35c:	bf00      	nop
 800d35e:	370c      	adds	r7, #12
 800d360:	46bd      	mov	sp, r7
 800d362:	bd90      	pop	{r4, r7, pc}

0800d364 <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 800d364:	b580      	push	{r7, lr}
 800d366:	b084      	sub	sp, #16
 800d368:	af02      	add	r7, sp, #8
 800d36a:	4603      	mov	r3, r0
 800d36c:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 800d36e:	4b10      	ldr	r3, [pc, #64]	; (800d3b0 <ILI9341_Fill_Screen+0x4c>)
 800d370:	881b      	ldrh	r3, [r3, #0]
 800d372:	b29a      	uxth	r2, r3
 800d374:	4b0f      	ldr	r3, [pc, #60]	; (800d3b4 <ILI9341_Fill_Screen+0x50>)
 800d376:	881b      	ldrh	r3, [r3, #0]
 800d378:	b29b      	uxth	r3, r3
 800d37a:	2100      	movs	r1, #0
 800d37c:	2000      	movs	r0, #0
 800d37e:	f7ff ffa5 	bl	800d2cc <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 800d382:	4b0b      	ldr	r3, [pc, #44]	; (800d3b0 <ILI9341_Fill_Screen+0x4c>)
 800d384:	881b      	ldrh	r3, [r3, #0]
 800d386:	b29b      	uxth	r3, r3
 800d388:	461a      	mov	r2, r3
 800d38a:	4b0a      	ldr	r3, [pc, #40]	; (800d3b4 <ILI9341_Fill_Screen+0x50>)
 800d38c:	881b      	ldrh	r3, [r3, #0]
 800d38e:	b29b      	uxth	r3, r3
 800d390:	fb03 f302 	mul.w	r3, r3, r2
 800d394:	4619      	mov	r1, r3
 800d396:	88fa      	ldrh	r2, [r7, #6]
 800d398:	2304      	movs	r3, #4
 800d39a:	9300      	str	r3, [sp, #0]
 800d39c:	460b      	mov	r3, r1
 800d39e:	2100      	movs	r1, #0
 800d3a0:	2000      	movs	r0, #0
 800d3a2:	f000 fa43 	bl	800d82c <_LCD_Write_Frame>
}
 800d3a6:	bf00      	nop
 800d3a8:	3708      	adds	r7, #8
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	bd80      	pop	{r7, pc}
 800d3ae:	bf00      	nop
 800d3b0:	20000cb2 	.word	0x20000cb2
 800d3b4:	20000cb0 	.word	0x20000cb0

0800d3b8 <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 800d3b8:	b580      	push	{r7, lr}
 800d3ba:	b08c      	sub	sp, #48	; 0x30
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	4603      	mov	r3, r0
 800d3c0:	80fb      	strh	r3, [r7, #6]
 800d3c2:	460b      	mov	r3, r1
 800d3c4:	80bb      	strh	r3, [r7, #4]
 800d3c6:	4613      	mov	r3, r2
 800d3c8:	807b      	strh	r3, [r7, #2]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800d3ca:	4b94      	ldr	r3, [pc, #592]	; (800d61c <ILI9341_Draw_Pixel+0x264>)
 800d3cc:	881b      	ldrh	r3, [r3, #0]
 800d3ce:	b29b      	uxth	r3, r3
 800d3d0:	88fa      	ldrh	r2, [r7, #6]
 800d3d2:	429a      	cmp	r2, r3
 800d3d4:	f080 811e 	bcs.w	800d614 <ILI9341_Draw_Pixel+0x25c>
 800d3d8:	4b91      	ldr	r3, [pc, #580]	; (800d620 <ILI9341_Draw_Pixel+0x268>)
 800d3da:	881b      	ldrh	r3, [r3, #0]
 800d3dc:	b29b      	uxth	r3, r3
 800d3de:	88ba      	ldrh	r2, [r7, #4]
 800d3e0:	429a      	cmp	r2, r3
 800d3e2:	f080 8117 	bcs.w	800d614 <ILI9341_Draw_Pixel+0x25c>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800d3e6:	4b8f      	ldr	r3, [pc, #572]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d3e8:	695b      	ldr	r3, [r3, #20]
 800d3ea:	4a8e      	ldr	r2, [pc, #568]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d3ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d3f0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d3f2:	4b8c      	ldr	r3, [pc, #560]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d3f4:	695b      	ldr	r3, [r3, #20]
 800d3f6:	4a8b      	ldr	r2, [pc, #556]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d3f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d3fc:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2A, 0, 0);
 800d3fe:	2200      	movs	r2, #0
 800d400:	2100      	movs	r1, #0
 800d402:	202a      	movs	r0, #42	; 0x2a
 800d404:	f000 fb26 	bl	800da54 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800d408:	2300      	movs	r3, #0
 800d40a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d40c:	e008      	b.n	800d420 <ILI9341_Draw_Pixel+0x68>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d40e:	4b85      	ldr	r3, [pc, #532]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d410:	695b      	ldr	r3, [r3, #20]
 800d412:	4a84      	ldr	r2, [pc, #528]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d414:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d418:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800d41a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d41c:	3301      	adds	r3, #1
 800d41e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d422:	2b02      	cmp	r3, #2
 800d424:	ddf3      	ble.n	800d40e <ILI9341_Draw_Pixel+0x56>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800d426:	4b7f      	ldr	r3, [pc, #508]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d428:	695b      	ldr	r3, [r3, #20]
 800d42a:	4a7e      	ldr	r2, [pc, #504]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d42c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d430:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800d432:	4b7c      	ldr	r3, [pc, #496]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d434:	695b      	ldr	r3, [r3, #20]
 800d436:	4a7b      	ldr	r2, [pc, #492]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d438:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d43c:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d43e:	4b79      	ldr	r3, [pc, #484]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d440:	695b      	ldr	r3, [r3, #20]
 800d442:	4a78      	ldr	r2, [pc, #480]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d444:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d448:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] =
 800d44a:	88fb      	ldrh	r3, [r7, #6]
 800d44c:	0a1b      	lsrs	r3, r3, #8
 800d44e:	b29b      	uxth	r3, r3
 800d450:	b2db      	uxtb	r3, r3
 800d452:	753b      	strb	r3, [r7, #20]
 800d454:	88fb      	ldrh	r3, [r7, #6]
 800d456:	b2db      	uxtb	r3, r3
 800d458:	757b      	strb	r3, [r7, #21]
	{
			x >> 8,
			x,
			(x + 1) >> 8,
 800d45a:	88fb      	ldrh	r3, [r7, #6]
 800d45c:	3301      	adds	r3, #1
 800d45e:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer[4] =
 800d460:	b2db      	uxtb	r3, r3
 800d462:	75bb      	strb	r3, [r7, #22]
			(x + 1)
 800d464:	88fb      	ldrh	r3, [r7, #6]
 800d466:	b2db      	uxtb	r3, r3
 800d468:	3301      	adds	r3, #1
 800d46a:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer[4] =
 800d46c:	75fb      	strb	r3, [r7, #23]
	};

	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 10);
 800d46e:	f107 0014 	add.w	r0, r7, #20
 800d472:	230a      	movs	r3, #10
 800d474:	2200      	movs	r2, #0
 800d476:	2104      	movs	r1, #4
 800d478:	f000 fb1e 	bl	800dab8 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800d47c:	2300      	movs	r3, #0
 800d47e:	62bb      	str	r3, [r7, #40]	; 0x28
 800d480:	e008      	b.n	800d494 <ILI9341_Draw_Pixel+0xdc>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d482:	4b68      	ldr	r3, [pc, #416]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d484:	695b      	ldr	r3, [r3, #20]
 800d486:	4a67      	ldr	r2, [pc, #412]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d488:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d48c:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800d48e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d490:	3301      	adds	r3, #1
 800d492:	62bb      	str	r3, [r7, #40]	; 0x28
 800d494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d496:	2b02      	cmp	r3, #2
 800d498:	ddf3      	ble.n	800d482 <ILI9341_Draw_Pixel+0xca>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800d49a:	4b62      	ldr	r3, [pc, #392]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d49c:	695b      	ldr	r3, [r3, #20]
 800d49e:	4a61      	ldr	r2, [pc, #388]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d4a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d4a4:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800d4a6:	4b5f      	ldr	r3, [pc, #380]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d4a8:	695b      	ldr	r3, [r3, #20]
 800d4aa:	4a5e      	ldr	r2, [pc, #376]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d4ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d4b0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d4b2:	4b5c      	ldr	r3, [pc, #368]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d4b4:	695b      	ldr	r3, [r3, #20]
 800d4b6:	4a5b      	ldr	r2, [pc, #364]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d4b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d4bc:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2B, 0, 0);
 800d4be:	2200      	movs	r2, #0
 800d4c0:	2100      	movs	r1, #0
 800d4c2:	202b      	movs	r0, #43	; 0x2b
 800d4c4:	f000 fac6 	bl	800da54 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800d4c8:	2300      	movs	r3, #0
 800d4ca:	627b      	str	r3, [r7, #36]	; 0x24
 800d4cc:	e008      	b.n	800d4e0 <ILI9341_Draw_Pixel+0x128>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d4ce:	4b55      	ldr	r3, [pc, #340]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d4d0:	695b      	ldr	r3, [r3, #20]
 800d4d2:	4a54      	ldr	r2, [pc, #336]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d4d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d4d8:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800d4da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4dc:	3301      	adds	r3, #1
 800d4de:	627b      	str	r3, [r7, #36]	; 0x24
 800d4e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4e2:	2b02      	cmp	r3, #2
 800d4e4:	ddf3      	ble.n	800d4ce <ILI9341_Draw_Pixel+0x116>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800d4e6:	4b4f      	ldr	r3, [pc, #316]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d4e8:	695b      	ldr	r3, [r3, #20]
 800d4ea:	4a4e      	ldr	r2, [pc, #312]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d4ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d4f0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800d4f2:	4b4c      	ldr	r3, [pc, #304]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d4f4:	695b      	ldr	r3, [r3, #20]
 800d4f6:	4a4b      	ldr	r2, [pc, #300]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d4f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d4fc:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d4fe:	4b49      	ldr	r3, [pc, #292]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d500:	695b      	ldr	r3, [r3, #20]
 800d502:	4a48      	ldr	r2, [pc, #288]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d504:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d508:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] =
 800d50a:	88bb      	ldrh	r3, [r7, #4]
 800d50c:	0a1b      	lsrs	r3, r3, #8
 800d50e:	b29b      	uxth	r3, r3
 800d510:	b2db      	uxtb	r3, r3
 800d512:	743b      	strb	r3, [r7, #16]
 800d514:	88bb      	ldrh	r3, [r7, #4]
 800d516:	b2db      	uxtb	r3, r3
 800d518:	747b      	strb	r3, [r7, #17]
	{
			y >> 8,
			y,
			(y + 1) >> 8,
 800d51a:	88bb      	ldrh	r3, [r7, #4]
 800d51c:	3301      	adds	r3, #1
 800d51e:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer1[4] =
 800d520:	b2db      	uxtb	r3, r3
 800d522:	74bb      	strb	r3, [r7, #18]
			(y + 1)
 800d524:	88bb      	ldrh	r3, [r7, #4]
 800d526:	b2db      	uxtb	r3, r3
 800d528:	3301      	adds	r3, #1
 800d52a:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer1[4] =
 800d52c:	74fb      	strb	r3, [r7, #19]
	};

	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 10);
 800d52e:	f107 0010 	add.w	r0, r7, #16
 800d532:	230a      	movs	r3, #10
 800d534:	2200      	movs	r2, #0
 800d536:	2104      	movs	r1, #4
 800d538:	f000 fabe 	bl	800dab8 <_SPI_SendByteMultiByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800d53c:	2300      	movs	r3, #0
 800d53e:	623b      	str	r3, [r7, #32]
 800d540:	e008      	b.n	800d554 <ILI9341_Draw_Pixel+0x19c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d542:	4b38      	ldr	r3, [pc, #224]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d544:	695b      	ldr	r3, [r3, #20]
 800d546:	4a37      	ldr	r2, [pc, #220]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d548:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d54c:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800d54e:	6a3b      	ldr	r3, [r7, #32]
 800d550:	3301      	adds	r3, #1
 800d552:	623b      	str	r3, [r7, #32]
 800d554:	6a3b      	ldr	r3, [r7, #32]
 800d556:	2b02      	cmp	r3, #2
 800d558:	ddf3      	ble.n	800d542 <ILI9341_Draw_Pixel+0x18a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800d55a:	4b32      	ldr	r3, [pc, #200]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d55c:	695b      	ldr	r3, [r3, #20]
 800d55e:	4a31      	ldr	r2, [pc, #196]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d560:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d564:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800d566:	4b2f      	ldr	r3, [pc, #188]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d568:	695b      	ldr	r3, [r3, #20]
 800d56a:	4a2e      	ldr	r2, [pc, #184]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d56c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d570:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d572:	4b2c      	ldr	r3, [pc, #176]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d574:	695b      	ldr	r3, [r3, #20]
 800d576:	4a2b      	ldr	r2, [pc, #172]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d578:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d57c:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2C, 0, 0);
 800d57e:	2200      	movs	r2, #0
 800d580:	2100      	movs	r1, #0
 800d582:	202c      	movs	r0, #44	; 0x2c
 800d584:	f000 fa66 	bl	800da54 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800d588:	2300      	movs	r3, #0
 800d58a:	61fb      	str	r3, [r7, #28]
 800d58c:	e008      	b.n	800d5a0 <ILI9341_Draw_Pixel+0x1e8>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d58e:	4b25      	ldr	r3, [pc, #148]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d590:	695b      	ldr	r3, [r3, #20]
 800d592:	4a24      	ldr	r2, [pc, #144]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d594:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d598:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800d59a:	69fb      	ldr	r3, [r7, #28]
 800d59c:	3301      	adds	r3, #1
 800d59e:	61fb      	str	r3, [r7, #28]
 800d5a0:	69fb      	ldr	r3, [r7, #28]
 800d5a2:	2b02      	cmp	r3, #2
 800d5a4:	ddf3      	ble.n	800d58e <ILI9341_Draw_Pixel+0x1d6>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800d5a6:	4b1f      	ldr	r3, [pc, #124]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d5a8:	695b      	ldr	r3, [r3, #20]
 800d5aa:	4a1e      	ldr	r2, [pc, #120]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d5ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d5b0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800d5b2:	4b1c      	ldr	r3, [pc, #112]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d5b4:	695b      	ldr	r3, [r3, #20]
 800d5b6:	4a1b      	ldr	r2, [pc, #108]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d5b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d5bc:	6153      	str	r3, [r2, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d5be:	4b19      	ldr	r3, [pc, #100]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d5c0:	695b      	ldr	r3, [r3, #20]
 800d5c2:	4a18      	ldr	r2, [pc, #96]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d5c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d5c8:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 800d5ca:	887b      	ldrh	r3, [r7, #2]
 800d5cc:	0a1b      	lsrs	r3, r3, #8
 800d5ce:	b29b      	uxth	r3, r3
 800d5d0:	b2db      	uxtb	r3, r3
 800d5d2:	733b      	strb	r3, [r7, #12]
 800d5d4:	887b      	ldrh	r3, [r7, #2]
 800d5d6:	b2db      	uxtb	r3, r3
 800d5d8:	737b      	strb	r3, [r7, #13]

	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 4, 0, 10);
 800d5da:	f107 000c 	add.w	r0, r7, #12
 800d5de:	230a      	movs	r3, #10
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	2104      	movs	r1, #4
 800d5e4:	f000 fa68 	bl	800dab8 <_SPI_SendByteMultiByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800d5e8:	2300      	movs	r3, #0
 800d5ea:	61bb      	str	r3, [r7, #24]
 800d5ec:	e008      	b.n	800d600 <ILI9341_Draw_Pixel+0x248>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d5ee:	4b0d      	ldr	r3, [pc, #52]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d5f0:	695b      	ldr	r3, [r3, #20]
 800d5f2:	4a0c      	ldr	r2, [pc, #48]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d5f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d5f8:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800d5fa:	69bb      	ldr	r3, [r7, #24]
 800d5fc:	3301      	adds	r3, #1
 800d5fe:	61bb      	str	r3, [r7, #24]
 800d600:	69bb      	ldr	r3, [r7, #24]
 800d602:	2b02      	cmp	r3, #2
 800d604:	ddf3      	ble.n	800d5ee <ILI9341_Draw_Pixel+0x236>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800d606:	4b07      	ldr	r3, [pc, #28]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d608:	695b      	ldr	r3, [r3, #20]
 800d60a:	4a06      	ldr	r2, [pc, #24]	; (800d624 <ILI9341_Draw_Pixel+0x26c>)
 800d60c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d610:	6153      	str	r3, [r2, #20]
 800d612:	e000      	b.n	800d616 <ILI9341_Draw_Pixel+0x25e>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800d614:	bf00      	nop


}
 800d616:	3730      	adds	r7, #48	; 0x30
 800d618:	46bd      	mov	sp, r7
 800d61a:	bd80      	pop	{r7, pc}
 800d61c:	20000cb2 	.word	0x20000cb2
 800d620:	20000cb0 	.word	0x20000cb0
 800d624:	48000400 	.word	0x48000400

0800d628 <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 800d628:	b590      	push	{r4, r7, lr}
 800d62a:	b087      	sub	sp, #28
 800d62c:	af02      	add	r7, sp, #8
 800d62e:	4604      	mov	r4, r0
 800d630:	4608      	mov	r0, r1
 800d632:	4611      	mov	r1, r2
 800d634:	461a      	mov	r2, r3
 800d636:	4623      	mov	r3, r4
 800d638:	80fb      	strh	r3, [r7, #6]
 800d63a:	4603      	mov	r3, r0
 800d63c:	80bb      	strh	r3, [r7, #4]
 800d63e:	460b      	mov	r3, r1
 800d640:	807b      	strh	r3, [r7, #2]
 800d642:	4613      	mov	r3, r2
 800d644:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800d646:	4b39      	ldr	r3, [pc, #228]	; (800d72c <ILI9341_Draw_Rectangle+0x104>)
 800d648:	881b      	ldrh	r3, [r3, #0]
 800d64a:	b29b      	uxth	r3, r3
 800d64c:	88fa      	ldrh	r2, [r7, #6]
 800d64e:	429a      	cmp	r2, r3
 800d650:	d268      	bcs.n	800d724 <ILI9341_Draw_Rectangle+0xfc>
 800d652:	4b37      	ldr	r3, [pc, #220]	; (800d730 <ILI9341_Draw_Rectangle+0x108>)
 800d654:	881b      	ldrh	r3, [r3, #0]
 800d656:	b29b      	uxth	r3, r3
 800d658:	88ba      	ldrh	r2, [r7, #4]
 800d65a:	429a      	cmp	r2, r3
 800d65c:	d262      	bcs.n	800d724 <ILI9341_Draw_Rectangle+0xfc>
	if((xpos+width-1)>=LCD_WIDTH)
 800d65e:	88fa      	ldrh	r2, [r7, #6]
 800d660:	887b      	ldrh	r3, [r7, #2]
 800d662:	4413      	add	r3, r2
 800d664:	3b01      	subs	r3, #1
 800d666:	4a31      	ldr	r2, [pc, #196]	; (800d72c <ILI9341_Draw_Rectangle+0x104>)
 800d668:	8812      	ldrh	r2, [r2, #0]
 800d66a:	b292      	uxth	r2, r2
 800d66c:	4293      	cmp	r3, r2
 800d66e:	db05      	blt.n	800d67c <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 800d670:	4b2e      	ldr	r3, [pc, #184]	; (800d72c <ILI9341_Draw_Rectangle+0x104>)
 800d672:	881b      	ldrh	r3, [r3, #0]
 800d674:	b29a      	uxth	r2, r3
 800d676:	88fb      	ldrh	r3, [r7, #6]
 800d678:	1ad3      	subs	r3, r2, r3
 800d67a:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 800d67c:	88ba      	ldrh	r2, [r7, #4]
 800d67e:	883b      	ldrh	r3, [r7, #0]
 800d680:	4413      	add	r3, r2
 800d682:	3b01      	subs	r3, #1
 800d684:	4a2a      	ldr	r2, [pc, #168]	; (800d730 <ILI9341_Draw_Rectangle+0x108>)
 800d686:	8812      	ldrh	r2, [r2, #0]
 800d688:	b292      	uxth	r2, r2
 800d68a:	4293      	cmp	r3, r2
 800d68c:	db05      	blt.n	800d69a <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 800d68e:	4b28      	ldr	r3, [pc, #160]	; (800d730 <ILI9341_Draw_Rectangle+0x108>)
 800d690:	881b      	ldrh	r3, [r3, #0]
 800d692:	b29a      	uxth	r2, r3
 800d694:	88bb      	ldrh	r3, [r7, #4]
 800d696:	1ad3      	subs	r3, r2, r3
 800d698:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 800d69a:	88fa      	ldrh	r2, [r7, #6]
 800d69c:	887b      	ldrh	r3, [r7, #2]
 800d69e:	4413      	add	r3, r2
 800d6a0:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800d6a2:	3b01      	subs	r3, #1
 800d6a4:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 800d6a6:	88ba      	ldrh	r2, [r7, #4]
 800d6a8:	883b      	ldrh	r3, [r7, #0]
 800d6aa:	4413      	add	r3, r2
 800d6ac:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800d6ae:	3b01      	subs	r3, #1
 800d6b0:	b29b      	uxth	r3, r3
 800d6b2:	88b9      	ldrh	r1, [r7, #4]
 800d6b4:	88f8      	ldrh	r0, [r7, #6]
 800d6b6:	4622      	mov	r2, r4
 800d6b8:	f7ff fe08 	bl	800d2cc <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 800d6bc:	883a      	ldrh	r2, [r7, #0]
 800d6be:	887b      	ldrh	r3, [r7, #2]
 800d6c0:	fb12 f303 	smulbb	r3, r2, r3
 800d6c4:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 800d6c6:	2300      	movs	r3, #0
 800d6c8:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 800d6ca:	89fb      	ldrh	r3, [r7, #14]
 800d6cc:	f003 0301 	and.w	r3, r3, #1
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d009      	beq.n	800d6e8 <ILI9341_Draw_Rectangle+0xc0>
 800d6d4:	89fb      	ldrh	r3, [r7, #14]
 800d6d6:	2b01      	cmp	r3, #1
 800d6d8:	d906      	bls.n	800d6e8 <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 800d6da:	2301      	movs	r3, #1
 800d6dc:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 800d6de:	89fb      	ldrh	r3, [r7, #14]
 800d6e0:	085b      	lsrs	r3, r3, #1
 800d6e2:	b29b      	uxth	r3, r3
 800d6e4:	005b      	lsls	r3, r3, #1
 800d6e6:	81fb      	strh	r3, [r7, #14]
	}

	_LCD_Write_Frame(	xpos,
 800d6e8:	89fc      	ldrh	r4, [r7, #14]
 800d6ea:	8c3a      	ldrh	r2, [r7, #32]
 800d6ec:	88b9      	ldrh	r1, [r7, #4]
 800d6ee:	88f8      	ldrh	r0, [r7, #6]
 800d6f0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d6f4:	9300      	str	r3, [sp, #0]
 800d6f6:	4623      	mov	r3, r4
 800d6f8:	f000 f898 	bl	800d82c <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 800d6fc:	7b7b      	ldrb	r3, [r7, #13]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d011      	beq.n	800d726 <ILI9341_Draw_Rectangle+0xfe>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800d702:	88fa      	ldrh	r2, [r7, #6]
 800d704:	887b      	ldrh	r3, [r7, #2]
 800d706:	4413      	add	r3, r2
 800d708:	b29b      	uxth	r3, r3
 800d70a:	3b01      	subs	r3, #1
 800d70c:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800d70e:	88ba      	ldrh	r2, [r7, #4]
 800d710:	883b      	ldrh	r3, [r7, #0]
 800d712:	4413      	add	r3, r2
 800d714:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800d716:	3b01      	subs	r3, #1
 800d718:	b29b      	uxth	r3, r3
 800d71a:	8c3a      	ldrh	r2, [r7, #32]
 800d71c:	4619      	mov	r1, r3
 800d71e:	f7ff fe4b 	bl	800d3b8 <ILI9341_Draw_Pixel>
 800d722:	e000      	b.n	800d726 <ILI9341_Draw_Rectangle+0xfe>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800d724:	bf00      	nop
							colour);
	}
}
 800d726:	3714      	adds	r7, #20
 800d728:	46bd      	mov	sp, r7
 800d72a:	bd90      	pop	{r4, r7, pc}
 800d72c:	20000cb2 	.word	0x20000cb2
 800d730:	20000cb0 	.word	0x20000cb0

0800d734 <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 800d734:	b580      	push	{r7, lr}
 800d736:	b084      	sub	sp, #16
 800d738:	af00      	add	r7, sp, #0
 800d73a:	4603      	mov	r3, r0
 800d73c:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = rotation;
 800d73e:	79fb      	ldrb	r3, [r7, #7]
 800d740:	73fb      	strb	r3, [r7, #15]

	_LCD_SendCommand(0x36);
 800d742:	2036      	movs	r0, #54	; 0x36
 800d744:	f000 f922 	bl	800d98c <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 800d748:	7bfb      	ldrb	r3, [r7, #15]
 800d74a:	2b03      	cmp	r3, #3
 800d74c:	d836      	bhi.n	800d7bc <ILI9341_Set_Rotation+0x88>
 800d74e:	a201      	add	r2, pc, #4	; (adr r2, 800d754 <ILI9341_Set_Rotation+0x20>)
 800d750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d754:	0800d765 	.word	0x0800d765
 800d758:	0800d77b 	.word	0x0800d77b
 800d75c:	0800d791 	.word	0x0800d791
 800d760:	0800d7a7 	.word	0x0800d7a7
	{
		case SCREEN_VERTICAL_1:
			_LCD_SendData(0x40|0x08);
 800d764:	2048      	movs	r0, #72	; 0x48
 800d766:	f000 f943 	bl	800d9f0 <_LCD_SendData>
			LCD_WIDTH = 240;
 800d76a:	4b17      	ldr	r3, [pc, #92]	; (800d7c8 <ILI9341_Set_Rotation+0x94>)
 800d76c:	22f0      	movs	r2, #240	; 0xf0
 800d76e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800d770:	4b16      	ldr	r3, [pc, #88]	; (800d7cc <ILI9341_Set_Rotation+0x98>)
 800d772:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800d776:	801a      	strh	r2, [r3, #0]
			break;
 800d778:	e021      	b.n	800d7be <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			_LCD_SendData(0x20|0x08);
 800d77a:	2028      	movs	r0, #40	; 0x28
 800d77c:	f000 f938 	bl	800d9f0 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800d780:	4b11      	ldr	r3, [pc, #68]	; (800d7c8 <ILI9341_Set_Rotation+0x94>)
 800d782:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800d786:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800d788:	4b10      	ldr	r3, [pc, #64]	; (800d7cc <ILI9341_Set_Rotation+0x98>)
 800d78a:	22f0      	movs	r2, #240	; 0xf0
 800d78c:	801a      	strh	r2, [r3, #0]
			break;
 800d78e:	e016      	b.n	800d7be <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			_LCD_SendData(0x80|0x08);
 800d790:	2088      	movs	r0, #136	; 0x88
 800d792:	f000 f92d 	bl	800d9f0 <_LCD_SendData>
			LCD_WIDTH  = 240;
 800d796:	4b0c      	ldr	r3, [pc, #48]	; (800d7c8 <ILI9341_Set_Rotation+0x94>)
 800d798:	22f0      	movs	r2, #240	; 0xf0
 800d79a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800d79c:	4b0b      	ldr	r3, [pc, #44]	; (800d7cc <ILI9341_Set_Rotation+0x98>)
 800d79e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800d7a2:	801a      	strh	r2, [r3, #0]
			break;
 800d7a4:	e00b      	b.n	800d7be <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			_LCD_SendData(0x40|0x80|0x20|0x08);
 800d7a6:	20e8      	movs	r0, #232	; 0xe8
 800d7a8:	f000 f922 	bl	800d9f0 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800d7ac:	4b06      	ldr	r3, [pc, #24]	; (800d7c8 <ILI9341_Set_Rotation+0x94>)
 800d7ae:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800d7b2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800d7b4:	4b05      	ldr	r3, [pc, #20]	; (800d7cc <ILI9341_Set_Rotation+0x98>)
 800d7b6:	22f0      	movs	r2, #240	; 0xf0
 800d7b8:	801a      	strh	r2, [r3, #0]
			break;
 800d7ba:	e000      	b.n	800d7be <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 800d7bc:	bf00      	nop
	}
}
 800d7be:	bf00      	nop
 800d7c0:	3710      	adds	r7, #16
 800d7c2:	46bd      	mov	sp, r7
 800d7c4:	bd80      	pop	{r7, pc}
 800d7c6:	bf00      	nop
 800d7c8:	20000cb2 	.word	0x20000cb2
 800d7cc:	20000cb0 	.word	0x20000cb0

0800d7d0 <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 800d7d0:	b480      	push	{r7}
 800d7d2:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800d7d4:	4b05      	ldr	r3, [pc, #20]	; (800d7ec <_LCD_Enable+0x1c>)
 800d7d6:	695b      	ldr	r3, [r3, #20]
 800d7d8:	4a04      	ldr	r2, [pc, #16]	; (800d7ec <_LCD_Enable+0x1c>)
 800d7da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d7de:	6153      	str	r3, [r2, #20]
}
 800d7e0:	bf00      	nop
 800d7e2:	46bd      	mov	sp, r7
 800d7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e8:	4770      	bx	lr
 800d7ea:	bf00      	nop
 800d7ec:	48000400 	.word	0x48000400

0800d7f0 <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 800d7f0:	b580      	push	{r7, lr}
 800d7f2:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 800d7f4:	4b0c      	ldr	r3, [pc, #48]	; (800d828 <_LCD_Reset+0x38>)
 800d7f6:	695b      	ldr	r3, [r3, #20]
 800d7f8:	4a0b      	ldr	r2, [pc, #44]	; (800d828 <_LCD_Reset+0x38>)
 800d7fa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d7fe:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800d800:	20c8      	movs	r0, #200	; 0xc8
 800d802:	f7fa f8b9 	bl	8007978 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d806:	4b08      	ldr	r3, [pc, #32]	; (800d828 <_LCD_Reset+0x38>)
 800d808:	695b      	ldr	r3, [r3, #20]
 800d80a:	4a07      	ldr	r2, [pc, #28]	; (800d828 <_LCD_Reset+0x38>)
 800d80c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d810:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800d812:	20c8      	movs	r0, #200	; 0xc8
 800d814:	f7fa f8b0 	bl	8007978 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800d818:	4b03      	ldr	r3, [pc, #12]	; (800d828 <_LCD_Reset+0x38>)
 800d81a:	695b      	ldr	r3, [r3, #20]
 800d81c:	4a02      	ldr	r2, [pc, #8]	; (800d828 <_LCD_Reset+0x38>)
 800d81e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d822:	6153      	str	r3, [r2, #20]
}
 800d824:	bf00      	nop
 800d826:	bd80      	pop	{r7, pc}
 800d828:	48000400 	.word	0x48000400

0800d82c <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 800d82c:	b5b0      	push	{r4, r5, r7, lr}
 800d82e:	b08e      	sub	sp, #56	; 0x38
 800d830:	af00      	add	r7, sp, #0
 800d832:	607b      	str	r3, [r7, #4]
 800d834:	4603      	mov	r3, r0
 800d836:	81fb      	strh	r3, [r7, #14]
 800d838:	460b      	mov	r3, r1
 800d83a:	81bb      	strh	r3, [r7, #12]
 800d83c:	4613      	mov	r3, r2
 800d83e:	817b      	strh	r3, [r7, #10]
 800d840:	466b      	mov	r3, sp
 800d842:	461d      	mov	r5, r3

	uint32_t buffer_size = 0;
 800d844:	2300      	movs	r3, #0
 800d846:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	005b      	lsls	r3, r3, #1
 800d84c:	4a4d      	ldr	r2, [pc, #308]	; (800d984 <_LCD_Write_Frame+0x158>)
 800d84e:	8812      	ldrh	r2, [r2, #0]
 800d850:	4293      	cmp	r3, r2
 800d852:	d202      	bcs.n	800d85a <_LCD_Write_Frame+0x2e>
	{
		buffer_size = chunk_size;
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d858:	e002      	b.n	800d860 <_LCD_Write_Frame+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 800d85a:	4b4a      	ldr	r3, [pc, #296]	; (800d984 <_LCD_Write_Frame+0x158>)
 800d85c:	881b      	ldrh	r3, [r3, #0]
 800d85e:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	unsigned char chifted = 	colour>>8;;
 800d860:	897b      	ldrh	r3, [r7, #10]
 800d862:	0a1b      	lsrs	r3, r3, #8
 800d864:	b29b      	uxth	r3, r3
 800d866:	77fb      	strb	r3, [r7, #31]
	unsigned char burst_buffer[buffer_size];
 800d868:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d86a:	4603      	mov	r3, r0
 800d86c:	3b01      	subs	r3, #1
 800d86e:	61bb      	str	r3, [r7, #24]
 800d870:	4601      	mov	r1, r0
 800d872:	f04f 0200 	mov.w	r2, #0
 800d876:	f04f 0300 	mov.w	r3, #0
 800d87a:	f04f 0400 	mov.w	r4, #0
 800d87e:	00d4      	lsls	r4, r2, #3
 800d880:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800d884:	00cb      	lsls	r3, r1, #3
 800d886:	4601      	mov	r1, r0
 800d888:	f04f 0200 	mov.w	r2, #0
 800d88c:	f04f 0300 	mov.w	r3, #0
 800d890:	f04f 0400 	mov.w	r4, #0
 800d894:	00d4      	lsls	r4, r2, #3
 800d896:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800d89a:	00cb      	lsls	r3, r1, #3
 800d89c:	1dc3      	adds	r3, r0, #7
 800d89e:	08db      	lsrs	r3, r3, #3
 800d8a0:	00db      	lsls	r3, r3, #3
 800d8a2:	ebad 0d03 	sub.w	sp, sp, r3
 800d8a6:	466b      	mov	r3, sp
 800d8a8:	3300      	adds	r3, #0
 800d8aa:	617b      	str	r3, [r7, #20]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	633b      	str	r3, [r7, #48]	; 0x30
 800d8b0:	e00d      	b.n	800d8ce <_LCD_Write_Frame+0xa2>
	{
			burst_buffer[j] = 	chifted;
 800d8b2:	697a      	ldr	r2, [r7, #20]
 800d8b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8b6:	4413      	add	r3, r2
 800d8b8:	7ffa      	ldrb	r2, [r7, #31]
 800d8ba:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 800d8bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8be:	3301      	adds	r3, #1
 800d8c0:	897a      	ldrh	r2, [r7, #10]
 800d8c2:	b2d1      	uxtb	r1, r2
 800d8c4:	697a      	ldr	r2, [r7, #20]
 800d8c6:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800d8c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8ca:	3302      	adds	r3, #2
 800d8cc:	633b      	str	r3, [r7, #48]	; 0x30
 800d8ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d8d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8d2:	429a      	cmp	r2, r3
 800d8d4:	d3ed      	bcc.n	800d8b2 <_LCD_Write_Frame+0x86>
	}
	
	uint32_t Sending_size = chunk_size*2;
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	005b      	lsls	r3, r3, #1
 800d8da:	613b      	str	r3, [r7, #16]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 800d8dc:	2301      	movs	r3, #1
 800d8de:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 800d8e0:	2300      	movs	r3, #0
 800d8e2:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d00d      	beq.n	800d906 <_LCD_Write_Frame+0xda>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 800d8ea:	693a      	ldr	r2, [r7, #16]
 800d8ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800d8f2:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 800d8f4:	693b      	ldr	r3, [r7, #16]
 800d8f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d8f8:	fbb3 f2f2 	udiv	r2, r3, r2
 800d8fc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d8fe:	fb01 f202 	mul.w	r2, r1, r2
 800d902:	1a9b      	subs	r3, r3, r2
 800d904:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800d906:	4b20      	ldr	r3, [pc, #128]	; (800d988 <_LCD_Write_Frame+0x15c>)
 800d908:	695b      	ldr	r3, [r3, #20]
 800d90a:	4a1f      	ldr	r2, [pc, #124]	; (800d988 <_LCD_Write_Frame+0x15c>)
 800d90c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d910:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d912:	4b1d      	ldr	r3, [pc, #116]	; (800d988 <_LCD_Write_Frame+0x15c>)
 800d914:	695b      	ldr	r3, [r3, #20]
 800d916:	4a1c      	ldr	r2, [pc, #112]	; (800d988 <_LCD_Write_Frame+0x15c>)
 800d918:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d91c:	6153      	str	r3, [r2, #20]

	if(Sending_in_Block != 0)
 800d91e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d920:	2b00      	cmp	r3, #0
 800d922:	d00f      	beq.n	800d944 <_LCD_Write_Frame+0x118>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800d924:	2300      	movs	r3, #0
 800d926:	627b      	str	r3, [r7, #36]	; 0x24
 800d928:	e008      	b.n	800d93c <_LCD_Write_Frame+0x110>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 10);
 800d92a:	6978      	ldr	r0, [r7, #20]
 800d92c:	230a      	movs	r3, #10
 800d92e:	2200      	movs	r2, #0
 800d930:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d932:	f000 f8c1 	bl	800dab8 <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800d936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d938:	3301      	adds	r3, #1
 800d93a:	627b      	str	r3, [r7, #36]	; 0x24
 800d93c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d93e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d940:	429a      	cmp	r2, r3
 800d942:	d3f2      	bcc.n	800d92a <_LCD_Write_Frame+0xfe>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 10);
 800d944:	6978      	ldr	r0, [r7, #20]
 800d946:	230a      	movs	r3, #10
 800d948:	2200      	movs	r2, #0
 800d94a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d94c:	f000 f8b4 	bl	800dab8 <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800d950:	2300      	movs	r3, #0
 800d952:	623b      	str	r3, [r7, #32]
 800d954:	e008      	b.n	800d968 <_LCD_Write_Frame+0x13c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d956:	4b0c      	ldr	r3, [pc, #48]	; (800d988 <_LCD_Write_Frame+0x15c>)
 800d958:	695b      	ldr	r3, [r3, #20]
 800d95a:	4a0b      	ldr	r2, [pc, #44]	; (800d988 <_LCD_Write_Frame+0x15c>)
 800d95c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d960:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800d962:	6a3b      	ldr	r3, [r7, #32]
 800d964:	3301      	adds	r3, #1
 800d966:	623b      	str	r3, [r7, #32]
 800d968:	6a3b      	ldr	r3, [r7, #32]
 800d96a:	2b02      	cmp	r3, #2
 800d96c:	ddf3      	ble.n	800d956 <_LCD_Write_Frame+0x12a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800d96e:	4b06      	ldr	r3, [pc, #24]	; (800d988 <_LCD_Write_Frame+0x15c>)
 800d970:	695b      	ldr	r3, [r3, #20]
 800d972:	4a05      	ldr	r2, [pc, #20]	; (800d988 <_LCD_Write_Frame+0x15c>)
 800d974:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d978:	6153      	str	r3, [r2, #20]
 800d97a:	46ad      	mov	sp, r5

}
 800d97c:	bf00      	nop
 800d97e:	3738      	adds	r7, #56	; 0x38
 800d980:	46bd      	mov	sp, r7
 800d982:	bdb0      	pop	{r4, r5, r7, pc}
 800d984:	20000cb4 	.word	0x20000cb4
 800d988:	48000400 	.word	0x48000400

0800d98c <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 800d98c:	b580      	push	{r7, lr}
 800d98e:	b084      	sub	sp, #16
 800d990:	af00      	add	r7, sp, #0
 800d992:	4603      	mov	r3, r0
 800d994:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d996:	4b15      	ldr	r3, [pc, #84]	; (800d9ec <_LCD_SendCommand+0x60>)
 800d998:	695b      	ldr	r3, [r3, #20]
 800d99a:	4a14      	ldr	r2, [pc, #80]	; (800d9ec <_LCD_SendCommand+0x60>)
 800d99c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d9a0:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800d9a2:	4b12      	ldr	r3, [pc, #72]	; (800d9ec <_LCD_SendCommand+0x60>)
 800d9a4:	695b      	ldr	r3, [r3, #20]
 800d9a6:	4a11      	ldr	r2, [pc, #68]	; (800d9ec <_LCD_SendCommand+0x60>)
 800d9a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d9ac:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(command, 0 , 0);
 800d9ae:	79fb      	ldrb	r3, [r7, #7]
 800d9b0:	2200      	movs	r2, #0
 800d9b2:	2100      	movs	r1, #0
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	f000 f84d 	bl	800da54 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	60fb      	str	r3, [r7, #12]
 800d9be:	e008      	b.n	800d9d2 <_LCD_SendCommand+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d9c0:	4b0a      	ldr	r3, [pc, #40]	; (800d9ec <_LCD_SendCommand+0x60>)
 800d9c2:	695b      	ldr	r3, [r3, #20]
 800d9c4:	4a09      	ldr	r2, [pc, #36]	; (800d9ec <_LCD_SendCommand+0x60>)
 800d9c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d9ca:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	3301      	adds	r3, #1
 800d9d0:	60fb      	str	r3, [r7, #12]
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	2b02      	cmp	r3, #2
 800d9d6:	ddf3      	ble.n	800d9c0 <_LCD_SendCommand+0x34>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800d9d8:	4b04      	ldr	r3, [pc, #16]	; (800d9ec <_LCD_SendCommand+0x60>)
 800d9da:	695b      	ldr	r3, [r3, #20]
 800d9dc:	4a03      	ldr	r2, [pc, #12]	; (800d9ec <_LCD_SendCommand+0x60>)
 800d9de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d9e2:	6153      	str	r3, [r2, #20]
}
 800d9e4:	bf00      	nop
 800d9e6:	3710      	adds	r7, #16
 800d9e8:	46bd      	mov	sp, r7
 800d9ea:	bd80      	pop	{r7, pc}
 800d9ec:	48000400 	.word	0x48000400

0800d9f0 <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	b084      	sub	sp, #16
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	4603      	mov	r3, r0
 800d9f8:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800d9fa:	4b15      	ldr	r3, [pc, #84]	; (800da50 <_LCD_SendData+0x60>)
 800d9fc:	695b      	ldr	r3, [r3, #20]
 800d9fe:	4a14      	ldr	r2, [pc, #80]	; (800da50 <_LCD_SendData+0x60>)
 800da00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da04:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800da06:	4b12      	ldr	r3, [pc, #72]	; (800da50 <_LCD_SendData+0x60>)
 800da08:	695b      	ldr	r3, [r3, #20]
 800da0a:	4a11      	ldr	r2, [pc, #68]	; (800da50 <_LCD_SendData+0x60>)
 800da0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800da10:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(data, 0 , 0);
 800da12:	79fb      	ldrb	r3, [r7, #7]
 800da14:	2200      	movs	r2, #0
 800da16:	2100      	movs	r1, #0
 800da18:	4618      	mov	r0, r3
 800da1a:	f000 f81b 	bl	800da54 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800da1e:	2300      	movs	r3, #0
 800da20:	60fb      	str	r3, [r7, #12]
 800da22:	e008      	b.n	800da36 <_LCD_SendData+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800da24:	4b0a      	ldr	r3, [pc, #40]	; (800da50 <_LCD_SendData+0x60>)
 800da26:	695b      	ldr	r3, [r3, #20]
 800da28:	4a09      	ldr	r2, [pc, #36]	; (800da50 <_LCD_SendData+0x60>)
 800da2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800da2e:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	3301      	adds	r3, #1
 800da34:	60fb      	str	r3, [r7, #12]
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	2b02      	cmp	r3, #2
 800da3a:	ddf3      	ble.n	800da24 <_LCD_SendData+0x34>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800da3c:	4b04      	ldr	r3, [pc, #16]	; (800da50 <_LCD_SendData+0x60>)
 800da3e:	695b      	ldr	r3, [r3, #20]
 800da40:	4a03      	ldr	r2, [pc, #12]	; (800da50 <_LCD_SendData+0x60>)
 800da42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800da46:	6153      	str	r3, [r2, #20]
}
 800da48:	bf00      	nop
 800da4a:	3710      	adds	r7, #16
 800da4c:	46bd      	mov	sp, r7
 800da4e:	bd80      	pop	{r7, pc}
 800da50:	48000400 	.word	0x48000400

0800da54 <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800da54:	b480      	push	{r7}
 800da56:	b085      	sub	sp, #20
 800da58:	af00      	add	r7, sp, #0
 800da5a:	4603      	mov	r3, r0
 800da5c:	71fb      	strb	r3, [r7, #7]
 800da5e:	460b      	mov	r3, r1
 800da60:	71bb      	strb	r3, [r7, #6]
 800da62:	4613      	mov	r3, r2
 800da64:	717b      	strb	r3, [r7, #5]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800da66:	2300      	movs	r3, #0
 800da68:	60fb      	str	r3, [r7, #12]
 800da6a:	e003      	b.n	800da74 <_SPI_SendByte+0x20>
   		asm("nop");
 800da6c:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	3301      	adds	r3, #1
 800da72:	60fb      	str	r3, [r7, #12]
 800da74:	79bb      	ldrb	r3, [r7, #6]
 800da76:	68fa      	ldr	r2, [r7, #12]
 800da78:	429a      	cmp	r2, r3
 800da7a:	dbf7      	blt.n	800da6c <_SPI_SendByte+0x18>

	// check transmit buffer empty
	if((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800da7c:	4b0c      	ldr	r3, [pc, #48]	; (800dab0 <_SPI_SendByte+0x5c>)
 800da7e:	689b      	ldr	r3, [r3, #8]
 800da80:	f003 0302 	and.w	r3, r3, #2
 800da84:	2b02      	cmp	r3, #2
 800da86:	d102      	bne.n	800da8e <_SPI_SendByte+0x3a>
	{
		*(volatile uint8_t *)&SPI_PERIPH->DR = data_buffer;
 800da88:	4a0a      	ldr	r2, [pc, #40]	; (800dab4 <_SPI_SendByte+0x60>)
 800da8a:	79fb      	ldrb	r3, [r7, #7]
 800da8c:	7013      	strb	r3, [r2, #0]
	}

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800da8e:	2300      	movs	r3, #0
 800da90:	60bb      	str	r3, [r7, #8]
 800da92:	e003      	b.n	800da9c <_SPI_SendByte+0x48>
   		asm("nop");
 800da94:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800da96:	68bb      	ldr	r3, [r7, #8]
 800da98:	3301      	adds	r3, #1
 800da9a:	60bb      	str	r3, [r7, #8]
 800da9c:	797b      	ldrb	r3, [r7, #5]
 800da9e:	68ba      	ldr	r2, [r7, #8]
 800daa0:	429a      	cmp	r2, r3
 800daa2:	dbf7      	blt.n	800da94 <_SPI_SendByte+0x40>

#endif

}
 800daa4:	bf00      	nop
 800daa6:	3714      	adds	r7, #20
 800daa8:	46bd      	mov	sp, r7
 800daaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daae:	4770      	bx	lr
 800dab0:	40003c00 	.word	0x40003c00
 800dab4:	40003c0c 	.word	0x40003c0c

0800dab8 <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800dab8:	b480      	push	{r7}
 800daba:	b089      	sub	sp, #36	; 0x24
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	60f8      	str	r0, [r7, #12]
 800dac0:	60b9      	str	r1, [r7, #8]
 800dac2:	4611      	mov	r1, r2
 800dac4:	461a      	mov	r2, r3
 800dac6:	460b      	mov	r3, r1
 800dac8:	71fb      	strb	r3, [r7, #7]
 800daca:	4613      	mov	r3, r2
 800dacc:	71bb      	strb	r3, [r7, #6]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800dace:	2300      	movs	r3, #0
 800dad0:	61fb      	str	r3, [r7, #28]
 800dad2:	e003      	b.n	800dadc <_SPI_SendByteMultiByte+0x24>
   		asm("nop");
 800dad4:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800dad6:	69fb      	ldr	r3, [r7, #28]
 800dad8:	3301      	adds	r3, #1
 800dada:	61fb      	str	r3, [r7, #28]
 800dadc:	79fb      	ldrb	r3, [r7, #7]
 800dade:	69fa      	ldr	r2, [r7, #28]
 800dae0:	429a      	cmp	r2, r3
 800dae2:	dbf7      	blt.n	800dad4 <_SPI_SendByteMultiByte+0x1c>

	uint8_t *p_data_buffer = (uint8_t *)data_buffer;
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	61bb      	str	r3, [r7, #24]
	//volatile uint16_t TxXferCount = (uint16_t)buffer_size;

	while (buffer_size > 0U)
 800dae8:	e01d      	b.n	800db26 <_SPI_SendByteMultiByte+0x6e>
	{
		// check transmit buffer empty
		if ((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800daea:	4b1c      	ldr	r3, [pc, #112]	; (800db5c <_SPI_SendByteMultiByte+0xa4>)
 800daec:	689b      	ldr	r3, [r3, #8]
 800daee:	f003 0302 	and.w	r3, r3, #2
 800daf2:	2b02      	cmp	r3, #2
 800daf4:	d117      	bne.n	800db26 <_SPI_SendByteMultiByte+0x6e>
		{
			if (buffer_size > 1U)
 800daf6:	68bb      	ldr	r3, [r7, #8]
 800daf8:	2b01      	cmp	r3, #1
 800dafa:	d90a      	bls.n	800db12 <_SPI_SendByteMultiByte+0x5a>
			{
				// write on the data register in packing mode
				SPI_PERIPH->DR = *((uint16_t *)p_data_buffer);
 800dafc:	69bb      	ldr	r3, [r7, #24]
 800dafe:	881a      	ldrh	r2, [r3, #0]
 800db00:	4b16      	ldr	r3, [pc, #88]	; (800db5c <_SPI_SendByteMultiByte+0xa4>)
 800db02:	60da      	str	r2, [r3, #12]
				p_data_buffer += sizeof(uint16_t);
 800db04:	69bb      	ldr	r3, [r7, #24]
 800db06:	3302      	adds	r3, #2
 800db08:	61bb      	str	r3, [r7, #24]
				buffer_size -= 2U;
 800db0a:	68bb      	ldr	r3, [r7, #8]
 800db0c:	3b02      	subs	r3, #2
 800db0e:	60bb      	str	r3, [r7, #8]
 800db10:	e009      	b.n	800db26 <_SPI_SendByteMultiByte+0x6e>
			}
			else
			{
				*((volatile uint8_t *)&SPI_PERIPH->DR) = (*p_data_buffer);
 800db12:	4a13      	ldr	r2, [pc, #76]	; (800db60 <_SPI_SendByteMultiByte+0xa8>)
 800db14:	69bb      	ldr	r3, [r7, #24]
 800db16:	781b      	ldrb	r3, [r3, #0]
 800db18:	7013      	strb	r3, [r2, #0]
				p_data_buffer++;
 800db1a:	69bb      	ldr	r3, [r7, #24]
 800db1c:	3301      	adds	r3, #1
 800db1e:	61bb      	str	r3, [r7, #24]
				buffer_size--;
 800db20:	68bb      	ldr	r3, [r7, #8]
 800db22:	3b01      	subs	r3, #1
 800db24:	60bb      	str	r3, [r7, #8]
	while (buffer_size > 0U)
 800db26:	68bb      	ldr	r3, [r7, #8]
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d1de      	bne.n	800daea <_SPI_SendByteMultiByte+0x32>
			}
		}
	}

	// clear SPI overrun flag
	SPI_PERIPH->SR &= ~(SPI_SR_OVR);
 800db2c:	4b0b      	ldr	r3, [pc, #44]	; (800db5c <_SPI_SendByteMultiByte+0xa4>)
 800db2e:	689b      	ldr	r3, [r3, #8]
 800db30:	4a0a      	ldr	r2, [pc, #40]	; (800db5c <_SPI_SendByteMultiByte+0xa4>)
 800db32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800db36:	6093      	str	r3, [r2, #8]

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800db38:	2300      	movs	r3, #0
 800db3a:	617b      	str	r3, [r7, #20]
 800db3c:	e003      	b.n	800db46 <_SPI_SendByteMultiByte+0x8e>
   		asm("nop");
 800db3e:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800db40:	697b      	ldr	r3, [r7, #20]
 800db42:	3301      	adds	r3, #1
 800db44:	617b      	str	r3, [r7, #20]
 800db46:	79bb      	ldrb	r3, [r7, #6]
 800db48:	697a      	ldr	r2, [r7, #20]
 800db4a:	429a      	cmp	r2, r3
 800db4c:	dbf7      	blt.n	800db3e <_SPI_SendByteMultiByte+0x86>

#endif

}
 800db4e:	bf00      	nop
 800db50:	3724      	adds	r7, #36	; 0x24
 800db52:	46bd      	mov	sp, r7
 800db54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db58:	4770      	bx	lr
 800db5a:	bf00      	nop
 800db5c:	40003c00 	.word	0x40003c00
 800db60:	40003c0c 	.word	0x40003c0c

0800db64 <__errno>:
 800db64:	4b01      	ldr	r3, [pc, #4]	; (800db6c <__errno+0x8>)
 800db66:	6818      	ldr	r0, [r3, #0]
 800db68:	4770      	bx	lr
 800db6a:	bf00      	nop
 800db6c:	20001cf8 	.word	0x20001cf8

0800db70 <__libc_init_array>:
 800db70:	b570      	push	{r4, r5, r6, lr}
 800db72:	4e0d      	ldr	r6, [pc, #52]	; (800dba8 <__libc_init_array+0x38>)
 800db74:	4c0d      	ldr	r4, [pc, #52]	; (800dbac <__libc_init_array+0x3c>)
 800db76:	1ba4      	subs	r4, r4, r6
 800db78:	10a4      	asrs	r4, r4, #2
 800db7a:	2500      	movs	r5, #0
 800db7c:	42a5      	cmp	r5, r4
 800db7e:	d109      	bne.n	800db94 <__libc_init_array+0x24>
 800db80:	4e0b      	ldr	r6, [pc, #44]	; (800dbb0 <__libc_init_array+0x40>)
 800db82:	4c0c      	ldr	r4, [pc, #48]	; (800dbb4 <__libc_init_array+0x44>)
 800db84:	f002 fc30 	bl	80103e8 <_init>
 800db88:	1ba4      	subs	r4, r4, r6
 800db8a:	10a4      	asrs	r4, r4, #2
 800db8c:	2500      	movs	r5, #0
 800db8e:	42a5      	cmp	r5, r4
 800db90:	d105      	bne.n	800db9e <__libc_init_array+0x2e>
 800db92:	bd70      	pop	{r4, r5, r6, pc}
 800db94:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800db98:	4798      	blx	r3
 800db9a:	3501      	adds	r5, #1
 800db9c:	e7ee      	b.n	800db7c <__libc_init_array+0xc>
 800db9e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800dba2:	4798      	blx	r3
 800dba4:	3501      	adds	r5, #1
 800dba6:	e7f2      	b.n	800db8e <__libc_init_array+0x1e>
 800dba8:	080114a0 	.word	0x080114a0
 800dbac:	080114a0 	.word	0x080114a0
 800dbb0:	080114a0 	.word	0x080114a0
 800dbb4:	080114a4 	.word	0x080114a4

0800dbb8 <memset>:
 800dbb8:	4402      	add	r2, r0
 800dbba:	4603      	mov	r3, r0
 800dbbc:	4293      	cmp	r3, r2
 800dbbe:	d100      	bne.n	800dbc2 <memset+0xa>
 800dbc0:	4770      	bx	lr
 800dbc2:	f803 1b01 	strb.w	r1, [r3], #1
 800dbc6:	e7f9      	b.n	800dbbc <memset+0x4>

0800dbc8 <__cvt>:
 800dbc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dbcc:	ec55 4b10 	vmov	r4, r5, d0
 800dbd0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800dbd2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800dbd6:	2d00      	cmp	r5, #0
 800dbd8:	460e      	mov	r6, r1
 800dbda:	4691      	mov	r9, r2
 800dbdc:	4619      	mov	r1, r3
 800dbde:	bfb8      	it	lt
 800dbe0:	4622      	movlt	r2, r4
 800dbe2:	462b      	mov	r3, r5
 800dbe4:	f027 0720 	bic.w	r7, r7, #32
 800dbe8:	bfbb      	ittet	lt
 800dbea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800dbee:	461d      	movlt	r5, r3
 800dbf0:	2300      	movge	r3, #0
 800dbf2:	232d      	movlt	r3, #45	; 0x2d
 800dbf4:	bfb8      	it	lt
 800dbf6:	4614      	movlt	r4, r2
 800dbf8:	2f46      	cmp	r7, #70	; 0x46
 800dbfa:	700b      	strb	r3, [r1, #0]
 800dbfc:	d004      	beq.n	800dc08 <__cvt+0x40>
 800dbfe:	2f45      	cmp	r7, #69	; 0x45
 800dc00:	d100      	bne.n	800dc04 <__cvt+0x3c>
 800dc02:	3601      	adds	r6, #1
 800dc04:	2102      	movs	r1, #2
 800dc06:	e000      	b.n	800dc0a <__cvt+0x42>
 800dc08:	2103      	movs	r1, #3
 800dc0a:	ab03      	add	r3, sp, #12
 800dc0c:	9301      	str	r3, [sp, #4]
 800dc0e:	ab02      	add	r3, sp, #8
 800dc10:	9300      	str	r3, [sp, #0]
 800dc12:	4632      	mov	r2, r6
 800dc14:	4653      	mov	r3, sl
 800dc16:	ec45 4b10 	vmov	d0, r4, r5
 800dc1a:	f000 fe25 	bl	800e868 <_dtoa_r>
 800dc1e:	2f47      	cmp	r7, #71	; 0x47
 800dc20:	4680      	mov	r8, r0
 800dc22:	d102      	bne.n	800dc2a <__cvt+0x62>
 800dc24:	f019 0f01 	tst.w	r9, #1
 800dc28:	d026      	beq.n	800dc78 <__cvt+0xb0>
 800dc2a:	2f46      	cmp	r7, #70	; 0x46
 800dc2c:	eb08 0906 	add.w	r9, r8, r6
 800dc30:	d111      	bne.n	800dc56 <__cvt+0x8e>
 800dc32:	f898 3000 	ldrb.w	r3, [r8]
 800dc36:	2b30      	cmp	r3, #48	; 0x30
 800dc38:	d10a      	bne.n	800dc50 <__cvt+0x88>
 800dc3a:	2200      	movs	r2, #0
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	4620      	mov	r0, r4
 800dc40:	4629      	mov	r1, r5
 800dc42:	f7f2 ff69 	bl	8000b18 <__aeabi_dcmpeq>
 800dc46:	b918      	cbnz	r0, 800dc50 <__cvt+0x88>
 800dc48:	f1c6 0601 	rsb	r6, r6, #1
 800dc4c:	f8ca 6000 	str.w	r6, [sl]
 800dc50:	f8da 3000 	ldr.w	r3, [sl]
 800dc54:	4499      	add	r9, r3
 800dc56:	2200      	movs	r2, #0
 800dc58:	2300      	movs	r3, #0
 800dc5a:	4620      	mov	r0, r4
 800dc5c:	4629      	mov	r1, r5
 800dc5e:	f7f2 ff5b 	bl	8000b18 <__aeabi_dcmpeq>
 800dc62:	b938      	cbnz	r0, 800dc74 <__cvt+0xac>
 800dc64:	2230      	movs	r2, #48	; 0x30
 800dc66:	9b03      	ldr	r3, [sp, #12]
 800dc68:	454b      	cmp	r3, r9
 800dc6a:	d205      	bcs.n	800dc78 <__cvt+0xb0>
 800dc6c:	1c59      	adds	r1, r3, #1
 800dc6e:	9103      	str	r1, [sp, #12]
 800dc70:	701a      	strb	r2, [r3, #0]
 800dc72:	e7f8      	b.n	800dc66 <__cvt+0x9e>
 800dc74:	f8cd 900c 	str.w	r9, [sp, #12]
 800dc78:	9b03      	ldr	r3, [sp, #12]
 800dc7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dc7c:	eba3 0308 	sub.w	r3, r3, r8
 800dc80:	4640      	mov	r0, r8
 800dc82:	6013      	str	r3, [r2, #0]
 800dc84:	b004      	add	sp, #16
 800dc86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800dc8a <__exponent>:
 800dc8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc8c:	2900      	cmp	r1, #0
 800dc8e:	4604      	mov	r4, r0
 800dc90:	bfba      	itte	lt
 800dc92:	4249      	neglt	r1, r1
 800dc94:	232d      	movlt	r3, #45	; 0x2d
 800dc96:	232b      	movge	r3, #43	; 0x2b
 800dc98:	2909      	cmp	r1, #9
 800dc9a:	f804 2b02 	strb.w	r2, [r4], #2
 800dc9e:	7043      	strb	r3, [r0, #1]
 800dca0:	dd20      	ble.n	800dce4 <__exponent+0x5a>
 800dca2:	f10d 0307 	add.w	r3, sp, #7
 800dca6:	461f      	mov	r7, r3
 800dca8:	260a      	movs	r6, #10
 800dcaa:	fb91 f5f6 	sdiv	r5, r1, r6
 800dcae:	fb06 1115 	mls	r1, r6, r5, r1
 800dcb2:	3130      	adds	r1, #48	; 0x30
 800dcb4:	2d09      	cmp	r5, #9
 800dcb6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800dcba:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800dcbe:	4629      	mov	r1, r5
 800dcc0:	dc09      	bgt.n	800dcd6 <__exponent+0x4c>
 800dcc2:	3130      	adds	r1, #48	; 0x30
 800dcc4:	3b02      	subs	r3, #2
 800dcc6:	f802 1c01 	strb.w	r1, [r2, #-1]
 800dcca:	42bb      	cmp	r3, r7
 800dccc:	4622      	mov	r2, r4
 800dcce:	d304      	bcc.n	800dcda <__exponent+0x50>
 800dcd0:	1a10      	subs	r0, r2, r0
 800dcd2:	b003      	add	sp, #12
 800dcd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dcd6:	4613      	mov	r3, r2
 800dcd8:	e7e7      	b.n	800dcaa <__exponent+0x20>
 800dcda:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dcde:	f804 2b01 	strb.w	r2, [r4], #1
 800dce2:	e7f2      	b.n	800dcca <__exponent+0x40>
 800dce4:	2330      	movs	r3, #48	; 0x30
 800dce6:	4419      	add	r1, r3
 800dce8:	7083      	strb	r3, [r0, #2]
 800dcea:	1d02      	adds	r2, r0, #4
 800dcec:	70c1      	strb	r1, [r0, #3]
 800dcee:	e7ef      	b.n	800dcd0 <__exponent+0x46>

0800dcf0 <_printf_float>:
 800dcf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcf4:	b08d      	sub	sp, #52	; 0x34
 800dcf6:	460c      	mov	r4, r1
 800dcf8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800dcfc:	4616      	mov	r6, r2
 800dcfe:	461f      	mov	r7, r3
 800dd00:	4605      	mov	r5, r0
 800dd02:	f001 fce3 	bl	800f6cc <_localeconv_r>
 800dd06:	6803      	ldr	r3, [r0, #0]
 800dd08:	9304      	str	r3, [sp, #16]
 800dd0a:	4618      	mov	r0, r3
 800dd0c:	f7f2 fa88 	bl	8000220 <strlen>
 800dd10:	2300      	movs	r3, #0
 800dd12:	930a      	str	r3, [sp, #40]	; 0x28
 800dd14:	f8d8 3000 	ldr.w	r3, [r8]
 800dd18:	9005      	str	r0, [sp, #20]
 800dd1a:	3307      	adds	r3, #7
 800dd1c:	f023 0307 	bic.w	r3, r3, #7
 800dd20:	f103 0208 	add.w	r2, r3, #8
 800dd24:	f894 a018 	ldrb.w	sl, [r4, #24]
 800dd28:	f8d4 b000 	ldr.w	fp, [r4]
 800dd2c:	f8c8 2000 	str.w	r2, [r8]
 800dd30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd34:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800dd38:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800dd3c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800dd40:	9307      	str	r3, [sp, #28]
 800dd42:	f8cd 8018 	str.w	r8, [sp, #24]
 800dd46:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dd4a:	4ba7      	ldr	r3, [pc, #668]	; (800dfe8 <_printf_float+0x2f8>)
 800dd4c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd50:	f7f2 ff14 	bl	8000b7c <__aeabi_dcmpun>
 800dd54:	bb70      	cbnz	r0, 800ddb4 <_printf_float+0xc4>
 800dd56:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dd5a:	4ba3      	ldr	r3, [pc, #652]	; (800dfe8 <_printf_float+0x2f8>)
 800dd5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd60:	f7f2 feee 	bl	8000b40 <__aeabi_dcmple>
 800dd64:	bb30      	cbnz	r0, 800ddb4 <_printf_float+0xc4>
 800dd66:	2200      	movs	r2, #0
 800dd68:	2300      	movs	r3, #0
 800dd6a:	4640      	mov	r0, r8
 800dd6c:	4649      	mov	r1, r9
 800dd6e:	f7f2 fedd 	bl	8000b2c <__aeabi_dcmplt>
 800dd72:	b110      	cbz	r0, 800dd7a <_printf_float+0x8a>
 800dd74:	232d      	movs	r3, #45	; 0x2d
 800dd76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dd7a:	4a9c      	ldr	r2, [pc, #624]	; (800dfec <_printf_float+0x2fc>)
 800dd7c:	4b9c      	ldr	r3, [pc, #624]	; (800dff0 <_printf_float+0x300>)
 800dd7e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800dd82:	bf8c      	ite	hi
 800dd84:	4690      	movhi	r8, r2
 800dd86:	4698      	movls	r8, r3
 800dd88:	2303      	movs	r3, #3
 800dd8a:	f02b 0204 	bic.w	r2, fp, #4
 800dd8e:	6123      	str	r3, [r4, #16]
 800dd90:	6022      	str	r2, [r4, #0]
 800dd92:	f04f 0900 	mov.w	r9, #0
 800dd96:	9700      	str	r7, [sp, #0]
 800dd98:	4633      	mov	r3, r6
 800dd9a:	aa0b      	add	r2, sp, #44	; 0x2c
 800dd9c:	4621      	mov	r1, r4
 800dd9e:	4628      	mov	r0, r5
 800dda0:	f000 f9e6 	bl	800e170 <_printf_common>
 800dda4:	3001      	adds	r0, #1
 800dda6:	f040 808d 	bne.w	800dec4 <_printf_float+0x1d4>
 800ddaa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ddae:	b00d      	add	sp, #52	; 0x34
 800ddb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddb4:	4642      	mov	r2, r8
 800ddb6:	464b      	mov	r3, r9
 800ddb8:	4640      	mov	r0, r8
 800ddba:	4649      	mov	r1, r9
 800ddbc:	f7f2 fede 	bl	8000b7c <__aeabi_dcmpun>
 800ddc0:	b110      	cbz	r0, 800ddc8 <_printf_float+0xd8>
 800ddc2:	4a8c      	ldr	r2, [pc, #560]	; (800dff4 <_printf_float+0x304>)
 800ddc4:	4b8c      	ldr	r3, [pc, #560]	; (800dff8 <_printf_float+0x308>)
 800ddc6:	e7da      	b.n	800dd7e <_printf_float+0x8e>
 800ddc8:	6861      	ldr	r1, [r4, #4]
 800ddca:	1c4b      	adds	r3, r1, #1
 800ddcc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800ddd0:	a80a      	add	r0, sp, #40	; 0x28
 800ddd2:	d13e      	bne.n	800de52 <_printf_float+0x162>
 800ddd4:	2306      	movs	r3, #6
 800ddd6:	6063      	str	r3, [r4, #4]
 800ddd8:	2300      	movs	r3, #0
 800ddda:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800ddde:	ab09      	add	r3, sp, #36	; 0x24
 800dde0:	9300      	str	r3, [sp, #0]
 800dde2:	ec49 8b10 	vmov	d0, r8, r9
 800dde6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ddea:	6022      	str	r2, [r4, #0]
 800ddec:	f8cd a004 	str.w	sl, [sp, #4]
 800ddf0:	6861      	ldr	r1, [r4, #4]
 800ddf2:	4628      	mov	r0, r5
 800ddf4:	f7ff fee8 	bl	800dbc8 <__cvt>
 800ddf8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800ddfc:	2b47      	cmp	r3, #71	; 0x47
 800ddfe:	4680      	mov	r8, r0
 800de00:	d109      	bne.n	800de16 <_printf_float+0x126>
 800de02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de04:	1cd8      	adds	r0, r3, #3
 800de06:	db02      	blt.n	800de0e <_printf_float+0x11e>
 800de08:	6862      	ldr	r2, [r4, #4]
 800de0a:	4293      	cmp	r3, r2
 800de0c:	dd47      	ble.n	800de9e <_printf_float+0x1ae>
 800de0e:	f1aa 0a02 	sub.w	sl, sl, #2
 800de12:	fa5f fa8a 	uxtb.w	sl, sl
 800de16:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800de1a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800de1c:	d824      	bhi.n	800de68 <_printf_float+0x178>
 800de1e:	3901      	subs	r1, #1
 800de20:	4652      	mov	r2, sl
 800de22:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800de26:	9109      	str	r1, [sp, #36]	; 0x24
 800de28:	f7ff ff2f 	bl	800dc8a <__exponent>
 800de2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800de2e:	1813      	adds	r3, r2, r0
 800de30:	2a01      	cmp	r2, #1
 800de32:	4681      	mov	r9, r0
 800de34:	6123      	str	r3, [r4, #16]
 800de36:	dc02      	bgt.n	800de3e <_printf_float+0x14e>
 800de38:	6822      	ldr	r2, [r4, #0]
 800de3a:	07d1      	lsls	r1, r2, #31
 800de3c:	d501      	bpl.n	800de42 <_printf_float+0x152>
 800de3e:	3301      	adds	r3, #1
 800de40:	6123      	str	r3, [r4, #16]
 800de42:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800de46:	2b00      	cmp	r3, #0
 800de48:	d0a5      	beq.n	800dd96 <_printf_float+0xa6>
 800de4a:	232d      	movs	r3, #45	; 0x2d
 800de4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800de50:	e7a1      	b.n	800dd96 <_printf_float+0xa6>
 800de52:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800de56:	f000 8177 	beq.w	800e148 <_printf_float+0x458>
 800de5a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800de5e:	d1bb      	bne.n	800ddd8 <_printf_float+0xe8>
 800de60:	2900      	cmp	r1, #0
 800de62:	d1b9      	bne.n	800ddd8 <_printf_float+0xe8>
 800de64:	2301      	movs	r3, #1
 800de66:	e7b6      	b.n	800ddd6 <_printf_float+0xe6>
 800de68:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800de6c:	d119      	bne.n	800dea2 <_printf_float+0x1b2>
 800de6e:	2900      	cmp	r1, #0
 800de70:	6863      	ldr	r3, [r4, #4]
 800de72:	dd0c      	ble.n	800de8e <_printf_float+0x19e>
 800de74:	6121      	str	r1, [r4, #16]
 800de76:	b913      	cbnz	r3, 800de7e <_printf_float+0x18e>
 800de78:	6822      	ldr	r2, [r4, #0]
 800de7a:	07d2      	lsls	r2, r2, #31
 800de7c:	d502      	bpl.n	800de84 <_printf_float+0x194>
 800de7e:	3301      	adds	r3, #1
 800de80:	440b      	add	r3, r1
 800de82:	6123      	str	r3, [r4, #16]
 800de84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de86:	65a3      	str	r3, [r4, #88]	; 0x58
 800de88:	f04f 0900 	mov.w	r9, #0
 800de8c:	e7d9      	b.n	800de42 <_printf_float+0x152>
 800de8e:	b913      	cbnz	r3, 800de96 <_printf_float+0x1a6>
 800de90:	6822      	ldr	r2, [r4, #0]
 800de92:	07d0      	lsls	r0, r2, #31
 800de94:	d501      	bpl.n	800de9a <_printf_float+0x1aa>
 800de96:	3302      	adds	r3, #2
 800de98:	e7f3      	b.n	800de82 <_printf_float+0x192>
 800de9a:	2301      	movs	r3, #1
 800de9c:	e7f1      	b.n	800de82 <_printf_float+0x192>
 800de9e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800dea2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800dea6:	4293      	cmp	r3, r2
 800dea8:	db05      	blt.n	800deb6 <_printf_float+0x1c6>
 800deaa:	6822      	ldr	r2, [r4, #0]
 800deac:	6123      	str	r3, [r4, #16]
 800deae:	07d1      	lsls	r1, r2, #31
 800deb0:	d5e8      	bpl.n	800de84 <_printf_float+0x194>
 800deb2:	3301      	adds	r3, #1
 800deb4:	e7e5      	b.n	800de82 <_printf_float+0x192>
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	bfd4      	ite	le
 800deba:	f1c3 0302 	rsble	r3, r3, #2
 800debe:	2301      	movgt	r3, #1
 800dec0:	4413      	add	r3, r2
 800dec2:	e7de      	b.n	800de82 <_printf_float+0x192>
 800dec4:	6823      	ldr	r3, [r4, #0]
 800dec6:	055a      	lsls	r2, r3, #21
 800dec8:	d407      	bmi.n	800deda <_printf_float+0x1ea>
 800deca:	6923      	ldr	r3, [r4, #16]
 800decc:	4642      	mov	r2, r8
 800dece:	4631      	mov	r1, r6
 800ded0:	4628      	mov	r0, r5
 800ded2:	47b8      	blx	r7
 800ded4:	3001      	adds	r0, #1
 800ded6:	d12b      	bne.n	800df30 <_printf_float+0x240>
 800ded8:	e767      	b.n	800ddaa <_printf_float+0xba>
 800deda:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800dede:	f240 80dc 	bls.w	800e09a <_printf_float+0x3aa>
 800dee2:	2200      	movs	r2, #0
 800dee4:	2300      	movs	r3, #0
 800dee6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800deea:	f7f2 fe15 	bl	8000b18 <__aeabi_dcmpeq>
 800deee:	2800      	cmp	r0, #0
 800def0:	d033      	beq.n	800df5a <_printf_float+0x26a>
 800def2:	2301      	movs	r3, #1
 800def4:	4a41      	ldr	r2, [pc, #260]	; (800dffc <_printf_float+0x30c>)
 800def6:	4631      	mov	r1, r6
 800def8:	4628      	mov	r0, r5
 800defa:	47b8      	blx	r7
 800defc:	3001      	adds	r0, #1
 800defe:	f43f af54 	beq.w	800ddaa <_printf_float+0xba>
 800df02:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800df06:	429a      	cmp	r2, r3
 800df08:	db02      	blt.n	800df10 <_printf_float+0x220>
 800df0a:	6823      	ldr	r3, [r4, #0]
 800df0c:	07d8      	lsls	r0, r3, #31
 800df0e:	d50f      	bpl.n	800df30 <_printf_float+0x240>
 800df10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df14:	4631      	mov	r1, r6
 800df16:	4628      	mov	r0, r5
 800df18:	47b8      	blx	r7
 800df1a:	3001      	adds	r0, #1
 800df1c:	f43f af45 	beq.w	800ddaa <_printf_float+0xba>
 800df20:	f04f 0800 	mov.w	r8, #0
 800df24:	f104 091a 	add.w	r9, r4, #26
 800df28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df2a:	3b01      	subs	r3, #1
 800df2c:	4543      	cmp	r3, r8
 800df2e:	dc09      	bgt.n	800df44 <_printf_float+0x254>
 800df30:	6823      	ldr	r3, [r4, #0]
 800df32:	079b      	lsls	r3, r3, #30
 800df34:	f100 8103 	bmi.w	800e13e <_printf_float+0x44e>
 800df38:	68e0      	ldr	r0, [r4, #12]
 800df3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df3c:	4298      	cmp	r0, r3
 800df3e:	bfb8      	it	lt
 800df40:	4618      	movlt	r0, r3
 800df42:	e734      	b.n	800ddae <_printf_float+0xbe>
 800df44:	2301      	movs	r3, #1
 800df46:	464a      	mov	r2, r9
 800df48:	4631      	mov	r1, r6
 800df4a:	4628      	mov	r0, r5
 800df4c:	47b8      	blx	r7
 800df4e:	3001      	adds	r0, #1
 800df50:	f43f af2b 	beq.w	800ddaa <_printf_float+0xba>
 800df54:	f108 0801 	add.w	r8, r8, #1
 800df58:	e7e6      	b.n	800df28 <_printf_float+0x238>
 800df5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	dc2b      	bgt.n	800dfb8 <_printf_float+0x2c8>
 800df60:	2301      	movs	r3, #1
 800df62:	4a26      	ldr	r2, [pc, #152]	; (800dffc <_printf_float+0x30c>)
 800df64:	4631      	mov	r1, r6
 800df66:	4628      	mov	r0, r5
 800df68:	47b8      	blx	r7
 800df6a:	3001      	adds	r0, #1
 800df6c:	f43f af1d 	beq.w	800ddaa <_printf_float+0xba>
 800df70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df72:	b923      	cbnz	r3, 800df7e <_printf_float+0x28e>
 800df74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df76:	b913      	cbnz	r3, 800df7e <_printf_float+0x28e>
 800df78:	6823      	ldr	r3, [r4, #0]
 800df7a:	07d9      	lsls	r1, r3, #31
 800df7c:	d5d8      	bpl.n	800df30 <_printf_float+0x240>
 800df7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df82:	4631      	mov	r1, r6
 800df84:	4628      	mov	r0, r5
 800df86:	47b8      	blx	r7
 800df88:	3001      	adds	r0, #1
 800df8a:	f43f af0e 	beq.w	800ddaa <_printf_float+0xba>
 800df8e:	f04f 0900 	mov.w	r9, #0
 800df92:	f104 0a1a 	add.w	sl, r4, #26
 800df96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df98:	425b      	negs	r3, r3
 800df9a:	454b      	cmp	r3, r9
 800df9c:	dc01      	bgt.n	800dfa2 <_printf_float+0x2b2>
 800df9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfa0:	e794      	b.n	800decc <_printf_float+0x1dc>
 800dfa2:	2301      	movs	r3, #1
 800dfa4:	4652      	mov	r2, sl
 800dfa6:	4631      	mov	r1, r6
 800dfa8:	4628      	mov	r0, r5
 800dfaa:	47b8      	blx	r7
 800dfac:	3001      	adds	r0, #1
 800dfae:	f43f aefc 	beq.w	800ddaa <_printf_float+0xba>
 800dfb2:	f109 0901 	add.w	r9, r9, #1
 800dfb6:	e7ee      	b.n	800df96 <_printf_float+0x2a6>
 800dfb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dfba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dfbc:	429a      	cmp	r2, r3
 800dfbe:	bfa8      	it	ge
 800dfc0:	461a      	movge	r2, r3
 800dfc2:	2a00      	cmp	r2, #0
 800dfc4:	4691      	mov	r9, r2
 800dfc6:	dd07      	ble.n	800dfd8 <_printf_float+0x2e8>
 800dfc8:	4613      	mov	r3, r2
 800dfca:	4631      	mov	r1, r6
 800dfcc:	4642      	mov	r2, r8
 800dfce:	4628      	mov	r0, r5
 800dfd0:	47b8      	blx	r7
 800dfd2:	3001      	adds	r0, #1
 800dfd4:	f43f aee9 	beq.w	800ddaa <_printf_float+0xba>
 800dfd8:	f104 031a 	add.w	r3, r4, #26
 800dfdc:	f04f 0b00 	mov.w	fp, #0
 800dfe0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dfe4:	9306      	str	r3, [sp, #24]
 800dfe6:	e015      	b.n	800e014 <_printf_float+0x324>
 800dfe8:	7fefffff 	.word	0x7fefffff
 800dfec:	080111e4 	.word	0x080111e4
 800dff0:	080111e0 	.word	0x080111e0
 800dff4:	080111ec 	.word	0x080111ec
 800dff8:	080111e8 	.word	0x080111e8
 800dffc:	080111f0 	.word	0x080111f0
 800e000:	2301      	movs	r3, #1
 800e002:	9a06      	ldr	r2, [sp, #24]
 800e004:	4631      	mov	r1, r6
 800e006:	4628      	mov	r0, r5
 800e008:	47b8      	blx	r7
 800e00a:	3001      	adds	r0, #1
 800e00c:	f43f aecd 	beq.w	800ddaa <_printf_float+0xba>
 800e010:	f10b 0b01 	add.w	fp, fp, #1
 800e014:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800e018:	ebaa 0309 	sub.w	r3, sl, r9
 800e01c:	455b      	cmp	r3, fp
 800e01e:	dcef      	bgt.n	800e000 <_printf_float+0x310>
 800e020:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e024:	429a      	cmp	r2, r3
 800e026:	44d0      	add	r8, sl
 800e028:	db15      	blt.n	800e056 <_printf_float+0x366>
 800e02a:	6823      	ldr	r3, [r4, #0]
 800e02c:	07da      	lsls	r2, r3, #31
 800e02e:	d412      	bmi.n	800e056 <_printf_float+0x366>
 800e030:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e032:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e034:	eba3 020a 	sub.w	r2, r3, sl
 800e038:	eba3 0a01 	sub.w	sl, r3, r1
 800e03c:	4592      	cmp	sl, r2
 800e03e:	bfa8      	it	ge
 800e040:	4692      	movge	sl, r2
 800e042:	f1ba 0f00 	cmp.w	sl, #0
 800e046:	dc0e      	bgt.n	800e066 <_printf_float+0x376>
 800e048:	f04f 0800 	mov.w	r8, #0
 800e04c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e050:	f104 091a 	add.w	r9, r4, #26
 800e054:	e019      	b.n	800e08a <_printf_float+0x39a>
 800e056:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e05a:	4631      	mov	r1, r6
 800e05c:	4628      	mov	r0, r5
 800e05e:	47b8      	blx	r7
 800e060:	3001      	adds	r0, #1
 800e062:	d1e5      	bne.n	800e030 <_printf_float+0x340>
 800e064:	e6a1      	b.n	800ddaa <_printf_float+0xba>
 800e066:	4653      	mov	r3, sl
 800e068:	4642      	mov	r2, r8
 800e06a:	4631      	mov	r1, r6
 800e06c:	4628      	mov	r0, r5
 800e06e:	47b8      	blx	r7
 800e070:	3001      	adds	r0, #1
 800e072:	d1e9      	bne.n	800e048 <_printf_float+0x358>
 800e074:	e699      	b.n	800ddaa <_printf_float+0xba>
 800e076:	2301      	movs	r3, #1
 800e078:	464a      	mov	r2, r9
 800e07a:	4631      	mov	r1, r6
 800e07c:	4628      	mov	r0, r5
 800e07e:	47b8      	blx	r7
 800e080:	3001      	adds	r0, #1
 800e082:	f43f ae92 	beq.w	800ddaa <_printf_float+0xba>
 800e086:	f108 0801 	add.w	r8, r8, #1
 800e08a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e08e:	1a9b      	subs	r3, r3, r2
 800e090:	eba3 030a 	sub.w	r3, r3, sl
 800e094:	4543      	cmp	r3, r8
 800e096:	dcee      	bgt.n	800e076 <_printf_float+0x386>
 800e098:	e74a      	b.n	800df30 <_printf_float+0x240>
 800e09a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e09c:	2a01      	cmp	r2, #1
 800e09e:	dc01      	bgt.n	800e0a4 <_printf_float+0x3b4>
 800e0a0:	07db      	lsls	r3, r3, #31
 800e0a2:	d53a      	bpl.n	800e11a <_printf_float+0x42a>
 800e0a4:	2301      	movs	r3, #1
 800e0a6:	4642      	mov	r2, r8
 800e0a8:	4631      	mov	r1, r6
 800e0aa:	4628      	mov	r0, r5
 800e0ac:	47b8      	blx	r7
 800e0ae:	3001      	adds	r0, #1
 800e0b0:	f43f ae7b 	beq.w	800ddaa <_printf_float+0xba>
 800e0b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e0b8:	4631      	mov	r1, r6
 800e0ba:	4628      	mov	r0, r5
 800e0bc:	47b8      	blx	r7
 800e0be:	3001      	adds	r0, #1
 800e0c0:	f108 0801 	add.w	r8, r8, #1
 800e0c4:	f43f ae71 	beq.w	800ddaa <_printf_float+0xba>
 800e0c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800e0d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e0d4:	2300      	movs	r3, #0
 800e0d6:	f7f2 fd1f 	bl	8000b18 <__aeabi_dcmpeq>
 800e0da:	b9c8      	cbnz	r0, 800e110 <_printf_float+0x420>
 800e0dc:	4653      	mov	r3, sl
 800e0de:	4642      	mov	r2, r8
 800e0e0:	4631      	mov	r1, r6
 800e0e2:	4628      	mov	r0, r5
 800e0e4:	47b8      	blx	r7
 800e0e6:	3001      	adds	r0, #1
 800e0e8:	d10e      	bne.n	800e108 <_printf_float+0x418>
 800e0ea:	e65e      	b.n	800ddaa <_printf_float+0xba>
 800e0ec:	2301      	movs	r3, #1
 800e0ee:	4652      	mov	r2, sl
 800e0f0:	4631      	mov	r1, r6
 800e0f2:	4628      	mov	r0, r5
 800e0f4:	47b8      	blx	r7
 800e0f6:	3001      	adds	r0, #1
 800e0f8:	f43f ae57 	beq.w	800ddaa <_printf_float+0xba>
 800e0fc:	f108 0801 	add.w	r8, r8, #1
 800e100:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e102:	3b01      	subs	r3, #1
 800e104:	4543      	cmp	r3, r8
 800e106:	dcf1      	bgt.n	800e0ec <_printf_float+0x3fc>
 800e108:	464b      	mov	r3, r9
 800e10a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e10e:	e6de      	b.n	800dece <_printf_float+0x1de>
 800e110:	f04f 0800 	mov.w	r8, #0
 800e114:	f104 0a1a 	add.w	sl, r4, #26
 800e118:	e7f2      	b.n	800e100 <_printf_float+0x410>
 800e11a:	2301      	movs	r3, #1
 800e11c:	e7df      	b.n	800e0de <_printf_float+0x3ee>
 800e11e:	2301      	movs	r3, #1
 800e120:	464a      	mov	r2, r9
 800e122:	4631      	mov	r1, r6
 800e124:	4628      	mov	r0, r5
 800e126:	47b8      	blx	r7
 800e128:	3001      	adds	r0, #1
 800e12a:	f43f ae3e 	beq.w	800ddaa <_printf_float+0xba>
 800e12e:	f108 0801 	add.w	r8, r8, #1
 800e132:	68e3      	ldr	r3, [r4, #12]
 800e134:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e136:	1a9b      	subs	r3, r3, r2
 800e138:	4543      	cmp	r3, r8
 800e13a:	dcf0      	bgt.n	800e11e <_printf_float+0x42e>
 800e13c:	e6fc      	b.n	800df38 <_printf_float+0x248>
 800e13e:	f04f 0800 	mov.w	r8, #0
 800e142:	f104 0919 	add.w	r9, r4, #25
 800e146:	e7f4      	b.n	800e132 <_printf_float+0x442>
 800e148:	2900      	cmp	r1, #0
 800e14a:	f43f ae8b 	beq.w	800de64 <_printf_float+0x174>
 800e14e:	2300      	movs	r3, #0
 800e150:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800e154:	ab09      	add	r3, sp, #36	; 0x24
 800e156:	9300      	str	r3, [sp, #0]
 800e158:	ec49 8b10 	vmov	d0, r8, r9
 800e15c:	6022      	str	r2, [r4, #0]
 800e15e:	f8cd a004 	str.w	sl, [sp, #4]
 800e162:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e166:	4628      	mov	r0, r5
 800e168:	f7ff fd2e 	bl	800dbc8 <__cvt>
 800e16c:	4680      	mov	r8, r0
 800e16e:	e648      	b.n	800de02 <_printf_float+0x112>

0800e170 <_printf_common>:
 800e170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e174:	4691      	mov	r9, r2
 800e176:	461f      	mov	r7, r3
 800e178:	688a      	ldr	r2, [r1, #8]
 800e17a:	690b      	ldr	r3, [r1, #16]
 800e17c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e180:	4293      	cmp	r3, r2
 800e182:	bfb8      	it	lt
 800e184:	4613      	movlt	r3, r2
 800e186:	f8c9 3000 	str.w	r3, [r9]
 800e18a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e18e:	4606      	mov	r6, r0
 800e190:	460c      	mov	r4, r1
 800e192:	b112      	cbz	r2, 800e19a <_printf_common+0x2a>
 800e194:	3301      	adds	r3, #1
 800e196:	f8c9 3000 	str.w	r3, [r9]
 800e19a:	6823      	ldr	r3, [r4, #0]
 800e19c:	0699      	lsls	r1, r3, #26
 800e19e:	bf42      	ittt	mi
 800e1a0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800e1a4:	3302      	addmi	r3, #2
 800e1a6:	f8c9 3000 	strmi.w	r3, [r9]
 800e1aa:	6825      	ldr	r5, [r4, #0]
 800e1ac:	f015 0506 	ands.w	r5, r5, #6
 800e1b0:	d107      	bne.n	800e1c2 <_printf_common+0x52>
 800e1b2:	f104 0a19 	add.w	sl, r4, #25
 800e1b6:	68e3      	ldr	r3, [r4, #12]
 800e1b8:	f8d9 2000 	ldr.w	r2, [r9]
 800e1bc:	1a9b      	subs	r3, r3, r2
 800e1be:	42ab      	cmp	r3, r5
 800e1c0:	dc28      	bgt.n	800e214 <_printf_common+0xa4>
 800e1c2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800e1c6:	6822      	ldr	r2, [r4, #0]
 800e1c8:	3300      	adds	r3, #0
 800e1ca:	bf18      	it	ne
 800e1cc:	2301      	movne	r3, #1
 800e1ce:	0692      	lsls	r2, r2, #26
 800e1d0:	d42d      	bmi.n	800e22e <_printf_common+0xbe>
 800e1d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e1d6:	4639      	mov	r1, r7
 800e1d8:	4630      	mov	r0, r6
 800e1da:	47c0      	blx	r8
 800e1dc:	3001      	adds	r0, #1
 800e1de:	d020      	beq.n	800e222 <_printf_common+0xb2>
 800e1e0:	6823      	ldr	r3, [r4, #0]
 800e1e2:	68e5      	ldr	r5, [r4, #12]
 800e1e4:	f8d9 2000 	ldr.w	r2, [r9]
 800e1e8:	f003 0306 	and.w	r3, r3, #6
 800e1ec:	2b04      	cmp	r3, #4
 800e1ee:	bf08      	it	eq
 800e1f0:	1aad      	subeq	r5, r5, r2
 800e1f2:	68a3      	ldr	r3, [r4, #8]
 800e1f4:	6922      	ldr	r2, [r4, #16]
 800e1f6:	bf0c      	ite	eq
 800e1f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e1fc:	2500      	movne	r5, #0
 800e1fe:	4293      	cmp	r3, r2
 800e200:	bfc4      	itt	gt
 800e202:	1a9b      	subgt	r3, r3, r2
 800e204:	18ed      	addgt	r5, r5, r3
 800e206:	f04f 0900 	mov.w	r9, #0
 800e20a:	341a      	adds	r4, #26
 800e20c:	454d      	cmp	r5, r9
 800e20e:	d11a      	bne.n	800e246 <_printf_common+0xd6>
 800e210:	2000      	movs	r0, #0
 800e212:	e008      	b.n	800e226 <_printf_common+0xb6>
 800e214:	2301      	movs	r3, #1
 800e216:	4652      	mov	r2, sl
 800e218:	4639      	mov	r1, r7
 800e21a:	4630      	mov	r0, r6
 800e21c:	47c0      	blx	r8
 800e21e:	3001      	adds	r0, #1
 800e220:	d103      	bne.n	800e22a <_printf_common+0xba>
 800e222:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e226:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e22a:	3501      	adds	r5, #1
 800e22c:	e7c3      	b.n	800e1b6 <_printf_common+0x46>
 800e22e:	18e1      	adds	r1, r4, r3
 800e230:	1c5a      	adds	r2, r3, #1
 800e232:	2030      	movs	r0, #48	; 0x30
 800e234:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e238:	4422      	add	r2, r4
 800e23a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e23e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e242:	3302      	adds	r3, #2
 800e244:	e7c5      	b.n	800e1d2 <_printf_common+0x62>
 800e246:	2301      	movs	r3, #1
 800e248:	4622      	mov	r2, r4
 800e24a:	4639      	mov	r1, r7
 800e24c:	4630      	mov	r0, r6
 800e24e:	47c0      	blx	r8
 800e250:	3001      	adds	r0, #1
 800e252:	d0e6      	beq.n	800e222 <_printf_common+0xb2>
 800e254:	f109 0901 	add.w	r9, r9, #1
 800e258:	e7d8      	b.n	800e20c <_printf_common+0x9c>
	...

0800e25c <_printf_i>:
 800e25c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e260:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800e264:	460c      	mov	r4, r1
 800e266:	7e09      	ldrb	r1, [r1, #24]
 800e268:	b085      	sub	sp, #20
 800e26a:	296e      	cmp	r1, #110	; 0x6e
 800e26c:	4617      	mov	r7, r2
 800e26e:	4606      	mov	r6, r0
 800e270:	4698      	mov	r8, r3
 800e272:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e274:	f000 80b3 	beq.w	800e3de <_printf_i+0x182>
 800e278:	d822      	bhi.n	800e2c0 <_printf_i+0x64>
 800e27a:	2963      	cmp	r1, #99	; 0x63
 800e27c:	d036      	beq.n	800e2ec <_printf_i+0x90>
 800e27e:	d80a      	bhi.n	800e296 <_printf_i+0x3a>
 800e280:	2900      	cmp	r1, #0
 800e282:	f000 80b9 	beq.w	800e3f8 <_printf_i+0x19c>
 800e286:	2958      	cmp	r1, #88	; 0x58
 800e288:	f000 8083 	beq.w	800e392 <_printf_i+0x136>
 800e28c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e290:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800e294:	e032      	b.n	800e2fc <_printf_i+0xa0>
 800e296:	2964      	cmp	r1, #100	; 0x64
 800e298:	d001      	beq.n	800e29e <_printf_i+0x42>
 800e29a:	2969      	cmp	r1, #105	; 0x69
 800e29c:	d1f6      	bne.n	800e28c <_printf_i+0x30>
 800e29e:	6820      	ldr	r0, [r4, #0]
 800e2a0:	6813      	ldr	r3, [r2, #0]
 800e2a2:	0605      	lsls	r5, r0, #24
 800e2a4:	f103 0104 	add.w	r1, r3, #4
 800e2a8:	d52a      	bpl.n	800e300 <_printf_i+0xa4>
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	6011      	str	r1, [r2, #0]
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	da03      	bge.n	800e2ba <_printf_i+0x5e>
 800e2b2:	222d      	movs	r2, #45	; 0x2d
 800e2b4:	425b      	negs	r3, r3
 800e2b6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e2ba:	486f      	ldr	r0, [pc, #444]	; (800e478 <_printf_i+0x21c>)
 800e2bc:	220a      	movs	r2, #10
 800e2be:	e039      	b.n	800e334 <_printf_i+0xd8>
 800e2c0:	2973      	cmp	r1, #115	; 0x73
 800e2c2:	f000 809d 	beq.w	800e400 <_printf_i+0x1a4>
 800e2c6:	d808      	bhi.n	800e2da <_printf_i+0x7e>
 800e2c8:	296f      	cmp	r1, #111	; 0x6f
 800e2ca:	d020      	beq.n	800e30e <_printf_i+0xb2>
 800e2cc:	2970      	cmp	r1, #112	; 0x70
 800e2ce:	d1dd      	bne.n	800e28c <_printf_i+0x30>
 800e2d0:	6823      	ldr	r3, [r4, #0]
 800e2d2:	f043 0320 	orr.w	r3, r3, #32
 800e2d6:	6023      	str	r3, [r4, #0]
 800e2d8:	e003      	b.n	800e2e2 <_printf_i+0x86>
 800e2da:	2975      	cmp	r1, #117	; 0x75
 800e2dc:	d017      	beq.n	800e30e <_printf_i+0xb2>
 800e2de:	2978      	cmp	r1, #120	; 0x78
 800e2e0:	d1d4      	bne.n	800e28c <_printf_i+0x30>
 800e2e2:	2378      	movs	r3, #120	; 0x78
 800e2e4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e2e8:	4864      	ldr	r0, [pc, #400]	; (800e47c <_printf_i+0x220>)
 800e2ea:	e055      	b.n	800e398 <_printf_i+0x13c>
 800e2ec:	6813      	ldr	r3, [r2, #0]
 800e2ee:	1d19      	adds	r1, r3, #4
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	6011      	str	r1, [r2, #0]
 800e2f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e2f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e2fc:	2301      	movs	r3, #1
 800e2fe:	e08c      	b.n	800e41a <_printf_i+0x1be>
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	6011      	str	r1, [r2, #0]
 800e304:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e308:	bf18      	it	ne
 800e30a:	b21b      	sxthne	r3, r3
 800e30c:	e7cf      	b.n	800e2ae <_printf_i+0x52>
 800e30e:	6813      	ldr	r3, [r2, #0]
 800e310:	6825      	ldr	r5, [r4, #0]
 800e312:	1d18      	adds	r0, r3, #4
 800e314:	6010      	str	r0, [r2, #0]
 800e316:	0628      	lsls	r0, r5, #24
 800e318:	d501      	bpl.n	800e31e <_printf_i+0xc2>
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	e002      	b.n	800e324 <_printf_i+0xc8>
 800e31e:	0668      	lsls	r0, r5, #25
 800e320:	d5fb      	bpl.n	800e31a <_printf_i+0xbe>
 800e322:	881b      	ldrh	r3, [r3, #0]
 800e324:	4854      	ldr	r0, [pc, #336]	; (800e478 <_printf_i+0x21c>)
 800e326:	296f      	cmp	r1, #111	; 0x6f
 800e328:	bf14      	ite	ne
 800e32a:	220a      	movne	r2, #10
 800e32c:	2208      	moveq	r2, #8
 800e32e:	2100      	movs	r1, #0
 800e330:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e334:	6865      	ldr	r5, [r4, #4]
 800e336:	60a5      	str	r5, [r4, #8]
 800e338:	2d00      	cmp	r5, #0
 800e33a:	f2c0 8095 	blt.w	800e468 <_printf_i+0x20c>
 800e33e:	6821      	ldr	r1, [r4, #0]
 800e340:	f021 0104 	bic.w	r1, r1, #4
 800e344:	6021      	str	r1, [r4, #0]
 800e346:	2b00      	cmp	r3, #0
 800e348:	d13d      	bne.n	800e3c6 <_printf_i+0x16a>
 800e34a:	2d00      	cmp	r5, #0
 800e34c:	f040 808e 	bne.w	800e46c <_printf_i+0x210>
 800e350:	4665      	mov	r5, ip
 800e352:	2a08      	cmp	r2, #8
 800e354:	d10b      	bne.n	800e36e <_printf_i+0x112>
 800e356:	6823      	ldr	r3, [r4, #0]
 800e358:	07db      	lsls	r3, r3, #31
 800e35a:	d508      	bpl.n	800e36e <_printf_i+0x112>
 800e35c:	6923      	ldr	r3, [r4, #16]
 800e35e:	6862      	ldr	r2, [r4, #4]
 800e360:	429a      	cmp	r2, r3
 800e362:	bfde      	ittt	le
 800e364:	2330      	movle	r3, #48	; 0x30
 800e366:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e36a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800e36e:	ebac 0305 	sub.w	r3, ip, r5
 800e372:	6123      	str	r3, [r4, #16]
 800e374:	f8cd 8000 	str.w	r8, [sp]
 800e378:	463b      	mov	r3, r7
 800e37a:	aa03      	add	r2, sp, #12
 800e37c:	4621      	mov	r1, r4
 800e37e:	4630      	mov	r0, r6
 800e380:	f7ff fef6 	bl	800e170 <_printf_common>
 800e384:	3001      	adds	r0, #1
 800e386:	d14d      	bne.n	800e424 <_printf_i+0x1c8>
 800e388:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e38c:	b005      	add	sp, #20
 800e38e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e392:	4839      	ldr	r0, [pc, #228]	; (800e478 <_printf_i+0x21c>)
 800e394:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800e398:	6813      	ldr	r3, [r2, #0]
 800e39a:	6821      	ldr	r1, [r4, #0]
 800e39c:	1d1d      	adds	r5, r3, #4
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	6015      	str	r5, [r2, #0]
 800e3a2:	060a      	lsls	r2, r1, #24
 800e3a4:	d50b      	bpl.n	800e3be <_printf_i+0x162>
 800e3a6:	07ca      	lsls	r2, r1, #31
 800e3a8:	bf44      	itt	mi
 800e3aa:	f041 0120 	orrmi.w	r1, r1, #32
 800e3ae:	6021      	strmi	r1, [r4, #0]
 800e3b0:	b91b      	cbnz	r3, 800e3ba <_printf_i+0x15e>
 800e3b2:	6822      	ldr	r2, [r4, #0]
 800e3b4:	f022 0220 	bic.w	r2, r2, #32
 800e3b8:	6022      	str	r2, [r4, #0]
 800e3ba:	2210      	movs	r2, #16
 800e3bc:	e7b7      	b.n	800e32e <_printf_i+0xd2>
 800e3be:	064d      	lsls	r5, r1, #25
 800e3c0:	bf48      	it	mi
 800e3c2:	b29b      	uxthmi	r3, r3
 800e3c4:	e7ef      	b.n	800e3a6 <_printf_i+0x14a>
 800e3c6:	4665      	mov	r5, ip
 800e3c8:	fbb3 f1f2 	udiv	r1, r3, r2
 800e3cc:	fb02 3311 	mls	r3, r2, r1, r3
 800e3d0:	5cc3      	ldrb	r3, [r0, r3]
 800e3d2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e3d6:	460b      	mov	r3, r1
 800e3d8:	2900      	cmp	r1, #0
 800e3da:	d1f5      	bne.n	800e3c8 <_printf_i+0x16c>
 800e3dc:	e7b9      	b.n	800e352 <_printf_i+0xf6>
 800e3de:	6813      	ldr	r3, [r2, #0]
 800e3e0:	6825      	ldr	r5, [r4, #0]
 800e3e2:	6961      	ldr	r1, [r4, #20]
 800e3e4:	1d18      	adds	r0, r3, #4
 800e3e6:	6010      	str	r0, [r2, #0]
 800e3e8:	0628      	lsls	r0, r5, #24
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	d501      	bpl.n	800e3f2 <_printf_i+0x196>
 800e3ee:	6019      	str	r1, [r3, #0]
 800e3f0:	e002      	b.n	800e3f8 <_printf_i+0x19c>
 800e3f2:	066a      	lsls	r2, r5, #25
 800e3f4:	d5fb      	bpl.n	800e3ee <_printf_i+0x192>
 800e3f6:	8019      	strh	r1, [r3, #0]
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	6123      	str	r3, [r4, #16]
 800e3fc:	4665      	mov	r5, ip
 800e3fe:	e7b9      	b.n	800e374 <_printf_i+0x118>
 800e400:	6813      	ldr	r3, [r2, #0]
 800e402:	1d19      	adds	r1, r3, #4
 800e404:	6011      	str	r1, [r2, #0]
 800e406:	681d      	ldr	r5, [r3, #0]
 800e408:	6862      	ldr	r2, [r4, #4]
 800e40a:	2100      	movs	r1, #0
 800e40c:	4628      	mov	r0, r5
 800e40e:	f7f1 ff0f 	bl	8000230 <memchr>
 800e412:	b108      	cbz	r0, 800e418 <_printf_i+0x1bc>
 800e414:	1b40      	subs	r0, r0, r5
 800e416:	6060      	str	r0, [r4, #4]
 800e418:	6863      	ldr	r3, [r4, #4]
 800e41a:	6123      	str	r3, [r4, #16]
 800e41c:	2300      	movs	r3, #0
 800e41e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e422:	e7a7      	b.n	800e374 <_printf_i+0x118>
 800e424:	6923      	ldr	r3, [r4, #16]
 800e426:	462a      	mov	r2, r5
 800e428:	4639      	mov	r1, r7
 800e42a:	4630      	mov	r0, r6
 800e42c:	47c0      	blx	r8
 800e42e:	3001      	adds	r0, #1
 800e430:	d0aa      	beq.n	800e388 <_printf_i+0x12c>
 800e432:	6823      	ldr	r3, [r4, #0]
 800e434:	079b      	lsls	r3, r3, #30
 800e436:	d413      	bmi.n	800e460 <_printf_i+0x204>
 800e438:	68e0      	ldr	r0, [r4, #12]
 800e43a:	9b03      	ldr	r3, [sp, #12]
 800e43c:	4298      	cmp	r0, r3
 800e43e:	bfb8      	it	lt
 800e440:	4618      	movlt	r0, r3
 800e442:	e7a3      	b.n	800e38c <_printf_i+0x130>
 800e444:	2301      	movs	r3, #1
 800e446:	464a      	mov	r2, r9
 800e448:	4639      	mov	r1, r7
 800e44a:	4630      	mov	r0, r6
 800e44c:	47c0      	blx	r8
 800e44e:	3001      	adds	r0, #1
 800e450:	d09a      	beq.n	800e388 <_printf_i+0x12c>
 800e452:	3501      	adds	r5, #1
 800e454:	68e3      	ldr	r3, [r4, #12]
 800e456:	9a03      	ldr	r2, [sp, #12]
 800e458:	1a9b      	subs	r3, r3, r2
 800e45a:	42ab      	cmp	r3, r5
 800e45c:	dcf2      	bgt.n	800e444 <_printf_i+0x1e8>
 800e45e:	e7eb      	b.n	800e438 <_printf_i+0x1dc>
 800e460:	2500      	movs	r5, #0
 800e462:	f104 0919 	add.w	r9, r4, #25
 800e466:	e7f5      	b.n	800e454 <_printf_i+0x1f8>
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d1ac      	bne.n	800e3c6 <_printf_i+0x16a>
 800e46c:	7803      	ldrb	r3, [r0, #0]
 800e46e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e472:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e476:	e76c      	b.n	800e352 <_printf_i+0xf6>
 800e478:	080111f2 	.word	0x080111f2
 800e47c:	08011203 	.word	0x08011203

0800e480 <_puts_r>:
 800e480:	b570      	push	{r4, r5, r6, lr}
 800e482:	460e      	mov	r6, r1
 800e484:	4605      	mov	r5, r0
 800e486:	b118      	cbz	r0, 800e490 <_puts_r+0x10>
 800e488:	6983      	ldr	r3, [r0, #24]
 800e48a:	b90b      	cbnz	r3, 800e490 <_puts_r+0x10>
 800e48c:	f001 f894 	bl	800f5b8 <__sinit>
 800e490:	69ab      	ldr	r3, [r5, #24]
 800e492:	68ac      	ldr	r4, [r5, #8]
 800e494:	b913      	cbnz	r3, 800e49c <_puts_r+0x1c>
 800e496:	4628      	mov	r0, r5
 800e498:	f001 f88e 	bl	800f5b8 <__sinit>
 800e49c:	4b23      	ldr	r3, [pc, #140]	; (800e52c <_puts_r+0xac>)
 800e49e:	429c      	cmp	r4, r3
 800e4a0:	d117      	bne.n	800e4d2 <_puts_r+0x52>
 800e4a2:	686c      	ldr	r4, [r5, #4]
 800e4a4:	89a3      	ldrh	r3, [r4, #12]
 800e4a6:	071b      	lsls	r3, r3, #28
 800e4a8:	d51d      	bpl.n	800e4e6 <_puts_r+0x66>
 800e4aa:	6923      	ldr	r3, [r4, #16]
 800e4ac:	b1db      	cbz	r3, 800e4e6 <_puts_r+0x66>
 800e4ae:	3e01      	subs	r6, #1
 800e4b0:	68a3      	ldr	r3, [r4, #8]
 800e4b2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e4b6:	3b01      	subs	r3, #1
 800e4b8:	60a3      	str	r3, [r4, #8]
 800e4ba:	b9e9      	cbnz	r1, 800e4f8 <_puts_r+0x78>
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	da2e      	bge.n	800e51e <_puts_r+0x9e>
 800e4c0:	4622      	mov	r2, r4
 800e4c2:	210a      	movs	r1, #10
 800e4c4:	4628      	mov	r0, r5
 800e4c6:	f000 f883 	bl	800e5d0 <__swbuf_r>
 800e4ca:	3001      	adds	r0, #1
 800e4cc:	d011      	beq.n	800e4f2 <_puts_r+0x72>
 800e4ce:	200a      	movs	r0, #10
 800e4d0:	e011      	b.n	800e4f6 <_puts_r+0x76>
 800e4d2:	4b17      	ldr	r3, [pc, #92]	; (800e530 <_puts_r+0xb0>)
 800e4d4:	429c      	cmp	r4, r3
 800e4d6:	d101      	bne.n	800e4dc <_puts_r+0x5c>
 800e4d8:	68ac      	ldr	r4, [r5, #8]
 800e4da:	e7e3      	b.n	800e4a4 <_puts_r+0x24>
 800e4dc:	4b15      	ldr	r3, [pc, #84]	; (800e534 <_puts_r+0xb4>)
 800e4de:	429c      	cmp	r4, r3
 800e4e0:	bf08      	it	eq
 800e4e2:	68ec      	ldreq	r4, [r5, #12]
 800e4e4:	e7de      	b.n	800e4a4 <_puts_r+0x24>
 800e4e6:	4621      	mov	r1, r4
 800e4e8:	4628      	mov	r0, r5
 800e4ea:	f000 f8c3 	bl	800e674 <__swsetup_r>
 800e4ee:	2800      	cmp	r0, #0
 800e4f0:	d0dd      	beq.n	800e4ae <_puts_r+0x2e>
 800e4f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e4f6:	bd70      	pop	{r4, r5, r6, pc}
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	da04      	bge.n	800e506 <_puts_r+0x86>
 800e4fc:	69a2      	ldr	r2, [r4, #24]
 800e4fe:	429a      	cmp	r2, r3
 800e500:	dc06      	bgt.n	800e510 <_puts_r+0x90>
 800e502:	290a      	cmp	r1, #10
 800e504:	d004      	beq.n	800e510 <_puts_r+0x90>
 800e506:	6823      	ldr	r3, [r4, #0]
 800e508:	1c5a      	adds	r2, r3, #1
 800e50a:	6022      	str	r2, [r4, #0]
 800e50c:	7019      	strb	r1, [r3, #0]
 800e50e:	e7cf      	b.n	800e4b0 <_puts_r+0x30>
 800e510:	4622      	mov	r2, r4
 800e512:	4628      	mov	r0, r5
 800e514:	f000 f85c 	bl	800e5d0 <__swbuf_r>
 800e518:	3001      	adds	r0, #1
 800e51a:	d1c9      	bne.n	800e4b0 <_puts_r+0x30>
 800e51c:	e7e9      	b.n	800e4f2 <_puts_r+0x72>
 800e51e:	6823      	ldr	r3, [r4, #0]
 800e520:	200a      	movs	r0, #10
 800e522:	1c5a      	adds	r2, r3, #1
 800e524:	6022      	str	r2, [r4, #0]
 800e526:	7018      	strb	r0, [r3, #0]
 800e528:	e7e5      	b.n	800e4f6 <_puts_r+0x76>
 800e52a:	bf00      	nop
 800e52c:	08011244 	.word	0x08011244
 800e530:	08011264 	.word	0x08011264
 800e534:	08011224 	.word	0x08011224

0800e538 <puts>:
 800e538:	4b02      	ldr	r3, [pc, #8]	; (800e544 <puts+0xc>)
 800e53a:	4601      	mov	r1, r0
 800e53c:	6818      	ldr	r0, [r3, #0]
 800e53e:	f7ff bf9f 	b.w	800e480 <_puts_r>
 800e542:	bf00      	nop
 800e544:	20001cf8 	.word	0x20001cf8

0800e548 <sniprintf>:
 800e548:	b40c      	push	{r2, r3}
 800e54a:	b530      	push	{r4, r5, lr}
 800e54c:	4b17      	ldr	r3, [pc, #92]	; (800e5ac <sniprintf+0x64>)
 800e54e:	1e0c      	subs	r4, r1, #0
 800e550:	b09d      	sub	sp, #116	; 0x74
 800e552:	681d      	ldr	r5, [r3, #0]
 800e554:	da08      	bge.n	800e568 <sniprintf+0x20>
 800e556:	238b      	movs	r3, #139	; 0x8b
 800e558:	602b      	str	r3, [r5, #0]
 800e55a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e55e:	b01d      	add	sp, #116	; 0x74
 800e560:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e564:	b002      	add	sp, #8
 800e566:	4770      	bx	lr
 800e568:	f44f 7302 	mov.w	r3, #520	; 0x208
 800e56c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e570:	bf14      	ite	ne
 800e572:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800e576:	4623      	moveq	r3, r4
 800e578:	9304      	str	r3, [sp, #16]
 800e57a:	9307      	str	r3, [sp, #28]
 800e57c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e580:	9002      	str	r0, [sp, #8]
 800e582:	9006      	str	r0, [sp, #24]
 800e584:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e588:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e58a:	ab21      	add	r3, sp, #132	; 0x84
 800e58c:	a902      	add	r1, sp, #8
 800e58e:	4628      	mov	r0, r5
 800e590:	9301      	str	r3, [sp, #4]
 800e592:	f001 fd0b 	bl	800ffac <_svfiprintf_r>
 800e596:	1c43      	adds	r3, r0, #1
 800e598:	bfbc      	itt	lt
 800e59a:	238b      	movlt	r3, #139	; 0x8b
 800e59c:	602b      	strlt	r3, [r5, #0]
 800e59e:	2c00      	cmp	r4, #0
 800e5a0:	d0dd      	beq.n	800e55e <sniprintf+0x16>
 800e5a2:	9b02      	ldr	r3, [sp, #8]
 800e5a4:	2200      	movs	r2, #0
 800e5a6:	701a      	strb	r2, [r3, #0]
 800e5a8:	e7d9      	b.n	800e55e <sniprintf+0x16>
 800e5aa:	bf00      	nop
 800e5ac:	20001cf8 	.word	0x20001cf8

0800e5b0 <strcat>:
 800e5b0:	b510      	push	{r4, lr}
 800e5b2:	4603      	mov	r3, r0
 800e5b4:	781a      	ldrb	r2, [r3, #0]
 800e5b6:	1c5c      	adds	r4, r3, #1
 800e5b8:	b93a      	cbnz	r2, 800e5ca <strcat+0x1a>
 800e5ba:	3b01      	subs	r3, #1
 800e5bc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e5c0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e5c4:	2a00      	cmp	r2, #0
 800e5c6:	d1f9      	bne.n	800e5bc <strcat+0xc>
 800e5c8:	bd10      	pop	{r4, pc}
 800e5ca:	4623      	mov	r3, r4
 800e5cc:	e7f2      	b.n	800e5b4 <strcat+0x4>
	...

0800e5d0 <__swbuf_r>:
 800e5d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5d2:	460e      	mov	r6, r1
 800e5d4:	4614      	mov	r4, r2
 800e5d6:	4605      	mov	r5, r0
 800e5d8:	b118      	cbz	r0, 800e5e2 <__swbuf_r+0x12>
 800e5da:	6983      	ldr	r3, [r0, #24]
 800e5dc:	b90b      	cbnz	r3, 800e5e2 <__swbuf_r+0x12>
 800e5de:	f000 ffeb 	bl	800f5b8 <__sinit>
 800e5e2:	4b21      	ldr	r3, [pc, #132]	; (800e668 <__swbuf_r+0x98>)
 800e5e4:	429c      	cmp	r4, r3
 800e5e6:	d12a      	bne.n	800e63e <__swbuf_r+0x6e>
 800e5e8:	686c      	ldr	r4, [r5, #4]
 800e5ea:	69a3      	ldr	r3, [r4, #24]
 800e5ec:	60a3      	str	r3, [r4, #8]
 800e5ee:	89a3      	ldrh	r3, [r4, #12]
 800e5f0:	071a      	lsls	r2, r3, #28
 800e5f2:	d52e      	bpl.n	800e652 <__swbuf_r+0x82>
 800e5f4:	6923      	ldr	r3, [r4, #16]
 800e5f6:	b363      	cbz	r3, 800e652 <__swbuf_r+0x82>
 800e5f8:	6923      	ldr	r3, [r4, #16]
 800e5fa:	6820      	ldr	r0, [r4, #0]
 800e5fc:	1ac0      	subs	r0, r0, r3
 800e5fe:	6963      	ldr	r3, [r4, #20]
 800e600:	b2f6      	uxtb	r6, r6
 800e602:	4283      	cmp	r3, r0
 800e604:	4637      	mov	r7, r6
 800e606:	dc04      	bgt.n	800e612 <__swbuf_r+0x42>
 800e608:	4621      	mov	r1, r4
 800e60a:	4628      	mov	r0, r5
 800e60c:	f000 ff6a 	bl	800f4e4 <_fflush_r>
 800e610:	bb28      	cbnz	r0, 800e65e <__swbuf_r+0x8e>
 800e612:	68a3      	ldr	r3, [r4, #8]
 800e614:	3b01      	subs	r3, #1
 800e616:	60a3      	str	r3, [r4, #8]
 800e618:	6823      	ldr	r3, [r4, #0]
 800e61a:	1c5a      	adds	r2, r3, #1
 800e61c:	6022      	str	r2, [r4, #0]
 800e61e:	701e      	strb	r6, [r3, #0]
 800e620:	6963      	ldr	r3, [r4, #20]
 800e622:	3001      	adds	r0, #1
 800e624:	4283      	cmp	r3, r0
 800e626:	d004      	beq.n	800e632 <__swbuf_r+0x62>
 800e628:	89a3      	ldrh	r3, [r4, #12]
 800e62a:	07db      	lsls	r3, r3, #31
 800e62c:	d519      	bpl.n	800e662 <__swbuf_r+0x92>
 800e62e:	2e0a      	cmp	r6, #10
 800e630:	d117      	bne.n	800e662 <__swbuf_r+0x92>
 800e632:	4621      	mov	r1, r4
 800e634:	4628      	mov	r0, r5
 800e636:	f000 ff55 	bl	800f4e4 <_fflush_r>
 800e63a:	b190      	cbz	r0, 800e662 <__swbuf_r+0x92>
 800e63c:	e00f      	b.n	800e65e <__swbuf_r+0x8e>
 800e63e:	4b0b      	ldr	r3, [pc, #44]	; (800e66c <__swbuf_r+0x9c>)
 800e640:	429c      	cmp	r4, r3
 800e642:	d101      	bne.n	800e648 <__swbuf_r+0x78>
 800e644:	68ac      	ldr	r4, [r5, #8]
 800e646:	e7d0      	b.n	800e5ea <__swbuf_r+0x1a>
 800e648:	4b09      	ldr	r3, [pc, #36]	; (800e670 <__swbuf_r+0xa0>)
 800e64a:	429c      	cmp	r4, r3
 800e64c:	bf08      	it	eq
 800e64e:	68ec      	ldreq	r4, [r5, #12]
 800e650:	e7cb      	b.n	800e5ea <__swbuf_r+0x1a>
 800e652:	4621      	mov	r1, r4
 800e654:	4628      	mov	r0, r5
 800e656:	f000 f80d 	bl	800e674 <__swsetup_r>
 800e65a:	2800      	cmp	r0, #0
 800e65c:	d0cc      	beq.n	800e5f8 <__swbuf_r+0x28>
 800e65e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800e662:	4638      	mov	r0, r7
 800e664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e666:	bf00      	nop
 800e668:	08011244 	.word	0x08011244
 800e66c:	08011264 	.word	0x08011264
 800e670:	08011224 	.word	0x08011224

0800e674 <__swsetup_r>:
 800e674:	4b32      	ldr	r3, [pc, #200]	; (800e740 <__swsetup_r+0xcc>)
 800e676:	b570      	push	{r4, r5, r6, lr}
 800e678:	681d      	ldr	r5, [r3, #0]
 800e67a:	4606      	mov	r6, r0
 800e67c:	460c      	mov	r4, r1
 800e67e:	b125      	cbz	r5, 800e68a <__swsetup_r+0x16>
 800e680:	69ab      	ldr	r3, [r5, #24]
 800e682:	b913      	cbnz	r3, 800e68a <__swsetup_r+0x16>
 800e684:	4628      	mov	r0, r5
 800e686:	f000 ff97 	bl	800f5b8 <__sinit>
 800e68a:	4b2e      	ldr	r3, [pc, #184]	; (800e744 <__swsetup_r+0xd0>)
 800e68c:	429c      	cmp	r4, r3
 800e68e:	d10f      	bne.n	800e6b0 <__swsetup_r+0x3c>
 800e690:	686c      	ldr	r4, [r5, #4]
 800e692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e696:	b29a      	uxth	r2, r3
 800e698:	0715      	lsls	r5, r2, #28
 800e69a:	d42c      	bmi.n	800e6f6 <__swsetup_r+0x82>
 800e69c:	06d0      	lsls	r0, r2, #27
 800e69e:	d411      	bmi.n	800e6c4 <__swsetup_r+0x50>
 800e6a0:	2209      	movs	r2, #9
 800e6a2:	6032      	str	r2, [r6, #0]
 800e6a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e6a8:	81a3      	strh	r3, [r4, #12]
 800e6aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e6ae:	e03e      	b.n	800e72e <__swsetup_r+0xba>
 800e6b0:	4b25      	ldr	r3, [pc, #148]	; (800e748 <__swsetup_r+0xd4>)
 800e6b2:	429c      	cmp	r4, r3
 800e6b4:	d101      	bne.n	800e6ba <__swsetup_r+0x46>
 800e6b6:	68ac      	ldr	r4, [r5, #8]
 800e6b8:	e7eb      	b.n	800e692 <__swsetup_r+0x1e>
 800e6ba:	4b24      	ldr	r3, [pc, #144]	; (800e74c <__swsetup_r+0xd8>)
 800e6bc:	429c      	cmp	r4, r3
 800e6be:	bf08      	it	eq
 800e6c0:	68ec      	ldreq	r4, [r5, #12]
 800e6c2:	e7e6      	b.n	800e692 <__swsetup_r+0x1e>
 800e6c4:	0751      	lsls	r1, r2, #29
 800e6c6:	d512      	bpl.n	800e6ee <__swsetup_r+0x7a>
 800e6c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e6ca:	b141      	cbz	r1, 800e6de <__swsetup_r+0x6a>
 800e6cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e6d0:	4299      	cmp	r1, r3
 800e6d2:	d002      	beq.n	800e6da <__swsetup_r+0x66>
 800e6d4:	4630      	mov	r0, r6
 800e6d6:	f001 fb67 	bl	800fda8 <_free_r>
 800e6da:	2300      	movs	r3, #0
 800e6dc:	6363      	str	r3, [r4, #52]	; 0x34
 800e6de:	89a3      	ldrh	r3, [r4, #12]
 800e6e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e6e4:	81a3      	strh	r3, [r4, #12]
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	6063      	str	r3, [r4, #4]
 800e6ea:	6923      	ldr	r3, [r4, #16]
 800e6ec:	6023      	str	r3, [r4, #0]
 800e6ee:	89a3      	ldrh	r3, [r4, #12]
 800e6f0:	f043 0308 	orr.w	r3, r3, #8
 800e6f4:	81a3      	strh	r3, [r4, #12]
 800e6f6:	6923      	ldr	r3, [r4, #16]
 800e6f8:	b94b      	cbnz	r3, 800e70e <__swsetup_r+0x9a>
 800e6fa:	89a3      	ldrh	r3, [r4, #12]
 800e6fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e700:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e704:	d003      	beq.n	800e70e <__swsetup_r+0x9a>
 800e706:	4621      	mov	r1, r4
 800e708:	4630      	mov	r0, r6
 800e70a:	f001 f811 	bl	800f730 <__smakebuf_r>
 800e70e:	89a2      	ldrh	r2, [r4, #12]
 800e710:	f012 0301 	ands.w	r3, r2, #1
 800e714:	d00c      	beq.n	800e730 <__swsetup_r+0xbc>
 800e716:	2300      	movs	r3, #0
 800e718:	60a3      	str	r3, [r4, #8]
 800e71a:	6963      	ldr	r3, [r4, #20]
 800e71c:	425b      	negs	r3, r3
 800e71e:	61a3      	str	r3, [r4, #24]
 800e720:	6923      	ldr	r3, [r4, #16]
 800e722:	b953      	cbnz	r3, 800e73a <__swsetup_r+0xc6>
 800e724:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e728:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800e72c:	d1ba      	bne.n	800e6a4 <__swsetup_r+0x30>
 800e72e:	bd70      	pop	{r4, r5, r6, pc}
 800e730:	0792      	lsls	r2, r2, #30
 800e732:	bf58      	it	pl
 800e734:	6963      	ldrpl	r3, [r4, #20]
 800e736:	60a3      	str	r3, [r4, #8]
 800e738:	e7f2      	b.n	800e720 <__swsetup_r+0xac>
 800e73a:	2000      	movs	r0, #0
 800e73c:	e7f7      	b.n	800e72e <__swsetup_r+0xba>
 800e73e:	bf00      	nop
 800e740:	20001cf8 	.word	0x20001cf8
 800e744:	08011244 	.word	0x08011244
 800e748:	08011264 	.word	0x08011264
 800e74c:	08011224 	.word	0x08011224

0800e750 <quorem>:
 800e750:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e754:	6903      	ldr	r3, [r0, #16]
 800e756:	690c      	ldr	r4, [r1, #16]
 800e758:	42a3      	cmp	r3, r4
 800e75a:	4680      	mov	r8, r0
 800e75c:	f2c0 8082 	blt.w	800e864 <quorem+0x114>
 800e760:	3c01      	subs	r4, #1
 800e762:	f101 0714 	add.w	r7, r1, #20
 800e766:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800e76a:	f100 0614 	add.w	r6, r0, #20
 800e76e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800e772:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800e776:	eb06 030c 	add.w	r3, r6, ip
 800e77a:	3501      	adds	r5, #1
 800e77c:	eb07 090c 	add.w	r9, r7, ip
 800e780:	9301      	str	r3, [sp, #4]
 800e782:	fbb0 f5f5 	udiv	r5, r0, r5
 800e786:	b395      	cbz	r5, 800e7ee <quorem+0x9e>
 800e788:	f04f 0a00 	mov.w	sl, #0
 800e78c:	4638      	mov	r0, r7
 800e78e:	46b6      	mov	lr, r6
 800e790:	46d3      	mov	fp, sl
 800e792:	f850 2b04 	ldr.w	r2, [r0], #4
 800e796:	b293      	uxth	r3, r2
 800e798:	fb05 a303 	mla	r3, r5, r3, sl
 800e79c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e7a0:	b29b      	uxth	r3, r3
 800e7a2:	ebab 0303 	sub.w	r3, fp, r3
 800e7a6:	0c12      	lsrs	r2, r2, #16
 800e7a8:	f8de b000 	ldr.w	fp, [lr]
 800e7ac:	fb05 a202 	mla	r2, r5, r2, sl
 800e7b0:	fa13 f38b 	uxtah	r3, r3, fp
 800e7b4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800e7b8:	fa1f fb82 	uxth.w	fp, r2
 800e7bc:	f8de 2000 	ldr.w	r2, [lr]
 800e7c0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800e7c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e7c8:	b29b      	uxth	r3, r3
 800e7ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e7ce:	4581      	cmp	r9, r0
 800e7d0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800e7d4:	f84e 3b04 	str.w	r3, [lr], #4
 800e7d8:	d2db      	bcs.n	800e792 <quorem+0x42>
 800e7da:	f856 300c 	ldr.w	r3, [r6, ip]
 800e7de:	b933      	cbnz	r3, 800e7ee <quorem+0x9e>
 800e7e0:	9b01      	ldr	r3, [sp, #4]
 800e7e2:	3b04      	subs	r3, #4
 800e7e4:	429e      	cmp	r6, r3
 800e7e6:	461a      	mov	r2, r3
 800e7e8:	d330      	bcc.n	800e84c <quorem+0xfc>
 800e7ea:	f8c8 4010 	str.w	r4, [r8, #16]
 800e7ee:	4640      	mov	r0, r8
 800e7f0:	f001 fa06 	bl	800fc00 <__mcmp>
 800e7f4:	2800      	cmp	r0, #0
 800e7f6:	db25      	blt.n	800e844 <quorem+0xf4>
 800e7f8:	3501      	adds	r5, #1
 800e7fa:	4630      	mov	r0, r6
 800e7fc:	f04f 0c00 	mov.w	ip, #0
 800e800:	f857 2b04 	ldr.w	r2, [r7], #4
 800e804:	f8d0 e000 	ldr.w	lr, [r0]
 800e808:	b293      	uxth	r3, r2
 800e80a:	ebac 0303 	sub.w	r3, ip, r3
 800e80e:	0c12      	lsrs	r2, r2, #16
 800e810:	fa13 f38e 	uxtah	r3, r3, lr
 800e814:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e818:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e81c:	b29b      	uxth	r3, r3
 800e81e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e822:	45b9      	cmp	r9, r7
 800e824:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e828:	f840 3b04 	str.w	r3, [r0], #4
 800e82c:	d2e8      	bcs.n	800e800 <quorem+0xb0>
 800e82e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800e832:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800e836:	b92a      	cbnz	r2, 800e844 <quorem+0xf4>
 800e838:	3b04      	subs	r3, #4
 800e83a:	429e      	cmp	r6, r3
 800e83c:	461a      	mov	r2, r3
 800e83e:	d30b      	bcc.n	800e858 <quorem+0x108>
 800e840:	f8c8 4010 	str.w	r4, [r8, #16]
 800e844:	4628      	mov	r0, r5
 800e846:	b003      	add	sp, #12
 800e848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e84c:	6812      	ldr	r2, [r2, #0]
 800e84e:	3b04      	subs	r3, #4
 800e850:	2a00      	cmp	r2, #0
 800e852:	d1ca      	bne.n	800e7ea <quorem+0x9a>
 800e854:	3c01      	subs	r4, #1
 800e856:	e7c5      	b.n	800e7e4 <quorem+0x94>
 800e858:	6812      	ldr	r2, [r2, #0]
 800e85a:	3b04      	subs	r3, #4
 800e85c:	2a00      	cmp	r2, #0
 800e85e:	d1ef      	bne.n	800e840 <quorem+0xf0>
 800e860:	3c01      	subs	r4, #1
 800e862:	e7ea      	b.n	800e83a <quorem+0xea>
 800e864:	2000      	movs	r0, #0
 800e866:	e7ee      	b.n	800e846 <quorem+0xf6>

0800e868 <_dtoa_r>:
 800e868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e86c:	ec57 6b10 	vmov	r6, r7, d0
 800e870:	b097      	sub	sp, #92	; 0x5c
 800e872:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e874:	9106      	str	r1, [sp, #24]
 800e876:	4604      	mov	r4, r0
 800e878:	920b      	str	r2, [sp, #44]	; 0x2c
 800e87a:	9312      	str	r3, [sp, #72]	; 0x48
 800e87c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e880:	e9cd 6700 	strd	r6, r7, [sp]
 800e884:	b93d      	cbnz	r5, 800e896 <_dtoa_r+0x2e>
 800e886:	2010      	movs	r0, #16
 800e888:	f000 ff92 	bl	800f7b0 <malloc>
 800e88c:	6260      	str	r0, [r4, #36]	; 0x24
 800e88e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e892:	6005      	str	r5, [r0, #0]
 800e894:	60c5      	str	r5, [r0, #12]
 800e896:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e898:	6819      	ldr	r1, [r3, #0]
 800e89a:	b151      	cbz	r1, 800e8b2 <_dtoa_r+0x4a>
 800e89c:	685a      	ldr	r2, [r3, #4]
 800e89e:	604a      	str	r2, [r1, #4]
 800e8a0:	2301      	movs	r3, #1
 800e8a2:	4093      	lsls	r3, r2
 800e8a4:	608b      	str	r3, [r1, #8]
 800e8a6:	4620      	mov	r0, r4
 800e8a8:	f000 ffc9 	bl	800f83e <_Bfree>
 800e8ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e8ae:	2200      	movs	r2, #0
 800e8b0:	601a      	str	r2, [r3, #0]
 800e8b2:	1e3b      	subs	r3, r7, #0
 800e8b4:	bfbb      	ittet	lt
 800e8b6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e8ba:	9301      	strlt	r3, [sp, #4]
 800e8bc:	2300      	movge	r3, #0
 800e8be:	2201      	movlt	r2, #1
 800e8c0:	bfac      	ite	ge
 800e8c2:	f8c8 3000 	strge.w	r3, [r8]
 800e8c6:	f8c8 2000 	strlt.w	r2, [r8]
 800e8ca:	4baf      	ldr	r3, [pc, #700]	; (800eb88 <_dtoa_r+0x320>)
 800e8cc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e8d0:	ea33 0308 	bics.w	r3, r3, r8
 800e8d4:	d114      	bne.n	800e900 <_dtoa_r+0x98>
 800e8d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e8d8:	f242 730f 	movw	r3, #9999	; 0x270f
 800e8dc:	6013      	str	r3, [r2, #0]
 800e8de:	9b00      	ldr	r3, [sp, #0]
 800e8e0:	b923      	cbnz	r3, 800e8ec <_dtoa_r+0x84>
 800e8e2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800e8e6:	2800      	cmp	r0, #0
 800e8e8:	f000 8542 	beq.w	800f370 <_dtoa_r+0xb08>
 800e8ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e8ee:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800eb9c <_dtoa_r+0x334>
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	f000 8544 	beq.w	800f380 <_dtoa_r+0xb18>
 800e8f8:	f10b 0303 	add.w	r3, fp, #3
 800e8fc:	f000 bd3e 	b.w	800f37c <_dtoa_r+0xb14>
 800e900:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e904:	2200      	movs	r2, #0
 800e906:	2300      	movs	r3, #0
 800e908:	4630      	mov	r0, r6
 800e90a:	4639      	mov	r1, r7
 800e90c:	f7f2 f904 	bl	8000b18 <__aeabi_dcmpeq>
 800e910:	4681      	mov	r9, r0
 800e912:	b168      	cbz	r0, 800e930 <_dtoa_r+0xc8>
 800e914:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e916:	2301      	movs	r3, #1
 800e918:	6013      	str	r3, [r2, #0]
 800e91a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	f000 8524 	beq.w	800f36a <_dtoa_r+0xb02>
 800e922:	4b9a      	ldr	r3, [pc, #616]	; (800eb8c <_dtoa_r+0x324>)
 800e924:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e926:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800e92a:	6013      	str	r3, [r2, #0]
 800e92c:	f000 bd28 	b.w	800f380 <_dtoa_r+0xb18>
 800e930:	aa14      	add	r2, sp, #80	; 0x50
 800e932:	a915      	add	r1, sp, #84	; 0x54
 800e934:	ec47 6b10 	vmov	d0, r6, r7
 800e938:	4620      	mov	r0, r4
 800e93a:	f001 f9d8 	bl	800fcee <__d2b>
 800e93e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800e942:	9004      	str	r0, [sp, #16]
 800e944:	2d00      	cmp	r5, #0
 800e946:	d07c      	beq.n	800ea42 <_dtoa_r+0x1da>
 800e948:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e94c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800e950:	46b2      	mov	sl, r6
 800e952:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800e956:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e95a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800e95e:	2200      	movs	r2, #0
 800e960:	4b8b      	ldr	r3, [pc, #556]	; (800eb90 <_dtoa_r+0x328>)
 800e962:	4650      	mov	r0, sl
 800e964:	4659      	mov	r1, fp
 800e966:	f7f1 fcb7 	bl	80002d8 <__aeabi_dsub>
 800e96a:	a381      	add	r3, pc, #516	; (adr r3, 800eb70 <_dtoa_r+0x308>)
 800e96c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e970:	f7f1 fe6a 	bl	8000648 <__aeabi_dmul>
 800e974:	a380      	add	r3, pc, #512	; (adr r3, 800eb78 <_dtoa_r+0x310>)
 800e976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e97a:	f7f1 fcaf 	bl	80002dc <__adddf3>
 800e97e:	4606      	mov	r6, r0
 800e980:	4628      	mov	r0, r5
 800e982:	460f      	mov	r7, r1
 800e984:	f7f1 fdf6 	bl	8000574 <__aeabi_i2d>
 800e988:	a37d      	add	r3, pc, #500	; (adr r3, 800eb80 <_dtoa_r+0x318>)
 800e98a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e98e:	f7f1 fe5b 	bl	8000648 <__aeabi_dmul>
 800e992:	4602      	mov	r2, r0
 800e994:	460b      	mov	r3, r1
 800e996:	4630      	mov	r0, r6
 800e998:	4639      	mov	r1, r7
 800e99a:	f7f1 fc9f 	bl	80002dc <__adddf3>
 800e99e:	4606      	mov	r6, r0
 800e9a0:	460f      	mov	r7, r1
 800e9a2:	f7f2 f901 	bl	8000ba8 <__aeabi_d2iz>
 800e9a6:	2200      	movs	r2, #0
 800e9a8:	4682      	mov	sl, r0
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	4630      	mov	r0, r6
 800e9ae:	4639      	mov	r1, r7
 800e9b0:	f7f2 f8bc 	bl	8000b2c <__aeabi_dcmplt>
 800e9b4:	b148      	cbz	r0, 800e9ca <_dtoa_r+0x162>
 800e9b6:	4650      	mov	r0, sl
 800e9b8:	f7f1 fddc 	bl	8000574 <__aeabi_i2d>
 800e9bc:	4632      	mov	r2, r6
 800e9be:	463b      	mov	r3, r7
 800e9c0:	f7f2 f8aa 	bl	8000b18 <__aeabi_dcmpeq>
 800e9c4:	b908      	cbnz	r0, 800e9ca <_dtoa_r+0x162>
 800e9c6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800e9ca:	f1ba 0f16 	cmp.w	sl, #22
 800e9ce:	d859      	bhi.n	800ea84 <_dtoa_r+0x21c>
 800e9d0:	4970      	ldr	r1, [pc, #448]	; (800eb94 <_dtoa_r+0x32c>)
 800e9d2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800e9d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e9da:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e9de:	f7f2 f8c3 	bl	8000b68 <__aeabi_dcmpgt>
 800e9e2:	2800      	cmp	r0, #0
 800e9e4:	d050      	beq.n	800ea88 <_dtoa_r+0x220>
 800e9e6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800e9ea:	2300      	movs	r3, #0
 800e9ec:	930f      	str	r3, [sp, #60]	; 0x3c
 800e9ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e9f0:	1b5d      	subs	r5, r3, r5
 800e9f2:	f1b5 0801 	subs.w	r8, r5, #1
 800e9f6:	bf49      	itett	mi
 800e9f8:	f1c5 0301 	rsbmi	r3, r5, #1
 800e9fc:	2300      	movpl	r3, #0
 800e9fe:	9305      	strmi	r3, [sp, #20]
 800ea00:	f04f 0800 	movmi.w	r8, #0
 800ea04:	bf58      	it	pl
 800ea06:	9305      	strpl	r3, [sp, #20]
 800ea08:	f1ba 0f00 	cmp.w	sl, #0
 800ea0c:	db3e      	blt.n	800ea8c <_dtoa_r+0x224>
 800ea0e:	2300      	movs	r3, #0
 800ea10:	44d0      	add	r8, sl
 800ea12:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800ea16:	9307      	str	r3, [sp, #28]
 800ea18:	9b06      	ldr	r3, [sp, #24]
 800ea1a:	2b09      	cmp	r3, #9
 800ea1c:	f200 8090 	bhi.w	800eb40 <_dtoa_r+0x2d8>
 800ea20:	2b05      	cmp	r3, #5
 800ea22:	bfc4      	itt	gt
 800ea24:	3b04      	subgt	r3, #4
 800ea26:	9306      	strgt	r3, [sp, #24]
 800ea28:	9b06      	ldr	r3, [sp, #24]
 800ea2a:	f1a3 0302 	sub.w	r3, r3, #2
 800ea2e:	bfcc      	ite	gt
 800ea30:	2500      	movgt	r5, #0
 800ea32:	2501      	movle	r5, #1
 800ea34:	2b03      	cmp	r3, #3
 800ea36:	f200 808f 	bhi.w	800eb58 <_dtoa_r+0x2f0>
 800ea3a:	e8df f003 	tbb	[pc, r3]
 800ea3e:	7f7d      	.short	0x7f7d
 800ea40:	7131      	.short	0x7131
 800ea42:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800ea46:	441d      	add	r5, r3
 800ea48:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800ea4c:	2820      	cmp	r0, #32
 800ea4e:	dd13      	ble.n	800ea78 <_dtoa_r+0x210>
 800ea50:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800ea54:	9b00      	ldr	r3, [sp, #0]
 800ea56:	fa08 f800 	lsl.w	r8, r8, r0
 800ea5a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800ea5e:	fa23 f000 	lsr.w	r0, r3, r0
 800ea62:	ea48 0000 	orr.w	r0, r8, r0
 800ea66:	f7f1 fd75 	bl	8000554 <__aeabi_ui2d>
 800ea6a:	2301      	movs	r3, #1
 800ea6c:	4682      	mov	sl, r0
 800ea6e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800ea72:	3d01      	subs	r5, #1
 800ea74:	9313      	str	r3, [sp, #76]	; 0x4c
 800ea76:	e772      	b.n	800e95e <_dtoa_r+0xf6>
 800ea78:	9b00      	ldr	r3, [sp, #0]
 800ea7a:	f1c0 0020 	rsb	r0, r0, #32
 800ea7e:	fa03 f000 	lsl.w	r0, r3, r0
 800ea82:	e7f0      	b.n	800ea66 <_dtoa_r+0x1fe>
 800ea84:	2301      	movs	r3, #1
 800ea86:	e7b1      	b.n	800e9ec <_dtoa_r+0x184>
 800ea88:	900f      	str	r0, [sp, #60]	; 0x3c
 800ea8a:	e7b0      	b.n	800e9ee <_dtoa_r+0x186>
 800ea8c:	9b05      	ldr	r3, [sp, #20]
 800ea8e:	eba3 030a 	sub.w	r3, r3, sl
 800ea92:	9305      	str	r3, [sp, #20]
 800ea94:	f1ca 0300 	rsb	r3, sl, #0
 800ea98:	9307      	str	r3, [sp, #28]
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	930e      	str	r3, [sp, #56]	; 0x38
 800ea9e:	e7bb      	b.n	800ea18 <_dtoa_r+0x1b0>
 800eaa0:	2301      	movs	r3, #1
 800eaa2:	930a      	str	r3, [sp, #40]	; 0x28
 800eaa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	dd59      	ble.n	800eb5e <_dtoa_r+0x2f6>
 800eaaa:	9302      	str	r3, [sp, #8]
 800eaac:	4699      	mov	r9, r3
 800eaae:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800eab0:	2200      	movs	r2, #0
 800eab2:	6072      	str	r2, [r6, #4]
 800eab4:	2204      	movs	r2, #4
 800eab6:	f102 0014 	add.w	r0, r2, #20
 800eaba:	4298      	cmp	r0, r3
 800eabc:	6871      	ldr	r1, [r6, #4]
 800eabe:	d953      	bls.n	800eb68 <_dtoa_r+0x300>
 800eac0:	4620      	mov	r0, r4
 800eac2:	f000 fe88 	bl	800f7d6 <_Balloc>
 800eac6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eac8:	6030      	str	r0, [r6, #0]
 800eaca:	f1b9 0f0e 	cmp.w	r9, #14
 800eace:	f8d3 b000 	ldr.w	fp, [r3]
 800ead2:	f200 80e6 	bhi.w	800eca2 <_dtoa_r+0x43a>
 800ead6:	2d00      	cmp	r5, #0
 800ead8:	f000 80e3 	beq.w	800eca2 <_dtoa_r+0x43a>
 800eadc:	ed9d 7b00 	vldr	d7, [sp]
 800eae0:	f1ba 0f00 	cmp.w	sl, #0
 800eae4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800eae8:	dd74      	ble.n	800ebd4 <_dtoa_r+0x36c>
 800eaea:	4a2a      	ldr	r2, [pc, #168]	; (800eb94 <_dtoa_r+0x32c>)
 800eaec:	f00a 030f 	and.w	r3, sl, #15
 800eaf0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800eaf4:	ed93 7b00 	vldr	d7, [r3]
 800eaf8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800eafc:	06f0      	lsls	r0, r6, #27
 800eafe:	ed8d 7b08 	vstr	d7, [sp, #32]
 800eb02:	d565      	bpl.n	800ebd0 <_dtoa_r+0x368>
 800eb04:	4b24      	ldr	r3, [pc, #144]	; (800eb98 <_dtoa_r+0x330>)
 800eb06:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800eb0a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800eb0e:	f7f1 fec5 	bl	800089c <__aeabi_ddiv>
 800eb12:	e9cd 0100 	strd	r0, r1, [sp]
 800eb16:	f006 060f 	and.w	r6, r6, #15
 800eb1a:	2503      	movs	r5, #3
 800eb1c:	4f1e      	ldr	r7, [pc, #120]	; (800eb98 <_dtoa_r+0x330>)
 800eb1e:	e04c      	b.n	800ebba <_dtoa_r+0x352>
 800eb20:	2301      	movs	r3, #1
 800eb22:	930a      	str	r3, [sp, #40]	; 0x28
 800eb24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eb26:	4453      	add	r3, sl
 800eb28:	f103 0901 	add.w	r9, r3, #1
 800eb2c:	9302      	str	r3, [sp, #8]
 800eb2e:	464b      	mov	r3, r9
 800eb30:	2b01      	cmp	r3, #1
 800eb32:	bfb8      	it	lt
 800eb34:	2301      	movlt	r3, #1
 800eb36:	e7ba      	b.n	800eaae <_dtoa_r+0x246>
 800eb38:	2300      	movs	r3, #0
 800eb3a:	e7b2      	b.n	800eaa2 <_dtoa_r+0x23a>
 800eb3c:	2300      	movs	r3, #0
 800eb3e:	e7f0      	b.n	800eb22 <_dtoa_r+0x2ba>
 800eb40:	2501      	movs	r5, #1
 800eb42:	2300      	movs	r3, #0
 800eb44:	9306      	str	r3, [sp, #24]
 800eb46:	950a      	str	r5, [sp, #40]	; 0x28
 800eb48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800eb4c:	9302      	str	r3, [sp, #8]
 800eb4e:	4699      	mov	r9, r3
 800eb50:	2200      	movs	r2, #0
 800eb52:	2312      	movs	r3, #18
 800eb54:	920b      	str	r2, [sp, #44]	; 0x2c
 800eb56:	e7aa      	b.n	800eaae <_dtoa_r+0x246>
 800eb58:	2301      	movs	r3, #1
 800eb5a:	930a      	str	r3, [sp, #40]	; 0x28
 800eb5c:	e7f4      	b.n	800eb48 <_dtoa_r+0x2e0>
 800eb5e:	2301      	movs	r3, #1
 800eb60:	9302      	str	r3, [sp, #8]
 800eb62:	4699      	mov	r9, r3
 800eb64:	461a      	mov	r2, r3
 800eb66:	e7f5      	b.n	800eb54 <_dtoa_r+0x2ec>
 800eb68:	3101      	adds	r1, #1
 800eb6a:	6071      	str	r1, [r6, #4]
 800eb6c:	0052      	lsls	r2, r2, #1
 800eb6e:	e7a2      	b.n	800eab6 <_dtoa_r+0x24e>
 800eb70:	636f4361 	.word	0x636f4361
 800eb74:	3fd287a7 	.word	0x3fd287a7
 800eb78:	8b60c8b3 	.word	0x8b60c8b3
 800eb7c:	3fc68a28 	.word	0x3fc68a28
 800eb80:	509f79fb 	.word	0x509f79fb
 800eb84:	3fd34413 	.word	0x3fd34413
 800eb88:	7ff00000 	.word	0x7ff00000
 800eb8c:	080111f1 	.word	0x080111f1
 800eb90:	3ff80000 	.word	0x3ff80000
 800eb94:	080112b0 	.word	0x080112b0
 800eb98:	08011288 	.word	0x08011288
 800eb9c:	0801121d 	.word	0x0801121d
 800eba0:	07f1      	lsls	r1, r6, #31
 800eba2:	d508      	bpl.n	800ebb6 <_dtoa_r+0x34e>
 800eba4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800eba8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ebac:	f7f1 fd4c 	bl	8000648 <__aeabi_dmul>
 800ebb0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ebb4:	3501      	adds	r5, #1
 800ebb6:	1076      	asrs	r6, r6, #1
 800ebb8:	3708      	adds	r7, #8
 800ebba:	2e00      	cmp	r6, #0
 800ebbc:	d1f0      	bne.n	800eba0 <_dtoa_r+0x338>
 800ebbe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ebc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ebc6:	f7f1 fe69 	bl	800089c <__aeabi_ddiv>
 800ebca:	e9cd 0100 	strd	r0, r1, [sp]
 800ebce:	e01a      	b.n	800ec06 <_dtoa_r+0x39e>
 800ebd0:	2502      	movs	r5, #2
 800ebd2:	e7a3      	b.n	800eb1c <_dtoa_r+0x2b4>
 800ebd4:	f000 80a0 	beq.w	800ed18 <_dtoa_r+0x4b0>
 800ebd8:	f1ca 0600 	rsb	r6, sl, #0
 800ebdc:	4b9f      	ldr	r3, [pc, #636]	; (800ee5c <_dtoa_r+0x5f4>)
 800ebde:	4fa0      	ldr	r7, [pc, #640]	; (800ee60 <_dtoa_r+0x5f8>)
 800ebe0:	f006 020f 	and.w	r2, r6, #15
 800ebe4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ebe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ebf0:	f7f1 fd2a 	bl	8000648 <__aeabi_dmul>
 800ebf4:	e9cd 0100 	strd	r0, r1, [sp]
 800ebf8:	1136      	asrs	r6, r6, #4
 800ebfa:	2300      	movs	r3, #0
 800ebfc:	2502      	movs	r5, #2
 800ebfe:	2e00      	cmp	r6, #0
 800ec00:	d17f      	bne.n	800ed02 <_dtoa_r+0x49a>
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d1e1      	bne.n	800ebca <_dtoa_r+0x362>
 800ec06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	f000 8087 	beq.w	800ed1c <_dtoa_r+0x4b4>
 800ec0e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ec12:	2200      	movs	r2, #0
 800ec14:	4b93      	ldr	r3, [pc, #588]	; (800ee64 <_dtoa_r+0x5fc>)
 800ec16:	4630      	mov	r0, r6
 800ec18:	4639      	mov	r1, r7
 800ec1a:	f7f1 ff87 	bl	8000b2c <__aeabi_dcmplt>
 800ec1e:	2800      	cmp	r0, #0
 800ec20:	d07c      	beq.n	800ed1c <_dtoa_r+0x4b4>
 800ec22:	f1b9 0f00 	cmp.w	r9, #0
 800ec26:	d079      	beq.n	800ed1c <_dtoa_r+0x4b4>
 800ec28:	9b02      	ldr	r3, [sp, #8]
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	dd35      	ble.n	800ec9a <_dtoa_r+0x432>
 800ec2e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800ec32:	9308      	str	r3, [sp, #32]
 800ec34:	4639      	mov	r1, r7
 800ec36:	2200      	movs	r2, #0
 800ec38:	4b8b      	ldr	r3, [pc, #556]	; (800ee68 <_dtoa_r+0x600>)
 800ec3a:	4630      	mov	r0, r6
 800ec3c:	f7f1 fd04 	bl	8000648 <__aeabi_dmul>
 800ec40:	e9cd 0100 	strd	r0, r1, [sp]
 800ec44:	9f02      	ldr	r7, [sp, #8]
 800ec46:	3501      	adds	r5, #1
 800ec48:	4628      	mov	r0, r5
 800ec4a:	f7f1 fc93 	bl	8000574 <__aeabi_i2d>
 800ec4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ec52:	f7f1 fcf9 	bl	8000648 <__aeabi_dmul>
 800ec56:	2200      	movs	r2, #0
 800ec58:	4b84      	ldr	r3, [pc, #528]	; (800ee6c <_dtoa_r+0x604>)
 800ec5a:	f7f1 fb3f 	bl	80002dc <__adddf3>
 800ec5e:	4605      	mov	r5, r0
 800ec60:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ec64:	2f00      	cmp	r7, #0
 800ec66:	d15d      	bne.n	800ed24 <_dtoa_r+0x4bc>
 800ec68:	2200      	movs	r2, #0
 800ec6a:	4b81      	ldr	r3, [pc, #516]	; (800ee70 <_dtoa_r+0x608>)
 800ec6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ec70:	f7f1 fb32 	bl	80002d8 <__aeabi_dsub>
 800ec74:	462a      	mov	r2, r5
 800ec76:	4633      	mov	r3, r6
 800ec78:	e9cd 0100 	strd	r0, r1, [sp]
 800ec7c:	f7f1 ff74 	bl	8000b68 <__aeabi_dcmpgt>
 800ec80:	2800      	cmp	r0, #0
 800ec82:	f040 8288 	bne.w	800f196 <_dtoa_r+0x92e>
 800ec86:	462a      	mov	r2, r5
 800ec88:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ec8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ec90:	f7f1 ff4c 	bl	8000b2c <__aeabi_dcmplt>
 800ec94:	2800      	cmp	r0, #0
 800ec96:	f040 827c 	bne.w	800f192 <_dtoa_r+0x92a>
 800ec9a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ec9e:	e9cd 2300 	strd	r2, r3, [sp]
 800eca2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	f2c0 8150 	blt.w	800ef4a <_dtoa_r+0x6e2>
 800ecaa:	f1ba 0f0e 	cmp.w	sl, #14
 800ecae:	f300 814c 	bgt.w	800ef4a <_dtoa_r+0x6e2>
 800ecb2:	4b6a      	ldr	r3, [pc, #424]	; (800ee5c <_dtoa_r+0x5f4>)
 800ecb4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ecb8:	ed93 7b00 	vldr	d7, [r3]
 800ecbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ecc4:	f280 80d8 	bge.w	800ee78 <_dtoa_r+0x610>
 800ecc8:	f1b9 0f00 	cmp.w	r9, #0
 800eccc:	f300 80d4 	bgt.w	800ee78 <_dtoa_r+0x610>
 800ecd0:	f040 825e 	bne.w	800f190 <_dtoa_r+0x928>
 800ecd4:	2200      	movs	r2, #0
 800ecd6:	4b66      	ldr	r3, [pc, #408]	; (800ee70 <_dtoa_r+0x608>)
 800ecd8:	ec51 0b17 	vmov	r0, r1, d7
 800ecdc:	f7f1 fcb4 	bl	8000648 <__aeabi_dmul>
 800ece0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ece4:	f7f1 ff36 	bl	8000b54 <__aeabi_dcmpge>
 800ece8:	464f      	mov	r7, r9
 800ecea:	464e      	mov	r6, r9
 800ecec:	2800      	cmp	r0, #0
 800ecee:	f040 8234 	bne.w	800f15a <_dtoa_r+0x8f2>
 800ecf2:	2331      	movs	r3, #49	; 0x31
 800ecf4:	f10b 0501 	add.w	r5, fp, #1
 800ecf8:	f88b 3000 	strb.w	r3, [fp]
 800ecfc:	f10a 0a01 	add.w	sl, sl, #1
 800ed00:	e22f      	b.n	800f162 <_dtoa_r+0x8fa>
 800ed02:	07f2      	lsls	r2, r6, #31
 800ed04:	d505      	bpl.n	800ed12 <_dtoa_r+0x4aa>
 800ed06:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ed0a:	f7f1 fc9d 	bl	8000648 <__aeabi_dmul>
 800ed0e:	3501      	adds	r5, #1
 800ed10:	2301      	movs	r3, #1
 800ed12:	1076      	asrs	r6, r6, #1
 800ed14:	3708      	adds	r7, #8
 800ed16:	e772      	b.n	800ebfe <_dtoa_r+0x396>
 800ed18:	2502      	movs	r5, #2
 800ed1a:	e774      	b.n	800ec06 <_dtoa_r+0x39e>
 800ed1c:	f8cd a020 	str.w	sl, [sp, #32]
 800ed20:	464f      	mov	r7, r9
 800ed22:	e791      	b.n	800ec48 <_dtoa_r+0x3e0>
 800ed24:	4b4d      	ldr	r3, [pc, #308]	; (800ee5c <_dtoa_r+0x5f4>)
 800ed26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ed2a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800ed2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d047      	beq.n	800edc4 <_dtoa_r+0x55c>
 800ed34:	4602      	mov	r2, r0
 800ed36:	460b      	mov	r3, r1
 800ed38:	2000      	movs	r0, #0
 800ed3a:	494e      	ldr	r1, [pc, #312]	; (800ee74 <_dtoa_r+0x60c>)
 800ed3c:	f7f1 fdae 	bl	800089c <__aeabi_ddiv>
 800ed40:	462a      	mov	r2, r5
 800ed42:	4633      	mov	r3, r6
 800ed44:	f7f1 fac8 	bl	80002d8 <__aeabi_dsub>
 800ed48:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ed4c:	465d      	mov	r5, fp
 800ed4e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ed52:	f7f1 ff29 	bl	8000ba8 <__aeabi_d2iz>
 800ed56:	4606      	mov	r6, r0
 800ed58:	f7f1 fc0c 	bl	8000574 <__aeabi_i2d>
 800ed5c:	4602      	mov	r2, r0
 800ed5e:	460b      	mov	r3, r1
 800ed60:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ed64:	f7f1 fab8 	bl	80002d8 <__aeabi_dsub>
 800ed68:	3630      	adds	r6, #48	; 0x30
 800ed6a:	f805 6b01 	strb.w	r6, [r5], #1
 800ed6e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ed72:	e9cd 0100 	strd	r0, r1, [sp]
 800ed76:	f7f1 fed9 	bl	8000b2c <__aeabi_dcmplt>
 800ed7a:	2800      	cmp	r0, #0
 800ed7c:	d163      	bne.n	800ee46 <_dtoa_r+0x5de>
 800ed7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ed82:	2000      	movs	r0, #0
 800ed84:	4937      	ldr	r1, [pc, #220]	; (800ee64 <_dtoa_r+0x5fc>)
 800ed86:	f7f1 faa7 	bl	80002d8 <__aeabi_dsub>
 800ed8a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ed8e:	f7f1 fecd 	bl	8000b2c <__aeabi_dcmplt>
 800ed92:	2800      	cmp	r0, #0
 800ed94:	f040 80b7 	bne.w	800ef06 <_dtoa_r+0x69e>
 800ed98:	eba5 030b 	sub.w	r3, r5, fp
 800ed9c:	429f      	cmp	r7, r3
 800ed9e:	f77f af7c 	ble.w	800ec9a <_dtoa_r+0x432>
 800eda2:	2200      	movs	r2, #0
 800eda4:	4b30      	ldr	r3, [pc, #192]	; (800ee68 <_dtoa_r+0x600>)
 800eda6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800edaa:	f7f1 fc4d 	bl	8000648 <__aeabi_dmul>
 800edae:	2200      	movs	r2, #0
 800edb0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800edb4:	4b2c      	ldr	r3, [pc, #176]	; (800ee68 <_dtoa_r+0x600>)
 800edb6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800edba:	f7f1 fc45 	bl	8000648 <__aeabi_dmul>
 800edbe:	e9cd 0100 	strd	r0, r1, [sp]
 800edc2:	e7c4      	b.n	800ed4e <_dtoa_r+0x4e6>
 800edc4:	462a      	mov	r2, r5
 800edc6:	4633      	mov	r3, r6
 800edc8:	f7f1 fc3e 	bl	8000648 <__aeabi_dmul>
 800edcc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800edd0:	eb0b 0507 	add.w	r5, fp, r7
 800edd4:	465e      	mov	r6, fp
 800edd6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800edda:	f7f1 fee5 	bl	8000ba8 <__aeabi_d2iz>
 800edde:	4607      	mov	r7, r0
 800ede0:	f7f1 fbc8 	bl	8000574 <__aeabi_i2d>
 800ede4:	3730      	adds	r7, #48	; 0x30
 800ede6:	4602      	mov	r2, r0
 800ede8:	460b      	mov	r3, r1
 800edea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800edee:	f7f1 fa73 	bl	80002d8 <__aeabi_dsub>
 800edf2:	f806 7b01 	strb.w	r7, [r6], #1
 800edf6:	42ae      	cmp	r6, r5
 800edf8:	e9cd 0100 	strd	r0, r1, [sp]
 800edfc:	f04f 0200 	mov.w	r2, #0
 800ee00:	d126      	bne.n	800ee50 <_dtoa_r+0x5e8>
 800ee02:	4b1c      	ldr	r3, [pc, #112]	; (800ee74 <_dtoa_r+0x60c>)
 800ee04:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ee08:	f7f1 fa68 	bl	80002dc <__adddf3>
 800ee0c:	4602      	mov	r2, r0
 800ee0e:	460b      	mov	r3, r1
 800ee10:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ee14:	f7f1 fea8 	bl	8000b68 <__aeabi_dcmpgt>
 800ee18:	2800      	cmp	r0, #0
 800ee1a:	d174      	bne.n	800ef06 <_dtoa_r+0x69e>
 800ee1c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ee20:	2000      	movs	r0, #0
 800ee22:	4914      	ldr	r1, [pc, #80]	; (800ee74 <_dtoa_r+0x60c>)
 800ee24:	f7f1 fa58 	bl	80002d8 <__aeabi_dsub>
 800ee28:	4602      	mov	r2, r0
 800ee2a:	460b      	mov	r3, r1
 800ee2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ee30:	f7f1 fe7c 	bl	8000b2c <__aeabi_dcmplt>
 800ee34:	2800      	cmp	r0, #0
 800ee36:	f43f af30 	beq.w	800ec9a <_dtoa_r+0x432>
 800ee3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ee3e:	2b30      	cmp	r3, #48	; 0x30
 800ee40:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800ee44:	d002      	beq.n	800ee4c <_dtoa_r+0x5e4>
 800ee46:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ee4a:	e04a      	b.n	800eee2 <_dtoa_r+0x67a>
 800ee4c:	4615      	mov	r5, r2
 800ee4e:	e7f4      	b.n	800ee3a <_dtoa_r+0x5d2>
 800ee50:	4b05      	ldr	r3, [pc, #20]	; (800ee68 <_dtoa_r+0x600>)
 800ee52:	f7f1 fbf9 	bl	8000648 <__aeabi_dmul>
 800ee56:	e9cd 0100 	strd	r0, r1, [sp]
 800ee5a:	e7bc      	b.n	800edd6 <_dtoa_r+0x56e>
 800ee5c:	080112b0 	.word	0x080112b0
 800ee60:	08011288 	.word	0x08011288
 800ee64:	3ff00000 	.word	0x3ff00000
 800ee68:	40240000 	.word	0x40240000
 800ee6c:	401c0000 	.word	0x401c0000
 800ee70:	40140000 	.word	0x40140000
 800ee74:	3fe00000 	.word	0x3fe00000
 800ee78:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ee7c:	465d      	mov	r5, fp
 800ee7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ee82:	4630      	mov	r0, r6
 800ee84:	4639      	mov	r1, r7
 800ee86:	f7f1 fd09 	bl	800089c <__aeabi_ddiv>
 800ee8a:	f7f1 fe8d 	bl	8000ba8 <__aeabi_d2iz>
 800ee8e:	4680      	mov	r8, r0
 800ee90:	f7f1 fb70 	bl	8000574 <__aeabi_i2d>
 800ee94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ee98:	f7f1 fbd6 	bl	8000648 <__aeabi_dmul>
 800ee9c:	4602      	mov	r2, r0
 800ee9e:	460b      	mov	r3, r1
 800eea0:	4630      	mov	r0, r6
 800eea2:	4639      	mov	r1, r7
 800eea4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800eea8:	f7f1 fa16 	bl	80002d8 <__aeabi_dsub>
 800eeac:	f805 6b01 	strb.w	r6, [r5], #1
 800eeb0:	eba5 060b 	sub.w	r6, r5, fp
 800eeb4:	45b1      	cmp	r9, r6
 800eeb6:	4602      	mov	r2, r0
 800eeb8:	460b      	mov	r3, r1
 800eeba:	d139      	bne.n	800ef30 <_dtoa_r+0x6c8>
 800eebc:	f7f1 fa0e 	bl	80002dc <__adddf3>
 800eec0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eec4:	4606      	mov	r6, r0
 800eec6:	460f      	mov	r7, r1
 800eec8:	f7f1 fe4e 	bl	8000b68 <__aeabi_dcmpgt>
 800eecc:	b9c8      	cbnz	r0, 800ef02 <_dtoa_r+0x69a>
 800eece:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eed2:	4630      	mov	r0, r6
 800eed4:	4639      	mov	r1, r7
 800eed6:	f7f1 fe1f 	bl	8000b18 <__aeabi_dcmpeq>
 800eeda:	b110      	cbz	r0, 800eee2 <_dtoa_r+0x67a>
 800eedc:	f018 0f01 	tst.w	r8, #1
 800eee0:	d10f      	bne.n	800ef02 <_dtoa_r+0x69a>
 800eee2:	9904      	ldr	r1, [sp, #16]
 800eee4:	4620      	mov	r0, r4
 800eee6:	f000 fcaa 	bl	800f83e <_Bfree>
 800eeea:	2300      	movs	r3, #0
 800eeec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800eeee:	702b      	strb	r3, [r5, #0]
 800eef0:	f10a 0301 	add.w	r3, sl, #1
 800eef4:	6013      	str	r3, [r2, #0]
 800eef6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	f000 8241 	beq.w	800f380 <_dtoa_r+0xb18>
 800eefe:	601d      	str	r5, [r3, #0]
 800ef00:	e23e      	b.n	800f380 <_dtoa_r+0xb18>
 800ef02:	f8cd a020 	str.w	sl, [sp, #32]
 800ef06:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ef0a:	2a39      	cmp	r2, #57	; 0x39
 800ef0c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800ef10:	d108      	bne.n	800ef24 <_dtoa_r+0x6bc>
 800ef12:	459b      	cmp	fp, r3
 800ef14:	d10a      	bne.n	800ef2c <_dtoa_r+0x6c4>
 800ef16:	9b08      	ldr	r3, [sp, #32]
 800ef18:	3301      	adds	r3, #1
 800ef1a:	9308      	str	r3, [sp, #32]
 800ef1c:	2330      	movs	r3, #48	; 0x30
 800ef1e:	f88b 3000 	strb.w	r3, [fp]
 800ef22:	465b      	mov	r3, fp
 800ef24:	781a      	ldrb	r2, [r3, #0]
 800ef26:	3201      	adds	r2, #1
 800ef28:	701a      	strb	r2, [r3, #0]
 800ef2a:	e78c      	b.n	800ee46 <_dtoa_r+0x5de>
 800ef2c:	461d      	mov	r5, r3
 800ef2e:	e7ea      	b.n	800ef06 <_dtoa_r+0x69e>
 800ef30:	2200      	movs	r2, #0
 800ef32:	4b9b      	ldr	r3, [pc, #620]	; (800f1a0 <_dtoa_r+0x938>)
 800ef34:	f7f1 fb88 	bl	8000648 <__aeabi_dmul>
 800ef38:	2200      	movs	r2, #0
 800ef3a:	2300      	movs	r3, #0
 800ef3c:	4606      	mov	r6, r0
 800ef3e:	460f      	mov	r7, r1
 800ef40:	f7f1 fdea 	bl	8000b18 <__aeabi_dcmpeq>
 800ef44:	2800      	cmp	r0, #0
 800ef46:	d09a      	beq.n	800ee7e <_dtoa_r+0x616>
 800ef48:	e7cb      	b.n	800eee2 <_dtoa_r+0x67a>
 800ef4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ef4c:	2a00      	cmp	r2, #0
 800ef4e:	f000 808b 	beq.w	800f068 <_dtoa_r+0x800>
 800ef52:	9a06      	ldr	r2, [sp, #24]
 800ef54:	2a01      	cmp	r2, #1
 800ef56:	dc6e      	bgt.n	800f036 <_dtoa_r+0x7ce>
 800ef58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ef5a:	2a00      	cmp	r2, #0
 800ef5c:	d067      	beq.n	800f02e <_dtoa_r+0x7c6>
 800ef5e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ef62:	9f07      	ldr	r7, [sp, #28]
 800ef64:	9d05      	ldr	r5, [sp, #20]
 800ef66:	9a05      	ldr	r2, [sp, #20]
 800ef68:	2101      	movs	r1, #1
 800ef6a:	441a      	add	r2, r3
 800ef6c:	4620      	mov	r0, r4
 800ef6e:	9205      	str	r2, [sp, #20]
 800ef70:	4498      	add	r8, r3
 800ef72:	f000 fd04 	bl	800f97e <__i2b>
 800ef76:	4606      	mov	r6, r0
 800ef78:	2d00      	cmp	r5, #0
 800ef7a:	dd0c      	ble.n	800ef96 <_dtoa_r+0x72e>
 800ef7c:	f1b8 0f00 	cmp.w	r8, #0
 800ef80:	dd09      	ble.n	800ef96 <_dtoa_r+0x72e>
 800ef82:	4545      	cmp	r5, r8
 800ef84:	9a05      	ldr	r2, [sp, #20]
 800ef86:	462b      	mov	r3, r5
 800ef88:	bfa8      	it	ge
 800ef8a:	4643      	movge	r3, r8
 800ef8c:	1ad2      	subs	r2, r2, r3
 800ef8e:	9205      	str	r2, [sp, #20]
 800ef90:	1aed      	subs	r5, r5, r3
 800ef92:	eba8 0803 	sub.w	r8, r8, r3
 800ef96:	9b07      	ldr	r3, [sp, #28]
 800ef98:	b1eb      	cbz	r3, 800efd6 <_dtoa_r+0x76e>
 800ef9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d067      	beq.n	800f070 <_dtoa_r+0x808>
 800efa0:	b18f      	cbz	r7, 800efc6 <_dtoa_r+0x75e>
 800efa2:	4631      	mov	r1, r6
 800efa4:	463a      	mov	r2, r7
 800efa6:	4620      	mov	r0, r4
 800efa8:	f000 fd88 	bl	800fabc <__pow5mult>
 800efac:	9a04      	ldr	r2, [sp, #16]
 800efae:	4601      	mov	r1, r0
 800efb0:	4606      	mov	r6, r0
 800efb2:	4620      	mov	r0, r4
 800efb4:	f000 fcec 	bl	800f990 <__multiply>
 800efb8:	9904      	ldr	r1, [sp, #16]
 800efba:	9008      	str	r0, [sp, #32]
 800efbc:	4620      	mov	r0, r4
 800efbe:	f000 fc3e 	bl	800f83e <_Bfree>
 800efc2:	9b08      	ldr	r3, [sp, #32]
 800efc4:	9304      	str	r3, [sp, #16]
 800efc6:	9b07      	ldr	r3, [sp, #28]
 800efc8:	1bda      	subs	r2, r3, r7
 800efca:	d004      	beq.n	800efd6 <_dtoa_r+0x76e>
 800efcc:	9904      	ldr	r1, [sp, #16]
 800efce:	4620      	mov	r0, r4
 800efd0:	f000 fd74 	bl	800fabc <__pow5mult>
 800efd4:	9004      	str	r0, [sp, #16]
 800efd6:	2101      	movs	r1, #1
 800efd8:	4620      	mov	r0, r4
 800efda:	f000 fcd0 	bl	800f97e <__i2b>
 800efde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800efe0:	4607      	mov	r7, r0
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	f000 81d0 	beq.w	800f388 <_dtoa_r+0xb20>
 800efe8:	461a      	mov	r2, r3
 800efea:	4601      	mov	r1, r0
 800efec:	4620      	mov	r0, r4
 800efee:	f000 fd65 	bl	800fabc <__pow5mult>
 800eff2:	9b06      	ldr	r3, [sp, #24]
 800eff4:	2b01      	cmp	r3, #1
 800eff6:	4607      	mov	r7, r0
 800eff8:	dc40      	bgt.n	800f07c <_dtoa_r+0x814>
 800effa:	9b00      	ldr	r3, [sp, #0]
 800effc:	2b00      	cmp	r3, #0
 800effe:	d139      	bne.n	800f074 <_dtoa_r+0x80c>
 800f000:	9b01      	ldr	r3, [sp, #4]
 800f002:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f006:	2b00      	cmp	r3, #0
 800f008:	d136      	bne.n	800f078 <_dtoa_r+0x810>
 800f00a:	9b01      	ldr	r3, [sp, #4]
 800f00c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f010:	0d1b      	lsrs	r3, r3, #20
 800f012:	051b      	lsls	r3, r3, #20
 800f014:	b12b      	cbz	r3, 800f022 <_dtoa_r+0x7ba>
 800f016:	9b05      	ldr	r3, [sp, #20]
 800f018:	3301      	adds	r3, #1
 800f01a:	9305      	str	r3, [sp, #20]
 800f01c:	f108 0801 	add.w	r8, r8, #1
 800f020:	2301      	movs	r3, #1
 800f022:	9307      	str	r3, [sp, #28]
 800f024:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f026:	2b00      	cmp	r3, #0
 800f028:	d12a      	bne.n	800f080 <_dtoa_r+0x818>
 800f02a:	2001      	movs	r0, #1
 800f02c:	e030      	b.n	800f090 <_dtoa_r+0x828>
 800f02e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f030:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f034:	e795      	b.n	800ef62 <_dtoa_r+0x6fa>
 800f036:	9b07      	ldr	r3, [sp, #28]
 800f038:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800f03c:	42bb      	cmp	r3, r7
 800f03e:	bfbf      	itttt	lt
 800f040:	9b07      	ldrlt	r3, [sp, #28]
 800f042:	9707      	strlt	r7, [sp, #28]
 800f044:	1afa      	sublt	r2, r7, r3
 800f046:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800f048:	bfbb      	ittet	lt
 800f04a:	189b      	addlt	r3, r3, r2
 800f04c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800f04e:	1bdf      	subge	r7, r3, r7
 800f050:	2700      	movlt	r7, #0
 800f052:	f1b9 0f00 	cmp.w	r9, #0
 800f056:	bfb5      	itete	lt
 800f058:	9b05      	ldrlt	r3, [sp, #20]
 800f05a:	9d05      	ldrge	r5, [sp, #20]
 800f05c:	eba3 0509 	sublt.w	r5, r3, r9
 800f060:	464b      	movge	r3, r9
 800f062:	bfb8      	it	lt
 800f064:	2300      	movlt	r3, #0
 800f066:	e77e      	b.n	800ef66 <_dtoa_r+0x6fe>
 800f068:	9f07      	ldr	r7, [sp, #28]
 800f06a:	9d05      	ldr	r5, [sp, #20]
 800f06c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800f06e:	e783      	b.n	800ef78 <_dtoa_r+0x710>
 800f070:	9a07      	ldr	r2, [sp, #28]
 800f072:	e7ab      	b.n	800efcc <_dtoa_r+0x764>
 800f074:	2300      	movs	r3, #0
 800f076:	e7d4      	b.n	800f022 <_dtoa_r+0x7ba>
 800f078:	9b00      	ldr	r3, [sp, #0]
 800f07a:	e7d2      	b.n	800f022 <_dtoa_r+0x7ba>
 800f07c:	2300      	movs	r3, #0
 800f07e:	9307      	str	r3, [sp, #28]
 800f080:	693b      	ldr	r3, [r7, #16]
 800f082:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800f086:	6918      	ldr	r0, [r3, #16]
 800f088:	f000 fc2b 	bl	800f8e2 <__hi0bits>
 800f08c:	f1c0 0020 	rsb	r0, r0, #32
 800f090:	4440      	add	r0, r8
 800f092:	f010 001f 	ands.w	r0, r0, #31
 800f096:	d047      	beq.n	800f128 <_dtoa_r+0x8c0>
 800f098:	f1c0 0320 	rsb	r3, r0, #32
 800f09c:	2b04      	cmp	r3, #4
 800f09e:	dd3b      	ble.n	800f118 <_dtoa_r+0x8b0>
 800f0a0:	9b05      	ldr	r3, [sp, #20]
 800f0a2:	f1c0 001c 	rsb	r0, r0, #28
 800f0a6:	4403      	add	r3, r0
 800f0a8:	9305      	str	r3, [sp, #20]
 800f0aa:	4405      	add	r5, r0
 800f0ac:	4480      	add	r8, r0
 800f0ae:	9b05      	ldr	r3, [sp, #20]
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	dd05      	ble.n	800f0c0 <_dtoa_r+0x858>
 800f0b4:	461a      	mov	r2, r3
 800f0b6:	9904      	ldr	r1, [sp, #16]
 800f0b8:	4620      	mov	r0, r4
 800f0ba:	f000 fd4d 	bl	800fb58 <__lshift>
 800f0be:	9004      	str	r0, [sp, #16]
 800f0c0:	f1b8 0f00 	cmp.w	r8, #0
 800f0c4:	dd05      	ble.n	800f0d2 <_dtoa_r+0x86a>
 800f0c6:	4639      	mov	r1, r7
 800f0c8:	4642      	mov	r2, r8
 800f0ca:	4620      	mov	r0, r4
 800f0cc:	f000 fd44 	bl	800fb58 <__lshift>
 800f0d0:	4607      	mov	r7, r0
 800f0d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f0d4:	b353      	cbz	r3, 800f12c <_dtoa_r+0x8c4>
 800f0d6:	4639      	mov	r1, r7
 800f0d8:	9804      	ldr	r0, [sp, #16]
 800f0da:	f000 fd91 	bl	800fc00 <__mcmp>
 800f0de:	2800      	cmp	r0, #0
 800f0e0:	da24      	bge.n	800f12c <_dtoa_r+0x8c4>
 800f0e2:	2300      	movs	r3, #0
 800f0e4:	220a      	movs	r2, #10
 800f0e6:	9904      	ldr	r1, [sp, #16]
 800f0e8:	4620      	mov	r0, r4
 800f0ea:	f000 fbbf 	bl	800f86c <__multadd>
 800f0ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f0f0:	9004      	str	r0, [sp, #16]
 800f0f2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	f000 814d 	beq.w	800f396 <_dtoa_r+0xb2e>
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	4631      	mov	r1, r6
 800f100:	220a      	movs	r2, #10
 800f102:	4620      	mov	r0, r4
 800f104:	f000 fbb2 	bl	800f86c <__multadd>
 800f108:	9b02      	ldr	r3, [sp, #8]
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	4606      	mov	r6, r0
 800f10e:	dc4f      	bgt.n	800f1b0 <_dtoa_r+0x948>
 800f110:	9b06      	ldr	r3, [sp, #24]
 800f112:	2b02      	cmp	r3, #2
 800f114:	dd4c      	ble.n	800f1b0 <_dtoa_r+0x948>
 800f116:	e011      	b.n	800f13c <_dtoa_r+0x8d4>
 800f118:	d0c9      	beq.n	800f0ae <_dtoa_r+0x846>
 800f11a:	9a05      	ldr	r2, [sp, #20]
 800f11c:	331c      	adds	r3, #28
 800f11e:	441a      	add	r2, r3
 800f120:	9205      	str	r2, [sp, #20]
 800f122:	441d      	add	r5, r3
 800f124:	4498      	add	r8, r3
 800f126:	e7c2      	b.n	800f0ae <_dtoa_r+0x846>
 800f128:	4603      	mov	r3, r0
 800f12a:	e7f6      	b.n	800f11a <_dtoa_r+0x8b2>
 800f12c:	f1b9 0f00 	cmp.w	r9, #0
 800f130:	dc38      	bgt.n	800f1a4 <_dtoa_r+0x93c>
 800f132:	9b06      	ldr	r3, [sp, #24]
 800f134:	2b02      	cmp	r3, #2
 800f136:	dd35      	ble.n	800f1a4 <_dtoa_r+0x93c>
 800f138:	f8cd 9008 	str.w	r9, [sp, #8]
 800f13c:	9b02      	ldr	r3, [sp, #8]
 800f13e:	b963      	cbnz	r3, 800f15a <_dtoa_r+0x8f2>
 800f140:	4639      	mov	r1, r7
 800f142:	2205      	movs	r2, #5
 800f144:	4620      	mov	r0, r4
 800f146:	f000 fb91 	bl	800f86c <__multadd>
 800f14a:	4601      	mov	r1, r0
 800f14c:	4607      	mov	r7, r0
 800f14e:	9804      	ldr	r0, [sp, #16]
 800f150:	f000 fd56 	bl	800fc00 <__mcmp>
 800f154:	2800      	cmp	r0, #0
 800f156:	f73f adcc 	bgt.w	800ecf2 <_dtoa_r+0x48a>
 800f15a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f15c:	465d      	mov	r5, fp
 800f15e:	ea6f 0a03 	mvn.w	sl, r3
 800f162:	f04f 0900 	mov.w	r9, #0
 800f166:	4639      	mov	r1, r7
 800f168:	4620      	mov	r0, r4
 800f16a:	f000 fb68 	bl	800f83e <_Bfree>
 800f16e:	2e00      	cmp	r6, #0
 800f170:	f43f aeb7 	beq.w	800eee2 <_dtoa_r+0x67a>
 800f174:	f1b9 0f00 	cmp.w	r9, #0
 800f178:	d005      	beq.n	800f186 <_dtoa_r+0x91e>
 800f17a:	45b1      	cmp	r9, r6
 800f17c:	d003      	beq.n	800f186 <_dtoa_r+0x91e>
 800f17e:	4649      	mov	r1, r9
 800f180:	4620      	mov	r0, r4
 800f182:	f000 fb5c 	bl	800f83e <_Bfree>
 800f186:	4631      	mov	r1, r6
 800f188:	4620      	mov	r0, r4
 800f18a:	f000 fb58 	bl	800f83e <_Bfree>
 800f18e:	e6a8      	b.n	800eee2 <_dtoa_r+0x67a>
 800f190:	2700      	movs	r7, #0
 800f192:	463e      	mov	r6, r7
 800f194:	e7e1      	b.n	800f15a <_dtoa_r+0x8f2>
 800f196:	f8dd a020 	ldr.w	sl, [sp, #32]
 800f19a:	463e      	mov	r6, r7
 800f19c:	e5a9      	b.n	800ecf2 <_dtoa_r+0x48a>
 800f19e:	bf00      	nop
 800f1a0:	40240000 	.word	0x40240000
 800f1a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f1a6:	f8cd 9008 	str.w	r9, [sp, #8]
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	f000 80fa 	beq.w	800f3a4 <_dtoa_r+0xb3c>
 800f1b0:	2d00      	cmp	r5, #0
 800f1b2:	dd05      	ble.n	800f1c0 <_dtoa_r+0x958>
 800f1b4:	4631      	mov	r1, r6
 800f1b6:	462a      	mov	r2, r5
 800f1b8:	4620      	mov	r0, r4
 800f1ba:	f000 fccd 	bl	800fb58 <__lshift>
 800f1be:	4606      	mov	r6, r0
 800f1c0:	9b07      	ldr	r3, [sp, #28]
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d04c      	beq.n	800f260 <_dtoa_r+0x9f8>
 800f1c6:	6871      	ldr	r1, [r6, #4]
 800f1c8:	4620      	mov	r0, r4
 800f1ca:	f000 fb04 	bl	800f7d6 <_Balloc>
 800f1ce:	6932      	ldr	r2, [r6, #16]
 800f1d0:	3202      	adds	r2, #2
 800f1d2:	4605      	mov	r5, r0
 800f1d4:	0092      	lsls	r2, r2, #2
 800f1d6:	f106 010c 	add.w	r1, r6, #12
 800f1da:	300c      	adds	r0, #12
 800f1dc:	f000 faf0 	bl	800f7c0 <memcpy>
 800f1e0:	2201      	movs	r2, #1
 800f1e2:	4629      	mov	r1, r5
 800f1e4:	4620      	mov	r0, r4
 800f1e6:	f000 fcb7 	bl	800fb58 <__lshift>
 800f1ea:	9b00      	ldr	r3, [sp, #0]
 800f1ec:	f8cd b014 	str.w	fp, [sp, #20]
 800f1f0:	f003 0301 	and.w	r3, r3, #1
 800f1f4:	46b1      	mov	r9, r6
 800f1f6:	9307      	str	r3, [sp, #28]
 800f1f8:	4606      	mov	r6, r0
 800f1fa:	4639      	mov	r1, r7
 800f1fc:	9804      	ldr	r0, [sp, #16]
 800f1fe:	f7ff faa7 	bl	800e750 <quorem>
 800f202:	4649      	mov	r1, r9
 800f204:	4605      	mov	r5, r0
 800f206:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800f20a:	9804      	ldr	r0, [sp, #16]
 800f20c:	f000 fcf8 	bl	800fc00 <__mcmp>
 800f210:	4632      	mov	r2, r6
 800f212:	9000      	str	r0, [sp, #0]
 800f214:	4639      	mov	r1, r7
 800f216:	4620      	mov	r0, r4
 800f218:	f000 fd0c 	bl	800fc34 <__mdiff>
 800f21c:	68c3      	ldr	r3, [r0, #12]
 800f21e:	4602      	mov	r2, r0
 800f220:	bb03      	cbnz	r3, 800f264 <_dtoa_r+0x9fc>
 800f222:	4601      	mov	r1, r0
 800f224:	9008      	str	r0, [sp, #32]
 800f226:	9804      	ldr	r0, [sp, #16]
 800f228:	f000 fcea 	bl	800fc00 <__mcmp>
 800f22c:	9a08      	ldr	r2, [sp, #32]
 800f22e:	4603      	mov	r3, r0
 800f230:	4611      	mov	r1, r2
 800f232:	4620      	mov	r0, r4
 800f234:	9308      	str	r3, [sp, #32]
 800f236:	f000 fb02 	bl	800f83e <_Bfree>
 800f23a:	9b08      	ldr	r3, [sp, #32]
 800f23c:	b9a3      	cbnz	r3, 800f268 <_dtoa_r+0xa00>
 800f23e:	9a06      	ldr	r2, [sp, #24]
 800f240:	b992      	cbnz	r2, 800f268 <_dtoa_r+0xa00>
 800f242:	9a07      	ldr	r2, [sp, #28]
 800f244:	b982      	cbnz	r2, 800f268 <_dtoa_r+0xa00>
 800f246:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f24a:	d029      	beq.n	800f2a0 <_dtoa_r+0xa38>
 800f24c:	9b00      	ldr	r3, [sp, #0]
 800f24e:	2b00      	cmp	r3, #0
 800f250:	dd01      	ble.n	800f256 <_dtoa_r+0x9ee>
 800f252:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800f256:	9b05      	ldr	r3, [sp, #20]
 800f258:	1c5d      	adds	r5, r3, #1
 800f25a:	f883 8000 	strb.w	r8, [r3]
 800f25e:	e782      	b.n	800f166 <_dtoa_r+0x8fe>
 800f260:	4630      	mov	r0, r6
 800f262:	e7c2      	b.n	800f1ea <_dtoa_r+0x982>
 800f264:	2301      	movs	r3, #1
 800f266:	e7e3      	b.n	800f230 <_dtoa_r+0x9c8>
 800f268:	9a00      	ldr	r2, [sp, #0]
 800f26a:	2a00      	cmp	r2, #0
 800f26c:	db04      	blt.n	800f278 <_dtoa_r+0xa10>
 800f26e:	d125      	bne.n	800f2bc <_dtoa_r+0xa54>
 800f270:	9a06      	ldr	r2, [sp, #24]
 800f272:	bb1a      	cbnz	r2, 800f2bc <_dtoa_r+0xa54>
 800f274:	9a07      	ldr	r2, [sp, #28]
 800f276:	bb0a      	cbnz	r2, 800f2bc <_dtoa_r+0xa54>
 800f278:	2b00      	cmp	r3, #0
 800f27a:	ddec      	ble.n	800f256 <_dtoa_r+0x9ee>
 800f27c:	2201      	movs	r2, #1
 800f27e:	9904      	ldr	r1, [sp, #16]
 800f280:	4620      	mov	r0, r4
 800f282:	f000 fc69 	bl	800fb58 <__lshift>
 800f286:	4639      	mov	r1, r7
 800f288:	9004      	str	r0, [sp, #16]
 800f28a:	f000 fcb9 	bl	800fc00 <__mcmp>
 800f28e:	2800      	cmp	r0, #0
 800f290:	dc03      	bgt.n	800f29a <_dtoa_r+0xa32>
 800f292:	d1e0      	bne.n	800f256 <_dtoa_r+0x9ee>
 800f294:	f018 0f01 	tst.w	r8, #1
 800f298:	d0dd      	beq.n	800f256 <_dtoa_r+0x9ee>
 800f29a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f29e:	d1d8      	bne.n	800f252 <_dtoa_r+0x9ea>
 800f2a0:	9b05      	ldr	r3, [sp, #20]
 800f2a2:	9a05      	ldr	r2, [sp, #20]
 800f2a4:	1c5d      	adds	r5, r3, #1
 800f2a6:	2339      	movs	r3, #57	; 0x39
 800f2a8:	7013      	strb	r3, [r2, #0]
 800f2aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f2ae:	2b39      	cmp	r3, #57	; 0x39
 800f2b0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800f2b4:	d04f      	beq.n	800f356 <_dtoa_r+0xaee>
 800f2b6:	3301      	adds	r3, #1
 800f2b8:	7013      	strb	r3, [r2, #0]
 800f2ba:	e754      	b.n	800f166 <_dtoa_r+0x8fe>
 800f2bc:	9a05      	ldr	r2, [sp, #20]
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	f102 0501 	add.w	r5, r2, #1
 800f2c4:	dd06      	ble.n	800f2d4 <_dtoa_r+0xa6c>
 800f2c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f2ca:	d0e9      	beq.n	800f2a0 <_dtoa_r+0xa38>
 800f2cc:	f108 0801 	add.w	r8, r8, #1
 800f2d0:	9b05      	ldr	r3, [sp, #20]
 800f2d2:	e7c2      	b.n	800f25a <_dtoa_r+0x9f2>
 800f2d4:	9a02      	ldr	r2, [sp, #8]
 800f2d6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800f2da:	eba5 030b 	sub.w	r3, r5, fp
 800f2de:	4293      	cmp	r3, r2
 800f2e0:	d021      	beq.n	800f326 <_dtoa_r+0xabe>
 800f2e2:	2300      	movs	r3, #0
 800f2e4:	220a      	movs	r2, #10
 800f2e6:	9904      	ldr	r1, [sp, #16]
 800f2e8:	4620      	mov	r0, r4
 800f2ea:	f000 fabf 	bl	800f86c <__multadd>
 800f2ee:	45b1      	cmp	r9, r6
 800f2f0:	9004      	str	r0, [sp, #16]
 800f2f2:	f04f 0300 	mov.w	r3, #0
 800f2f6:	f04f 020a 	mov.w	r2, #10
 800f2fa:	4649      	mov	r1, r9
 800f2fc:	4620      	mov	r0, r4
 800f2fe:	d105      	bne.n	800f30c <_dtoa_r+0xaa4>
 800f300:	f000 fab4 	bl	800f86c <__multadd>
 800f304:	4681      	mov	r9, r0
 800f306:	4606      	mov	r6, r0
 800f308:	9505      	str	r5, [sp, #20]
 800f30a:	e776      	b.n	800f1fa <_dtoa_r+0x992>
 800f30c:	f000 faae 	bl	800f86c <__multadd>
 800f310:	4631      	mov	r1, r6
 800f312:	4681      	mov	r9, r0
 800f314:	2300      	movs	r3, #0
 800f316:	220a      	movs	r2, #10
 800f318:	4620      	mov	r0, r4
 800f31a:	f000 faa7 	bl	800f86c <__multadd>
 800f31e:	4606      	mov	r6, r0
 800f320:	e7f2      	b.n	800f308 <_dtoa_r+0xaa0>
 800f322:	f04f 0900 	mov.w	r9, #0
 800f326:	2201      	movs	r2, #1
 800f328:	9904      	ldr	r1, [sp, #16]
 800f32a:	4620      	mov	r0, r4
 800f32c:	f000 fc14 	bl	800fb58 <__lshift>
 800f330:	4639      	mov	r1, r7
 800f332:	9004      	str	r0, [sp, #16]
 800f334:	f000 fc64 	bl	800fc00 <__mcmp>
 800f338:	2800      	cmp	r0, #0
 800f33a:	dcb6      	bgt.n	800f2aa <_dtoa_r+0xa42>
 800f33c:	d102      	bne.n	800f344 <_dtoa_r+0xadc>
 800f33e:	f018 0f01 	tst.w	r8, #1
 800f342:	d1b2      	bne.n	800f2aa <_dtoa_r+0xa42>
 800f344:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f348:	2b30      	cmp	r3, #48	; 0x30
 800f34a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800f34e:	f47f af0a 	bne.w	800f166 <_dtoa_r+0x8fe>
 800f352:	4615      	mov	r5, r2
 800f354:	e7f6      	b.n	800f344 <_dtoa_r+0xadc>
 800f356:	4593      	cmp	fp, r2
 800f358:	d105      	bne.n	800f366 <_dtoa_r+0xafe>
 800f35a:	2331      	movs	r3, #49	; 0x31
 800f35c:	f10a 0a01 	add.w	sl, sl, #1
 800f360:	f88b 3000 	strb.w	r3, [fp]
 800f364:	e6ff      	b.n	800f166 <_dtoa_r+0x8fe>
 800f366:	4615      	mov	r5, r2
 800f368:	e79f      	b.n	800f2aa <_dtoa_r+0xa42>
 800f36a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800f3d0 <_dtoa_r+0xb68>
 800f36e:	e007      	b.n	800f380 <_dtoa_r+0xb18>
 800f370:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f372:	f8df b060 	ldr.w	fp, [pc, #96]	; 800f3d4 <_dtoa_r+0xb6c>
 800f376:	b11b      	cbz	r3, 800f380 <_dtoa_r+0xb18>
 800f378:	f10b 0308 	add.w	r3, fp, #8
 800f37c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f37e:	6013      	str	r3, [r2, #0]
 800f380:	4658      	mov	r0, fp
 800f382:	b017      	add	sp, #92	; 0x5c
 800f384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f388:	9b06      	ldr	r3, [sp, #24]
 800f38a:	2b01      	cmp	r3, #1
 800f38c:	f77f ae35 	ble.w	800effa <_dtoa_r+0x792>
 800f390:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f392:	9307      	str	r3, [sp, #28]
 800f394:	e649      	b.n	800f02a <_dtoa_r+0x7c2>
 800f396:	9b02      	ldr	r3, [sp, #8]
 800f398:	2b00      	cmp	r3, #0
 800f39a:	dc03      	bgt.n	800f3a4 <_dtoa_r+0xb3c>
 800f39c:	9b06      	ldr	r3, [sp, #24]
 800f39e:	2b02      	cmp	r3, #2
 800f3a0:	f73f aecc 	bgt.w	800f13c <_dtoa_r+0x8d4>
 800f3a4:	465d      	mov	r5, fp
 800f3a6:	4639      	mov	r1, r7
 800f3a8:	9804      	ldr	r0, [sp, #16]
 800f3aa:	f7ff f9d1 	bl	800e750 <quorem>
 800f3ae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800f3b2:	f805 8b01 	strb.w	r8, [r5], #1
 800f3b6:	9a02      	ldr	r2, [sp, #8]
 800f3b8:	eba5 030b 	sub.w	r3, r5, fp
 800f3bc:	429a      	cmp	r2, r3
 800f3be:	ddb0      	ble.n	800f322 <_dtoa_r+0xaba>
 800f3c0:	2300      	movs	r3, #0
 800f3c2:	220a      	movs	r2, #10
 800f3c4:	9904      	ldr	r1, [sp, #16]
 800f3c6:	4620      	mov	r0, r4
 800f3c8:	f000 fa50 	bl	800f86c <__multadd>
 800f3cc:	9004      	str	r0, [sp, #16]
 800f3ce:	e7ea      	b.n	800f3a6 <_dtoa_r+0xb3e>
 800f3d0:	080111f0 	.word	0x080111f0
 800f3d4:	08011214 	.word	0x08011214

0800f3d8 <__sflush_r>:
 800f3d8:	898a      	ldrh	r2, [r1, #12]
 800f3da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3de:	4605      	mov	r5, r0
 800f3e0:	0710      	lsls	r0, r2, #28
 800f3e2:	460c      	mov	r4, r1
 800f3e4:	d458      	bmi.n	800f498 <__sflush_r+0xc0>
 800f3e6:	684b      	ldr	r3, [r1, #4]
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	dc05      	bgt.n	800f3f8 <__sflush_r+0x20>
 800f3ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	dc02      	bgt.n	800f3f8 <__sflush_r+0x20>
 800f3f2:	2000      	movs	r0, #0
 800f3f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f3fa:	2e00      	cmp	r6, #0
 800f3fc:	d0f9      	beq.n	800f3f2 <__sflush_r+0x1a>
 800f3fe:	2300      	movs	r3, #0
 800f400:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f404:	682f      	ldr	r7, [r5, #0]
 800f406:	6a21      	ldr	r1, [r4, #32]
 800f408:	602b      	str	r3, [r5, #0]
 800f40a:	d032      	beq.n	800f472 <__sflush_r+0x9a>
 800f40c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f40e:	89a3      	ldrh	r3, [r4, #12]
 800f410:	075a      	lsls	r2, r3, #29
 800f412:	d505      	bpl.n	800f420 <__sflush_r+0x48>
 800f414:	6863      	ldr	r3, [r4, #4]
 800f416:	1ac0      	subs	r0, r0, r3
 800f418:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f41a:	b10b      	cbz	r3, 800f420 <__sflush_r+0x48>
 800f41c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f41e:	1ac0      	subs	r0, r0, r3
 800f420:	2300      	movs	r3, #0
 800f422:	4602      	mov	r2, r0
 800f424:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f426:	6a21      	ldr	r1, [r4, #32]
 800f428:	4628      	mov	r0, r5
 800f42a:	47b0      	blx	r6
 800f42c:	1c43      	adds	r3, r0, #1
 800f42e:	89a3      	ldrh	r3, [r4, #12]
 800f430:	d106      	bne.n	800f440 <__sflush_r+0x68>
 800f432:	6829      	ldr	r1, [r5, #0]
 800f434:	291d      	cmp	r1, #29
 800f436:	d848      	bhi.n	800f4ca <__sflush_r+0xf2>
 800f438:	4a29      	ldr	r2, [pc, #164]	; (800f4e0 <__sflush_r+0x108>)
 800f43a:	40ca      	lsrs	r2, r1
 800f43c:	07d6      	lsls	r6, r2, #31
 800f43e:	d544      	bpl.n	800f4ca <__sflush_r+0xf2>
 800f440:	2200      	movs	r2, #0
 800f442:	6062      	str	r2, [r4, #4]
 800f444:	04d9      	lsls	r1, r3, #19
 800f446:	6922      	ldr	r2, [r4, #16]
 800f448:	6022      	str	r2, [r4, #0]
 800f44a:	d504      	bpl.n	800f456 <__sflush_r+0x7e>
 800f44c:	1c42      	adds	r2, r0, #1
 800f44e:	d101      	bne.n	800f454 <__sflush_r+0x7c>
 800f450:	682b      	ldr	r3, [r5, #0]
 800f452:	b903      	cbnz	r3, 800f456 <__sflush_r+0x7e>
 800f454:	6560      	str	r0, [r4, #84]	; 0x54
 800f456:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f458:	602f      	str	r7, [r5, #0]
 800f45a:	2900      	cmp	r1, #0
 800f45c:	d0c9      	beq.n	800f3f2 <__sflush_r+0x1a>
 800f45e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f462:	4299      	cmp	r1, r3
 800f464:	d002      	beq.n	800f46c <__sflush_r+0x94>
 800f466:	4628      	mov	r0, r5
 800f468:	f000 fc9e 	bl	800fda8 <_free_r>
 800f46c:	2000      	movs	r0, #0
 800f46e:	6360      	str	r0, [r4, #52]	; 0x34
 800f470:	e7c0      	b.n	800f3f4 <__sflush_r+0x1c>
 800f472:	2301      	movs	r3, #1
 800f474:	4628      	mov	r0, r5
 800f476:	47b0      	blx	r6
 800f478:	1c41      	adds	r1, r0, #1
 800f47a:	d1c8      	bne.n	800f40e <__sflush_r+0x36>
 800f47c:	682b      	ldr	r3, [r5, #0]
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d0c5      	beq.n	800f40e <__sflush_r+0x36>
 800f482:	2b1d      	cmp	r3, #29
 800f484:	d001      	beq.n	800f48a <__sflush_r+0xb2>
 800f486:	2b16      	cmp	r3, #22
 800f488:	d101      	bne.n	800f48e <__sflush_r+0xb6>
 800f48a:	602f      	str	r7, [r5, #0]
 800f48c:	e7b1      	b.n	800f3f2 <__sflush_r+0x1a>
 800f48e:	89a3      	ldrh	r3, [r4, #12]
 800f490:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f494:	81a3      	strh	r3, [r4, #12]
 800f496:	e7ad      	b.n	800f3f4 <__sflush_r+0x1c>
 800f498:	690f      	ldr	r7, [r1, #16]
 800f49a:	2f00      	cmp	r7, #0
 800f49c:	d0a9      	beq.n	800f3f2 <__sflush_r+0x1a>
 800f49e:	0793      	lsls	r3, r2, #30
 800f4a0:	680e      	ldr	r6, [r1, #0]
 800f4a2:	bf08      	it	eq
 800f4a4:	694b      	ldreq	r3, [r1, #20]
 800f4a6:	600f      	str	r7, [r1, #0]
 800f4a8:	bf18      	it	ne
 800f4aa:	2300      	movne	r3, #0
 800f4ac:	eba6 0807 	sub.w	r8, r6, r7
 800f4b0:	608b      	str	r3, [r1, #8]
 800f4b2:	f1b8 0f00 	cmp.w	r8, #0
 800f4b6:	dd9c      	ble.n	800f3f2 <__sflush_r+0x1a>
 800f4b8:	4643      	mov	r3, r8
 800f4ba:	463a      	mov	r2, r7
 800f4bc:	6a21      	ldr	r1, [r4, #32]
 800f4be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f4c0:	4628      	mov	r0, r5
 800f4c2:	47b0      	blx	r6
 800f4c4:	2800      	cmp	r0, #0
 800f4c6:	dc06      	bgt.n	800f4d6 <__sflush_r+0xfe>
 800f4c8:	89a3      	ldrh	r3, [r4, #12]
 800f4ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f4ce:	81a3      	strh	r3, [r4, #12]
 800f4d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f4d4:	e78e      	b.n	800f3f4 <__sflush_r+0x1c>
 800f4d6:	4407      	add	r7, r0
 800f4d8:	eba8 0800 	sub.w	r8, r8, r0
 800f4dc:	e7e9      	b.n	800f4b2 <__sflush_r+0xda>
 800f4de:	bf00      	nop
 800f4e0:	20400001 	.word	0x20400001

0800f4e4 <_fflush_r>:
 800f4e4:	b538      	push	{r3, r4, r5, lr}
 800f4e6:	690b      	ldr	r3, [r1, #16]
 800f4e8:	4605      	mov	r5, r0
 800f4ea:	460c      	mov	r4, r1
 800f4ec:	b1db      	cbz	r3, 800f526 <_fflush_r+0x42>
 800f4ee:	b118      	cbz	r0, 800f4f8 <_fflush_r+0x14>
 800f4f0:	6983      	ldr	r3, [r0, #24]
 800f4f2:	b90b      	cbnz	r3, 800f4f8 <_fflush_r+0x14>
 800f4f4:	f000 f860 	bl	800f5b8 <__sinit>
 800f4f8:	4b0c      	ldr	r3, [pc, #48]	; (800f52c <_fflush_r+0x48>)
 800f4fa:	429c      	cmp	r4, r3
 800f4fc:	d109      	bne.n	800f512 <_fflush_r+0x2e>
 800f4fe:	686c      	ldr	r4, [r5, #4]
 800f500:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f504:	b17b      	cbz	r3, 800f526 <_fflush_r+0x42>
 800f506:	4621      	mov	r1, r4
 800f508:	4628      	mov	r0, r5
 800f50a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f50e:	f7ff bf63 	b.w	800f3d8 <__sflush_r>
 800f512:	4b07      	ldr	r3, [pc, #28]	; (800f530 <_fflush_r+0x4c>)
 800f514:	429c      	cmp	r4, r3
 800f516:	d101      	bne.n	800f51c <_fflush_r+0x38>
 800f518:	68ac      	ldr	r4, [r5, #8]
 800f51a:	e7f1      	b.n	800f500 <_fflush_r+0x1c>
 800f51c:	4b05      	ldr	r3, [pc, #20]	; (800f534 <_fflush_r+0x50>)
 800f51e:	429c      	cmp	r4, r3
 800f520:	bf08      	it	eq
 800f522:	68ec      	ldreq	r4, [r5, #12]
 800f524:	e7ec      	b.n	800f500 <_fflush_r+0x1c>
 800f526:	2000      	movs	r0, #0
 800f528:	bd38      	pop	{r3, r4, r5, pc}
 800f52a:	bf00      	nop
 800f52c:	08011244 	.word	0x08011244
 800f530:	08011264 	.word	0x08011264
 800f534:	08011224 	.word	0x08011224

0800f538 <std>:
 800f538:	2300      	movs	r3, #0
 800f53a:	b510      	push	{r4, lr}
 800f53c:	4604      	mov	r4, r0
 800f53e:	e9c0 3300 	strd	r3, r3, [r0]
 800f542:	6083      	str	r3, [r0, #8]
 800f544:	8181      	strh	r1, [r0, #12]
 800f546:	6643      	str	r3, [r0, #100]	; 0x64
 800f548:	81c2      	strh	r2, [r0, #14]
 800f54a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f54e:	6183      	str	r3, [r0, #24]
 800f550:	4619      	mov	r1, r3
 800f552:	2208      	movs	r2, #8
 800f554:	305c      	adds	r0, #92	; 0x5c
 800f556:	f7fe fb2f 	bl	800dbb8 <memset>
 800f55a:	4b05      	ldr	r3, [pc, #20]	; (800f570 <std+0x38>)
 800f55c:	6263      	str	r3, [r4, #36]	; 0x24
 800f55e:	4b05      	ldr	r3, [pc, #20]	; (800f574 <std+0x3c>)
 800f560:	62a3      	str	r3, [r4, #40]	; 0x28
 800f562:	4b05      	ldr	r3, [pc, #20]	; (800f578 <std+0x40>)
 800f564:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f566:	4b05      	ldr	r3, [pc, #20]	; (800f57c <std+0x44>)
 800f568:	6224      	str	r4, [r4, #32]
 800f56a:	6323      	str	r3, [r4, #48]	; 0x30
 800f56c:	bd10      	pop	{r4, pc}
 800f56e:	bf00      	nop
 800f570:	080101bd 	.word	0x080101bd
 800f574:	080101df 	.word	0x080101df
 800f578:	08010217 	.word	0x08010217
 800f57c:	0801023b 	.word	0x0801023b

0800f580 <_cleanup_r>:
 800f580:	4901      	ldr	r1, [pc, #4]	; (800f588 <_cleanup_r+0x8>)
 800f582:	f000 b885 	b.w	800f690 <_fwalk_reent>
 800f586:	bf00      	nop
 800f588:	0800f4e5 	.word	0x0800f4e5

0800f58c <__sfmoreglue>:
 800f58c:	b570      	push	{r4, r5, r6, lr}
 800f58e:	1e4a      	subs	r2, r1, #1
 800f590:	2568      	movs	r5, #104	; 0x68
 800f592:	4355      	muls	r5, r2
 800f594:	460e      	mov	r6, r1
 800f596:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f59a:	f000 fc53 	bl	800fe44 <_malloc_r>
 800f59e:	4604      	mov	r4, r0
 800f5a0:	b140      	cbz	r0, 800f5b4 <__sfmoreglue+0x28>
 800f5a2:	2100      	movs	r1, #0
 800f5a4:	e9c0 1600 	strd	r1, r6, [r0]
 800f5a8:	300c      	adds	r0, #12
 800f5aa:	60a0      	str	r0, [r4, #8]
 800f5ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f5b0:	f7fe fb02 	bl	800dbb8 <memset>
 800f5b4:	4620      	mov	r0, r4
 800f5b6:	bd70      	pop	{r4, r5, r6, pc}

0800f5b8 <__sinit>:
 800f5b8:	6983      	ldr	r3, [r0, #24]
 800f5ba:	b510      	push	{r4, lr}
 800f5bc:	4604      	mov	r4, r0
 800f5be:	bb33      	cbnz	r3, 800f60e <__sinit+0x56>
 800f5c0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800f5c4:	6503      	str	r3, [r0, #80]	; 0x50
 800f5c6:	4b12      	ldr	r3, [pc, #72]	; (800f610 <__sinit+0x58>)
 800f5c8:	4a12      	ldr	r2, [pc, #72]	; (800f614 <__sinit+0x5c>)
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	6282      	str	r2, [r0, #40]	; 0x28
 800f5ce:	4298      	cmp	r0, r3
 800f5d0:	bf04      	itt	eq
 800f5d2:	2301      	moveq	r3, #1
 800f5d4:	6183      	streq	r3, [r0, #24]
 800f5d6:	f000 f81f 	bl	800f618 <__sfp>
 800f5da:	6060      	str	r0, [r4, #4]
 800f5dc:	4620      	mov	r0, r4
 800f5de:	f000 f81b 	bl	800f618 <__sfp>
 800f5e2:	60a0      	str	r0, [r4, #8]
 800f5e4:	4620      	mov	r0, r4
 800f5e6:	f000 f817 	bl	800f618 <__sfp>
 800f5ea:	2200      	movs	r2, #0
 800f5ec:	60e0      	str	r0, [r4, #12]
 800f5ee:	2104      	movs	r1, #4
 800f5f0:	6860      	ldr	r0, [r4, #4]
 800f5f2:	f7ff ffa1 	bl	800f538 <std>
 800f5f6:	2201      	movs	r2, #1
 800f5f8:	2109      	movs	r1, #9
 800f5fa:	68a0      	ldr	r0, [r4, #8]
 800f5fc:	f7ff ff9c 	bl	800f538 <std>
 800f600:	2202      	movs	r2, #2
 800f602:	2112      	movs	r1, #18
 800f604:	68e0      	ldr	r0, [r4, #12]
 800f606:	f7ff ff97 	bl	800f538 <std>
 800f60a:	2301      	movs	r3, #1
 800f60c:	61a3      	str	r3, [r4, #24]
 800f60e:	bd10      	pop	{r4, pc}
 800f610:	080111dc 	.word	0x080111dc
 800f614:	0800f581 	.word	0x0800f581

0800f618 <__sfp>:
 800f618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f61a:	4b1b      	ldr	r3, [pc, #108]	; (800f688 <__sfp+0x70>)
 800f61c:	681e      	ldr	r6, [r3, #0]
 800f61e:	69b3      	ldr	r3, [r6, #24]
 800f620:	4607      	mov	r7, r0
 800f622:	b913      	cbnz	r3, 800f62a <__sfp+0x12>
 800f624:	4630      	mov	r0, r6
 800f626:	f7ff ffc7 	bl	800f5b8 <__sinit>
 800f62a:	3648      	adds	r6, #72	; 0x48
 800f62c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f630:	3b01      	subs	r3, #1
 800f632:	d503      	bpl.n	800f63c <__sfp+0x24>
 800f634:	6833      	ldr	r3, [r6, #0]
 800f636:	b133      	cbz	r3, 800f646 <__sfp+0x2e>
 800f638:	6836      	ldr	r6, [r6, #0]
 800f63a:	e7f7      	b.n	800f62c <__sfp+0x14>
 800f63c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f640:	b16d      	cbz	r5, 800f65e <__sfp+0x46>
 800f642:	3468      	adds	r4, #104	; 0x68
 800f644:	e7f4      	b.n	800f630 <__sfp+0x18>
 800f646:	2104      	movs	r1, #4
 800f648:	4638      	mov	r0, r7
 800f64a:	f7ff ff9f 	bl	800f58c <__sfmoreglue>
 800f64e:	6030      	str	r0, [r6, #0]
 800f650:	2800      	cmp	r0, #0
 800f652:	d1f1      	bne.n	800f638 <__sfp+0x20>
 800f654:	230c      	movs	r3, #12
 800f656:	603b      	str	r3, [r7, #0]
 800f658:	4604      	mov	r4, r0
 800f65a:	4620      	mov	r0, r4
 800f65c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f65e:	4b0b      	ldr	r3, [pc, #44]	; (800f68c <__sfp+0x74>)
 800f660:	6665      	str	r5, [r4, #100]	; 0x64
 800f662:	e9c4 5500 	strd	r5, r5, [r4]
 800f666:	60a5      	str	r5, [r4, #8]
 800f668:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800f66c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800f670:	2208      	movs	r2, #8
 800f672:	4629      	mov	r1, r5
 800f674:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f678:	f7fe fa9e 	bl	800dbb8 <memset>
 800f67c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f680:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f684:	e7e9      	b.n	800f65a <__sfp+0x42>
 800f686:	bf00      	nop
 800f688:	080111dc 	.word	0x080111dc
 800f68c:	ffff0001 	.word	0xffff0001

0800f690 <_fwalk_reent>:
 800f690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f694:	4680      	mov	r8, r0
 800f696:	4689      	mov	r9, r1
 800f698:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f69c:	2600      	movs	r6, #0
 800f69e:	b914      	cbnz	r4, 800f6a6 <_fwalk_reent+0x16>
 800f6a0:	4630      	mov	r0, r6
 800f6a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f6a6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800f6aa:	3f01      	subs	r7, #1
 800f6ac:	d501      	bpl.n	800f6b2 <_fwalk_reent+0x22>
 800f6ae:	6824      	ldr	r4, [r4, #0]
 800f6b0:	e7f5      	b.n	800f69e <_fwalk_reent+0xe>
 800f6b2:	89ab      	ldrh	r3, [r5, #12]
 800f6b4:	2b01      	cmp	r3, #1
 800f6b6:	d907      	bls.n	800f6c8 <_fwalk_reent+0x38>
 800f6b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f6bc:	3301      	adds	r3, #1
 800f6be:	d003      	beq.n	800f6c8 <_fwalk_reent+0x38>
 800f6c0:	4629      	mov	r1, r5
 800f6c2:	4640      	mov	r0, r8
 800f6c4:	47c8      	blx	r9
 800f6c6:	4306      	orrs	r6, r0
 800f6c8:	3568      	adds	r5, #104	; 0x68
 800f6ca:	e7ee      	b.n	800f6aa <_fwalk_reent+0x1a>

0800f6cc <_localeconv_r>:
 800f6cc:	4b04      	ldr	r3, [pc, #16]	; (800f6e0 <_localeconv_r+0x14>)
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	6a18      	ldr	r0, [r3, #32]
 800f6d2:	4b04      	ldr	r3, [pc, #16]	; (800f6e4 <_localeconv_r+0x18>)
 800f6d4:	2800      	cmp	r0, #0
 800f6d6:	bf08      	it	eq
 800f6d8:	4618      	moveq	r0, r3
 800f6da:	30f0      	adds	r0, #240	; 0xf0
 800f6dc:	4770      	bx	lr
 800f6de:	bf00      	nop
 800f6e0:	20001cf8 	.word	0x20001cf8
 800f6e4:	20001d5c 	.word	0x20001d5c

0800f6e8 <__swhatbuf_r>:
 800f6e8:	b570      	push	{r4, r5, r6, lr}
 800f6ea:	460e      	mov	r6, r1
 800f6ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f6f0:	2900      	cmp	r1, #0
 800f6f2:	b096      	sub	sp, #88	; 0x58
 800f6f4:	4614      	mov	r4, r2
 800f6f6:	461d      	mov	r5, r3
 800f6f8:	da07      	bge.n	800f70a <__swhatbuf_r+0x22>
 800f6fa:	2300      	movs	r3, #0
 800f6fc:	602b      	str	r3, [r5, #0]
 800f6fe:	89b3      	ldrh	r3, [r6, #12]
 800f700:	061a      	lsls	r2, r3, #24
 800f702:	d410      	bmi.n	800f726 <__swhatbuf_r+0x3e>
 800f704:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f708:	e00e      	b.n	800f728 <__swhatbuf_r+0x40>
 800f70a:	466a      	mov	r2, sp
 800f70c:	f000 fdbc 	bl	8010288 <_fstat_r>
 800f710:	2800      	cmp	r0, #0
 800f712:	dbf2      	blt.n	800f6fa <__swhatbuf_r+0x12>
 800f714:	9a01      	ldr	r2, [sp, #4]
 800f716:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f71a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f71e:	425a      	negs	r2, r3
 800f720:	415a      	adcs	r2, r3
 800f722:	602a      	str	r2, [r5, #0]
 800f724:	e7ee      	b.n	800f704 <__swhatbuf_r+0x1c>
 800f726:	2340      	movs	r3, #64	; 0x40
 800f728:	2000      	movs	r0, #0
 800f72a:	6023      	str	r3, [r4, #0]
 800f72c:	b016      	add	sp, #88	; 0x58
 800f72e:	bd70      	pop	{r4, r5, r6, pc}

0800f730 <__smakebuf_r>:
 800f730:	898b      	ldrh	r3, [r1, #12]
 800f732:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f734:	079d      	lsls	r5, r3, #30
 800f736:	4606      	mov	r6, r0
 800f738:	460c      	mov	r4, r1
 800f73a:	d507      	bpl.n	800f74c <__smakebuf_r+0x1c>
 800f73c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f740:	6023      	str	r3, [r4, #0]
 800f742:	6123      	str	r3, [r4, #16]
 800f744:	2301      	movs	r3, #1
 800f746:	6163      	str	r3, [r4, #20]
 800f748:	b002      	add	sp, #8
 800f74a:	bd70      	pop	{r4, r5, r6, pc}
 800f74c:	ab01      	add	r3, sp, #4
 800f74e:	466a      	mov	r2, sp
 800f750:	f7ff ffca 	bl	800f6e8 <__swhatbuf_r>
 800f754:	9900      	ldr	r1, [sp, #0]
 800f756:	4605      	mov	r5, r0
 800f758:	4630      	mov	r0, r6
 800f75a:	f000 fb73 	bl	800fe44 <_malloc_r>
 800f75e:	b948      	cbnz	r0, 800f774 <__smakebuf_r+0x44>
 800f760:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f764:	059a      	lsls	r2, r3, #22
 800f766:	d4ef      	bmi.n	800f748 <__smakebuf_r+0x18>
 800f768:	f023 0303 	bic.w	r3, r3, #3
 800f76c:	f043 0302 	orr.w	r3, r3, #2
 800f770:	81a3      	strh	r3, [r4, #12]
 800f772:	e7e3      	b.n	800f73c <__smakebuf_r+0xc>
 800f774:	4b0d      	ldr	r3, [pc, #52]	; (800f7ac <__smakebuf_r+0x7c>)
 800f776:	62b3      	str	r3, [r6, #40]	; 0x28
 800f778:	89a3      	ldrh	r3, [r4, #12]
 800f77a:	6020      	str	r0, [r4, #0]
 800f77c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f780:	81a3      	strh	r3, [r4, #12]
 800f782:	9b00      	ldr	r3, [sp, #0]
 800f784:	6163      	str	r3, [r4, #20]
 800f786:	9b01      	ldr	r3, [sp, #4]
 800f788:	6120      	str	r0, [r4, #16]
 800f78a:	b15b      	cbz	r3, 800f7a4 <__smakebuf_r+0x74>
 800f78c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f790:	4630      	mov	r0, r6
 800f792:	f000 fd8b 	bl	80102ac <_isatty_r>
 800f796:	b128      	cbz	r0, 800f7a4 <__smakebuf_r+0x74>
 800f798:	89a3      	ldrh	r3, [r4, #12]
 800f79a:	f023 0303 	bic.w	r3, r3, #3
 800f79e:	f043 0301 	orr.w	r3, r3, #1
 800f7a2:	81a3      	strh	r3, [r4, #12]
 800f7a4:	89a3      	ldrh	r3, [r4, #12]
 800f7a6:	431d      	orrs	r5, r3
 800f7a8:	81a5      	strh	r5, [r4, #12]
 800f7aa:	e7cd      	b.n	800f748 <__smakebuf_r+0x18>
 800f7ac:	0800f581 	.word	0x0800f581

0800f7b0 <malloc>:
 800f7b0:	4b02      	ldr	r3, [pc, #8]	; (800f7bc <malloc+0xc>)
 800f7b2:	4601      	mov	r1, r0
 800f7b4:	6818      	ldr	r0, [r3, #0]
 800f7b6:	f000 bb45 	b.w	800fe44 <_malloc_r>
 800f7ba:	bf00      	nop
 800f7bc:	20001cf8 	.word	0x20001cf8

0800f7c0 <memcpy>:
 800f7c0:	b510      	push	{r4, lr}
 800f7c2:	1e43      	subs	r3, r0, #1
 800f7c4:	440a      	add	r2, r1
 800f7c6:	4291      	cmp	r1, r2
 800f7c8:	d100      	bne.n	800f7cc <memcpy+0xc>
 800f7ca:	bd10      	pop	{r4, pc}
 800f7cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f7d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f7d4:	e7f7      	b.n	800f7c6 <memcpy+0x6>

0800f7d6 <_Balloc>:
 800f7d6:	b570      	push	{r4, r5, r6, lr}
 800f7d8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f7da:	4604      	mov	r4, r0
 800f7dc:	460e      	mov	r6, r1
 800f7de:	b93d      	cbnz	r5, 800f7f0 <_Balloc+0x1a>
 800f7e0:	2010      	movs	r0, #16
 800f7e2:	f7ff ffe5 	bl	800f7b0 <malloc>
 800f7e6:	6260      	str	r0, [r4, #36]	; 0x24
 800f7e8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f7ec:	6005      	str	r5, [r0, #0]
 800f7ee:	60c5      	str	r5, [r0, #12]
 800f7f0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800f7f2:	68eb      	ldr	r3, [r5, #12]
 800f7f4:	b183      	cbz	r3, 800f818 <_Balloc+0x42>
 800f7f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f7f8:	68db      	ldr	r3, [r3, #12]
 800f7fa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800f7fe:	b9b8      	cbnz	r0, 800f830 <_Balloc+0x5a>
 800f800:	2101      	movs	r1, #1
 800f802:	fa01 f506 	lsl.w	r5, r1, r6
 800f806:	1d6a      	adds	r2, r5, #5
 800f808:	0092      	lsls	r2, r2, #2
 800f80a:	4620      	mov	r0, r4
 800f80c:	f000 fabe 	bl	800fd8c <_calloc_r>
 800f810:	b160      	cbz	r0, 800f82c <_Balloc+0x56>
 800f812:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800f816:	e00e      	b.n	800f836 <_Balloc+0x60>
 800f818:	2221      	movs	r2, #33	; 0x21
 800f81a:	2104      	movs	r1, #4
 800f81c:	4620      	mov	r0, r4
 800f81e:	f000 fab5 	bl	800fd8c <_calloc_r>
 800f822:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f824:	60e8      	str	r0, [r5, #12]
 800f826:	68db      	ldr	r3, [r3, #12]
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d1e4      	bne.n	800f7f6 <_Balloc+0x20>
 800f82c:	2000      	movs	r0, #0
 800f82e:	bd70      	pop	{r4, r5, r6, pc}
 800f830:	6802      	ldr	r2, [r0, #0]
 800f832:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800f836:	2300      	movs	r3, #0
 800f838:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f83c:	e7f7      	b.n	800f82e <_Balloc+0x58>

0800f83e <_Bfree>:
 800f83e:	b570      	push	{r4, r5, r6, lr}
 800f840:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f842:	4606      	mov	r6, r0
 800f844:	460d      	mov	r5, r1
 800f846:	b93c      	cbnz	r4, 800f858 <_Bfree+0x1a>
 800f848:	2010      	movs	r0, #16
 800f84a:	f7ff ffb1 	bl	800f7b0 <malloc>
 800f84e:	6270      	str	r0, [r6, #36]	; 0x24
 800f850:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f854:	6004      	str	r4, [r0, #0]
 800f856:	60c4      	str	r4, [r0, #12]
 800f858:	b13d      	cbz	r5, 800f86a <_Bfree+0x2c>
 800f85a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f85c:	686a      	ldr	r2, [r5, #4]
 800f85e:	68db      	ldr	r3, [r3, #12]
 800f860:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f864:	6029      	str	r1, [r5, #0]
 800f866:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800f86a:	bd70      	pop	{r4, r5, r6, pc}

0800f86c <__multadd>:
 800f86c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f870:	690d      	ldr	r5, [r1, #16]
 800f872:	461f      	mov	r7, r3
 800f874:	4606      	mov	r6, r0
 800f876:	460c      	mov	r4, r1
 800f878:	f101 0c14 	add.w	ip, r1, #20
 800f87c:	2300      	movs	r3, #0
 800f87e:	f8dc 0000 	ldr.w	r0, [ip]
 800f882:	b281      	uxth	r1, r0
 800f884:	fb02 7101 	mla	r1, r2, r1, r7
 800f888:	0c0f      	lsrs	r7, r1, #16
 800f88a:	0c00      	lsrs	r0, r0, #16
 800f88c:	fb02 7000 	mla	r0, r2, r0, r7
 800f890:	b289      	uxth	r1, r1
 800f892:	3301      	adds	r3, #1
 800f894:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800f898:	429d      	cmp	r5, r3
 800f89a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800f89e:	f84c 1b04 	str.w	r1, [ip], #4
 800f8a2:	dcec      	bgt.n	800f87e <__multadd+0x12>
 800f8a4:	b1d7      	cbz	r7, 800f8dc <__multadd+0x70>
 800f8a6:	68a3      	ldr	r3, [r4, #8]
 800f8a8:	42ab      	cmp	r3, r5
 800f8aa:	dc12      	bgt.n	800f8d2 <__multadd+0x66>
 800f8ac:	6861      	ldr	r1, [r4, #4]
 800f8ae:	4630      	mov	r0, r6
 800f8b0:	3101      	adds	r1, #1
 800f8b2:	f7ff ff90 	bl	800f7d6 <_Balloc>
 800f8b6:	6922      	ldr	r2, [r4, #16]
 800f8b8:	3202      	adds	r2, #2
 800f8ba:	f104 010c 	add.w	r1, r4, #12
 800f8be:	4680      	mov	r8, r0
 800f8c0:	0092      	lsls	r2, r2, #2
 800f8c2:	300c      	adds	r0, #12
 800f8c4:	f7ff ff7c 	bl	800f7c0 <memcpy>
 800f8c8:	4621      	mov	r1, r4
 800f8ca:	4630      	mov	r0, r6
 800f8cc:	f7ff ffb7 	bl	800f83e <_Bfree>
 800f8d0:	4644      	mov	r4, r8
 800f8d2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f8d6:	3501      	adds	r5, #1
 800f8d8:	615f      	str	r7, [r3, #20]
 800f8da:	6125      	str	r5, [r4, #16]
 800f8dc:	4620      	mov	r0, r4
 800f8de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f8e2 <__hi0bits>:
 800f8e2:	0c02      	lsrs	r2, r0, #16
 800f8e4:	0412      	lsls	r2, r2, #16
 800f8e6:	4603      	mov	r3, r0
 800f8e8:	b9b2      	cbnz	r2, 800f918 <__hi0bits+0x36>
 800f8ea:	0403      	lsls	r3, r0, #16
 800f8ec:	2010      	movs	r0, #16
 800f8ee:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800f8f2:	bf04      	itt	eq
 800f8f4:	021b      	lsleq	r3, r3, #8
 800f8f6:	3008      	addeq	r0, #8
 800f8f8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800f8fc:	bf04      	itt	eq
 800f8fe:	011b      	lsleq	r3, r3, #4
 800f900:	3004      	addeq	r0, #4
 800f902:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800f906:	bf04      	itt	eq
 800f908:	009b      	lsleq	r3, r3, #2
 800f90a:	3002      	addeq	r0, #2
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	db06      	blt.n	800f91e <__hi0bits+0x3c>
 800f910:	005b      	lsls	r3, r3, #1
 800f912:	d503      	bpl.n	800f91c <__hi0bits+0x3a>
 800f914:	3001      	adds	r0, #1
 800f916:	4770      	bx	lr
 800f918:	2000      	movs	r0, #0
 800f91a:	e7e8      	b.n	800f8ee <__hi0bits+0xc>
 800f91c:	2020      	movs	r0, #32
 800f91e:	4770      	bx	lr

0800f920 <__lo0bits>:
 800f920:	6803      	ldr	r3, [r0, #0]
 800f922:	f013 0207 	ands.w	r2, r3, #7
 800f926:	4601      	mov	r1, r0
 800f928:	d00b      	beq.n	800f942 <__lo0bits+0x22>
 800f92a:	07da      	lsls	r2, r3, #31
 800f92c:	d423      	bmi.n	800f976 <__lo0bits+0x56>
 800f92e:	0798      	lsls	r0, r3, #30
 800f930:	bf49      	itett	mi
 800f932:	085b      	lsrmi	r3, r3, #1
 800f934:	089b      	lsrpl	r3, r3, #2
 800f936:	2001      	movmi	r0, #1
 800f938:	600b      	strmi	r3, [r1, #0]
 800f93a:	bf5c      	itt	pl
 800f93c:	600b      	strpl	r3, [r1, #0]
 800f93e:	2002      	movpl	r0, #2
 800f940:	4770      	bx	lr
 800f942:	b298      	uxth	r0, r3
 800f944:	b9a8      	cbnz	r0, 800f972 <__lo0bits+0x52>
 800f946:	0c1b      	lsrs	r3, r3, #16
 800f948:	2010      	movs	r0, #16
 800f94a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f94e:	bf04      	itt	eq
 800f950:	0a1b      	lsreq	r3, r3, #8
 800f952:	3008      	addeq	r0, #8
 800f954:	071a      	lsls	r2, r3, #28
 800f956:	bf04      	itt	eq
 800f958:	091b      	lsreq	r3, r3, #4
 800f95a:	3004      	addeq	r0, #4
 800f95c:	079a      	lsls	r2, r3, #30
 800f95e:	bf04      	itt	eq
 800f960:	089b      	lsreq	r3, r3, #2
 800f962:	3002      	addeq	r0, #2
 800f964:	07da      	lsls	r2, r3, #31
 800f966:	d402      	bmi.n	800f96e <__lo0bits+0x4e>
 800f968:	085b      	lsrs	r3, r3, #1
 800f96a:	d006      	beq.n	800f97a <__lo0bits+0x5a>
 800f96c:	3001      	adds	r0, #1
 800f96e:	600b      	str	r3, [r1, #0]
 800f970:	4770      	bx	lr
 800f972:	4610      	mov	r0, r2
 800f974:	e7e9      	b.n	800f94a <__lo0bits+0x2a>
 800f976:	2000      	movs	r0, #0
 800f978:	4770      	bx	lr
 800f97a:	2020      	movs	r0, #32
 800f97c:	4770      	bx	lr

0800f97e <__i2b>:
 800f97e:	b510      	push	{r4, lr}
 800f980:	460c      	mov	r4, r1
 800f982:	2101      	movs	r1, #1
 800f984:	f7ff ff27 	bl	800f7d6 <_Balloc>
 800f988:	2201      	movs	r2, #1
 800f98a:	6144      	str	r4, [r0, #20]
 800f98c:	6102      	str	r2, [r0, #16]
 800f98e:	bd10      	pop	{r4, pc}

0800f990 <__multiply>:
 800f990:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f994:	4614      	mov	r4, r2
 800f996:	690a      	ldr	r2, [r1, #16]
 800f998:	6923      	ldr	r3, [r4, #16]
 800f99a:	429a      	cmp	r2, r3
 800f99c:	bfb8      	it	lt
 800f99e:	460b      	movlt	r3, r1
 800f9a0:	4688      	mov	r8, r1
 800f9a2:	bfbc      	itt	lt
 800f9a4:	46a0      	movlt	r8, r4
 800f9a6:	461c      	movlt	r4, r3
 800f9a8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f9ac:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f9b0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f9b4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f9b8:	eb07 0609 	add.w	r6, r7, r9
 800f9bc:	42b3      	cmp	r3, r6
 800f9be:	bfb8      	it	lt
 800f9c0:	3101      	addlt	r1, #1
 800f9c2:	f7ff ff08 	bl	800f7d6 <_Balloc>
 800f9c6:	f100 0514 	add.w	r5, r0, #20
 800f9ca:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800f9ce:	462b      	mov	r3, r5
 800f9d0:	2200      	movs	r2, #0
 800f9d2:	4573      	cmp	r3, lr
 800f9d4:	d316      	bcc.n	800fa04 <__multiply+0x74>
 800f9d6:	f104 0214 	add.w	r2, r4, #20
 800f9da:	f108 0114 	add.w	r1, r8, #20
 800f9de:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800f9e2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800f9e6:	9300      	str	r3, [sp, #0]
 800f9e8:	9b00      	ldr	r3, [sp, #0]
 800f9ea:	9201      	str	r2, [sp, #4]
 800f9ec:	4293      	cmp	r3, r2
 800f9ee:	d80c      	bhi.n	800fa0a <__multiply+0x7a>
 800f9f0:	2e00      	cmp	r6, #0
 800f9f2:	dd03      	ble.n	800f9fc <__multiply+0x6c>
 800f9f4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	d05d      	beq.n	800fab8 <__multiply+0x128>
 800f9fc:	6106      	str	r6, [r0, #16]
 800f9fe:	b003      	add	sp, #12
 800fa00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa04:	f843 2b04 	str.w	r2, [r3], #4
 800fa08:	e7e3      	b.n	800f9d2 <__multiply+0x42>
 800fa0a:	f8b2 b000 	ldrh.w	fp, [r2]
 800fa0e:	f1bb 0f00 	cmp.w	fp, #0
 800fa12:	d023      	beq.n	800fa5c <__multiply+0xcc>
 800fa14:	4689      	mov	r9, r1
 800fa16:	46ac      	mov	ip, r5
 800fa18:	f04f 0800 	mov.w	r8, #0
 800fa1c:	f859 4b04 	ldr.w	r4, [r9], #4
 800fa20:	f8dc a000 	ldr.w	sl, [ip]
 800fa24:	b2a3      	uxth	r3, r4
 800fa26:	fa1f fa8a 	uxth.w	sl, sl
 800fa2a:	fb0b a303 	mla	r3, fp, r3, sl
 800fa2e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800fa32:	f8dc 4000 	ldr.w	r4, [ip]
 800fa36:	4443      	add	r3, r8
 800fa38:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800fa3c:	fb0b 840a 	mla	r4, fp, sl, r8
 800fa40:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800fa44:	46e2      	mov	sl, ip
 800fa46:	b29b      	uxth	r3, r3
 800fa48:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800fa4c:	454f      	cmp	r7, r9
 800fa4e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800fa52:	f84a 3b04 	str.w	r3, [sl], #4
 800fa56:	d82b      	bhi.n	800fab0 <__multiply+0x120>
 800fa58:	f8cc 8004 	str.w	r8, [ip, #4]
 800fa5c:	9b01      	ldr	r3, [sp, #4]
 800fa5e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800fa62:	3204      	adds	r2, #4
 800fa64:	f1ba 0f00 	cmp.w	sl, #0
 800fa68:	d020      	beq.n	800faac <__multiply+0x11c>
 800fa6a:	682b      	ldr	r3, [r5, #0]
 800fa6c:	4689      	mov	r9, r1
 800fa6e:	46a8      	mov	r8, r5
 800fa70:	f04f 0b00 	mov.w	fp, #0
 800fa74:	f8b9 c000 	ldrh.w	ip, [r9]
 800fa78:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800fa7c:	fb0a 440c 	mla	r4, sl, ip, r4
 800fa80:	445c      	add	r4, fp
 800fa82:	46c4      	mov	ip, r8
 800fa84:	b29b      	uxth	r3, r3
 800fa86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800fa8a:	f84c 3b04 	str.w	r3, [ip], #4
 800fa8e:	f859 3b04 	ldr.w	r3, [r9], #4
 800fa92:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800fa96:	0c1b      	lsrs	r3, r3, #16
 800fa98:	fb0a b303 	mla	r3, sl, r3, fp
 800fa9c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800faa0:	454f      	cmp	r7, r9
 800faa2:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800faa6:	d805      	bhi.n	800fab4 <__multiply+0x124>
 800faa8:	f8c8 3004 	str.w	r3, [r8, #4]
 800faac:	3504      	adds	r5, #4
 800faae:	e79b      	b.n	800f9e8 <__multiply+0x58>
 800fab0:	46d4      	mov	ip, sl
 800fab2:	e7b3      	b.n	800fa1c <__multiply+0x8c>
 800fab4:	46e0      	mov	r8, ip
 800fab6:	e7dd      	b.n	800fa74 <__multiply+0xe4>
 800fab8:	3e01      	subs	r6, #1
 800faba:	e799      	b.n	800f9f0 <__multiply+0x60>

0800fabc <__pow5mult>:
 800fabc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fac0:	4615      	mov	r5, r2
 800fac2:	f012 0203 	ands.w	r2, r2, #3
 800fac6:	4606      	mov	r6, r0
 800fac8:	460f      	mov	r7, r1
 800faca:	d007      	beq.n	800fadc <__pow5mult+0x20>
 800facc:	3a01      	subs	r2, #1
 800face:	4c21      	ldr	r4, [pc, #132]	; (800fb54 <__pow5mult+0x98>)
 800fad0:	2300      	movs	r3, #0
 800fad2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fad6:	f7ff fec9 	bl	800f86c <__multadd>
 800fada:	4607      	mov	r7, r0
 800fadc:	10ad      	asrs	r5, r5, #2
 800fade:	d035      	beq.n	800fb4c <__pow5mult+0x90>
 800fae0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800fae2:	b93c      	cbnz	r4, 800faf4 <__pow5mult+0x38>
 800fae4:	2010      	movs	r0, #16
 800fae6:	f7ff fe63 	bl	800f7b0 <malloc>
 800faea:	6270      	str	r0, [r6, #36]	; 0x24
 800faec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800faf0:	6004      	str	r4, [r0, #0]
 800faf2:	60c4      	str	r4, [r0, #12]
 800faf4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800faf8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fafc:	b94c      	cbnz	r4, 800fb12 <__pow5mult+0x56>
 800fafe:	f240 2171 	movw	r1, #625	; 0x271
 800fb02:	4630      	mov	r0, r6
 800fb04:	f7ff ff3b 	bl	800f97e <__i2b>
 800fb08:	2300      	movs	r3, #0
 800fb0a:	f8c8 0008 	str.w	r0, [r8, #8]
 800fb0e:	4604      	mov	r4, r0
 800fb10:	6003      	str	r3, [r0, #0]
 800fb12:	f04f 0800 	mov.w	r8, #0
 800fb16:	07eb      	lsls	r3, r5, #31
 800fb18:	d50a      	bpl.n	800fb30 <__pow5mult+0x74>
 800fb1a:	4639      	mov	r1, r7
 800fb1c:	4622      	mov	r2, r4
 800fb1e:	4630      	mov	r0, r6
 800fb20:	f7ff ff36 	bl	800f990 <__multiply>
 800fb24:	4639      	mov	r1, r7
 800fb26:	4681      	mov	r9, r0
 800fb28:	4630      	mov	r0, r6
 800fb2a:	f7ff fe88 	bl	800f83e <_Bfree>
 800fb2e:	464f      	mov	r7, r9
 800fb30:	106d      	asrs	r5, r5, #1
 800fb32:	d00b      	beq.n	800fb4c <__pow5mult+0x90>
 800fb34:	6820      	ldr	r0, [r4, #0]
 800fb36:	b938      	cbnz	r0, 800fb48 <__pow5mult+0x8c>
 800fb38:	4622      	mov	r2, r4
 800fb3a:	4621      	mov	r1, r4
 800fb3c:	4630      	mov	r0, r6
 800fb3e:	f7ff ff27 	bl	800f990 <__multiply>
 800fb42:	6020      	str	r0, [r4, #0]
 800fb44:	f8c0 8000 	str.w	r8, [r0]
 800fb48:	4604      	mov	r4, r0
 800fb4a:	e7e4      	b.n	800fb16 <__pow5mult+0x5a>
 800fb4c:	4638      	mov	r0, r7
 800fb4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb52:	bf00      	nop
 800fb54:	08011378 	.word	0x08011378

0800fb58 <__lshift>:
 800fb58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb5c:	460c      	mov	r4, r1
 800fb5e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fb62:	6923      	ldr	r3, [r4, #16]
 800fb64:	6849      	ldr	r1, [r1, #4]
 800fb66:	eb0a 0903 	add.w	r9, sl, r3
 800fb6a:	68a3      	ldr	r3, [r4, #8]
 800fb6c:	4607      	mov	r7, r0
 800fb6e:	4616      	mov	r6, r2
 800fb70:	f109 0501 	add.w	r5, r9, #1
 800fb74:	42ab      	cmp	r3, r5
 800fb76:	db32      	blt.n	800fbde <__lshift+0x86>
 800fb78:	4638      	mov	r0, r7
 800fb7a:	f7ff fe2c 	bl	800f7d6 <_Balloc>
 800fb7e:	2300      	movs	r3, #0
 800fb80:	4680      	mov	r8, r0
 800fb82:	f100 0114 	add.w	r1, r0, #20
 800fb86:	461a      	mov	r2, r3
 800fb88:	4553      	cmp	r3, sl
 800fb8a:	db2b      	blt.n	800fbe4 <__lshift+0x8c>
 800fb8c:	6920      	ldr	r0, [r4, #16]
 800fb8e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fb92:	f104 0314 	add.w	r3, r4, #20
 800fb96:	f016 021f 	ands.w	r2, r6, #31
 800fb9a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fb9e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fba2:	d025      	beq.n	800fbf0 <__lshift+0x98>
 800fba4:	f1c2 0e20 	rsb	lr, r2, #32
 800fba8:	2000      	movs	r0, #0
 800fbaa:	681e      	ldr	r6, [r3, #0]
 800fbac:	468a      	mov	sl, r1
 800fbae:	4096      	lsls	r6, r2
 800fbb0:	4330      	orrs	r0, r6
 800fbb2:	f84a 0b04 	str.w	r0, [sl], #4
 800fbb6:	f853 0b04 	ldr.w	r0, [r3], #4
 800fbba:	459c      	cmp	ip, r3
 800fbbc:	fa20 f00e 	lsr.w	r0, r0, lr
 800fbc0:	d814      	bhi.n	800fbec <__lshift+0x94>
 800fbc2:	6048      	str	r0, [r1, #4]
 800fbc4:	b108      	cbz	r0, 800fbca <__lshift+0x72>
 800fbc6:	f109 0502 	add.w	r5, r9, #2
 800fbca:	3d01      	subs	r5, #1
 800fbcc:	4638      	mov	r0, r7
 800fbce:	f8c8 5010 	str.w	r5, [r8, #16]
 800fbd2:	4621      	mov	r1, r4
 800fbd4:	f7ff fe33 	bl	800f83e <_Bfree>
 800fbd8:	4640      	mov	r0, r8
 800fbda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fbde:	3101      	adds	r1, #1
 800fbe0:	005b      	lsls	r3, r3, #1
 800fbe2:	e7c7      	b.n	800fb74 <__lshift+0x1c>
 800fbe4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800fbe8:	3301      	adds	r3, #1
 800fbea:	e7cd      	b.n	800fb88 <__lshift+0x30>
 800fbec:	4651      	mov	r1, sl
 800fbee:	e7dc      	b.n	800fbaa <__lshift+0x52>
 800fbf0:	3904      	subs	r1, #4
 800fbf2:	f853 2b04 	ldr.w	r2, [r3], #4
 800fbf6:	f841 2f04 	str.w	r2, [r1, #4]!
 800fbfa:	459c      	cmp	ip, r3
 800fbfc:	d8f9      	bhi.n	800fbf2 <__lshift+0x9a>
 800fbfe:	e7e4      	b.n	800fbca <__lshift+0x72>

0800fc00 <__mcmp>:
 800fc00:	6903      	ldr	r3, [r0, #16]
 800fc02:	690a      	ldr	r2, [r1, #16]
 800fc04:	1a9b      	subs	r3, r3, r2
 800fc06:	b530      	push	{r4, r5, lr}
 800fc08:	d10c      	bne.n	800fc24 <__mcmp+0x24>
 800fc0a:	0092      	lsls	r2, r2, #2
 800fc0c:	3014      	adds	r0, #20
 800fc0e:	3114      	adds	r1, #20
 800fc10:	1884      	adds	r4, r0, r2
 800fc12:	4411      	add	r1, r2
 800fc14:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fc18:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fc1c:	4295      	cmp	r5, r2
 800fc1e:	d003      	beq.n	800fc28 <__mcmp+0x28>
 800fc20:	d305      	bcc.n	800fc2e <__mcmp+0x2e>
 800fc22:	2301      	movs	r3, #1
 800fc24:	4618      	mov	r0, r3
 800fc26:	bd30      	pop	{r4, r5, pc}
 800fc28:	42a0      	cmp	r0, r4
 800fc2a:	d3f3      	bcc.n	800fc14 <__mcmp+0x14>
 800fc2c:	e7fa      	b.n	800fc24 <__mcmp+0x24>
 800fc2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fc32:	e7f7      	b.n	800fc24 <__mcmp+0x24>

0800fc34 <__mdiff>:
 800fc34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc38:	460d      	mov	r5, r1
 800fc3a:	4607      	mov	r7, r0
 800fc3c:	4611      	mov	r1, r2
 800fc3e:	4628      	mov	r0, r5
 800fc40:	4614      	mov	r4, r2
 800fc42:	f7ff ffdd 	bl	800fc00 <__mcmp>
 800fc46:	1e06      	subs	r6, r0, #0
 800fc48:	d108      	bne.n	800fc5c <__mdiff+0x28>
 800fc4a:	4631      	mov	r1, r6
 800fc4c:	4638      	mov	r0, r7
 800fc4e:	f7ff fdc2 	bl	800f7d6 <_Balloc>
 800fc52:	2301      	movs	r3, #1
 800fc54:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800fc58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc5c:	bfa4      	itt	ge
 800fc5e:	4623      	movge	r3, r4
 800fc60:	462c      	movge	r4, r5
 800fc62:	4638      	mov	r0, r7
 800fc64:	6861      	ldr	r1, [r4, #4]
 800fc66:	bfa6      	itte	ge
 800fc68:	461d      	movge	r5, r3
 800fc6a:	2600      	movge	r6, #0
 800fc6c:	2601      	movlt	r6, #1
 800fc6e:	f7ff fdb2 	bl	800f7d6 <_Balloc>
 800fc72:	692b      	ldr	r3, [r5, #16]
 800fc74:	60c6      	str	r6, [r0, #12]
 800fc76:	6926      	ldr	r6, [r4, #16]
 800fc78:	f105 0914 	add.w	r9, r5, #20
 800fc7c:	f104 0214 	add.w	r2, r4, #20
 800fc80:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800fc84:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800fc88:	f100 0514 	add.w	r5, r0, #20
 800fc8c:	f04f 0e00 	mov.w	lr, #0
 800fc90:	f852 ab04 	ldr.w	sl, [r2], #4
 800fc94:	f859 4b04 	ldr.w	r4, [r9], #4
 800fc98:	fa1e f18a 	uxtah	r1, lr, sl
 800fc9c:	b2a3      	uxth	r3, r4
 800fc9e:	1ac9      	subs	r1, r1, r3
 800fca0:	0c23      	lsrs	r3, r4, #16
 800fca2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800fca6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800fcaa:	b289      	uxth	r1, r1
 800fcac:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800fcb0:	45c8      	cmp	r8, r9
 800fcb2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800fcb6:	4694      	mov	ip, r2
 800fcb8:	f845 3b04 	str.w	r3, [r5], #4
 800fcbc:	d8e8      	bhi.n	800fc90 <__mdiff+0x5c>
 800fcbe:	45bc      	cmp	ip, r7
 800fcc0:	d304      	bcc.n	800fccc <__mdiff+0x98>
 800fcc2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800fcc6:	b183      	cbz	r3, 800fcea <__mdiff+0xb6>
 800fcc8:	6106      	str	r6, [r0, #16]
 800fcca:	e7c5      	b.n	800fc58 <__mdiff+0x24>
 800fccc:	f85c 1b04 	ldr.w	r1, [ip], #4
 800fcd0:	fa1e f381 	uxtah	r3, lr, r1
 800fcd4:	141a      	asrs	r2, r3, #16
 800fcd6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800fcda:	b29b      	uxth	r3, r3
 800fcdc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fce0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800fce4:	f845 3b04 	str.w	r3, [r5], #4
 800fce8:	e7e9      	b.n	800fcbe <__mdiff+0x8a>
 800fcea:	3e01      	subs	r6, #1
 800fcec:	e7e9      	b.n	800fcc2 <__mdiff+0x8e>

0800fcee <__d2b>:
 800fcee:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fcf2:	460e      	mov	r6, r1
 800fcf4:	2101      	movs	r1, #1
 800fcf6:	ec59 8b10 	vmov	r8, r9, d0
 800fcfa:	4615      	mov	r5, r2
 800fcfc:	f7ff fd6b 	bl	800f7d6 <_Balloc>
 800fd00:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800fd04:	4607      	mov	r7, r0
 800fd06:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fd0a:	bb34      	cbnz	r4, 800fd5a <__d2b+0x6c>
 800fd0c:	9301      	str	r3, [sp, #4]
 800fd0e:	f1b8 0300 	subs.w	r3, r8, #0
 800fd12:	d027      	beq.n	800fd64 <__d2b+0x76>
 800fd14:	a802      	add	r0, sp, #8
 800fd16:	f840 3d08 	str.w	r3, [r0, #-8]!
 800fd1a:	f7ff fe01 	bl	800f920 <__lo0bits>
 800fd1e:	9900      	ldr	r1, [sp, #0]
 800fd20:	b1f0      	cbz	r0, 800fd60 <__d2b+0x72>
 800fd22:	9a01      	ldr	r2, [sp, #4]
 800fd24:	f1c0 0320 	rsb	r3, r0, #32
 800fd28:	fa02 f303 	lsl.w	r3, r2, r3
 800fd2c:	430b      	orrs	r3, r1
 800fd2e:	40c2      	lsrs	r2, r0
 800fd30:	617b      	str	r3, [r7, #20]
 800fd32:	9201      	str	r2, [sp, #4]
 800fd34:	9b01      	ldr	r3, [sp, #4]
 800fd36:	61bb      	str	r3, [r7, #24]
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	bf14      	ite	ne
 800fd3c:	2102      	movne	r1, #2
 800fd3e:	2101      	moveq	r1, #1
 800fd40:	6139      	str	r1, [r7, #16]
 800fd42:	b1c4      	cbz	r4, 800fd76 <__d2b+0x88>
 800fd44:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800fd48:	4404      	add	r4, r0
 800fd4a:	6034      	str	r4, [r6, #0]
 800fd4c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fd50:	6028      	str	r0, [r5, #0]
 800fd52:	4638      	mov	r0, r7
 800fd54:	b003      	add	sp, #12
 800fd56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fd5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fd5e:	e7d5      	b.n	800fd0c <__d2b+0x1e>
 800fd60:	6179      	str	r1, [r7, #20]
 800fd62:	e7e7      	b.n	800fd34 <__d2b+0x46>
 800fd64:	a801      	add	r0, sp, #4
 800fd66:	f7ff fddb 	bl	800f920 <__lo0bits>
 800fd6a:	9b01      	ldr	r3, [sp, #4]
 800fd6c:	617b      	str	r3, [r7, #20]
 800fd6e:	2101      	movs	r1, #1
 800fd70:	6139      	str	r1, [r7, #16]
 800fd72:	3020      	adds	r0, #32
 800fd74:	e7e5      	b.n	800fd42 <__d2b+0x54>
 800fd76:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800fd7a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fd7e:	6030      	str	r0, [r6, #0]
 800fd80:	6918      	ldr	r0, [r3, #16]
 800fd82:	f7ff fdae 	bl	800f8e2 <__hi0bits>
 800fd86:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800fd8a:	e7e1      	b.n	800fd50 <__d2b+0x62>

0800fd8c <_calloc_r>:
 800fd8c:	b538      	push	{r3, r4, r5, lr}
 800fd8e:	fb02 f401 	mul.w	r4, r2, r1
 800fd92:	4621      	mov	r1, r4
 800fd94:	f000 f856 	bl	800fe44 <_malloc_r>
 800fd98:	4605      	mov	r5, r0
 800fd9a:	b118      	cbz	r0, 800fda4 <_calloc_r+0x18>
 800fd9c:	4622      	mov	r2, r4
 800fd9e:	2100      	movs	r1, #0
 800fda0:	f7fd ff0a 	bl	800dbb8 <memset>
 800fda4:	4628      	mov	r0, r5
 800fda6:	bd38      	pop	{r3, r4, r5, pc}

0800fda8 <_free_r>:
 800fda8:	b538      	push	{r3, r4, r5, lr}
 800fdaa:	4605      	mov	r5, r0
 800fdac:	2900      	cmp	r1, #0
 800fdae:	d045      	beq.n	800fe3c <_free_r+0x94>
 800fdb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fdb4:	1f0c      	subs	r4, r1, #4
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	bfb8      	it	lt
 800fdba:	18e4      	addlt	r4, r4, r3
 800fdbc:	f000 fac3 	bl	8010346 <__malloc_lock>
 800fdc0:	4a1f      	ldr	r2, [pc, #124]	; (800fe40 <_free_r+0x98>)
 800fdc2:	6813      	ldr	r3, [r2, #0]
 800fdc4:	4610      	mov	r0, r2
 800fdc6:	b933      	cbnz	r3, 800fdd6 <_free_r+0x2e>
 800fdc8:	6063      	str	r3, [r4, #4]
 800fdca:	6014      	str	r4, [r2, #0]
 800fdcc:	4628      	mov	r0, r5
 800fdce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fdd2:	f000 bab9 	b.w	8010348 <__malloc_unlock>
 800fdd6:	42a3      	cmp	r3, r4
 800fdd8:	d90c      	bls.n	800fdf4 <_free_r+0x4c>
 800fdda:	6821      	ldr	r1, [r4, #0]
 800fddc:	1862      	adds	r2, r4, r1
 800fdde:	4293      	cmp	r3, r2
 800fde0:	bf04      	itt	eq
 800fde2:	681a      	ldreq	r2, [r3, #0]
 800fde4:	685b      	ldreq	r3, [r3, #4]
 800fde6:	6063      	str	r3, [r4, #4]
 800fde8:	bf04      	itt	eq
 800fdea:	1852      	addeq	r2, r2, r1
 800fdec:	6022      	streq	r2, [r4, #0]
 800fdee:	6004      	str	r4, [r0, #0]
 800fdf0:	e7ec      	b.n	800fdcc <_free_r+0x24>
 800fdf2:	4613      	mov	r3, r2
 800fdf4:	685a      	ldr	r2, [r3, #4]
 800fdf6:	b10a      	cbz	r2, 800fdfc <_free_r+0x54>
 800fdf8:	42a2      	cmp	r2, r4
 800fdfa:	d9fa      	bls.n	800fdf2 <_free_r+0x4a>
 800fdfc:	6819      	ldr	r1, [r3, #0]
 800fdfe:	1858      	adds	r0, r3, r1
 800fe00:	42a0      	cmp	r0, r4
 800fe02:	d10b      	bne.n	800fe1c <_free_r+0x74>
 800fe04:	6820      	ldr	r0, [r4, #0]
 800fe06:	4401      	add	r1, r0
 800fe08:	1858      	adds	r0, r3, r1
 800fe0a:	4282      	cmp	r2, r0
 800fe0c:	6019      	str	r1, [r3, #0]
 800fe0e:	d1dd      	bne.n	800fdcc <_free_r+0x24>
 800fe10:	6810      	ldr	r0, [r2, #0]
 800fe12:	6852      	ldr	r2, [r2, #4]
 800fe14:	605a      	str	r2, [r3, #4]
 800fe16:	4401      	add	r1, r0
 800fe18:	6019      	str	r1, [r3, #0]
 800fe1a:	e7d7      	b.n	800fdcc <_free_r+0x24>
 800fe1c:	d902      	bls.n	800fe24 <_free_r+0x7c>
 800fe1e:	230c      	movs	r3, #12
 800fe20:	602b      	str	r3, [r5, #0]
 800fe22:	e7d3      	b.n	800fdcc <_free_r+0x24>
 800fe24:	6820      	ldr	r0, [r4, #0]
 800fe26:	1821      	adds	r1, r4, r0
 800fe28:	428a      	cmp	r2, r1
 800fe2a:	bf04      	itt	eq
 800fe2c:	6811      	ldreq	r1, [r2, #0]
 800fe2e:	6852      	ldreq	r2, [r2, #4]
 800fe30:	6062      	str	r2, [r4, #4]
 800fe32:	bf04      	itt	eq
 800fe34:	1809      	addeq	r1, r1, r0
 800fe36:	6021      	streq	r1, [r4, #0]
 800fe38:	605c      	str	r4, [r3, #4]
 800fe3a:	e7c7      	b.n	800fdcc <_free_r+0x24>
 800fe3c:	bd38      	pop	{r3, r4, r5, pc}
 800fe3e:	bf00      	nop
 800fe40:	20001f24 	.word	0x20001f24

0800fe44 <_malloc_r>:
 800fe44:	b570      	push	{r4, r5, r6, lr}
 800fe46:	1ccd      	adds	r5, r1, #3
 800fe48:	f025 0503 	bic.w	r5, r5, #3
 800fe4c:	3508      	adds	r5, #8
 800fe4e:	2d0c      	cmp	r5, #12
 800fe50:	bf38      	it	cc
 800fe52:	250c      	movcc	r5, #12
 800fe54:	2d00      	cmp	r5, #0
 800fe56:	4606      	mov	r6, r0
 800fe58:	db01      	blt.n	800fe5e <_malloc_r+0x1a>
 800fe5a:	42a9      	cmp	r1, r5
 800fe5c:	d903      	bls.n	800fe66 <_malloc_r+0x22>
 800fe5e:	230c      	movs	r3, #12
 800fe60:	6033      	str	r3, [r6, #0]
 800fe62:	2000      	movs	r0, #0
 800fe64:	bd70      	pop	{r4, r5, r6, pc}
 800fe66:	f000 fa6e 	bl	8010346 <__malloc_lock>
 800fe6a:	4a21      	ldr	r2, [pc, #132]	; (800fef0 <_malloc_r+0xac>)
 800fe6c:	6814      	ldr	r4, [r2, #0]
 800fe6e:	4621      	mov	r1, r4
 800fe70:	b991      	cbnz	r1, 800fe98 <_malloc_r+0x54>
 800fe72:	4c20      	ldr	r4, [pc, #128]	; (800fef4 <_malloc_r+0xb0>)
 800fe74:	6823      	ldr	r3, [r4, #0]
 800fe76:	b91b      	cbnz	r3, 800fe80 <_malloc_r+0x3c>
 800fe78:	4630      	mov	r0, r6
 800fe7a:	f000 f98f 	bl	801019c <_sbrk_r>
 800fe7e:	6020      	str	r0, [r4, #0]
 800fe80:	4629      	mov	r1, r5
 800fe82:	4630      	mov	r0, r6
 800fe84:	f000 f98a 	bl	801019c <_sbrk_r>
 800fe88:	1c43      	adds	r3, r0, #1
 800fe8a:	d124      	bne.n	800fed6 <_malloc_r+0x92>
 800fe8c:	230c      	movs	r3, #12
 800fe8e:	6033      	str	r3, [r6, #0]
 800fe90:	4630      	mov	r0, r6
 800fe92:	f000 fa59 	bl	8010348 <__malloc_unlock>
 800fe96:	e7e4      	b.n	800fe62 <_malloc_r+0x1e>
 800fe98:	680b      	ldr	r3, [r1, #0]
 800fe9a:	1b5b      	subs	r3, r3, r5
 800fe9c:	d418      	bmi.n	800fed0 <_malloc_r+0x8c>
 800fe9e:	2b0b      	cmp	r3, #11
 800fea0:	d90f      	bls.n	800fec2 <_malloc_r+0x7e>
 800fea2:	600b      	str	r3, [r1, #0]
 800fea4:	50cd      	str	r5, [r1, r3]
 800fea6:	18cc      	adds	r4, r1, r3
 800fea8:	4630      	mov	r0, r6
 800feaa:	f000 fa4d 	bl	8010348 <__malloc_unlock>
 800feae:	f104 000b 	add.w	r0, r4, #11
 800feb2:	1d23      	adds	r3, r4, #4
 800feb4:	f020 0007 	bic.w	r0, r0, #7
 800feb8:	1ac3      	subs	r3, r0, r3
 800feba:	d0d3      	beq.n	800fe64 <_malloc_r+0x20>
 800febc:	425a      	negs	r2, r3
 800febe:	50e2      	str	r2, [r4, r3]
 800fec0:	e7d0      	b.n	800fe64 <_malloc_r+0x20>
 800fec2:	428c      	cmp	r4, r1
 800fec4:	684b      	ldr	r3, [r1, #4]
 800fec6:	bf16      	itet	ne
 800fec8:	6063      	strne	r3, [r4, #4]
 800feca:	6013      	streq	r3, [r2, #0]
 800fecc:	460c      	movne	r4, r1
 800fece:	e7eb      	b.n	800fea8 <_malloc_r+0x64>
 800fed0:	460c      	mov	r4, r1
 800fed2:	6849      	ldr	r1, [r1, #4]
 800fed4:	e7cc      	b.n	800fe70 <_malloc_r+0x2c>
 800fed6:	1cc4      	adds	r4, r0, #3
 800fed8:	f024 0403 	bic.w	r4, r4, #3
 800fedc:	42a0      	cmp	r0, r4
 800fede:	d005      	beq.n	800feec <_malloc_r+0xa8>
 800fee0:	1a21      	subs	r1, r4, r0
 800fee2:	4630      	mov	r0, r6
 800fee4:	f000 f95a 	bl	801019c <_sbrk_r>
 800fee8:	3001      	adds	r0, #1
 800feea:	d0cf      	beq.n	800fe8c <_malloc_r+0x48>
 800feec:	6025      	str	r5, [r4, #0]
 800feee:	e7db      	b.n	800fea8 <_malloc_r+0x64>
 800fef0:	20001f24 	.word	0x20001f24
 800fef4:	20001f28 	.word	0x20001f28

0800fef8 <__ssputs_r>:
 800fef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fefc:	688e      	ldr	r6, [r1, #8]
 800fefe:	429e      	cmp	r6, r3
 800ff00:	4682      	mov	sl, r0
 800ff02:	460c      	mov	r4, r1
 800ff04:	4690      	mov	r8, r2
 800ff06:	4699      	mov	r9, r3
 800ff08:	d837      	bhi.n	800ff7a <__ssputs_r+0x82>
 800ff0a:	898a      	ldrh	r2, [r1, #12]
 800ff0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ff10:	d031      	beq.n	800ff76 <__ssputs_r+0x7e>
 800ff12:	6825      	ldr	r5, [r4, #0]
 800ff14:	6909      	ldr	r1, [r1, #16]
 800ff16:	1a6f      	subs	r7, r5, r1
 800ff18:	6965      	ldr	r5, [r4, #20]
 800ff1a:	2302      	movs	r3, #2
 800ff1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ff20:	fb95 f5f3 	sdiv	r5, r5, r3
 800ff24:	f109 0301 	add.w	r3, r9, #1
 800ff28:	443b      	add	r3, r7
 800ff2a:	429d      	cmp	r5, r3
 800ff2c:	bf38      	it	cc
 800ff2e:	461d      	movcc	r5, r3
 800ff30:	0553      	lsls	r3, r2, #21
 800ff32:	d530      	bpl.n	800ff96 <__ssputs_r+0x9e>
 800ff34:	4629      	mov	r1, r5
 800ff36:	f7ff ff85 	bl	800fe44 <_malloc_r>
 800ff3a:	4606      	mov	r6, r0
 800ff3c:	b950      	cbnz	r0, 800ff54 <__ssputs_r+0x5c>
 800ff3e:	230c      	movs	r3, #12
 800ff40:	f8ca 3000 	str.w	r3, [sl]
 800ff44:	89a3      	ldrh	r3, [r4, #12]
 800ff46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ff4a:	81a3      	strh	r3, [r4, #12]
 800ff4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ff50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff54:	463a      	mov	r2, r7
 800ff56:	6921      	ldr	r1, [r4, #16]
 800ff58:	f7ff fc32 	bl	800f7c0 <memcpy>
 800ff5c:	89a3      	ldrh	r3, [r4, #12]
 800ff5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ff62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ff66:	81a3      	strh	r3, [r4, #12]
 800ff68:	6126      	str	r6, [r4, #16]
 800ff6a:	6165      	str	r5, [r4, #20]
 800ff6c:	443e      	add	r6, r7
 800ff6e:	1bed      	subs	r5, r5, r7
 800ff70:	6026      	str	r6, [r4, #0]
 800ff72:	60a5      	str	r5, [r4, #8]
 800ff74:	464e      	mov	r6, r9
 800ff76:	454e      	cmp	r6, r9
 800ff78:	d900      	bls.n	800ff7c <__ssputs_r+0x84>
 800ff7a:	464e      	mov	r6, r9
 800ff7c:	4632      	mov	r2, r6
 800ff7e:	4641      	mov	r1, r8
 800ff80:	6820      	ldr	r0, [r4, #0]
 800ff82:	f000 f9c7 	bl	8010314 <memmove>
 800ff86:	68a3      	ldr	r3, [r4, #8]
 800ff88:	1b9b      	subs	r3, r3, r6
 800ff8a:	60a3      	str	r3, [r4, #8]
 800ff8c:	6823      	ldr	r3, [r4, #0]
 800ff8e:	441e      	add	r6, r3
 800ff90:	6026      	str	r6, [r4, #0]
 800ff92:	2000      	movs	r0, #0
 800ff94:	e7dc      	b.n	800ff50 <__ssputs_r+0x58>
 800ff96:	462a      	mov	r2, r5
 800ff98:	f000 f9d7 	bl	801034a <_realloc_r>
 800ff9c:	4606      	mov	r6, r0
 800ff9e:	2800      	cmp	r0, #0
 800ffa0:	d1e2      	bne.n	800ff68 <__ssputs_r+0x70>
 800ffa2:	6921      	ldr	r1, [r4, #16]
 800ffa4:	4650      	mov	r0, sl
 800ffa6:	f7ff feff 	bl	800fda8 <_free_r>
 800ffaa:	e7c8      	b.n	800ff3e <__ssputs_r+0x46>

0800ffac <_svfiprintf_r>:
 800ffac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffb0:	461d      	mov	r5, r3
 800ffb2:	898b      	ldrh	r3, [r1, #12]
 800ffb4:	061f      	lsls	r7, r3, #24
 800ffb6:	b09d      	sub	sp, #116	; 0x74
 800ffb8:	4680      	mov	r8, r0
 800ffba:	460c      	mov	r4, r1
 800ffbc:	4616      	mov	r6, r2
 800ffbe:	d50f      	bpl.n	800ffe0 <_svfiprintf_r+0x34>
 800ffc0:	690b      	ldr	r3, [r1, #16]
 800ffc2:	b96b      	cbnz	r3, 800ffe0 <_svfiprintf_r+0x34>
 800ffc4:	2140      	movs	r1, #64	; 0x40
 800ffc6:	f7ff ff3d 	bl	800fe44 <_malloc_r>
 800ffca:	6020      	str	r0, [r4, #0]
 800ffcc:	6120      	str	r0, [r4, #16]
 800ffce:	b928      	cbnz	r0, 800ffdc <_svfiprintf_r+0x30>
 800ffd0:	230c      	movs	r3, #12
 800ffd2:	f8c8 3000 	str.w	r3, [r8]
 800ffd6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ffda:	e0c8      	b.n	801016e <_svfiprintf_r+0x1c2>
 800ffdc:	2340      	movs	r3, #64	; 0x40
 800ffde:	6163      	str	r3, [r4, #20]
 800ffe0:	2300      	movs	r3, #0
 800ffe2:	9309      	str	r3, [sp, #36]	; 0x24
 800ffe4:	2320      	movs	r3, #32
 800ffe6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ffea:	2330      	movs	r3, #48	; 0x30
 800ffec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fff0:	9503      	str	r5, [sp, #12]
 800fff2:	f04f 0b01 	mov.w	fp, #1
 800fff6:	4637      	mov	r7, r6
 800fff8:	463d      	mov	r5, r7
 800fffa:	f815 3b01 	ldrb.w	r3, [r5], #1
 800fffe:	b10b      	cbz	r3, 8010004 <_svfiprintf_r+0x58>
 8010000:	2b25      	cmp	r3, #37	; 0x25
 8010002:	d13e      	bne.n	8010082 <_svfiprintf_r+0xd6>
 8010004:	ebb7 0a06 	subs.w	sl, r7, r6
 8010008:	d00b      	beq.n	8010022 <_svfiprintf_r+0x76>
 801000a:	4653      	mov	r3, sl
 801000c:	4632      	mov	r2, r6
 801000e:	4621      	mov	r1, r4
 8010010:	4640      	mov	r0, r8
 8010012:	f7ff ff71 	bl	800fef8 <__ssputs_r>
 8010016:	3001      	adds	r0, #1
 8010018:	f000 80a4 	beq.w	8010164 <_svfiprintf_r+0x1b8>
 801001c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801001e:	4453      	add	r3, sl
 8010020:	9309      	str	r3, [sp, #36]	; 0x24
 8010022:	783b      	ldrb	r3, [r7, #0]
 8010024:	2b00      	cmp	r3, #0
 8010026:	f000 809d 	beq.w	8010164 <_svfiprintf_r+0x1b8>
 801002a:	2300      	movs	r3, #0
 801002c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010030:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010034:	9304      	str	r3, [sp, #16]
 8010036:	9307      	str	r3, [sp, #28]
 8010038:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801003c:	931a      	str	r3, [sp, #104]	; 0x68
 801003e:	462f      	mov	r7, r5
 8010040:	2205      	movs	r2, #5
 8010042:	f817 1b01 	ldrb.w	r1, [r7], #1
 8010046:	4850      	ldr	r0, [pc, #320]	; (8010188 <_svfiprintf_r+0x1dc>)
 8010048:	f7f0 f8f2 	bl	8000230 <memchr>
 801004c:	9b04      	ldr	r3, [sp, #16]
 801004e:	b9d0      	cbnz	r0, 8010086 <_svfiprintf_r+0xda>
 8010050:	06d9      	lsls	r1, r3, #27
 8010052:	bf44      	itt	mi
 8010054:	2220      	movmi	r2, #32
 8010056:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801005a:	071a      	lsls	r2, r3, #28
 801005c:	bf44      	itt	mi
 801005e:	222b      	movmi	r2, #43	; 0x2b
 8010060:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010064:	782a      	ldrb	r2, [r5, #0]
 8010066:	2a2a      	cmp	r2, #42	; 0x2a
 8010068:	d015      	beq.n	8010096 <_svfiprintf_r+0xea>
 801006a:	9a07      	ldr	r2, [sp, #28]
 801006c:	462f      	mov	r7, r5
 801006e:	2000      	movs	r0, #0
 8010070:	250a      	movs	r5, #10
 8010072:	4639      	mov	r1, r7
 8010074:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010078:	3b30      	subs	r3, #48	; 0x30
 801007a:	2b09      	cmp	r3, #9
 801007c:	d94d      	bls.n	801011a <_svfiprintf_r+0x16e>
 801007e:	b1b8      	cbz	r0, 80100b0 <_svfiprintf_r+0x104>
 8010080:	e00f      	b.n	80100a2 <_svfiprintf_r+0xf6>
 8010082:	462f      	mov	r7, r5
 8010084:	e7b8      	b.n	800fff8 <_svfiprintf_r+0x4c>
 8010086:	4a40      	ldr	r2, [pc, #256]	; (8010188 <_svfiprintf_r+0x1dc>)
 8010088:	1a80      	subs	r0, r0, r2
 801008a:	fa0b f000 	lsl.w	r0, fp, r0
 801008e:	4318      	orrs	r0, r3
 8010090:	9004      	str	r0, [sp, #16]
 8010092:	463d      	mov	r5, r7
 8010094:	e7d3      	b.n	801003e <_svfiprintf_r+0x92>
 8010096:	9a03      	ldr	r2, [sp, #12]
 8010098:	1d11      	adds	r1, r2, #4
 801009a:	6812      	ldr	r2, [r2, #0]
 801009c:	9103      	str	r1, [sp, #12]
 801009e:	2a00      	cmp	r2, #0
 80100a0:	db01      	blt.n	80100a6 <_svfiprintf_r+0xfa>
 80100a2:	9207      	str	r2, [sp, #28]
 80100a4:	e004      	b.n	80100b0 <_svfiprintf_r+0x104>
 80100a6:	4252      	negs	r2, r2
 80100a8:	f043 0302 	orr.w	r3, r3, #2
 80100ac:	9207      	str	r2, [sp, #28]
 80100ae:	9304      	str	r3, [sp, #16]
 80100b0:	783b      	ldrb	r3, [r7, #0]
 80100b2:	2b2e      	cmp	r3, #46	; 0x2e
 80100b4:	d10c      	bne.n	80100d0 <_svfiprintf_r+0x124>
 80100b6:	787b      	ldrb	r3, [r7, #1]
 80100b8:	2b2a      	cmp	r3, #42	; 0x2a
 80100ba:	d133      	bne.n	8010124 <_svfiprintf_r+0x178>
 80100bc:	9b03      	ldr	r3, [sp, #12]
 80100be:	1d1a      	adds	r2, r3, #4
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	9203      	str	r2, [sp, #12]
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	bfb8      	it	lt
 80100c8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80100cc:	3702      	adds	r7, #2
 80100ce:	9305      	str	r3, [sp, #20]
 80100d0:	4d2e      	ldr	r5, [pc, #184]	; (801018c <_svfiprintf_r+0x1e0>)
 80100d2:	7839      	ldrb	r1, [r7, #0]
 80100d4:	2203      	movs	r2, #3
 80100d6:	4628      	mov	r0, r5
 80100d8:	f7f0 f8aa 	bl	8000230 <memchr>
 80100dc:	b138      	cbz	r0, 80100ee <_svfiprintf_r+0x142>
 80100de:	2340      	movs	r3, #64	; 0x40
 80100e0:	1b40      	subs	r0, r0, r5
 80100e2:	fa03 f000 	lsl.w	r0, r3, r0
 80100e6:	9b04      	ldr	r3, [sp, #16]
 80100e8:	4303      	orrs	r3, r0
 80100ea:	3701      	adds	r7, #1
 80100ec:	9304      	str	r3, [sp, #16]
 80100ee:	7839      	ldrb	r1, [r7, #0]
 80100f0:	4827      	ldr	r0, [pc, #156]	; (8010190 <_svfiprintf_r+0x1e4>)
 80100f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80100f6:	2206      	movs	r2, #6
 80100f8:	1c7e      	adds	r6, r7, #1
 80100fa:	f7f0 f899 	bl	8000230 <memchr>
 80100fe:	2800      	cmp	r0, #0
 8010100:	d038      	beq.n	8010174 <_svfiprintf_r+0x1c8>
 8010102:	4b24      	ldr	r3, [pc, #144]	; (8010194 <_svfiprintf_r+0x1e8>)
 8010104:	bb13      	cbnz	r3, 801014c <_svfiprintf_r+0x1a0>
 8010106:	9b03      	ldr	r3, [sp, #12]
 8010108:	3307      	adds	r3, #7
 801010a:	f023 0307 	bic.w	r3, r3, #7
 801010e:	3308      	adds	r3, #8
 8010110:	9303      	str	r3, [sp, #12]
 8010112:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010114:	444b      	add	r3, r9
 8010116:	9309      	str	r3, [sp, #36]	; 0x24
 8010118:	e76d      	b.n	800fff6 <_svfiprintf_r+0x4a>
 801011a:	fb05 3202 	mla	r2, r5, r2, r3
 801011e:	2001      	movs	r0, #1
 8010120:	460f      	mov	r7, r1
 8010122:	e7a6      	b.n	8010072 <_svfiprintf_r+0xc6>
 8010124:	2300      	movs	r3, #0
 8010126:	3701      	adds	r7, #1
 8010128:	9305      	str	r3, [sp, #20]
 801012a:	4619      	mov	r1, r3
 801012c:	250a      	movs	r5, #10
 801012e:	4638      	mov	r0, r7
 8010130:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010134:	3a30      	subs	r2, #48	; 0x30
 8010136:	2a09      	cmp	r2, #9
 8010138:	d903      	bls.n	8010142 <_svfiprintf_r+0x196>
 801013a:	2b00      	cmp	r3, #0
 801013c:	d0c8      	beq.n	80100d0 <_svfiprintf_r+0x124>
 801013e:	9105      	str	r1, [sp, #20]
 8010140:	e7c6      	b.n	80100d0 <_svfiprintf_r+0x124>
 8010142:	fb05 2101 	mla	r1, r5, r1, r2
 8010146:	2301      	movs	r3, #1
 8010148:	4607      	mov	r7, r0
 801014a:	e7f0      	b.n	801012e <_svfiprintf_r+0x182>
 801014c:	ab03      	add	r3, sp, #12
 801014e:	9300      	str	r3, [sp, #0]
 8010150:	4622      	mov	r2, r4
 8010152:	4b11      	ldr	r3, [pc, #68]	; (8010198 <_svfiprintf_r+0x1ec>)
 8010154:	a904      	add	r1, sp, #16
 8010156:	4640      	mov	r0, r8
 8010158:	f7fd fdca 	bl	800dcf0 <_printf_float>
 801015c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8010160:	4681      	mov	r9, r0
 8010162:	d1d6      	bne.n	8010112 <_svfiprintf_r+0x166>
 8010164:	89a3      	ldrh	r3, [r4, #12]
 8010166:	065b      	lsls	r3, r3, #25
 8010168:	f53f af35 	bmi.w	800ffd6 <_svfiprintf_r+0x2a>
 801016c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801016e:	b01d      	add	sp, #116	; 0x74
 8010170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010174:	ab03      	add	r3, sp, #12
 8010176:	9300      	str	r3, [sp, #0]
 8010178:	4622      	mov	r2, r4
 801017a:	4b07      	ldr	r3, [pc, #28]	; (8010198 <_svfiprintf_r+0x1ec>)
 801017c:	a904      	add	r1, sp, #16
 801017e:	4640      	mov	r0, r8
 8010180:	f7fe f86c 	bl	800e25c <_printf_i>
 8010184:	e7ea      	b.n	801015c <_svfiprintf_r+0x1b0>
 8010186:	bf00      	nop
 8010188:	08011384 	.word	0x08011384
 801018c:	0801138a 	.word	0x0801138a
 8010190:	0801138e 	.word	0x0801138e
 8010194:	0800dcf1 	.word	0x0800dcf1
 8010198:	0800fef9 	.word	0x0800fef9

0801019c <_sbrk_r>:
 801019c:	b538      	push	{r3, r4, r5, lr}
 801019e:	4c06      	ldr	r4, [pc, #24]	; (80101b8 <_sbrk_r+0x1c>)
 80101a0:	2300      	movs	r3, #0
 80101a2:	4605      	mov	r5, r0
 80101a4:	4608      	mov	r0, r1
 80101a6:	6023      	str	r3, [r4, #0]
 80101a8:	f7f6 ffb8 	bl	800711c <_sbrk>
 80101ac:	1c43      	adds	r3, r0, #1
 80101ae:	d102      	bne.n	80101b6 <_sbrk_r+0x1a>
 80101b0:	6823      	ldr	r3, [r4, #0]
 80101b2:	b103      	cbz	r3, 80101b6 <_sbrk_r+0x1a>
 80101b4:	602b      	str	r3, [r5, #0]
 80101b6:	bd38      	pop	{r3, r4, r5, pc}
 80101b8:	20002948 	.word	0x20002948

080101bc <__sread>:
 80101bc:	b510      	push	{r4, lr}
 80101be:	460c      	mov	r4, r1
 80101c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101c4:	f000 f8e8 	bl	8010398 <_read_r>
 80101c8:	2800      	cmp	r0, #0
 80101ca:	bfab      	itete	ge
 80101cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80101ce:	89a3      	ldrhlt	r3, [r4, #12]
 80101d0:	181b      	addge	r3, r3, r0
 80101d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80101d6:	bfac      	ite	ge
 80101d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80101da:	81a3      	strhlt	r3, [r4, #12]
 80101dc:	bd10      	pop	{r4, pc}

080101de <__swrite>:
 80101de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101e2:	461f      	mov	r7, r3
 80101e4:	898b      	ldrh	r3, [r1, #12]
 80101e6:	05db      	lsls	r3, r3, #23
 80101e8:	4605      	mov	r5, r0
 80101ea:	460c      	mov	r4, r1
 80101ec:	4616      	mov	r6, r2
 80101ee:	d505      	bpl.n	80101fc <__swrite+0x1e>
 80101f0:	2302      	movs	r3, #2
 80101f2:	2200      	movs	r2, #0
 80101f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101f8:	f000 f868 	bl	80102cc <_lseek_r>
 80101fc:	89a3      	ldrh	r3, [r4, #12]
 80101fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010202:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010206:	81a3      	strh	r3, [r4, #12]
 8010208:	4632      	mov	r2, r6
 801020a:	463b      	mov	r3, r7
 801020c:	4628      	mov	r0, r5
 801020e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010212:	f000 b817 	b.w	8010244 <_write_r>

08010216 <__sseek>:
 8010216:	b510      	push	{r4, lr}
 8010218:	460c      	mov	r4, r1
 801021a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801021e:	f000 f855 	bl	80102cc <_lseek_r>
 8010222:	1c43      	adds	r3, r0, #1
 8010224:	89a3      	ldrh	r3, [r4, #12]
 8010226:	bf15      	itete	ne
 8010228:	6560      	strne	r0, [r4, #84]	; 0x54
 801022a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801022e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010232:	81a3      	strheq	r3, [r4, #12]
 8010234:	bf18      	it	ne
 8010236:	81a3      	strhne	r3, [r4, #12]
 8010238:	bd10      	pop	{r4, pc}

0801023a <__sclose>:
 801023a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801023e:	f000 b813 	b.w	8010268 <_close_r>
	...

08010244 <_write_r>:
 8010244:	b538      	push	{r3, r4, r5, lr}
 8010246:	4c07      	ldr	r4, [pc, #28]	; (8010264 <_write_r+0x20>)
 8010248:	4605      	mov	r5, r0
 801024a:	4608      	mov	r0, r1
 801024c:	4611      	mov	r1, r2
 801024e:	2200      	movs	r2, #0
 8010250:	6022      	str	r2, [r4, #0]
 8010252:	461a      	mov	r2, r3
 8010254:	f7f6 fbc1 	bl	80069da <_write>
 8010258:	1c43      	adds	r3, r0, #1
 801025a:	d102      	bne.n	8010262 <_write_r+0x1e>
 801025c:	6823      	ldr	r3, [r4, #0]
 801025e:	b103      	cbz	r3, 8010262 <_write_r+0x1e>
 8010260:	602b      	str	r3, [r5, #0]
 8010262:	bd38      	pop	{r3, r4, r5, pc}
 8010264:	20002948 	.word	0x20002948

08010268 <_close_r>:
 8010268:	b538      	push	{r3, r4, r5, lr}
 801026a:	4c06      	ldr	r4, [pc, #24]	; (8010284 <_close_r+0x1c>)
 801026c:	2300      	movs	r3, #0
 801026e:	4605      	mov	r5, r0
 8010270:	4608      	mov	r0, r1
 8010272:	6023      	str	r3, [r4, #0]
 8010274:	f7f6 ff1d 	bl	80070b2 <_close>
 8010278:	1c43      	adds	r3, r0, #1
 801027a:	d102      	bne.n	8010282 <_close_r+0x1a>
 801027c:	6823      	ldr	r3, [r4, #0]
 801027e:	b103      	cbz	r3, 8010282 <_close_r+0x1a>
 8010280:	602b      	str	r3, [r5, #0]
 8010282:	bd38      	pop	{r3, r4, r5, pc}
 8010284:	20002948 	.word	0x20002948

08010288 <_fstat_r>:
 8010288:	b538      	push	{r3, r4, r5, lr}
 801028a:	4c07      	ldr	r4, [pc, #28]	; (80102a8 <_fstat_r+0x20>)
 801028c:	2300      	movs	r3, #0
 801028e:	4605      	mov	r5, r0
 8010290:	4608      	mov	r0, r1
 8010292:	4611      	mov	r1, r2
 8010294:	6023      	str	r3, [r4, #0]
 8010296:	f7f6 ff18 	bl	80070ca <_fstat>
 801029a:	1c43      	adds	r3, r0, #1
 801029c:	d102      	bne.n	80102a4 <_fstat_r+0x1c>
 801029e:	6823      	ldr	r3, [r4, #0]
 80102a0:	b103      	cbz	r3, 80102a4 <_fstat_r+0x1c>
 80102a2:	602b      	str	r3, [r5, #0]
 80102a4:	bd38      	pop	{r3, r4, r5, pc}
 80102a6:	bf00      	nop
 80102a8:	20002948 	.word	0x20002948

080102ac <_isatty_r>:
 80102ac:	b538      	push	{r3, r4, r5, lr}
 80102ae:	4c06      	ldr	r4, [pc, #24]	; (80102c8 <_isatty_r+0x1c>)
 80102b0:	2300      	movs	r3, #0
 80102b2:	4605      	mov	r5, r0
 80102b4:	4608      	mov	r0, r1
 80102b6:	6023      	str	r3, [r4, #0]
 80102b8:	f7f6 ff17 	bl	80070ea <_isatty>
 80102bc:	1c43      	adds	r3, r0, #1
 80102be:	d102      	bne.n	80102c6 <_isatty_r+0x1a>
 80102c0:	6823      	ldr	r3, [r4, #0]
 80102c2:	b103      	cbz	r3, 80102c6 <_isatty_r+0x1a>
 80102c4:	602b      	str	r3, [r5, #0]
 80102c6:	bd38      	pop	{r3, r4, r5, pc}
 80102c8:	20002948 	.word	0x20002948

080102cc <_lseek_r>:
 80102cc:	b538      	push	{r3, r4, r5, lr}
 80102ce:	4c07      	ldr	r4, [pc, #28]	; (80102ec <_lseek_r+0x20>)
 80102d0:	4605      	mov	r5, r0
 80102d2:	4608      	mov	r0, r1
 80102d4:	4611      	mov	r1, r2
 80102d6:	2200      	movs	r2, #0
 80102d8:	6022      	str	r2, [r4, #0]
 80102da:	461a      	mov	r2, r3
 80102dc:	f7f6 ff10 	bl	8007100 <_lseek>
 80102e0:	1c43      	adds	r3, r0, #1
 80102e2:	d102      	bne.n	80102ea <_lseek_r+0x1e>
 80102e4:	6823      	ldr	r3, [r4, #0]
 80102e6:	b103      	cbz	r3, 80102ea <_lseek_r+0x1e>
 80102e8:	602b      	str	r3, [r5, #0]
 80102ea:	bd38      	pop	{r3, r4, r5, pc}
 80102ec:	20002948 	.word	0x20002948

080102f0 <__ascii_mbtowc>:
 80102f0:	b082      	sub	sp, #8
 80102f2:	b901      	cbnz	r1, 80102f6 <__ascii_mbtowc+0x6>
 80102f4:	a901      	add	r1, sp, #4
 80102f6:	b142      	cbz	r2, 801030a <__ascii_mbtowc+0x1a>
 80102f8:	b14b      	cbz	r3, 801030e <__ascii_mbtowc+0x1e>
 80102fa:	7813      	ldrb	r3, [r2, #0]
 80102fc:	600b      	str	r3, [r1, #0]
 80102fe:	7812      	ldrb	r2, [r2, #0]
 8010300:	1c10      	adds	r0, r2, #0
 8010302:	bf18      	it	ne
 8010304:	2001      	movne	r0, #1
 8010306:	b002      	add	sp, #8
 8010308:	4770      	bx	lr
 801030a:	4610      	mov	r0, r2
 801030c:	e7fb      	b.n	8010306 <__ascii_mbtowc+0x16>
 801030e:	f06f 0001 	mvn.w	r0, #1
 8010312:	e7f8      	b.n	8010306 <__ascii_mbtowc+0x16>

08010314 <memmove>:
 8010314:	4288      	cmp	r0, r1
 8010316:	b510      	push	{r4, lr}
 8010318:	eb01 0302 	add.w	r3, r1, r2
 801031c:	d807      	bhi.n	801032e <memmove+0x1a>
 801031e:	1e42      	subs	r2, r0, #1
 8010320:	4299      	cmp	r1, r3
 8010322:	d00a      	beq.n	801033a <memmove+0x26>
 8010324:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010328:	f802 4f01 	strb.w	r4, [r2, #1]!
 801032c:	e7f8      	b.n	8010320 <memmove+0xc>
 801032e:	4283      	cmp	r3, r0
 8010330:	d9f5      	bls.n	801031e <memmove+0xa>
 8010332:	1881      	adds	r1, r0, r2
 8010334:	1ad2      	subs	r2, r2, r3
 8010336:	42d3      	cmn	r3, r2
 8010338:	d100      	bne.n	801033c <memmove+0x28>
 801033a:	bd10      	pop	{r4, pc}
 801033c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010340:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8010344:	e7f7      	b.n	8010336 <memmove+0x22>

08010346 <__malloc_lock>:
 8010346:	4770      	bx	lr

08010348 <__malloc_unlock>:
 8010348:	4770      	bx	lr

0801034a <_realloc_r>:
 801034a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801034c:	4607      	mov	r7, r0
 801034e:	4614      	mov	r4, r2
 8010350:	460e      	mov	r6, r1
 8010352:	b921      	cbnz	r1, 801035e <_realloc_r+0x14>
 8010354:	4611      	mov	r1, r2
 8010356:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801035a:	f7ff bd73 	b.w	800fe44 <_malloc_r>
 801035e:	b922      	cbnz	r2, 801036a <_realloc_r+0x20>
 8010360:	f7ff fd22 	bl	800fda8 <_free_r>
 8010364:	4625      	mov	r5, r4
 8010366:	4628      	mov	r0, r5
 8010368:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801036a:	f000 f834 	bl	80103d6 <_malloc_usable_size_r>
 801036e:	42a0      	cmp	r0, r4
 8010370:	d20f      	bcs.n	8010392 <_realloc_r+0x48>
 8010372:	4621      	mov	r1, r4
 8010374:	4638      	mov	r0, r7
 8010376:	f7ff fd65 	bl	800fe44 <_malloc_r>
 801037a:	4605      	mov	r5, r0
 801037c:	2800      	cmp	r0, #0
 801037e:	d0f2      	beq.n	8010366 <_realloc_r+0x1c>
 8010380:	4631      	mov	r1, r6
 8010382:	4622      	mov	r2, r4
 8010384:	f7ff fa1c 	bl	800f7c0 <memcpy>
 8010388:	4631      	mov	r1, r6
 801038a:	4638      	mov	r0, r7
 801038c:	f7ff fd0c 	bl	800fda8 <_free_r>
 8010390:	e7e9      	b.n	8010366 <_realloc_r+0x1c>
 8010392:	4635      	mov	r5, r6
 8010394:	e7e7      	b.n	8010366 <_realloc_r+0x1c>
	...

08010398 <_read_r>:
 8010398:	b538      	push	{r3, r4, r5, lr}
 801039a:	4c07      	ldr	r4, [pc, #28]	; (80103b8 <_read_r+0x20>)
 801039c:	4605      	mov	r5, r0
 801039e:	4608      	mov	r0, r1
 80103a0:	4611      	mov	r1, r2
 80103a2:	2200      	movs	r2, #0
 80103a4:	6022      	str	r2, [r4, #0]
 80103a6:	461a      	mov	r2, r3
 80103a8:	f7f6 fe66 	bl	8007078 <_read>
 80103ac:	1c43      	adds	r3, r0, #1
 80103ae:	d102      	bne.n	80103b6 <_read_r+0x1e>
 80103b0:	6823      	ldr	r3, [r4, #0]
 80103b2:	b103      	cbz	r3, 80103b6 <_read_r+0x1e>
 80103b4:	602b      	str	r3, [r5, #0]
 80103b6:	bd38      	pop	{r3, r4, r5, pc}
 80103b8:	20002948 	.word	0x20002948

080103bc <__ascii_wctomb>:
 80103bc:	b149      	cbz	r1, 80103d2 <__ascii_wctomb+0x16>
 80103be:	2aff      	cmp	r2, #255	; 0xff
 80103c0:	bf85      	ittet	hi
 80103c2:	238a      	movhi	r3, #138	; 0x8a
 80103c4:	6003      	strhi	r3, [r0, #0]
 80103c6:	700a      	strbls	r2, [r1, #0]
 80103c8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80103cc:	bf98      	it	ls
 80103ce:	2001      	movls	r0, #1
 80103d0:	4770      	bx	lr
 80103d2:	4608      	mov	r0, r1
 80103d4:	4770      	bx	lr

080103d6 <_malloc_usable_size_r>:
 80103d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80103da:	1f18      	subs	r0, r3, #4
 80103dc:	2b00      	cmp	r3, #0
 80103de:	bfbc      	itt	lt
 80103e0:	580b      	ldrlt	r3, [r1, r0]
 80103e2:	18c0      	addlt	r0, r0, r3
 80103e4:	4770      	bx	lr
	...

080103e8 <_init>:
 80103e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103ea:	bf00      	nop
 80103ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80103ee:	bc08      	pop	{r3}
 80103f0:	469e      	mov	lr, r3
 80103f2:	4770      	bx	lr

080103f4 <_fini>:
 80103f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103f6:	bf00      	nop
 80103f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80103fa:	bc08      	pop	{r3}
 80103fc:	469e      	mov	lr, r3
 80103fe:	4770      	bx	lr
