
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/input_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ECE496-project2/vivado_scripts/axistream_packetfilt'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.199 ; gain = 0.000 ; free physical = 52589 ; free virtual = 54436
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1454.051 ; gain = 96.852 ; free physical = 52516 ; free virtual = 54363
Command: link_design -top design_1_wrapper -part xczu19eg-ffvc1760-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0.dcp' for cell 'design_1_i/axi_fifo_mm_s_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_axistream_packetfilt_0_0/design_1_axistream_packetfilt_0_0.dcp' for cell 'design_1_i/axistream_packetfilt_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/design_1_debug_bridge_0_0.dcp' for cell 'design_1_i/debug_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0.dcp' for cell 'design_1_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_0/bd_c443_axi_jtag_0.dcp' for cell 'design_1_i/debug_bridge_0/inst/axi_jtag'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_1/bd_c443_bsip_0.dcp' for cell 'design_1_i/debug_bridge_0/inst/bsip'
INFO: [Netlist 29-17] Analyzing 1138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
Parsing XDC File [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'design_1_i/debug_bridge_0/inst/axi_jtag/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc:5]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2974.285 ; gain = 178.062 ; free physical = 51228 ; free virtual = 53075
Finished Parsing XDC File [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'design_1_i/debug_bridge_0/inst/axi_jtag/inst'
Parsing XDC File [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'design_1_i/debug_bridge_0/inst/bsip/inst'
Finished Parsing XDC File [/home/tianyi/ffsharkfix/ffsharkfix.srcs/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'design_1_i/debug_bridge_0/inst/bsip/inst'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3102.348 ; gain = 0.000 ; free physical = 51249 ; free virtual = 53096
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 117 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 96 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 4 instances

21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 3102.348 ; gain = 1648.297 ; free physical = 51249 ; free virtual = 53096
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3102.348 ; gain = 0.000 ; free physical = 51241 ; free virtual = 53088

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a1c53bad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3102.348 ; gain = 0.000 ; free physical = 51218 ; free virtual = 53065

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "e1797b0c41afead3".
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3102.348 ; gain = 0.000 ; free physical = 51136 ; free virtual = 52983
Phase 1 Generate And Synthesize Debug Cores | Checksum: 15f469ecf

Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 3102.348 ; gain = 0.000 ; free physical = 51136 ; free virtual = 52983

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 30 inverter(s) to 864 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: f492f7b5

Time (s): cpu = 00:00:38 ; elapsed = 00:01:00 . Memory (MB): peak = 3102.348 ; gain = 0.000 ; free physical = 51154 ; free virtual = 53001
INFO: [Opt 31-389] Phase Retarget created 45 cells and removed 369 cells
INFO: [Opt 31-1021] In phase Retarget, 961 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1aeb6884c

Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 3102.348 ; gain = 0.000 ; free physical = 51154 ; free virtual = 53001
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 39 cells
INFO: [Opt 31-1021] In phase Constant propagation, 989 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1be13c166

Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 3102.348 ; gain = 0.000 ; free physical = 51153 ; free virtual = 53000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 901 cells
INFO: [Opt 31-1021] In phase Sweep, 2650 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 13f77ab3f

Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 3102.348 ; gain = 0.000 ; free physical = 51154 ; free virtual = 53001
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1f236ce8c

Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 3102.348 ; gain = 0.000 ; free physical = 51155 ; free virtual = 53002
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1945fc4ba

Time (s): cpu = 00:00:45 ; elapsed = 00:01:06 . Memory (MB): peak = 3102.348 ; gain = 0.000 ; free physical = 51156 ; free virtual = 53003
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 158 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              45  |             369  |                                            961  |
|  Constant propagation         |               4  |              39  |                                            989  |
|  Sweep                        |               0  |             901  |                                           2650  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            158  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.348 ; gain = 0.000 ; free physical = 51156 ; free virtual = 53003
Ending Logic Optimization Task | Checksum: 152147580

Time (s): cpu = 00:00:45 ; elapsed = 00:01:06 . Memory (MB): peak = 3102.348 ; gain = 0.000 ; free physical = 51155 ; free virtual = 53002

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.705 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 85 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 170
Ending PowerOpt Patch Enables Task | Checksum: 1027f4e19

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.49 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 50066 ; free virtual = 51913
Ending Power Optimization Task | Checksum: 1027f4e19

Time (s): cpu = 00:01:21 ; elapsed = 00:01:41 . Memory (MB): peak = 4855.141 ; gain = 1752.793 ; free physical = 50094 ; free virtual = 51941

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 184a8d803

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 50094 ; free virtual = 51941
Ending Final Cleanup Task | Checksum: 184a8d803

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 50094 ; free virtual = 51941

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 50094 ; free virtual = 51941
Ending Netlist Obfuscation Task | Checksum: 184a8d803

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 50094 ; free virtual = 51941
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:59 . Memory (MB): peak = 4855.141 ; gain = 1752.793 ; free physical = 50094 ; free virtual = 51941
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 50094 ; free virtual = 51941
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 50092 ; free virtual = 51939
INFO: [Common 17-1381] The checkpoint '/home/tianyi/ffsharkfix/ffsharkfix.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 50096 ; free virtual = 51943
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tianyi/ffsharkfix/ffsharkfix.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 50092 ; free virtual = 51940
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 50089 ; free virtual = 51936
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 87f46437

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 50089 ; free virtual = 51936
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 50089 ; free virtual = 51937

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e63cb2eb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 50044 ; free virtual = 51891

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a11a6be4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 50001 ; free virtual = 51848

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a11a6be4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 50001 ; free virtual = 51848
Phase 1 Placer Initialization | Checksum: 1a11a6be4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 50001 ; free virtual = 51848

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1409a5dc5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:26 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49873 ; free virtual = 51720

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49868 ; free virtual = 51716

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: f67cb244

Time (s): cpu = 00:02:23 ; elapsed = 00:01:15 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49867 ; free virtual = 51715
Phase 2 Global Placement | Checksum: e315c627

Time (s): cpu = 00:02:27 ; elapsed = 00:01:16 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49875 ; free virtual = 51722

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e315c627

Time (s): cpu = 00:02:27 ; elapsed = 00:01:17 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49875 ; free virtual = 51722

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ed82f961

Time (s): cpu = 00:02:33 ; elapsed = 00:01:20 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49869 ; free virtual = 51716

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 816b4b63

Time (s): cpu = 00:02:33 ; elapsed = 00:01:20 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49867 ; free virtual = 51714

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 167ee03d6

Time (s): cpu = 00:02:37 ; elapsed = 00:01:23 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49823 ; free virtual = 51671

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 15efd3340

Time (s): cpu = 00:02:38 ; elapsed = 00:01:23 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49775 ; free virtual = 51630

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 16539ea14

Time (s): cpu = 00:02:40 ; elapsed = 00:01:25 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49765 ; free virtual = 51612

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 17f0d8695

Time (s): cpu = 00:02:48 ; elapsed = 00:01:28 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49782 ; free virtual = 51630

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 119dd6dac

Time (s): cpu = 00:02:50 ; elapsed = 00:01:29 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49780 ; free virtual = 51627

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: b357266c

Time (s): cpu = 00:02:50 ; elapsed = 00:01:30 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49786 ; free virtual = 51634
Phase 3 Detail Placement | Checksum: b357266c

Time (s): cpu = 00:02:51 ; elapsed = 00:01:30 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49786 ; free virtual = 51634

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 231ead8c7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 231ead8c7

Time (s): cpu = 00:03:10 ; elapsed = 00:01:36 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49795 ; free virtual = 51642
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.441. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20636bf0a

Time (s): cpu = 00:03:11 ; elapsed = 00:01:36 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49796 ; free virtual = 51644
Phase 4.1 Post Commit Optimization | Checksum: 20636bf0a

Time (s): cpu = 00:03:11 ; elapsed = 00:01:36 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49797 ; free virtual = 51644

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20636bf0a

Time (s): cpu = 00:03:12 ; elapsed = 00:01:37 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49817 ; free virtual = 51665
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49768 ; free virtual = 51616

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 29b0394a0

Time (s): cpu = 00:03:28 ; elapsed = 00:01:54 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49770 ; free virtual = 51617

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49770 ; free virtual = 51617
Phase 4.4 Final Placement Cleanup | Checksum: 29fe0de33

Time (s): cpu = 00:03:29 ; elapsed = 00:01:54 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49770 ; free virtual = 51617
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29fe0de33

Time (s): cpu = 00:03:29 ; elapsed = 00:01:54 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49770 ; free virtual = 51617
Ending Placer Task | Checksum: 1d6033cae

Time (s): cpu = 00:03:29 ; elapsed = 00:01:54 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49914 ; free virtual = 51761
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:37 ; elapsed = 00:02:02 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49914 ; free virtual = 51761
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49914 ; free virtual = 51761
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49909 ; free virtual = 51757
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49910 ; free virtual = 51758
INFO: [Common 17-1381] The checkpoint '/home/tianyi/ffsharkfix/ffsharkfix.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49908 ; free virtual = 51755
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.58 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49869 ; free virtual = 51717
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4855.141 ; gain = 0.000 ; free physical = 49914 ; free virtual = 51761
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 458e1c5f ConstDB: 0 ShapeSum: fba84ab9 RouteDB: 94ccd596

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d307e437

Time (s): cpu = 00:02:02 ; elapsed = 00:01:30 . Memory (MB): peak = 4949.156 ; gain = 94.016 ; free physical = 49529 ; free virtual = 51377
Post Restoration Checksum: NetGraph: 6bcd4127 NumContArr: 84000fd9 Constraints: 89c4f7ea Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1799248ea

Time (s): cpu = 00:02:02 ; elapsed = 00:01:30 . Memory (MB): peak = 4949.156 ; gain = 94.016 ; free physical = 49497 ; free virtual = 51345

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1799248ea

Time (s): cpu = 00:02:02 ; elapsed = 00:01:30 . Memory (MB): peak = 5012.559 ; gain = 157.418 ; free physical = 49413 ; free virtual = 51261

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1799248ea

Time (s): cpu = 00:02:02 ; elapsed = 00:01:30 . Memory (MB): peak = 5012.559 ; gain = 157.418 ; free physical = 49413 ; free virtual = 51261

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 13e32f21e

Time (s): cpu = 00:02:06 ; elapsed = 00:01:34 . Memory (MB): peak = 5083.027 ; gain = 227.887 ; free physical = 49384 ; free virtual = 51232

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2142dfef1

Time (s): cpu = 00:02:23 ; elapsed = 00:01:39 . Memory (MB): peak = 5083.027 ; gain = 227.887 ; free physical = 49382 ; free virtual = 51230
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.725  | TNS=0.000  | WHS=-0.047 | THS=-1.701 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 29359189c

Time (s): cpu = 00:02:46 ; elapsed = 00:01:44 . Memory (MB): peak = 5083.027 ; gain = 227.887 ; free physical = 49363 ; free virtual = 51211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.725  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 25ca78950

Time (s): cpu = 00:02:46 ; elapsed = 00:01:45 . Memory (MB): peak = 5083.027 ; gain = 227.887 ; free physical = 49363 ; free virtual = 51211
Phase 2 Router Initialization | Checksum: 238d57c80

Time (s): cpu = 00:02:46 ; elapsed = 00:01:45 . Memory (MB): peak = 5083.027 ; gain = 227.887 ; free physical = 49363 ; free virtual = 51211

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2093cfb33

Time (s): cpu = 00:03:15 ; elapsed = 00:01:57 . Memory (MB): peak = 5110.965 ; gain = 255.824 ; free physical = 49340 ; free virtual = 51188

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5262
 Number of Nodes with overlaps = 375
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.544  | TNS=0.000  | WHS=-0.011 | THS=-0.011 |

Phase 4.1 Global Iteration 0 | Checksum: 250a66c9f

Time (s): cpu = 00:05:09 ; elapsed = 00:03:08 . Memory (MB): peak = 5110.965 ; gain = 255.824 ; free physical = 49359 ; free virtual = 51207

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 25870911b

Time (s): cpu = 00:05:09 ; elapsed = 00:03:08 . Memory (MB): peak = 5110.965 ; gain = 255.824 ; free physical = 49359 ; free virtual = 51207
Phase 4 Rip-up And Reroute | Checksum: 25870911b

Time (s): cpu = 00:05:10 ; elapsed = 00:03:08 . Memory (MB): peak = 5110.965 ; gain = 255.824 ; free physical = 49359 ; free virtual = 51207

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f722027b

Time (s): cpu = 00:05:18 ; elapsed = 00:03:11 . Memory (MB): peak = 5110.965 ; gain = 255.824 ; free physical = 49365 ; free virtual = 51213
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.544  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2261c988e

Time (s): cpu = 00:05:18 ; elapsed = 00:03:11 . Memory (MB): peak = 5110.965 ; gain = 255.824 ; free physical = 49364 ; free virtual = 51212

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2261c988e

Time (s): cpu = 00:05:18 ; elapsed = 00:03:11 . Memory (MB): peak = 5110.965 ; gain = 255.824 ; free physical = 49364 ; free virtual = 51212
Phase 5 Delay and Skew Optimization | Checksum: 2261c988e

Time (s): cpu = 00:05:18 ; elapsed = 00:03:11 . Memory (MB): peak = 5110.965 ; gain = 255.824 ; free physical = 49364 ; free virtual = 51212

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 210fa11cd

Time (s): cpu = 00:05:24 ; elapsed = 00:03:13 . Memory (MB): peak = 5110.965 ; gain = 255.824 ; free physical = 49363 ; free virtual = 51211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.544  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 29340ffad

Time (s): cpu = 00:05:24 ; elapsed = 00:03:14 . Memory (MB): peak = 5110.965 ; gain = 255.824 ; free physical = 49363 ; free virtual = 51210
Phase 6 Post Hold Fix | Checksum: 29340ffad

Time (s): cpu = 00:05:25 ; elapsed = 00:03:14 . Memory (MB): peak = 5110.965 ; gain = 255.824 ; free physical = 49363 ; free virtual = 51210

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.646976 %
  Global Horizontal Routing Utilization  = 0.822241 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a9197d86

Time (s): cpu = 00:05:27 ; elapsed = 00:03:14 . Memory (MB): peak = 5110.965 ; gain = 255.824 ; free physical = 49356 ; free virtual = 51204

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a9197d86

Time (s): cpu = 00:05:27 ; elapsed = 00:03:15 . Memory (MB): peak = 5110.965 ; gain = 255.824 ; free physical = 49356 ; free virtual = 51203

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a9197d86

Time (s): cpu = 00:05:29 ; elapsed = 00:03:17 . Memory (MB): peak = 5110.965 ; gain = 255.824 ; free physical = 49354 ; free virtual = 51202

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.544  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a9197d86

Time (s): cpu = 00:05:29 ; elapsed = 00:03:17 . Memory (MB): peak = 5110.965 ; gain = 255.824 ; free physical = 49358 ; free virtual = 51206
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:29 ; elapsed = 00:03:17 . Memory (MB): peak = 5110.965 ; gain = 255.824 ; free physical = 49472 ; free virtual = 51320

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:38 ; elapsed = 00:03:24 . Memory (MB): peak = 5110.965 ; gain = 255.824 ; free physical = 49472 ; free virtual = 51320
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5110.965 ; gain = 0.000 ; free physical = 49472 ; free virtual = 51320
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5110.965 ; gain = 0.000 ; free physical = 49465 ; free virtual = 51313
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5110.965 ; gain = 0.000 ; free physical = 49469 ; free virtual = 51317
INFO: [Common 17-1381] The checkpoint '/home/tianyi/ffsharkfix/ffsharkfix.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 5110.965 ; gain = 0.000 ; free physical = 49472 ; free virtual = 51320
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tianyi/ffsharkfix/ffsharkfix.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 5199.008 ; gain = 88.043 ; free physical = 49457 ; free virtual = 51305
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tianyi/ffsharkfix/ffsharkfix.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 5199.008 ; gain = 0.000 ; free physical = 49366 ; free virtual = 51214
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
120 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 5199.008 ; gain = 0.000 ; free physical = 49320 ; free virtual = 51168
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 5199.008 ; gain = 0.000 ; free physical = 49316 ; free virtual = 51163
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_fifo_mm_s_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_fifo_mm_s_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 44 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_runtest[0], design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 42 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
142 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 5254.824 ; gain = 55.816 ; free physical = 49371 ; free virtual = 51219
INFO: [Common 17-206] Exiting Vivado at Sat Mar 27 02:41:14 2021...
