/*
 * Copyright (C) 2015 MediaTek Inc.
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#ifndef __MTK_NAND_UTIL_H
#define __MTK_NAND_UTIL_H
#include <linux/mtd/mtd.h>
#include <linux/mtd/nand.h>
#include <linux/mtd/partitions.h>
#include <linux/mtd/nand_ecc.h>
#include "mtk_nand_prof.h"
#if defined(CONFIG_MTK_TLC_NAND_SUPPORT)
#include "partition_define_tlc.h"
#else
#include "partition_define_mlc.h"
#endif

#ifndef FALSE
  #define FALSE (0)
#endif

#ifndef TRUE
  #define TRUE  (1)
#endif

#ifndef NULL
  #define NULL  (0)
#endif

#ifndef ASSERT
    #define ASSERT(expr)        WARN_ON(!(expr))
#endif
#define VERSION	"v2.1 Fix AHB virt2phys error"
#ifndef MODULE_NAME
#define MODULE_NAME	"NAND"
#endif
#define PROCNAME	"driver/nand"


#define DRV_Reg8(x) readb(x)
#define DRV_Reg16(x) readw(x)
#define DRV_Reg32(x) readl(x)

#define DRV_WriteReg8(x, y) writeb(y, x)
#define DRV_WriteReg16(x, y) writew(y, x)
#define DRV_WriteReg32(x, y) writel(y, x)

#define TIMEOUT_1 0x1fff
#define TIMEOUT_2 0x8ff
#define TIMEOUT_3 0xffff
#define TIMEOUT_4 0xffff

#define ERR_RTN_SUCCESS		1
#define ERR_RTN_FAIL		0
#define ERR_RTN_BCH_FAIL	-1

extern u32 g_value;

#define NFI_SET_REG32(reg, value) \
do {	\
	g_value = (DRV_Reg32(reg) | (value));\
	DRV_WriteReg32(reg, g_value); \
} while (0)

#define NFI_SET_REG16(reg, value) \
do {	\
	g_value = (DRV_Reg16(reg) | (value));\
	DRV_WriteReg16(reg, g_value); \
} while (0)

#define NFI_CLN_REG32(reg, value) \
do {	\
	g_value = (DRV_Reg32(reg) & (~(value)));\
	DRV_WriteReg32(reg, g_value); \
} while (0)

#define NFI_CLN_REG16(reg, value) \
do {	\
	g_value = (DRV_Reg16(reg) & (~(value)));\
	DRV_WriteReg16(reg, g_value); \
} while (0)


#define NFI_ISSUE_COMMAND(cmd, col_addr, row_addr, col_num, row_num) \
do { \
	DRV_WriteReg16(NFI_CMD_REG16, cmd);\
	while (DRV_Reg32(NFI_STA_REG32) & STA_CMD_STATE)\
		;\
	  DRV_WriteReg32(NFI_COLADDR_REG32, col_addr);\
	  DRV_WriteReg32(NFI_ROWADDR_REG32, row_addr);\
	DRV_WriteReg16(NFI_ADDRNOB_REG16, col_num | (row_num << ADDR_ROW_NOB_SHIFT));\
	while (DRV_Reg32(NFI_STA_REG32) & STA_ADDR_STATE)\
		;\
} while (0)

#define NFI_WAIT_STATE_DONE(state) do {; } while (__raw_readl(NFI_STA_REG32) & state)
#define NFI_WAIT_TO_READY()  do {; } while (!(__raw_readl(NFI_STA_REG32) & STA_BUSY2READY))
#define FIFO_PIO_READY(x)  (0x1 & x)
#define WAIT_NFI_PIO_READY(timeout) \
		do {\
			--timeout;\
			while ((!FIFO_PIO_READY(DRV_Reg16(NFI_PIO_DIRDY_REG16))) && \
			(timeout)) \
				; \
		} while (0)


extern bool init_pmt_done;
/*******************************************************************************
 * Data Structure Definition
 *******************************************************************************/
struct nfi_saved_para {
	u8 suspend_flag;
	u16 sNFI_CNFG_REG16;
	u32 sNFI_PAGEFMT_REG16;
	u32 sNFI_CON_REG32;
	u32 sNFI_ACCCON_REG32;
	u32 sNFI_INTR_EN_REG32;
	u16 sNFI_IOCON_REG16;
	u16 sNFI_CSEL_REG16;
	u16 sNFI_DEBUG_CON1_REG16;

	u32 sECC_ENCCNFG_REG32;
	u32 sECC_FDMADDR_REG32;
	u32 sECC_DECCNFG_REG32;

	u32 sSNAND_MISC_CTL;
	u32 sSNAND_MISC_CTL2;
	u32 sSNAND_DLY_CTL1;
	u32 sSNAND_DLY_CTL2;
	u32 sSNAND_DLY_CTL3;
	u32 sSNAND_DLY_CTL4;
	u32 sSNAND_CNFG;
};

struct mtk_nand_pl_test {
	suseconds_t last_erase_time;
	suseconds_t last_prog_time;
	u32 nand_program_wdt_enable;
	u32 nand_erase_wdt_enable;
};

/*time unit is us*/
struct read_sleep_para {
	int sample_count;
	int t_sector_ahb;
	int t_schedule;
	int t_sleep_range;
	int t_threshold;
};

struct rd_err {
	bool en_print;
	u32 max_num;
};

struct mtk_nand_debug {
	struct rd_err err;
};

struct mtk_nand_host {
	struct nand_chip nand_chip;
	struct mtd_info mtd;
	struct mtk_nand_host_hw *hw;
	struct read_sleep_para rd_para;
	bool pre_wb_cmd;
	u16 wb_cmd;
#ifdef CONFIG_PM
	struct nfi_saved_para saved_para;
#endif
#ifdef CONFIG_PWR_LOSS_MTK_SPOH
	struct mtk_nand_pl_test pl;
#endif
	struct mtd_erase_region_info erase_region[20];
	struct mtk_nand_debug debug;
};

struct NAND_CMD {
	u32 u4ColAddr;
	u32 u4RowAddr;
	u32 u4OOBRowAddr;
	u8 au1OOB[128];
	u8 *pDataBuf;
};
enum readCommand {
	NORMAL_READ = 0,
	AD_CACHE_READ,
	AD_CACHE_FINAL
};

extern void __iomem *mtk_nfi_base;
extern void __iomem *mtk_nfiecc_base;
extern void __iomem *mtk_io_base;

extern struct flashdev_info_t gn_devinfo;
extern void mt_irq_set_sens(unsigned int irq, unsigned int sens);
extern void mt_irq_set_polarity(unsigned int irq, unsigned int polarity);

bool mtk_nand_SetFeature(struct mtd_info *mtd, u16 cmd, u32 addr, u8 *value, u8 bytes);
bool mtk_nand_GetFeature(struct mtd_info *mtd, u16 cmd, u32 addr, u8 *value, u8 bytes);
extern void part_init_pmt(struct mtd_info *mtd, u8 *buf);
extern u64 part_get_startaddress(u64 byte_address, u32 *idx);
extern bool raw_partition(u32 index);
extern struct mtd_perf_log g_MtdPerfLog;
extern struct mtd_partition g_pasStatic_Partition[];
extern int part_num;
extern struct mtd_partition g_exist_Partition[];
extern struct mtd_partition g_pasStatic_Partition[PART_MAX_COUNT];
#if defined(CONFIG_MTK_TLC_NAND_SUPPORT)
extern u64 OFFSET(u32 block);
extern void mtk_pmt_reset(void);
extern bool mtk_nand_IsBMTPOOL(loff_t logical_address);
#endif
extern bool mtk_block_istlc(u64 addr);
extern void mtk_slc_blk_addr(u64 addr, u32 *blk_num, u32 *page_in_block);
bool mtk_is_normal_tlc_nand(void);
int mtk_nand_tlc_block_mark(struct mtd_info *mtd, struct nand_chip *chip, u32 mapped_block);
extern int mtk_nand_write_tlc_block_hw(struct mtd_info *mtd, struct nand_chip *chip,
				uint8_t *main_buf, uint8_t *extra_buf, u32 mapped_block, u32 page_in_block, u32 size);

#ifdef MTK_NAND_DATA_RETENTION_TEST
extern u32 bit_error[16];
extern bool empty_true;
extern u32 total_error;
extern void mtk_data_retention_test(struct mtd_info *mtd);
#endif
#if defined(CONFIG_PWR_LOSS_MTK_SPOH)
extern int mvg_current_case_check(void);
#endif

void show_stack(struct task_struct *tsk, unsigned long *sp);
extern int mtk_nand_interface_async(void);
extern bool mtk_nand_reset(void);
extern void mtk_nand_set_mode(u16 u2OpMode);
extern bool mtk_nand_set_command(u16 command);
extern bool mtk_nand_status_ready(u32 u4Status);
extern bool mtk_nand_SetFeature(struct mtd_info *mtd, u16 cmd, u32 addr, u8 *value,  u8 bytes);
extern bool mtk_nand_set_address(u32 u4ColAddr, u32 u4RowAddr, u16 u2ColNOB, u16 u2RowNOB);
extern bool mtk_nand_device_reset(void);

extern int mtk_nand_read_page(struct mtd_info *mtd, struct nand_chip *chip, u8 *buf, int page);
extern int mtk_nand_exec_read_page(struct mtd_info *mtd, u32 u4RowAddr, u32 u4PageSize, u8 *pPageBuf, u8 *pFDMBuf);
extern int mtk_nand_block_bad_hw(struct mtd_info *mtd, loff_t ofs);
extern int mtk_nand_erase_hw(struct mtd_info *mtd, int page);
extern int mtk_nand_block_markbad_hw(struct mtd_info *mtd, loff_t offset);
extern int mtk_nand_exec_write_page(struct mtd_info *mtd, u32 u4RowAddr, u32 u4PageSize, u8 *pPageBuf, u8 *pFDMBuf);

u32 MICRON_TRANSFER(u32 pageNo);
u32 SANDISK_TRANSFER(u32 pageNo);
u32 HYNIX_TRANSFER(u32 pageNo);
u32 hynix_pairpage_mapping(u32 page, bool high_to_low);
u32 micron_pairpage_mapping(u32 page, bool high_to_low);
u32 sandisk_pairpage_mapping(u32 page, bool high_to_low);
/* NAND driver */
struct mtk_nand_host_hw {
	unsigned int nfi_bus_width;							/* NFI_BUS_WIDTH */
	unsigned int nfi_access_timing;					/* NFI_ACCESS_TIMING */
	unsigned int nfi_cs_num;								/* NFI_CS_NUM */
	unsigned int nand_sec_size;							/* NAND_SECTOR_SIZE */
	unsigned int nand_sec_shift;						/* NAND_SECTOR_SHIFT */
	unsigned int nand_ecc_size;
	unsigned int nand_ecc_bytes;
	unsigned int nand_ecc_mode;
	unsigned int nand_fdm_size;            /*FDM size, for 8163 tlc*/
};
extern struct mtk_nand_host_hw mtk_nand_hw;

#define NFI_DEFAULT_ACCESS_TIMING        (0x44333)

/* uboot only support 1 cs */
#define NFI_CS_NUM                  (2)
#define NFI_DEFAULT_CS				(0)

/*
 *	ECC layout control structure. Exported to userspace for
 *  diagnosis and to allow creation of raw images
struct nand_ecclayout {
	uint32_t eccbytes;
	uint32_t eccpos[64];
	uint32_t oobavail;
	struct nand_oobfree oobfree[MTD_MAX_OOBFREE_ENTRIES];
};
*/
#define __DEBUG_NAND		0	/* Debug information on/off */

#if __DEBUG_NAND
/* Debug message event */
#define DBG_EVT_NONE		0x00000000	/* No event */
#define DBG_EVT_INIT		0x00000001	/* Initial related event */
#define DBG_EVT_VERIFY		0x00000002	/* Verify buffer related event */
#define DBG_EVT_PERFORMANCE	0x00000004	/* Performance related event */
#define DBG_EVT_READ		0x00000008	/* Read related event */
#define DBG_EVT_WRITE		0x00000010	/* Write related event */
#define DBG_EVT_ERASE		0x00000020	/* Erase related event */
#define DBG_EVT_BADBLOCK	0x00000040	/* Badblock related event */
#define DBG_EVT_POWERCTL	0x00000080	/* Suspend/Resume related event */
#define DBG_EVT_OTP	0x00000100	/* OTP related event */

#define DBG_EVT_ALL			0xffffffff

#define DBG_EVT_MASK	(DBG_EVT_INIT|DBG_EVT_POWERCTL)

#define MSG(evt, fmt, args...) \
do {	\
	if ((DBG_EVT_##evt) & DBG_EVT_MASK) { \
		pr_info(fmt, ##args); \
	} \
} while (0)

#define MSG_FUNC_ENTRY(f)	MSG(FUC, "<FUN_ENT>: %s\n", __func__)
#else
#define MSG(evt, fmt, args...) do {} while (0)
#define MSG_FUNC_ENTRY(f)	   do {} while (0)
#endif

#endif
