DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "IEEE"
unitName "NUMERIC_STD"
itemName "ALL"
)
(DmPackageRef
library "common"
unitName "constants"
)
]
instances [
(Instance
name "i_fifo_read_ppr"
duLibraryName "COMMON"
duName "fifo_read"
elements [
(GiElement
name "g_fifo_size"
type "positive"
value "9"
)
]
mwi 0
uid 139,0
)
(Instance
name "i_wr_en_d"
duLibraryName "common"
duName "ff"
elements [
]
mwi 0
uid 184,0
)
(Instance
name "i_wr_addr_d"
duLibraryName "common"
duName "reg"
elements [
(GiElement
name "g_vector_length"
type "positive"
value "4"
)
]
mwi 0
uid 211,0
)
(Instance
name "i_ppr_data_d"
duLibraryName "common"
duName "reg"
elements [
(GiElement
name "g_vector_length"
type "positive"
value "16"
)
]
mwi 0
uid 238,0
)
(Instance
name "i_addr_div"
duLibraryName "common"
duName "linear_1x3_addr_cntr"
elements [
]
mwi 0
uid 475,0
)
(Instance
name "i_inversion"
duLibraryName "common"
duName "inversion"
elements [
]
mwi 0
uid 505,0
)
(Instance
name "i_wea_d"
duLibraryName "common"
duName "ff"
elements [
]
mwi 0
uid 527,0
)
(Instance
name "i_addr_d"
duLibraryName "common"
duName "reg"
elements [
(GiElement
name "g_vector_length"
type "positive"
value "4"
)
]
mwi 0
uid 554,0
)
(Instance
name "i_fifo_write_gain"
duLibraryName "COMMON"
duName "fifo_write"
elements [
(GiElement
name "g_fifo_size"
type "positive"
value "3"
)
]
mwi 0
uid 621,0
)
(Instance
name "i_rom_h"
duLibraryName "common"
duName "rom1x3"
elements [
(GiElement
name "g_rom_init"
type "t_1x3_matrix"
value "c_rom_H"
)
]
mwi 0
uid 1350,0
)
(Instance
name "i_mult_p_ht"
duLibraryName "GAIN"
duName "mult_p_ht"
elements [
]
mwi 0
uid 1817,0
)
(Instance
name "i_mux_addr_mult2"
duLibraryName "common"
duName "mux2a1"
elements [
(GiElement
name "g_bus_width"
type "integer"
value "4"
e "ancho del mux"
)
]
mwi 0
uid 1859,0
)
(Instance
name "i_mult_hpht_r"
duLibraryName "GAIN"
duName "mult_hpht_r"
elements [
]
mwi 0
uid 1993,0
)
(Instance
name "i_mux_addr_mult1"
duLibraryName "common"
duName "mux2a1"
elements [
(GiElement
name "g_bus_width"
type "integer"
value "4"
e "ancho del mux"
)
]
mwi 0
uid 2003,0
)
(Instance
name "U_1"
duLibraryName "GAIN"
duName "uc_gain"
elements [
]
mwi 0
uid 2472,0
)
(Instance
name "i_gain"
duLibraryName "common"
duName "ram3x1"
elements [
]
mwi 0
uid 3221,0
)
(Instance
name "i_result_p_ht"
duLibraryName "common"
duName "ram3x1"
elements [
]
mwi 0
uid 3255,0
)
(Instance
name "i_ppr"
duLibraryName "common"
duName "ram3x3"
elements [
]
mwi 0
uid 3379,0
)
]
libraryRefs [
"ieee"
"common"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "T:\\TFG2015\\src\\design\\gain\\hdl"
)
(vvPair
variable "HDSDir"
value "T:\\TFG2015\\src\\design\\gain\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "T:\\TFG2015\\src\\design\\gain\\hds\\gain\\rtl.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "T:\\TFG2015\\src\\design\\gain\\hds\\gain\\rtl.bd.user"
)
(vvPair
variable "SourceDir"
value "T:\\TFG2015\\src\\design\\gain\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "rtl"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "T:\\TFG2015\\src\\design\\gain\\hds\\gain"
)
(vvPair
variable "d_logical"
value "T:\\TFG2015\\src\\design\\gain\\hds\\gain"
)
(vvPair
variable "date"
value "15/05/2015"
)
(vvPair
variable "day"
value "vie"
)
(vvPair
variable "day_long"
value "viernes"
)
(vvPair
variable "dd"
value "15"
)
(vvPair
variable "entity_name"
value "gain"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "rtl.bd"
)
(vvPair
variable "f_logical"
value "rtl.bd"
)
(vvPair
variable "f_noext"
value "rtl"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "FERNANDO-LAPTOP"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "gain"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HOME_PROJECT/tools/designcheck/gain"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HOME_PROJECT/src/design/gain/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HOME_PROJECT/src/design/gain/ise"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HOME_PROJECT/work/compilation"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HOME_PROJECT/src/design/gain/ise"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "gain"
)
(vvPair
variable "month"
value "may"
)
(vvPair
variable "month_long"
value "mayo"
)
(vvPair
variable "p"
value "T:\\TFG2015\\src\\design\\gain\\hds\\gain\\rtl.bd"
)
(vvPair
variable "p_logical"
value "T:\\TFG2015\\src\\design\\gain\\hds\\gain\\rtl.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "TFG2015"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "C:\\questasim64_10.1d\\win64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "rtl"
)
(vvPair
variable "this_file_logical"
value "rtl"
)
(vvPair
variable "time"
value "11:32:44"
)
(vvPair
variable "unit"
value "gain"
)
(vvPair
variable "user"
value "Fernando"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "rtl"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (PortIoOut
uid 109,0
shape (CompositeShape
uid 110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 111,0
sl 0
ro 90
xt "4000,2625,5500,3375"
)
(Line
uid 112,0
sl 0
ro 90
xt "5500,3000,6000,3000"
pts [
"6000,3000"
"5500,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
font "arial,8,0"
)
xt "-2200,2500,3000,3500"
st "ppr_read_fifo"
ju 2
blo "3000,3300"
tm "WireNameMgr"
)
)
)
*2 (PortIoIn
uid 115,0
shape (CompositeShape
uid 116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 117,0
sl 0
ro 270
xt "32000,-35375,33500,-34625"
)
(Line
uid 118,0
sl 0
ro 270
xt "33500,-35000,34000,-35000"
pts [
"33500,-35000"
"34000,-35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 119,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 120,0
va (VaSet
font "arial,8,0"
)
xt "29700,-35500,31000,-34500"
st "clk"
ju 2
blo "31000,-34700"
tm "WireNameMgr"
)
)
)
*3 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "32000,-32375,33500,-31625"
)
(Line
uid 124,0
sl 0
ro 270
xt "33500,-32000,34000,-32000"
pts [
"33500,-32000"
"34000,-32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "arial,8,0"
)
xt "29700,-32500,31000,-31500"
st "rst"
ju 2
blo "31000,-31700"
tm "WireNameMgr"
)
)
)
*4 (GlobalConnector
uid 127,0
shape (Circle
uid 128,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "35000,-36000,37000,-34000"
radius 1000
)
name (Text
uid 129,0
va (VaSet
font "arial,8,1"
)
xt "35500,-35500,36500,-34500"
st "G"
blo "35500,-34700"
)
)
*5 (GlobalConnector
uid 130,0
shape (Circle
uid 131,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "35000,-33000,37000,-31000"
radius 1000
)
name (Text
uid 132,0
va (VaSet
font "arial,8,1"
)
xt "35500,-32500,36500,-31500"
st "G"
blo "35500,-31700"
)
)
*6 (PortIoIn
uid 133,0
shape (CompositeShape
uid 134,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 135,0
sl 0
ro 270
xt "39000,-27375,40500,-26625"
)
(Line
uid 136,0
sl 0
ro 270
xt "40500,-27000,41000,-27000"
pts [
"40500,-27000"
"41000,-27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 137,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 138,0
va (VaSet
font "arial,8,0"
)
xt "34300,-27500,38000,-26500"
st "ppr_ready"
ju 2
blo "38000,-26700"
tm "WireNameMgr"
)
)
)
*7 (SaComponent
uid 139,0
optionalChildren [
*8 (CptPort
uid 149,0
optionalChildren [
*9 (FFT
pts [
"9750,7000"
"9000,7375"
"9000,6625"
]
uid 153,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "9000,6625,9750,7375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 150,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,6625,9000,7375"
)
tg (CPTG
uid 151,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 152,0
va (VaSet
font "arial,8,0"
)
xt "10000,6500,11300,7500"
st "clk"
blo "10000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Clock"
o 1
)
)
)
*10 (CptPort
uid 154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,5625,9000,6375"
)
tg (CPTG
uid 156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 157,0
va (VaSet
font "arial,8,0"
)
xt "10000,5500,11300,6500"
st "rst"
blo "10000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 2
)
)
)
*11 (CptPort
uid 158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,7625,19750,8375"
)
tg (CPTG
uid 160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 161,0
va (VaSet
font "arial,8,0"
)
xt "15600,7500,18000,8500"
st "wr_en"
ju 2
blo "18000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 7
)
)
)
*12 (CptPort
uid 162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 163,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,625,9000,1375"
)
tg (CPTG
uid 164,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 165,0
va (VaSet
font "arial,8,0"
)
xt "10000,500,11900,1500"
st "start"
blo "10000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
eolc "Start of reading"
o 3
)
)
)
*13 (CptPort
uid 166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 167,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,2625,9000,3375"
)
tg (CPTG
uid 168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 169,0
va (VaSet
font "arial,8,0"
)
xt "10000,2500,12300,3500"
st "rd_en"
blo "10000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_en"
t "std_logic"
eolc "Read enable"
o 5
)
)
)
*14 (CptPort
uid 170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 171,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,1625,19750,2375"
)
tg (CPTG
uid 172,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 173,0
va (VaSet
font "arial,8,0"
)
xt "14900,1500,18000,2500"
st "wr_addr"
ju 2
blo "18000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "Write address"
o 6
)
)
)
*15 (CptPort
uid 174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 175,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,625,19750,1375"
)
tg (CPTG
uid 176,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 177,0
va (VaSet
font "arial,8,0"
)
xt "16000,500,18000,1500"
st "done"
ju 2
blo "18000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_logic"
eolc "Done reading"
o 4
)
)
)
]
shape (Rectangle
uid 140,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "9000,0,19000,9000"
)
oxt "42000,32000,52000,41000"
ttg (MlTextGroup
uid 141,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*16 (Text
uid 142,0
va (VaSet
font "arial,8,1"
)
xt "9200,-3000,13400,-2000"
st "COMMON"
blo "9200,-2200"
tm "BdLibraryNameMgr"
)
*17 (Text
uid 143,0
va (VaSet
font "arial,8,1"
)
xt "9200,-2000,12900,-1000"
st "fifo_read"
blo "9200,-1200"
tm "CptNameMgr"
)
*18 (Text
uid 144,0
va (VaSet
font "arial,8,1"
)
xt "9200,-1000,15600,0"
st "i_fifo_read_ppr"
blo "9200,-200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 145,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 146,0
text (MLText
uid 147,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "7000,10200,25000,11000"
st "g_fifo_size = 9    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_fifo_size"
type "positive"
value "9"
)
]
)
viewicon (ZoomableIcon
uid 148,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "9250,7250,10750,8750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*19 (PortIoIn
uid 178,0
shape (CompositeShape
uid 179,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 180,0
sl 0
ro 270
xt "26000,-9375,27500,-8625"
)
(Line
uid 181,0
sl 0
ro 270
xt "27500,-9000,28000,-9000"
pts [
"27500,-9000"
"28000,-9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 182,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 183,0
va (VaSet
font "arial,8,0"
)
xt "21700,-9500,25000,-8500"
st "ppr_data"
ju 2
blo "25000,-8700"
tm "WireNameMgr"
)
)
)
*20 (SaComponent
uid 184,0
optionalChildren [
*21 (CptPort
uid 194,0
optionalChildren [
*22 (FFT
pts [
"31750,18000"
"31000,18375"
"31000,17625"
]
uid 198,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,17625,31750,18375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,17625,31000,18375"
)
tg (CPTG
uid 196,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 197,0
va (VaSet
font "arial,8,0"
)
xt "32000,17500,33300,18500"
st "clk"
blo "32000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "clock"
o 1
)
)
)
*23 (CptPort
uid 199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,12625,31000,13375"
)
tg (CPTG
uid 201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 202,0
va (VaSet
font "arial,8,0"
)
xt "32000,12500,33400,13500"
st "din"
blo "32000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "Data in"
o 2
)
)
)
*24 (CptPort
uid 203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,12625,37750,13375"
)
tg (CPTG
uid 205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 206,0
va (VaSet
font "arial,8,0"
)
xt "34200,12500,36000,13500"
st "dout"
ju 2
blo "36000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "Data out"
o 4
)
)
)
*25 (CptPort
uid 207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,16625,31000,17375"
)
tg (CPTG
uid 209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 210,0
va (VaSet
font "arial,8,0"
)
xt "32000,16500,33300,17500"
st "rst"
blo "32000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 3
)
)
)
]
shape (Rectangle
uid 185,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,12000,37000,20000"
)
oxt "39000,28000,45000,36000"
ttg (MlTextGroup
uid 186,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 187,0
va (VaSet
font "arial,8,1"
)
xt "31200,9000,34900,10000"
st "common"
blo "31200,9800"
tm "BdLibraryNameMgr"
)
*27 (Text
uid 188,0
va (VaSet
font "arial,8,1"
)
xt "31200,10000,32200,11000"
st "ff"
blo "31200,10800"
tm "CptNameMgr"
)
*28 (Text
uid 189,0
va (VaSet
font "arial,8,1"
)
xt "31200,11000,35200,12000"
st "i_wr_en_d"
blo "31200,11800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 190,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 191,0
text (MLText
uid 192,0
va (VaSet
font "Courier New,8,0"
)
xt "29000,20600,29000,20600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 193,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "31250,18250,32750,19750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*29 (SaComponent
uid 211,0
optionalChildren [
*30 (CptPort
uid 221,0
optionalChildren [
*31 (FFT
pts [
"31750,7000"
"31000,7375"
"31000,6625"
]
uid 225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,6625,31750,7375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 222,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,6625,31000,7375"
)
tg (CPTG
uid 223,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 224,0
va (VaSet
font "arial,8,0"
)
xt "32000,6500,33300,7500"
st "clk"
blo "32000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "STD_LOGIC"
o 1
)
)
)
*32 (CptPort
uid 226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,1625,31000,2375"
)
tg (CPTG
uid 228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 229,0
va (VaSet
font "arial,8,0"
)
xt "32000,1500,33400,2500"
st "din"
blo "32000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "STD_LOGIC_VECTOR"
b "(g_vector_length-1 DOWNTO 0)"
o 2
)
)
)
*33 (CptPort
uid 230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,1625,37750,2375"
)
tg (CPTG
uid 232,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 233,0
va (VaSet
font "arial,8,0"
)
xt "34200,1500,36000,2500"
st "dout"
ju 2
blo "36000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "STD_LOGIC_VECTOR"
b "(g_vector_length-1 DOWNTO 0)"
o 4
)
)
)
*34 (CptPort
uid 234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 235,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,5625,31000,6375"
)
tg (CPTG
uid 236,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 237,0
va (VaSet
font "arial,8,0"
)
xt "32000,5500,33300,6500"
st "rst"
blo "32000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "STD_LOGIC"
o 3
)
)
)
]
shape (Rectangle
uid 212,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,1000,37000,9000"
)
oxt "39000,28000,45000,36000"
ttg (MlTextGroup
uid 213,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*35 (Text
uid 214,0
va (VaSet
font "arial,8,1"
)
xt "31200,-2000,34900,-1000"
st "common"
blo "31200,-1200"
tm "BdLibraryNameMgr"
)
*36 (Text
uid 215,0
va (VaSet
font "arial,8,1"
)
xt "31200,-1000,32800,0"
st "reg"
blo "31200,-200"
tm "CptNameMgr"
)
*37 (Text
uid 216,0
va (VaSet
font "arial,8,1"
)
xt "31200,0,36400,1000"
st "i_wr_addr_d"
blo "31200,800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 217,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 218,0
text (MLText
uid 219,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "29000,9600,49000,10400"
st "g_vector_length = 4    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_vector_length"
type "positive"
value "4"
)
]
)
viewicon (ZoomableIcon
uid 220,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "31250,7250,32750,8750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*38 (SaComponent
uid 238,0
optionalChildren [
*39 (CptPort
uid 248,0
optionalChildren [
*40 (FFT
pts [
"31750,-3000"
"31000,-2625"
"31000,-3375"
]
uid 252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,-3375,31750,-2625"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-3375,31000,-2625"
)
tg (CPTG
uid 250,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 251,0
va (VaSet
font "arial,8,0"
)
xt "32000,-3500,33300,-2500"
st "clk"
blo "32000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "STD_LOGIC"
o 1
)
)
)
*41 (CptPort
uid 253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-9375,31000,-8625"
)
tg (CPTG
uid 255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 256,0
va (VaSet
font "arial,8,0"
)
xt "32000,-9500,33400,-8500"
st "din"
blo "32000,-8700"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "STD_LOGIC_VECTOR"
b "(g_vector_length-1 DOWNTO 0)"
o 2
)
)
)
*42 (CptPort
uid 257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,-9375,37750,-8625"
)
tg (CPTG
uid 259,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 260,0
va (VaSet
font "arial,8,0"
)
xt "34200,-9500,36000,-8500"
st "dout"
ju 2
blo "36000,-8700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "STD_LOGIC_VECTOR"
b "(g_vector_length-1 DOWNTO 0)"
o 4
)
)
)
*43 (CptPort
uid 261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,-5375,31000,-4625"
)
tg (CPTG
uid 263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 264,0
va (VaSet
font "arial,8,0"
)
xt "32000,-5500,33300,-4500"
st "rst"
blo "32000,-4700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "STD_LOGIC"
o 3
)
)
)
]
shape (Rectangle
uid 239,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,-10000,37000,-2000"
)
oxt "39000,28000,45000,36000"
ttg (MlTextGroup
uid 240,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*44 (Text
uid 241,0
va (VaSet
font "arial,8,1"
)
xt "31200,-13000,34900,-12000"
st "common"
blo "31200,-12200"
tm "BdLibraryNameMgr"
)
*45 (Text
uid 242,0
va (VaSet
font "arial,8,1"
)
xt "31200,-12000,32800,-11000"
st "reg"
blo "31200,-11200"
tm "CptNameMgr"
)
*46 (Text
uid 243,0
va (VaSet
font "arial,8,1"
)
xt "31200,-11000,36800,-10000"
st "i_ppr_data_d"
blo "31200,-10200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 244,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 245,0
text (MLText
uid 246,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "29000,-1400,49500,-600"
st "g_vector_length = 16    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_vector_length"
type "positive"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 247,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "31250,-3750,32750,-2250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*47 (PortIoIn
uid 383,0
shape (CompositeShape
uid 384,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 385,0
sl 0
ro 270
xt "127000,9625,128500,10375"
)
(Line
uid 386,0
sl 0
ro 270
xt "128500,10000,129000,10000"
pts [
"128500,10000"
"129000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 387,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 388,0
va (VaSet
font "arial,8,0"
)
xt "125300,9500,126000,10500"
st "r"
ju 2
blo "126000,10300"
tm "WireNameMgr"
)
)
)
*48 (SaComponent
uid 475,0
optionalChildren [
*49 (CptPort
uid 485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,11625,168000,12375"
)
tg (CPTG
uid 487,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 488,0
va (VaSet
font "arial,8,0"
)
xt "169000,11500,170300,12500"
st "clk"
blo "169000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*50 (CptPort
uid 489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,10625,168000,11375"
)
tg (CPTG
uid 491,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 492,0
va (VaSet
font "arial,8,0"
)
xt "169000,10500,170300,11500"
st "rst"
blo "169000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 2
)
)
)
*51 (CptPort
uid 493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "180000,7625,180750,8375"
)
tg (CPTG
uid 495,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 496,0
va (VaSet
font "arial,8,0"
)
xt "174500,7500,179000,8500"
st "addr : (3:0)"
ju 2
blo "179000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
)
)
)
*52 (CptPort
uid 497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "180000,12625,180750,13375"
)
tg (CPTG
uid 499,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 500,0
va (VaSet
font "arial,8,0"
)
xt "176600,12500,179000,13500"
st "wr_en"
ju 2
blo "179000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_en"
t "std_logic"
o 5
)
)
)
*53 (CptPort
uid 501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,8625,168000,9375"
)
tg (CPTG
uid 503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 504,0
va (VaSet
font "arial,8,0"
)
xt "169000,8500,170900,9500"
st "start"
blo "169000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 476,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "168000,7000,180000,14000"
)
oxt "15000,6000,27000,12000"
ttg (MlTextGroup
uid 477,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*54 (Text
uid 478,0
va (VaSet
font "arial,8,1"
)
xt "168200,4000,171900,5000"
st "common"
blo "168200,4800"
tm "BdLibraryNameMgr"
)
*55 (Text
uid 479,0
va (VaSet
font "arial,8,1"
)
xt "168200,5000,177000,6000"
st "linear_1x3_addr_cntr"
blo "168200,5800"
tm "CptNameMgr"
)
*56 (Text
uid 480,0
va (VaSet
font "arial,8,1"
)
xt "168200,6000,172900,7000"
st "i_addr_div"
blo "168200,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 481,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 482,0
text (MLText
uid 483,0
va (VaSet
font "Courier New,8,0"
)
xt "153000,14000,153000,14000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 484,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "168250,12250,169750,13750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*57 (SaComponent
uid 505,0
optionalChildren [
*58 (CptPort
uid 515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 516,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "174000,34625,174750,35375"
)
tg (CPTG
uid 517,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 518,0
va (VaSet
)
xt "171500,34500,173000,35500"
st "res"
ju 2
blo "173000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "res"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*59 (CptPort
uid 519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 520,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "169250,32625,170000,33375"
)
tg (CPTG
uid 521,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 522,0
va (VaSet
)
xt "171000,32500,173300,33500"
st "oper1"
blo "171000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "oper1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*60 (CptPort
uid 523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "169250,36625,170000,37375"
)
tg (CPTG
uid 525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 526,0
va (VaSet
)
xt "171000,36500,173300,37500"
st "oper2"
blo "171000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "oper2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
]
shape (Alu
uid 506,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "170000,31000,174000,39000"
)
oxt "12000,5000,16000,13000"
ttg (MlTextGroup
uid 507,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
uid 508,0
va (VaSet
font "Arial,8,1"
)
xt "172200,29000,175900,30000"
st "common"
blo "172200,29800"
tm "BdLibraryNameMgr"
)
*62 (Text
uid 509,0
va (VaSet
font "Arial,8,1"
)
xt "172200,30000,176100,31000"
st "inversion"
blo "172200,30800"
tm "CptNameMgr"
)
*63 (Text
uid 510,0
va (VaSet
font "Arial,8,1"
)
xt "172200,31000,177100,32000"
st "i_inversion"
blo "172200,31800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 511,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 512,0
text (MLText
uid 513,0
va (VaSet
font "Courier New,8,0"
)
xt "148000,42000,148000,42000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 514,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "170250,37250,171750,38750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*64 (SaComponent
uid 527,0
optionalChildren [
*65 (CptPort
uid 537,0
optionalChildren [
*66 (FFT
pts [
"190750,25000"
"190000,25375"
"190000,24625"
]
uid 541,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,24625,190750,25375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 538,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189250,24625,190000,25375"
)
tg (CPTG
uid 539,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 540,0
va (VaSet
font "arial,8,0"
)
xt "191000,24500,192300,25500"
st "clk"
blo "191000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "clock"
o 1
)
)
)
*67 (CptPort
uid 542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189250,18625,190000,19375"
)
tg (CPTG
uid 544,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 545,0
va (VaSet
font "arial,8,0"
)
xt "191000,18500,192400,19500"
st "din"
blo "191000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "Data in"
o 2
)
)
)
*68 (CptPort
uid 546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196000,18625,196750,19375"
)
tg (CPTG
uid 548,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 549,0
va (VaSet
font "arial,8,0"
)
xt "193200,18500,195000,19500"
st "dout"
ju 2
blo "195000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "Data out"
o 4
)
)
)
*69 (CptPort
uid 550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189250,22625,190000,23375"
)
tg (CPTG
uid 552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 553,0
va (VaSet
font "arial,8,0"
)
xt "191000,22500,192300,23500"
st "rst"
blo "191000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 3
)
)
)
]
shape (Rectangle
uid 528,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,18000,196000,26000"
)
oxt "39000,28000,45000,36000"
ttg (MlTextGroup
uid 529,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 530,0
va (VaSet
font "arial,8,1"
)
xt "190200,15000,193900,16000"
st "common"
blo "190200,15800"
tm "BdLibraryNameMgr"
)
*71 (Text
uid 531,0
va (VaSet
font "arial,8,1"
)
xt "190200,16000,191200,17000"
st "ff"
blo "190200,16800"
tm "CptNameMgr"
)
*72 (Text
uid 532,0
va (VaSet
font "arial,8,1"
)
xt "190200,17000,193400,18000"
st "i_wea_d"
blo "190200,17800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 533,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 534,0
text (MLText
uid 535,0
va (VaSet
font "Courier New,8,0"
)
xt "188000,26600,188000,26600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 536,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "190250,24250,191750,25750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*73 (SaComponent
uid 554,0
optionalChildren [
*74 (CptPort
uid 564,0
optionalChildren [
*75 (FFT
pts [
"190750,13000"
"190000,13375"
"190000,12625"
]
uid 568,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,12625,190750,13375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189250,12625,190000,13375"
)
tg (CPTG
uid 566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 567,0
va (VaSet
font "arial,8,0"
)
xt "191000,12500,192300,13500"
st "clk"
blo "191000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "STD_LOGIC"
o 1
)
)
)
*76 (CptPort
uid 569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 570,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189250,7625,190000,8375"
)
tg (CPTG
uid 571,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 572,0
va (VaSet
font "arial,8,0"
)
xt "191000,7500,192400,8500"
st "din"
blo "191000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "STD_LOGIC_VECTOR"
b "(g_vector_length-1 DOWNTO 0)"
o 2
)
)
)
*77 (CptPort
uid 573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 574,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196000,7625,196750,8375"
)
tg (CPTG
uid 575,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 576,0
va (VaSet
font "arial,8,0"
)
xt "193200,7500,195000,8500"
st "dout"
ju 2
blo "195000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "STD_LOGIC_VECTOR"
b "(g_vector_length-1 DOWNTO 0)"
o 4
)
)
)
*78 (CptPort
uid 577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 578,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189250,11625,190000,12375"
)
tg (CPTG
uid 579,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 580,0
va (VaSet
font "arial,8,0"
)
xt "191000,11500,192300,12500"
st "rst"
blo "191000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "STD_LOGIC"
o 3
)
)
)
]
shape (Rectangle
uid 555,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,7000,196000,15000"
)
oxt "39000,28000,45000,36000"
ttg (MlTextGroup
uid 556,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*79 (Text
uid 557,0
va (VaSet
font "arial,8,1"
)
xt "190200,4000,193900,5000"
st "common"
blo "190200,4800"
tm "BdLibraryNameMgr"
)
*80 (Text
uid 558,0
va (VaSet
font "arial,8,1"
)
xt "190200,5000,191800,6000"
st "reg"
blo "190200,5800"
tm "CptNameMgr"
)
*81 (Text
uid 559,0
va (VaSet
font "arial,8,1"
)
xt "190200,6000,193800,7000"
st "i_addr_d"
blo "190200,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 560,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 561,0
text (MLText
uid 562,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "188000,15600,208000,16400"
st "g_vector_length = 4    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_vector_length"
type "positive"
value "4"
)
]
)
viewicon (ZoomableIcon
uid 563,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "190250,13250,191750,14750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*82 (PortIoOut
uid 615,0
shape (CompositeShape
uid 616,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 617,0
sl 0
ro 270
xt "221500,12625,223000,13375"
)
(Line
uid 618,0
sl 0
ro 270
xt "221000,13000,221500,13000"
pts [
"221000,13000"
"221500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 619,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 620,0
va (VaSet
font "arial,8,0"
)
xt "224000,12500,227700,13500"
st "gain_data"
blo "224000,13300"
tm "WireNameMgr"
)
)
)
*83 (SaComponent
uid 621,0
optionalChildren [
*84 (CptPort
uid 631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 632,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232250,8625,233000,9375"
)
tg (CPTG
uid 633,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 634,0
va (VaSet
font "arial,8,0"
)
xt "234000,8500,239600,9500"
st "rd_addr : (3:0)"
blo "234000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
)
)
)
*85 (CptPort
uid 639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 640,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232250,12625,233000,13375"
)
tg (CPTG
uid 641,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 642,0
va (VaSet
font "arial,8,0"
)
xt "234000,12500,235300,13500"
st "clk"
blo "234000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Clock"
o 1
)
)
)
*86 (CptPort
uid 643,0
ps "OnEdgeStrategy"
shape (Triangle
uid 644,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232250,11625,233000,12375"
)
tg (CPTG
uid 645,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 646,0
va (VaSet
font "arial,8,0"
)
xt "234000,11500,235300,12500"
st "rst"
blo "234000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 2
)
)
)
*87 (CptPort
uid 647,0
ps "OnEdgeStrategy"
shape (Triangle
uid 648,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "242000,8625,242750,9375"
)
tg (CPTG
uid 649,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 650,0
va (VaSet
font "arial,8,0"
)
xt "238600,8500,241000,9500"
st "wr_en"
ju 2
blo "241000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 6
)
)
)
*88 (CptPort
uid 651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 652,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "232250,6625,233000,7375"
)
tg (CPTG
uid 653,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 654,0
va (VaSet
font "arial,8,0"
)
xt "234000,6500,235900,7500"
st "start"
blo "234000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
eolc "Start of reading"
o 3
)
)
)
*89 (CptPort
uid 655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 656,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "242000,6625,242750,7375"
)
tg (CPTG
uid 657,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 658,0
va (VaSet
font "arial,8,0"
)
xt "239000,6500,241000,7500"
st "done"
ju 2
blo "241000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 622,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "233000,6000,242000,15000"
)
oxt "17000,11000,25000,20000"
ttg (MlTextGroup
uid 623,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 624,0
va (VaSet
font "arial,8,1"
)
xt "234200,3000,238400,4000"
st "COMMON"
blo "234200,3800"
tm "BdLibraryNameMgr"
)
*91 (Text
uid 625,0
va (VaSet
font "arial,8,1"
)
xt "234200,4000,238400,5000"
st "fifo_write"
blo "234200,4800"
tm "CptNameMgr"
)
*92 (Text
uid 626,0
va (VaSet
font "arial,8,1"
)
xt "234200,5000,241000,6000"
st "i_fifo_write_gain"
blo "234200,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 627,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 628,0
text (MLText
uid 629,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "229000,16200,247000,17000"
st "g_fifo_size = 3    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_fifo_size"
type "positive"
value "3"
)
]
)
viewicon (ZoomableIcon
uid 630,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "233250,13250,234750,14750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*93 (PortIoOut
uid 659,0
shape (CompositeShape
uid 660,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 661,0
sl 0
ro 270
xt "247500,6625,249000,7375"
)
(Line
uid 662,0
sl 0
ro 270
xt "247000,7000,247500,7000"
pts [
"247000,7000"
"247500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 663,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 664,0
va (VaSet
font "arial,8,0"
)
xt "250000,6500,254500,7500"
st "gain_ready"
blo "250000,7300"
tm "WireNameMgr"
)
)
)
*94 (Grouping
uid 671,0
optionalChildren [
*95 (CommentText
uid 673,0
shape (Rectangle
uid 674,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,52000,95000,53000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 675,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,52000,87800,53000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*96 (CommentText
uid 676,0
shape (Rectangle
uid 677,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "95000,48000,99000,49000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 678,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "95200,48000,98200,49000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*97 (CommentText
uid 679,0
shape (Rectangle
uid 680,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,50000,95000,51000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 681,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,50000,88200,51000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*98 (CommentText
uid 682,0
shape (Rectangle
uid 683,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74000,50000,78000,51000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 684,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "74200,50000,76300,51000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*99 (CommentText
uid 685,0
shape (Rectangle
uid 686,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "95000,49000,115000,53000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 687,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "95200,49200,111000,50200"
st "
Módulo que calcula la ganancia de kalman
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*100 (CommentText
uid 688,0
shape (Rectangle
uid 689,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "99000,48000,115000,49000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 690,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "99200,48000,102800,49000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*101 (CommentText
uid 691,0
shape (Rectangle
uid 692,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74000,48000,95000,50000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 693,0
va (VaSet
fg "32768,0,0"
)
xt "81950,48500,87050,49500"
st "
UCM-ABSYS
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*102 (CommentText
uid 694,0
shape (Rectangle
uid 695,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74000,51000,78000,52000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 696,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "74200,51000,76300,52000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*103 (CommentText
uid 697,0
shape (Rectangle
uid 698,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74000,52000,78000,53000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 699,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "74200,52000,76900,53000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*104 (CommentText
uid 700,0
shape (Rectangle
uid 701,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,51000,95000,52000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 702,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,51000,83100,52000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 672,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "74000,48000,115000,53000"
)
oxt "14000,66000,55000,71000"
)
*105 (CommentText
uid 703,0
shape (Rectangle
uid 704,0
layer 0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
)
xt "7000,13000,21000,16000"
)
oxt "0,0,15000,5000"
text (MLText
uid 705,0
va (VaSet
font "arial,8,0"
)
xt "7200,13200,20500,15200"
st "
Leemos de la FIFO y guardamos en memoria p_priori
"
tm "CommentText"
wrapOption 3
visibleHeight 3000
visibleWidth 14000
)
)
*106 (CommentText
uid 706,0
shape (Rectangle
uid 707,0
layer 0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
)
xt "34000,37000,40400,43000"
)
oxt "0,0,15000,5000"
text (MLText
uid 708,0
va (VaSet
font "arial,8,0"
)
xt "34200,37200,40200,41200"
st "
Mux2a1 para elegir que módulo accede a la rom H
"
tm "CommentText"
wrapOption 3
visibleHeight 6000
visibleWidth 6400
)
)
*107 (CommentText
uid 709,0
shape (Rectangle
uid 710,0
layer 0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
)
xt "169000,-3000,177200,3000"
)
oxt "0,0,15000,5000"
text (MLText
uid 711,0
va (VaSet
font "arial,8,0"
)
xt "169200,-2800,177000,2200"
st "
Generador de direcciones para guardar en memoria y para el registro mult_p_ht

"
tm "CommentText"
wrapOption 3
visibleHeight 6000
visibleWidth 8200
)
)
*108 (CommentText
uid 712,0
shape (Rectangle
uid 713,0
layer 0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
)
xt "167000,42000,179000,44000"
)
oxt "0,0,15000,5000"
text (MLText
uid 714,0
va (VaSet
font "arial,8,0"
)
xt "167200,42200,177500,43200"
st "
División de ambos modulos
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
)
*109 (CommentText
uid 715,0
shape (Rectangle
uid 716,0
layer 0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
)
xt "75000,28000,81000,30000"
)
oxt "0,0,15000,5000"
text (MLText
uid 717,0
va (VaSet
font "arial,8,0"
)
xt "75200,28200,80400,29200"
st "
Calcula P*Ht

"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
)
*110 (CommentText
uid 718,0
shape (Rectangle
uid 719,0
layer 0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
)
xt "141000,2000,151000,4000"
)
oxt "0,0,15000,5000"
text (MLText
uid 720,0
va (VaSet
font "arial,8,0"
)
xt "141200,2200,149000,3200"
st "
Calcula (h*p*ht + r)
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 9600
)
)
*111 (CommentText
uid 721,0
shape (Rectangle
uid 722,0
layer 0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
)
xt "207000,18000,216000,20000"
)
oxt "0,0,15000,5000"
text (MLText
uid 723,0
va (VaSet
font "arial,8,0"
)
xt "207200,18200,214900,19200"
st "
Ganancia de Kalman

"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 9000
)
)
*112 (Net
uid 1044,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 1045,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-100200,57000,-99400"
st "clk               : std_logic
"
)
)
*113 (Net
uid 1046,0
decl (Decl
n "rst"
t "std_logic"
o 5
suid 2,0
)
declText (MLText
uid 1047,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-97000,57000,-96200"
st "rst               : std_logic
"
)
)
*114 (Net
uid 1048,0
decl (Decl
n "gain_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 3,0
)
declText (MLText
uid 1049,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-96200,67500,-95400"
st "gain_data         : std_logic_vector(15 DOWNTO 0)
"
)
)
*115 (Net
uid 1050,0
decl (Decl
n "r"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 4,0
)
declText (MLText
uid 1051,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-97800,67500,-97000"
st "r                 : std_logic_vector(15 DOWNTO 0)
"
)
)
*116 (Net
uid 1054,0
decl (Decl
n "gain_ready"
t "std_logic"
o 7
suid 6,0
)
declText (MLText
uid 1055,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-95400,57000,-94600"
st "gain_ready        : std_logic
"
)
)
*117 (Net
uid 1056,0
decl (Decl
n "ppr_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "covarianza estimada"
o 2
suid 7,0
)
declText (MLText
uid 1057,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-99400,79000,-98600"
st "ppr_data          : std_logic_vector(15 DOWNTO 0) -- covarianza estimada
"
)
)
*118 (Net
uid 1058,0
decl (Decl
n "ppr_ready"
t "std_logic"
o 3
suid 8,0
)
declText (MLText
uid 1059,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-98600,57000,-97800"
st "ppr_ready         : std_logic
"
)
)
*119 (Net
uid 1060,0
decl (Decl
n "ppr_read_fifo"
t "std_logic"
o 9
suid 9,0
)
declText (MLText
uid 1061,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-93800,57000,-93000"
st "ppr_read_fifo     : std_logic
"
)
)
*120 (Net
uid 1062,0
decl (Decl
n "addr_ppr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "Write address"
o 19
suid 10,0
)
declText (MLText
uid 1063,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-84800,79000,-84000"
st "signal addr_ppr          : std_logic_vector(3 DOWNTO 0) -- Write address
"
)
)
*121 (Net
uid 1064,0
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 41
suid 11,0
)
declText (MLText
uid 1065,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-68000,69000,-67200"
st "signal wr_en             : std_logic -- Write enable
"
)
)
*122 (Net
uid 1066,0
decl (Decl
n "ppr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 29
suid 12,0
)
declText (MLText
uid 1067,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-77600,71000,-76800"
st "signal ppr               : std_logic_vector(15 DOWNTO 0)
"
)
)
*123 (Net
uid 1070,0
decl (Decl
n "addr_gain"
t "t_addr"
o 12
suid 14,0
)
declText (MLText
uid 1071,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-90400,59000,-89600"
st "signal addr_gain         : t_addr
"
)
)
*124 (Net
uid 1072,0
decl (Decl
n "div_final"
t "t_data"
o 23
suid 15,0
)
declText (MLText
uid 1073,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-81600,59000,-80800"
st "signal div_final         : t_data
"
)
)
*125 (Net
uid 1074,0
decl (Decl
n "mult_p_ht_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 27
suid 16,0
)
declText (MLText
uid 1075,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-79200,71000,-78400"
st "signal mult_p_ht_data    : std_logic_vector(15 DOWNTO 0)
"
)
)
*126 (Net
uid 1076,0
decl (Decl
n "res_hpht_r"
t "t_data"
o 32
suid 17,0
)
declText (MLText
uid 1077,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-75200,59000,-74400"
st "signal res_hpht_r        : t_data
"
)
)
*127 (Net
uid 1078,0
decl (Decl
n "addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 10
suid 18,0
)
declText (MLText
uid 1079,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-92000,70500,-91200"
st "signal addr              : std_logic_vector(3 DOWNTO 0)
"
)
)
*128 (Net
uid 1080,0
decl (Decl
n "ready_mult_p_ht"
t "std_logic"
o 31
suid 19,0
)
declText (MLText
uid 1081,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-76000,60500,-75200"
st "signal ready_mult_p_ht   : std_logic
"
)
)
*129 (Net
uid 1082,0
decl (Decl
n "start_read_fifo"
t "std_logic"
o 39
suid 20,0
)
declText (MLText
uid 1083,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-69600,60500,-68800"
st "signal start_read_fifo   : std_logic
"
)
)
*130 (Net
uid 1084,0
decl (Decl
n "start_fifo_write"
t "std_logic"
eolc "Start of reading"
o 36
suid 21,0
)
declText (MLText
uid 1085,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-72000,71000,-71200"
st "signal start_fifo_write  : std_logic -- Start of reading
"
)
)
*131 (Net
uid 1086,0
decl (Decl
n "start_mult_p_ht"
t "std_logic"
o 38
suid 22,0
)
declText (MLText
uid 1087,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-70400,60500,-69600"
st "signal start_mult_p_ht   : std_logic
"
)
)
*132 (Net
uid 1094,0
decl (Decl
n "start_mult_hpht_r"
t "std_logic"
o 37
suid 26,0
)
declText (MLText
uid 1095,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-71200,60500,-70400"
st "signal start_mult_hpht_r : std_logic
"
)
)
*133 (Net
uid 1096,0
decl (Decl
n "ready_mult_hpht_r"
t "std_logic"
o 30
suid 27,0
)
declText (MLText
uid 1097,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-76800,60500,-76000"
st "signal ready_mult_hpht_r : std_logic
"
)
)
*134 (Net
uid 1098,0
decl (Decl
n "wr_en_ff"
t "std_logic"
o 43
suid 28,0
)
declText (MLText
uid 1099,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-66400,60500,-65600"
st "signal wr_en_ff          : std_logic
"
)
)
*135 (Net
uid 1100,0
decl (Decl
n "done_read_fifo"
t "std_logic"
o 24
suid 29,0
)
declText (MLText
uid 1101,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-80800,60500,-80000"
st "signal done_read_fifo    : std_logic
"
)
)
*136 (Net
uid 1102,0
decl (Decl
n "start_div"
t "std_logic"
o 35
suid 30,0
)
declText (MLText
uid 1103,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-72800,60500,-72000"
st "signal start_div         : std_logic
"
)
)
*137 (Net
uid 1104,0
decl (Decl
n "p_pirori_d"
t "STD_LOGIC_VECTOR"
b "(15 DOWNTO 0)"
o 28
suid 31,0
)
declText (MLText
uid 1105,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-78400,71000,-77600"
st "signal p_pirori_d        : STD_LOGIC_VECTOR(15 DOWNTO 0)
"
)
)
*138 (Net
uid 1106,0
decl (Decl
n "wr_en_ff_d"
t "std_logic"
eolc "Data out"
o 44
suid 32,0
)
declText (MLText
uid 1107,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-65600,67000,-64800"
st "signal wr_en_ff_d        : std_logic -- Data out
"
)
)
*139 (Net
uid 1108,0
decl (Decl
n "addr_d"
t "STD_LOGIC_VECTOR"
b "(3 DOWNTO 0)"
o 11
suid 33,0
)
declText (MLText
uid 1109,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-91200,70500,-90400"
st "signal addr_d            : STD_LOGIC_VECTOR(3 DOWNTO 0)
"
)
)
*140 (Net
uid 1110,0
decl (Decl
n "wr_en_d"
t "std_logic"
o 42
suid 34,0
)
declText (MLText
uid 1111,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-67200,60500,-66400"
st "signal wr_en_d           : std_logic
"
)
)
*141 (Net
uid 1112,0
decl (Decl
n "addr_ppr_d"
t "STD_LOGIC_VECTOR"
b "(3 DOWNTO 0)"
o 20
suid 35,0
)
declText (MLText
uid 1113,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-84000,70500,-83200"
st "signal addr_ppr_d        : STD_LOGIC_VECTOR(3 DOWNTO 0)
"
)
)
*142 (SaComponent
uid 1350,0
optionalChildren [
*143 (CptPort
uid 1360,0
optionalChildren [
*144 (FFT
pts [
"45750,23000"
"45000,23375"
"45000,22625"
]
uid 1364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "45000,22625,45750,23375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,22625,45000,23375"
)
tg (CPTG
uid 1362,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1363,0
va (VaSet
font "arial,8,0"
)
xt "46000,22500,47300,23500"
st "clk"
blo "46000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
)
)
)
*145 (CptPort
uid 1365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,21625,45000,22375"
)
tg (CPTG
uid 1367,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1368,0
va (VaSet
font "arial,8,0"
)
xt "46000,21500,47300,22500"
st "rst"
blo "46000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
)
)
)
*146 (CptPort
uid 1369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,23625,56750,24375"
)
tg (CPTG
uid 1371,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1372,0
va (VaSet
font "arial,8,0"
)
xt "49800,23500,55000,24500"
st "doutb : (15:0)"
ju 2
blo "55000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "doutb"
t "std_logic_vector"
b "(15 downto 0)"
o 4
)
)
)
*147 (CptPort
uid 1373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1374,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,24625,56750,25375"
)
tg (CPTG
uid 1375,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1376,0
va (VaSet
font "arial,8,0"
)
xt "50100,24500,55000,25500"
st "addrb : (3:0)"
ju 2
blo "55000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "addrb"
t "std_logic_vector"
b "(3 downto 0)"
o 1
)
)
)
]
shape (Rectangle
uid 1351,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "45000,21000,56000,26000"
)
oxt "15000,8000,26000,13000"
ttg (MlTextGroup
uid 1352,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*148 (Text
uid 1353,0
va (VaSet
font "arial,8,1"
)
xt "45200,18000,48900,19000"
st "common"
blo "45200,18800"
tm "BdLibraryNameMgr"
)
*149 (Text
uid 1354,0
va (VaSet
font "arial,8,1"
)
xt "45200,19000,48300,20000"
st "rom1x3"
blo "45200,19800"
tm "CptNameMgr"
)
*150 (Text
uid 1355,0
va (VaSet
font "arial,8,1"
)
xt "45200,20000,48600,21000"
st "i_rom_h"
blo "45200,20800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1356,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1357,0
text (MLText
uid 1358,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,26600,65000,27400"
st "g_rom_init = c_rom_H    ( t_1x3_matrix )  "
)
header ""
)
elements [
(GiElement
name "g_rom_init"
type "t_1x3_matrix"
value "c_rom_H"
)
]
)
viewicon (ZoomableIcon
uid 1359,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "45250,24250,46750,25750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*151 (Net
uid 1529,0
decl (Decl
n "data_mult"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 36,0
)
declText (MLText
uid 1530,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-82400,71000,-81600"
st "signal data_mult         : std_logic_vector(15 DOWNTO 0)
"
)
)
*152 (Net
uid 1535,0
decl (Decl
n "addr_mult"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 16
suid 37,0
)
declText (MLText
uid 1536,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-87200,70500,-86400"
st "signal addr_mult         : std_logic_vector(3 DOWNTO 0)
"
)
)
*153 (Net
uid 1604,0
decl (Decl
n "wea_mult"
t "std_logic"
o 40
suid 38,0
)
declText (MLText
uid 1605,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-68800,60500,-68000"
st "signal wea_mult          : std_logic
"
)
)
*154 (Net
uid 1610,0
decl (Decl
n "h_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 26
suid 39,0
)
declText (MLText
uid 1611,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-80000,71000,-79200"
st "signal h_data            : std_logic_vector(15 DOWNTO 0)
"
)
)
*155 (SaComponent
uid 1817,0
optionalChildren [
*156 (CptPort
uid 1772,0
optionalChildren [
*157 (FFT
pts [
"69750,20000"
"69000,20375"
"69000,19625"
]
uid 1776,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "69000,19625,69750,20375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1773,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,19625,69000,20375"
)
tg (CPTG
uid 1774,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1775,0
va (VaSet
)
xt "70000,19500,71300,20500"
st "clk"
blo "70000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
)
*158 (CptPort
uid 1777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1778,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,18625,69000,19375"
)
tg (CPTG
uid 1779,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1780,0
va (VaSet
)
xt "70000,18500,71300,19500"
st "rst"
blo "70000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
suid 2,0
)
)
)
*159 (CptPort
uid 1781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1782,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,10625,69000,11375"
)
tg (CPTG
uid 1783,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1784,0
va (VaSet
)
xt "70000,10500,71900,11500"
st "start"
blo "70000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
o 5
suid 5,0
)
)
)
*160 (CptPort
uid 1785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,11625,91750,12375"
)
tg (CPTG
uid 1787,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1788,0
va (VaSet
)
xt "85600,11500,90000,12500"
st "ready_mult"
ju 2
blo "90000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ready_mult"
t "std_logic"
o 10
suid 6,0
)
)
)
*161 (CptPort
uid 1789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1790,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,13625,69000,14375"
)
tg (CPTG
uid 1791,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1792,0
va (VaSet
)
xt "70000,13500,76300,14500"
st "ppr_data : (15:0)"
blo "70000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "ppr_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 7,0
)
)
)
*162 (CptPort
uid 1793,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1794,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,15625,69000,16375"
)
tg (CPTG
uid 1795,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1796,0
va (VaSet
)
xt "70000,15500,76000,16500"
st "addr_ppr : (3:0)"
blo "70000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr_ppr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 8
suid 8,0
)
)
)
*163 (CptPort
uid 1797,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1798,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,21625,69000,22375"
)
tg (CPTG
uid 1799,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1800,0
va (VaSet
)
xt "70000,21500,75300,22500"
st "addr_h : (3:0)"
blo "70000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr_h"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 9,0
)
)
)
*164 (CptPort
uid 1801,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1802,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,23625,69000,24375"
)
tg (CPTG
uid 1803,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1804,0
va (VaSet
)
xt "70000,23500,75600,24500"
st "h_data : (15:0)"
blo "70000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "h_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 11,0
)
)
)
*165 (CptPort
uid 1805,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1806,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,14625,91750,15375"
)
tg (CPTG
uid 1807,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1808,0
va (VaSet
)
xt "83400,14500,90000,15500"
st "data_mult : (15:0)"
ju 2
blo "90000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_mult"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 12,0
)
)
)
*166 (CptPort
uid 1809,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1810,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,16625,91750,17375"
)
tg (CPTG
uid 1811,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1812,0
va (VaSet
)
xt "83700,16500,90000,17500"
st "addr_mult : (3:0)"
ju 2
blo "90000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr_mult"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 13,0
)
)
)
*167 (CptPort
uid 1813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1814,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,17625,91750,18375"
)
tg (CPTG
uid 1815,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1816,0
va (VaSet
)
xt "86500,17500,90000,18500"
st "wea_mult"
ju 2
blo "90000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wea_mult"
t "std_logic"
o 11
suid 14,0
)
)
)
]
shape (Rectangle
uid 1818,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "69000,10000,91000,26000"
)
oxt "15000,6000,37000,22000"
ttg (MlTextGroup
uid 1819,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
uid 1820,0
va (VaSet
font "Arial,8,1"
)
xt "69200,7000,71500,8000"
st "GAIN"
blo "69200,7800"
tm "BdLibraryNameMgr"
)
*169 (Text
uid 1821,0
va (VaSet
font "Arial,8,1"
)
xt "69200,8000,73400,9000"
st "mult_p_ht"
blo "69200,8800"
tm "CptNameMgr"
)
*170 (Text
uid 1822,0
va (VaSet
font "Arial,8,1"
)
xt "69200,9000,74400,10000"
st "i_mult_p_ht"
blo "69200,9800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1823,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1824,0
text (MLText
uid 1825,0
va (VaSet
font "Courier New,8,0"
)
xt "54000,16000,54000,16000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1826,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "69250,24250,70750,25750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*171 (Net
uid 1841,0
decl (Decl
n "addr_ppr_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "Write address"
o 21
suid 43,0
)
declText (MLText
uid 1842,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-83200,79000,-82400"
st "signal addr_ppr_in       : std_logic_vector(3 DOWNTO 0) -- Write address
"
)
)
*172 (SaComponent
uid 1859,0
optionalChildren [
*173 (CptPort
uid 1843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1844,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121000,23625,121750,24375"
)
tg (CPTG
uid 1845,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1846,0
va (VaSet
)
xt "118600,23500,120000,24500"
st "in1"
ju 2
blo "120000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_logic_vector"
b "(g_bus_width-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*174 (CptPort
uid 1847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1848,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121000,27625,121750,28375"
)
tg (CPTG
uid 1849,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1850,0
va (VaSet
)
xt "118600,27500,120000,28500"
st "in2"
ju 2
blo "120000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_logic_vector"
b "(g_bus_width-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*175 (CptPort
uid 1851,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1852,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118625,28667,119375,29417"
)
tg (CPTG
uid 1853,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1854,0
ro 270
va (VaSet
)
xt "118500,26267,119500,27667"
st "sel"
blo "119300,27667"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 3
suid 3,0
)
)
)
*176 (CptPort
uid 1855,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1856,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116250,25625,117000,26375"
)
tg (CPTG
uid 1857,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1858,0
va (VaSet
)
xt "118000,25500,119700,26500"
st "mux"
blo "118000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mux"
t "std_logic_vector"
b "(g_bus_width-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
]
shape (Mux
uid 1860,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "117000,22000,121000,30000"
)
oxt "16000,8000,20000,16000"
ttg (MlTextGroup
uid 1861,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*177 (Text
uid 1862,0
va (VaSet
font "Arial,8,1"
)
xt "117200,19000,120900,20000"
st "common"
blo "117200,19800"
tm "BdLibraryNameMgr"
)
*178 (Text
uid 1863,0
va (VaSet
font "Arial,8,1"
)
xt "117200,20000,120400,21000"
st "mux2a1"
blo "117200,20800"
tm "CptNameMgr"
)
*179 (Text
uid 1864,0
va (VaSet
font "Arial,8,1"
)
xt "117200,21000,124800,22000"
st "i_mux_addr_mult2"
blo "117200,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1865,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1866,0
text (MLText
uid 1867,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "97000,27000,122500,27800"
st "g_bus_width = 4    ( integer ) --ancho del mux "
)
header ""
)
elements [
(GiElement
name "g_bus_width"
type "integer"
value "4"
e "ancho del mux"
)
]
)
viewicon (ZoomableIcon
uid 1868,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "117250,28250,118750,29750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*180 (SaComponent
uid 1993,0
optionalChildren [
*181 (CptPort
uid 1952,0
optionalChildren [
*182 (FFT
pts [
"134750,13000"
"134000,13375"
"134000,12625"
]
uid 1956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "134000,12625,134750,13375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1953,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,12625,134000,13375"
)
tg (CPTG
uid 1954,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1955,0
va (VaSet
)
xt "135000,12500,136300,13500"
st "clk"
blo "135000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
)
*183 (CptPort
uid 1957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1958,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,11625,134000,12375"
)
tg (CPTG
uid 1959,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1960,0
va (VaSet
)
xt "135000,11500,136300,12500"
st "rst"
blo "135000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
suid 2,0
)
)
)
*184 (CptPort
uid 1961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1962,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154000,16625,154750,17375"
)
tg (CPTG
uid 1963,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1964,0
va (VaSet
)
xt "146000,16500,153000,17500"
st "res_hpht_r : (15:0)"
ju 2
blo "153000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "res_hpht_r"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 3,0
)
)
)
*185 (CptPort
uid 1965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1966,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,9625,134000,10375"
)
tg (CPTG
uid 1967,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1968,0
va (VaSet
)
xt "135000,9500,138700,10500"
st "r : (15:0)"
blo "135000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "r"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*186 (CptPort
uid 1969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1970,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,6625,134000,7375"
)
tg (CPTG
uid 1971,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1972,0
va (VaSet
)
xt "135000,6500,136900,7500"
st "start"
blo "135000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
o 6
suid 5,0
)
)
)
*187 (CptPort
uid 1973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154000,6625,154750,7375"
)
tg (CPTG
uid 1975,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1976,0
va (VaSet
)
xt "150800,6500,153000,7500"
st "ready"
ju 2
blo "153000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ready"
t "std_logic"
o 9
suid 6,0
)
)
)
*188 (CptPort
uid 1977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,15625,134000,16375"
)
tg (CPTG
uid 1979,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1980,0
va (VaSet
)
xt "135000,15500,141600,16500"
st "data_mult : (15:0)"
blo "135000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "data_mult"
t "STD_LOGIC_VECTOR"
b "(15 DOWNTO 0)"
o 3
suid 9,0
)
)
)
*189 (CptPort
uid 1981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1982,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,16625,134000,17375"
)
tg (CPTG
uid 1983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1984,0
va (VaSet
)
xt "135000,16500,141300,17500"
st "addr_mult : (3:0)"
blo "135000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr_mult"
t "STD_LOGIC_VECTOR"
b "(3 DOWNTO 0)"
o 8
suid 10,0
)
)
)
*190 (CptPort
uid 1985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1986,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,20625,134000,21375"
)
tg (CPTG
uid 1987,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1988,0
va (VaSet
)
xt "135000,20500,140600,21500"
st "data_h : (15:0)"
blo "135000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "data_h"
t "STD_LOGIC_VECTOR"
b "(15 DOWNTO 0)"
o 2
suid 11,0
)
)
)
*191 (CptPort
uid 1989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1990,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,19625,134000,20375"
)
tg (CPTG
uid 1991,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1992,0
va (VaSet
)
xt "135000,19500,140300,20500"
st "addr_h : (3:0)"
blo "135000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr_h"
t "STD_LOGIC_VECTOR"
b "(3 DOWNTO 0)"
o 7
suid 12,0
)
)
)
]
shape (Rectangle
uid 1994,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "134000,6000,154000,23000"
)
oxt "15000,6000,35000,23000"
ttg (MlTextGroup
uid 1995,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
uid 1996,0
va (VaSet
font "Arial,8,1"
)
xt "134200,3000,136500,4000"
st "GAIN"
blo "134200,3800"
tm "BdLibraryNameMgr"
)
*193 (Text
uid 1997,0
va (VaSet
font "Arial,8,1"
)
xt "134200,4000,139600,5000"
st "mult_hpht_r"
blo "134200,4800"
tm "CptNameMgr"
)
*194 (Text
uid 1998,0
va (VaSet
font "Arial,8,1"
)
xt "134200,5000,140200,6000"
st "i_mult_hpht_r"
blo "134200,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1999,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2000,0
text (MLText
uid 2001,0
va (VaSet
font "Courier New,8,0"
)
xt "119000,12000,119000,12000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2002,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "134250,21250,135750,22750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*195 (SaComponent
uid 2003,0
optionalChildren [
*196 (CptPort
uid 2013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2014,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,31625,64750,32375"
)
tg (CPTG
uid 2015,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2016,0
va (VaSet
)
xt "61600,31500,63000,32500"
st "in1"
ju 2
blo "63000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_logic_vector"
b "(g_bus_width-1 DOWNTO 0)"
o 1
)
)
)
*197 (CptPort
uid 2017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2018,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,34625,64750,35375"
)
tg (CPTG
uid 2019,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2020,0
va (VaSet
)
xt "61600,34500,63000,35500"
st "in2"
ju 2
blo "63000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_logic_vector"
b "(g_bus_width-1 DOWNTO 0)"
o 2
)
)
)
*198 (CptPort
uid 2021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2022,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61625,36667,62375,37417"
)
tg (CPTG
uid 2023,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2024,0
ro 270
va (VaSet
)
xt "61500,34267,62500,35667"
st "sel"
blo "62300,35667"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 3
)
)
)
*199 (CptPort
uid 2025,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2026,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,33625,60000,34375"
)
tg (CPTG
uid 2027,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2028,0
va (VaSet
)
xt "61000,33500,62700,34500"
st "mux"
blo "61000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mux"
t "std_logic_vector"
b "(g_bus_width-1 DOWNTO 0)"
o 4
)
)
)
]
shape (Mux
uid 2004,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "60000,30000,64000,38000"
)
oxt "16000,8000,20000,16000"
ttg (MlTextGroup
uid 2005,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*200 (Text
uid 2006,0
va (VaSet
font "Arial,8,1"
)
xt "59200,27000,62900,28000"
st "common"
blo "59200,27800"
tm "BdLibraryNameMgr"
)
*201 (Text
uid 2007,0
va (VaSet
font "Arial,8,1"
)
xt "59200,28000,62400,29000"
st "mux2a1"
blo "59200,28800"
tm "CptNameMgr"
)
*202 (Text
uid 2008,0
va (VaSet
font "Arial,8,1"
)
xt "59200,29000,66800,30000"
st "i_mux_addr_mult1"
blo "59200,29800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2009,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2010,0
text (MLText
uid 2011,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "40000,35000,65500,35800"
st "g_bus_width = 4    ( integer ) --ancho del mux "
)
header ""
)
elements [
(GiElement
name "g_bus_width"
type "integer"
value "4"
e "ancho del mux"
)
]
)
viewicon (ZoomableIcon
uid 2012,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "60250,36250,61750,37750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*203 (Net
uid 2037,0
decl (Decl
n "addr_h_out"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 15
suid 49,0
)
declText (MLText
uid 2038,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-88000,70500,-87200"
st "signal addr_h_out        : std_logic_vector(3 DOWNTO 0)
"
)
)
*204 (Net
uid 2053,0
decl (Decl
n "sel_mux_h"
t "std_logic"
o 33
suid 52,0
)
declText (MLText
uid 2054,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-74400,60500,-73600"
st "signal sel_mux_h         : std_logic
"
)
)
*205 (Net
uid 2063,0
decl (Decl
n "sel_mux_mult"
t "std_logic"
o 34
suid 54,0
)
declText (MLText
uid 2064,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-73600,60500,-72800"
st "signal sel_mux_mult      : std_logic
"
)
)
*206 (Net
uid 2071,0
decl (Decl
n "addr_mult_out"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 18
suid 56,0
)
declText (MLText
uid 2072,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-85600,70500,-84800"
st "signal addr_mult_out     : std_logic_vector(3 DOWNTO 0)
"
)
)
*207 (Net
uid 2073,0
decl (Decl
n "addr_mult_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 17
suid 57,0
)
declText (MLText
uid 2074,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-86400,70500,-85600"
st "signal addr_mult_in      : std_logic_vector(3 DOWNTO 0)
"
)
)
*208 (Net
uid 2322,0
decl (Decl
n "addr_h_mult2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 14
suid 58,0
)
declText (MLText
uid 2323,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-88800,70500,-88000"
st "signal addr_h_mult2      : std_logic_vector(3 DOWNTO 0)
"
)
)
*209 (Net
uid 2324,0
decl (Decl
n "addr_h_mult1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 13
suid 59,0
)
declText (MLText
uid 2325,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-89600,70500,-88800"
st "signal addr_h_mult1      : std_logic_vector(3 DOWNTO 0)
"
)
)
*210 (SaComponent
uid 2472,0
optionalChildren [
*211 (CptPort
uid 2419,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2420,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "182000,-23375,182750,-22625"
)
tg (CPTG
uid 2421,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2422,0
va (VaSet
)
xt "177800,-23500,181000,-22500"
st "start_div"
ju 2
blo "181000,-22700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start_div"
t "std_logic"
o 9
suid 11,0
)
)
)
*212 (CptPort
uid 2423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2424,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "182000,-26375,182750,-25625"
)
tg (CPTG
uid 2425,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2426,0
va (VaSet
)
xt "175300,-26500,181000,-25500"
st "start_write_fifo"
ju 2
blo "181000,-25700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start_write_fifo"
t "std_logic"
o 13
suid 10,0
)
)
)
*213 (CptPort
uid 2427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2428,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,-23375,48000,-22625"
)
tg (CPTG
uid 2429,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2430,0
va (VaSet
)
xt "49000,-23500,54600,-22500"
st "start_read_fifo"
blo "49000,-22700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start_read_fifo"
t "std_logic"
o 12
suid 9,0
)
)
)
*214 (CptPort
uid 2431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2432,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63625,-16000,64375,-15250"
)
tg (CPTG
uid 2433,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2434,0
va (VaSet
)
xt "62000,-18000,67900,-17000"
st "start_mult_p_ht"
blo "62000,-17200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start_mult_p_ht"
t "std_logic"
o 11
suid 8,0
)
)
)
*215 (CptPort
uid 2435,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2436,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,-27375,48000,-26625"
)
tg (CPTG
uid 2437,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2438,0
va (VaSet
)
xt "49000,-27500,52700,-26500"
st "ppr_ready"
blo "49000,-26700"
)
)
thePort (LogicalPort
decl (Decl
n "ppr_ready"
t "std_logic"
o 5
suid 7,0
)
)
)
*216 (CptPort
uid 2439,0
optionalChildren [
*217 (FFT
pts [
"48750,-21000"
"48000,-20625"
"48000,-21375"
]
uid 2443,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,-21375,48750,-20625"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2440,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,-21375,48000,-20625"
)
tg (CPTG
uid 2441,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2442,0
va (VaSet
)
xt "49000,-21500,50300,-20500"
st "clk"
blo "49000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 6,0
)
)
)
*218 (CptPort
uid 2444,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2445,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126625,-16000,127375,-15250"
)
tg (CPTG
uid 2446,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2447,0
va (VaSet
)
xt "124000,-18000,129900,-17000"
st "start_mult_hpht"
blo "124000,-17200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start_mult_hpht"
t "std_logic"
o 10
suid 5,0
)
)
)
*219 (CptPort
uid 2448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2449,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56625,-16000,57375,-15250"
)
tg (CPTG
uid 2450,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2451,0
va (VaSet
)
xt "55000,-18000,60700,-17000"
st "done_read_fifo"
blo "55000,-17200"
)
)
thePort (LogicalPort
decl (Decl
n "done_read_fifo"
t "std_logic"
o 4
suid 4,0
)
)
)
*220 (CptPort
uid 2452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2453,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,-20375,48000,-19625"
)
tg (CPTG
uid 2454,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2455,0
va (VaSet
)
xt "49000,-20500,50300,-19500"
st "rst"
blo "49000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
suid 3,0
)
)
)
*221 (CptPort
uid 2456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2457,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "157625,-16000,158375,-15250"
)
tg (CPTG
uid 2458,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2459,0
va (VaSet
)
xt "154000,-18000,160700,-17000"
st "done_mult_hpht_r"
blo "154000,-17200"
)
)
thePort (LogicalPort
decl (Decl
n "done_mult_hpht_r"
t "std_logic"
o 2
suid 2,0
)
)
)
*222 (CptPort
uid 2460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2461,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92625,-16000,93375,-15250"
)
tg (CPTG
uid 2462,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2463,0
va (VaSet
)
xt "90000,-18000,96000,-17000"
st "done_mult_p_ht"
blo "90000,-17200"
)
)
thePort (LogicalPort
decl (Decl
n "done_mult_p_ht"
t "std_logic"
o 3
suid 1,0
)
)
)
*223 (CptPort
uid 2464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2465,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70625,-16000,71375,-15250"
)
tg (CPTG
uid 2466,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2467,0
va (VaSet
)
xt "69000,-18000,72900,-17000"
st "sel_mux_h"
blo "69000,-17200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sel_mux_h"
t "std_logic"
o 7
suid 13,0
)
)
)
*224 (CptPort
uid 2468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2469,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "164625,-16000,165375,-15250"
)
tg (CPTG
uid 2470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2471,0
va (VaSet
)
xt "162000,-18000,167300,-17000"
st "sel_mux_mult"
blo "162000,-17200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sel_mux_mult"
t "std_logic"
o 8
suid 14,0
)
)
)
]
shape (Rectangle
uid 2473,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,-29000,182000,-16000"
)
oxt "15000,18000,149000,31000"
ttg (MlTextGroup
uid 2474,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*225 (Text
uid 2475,0
va (VaSet
font "Arial,8,1"
)
xt "55200,-26000,57500,-25000"
st "GAIN"
blo "55200,-25200"
tm "BdLibraryNameMgr"
)
*226 (Text
uid 2476,0
va (VaSet
font "Arial,8,1"
)
xt "55200,-25000,58500,-24000"
st "uc_gain"
blo "55200,-24200"
tm "CptNameMgr"
)
*227 (Text
uid 2477,0
va (VaSet
font "Arial,8,1"
)
xt "55200,-24000,57000,-23000"
st "U_1"
blo "55200,-23200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2478,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2479,0
text (MLText
uid 2480,0
va (VaSet
font "Courier New,8,0"
)
xt "33000,-29000,33000,-29000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2481,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "48250,-17750,49750,-16250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*228 (CommentText
uid 2571,0
shape (Rectangle
uid 2572,0
layer 0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
)
xt "108000,29000,115000,35000"
)
oxt "0,0,15000,5000"
text (MLText
uid 2573,0
va (VaSet
font "arial,8,0"
)
xt "108200,29200,115000,33200"
st "
Mux2a1 para elegir que módulo accede al resultado P*Ht
"
tm "CommentText"
wrapOption 3
visibleHeight 6000
visibleWidth 7000
)
)
*229 (SaComponent
uid 3221,0
optionalChildren [
*230 (CptPort
uid 3197,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3198,0
ro 90
va (VaSet
vasetType 1
)
xt "219000,12625,219750,13375"
)
tg (CPTG
uid 3199,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3200,0
va (VaSet
font "arial,8,0"
)
xt "212800,12500,218000,13500"
st "doutb : (15:0)"
ju 2
blo "218000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "doutb"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 1,0
)
)
)
*231 (CptPort
uid 3201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3202,0
ro 90
va (VaSet
vasetType 1
)
xt "204250,13625,205000,14375"
)
tg (CPTG
uid 3203,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3204,0
va (VaSet
font "arial,8,0"
)
xt "206000,13500,207700,14500"
st "wea"
blo "206000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "wea"
t "std_logic"
o 5
suid 2,0
)
)
)
*232 (CptPort
uid 3205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3206,0
ro 90
va (VaSet
vasetType 1
)
xt "204250,7625,205000,8375"
)
tg (CPTG
uid 3207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3208,0
va (VaSet
font "arial,8,0"
)
xt "206000,7500,210900,8500"
st "addra : (3:0)"
blo "206000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "addra"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
suid 3,0
)
)
)
*233 (CptPort
uid 3209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3210,0
ro 90
va (VaSet
vasetType 1
)
xt "204250,11625,205000,12375"
)
tg (CPTG
uid 3211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3212,0
va (VaSet
font "arial,8,0"
)
xt "206000,11500,207300,12500"
st "clk"
blo "206000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 4,0
)
)
)
*234 (CptPort
uid 3213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3214,0
ro 270
va (VaSet
vasetType 1
)
xt "219000,8625,219750,9375"
)
tg (CPTG
uid 3215,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3216,0
va (VaSet
font "arial,8,0"
)
xt "213100,8500,218000,9500"
st "addrb : (3:0)"
ju 2
blo "218000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "addrb"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 2
suid 5,0
)
)
)
*235 (CptPort
uid 3217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3218,0
ro 90
va (VaSet
vasetType 1
)
xt "204250,10625,205000,11375"
)
tg (CPTG
uid 3219,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3220,0
va (VaSet
font "arial,8,0"
)
xt "206000,10500,210800,11500"
st "dina : (15:0)"
blo "206000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "dina"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 6,0
)
)
)
]
shape (Rectangle
uid 3222,0
va (VaSet
vasetType 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "205000,7000,219000,16000"
)
oxt "15000,6000,29000,14000"
ttg (MlTextGroup
uid 3223,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*236 (Text
uid 3224,0
va (VaSet
font "arial,8,1"
)
xt "205200,4000,208900,5000"
st "common"
blo "205200,4800"
tm "BdLibraryNameMgr"
)
*237 (Text
uid 3225,0
va (VaSet
font "arial,8,1"
)
xt "205200,5000,208200,6000"
st "ram3x1"
blo "205200,5800"
tm "CptNameMgr"
)
*238 (Text
uid 3226,0
va (VaSet
font "arial,8,1"
)
xt "205200,6000,207800,7000"
st "i_gain"
blo "205200,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3227,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3228,0
text (MLText
uid 3229,0
va (VaSet
font "Courier New,8,0"
)
xt "190000,13000,190000,13000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3230,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "205250,14250,206750,15750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*239 (SaComponent
uid 3255,0
optionalChildren [
*240 (CptPort
uid 3231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3232,0
ro 90
va (VaSet
vasetType 1
)
xt "113000,15625,113750,16375"
)
tg (CPTG
uid 3233,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3234,0
va (VaSet
font "arial,8,0"
)
xt "106800,15500,112000,16500"
st "doutb : (15:0)"
ju 2
blo "112000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "doutb"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 1,0
)
)
)
*241 (CptPort
uid 3235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3236,0
ro 90
va (VaSet
vasetType 1
)
xt "98250,17625,99000,18375"
)
tg (CPTG
uid 3237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3238,0
va (VaSet
font "arial,8,0"
)
xt "100000,17500,101700,18500"
st "wea"
blo "100000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "wea"
t "std_logic"
o 5
suid 2,0
)
)
)
*242 (CptPort
uid 3239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3240,0
ro 90
va (VaSet
vasetType 1
)
xt "98250,16625,99000,17375"
)
tg (CPTG
uid 3241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3242,0
va (VaSet
font "arial,8,0"
)
xt "100000,16500,104900,17500"
st "addra : (3:0)"
blo "100000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "addra"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
suid 3,0
)
)
)
*243 (CptPort
uid 3243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3244,0
ro 90
va (VaSet
vasetType 1
)
xt "98250,19625,99000,20375"
)
tg (CPTG
uid 3245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3246,0
va (VaSet
font "arial,8,0"
)
xt "100000,19500,101300,20500"
st "clk"
blo "100000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 4,0
)
)
)
*244 (CptPort
uid 3247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3248,0
ro 270
va (VaSet
vasetType 1
)
xt "113000,19625,113750,20375"
)
tg (CPTG
uid 3249,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3250,0
va (VaSet
font "arial,8,0"
)
xt "107100,19500,112000,20500"
st "addrb : (3:0)"
ju 2
blo "112000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "addrb"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 2
suid 5,0
)
)
)
*245 (CptPort
uid 3251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3252,0
ro 90
va (VaSet
vasetType 1
)
xt "98250,14625,99000,15375"
)
tg (CPTG
uid 3253,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3254,0
va (VaSet
font "arial,8,0"
)
xt "100000,14500,104800,15500"
st "dina : (15:0)"
blo "100000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "dina"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 6,0
)
)
)
]
shape (Rectangle
uid 3256,0
va (VaSet
vasetType 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "99000,14000,113000,22000"
)
oxt "15000,6000,29000,14000"
ttg (MlTextGroup
uid 3257,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*246 (Text
uid 3258,0
va (VaSet
font "arial,8,1"
)
xt "99200,11000,102900,12000"
st "common"
blo "99200,11800"
tm "BdLibraryNameMgr"
)
*247 (Text
uid 3259,0
va (VaSet
font "arial,8,1"
)
xt "99200,12000,102200,13000"
st "ram3x1"
blo "99200,12800"
tm "CptNameMgr"
)
*248 (Text
uid 3260,0
va (VaSet
font "arial,8,1"
)
xt "99200,13000,104800,14000"
st "i_result_p_ht"
blo "99200,13800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3261,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3262,0
text (MLText
uid 3263,0
va (VaSet
font "Courier New,8,0"
)
xt "84000,20000,84000,20000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3264,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "99250,20250,100750,21750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*249 (SaComponent
uid 3379,0
optionalChildren [
*250 (CptPort
uid 3354,0
optionalChildren [
*251 (FFT
pts [
"46750,4000"
"46000,4375"
"46000,3625"
]
uid 3358,0
ro 90
va (VaSet
vasetType 1
lineColor "26368,26368,26368"
lineWidth 2
)
xt "46000,3625,46750,4375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3355,0
ro 90
va (VaSet
vasetType 1
)
xt "45250,3625,46000,4375"
)
tg (CPTG
uid 3356,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3357,0
va (VaSet
)
xt "47000,3500,48300,4500"
st "clk"
blo "47000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 4,0
)
)
)
*252 (CptPort
uid 3359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3360,0
ro 90
va (VaSet
vasetType 1
)
xt "59000,-2375,59750,-1625"
)
tg (CPTG
uid 3361,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3362,0
va (VaSet
)
xt "52800,-2500,58000,-1500"
st "doutb : (15:0)"
ju 2
blo "58000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "doutb"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*253 (CptPort
uid 3363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3364,0
ro 270
va (VaSet
vasetType 1
)
xt "59000,-375,59750,375"
)
tg (CPTG
uid 3365,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3366,0
va (VaSet
)
xt "53100,-500,58000,500"
st "addrb : (3:0)"
ju 2
blo "58000,300"
)
)
thePort (LogicalPort
decl (Decl
n "addrb"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 2
suid 7,0
)
)
)
*254 (CptPort
uid 3367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3368,0
ro 90
va (VaSet
vasetType 1
)
xt "45250,-2375,46000,-1625"
)
tg (CPTG
uid 3369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3370,0
va (VaSet
)
xt "47000,-2500,51800,-1500"
st "dina : (15:0)"
blo "47000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "dina"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 8,0
)
)
)
*255 (CptPort
uid 3371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3372,0
ro 90
va (VaSet
vasetType 1
)
xt "45250,1625,46000,2375"
)
tg (CPTG
uid 3373,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3374,0
va (VaSet
)
xt "47000,1500,51900,2500"
st "addra : (3:0)"
blo "47000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "addra"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
suid 9,0
)
)
)
*256 (CptPort
uid 3375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3376,0
ro 90
va (VaSet
vasetType 1
)
xt "45250,2625,46000,3375"
)
tg (CPTG
uid 3377,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3378,0
va (VaSet
)
xt "47000,2500,48700,3500"
st "wea"
blo "47000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "wea"
t "std_logic"
o 5
suid 10,0
)
)
)
]
shape (Rectangle
uid 3380,0
va (VaSet
vasetType 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "46000,-3000,59000,5000"
)
oxt "43000,31000,56000,39000"
ttg (MlTextGroup
uid 3381,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*257 (Text
uid 3382,0
va (VaSet
font "Arial,8,1"
)
xt "46200,-6000,49900,-5000"
st "common"
blo "46200,-5200"
tm "BdLibraryNameMgr"
)
*258 (Text
uid 3383,0
va (VaSet
font "Arial,8,1"
)
xt "46200,-5000,49200,-4000"
st "ram3x3"
blo "46200,-4200"
tm "CptNameMgr"
)
*259 (Text
uid 3384,0
va (VaSet
font "Arial,8,1"
)
xt "46200,-4000,48500,-3000"
st "i_ppr"
blo "46200,-3200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3385,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3386,0
text (MLText
uid 3387,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,4600,42000,4600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3388,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "46250,3250,47750,4750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*260 (PortIoOut
uid 3480,0
shape (CompositeShape
uid 3481,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3482,0
sl 0
ro 270
xt "247500,8625,249000,9375"
)
(Line
uid 3483,0
sl 0
ro 270
xt "247000,9000,247500,9000"
pts [
"247000,9000"
"247500,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3484,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3485,0
va (VaSet
)
xt "250000,8500,255700,9500"
st "gain_write_fifo"
blo "250000,9300"
tm "WireNameMgr"
)
)
)
*261 (Net
uid 3492,0
decl (Decl
n "gain_write_fifo"
t "std_logic"
o 44
suid 60,0
)
declText (MLText
uid 3493,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,-94600,57000,-93800"
st "gain_write_fifo   : std_logic
"
)
)
*262 (Wire
uid 734,0
optionalChildren [
*263 (BdJunction
uid 738,0
ps "OnConnectorStrategy"
shape (Circle
uid 739,0
va (VaSet
vasetType 1
)
xt "184600,7600,185400,8400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 735,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121750,8000,185000,28000"
pts [
"180750,8000"
"185000,8000"
"185000,28000"
"121750,28000"
]
)
start &51
end &174
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 736,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 737,0
va (VaSet
font "arial,8,0"
)
xt "182750,7000,184650,8000"
st "addr"
blo "182750,7800"
tm "WireNameMgr"
)
)
on &127
)
*264 (Wire
uid 740,0
shape (OrthoPolyLine
uid 741,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,8000,189250,8000"
pts [
"189250,8000"
"185000,8000"
]
)
start &76
end &263
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 743,0
va (VaSet
font "arial,8,0"
)
xt "186250,7000,188150,8000"
st "addr"
blo "186250,7800"
tm "WireNameMgr"
)
)
on &127
)
*265 (Wire
uid 744,0
shape (OrthoPolyLine
uid 745,0
va (VaSet
vasetType 3
)
xt "34000,-35000,35000,-35000"
pts [
"34000,-35000"
"35000,-35000"
]
)
start &2
end &4
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 747,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "35000,-36000,36300,-35000"
st "clk"
blo "35000,-35200"
tm "WireNameMgr"
)
)
on &112
)
*266 (Wire
uid 748,0
shape (OrthoPolyLine
uid 749,0
va (VaSet
vasetType 3
)
xt "34000,-32000,35000,-32000"
pts [
"34000,-32000"
"35000,-32000"
]
)
start &3
end &5
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 750,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 751,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "35000,-33000,36300,-32000"
st "rst"
blo "35000,-32200"
tm "WireNameMgr"
)
)
on &113
)
*267 (Wire
uid 752,0
shape (OrthoPolyLine
uid 753,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "219750,13000,221000,13000"
pts [
"219750,13000"
"221000,13000"
]
)
start &230
end &82
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 755,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "216000,12000,222700,13000"
st "gain_data : (15:0)"
blo "216000,12800"
tm "WireNameMgr"
)
)
on &114
)
*268 (Wire
uid 756,0
shape (OrthoPolyLine
uid 757,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,10000,133250,10000"
pts [
"129000,10000"
"133250,10000"
]
)
start &47
end &185
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 759,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "128000,9000,131700,10000"
st "r : (15:0)"
blo "128000,9800"
tm "WireNameMgr"
)
)
on &115
)
*269 (Wire
uid 764,0
shape (OrthoPolyLine
uid 765,0
va (VaSet
vasetType 3
)
xt "242750,7000,247000,7000"
pts [
"242750,7000"
"247000,7000"
]
)
start &89
end &93
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 766,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 767,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "245000,6000,249500,7000"
st "gain_ready"
blo "245000,6800"
tm "WireNameMgr"
)
)
on &116
)
*270 (Wire
uid 768,0
shape (OrthoPolyLine
uid 769,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,-9000,30250,-9000"
pts [
"28000,-9000"
"30250,-9000"
]
)
start &19
end &41
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 770,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 771,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "26000,-10000,32300,-9000"
st "ppr_data : (15:0)"
blo "26000,-9200"
tm "WireNameMgr"
)
)
on &117
)
*271 (Wire
uid 772,0
shape (OrthoPolyLine
uid 773,0
va (VaSet
vasetType 3
)
xt "41000,-27000,47250,-27000"
pts [
"41000,-27000"
"47250,-27000"
]
)
start &6
end &215
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 774,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 775,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "43000,-28000,46700,-27000"
st "ppr_ready"
blo "43000,-27200"
tm "WireNameMgr"
)
)
on &118
)
*272 (Wire
uid 776,0
shape (OrthoPolyLine
uid 777,0
va (VaSet
vasetType 3
)
xt "6000,3000,8250,3000"
pts [
"8250,3000"
"6000,3000"
]
)
start &13
end &1
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 778,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 779,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "3000,2000,8200,3000"
st "ppr_read_fifo"
blo "3000,2800"
tm "WireNameMgr"
)
)
on &119
)
*273 (Wire
uid 780,0
shape (OrthoPolyLine
uid 781,0
va (VaSet
vasetType 3
)
xt "6000,7000,8250,7000"
pts [
"6000,7000"
"8250,7000"
]
)
end &8
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 784,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 785,0
va (VaSet
font "arial,8,0"
)
xt "6250,6000,7550,7000"
st "clk"
blo "6250,6800"
tm "WireNameMgr"
)
)
on &112
)
*274 (Wire
uid 786,0
shape (OrthoPolyLine
uid 787,0
va (VaSet
vasetType 3
)
xt "6000,6000,8250,6000"
pts [
"6000,6000"
"8250,6000"
]
)
end &10
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 791,0
va (VaSet
font "arial,8,0"
)
xt "6250,5000,7550,6000"
st "rst"
blo "6250,5800"
tm "WireNameMgr"
)
)
on &113
)
*275 (Wire
uid 792,0
shape (OrthoPolyLine
uid 793,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19750,2000,30250,2000"
pts [
"19750,2000"
"30250,2000"
]
)
start &14
end &32
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 794,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 795,0
va (VaSet
font "arial,8,0"
)
xt "25000,2000,28400,3000"
st "addr_ppr"
blo "25000,2800"
tm "WireNameMgr"
)
)
on &120
)
*276 (Wire
uid 796,0
shape (OrthoPolyLine
uid 797,0
va (VaSet
vasetType 3
)
xt "19750,8000,30250,13000"
pts [
"19750,8000"
"22000,8000"
"22000,13000"
"30250,13000"
]
)
start &11
end &23
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 799,0
va (VaSet
font "arial,8,0"
)
xt "21750,7000,24150,8000"
st "wr_en"
blo "21750,7800"
tm "WireNameMgr"
)
)
on &121
)
*277 (Wire
uid 800,0
shape (OrthoPolyLine
uid 801,0
va (VaSet
vasetType 3
)
xt "43000,4000,45250,4000"
pts [
"43000,4000"
"45250,4000"
]
)
end &250
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 805,0
va (VaSet
font "arial,8,0"
)
xt "44000,3000,45300,4000"
st "clk"
blo "44000,3800"
tm "WireNameMgr"
)
)
on &112
)
*278 (Wire
uid 834,0
shape (OrthoPolyLine
uid 835,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "219750,9000,232250,9000"
pts [
"219750,9000"
"232250,9000"
]
)
start &234
end &84
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 836,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 837,0
va (VaSet
font "arial,8,0"
)
xt "221000,9000,224800,10000"
st "addr_gain"
blo "221000,9800"
tm "WireNameMgr"
)
)
on &123
)
*279 (Wire
uid 838,0
shape (OrthoPolyLine
uid 839,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "174750,11000,204250,35000"
pts [
"204250,11000"
"201000,11000"
"201000,35000"
"174750,35000"
]
)
start &235
end &58
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 840,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 841,0
va (VaSet
font "arial,8,0"
)
xt "201000,10000,204100,11000"
st "div_final"
blo "201000,10800"
tm "WireNameMgr"
)
)
on &124
)
*280 (Wire
uid 846,0
shape (OrthoPolyLine
uid 847,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "154750,17000,169250,37000"
pts [
"169250,37000"
"157000,37000"
"157000,17000"
"154750,17000"
]
)
start &60
end &184
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 849,0
va (VaSet
font "arial,8,0"
)
xt "162000,38000,166400,39000"
st "res_hpht_r"
blo "162000,38800"
tm "WireNameMgr"
)
)
on &126
)
*281 (Wire
uid 850,0
shape (OrthoPolyLine
uid 851,0
va (VaSet
vasetType 3
)
xt "91750,-15250,93000,12000"
pts [
"91750,12000"
"93000,12000"
"93000,-15250"
]
)
start &160
end &222
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 853,0
va (VaSet
font "arial,8,0"
)
xt "93750,11000,99950,12000"
st "ready_mult_p_ht"
blo "93750,11800"
tm "WireNameMgr"
)
)
on &128
)
*282 (Wire
uid 854,0
shape (OrthoPolyLine
uid 855,0
va (VaSet
vasetType 3
)
xt "5000,-23000,47250,1000"
pts [
"47250,-23000"
"5000,-23000"
"5000,1000"
"8250,1000"
]
)
start &213
end &12
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 856,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 857,0
va (VaSet
font "arial,8,0"
)
xt "40250,-24000,45850,-23000"
st "start_read_fifo"
blo "40250,-23200"
tm "WireNameMgr"
)
)
on &129
)
*283 (Wire
uid 858,0
shape (OrthoPolyLine
uid 859,0
va (VaSet
vasetType 3
)
xt "164000,12000,167250,12000"
pts [
"164000,12000"
"167250,12000"
]
)
end &49
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 862,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 863,0
va (VaSet
font "arial,8,0"
)
xt "165000,11000,166300,12000"
st "clk"
blo "165000,11800"
tm "WireNameMgr"
)
)
on &112
)
*284 (Wire
uid 864,0
shape (OrthoPolyLine
uid 865,0
va (VaSet
vasetType 3
)
xt "164000,11000,167250,11000"
pts [
"164000,11000"
"167250,11000"
]
)
end &50
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 869,0
va (VaSet
font "arial,8,0"
)
xt "165000,10000,166300,11000"
st "rst"
blo "165000,10800"
tm "WireNameMgr"
)
)
on &113
)
*285 (Wire
uid 870,0
shape (OrthoPolyLine
uid 871,0
va (VaSet
vasetType 3
)
xt "182750,-26000,232250,7000"
pts [
"232250,7000"
"226000,7000"
"226000,-26000"
"182750,-26000"
]
)
start &88
end &212
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 872,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 873,0
va (VaSet
font "arial,8,0"
)
xt "227000,5000,232700,6000"
st "start_fifo_write"
blo "227000,5800"
tm "WireNameMgr"
)
)
on &130
)
*286 (Wire
uid 874,0
shape (OrthoPolyLine
uid 875,0
va (VaSet
vasetType 3
)
xt "64000,-15250,68250,11000"
pts [
"64000,-15250"
"64000,11000"
"68250,11000"
]
)
start &214
end &159
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 876,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 877,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "63000,-19150,64000,-13250"
st "start_mult_p_ht"
blo "63800,-13250"
tm "WireNameMgr"
)
)
on &131
)
*287 (Wire
uid 902,0
shape (OrthoPolyLine
uid 903,0
va (VaSet
vasetType 3
)
xt "202000,12000,204250,12000"
pts [
"202000,12000"
"204250,12000"
]
)
end &233
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 906,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 907,0
va (VaSet
font "arial,8,0"
)
xt "202000,12000,203300,13000"
st "clk"
blo "202000,12800"
tm "WireNameMgr"
)
)
on &112
)
*288 (Wire
uid 908,0
shape (OrthoPolyLine
uid 909,0
va (VaSet
vasetType 3
)
xt "180750,13000,189250,19000"
pts [
"180750,13000"
"184000,13000"
"184000,19000"
"189250,19000"
]
)
start &52
end &67
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 910,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 911,0
va (VaSet
font "arial,8,0"
)
xt "181000,12000,184200,13000"
st "wr_en_ff"
blo "181000,12800"
tm "WireNameMgr"
)
)
on &134
)
*289 (Wire
uid 912,0
shape (OrthoPolyLine
uid 913,0
va (VaSet
vasetType 3
)
xt "188000,25000,189250,25000"
pts [
"188000,25000"
"189250,25000"
]
)
end &65
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 916,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 917,0
va (VaSet
font "arial,8,0"
)
xt "188000,26000,189300,27000"
st "clk"
blo "188000,26800"
tm "WireNameMgr"
)
)
on &112
)
*290 (Wire
uid 918,0
shape (OrthoPolyLine
uid 919,0
va (VaSet
vasetType 3
)
xt "188000,23000,189250,23000"
pts [
"188000,23000"
"189250,23000"
]
)
end &69
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 923,0
va (VaSet
font "arial,8,0"
)
xt "188000,21000,189300,22000"
st "rst"
blo "188000,21800"
tm "WireNameMgr"
)
)
on &113
)
*291 (Wire
uid 924,0
shape (OrthoPolyLine
uid 925,0
va (VaSet
vasetType 3
)
xt "19750,-15250,57000,1000"
pts [
"57000,-15250"
"57000,-13000"
"22000,-13000"
"22000,1000"
"19750,1000"
]
)
start &219
end &15
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 926,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 927,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "56000,-18950,57000,-13250"
st "done_read_fifo"
blo "56800,-13250"
tm "WireNameMgr"
)
)
on &135
)
*292 (Wire
uid 928,0
shape (OrthoPolyLine
uid 929,0
va (VaSet
vasetType 3
)
xt "182750,-23000,189000,-23000"
pts [
"182750,-23000"
"189000,-23000"
]
)
start &211
es 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 933,0
va (VaSet
font "arial,8,0"
)
xt "187000,-22000,190200,-21000"
st "start_div"
blo "187000,-21200"
tm "WireNameMgr"
)
)
on &136
)
*293 (Wire
uid 934,0
shape (OrthoPolyLine
uid 935,0
va (VaSet
vasetType 3
)
xt "164000,9000,167250,9000"
pts [
"164000,9000"
"167250,9000"
]
)
end &53
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 939,0
va (VaSet
font "arial,8,0"
)
xt "164000,7000,167200,8000"
st "start_div"
blo "164000,7800"
tm "WireNameMgr"
)
)
on &136
)
*294 (Wire
uid 952,0
shape (OrthoPolyLine
uid 953,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,-9000,45250,-2000"
pts [
"37750,-9000"
"41000,-9000"
"41000,-2000"
"45250,-2000"
]
)
start &42
end &254
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 955,0
va (VaSet
font "arial,8,0"
)
xt "39750,-10000,43950,-9000"
st "p_pirori_d"
blo "39750,-9200"
tm "WireNameMgr"
)
)
on &137
)
*295 (Wire
uid 956,0
shape (OrthoPolyLine
uid 957,0
va (VaSet
vasetType 3
)
xt "27000,-3000,30250,-3000"
pts [
"27000,-3000"
"30250,-3000"
]
)
end &39
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 960,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 961,0
va (VaSet
font "arial,8,0"
)
xt "28000,-4000,29300,-3000"
st "clk"
blo "28000,-3200"
tm "WireNameMgr"
)
)
on &112
)
*296 (Wire
uid 962,0
shape (OrthoPolyLine
uid 963,0
va (VaSet
vasetType 3
)
xt "27000,-5000,30250,-5000"
pts [
"27000,-5000"
"30250,-5000"
]
)
end &43
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 967,0
va (VaSet
font "arial,8,0"
)
xt "28000,-6000,29300,-5000"
st "rst"
blo "28000,-5200"
tm "WireNameMgr"
)
)
on &113
)
*297 (Wire
uid 968,0
shape (OrthoPolyLine
uid 969,0
va (VaSet
vasetType 3
)
xt "196750,14000,204250,19000"
pts [
"196750,19000"
"199000,19000"
"199000,14000"
"204250,14000"
]
)
start &68
end &231
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 971,0
va (VaSet
font "arial,8,0"
)
xt "197000,20000,201400,21000"
st "wr_en_ff_d"
blo "197000,20800"
tm "WireNameMgr"
)
)
on &138
)
*298 (Wire
uid 972,0
shape (OrthoPolyLine
uid 973,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "196750,8000,204250,8000"
pts [
"196750,8000"
"204250,8000"
]
)
start &77
end &232
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 974,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 975,0
va (VaSet
font "arial,8,0"
)
xt "201000,7000,203700,8000"
st "addr_d"
blo "201000,7800"
tm "WireNameMgr"
)
)
on &139
)
*299 (Wire
uid 976,0
shape (OrthoPolyLine
uid 977,0
va (VaSet
vasetType 3
)
xt "186000,13000,189250,13000"
pts [
"186000,13000"
"189250,13000"
]
)
end &74
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 980,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 981,0
va (VaSet
font "arial,8,0"
)
xt "187000,12000,188300,13000"
st "clk"
blo "187000,12800"
tm "WireNameMgr"
)
)
on &112
)
*300 (Wire
uid 982,0
shape (OrthoPolyLine
uid 983,0
va (VaSet
vasetType 3
)
xt "186000,12000,189250,12000"
pts [
"186000,12000"
"189250,12000"
]
)
end &78
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 987,0
va (VaSet
font "arial,8,0"
)
xt "187000,11000,188300,12000"
st "rst"
blo "187000,11800"
tm "WireNameMgr"
)
)
on &113
)
*301 (Wire
uid 988,0
shape (OrthoPolyLine
uid 989,0
va (VaSet
vasetType 3
)
xt "229000,13000,232250,13000"
pts [
"229000,13000"
"232250,13000"
]
)
end &85
sat 16
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 993,0
va (VaSet
font "arial,8,0"
)
xt "230000,12000,231300,13000"
st "clk"
blo "230000,12800"
tm "WireNameMgr"
)
)
on &112
)
*302 (Wire
uid 994,0
shape (OrthoPolyLine
uid 995,0
va (VaSet
vasetType 3
)
xt "229000,12000,232250,12000"
pts [
"229000,12000"
"232250,12000"
]
)
end &86
sat 16
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 998,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 999,0
va (VaSet
font "arial,8,0"
)
xt "230000,11000,231300,12000"
st "rst"
blo "230000,11800"
tm "WireNameMgr"
)
)
on &113
)
*303 (Wire
uid 1000,0
shape (OrthoPolyLine
uid 1001,0
va (VaSet
vasetType 3
)
xt "127000,-15250,133250,7000"
pts [
"127000,-15250"
"127000,7000"
"133250,7000"
]
)
start &218
end &186
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1005,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "125000,-12600,126000,-6000"
st "start_mult_hpht_r"
blo "125800,-6000"
tm "WireNameMgr"
)
)
on &132
)
*304 (Wire
uid 1006,0
shape (OrthoPolyLine
uid 1007,0
va (VaSet
vasetType 3
)
xt "154750,-15250,158000,7000"
pts [
"154750,7000"
"158000,7000"
"158000,-15250"
]
)
start &187
end &221
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1011,0
va (VaSet
font "arial,8,0"
)
xt "156750,6000,163650,7000"
st "ready_mult_hpht_r"
blo "156750,6800"
tm "WireNameMgr"
)
)
on &133
)
*305 (Wire
uid 1012,0
shape (OrthoPolyLine
uid 1013,0
va (VaSet
vasetType 3
)
xt "37750,3000,45250,13000"
pts [
"45250,3000"
"41000,3000"
"41000,13000"
"37750,13000"
]
)
start &256
end &24
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1015,0
va (VaSet
font "arial,8,0"
)
xt "44000,6000,47200,7000"
st "wr_en_d"
blo "44000,6800"
tm "WireNameMgr"
)
)
on &140
)
*306 (Wire
uid 1016,0
shape (OrthoPolyLine
uid 1017,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,2000,45250,2000"
pts [
"37750,2000"
"45250,2000"
]
)
start &33
end &255
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1019,0
va (VaSet
font "arial,8,0"
)
xt "37000,1000,41600,2000"
st "addr_ppr_d"
blo "37000,1800"
tm "WireNameMgr"
)
)
on &141
)
*307 (Wire
uid 1020,0
shape (OrthoPolyLine
uid 1021,0
va (VaSet
vasetType 3
)
xt "27000,7000,30250,7000"
pts [
"27000,7000"
"30250,7000"
]
)
end &30
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1025,0
va (VaSet
font "arial,8,0"
)
xt "28000,6000,29300,7000"
st "clk"
blo "28000,6800"
tm "WireNameMgr"
)
)
on &112
)
*308 (Wire
uid 1026,0
shape (OrthoPolyLine
uid 1027,0
va (VaSet
vasetType 3
)
xt "27000,6000,30250,6000"
pts [
"27000,6000"
"30250,6000"
]
)
end &34
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1031,0
va (VaSet
font "arial,8,0"
)
xt "28000,5000,29300,6000"
st "rst"
blo "28000,5800"
tm "WireNameMgr"
)
)
on &113
)
*309 (Wire
uid 1032,0
shape (OrthoPolyLine
uid 1033,0
va (VaSet
vasetType 3
)
xt "27000,18000,30250,18000"
pts [
"27000,18000"
"30250,18000"
]
)
end &21
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1037,0
va (VaSet
font "arial,8,0"
)
xt "28000,17000,29300,18000"
st "clk"
blo "28000,17800"
tm "WireNameMgr"
)
)
on &112
)
*310 (Wire
uid 1038,0
shape (OrthoPolyLine
uid 1039,0
va (VaSet
vasetType 3
)
xt "27000,17000,30250,17000"
pts [
"27000,17000"
"30250,17000"
]
)
end &25
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1043,0
va (VaSet
font "arial,8,0"
)
xt "28000,16000,29300,17000"
st "rst"
blo "28000,16800"
tm "WireNameMgr"
)
)
on &113
)
*311 (Wire
uid 1377,0
shape (OrthoPolyLine
uid 1378,0
va (VaSet
vasetType 3
)
xt "41000,23000,44250,23000"
pts [
"41000,23000"
"44250,23000"
]
)
end &143
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1382,0
va (VaSet
)
xt "42000,22000,43300,23000"
st "clk"
blo "42000,22800"
tm "WireNameMgr"
)
)
on &112
)
*312 (Wire
uid 1383,0
shape (OrthoPolyLine
uid 1384,0
va (VaSet
vasetType 3
)
xt "41000,22000,44250,22000"
pts [
"41000,22000"
"44250,22000"
]
)
end &145
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1388,0
va (VaSet
)
xt "42000,21000,43300,22000"
st "rst"
blo "42000,21800"
tm "WireNameMgr"
)
)
on &113
)
*313 (Wire
uid 1531,0
shape (OrthoPolyLine
uid 1532,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91750,15000,98250,15000"
pts [
"91750,15000"
"98250,15000"
]
)
start &165
end &245
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1533,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1534,0
va (VaSet
)
xt "92000,14000,98600,15000"
st "data_mult : (15:0)"
blo "92000,14800"
tm "WireNameMgr"
)
)
on &151
)
*314 (Wire
uid 1537,0
shape (OrthoPolyLine
uid 1538,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91750,17000,98250,17000"
pts [
"91750,17000"
"98250,17000"
]
)
start &166
end &242
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1540,0
va (VaSet
)
xt "88000,16000,94300,17000"
st "addr_mult : (3:0)"
blo "88000,16800"
tm "WireNameMgr"
)
)
on &152
)
*315 (Wire
uid 1606,0
shape (OrthoPolyLine
uid 1607,0
va (VaSet
vasetType 3
)
xt "91750,18000,98250,18000"
pts [
"91750,18000"
"98250,18000"
]
)
start &167
end &241
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1608,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1609,0
va (VaSet
)
xt "93000,17000,96500,18000"
st "wea_mult"
blo "93000,17800"
tm "WireNameMgr"
)
)
on &153
)
*316 (Wire
uid 1612,0
optionalChildren [
*317 (BdJunction
uid 1944,0
ps "OnConnectorStrategy"
shape (Circle
uid 1945,0
va (VaSet
vasetType 1
)
xt "66600,23600,67400,24400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1613,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56750,24000,68250,24000"
pts [
"68250,24000"
"56750,24000"
]
)
start &164
end &146
es 0
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1615,0
va (VaSet
)
xt "61250,23000,66850,24000"
st "h_data : (15:0)"
blo "61250,23800"
tm "WireNameMgr"
)
)
on &154
)
*318 (Wire
uid 1744,0
shape (OrthoPolyLine
uid 1745,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,22000,68250,32000"
pts [
"68250,22000"
"66000,22000"
"66000,32000"
"64750,32000"
]
)
start &163
end &196
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 1746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1747,0
va (VaSet
)
xt "62250,21000,67550,22000"
st "addr_h_mult1"
blo "62250,21800"
tm "WireNameMgr"
)
)
on &209
)
*319 (Wire
uid 1748,0
shape (OrthoPolyLine
uid 1749,0
va (VaSet
vasetType 3
)
xt "65000,20000,68250,20000"
pts [
"65000,20000"
"68250,20000"
]
)
end &156
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1753,0
va (VaSet
)
xt "66000,19000,67300,20000"
st "clk"
blo "66000,19800"
tm "WireNameMgr"
)
)
on &112
)
*320 (Wire
uid 1754,0
shape (OrthoPolyLine
uid 1755,0
va (VaSet
vasetType 3
)
xt "65000,19000,68250,19000"
pts [
"65000,19000"
"68250,19000"
]
)
end &158
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1759,0
va (VaSet
)
xt "66000,18000,67300,19000"
st "rst"
blo "66000,18800"
tm "WireNameMgr"
)
)
on &113
)
*321 (Wire
uid 1762,0
shape (OrthoPolyLine
uid 1763,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "59750,0,68250,16000"
pts [
"59750,0"
"63000,0"
"63000,16000"
"68250,16000"
]
)
start &253
end &162
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1765,0
va (VaSet
)
xt "59000,-1000,66000,0"
st "addr_ppr_in : (3:0)"
blo "59000,-200"
tm "WireNameMgr"
)
)
on &171
)
*322 (Wire
uid 1766,0
shape (OrthoPolyLine
uid 1767,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "59750,-2000,68250,14000"
pts [
"59750,-2000"
"64000,-2000"
"64000,14000"
"68250,14000"
]
)
start &252
end &161
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1769,0
va (VaSet
)
xt "61750,-3000,63250,-2000"
st "ppr"
blo "61750,-2200"
tm "WireNameMgr"
)
)
on &122
)
*323 (Wire
uid 1871,0
shape (OrthoPolyLine
uid 1872,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "113750,20000,116250,26000"
pts [
"116250,26000"
"115000,26000"
"115000,20000"
"113750,20000"
]
)
start &176
end &244
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 1873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1874,0
va (VaSet
)
xt "109000,25000,114500,26000"
st "addr_mult_out"
blo "109000,25800"
tm "WireNameMgr"
)
)
on &206
)
*324 (Wire
uid 1928,0
shape (OrthoPolyLine
uid 1929,0
va (VaSet
vasetType 3
)
xt "130000,13000,133250,13000"
pts [
"130000,13000"
"133250,13000"
]
)
end &181
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1933,0
va (VaSet
)
xt "131000,12000,132300,13000"
st "clk"
blo "131000,12800"
tm "WireNameMgr"
)
)
on &112
)
*325 (Wire
uid 1934,0
shape (OrthoPolyLine
uid 1935,0
va (VaSet
vasetType 3
)
xt "130000,12000,133250,12000"
pts [
"130000,12000"
"133250,12000"
]
)
end &183
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1939,0
va (VaSet
)
xt "131000,11000,132300,12000"
st "rst"
blo "131000,11800"
tm "WireNameMgr"
)
)
on &113
)
*326 (Wire
uid 1940,0
shape (OrthoPolyLine
uid 1941,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67000,21000,133250,36000"
pts [
"67000,24000"
"67000,36000"
"130000,36000"
"130000,21000"
"133250,21000"
]
)
start &317
end &190
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1942,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1943,0
va (VaSet
)
xt "129250,20000,131850,21000"
st "h_data"
blo "129250,20800"
tm "WireNameMgr"
)
)
on &154
)
*327 (Wire
uid 1948,0
optionalChildren [
*328 (BdJunction
uid 2079,0
ps "OnConnectorStrategy"
shape (Circle
uid 2080,0
va (VaSet
vasetType 1
)
xt "131600,15600,132400,16400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1949,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "113750,16000,133250,16000"
pts [
"113750,16000"
"133250,16000"
]
)
start &240
end &188
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1950,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1951,0
va (VaSet
)
xt "115750,15000,124550,16000"
st "mult_p_ht_data : (15:0)"
blo "115750,15800"
tm "WireNameMgr"
)
)
on &125
)
*329 (Wire
uid 2031,0
shape (OrthoPolyLine
uid 2032,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56750,25000,59250,34000"
pts [
"56750,25000"
"59000,25000"
"59000,34000"
"59250,34000"
]
)
start &147
end &199
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2034,0
va (VaSet
)
xt "57000,23000,63700,24000"
st "addr_h_out : (3:0)"
blo "57000,23800"
tm "WireNameMgr"
)
)
on &203
)
*330 (Wire
uid 2041,0
shape (OrthoPolyLine
uid 2042,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,20000,133250,35000"
pts [
"64750,35000"
"129000,35000"
"129000,20000"
"133250,20000"
]
)
start &197
end &191
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 2043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2044,0
va (VaSet
)
xt "66750,34000,72050,35000"
st "addr_h_mult2"
blo "66750,34800"
tm "WireNameMgr"
)
)
on &208
)
*331 (Wire
uid 2057,0
shape (OrthoPolyLine
uid 2058,0
va (VaSet
vasetType 3
)
xt "165000,-15250,165000,-13000"
pts [
"165000,-15250"
"165000,-13000"
]
)
start &224
es 0
sat 32
eat 16
stc 0
st 0
sf 1
tg (WTG
uid 2061,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2062,0
ro 270
va (VaSet
)
xt "164000,-13250,165000,-7950"
st "sel_mux_mult"
blo "164800,-7950"
tm "WireNameMgr"
)
)
on &205
)
*332 (Wire
uid 2067,0
shape (OrthoPolyLine
uid 2068,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121750,17000,133250,24000"
pts [
"121750,24000"
"127000,24000"
"127000,17000"
"133250,17000"
]
)
start &173
end &189
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 2069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2070,0
va (VaSet
)
xt "122000,23000,127100,24000"
st "addr_mult_in"
blo "122000,23800"
tm "WireNameMgr"
)
)
on &207
)
*333 (Wire
uid 2075,0
shape (OrthoPolyLine
uid 2076,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,16000,169250,33000"
pts [
"132000,16000"
"132000,33000"
"169250,33000"
]
)
start &328
end &59
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2077,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2078,0
va (VaSet
)
xt "162000,32000,167800,33000"
st "mult_p_ht_data"
blo "162000,32800"
tm "WireNameMgr"
)
)
on &125
)
*334 (Wire
uid 2223,0
shape (OrthoPolyLine
uid 2224,0
va (VaSet
vasetType 3
)
xt "44000,-21000,47250,-21000"
pts [
"44000,-21000"
"47250,-21000"
]
)
end &216
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2228,0
va (VaSet
)
xt "45000,-22000,46300,-21000"
st "clk"
blo "45000,-21200"
tm "WireNameMgr"
)
)
on &112
)
*335 (Wire
uid 2229,0
shape (OrthoPolyLine
uid 2230,0
va (VaSet
vasetType 3
)
xt "44000,-20000,47250,-20000"
pts [
"44000,-20000"
"47250,-20000"
]
)
end &220
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2234,0
va (VaSet
)
xt "45000,-21000,46300,-20000"
st "rst"
blo "45000,-20200"
tm "WireNameMgr"
)
)
on &113
)
*336 (Wire
uid 2298,0
shape (OrthoPolyLine
uid 2299,0
va (VaSet
vasetType 3
)
xt "71000,-15250,71000,-13000"
pts [
"71000,-15250"
"71000,-13000"
]
)
start &223
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2300,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2301,0
ro 270
va (VaSet
)
xt "70000,-13250,71000,-9350"
st "sel_mux_h"
blo "70800,-9350"
tm "WireNameMgr"
)
)
on &204
)
*337 (Wire
uid 2304,0
shape (OrthoPolyLine
uid 2305,0
va (VaSet
vasetType 3
)
xt "62000,37417,62000,39000"
pts [
"62000,39000"
"62000,37417"
]
)
end &198
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2309,0
va (VaSet
)
xt "60000,41000,63900,42000"
st "sel_mux_h"
blo "60000,41800"
tm "WireNameMgr"
)
)
on &204
)
*338 (Wire
uid 2310,0
shape (OrthoPolyLine
uid 2311,0
va (VaSet
vasetType 3
)
xt "119000,29417,119000,31000"
pts [
"119000,31000"
"119000,29417"
]
)
end &175
es 0
sat 16
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 2314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2315,0
va (VaSet
)
xt "116000,32000,121300,33000"
st "sel_mux_mult"
blo "116000,32800"
tm "WireNameMgr"
)
)
on &205
)
*339 (Wire
uid 2316,0
shape (OrthoPolyLine
uid 2317,0
va (VaSet
vasetType 3
)
xt "95000,20000,98250,20000"
pts [
"95000,20000"
"98250,20000"
]
)
end &243
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2320,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2321,0
va (VaSet
)
xt "96000,19000,97300,20000"
st "clk"
blo "96000,19800"
tm "WireNameMgr"
)
)
on &112
)
*340 (Wire
uid 3486,0
shape (OrthoPolyLine
uid 3487,0
va (VaSet
vasetType 3
)
xt "242750,9000,247000,9000"
pts [
"242750,9000"
"247000,9000"
]
)
start &87
end &260
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3491,0
va (VaSet
isHidden 1
)
xt "245000,8000,250700,9000"
st "gain_write_fifo"
blo "245000,8800"
tm "WireNameMgr"
)
)
on &261
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *341 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*342 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "1000,-69000,6400,-68000"
st "Package List"
blo "1000,-68200"
)
*343 (MLText
uid 43,0
va (VaSet
)
xt "1000,-68000,13000,-63000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
use IEEE.NUMERIC_STD.ALL;
library common;
use common.constants.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*344 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*345 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*346 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*347 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*348 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*349 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*350 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1457,916"
viewArea "139279,-26561,262059,51042"
cachedDiagramExtent "-2200,-102200,255700,53000"
hasePageBreakOrigin 1
pageBreakOrigin "-73000,-147000"
lastUid 3675,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*351 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*352 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*353 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*354 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*355 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*356 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*357 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*358 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*359 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*360 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*361 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*362 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*363 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*364 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*365 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*366 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*367 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*368 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*369 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*370 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*371 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "39000,-102200,44400,-101200"
st "Declarations"
blo "39000,-101400"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "39000,-101200,41700,-100200"
st "Ports:"
blo "39000,-100400"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "39000,-102200,42800,-101200"
st "Pre User:"
blo "39000,-101400"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "39000,-102200,39000,-102200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "39000,-93000,46100,-92000"
st "Diagram Signals:"
blo "39000,-92200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "39000,-102200,43700,-101200"
st "Post User:"
blo "39000,-101400"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "39000,-102200,39000,-102200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 60,0
usingSuid 1
emptyRow *372 (LEmptyRow
)
uid 54,0
optionalChildren [
*373 (RefLabelRowHdr
)
*374 (TitleRowHdr
)
*375 (FilterRowHdr
)
*376 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*377 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*378 (GroupColHdr
tm "GroupColHdrMgr"
)
*379 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*380 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*381 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*382 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*383 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*384 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*385 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
uid 1114,0
)
*386 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
suid 2,0
)
)
uid 1116,0
)
*387 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gain_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 3,0
)
)
uid 1118,0
)
*388 (LeafLogPort
port (LogicalPort
decl (Decl
n "r"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 4,0
)
)
uid 1120,0
)
*389 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gain_ready"
t "std_logic"
o 7
suid 6,0
)
)
uid 1124,0
)
*390 (LeafLogPort
port (LogicalPort
decl (Decl
n "ppr_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "covarianza estimada"
o 2
suid 7,0
)
)
uid 1126,0
)
*391 (LeafLogPort
port (LogicalPort
decl (Decl
n "ppr_ready"
t "std_logic"
o 3
suid 8,0
)
)
uid 1128,0
)
*392 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ppr_read_fifo"
t "std_logic"
o 9
suid 9,0
)
)
uid 1130,0
)
*393 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addr_ppr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "Write address"
o 19
suid 10,0
)
)
uid 1132,0
)
*394 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 41
suid 11,0
)
)
uid 1134,0
)
*395 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ppr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 29
suid 12,0
)
)
uid 1136,0
)
*396 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addr_gain"
t "t_addr"
o 12
suid 14,0
)
)
uid 1140,0
)
*397 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "div_final"
t "t_data"
o 23
suid 15,0
)
)
uid 1142,0
)
*398 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mult_p_ht_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 27
suid 16,0
)
)
uid 1144,0
)
*399 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "res_hpht_r"
t "t_data"
o 32
suid 17,0
)
)
uid 1146,0
)
*400 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 10
suid 18,0
)
)
uid 1148,0
)
*401 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ready_mult_p_ht"
t "std_logic"
o 31
suid 19,0
)
)
uid 1150,0
)
*402 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "start_read_fifo"
t "std_logic"
o 39
suid 20,0
)
)
uid 1152,0
)
*403 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "start_fifo_write"
t "std_logic"
eolc "Start of reading"
o 36
suid 21,0
)
)
uid 1154,0
)
*404 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "start_mult_p_ht"
t "std_logic"
o 38
suid 22,0
)
)
uid 1156,0
)
*405 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "start_mult_hpht_r"
t "std_logic"
o 37
suid 26,0
)
)
uid 1164,0
)
*406 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ready_mult_hpht_r"
t "std_logic"
o 30
suid 27,0
)
)
uid 1166,0
)
*407 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_en_ff"
t "std_logic"
o 43
suid 28,0
)
)
uid 1168,0
)
*408 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "done_read_fifo"
t "std_logic"
o 24
suid 29,0
)
)
uid 1170,0
)
*409 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "start_div"
t "std_logic"
o 35
suid 30,0
)
)
uid 1172,0
)
*410 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "p_pirori_d"
t "STD_LOGIC_VECTOR"
b "(15 DOWNTO 0)"
o 28
suid 31,0
)
)
uid 1174,0
)
*411 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_en_ff_d"
t "std_logic"
eolc "Data out"
o 44
suid 32,0
)
)
uid 1176,0
)
*412 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addr_d"
t "STD_LOGIC_VECTOR"
b "(3 DOWNTO 0)"
o 11
suid 33,0
)
)
uid 1178,0
)
*413 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_en_d"
t "std_logic"
o 42
suid 34,0
)
)
uid 1180,0
)
*414 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addr_ppr_d"
t "STD_LOGIC_VECTOR"
b "(3 DOWNTO 0)"
o 20
suid 35,0
)
)
uid 1182,0
)
*415 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_mult"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 36,0
)
)
uid 1827,0
)
*416 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addr_mult"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 16
suid 37,0
)
)
uid 1829,0
)
*417 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wea_mult"
t "std_logic"
o 40
suid 38,0
)
)
uid 1831,0
)
*418 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "h_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 26
suid 39,0
)
)
uid 1833,0
)
*419 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addr_ppr_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "Write address"
o 21
suid 43,0
)
)
uid 2083,0
)
*420 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addr_h_out"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 15
suid 49,0
)
)
uid 2085,0
)
*421 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sel_mux_h"
t "std_logic"
o 33
suid 52,0
)
)
uid 2089,0
)
*422 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sel_mux_mult"
t "std_logic"
o 34
suid 54,0
)
)
uid 2091,0
)
*423 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addr_mult_out"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 18
suid 56,0
)
)
uid 2093,0
)
*424 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addr_mult_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 17
suid 57,0
)
)
uid 2095,0
)
*425 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addr_h_mult2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 14
suid 58,0
)
)
uid 2326,0
)
*426 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addr_h_mult1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 13
suid 59,0
)
)
uid 2328,0
)
*427 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gain_write_fifo"
t "std_logic"
o 44
suid 60,0
)
)
uid 3479,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*428 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *429 (MRCItem
litem &372
pos 43
dimension 20
)
uid 69,0
optionalChildren [
*430 (MRCItem
litem &373
pos 0
dimension 20
uid 70,0
)
*431 (MRCItem
litem &374
pos 1
dimension 23
uid 71,0
)
*432 (MRCItem
litem &375
pos 2
hidden 1
dimension 20
uid 72,0
)
*433 (MRCItem
litem &385
pos 0
dimension 20
uid 1115,0
)
*434 (MRCItem
litem &386
pos 1
dimension 20
uid 1117,0
)
*435 (MRCItem
litem &387
pos 2
dimension 20
uid 1119,0
)
*436 (MRCItem
litem &388
pos 3
dimension 20
uid 1121,0
)
*437 (MRCItem
litem &389
pos 5
dimension 20
uid 1125,0
)
*438 (MRCItem
litem &390
pos 6
dimension 20
uid 1127,0
)
*439 (MRCItem
litem &391
pos 7
dimension 20
uid 1129,0
)
*440 (MRCItem
litem &392
pos 8
dimension 20
uid 1131,0
)
*441 (MRCItem
litem &393
pos 9
dimension 20
uid 1133,0
)
*442 (MRCItem
litem &394
pos 10
dimension 20
uid 1135,0
)
*443 (MRCItem
litem &395
pos 11
dimension 20
uid 1137,0
)
*444 (MRCItem
litem &396
pos 12
dimension 20
uid 1141,0
)
*445 (MRCItem
litem &397
pos 13
dimension 20
uid 1143,0
)
*446 (MRCItem
litem &398
pos 14
dimension 20
uid 1145,0
)
*447 (MRCItem
litem &399
pos 15
dimension 20
uid 1147,0
)
*448 (MRCItem
litem &400
pos 16
dimension 20
uid 1149,0
)
*449 (MRCItem
litem &401
pos 17
dimension 20
uid 1151,0
)
*450 (MRCItem
litem &402
pos 18
dimension 20
uid 1153,0
)
*451 (MRCItem
litem &403
pos 19
dimension 20
uid 1155,0
)
*452 (MRCItem
litem &404
pos 20
dimension 20
uid 1157,0
)
*453 (MRCItem
litem &405
pos 21
dimension 20
uid 1165,0
)
*454 (MRCItem
litem &406
pos 22
dimension 20
uid 1167,0
)
*455 (MRCItem
litem &407
pos 23
dimension 20
uid 1169,0
)
*456 (MRCItem
litem &408
pos 24
dimension 20
uid 1171,0
)
*457 (MRCItem
litem &409
pos 25
dimension 20
uid 1173,0
)
*458 (MRCItem
litem &410
pos 26
dimension 20
uid 1175,0
)
*459 (MRCItem
litem &411
pos 27
dimension 20
uid 1177,0
)
*460 (MRCItem
litem &412
pos 28
dimension 20
uid 1179,0
)
*461 (MRCItem
litem &413
pos 29
dimension 20
uid 1181,0
)
*462 (MRCItem
litem &414
pos 30
dimension 20
uid 1183,0
)
*463 (MRCItem
litem &415
pos 31
dimension 20
uid 1828,0
)
*464 (MRCItem
litem &416
pos 32
dimension 20
uid 1830,0
)
*465 (MRCItem
litem &417
pos 33
dimension 20
uid 1832,0
)
*466 (MRCItem
litem &418
pos 34
dimension 20
uid 1834,0
)
*467 (MRCItem
litem &419
pos 35
dimension 20
uid 2084,0
)
*468 (MRCItem
litem &420
pos 36
dimension 20
uid 2086,0
)
*469 (MRCItem
litem &421
pos 37
dimension 20
uid 2090,0
)
*470 (MRCItem
litem &422
pos 38
dimension 20
uid 2092,0
)
*471 (MRCItem
litem &423
pos 39
dimension 20
uid 2094,0
)
*472 (MRCItem
litem &424
pos 40
dimension 20
uid 2096,0
)
*473 (MRCItem
litem &425
pos 41
dimension 20
uid 2327,0
)
*474 (MRCItem
litem &426
pos 42
dimension 20
uid 2329,0
)
*475 (MRCItem
litem &427
pos 4
dimension 20
uid 3478,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*476 (MRCItem
litem &376
pos 0
dimension 20
uid 74,0
)
*477 (MRCItem
litem &378
pos 1
dimension 50
uid 75,0
)
*478 (MRCItem
litem &379
pos 2
dimension 100
uid 76,0
)
*479 (MRCItem
litem &380
pos 3
dimension 50
uid 77,0
)
*480 (MRCItem
litem &381
pos 4
dimension 100
uid 78,0
)
*481 (MRCItem
litem &382
pos 5
dimension 100
uid 79,0
)
*482 (MRCItem
litem &383
pos 6
dimension 50
uid 80,0
)
*483 (MRCItem
litem &384
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *484 (LEmptyRow
)
uid 83,0
optionalChildren [
*485 (RefLabelRowHdr
)
*486 (TitleRowHdr
)
*487 (FilterRowHdr
)
*488 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*489 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*490 (GroupColHdr
tm "GroupColHdrMgr"
)
*491 (NameColHdr
tm "GenericNameColHdrMgr"
)
*492 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*493 (InitColHdr
tm "GenericValueColHdrMgr"
)
*494 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*495 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*496 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *497 (MRCItem
litem &484
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*498 (MRCItem
litem &485
pos 0
dimension 20
uid 98,0
)
*499 (MRCItem
litem &486
pos 1
dimension 23
uid 99,0
)
*500 (MRCItem
litem &487
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*501 (MRCItem
litem &488
pos 0
dimension 20
uid 102,0
)
*502 (MRCItem
litem &490
pos 1
dimension 50
uid 103,0
)
*503 (MRCItem
litem &491
pos 2
dimension 100
uid 104,0
)
*504 (MRCItem
litem &492
pos 3
dimension 100
uid 105,0
)
*505 (MRCItem
litem &493
pos 4
dimension 50
uid 106,0
)
*506 (MRCItem
litem &494
pos 5
dimension 50
uid 107,0
)
*507 (MRCItem
litem &495
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
