#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002b95f706940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002b95f71b200 .scope module, "fifo_16x8_tb" "fifo_16x8_tb" 3 56;
 .timescale 0 0;
v000002b95f774be0_0 .var "clk", 0 0;
v000002b95f773f60_0 .var "din", 7 0;
v000002b95f773e20_0 .net "dout", 7 0, v000002b95f773bf0_0;  1 drivers
v000002b95f773ec0_0 .net "empty", 0 0, L_000002b95f7743c0;  1 drivers
v000002b95f774000_0 .net "full", 0 0, L_000002b95f7741e0;  1 drivers
v000002b95f774780_0 .var/i "i", 31 0;
v000002b95f7746e0_0 .var/i "j", 31 0;
v000002b95f7740a0_0 .var "rd_en", 0 0;
v000002b95f774640_0 .var "rst", 0 0;
v000002b95f7748c0_0 .var "wr_en", 0 0;
S_000002b95f71b390 .scope module, "dut" "fifo_16x8" 3 63, 3 1 0, S_000002b95f71b200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 8 "din";
    .port_info 5 /OUTPUT 8 "dout";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
v000002b95f706ad0_0 .net *"_ivl_0", 31 0, L_000002b95f774140;  1 drivers
L_000002b95f774ee8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b95f71b520_0 .net *"_ivl_11", 26 0, L_000002b95f774ee8;  1 drivers
L_000002b95f774f30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b95f71b5c0_0 .net/2u *"_ivl_12", 31 0, L_000002b95f774f30;  1 drivers
L_000002b95f774e58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b95f773830_0 .net *"_ivl_3", 26 0, L_000002b95f774e58;  1 drivers
L_000002b95f774ea0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000002b95f7738d0_0 .net/2u *"_ivl_4", 31 0, L_000002b95f774ea0;  1 drivers
v000002b95f773970_0 .net *"_ivl_8", 31 0, L_000002b95f774820;  1 drivers
v000002b95f773a10_0 .net "clk", 0 0, v000002b95f774be0_0;  1 drivers
v000002b95f773ab0_0 .var "count", 4 0;
v000002b95f773b50_0 .net "din", 7 0, v000002b95f773f60_0;  1 drivers
v000002b95f773bf0_0 .var "dout", 7 0;
v000002b95f773c90_0 .net "empty", 0 0, L_000002b95f7743c0;  alias, 1 drivers
v000002b95f774c80 .array "fifo_mem", 0 15, 7 0;
v000002b95f774a00_0 .net "full", 0 0, L_000002b95f7741e0;  alias, 1 drivers
v000002b95f774b40_0 .net "rd_en", 0 0, v000002b95f7740a0_0;  1 drivers
v000002b95f773d80_0 .var "rd_ptr", 3 0;
v000002b95f774aa0_0 .net "rst", 0 0, v000002b95f774640_0;  1 drivers
v000002b95f774280_0 .net "wr_en", 0 0, v000002b95f7748c0_0;  1 drivers
v000002b95f774320_0 .var "wr_ptr", 3 0;
E_000002b95f707a90/0 .event negedge, v000002b95f774aa0_0;
E_000002b95f707a90/1 .event posedge, v000002b95f773a10_0;
E_000002b95f707a90 .event/or E_000002b95f707a90/0, E_000002b95f707a90/1;
L_000002b95f774140 .concat [ 5 27 0 0], v000002b95f773ab0_0, L_000002b95f774e58;
L_000002b95f7741e0 .cmp/eq 32, L_000002b95f774140, L_000002b95f774ea0;
L_000002b95f774820 .concat [ 5 27 0 0], v000002b95f773ab0_0, L_000002b95f774ee8;
L_000002b95f7743c0 .cmp/eq 32, L_000002b95f774820, L_000002b95f774f30;
    .scope S_000002b95f71b390;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002b95f774320_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002b95f773d80_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002b95f773ab0_0, 0, 5;
    %end;
    .thread T_0, $init;
    .scope S_000002b95f71b390;
T_1 ;
    %wait E_000002b95f707a90;
    %load/vec4 v000002b95f774aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b95f774320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002b95f773bf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002b95f774280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000002b95f774a00_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000002b95f773b50_0;
    %load/vec4 v000002b95f774320_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b95f774c80, 0, 4;
    %load/vec4 v000002b95f774320_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002b95f774320_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002b95f71b390;
T_2 ;
    %wait E_000002b95f707a90;
    %load/vec4 v000002b95f774aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b95f773d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002b95f773bf0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002b95f774b40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002b95f773c90_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002b95f773d80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002b95f774c80, 4;
    %assign/vec4 v000002b95f773bf0_0, 0;
    %load/vec4 v000002b95f773d80_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002b95f773d80_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002b95f71b390;
T_3 ;
    %wait E_000002b95f707a90;
    %load/vec4 v000002b95f774aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002b95f773ab0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002b95f774280_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_3.6, 11;
    %load/vec4 v000002b95f774a00_0;
    %nor/r;
    %and;
T_3.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.5, 10;
    %load/vec4 v000002b95f774b40_0;
    %and;
T_3.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000002b95f773c90_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002b95f773ab0_0;
    %assign/vec4 v000002b95f773ab0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002b95f774280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v000002b95f774a00_0;
    %nor/r;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v000002b95f773ab0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002b95f773ab0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v000002b95f774b40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v000002b95f773c90_0;
    %nor/r;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v000002b95f773ab0_0;
    %subi 1, 0, 5;
    %assign/vec4 v000002b95f773ab0_0, 0;
T_3.10 ;
T_3.8 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002b95f71b200;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b95f774be0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000002b95f71b200;
T_5 ;
    %delay 5, 0;
    %load/vec4 v000002b95f774be0_0;
    %inv;
    %store/vec4 v000002b95f774be0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000002b95f71b200;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b95f774640_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b95f774640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b95f7748c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b95f7740a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002b95f773f60_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b95f7748c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b95f774780_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002b95f774780_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_6.1, 5;
    %vpi_func 3 75 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %pad/u 8;
    %store/vec4 v000002b95f773f60_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v000002b95f774780_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b95f774780_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b95f7740a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b95f7746e0_0, 0, 32;
T_6.2 ;
    %load/vec4 v000002b95f7746e0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_6.3, 5;
    %vpi_call/w 3 80 "$display", "D[%0d]: %0h", v000002b95f7746e0_0, v000002b95f773e20_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v000002b95f7746e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b95f7746e0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call/w 3 83 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "Verilog\behavioral\fifo.v";
