{"Source Block": ["hdl/library/axi_fan_control/axi_fan_control.v@200:210@HdlStmAssign", "wire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n\nassign up_clk = s_axi_aclk;\nassign pwm = ~pulse_gen_out & up_resetn; //reverse polarity because the board is also reversing it\nassign pwm_change_done_int = counter_overflow & !pwm_change_done;\n\n//IRQ handling\nassign up_irq_pending = ~up_irq_mask & up_irq_source;\n"], "Clone Blocks": [["hdl/library/axi_fan_control/axi_fan_control.v@197:207", "wire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n\nassign up_clk = s_axi_aclk;\nassign pwm = ~pulse_gen_out & up_resetn; //reverse polarity because the board is also reversing it\nassign pwm_change_done_int = counter_overflow & !pwm_change_done;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@201:211", "wire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n\nassign up_clk = s_axi_aclk;\nassign pwm = ~pulse_gen_out & up_resetn; //reverse polarity because the board is also reversing it\nassign pwm_change_done_int = counter_overflow & !pwm_change_done;\n\n//IRQ handling\nassign up_irq_pending = ~up_irq_mask & up_irq_source;\nassign up_irq_trigger  = {tacho_meas_int, temp_increase_alarm, tacho_alarm, pwm_change_done_int};\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@198:208", "wire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n\nassign up_clk = s_axi_aclk;\nassign pwm = ~pulse_gen_out & up_resetn; //reverse polarity because the board is also reversing it\nassign pwm_change_done_int = counter_overflow & !pwm_change_done;\n\n"]], "Diff Content": {"Delete": [[205, "assign up_clk = s_axi_aclk;\n"]], "Add": []}}