<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\impl\gwsynthesis\wave_table_sound.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV4LQ100C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Oct 27 21:58:12 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>29074</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6971</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>44.000</td>
<td>22.727
<td>0.000</td>
<td>22.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>29.813(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>10.458</td>
<td>u_wts_core/u_wts_register/reg_sr_d0[9]_ins341501/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/ff_level[5]_ins340766/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.942</td>
</tr>
<tr>
<td>2</td>
<td>11.450</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins340074/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>31.950</td>
</tr>
<tr>
<td>3</td>
<td>11.934</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins340073/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>31.466</td>
</tr>
<tr>
<td>4</td>
<td>12.469</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins340071/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>30.931</td>
</tr>
<tr>
<td>5</td>
<td>12.722</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins340072/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>30.678</td>
</tr>
<tr>
<td>6</td>
<td>13.017</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins340062/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>30.383</td>
</tr>
<tr>
<td>7</td>
<td>13.636</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins340075/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>29.764</td>
</tr>
<tr>
<td>8</td>
<td>14.413</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins340076/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>28.987</td>
</tr>
<tr>
<td>9</td>
<td>14.650</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins340077/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>28.750</td>
</tr>
<tr>
<td>10</td>
<td>14.686</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins340078/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>28.714</td>
</tr>
<tr>
<td>11</td>
<td>14.779</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins340059/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>28.621</td>
</tr>
<tr>
<td>12</td>
<td>14.836</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340060/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>28.564</td>
</tr>
<tr>
<td>13</td>
<td>14.859</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins341041/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>28.541</td>
</tr>
<tr>
<td>14</td>
<td>15.069</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins341040/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>28.331</td>
</tr>
<tr>
<td>15</td>
<td>15.100</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins340079/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>28.300</td>
</tr>
<tr>
<td>16</td>
<td>15.103</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins340061/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>28.297</td>
</tr>
<tr>
<td>17</td>
<td>15.146</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins341008/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>28.254</td>
</tr>
<tr>
<td>18</td>
<td>15.188</td>
<td>u_wts_core/u_wts_register/ff_reg_wave_length_b1[1]_ins341937/Q</td>
<td>u_wts_core/u_wts_timer/ff_nint1_ins342994/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>28.569</td>
</tr>
<tr>
<td>19</td>
<td>15.188</td>
<td>u_wts_core/u_wts_register/ff_reg_wave_length_b1[1]_ins341937/Q</td>
<td>u_wts_core/u_wts_timer/ff_nint1_rd_ins341056/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>28.569</td>
</tr>
<tr>
<td>20</td>
<td>15.458</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_level[5]_ins340416/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_state[2]_ins340438/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>28.299</td>
</tr>
<tr>
<td>21</td>
<td>15.602</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins341007/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>27.798</td>
</tr>
<tr>
<td>22</td>
<td>15.658</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[2]_ins340080/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>27.742</td>
</tr>
<tr>
<td>23</td>
<td>15.725</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[1]_ins340081/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>27.675</td>
</tr>
<tr>
<td>24</td>
<td>16.012</td>
<td>u_wts_core/u_wts_register/reg_sr_d0[9]_ins341501/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/ff_level[8]_ins340791/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>27.388</td>
</tr>
<tr>
<td>25</td>
<td>16.267</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[5]_ins341042/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>27.133</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[1]_ins340900/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[2]_ins340899/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>2</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[9]_ins340892/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[10]_ins340891/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>3</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[11]_ins340890/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[12]_ins340889/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>4</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[12]_ins340889/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[13]_ins340888/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>5</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[13]_ins340888/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[14]_ins340887/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>6</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[2]_ins340829/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[3]_ins340828/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>7</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[7]_ins340824/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins340823/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>8</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[0]_ins340761/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[1]_ins340760/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>9</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[1]_ins340760/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[2]_ins340759/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>10</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[6]_ins340755/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins340754/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>11</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins340754/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[8]_ins340753/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>12</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins340675/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins340693/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>13</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[0]_ins340691/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[1]_ins340690/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>14</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[2]_ins340689/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[3]_ins340688/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>15</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[10]_ins340681/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[11]_ins340680/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>16</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[0]_ins340621/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[1]_ins340620/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>17</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[3]_ins340618/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[4]_ins340617/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>18</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[8]_ins340613/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[9]_ins340612/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>19</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[10]_ins340611/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins340610/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>20</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins340610/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[12]_ins340609/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>21</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[13]_ins340608/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[14]_ins340607/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>22</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[1]_ins340550/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[2]_ins340549/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>23</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[6]_ins340545/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[7]_ins340544/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>24</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[7]_ins340544/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[8]_ins340543/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>25</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[8]_ins340543/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[9]_ins340542/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr1_ins340029</td>
</tr>
<tr>
<td>2</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr2_ins340031</td>
</tr>
<tr>
<td>3</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins340036</td>
</tr>
<tr>
<td>4</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins340044</td>
</tr>
<tr>
<td>5</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340060</td>
</tr>
<tr>
<td>6</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[2]_ins340093</td>
</tr>
<tr>
<td>7</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[14]_ins340117</td>
</tr>
<tr>
<td>8</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b0/u_tone_generator/ff_wave_address[4]_ins340245</td>
</tr>
<tr>
<td>9</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_adsr_envelope_generator/ff_counter[6]_ins340501</td>
</tr>
<tr>
<td>10</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_register/reg_volume_a0[3]_ins341162</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/reg_sr_d0[9]_ins341501</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/ff_level[5]_ins340766</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[2][B]</td>
<td>u_wts_core/u_wts_register/reg_sr_d0[9]_ins341501/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C27[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/reg_sr_d0[9]_ins341501/Q</td>
</tr>
<tr>
<td>15.802</td>
<td>12.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n168_ins351463/I1</td>
</tr>
<tr>
<td>16.428</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n168_ins351463/F</td>
</tr>
<tr>
<td>16.434</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n168_ins350479/I2</td>
</tr>
<tr>
<td>17.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n168_ins350479/F</td>
</tr>
<tr>
<td>19.326</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n30_ins350462/I1</td>
</tr>
<tr>
<td>20.425</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n30_ins350462/F</td>
</tr>
<tr>
<td>21.246</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n30_ins349141/I0</td>
</tr>
<tr>
<td>21.872</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n30_ins349141/F</td>
</tr>
<tr>
<td>23.660</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[0]_1_ins345448/I1</td>
</tr>
<tr>
<td>24.705</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[0]_1_ins345448/COUT</td>
</tr>
<tr>
<td>24.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[1]_1_ins345449/CIN</td>
</tr>
<tr>
<td>24.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[1]_1_ins345449/COUT</td>
</tr>
<tr>
<td>24.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C23[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[2]_1_ins345450/CIN</td>
</tr>
<tr>
<td>24.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C23[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[2]_1_ins345450/COUT</td>
</tr>
<tr>
<td>24.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C23[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[3]_1_ins345451/CIN</td>
</tr>
<tr>
<td>24.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C23[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[3]_1_ins345451/COUT</td>
</tr>
<tr>
<td>24.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[4]_1_ins345452/CIN</td>
</tr>
<tr>
<td>24.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[4]_1_ins345452/COUT</td>
</tr>
<tr>
<td>24.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[5]_1_ins345453/CIN</td>
</tr>
<tr>
<td>25.496</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[5]_1_ins345453/SUM</td>
</tr>
<tr>
<td>34.736</td>
<td>9.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n108_ins349687/I0</td>
</tr>
<tr>
<td>35.835</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C12[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n108_ins349687/F</td>
</tr>
<tr>
<td>35.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/ff_level[5]_ins340766/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/ff_level[5]_ins340766/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/ff_level[5]_ins340766</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/ff_level[5]_ins340766</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.385, 19.383%; route: 26.099, 79.226%; tC2Q: 0.458, 1.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins340074</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.983</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/F</td>
</tr>
<tr>
<td>14.377</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351794/I0</td>
</tr>
<tr>
<td>15.199</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C28[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351794/F</td>
</tr>
<tr>
<td>18.590</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[4]_ins352900/I2</td>
</tr>
<tr>
<td>19.622</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[4]_ins352900/F</td>
</tr>
<tr>
<td>26.259</td>
<td>6.637</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345803/I1</td>
</tr>
<tr>
<td>26.809</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345803/COUT</td>
</tr>
<tr>
<td>26.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345804/CIN</td>
</tr>
<tr>
<td>27.372</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345804/SUM</td>
</tr>
<tr>
<td>29.166</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n750_ins345813/I1</td>
</tr>
<tr>
<td>29.716</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n750_ins345813/COUT</td>
</tr>
<tr>
<td>29.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n749_ins345814/CIN</td>
</tr>
<tr>
<td>29.773</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n749_ins345814/COUT</td>
</tr>
<tr>
<td>29.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n748_ins345815/CIN</td>
</tr>
<tr>
<td>29.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n748_ins345815/COUT</td>
</tr>
<tr>
<td>29.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n747_ins345816/CIN</td>
</tr>
<tr>
<td>30.393</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n747_ins345816/SUM</td>
</tr>
<tr>
<td>33.810</td>
<td>3.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n771_ins348789/I0</td>
</tr>
<tr>
<td>34.842</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n771_ins348789/F</td>
</tr>
<tr>
<td>34.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins340074/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins340074/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins340074</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins340074</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.884, 21.546%; route: 24.607, 77.019%; tC2Q: 0.458, 1.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins340073</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.983</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/F</td>
</tr>
<tr>
<td>14.377</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351794/I0</td>
</tr>
<tr>
<td>15.199</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C28[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351794/F</td>
</tr>
<tr>
<td>18.590</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[4]_ins352900/I2</td>
</tr>
<tr>
<td>19.622</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[4]_ins352900/F</td>
</tr>
<tr>
<td>26.259</td>
<td>6.637</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345803/I1</td>
</tr>
<tr>
<td>26.809</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345803/COUT</td>
</tr>
<tr>
<td>26.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345804/CIN</td>
</tr>
<tr>
<td>27.372</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345804/SUM</td>
</tr>
<tr>
<td>29.166</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n750_ins345813/I1</td>
</tr>
<tr>
<td>29.716</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n750_ins345813/COUT</td>
</tr>
<tr>
<td>29.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n749_ins345814/CIN</td>
</tr>
<tr>
<td>29.773</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n749_ins345814/COUT</td>
</tr>
<tr>
<td>29.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n748_ins345815/CIN</td>
</tr>
<tr>
<td>29.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n748_ins345815/COUT</td>
</tr>
<tr>
<td>29.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n747_ins345816/CIN</td>
</tr>
<tr>
<td>29.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n747_ins345816/COUT</td>
</tr>
<tr>
<td>29.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n746_ins345817/CIN</td>
</tr>
<tr>
<td>30.450</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n746_ins345817/SUM</td>
</tr>
<tr>
<td>33.537</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n770_ins348788/I0</td>
</tr>
<tr>
<td>34.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n770_ins348788/F</td>
</tr>
<tr>
<td>34.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins340073/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins340073/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins340073</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins340073</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.731, 21.391%; route: 24.277, 77.152%; tC2Q: 0.458, 1.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins340071</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.983</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/F</td>
</tr>
<tr>
<td>14.377</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351794/I0</td>
</tr>
<tr>
<td>15.199</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C28[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351794/F</td>
</tr>
<tr>
<td>18.590</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[4]_ins352900/I2</td>
</tr>
<tr>
<td>19.622</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[4]_ins352900/F</td>
</tr>
<tr>
<td>26.259</td>
<td>6.637</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345803/I1</td>
</tr>
<tr>
<td>26.809</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345803/COUT</td>
</tr>
<tr>
<td>26.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345804/CIN</td>
</tr>
<tr>
<td>27.372</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345804/SUM</td>
</tr>
<tr>
<td>29.166</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n750_ins345813/I1</td>
</tr>
<tr>
<td>29.716</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n750_ins345813/COUT</td>
</tr>
<tr>
<td>29.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n749_ins345814/CIN</td>
</tr>
<tr>
<td>29.773</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n749_ins345814/COUT</td>
</tr>
<tr>
<td>29.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n748_ins345815/CIN</td>
</tr>
<tr>
<td>29.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n748_ins345815/COUT</td>
</tr>
<tr>
<td>29.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n747_ins345816/CIN</td>
</tr>
<tr>
<td>29.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n747_ins345816/COUT</td>
</tr>
<tr>
<td>29.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n746_ins345817/CIN</td>
</tr>
<tr>
<td>29.944</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n746_ins345817/COUT</td>
</tr>
<tr>
<td>29.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n745_ins345818/CIN</td>
</tr>
<tr>
<td>30.001</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n745_ins345818/COUT</td>
</tr>
<tr>
<td>30.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n744_ins345819/CIN</td>
</tr>
<tr>
<td>30.564</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n744_ins345819/SUM</td>
</tr>
<tr>
<td>33.002</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n768_ins348786/I0</td>
</tr>
<tr>
<td>33.824</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n768_ins348786/F</td>
</tr>
<tr>
<td>33.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins340071/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins340071/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins340071</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins340071</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.845, 22.130%; route: 23.627, 76.388%; tC2Q: 0.458, 1.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins340072</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.983</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/F</td>
</tr>
<tr>
<td>14.377</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351794/I0</td>
</tr>
<tr>
<td>15.199</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C28[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351794/F</td>
</tr>
<tr>
<td>18.590</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[4]_ins352900/I2</td>
</tr>
<tr>
<td>19.622</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[4]_ins352900/F</td>
</tr>
<tr>
<td>26.259</td>
<td>6.637</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345803/I1</td>
</tr>
<tr>
<td>26.809</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345803/COUT</td>
</tr>
<tr>
<td>26.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345804/CIN</td>
</tr>
<tr>
<td>27.372</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345804/SUM</td>
</tr>
<tr>
<td>29.166</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n750_ins345813/I1</td>
</tr>
<tr>
<td>29.716</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n750_ins345813/COUT</td>
</tr>
<tr>
<td>29.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n749_ins345814/CIN</td>
</tr>
<tr>
<td>29.773</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n749_ins345814/COUT</td>
</tr>
<tr>
<td>29.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n748_ins345815/CIN</td>
</tr>
<tr>
<td>29.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n748_ins345815/COUT</td>
</tr>
<tr>
<td>29.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n747_ins345816/CIN</td>
</tr>
<tr>
<td>29.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n747_ins345816/COUT</td>
</tr>
<tr>
<td>29.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n746_ins345817/CIN</td>
</tr>
<tr>
<td>29.944</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n746_ins345817/COUT</td>
</tr>
<tr>
<td>29.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n745_ins345818/CIN</td>
</tr>
<tr>
<td>30.507</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n745_ins345818/SUM</td>
</tr>
<tr>
<td>32.945</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n769_ins348787/I0</td>
</tr>
<tr>
<td>33.571</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n769_ins348787/F</td>
</tr>
<tr>
<td>33.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins340072/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins340072/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins340072</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins340072</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.592, 21.488%; route: 23.627, 77.018%; tC2Q: 0.458, 1.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins340062</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.983</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351706/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351706/F</td>
</tr>
<tr>
<td>13.108</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel1[0]_ins351795/I3</td>
</tr>
<tr>
<td>14.140</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel1[0]_ins351795/F</td>
</tr>
<tr>
<td>21.457</td>
<td>7.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel1[3]_ins352909/I0</td>
</tr>
<tr>
<td>22.083</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel1[3]_ins352909/F</td>
</tr>
<tr>
<td>23.372</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345781/I1</td>
</tr>
<tr>
<td>23.922</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345781/COUT</td>
</tr>
<tr>
<td>23.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345782/CIN</td>
</tr>
<tr>
<td>23.979</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345782/COUT</td>
</tr>
<tr>
<td>23.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345783/CIN</td>
</tr>
<tr>
<td>24.542</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345783/SUM</td>
</tr>
<tr>
<td>26.646</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n737_ins345792/I1</td>
</tr>
<tr>
<td>27.196</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n737_ins345792/COUT</td>
</tr>
<tr>
<td>27.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n736_ins345793/CIN</td>
</tr>
<tr>
<td>27.253</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n736_ins345793/COUT</td>
</tr>
<tr>
<td>27.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n735_ins345794/CIN</td>
</tr>
<tr>
<td>27.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n735_ins345794/COUT</td>
</tr>
<tr>
<td>27.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n734_ins345795/CIN</td>
</tr>
<tr>
<td>27.873</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n734_ins345795/SUM</td>
</tr>
<tr>
<td>32.243</td>
<td>4.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n759_ins348777/I0</td>
</tr>
<tr>
<td>33.275</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n759_ins348777/F</td>
</tr>
<tr>
<td>33.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins340062/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins340062/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins340062</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins340062</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.745, 22.200%; route: 23.179, 76.291%; tC2Q: 0.458, 1.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins340075</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.983</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/F</td>
</tr>
<tr>
<td>14.377</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351794/I0</td>
</tr>
<tr>
<td>15.199</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C28[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351794/F</td>
</tr>
<tr>
<td>18.590</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[4]_ins352900/I2</td>
</tr>
<tr>
<td>19.622</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[4]_ins352900/F</td>
</tr>
<tr>
<td>26.259</td>
<td>6.637</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345803/I1</td>
</tr>
<tr>
<td>26.809</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345803/COUT</td>
</tr>
<tr>
<td>26.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345804/CIN</td>
</tr>
<tr>
<td>27.372</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345804/SUM</td>
</tr>
<tr>
<td>29.166</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n750_ins345813/I1</td>
</tr>
<tr>
<td>29.716</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n750_ins345813/COUT</td>
</tr>
<tr>
<td>29.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n749_ins345814/CIN</td>
</tr>
<tr>
<td>29.773</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n749_ins345814/COUT</td>
</tr>
<tr>
<td>29.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n748_ins345815/CIN</td>
</tr>
<tr>
<td>30.336</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n748_ins345815/SUM</td>
</tr>
<tr>
<td>31.625</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n772_ins348790/I0</td>
</tr>
<tr>
<td>32.657</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n772_ins348790/F</td>
</tr>
<tr>
<td>32.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins340075/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins340075/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins340075</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins340075</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.827, 22.937%; route: 22.479, 75.523%; tC2Q: 0.458, 1.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins340076</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.983</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/F</td>
</tr>
<tr>
<td>14.377</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351794/I0</td>
</tr>
<tr>
<td>15.199</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C28[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351794/F</td>
</tr>
<tr>
<td>18.590</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[4]_ins352900/I2</td>
</tr>
<tr>
<td>19.622</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[4]_ins352900/F</td>
</tr>
<tr>
<td>26.259</td>
<td>6.637</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345803/I1</td>
</tr>
<tr>
<td>26.809</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345803/COUT</td>
</tr>
<tr>
<td>26.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345804/CIN</td>
</tr>
<tr>
<td>27.372</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345804/SUM</td>
</tr>
<tr>
<td>29.166</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n750_ins345813/I1</td>
</tr>
<tr>
<td>29.716</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n750_ins345813/COUT</td>
</tr>
<tr>
<td>29.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n749_ins345814/CIN</td>
</tr>
<tr>
<td>30.279</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n749_ins345814/SUM</td>
</tr>
<tr>
<td>31.254</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n773_ins348791/I0</td>
</tr>
<tr>
<td>31.880</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n773_ins348791/F</td>
</tr>
<tr>
<td>31.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins340076/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins340076/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins340076</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins340076</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.364, 21.955%; route: 22.165, 76.464%; tC2Q: 0.458, 1.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins340077</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.983</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/F</td>
</tr>
<tr>
<td>14.377</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351794/I0</td>
</tr>
<tr>
<td>15.199</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C28[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351794/F</td>
</tr>
<tr>
<td>18.590</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[4]_ins352900/I2</td>
</tr>
<tr>
<td>19.622</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[4]_ins352900/F</td>
</tr>
<tr>
<td>26.259</td>
<td>6.637</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345803/I1</td>
</tr>
<tr>
<td>26.809</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345803/COUT</td>
</tr>
<tr>
<td>26.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345804/CIN</td>
</tr>
<tr>
<td>27.372</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345804/SUM</td>
</tr>
<tr>
<td>29.166</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n750_ins345813/I1</td>
</tr>
<tr>
<td>29.728</td>
<td>0.562</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n750_ins345813/SUM</td>
</tr>
<tr>
<td>31.017</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n774_ins348792/I0</td>
</tr>
<tr>
<td>31.643</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n774_ins348792/F</td>
</tr>
<tr>
<td>31.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins340077/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins340077/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins340077</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins340077</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.813, 20.218%; route: 22.479, 78.188%; tC2Q: 0.458, 1.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins340078</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.983</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/F</td>
</tr>
<tr>
<td>14.377</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351794/I0</td>
</tr>
<tr>
<td>15.199</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C28[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351794/F</td>
</tr>
<tr>
<td>18.590</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[4]_ins352900/I2</td>
</tr>
<tr>
<td>19.622</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[4]_ins352900/F</td>
</tr>
<tr>
<td>26.259</td>
<td>6.637</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345803/I1</td>
</tr>
<tr>
<td>26.821</td>
<td>0.562</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345803/SUM</td>
</tr>
<tr>
<td>28.450</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n751_ins345812/I1</td>
</tr>
<tr>
<td>29.012</td>
<td>0.562</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n751_ins345812/SUM</td>
</tr>
<tr>
<td>30.785</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n775_ins348793/I0</td>
</tr>
<tr>
<td>31.607</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n775_ins348793/F</td>
</tr>
<tr>
<td>31.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins340078/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins340078/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins340078</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins340078</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.457, 19.005%; route: 22.799, 79.399%; tC2Q: 0.458, 1.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins340059</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.983</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351706/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351706/F</td>
</tr>
<tr>
<td>13.108</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel1[0]_ins351795/I3</td>
</tr>
<tr>
<td>14.140</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel1[0]_ins351795/F</td>
</tr>
<tr>
<td>21.457</td>
<td>7.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel1[3]_ins352909/I0</td>
</tr>
<tr>
<td>22.083</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel1[3]_ins352909/F</td>
</tr>
<tr>
<td>23.372</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345781/I1</td>
</tr>
<tr>
<td>23.922</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345781/COUT</td>
</tr>
<tr>
<td>23.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345782/CIN</td>
</tr>
<tr>
<td>23.979</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345782/COUT</td>
</tr>
<tr>
<td>23.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345783/CIN</td>
</tr>
<tr>
<td>24.542</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345783/SUM</td>
</tr>
<tr>
<td>26.646</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n737_ins345792/I1</td>
</tr>
<tr>
<td>27.196</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n737_ins345792/COUT</td>
</tr>
<tr>
<td>27.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n736_ins345793/CIN</td>
</tr>
<tr>
<td>27.253</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n736_ins345793/COUT</td>
</tr>
<tr>
<td>27.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n735_ins345794/CIN</td>
</tr>
<tr>
<td>27.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n735_ins345794/COUT</td>
</tr>
<tr>
<td>27.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n734_ins345795/CIN</td>
</tr>
<tr>
<td>27.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n734_ins345795/COUT</td>
</tr>
<tr>
<td>27.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n733_ins345796/CIN</td>
</tr>
<tr>
<td>27.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n733_ins345796/COUT</td>
</tr>
<tr>
<td>27.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n732_ins345797/CIN</td>
</tr>
<tr>
<td>27.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n732_ins345797/COUT</td>
</tr>
<tr>
<td>27.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n731_ins345798/CIN</td>
</tr>
<tr>
<td>28.044</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n731_ins345798/SUM</td>
</tr>
<tr>
<td>30.482</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n756_ins348774/I0</td>
</tr>
<tr>
<td>31.514</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n756_ins348774/F</td>
</tr>
<tr>
<td>31.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins340059/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins340059/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins340059</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins340059</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.916, 24.164%; route: 21.247, 74.235%; tC2Q: 0.458, 1.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340060</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.983</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351706/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351706/F</td>
</tr>
<tr>
<td>13.108</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel1[0]_ins351795/I3</td>
</tr>
<tr>
<td>14.140</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel1[0]_ins351795/F</td>
</tr>
<tr>
<td>21.457</td>
<td>7.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel1[3]_ins352909/I0</td>
</tr>
<tr>
<td>22.083</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel1[3]_ins352909/F</td>
</tr>
<tr>
<td>23.372</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345781/I1</td>
</tr>
<tr>
<td>23.922</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345781/COUT</td>
</tr>
<tr>
<td>23.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345782/CIN</td>
</tr>
<tr>
<td>23.979</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345782/COUT</td>
</tr>
<tr>
<td>23.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345783/CIN</td>
</tr>
<tr>
<td>24.542</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345783/SUM</td>
</tr>
<tr>
<td>26.646</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n737_ins345792/I1</td>
</tr>
<tr>
<td>27.196</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n737_ins345792/COUT</td>
</tr>
<tr>
<td>27.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n736_ins345793/CIN</td>
</tr>
<tr>
<td>27.253</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n736_ins345793/COUT</td>
</tr>
<tr>
<td>27.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n735_ins345794/CIN</td>
</tr>
<tr>
<td>27.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n735_ins345794/COUT</td>
</tr>
<tr>
<td>27.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n734_ins345795/CIN</td>
</tr>
<tr>
<td>27.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n734_ins345795/COUT</td>
</tr>
<tr>
<td>27.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n733_ins345796/CIN</td>
</tr>
<tr>
<td>27.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n733_ins345796/COUT</td>
</tr>
<tr>
<td>27.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n732_ins345797/CIN</td>
</tr>
<tr>
<td>27.987</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n732_ins345797/SUM</td>
</tr>
<tr>
<td>30.425</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n757_ins348775/I0</td>
</tr>
<tr>
<td>31.457</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n757_ins348775/F</td>
</tr>
<tr>
<td>31.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340060/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340060/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340060</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340060</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.859, 24.013%; route: 21.247, 74.383%; tC2Q: 0.458, 1.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins341041</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.990</td>
<td>2.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins353014/I1</td>
</tr>
<tr>
<td>11.812</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C27[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins353014/F</td>
</tr>
<tr>
<td>13.778</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[1]_ins350797/I3</td>
</tr>
<tr>
<td>14.877</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[1]_ins350797/F</td>
</tr>
<tr>
<td>16.182</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[1]_ins349546/I2</td>
</tr>
<tr>
<td>17.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[1]_ins349546/F</td>
</tr>
<tr>
<td>21.501</td>
<td>4.220</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins345489/A_1</td>
</tr>
<tr>
<td>22.045</td>
<td>0.543</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins345489/DOUT2</td>
</tr>
<tr>
<td>22.463</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins351621/I2</td>
</tr>
<tr>
<td>23.562</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C2[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins351621/F</td>
</tr>
<tr>
<td>24.372</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins350655/I0</td>
</tr>
<tr>
<td>25.194</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins350655/F</td>
</tr>
<tr>
<td>25.205</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins350654/I3</td>
</tr>
<tr>
<td>25.831</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins350654/F</td>
</tr>
<tr>
<td>28.918</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins350653/I3</td>
</tr>
<tr>
<td>29.979</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C26[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins350653/F</td>
</tr>
<tr>
<td>30.402</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[6]_ins349249/I1</td>
</tr>
<tr>
<td>31.434</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[6]_ins349249/F</td>
</tr>
<tr>
<td>31.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins341041/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins341041/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins341041</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins341041</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.235, 32.358%; route: 18.847, 66.036%; tC2Q: 0.458, 1.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins341040</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.990</td>
<td>2.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins353014/I1</td>
</tr>
<tr>
<td>11.812</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C27[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins353014/F</td>
</tr>
<tr>
<td>13.778</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[1]_ins350797/I3</td>
</tr>
<tr>
<td>14.877</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[1]_ins350797/F</td>
</tr>
<tr>
<td>16.182</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[1]_ins349546/I2</td>
</tr>
<tr>
<td>17.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[1]_ins349546/F</td>
</tr>
<tr>
<td>21.501</td>
<td>4.220</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins345489/A_1</td>
</tr>
<tr>
<td>22.045</td>
<td>0.543</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins345489/DOUT2</td>
</tr>
<tr>
<td>22.463</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins351621/I2</td>
</tr>
<tr>
<td>23.562</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C2[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins351621/F</td>
</tr>
<tr>
<td>24.372</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins350655/I0</td>
</tr>
<tr>
<td>25.194</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins350655/F</td>
</tr>
<tr>
<td>25.205</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins350654/I3</td>
</tr>
<tr>
<td>25.831</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins350654/F</td>
</tr>
<tr>
<td>28.918</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins350653/I3</td>
</tr>
<tr>
<td>29.979</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C26[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins350653/F</td>
</tr>
<tr>
<td>30.402</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins349248/I0</td>
</tr>
<tr>
<td>31.224</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins349248/F</td>
</tr>
<tr>
<td>31.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins341040/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins341040/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins341040</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C26[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins341040</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.025, 31.857%; route: 18.847, 66.525%; tC2Q: 0.458, 1.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins340079</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.983</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351706/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351706/F</td>
</tr>
<tr>
<td>15.017</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351792/I3</td>
</tr>
<tr>
<td>15.643</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351792/F</td>
</tr>
<tr>
<td>20.355</td>
<td>4.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins352904/I0</td>
</tr>
<tr>
<td>21.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins352904/F</td>
</tr>
<tr>
<td>24.943</td>
<td>3.556</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[0]_ins345799/I1</td>
</tr>
<tr>
<td>25.493</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[0]_ins345799/COUT</td>
</tr>
<tr>
<td>25.493</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[1]_ins345800/CIN</td>
</tr>
<tr>
<td>26.056</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[1]_ins345800/SUM</td>
</tr>
<tr>
<td>27.685</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n754_ins345809/I1</td>
</tr>
<tr>
<td>28.235</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n754_ins345809/COUT</td>
</tr>
<tr>
<td>28.235</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n753_ins345810/CIN</td>
</tr>
<tr>
<td>28.292</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n753_ins345810/COUT</td>
</tr>
<tr>
<td>28.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n752_ins345811/CIN</td>
</tr>
<tr>
<td>28.855</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n752_ins345811/SUM</td>
</tr>
<tr>
<td>30.161</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n776_ins348794/I0</td>
</tr>
<tr>
<td>31.193</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C3[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n776_ins348794/F</td>
</tr>
<tr>
<td>31.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C3[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins340079/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins340079/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins340079</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins340079</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.631, 23.431%; route: 21.211, 74.949%; tC2Q: 0.458, 1.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins340061</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.983</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351706/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351706/F</td>
</tr>
<tr>
<td>13.108</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel1[0]_ins351795/I3</td>
</tr>
<tr>
<td>14.140</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel1[0]_ins351795/F</td>
</tr>
<tr>
<td>21.457</td>
<td>7.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel1[3]_ins352909/I0</td>
</tr>
<tr>
<td>22.083</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel1[3]_ins352909/F</td>
</tr>
<tr>
<td>23.372</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345781/I1</td>
</tr>
<tr>
<td>23.922</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345781/COUT</td>
</tr>
<tr>
<td>23.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345782/CIN</td>
</tr>
<tr>
<td>23.979</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345782/COUT</td>
</tr>
<tr>
<td>23.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345783/CIN</td>
</tr>
<tr>
<td>24.542</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345783/SUM</td>
</tr>
<tr>
<td>26.646</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n737_ins345792/I1</td>
</tr>
<tr>
<td>27.196</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n737_ins345792/COUT</td>
</tr>
<tr>
<td>27.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n736_ins345793/CIN</td>
</tr>
<tr>
<td>27.253</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n736_ins345793/COUT</td>
</tr>
<tr>
<td>27.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n735_ins345794/CIN</td>
</tr>
<tr>
<td>27.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n735_ins345794/COUT</td>
</tr>
<tr>
<td>27.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n734_ins345795/CIN</td>
</tr>
<tr>
<td>27.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n734_ins345795/COUT</td>
</tr>
<tr>
<td>27.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n733_ins345796/CIN</td>
</tr>
<tr>
<td>27.930</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n733_ins345796/SUM</td>
</tr>
<tr>
<td>30.368</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n758_ins348776/I0</td>
</tr>
<tr>
<td>31.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n758_ins348776/F</td>
</tr>
<tr>
<td>31.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins340061/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins340061/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins340061</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins340061</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.592, 23.296%; route: 21.247, 75.084%; tC2Q: 0.458, 1.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins341008</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.983</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/F</td>
</tr>
<tr>
<td>17.450</td>
<td>5.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins350777/I0</td>
</tr>
<tr>
<td>18.076</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins350777/F</td>
</tr>
<tr>
<td>18.880</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins349540/I0</td>
</tr>
<tr>
<td>19.979</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins349540/F</td>
</tr>
<tr>
<td>22.082</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins345487/A_3</td>
</tr>
<tr>
<td>22.637</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins345487/DOUT0</td>
</tr>
<tr>
<td>23.926</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins351618/I0</td>
</tr>
<tr>
<td>25.025</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins351618/F</td>
</tr>
<tr>
<td>26.659</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins350643/I0</td>
</tr>
<tr>
<td>27.284</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C5[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins350643/F</td>
</tr>
<tr>
<td>27.704</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins350642/I3</td>
</tr>
<tr>
<td>28.803</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins350642/F</td>
</tr>
<tr>
<td>28.825</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins350641/I3</td>
</tr>
<tr>
<td>29.627</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins350641/F</td>
</tr>
<tr>
<td>30.048</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[6]_ins349233/I1</td>
</tr>
<tr>
<td>31.147</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[6]_ins349233/F</td>
</tr>
<tr>
<td>31.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins341008/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins341008/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins341008</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins341008</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.662, 30.657%; route: 19.134, 67.721%; tC2Q: 0.458, 1.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/ff_reg_wave_length_b1[1]_ins341937</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_timer/ff_nint1_ins342994</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[0][A]</td>
<td>u_wts_core/u_wts_register/ff_reg_wave_length_b1[1]_ins341937/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_reg_wave_length_b1[1]_ins341937/Q</td>
</tr>
<tr>
<td>9.477</td>
<td>6.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n5_ins349969/I0</td>
</tr>
<tr>
<td>10.103</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C21[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n5_ins349969/F</td>
</tr>
<tr>
<td>10.120</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n5_ins351062/I3</td>
</tr>
<tr>
<td>10.942</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n5_ins351062/F</td>
</tr>
<tr>
<td>13.050</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n5_ins349986/I0</td>
</tr>
<tr>
<td>13.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n5_ins349986/F</td>
</tr>
<tr>
<td>19.866</td>
<td>5.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n5_ins348813/I1</td>
</tr>
<tr>
<td>20.688</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n5_ins348813/F</td>
</tr>
<tr>
<td>20.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n6_ins348629/I1</td>
</tr>
<tr>
<td>20.837</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n6_ins348629/O</td>
</tr>
<tr>
<td>20.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n7_ins348671/I1</td>
</tr>
<tr>
<td>21.000</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n7_ins348671/O</td>
</tr>
<tr>
<td>25.051</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[0][B]</td>
<td>u_wts_core/u_wts_timer/n104_ins351624/I2</td>
</tr>
<tr>
<td>25.873</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C23[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_timer/n104_ins351624/F</td>
</tr>
<tr>
<td>27.337</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td>u_wts_core/u_wts_timer/n102_ins352770/I1</td>
</tr>
<tr>
<td>28.398</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_timer/n102_ins352770/F</td>
</tr>
<tr>
<td>31.462</td>
<td>3.064</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_timer/ff_nint1_ins342994/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>u_wts_core/u_wts_timer/ff_nint1_ins342994/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_timer/ff_nint1_ins342994</td>
</tr>
<tr>
<td>46.649</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>u_wts_core/u_wts_timer/ff_nint1_ins342994</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.287, 18.506%; route: 22.824, 79.890%; tC2Q: 0.458, 1.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/ff_reg_wave_length_b1[1]_ins341937</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_timer/ff_nint1_rd_ins341056</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[0][A]</td>
<td>u_wts_core/u_wts_register/ff_reg_wave_length_b1[1]_ins341937/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_reg_wave_length_b1[1]_ins341937/Q</td>
</tr>
<tr>
<td>9.477</td>
<td>6.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n5_ins349969/I0</td>
</tr>
<tr>
<td>10.103</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C21[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n5_ins349969/F</td>
</tr>
<tr>
<td>10.120</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n5_ins351062/I3</td>
</tr>
<tr>
<td>10.942</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n5_ins351062/F</td>
</tr>
<tr>
<td>13.050</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n5_ins349986/I0</td>
</tr>
<tr>
<td>13.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n5_ins349986/F</td>
</tr>
<tr>
<td>19.866</td>
<td>5.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n5_ins348813/I1</td>
</tr>
<tr>
<td>20.688</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n5_ins348813/F</td>
</tr>
<tr>
<td>20.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n6_ins348629/I1</td>
</tr>
<tr>
<td>20.837</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n6_ins348629/O</td>
</tr>
<tr>
<td>20.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n7_ins348671/I1</td>
</tr>
<tr>
<td>21.000</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n7_ins348671/O</td>
</tr>
<tr>
<td>25.051</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[0][B]</td>
<td>u_wts_core/u_wts_timer/n104_ins351624/I2</td>
</tr>
<tr>
<td>25.873</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C23[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_timer/n104_ins351624/F</td>
</tr>
<tr>
<td>27.337</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td>u_wts_core/u_wts_timer/n102_ins352770/I1</td>
</tr>
<tr>
<td>28.398</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_timer/n102_ins352770/F</td>
</tr>
<tr>
<td>31.462</td>
<td>3.064</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_timer/ff_nint1_rd_ins341056/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>u_wts_core/u_wts_timer/ff_nint1_rd_ins341056/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_timer/ff_nint1_rd_ins341056</td>
</tr>
<tr>
<td>46.649</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>u_wts_core/u_wts_timer/ff_nint1_rd_ins341056</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.287, 18.506%; route: 22.824, 79.890%; tC2Q: 0.458, 1.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_level[5]_ins340416</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_state[2]_ins340438</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_level[5]_ins340416/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C16[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_level[5]_ins340416/Q</td>
</tr>
<tr>
<td>21.302</td>
<td>17.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_state[2]_ins352037/I0</td>
</tr>
<tr>
<td>21.928</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_state[2]_ins352037/F</td>
</tr>
<tr>
<td>21.934</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_state[2]_ins351667/I2</td>
</tr>
<tr>
<td>22.560</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_state[2]_ins351667/F</td>
</tr>
<tr>
<td>23.364</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_state[2]_ins350737/I2</td>
</tr>
<tr>
<td>24.166</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_state[2]_ins350737/F</td>
</tr>
<tr>
<td>24.585</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_state[2]_ins349479/I1</td>
</tr>
<tr>
<td>25.646</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_state[2]_ins349479/F</td>
</tr>
<tr>
<td>31.192</td>
<td>5.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_state[2]_ins340438/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_state[2]_ins340438/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_state[2]_ins340438</td>
</tr>
<tr>
<td>46.649</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_adsr_envelope_generator/ff_state[2]_ins340438</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.115, 11.008%; route: 24.725, 87.373%; tC2Q: 0.458, 1.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins341007</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.983</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351703/F</td>
</tr>
<tr>
<td>17.450</td>
<td>5.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins350777/I0</td>
</tr>
<tr>
<td>18.076</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins350777/F</td>
</tr>
<tr>
<td>18.880</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins349540/I0</td>
</tr>
<tr>
<td>19.979</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins349540/F</td>
</tr>
<tr>
<td>22.082</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins345487/A_3</td>
</tr>
<tr>
<td>22.637</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins345487/DOUT0</td>
</tr>
<tr>
<td>23.926</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins351618/I0</td>
</tr>
<tr>
<td>25.025</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins351618/F</td>
</tr>
<tr>
<td>26.659</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins350643/I0</td>
</tr>
<tr>
<td>27.284</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C5[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins350643/F</td>
</tr>
<tr>
<td>27.704</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins350642/I3</td>
</tr>
<tr>
<td>28.803</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins350642/F</td>
</tr>
<tr>
<td>28.825</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins350641/I3</td>
</tr>
<tr>
<td>29.647</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins350641/F</td>
</tr>
<tr>
<td>29.658</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins349232/I0</td>
</tr>
<tr>
<td>30.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins349232/F</td>
</tr>
<tr>
<td>30.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins341007/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins341007/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins341007</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins341007</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.615, 30.992%; route: 18.724, 67.359%; tC2Q: 0.458, 1.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[2]_ins340080</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.983</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351706/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351706/F</td>
</tr>
<tr>
<td>15.017</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351792/I3</td>
</tr>
<tr>
<td>15.643</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351792/F</td>
</tr>
<tr>
<td>20.355</td>
<td>4.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins352904/I0</td>
</tr>
<tr>
<td>21.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins352904/F</td>
</tr>
<tr>
<td>24.943</td>
<td>3.556</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[0]_ins345799/I1</td>
</tr>
<tr>
<td>25.493</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[0]_ins345799/COUT</td>
</tr>
<tr>
<td>25.493</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[1]_ins345800/CIN</td>
</tr>
<tr>
<td>26.056</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[1]_ins345800/SUM</td>
</tr>
<tr>
<td>27.685</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n754_ins345809/I1</td>
</tr>
<tr>
<td>28.235</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n754_ins345809/COUT</td>
</tr>
<tr>
<td>28.235</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n753_ins345810/CIN</td>
</tr>
<tr>
<td>28.798</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n753_ins345810/SUM</td>
</tr>
<tr>
<td>29.603</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n777_ins348795/I0</td>
</tr>
<tr>
<td>30.635</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n777_ins348795/F</td>
</tr>
<tr>
<td>30.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[2]_ins340080/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[2]_ins340080/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[2]_ins340080</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[2]_ins340080</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.574, 23.697%; route: 20.710, 74.651%; tC2Q: 0.458, 1.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[1]_ins340081</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.983</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351706/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351706/F</td>
</tr>
<tr>
<td>15.017</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351792/I3</td>
</tr>
<tr>
<td>15.643</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins351792/F</td>
</tr>
<tr>
<td>20.355</td>
<td>4.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins352904/I0</td>
</tr>
<tr>
<td>21.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel1[0]_ins352904/F</td>
</tr>
<tr>
<td>24.943</td>
<td>3.556</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[0]_ins345799/I1</td>
</tr>
<tr>
<td>25.493</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[0]_ins345799/COUT</td>
</tr>
<tr>
<td>25.493</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[1]_ins345800/CIN</td>
</tr>
<tr>
<td>26.056</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[1]_ins345800/SUM</td>
</tr>
<tr>
<td>27.685</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n754_ins345809/I1</td>
</tr>
<tr>
<td>28.247</td>
<td>0.562</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n754_ins345809/SUM</td>
</tr>
<tr>
<td>29.536</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n778_ins348796/I0</td>
</tr>
<tr>
<td>30.568</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n778_ins348796/F</td>
</tr>
<tr>
<td>30.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[1]_ins340081/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[1]_ins340081/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[1]_ins340081</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[1]_ins340081</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.023, 21.762%; route: 21.194, 76.582%; tC2Q: 0.458, 1.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/reg_sr_d0[9]_ins341501</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/ff_level[8]_ins340791</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[2][B]</td>
<td>u_wts_core/u_wts_register/reg_sr_d0[9]_ins341501/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C27[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/reg_sr_d0[9]_ins341501/Q</td>
</tr>
<tr>
<td>15.802</td>
<td>12.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n168_ins351463/I1</td>
</tr>
<tr>
<td>16.428</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n168_ins351463/F</td>
</tr>
<tr>
<td>16.434</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n168_ins350479/I2</td>
</tr>
<tr>
<td>17.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n168_ins350479/F</td>
</tr>
<tr>
<td>19.326</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n30_ins350462/I1</td>
</tr>
<tr>
<td>20.425</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n30_ins350462/F</td>
</tr>
<tr>
<td>21.246</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n30_ins349141/I0</td>
</tr>
<tr>
<td>21.872</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n30_ins349141/F</td>
</tr>
<tr>
<td>23.660</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[0]_1_ins345448/I1</td>
</tr>
<tr>
<td>24.705</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[0]_1_ins345448/COUT</td>
</tr>
<tr>
<td>24.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[1]_1_ins345449/CIN</td>
</tr>
<tr>
<td>24.762</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[1]_1_ins345449/COUT</td>
</tr>
<tr>
<td>24.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C23[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[2]_1_ins345450/CIN</td>
</tr>
<tr>
<td>24.819</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C23[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[2]_1_ins345450/COUT</td>
</tr>
<tr>
<td>24.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C23[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[3]_1_ins345451/CIN</td>
</tr>
<tr>
<td>24.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C23[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[3]_1_ins345451/COUT</td>
</tr>
<tr>
<td>24.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[4]_1_ins345452/CIN</td>
</tr>
<tr>
<td>24.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[4]_1_ins345452/COUT</td>
</tr>
<tr>
<td>24.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[5]_1_ins345453/CIN</td>
</tr>
<tr>
<td>24.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[5]_1_ins345453/COUT</td>
</tr>
<tr>
<td>24.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[6]_1_ins345454/CIN</td>
</tr>
<tr>
<td>25.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[6]_1_ins345454/COUT</td>
</tr>
<tr>
<td>25.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[7]_1_ins345455/CIN</td>
</tr>
<tr>
<td>25.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[7]_1_ins345455/COUT</td>
</tr>
<tr>
<td>25.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[8]_1_ins345456/CIN</td>
</tr>
<tr>
<td>25.667</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/w_level_next[8]_1_ins345456/SUM</td>
</tr>
<tr>
<td>26.807</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n105_ins350925/I2</td>
</tr>
<tr>
<td>27.629</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n105_ins350925/F</td>
</tr>
<tr>
<td>29.248</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n105_ins352797/I3</td>
</tr>
<tr>
<td>30.280</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/n105_ins352797/F</td>
</tr>
<tr>
<td>30.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/ff_level[8]_ins340791/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/ff_level[8]_ins340791/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/ff_level[8]_ins340791</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_adsr_envelope_generator/ff_level[8]_ins340791</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.311, 26.695%; route: 19.618, 71.632%; tC2Q: 0.458, 1.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[5]_ins341042</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>92</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins340057/Q</td>
</tr>
<tr>
<td>7.656</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/I2</td>
</tr>
<tr>
<td>8.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a0[9]_ins349939/F</td>
</tr>
<tr>
<td>10.990</td>
<td>2.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins353014/I1</td>
</tr>
<tr>
<td>11.812</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C27[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins353014/F</td>
</tr>
<tr>
<td>13.778</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[1]_ins350797/I3</td>
</tr>
<tr>
<td>14.877</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[1]_ins350797/F</td>
</tr>
<tr>
<td>16.182</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[1]_ins349546/I2</td>
</tr>
<tr>
<td>17.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[1]_ins349546/F</td>
</tr>
<tr>
<td>21.501</td>
<td>4.220</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins345489/A_1</td>
</tr>
<tr>
<td>22.045</td>
<td>0.543</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins345489/DOUT2</td>
</tr>
<tr>
<td>22.463</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins351621/I2</td>
</tr>
<tr>
<td>23.562</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C2[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins351621/F</td>
</tr>
<tr>
<td>24.372</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins350655/I0</td>
</tr>
<tr>
<td>25.194</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins350655/F</td>
</tr>
<tr>
<td>25.205</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins350654/I3</td>
</tr>
<tr>
<td>25.831</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins350654/F</td>
</tr>
<tr>
<td>28.927</td>
<td>3.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins349250/I2</td>
</tr>
<tr>
<td>30.026</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins349250/F</td>
</tr>
<tr>
<td>30.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[5]_ins341042/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[5]_ins341042/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[5]_ins341042</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C26[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[5]_ins341042</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.241, 30.374%; route: 18.433, 67.937%; tC2Q: 0.458, 1.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[1]_ins340900</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[2]_ins340899</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[1]_ins340900/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C2[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[1]_ins340900/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[2]_ins340899/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[2]_ins340899/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[2]_ins340899</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[2]_ins340899</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[9]_ins340892</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[10]_ins340891</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[9]_ins340892/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C3[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[9]_ins340892/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[10]_ins340891/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[10]_ins340891/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[10]_ins340891</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[10]_ins340891</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[11]_ins340890</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[12]_ins340889</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[11]_ins340890/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[11]_ins340890/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[12]_ins340889/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[12]_ins340889/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[12]_ins340889</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[12]_ins340889</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[12]_ins340889</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[13]_ins340888</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[12]_ins340889/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C4[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[12]_ins340889/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[13]_ins340888/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[13]_ins340888/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[13]_ins340888</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[13]_ins340888</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[13]_ins340888</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[14]_ins340887</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[13]_ins340888/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C4[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[13]_ins340888/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[14]_ins340887/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[14]_ins340887/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[14]_ins340887</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[14]_ins340887</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[2]_ins340829</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[3]_ins340828</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[2]_ins340829/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[2]_ins340829/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[3]_ins340828/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[3]_ins340828/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[3]_ins340828</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[3]_ins340828</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[7]_ins340824</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins340823</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[7]_ins340824/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C9[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[7]_ins340824/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins340823/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins340823/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins340823</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins340823</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[0]_ins340761</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[1]_ins340760</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[0]_ins340761/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C10[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[0]_ins340761/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[1]_ins340760/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[1]_ins340760/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[1]_ins340760</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[1]_ins340760</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[1]_ins340760</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[2]_ins340759</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[1]_ins340760/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C10[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[1]_ins340760/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[2]_ins340759/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[2]_ins340759/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[2]_ins340759</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[2]_ins340759</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[6]_ins340755</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins340754</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[6]_ins340755/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C9[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[6]_ins340755/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins340754/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins340754/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins340754</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins340754</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins340754</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[8]_ins340753</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins340754/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C9[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins340754/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[8]_ins340753/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[8]_ins340753/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[8]_ins340753</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[8]_ins340753</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins340675</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins340693</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins340675/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins340675/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins340693/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins340693/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins340693</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins340693</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[0]_ins340691</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[1]_ins340690</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[0]_ins340691/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[0]_ins340691/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[1]_ins340690/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[1]_ins340690/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[1]_ins340690</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[1]_ins340690</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[2]_ins340689</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[3]_ins340688</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[2]_ins340689/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[2]_ins340689/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[3]_ins340688/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[3]_ins340688/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[3]_ins340688</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[3]_ins340688</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[10]_ins340681</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[11]_ins340680</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[10]_ins340681/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C9[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[10]_ins340681/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[11]_ins340680/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[11]_ins340680/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[11]_ins340680</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[11]_ins340680</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[0]_ins340621</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[1]_ins340620</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[0]_ins340621/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C6[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[0]_ins340621/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[1]_ins340620/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[1]_ins340620/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[1]_ins340620</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[1]_ins340620</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[3]_ins340618</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[4]_ins340617</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[3]_ins340618/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[3]_ins340618/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[4]_ins340617/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[4]_ins340617/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[4]_ins340617</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[4]_ins340617</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[8]_ins340613</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[9]_ins340612</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[8]_ins340613/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[8]_ins340613/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[9]_ins340612/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[9]_ins340612/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[9]_ins340612</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[9]_ins340612</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[10]_ins340611</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins340610</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[10]_ins340611/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C7[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[10]_ins340611/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins340610/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins340610/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins340610</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins340610</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins340610</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[12]_ins340609</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins340610/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C7[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins340610/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[12]_ins340609/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[12]_ins340609/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[12]_ins340609</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[12]_ins340609</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[13]_ins340608</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[14]_ins340607</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[13]_ins340608/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C6[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[13]_ins340608/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[14]_ins340607/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[14]_ins340607/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[14]_ins340607</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[14]_ins340607</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[1]_ins340550</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[2]_ins340549</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[1]_ins340550/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[1]_ins340550/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[2]_ins340549/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[2]_ins340549/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[2]_ins340549</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C9[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[2]_ins340549</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[6]_ins340545</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[7]_ins340544</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[6]_ins340545/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[6]_ins340545/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[7]_ins340544/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[7]_ins340544/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[7]_ins340544</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[7]_ins340544</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[7]_ins340544</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[8]_ins340543</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[7]_ins340544/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[7]_ins340544/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[8]_ins340543/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[8]_ins340543/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[8]_ins340543</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C10[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[8]_ins340543</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[8]_ins340543</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[9]_ins340542</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[8]_ins340543/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C10[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[8]_ins340543/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[9]_ins340542/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2296</td>
<td>IOL11[A]</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[9]_ins340542/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[9]_ins340542</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[9]_ins340542</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr1_ins340029</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr1_ins340029/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr1_ins340029/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr2_ins340031</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr2_ins340031/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr2_ins340031/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins340036</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins340036/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins340036/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins340044</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins340044/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins340044/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340060</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340060/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340060/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[2]_ins340093</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[2]_ins340093/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[2]_ins340093/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[14]_ins340117</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[14]_ins340117/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[14]_ins340117/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b0/u_tone_generator/ff_wave_address[4]_ins340245</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b0/u_tone_generator/ff_wave_address[4]_ins340245/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b0/u_tone_generator/ff_wave_address[4]_ins340245/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_adsr_envelope_generator/ff_counter[6]_ins340501</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_adsr_envelope_generator/ff_counter[6]_ins340501/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_adsr_envelope_generator/ff_counter[6]_ins340501/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_register/reg_volume_a0[3]_ins341162</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_register/reg_volume_a0[3]_ins341162/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323311/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323311/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_register/reg_volume_a0[3]_ins341162/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2296</td>
<td>clk_3</td>
<td>10.458</td>
<td>1.958</td>
</tr>
<tr>
<td>129</td>
<td>ff_active[5]</td>
<td>14.621</td>
<td>4.152</td>
</tr>
<tr>
<td>101</td>
<td>ff_active[3]</td>
<td>14.842</td>
<td>4.203</td>
</tr>
<tr>
<td>99</td>
<td>ff_active[0]</td>
<td>13.491</td>
<td>4.033</td>
</tr>
<tr>
<td>97</td>
<td>ff_active[4]</td>
<td>14.254</td>
<td>4.852</td>
</tr>
<tr>
<td>97</td>
<td>ff_active[1]</td>
<td>12.523</td>
<td>3.203</td>
</tr>
<tr>
<td>92</td>
<td>ff_active[2]</td>
<td>11.450</td>
<td>4.320</td>
</tr>
<tr>
<td>90</td>
<td>n5893_19</td>
<td>26.140</td>
<td>3.114</td>
</tr>
<tr>
<td>75</td>
<td>ff_reg_clone_adsr_b1</td>
<td>21.051</td>
<td>4.762</td>
</tr>
<tr>
<td>74</td>
<td>ff_reg_clone_adsr_f1</td>
<td>25.186</td>
<td>3.352</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R5C11</td>
<td>0.917</td>
</tr>
<tr>
<td>R13C12</td>
<td>0.917</td>
</tr>
<tr>
<td>R5C12</td>
<td>0.917</td>
</tr>
<tr>
<td>R6C16</td>
<td>0.903</td>
</tr>
<tr>
<td>R14C20</td>
<td>0.903</td>
</tr>
<tr>
<td>R14C22</td>
<td>0.903</td>
</tr>
<tr>
<td>R13C8</td>
<td>0.903</td>
</tr>
<tr>
<td>R13C16</td>
<td>0.903</td>
</tr>
<tr>
<td>R11C21</td>
<td>0.903</td>
</tr>
<tr>
<td>R8C18</td>
<td>0.903</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 44 -waveform {0 22} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
