<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › rtlwifi › rtl8192se › rf.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>rf.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/******************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2009-2012  Realtek Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of version 2 of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA</span>
<span class="cm"> *</span>
<span class="cm"> * The full GNU General Public License is included in this distribution in the</span>
<span class="cm"> * file called LICENSE.</span>
<span class="cm"> *</span>
<span class="cm"> * Contact Information:</span>
<span class="cm"> * wlanfae &lt;wlanfae@realtek.com&gt;</span>
<span class="cm"> * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,</span>
<span class="cm"> * Hsinchu 300, Taiwan.</span>
<span class="cm"> *</span>
<span class="cm"> * Larry Finger &lt;Larry.Finger@lwfinger.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *****************************************************************************/</span>

<span class="cp">#include &quot;../wifi.h&quot;</span>
<span class="cp">#include &quot;reg.h&quot;</span>
<span class="cp">#include &quot;def.h&quot;</span>
<span class="cp">#include &quot;phy.h&quot;</span>
<span class="cp">#include &quot;rf.h&quot;</span>
<span class="cp">#include &quot;dm.h&quot;</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92s_get_powerbase</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">p_pwrlevel</span><span class="p">,</span>
				  <span class="n">u8</span> <span class="n">chnl</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">ofdmbase</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">mcsbase</span><span class="p">,</span>
				  <span class="n">u8</span> <span class="o">*</span><span class="n">p_final_pwridx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_efuse</span> <span class="o">*</span><span class="n">rtlefuse</span> <span class="o">=</span> <span class="n">rtl_efuse</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u32</span> <span class="n">pwrbase0</span><span class="p">,</span> <span class="n">pwrbase1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">legacy_pwrdiff</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ht20_pwrdiff</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">,</span> <span class="n">pwrlevel</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">pwrlevel</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">p_pwrlevel</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="cm">/* We only care about the path A for legacy. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_version</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pwrbase0</span> <span class="o">=</span> <span class="n">pwrlevel</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span> <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">legacy_httxpowerdiff</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_version</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">legacy_pwrdiff</span> <span class="o">=</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">txpwr_legacyhtdiff</span>
						<span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">][</span><span class="n">chnl</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>

		<span class="cm">/* For legacy OFDM, tx pwr always &gt; HT OFDM pwr.</span>
<span class="cm">		 * We do not care Path B</span>
<span class="cm">		 * legacy OFDM pwr diff. NO BB register</span>
<span class="cm">		 * to notify HW. */</span>
		<span class="n">pwrbase0</span> <span class="o">=</span> <span class="n">pwrlevel</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span> <span class="n">legacy_pwrdiff</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pwrbase0</span> <span class="o">=</span> <span class="p">(</span><span class="n">pwrbase0</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">pwrbase0</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">pwrbase0</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
		    <span class="n">pwrbase0</span><span class="p">;</span>
	<span class="o">*</span><span class="n">ofdmbase</span> <span class="o">=</span> <span class="n">pwrbase0</span><span class="p">;</span>

	<span class="cm">/* MCS rates */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_version</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Check HT20 to HT40 diff	*/</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_chan_bw</span> <span class="o">==</span> <span class="n">HT_CHANNEL_WIDTH_20</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* rf-A, rf-B */</span>
				<span class="cm">/* HT 20&lt;-&gt;40 pwr diff */</span>
				<span class="n">ht20_pwrdiff</span> <span class="o">=</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">txpwr_ht20diff</span>
							<span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="n">chnl</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">ht20_pwrdiff</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="cm">/* 0~+7 */</span>
					<span class="n">pwrlevel</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">+=</span> <span class="n">ht20_pwrdiff</span><span class="p">;</span>
				<span class="k">else</span> <span class="cm">/* index8-15=-8~-1 */</span>
					<span class="n">pwrlevel</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">-=</span> <span class="p">(</span><span class="mi">16</span> <span class="o">-</span> <span class="n">ht20_pwrdiff</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* use index of rf-A */</span>
	<span class="n">pwrbase1</span> <span class="o">=</span> <span class="n">pwrlevel</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">pwrbase1</span> <span class="o">=</span> <span class="p">(</span><span class="n">pwrbase1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">pwrbase1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">pwrbase1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">pwrbase1</span><span class="p">;</span>
	<span class="o">*</span><span class="n">mcsbase</span> <span class="o">=</span> <span class="n">pwrbase1</span><span class="p">;</span>

	<span class="cm">/* The following is for Antenna</span>
<span class="cm">	 * diff from Ant-B to Ant-A */</span>
	<span class="n">p_final_pwridx</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">pwrlevel</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">p_final_pwridx</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">pwrlevel</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_regulatory</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="cm">/* The following is for calculation</span>
<span class="cm">		 * of the power diff for Ant-B to Ant-A. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_chan_bw</span> <span class="o">==</span> <span class="n">HT_CHANNEL_WIDTH_20_40</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">p_final_pwridx</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">+=</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">pwrgroup_ht40</span>
						<span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">][</span>
						<span class="n">chnl</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>
			<span class="n">p_final_pwridx</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">+=</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">pwrgroup_ht40</span>
						<span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">][</span>
						<span class="n">chnl</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">p_final_pwridx</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">+=</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">pwrgroup_ht20</span>
						<span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">][</span>
						<span class="n">chnl</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>
			<span class="n">p_final_pwridx</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">+=</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">pwrgroup_ht20</span>
						<span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">][</span>
						<span class="n">chnl</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_chan_bw</span> <span class="o">==</span> <span class="n">HT_CHANNEL_WIDTH_20_40</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;40MHz finalpwr_idx (A / B) = 0x%x / 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">p_final_pwridx</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">p_final_pwridx</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;20MHz finalpwr_idx (A / B) = 0x%x / 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">p_final_pwridx</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">p_final_pwridx</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92s_set_antennadiff</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
				    <span class="n">u8</span> <span class="o">*</span><span class="n">p_final_pwridx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_efuse</span> <span class="o">*</span><span class="n">rtlefuse</span> <span class="o">=</span> <span class="n">rtl_efuse</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="kt">char</span> <span class="n">ant_pwr_diff</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">u4reg_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rf_type</span> <span class="o">==</span> <span class="n">RF_2T2R</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ant_pwr_diff</span> <span class="o">=</span> <span class="n">p_final_pwridx</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">-</span> <span class="n">p_final_pwridx</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

		<span class="cm">/* range is from 7~-8,</span>
<span class="cm">		 * index = 0x0~0xf */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ant_pwr_diff</span> <span class="o">&gt;</span> <span class="mi">7</span><span class="p">)</span>
			<span class="n">ant_pwr_diff</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ant_pwr_diff</span> <span class="o">&lt;</span> <span class="o">-</span><span class="mi">8</span><span class="p">)</span>
			<span class="n">ant_pwr_diff</span> <span class="o">=</span> <span class="o">-</span><span class="mi">8</span><span class="p">;</span>

		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;Antenna Diff from RF-B to RF-A = %d (0x%x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">ant_pwr_diff</span><span class="p">,</span> <span class="n">ant_pwr_diff</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">);</span>

		<span class="n">ant_pwr_diff</span> <span class="o">&amp;=</span> <span class="mh">0xf</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Antenna TX power difference */</span>
	<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">antenna_txpwdiff</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span><span class="cm">/* RF-D, don&#39;t care */</span>
	<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">antenna_txpwdiff</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span><span class="cm">/* RF-C, don&#39;t care */</span>
	<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">antenna_txpwdiff</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">ant_pwr_diff</span><span class="p">);</span>	<span class="cm">/* RF-B */</span>

	<span class="n">u4reg_val</span> <span class="o">=</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">antenna_txpwdiff</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span>
				<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">antenna_txpwdiff</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span> <span class="o">|</span>
				<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">antenna_txpwdiff</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_TXGAINSTAGE</span><span class="p">,</span> <span class="p">(</span><span class="n">BXBTXAGC</span> <span class="o">|</span> <span class="n">BXCTXAGC</span> <span class="o">|</span> <span class="n">BXDTXAGC</span><span class="p">),</span>
		      <span class="n">u4reg_val</span><span class="p">);</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;Write BCD-Diff(0x%x) = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">RFPGA0_TXGAINSTAGE</span><span class="p">,</span> <span class="n">u4reg_val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92s_get_txpower_writeval_byregulatory</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
						      <span class="n">u8</span> <span class="n">chnl</span><span class="p">,</span> <span class="n">u8</span> <span class="n">index</span><span class="p">,</span>
						      <span class="n">u32</span> <span class="n">pwrbase0</span><span class="p">,</span>
						      <span class="n">u32</span> <span class="n">pwrbase1</span><span class="p">,</span>
						      <span class="n">u32</span> <span class="o">*</span><span class="n">p_outwrite_val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_efuse</span> <span class="o">*</span><span class="n">rtlefuse</span> <span class="o">=</span> <span class="n">rtl_efuse</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">,</span> <span class="n">chnlgroup</span><span class="p">,</span> <span class="n">pwrdiff_limit</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">writeval</span><span class="p">,</span> <span class="n">customer_limit</span><span class="p">;</span>

	<span class="cm">/* Index 0 &amp; 1= legacy OFDM, 2-5=HT_MCS rate */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_regulatory</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="cm">/* Realtek better performance increase power diff</span>
<span class="cm">		 * defined by Realtek for large power */</span>
		<span class="n">chnlgroup</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">writeval</span> <span class="o">=</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">mcs_txpwrlevel_origoffset</span>
				<span class="p">[</span><span class="n">chnlgroup</span><span class="p">][</span><span class="n">index</span><span class="p">]</span> <span class="o">+</span>
				<span class="p">((</span><span class="n">index</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">?</span> <span class="n">pwrbase0</span> <span class="o">:</span> <span class="n">pwrbase1</span><span class="p">);</span>

		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;RTK better performance, writeval = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">writeval</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="cm">/* Realtek regulatory increase power diff defined</span>
<span class="cm">		 * by Realtek for regulatory */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_chan_bw</span> <span class="o">==</span> <span class="n">HT_CHANNEL_WIDTH_20_40</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">writeval</span> <span class="o">=</span> <span class="p">((</span><span class="n">index</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">?</span> <span class="n">pwrbase0</span> <span class="o">:</span> <span class="n">pwrbase1</span><span class="p">);</span>

			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
				 <span class="s">&quot;Realtek regulatory, 40MHz, writeval = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">writeval</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">pwrgroup_cnt</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
				<span class="n">chnlgroup</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">pwrgroup_cnt</span> <span class="o">&gt;=</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">chnl</span> <span class="o">&lt;=</span> <span class="mi">3</span><span class="p">)</span>
					<span class="n">chnlgroup</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">chnl</span> <span class="o">&gt;=</span> <span class="mi">4</span> <span class="o">&amp;&amp;</span> <span class="n">chnl</span> <span class="o">&lt;=</span> <span class="mi">8</span><span class="p">)</span>
					<span class="n">chnlgroup</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">chnl</span> <span class="o">&gt;</span> <span class="mi">8</span><span class="p">)</span>
					<span class="n">chnlgroup</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">pwrgroup_cnt</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span>
					<span class="n">chnlgroup</span><span class="o">++</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">writeval</span> <span class="o">=</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">mcs_txpwrlevel_origoffset</span>
					<span class="p">[</span><span class="n">chnlgroup</span><span class="p">][</span><span class="n">index</span><span class="p">]</span>
					<span class="o">+</span> <span class="p">((</span><span class="n">index</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">?</span>
					<span class="n">pwrbase0</span> <span class="o">:</span> <span class="n">pwrbase1</span><span class="p">);</span>

			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
				 <span class="s">&quot;Realtek regulatory, 20MHz, writeval = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">writeval</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="cm">/* Better regulatory don&#39;t increase any power diff */</span>
		<span class="n">writeval</span> <span class="o">=</span> <span class="p">((</span><span class="n">index</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">?</span> <span class="n">pwrbase0</span> <span class="o">:</span> <span class="n">pwrbase1</span><span class="p">);</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;Better regulatory, writeval = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">writeval</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="cm">/* Customer defined power diff. increase power diff</span>
<span class="cm">		  defined by customer. */</span>
		<span class="n">chnlgroup</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_chan_bw</span> <span class="o">==</span> <span class="n">HT_CHANNEL_WIDTH_20_40</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
				 <span class="s">&quot;customer&#39;s limit, 40MHz = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">pwrgroup_ht40</span>
				 <span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">][</span><span class="n">chnl</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
				 <span class="s">&quot;customer&#39;s limit, 20MHz = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">pwrgroup_ht20</span>
				 <span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">][</span><span class="n">chnl</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]);</span>
		<span class="p">}</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pwrdiff_limit</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
				<span class="p">(</span><span class="n">u8</span><span class="p">)((</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">mcs_txpwrlevel_origoffset</span>
				<span class="p">[</span><span class="n">chnlgroup</span><span class="p">][</span><span class="n">index</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0x7f</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)))</span>
				<span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_chan_bw</span> <span class="o">==</span>
			    <span class="n">HT_CHANNEL_WIDTH_20_40</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">pwrdiff_limit</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&gt;</span>
				    <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">pwrgroup_ht40</span>
				    <span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">][</span><span class="n">chnl</span> <span class="o">-</span> <span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
					<span class="n">pwrdiff_limit</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
					  <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">pwrgroup_ht20</span>
					  <span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">][</span><span class="n">chnl</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>
				<span class="p">}</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">pwrdiff_limit</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&gt;</span>
				    <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">pwrgroup_ht20</span>
				    <span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">][</span><span class="n">chnl</span> <span class="o">-</span> <span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
					<span class="n">pwrdiff_limit</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
					    <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">pwrgroup_ht20</span>
					    <span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">][</span><span class="n">chnl</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="n">customer_limit</span> <span class="o">=</span> <span class="p">(</span><span class="n">pwrdiff_limit</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">pwrdiff_limit</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">pwrdiff_limit</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">pwrdiff_limit</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;Customer&#39;s limit = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">customer_limit</span><span class="p">);</span>

		<span class="n">writeval</span> <span class="o">=</span> <span class="n">customer_limit</span> <span class="o">+</span> <span class="p">((</span><span class="n">index</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">?</span>
					     <span class="n">pwrbase0</span> <span class="o">:</span> <span class="n">pwrbase1</span><span class="p">);</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;Customer, writeval = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">writeval</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">chnlgroup</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">writeval</span> <span class="o">=</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">mcs_txpwrlevel_origoffset</span><span class="p">[</span><span class="n">chnlgroup</span><span class="p">][</span><span class="n">index</span><span class="p">]</span> <span class="o">+</span>
				<span class="p">((</span><span class="n">index</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">?</span> <span class="n">pwrbase0</span> <span class="o">:</span> <span class="n">pwrbase1</span><span class="p">);</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;RTK better performance, writeval = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">writeval</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">dm</span><span class="p">.</span><span class="n">dynamic_txhighpower_lvl</span> <span class="o">==</span> <span class="n">TX_HIGH_PWR_LEVEL_LEVEL1</span><span class="p">)</span>
		<span class="n">writeval</span> <span class="o">=</span> <span class="mh">0x10101010</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">dm</span><span class="p">.</span><span class="n">dynamic_txhighpower_lvl</span> <span class="o">==</span>
		 <span class="n">TX_HIGH_PWR_LEVEL_LEVEL2</span><span class="p">)</span>
		<span class="n">writeval</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>

	<span class="o">*</span><span class="n">p_outwrite_val</span> <span class="o">=</span> <span class="n">writeval</span><span class="p">;</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92s_write_ofdm_powerreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
					<span class="n">u8</span> <span class="n">index</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_efuse</span> <span class="o">*</span><span class="n">rtlefuse</span> <span class="o">=</span> <span class="n">rtl_efuse</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u16</span> <span class="n">regoffset</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mh">0xe00</span><span class="p">,</span> <span class="mh">0xe04</span><span class="p">,</span> <span class="mh">0xe10</span><span class="p">,</span> <span class="mh">0xe14</span><span class="p">,</span> <span class="mh">0xe18</span><span class="p">,</span> <span class="mh">0xe1c</span><span class="p">};</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">,</span> <span class="n">rfa_pwr</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">rfa_lower_bound</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">rfa_upper_bound</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">rf_pwr_diff</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">writeval</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/* If path A and Path B coexist, we must limit Path A tx power.</span>
<span class="cm">	 * Protect Path B pwr over or under flow. We need to calculate</span>
<span class="cm">	 * upper and lower bound of path A tx power. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rf_type</span> <span class="o">==</span> <span class="n">RF_2T2R</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rf_pwr_diff</span> <span class="o">=</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">antenna_txpwdiff</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

		<span class="cm">/* Diff=-8~-1 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rf_pwr_diff</span> <span class="o">&gt;=</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Prevent underflow!! */</span>
			<span class="n">rfa_lower_bound</span> <span class="o">=</span> <span class="mh">0x10</span> <span class="o">-</span> <span class="n">rf_pwr_diff</span><span class="p">;</span>
		<span class="cm">/* if (rf_pwr_diff &gt;= 0) Diff = 0-7 */</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">rfa_upper_bound</span> <span class="o">=</span> <span class="n">RF6052_MAX_TX_PWR</span> <span class="o">-</span> <span class="n">rf_pwr_diff</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rfa_pwr</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)((</span><span class="n">writeval</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0x7f</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)))</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rfa_pwr</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>  <span class="o">&gt;</span> <span class="n">RF6052_MAX_TX_PWR</span><span class="p">)</span>
			<span class="n">rfa_pwr</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>  <span class="o">=</span> <span class="n">RF6052_MAX_TX_PWR</span><span class="p">;</span>

		<span class="cm">/* If path A and Path B coexist, we must limit Path A tx power.</span>
<span class="cm">		 * Protect Path B pwr over or under flow. We need to calculate</span>
<span class="cm">		 * upper and lower bound of path A tx power. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rf_type</span> <span class="o">==</span> <span class="n">RF_2T2R</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Diff=-8~-1 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rf_pwr_diff</span> <span class="o">&gt;=</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* Prevent underflow!! */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rfa_pwr</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&lt;</span> <span class="n">rfa_lower_bound</span><span class="p">)</span>
					<span class="n">rfa_pwr</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">rfa_lower_bound</span><span class="p">;</span>
			<span class="cm">/* Diff = 0-7 */</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rf_pwr_diff</span> <span class="o">&gt;=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* Prevent overflow */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rfa_pwr</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&gt;</span> <span class="n">rfa_upper_bound</span><span class="p">)</span>
					<span class="n">rfa_pwr</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">rfa_upper_bound</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

	<span class="p">}</span>

	<span class="n">writeval</span> <span class="o">=</span> <span class="p">(</span><span class="n">rfa_pwr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">rfa_pwr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">rfa_pwr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">rfa_pwr</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">regoffset</span><span class="p">[</span><span class="n">index</span><span class="p">],</span> <span class="mh">0x7f7f7f7f</span><span class="p">,</span> <span class="n">writeval</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92s_phy_rf6052_set_ofdmtxpower</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
				       <span class="n">u8</span> <span class="o">*</span><span class="n">p_pwrlevel</span><span class="p">,</span> <span class="n">u8</span> <span class="n">chnl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">writeval</span><span class="p">,</span> <span class="n">pwrbase0</span><span class="p">,</span> <span class="n">pwrbase1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">finalpwr_idx</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

	<span class="n">_rtl92s_get_powerbase</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">p_pwrlevel</span><span class="p">,</span> <span class="n">chnl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pwrbase0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pwrbase1</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">finalpwr_idx</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">_rtl92s_set_antennadiff</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">finalpwr_idx</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">index</span> <span class="o">&lt;</span> <span class="mi">6</span><span class="p">;</span> <span class="n">index</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">_rtl92s_get_txpower_writeval_byregulatory</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">chnl</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span>
				<span class="n">pwrbase0</span><span class="p">,</span> <span class="n">pwrbase1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">writeval</span><span class="p">);</span>

		<span class="n">_rtl92s_write_ofdm_powerreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="n">writeval</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92s_phy_rf6052_set_ccktxpower</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pwrlevel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_mac</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="n">rtl_mac</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_efuse</span> <span class="o">*</span><span class="n">rtlefuse</span> <span class="o">=</span> <span class="n">rtl_efuse</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u32</span> <span class="n">txagc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">dont_inc_cck_or_turboscanoff</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_version</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	      <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">txpwr_safetyflag</span> <span class="o">==</span> <span class="mi">1</span><span class="p">))</span> <span class="o">||</span>
	      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_version</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	      <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_regulatory</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)))</span>
		<span class="n">dont_inc_cck_or_turboscanoff</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">act_scanning</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">txagc</span> <span class="o">=</span> <span class="mh">0x3f</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dont_inc_cck_or_turboscanoff</span><span class="p">)</span>
			<span class="n">txagc</span> <span class="o">=</span> <span class="n">pwrlevel</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">txagc</span> <span class="o">=</span> <span class="n">pwrlevel</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">dm</span><span class="p">.</span><span class="n">dynamic_txhighpower_lvl</span> <span class="o">==</span>
		    <span class="n">TX_HIGH_PWR_LEVEL_LEVEL1</span><span class="p">)</span>
			<span class="n">txagc</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">dm</span><span class="p">.</span><span class="n">dynamic_txhighpower_lvl</span> <span class="o">==</span>
			<span class="n">TX_HIGH_PWR_LEVEL_LEVEL2</span><span class="p">)</span>
			<span class="n">txagc</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">txagc</span> <span class="o">&gt;</span> <span class="n">RF6052_MAX_TX_PWR</span><span class="p">)</span>
		<span class="n">txagc</span> <span class="o">=</span> <span class="n">RF6052_MAX_TX_PWR</span><span class="p">;</span>

	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RTXAGC_CCK_MCS32</span><span class="p">,</span> <span class="n">BTX_AGCRATECCK</span><span class="p">,</span> <span class="n">txagc</span><span class="p">);</span>

<span class="p">}</span>

<span class="n">bool</span> <span class="nf">rtl92s_phy_rf6052_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">u4reg_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rfpath</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">rtstatus</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bb_reg_def</span> <span class="o">*</span><span class="n">pphyreg</span><span class="p">;</span>

	<span class="cm">/* Initialize RF */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">rfpath</span> <span class="o">&lt;</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">num_total_rfpath</span><span class="p">;</span> <span class="n">rfpath</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>

		<span class="n">pphyreg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">rfpath</span><span class="p">];</span>

		<span class="cm">/* Store original RFENV control type */</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">rfpath</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">RF90_PATH_A</span>:
		<span class="k">case</span> <span class="n">RF90_PATH_C</span>:
			<span class="n">u4reg_val</span> <span class="o">=</span> <span class="n">rtl92s_phy_query_bb_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
							    <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfintfs</span><span class="p">,</span>
							    <span class="n">BRFSI_RFENV</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RF90_PATH_B</span>:
		<span class="k">case</span> <span class="n">RF90_PATH_D</span>:
			<span class="n">u4reg_val</span> <span class="o">=</span> <span class="n">rtl92s_phy_query_bb_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
							    <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfintfs</span><span class="p">,</span>
							    <span class="n">BRFSI_RFENV</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Set RF_ENV enable */</span>
		<span class="n">rtl92s_phy_set_bb_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfintfe</span><span class="p">,</span>
				      <span class="n">BRFSI_RFENV</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>

		<span class="cm">/* Set RF_ENV output high */</span>
		<span class="n">rtl92s_phy_set_bb_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfintfo</span><span class="p">,</span> <span class="n">BRFSI_RFENV</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>

		<span class="cm">/* Set bit number of Address and Data for RF register */</span>
		<span class="n">rtl92s_phy_set_bb_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfhssi_para2</span><span class="p">,</span>
				<span class="n">B3WIRE_ADDRESSLENGTH</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="n">rtl92s_phy_set_bb_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfhssi_para2</span><span class="p">,</span>
				<span class="n">B3WIRE_DATALENGTH</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>

		<span class="cm">/* Initialize RF fom connfiguration file */</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">rfpath</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">RF90_PATH_A</span>:
			<span class="n">rtstatus</span> <span class="o">=</span> <span class="n">rtl92s_phy_config_rf</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
						<span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">rfpath</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RF90_PATH_B</span>:
			<span class="n">rtstatus</span> <span class="o">=</span> <span class="n">rtl92s_phy_config_rf</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
						<span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">rfpath</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RF90_PATH_C</span>:
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RF90_PATH_D</span>:
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Restore RFENV control type */</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">rfpath</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">RF90_PATH_A</span>:
		<span class="k">case</span> <span class="n">RF90_PATH_C</span>:
			<span class="n">rtl92s_phy_set_bb_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfintfs</span><span class="p">,</span> <span class="n">BRFSI_RFENV</span><span class="p">,</span>
					      <span class="n">u4reg_val</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RF90_PATH_B</span>:
		<span class="k">case</span> <span class="n">RF90_PATH_D</span>:
			<span class="n">rtl92s_phy_set_bb_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfintfs</span><span class="p">,</span>
					      <span class="n">BRFSI_RFENV</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">,</span>
					      <span class="n">u4reg_val</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rtstatus</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Radio[%d] Fail!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rfpath</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
		<span class="p">}</span>

	<span class="p">}</span>

	<span class="k">return</span> <span class="n">rtstatus</span><span class="p">;</span>

<span class="nl">fail:</span>
	<span class="k">return</span> <span class="n">rtstatus</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92s_phy_rf6052_set_bandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bandwidth</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bandwidth</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">HT_CHANNEL_WIDTH_20</span>:
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">((</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span>
					   <span class="mh">0xfffff3ff</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x0400</span><span class="p">);</span>
		<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RF90_PATH_A</span><span class="p">,</span> <span class="n">RF_CHNLBW</span><span class="p">,</span> <span class="n">RFREG_OFFSET_MASK</span><span class="p">,</span>
					<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HT_CHANNEL_WIDTH_20_40</span>:
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">((</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span>
					    <span class="mh">0xfffff3ff</span><span class="p">));</span>
		<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RF90_PATH_A</span><span class="p">,</span> <span class="n">RF_CHNLBW</span><span class="p">,</span> <span class="n">RFREG_OFFSET_MASK</span><span class="p">,</span>
					<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
			 <span class="s">&quot;unknown bandwidth: %#X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">bandwidth</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
