
OCTO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008f84  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000078  20000000  00008f84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000022c  20000078  00008ffc  00020078  2**2
                  ALLOC
  3 .stack        00002004  200002a4  00009228  00020078  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
  6 .debug_info   0005753d  00000000  00000000  000200f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005c6c  00000000  00000000  00077636  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00004bad  00000000  00000000  0007d2a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000de0  00000000  00000000  00081e4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000c00  00000000  00000000  00082c2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001e174  00000000  00000000  0008382f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001703d  00000000  00000000  000a19a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00088c34  00000000  00000000  000b89e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000033ac  00000000  00000000  00141614  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	a8 22 00 20 8d 5c 00 00 85 5d 00 00 85 5d 00 00     .". .\...]...]..
	...
      2c:	85 5d 00 00 00 00 00 00 00 00 00 00 85 5d 00 00     .]...........]..
      3c:	85 5d 00 00 85 5d 00 00 85 5d 00 00 85 5d 00 00     .]...]...]...]..
      4c:	ad 11 00 00 e1 01 00 00 85 5d 00 00 85 5d 00 00     .........]...]..
      5c:	85 5d 00 00 85 5d 00 00 fd 4c 00 00 15 4d 00 00     .]...]...L...M..
      6c:	2d 4d 00 00 45 4d 00 00 00 00 00 00 00 00 00 00     -M..EM..........
      7c:	85 5d 00 00 85 5d 00 00 85 5d 00 00 85 5d 00 00     .]...]...]...]..
      8c:	85 5d 00 00 85 5d 00 00 00 00 00 00 00 00 00 00     .]...]..........
      9c:	29 25 00 00 85 5d 00 00 01 2a 00 00 85 5d 00 00     )%...]...*...]..
      ac:	85 5d 00 00 00 00 00 00                             .]......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000078 	.word	0x20000078
      d4:	00000000 	.word	0x00000000
      d8:	00008f84 	.word	0x00008f84

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	2000007c 	.word	0x2000007c
     108:	00008f84 	.word	0x00008f84
     10c:	00008f84 	.word	0x00008f84
     110:	00000000 	.word	0x00000000

00000114 <_extint_get_eic_from_channel>:
 *
 * \return Base address of the associated EIC module.
 */
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
     114:	b580      	push	{r7, lr}
     116:	b084      	sub	sp, #16
     118:	af00      	add	r7, sp, #0
     11a:	0002      	movs	r2, r0
     11c:	1dfb      	adds	r3, r7, #7
     11e:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
     120:	230f      	movs	r3, #15
     122:	18fb      	adds	r3, r7, r3
     124:	1dfa      	adds	r2, r7, #7
     126:	7812      	ldrb	r2, [r2, #0]
     128:	0952      	lsrs	r2, r2, #5
     12a:	701a      	strb	r2, [r3, #0]

	if (eic_index < EIC_INST_NUM) {
     12c:	230f      	movs	r3, #15
     12e:	18fb      	adds	r3, r7, r3
     130:	781b      	ldrb	r3, [r3, #0]
     132:	2b00      	cmp	r3, #0
     134:	d10c      	bne.n	150 <_extint_get_eic_from_channel+0x3c>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
     136:	4b09      	ldr	r3, [pc, #36]	; (15c <_extint_get_eic_from_channel+0x48>)
     138:	60bb      	str	r3, [r7, #8]

		return eics[eic_index];
     13a:	230f      	movs	r3, #15
     13c:	18fb      	adds	r3, r7, r3
     13e:	781b      	ldrb	r3, [r3, #0]
     140:	009b      	lsls	r3, r3, #2
     142:	2210      	movs	r2, #16
     144:	4694      	mov	ip, r2
     146:	44bc      	add	ip, r7
     148:	4463      	add	r3, ip
     14a:	3b08      	subs	r3, #8
     14c:	681b      	ldr	r3, [r3, #0]
     14e:	e000      	b.n	152 <_extint_get_eic_from_channel+0x3e>
	} else {
		Assert(false);
		return NULL;
     150:	2300      	movs	r3, #0
	}
}
     152:	0018      	movs	r0, r3
     154:	46bd      	mov	sp, r7
     156:	b004      	add	sp, #16
     158:	bd80      	pop	{r7, pc}
     15a:	46c0      	nop			; (mov r8, r8)
     15c:	40001800 	.word	0x40001800

00000160 <extint_chan_is_detected>:
 *  \retval true   If the channel's edge/level detection criteria was met
 *  \retval false  If the channel has not detected its configured criteria
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
     160:	b580      	push	{r7, lr}
     162:	b084      	sub	sp, #16
     164:	af00      	add	r7, sp, #0
     166:	0002      	movs	r2, r0
     168:	1dfb      	adds	r3, r7, #7
     16a:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
     16c:	1dfb      	adds	r3, r7, #7
     16e:	781b      	ldrb	r3, [r3, #0]
     170:	0018      	movs	r0, r3
     172:	4b0b      	ldr	r3, [pc, #44]	; (1a0 <extint_chan_is_detected+0x40>)
     174:	4798      	blx	r3
     176:	0003      	movs	r3, r0
     178:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
     17a:	1dfb      	adds	r3, r7, #7
     17c:	781b      	ldrb	r3, [r3, #0]
     17e:	221f      	movs	r2, #31
     180:	4013      	ands	r3, r2
     182:	2201      	movs	r2, #1
     184:	409a      	lsls	r2, r3
     186:	0013      	movs	r3, r2
     188:	60bb      	str	r3, [r7, #8]

	return (eic_module->INTFLAG.reg & eic_mask);
     18a:	68fb      	ldr	r3, [r7, #12]
     18c:	691b      	ldr	r3, [r3, #16]
     18e:	68ba      	ldr	r2, [r7, #8]
     190:	4013      	ands	r3, r2
     192:	1e5a      	subs	r2, r3, #1
     194:	4193      	sbcs	r3, r2
     196:	b2db      	uxtb	r3, r3
}
     198:	0018      	movs	r0, r3
     19a:	46bd      	mov	sp, r7
     19c:	b004      	add	sp, #16
     19e:	bd80      	pop	{r7, pc}
     1a0:	00000115 	.word	0x00000115

000001a4 <extint_chan_clear_detected>:
 *
 *  \param[in] channel  External Interrupt channel index to check
 */
static inline void extint_chan_clear_detected(
		const uint8_t channel)
{
     1a4:	b580      	push	{r7, lr}
     1a6:	b084      	sub	sp, #16
     1a8:	af00      	add	r7, sp, #0
     1aa:	0002      	movs	r2, r0
     1ac:	1dfb      	adds	r3, r7, #7
     1ae:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
     1b0:	1dfb      	adds	r3, r7, #7
     1b2:	781b      	ldrb	r3, [r3, #0]
     1b4:	0018      	movs	r0, r3
     1b6:	4b09      	ldr	r3, [pc, #36]	; (1dc <extint_chan_clear_detected+0x38>)
     1b8:	4798      	blx	r3
     1ba:	0003      	movs	r3, r0
     1bc:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
     1be:	1dfb      	adds	r3, r7, #7
     1c0:	781b      	ldrb	r3, [r3, #0]
     1c2:	221f      	movs	r2, #31
     1c4:	4013      	ands	r3, r2
     1c6:	2201      	movs	r2, #1
     1c8:	409a      	lsls	r2, r3
     1ca:	0013      	movs	r3, r2
     1cc:	60bb      	str	r3, [r7, #8]

	eic_module->INTFLAG.reg = eic_mask;
     1ce:	68fb      	ldr	r3, [r7, #12]
     1d0:	68ba      	ldr	r2, [r7, #8]
     1d2:	611a      	str	r2, [r3, #16]
}
     1d4:	46c0      	nop			; (mov r8, r8)
     1d6:	46bd      	mov	sp, r7
     1d8:	b004      	add	sp, #16
     1da:	bd80      	pop	{r7, pc}
     1dc:	00000115 	.word	0x00000115

000001e0 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     1e0:	b580      	push	{r7, lr}
     1e2:	af00      	add	r7, sp, #0
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     1e4:	4b15      	ldr	r3, [pc, #84]	; (23c <EIC_Handler+0x5c>)
     1e6:	2200      	movs	r2, #0
     1e8:	701a      	strb	r2, [r3, #0]
     1ea:	e020      	b.n	22e <EIC_Handler+0x4e>
		if (extint_chan_is_detected(_current_channel)) {
     1ec:	4b13      	ldr	r3, [pc, #76]	; (23c <EIC_Handler+0x5c>)
     1ee:	781b      	ldrb	r3, [r3, #0]
     1f0:	0018      	movs	r0, r3
     1f2:	4b13      	ldr	r3, [pc, #76]	; (240 <EIC_Handler+0x60>)
     1f4:	4798      	blx	r3
     1f6:	1e03      	subs	r3, r0, #0
     1f8:	d013      	beq.n	222 <EIC_Handler+0x42>
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
     1fa:	4b10      	ldr	r3, [pc, #64]	; (23c <EIC_Handler+0x5c>)
     1fc:	781b      	ldrb	r3, [r3, #0]
     1fe:	0018      	movs	r0, r3
     200:	4b10      	ldr	r3, [pc, #64]	; (244 <EIC_Handler+0x64>)
     202:	4798      	blx	r3
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     204:	4b0d      	ldr	r3, [pc, #52]	; (23c <EIC_Handler+0x5c>)
     206:	781b      	ldrb	r3, [r3, #0]
     208:	001a      	movs	r2, r3
     20a:	4b0f      	ldr	r3, [pc, #60]	; (248 <EIC_Handler+0x68>)
     20c:	0092      	lsls	r2, r2, #2
     20e:	58d3      	ldr	r3, [r2, r3]
     210:	2b00      	cmp	r3, #0
     212:	d006      	beq.n	222 <EIC_Handler+0x42>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     214:	4b09      	ldr	r3, [pc, #36]	; (23c <EIC_Handler+0x5c>)
     216:	781b      	ldrb	r3, [r3, #0]
     218:	001a      	movs	r2, r3
     21a:	4b0b      	ldr	r3, [pc, #44]	; (248 <EIC_Handler+0x68>)
     21c:	0092      	lsls	r2, r2, #2
     21e:	58d3      	ldr	r3, [r2, r3]
     220:	4798      	blx	r3
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     222:	4b06      	ldr	r3, [pc, #24]	; (23c <EIC_Handler+0x5c>)
     224:	781b      	ldrb	r3, [r3, #0]
     226:	3301      	adds	r3, #1
     228:	b2da      	uxtb	r2, r3
     22a:	4b04      	ldr	r3, [pc, #16]	; (23c <EIC_Handler+0x5c>)
     22c:	701a      	strb	r2, [r3, #0]
     22e:	4b03      	ldr	r3, [pc, #12]	; (23c <EIC_Handler+0x5c>)
     230:	781b      	ldrb	r3, [r3, #0]
     232:	2b0f      	cmp	r3, #15
     234:	d9da      	bls.n	1ec <EIC_Handler+0xc>
			}
		}
	}
}
     236:	46c0      	nop			; (mov r8, r8)
     238:	46bd      	mov	sp, r7
     23a:	bd80      	pop	{r7, pc}
     23c:	200000e4 	.word	0x200000e4
     240:	00000161 	.word	0x00000161
     244:	000001a5 	.word	0x000001a5
     248:	200000e8 	.word	0x200000e8

0000024c <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     24c:	b580      	push	{r7, lr}
     24e:	b082      	sub	sp, #8
     250:	af00      	add	r7, sp, #0
     252:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     254:	687b      	ldr	r3, [r7, #4]
     256:	2200      	movs	r2, #0
     258:	701a      	strb	r2, [r3, #0]
}
     25a:	46c0      	nop			; (mov r8, r8)
     25c:	46bd      	mov	sp, r7
     25e:	b002      	add	sp, #8
     260:	bd80      	pop	{r7, pc}
	...

00000264 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     264:	b580      	push	{r7, lr}
     266:	b082      	sub	sp, #8
     268:	af00      	add	r7, sp, #0
     26a:	0002      	movs	r2, r0
     26c:	6039      	str	r1, [r7, #0]
     26e:	1dfb      	adds	r3, r7, #7
     270:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     272:	1dfb      	adds	r3, r7, #7
     274:	781b      	ldrb	r3, [r3, #0]
     276:	2b01      	cmp	r3, #1
     278:	d00a      	beq.n	290 <system_apb_clock_set_mask+0x2c>
     27a:	2b02      	cmp	r3, #2
     27c:	d00f      	beq.n	29e <system_apb_clock_set_mask+0x3a>
     27e:	2b00      	cmp	r3, #0
     280:	d114      	bne.n	2ac <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     282:	4b0e      	ldr	r3, [pc, #56]	; (2bc <system_apb_clock_set_mask+0x58>)
     284:	4a0d      	ldr	r2, [pc, #52]	; (2bc <system_apb_clock_set_mask+0x58>)
     286:	6991      	ldr	r1, [r2, #24]
     288:	683a      	ldr	r2, [r7, #0]
     28a:	430a      	orrs	r2, r1
     28c:	619a      	str	r2, [r3, #24]
			break;
     28e:	e00f      	b.n	2b0 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     290:	4b0a      	ldr	r3, [pc, #40]	; (2bc <system_apb_clock_set_mask+0x58>)
     292:	4a0a      	ldr	r2, [pc, #40]	; (2bc <system_apb_clock_set_mask+0x58>)
     294:	69d1      	ldr	r1, [r2, #28]
     296:	683a      	ldr	r2, [r7, #0]
     298:	430a      	orrs	r2, r1
     29a:	61da      	str	r2, [r3, #28]
			break;
     29c:	e008      	b.n	2b0 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     29e:	4b07      	ldr	r3, [pc, #28]	; (2bc <system_apb_clock_set_mask+0x58>)
     2a0:	4a06      	ldr	r2, [pc, #24]	; (2bc <system_apb_clock_set_mask+0x58>)
     2a2:	6a11      	ldr	r1, [r2, #32]
     2a4:	683a      	ldr	r2, [r7, #0]
     2a6:	430a      	orrs	r2, r1
     2a8:	621a      	str	r2, [r3, #32]
			break;
     2aa:	e001      	b.n	2b0 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     2ac:	2317      	movs	r3, #23
     2ae:	e000      	b.n	2b2 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     2b0:	2300      	movs	r3, #0
}
     2b2:	0018      	movs	r0, r3
     2b4:	46bd      	mov	sp, r7
     2b6:	b002      	add	sp, #8
     2b8:	bd80      	pop	{r7, pc}
     2ba:	46c0      	nop			; (mov r8, r8)
     2bc:	40000400 	.word	0x40000400

000002c0 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
     2c0:	b580      	push	{r7, lr}
     2c2:	b082      	sub	sp, #8
     2c4:	af00      	add	r7, sp, #0
     2c6:	0002      	movs	r2, r0
     2c8:	1dfb      	adds	r3, r7, #7
     2ca:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     2cc:	4b06      	ldr	r3, [pc, #24]	; (2e8 <system_interrupt_enable+0x28>)
     2ce:	1dfa      	adds	r2, r7, #7
     2d0:	7812      	ldrb	r2, [r2, #0]
     2d2:	0011      	movs	r1, r2
     2d4:	221f      	movs	r2, #31
     2d6:	400a      	ands	r2, r1
     2d8:	2101      	movs	r1, #1
     2da:	4091      	lsls	r1, r2
     2dc:	000a      	movs	r2, r1
     2de:	601a      	str	r2, [r3, #0]
}
     2e0:	46c0      	nop			; (mov r8, r8)
     2e2:	46bd      	mov	sp, r7
     2e4:	b002      	add	sp, #8
     2e6:	bd80      	pop	{r7, pc}
     2e8:	e000e100 	.word	0xe000e100

000002ec <extint_is_syncing>:
 *
 * \retval true  If the module synchronization is ongoing
 * \retval false If the module has completed synchronization
 */
static inline bool extint_is_syncing(void)
{
     2ec:	b580      	push	{r7, lr}
     2ee:	b082      	sub	sp, #8
     2f0:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
     2f2:	4b0f      	ldr	r3, [pc, #60]	; (330 <extint_is_syncing+0x44>)
     2f4:	603b      	str	r3, [r7, #0]

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     2f6:	2300      	movs	r3, #0
     2f8:	607b      	str	r3, [r7, #4]
     2fa:	e011      	b.n	320 <extint_is_syncing+0x34>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     2fc:	687b      	ldr	r3, [r7, #4]
     2fe:	009b      	lsls	r3, r3, #2
     300:	2208      	movs	r2, #8
     302:	4694      	mov	ip, r2
     304:	44bc      	add	ip, r7
     306:	4463      	add	r3, ip
     308:	3b08      	subs	r3, #8
     30a:	681b      	ldr	r3, [r3, #0]
     30c:	785b      	ldrb	r3, [r3, #1]
     30e:	b2db      	uxtb	r3, r3
     310:	b25b      	sxtb	r3, r3
     312:	2b00      	cmp	r3, #0
     314:	da01      	bge.n	31a <extint_is_syncing+0x2e>
			return true;
     316:	2301      	movs	r3, #1
     318:	e006      	b.n	328 <extint_is_syncing+0x3c>
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     31a:	687b      	ldr	r3, [r7, #4]
     31c:	3301      	adds	r3, #1
     31e:	607b      	str	r3, [r7, #4]
     320:	687b      	ldr	r3, [r7, #4]
     322:	2b00      	cmp	r3, #0
     324:	d0ea      	beq.n	2fc <extint_is_syncing+0x10>
		}
	}
	return false;
     326:	2300      	movs	r3, #0
}
     328:	0018      	movs	r0, r3
     32a:	46bd      	mov	sp, r7
     32c:	b002      	add	sp, #8
     32e:	bd80      	pop	{r7, pc}
     330:	40001800 	.word	0x40001800

00000334 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     334:	b580      	push	{r7, lr}
     336:	b084      	sub	sp, #16
     338:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
     33a:	4b2d      	ldr	r3, [pc, #180]	; (3f0 <_system_extint_init+0xbc>)
     33c:	607b      	str	r3, [r7, #4]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_EIC);
     33e:	2140      	movs	r1, #64	; 0x40
     340:	2000      	movs	r0, #0
     342:	4b2c      	ldr	r3, [pc, #176]	; (3f4 <_system_extint_init+0xc0>)
     344:	4798      	blx	r3

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     346:	003b      	movs	r3, r7
     348:	0018      	movs	r0, r3
     34a:	4b2b      	ldr	r3, [pc, #172]	; (3f8 <_system_extint_init+0xc4>)
     34c:	4798      	blx	r3
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
     34e:	003b      	movs	r3, r7
     350:	2200      	movs	r2, #0
     352:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     354:	003b      	movs	r3, r7
     356:	0019      	movs	r1, r3
     358:	2005      	movs	r0, #5
     35a:	4b28      	ldr	r3, [pc, #160]	; (3fc <_system_extint_init+0xc8>)
     35c:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     35e:	2005      	movs	r0, #5
     360:	4b27      	ldr	r3, [pc, #156]	; (400 <_system_extint_init+0xcc>)
     362:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     364:	2300      	movs	r3, #0
     366:	60fb      	str	r3, [r7, #12]
     368:	e018      	b.n	39c <_system_extint_init+0x68>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     36a:	68fb      	ldr	r3, [r7, #12]
     36c:	009b      	lsls	r3, r3, #2
     36e:	2210      	movs	r2, #16
     370:	4694      	mov	ip, r2
     372:	44bc      	add	ip, r7
     374:	4463      	add	r3, ip
     376:	3b0c      	subs	r3, #12
     378:	681a      	ldr	r2, [r3, #0]
     37a:	68fb      	ldr	r3, [r7, #12]
     37c:	009b      	lsls	r3, r3, #2
     37e:	2110      	movs	r1, #16
     380:	468c      	mov	ip, r1
     382:	44bc      	add	ip, r7
     384:	4463      	add	r3, ip
     386:	3b0c      	subs	r3, #12
     388:	681b      	ldr	r3, [r3, #0]
     38a:	781b      	ldrb	r3, [r3, #0]
     38c:	b2db      	uxtb	r3, r3
     38e:	2101      	movs	r1, #1
     390:	430b      	orrs	r3, r1
     392:	b2db      	uxtb	r3, r3
     394:	7013      	strb	r3, [r2, #0]
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     396:	68fb      	ldr	r3, [r7, #12]
     398:	3301      	adds	r3, #1
     39a:	60fb      	str	r3, [r7, #12]
     39c:	68fb      	ldr	r3, [r7, #12]
     39e:	2b00      	cmp	r3, #0
     3a0:	d0e3      	beq.n	36a <_system_extint_init+0x36>
	}

	while (extint_is_syncing()) {
     3a2:	46c0      	nop			; (mov r8, r8)
     3a4:	4b17      	ldr	r3, [pc, #92]	; (404 <_system_extint_init+0xd0>)
     3a6:	4798      	blx	r3
     3a8:	1e03      	subs	r3, r0, #0
     3aa:	d1fb      	bne.n	3a4 <_system_extint_init+0x70>
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     3ac:	230b      	movs	r3, #11
     3ae:	18fb      	adds	r3, r7, r3
     3b0:	2200      	movs	r2, #0
     3b2:	701a      	strb	r2, [r3, #0]
     3b4:	e00d      	b.n	3d2 <_system_extint_init+0x9e>
		_extint_dev.callbacks[j] = NULL;
     3b6:	230b      	movs	r3, #11
     3b8:	18fb      	adds	r3, r7, r3
     3ba:	781a      	ldrb	r2, [r3, #0]
     3bc:	4b12      	ldr	r3, [pc, #72]	; (408 <_system_extint_init+0xd4>)
     3be:	0092      	lsls	r2, r2, #2
     3c0:	2100      	movs	r1, #0
     3c2:	50d1      	str	r1, [r2, r3]
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     3c4:	230b      	movs	r3, #11
     3c6:	18fb      	adds	r3, r7, r3
     3c8:	781a      	ldrb	r2, [r3, #0]
     3ca:	230b      	movs	r3, #11
     3cc:	18fb      	adds	r3, r7, r3
     3ce:	3201      	adds	r2, #1
     3d0:	701a      	strb	r2, [r3, #0]
     3d2:	230b      	movs	r3, #11
     3d4:	18fb      	adds	r3, r7, r3
     3d6:	781b      	ldrb	r3, [r3, #0]
     3d8:	2b0f      	cmp	r3, #15
     3da:	d9ec      	bls.n	3b6 <_system_extint_init+0x82>
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
     3dc:	2004      	movs	r0, #4
     3de:	4b0b      	ldr	r3, [pc, #44]	; (40c <_system_extint_init+0xd8>)
     3e0:	4798      	blx	r3
#endif

	/* Enables the driver for further use */
	_extint_enable();
     3e2:	4b0b      	ldr	r3, [pc, #44]	; (410 <_system_extint_init+0xdc>)
     3e4:	4798      	blx	r3
}
     3e6:	46c0      	nop			; (mov r8, r8)
     3e8:	46bd      	mov	sp, r7
     3ea:	b004      	add	sp, #16
     3ec:	bd80      	pop	{r7, pc}
     3ee:	46c0      	nop			; (mov r8, r8)
     3f0:	40001800 	.word	0x40001800
     3f4:	00000265 	.word	0x00000265
     3f8:	0000024d 	.word	0x0000024d
     3fc:	00005919 	.word	0x00005919
     400:	0000595d 	.word	0x0000595d
     404:	000002ed 	.word	0x000002ed
     408:	200000e8 	.word	0x200000e8
     40c:	000002c1 	.word	0x000002c1
     410:	00000415 	.word	0x00000415

00000414 <_extint_enable>:
 *
 * Enables EIC modules.
 * Registered callback list will not be affected if callback mode is used.
 */
void _extint_enable(void)
{
     414:	b580      	push	{r7, lr}
     416:	b082      	sub	sp, #8
     418:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
     41a:	4b15      	ldr	r3, [pc, #84]	; (470 <_extint_enable+0x5c>)
     41c:	603b      	str	r3, [r7, #0]

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     41e:	2300      	movs	r3, #0
     420:	607b      	str	r3, [r7, #4]
     422:	e018      	b.n	456 <_extint_enable+0x42>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     424:	687b      	ldr	r3, [r7, #4]
     426:	009b      	lsls	r3, r3, #2
     428:	2208      	movs	r2, #8
     42a:	4694      	mov	ip, r2
     42c:	44bc      	add	ip, r7
     42e:	4463      	add	r3, ip
     430:	3b08      	subs	r3, #8
     432:	681a      	ldr	r2, [r3, #0]
     434:	687b      	ldr	r3, [r7, #4]
     436:	009b      	lsls	r3, r3, #2
     438:	2108      	movs	r1, #8
     43a:	468c      	mov	ip, r1
     43c:	44bc      	add	ip, r7
     43e:	4463      	add	r3, ip
     440:	3b08      	subs	r3, #8
     442:	681b      	ldr	r3, [r3, #0]
     444:	781b      	ldrb	r3, [r3, #0]
     446:	b2db      	uxtb	r3, r3
     448:	2102      	movs	r1, #2
     44a:	430b      	orrs	r3, r1
     44c:	b2db      	uxtb	r3, r3
     44e:	7013      	strb	r3, [r2, #0]
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     450:	687b      	ldr	r3, [r7, #4]
     452:	3301      	adds	r3, #1
     454:	607b      	str	r3, [r7, #4]
     456:	687b      	ldr	r3, [r7, #4]
     458:	2b00      	cmp	r3, #0
     45a:	d0e3      	beq.n	424 <_extint_enable+0x10>
	}

	while (extint_is_syncing()) {
     45c:	46c0      	nop			; (mov r8, r8)
     45e:	4b05      	ldr	r3, [pc, #20]	; (474 <_extint_enable+0x60>)
     460:	4798      	blx	r3
     462:	1e03      	subs	r3, r0, #0
     464:	d1fb      	bne.n	45e <_extint_enable+0x4a>
		/* Wait for all hardware modules to complete synchronization */
	}
}
     466:	46c0      	nop			; (mov r8, r8)
     468:	46bd      	mov	sp, r7
     46a:	b002      	add	sp, #8
     46c:	bd80      	pop	{r7, pc}
     46e:	46c0      	nop			; (mov r8, r8)
     470:	40001800 	.word	0x40001800
     474:	000002ed 	.word	0x000002ed

00000478 <system_interrupt_enable>:
{
     478:	b580      	push	{r7, lr}
     47a:	b082      	sub	sp, #8
     47c:	af00      	add	r7, sp, #0
     47e:	0002      	movs	r2, r0
     480:	1dfb      	adds	r3, r7, #7
     482:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     484:	4b06      	ldr	r3, [pc, #24]	; (4a0 <system_interrupt_enable+0x28>)
     486:	1dfa      	adds	r2, r7, #7
     488:	7812      	ldrb	r2, [r2, #0]
     48a:	0011      	movs	r1, r2
     48c:	221f      	movs	r2, #31
     48e:	400a      	ands	r2, r1
     490:	2101      	movs	r1, #1
     492:	4091      	lsls	r1, r2
     494:	000a      	movs	r2, r1
     496:	601a      	str	r2, [r3, #0]
}
     498:	46c0      	nop			; (mov r8, r8)
     49a:	46bd      	mov	sp, r7
     49c:	b002      	add	sp, #8
     49e:	bd80      	pop	{r7, pc}
     4a0:	e000e100 	.word	0xe000e100

000004a4 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
     4a4:	b580      	push	{r7, lr}
     4a6:	b084      	sub	sp, #16
     4a8:	af00      	add	r7, sp, #0
     4aa:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     4ac:	687b      	ldr	r3, [r7, #4]
     4ae:	681b      	ldr	r3, [r3, #0]
     4b0:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     4b2:	68fb      	ldr	r3, [r7, #12]
     4b4:	69db      	ldr	r3, [r3, #28]
     4b6:	1e5a      	subs	r2, r3, #1
     4b8:	4193      	sbcs	r3, r2
     4ba:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
     4bc:	0018      	movs	r0, r3
     4be:	46bd      	mov	sp, r7
     4c0:	b004      	add	sp, #16
     4c2:	bd80      	pop	{r7, pc}

000004c4 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
     4c4:	b580      	push	{r7, lr}
     4c6:	b082      	sub	sp, #8
     4c8:	af00      	add	r7, sp, #0
     4ca:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     4cc:	46c0      	nop			; (mov r8, r8)
     4ce:	687b      	ldr	r3, [r7, #4]
     4d0:	0018      	movs	r0, r3
     4d2:	4b04      	ldr	r3, [pc, #16]	; (4e4 <_usart_wait_for_sync+0x20>)
     4d4:	4798      	blx	r3
     4d6:	1e03      	subs	r3, r0, #0
     4d8:	d1f9      	bne.n	4ce <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
     4da:	46c0      	nop			; (mov r8, r8)
     4dc:	46bd      	mov	sp, r7
     4de:	b002      	add	sp, #8
     4e0:	bd80      	pop	{r7, pc}
     4e2:	46c0      	nop			; (mov r8, r8)
     4e4:	000004a5 	.word	0x000004a5

000004e8 <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
     4e8:	b580      	push	{r7, lr}
     4ea:	b082      	sub	sp, #8
     4ec:	af00      	add	r7, sp, #0
     4ee:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     4f0:	687b      	ldr	r3, [r7, #4]
     4f2:	2280      	movs	r2, #128	; 0x80
     4f4:	05d2      	lsls	r2, r2, #23
     4f6:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     4f8:	687b      	ldr	r3, [r7, #4]
     4fa:	2200      	movs	r2, #0
     4fc:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
     4fe:	687b      	ldr	r3, [r7, #4]
     500:	22ff      	movs	r2, #255	; 0xff
     502:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
     504:	687b      	ldr	r3, [r7, #4]
     506:	2200      	movs	r2, #0
     508:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     50a:	687b      	ldr	r3, [r7, #4]
     50c:	2200      	movs	r2, #0
     50e:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
     510:	687b      	ldr	r3, [r7, #4]
     512:	2296      	movs	r2, #150	; 0x96
     514:	0192      	lsls	r2, r2, #6
     516:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
     518:	687b      	ldr	r3, [r7, #4]
     51a:	2224      	movs	r2, #36	; 0x24
     51c:	2101      	movs	r1, #1
     51e:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
     520:	687b      	ldr	r3, [r7, #4]
     522:	2225      	movs	r2, #37	; 0x25
     524:	2101      	movs	r1, #1
     526:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
     528:	687b      	ldr	r3, [r7, #4]
     52a:	2226      	movs	r2, #38	; 0x26
     52c:	2100      	movs	r1, #0
     52e:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
     530:	687b      	ldr	r3, [r7, #4]
     532:	2227      	movs	r2, #39	; 0x27
     534:	2100      	movs	r1, #0
     536:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
     538:	687b      	ldr	r3, [r7, #4]
     53a:	2200      	movs	r2, #0
     53c:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
     53e:	687b      	ldr	r3, [r7, #4]
     540:	2288      	movs	r2, #136	; 0x88
     542:	0352      	lsls	r2, r2, #13
     544:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
     546:	687b      	ldr	r3, [r7, #4]
     548:	222c      	movs	r2, #44	; 0x2c
     54a:	2100      	movs	r1, #0
     54c:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
     54e:	687b      	ldr	r3, [r7, #4]
     550:	222d      	movs	r2, #45	; 0x2d
     552:	2100      	movs	r1, #0
     554:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
     556:	687b      	ldr	r3, [r7, #4]
     558:	2200      	movs	r2, #0
     55a:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
     55c:	687b      	ldr	r3, [r7, #4]
     55e:	2200      	movs	r2, #0
     560:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
     562:	687b      	ldr	r3, [r7, #4]
     564:	2200      	movs	r2, #0
     566:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
     568:	687b      	ldr	r3, [r7, #4]
     56a:	2200      	movs	r2, #0
     56c:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     56e:	687b      	ldr	r3, [r7, #4]
     570:	2200      	movs	r2, #0
     572:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     574:	687b      	ldr	r3, [r7, #4]
     576:	2200      	movs	r2, #0
     578:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     57a:	687b      	ldr	r3, [r7, #4]
     57c:	2200      	movs	r2, #0
     57e:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     580:	687b      	ldr	r3, [r7, #4]
     582:	2200      	movs	r2, #0
     584:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     586:	687b      	ldr	r3, [r7, #4]
     588:	2200      	movs	r2, #0
     58a:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     58c:	687b      	ldr	r3, [r7, #4]
     58e:	2200      	movs	r2, #0
     590:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                    = 19;
     592:	687b      	ldr	r3, [r7, #4]
     594:	2213      	movs	r2, #19
     596:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     598:	687b      	ldr	r3, [r7, #4]
     59a:	2200      	movs	r2, #0
     59c:	775a      	strb	r2, [r3, #29]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
#endif
}
     59e:	46c0      	nop			; (mov r8, r8)
     5a0:	46bd      	mov	sp, r7
     5a2:	b002      	add	sp, #8
     5a4:	bd80      	pop	{r7, pc}
	...

000005a8 <usart_enable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_enable(
		const struct usart_module *const module)
{
     5a8:	b580      	push	{r7, lr}
     5aa:	b084      	sub	sp, #16
     5ac:	af00      	add	r7, sp, #0
     5ae:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     5b0:	687b      	ldr	r3, [r7, #4]
     5b2:	681b      	ldr	r3, [r3, #0]
     5b4:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     5b6:	687b      	ldr	r3, [r7, #4]
     5b8:	681b      	ldr	r3, [r3, #0]
     5ba:	0018      	movs	r0, r3
     5bc:	4b09      	ldr	r3, [pc, #36]	; (5e4 <usart_enable+0x3c>)
     5be:	4798      	blx	r3
     5c0:	0003      	movs	r3, r0
     5c2:	0018      	movs	r0, r3
     5c4:	4b08      	ldr	r3, [pc, #32]	; (5e8 <usart_enable+0x40>)
     5c6:	4798      	blx	r3
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
     5c8:	687b      	ldr	r3, [r7, #4]
     5ca:	0018      	movs	r0, r3
     5cc:	4b07      	ldr	r3, [pc, #28]	; (5ec <usart_enable+0x44>)
     5ce:	4798      	blx	r3

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     5d0:	68fb      	ldr	r3, [r7, #12]
     5d2:	681b      	ldr	r3, [r3, #0]
     5d4:	2202      	movs	r2, #2
     5d6:	431a      	orrs	r2, r3
     5d8:	68fb      	ldr	r3, [r7, #12]
     5da:	601a      	str	r2, [r3, #0]
}
     5dc:	46c0      	nop			; (mov r8, r8)
     5de:	46bd      	mov	sp, r7
     5e0:	b004      	add	sp, #16
     5e2:	bd80      	pop	{r7, pc}
     5e4:	00004cb1 	.word	0x00004cb1
     5e8:	00000479 	.word	0x00000479
     5ec:	000004c5 	.word	0x000004c5

000005f0 <usart_enable_callback>:
 * \param[in]  callback_type  Callback type given by an enum
 */
static inline void usart_enable_callback(
		struct usart_module *const module,
		enum usart_callback callback_type)
{
     5f0:	b580      	push	{r7, lr}
     5f2:	b082      	sub	sp, #8
     5f4:	af00      	add	r7, sp, #0
     5f6:	6078      	str	r0, [r7, #4]
     5f8:	000a      	movs	r2, r1
     5fa:	1cfb      	adds	r3, r7, #3
     5fc:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     5fe:	687b      	ldr	r3, [r7, #4]
     600:	2231      	movs	r2, #49	; 0x31
     602:	5c9b      	ldrb	r3, [r3, r2]
     604:	b25a      	sxtb	r2, r3
     606:	1cfb      	adds	r3, r7, #3
     608:	781b      	ldrb	r3, [r3, #0]
     60a:	2101      	movs	r1, #1
     60c:	4099      	lsls	r1, r3
     60e:	000b      	movs	r3, r1
     610:	b25b      	sxtb	r3, r3
     612:	4313      	orrs	r3, r2
     614:	b25b      	sxtb	r3, r3
     616:	b2d9      	uxtb	r1, r3
     618:	687b      	ldr	r3, [r7, #4]
     61a:	2231      	movs	r2, #49	; 0x31
     61c:	5499      	strb	r1, [r3, r2]

}
     61e:	46c0      	nop			; (mov r8, r8)
     620:	46bd      	mov	sp, r7
     622:	b002      	add	sp, #8
     624:	bd80      	pop	{r7, pc}
	...

00000628 <usart_read_callback>:
//! \brief Callback Function for USART Read (BT).
//!
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_read_callback(struct usart_module *const usart_module)
{    
     628:	b580      	push	{r7, lr}
     62a:	b082      	sub	sp, #8
     62c:	af00      	add	r7, sp, #0
     62e:	6078      	str	r0, [r7, #4]
    if ((!bt_start_received) && (rx_buffer[0] == '<'))
     630:	4b19      	ldr	r3, [pc, #100]	; (698 <usart_read_callback+0x70>)
     632:	781b      	ldrb	r3, [r3, #0]
     634:	2201      	movs	r2, #1
     636:	4053      	eors	r3, r2
     638:	b2db      	uxtb	r3, r3
     63a:	2b00      	cmp	r3, #0
     63c:	d007      	beq.n	64e <usart_read_callback+0x26>
     63e:	4b17      	ldr	r3, [pc, #92]	; (69c <usart_read_callback+0x74>)
     640:	781b      	ldrb	r3, [r3, #0]
     642:	2b3c      	cmp	r3, #60	; 0x3c
     644:	d103      	bne.n	64e <usart_read_callback+0x26>
    {
        bt_start_received = true;
     646:	4b14      	ldr	r3, [pc, #80]	; (698 <usart_read_callback+0x70>)
     648:	2201      	movs	r2, #1
     64a:	701a      	strb	r2, [r3, #0]
        {
            bt_message[bt_counting] = rx_buffer[0];
            bt_counting++;
        }
    }
}
     64c:	e020      	b.n	690 <usart_read_callback+0x68>
        if (rx_buffer[0] == '>')
     64e:	4b13      	ldr	r3, [pc, #76]	; (69c <usart_read_callback+0x74>)
     650:	781b      	ldrb	r3, [r3, #0]
     652:	2b3e      	cmp	r3, #62	; 0x3e
     654:	d10f      	bne.n	676 <usart_read_callback+0x4e>
            bt_received(bt_message);
     656:	4b12      	ldr	r3, [pc, #72]	; (6a0 <usart_read_callback+0x78>)
     658:	0018      	movs	r0, r3
     65a:	4b12      	ldr	r3, [pc, #72]	; (6a4 <usart_read_callback+0x7c>)
     65c:	4798      	blx	r3
            clean_array(bt_counting);
     65e:	4b12      	ldr	r3, [pc, #72]	; (6a8 <usart_read_callback+0x80>)
     660:	781b      	ldrb	r3, [r3, #0]
     662:	0018      	movs	r0, r3
     664:	4b11      	ldr	r3, [pc, #68]	; (6ac <usart_read_callback+0x84>)
     666:	4798      	blx	r3
            bt_counting = 0;
     668:	4b0f      	ldr	r3, [pc, #60]	; (6a8 <usart_read_callback+0x80>)
     66a:	2200      	movs	r2, #0
     66c:	701a      	strb	r2, [r3, #0]
            bt_start_received = false;
     66e:	4b0a      	ldr	r3, [pc, #40]	; (698 <usart_read_callback+0x70>)
     670:	2200      	movs	r2, #0
     672:	701a      	strb	r2, [r3, #0]
}
     674:	e00c      	b.n	690 <usart_read_callback+0x68>
            bt_message[bt_counting] = rx_buffer[0];
     676:	4b0c      	ldr	r3, [pc, #48]	; (6a8 <usart_read_callback+0x80>)
     678:	781b      	ldrb	r3, [r3, #0]
     67a:	001a      	movs	r2, r3
     67c:	4b07      	ldr	r3, [pc, #28]	; (69c <usart_read_callback+0x74>)
     67e:	7819      	ldrb	r1, [r3, #0]
     680:	4b07      	ldr	r3, [pc, #28]	; (6a0 <usart_read_callback+0x78>)
     682:	5499      	strb	r1, [r3, r2]
            bt_counting++;
     684:	4b08      	ldr	r3, [pc, #32]	; (6a8 <usart_read_callback+0x80>)
     686:	781b      	ldrb	r3, [r3, #0]
     688:	3301      	adds	r3, #1
     68a:	b2da      	uxtb	r2, r3
     68c:	4b06      	ldr	r3, [pc, #24]	; (6a8 <usart_read_callback+0x80>)
     68e:	701a      	strb	r2, [r3, #0]
}
     690:	46c0      	nop			; (mov r8, r8)
     692:	46bd      	mov	sp, r7
     694:	b002      	add	sp, #8
     696:	bd80      	pop	{r7, pc}
     698:	20000094 	.word	0x20000094
     69c:	200001c0 	.word	0x200001c0
     6a0:	200001d0 	.word	0x200001d0
     6a4:	0000084d 	.word	0x0000084d
     6a8:	20000095 	.word	0x20000095
     6ac:	000006e5 	.word	0x000006e5

000006b0 <usart_write_callback>:
//! \brief Callback Function for USART Write (BT).
//!
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_write_callback(struct usart_module *const usart_module)
{
     6b0:	b580      	push	{r7, lr}
     6b2:	b082      	sub	sp, #8
     6b4:	af00      	add	r7, sp, #0
     6b6:	6078      	str	r0, [r7, #4]
    clean_array(bt_counting);
     6b8:	4b07      	ldr	r3, [pc, #28]	; (6d8 <usart_write_callback+0x28>)
     6ba:	781b      	ldrb	r3, [r3, #0]
     6bc:	0018      	movs	r0, r3
     6be:	4b07      	ldr	r3, [pc, #28]	; (6dc <usart_write_callback+0x2c>)
     6c0:	4798      	blx	r3
    bt_counting = 0;
     6c2:	4b05      	ldr	r3, [pc, #20]	; (6d8 <usart_write_callback+0x28>)
     6c4:	2200      	movs	r2, #0
     6c6:	701a      	strb	r2, [r3, #0]
    bt_start_received = false;
     6c8:	4b05      	ldr	r3, [pc, #20]	; (6e0 <usart_write_callback+0x30>)
     6ca:	2200      	movs	r2, #0
     6cc:	701a      	strb	r2, [r3, #0]
}
     6ce:	46c0      	nop			; (mov r8, r8)
     6d0:	46bd      	mov	sp, r7
     6d2:	b002      	add	sp, #8
     6d4:	bd80      	pop	{r7, pc}
     6d6:	46c0      	nop			; (mov r8, r8)
     6d8:	20000095 	.word	0x20000095
     6dc:	000006e5 	.word	0x000006e5
     6e0:	20000094 	.word	0x20000094

000006e4 <clean_array>:

//=============================================================================
//! \brief Clean the "received array" of the BT USART.
//=============================================================================
void clean_array(int length)
{
     6e4:	b580      	push	{r7, lr}
     6e6:	b084      	sub	sp, #16
     6e8:	af00      	add	r7, sp, #0
     6ea:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < length; i++)
     6ec:	2300      	movs	r3, #0
     6ee:	60fb      	str	r3, [r7, #12]
     6f0:	e007      	b.n	702 <clean_array+0x1e>
    {
        bt_message[i] = 0x00;
     6f2:	4a08      	ldr	r2, [pc, #32]	; (714 <clean_array+0x30>)
     6f4:	68fb      	ldr	r3, [r7, #12]
     6f6:	18d3      	adds	r3, r2, r3
     6f8:	2200      	movs	r2, #0
     6fa:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < length; i++)
     6fc:	68fb      	ldr	r3, [r7, #12]
     6fe:	3301      	adds	r3, #1
     700:	60fb      	str	r3, [r7, #12]
     702:	68fa      	ldr	r2, [r7, #12]
     704:	687b      	ldr	r3, [r7, #4]
     706:	429a      	cmp	r2, r3
     708:	dbf3      	blt.n	6f2 <clean_array+0xe>
    }
}
     70a:	46c0      	nop			; (mov r8, r8)
     70c:	46bd      	mov	sp, r7
     70e:	b004      	add	sp, #16
     710:	bd80      	pop	{r7, pc}
     712:	46c0      	nop			; (mov r8, r8)
     714:	200001d0 	.word	0x200001d0

00000718 <configure_usart>:

//=============================================================================
//! \brief Setup Function for USART (Debug and BT).
//=============================================================================
void configure_usart(void)
{
     718:	b580      	push	{r7, lr}
     71a:	b090      	sub	sp, #64	; 0x40
     71c:	af00      	add	r7, sp, #0
// General
    bt_timer = 0;
     71e:	4b1a      	ldr	r3, [pc, #104]	; (788 <configure_usart+0x70>)
     720:	2200      	movs	r2, #0
     722:	601a      	str	r2, [r3, #0]
    bt_connected = false;
     724:	4b19      	ldr	r3, [pc, #100]	; (78c <configure_usart+0x74>)
     726:	2200      	movs	r2, #0
     728:	701a      	strb	r2, [r3, #0]
    poll_requested = false;
     72a:	4b19      	ldr	r3, [pc, #100]	; (790 <configure_usart+0x78>)
     72c:	2200      	movs	r2, #0
     72e:	701a      	strb	r2, [r3, #0]
    
    struct usart_config config_usart;
    usart_get_config_defaults(&config_usart);
     730:	003b      	movs	r3, r7
     732:	0018      	movs	r0, r3
     734:	4b17      	ldr	r3, [pc, #92]	; (794 <configure_usart+0x7c>)
     736:	4798      	blx	r3
    
    stdio_serial_init(&dbg_usart_instance, EDBG_CDC_MODULE, &config_usart);
#endif

//BT USART
    config_usart.baudrate    = 9600;
     738:	003b      	movs	r3, r7
     73a:	2296      	movs	r2, #150	; 0x96
     73c:	0192      	lsls	r2, r2, #6
     73e:	621a      	str	r2, [r3, #32]
    config_usart.mux_setting = BT_UART_SERCOM_MUX_SETTING;
     740:	003b      	movs	r3, r7
     742:	2280      	movs	r2, #128	; 0x80
     744:	0352      	lsls	r2, r2, #13
     746:	60da      	str	r2, [r3, #12]
    config_usart.pinmux_pad0 = BT_UART_SERCOM_PINMUX_PAD0;
     748:	003b      	movs	r3, r7
     74a:	4a13      	ldr	r2, [pc, #76]	; (798 <configure_usart+0x80>)
     74c:	631a      	str	r2, [r3, #48]	; 0x30
    config_usart.pinmux_pad1 = BT_UART_SERCOM_PINMUX_PAD1;
     74e:	003b      	movs	r3, r7
     750:	4a12      	ldr	r2, [pc, #72]	; (79c <configure_usart+0x84>)
     752:	635a      	str	r2, [r3, #52]	; 0x34
    config_usart.pinmux_pad2 = BT_UART_SERCOM_PINMUX_PAD2;
     754:	003b      	movs	r3, r7
     756:	2201      	movs	r2, #1
     758:	4252      	negs	r2, r2
     75a:	639a      	str	r2, [r3, #56]	; 0x38
    config_usart.pinmux_pad3 = BT_UART_SERCOM_PINMUX_PAD3;
     75c:	003b      	movs	r3, r7
     75e:	2201      	movs	r2, #1
     760:	4252      	negs	r2, r2
     762:	63da      	str	r2, [r3, #60]	; 0x3c

    while (usart_init(&bt_usart_instance, BT_UART_MODULE, &config_usart) != STATUS_OK) {}
     764:	46c0      	nop			; (mov r8, r8)
     766:	003a      	movs	r2, r7
     768:	490d      	ldr	r1, [pc, #52]	; (7a0 <configure_usart+0x88>)
     76a:	4b0e      	ldr	r3, [pc, #56]	; (7a4 <configure_usart+0x8c>)
     76c:	0018      	movs	r0, r3
     76e:	4b0e      	ldr	r3, [pc, #56]	; (7a8 <configure_usart+0x90>)
     770:	4798      	blx	r3
     772:	1e03      	subs	r3, r0, #0
     774:	d1f7      	bne.n	766 <configure_usart+0x4e>
   
    usart_enable(&bt_usart_instance);
     776:	4b0b      	ldr	r3, [pc, #44]	; (7a4 <configure_usart+0x8c>)
     778:	0018      	movs	r0, r3
     77a:	4b0c      	ldr	r3, [pc, #48]	; (7ac <configure_usart+0x94>)
     77c:	4798      	blx	r3
}
     77e:	46c0      	nop			; (mov r8, r8)
     780:	46bd      	mov	sp, r7
     782:	b010      	add	sp, #64	; 0x40
     784:	bd80      	pop	{r7, pc}
     786:	46c0      	nop			; (mov r8, r8)
     788:	200001f0 	.word	0x200001f0
     78c:	200001f7 	.word	0x200001f7
     790:	200001cc 	.word	0x200001cc
     794:	000004e9 	.word	0x000004e9
     798:	00100002 	.word	0x00100002
     79c:	00110002 	.word	0x00110002
     7a0:	42000c00 	.word	0x42000c00
     7a4:	20000130 	.word	0x20000130
     7a8:	00004465 	.word	0x00004465
     7ac:	000005a9 	.word	0x000005a9

000007b0 <configure_usart_callbacks>:

//=============================================================================
//! \brief Configure callback Function for USART (BT).
//=============================================================================
void configure_usart_callbacks(void)
{
     7b0:	b580      	push	{r7, lr}
     7b2:	af00      	add	r7, sp, #0
    //! [setup_register_callbacks]
    usart_register_callback(&bt_usart_instance, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
     7b4:	490c      	ldr	r1, [pc, #48]	; (7e8 <configure_usart_callbacks+0x38>)
     7b6:	4b0d      	ldr	r3, [pc, #52]	; (7ec <configure_usart_callbacks+0x3c>)
     7b8:	2200      	movs	r2, #0
     7ba:	0018      	movs	r0, r3
     7bc:	4b0c      	ldr	r3, [pc, #48]	; (7f0 <configure_usart_callbacks+0x40>)
     7be:	4798      	blx	r3
    usart_register_callback(&bt_usart_instance, usart_read_callback,  USART_CALLBACK_BUFFER_RECEIVED);
     7c0:	490c      	ldr	r1, [pc, #48]	; (7f4 <configure_usart_callbacks+0x44>)
     7c2:	4b0a      	ldr	r3, [pc, #40]	; (7ec <configure_usart_callbacks+0x3c>)
     7c4:	2201      	movs	r2, #1
     7c6:	0018      	movs	r0, r3
     7c8:	4b09      	ldr	r3, [pc, #36]	; (7f0 <configure_usart_callbacks+0x40>)
     7ca:	4798      	blx	r3
    //! [setup_register_callbacks]

    //! [setup_enable_callbacks]
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
     7cc:	4b07      	ldr	r3, [pc, #28]	; (7ec <configure_usart_callbacks+0x3c>)
     7ce:	2100      	movs	r1, #0
     7d0:	0018      	movs	r0, r3
     7d2:	4b09      	ldr	r3, [pc, #36]	; (7f8 <configure_usart_callbacks+0x48>)
     7d4:	4798      	blx	r3
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
     7d6:	4b05      	ldr	r3, [pc, #20]	; (7ec <configure_usart_callbacks+0x3c>)
     7d8:	2101      	movs	r1, #1
     7da:	0018      	movs	r0, r3
     7dc:	4b06      	ldr	r3, [pc, #24]	; (7f8 <configure_usart_callbacks+0x48>)
     7de:	4798      	blx	r3
    //! [setup_enable_callbacks]
}
     7e0:	46c0      	nop			; (mov r8, r8)
     7e2:	46bd      	mov	sp, r7
     7e4:	bd80      	pop	{r7, pc}
     7e6:	46c0      	nop			; (mov r8, r8)
     7e8:	000006b1 	.word	0x000006b1
     7ec:	20000130 	.word	0x20000130
     7f0:	00004819 	.word	0x00004819
     7f4:	00000629 	.word	0x00000629
     7f8:	000005f1 	.word	0x000005f1

000007fc <bt_usart_write_job>:

//=============================================================================
//! \brief Write at the BT USART.
//=============================================================================
void bt_usart_write_job(uint8_t *string, uint16_t length)
{
     7fc:	b580      	push	{r7, lr}
     7fe:	b082      	sub	sp, #8
     800:	af00      	add	r7, sp, #0
     802:	6078      	str	r0, [r7, #4]
     804:	000a      	movs	r2, r1
     806:	1cbb      	adds	r3, r7, #2
     808:	801a      	strh	r2, [r3, #0]
    usart_write_buffer_job(&bt_usart_instance, string, length);
     80a:	1cbb      	adds	r3, r7, #2
     80c:	881a      	ldrh	r2, [r3, #0]
     80e:	6879      	ldr	r1, [r7, #4]
     810:	4b03      	ldr	r3, [pc, #12]	; (820 <bt_usart_write_job+0x24>)
     812:	0018      	movs	r0, r3
     814:	4b03      	ldr	r3, [pc, #12]	; (824 <bt_usart_write_job+0x28>)
     816:	4798      	blx	r3
}
     818:	46c0      	nop			; (mov r8, r8)
     81a:	46bd      	mov	sp, r7
     81c:	b002      	add	sp, #8
     81e:	bd80      	pop	{r7, pc}
     820:	20000130 	.word	0x20000130
     824:	00004861 	.word	0x00004861

00000828 <bt_usart_receive_job>:

//=============================================================================
//! \brief Check for received messages at the BT USART.
//=============================================================================
void bt_usart_receive_job(void)
{
     828:	b580      	push	{r7, lr}
     82a:	af00      	add	r7, sp, #0
    usart_read_buffer_job(&bt_usart_instance, (uint8_t *)rx_buffer, MIN_RX_BUFFER_LENGTH);
     82c:	4904      	ldr	r1, [pc, #16]	; (840 <bt_usart_receive_job+0x18>)
     82e:	4b05      	ldr	r3, [pc, #20]	; (844 <bt_usart_receive_job+0x1c>)
     830:	2201      	movs	r2, #1
     832:	0018      	movs	r0, r3
     834:	4b04      	ldr	r3, [pc, #16]	; (848 <bt_usart_receive_job+0x20>)
     836:	4798      	blx	r3
}
     838:	46c0      	nop			; (mov r8, r8)
     83a:	46bd      	mov	sp, r7
     83c:	bd80      	pop	{r7, pc}
     83e:	46c0      	nop			; (mov r8, r8)
     840:	200001c0 	.word	0x200001c0
     844:	20000130 	.word	0x20000130
     848:	000048a9 	.word	0x000048a9

0000084c <bt_received>:

//=============================================================================
//! \brief Treat the received messages at the BT USART.
//=============================================================================
void bt_received(uint8_t* received_msg)
{
     84c:	b580      	push	{r7, lr}
     84e:	b08a      	sub	sp, #40	; 0x28
     850:	af00      	add	r7, sp, #0
     852:	6078      	str	r0, [r7, #4]
    if (!bt_connected)
     854:	4b74      	ldr	r3, [pc, #464]	; (a28 <bt_received+0x1dc>)
     856:	781b      	ldrb	r3, [r3, #0]
     858:	2201      	movs	r2, #1
     85a:	4053      	eors	r3, r2
     85c:	b2db      	uxtb	r3, r3
     85e:	2b00      	cmp	r3, #0
     860:	d00b      	beq.n	87a <bt_received+0x2e>
    {
        if (strcmp((const char*) received_msg, "OCTO") == 0)
     862:	4a72      	ldr	r2, [pc, #456]	; (a2c <bt_received+0x1e0>)
     864:	687b      	ldr	r3, [r7, #4]
     866:	0011      	movs	r1, r2
     868:	0018      	movs	r0, r3
     86a:	4b71      	ldr	r3, [pc, #452]	; (a30 <bt_received+0x1e4>)
     86c:	4798      	blx	r3
     86e:	1e03      	subs	r3, r0, #0
     870:	d000      	beq.n	874 <bt_received+0x28>
     872:	e0d4      	b.n	a1e <bt_received+0x1d2>
        {
            bt_start_setup();
     874:	4b6f      	ldr	r3, [pc, #444]	; (a34 <bt_received+0x1e8>)
     876:	4798      	blx	r3
        else if(strcmp((const char*) received_msg, "OK") == 0)
        {
            poll_requested = false;
        }
    }
}
     878:	e0d1      	b.n	a1e <bt_received+0x1d2>
        if (received_msg[0] == 'W')
     87a:	687b      	ldr	r3, [r7, #4]
     87c:	781b      	ldrb	r3, [r3, #0]
     87e:	2b57      	cmp	r3, #87	; 0x57
     880:	d000      	beq.n	884 <bt_received+0x38>
     882:	e09d      	b.n	9c0 <bt_received+0x174>
            int nr_params = received_msg[2] - 0x30;
     884:	687b      	ldr	r3, [r7, #4]
     886:	3302      	adds	r3, #2
     888:	781b      	ldrb	r3, [r3, #0]
     88a:	3b30      	subs	r3, #48	; 0x30
     88c:	61fb      	str	r3, [r7, #28]
            int index = 4;
     88e:	2304      	movs	r3, #4
     890:	627b      	str	r3, [r7, #36]	; 0x24
            for (int i = 0; i < nr_params; i++, index+=4)
     892:	2300      	movs	r3, #0
     894:	623b      	str	r3, [r7, #32]
     896:	e085      	b.n	9a4 <bt_received+0x158>
                if (received_msg[index] == 'L')
     898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     89a:	687a      	ldr	r2, [r7, #4]
     89c:	18d3      	adds	r3, r2, r3
     89e:	781b      	ldrb	r3, [r3, #0]
     8a0:	2b4c      	cmp	r3, #76	; 0x4c
     8a2:	d10a      	bne.n	8ba <bt_received+0x6e>
                    change_light_mode((E_LIGHT_MODE) received_msg[index+2] - 0x30);
     8a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     8a6:	3302      	adds	r3, #2
     8a8:	687a      	ldr	r2, [r7, #4]
     8aa:	18d3      	adds	r3, r2, r3
     8ac:	781b      	ldrb	r3, [r3, #0]
     8ae:	3b30      	subs	r3, #48	; 0x30
     8b0:	b2db      	uxtb	r3, r3
     8b2:	0018      	movs	r0, r3
     8b4:	4b60      	ldr	r3, [pc, #384]	; (a38 <bt_received+0x1ec>)
     8b6:	4798      	blx	r3
     8b8:	e06e      	b.n	998 <bt_received+0x14c>
                else if (received_msg[index] == 'F')
     8ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     8bc:	687a      	ldr	r2, [r7, #4]
     8be:	18d3      	adds	r3, r2, r3
     8c0:	781b      	ldrb	r3, [r3, #0]
     8c2:	2b46      	cmp	r3, #70	; 0x46
     8c4:	d10a      	bne.n	8dc <bt_received+0x90>
                    change_light_freq((E_LIGHT_FREQ) received_msg[index+2] - 0x30);
     8c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     8c8:	3302      	adds	r3, #2
     8ca:	687a      	ldr	r2, [r7, #4]
     8cc:	18d3      	adds	r3, r2, r3
     8ce:	781b      	ldrb	r3, [r3, #0]
     8d0:	3b30      	subs	r3, #48	; 0x30
     8d2:	b2db      	uxtb	r3, r3
     8d4:	0018      	movs	r0, r3
     8d6:	4b59      	ldr	r3, [pc, #356]	; (a3c <bt_received+0x1f0>)
     8d8:	4798      	blx	r3
     8da:	e05d      	b.n	998 <bt_received+0x14c>
                else if (received_msg[index] == 'I')
     8dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     8de:	687a      	ldr	r2, [r7, #4]
     8e0:	18d3      	adds	r3, r2, r3
     8e2:	781b      	ldrb	r3, [r3, #0]
     8e4:	2b49      	cmp	r3, #73	; 0x49
     8e6:	d130      	bne.n	94a <bt_received+0xfe>
                    uint16_t light_perhundred = ((received_msg[index+2] - 0x30) * 10) + (received_msg[index+3] - 0x30);
     8e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     8ea:	3302      	adds	r3, #2
     8ec:	687a      	ldr	r2, [r7, #4]
     8ee:	18d3      	adds	r3, r2, r3
     8f0:	781b      	ldrb	r3, [r3, #0]
     8f2:	3b30      	subs	r3, #48	; 0x30
     8f4:	b29b      	uxth	r3, r3
     8f6:	1c1a      	adds	r2, r3, #0
     8f8:	0092      	lsls	r2, r2, #2
     8fa:	18d3      	adds	r3, r2, r3
     8fc:	18db      	adds	r3, r3, r3
     8fe:	b29a      	uxth	r2, r3
     900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     902:	3303      	adds	r3, #3
     904:	6879      	ldr	r1, [r7, #4]
     906:	18cb      	adds	r3, r1, r3
     908:	781b      	ldrb	r3, [r3, #0]
     90a:	b29b      	uxth	r3, r3
     90c:	18d3      	adds	r3, r2, r3
     90e:	b29a      	uxth	r2, r3
     910:	231a      	movs	r3, #26
     912:	18fb      	adds	r3, r7, r3
     914:	3a30      	subs	r2, #48	; 0x30
     916:	801a      	strh	r2, [r3, #0]
                    uint16_t light_perthousand = ((light_perhundred * 850) / 100) + 100;
     918:	231a      	movs	r3, #26
     91a:	18fb      	adds	r3, r7, r3
     91c:	881b      	ldrh	r3, [r3, #0]
     91e:	4a48      	ldr	r2, [pc, #288]	; (a40 <bt_received+0x1f4>)
     920:	435a      	muls	r2, r3
     922:	4b48      	ldr	r3, [pc, #288]	; (a44 <bt_received+0x1f8>)
     924:	2164      	movs	r1, #100	; 0x64
     926:	0010      	movs	r0, r2
     928:	4798      	blx	r3
     92a:	0003      	movs	r3, r0
     92c:	b29a      	uxth	r2, r3
     92e:	2318      	movs	r3, #24
     930:	18fb      	adds	r3, r7, r3
     932:	3264      	adds	r2, #100	; 0x64
     934:	801a      	strh	r2, [r3, #0]
                    change_light_bright(light_perthousand);
     936:	2318      	movs	r3, #24
     938:	18fb      	adds	r3, r7, r3
     93a:	881b      	ldrh	r3, [r3, #0]
     93c:	0018      	movs	r0, r3
     93e:	4b42      	ldr	r3, [pc, #264]	; (a48 <bt_received+0x1fc>)
     940:	4798      	blx	r3
					index++;
     942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     944:	3301      	adds	r3, #1
     946:	627b      	str	r3, [r7, #36]	; 0x24
     948:	e026      	b.n	998 <bt_received+0x14c>
                else if (received_msg[index] == 'P')
     94a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     94c:	687a      	ldr	r2, [r7, #4]
     94e:	18d3      	adds	r3, r2, r3
     950:	781b      	ldrb	r3, [r3, #0]
     952:	2b50      	cmp	r3, #80	; 0x50
     954:	d120      	bne.n	998 <bt_received+0x14c>
                    uint16_t new_threshold = ((received_msg[index+2] - 0x30) * 10) + (received_msg[index+3] - 0x30);
     956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     958:	3302      	adds	r3, #2
     95a:	687a      	ldr	r2, [r7, #4]
     95c:	18d3      	adds	r3, r2, r3
     95e:	781b      	ldrb	r3, [r3, #0]
     960:	3b30      	subs	r3, #48	; 0x30
     962:	b29b      	uxth	r3, r3
     964:	1c1a      	adds	r2, r3, #0
     966:	0092      	lsls	r2, r2, #2
     968:	18d3      	adds	r3, r2, r3
     96a:	18db      	adds	r3, r3, r3
     96c:	b29a      	uxth	r2, r3
     96e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     970:	3303      	adds	r3, #3
     972:	6879      	ldr	r1, [r7, #4]
     974:	18cb      	adds	r3, r1, r3
     976:	781b      	ldrb	r3, [r3, #0]
     978:	b29b      	uxth	r3, r3
     97a:	18d3      	adds	r3, r2, r3
     97c:	b29a      	uxth	r2, r3
     97e:	2316      	movs	r3, #22
     980:	18fb      	adds	r3, r7, r3
     982:	3a30      	subs	r2, #48	; 0x30
     984:	801a      	strh	r2, [r3, #0]
                    change_light_threshold(new_threshold);
     986:	2316      	movs	r3, #22
     988:	18fb      	adds	r3, r7, r3
     98a:	881b      	ldrh	r3, [r3, #0]
     98c:	0018      	movs	r0, r3
     98e:	4b2f      	ldr	r3, [pc, #188]	; (a4c <bt_received+0x200>)
     990:	4798      	blx	r3
					index++;
     992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     994:	3301      	adds	r3, #1
     996:	627b      	str	r3, [r7, #36]	; 0x24
            for (int i = 0; i < nr_params; i++, index+=4)
     998:	6a3b      	ldr	r3, [r7, #32]
     99a:	3301      	adds	r3, #1
     99c:	623b      	str	r3, [r7, #32]
     99e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     9a0:	3304      	adds	r3, #4
     9a2:	627b      	str	r3, [r7, #36]	; 0x24
     9a4:	6a3a      	ldr	r2, [r7, #32]
     9a6:	69fb      	ldr	r3, [r7, #28]
     9a8:	429a      	cmp	r2, r3
     9aa:	da00      	bge.n	9ae <bt_received+0x162>
     9ac:	e774      	b.n	898 <bt_received+0x4c>
            uint8_t* init_resp = "<OK>";
     9ae:	4b28      	ldr	r3, [pc, #160]	; (a50 <bt_received+0x204>)
     9b0:	613b      	str	r3, [r7, #16]
            usart_write_buffer_job(&bt_usart_instance, init_resp, 4);
     9b2:	6939      	ldr	r1, [r7, #16]
     9b4:	4b27      	ldr	r3, [pc, #156]	; (a54 <bt_received+0x208>)
     9b6:	2204      	movs	r2, #4
     9b8:	0018      	movs	r0, r3
     9ba:	4b27      	ldr	r3, [pc, #156]	; (a58 <bt_received+0x20c>)
     9bc:	4798      	blx	r3
}
     9be:	e02e      	b.n	a1e <bt_received+0x1d2>
        else if (received_msg[0] == 'D')
     9c0:	687b      	ldr	r3, [r7, #4]
     9c2:	781b      	ldrb	r3, [r3, #0]
     9c4:	2b44      	cmp	r3, #68	; 0x44
     9c6:	d106      	bne.n	9d6 <bt_received+0x18a>
            change_light_mode(E_LIGHT_ON);
     9c8:	2001      	movs	r0, #1
     9ca:	4b1b      	ldr	r3, [pc, #108]	; (a38 <bt_received+0x1ec>)
     9cc:	4798      	blx	r3
            bt_connected = false;
     9ce:	4b16      	ldr	r3, [pc, #88]	; (a28 <bt_received+0x1dc>)
     9d0:	2200      	movs	r2, #0
     9d2:	701a      	strb	r2, [r3, #0]
}
     9d4:	e023      	b.n	a1e <bt_received+0x1d2>
        else if (received_msg[0] == 'C')
     9d6:	687b      	ldr	r3, [r7, #4]
     9d8:	781b      	ldrb	r3, [r3, #0]
     9da:	2b43      	cmp	r3, #67	; 0x43
     9dc:	d114      	bne.n	a08 <bt_received+0x1bc>
            if (received_msg[2] == '1')
     9de:	687b      	ldr	r3, [r7, #4]
     9e0:	3302      	adds	r3, #2
     9e2:	781b      	ldrb	r3, [r3, #0]
     9e4:	2b31      	cmp	r3, #49	; 0x31
     9e6:	d103      	bne.n	9f0 <bt_received+0x1a4>
                bcap_enable = true;
     9e8:	4b1c      	ldr	r3, [pc, #112]	; (a5c <bt_received+0x210>)
     9ea:	2201      	movs	r2, #1
     9ec:	701a      	strb	r2, [r3, #0]
     9ee:	e002      	b.n	9f6 <bt_received+0x1aa>
                bcap_enable = false;
     9f0:	4b1a      	ldr	r3, [pc, #104]	; (a5c <bt_received+0x210>)
     9f2:	2200      	movs	r2, #0
     9f4:	701a      	strb	r2, [r3, #0]
            uint8_t* init_resp = "<OK>";
     9f6:	4b16      	ldr	r3, [pc, #88]	; (a50 <bt_received+0x204>)
     9f8:	60fb      	str	r3, [r7, #12]
            usart_write_buffer_job(&bt_usart_instance, init_resp, 4);
     9fa:	68f9      	ldr	r1, [r7, #12]
     9fc:	4b15      	ldr	r3, [pc, #84]	; (a54 <bt_received+0x208>)
     9fe:	2204      	movs	r2, #4
     a00:	0018      	movs	r0, r3
     a02:	4b15      	ldr	r3, [pc, #84]	; (a58 <bt_received+0x20c>)
     a04:	4798      	blx	r3
}
     a06:	e00a      	b.n	a1e <bt_received+0x1d2>
        else if(strcmp((const char*) received_msg, "OK") == 0)
     a08:	4a15      	ldr	r2, [pc, #84]	; (a60 <bt_received+0x214>)
     a0a:	687b      	ldr	r3, [r7, #4]
     a0c:	0011      	movs	r1, r2
     a0e:	0018      	movs	r0, r3
     a10:	4b07      	ldr	r3, [pc, #28]	; (a30 <bt_received+0x1e4>)
     a12:	4798      	blx	r3
     a14:	1e03      	subs	r3, r0, #0
     a16:	d102      	bne.n	a1e <bt_received+0x1d2>
            poll_requested = false;
     a18:	4b12      	ldr	r3, [pc, #72]	; (a64 <bt_received+0x218>)
     a1a:	2200      	movs	r2, #0
     a1c:	701a      	strb	r2, [r3, #0]
}
     a1e:	46c0      	nop			; (mov r8, r8)
     a20:	46bd      	mov	sp, r7
     a22:	b00a      	add	sp, #40	; 0x28
     a24:	bd80      	pop	{r7, pc}
     a26:	46c0      	nop			; (mov r8, r8)
     a28:	200001f7 	.word	0x200001f7
     a2c:	00008c54 	.word	0x00008c54
     a30:	00008455 	.word	0x00008455
     a34:	00000a69 	.word	0x00000a69
     a38:	00006359 	.word	0x00006359
     a3c:	00006379 	.word	0x00006379
     a40:	00000352 	.word	0x00000352
     a44:	000068c1 	.word	0x000068c1
     a48:	00006399 	.word	0x00006399
     a4c:	000063b9 	.word	0x000063b9
     a50:	00008c5c 	.word	0x00008c5c
     a54:	20000130 	.word	0x20000130
     a58:	00004861 	.word	0x00004861
     a5c:	20000129 	.word	0x20000129
     a60:	00008c64 	.word	0x00008c64
     a64:	200001cc 	.word	0x200001cc

00000a68 <bt_start_setup>:

//=============================================================================
//! \brief Send the handshake to BT USART.
//=============================================================================
void bt_start_setup()
{
     a68:	b580      	push	{r7, lr}
     a6a:	b082      	sub	sp, #8
     a6c:	af00      	add	r7, sp, #0
    uint8_t* init_resp = "<BOARD>";
     a6e:	4b0a      	ldr	r3, [pc, #40]	; (a98 <bt_start_setup+0x30>)
     a70:	607b      	str	r3, [r7, #4]
    usart_write_buffer_job(&bt_usart_instance, init_resp, 7);
     a72:	6879      	ldr	r1, [r7, #4]
     a74:	4b09      	ldr	r3, [pc, #36]	; (a9c <bt_start_setup+0x34>)
     a76:	2207      	movs	r2, #7
     a78:	0018      	movs	r0, r3
     a7a:	4b09      	ldr	r3, [pc, #36]	; (aa0 <bt_start_setup+0x38>)
     a7c:	4798      	blx	r3
    bt_timer = 0;
     a7e:	4b09      	ldr	r3, [pc, #36]	; (aa4 <bt_start_setup+0x3c>)
     a80:	2200      	movs	r2, #0
     a82:	601a      	str	r2, [r3, #0]
    bt_connected = true;
     a84:	4b08      	ldr	r3, [pc, #32]	; (aa8 <bt_start_setup+0x40>)
     a86:	2201      	movs	r2, #1
     a88:	701a      	strb	r2, [r3, #0]
    poll_requested = false;
     a8a:	4b08      	ldr	r3, [pc, #32]	; (aac <bt_start_setup+0x44>)
     a8c:	2200      	movs	r2, #0
     a8e:	701a      	strb	r2, [r3, #0]
}
     a90:	46c0      	nop			; (mov r8, r8)
     a92:	46bd      	mov	sp, r7
     a94:	b002      	add	sp, #8
     a96:	bd80      	pop	{r7, pc}
     a98:	00008c68 	.word	0x00008c68
     a9c:	20000130 	.word	0x20000130
     aa0:	00004861 	.word	0x00004861
     aa4:	200001f0 	.word	0x200001f0
     aa8:	200001f7 	.word	0x200001f7
     aac:	200001cc 	.word	0x200001cc

00000ab0 <delay_cycles>:
 *
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
     ab0:	b580      	push	{r7, lr}
     ab2:	b082      	sub	sp, #8
     ab4:	af00      	add	r7, sp, #0
     ab6:	6078      	str	r0, [r7, #4]
	if (n > 0) {
     ab8:	687b      	ldr	r3, [r7, #4]
     aba:	2b00      	cmp	r3, #0
     abc:	d00c      	beq.n	ad8 <delay_cycles+0x28>
		SysTick->LOAD = n;
     abe:	4b08      	ldr	r3, [pc, #32]	; (ae0 <delay_cycles+0x30>)
     ac0:	687a      	ldr	r2, [r7, #4]
     ac2:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;
     ac4:	4b06      	ldr	r3, [pc, #24]	; (ae0 <delay_cycles+0x30>)
     ac6:	2200      	movs	r2, #0
     ac8:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     aca:	46c0      	nop			; (mov r8, r8)
     acc:	4b04      	ldr	r3, [pc, #16]	; (ae0 <delay_cycles+0x30>)
     ace:	681a      	ldr	r2, [r3, #0]
     ad0:	2380      	movs	r3, #128	; 0x80
     ad2:	025b      	lsls	r3, r3, #9
     ad4:	4013      	ands	r3, r2
     ad6:	d0f9      	beq.n	acc <delay_cycles+0x1c>
		};
	}
}
     ad8:	46c0      	nop			; (mov r8, r8)
     ada:	46bd      	mov	sp, r7
     adc:	b002      	add	sp, #8
     ade:	bd80      	pop	{r7, pc}
     ae0:	e000e010 	.word	0xe000e010

00000ae4 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     ae4:	b580      	push	{r7, lr}
     ae6:	af00      	add	r7, sp, #0
	cycles_per_ms = system_gclk_gen_get_hz(0);
     ae8:	2000      	movs	r0, #0
     aea:	4b0f      	ldr	r3, [pc, #60]	; (b28 <delay_init+0x44>)
     aec:	4798      	blx	r3
     aee:	0002      	movs	r2, r0
     af0:	4b0e      	ldr	r3, [pc, #56]	; (b2c <delay_init+0x48>)
     af2:	601a      	str	r2, [r3, #0]
	cycles_per_ms /= 1000;
     af4:	4b0d      	ldr	r3, [pc, #52]	; (b2c <delay_init+0x48>)
     af6:	6818      	ldr	r0, [r3, #0]
     af8:	4b0d      	ldr	r3, [pc, #52]	; (b30 <delay_init+0x4c>)
     afa:	22fa      	movs	r2, #250	; 0xfa
     afc:	0091      	lsls	r1, r2, #2
     afe:	4798      	blx	r3
     b00:	0003      	movs	r3, r0
     b02:	001a      	movs	r2, r3
     b04:	4b09      	ldr	r3, [pc, #36]	; (b2c <delay_init+0x48>)
     b06:	601a      	str	r2, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     b08:	4b08      	ldr	r3, [pc, #32]	; (b2c <delay_init+0x48>)
     b0a:	6818      	ldr	r0, [r3, #0]
     b0c:	4b08      	ldr	r3, [pc, #32]	; (b30 <delay_init+0x4c>)
     b0e:	22fa      	movs	r2, #250	; 0xfa
     b10:	0091      	lsls	r1, r2, #2
     b12:	4798      	blx	r3
     b14:	0003      	movs	r3, r0
     b16:	001a      	movs	r2, r3
     b18:	4b06      	ldr	r3, [pc, #24]	; (b34 <delay_init+0x50>)
     b1a:	601a      	str	r2, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     b1c:	4b06      	ldr	r3, [pc, #24]	; (b38 <delay_init+0x54>)
     b1e:	2205      	movs	r2, #5
     b20:	601a      	str	r2, [r3, #0]
}
     b22:	46c0      	nop			; (mov r8, r8)
     b24:	46bd      	mov	sp, r7
     b26:	bd80      	pop	{r7, pc}
     b28:	00005841 	.word	0x00005841
     b2c:	20000000 	.word	0x20000000
     b30:	000067ad 	.word	0x000067ad
     b34:	20000004 	.word	0x20000004
     b38:	e000e010 	.word	0xe000e010

00000b3c <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     b3c:	b580      	push	{r7, lr}
     b3e:	b082      	sub	sp, #8
     b40:	af00      	add	r7, sp, #0
     b42:	6078      	str	r0, [r7, #4]
	while (n--) {
     b44:	e004      	b.n	b50 <delay_cycles_ms+0x14>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     b46:	4b07      	ldr	r3, [pc, #28]	; (b64 <delay_cycles_ms+0x28>)
     b48:	681b      	ldr	r3, [r3, #0]
     b4a:	0018      	movs	r0, r3
     b4c:	4b06      	ldr	r3, [pc, #24]	; (b68 <delay_cycles_ms+0x2c>)
     b4e:	4798      	blx	r3
	while (n--) {
     b50:	687b      	ldr	r3, [r7, #4]
     b52:	1e5a      	subs	r2, r3, #1
     b54:	607a      	str	r2, [r7, #4]
     b56:	2b00      	cmp	r3, #0
     b58:	d1f5      	bne.n	b46 <delay_cycles_ms+0xa>
	}
}
     b5a:	46c0      	nop			; (mov r8, r8)
     b5c:	46bd      	mov	sp, r7
     b5e:	b002      	add	sp, #8
     b60:	bd80      	pop	{r7, pc}
     b62:	46c0      	nop			; (mov r8, r8)
     b64:	20000000 	.word	0x20000000
     b68:	00000ab1 	.word	0x00000ab1

00000b6c <system_gclk_chan_get_config_defaults>:
{
     b6c:	b580      	push	{r7, lr}
     b6e:	b082      	sub	sp, #8
     b70:	af00      	add	r7, sp, #0
     b72:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
     b74:	687b      	ldr	r3, [r7, #4]
     b76:	2200      	movs	r2, #0
     b78:	701a      	strb	r2, [r3, #0]
}
     b7a:	46c0      	nop			; (mov r8, r8)
     b7c:	46bd      	mov	sp, r7
     b7e:	b002      	add	sp, #8
     b80:	bd80      	pop	{r7, pc}
	...

00000b84 <system_apb_clock_set_mask>:
{
     b84:	b580      	push	{r7, lr}
     b86:	b082      	sub	sp, #8
     b88:	af00      	add	r7, sp, #0
     b8a:	0002      	movs	r2, r0
     b8c:	6039      	str	r1, [r7, #0]
     b8e:	1dfb      	adds	r3, r7, #7
     b90:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     b92:	1dfb      	adds	r3, r7, #7
     b94:	781b      	ldrb	r3, [r3, #0]
     b96:	2b01      	cmp	r3, #1
     b98:	d00a      	beq.n	bb0 <system_apb_clock_set_mask+0x2c>
     b9a:	2b02      	cmp	r3, #2
     b9c:	d00f      	beq.n	bbe <system_apb_clock_set_mask+0x3a>
     b9e:	2b00      	cmp	r3, #0
     ba0:	d114      	bne.n	bcc <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
     ba2:	4b0e      	ldr	r3, [pc, #56]	; (bdc <system_apb_clock_set_mask+0x58>)
     ba4:	4a0d      	ldr	r2, [pc, #52]	; (bdc <system_apb_clock_set_mask+0x58>)
     ba6:	6991      	ldr	r1, [r2, #24]
     ba8:	683a      	ldr	r2, [r7, #0]
     baa:	430a      	orrs	r2, r1
     bac:	619a      	str	r2, [r3, #24]
			break;
     bae:	e00f      	b.n	bd0 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
     bb0:	4b0a      	ldr	r3, [pc, #40]	; (bdc <system_apb_clock_set_mask+0x58>)
     bb2:	4a0a      	ldr	r2, [pc, #40]	; (bdc <system_apb_clock_set_mask+0x58>)
     bb4:	69d1      	ldr	r1, [r2, #28]
     bb6:	683a      	ldr	r2, [r7, #0]
     bb8:	430a      	orrs	r2, r1
     bba:	61da      	str	r2, [r3, #28]
			break;
     bbc:	e008      	b.n	bd0 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
     bbe:	4b07      	ldr	r3, [pc, #28]	; (bdc <system_apb_clock_set_mask+0x58>)
     bc0:	4a06      	ldr	r2, [pc, #24]	; (bdc <system_apb_clock_set_mask+0x58>)
     bc2:	6a11      	ldr	r1, [r2, #32]
     bc4:	683a      	ldr	r2, [r7, #0]
     bc6:	430a      	orrs	r2, r1
     bc8:	621a      	str	r2, [r3, #32]
			break;
     bca:	e001      	b.n	bd0 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
     bcc:	2317      	movs	r3, #23
     bce:	e000      	b.n	bd2 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
     bd0:	2300      	movs	r3, #0
}
     bd2:	0018      	movs	r0, r3
     bd4:	46bd      	mov	sp, r7
     bd6:	b002      	add	sp, #8
     bd8:	bd80      	pop	{r7, pc}
     bda:	46c0      	nop			; (mov r8, r8)
     bdc:	40000400 	.word	0x40000400

00000be0 <system_interrupt_enable>:
{
     be0:	b580      	push	{r7, lr}
     be2:	b082      	sub	sp, #8
     be4:	af00      	add	r7, sp, #0
     be6:	0002      	movs	r2, r0
     be8:	1dfb      	adds	r3, r7, #7
     bea:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     bec:	4b06      	ldr	r3, [pc, #24]	; (c08 <system_interrupt_enable+0x28>)
     bee:	1dfa      	adds	r2, r7, #7
     bf0:	7812      	ldrb	r2, [r2, #0]
     bf2:	0011      	movs	r1, r2
     bf4:	221f      	movs	r2, #31
     bf6:	400a      	ands	r2, r1
     bf8:	2101      	movs	r1, #1
     bfa:	4091      	lsls	r1, r2
     bfc:	000a      	movs	r2, r1
     bfe:	601a      	str	r2, [r3, #0]
}
     c00:	46c0      	nop			; (mov r8, r8)
     c02:	46bd      	mov	sp, r7
     c04:	b002      	add	sp, #8
     c06:	bd80      	pop	{r7, pc}
     c08:	e000e100 	.word	0xe000e100

00000c0c <system_interrupt_disable>:
 *
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
     c0c:	b580      	push	{r7, lr}
     c0e:	b082      	sub	sp, #8
     c10:	af00      	add	r7, sp, #0
     c12:	0002      	movs	r2, r0
     c14:	1dfb      	adds	r3, r7, #7
     c16:	701a      	strb	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     c18:	4a07      	ldr	r2, [pc, #28]	; (c38 <system_interrupt_disable+0x2c>)
     c1a:	1dfb      	adds	r3, r7, #7
     c1c:	781b      	ldrb	r3, [r3, #0]
     c1e:	0019      	movs	r1, r3
     c20:	231f      	movs	r3, #31
     c22:	400b      	ands	r3, r1
     c24:	2101      	movs	r1, #1
     c26:	4099      	lsls	r1, r3
     c28:	000b      	movs	r3, r1
     c2a:	0019      	movs	r1, r3
     c2c:	2380      	movs	r3, #128	; 0x80
     c2e:	50d1      	str	r1, [r2, r3]
}
     c30:	46c0      	nop			; (mov r8, r8)
     c32:	46bd      	mov	sp, r7
     c34:	b002      	add	sp, #8
     c36:	bd80      	pop	{r7, pc}
     c38:	e000e100 	.word	0xe000e100

00000c3c <rtc_count_is_syncing>:
 *
 * \retval true  if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static bool rtc_count_is_syncing(struct rtc_module *const module)
{
     c3c:	b580      	push	{r7, lr}
     c3e:	b084      	sub	sp, #16
     c40:	af00      	add	r7, sp, #0
     c42:	6078      	str	r0, [r7, #4]
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     c44:	687b      	ldr	r3, [r7, #4]
     c46:	681b      	ldr	r3, [r3, #0]
     c48:	60fb      	str	r3, [r7, #12]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     c4a:	68fb      	ldr	r3, [r7, #12]
     c4c:	7a9b      	ldrb	r3, [r3, #10]
     c4e:	b2db      	uxtb	r3, r3
     c50:	b25b      	sxtb	r3, r3
     c52:	2b00      	cmp	r3, #0
     c54:	da01      	bge.n	c5a <rtc_count_is_syncing+0x1e>
                return true;
     c56:	2301      	movs	r3, #1
     c58:	e000      	b.n	c5c <rtc_count_is_syncing+0x20>
        }

        return false;
     c5a:	2300      	movs	r3, #0
}
     c5c:	0018      	movs	r0, r3
     c5e:	46bd      	mov	sp, r7
     c60:	b004      	add	sp, #16
     c62:	bd80      	pop	{r7, pc}

00000c64 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     c64:	b580      	push	{r7, lr}
     c66:	b084      	sub	sp, #16
     c68:	af00      	add	r7, sp, #0
     c6a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     c6c:	687b      	ldr	r3, [r7, #4]
     c6e:	681b      	ldr	r3, [r3, #0]
     c70:	60fb      	str	r3, [r7, #12]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
     c72:	2003      	movs	r0, #3
     c74:	4b0a      	ldr	r3, [pc, #40]	; (ca0 <rtc_count_enable+0x3c>)
     c76:	4798      	blx	r3
#endif

	while (rtc_count_is_syncing(module)) {
     c78:	46c0      	nop			; (mov r8, r8)
     c7a:	687b      	ldr	r3, [r7, #4]
     c7c:	0018      	movs	r0, r3
     c7e:	4b09      	ldr	r3, [pc, #36]	; (ca4 <rtc_count_enable+0x40>)
     c80:	4798      	blx	r3
     c82:	1e03      	subs	r3, r0, #0
     c84:	d1f9      	bne.n	c7a <rtc_count_enable+0x16>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
     c86:	68fb      	ldr	r3, [r7, #12]
     c88:	881b      	ldrh	r3, [r3, #0]
     c8a:	b29b      	uxth	r3, r3
     c8c:	2202      	movs	r2, #2
     c8e:	4313      	orrs	r3, r2
     c90:	b29a      	uxth	r2, r3
     c92:	68fb      	ldr	r3, [r7, #12]
     c94:	801a      	strh	r2, [r3, #0]
}
     c96:	46c0      	nop			; (mov r8, r8)
     c98:	46bd      	mov	sp, r7
     c9a:	b004      	add	sp, #16
     c9c:	bd80      	pop	{r7, pc}
     c9e:	46c0      	nop			; (mov r8, r8)
     ca0:	00000be1 	.word	0x00000be1
     ca4:	00000c3d 	.word	0x00000c3d

00000ca8 <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     ca8:	b580      	push	{r7, lr}
     caa:	b084      	sub	sp, #16
     cac:	af00      	add	r7, sp, #0
     cae:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     cb0:	687b      	ldr	r3, [r7, #4]
     cb2:	681b      	ldr	r3, [r3, #0]
     cb4:	60fb      	str	r3, [r7, #12]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
     cb6:	2003      	movs	r0, #3
     cb8:	4b0a      	ldr	r3, [pc, #40]	; (ce4 <rtc_count_disable+0x3c>)
     cba:	4798      	blx	r3
#endif

	while (rtc_count_is_syncing(module)) {
     cbc:	46c0      	nop			; (mov r8, r8)
     cbe:	687b      	ldr	r3, [r7, #4]
     cc0:	0018      	movs	r0, r3
     cc2:	4b09      	ldr	r3, [pc, #36]	; (ce8 <rtc_count_disable+0x40>)
     cc4:	4798      	blx	r3
     cc6:	1e03      	subs	r3, r0, #0
     cc8:	d1f9      	bne.n	cbe <rtc_count_disable+0x16>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
     cca:	68fb      	ldr	r3, [r7, #12]
     ccc:	881b      	ldrh	r3, [r3, #0]
     cce:	b29b      	uxth	r3, r3
     cd0:	2202      	movs	r2, #2
     cd2:	4393      	bics	r3, r2
     cd4:	b29a      	uxth	r2, r3
     cd6:	68fb      	ldr	r3, [r7, #12]
     cd8:	801a      	strh	r2, [r3, #0]
}
     cda:	46c0      	nop			; (mov r8, r8)
     cdc:	46bd      	mov	sp, r7
     cde:	b004      	add	sp, #16
     ce0:	bd80      	pop	{r7, pc}
     ce2:	46c0      	nop			; (mov r8, r8)
     ce4:	00000c0d 	.word	0x00000c0d
     ce8:	00000c3d 	.word	0x00000c3d

00000cec <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     cec:	b580      	push	{r7, lr}
     cee:	b084      	sub	sp, #16
     cf0:	af00      	add	r7, sp, #0
     cf2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     cf4:	687b      	ldr	r3, [r7, #4]
     cf6:	681b      	ldr	r3, [r3, #0]
     cf8:	60fb      	str	r3, [r7, #12]

	/* Disable module before reset. */
	rtc_count_disable(module);
     cfa:	687b      	ldr	r3, [r7, #4]
     cfc:	0018      	movs	r0, r3
     cfe:	4b0d      	ldr	r3, [pc, #52]	; (d34 <rtc_count_reset+0x48>)
     d00:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
     d02:	687b      	ldr	r3, [r7, #4]
     d04:	2200      	movs	r2, #0
     d06:	829a      	strh	r2, [r3, #20]
	module->enabled_callback    = 0;
     d08:	687b      	ldr	r3, [r7, #4]
     d0a:	2200      	movs	r2, #0
     d0c:	82da      	strh	r2, [r3, #22]
#endif

	while (rtc_count_is_syncing(module)) {
     d0e:	46c0      	nop			; (mov r8, r8)
     d10:	687b      	ldr	r3, [r7, #4]
     d12:	0018      	movs	r0, r3
     d14:	4b08      	ldr	r3, [pc, #32]	; (d38 <rtc_count_reset+0x4c>)
     d16:	4798      	blx	r3
     d18:	1e03      	subs	r3, r0, #0
     d1a:	d1f9      	bne.n	d10 <rtc_count_reset+0x24>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
     d1c:	68fb      	ldr	r3, [r7, #12]
     d1e:	881b      	ldrh	r3, [r3, #0]
     d20:	b29b      	uxth	r3, r3
     d22:	2201      	movs	r2, #1
     d24:	4313      	orrs	r3, r2
     d26:	b29a      	uxth	r2, r3
     d28:	68fb      	ldr	r3, [r7, #12]
     d2a:	801a      	strh	r2, [r3, #0]
}
     d2c:	46c0      	nop			; (mov r8, r8)
     d2e:	46bd      	mov	sp, r7
     d30:	b004      	add	sp, #16
     d32:	bd80      	pop	{r7, pc}
     d34:	00000ca9 	.word	0x00000ca9
     d38:	00000c3d 	.word	0x00000c3d

00000d3c <_rtc_count_set_config>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were given.
 */
static enum status_code _rtc_count_set_config(
		struct rtc_module *const module,
		const struct rtc_count_config *const config)
{
     d3c:	b580      	push	{r7, lr}
     d3e:	b084      	sub	sp, #16
     d40:	af00      	add	r7, sp, #0
     d42:	6078      	str	r0, [r7, #4]
     d44:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     d46:	687b      	ldr	r3, [r7, #4]
     d48:	681b      	ldr	r3, [r3, #0]
     d4a:	60bb      	str	r3, [r7, #8]

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
     d4c:	683b      	ldr	r3, [r7, #0]
     d4e:	881a      	ldrh	r2, [r3, #0]
     d50:	68bb      	ldr	r3, [r7, #8]
     d52:	801a      	strh	r2, [r3, #0]

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     d54:	683b      	ldr	r3, [r7, #0]
     d56:	789b      	ldrb	r3, [r3, #2]
     d58:	2b00      	cmp	r3, #0
     d5a:	d03a      	beq.n	dd2 <_rtc_count_set_config+0x96>
     d5c:	2b01      	cmp	r3, #1
     d5e:	d000      	beq.n	d62 <_rtc_count_set_config+0x26>
     d60:	e06c      	b.n	e3c <_rtc_count_set_config+0x100>
		case RTC_COUNT_MODE_32BIT:
			/* Set 32bit mode and clear on match if applicable. */
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
     d62:	68bb      	ldr	r3, [r7, #8]
     d64:	881b      	ldrh	r3, [r3, #0]
     d66:	b29a      	uxth	r2, r3
     d68:	68bb      	ldr	r3, [r7, #8]
     d6a:	801a      	strh	r2, [r3, #0]

			/* Check if clear on compare match should be set. */
			if (config->clear_on_match) {
     d6c:	683b      	ldr	r3, [r7, #0]
     d6e:	78db      	ldrb	r3, [r3, #3]
     d70:	2b00      	cmp	r3, #0
     d72:	d007      	beq.n	d84 <_rtc_count_set_config+0x48>
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
     d74:	68bb      	ldr	r3, [r7, #8]
     d76:	881b      	ldrh	r3, [r3, #0]
     d78:	b29b      	uxth	r3, r3
     d7a:	2280      	movs	r2, #128	; 0x80
     d7c:	4313      	orrs	r3, r2
     d7e:	b29a      	uxth	r2, r3
     d80:	68bb      	ldr	r3, [r7, #8]
     d82:	801a      	strh	r2, [r3, #0]
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
     d84:	230f      	movs	r3, #15
     d86:	18fb      	adds	r3, r7, r3
     d88:	2200      	movs	r2, #0
     d8a:	701a      	strb	r2, [r3, #0]
     d8c:	e01b      	b.n	dc6 <_rtc_count_set_config+0x8a>
				while (rtc_count_is_syncing(module)) {
     d8e:	46c0      	nop			; (mov r8, r8)
     d90:	687b      	ldr	r3, [r7, #4]
     d92:	0018      	movs	r0, r3
     d94:	4b33      	ldr	r3, [pc, #204]	; (e64 <_rtc_count_set_config+0x128>)
     d96:	4798      	blx	r3
     d98:	1e03      	subs	r3, r0, #0
     d9a:	d1f9      	bne.n	d90 <_rtc_count_set_config+0x54>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     d9c:	230f      	movs	r3, #15
     d9e:	18fb      	adds	r3, r7, r3
     da0:	781a      	ldrb	r2, [r3, #0]
     da2:	683b      	ldr	r3, [r7, #0]
     da4:	3202      	adds	r2, #2
     da6:	0092      	lsls	r2, r2, #2
     da8:	58d1      	ldr	r1, [r2, r3]
     daa:	230f      	movs	r3, #15
     dac:	18fb      	adds	r3, r7, r3
     dae:	781a      	ldrb	r2, [r3, #0]
     db0:	687b      	ldr	r3, [r7, #4]
     db2:	0018      	movs	r0, r3
     db4:	4b2c      	ldr	r3, [pc, #176]	; (e68 <_rtc_count_set_config+0x12c>)
     db6:	4798      	blx	r3
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
     db8:	230f      	movs	r3, #15
     dba:	18fb      	adds	r3, r7, r3
     dbc:	781a      	ldrb	r2, [r3, #0]
     dbe:	230f      	movs	r3, #15
     dc0:	18fb      	adds	r3, r7, r3
     dc2:	3201      	adds	r2, #1
     dc4:	701a      	strb	r2, [r3, #0]
     dc6:	230f      	movs	r3, #15
     dc8:	18fb      	adds	r3, r7, r3
     dca:	781b      	ldrb	r3, [r3, #0]
     dcc:	2b00      	cmp	r3, #0
     dce:	d0de      	beq.n	d8e <_rtc_count_set_config+0x52>
						(enum rtc_count_compare)i);
			}
			break;
     dd0:	e036      	b.n	e40 <_rtc_count_set_config+0x104>

		case RTC_COUNT_MODE_16BIT:
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
     dd2:	68bb      	ldr	r3, [r7, #8]
     dd4:	881b      	ldrh	r3, [r3, #0]
     dd6:	b29b      	uxth	r3, r3
     dd8:	2204      	movs	r2, #4
     dda:	4313      	orrs	r3, r2
     ddc:	b29a      	uxth	r2, r3
     dde:	68bb      	ldr	r3, [r7, #8]
     de0:	801a      	strh	r2, [r3, #0]

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     de2:	683b      	ldr	r3, [r7, #0]
     de4:	78db      	ldrb	r3, [r3, #3]
     de6:	2b00      	cmp	r3, #0
     de8:	d001      	beq.n	dee <_rtc_count_set_config+0xb2>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
     dea:	2317      	movs	r3, #23
     dec:	e036      	b.n	e5c <_rtc_count_set_config+0x120>
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
     dee:	230e      	movs	r3, #14
     df0:	18fb      	adds	r3, r7, r3
     df2:	2200      	movs	r2, #0
     df4:	701a      	strb	r2, [r3, #0]
     df6:	e01b      	b.n	e30 <_rtc_count_set_config+0xf4>
				while (rtc_count_is_syncing(module)) {
     df8:	46c0      	nop			; (mov r8, r8)
     dfa:	687b      	ldr	r3, [r7, #4]
     dfc:	0018      	movs	r0, r3
     dfe:	4b19      	ldr	r3, [pc, #100]	; (e64 <_rtc_count_set_config+0x128>)
     e00:	4798      	blx	r3
     e02:	1e03      	subs	r3, r0, #0
     e04:	d1f9      	bne.n	dfa <_rtc_count_set_config+0xbe>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     e06:	230e      	movs	r3, #14
     e08:	18fb      	adds	r3, r7, r3
     e0a:	781a      	ldrb	r2, [r3, #0]
     e0c:	683b      	ldr	r3, [r7, #0]
     e0e:	3202      	adds	r2, #2
     e10:	0092      	lsls	r2, r2, #2
     e12:	58d1      	ldr	r1, [r2, r3]
     e14:	230e      	movs	r3, #14
     e16:	18fb      	adds	r3, r7, r3
     e18:	781a      	ldrb	r2, [r3, #0]
     e1a:	687b      	ldr	r3, [r7, #4]
     e1c:	0018      	movs	r0, r3
     e1e:	4b12      	ldr	r3, [pc, #72]	; (e68 <_rtc_count_set_config+0x12c>)
     e20:	4798      	blx	r3
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
     e22:	230e      	movs	r3, #14
     e24:	18fb      	adds	r3, r7, r3
     e26:	781a      	ldrb	r2, [r3, #0]
     e28:	230e      	movs	r3, #14
     e2a:	18fb      	adds	r3, r7, r3
     e2c:	3201      	adds	r2, #1
     e2e:	701a      	strb	r2, [r3, #0]
     e30:	230e      	movs	r3, #14
     e32:	18fb      	adds	r3, r7, r3
     e34:	781b      	ldrb	r3, [r3, #0]
     e36:	2b01      	cmp	r3, #1
     e38:	d9de      	bls.n	df8 <_rtc_count_set_config+0xbc>
						(enum rtc_count_compare)i);
			}
			break;
     e3a:	e001      	b.n	e40 <_rtc_count_set_config+0x104>
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     e3c:	2317      	movs	r3, #23
     e3e:	e00d      	b.n	e5c <_rtc_count_set_config+0x120>
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     e40:	683b      	ldr	r3, [r7, #0]
     e42:	791b      	ldrb	r3, [r3, #4]
     e44:	2b00      	cmp	r3, #0
     e46:	d008      	beq.n	e5a <_rtc_count_set_config+0x11e>
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
     e48:	68bb      	ldr	r3, [r7, #8]
     e4a:	885b      	ldrh	r3, [r3, #2]
     e4c:	b29b      	uxth	r3, r3
     e4e:	2280      	movs	r2, #128	; 0x80
     e50:	01d2      	lsls	r2, r2, #7
     e52:	4313      	orrs	r3, r2
     e54:	b29a      	uxth	r2, r3
     e56:	68bb      	ldr	r3, [r7, #8]
     e58:	805a      	strh	r2, [r3, #2]
	}

	/* Return status OK if everything was configured. */
	return STATUS_OK;
     e5a:	2300      	movs	r3, #0
}
     e5c:	0018      	movs	r0, r3
     e5e:	46bd      	mov	sp, r7
     e60:	b004      	add	sp, #16
     e62:	bd80      	pop	{r7, pc}
     e64:	00000c3d 	.word	0x00000c3d
     e68:	00000efd 	.word	0x00000efd

00000e6c <rtc_count_init>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
     e6c:	b580      	push	{r7, lr}
     e6e:	b086      	sub	sp, #24
     e70:	af00      	add	r7, sp, #0
     e72:	60f8      	str	r0, [r7, #12]
     e74:	60b9      	str	r1, [r7, #8]
     e76:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     e78:	68fb      	ldr	r3, [r7, #12]
     e7a:	68ba      	ldr	r2, [r7, #8]
     e7c:	601a      	str	r2, [r3, #0]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);
     e7e:	2120      	movs	r1, #32
     e80:	2000      	movs	r0, #0
     e82:	4b17      	ldr	r3, [pc, #92]	; (ee0 <rtc_count_init+0x74>)
     e84:	4798      	blx	r3

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     e86:	2314      	movs	r3, #20
     e88:	18fb      	adds	r3, r7, r3
     e8a:	0018      	movs	r0, r3
     e8c:	4b15      	ldr	r3, [pc, #84]	; (ee4 <rtc_count_init+0x78>)
     e8e:	4798      	blx	r3
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     e90:	2314      	movs	r3, #20
     e92:	18fb      	adds	r3, r7, r3
     e94:	2202      	movs	r2, #2
     e96:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     e98:	2314      	movs	r3, #20
     e9a:	18fb      	adds	r3, r7, r3
     e9c:	0019      	movs	r1, r3
     e9e:	2004      	movs	r0, #4
     ea0:	4b11      	ldr	r3, [pc, #68]	; (ee8 <rtc_count_init+0x7c>)
     ea2:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     ea4:	2004      	movs	r0, #4
     ea6:	4b11      	ldr	r3, [pc, #68]	; (eec <rtc_count_init+0x80>)
     ea8:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);
     eaa:	68fb      	ldr	r3, [r7, #12]
     eac:	0018      	movs	r0, r3
     eae:	4b10      	ldr	r3, [pc, #64]	; (ef0 <rtc_count_init+0x84>)
     eb0:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
     eb2:	687b      	ldr	r3, [r7, #4]
     eb4:	789a      	ldrb	r2, [r3, #2]
     eb6:	68fb      	ldr	r3, [r7, #12]
     eb8:	711a      	strb	r2, [r3, #4]
	module->continuously_update = config->continuously_update;
     eba:	687b      	ldr	r3, [r7, #4]
     ebc:	791a      	ldrb	r2, [r3, #4]
     ebe:	68fb      	ldr	r3, [r7, #12]
     ec0:	715a      	strb	r2, [r3, #5]

#  if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     ec2:	4b0c      	ldr	r3, [pc, #48]	; (ef4 <rtc_count_init+0x88>)
     ec4:	68fa      	ldr	r2, [r7, #12]
     ec6:	601a      	str	r2, [r3, #0]
	/* Register this instance for callbacks*/
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#  endif

	/* Set config and return status. */
	return _rtc_count_set_config(module, config);
     ec8:	687a      	ldr	r2, [r7, #4]
     eca:	68fb      	ldr	r3, [r7, #12]
     ecc:	0011      	movs	r1, r2
     ece:	0018      	movs	r0, r3
     ed0:	4b09      	ldr	r3, [pc, #36]	; (ef8 <rtc_count_init+0x8c>)
     ed2:	4798      	blx	r3
     ed4:	0003      	movs	r3, r0
}
     ed6:	0018      	movs	r0, r3
     ed8:	46bd      	mov	sp, r7
     eda:	b006      	add	sp, #24
     edc:	bd80      	pop	{r7, pc}
     ede:	46c0      	nop			; (mov r8, r8)
     ee0:	00000b85 	.word	0x00000b85
     ee4:	00000b6d 	.word	0x00000b6d
     ee8:	00005919 	.word	0x00005919
     eec:	0000595d 	.word	0x0000595d
     ef0:	00000ced 	.word	0x00000ced
     ef4:	200001fc 	.word	0x200001fc
     ef8:	00000d3d 	.word	0x00000d3d

00000efc <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     efc:	b580      	push	{r7, lr}
     efe:	b086      	sub	sp, #24
     f00:	af00      	add	r7, sp, #0
     f02:	60f8      	str	r0, [r7, #12]
     f04:	60b9      	str	r1, [r7, #8]
     f06:	1dfb      	adds	r3, r7, #7
     f08:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     f0a:	68fb      	ldr	r3, [r7, #12]
     f0c:	681b      	ldr	r3, [r3, #0]
     f0e:	617b      	str	r3, [r7, #20]

	while (rtc_count_is_syncing(module)) {
     f10:	46c0      	nop			; (mov r8, r8)
     f12:	68fb      	ldr	r3, [r7, #12]
     f14:	0018      	movs	r0, r3
     f16:	4b1a      	ldr	r3, [pc, #104]	; (f80 <rtc_count_set_compare+0x84>)
     f18:	4798      	blx	r3
     f1a:	1e03      	subs	r3, r0, #0
     f1c:	d1f9      	bne.n	f12 <rtc_count_set_compare+0x16>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     f1e:	68fb      	ldr	r3, [r7, #12]
     f20:	791b      	ldrb	r3, [r3, #4]
     f22:	2b00      	cmp	r3, #0
     f24:	d00f      	beq.n	f46 <rtc_count_set_compare+0x4a>
     f26:	2b01      	cmp	r3, #1
     f28:	d122      	bne.n	f70 <rtc_count_set_compare+0x74>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
     f2a:	1dfb      	adds	r3, r7, #7
     f2c:	781b      	ldrb	r3, [r3, #0]
     f2e:	2b01      	cmp	r3, #1
     f30:	d901      	bls.n	f36 <rtc_count_set_compare+0x3a>
				return STATUS_ERR_INVALID_ARG;
     f32:	2317      	movs	r3, #23
     f34:	e01f      	b.n	f76 <rtc_count_set_compare+0x7a>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     f36:	1dfb      	adds	r3, r7, #7
     f38:	781a      	ldrb	r2, [r3, #0]
     f3a:	697b      	ldr	r3, [r7, #20]
     f3c:	3206      	adds	r2, #6
     f3e:	0092      	lsls	r2, r2, #2
     f40:	68b9      	ldr	r1, [r7, #8]
     f42:	50d1      	str	r1, [r2, r3]

			break;
     f44:	e016      	b.n	f74 <rtc_count_set_compare+0x78>

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
     f46:	1dfb      	adds	r3, r7, #7
     f48:	781b      	ldrb	r3, [r3, #0]
     f4a:	2b02      	cmp	r3, #2
     f4c:	d901      	bls.n	f52 <rtc_count_set_compare+0x56>
				return STATUS_ERR_INVALID_ARG;
     f4e:	2317      	movs	r3, #23
     f50:	e011      	b.n	f76 <rtc_count_set_compare+0x7a>
			}

			/* Check that 16-bit value is provided. */
			if (comp_value > 0xffff) {
     f52:	68bb      	ldr	r3, [r7, #8]
     f54:	4a0b      	ldr	r2, [pc, #44]	; (f84 <rtc_count_set_compare+0x88>)
     f56:	4293      	cmp	r3, r2
     f58:	d901      	bls.n	f5e <rtc_count_set_compare+0x62>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
     f5a:	2317      	movs	r3, #23
     f5c:	e00b      	b.n	f76 <rtc_count_set_compare+0x7a>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
     f5e:	1dfb      	adds	r3, r7, #7
     f60:	781a      	ldrb	r2, [r3, #0]
     f62:	68bb      	ldr	r3, [r7, #8]
     f64:	b299      	uxth	r1, r3
     f66:	697b      	ldr	r3, [r7, #20]
     f68:	320c      	adds	r2, #12
     f6a:	0052      	lsls	r2, r2, #1
     f6c:	52d1      	strh	r1, [r2, r3]

			break;
     f6e:	e001      	b.n	f74 <rtc_count_set_compare+0x78>

		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
     f70:	231a      	movs	r3, #26
     f72:	e000      	b.n	f76 <rtc_count_set_compare+0x7a>
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     f74:	2300      	movs	r3, #0
}
     f76:	0018      	movs	r0, r3
     f78:	46bd      	mov	sp, r7
     f7a:	b006      	add	sp, #24
     f7c:	bd80      	pop	{r7, pc}
     f7e:	46c0      	nop			; (mov r8, r8)
     f80:	00000c3d 	.word	0x00000c3d
     f84:	0000ffff 	.word	0x0000ffff

00000f88 <rtc_count_set_period>:
 * \retval STATUS_ERR_UNSUPPORTED_DEV  If module is not operated in 16-bit mode
 */
enum status_code rtc_count_set_period(
		struct rtc_module *const module,
		const uint16_t period_value)
{
     f88:	b580      	push	{r7, lr}
     f8a:	b084      	sub	sp, #16
     f8c:	af00      	add	r7, sp, #0
     f8e:	6078      	str	r0, [r7, #4]
     f90:	000a      	movs	r2, r1
     f92:	1cbb      	adds	r3, r7, #2
     f94:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     f96:	687b      	ldr	r3, [r7, #4]
     f98:	681b      	ldr	r3, [r3, #0]
     f9a:	60fb      	str	r3, [r7, #12]

	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
     f9c:	687b      	ldr	r3, [r7, #4]
     f9e:	791b      	ldrb	r3, [r3, #4]
     fa0:	2b00      	cmp	r3, #0
     fa2:	d001      	beq.n	fa8 <rtc_count_set_period+0x20>
		return STATUS_ERR_UNSUPPORTED_DEV;
     fa4:	2315      	movs	r3, #21
     fa6:	e00b      	b.n	fc0 <rtc_count_set_period+0x38>
	}

	while (rtc_count_is_syncing(module)) {
     fa8:	46c0      	nop			; (mov r8, r8)
     faa:	687b      	ldr	r3, [r7, #4]
     fac:	0018      	movs	r0, r3
     fae:	4b06      	ldr	r3, [pc, #24]	; (fc8 <rtc_count_set_period+0x40>)
     fb0:	4798      	blx	r3
     fb2:	1e03      	subs	r3, r0, #0
     fb4:	d1f9      	bne.n	faa <rtc_count_set_period+0x22>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE1.PER.reg = period_value;
     fb6:	68fb      	ldr	r3, [r7, #12]
     fb8:	1cba      	adds	r2, r7, #2
     fba:	8812      	ldrh	r2, [r2, #0]
     fbc:	829a      	strh	r2, [r3, #20]

	return STATUS_OK;
     fbe:	2300      	movs	r3, #0
}
     fc0:	0018      	movs	r0, r3
     fc2:	46bd      	mov	sp, r7
     fc4:	b004      	add	sp, #16
     fc6:	bd80      	pop	{r7, pc}
     fc8:	00000c3d 	.word	0x00000c3d

00000fcc <rtc_count_register_callback>:
 */
enum status_code rtc_count_register_callback(
		struct rtc_module *const module,
		rtc_count_callback_t callback,
		enum rtc_count_callback callback_type)
{
     fcc:	b580      	push	{r7, lr}
     fce:	b086      	sub	sp, #24
     fd0:	af00      	add	r7, sp, #0
     fd2:	60f8      	str	r0, [r7, #12]
     fd4:	60b9      	str	r1, [r7, #8]
     fd6:	1dfb      	adds	r3, r7, #7
     fd8:	701a      	strb	r2, [r3, #0]

	enum status_code status = STATUS_OK;
     fda:	2317      	movs	r3, #23
     fdc:	18fb      	adds	r3, r7, r3
     fde:	2200      	movs	r2, #0
     fe0:	701a      	strb	r2, [r3, #0]

	/* Overflow callback */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
     fe2:	1dfb      	adds	r3, r7, #7
     fe4:	781b      	ldrb	r3, [r3, #0]
     fe6:	2b02      	cmp	r3, #2
     fe8:	d104      	bne.n	ff4 <rtc_count_register_callback+0x28>
		status = STATUS_OK;
     fea:	2317      	movs	r3, #23
     fec:	18fb      	adds	r3, r7, r3
     fee:	2200      	movs	r2, #0
     ff0:	701a      	strb	r2, [r3, #0]
     ff2:	e01f      	b.n	1034 <rtc_count_register_callback+0x68>
	} else {
		/* Make sure callback type can be registered */
		switch (module->mode) {
     ff4:	68fb      	ldr	r3, [r7, #12]
     ff6:	791b      	ldrb	r3, [r3, #4]
     ff8:	2b00      	cmp	r3, #0
     ffa:	d00a      	beq.n	1012 <rtc_count_register_callback+0x46>
     ffc:	2b01      	cmp	r3, #1
     ffe:	d111      	bne.n	1024 <rtc_count_register_callback+0x58>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP32) {
    1000:	1dfb      	adds	r3, r7, #7
    1002:	781b      	ldrb	r3, [r3, #0]
    1004:	2b01      	cmp	r3, #1
    1006:	d912      	bls.n	102e <rtc_count_register_callback+0x62>
				status = STATUS_ERR_INVALID_ARG;
    1008:	2317      	movs	r3, #23
    100a:	18fb      	adds	r3, r7, r3
    100c:	2217      	movs	r2, #23
    100e:	701a      	strb	r2, [r3, #0]
			}

			break;
    1010:	e00d      	b.n	102e <rtc_count_register_callback+0x62>
		case RTC_COUNT_MODE_16BIT:
			/* Check sanity for 16-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP16) {
    1012:	1dfb      	adds	r3, r7, #7
    1014:	781b      	ldrb	r3, [r3, #0]
    1016:	2b02      	cmp	r3, #2
    1018:	d90b      	bls.n	1032 <rtc_count_register_callback+0x66>
				status = STATUS_ERR_INVALID_ARG;
    101a:	2317      	movs	r3, #23
    101c:	18fb      	adds	r3, r7, r3
    101e:	2217      	movs	r2, #23
    1020:	701a      	strb	r2, [r3, #0]
			}
			break;
    1022:	e006      	b.n	1032 <rtc_count_register_callback+0x66>
		default:
			status = STATUS_ERR_INVALID_ARG;
    1024:	2317      	movs	r3, #23
    1026:	18fb      	adds	r3, r7, r3
    1028:	2217      	movs	r2, #23
    102a:	701a      	strb	r2, [r3, #0]
    102c:	e002      	b.n	1034 <rtc_count_register_callback+0x68>
			break;
    102e:	46c0      	nop			; (mov r8, r8)
    1030:	e000      	b.n	1034 <rtc_count_register_callback+0x68>
			break;
    1032:	46c0      	nop			; (mov r8, r8)
		}
	}

	if (status == STATUS_OK) {
    1034:	2317      	movs	r3, #23
    1036:	18fb      	adds	r3, r7, r3
    1038:	781b      	ldrb	r3, [r3, #0]
    103a:	2b00      	cmp	r3, #0
    103c:	d115      	bne.n	106a <rtc_count_register_callback+0x9e>
		/* Register callback */
		module->callbacks[callback_type] = callback;
    103e:	1dfb      	adds	r3, r7, #7
    1040:	781a      	ldrb	r2, [r3, #0]
    1042:	68fb      	ldr	r3, [r7, #12]
    1044:	3202      	adds	r2, #2
    1046:	0092      	lsls	r2, r2, #2
    1048:	68b9      	ldr	r1, [r7, #8]
    104a:	50d1      	str	r1, [r2, r3]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
    104c:	68fb      	ldr	r3, [r7, #12]
    104e:	8a9b      	ldrh	r3, [r3, #20]
    1050:	b29b      	uxth	r3, r3
    1052:	b21a      	sxth	r2, r3
    1054:	1dfb      	adds	r3, r7, #7
    1056:	781b      	ldrb	r3, [r3, #0]
    1058:	2101      	movs	r1, #1
    105a:	4099      	lsls	r1, r3
    105c:	000b      	movs	r3, r1
    105e:	b21b      	sxth	r3, r3
    1060:	4313      	orrs	r3, r2
    1062:	b21b      	sxth	r3, r3
    1064:	b29a      	uxth	r2, r3
    1066:	68fb      	ldr	r3, [r7, #12]
    1068:	829a      	strh	r2, [r3, #20]
	}

	return status;
    106a:	2317      	movs	r3, #23
    106c:	18fb      	adds	r3, r7, r3
    106e:	781b      	ldrb	r3, [r3, #0]
}
    1070:	0018      	movs	r0, r3
    1072:	46bd      	mov	sp, r7
    1074:	b006      	add	sp, #24
    1076:	bd80      	pop	{r7, pc}

00001078 <rtc_count_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_count_enable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
    1078:	b580      	push	{r7, lr}
    107a:	b084      	sub	sp, #16
    107c:	af00      	add	r7, sp, #0
    107e:	6078      	str	r0, [r7, #4]
    1080:	000a      	movs	r2, r1
    1082:	1cfb      	adds	r3, r7, #3
    1084:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1086:	687b      	ldr	r3, [r7, #4]
    1088:	681b      	ldr	r3, [r3, #0]
    108a:	60fb      	str	r3, [r7, #12]

	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
    108c:	1cfb      	adds	r3, r7, #3
    108e:	781b      	ldrb	r3, [r3, #0]
    1090:	2b02      	cmp	r3, #2
    1092:	d103      	bne.n	109c <rtc_count_enable_callback+0x24>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
    1094:	68fb      	ldr	r3, [r7, #12]
    1096:	2280      	movs	r2, #128	; 0x80
    1098:	71da      	strb	r2, [r3, #7]
    109a:	e00a      	b.n	10b2 <rtc_count_enable_callback+0x3a>
	} else {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_CMP(1 << callback_type);
    109c:	1cfb      	adds	r3, r7, #3
    109e:	781b      	ldrb	r3, [r3, #0]
    10a0:	2201      	movs	r2, #1
    10a2:	409a      	lsls	r2, r3
    10a4:	0013      	movs	r3, r2
    10a6:	b2db      	uxtb	r3, r3
    10a8:	2203      	movs	r2, #3
    10aa:	4013      	ands	r3, r2
    10ac:	b2da      	uxtb	r2, r3
    10ae:	68fb      	ldr	r3, [r7, #12]
    10b0:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
    10b2:	687b      	ldr	r3, [r7, #4]
    10b4:	8adb      	ldrh	r3, [r3, #22]
    10b6:	b29b      	uxth	r3, r3
    10b8:	b21a      	sxth	r2, r3
    10ba:	1cfb      	adds	r3, r7, #3
    10bc:	781b      	ldrb	r3, [r3, #0]
    10be:	2101      	movs	r1, #1
    10c0:	4099      	lsls	r1, r3
    10c2:	000b      	movs	r3, r1
    10c4:	b21b      	sxth	r3, r3
    10c6:	4313      	orrs	r3, r2
    10c8:	b21b      	sxth	r3, r3
    10ca:	b29a      	uxth	r2, r3
    10cc:	687b      	ldr	r3, [r7, #4]
    10ce:	82da      	strh	r2, [r3, #22]
}
    10d0:	46c0      	nop			; (mov r8, r8)
    10d2:	46bd      	mov	sp, r7
    10d4:	b004      	add	sp, #16
    10d6:	bd80      	pop	{r7, pc}

000010d8 <_rtc_interrupt_handler>:
 * \internal Interrupt handler for RTC
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
    10d8:	b580      	push	{r7, lr}
    10da:	b086      	sub	sp, #24
    10dc:	af00      	add	r7, sp, #0
    10de:	6078      	str	r0, [r7, #4]
	struct rtc_module *module = _rtc_instance[instance_index];
    10e0:	4b31      	ldr	r3, [pc, #196]	; (11a8 <_rtc_interrupt_handler+0xd0>)
    10e2:	687a      	ldr	r2, [r7, #4]
    10e4:	0092      	lsls	r2, r2, #2
    10e6:	58d3      	ldr	r3, [r2, r3]
    10e8:	617b      	str	r3, [r7, #20]

	Rtc *const rtc_module = module->hw;
    10ea:	697b      	ldr	r3, [r7, #20]
    10ec:	681b      	ldr	r3, [r3, #0]
    10ee:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
    10f0:	230e      	movs	r3, #14
    10f2:	18fb      	adds	r3, r7, r3
    10f4:	697a      	ldr	r2, [r7, #20]
    10f6:	8ad2      	ldrh	r2, [r2, #22]
    10f8:	801a      	strh	r2, [r3, #0]
	callback_mask &= module->registered_callback;
    10fa:	697b      	ldr	r3, [r7, #20]
    10fc:	8a9b      	ldrh	r3, [r3, #20]
    10fe:	b29a      	uxth	r2, r3
    1100:	230e      	movs	r3, #14
    1102:	18fb      	adds	r3, r7, r3
    1104:	210e      	movs	r1, #14
    1106:	1879      	adds	r1, r7, r1
    1108:	8809      	ldrh	r1, [r1, #0]
    110a:	400a      	ands	r2, r1
    110c:	801a      	strh	r2, [r3, #0]

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
    110e:	693b      	ldr	r3, [r7, #16]
    1110:	7a1b      	ldrb	r3, [r3, #8]
    1112:	b2da      	uxtb	r2, r3
    1114:	230c      	movs	r3, #12
    1116:	18fb      	adds	r3, r7, r3
    1118:	801a      	strh	r2, [r3, #0]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
    111a:	693b      	ldr	r3, [r7, #16]
    111c:	79db      	ldrb	r3, [r3, #7]
    111e:	b2db      	uxtb	r3, r3
    1120:	b29a      	uxth	r2, r3
    1122:	230c      	movs	r3, #12
    1124:	18fb      	adds	r3, r7, r3
    1126:	210c      	movs	r1, #12
    1128:	1879      	adds	r1, r7, r1
    112a:	8809      	ldrh	r1, [r1, #0]
    112c:	400a      	ands	r2, r1
    112e:	801a      	strh	r2, [r3, #0]

	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
    1130:	230c      	movs	r3, #12
    1132:	18fb      	adds	r3, r7, r3
    1134:	881b      	ldrh	r3, [r3, #0]
    1136:	2280      	movs	r2, #128	; 0x80
    1138:	4013      	ands	r3, r2
    113a:	d00c      	beq.n	1156 <_rtc_interrupt_handler+0x7e>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
    113c:	230e      	movs	r3, #14
    113e:	18fb      	adds	r3, r7, r3
    1140:	881b      	ldrh	r3, [r3, #0]
    1142:	2204      	movs	r2, #4
    1144:	4013      	ands	r3, r2
    1146:	d002      	beq.n	114e <_rtc_interrupt_handler+0x76>
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
    1148:	697b      	ldr	r3, [r7, #20]
    114a:	691b      	ldr	r3, [r3, #16]
    114c:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
    114e:	693b      	ldr	r3, [r7, #16]
    1150:	2280      	movs	r2, #128	; 0x80
    1152:	721a      	strb	r2, [r3, #8]
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 5);
		#endif
	}
}
    1154:	e024      	b.n	11a0 <_rtc_interrupt_handler+0xc8>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
    1156:	230c      	movs	r3, #12
    1158:	18fb      	adds	r3, r7, r3
    115a:	881b      	ldrh	r3, [r3, #0]
    115c:	2201      	movs	r2, #1
    115e:	4013      	ands	r3, r2
    1160:	d00c      	beq.n	117c <_rtc_interrupt_handler+0xa4>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
    1162:	230e      	movs	r3, #14
    1164:	18fb      	adds	r3, r7, r3
    1166:	881b      	ldrh	r3, [r3, #0]
    1168:	2201      	movs	r2, #1
    116a:	4013      	ands	r3, r2
    116c:	d002      	beq.n	1174 <_rtc_interrupt_handler+0x9c>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
    116e:	697b      	ldr	r3, [r7, #20]
    1170:	689b      	ldr	r3, [r3, #8]
    1172:	4798      	blx	r3
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
    1174:	693b      	ldr	r3, [r7, #16]
    1176:	2201      	movs	r2, #1
    1178:	721a      	strb	r2, [r3, #8]
}
    117a:	e011      	b.n	11a0 <_rtc_interrupt_handler+0xc8>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
    117c:	230c      	movs	r3, #12
    117e:	18fb      	adds	r3, r7, r3
    1180:	881b      	ldrh	r3, [r3, #0]
    1182:	2202      	movs	r2, #2
    1184:	4013      	ands	r3, r2
    1186:	d00b      	beq.n	11a0 <_rtc_interrupt_handler+0xc8>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
    1188:	230e      	movs	r3, #14
    118a:	18fb      	adds	r3, r7, r3
    118c:	881b      	ldrh	r3, [r3, #0]
    118e:	2202      	movs	r2, #2
    1190:	4013      	ands	r3, r2
    1192:	d002      	beq.n	119a <_rtc_interrupt_handler+0xc2>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
    1194:	697b      	ldr	r3, [r7, #20]
    1196:	68db      	ldr	r3, [r3, #12]
    1198:	4798      	blx	r3
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
    119a:	693b      	ldr	r3, [r7, #16]
    119c:	2202      	movs	r2, #2
    119e:	721a      	strb	r2, [r3, #8]
}
    11a0:	46c0      	nop			; (mov r8, r8)
    11a2:	46bd      	mov	sp, r7
    11a4:	b006      	add	sp, #24
    11a6:	bd80      	pop	{r7, pc}
    11a8:	200001fc 	.word	0x200001fc

000011ac <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    11ac:	b580      	push	{r7, lr}
    11ae:	af00      	add	r7, sp, #0
	_rtc_interrupt_handler(0);
    11b0:	2000      	movs	r0, #0
    11b2:	4b02      	ldr	r3, [pc, #8]	; (11bc <RTC_Handler+0x10>)
    11b4:	4798      	blx	r3
}
    11b6:	46c0      	nop			; (mov r8, r8)
    11b8:	46bd      	mov	sp, r7
    11ba:	bd80      	pop	{r7, pc}
    11bc:	000010d9 	.word	0x000010d9

000011c0 <system_interrupt_enable>:
{
    11c0:	b580      	push	{r7, lr}
    11c2:	b082      	sub	sp, #8
    11c4:	af00      	add	r7, sp, #0
    11c6:	0002      	movs	r2, r0
    11c8:	1dfb      	adds	r3, r7, #7
    11ca:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    11cc:	4b06      	ldr	r3, [pc, #24]	; (11e8 <system_interrupt_enable+0x28>)
    11ce:	1dfa      	adds	r2, r7, #7
    11d0:	7812      	ldrb	r2, [r2, #0]
    11d2:	0011      	movs	r1, r2
    11d4:	221f      	movs	r2, #31
    11d6:	400a      	ands	r2, r1
    11d8:	2101      	movs	r1, #1
    11da:	4091      	lsls	r1, r2
    11dc:	000a      	movs	r2, r1
    11de:	601a      	str	r2, [r3, #0]
}
    11e0:	46c0      	nop			; (mov r8, r8)
    11e2:	46bd      	mov	sp, r7
    11e4:	b002      	add	sp, #8
    11e6:	bd80      	pop	{r7, pc}
    11e8:	e000e100 	.word	0xe000e100

000011ec <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
    11ec:	b580      	push	{r7, lr}
    11ee:	b084      	sub	sp, #16
    11f0:	af00      	add	r7, sp, #0
    11f2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    11f4:	687b      	ldr	r3, [r7, #4]
    11f6:	681b      	ldr	r3, [r3, #0]
    11f8:	60fb      	str	r3, [r7, #12]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    11fa:	68fb      	ldr	r3, [r7, #12]
    11fc:	7e5b      	ldrb	r3, [r3, #25]
    11fe:	b2db      	uxtb	r3, r3
    1200:	b25b      	sxtb	r3, r3
    1202:	2b00      	cmp	r3, #0
    1204:	da01      	bge.n	120a <adc_is_syncing+0x1e>
		return true;
    1206:	2301      	movs	r3, #1
    1208:	e000      	b.n	120c <adc_is_syncing+0x20>
	}

	return false;
    120a:	2300      	movs	r3, #0
}
    120c:	0018      	movs	r0, r3
    120e:	46bd      	mov	sp, r7
    1210:	b004      	add	sp, #16
    1212:	bd80      	pop	{r7, pc}

00001214 <adc_get_status>:
 *                                  window range
 * \retval ADC_STATUS_OVERRUN       ADC result has overrun
 */
static inline uint32_t adc_get_status(
		struct adc_module *const module_inst)
{
    1214:	b580      	push	{r7, lr}
    1216:	b086      	sub	sp, #24
    1218:	af00      	add	r7, sp, #0
    121a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    121c:	687b      	ldr	r3, [r7, #4]
    121e:	681b      	ldr	r3, [r3, #0]
    1220:	613b      	str	r3, [r7, #16]

	uint32_t int_flags = adc_module->INTFLAG.reg;
    1222:	693b      	ldr	r3, [r7, #16]
    1224:	7e1b      	ldrb	r3, [r3, #24]
    1226:	b2db      	uxtb	r3, r3
    1228:	60fb      	str	r3, [r7, #12]

	uint32_t status_flags = 0;
    122a:	2300      	movs	r3, #0
    122c:	617b      	str	r3, [r7, #20]

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    122e:	68fb      	ldr	r3, [r7, #12]
    1230:	2201      	movs	r2, #1
    1232:	4013      	ands	r3, r2
    1234:	d003      	beq.n	123e <adc_get_status+0x2a>
		status_flags |= ADC_STATUS_RESULT_READY;
    1236:	697b      	ldr	r3, [r7, #20]
    1238:	2201      	movs	r2, #1
    123a:	4313      	orrs	r3, r2
    123c:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    123e:	68fb      	ldr	r3, [r7, #12]
    1240:	2204      	movs	r2, #4
    1242:	4013      	ands	r3, r2
    1244:	d003      	beq.n	124e <adc_get_status+0x3a>
		status_flags |= ADC_STATUS_WINDOW;
    1246:	697b      	ldr	r3, [r7, #20]
    1248:	2202      	movs	r2, #2
    124a:	4313      	orrs	r3, r2
    124c:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    124e:	68fb      	ldr	r3, [r7, #12]
    1250:	2202      	movs	r2, #2
    1252:	4013      	ands	r3, r2
    1254:	d003      	beq.n	125e <adc_get_status+0x4a>
		status_flags |= ADC_STATUS_OVERRUN;
    1256:	697b      	ldr	r3, [r7, #20]
    1258:	2204      	movs	r2, #4
    125a:	4313      	orrs	r3, r2
    125c:	617b      	str	r3, [r7, #20]
	}

	return status_flags;
    125e:	697b      	ldr	r3, [r7, #20]
}
    1260:	0018      	movs	r0, r3
    1262:	46bd      	mov	sp, r7
    1264:	b006      	add	sp, #24
    1266:	bd80      	pop	{r7, pc}

00001268 <adc_clear_status>:
 * \param[in] status_flags  Bitmask of \c ADC_STATUS_* flags to clear
 */
static inline void adc_clear_status(
		struct adc_module *const module_inst,
		const uint32_t status_flags)
{
    1268:	b580      	push	{r7, lr}
    126a:	b084      	sub	sp, #16
    126c:	af00      	add	r7, sp, #0
    126e:	6078      	str	r0, [r7, #4]
    1270:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    1272:	687b      	ldr	r3, [r7, #4]
    1274:	681b      	ldr	r3, [r3, #0]
    1276:	60bb      	str	r3, [r7, #8]

	uint32_t int_flags = 0;
    1278:	2300      	movs	r3, #0
    127a:	60fb      	str	r3, [r7, #12]

	/* Check for ADC Result Ready */
	if (status_flags & ADC_STATUS_RESULT_READY) {
    127c:	683b      	ldr	r3, [r7, #0]
    127e:	2201      	movs	r2, #1
    1280:	4013      	ands	r3, r2
    1282:	d003      	beq.n	128c <adc_clear_status+0x24>
		int_flags |= ADC_INTFLAG_RESRDY;
    1284:	68fb      	ldr	r3, [r7, #12]
    1286:	2201      	movs	r2, #1
    1288:	4313      	orrs	r3, r2
    128a:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Window Match */
	if (status_flags & ADC_STATUS_WINDOW) {
    128c:	683b      	ldr	r3, [r7, #0]
    128e:	2202      	movs	r2, #2
    1290:	4013      	ands	r3, r2
    1292:	d003      	beq.n	129c <adc_clear_status+0x34>
		int_flags |= ADC_INTFLAG_WINMON;
    1294:	68fb      	ldr	r3, [r7, #12]
    1296:	2204      	movs	r2, #4
    1298:	4313      	orrs	r3, r2
    129a:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Overrun */
	if (status_flags & ADC_STATUS_OVERRUN) {
    129c:	683b      	ldr	r3, [r7, #0]
    129e:	2204      	movs	r2, #4
    12a0:	4013      	ands	r3, r2
    12a2:	d003      	beq.n	12ac <adc_clear_status+0x44>
		int_flags |= ADC_INTFLAG_OVERRUN;
    12a4:	68fb      	ldr	r3, [r7, #12]
    12a6:	2202      	movs	r2, #2
    12a8:	4313      	orrs	r3, r2
    12aa:	60fb      	str	r3, [r7, #12]
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    12ac:	68fb      	ldr	r3, [r7, #12]
    12ae:	b2da      	uxtb	r2, r3
    12b0:	68bb      	ldr	r3, [r7, #8]
    12b2:	761a      	strb	r2, [r3, #24]
}
    12b4:	46c0      	nop			; (mov r8, r8)
    12b6:	46bd      	mov	sp, r7
    12b8:	b004      	add	sp, #16
    12ba:	bd80      	pop	{r7, pc}

000012bc <adc_enable>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline enum status_code adc_enable(
		struct adc_module *const module_inst)
{
    12bc:	b580      	push	{r7, lr}
    12be:	b084      	sub	sp, #16
    12c0:	af00      	add	r7, sp, #0
    12c2:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    12c4:	687b      	ldr	r3, [r7, #4]
    12c6:	681b      	ldr	r3, [r3, #0]
    12c8:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    12ca:	46c0      	nop			; (mov r8, r8)
    12cc:	687b      	ldr	r3, [r7, #4]
    12ce:	0018      	movs	r0, r3
    12d0:	4b0d      	ldr	r3, [pc, #52]	; (1308 <adc_enable+0x4c>)
    12d2:	4798      	blx	r3
    12d4:	1e03      	subs	r3, r0, #0
    12d6:	d1f9      	bne.n	12cc <adc_enable+0x10>
	system_interrupt_enable(_adc_interrupt_get_interrupt_vector(
			_adc_get_inst_index(adc_module)));
#   elif (SAMC20)
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC0);
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
    12d8:	2017      	movs	r0, #23
    12da:	4b0c      	ldr	r3, [pc, #48]	; (130c <adc_enable+0x50>)
    12dc:	4798      	blx	r3
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    12de:	68fb      	ldr	r3, [r7, #12]
    12e0:	781b      	ldrb	r3, [r3, #0]
    12e2:	b2db      	uxtb	r3, r3
    12e4:	2202      	movs	r2, #2
    12e6:	4313      	orrs	r3, r2
    12e8:	b2da      	uxtb	r2, r3
    12ea:	68fb      	ldr	r3, [r7, #12]
    12ec:	701a      	strb	r2, [r3, #0]

	while (adc_is_syncing(module_inst)) {
    12ee:	46c0      	nop			; (mov r8, r8)
    12f0:	687b      	ldr	r3, [r7, #4]
    12f2:	0018      	movs	r0, r3
    12f4:	4b04      	ldr	r3, [pc, #16]	; (1308 <adc_enable+0x4c>)
    12f6:	4798      	blx	r3
    12f8:	1e03      	subs	r3, r0, #0
    12fa:	d1f9      	bne.n	12f0 <adc_enable+0x34>
		/* Wait for synchronization */
	}
	return STATUS_OK;
    12fc:	2300      	movs	r3, #0
}
    12fe:	0018      	movs	r0, r3
    1300:	46bd      	mov	sp, r7
    1302:	b004      	add	sp, #16
    1304:	bd80      	pop	{r7, pc}
    1306:	46c0      	nop			; (mov r8, r8)
    1308:	000011ed 	.word	0x000011ed
    130c:	000011c1 	.word	0x000011c1

00001310 <adc_start_conversion>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline void adc_start_conversion(
		struct adc_module *const module_inst)
{
    1310:	b580      	push	{r7, lr}
    1312:	b084      	sub	sp, #16
    1314:	af00      	add	r7, sp, #0
    1316:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    1318:	687b      	ldr	r3, [r7, #4]
    131a:	681b      	ldr	r3, [r3, #0]
    131c:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    131e:	46c0      	nop			; (mov r8, r8)
    1320:	687b      	ldr	r3, [r7, #4]
    1322:	0018      	movs	r0, r3
    1324:	4b0b      	ldr	r3, [pc, #44]	; (1354 <adc_start_conversion+0x44>)
    1326:	4798      	blx	r3
    1328:	1e03      	subs	r3, r0, #0
    132a:	d1f9      	bne.n	1320 <adc_start_conversion+0x10>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    132c:	68fb      	ldr	r3, [r7, #12]
    132e:	7b1b      	ldrb	r3, [r3, #12]
    1330:	b2db      	uxtb	r3, r3
    1332:	2202      	movs	r2, #2
    1334:	4313      	orrs	r3, r2
    1336:	b2da      	uxtb	r2, r3
    1338:	68fb      	ldr	r3, [r7, #12]
    133a:	731a      	strb	r2, [r3, #12]

	while (adc_is_syncing(module_inst)) {
    133c:	46c0      	nop			; (mov r8, r8)
    133e:	687b      	ldr	r3, [r7, #4]
    1340:	0018      	movs	r0, r3
    1342:	4b04      	ldr	r3, [pc, #16]	; (1354 <adc_start_conversion+0x44>)
    1344:	4798      	blx	r3
    1346:	1e03      	subs	r3, r0, #0
    1348:	d1f9      	bne.n	133e <adc_start_conversion+0x2e>
		/* Wait for synchronization */
	}
}
    134a:	46c0      	nop			; (mov r8, r8)
    134c:	46bd      	mov	sp, r7
    134e:	b004      	add	sp, #16
    1350:	bd80      	pop	{r7, pc}
    1352:	46c0      	nop			; (mov r8, r8)
    1354:	000011ed 	.word	0x000011ed

00001358 <adc_read>:
 *                             ADC module before the result was read by the software
 */
static inline enum status_code adc_read(
		struct adc_module *const module_inst,
		uint16_t *result)
{
    1358:	b580      	push	{r7, lr}
    135a:	b084      	sub	sp, #16
    135c:	af00      	add	r7, sp, #0
    135e:	6078      	str	r0, [r7, #4]
    1360:	6039      	str	r1, [r7, #0]
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    1362:	687b      	ldr	r3, [r7, #4]
    1364:	0018      	movs	r0, r3
    1366:	4b18      	ldr	r3, [pc, #96]	; (13c8 <adc_read+0x70>)
    1368:	4798      	blx	r3
    136a:	0002      	movs	r2, r0
    136c:	2301      	movs	r3, #1
    136e:	4013      	ands	r3, r2
    1370:	d101      	bne.n	1376 <adc_read+0x1e>
		/* Result not ready */
		return STATUS_BUSY;
    1372:	2305      	movs	r3, #5
    1374:	e023      	b.n	13be <adc_read+0x66>
	}

	Adc *const adc_module = module_inst->hw;
    1376:	687b      	ldr	r3, [r7, #4]
    1378:	681b      	ldr	r3, [r3, #0]
    137a:	60fb      	str	r3, [r7, #12]

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
    137c:	46c0      	nop			; (mov r8, r8)
    137e:	687b      	ldr	r3, [r7, #4]
    1380:	0018      	movs	r0, r3
    1382:	4b12      	ldr	r3, [pc, #72]	; (13cc <adc_read+0x74>)
    1384:	4798      	blx	r3
    1386:	1e03      	subs	r3, r0, #0
    1388:	d1f9      	bne.n	137e <adc_read+0x26>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
    138a:	68fb      	ldr	r3, [r7, #12]
    138c:	8b5b      	ldrh	r3, [r3, #26]
    138e:	b29a      	uxth	r2, r3
    1390:	683b      	ldr	r3, [r7, #0]
    1392:	801a      	strh	r2, [r3, #0]

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);
    1394:	687b      	ldr	r3, [r7, #4]
    1396:	2101      	movs	r1, #1
    1398:	0018      	movs	r0, r3
    139a:	4b0d      	ldr	r3, [pc, #52]	; (13d0 <adc_read+0x78>)
    139c:	4798      	blx	r3

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    139e:	687b      	ldr	r3, [r7, #4]
    13a0:	0018      	movs	r0, r3
    13a2:	4b09      	ldr	r3, [pc, #36]	; (13c8 <adc_read+0x70>)
    13a4:	4798      	blx	r3
    13a6:	0002      	movs	r2, r0
    13a8:	2304      	movs	r3, #4
    13aa:	4013      	ands	r3, r2
    13ac:	d006      	beq.n	13bc <adc_read+0x64>
		adc_clear_status(module_inst, ADC_STATUS_OVERRUN);
    13ae:	687b      	ldr	r3, [r7, #4]
    13b0:	2104      	movs	r1, #4
    13b2:	0018      	movs	r0, r3
    13b4:	4b06      	ldr	r3, [pc, #24]	; (13d0 <adc_read+0x78>)
    13b6:	4798      	blx	r3
		return STATUS_ERR_OVERFLOW;
    13b8:	231e      	movs	r3, #30
    13ba:	e000      	b.n	13be <adc_read+0x66>
	}

	return STATUS_OK;
    13bc:	2300      	movs	r3, #0
}
    13be:	0018      	movs	r0, r3
    13c0:	46bd      	mov	sp, r7
    13c2:	b004      	add	sp, #16
    13c4:	bd80      	pop	{r7, pc}
    13c6:	46c0      	nop			; (mov r8, r8)
    13c8:	00001215 	.word	0x00001215
    13cc:	000011ed 	.word	0x000011ed
    13d0:	00001269 	.word	0x00001269

000013d4 <configure_adc_VMPPT>:
//=============================================================================
//! \brief Initialize ADC peripheral.
//! \return TRUE if that ADC was successfully configured.
//=============================================================================
bool configure_adc_VMPPT (void)
{
    13d4:	b580      	push	{r7, lr}
    13d6:	b08c      	sub	sp, #48	; 0x30
    13d8:	af00      	add	r7, sp, #0
    struct adc_config conf_adc;

    adc_get_config_defaults(&conf_adc);
    13da:	003b      	movs	r3, r7
    13dc:	0018      	movs	r0, r3
    13de:	4b0b      	ldr	r3, [pc, #44]	; (140c <configure_adc_VMPPT+0x38>)
    13e0:	4798      	blx	r3

    conf_adc.reference = ADC_REFERENCE_AREFA;
    13e2:	003b      	movs	r3, r7
    13e4:	2203      	movs	r2, #3
    13e6:	705a      	strb	r2, [r3, #1]
    conf_adc.positive_input = VMPPT_ADC_0_PIN;
    13e8:	003b      	movs	r3, r7
    13ea:	2204      	movs	r2, #4
    13ec:	731a      	strb	r2, [r3, #12]
    
    //system_voltage_reference_enable(ADC_REFERENCE_AREFA);

    adc_init(&adc_instance, ADC_MODULE, &conf_adc);
    13ee:	003a      	movs	r2, r7
    13f0:	4907      	ldr	r1, [pc, #28]	; (1410 <configure_adc_VMPPT+0x3c>)
    13f2:	4b08      	ldr	r3, [pc, #32]	; (1414 <configure_adc_VMPPT+0x40>)
    13f4:	0018      	movs	r0, r3
    13f6:	4b08      	ldr	r3, [pc, #32]	; (1418 <configure_adc_VMPPT+0x44>)
    13f8:	4798      	blx	r3

    adc_enable(&adc_instance);
    13fa:	4b06      	ldr	r3, [pc, #24]	; (1414 <configure_adc_VMPPT+0x40>)
    13fc:	0018      	movs	r0, r3
    13fe:	4b07      	ldr	r3, [pc, #28]	; (141c <configure_adc_VMPPT+0x48>)
    1400:	4798      	blx	r3

    return true;
    1402:	2301      	movs	r3, #1
}
    1404:	0018      	movs	r0, r3
    1406:	46bd      	mov	sp, r7
    1408:	b00c      	add	sp, #48	; 0x30
    140a:	bd80      	pop	{r7, pc}
    140c:	00001c1d 	.word	0x00001c1d
    1410:	42004000 	.word	0x42004000
    1414:	20000200 	.word	0x20000200
    1418:	0000226d 	.word	0x0000226d
    141c:	000012bd 	.word	0x000012bd

00001420 <get_value_VMPPT>:
    adc_disable(&adc_instance);
}


void get_value_VMPPT (uint32_t *value, uint32_t *converted)
{
    1420:	b580      	push	{r7, lr}
    1422:	b084      	sub	sp, #16
    1424:	af00      	add	r7, sp, #0
    1426:	6078      	str	r0, [r7, #4]
    1428:	6039      	str	r1, [r7, #0]
    adc_start_conversion(&adc_instance);
    142a:	4b13      	ldr	r3, [pc, #76]	; (1478 <get_value_VMPPT+0x58>)
    142c:	0018      	movs	r0, r3
    142e:	4b13      	ldr	r3, [pc, #76]	; (147c <get_value_VMPPT+0x5c>)
    1430:	4798      	blx	r3
    
    uint32_t adc_reading, reading;
    
    do {
        /* Wait for conversion to be done and read out result */
    } while (adc_read(&adc_instance, &adc_reading) == STATUS_BUSY);
    1432:	2308      	movs	r3, #8
    1434:	18fa      	adds	r2, r7, r3
    1436:	4b10      	ldr	r3, [pc, #64]	; (1478 <get_value_VMPPT+0x58>)
    1438:	0011      	movs	r1, r2
    143a:	0018      	movs	r0, r3
    143c:	4b10      	ldr	r3, [pc, #64]	; (1480 <get_value_VMPPT+0x60>)
    143e:	4798      	blx	r3
    1440:	0003      	movs	r3, r0
    1442:	2b05      	cmp	r3, #5
    1444:	d0f5      	beq.n	1432 <get_value_VMPPT+0x12>
    
    reading = (((D_ADC_VREF * adc_reading) / D_ADC_RESOLUTION) * (VMPPT_PULL_UP + VMPPT_PULL_DOWN) / VMPPT_PULL_DOWN);
    1446:	68bb      	ldr	r3, [r7, #8]
    1448:	4a0e      	ldr	r2, [pc, #56]	; (1484 <get_value_VMPPT+0x64>)
    144a:	4353      	muls	r3, r2
    144c:	0b1a      	lsrs	r2, r3, #12
    144e:	0013      	movs	r3, r2
    1450:	009b      	lsls	r3, r3, #2
    1452:	189b      	adds	r3, r3, r2
    1454:	019b      	lsls	r3, r3, #6
    1456:	001a      	movs	r2, r3
    1458:	4b0b      	ldr	r3, [pc, #44]	; (1488 <get_value_VMPPT+0x68>)
    145a:	21dc      	movs	r1, #220	; 0xdc
    145c:	0010      	movs	r0, r2
    145e:	4798      	blx	r3
    1460:	0003      	movs	r3, r0
    1462:	60fb      	str	r3, [r7, #12]
    
    *value = adc_reading;
    1464:	68ba      	ldr	r2, [r7, #8]
    1466:	687b      	ldr	r3, [r7, #4]
    1468:	601a      	str	r2, [r3, #0]
    *converted = reading;
    146a:	683b      	ldr	r3, [r7, #0]
    146c:	68fa      	ldr	r2, [r7, #12]
    146e:	601a      	str	r2, [r3, #0]
    
    return;
    1470:	46c0      	nop			; (mov r8, r8)
}
    1472:	46bd      	mov	sp, r7
    1474:	b004      	add	sp, #16
    1476:	bd80      	pop	{r7, pc}
    1478:	20000200 	.word	0x20000200
    147c:	00001311 	.word	0x00001311
    1480:	00001359 	.word	0x00001359
    1484:	00000ce4 	.word	0x00000ce4
    1488:	000067ad 	.word	0x000067ad

0000148c <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    148c:	b580      	push	{r7, lr}
    148e:	b084      	sub	sp, #16
    1490:	af00      	add	r7, sp, #0
    1492:	0002      	movs	r2, r0
    1494:	1dfb      	adds	r3, r7, #7
    1496:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    1498:	230f      	movs	r3, #15
    149a:	18fb      	adds	r3, r7, r3
    149c:	1dfa      	adds	r2, r7, #7
    149e:	7812      	ldrb	r2, [r2, #0]
    14a0:	09d2      	lsrs	r2, r2, #7
    14a2:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    14a4:	230e      	movs	r3, #14
    14a6:	18fb      	adds	r3, r7, r3
    14a8:	1dfa      	adds	r2, r7, #7
    14aa:	7812      	ldrb	r2, [r2, #0]
    14ac:	0952      	lsrs	r2, r2, #5
    14ae:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    14b0:	4b0d      	ldr	r3, [pc, #52]	; (14e8 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    14b2:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    14b4:	230f      	movs	r3, #15
    14b6:	18fb      	adds	r3, r7, r3
    14b8:	781b      	ldrb	r3, [r3, #0]
    14ba:	2b00      	cmp	r3, #0
    14bc:	d10f      	bne.n	14de <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    14be:	230f      	movs	r3, #15
    14c0:	18fb      	adds	r3, r7, r3
    14c2:	781b      	ldrb	r3, [r3, #0]
    14c4:	009b      	lsls	r3, r3, #2
    14c6:	2210      	movs	r2, #16
    14c8:	4694      	mov	ip, r2
    14ca:	44bc      	add	ip, r7
    14cc:	4463      	add	r3, ip
    14ce:	3b08      	subs	r3, #8
    14d0:	681a      	ldr	r2, [r3, #0]
    14d2:	230e      	movs	r3, #14
    14d4:	18fb      	adds	r3, r7, r3
    14d6:	781b      	ldrb	r3, [r3, #0]
    14d8:	01db      	lsls	r3, r3, #7
    14da:	18d3      	adds	r3, r2, r3
    14dc:	e000      	b.n	14e0 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    14de:	2300      	movs	r3, #0
	}
}
    14e0:	0018      	movs	r0, r3
    14e2:	46bd      	mov	sp, r7
    14e4:	b004      	add	sp, #16
    14e6:	bd80      	pop	{r7, pc}
    14e8:	41004400 	.word	0x41004400

000014ec <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    14ec:	b580      	push	{r7, lr}
    14ee:	b082      	sub	sp, #8
    14f0:	af00      	add	r7, sp, #0
    14f2:	0002      	movs	r2, r0
    14f4:	1dfb      	adds	r3, r7, #7
    14f6:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    14f8:	1dfb      	adds	r3, r7, #7
    14fa:	781b      	ldrb	r3, [r3, #0]
    14fc:	0018      	movs	r0, r3
    14fe:	4b03      	ldr	r3, [pc, #12]	; (150c <port_get_group_from_gpio_pin+0x20>)
    1500:	4798      	blx	r3
    1502:	0003      	movs	r3, r0
}
    1504:	0018      	movs	r0, r3
    1506:	46bd      	mov	sp, r7
    1508:	b002      	add	sp, #8
    150a:	bd80      	pop	{r7, pc}
    150c:	0000148d 	.word	0x0000148d

00001510 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    1510:	b580      	push	{r7, lr}
    1512:	b082      	sub	sp, #8
    1514:	af00      	add	r7, sp, #0
    1516:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    1518:	687b      	ldr	r3, [r7, #4]
    151a:	2200      	movs	r2, #0
    151c:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    151e:	687b      	ldr	r3, [r7, #4]
    1520:	2201      	movs	r2, #1
    1522:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    1524:	687b      	ldr	r3, [r7, #4]
    1526:	2200      	movs	r2, #0
    1528:	709a      	strb	r2, [r3, #2]
}
    152a:	46c0      	nop			; (mov r8, r8)
    152c:	46bd      	mov	sp, r7
    152e:	b002      	add	sp, #8
    1530:	bd80      	pop	{r7, pc}
	...

00001534 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    1534:	b580      	push	{r7, lr}
    1536:	b084      	sub	sp, #16
    1538:	af00      	add	r7, sp, #0
    153a:	0002      	movs	r2, r0
    153c:	1dfb      	adds	r3, r7, #7
    153e:	701a      	strb	r2, [r3, #0]
    1540:	1dbb      	adds	r3, r7, #6
    1542:	1c0a      	adds	r2, r1, #0
    1544:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    1546:	1dfb      	adds	r3, r7, #7
    1548:	781b      	ldrb	r3, [r3, #0]
    154a:	0018      	movs	r0, r3
    154c:	4b0d      	ldr	r3, [pc, #52]	; (1584 <port_pin_set_output_level+0x50>)
    154e:	4798      	blx	r3
    1550:	0003      	movs	r3, r0
    1552:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1554:	1dfb      	adds	r3, r7, #7
    1556:	781b      	ldrb	r3, [r3, #0]
    1558:	221f      	movs	r2, #31
    155a:	4013      	ands	r3, r2
    155c:	2201      	movs	r2, #1
    155e:	409a      	lsls	r2, r3
    1560:	0013      	movs	r3, r2
    1562:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    1564:	1dbb      	adds	r3, r7, #6
    1566:	781b      	ldrb	r3, [r3, #0]
    1568:	2b00      	cmp	r3, #0
    156a:	d003      	beq.n	1574 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    156c:	68fb      	ldr	r3, [r7, #12]
    156e:	68ba      	ldr	r2, [r7, #8]
    1570:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    1572:	e002      	b.n	157a <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    1574:	68fb      	ldr	r3, [r7, #12]
    1576:	68ba      	ldr	r2, [r7, #8]
    1578:	615a      	str	r2, [r3, #20]
}
    157a:	46c0      	nop			; (mov r8, r8)
    157c:	46bd      	mov	sp, r7
    157e:	b004      	add	sp, #16
    1580:	bd80      	pop	{r7, pc}
    1582:	46c0      	nop			; (mov r8, r8)
    1584:	000014ed 	.word	0x000014ed

00001588 <configure_dac>:
//
struct dac_module dac_instance;

//
void configure_dac()
{
    1588:	b580      	push	{r7, lr}
    158a:	b082      	sub	sp, #8
    158c:	af00      	add	r7, sp, #0
    struct dac_config config_dac;
    dac_get_config_defaults(&config_dac);
    158e:	003b      	movs	r3, r7
    1590:	0018      	movs	r0, r3
    1592:	4b09      	ldr	r3, [pc, #36]	; (15b8 <configure_dac+0x30>)
    1594:	4798      	blx	r3
    config_dac.reference = DAC_REFERENCE_INT1V;
    1596:	003b      	movs	r3, r7
    1598:	2200      	movs	r2, #0
    159a:	701a      	strb	r2, [r3, #0]
    dac_init(&dac_instance, DAC, &config_dac);
    159c:	003a      	movs	r2, r7
    159e:	4907      	ldr	r1, [pc, #28]	; (15bc <configure_dac+0x34>)
    15a0:	4b07      	ldr	r3, [pc, #28]	; (15c0 <configure_dac+0x38>)
    15a2:	0018      	movs	r0, r3
    15a4:	4b07      	ldr	r3, [pc, #28]	; (15c4 <configure_dac+0x3c>)
    15a6:	4798      	blx	r3
    dac_enable(&dac_instance);
    15a8:	4b05      	ldr	r3, [pc, #20]	; (15c0 <configure_dac+0x38>)
    15aa:	0018      	movs	r0, r3
    15ac:	4b06      	ldr	r3, [pc, #24]	; (15c8 <configure_dac+0x40>)
    15ae:	4798      	blx	r3
}
    15b0:	46c0      	nop			; (mov r8, r8)
    15b2:	46bd      	mov	sp, r7
    15b4:	b002      	add	sp, #8
    15b6:	bd80      	pop	{r7, pc}
    15b8:	000026dd 	.word	0x000026dd
    15bc:	42004800 	.word	0x42004800
    15c0:	20000224 	.word	0x20000224
    15c4:	00002719 	.word	0x00002719
    15c8:	00002829 	.word	0x00002829

000015cc <set_led_bright_perthousand>:

//
void set_led_bright_perthousand(uint16_t perthousand)
{
    15cc:	b580      	push	{r7, lr}
    15ce:	b086      	sub	sp, #24
    15d0:	af00      	add	r7, sp, #0
    15d2:	0002      	movs	r2, r0
    15d4:	1dbb      	adds	r3, r7, #6
    15d6:	801a      	strh	r2, [r3, #0]
    if (perthousand < LIGHT_MIN)
    15d8:	1dbb      	adds	r3, r7, #6
    15da:	881b      	ldrh	r3, [r3, #0]
    15dc:	2b63      	cmp	r3, #99	; 0x63
    15de:	d812      	bhi.n	1606 <set_led_bright_perthousand+0x3a>
    {
        dac_enabled = false;
    15e0:	4b25      	ldr	r3, [pc, #148]	; (1678 <set_led_bright_perthousand+0xac>)
    15e2:	2200      	movs	r2, #0
    15e4:	701a      	strb	r2, [r3, #0]
        struct port_config pin_conf;
        port_get_config_defaults(&pin_conf);
    15e6:	2310      	movs	r3, #16
    15e8:	18fb      	adds	r3, r7, r3
    15ea:	0018      	movs	r0, r3
    15ec:	4b23      	ldr	r3, [pc, #140]	; (167c <set_led_bright_perthousand+0xb0>)
    15ee:	4798      	blx	r3
        // Configure the Enable of LED Stripe as output, turn it on
        port_pin_set_config(LED_DRIVER_PIN, &pin_conf);
    15f0:	2310      	movs	r3, #16
    15f2:	18fb      	adds	r3, r7, r3
    15f4:	0019      	movs	r1, r3
    15f6:	2001      	movs	r0, #1
    15f8:	4b21      	ldr	r3, [pc, #132]	; (1680 <set_led_bright_perthousand+0xb4>)
    15fa:	4798      	blx	r3
        port_pin_set_output_level(LED_DRIVER_PIN, LED_DRIVER_INACTIVE);
    15fc:	2100      	movs	r1, #0
    15fe:	2001      	movs	r0, #1
    1600:	4b20      	ldr	r3, [pc, #128]	; (1684 <set_led_bright_perthousand+0xb8>)
    1602:	4798      	blx	r3
        
        uint16_t led_data = (perthousand*DAC_LED_FULL)/1000;
        
        dac_chan_write(&dac_instance, DAC_CHANNEL_0, led_data);
    }    
    1604:	e033      	b.n	166e <set_led_bright_perthousand+0xa2>
        if (!dac_enabled)
    1606:	4b1c      	ldr	r3, [pc, #112]	; (1678 <set_led_bright_perthousand+0xac>)
    1608:	781b      	ldrb	r3, [r3, #0]
    160a:	2201      	movs	r2, #1
    160c:	4053      	eors	r3, r2
    160e:	b2db      	uxtb	r3, r3
    1610:	2b00      	cmp	r3, #0
    1612:	d011      	beq.n	1638 <set_led_bright_perthousand+0x6c>
            dac_enabled = true;
    1614:	4b18      	ldr	r3, [pc, #96]	; (1678 <set_led_bright_perthousand+0xac>)
    1616:	2201      	movs	r2, #1
    1618:	701a      	strb	r2, [r3, #0]
            port_get_config_defaults(&pin_conf);
    161a:	230c      	movs	r3, #12
    161c:	18fb      	adds	r3, r7, r3
    161e:	0018      	movs	r0, r3
    1620:	4b16      	ldr	r3, [pc, #88]	; (167c <set_led_bright_perthousand+0xb0>)
    1622:	4798      	blx	r3
            port_pin_set_config(LED_DRIVER_PIN, &pin_conf);
    1624:	230c      	movs	r3, #12
    1626:	18fb      	adds	r3, r7, r3
    1628:	0019      	movs	r1, r3
    162a:	2001      	movs	r0, #1
    162c:	4b14      	ldr	r3, [pc, #80]	; (1680 <set_led_bright_perthousand+0xb4>)
    162e:	4798      	blx	r3
            port_pin_set_output_level(LED_DRIVER_PIN, LED_DRIVER_ACTIVE);
    1630:	2101      	movs	r1, #1
    1632:	2001      	movs	r0, #1
    1634:	4b13      	ldr	r3, [pc, #76]	; (1684 <set_led_bright_perthousand+0xb8>)
    1636:	4798      	blx	r3
        bright_reference = perthousand;
    1638:	4b13      	ldr	r3, [pc, #76]	; (1688 <set_led_bright_perthousand+0xbc>)
    163a:	1dba      	adds	r2, r7, #6
    163c:	8812      	ldrh	r2, [r2, #0]
    163e:	801a      	strh	r2, [r3, #0]
        uint16_t led_data = (perthousand*DAC_LED_FULL)/1000;
    1640:	1dbb      	adds	r3, r7, #6
    1642:	881b      	ldrh	r3, [r3, #0]
    1644:	2256      	movs	r2, #86	; 0x56
    1646:	32ff      	adds	r2, #255	; 0xff
    1648:	435a      	muls	r2, r3
    164a:	0010      	movs	r0, r2
    164c:	4b0f      	ldr	r3, [pc, #60]	; (168c <set_led_bright_perthousand+0xc0>)
    164e:	22fa      	movs	r2, #250	; 0xfa
    1650:	0091      	lsls	r1, r2, #2
    1652:	4798      	blx	r3
    1654:	0003      	movs	r3, r0
    1656:	001a      	movs	r2, r3
    1658:	2316      	movs	r3, #22
    165a:	18fb      	adds	r3, r7, r3
    165c:	801a      	strh	r2, [r3, #0]
        dac_chan_write(&dac_instance, DAC_CHANNEL_0, led_data);
    165e:	2316      	movs	r3, #22
    1660:	18fb      	adds	r3, r7, r3
    1662:	881a      	ldrh	r2, [r3, #0]
    1664:	4b0a      	ldr	r3, [pc, #40]	; (1690 <set_led_bright_perthousand+0xc4>)
    1666:	2100      	movs	r1, #0
    1668:	0018      	movs	r0, r3
    166a:	4b0a      	ldr	r3, [pc, #40]	; (1694 <set_led_bright_perthousand+0xc8>)
    166c:	4798      	blx	r3
    166e:	46c0      	nop			; (mov r8, r8)
    1670:	46bd      	mov	sp, r7
    1672:	b006      	add	sp, #24
    1674:	bd80      	pop	{r7, pc}
    1676:	46c0      	nop			; (mov r8, r8)
    1678:	20000008 	.word	0x20000008
    167c:	00001511 	.word	0x00001511
    1680:	00002a3d 	.word	0x00002a3d
    1684:	00001535 	.word	0x00001535
    1688:	20000220 	.word	0x20000220
    168c:	000068c1 	.word	0x000068c1
    1690:	20000224 	.word	0x20000224
    1694:	00002885 	.word	0x00002885

00001698 <system_interrupt_enable>:
{
    1698:	b580      	push	{r7, lr}
    169a:	b082      	sub	sp, #8
    169c:	af00      	add	r7, sp, #0
    169e:	0002      	movs	r2, r0
    16a0:	1dfb      	adds	r3, r7, #7
    16a2:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    16a4:	4b06      	ldr	r3, [pc, #24]	; (16c0 <system_interrupt_enable+0x28>)
    16a6:	1dfa      	adds	r2, r7, #7
    16a8:	7812      	ldrb	r2, [r2, #0]
    16aa:	0011      	movs	r1, r2
    16ac:	221f      	movs	r2, #31
    16ae:	400a      	ands	r2, r1
    16b0:	2101      	movs	r1, #1
    16b2:	4091      	lsls	r1, r2
    16b4:	000a      	movs	r2, r1
    16b6:	601a      	str	r2, [r3, #0]
}
    16b8:	46c0      	nop			; (mov r8, r8)
    16ba:	46bd      	mov	sp, r7
    16bc:	b002      	add	sp, #8
    16be:	bd80      	pop	{r7, pc}
    16c0:	e000e100 	.word	0xe000e100

000016c4 <i2c_master_is_syncing>:
 * \retval true   Module is busy synchronizing
 * \retval false  Module is not synchronizing
 */
static inline bool i2c_master_is_syncing (
		const struct i2c_master_module *const module)
{
    16c4:	b580      	push	{r7, lr}
    16c6:	b084      	sub	sp, #16
    16c8:	af00      	add	r7, sp, #0
    16ca:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    16cc:	687b      	ldr	r3, [r7, #4]
    16ce:	681b      	ldr	r3, [r3, #0]
    16d0:	60fb      	str	r3, [r7, #12]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    16d2:	68fb      	ldr	r3, [r7, #12]
    16d4:	69db      	ldr	r3, [r3, #28]
    16d6:	2207      	movs	r2, #7
    16d8:	4013      	ands	r3, r2
    16da:	1e5a      	subs	r2, r3, #1
    16dc:	4193      	sbcs	r3, r2
    16de:	b2db      	uxtb	r3, r3
#else
#  error Unknown SERCOM SYNCBUSY scheme!
#endif
}
    16e0:	0018      	movs	r0, r3
    16e2:	46bd      	mov	sp, r7
    16e4:	b004      	add	sp, #16
    16e6:	bd80      	pop	{r7, pc}

000016e8 <_i2c_master_wait_for_sync>:
 *
 * \param[in]  module  Pointer to software module structure
 */
static void _i2c_master_wait_for_sync(
		const struct i2c_master_module *const module)
{
    16e8:	b580      	push	{r7, lr}
    16ea:	b082      	sub	sp, #8
    16ec:	af00      	add	r7, sp, #0
    16ee:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    16f0:	46c0      	nop			; (mov r8, r8)
    16f2:	687b      	ldr	r3, [r7, #4]
    16f4:	0018      	movs	r0, r3
    16f6:	4b04      	ldr	r3, [pc, #16]	; (1708 <_i2c_master_wait_for_sync+0x20>)
    16f8:	4798      	blx	r3
    16fa:	1e03      	subs	r3, r0, #0
    16fc:	d1f9      	bne.n	16f2 <_i2c_master_wait_for_sync+0xa>
		/* Wait for I2C module to sync. */
	}
}
    16fe:	46c0      	nop			; (mov r8, r8)
    1700:	46bd      	mov	sp, r7
    1702:	b002      	add	sp, #8
    1704:	bd80      	pop	{r7, pc}
    1706:	46c0      	nop			; (mov r8, r8)
    1708:	000016c5 	.word	0x000016c5

0000170c <i2c_master_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration structure to be initiated
 */
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
    170c:	b580      	push	{r7, lr}
    170e:	b082      	sub	sp, #8
    1710:	af00      	add	r7, sp, #0
    1712:	6078      	str	r0, [r7, #4]
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    1714:	687b      	ldr	r3, [r7, #4]
    1716:	2264      	movs	r2, #100	; 0x64
    1718:	601a      	str	r2, [r3, #0]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    171a:	687b      	ldr	r3, [r7, #4]
    171c:	4a1b      	ldr	r2, [pc, #108]	; (178c <i2c_master_get_config_defaults+0x80>)
    171e:	605a      	str	r2, [r3, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    1720:	687b      	ldr	r3, [r7, #4]
    1722:	2200      	movs	r2, #0
    1724:	609a      	str	r2, [r3, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    1726:	687b      	ldr	r3, [r7, #4]
    1728:	2200      	movs	r2, #0
    172a:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
    172c:	687b      	ldr	r3, [r7, #4]
    172e:	2200      	movs	r2, #0
    1730:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    1732:	687b      	ldr	r3, [r7, #4]
    1734:	2280      	movs	r2, #128	; 0x80
    1736:	0392      	lsls	r2, r2, #14
    1738:	611a      	str	r2, [r3, #16]
	config->buffer_timeout   = 65535;
    173a:	687b      	ldr	r3, [r7, #4]
    173c:	2201      	movs	r2, #1
    173e:	4252      	negs	r2, r2
    1740:	82da      	strh	r2, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
    1742:	687b      	ldr	r3, [r7, #4]
    1744:	2201      	movs	r2, #1
    1746:	4252      	negs	r2, r2
    1748:	829a      	strh	r2, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    174a:	687b      	ldr	r3, [r7, #4]
    174c:	2200      	movs	r2, #0
    174e:	61da      	str	r2, [r3, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    1750:	687b      	ldr	r3, [r7, #4]
    1752:	2200      	movs	r2, #0
    1754:	621a      	str	r2, [r3, #32]
	config->scl_low_timeout  = false;
    1756:	687b      	ldr	r3, [r7, #4]
    1758:	2224      	movs	r2, #36	; 0x24
    175a:	2100      	movs	r1, #0
    175c:	5499      	strb	r1, [r3, r2]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    175e:	687b      	ldr	r3, [r7, #4]
    1760:	2200      	movs	r2, #0
    1762:	629a      	str	r2, [r3, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    1764:	687b      	ldr	r3, [r7, #4]
    1766:	222c      	movs	r2, #44	; 0x2c
    1768:	2100      	movs	r1, #0
    176a:	5499      	strb	r1, [r3, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    176c:	687b      	ldr	r3, [r7, #4]
    176e:	222d      	movs	r2, #45	; 0x2d
    1770:	2100      	movs	r1, #0
    1772:	5499      	strb	r1, [r3, r2]
	config->master_scl_low_extend_timeout  = false;
    1774:	687b      	ldr	r3, [r7, #4]
    1776:	222e      	movs	r2, #46	; 0x2e
    1778:	2100      	movs	r1, #0
    177a:	5499      	strb	r1, [r3, r2]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    177c:	687b      	ldr	r3, [r7, #4]
    177e:	22d7      	movs	r2, #215	; 0xd7
    1780:	861a      	strh	r2, [r3, #48]	; 0x30
}
    1782:	46c0      	nop			; (mov r8, r8)
    1784:	46bd      	mov	sp, r7
    1786:	b002      	add	sp, #8
    1788:	bd80      	pop	{r7, pc}
    178a:	46c0      	nop			; (mov r8, r8)
    178c:	00000d48 	.word	0x00000d48

00001790 <i2c_master_enable>:
 *
 * \param[in]  module  Pointer to the software module struct
 */
static inline void i2c_master_enable(
		const struct i2c_master_module *const module)
{
    1790:	b580      	push	{r7, lr}
    1792:	b084      	sub	sp, #16
    1794:	af00      	add	r7, sp, #0
    1796:	6078      	str	r0, [r7, #4]
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1798:	687b      	ldr	r3, [r7, #4]
    179a:	681b      	ldr	r3, [r3, #0]
    179c:	60bb      	str	r3, [r7, #8]

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
    179e:	2300      	movs	r3, #0
    17a0:	60fb      	str	r3, [r7, #12]

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);
    17a2:	687b      	ldr	r3, [r7, #4]
    17a4:	0018      	movs	r0, r3
    17a6:	4b14      	ldr	r3, [pc, #80]	; (17f8 <i2c_master_enable+0x68>)
    17a8:	4798      	blx	r3

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    17aa:	68bb      	ldr	r3, [r7, #8]
    17ac:	681b      	ldr	r3, [r3, #0]
    17ae:	2202      	movs	r2, #2
    17b0:	431a      	orrs	r2, r3
    17b2:	68bb      	ldr	r3, [r7, #8]
    17b4:	601a      	str	r2, [r3, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    17b6:	687b      	ldr	r3, [r7, #4]
    17b8:	681b      	ldr	r3, [r3, #0]
    17ba:	0018      	movs	r0, r3
    17bc:	4b0f      	ldr	r3, [pc, #60]	; (17fc <i2c_master_enable+0x6c>)
    17be:	4798      	blx	r3
    17c0:	0003      	movs	r3, r0
    17c2:	0018      	movs	r0, r3
    17c4:	4b0e      	ldr	r3, [pc, #56]	; (1800 <i2c_master_enable+0x70>)
    17c6:	4798      	blx	r3
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    17c8:	e00c      	b.n	17e4 <i2c_master_enable+0x54>
		timeout_counter++;
    17ca:	68fb      	ldr	r3, [r7, #12]
    17cc:	3301      	adds	r3, #1
    17ce:	60fb      	str	r3, [r7, #12]
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    17d0:	687b      	ldr	r3, [r7, #4]
    17d2:	88db      	ldrh	r3, [r3, #6]
    17d4:	001a      	movs	r2, r3
    17d6:	68fb      	ldr	r3, [r7, #12]
    17d8:	429a      	cmp	r2, r3
    17da:	d803      	bhi.n	17e4 <i2c_master_enable+0x54>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    17dc:	68bb      	ldr	r3, [r7, #8]
    17de:	2210      	movs	r2, #16
    17e0:	835a      	strh	r2, [r3, #26]
			/* Workaround #1 */
			return;
    17e2:	e006      	b.n	17f2 <i2c_master_enable+0x62>
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    17e4:	68bb      	ldr	r3, [r7, #8]
    17e6:	8b5b      	ldrh	r3, [r3, #26]
    17e8:	b29b      	uxth	r3, r3
    17ea:	001a      	movs	r2, r3
    17ec:	2310      	movs	r3, #16
    17ee:	4013      	ands	r3, r2
    17f0:	d0eb      	beq.n	17ca <i2c_master_enable+0x3a>
		}
	}
}
    17f2:	46bd      	mov	sp, r7
    17f4:	b004      	add	sp, #16
    17f6:	bd80      	pop	{r7, pc}
    17f8:	000016e9 	.word	0x000016e9
    17fc:	00004cb1 	.word	0x00004cb1
    1800:	00001699 	.word	0x00001699

00001804 <configure_gas_gauge>:
//Workaround by now: Read all the bytes until you reach the one you want :) sorry
static uint8_t read_buffer[DATA_LENGTH];


void configure_gas_gauge(uint32_t battery_percent)
{
    1804:	b580      	push	{r7, lr}
    1806:	b090      	sub	sp, #64	; 0x40
    1808:	af00      	add	r7, sp, #0
    180a:	6078      	str	r0, [r7, #4]

    struct i2c_master_config config_gas_gauge;
    
    i2c_master_get_config_defaults(&config_gas_gauge);
    180c:	230c      	movs	r3, #12
    180e:	18fb      	adds	r3, r7, r3
    1810:	0018      	movs	r0, r3
    1812:	4b11      	ldr	r3, [pc, #68]	; (1858 <configure_gas_gauge+0x54>)
    1814:	4798      	blx	r3
    
    config_gas_gauge.baud_rate   = I2C_MASTER_BAUD_RATE_100KHZ;
    1816:	230c      	movs	r3, #12
    1818:	18fb      	adds	r3, r7, r3
    181a:	2264      	movs	r2, #100	; 0x64
    181c:	601a      	str	r2, [r3, #0]
    config_gas_gauge.pinmux_pad0 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD0;
    181e:	230c      	movs	r3, #12
    1820:	18fb      	adds	r3, r7, r3
    1822:	4a0e      	ldr	r2, [pc, #56]	; (185c <configure_gas_gauge+0x58>)
    1824:	61da      	str	r2, [r3, #28]
    config_gas_gauge.pinmux_pad1 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD1;
    1826:	230c      	movs	r3, #12
    1828:	18fb      	adds	r3, r7, r3
    182a:	4a0d      	ldr	r2, [pc, #52]	; (1860 <configure_gas_gauge+0x5c>)
    182c:	621a      	str	r2, [r3, #32]
    
    i2c_master_init(&gas_gauge_instance, GAS_GAUGE_I2C_MODULE, &config_gas_gauge);
    182e:	230c      	movs	r3, #12
    1830:	18fa      	adds	r2, r7, r3
    1832:	490c      	ldr	r1, [pc, #48]	; (1864 <configure_gas_gauge+0x60>)
    1834:	4b0c      	ldr	r3, [pc, #48]	; (1868 <configure_gas_gauge+0x64>)
    1836:	0018      	movs	r0, r3
    1838:	4b0c      	ldr	r3, [pc, #48]	; (186c <configure_gas_gauge+0x68>)
    183a:	4798      	blx	r3
    
    i2c_master_enable(&gas_gauge_instance);
    183c:	4b0a      	ldr	r3, [pc, #40]	; (1868 <configure_gas_gauge+0x64>)
    183e:	0018      	movs	r0, r3
    1840:	4b0b      	ldr	r3, [pc, #44]	; (1870 <configure_gas_gauge+0x6c>)
    1842:	4798      	blx	r3
    
	gas_gauge_update_percent(battery_percent);
    1844:	687b      	ldr	r3, [r7, #4]
    1846:	0018      	movs	r0, r3
    1848:	4b0a      	ldr	r3, [pc, #40]	; (1874 <configure_gas_gauge+0x70>)
    184a:	4798      	blx	r3
    gas_gauge_config_CC_registers();
    184c:	4b0a      	ldr	r3, [pc, #40]	; (1878 <configure_gas_gauge+0x74>)
    184e:	4798      	blx	r3
}
    1850:	46c0      	nop			; (mov r8, r8)
    1852:	46bd      	mov	sp, r7
    1854:	b010      	add	sp, #64	; 0x40
    1856:	bd80      	pop	{r7, pc}
    1858:	0000170d 	.word	0x0000170d
    185c:	00080002 	.word	0x00080002
    1860:	00090002 	.word	0x00090002
    1864:	42000800 	.word	0x42000800
    1868:	20000248 	.word	0x20000248
    186c:	00002f95 	.word	0x00002f95
    1870:	00001791 	.word	0x00001791
    1874:	0000187d 	.word	0x0000187d
    1878:	00001915 	.word	0x00001915

0000187c <gas_gauge_update_percent>:

void gas_gauge_update_percent(uint32_t new_battery_percent)
{
    187c:	b590      	push	{r4, r7, lr}
    187e:	b087      	sub	sp, #28
    1880:	af00      	add	r7, sp, #0
    1882:	6078      	str	r0, [r7, #4]
	uint16_t new_battery_value = ((new_battery_percent * FULL_SCALE_GAUGE) / 100);
    1884:	687a      	ldr	r2, [r7, #4]
    1886:	0013      	movs	r3, r2
    1888:	041b      	lsls	r3, r3, #16
    188a:	1a9a      	subs	r2, r3, r2
    188c:	4b1c      	ldr	r3, [pc, #112]	; (1900 <gas_gauge_update_percent+0x84>)
    188e:	2164      	movs	r1, #100	; 0x64
    1890:	0010      	movs	r0, r2
    1892:	4798      	blx	r3
    1894:	0003      	movs	r3, r0
    1896:	001a      	movs	r2, r3
    1898:	2316      	movs	r3, #22
    189a:	18fb      	adds	r3, r7, r3
    189c:	801a      	strh	r2, [r3, #0]
	
	configure_registers_accumulated_buffer[0] = 0x02;
    189e:	4b19      	ldr	r3, [pc, #100]	; (1904 <gas_gauge_update_percent+0x88>)
    18a0:	2202      	movs	r2, #2
    18a2:	701a      	strb	r2, [r3, #0]
	configure_registers_accumulated_buffer[1] = (new_battery_value >> 8) & 0xFF;
    18a4:	2316      	movs	r3, #22
    18a6:	18fb      	adds	r3, r7, r3
    18a8:	881b      	ldrh	r3, [r3, #0]
    18aa:	0a1b      	lsrs	r3, r3, #8
    18ac:	b29b      	uxth	r3, r3
    18ae:	b2da      	uxtb	r2, r3
    18b0:	4b14      	ldr	r3, [pc, #80]	; (1904 <gas_gauge_update_percent+0x88>)
    18b2:	705a      	strb	r2, [r3, #1]
	
	struct i2c_master_packet packet = {
    18b4:	2308      	movs	r3, #8
    18b6:	18fb      	adds	r3, r7, r3
    18b8:	4a13      	ldr	r2, [pc, #76]	; (1908 <gas_gauge_update_percent+0x8c>)
    18ba:	ca13      	ldmia	r2!, {r0, r1, r4}
    18bc:	c313      	stmia	r3!, {r0, r1, r4}
		.ten_bit_address = false,
		.high_speed = false,
		.hs_master_code = 0x0,
	};
	
	while (i2c_master_write_packet_wait(&gas_gauge_instance, &packet) != STATUS_OK);
    18be:	46c0      	nop			; (mov r8, r8)
    18c0:	2308      	movs	r3, #8
    18c2:	18fa      	adds	r2, r7, r3
    18c4:	4b11      	ldr	r3, [pc, #68]	; (190c <gas_gauge_update_percent+0x90>)
    18c6:	0011      	movs	r1, r2
    18c8:	0018      	movs	r0, r3
    18ca:	4b11      	ldr	r3, [pc, #68]	; (1910 <gas_gauge_update_percent+0x94>)
    18cc:	4798      	blx	r3
    18ce:	1e03      	subs	r3, r0, #0
    18d0:	d1f6      	bne.n	18c0 <gas_gauge_update_percent+0x44>
	
	configure_registers_accumulated_buffer[0] = 0x03;
    18d2:	4b0c      	ldr	r3, [pc, #48]	; (1904 <gas_gauge_update_percent+0x88>)
    18d4:	2203      	movs	r2, #3
    18d6:	701a      	strb	r2, [r3, #0]
	configure_registers_accumulated_buffer[1] = new_battery_value & 0xFF;
    18d8:	2316      	movs	r3, #22
    18da:	18fb      	adds	r3, r7, r3
    18dc:	881b      	ldrh	r3, [r3, #0]
    18de:	b2da      	uxtb	r2, r3
    18e0:	4b08      	ldr	r3, [pc, #32]	; (1904 <gas_gauge_update_percent+0x88>)
    18e2:	705a      	strb	r2, [r3, #1]
	
	while (i2c_master_write_packet_wait(&gas_gauge_instance, &packet) != STATUS_OK);
    18e4:	46c0      	nop			; (mov r8, r8)
    18e6:	2308      	movs	r3, #8
    18e8:	18fa      	adds	r2, r7, r3
    18ea:	4b08      	ldr	r3, [pc, #32]	; (190c <gas_gauge_update_percent+0x90>)
    18ec:	0011      	movs	r1, r2
    18ee:	0018      	movs	r0, r3
    18f0:	4b07      	ldr	r3, [pc, #28]	; (1910 <gas_gauge_update_percent+0x94>)
    18f2:	4798      	blx	r3
    18f4:	1e03      	subs	r3, r0, #0
    18f6:	d1f6      	bne.n	18e6 <gas_gauge_update_percent+0x6a>
}
    18f8:	46c0      	nop			; (mov r8, r8)
    18fa:	46bd      	mov	sp, r7
    18fc:	b007      	add	sp, #28
    18fe:	bd90      	pop	{r4, r7, pc}
    1900:	000067ad 	.word	0x000067ad
    1904:	20000098 	.word	0x20000098
    1908:	00008c7c 	.word	0x00008c7c
    190c:	20000248 	.word	0x20000248
    1910:	00003605 	.word	0x00003605

00001914 <gas_gauge_config_CC_registers>:

void gas_gauge_config_CC_registers()
{
    1914:	b590      	push	{r4, r7, lr}
    1916:	b085      	sub	sp, #20
    1918:	af00      	add	r7, sp, #0
    /* Init i2c packet. */
    struct i2c_master_packet packet = {
    191a:	1d3b      	adds	r3, r7, #4
    191c:	4a07      	ldr	r2, [pc, #28]	; (193c <gas_gauge_config_CC_registers+0x28>)
    191e:	ca13      	ldmia	r2!, {r0, r1, r4}
    1920:	c313      	stmia	r3!, {r0, r1, r4}
        .ten_bit_address = false,
        .high_speed = false,
        .hs_master_code = 0x0,
    };
    
    while (i2c_master_write_packet_wait(&gas_gauge_instance, &packet) != STATUS_OK);
    1922:	46c0      	nop			; (mov r8, r8)
    1924:	1d3a      	adds	r2, r7, #4
    1926:	4b06      	ldr	r3, [pc, #24]	; (1940 <gas_gauge_config_CC_registers+0x2c>)
    1928:	0011      	movs	r1, r2
    192a:	0018      	movs	r0, r3
    192c:	4b05      	ldr	r3, [pc, #20]	; (1944 <gas_gauge_config_CC_registers+0x30>)
    192e:	4798      	blx	r3
    1930:	1e03      	subs	r3, r0, #0
    1932:	d1f7      	bne.n	1924 <gas_gauge_config_CC_registers+0x10>
}
    1934:	46c0      	nop			; (mov r8, r8)
    1936:	46bd      	mov	sp, r7
    1938:	b005      	add	sp, #20
    193a:	bd90      	pop	{r4, r7, pc}
    193c:	00008c88 	.word	0x00008c88
    1940:	20000248 	.word	0x20000248
    1944:	00003605 	.word	0x00003605

00001948 <gas_gauge_read>:
    
    while (i2c_master_write_packet_wait(&gas_gauge_instance, &packet) != STATUS_OK);
}

bool gas_gauge_read(uint32_t *value, uint32_t *percent)
{
    1948:	b590      	push	{r4, r7, lr}
    194a:	b089      	sub	sp, #36	; 0x24
    194c:	af00      	add	r7, sp, #0
    194e:	6078      	str	r0, [r7, #4]
    1950:	6039      	str	r1, [r7, #0]
    bool ok = false;
    1952:	231f      	movs	r3, #31
    1954:	18fb      	adds	r3, r7, r3
    1956:	2200      	movs	r2, #0
    1958:	701a      	strb	r2, [r3, #0]
    
    /* Init i2c packet. */
    struct i2c_master_packet packet = {
    195a:	230c      	movs	r3, #12
    195c:	18fb      	adds	r3, r7, r3
    195e:	4a1f      	ldr	r2, [pc, #124]	; (19dc <gas_gauge_read+0x94>)
    1960:	ca13      	ldmia	r2!, {r0, r1, r4}
    1962:	c313      	stmia	r3!, {r0, r1, r4}
        .high_speed = false,
        .hs_master_code = 0x0,
    };
    
    /* Read from slave until success. */
    packet.data = read_buffer;
    1964:	230c      	movs	r3, #12
    1966:	18fb      	adds	r3, r7, r3
    1968:	4a1d      	ldr	r2, [pc, #116]	; (19e0 <gas_gauge_read+0x98>)
    196a:	605a      	str	r2, [r3, #4]
    if (i2c_master_read_packet_wait(&gas_gauge_instance, &packet) == STATUS_OK) {
    196c:	230c      	movs	r3, #12
    196e:	18fa      	adds	r2, r7, r3
    1970:	4b1c      	ldr	r3, [pc, #112]	; (19e4 <gas_gauge_read+0x9c>)
    1972:	0011      	movs	r1, r2
    1974:	0018      	movs	r0, r3
    1976:	4b1c      	ldr	r3, [pc, #112]	; (19e8 <gas_gauge_read+0xa0>)
    1978:	4798      	blx	r3
    197a:	1e03      	subs	r3, r0, #0
    197c:	d127      	bne.n	19ce <gas_gauge_read+0x86>
        
        uint16_t twi_reading = read_buffer[2] << 8 | read_buffer[3];
    197e:	4b18      	ldr	r3, [pc, #96]	; (19e0 <gas_gauge_read+0x98>)
    1980:	789b      	ldrb	r3, [r3, #2]
    1982:	021b      	lsls	r3, r3, #8
    1984:	b21a      	sxth	r2, r3
    1986:	4b16      	ldr	r3, [pc, #88]	; (19e0 <gas_gauge_read+0x98>)
    1988:	78db      	ldrb	r3, [r3, #3]
    198a:	b21b      	sxth	r3, r3
    198c:	4313      	orrs	r3, r2
    198e:	b21a      	sxth	r2, r3
    1990:	231c      	movs	r3, #28
    1992:	18fb      	adds	r3, r7, r3
    1994:	801a      	strh	r2, [r3, #0]
        uint16_t twi_percent = ((twi_reading * 100) / FULL_SCALE_GAUGE);
    1996:	231c      	movs	r3, #28
    1998:	18fb      	adds	r3, r7, r3
    199a:	881b      	ldrh	r3, [r3, #0]
    199c:	2264      	movs	r2, #100	; 0x64
    199e:	435a      	muls	r2, r3
    19a0:	4b12      	ldr	r3, [pc, #72]	; (19ec <gas_gauge_read+0xa4>)
    19a2:	4913      	ldr	r1, [pc, #76]	; (19f0 <gas_gauge_read+0xa8>)
    19a4:	0010      	movs	r0, r2
    19a6:	4798      	blx	r3
    19a8:	0003      	movs	r3, r0
    19aa:	001a      	movs	r2, r3
    19ac:	231a      	movs	r3, #26
    19ae:	18fb      	adds	r3, r7, r3
    19b0:	801a      	strh	r2, [r3, #0]

        *value     = twi_reading;
    19b2:	231c      	movs	r3, #28
    19b4:	18fb      	adds	r3, r7, r3
    19b6:	881a      	ldrh	r2, [r3, #0]
    19b8:	687b      	ldr	r3, [r7, #4]
    19ba:	601a      	str	r2, [r3, #0]
        *percent   = twi_percent;
    19bc:	231a      	movs	r3, #26
    19be:	18fb      	adds	r3, r7, r3
    19c0:	881a      	ldrh	r2, [r3, #0]
    19c2:	683b      	ldr	r3, [r7, #0]
    19c4:	601a      	str	r2, [r3, #0]

        ok = true;
    19c6:	231f      	movs	r3, #31
    19c8:	18fb      	adds	r3, r7, r3
    19ca:	2201      	movs	r2, #1
    19cc:	701a      	strb	r2, [r3, #0]
    }
    
    return ok;
    19ce:	231f      	movs	r3, #31
    19d0:	18fb      	adds	r3, r7, r3
    19d2:	781b      	ldrb	r3, [r3, #0]
    19d4:	0018      	movs	r0, r3
    19d6:	46bd      	mov	sp, r7
    19d8:	b009      	add	sp, #36	; 0x24
    19da:	bd90      	pop	{r4, r7, pc}
    19dc:	00008ca0 	.word	0x00008ca0
    19e0:	2000009c 	.word	0x2000009c
    19e4:	20000248 	.word	0x20000248
    19e8:	0000344d 	.word	0x0000344d
    19ec:	000068c1 	.word	0x000068c1
    19f0:	0000ffff 	.word	0x0000ffff

000019f4 <rtc_count_get_config_defaults>:
 *  \param[out] config  Configuration structure to be initialized to default
 *                      values
 */
static inline void rtc_count_get_config_defaults(
		struct rtc_count_config *const config)
{
    19f4:	b580      	push	{r7, lr}
    19f6:	b084      	sub	sp, #16
    19f8:	af00      	add	r7, sp, #0
    19fa:	6078      	str	r0, [r7, #4]
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
    19fc:	687b      	ldr	r3, [r7, #4]
    19fe:	22a0      	movs	r2, #160	; 0xa0
    1a00:	0112      	lsls	r2, r2, #4
    1a02:	801a      	strh	r2, [r3, #0]
	config->mode                = RTC_COUNT_MODE_32BIT;
    1a04:	687b      	ldr	r3, [r7, #4]
    1a06:	2201      	movs	r2, #1
    1a08:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
    1a0a:	687b      	ldr	r3, [r7, #4]
    1a0c:	2200      	movs	r2, #0
    1a0e:	70da      	strb	r2, [r3, #3]

#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
    1a10:	687b      	ldr	r3, [r7, #4]
    1a12:	2200      	movs	r2, #0
    1a14:	711a      	strb	r2, [r3, #4]
#endif
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
    1a16:	230f      	movs	r3, #15
    1a18:	18fb      	adds	r3, r7, r3
    1a1a:	2200      	movs	r2, #0
    1a1c:	701a      	strb	r2, [r3, #0]
    1a1e:	e00e      	b.n	1a3e <rtc_count_get_config_defaults+0x4a>
		config->compare_values[i] = 0;
    1a20:	230f      	movs	r3, #15
    1a22:	18fb      	adds	r3, r7, r3
    1a24:	781a      	ldrb	r2, [r3, #0]
    1a26:	687b      	ldr	r3, [r7, #4]
    1a28:	3202      	adds	r2, #2
    1a2a:	0092      	lsls	r2, r2, #2
    1a2c:	2100      	movs	r1, #0
    1a2e:	50d1      	str	r1, [r2, r3]
	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
    1a30:	230f      	movs	r3, #15
    1a32:	18fb      	adds	r3, r7, r3
    1a34:	781a      	ldrb	r2, [r3, #0]
    1a36:	230f      	movs	r3, #15
    1a38:	18fb      	adds	r3, r7, r3
    1a3a:	3201      	adds	r2, #1
    1a3c:	701a      	strb	r2, [r3, #0]
    1a3e:	230f      	movs	r3, #15
    1a40:	18fb      	adds	r3, r7, r3
    1a42:	781b      	ldrb	r3, [r3, #0]
    1a44:	2b01      	cmp	r3, #1
    1a46:	d9eb      	bls.n	1a20 <rtc_count_get_config_defaults+0x2c>
	}
}
    1a48:	46c0      	nop			; (mov r8, r8)
    1a4a:	46bd      	mov	sp, r7
    1a4c:	b004      	add	sp, #16
    1a4e:	bd80      	pop	{r7, pc}

00001a50 <configure_rtc_count>:

struct rtc_module rtc_instance;
uint32_t tick_counter = 0;

void configure_rtc_count()
{
    1a50:	b580      	push	{r7, lr}
    1a52:	b084      	sub	sp, #16
    1a54:	af00      	add	r7, sp, #0
    struct rtc_count_config config_rtc_count;
    
    rtc_count_get_config_defaults(&config_rtc_count);
    1a56:	003b      	movs	r3, r7
    1a58:	0018      	movs	r0, r3
    1a5a:	4b14      	ldr	r3, [pc, #80]	; (1aac <configure_rtc_count+0x5c>)
    1a5c:	4798      	blx	r3
    
    config_rtc_count.prescaler           = RTC_COUNT_PRESCALER_DIV_1;
    1a5e:	003b      	movs	r3, r7
    1a60:	2200      	movs	r2, #0
    1a62:	801a      	strh	r2, [r3, #0]
    config_rtc_count.mode                = RTC_COUNT_MODE_16BIT;
    1a64:	003b      	movs	r3, r7
    1a66:	2200      	movs	r2, #0
    1a68:	709a      	strb	r2, [r3, #2]
    config_rtc_count.continuously_update = true;
    1a6a:	003b      	movs	r3, r7
    1a6c:	2201      	movs	r2, #1
    1a6e:	711a      	strb	r2, [r3, #4]


    rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
    1a70:	003a      	movs	r2, r7
    1a72:	490f      	ldr	r1, [pc, #60]	; (1ab0 <configure_rtc_count+0x60>)
    1a74:	4b0f      	ldr	r3, [pc, #60]	; (1ab4 <configure_rtc_count+0x64>)
    1a76:	0018      	movs	r0, r3
    1a78:	4b0f      	ldr	r3, [pc, #60]	; (1ab8 <configure_rtc_count+0x68>)
    1a7a:	4798      	blx	r3
    rtc_count_enable(&rtc_instance);
    1a7c:	4b0d      	ldr	r3, [pc, #52]	; (1ab4 <configure_rtc_count+0x64>)
    1a7e:	0018      	movs	r0, r3
    1a80:	4b0e      	ldr	r3, [pc, #56]	; (1abc <configure_rtc_count+0x6c>)
    1a82:	4798      	blx	r3
    
    rtc_count_register_callback(&rtc_instance, rtc_overflow_callback, RTC_COUNT_CALLBACK_OVERFLOW);
    1a84:	490e      	ldr	r1, [pc, #56]	; (1ac0 <configure_rtc_count+0x70>)
    1a86:	4b0b      	ldr	r3, [pc, #44]	; (1ab4 <configure_rtc_count+0x64>)
    1a88:	2202      	movs	r2, #2
    1a8a:	0018      	movs	r0, r3
    1a8c:	4b0d      	ldr	r3, [pc, #52]	; (1ac4 <configure_rtc_count+0x74>)
    1a8e:	4798      	blx	r3
    rtc_count_enable_callback(&rtc_instance, RTC_COUNT_CALLBACK_OVERFLOW);
    1a90:	4b08      	ldr	r3, [pc, #32]	; (1ab4 <configure_rtc_count+0x64>)
    1a92:	2102      	movs	r1, #2
    1a94:	0018      	movs	r0, r3
    1a96:	4b0c      	ldr	r3, [pc, #48]	; (1ac8 <configure_rtc_count+0x78>)
    1a98:	4798      	blx	r3

    rtc_count_set_period(&rtc_instance, 1);
    1a9a:	4b06      	ldr	r3, [pc, #24]	; (1ab4 <configure_rtc_count+0x64>)
    1a9c:	2101      	movs	r1, #1
    1a9e:	0018      	movs	r0, r3
    1aa0:	4b0a      	ldr	r3, [pc, #40]	; (1acc <configure_rtc_count+0x7c>)
    1aa2:	4798      	blx	r3
}
    1aa4:	46c0      	nop			; (mov r8, r8)
    1aa6:	46bd      	mov	sp, r7
    1aa8:	b004      	add	sp, #16
    1aaa:	bd80      	pop	{r7, pc}
    1aac:	000019f5 	.word	0x000019f5
    1ab0:	40001400 	.word	0x40001400
    1ab4:	20000270 	.word	0x20000270
    1ab8:	00000e6d 	.word	0x00000e6d
    1abc:	00000c65 	.word	0x00000c65
    1ac0:	00001ad1 	.word	0x00001ad1
    1ac4:	00000fcd 	.word	0x00000fcd
    1ac8:	00001079 	.word	0x00001079
    1acc:	00000f89 	.word	0x00000f89

00001ad0 <rtc_overflow_callback>:

void rtc_overflow_callback(void)
{
    1ad0:	b580      	push	{r7, lr}
    1ad2:	af00      	add	r7, sp, #0
    tick_counter++;
    1ad4:	4b03      	ldr	r3, [pc, #12]	; (1ae4 <rtc_overflow_callback+0x14>)
    1ad6:	681b      	ldr	r3, [r3, #0]
    1ad8:	1c5a      	adds	r2, r3, #1
    1ada:	4b02      	ldr	r3, [pc, #8]	; (1ae4 <rtc_overflow_callback+0x14>)
    1adc:	601a      	str	r2, [r3, #0]
}
    1ade:	46c0      	nop			; (mov r8, r8)
    1ae0:	46bd      	mov	sp, r7
    1ae2:	bd80      	pop	{r7, pc}
    1ae4:	200000a0 	.word	0x200000a0

00001ae8 <get_tick>:



uint32_t get_tick()
{
    1ae8:	b580      	push	{r7, lr}
    1aea:	af00      	add	r7, sp, #0
    return tick_counter;
    1aec:	4b02      	ldr	r3, [pc, #8]	; (1af8 <get_tick+0x10>)
    1aee:	681b      	ldr	r3, [r3, #0]
}
    1af0:	0018      	movs	r0, r3
    1af2:	46bd      	mov	sp, r7
    1af4:	bd80      	pop	{r7, pc}
    1af6:	46c0      	nop			; (mov r8, r8)
    1af8:	200000a0 	.word	0x200000a0

00001afc <tick_elapsed>:
//! \param[in] reference The reference time
//!
//! \return The number of milliseconds elapsed
//=============================================================================
uint32_t tick_elapsed(uint32_t reference)
{
    1afc:	b580      	push	{r7, lr}
    1afe:	b082      	sub	sp, #8
    1b00:	af00      	add	r7, sp, #0
    1b02:	6078      	str	r0, [r7, #4]
    return  (tick_counter - reference);
    1b04:	4b03      	ldr	r3, [pc, #12]	; (1b14 <tick_elapsed+0x18>)
    1b06:	681a      	ldr	r2, [r3, #0]
    1b08:	687b      	ldr	r3, [r7, #4]
    1b0a:	1ad3      	subs	r3, r2, r3
    1b0c:	0018      	movs	r0, r3
    1b0e:	46bd      	mov	sp, r7
    1b10:	b002      	add	sp, #8
    1b12:	bd80      	pop	{r7, pc}
    1b14:	200000a0 	.word	0x200000a0

00001b18 <system_gclk_chan_get_config_defaults>:
{
    1b18:	b580      	push	{r7, lr}
    1b1a:	b082      	sub	sp, #8
    1b1c:	af00      	add	r7, sp, #0
    1b1e:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    1b20:	687b      	ldr	r3, [r7, #4]
    1b22:	2200      	movs	r2, #0
    1b24:	701a      	strb	r2, [r3, #0]
}
    1b26:	46c0      	nop			; (mov r8, r8)
    1b28:	46bd      	mov	sp, r7
    1b2a:	b002      	add	sp, #8
    1b2c:	bd80      	pop	{r7, pc}
	...

00001b30 <system_apb_clock_set_mask>:
{
    1b30:	b580      	push	{r7, lr}
    1b32:	b082      	sub	sp, #8
    1b34:	af00      	add	r7, sp, #0
    1b36:	0002      	movs	r2, r0
    1b38:	6039      	str	r1, [r7, #0]
    1b3a:	1dfb      	adds	r3, r7, #7
    1b3c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    1b3e:	1dfb      	adds	r3, r7, #7
    1b40:	781b      	ldrb	r3, [r3, #0]
    1b42:	2b01      	cmp	r3, #1
    1b44:	d00a      	beq.n	1b5c <system_apb_clock_set_mask+0x2c>
    1b46:	2b02      	cmp	r3, #2
    1b48:	d00f      	beq.n	1b6a <system_apb_clock_set_mask+0x3a>
    1b4a:	2b00      	cmp	r3, #0
    1b4c:	d114      	bne.n	1b78 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    1b4e:	4b0e      	ldr	r3, [pc, #56]	; (1b88 <system_apb_clock_set_mask+0x58>)
    1b50:	4a0d      	ldr	r2, [pc, #52]	; (1b88 <system_apb_clock_set_mask+0x58>)
    1b52:	6991      	ldr	r1, [r2, #24]
    1b54:	683a      	ldr	r2, [r7, #0]
    1b56:	430a      	orrs	r2, r1
    1b58:	619a      	str	r2, [r3, #24]
			break;
    1b5a:	e00f      	b.n	1b7c <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    1b5c:	4b0a      	ldr	r3, [pc, #40]	; (1b88 <system_apb_clock_set_mask+0x58>)
    1b5e:	4a0a      	ldr	r2, [pc, #40]	; (1b88 <system_apb_clock_set_mask+0x58>)
    1b60:	69d1      	ldr	r1, [r2, #28]
    1b62:	683a      	ldr	r2, [r7, #0]
    1b64:	430a      	orrs	r2, r1
    1b66:	61da      	str	r2, [r3, #28]
			break;
    1b68:	e008      	b.n	1b7c <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    1b6a:	4b07      	ldr	r3, [pc, #28]	; (1b88 <system_apb_clock_set_mask+0x58>)
    1b6c:	4a06      	ldr	r2, [pc, #24]	; (1b88 <system_apb_clock_set_mask+0x58>)
    1b6e:	6a11      	ldr	r1, [r2, #32]
    1b70:	683a      	ldr	r2, [r7, #0]
    1b72:	430a      	orrs	r2, r1
    1b74:	621a      	str	r2, [r3, #32]
			break;
    1b76:	e001      	b.n	1b7c <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    1b78:	2317      	movs	r3, #23
    1b7a:	e000      	b.n	1b7e <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    1b7c:	2300      	movs	r3, #0
}
    1b7e:	0018      	movs	r0, r3
    1b80:	46bd      	mov	sp, r7
    1b82:	b002      	add	sp, #8
    1b84:	bd80      	pop	{r7, pc}
    1b86:	46c0      	nop			; (mov r8, r8)
    1b88:	40000400 	.word	0x40000400

00001b8c <system_pinmux_get_config_defaults>:
{
    1b8c:	b580      	push	{r7, lr}
    1b8e:	b082      	sub	sp, #8
    1b90:	af00      	add	r7, sp, #0
    1b92:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1b94:	687b      	ldr	r3, [r7, #4]
    1b96:	2280      	movs	r2, #128	; 0x80
    1b98:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1b9a:	687b      	ldr	r3, [r7, #4]
    1b9c:	2200      	movs	r2, #0
    1b9e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1ba0:	687b      	ldr	r3, [r7, #4]
    1ba2:	2201      	movs	r2, #1
    1ba4:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    1ba6:	687b      	ldr	r3, [r7, #4]
    1ba8:	2200      	movs	r2, #0
    1baa:	70da      	strb	r2, [r3, #3]
}
    1bac:	46c0      	nop			; (mov r8, r8)
    1bae:	46bd      	mov	sp, r7
    1bb0:	b002      	add	sp, #8
    1bb2:	bd80      	pop	{r7, pc}

00001bb4 <system_voltage_reference_enable>:
 *
 * \param[in] vref  Voltage reference to enable
 */
static inline void system_voltage_reference_enable(
		const enum system_voltage_reference vref)
{
    1bb4:	b580      	push	{r7, lr}
    1bb6:	b082      	sub	sp, #8
    1bb8:	af00      	add	r7, sp, #0
    1bba:	0002      	movs	r2, r0
    1bbc:	1dfb      	adds	r3, r7, #7
    1bbe:	701a      	strb	r2, [r3, #0]
	switch (vref) {
    1bc0:	1dfb      	adds	r3, r7, #7
    1bc2:	781b      	ldrb	r3, [r3, #0]
    1bc4:	2b00      	cmp	r3, #0
    1bc6:	d002      	beq.n	1bce <system_voltage_reference_enable+0x1a>
    1bc8:	2b01      	cmp	r3, #1
    1bca:	d007      	beq.n	1bdc <system_voltage_reference_enable+0x28>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
			break;

		default:
			Assert(false);
			return;
    1bcc:	e00d      	b.n	1bea <system_voltage_reference_enable+0x36>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
    1bce:	4b08      	ldr	r3, [pc, #32]	; (1bf0 <system_voltage_reference_enable+0x3c>)
    1bd0:	4a07      	ldr	r2, [pc, #28]	; (1bf0 <system_voltage_reference_enable+0x3c>)
    1bd2:	6c12      	ldr	r2, [r2, #64]	; 0x40
    1bd4:	2102      	movs	r1, #2
    1bd6:	430a      	orrs	r2, r1
    1bd8:	641a      	str	r2, [r3, #64]	; 0x40
			break;
    1bda:	e006      	b.n	1bea <system_voltage_reference_enable+0x36>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    1bdc:	4b04      	ldr	r3, [pc, #16]	; (1bf0 <system_voltage_reference_enable+0x3c>)
    1bde:	4a04      	ldr	r2, [pc, #16]	; (1bf0 <system_voltage_reference_enable+0x3c>)
    1be0:	6c12      	ldr	r2, [r2, #64]	; 0x40
    1be2:	2104      	movs	r1, #4
    1be4:	430a      	orrs	r2, r1
    1be6:	641a      	str	r2, [r3, #64]	; 0x40
			break;
    1be8:	46c0      	nop			; (mov r8, r8)
	}
}
    1bea:	46bd      	mov	sp, r7
    1bec:	b002      	add	sp, #8
    1bee:	bd80      	pop	{r7, pc}
    1bf0:	40000800 	.word	0x40000800

00001bf4 <adc_is_syncing>:
{
    1bf4:	b580      	push	{r7, lr}
    1bf6:	b084      	sub	sp, #16
    1bf8:	af00      	add	r7, sp, #0
    1bfa:	6078      	str	r0, [r7, #4]
	Adc *const adc_module = module_inst->hw;
    1bfc:	687b      	ldr	r3, [r7, #4]
    1bfe:	681b      	ldr	r3, [r3, #0]
    1c00:	60fb      	str	r3, [r7, #12]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1c02:	68fb      	ldr	r3, [r7, #12]
    1c04:	7e5b      	ldrb	r3, [r3, #25]
    1c06:	b2db      	uxtb	r3, r3
    1c08:	b25b      	sxtb	r3, r3
    1c0a:	2b00      	cmp	r3, #0
    1c0c:	da01      	bge.n	1c12 <adc_is_syncing+0x1e>
		return true;
    1c0e:	2301      	movs	r3, #1
    1c10:	e000      	b.n	1c14 <adc_is_syncing+0x20>
	return false;
    1c12:	2300      	movs	r3, #0
}
    1c14:	0018      	movs	r0, r3
    1c16:	46bd      	mov	sp, r7
    1c18:	b004      	add	sp, #16
    1c1a:	bd80      	pop	{r7, pc}

00001c1c <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    1c1c:	b580      	push	{r7, lr}
    1c1e:	b082      	sub	sp, #8
    1c20:	af00      	add	r7, sp, #0
    1c22:	6078      	str	r0, [r7, #4]
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    1c24:	687b      	ldr	r3, [r7, #4]
    1c26:	2200      	movs	r2, #0
    1c28:	701a      	strb	r2, [r3, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    1c2a:	687b      	ldr	r3, [r7, #4]
    1c2c:	2200      	movs	r2, #0
    1c2e:	705a      	strb	r2, [r3, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    1c30:	687b      	ldr	r3, [r7, #4]
    1c32:	2200      	movs	r2, #0
    1c34:	805a      	strh	r2, [r3, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    1c36:	687b      	ldr	r3, [r7, #4]
    1c38:	2200      	movs	r2, #0
    1c3a:	711a      	strb	r2, [r3, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    1c3c:	687b      	ldr	r3, [r7, #4]
    1c3e:	2200      	movs	r2, #0
    1c40:	761a      	strb	r2, [r3, #24]
	config->window.window_upper_value     = 0;
    1c42:	687b      	ldr	r3, [r7, #4]
    1c44:	2200      	movs	r2, #0
    1c46:	621a      	str	r2, [r3, #32]
	config->window.window_lower_value     = 0;
    1c48:	687b      	ldr	r3, [r7, #4]
    1c4a:	2200      	movs	r2, #0
    1c4c:	61da      	str	r2, [r3, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    1c4e:	687b      	ldr	r3, [r7, #4]
    1c50:	2200      	movs	r2, #0
    1c52:	609a      	str	r2, [r3, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    1c54:	687b      	ldr	r3, [r7, #4]
    1c56:	2200      	movs	r2, #0
    1c58:	731a      	strb	r2, [r3, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    1c5a:	687b      	ldr	r3, [r7, #4]
    1c5c:	22c0      	movs	r2, #192	; 0xc0
    1c5e:	0152      	lsls	r2, r2, #5
    1c60:	81da      	strh	r2, [r3, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    1c62:	687b      	ldr	r3, [r7, #4]
    1c64:	2200      	movs	r2, #0
    1c66:	741a      	strb	r2, [r3, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    1c68:	687b      	ldr	r3, [r7, #4]
    1c6a:	2200      	movs	r2, #0
    1c6c:	745a      	strb	r2, [r3, #17]
	config->left_adjust                   = false;
    1c6e:	687b      	ldr	r3, [r7, #4]
    1c70:	2200      	movs	r2, #0
    1c72:	749a      	strb	r2, [r3, #18]
	config->differential_mode             = false;
    1c74:	687b      	ldr	r3, [r7, #4]
    1c76:	2200      	movs	r2, #0
    1c78:	74da      	strb	r2, [r3, #19]
	config->freerunning                   = false;
    1c7a:	687b      	ldr	r3, [r7, #4]
    1c7c:	2200      	movs	r2, #0
    1c7e:	751a      	strb	r2, [r3, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    1c80:	687b      	ldr	r3, [r7, #4]
    1c82:	222a      	movs	r2, #42	; 0x2a
    1c84:	2100      	movs	r1, #0
    1c86:	5499      	strb	r1, [r3, r2]
	config->run_in_standby                = false;
    1c88:	687b      	ldr	r3, [r7, #4]
    1c8a:	2200      	movs	r2, #0
    1c8c:	755a      	strb	r2, [r3, #21]
	config->reference_compensation_enable = false;
    1c8e:	687b      	ldr	r3, [r7, #4]
    1c90:	2200      	movs	r2, #0
    1c92:	759a      	strb	r2, [r3, #22]
	config->correction.correction_enable  = false;
    1c94:	687b      	ldr	r3, [r7, #4]
    1c96:	2224      	movs	r2, #36	; 0x24
    1c98:	2100      	movs	r1, #0
    1c9a:	5499      	strb	r1, [r3, r2]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    1c9c:	687b      	ldr	r3, [r7, #4]
    1c9e:	2200      	movs	r2, #0
    1ca0:	84da      	strh	r2, [r3, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    1ca2:	687b      	ldr	r3, [r7, #4]
    1ca4:	2200      	movs	r2, #0
    1ca6:	851a      	strh	r2, [r3, #40]	; 0x28
	config->sample_length                 = 0;
    1ca8:	687b      	ldr	r3, [r7, #4]
    1caa:	2200      	movs	r2, #0
    1cac:	75da      	strb	r2, [r3, #23]
	config->pin_scan.offset_start_scan    = 0;
    1cae:	687b      	ldr	r3, [r7, #4]
    1cb0:	222b      	movs	r2, #43	; 0x2b
    1cb2:	2100      	movs	r1, #0
    1cb4:	5499      	strb	r1, [r3, r2]
	config->pin_scan.inputs_to_scan       = 0;
    1cb6:	687b      	ldr	r3, [r7, #4]
    1cb8:	222c      	movs	r2, #44	; 0x2c
    1cba:	2100      	movs	r1, #0
    1cbc:	5499      	strb	r1, [r3, r2]
}
    1cbe:	46c0      	nop			; (mov r8, r8)
    1cc0:	46bd      	mov	sp, r7
    1cc2:	b002      	add	sp, #8
    1cc4:	bd80      	pop	{r7, pc}
	...

00001cc8 <_adc_configure_ain_pin>:
* the ADC access to the analog signal
*
* \param [in] pin AINxx pin to configure
*/
static inline void _adc_configure_ain_pin(uint32_t pin)
{
    1cc8:	b580      	push	{r7, lr}
    1cca:	b098      	sub	sp, #96	; 0x60
    1ccc:	af00      	add	r7, sp, #0
    1cce:	6078      	str	r0, [r7, #4]
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    1cd0:	230c      	movs	r3, #12
    1cd2:	18fa      	adds	r2, r7, r3
    1cd4:	4b15      	ldr	r3, [pc, #84]	; (1d2c <_adc_configure_ain_pin+0x64>)
    1cd6:	0010      	movs	r0, r2
    1cd8:	0019      	movs	r1, r3
    1cda:	2350      	movs	r3, #80	; 0x50
    1cdc:	001a      	movs	r2, r3
    1cde:	4b14      	ldr	r3, [pc, #80]	; (1d30 <_adc_configure_ain_pin+0x68>)
    1ce0:	4798      	blx	r3
#else
#  error ADC pin mappings are not defined for this device.
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;
    1ce2:	4b14      	ldr	r3, [pc, #80]	; (1d34 <_adc_configure_ain_pin+0x6c>)
    1ce4:	65fb      	str	r3, [r7, #92]	; 0x5c

	if (pin <= ADC_EXTCHANNEL_MSB) {
    1ce6:	687b      	ldr	r3, [r7, #4]
    1ce8:	2b13      	cmp	r3, #19
    1cea:	d81a      	bhi.n	1d22 <_adc_configure_ain_pin+0x5a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1cec:	230c      	movs	r3, #12
    1cee:	18fb      	adds	r3, r7, r3
    1cf0:	687a      	ldr	r2, [r7, #4]
    1cf2:	0092      	lsls	r2, r2, #2
    1cf4:	58d3      	ldr	r3, [r2, r3]
    1cf6:	65fb      	str	r3, [r7, #92]	; 0x5c

		Assert(pin_map_result != PIN_INVALID_ADC_AIN);

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);
    1cf8:	2308      	movs	r3, #8
    1cfa:	18fb      	adds	r3, r7, r3
    1cfc:	0018      	movs	r0, r3
    1cfe:	4b0e      	ldr	r3, [pc, #56]	; (1d38 <_adc_configure_ain_pin+0x70>)
    1d00:	4798      	blx	r3

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1d02:	2308      	movs	r3, #8
    1d04:	18fb      	adds	r3, r7, r3
    1d06:	2200      	movs	r2, #0
    1d08:	709a      	strb	r2, [r3, #2]
		config.mux_position = 1;
    1d0a:	2308      	movs	r3, #8
    1d0c:	18fb      	adds	r3, r7, r3
    1d0e:	2201      	movs	r2, #1
    1d10:	701a      	strb	r2, [r3, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    1d12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    1d14:	b2db      	uxtb	r3, r3
    1d16:	2208      	movs	r2, #8
    1d18:	18ba      	adds	r2, r7, r2
    1d1a:	0011      	movs	r1, r2
    1d1c:	0018      	movs	r0, r3
    1d1e:	4b07      	ldr	r3, [pc, #28]	; (1d3c <_adc_configure_ain_pin+0x74>)
    1d20:	4798      	blx	r3
	}
}
    1d22:	46c0      	nop			; (mov r8, r8)
    1d24:	46bd      	mov	sp, r7
    1d26:	b018      	add	sp, #96	; 0x60
    1d28:	bd80      	pop	{r7, pc}
    1d2a:	46c0      	nop			; (mov r8, r8)
    1d2c:	00008cac 	.word	0x00008cac
    1d30:	000083fd 	.word	0x000083fd
    1d34:	0000ffff 	.word	0x0000ffff
    1d38:	00001b8d 	.word	0x00001b8d
    1d3c:	00005c05 	.word	0x00005c05

00001d40 <_adc_set_config>:
 * \retval STATUS_ERR_INVALID_ARG  Invalid argument(s) were provided
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
    1d40:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d42:	b089      	sub	sp, #36	; 0x24
    1d44:	af00      	add	r7, sp, #0
    1d46:	6078      	str	r0, [r7, #4]
    1d48:	6039      	str	r1, [r7, #0]
	uint8_t adjres = 0;
    1d4a:	231f      	movs	r3, #31
    1d4c:	18fb      	adds	r3, r7, r3
    1d4e:	2200      	movs	r2, #0
    1d50:	701a      	strb	r2, [r3, #0]
	uint32_t resolution = ADC_RESOLUTION_16BIT;
    1d52:	2310      	movs	r3, #16
    1d54:	61bb      	str	r3, [r7, #24]
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1d56:	2317      	movs	r3, #23
    1d58:	18fb      	adds	r3, r7, r3
    1d5a:	2200      	movs	r2, #0
    1d5c:	701a      	strb	r2, [r3, #0]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    1d5e:	687b      	ldr	r3, [r7, #4]
    1d60:	681b      	ldr	r3, [r3, #0]
    1d62:	613b      	str	r3, [r7, #16]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    1d64:	230c      	movs	r3, #12
    1d66:	18fb      	adds	r3, r7, r3
    1d68:	0018      	movs	r0, r3
    1d6a:	4bce      	ldr	r3, [pc, #824]	; (20a4 <STACK_SIZE+0xa4>)
    1d6c:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->clock_source;
    1d6e:	683b      	ldr	r3, [r7, #0]
    1d70:	781a      	ldrb	r2, [r3, #0]
    1d72:	230c      	movs	r3, #12
    1d74:	18fb      	adds	r3, r7, r3
    1d76:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    1d78:	230c      	movs	r3, #12
    1d7a:	18fb      	adds	r3, r7, r3
    1d7c:	0019      	movs	r1, r3
    1d7e:	201e      	movs	r0, #30
    1d80:	4bc9      	ldr	r3, [pc, #804]	; (20a8 <STACK_SIZE+0xa8>)
    1d82:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    1d84:	201e      	movs	r0, #30
    1d86:	4bc9      	ldr	r3, [pc, #804]	; (20ac <STACK_SIZE+0xac>)
    1d88:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    1d8a:	683b      	ldr	r3, [r7, #0]
    1d8c:	222c      	movs	r2, #44	; 0x2c
    1d8e:	5c9b      	ldrb	r3, [r3, r2]
    1d90:	2b00      	cmp	r3, #0
    1d92:	d040      	beq.n	1e16 <_adc_set_config+0xd6>
		uint8_t offset = config->pin_scan.offset_start_scan;
    1d94:	2316      	movs	r3, #22
    1d96:	18fb      	adds	r3, r7, r3
    1d98:	683a      	ldr	r2, [r7, #0]
    1d9a:	212b      	movs	r1, #43	; 0x2b
    1d9c:	5c52      	ldrb	r2, [r2, r1]
    1d9e:	701a      	strb	r2, [r3, #0]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    1da0:	683b      	ldr	r3, [r7, #0]
    1da2:	7b19      	ldrb	r1, [r3, #12]
		uint8_t start_pin =
    1da4:	2315      	movs	r3, #21
    1da6:	18fb      	adds	r3, r7, r3
    1da8:	2216      	movs	r2, #22
    1daa:	18ba      	adds	r2, r7, r2
    1dac:	7812      	ldrb	r2, [r2, #0]
    1dae:	188a      	adds	r2, r1, r2
    1db0:	701a      	strb	r2, [r3, #0]
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;
    1db2:	683b      	ldr	r3, [r7, #0]
    1db4:	222c      	movs	r2, #44	; 0x2c
    1db6:	5c99      	ldrb	r1, [r3, r2]
		uint8_t end_pin =
    1db8:	230f      	movs	r3, #15
    1dba:	18fb      	adds	r3, r7, r3
    1dbc:	2215      	movs	r2, #21
    1dbe:	18ba      	adds	r2, r7, r2
    1dc0:	7812      	ldrb	r2, [r2, #0]
    1dc2:	188a      	adds	r2, r1, r2
    1dc4:	701a      	strb	r2, [r3, #0]

		while (start_pin < end_pin) {
    1dc6:	e018      	b.n	1dfa <_adc_set_config+0xba>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    1dc8:	2316      	movs	r3, #22
    1dca:	18fb      	adds	r3, r7, r3
    1dcc:	781b      	ldrb	r3, [r3, #0]
    1dce:	220f      	movs	r2, #15
    1dd0:	4013      	ands	r3, r2
    1dd2:	683a      	ldr	r2, [r7, #0]
    1dd4:	7b12      	ldrb	r2, [r2, #12]
    1dd6:	189b      	adds	r3, r3, r2
    1dd8:	0018      	movs	r0, r3
    1dda:	4bb5      	ldr	r3, [pc, #724]	; (20b0 <STACK_SIZE+0xb0>)
    1ddc:	4798      	blx	r3
			start_pin++;
    1dde:	2315      	movs	r3, #21
    1de0:	18fb      	adds	r3, r7, r3
    1de2:	781a      	ldrb	r2, [r3, #0]
    1de4:	2315      	movs	r3, #21
    1de6:	18fb      	adds	r3, r7, r3
    1de8:	3201      	adds	r2, #1
    1dea:	701a      	strb	r2, [r3, #0]
			offset++;
    1dec:	2316      	movs	r3, #22
    1dee:	18fb      	adds	r3, r7, r3
    1df0:	781a      	ldrb	r2, [r3, #0]
    1df2:	2316      	movs	r3, #22
    1df4:	18fb      	adds	r3, r7, r3
    1df6:	3201      	adds	r2, #1
    1df8:	701a      	strb	r2, [r3, #0]
		while (start_pin < end_pin) {
    1dfa:	2315      	movs	r3, #21
    1dfc:	18fa      	adds	r2, r7, r3
    1dfe:	230f      	movs	r3, #15
    1e00:	18fb      	adds	r3, r7, r3
    1e02:	7812      	ldrb	r2, [r2, #0]
    1e04:	781b      	ldrb	r3, [r3, #0]
    1e06:	429a      	cmp	r2, r3
    1e08:	d3de      	bcc.n	1dc8 <_adc_set_config+0x88>
		}
		_adc_configure_ain_pin(config->negative_input);
    1e0a:	683b      	ldr	r3, [r7, #0]
    1e0c:	89db      	ldrh	r3, [r3, #14]
    1e0e:	0018      	movs	r0, r3
    1e10:	4ba7      	ldr	r3, [pc, #668]	; (20b0 <STACK_SIZE+0xb0>)
    1e12:	4798      	blx	r3
    1e14:	e009      	b.n	1e2a <_adc_set_config+0xea>
	} else {
		_adc_configure_ain_pin(config->positive_input);
    1e16:	683b      	ldr	r3, [r7, #0]
    1e18:	7b1b      	ldrb	r3, [r3, #12]
    1e1a:	0018      	movs	r0, r3
    1e1c:	4ba4      	ldr	r3, [pc, #656]	; (20b0 <STACK_SIZE+0xb0>)
    1e1e:	4798      	blx	r3
		_adc_configure_ain_pin(config->negative_input);
    1e20:	683b      	ldr	r3, [r7, #0]
    1e22:	89db      	ldrh	r3, [r3, #14]
    1e24:	0018      	movs	r0, r3
    1e26:	4ba2      	ldr	r3, [pc, #648]	; (20b0 <STACK_SIZE+0xb0>)
    1e28:	4798      	blx	r3
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    1e2a:	683b      	ldr	r3, [r7, #0]
    1e2c:	7d5b      	ldrb	r3, [r3, #21]
    1e2e:	009b      	lsls	r3, r3, #2
    1e30:	b2da      	uxtb	r2, r3
    1e32:	693b      	ldr	r3, [r7, #16]
    1e34:	701a      	strb	r2, [r3, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    1e36:	683b      	ldr	r3, [r7, #0]
    1e38:	7d9b      	ldrb	r3, [r3, #22]
    1e3a:	01db      	lsls	r3, r3, #7
    1e3c:	b25a      	sxtb	r2, r3
			(config->reference);
    1e3e:	683b      	ldr	r3, [r7, #0]
    1e40:	785b      	ldrb	r3, [r3, #1]
    1e42:	b25b      	sxtb	r3, r3
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    1e44:	4313      	orrs	r3, r2
    1e46:	b25b      	sxtb	r3, r3
    1e48:	b2da      	uxtb	r2, r3
	adc_module->REFCTRL.reg =
    1e4a:	693b      	ldr	r3, [r7, #16]
    1e4c:	705a      	strb	r2, [r3, #1]

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    1e4e:	683b      	ldr	r3, [r7, #0]
    1e50:	791b      	ldrb	r3, [r3, #4]
    1e52:	2b34      	cmp	r3, #52	; 0x34
    1e54:	d846      	bhi.n	1ee4 <_adc_set_config+0x1a4>
    1e56:	009a      	lsls	r2, r3, #2
    1e58:	4b96      	ldr	r3, [pc, #600]	; (20b4 <STACK_SIZE+0xb4>)
    1e5a:	18d3      	adds	r3, r2, r3
    1e5c:	681b      	ldr	r3, [r3, #0]
    1e5e:	469f      	mov	pc, r3

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    1e60:	231f      	movs	r3, #31
    1e62:	18fb      	adds	r3, r7, r3
    1e64:	683a      	ldr	r2, [r7, #0]
    1e66:	7c52      	ldrb	r2, [r2, #17]
    1e68:	701a      	strb	r2, [r3, #0]
		accumulate = config->accumulate_samples;
    1e6a:	2317      	movs	r3, #23
    1e6c:	18fb      	adds	r3, r7, r3
    1e6e:	683a      	ldr	r2, [r7, #0]
    1e70:	7c12      	ldrb	r2, [r2, #16]
    1e72:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1e74:	2310      	movs	r3, #16
    1e76:	61bb      	str	r3, [r7, #24]
		break;
    1e78:	e036      	b.n	1ee8 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    1e7a:	231f      	movs	r3, #31
    1e7c:	18fb      	adds	r3, r7, r3
    1e7e:	2201      	movs	r2, #1
    1e80:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    1e82:	2317      	movs	r3, #23
    1e84:	18fb      	adds	r3, r7, r3
    1e86:	2202      	movs	r2, #2
    1e88:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1e8a:	2310      	movs	r3, #16
    1e8c:	61bb      	str	r3, [r7, #24]
		break;
    1e8e:	e02b      	b.n	1ee8 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    1e90:	231f      	movs	r3, #31
    1e92:	18fb      	adds	r3, r7, r3
    1e94:	2202      	movs	r2, #2
    1e96:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    1e98:	2317      	movs	r3, #23
    1e9a:	18fb      	adds	r3, r7, r3
    1e9c:	2204      	movs	r2, #4
    1e9e:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1ea0:	2310      	movs	r3, #16
    1ea2:	61bb      	str	r3, [r7, #24]
		break;
    1ea4:	e020      	b.n	1ee8 <_adc_set_config+0x1a8>
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    1ea6:	231f      	movs	r3, #31
    1ea8:	18fb      	adds	r3, r7, r3
    1eaa:	2201      	movs	r2, #1
    1eac:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    1eae:	2317      	movs	r3, #23
    1eb0:	18fb      	adds	r3, r7, r3
    1eb2:	2206      	movs	r2, #6
    1eb4:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1eb6:	2310      	movs	r3, #16
    1eb8:	61bb      	str	r3, [r7, #24]
		break;
    1eba:	e015      	b.n	1ee8 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    1ebc:	231f      	movs	r3, #31
    1ebe:	18fb      	adds	r3, r7, r3
    1ec0:	2200      	movs	r2, #0
    1ec2:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    1ec4:	2317      	movs	r3, #23
    1ec6:	18fb      	adds	r3, r7, r3
    1ec8:	2208      	movs	r2, #8
    1eca:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1ecc:	2310      	movs	r3, #16
    1ece:	61bb      	str	r3, [r7, #24]
		break;
    1ed0:	e00a      	b.n	1ee8 <_adc_set_config+0x1a8>
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    1ed2:	2330      	movs	r3, #48	; 0x30
    1ed4:	61bb      	str	r3, [r7, #24]
		break;
    1ed6:	e007      	b.n	1ee8 <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    1ed8:	2320      	movs	r3, #32
    1eda:	61bb      	str	r3, [r7, #24]
		break;
    1edc:	e004      	b.n	1ee8 <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    1ede:	2300      	movs	r3, #0
    1ee0:	61bb      	str	r3, [r7, #24]
		break;
    1ee2:	e001      	b.n	1ee8 <_adc_set_config+0x1a8>

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    1ee4:	2317      	movs	r3, #23
    1ee6:	e1ae      	b.n	2246 <STACK_SIZE+0x246>
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    1ee8:	231f      	movs	r3, #31
    1eea:	18fb      	adds	r3, r7, r3
    1eec:	781b      	ldrb	r3, [r3, #0]
    1eee:	011b      	lsls	r3, r3, #4
    1ef0:	b2db      	uxtb	r3, r3
    1ef2:	2270      	movs	r2, #112	; 0x70
    1ef4:	4013      	ands	r3, r2
    1ef6:	b2da      	uxtb	r2, r3
    1ef8:	2317      	movs	r3, #23
    1efa:	18fb      	adds	r3, r7, r3
    1efc:	781b      	ldrb	r3, [r3, #0]
    1efe:	4313      	orrs	r3, r2
    1f00:	b2da      	uxtb	r2, r3
    1f02:	693b      	ldr	r3, [r7, #16]
    1f04:	709a      	strb	r2, [r3, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    1f06:	683b      	ldr	r3, [r7, #0]
    1f08:	7ddb      	ldrb	r3, [r3, #23]
    1f0a:	2b3f      	cmp	r3, #63	; 0x3f
    1f0c:	d901      	bls.n	1f12 <_adc_set_config+0x1d2>
		return STATUS_ERR_INVALID_ARG;
    1f0e:	2317      	movs	r3, #23
    1f10:	e199      	b.n	2246 <STACK_SIZE+0x246>
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
    1f12:	683b      	ldr	r3, [r7, #0]
    1f14:	7dda      	ldrb	r2, [r3, #23]
		adc_module->SAMPCTRL.reg =
    1f16:	693b      	ldr	r3, [r7, #16]
    1f18:	70da      	strb	r2, [r3, #3]
	}

	while (adc_is_syncing(module_inst)) {
    1f1a:	46c0      	nop			; (mov r8, r8)
    1f1c:	687b      	ldr	r3, [r7, #4]
    1f1e:	0018      	movs	r0, r3
    1f20:	4b65      	ldr	r3, [pc, #404]	; (20b8 <STACK_SIZE+0xb8>)
    1f22:	4798      	blx	r3
    1f24:	1e03      	subs	r3, r0, #0
    1f26:	d1f9      	bne.n	1f1c <_adc_set_config+0x1dc>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler |
    1f28:	683b      	ldr	r3, [r7, #0]
    1f2a:	885a      	ldrh	r2, [r3, #2]
    1f2c:	69bb      	ldr	r3, [r7, #24]
    1f2e:	b29b      	uxth	r3, r3
    1f30:	4313      	orrs	r3, r2
    1f32:	b29a      	uxth	r2, r3
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    1f34:	683b      	ldr	r3, [r7, #0]
    1f36:	2124      	movs	r1, #36	; 0x24
    1f38:	5c5b      	ldrb	r3, [r3, r1]
    1f3a:	b29b      	uxth	r3, r3
    1f3c:	00db      	lsls	r3, r3, #3
    1f3e:	b29b      	uxth	r3, r3
			resolution |
    1f40:	4313      	orrs	r3, r2
    1f42:	b29a      	uxth	r2, r3
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
    1f44:	683b      	ldr	r3, [r7, #0]
    1f46:	7d1b      	ldrb	r3, [r3, #20]
    1f48:	b29b      	uxth	r3, r3
    1f4a:	009b      	lsls	r3, r3, #2
    1f4c:	b29b      	uxth	r3, r3
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    1f4e:	4313      	orrs	r3, r2
    1f50:	b29a      	uxth	r2, r3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
    1f52:	683b      	ldr	r3, [r7, #0]
    1f54:	7c9b      	ldrb	r3, [r3, #18]
    1f56:	b29b      	uxth	r3, r3
    1f58:	18db      	adds	r3, r3, r3
    1f5a:	b29b      	uxth	r3, r3
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
    1f5c:	4313      	orrs	r3, r2
    1f5e:	b29a      	uxth	r2, r3
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
    1f60:	683b      	ldr	r3, [r7, #0]
    1f62:	7cdb      	ldrb	r3, [r3, #19]
    1f64:	b29b      	uxth	r3, r3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
    1f66:	4313      	orrs	r3, r2
    1f68:	b29a      	uxth	r2, r3
	adc_module->CTRLB.reg =
    1f6a:	693b      	ldr	r3, [r7, #16]
    1f6c:	809a      	strh	r2, [r3, #4]

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    1f6e:	683b      	ldr	r3, [r7, #0]
    1f70:	7e1b      	ldrb	r3, [r3, #24]
    1f72:	2b00      	cmp	r3, #0
    1f74:	d100      	bne.n	1f78 <_adc_set_config+0x238>
    1f76:	e0c4      	b.n	2102 <STACK_SIZE+0x102>
		switch (resolution) {
    1f78:	69bb      	ldr	r3, [r7, #24]
    1f7a:	2b10      	cmp	r3, #16
    1f7c:	d100      	bne.n	1f80 <_adc_set_config+0x240>
    1f7e:	e076      	b.n	206e <STACK_SIZE+0x6e>
    1f80:	d802      	bhi.n	1f88 <_adc_set_config+0x248>
    1f82:	2b00      	cmp	r3, #0
    1f84:	d04d      	beq.n	2022 <STACK_SIZE+0x22>
    1f86:	e0bc      	b.n	2102 <STACK_SIZE+0x102>
    1f88:	2b20      	cmp	r3, #32
    1f8a:	d023      	beq.n	1fd4 <_adc_set_config+0x294>
    1f8c:	2b30      	cmp	r3, #48	; 0x30
    1f8e:	d000      	beq.n	1f92 <_adc_set_config+0x252>
    1f90:	e0b7      	b.n	2102 <STACK_SIZE+0x102>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    1f92:	683b      	ldr	r3, [r7, #0]
    1f94:	7cdb      	ldrb	r3, [r3, #19]
    1f96:	2b00      	cmp	r3, #0
    1f98:	d011      	beq.n	1fbe <_adc_set_config+0x27e>
					(config->window.window_lower_value > 127 ||
    1f9a:	683b      	ldr	r3, [r7, #0]
    1f9c:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    1f9e:	2b7f      	cmp	r3, #127	; 0x7f
    1fa0:	dc0b      	bgt.n	1fba <_adc_set_config+0x27a>
					config->window.window_lower_value < -128 ||
    1fa2:	683b      	ldr	r3, [r7, #0]
    1fa4:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 127 ||
    1fa6:	3380      	adds	r3, #128	; 0x80
    1fa8:	db07      	blt.n	1fba <_adc_set_config+0x27a>
					config->window.window_upper_value > 127 ||
    1faa:	683b      	ldr	r3, [r7, #0]
    1fac:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -128 ||
    1fae:	2b7f      	cmp	r3, #127	; 0x7f
    1fb0:	dc03      	bgt.n	1fba <_adc_set_config+0x27a>
					config->window.window_upper_value < -128)) {
    1fb2:	683b      	ldr	r3, [r7, #0]
    1fb4:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 127 ||
    1fb6:	3380      	adds	r3, #128	; 0x80
    1fb8:	da01      	bge.n	1fbe <_adc_set_config+0x27e>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1fba:	2317      	movs	r3, #23
    1fbc:	e143      	b.n	2246 <STACK_SIZE+0x246>
			} else if (config->window.window_lower_value > 255 ||
    1fbe:	683b      	ldr	r3, [r7, #0]
    1fc0:	69db      	ldr	r3, [r3, #28]
    1fc2:	2bff      	cmp	r3, #255	; 0xff
    1fc4:	dc04      	bgt.n	1fd0 <_adc_set_config+0x290>
					config->window.window_upper_value > 255){
    1fc6:	683b      	ldr	r3, [r7, #0]
    1fc8:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 255 ||
    1fca:	2bff      	cmp	r3, #255	; 0xff
    1fcc:	dc00      	bgt.n	1fd0 <_adc_set_config+0x290>
    1fce:	e091      	b.n	20f4 <STACK_SIZE+0xf4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1fd0:	2317      	movs	r3, #23
    1fd2:	e138      	b.n	2246 <STACK_SIZE+0x246>
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    1fd4:	683b      	ldr	r3, [r7, #0]
    1fd6:	7cdb      	ldrb	r3, [r3, #19]
    1fd8:	2b00      	cmp	r3, #0
    1fda:	d015      	beq.n	2008 <STACK_SIZE+0x8>
					(config->window.window_lower_value > 511 ||
    1fdc:	683b      	ldr	r3, [r7, #0]
    1fde:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    1fe0:	4a36      	ldr	r2, [pc, #216]	; (20bc <STACK_SIZE+0xbc>)
    1fe2:	4293      	cmp	r3, r2
    1fe4:	dc0e      	bgt.n	2004 <STACK_SIZE+0x4>
					config->window.window_lower_value < -512 ||
    1fe6:	683b      	ldr	r3, [r7, #0]
    1fe8:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 511 ||
    1fea:	4a35      	ldr	r2, [pc, #212]	; (20c0 <STACK_SIZE+0xc0>)
    1fec:	4293      	cmp	r3, r2
    1fee:	db09      	blt.n	2004 <STACK_SIZE+0x4>
					config->window.window_upper_value > 511 ||
    1ff0:	683b      	ldr	r3, [r7, #0]
    1ff2:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -512 ||
    1ff4:	4a31      	ldr	r2, [pc, #196]	; (20bc <STACK_SIZE+0xbc>)
    1ff6:	4293      	cmp	r3, r2
    1ff8:	dc04      	bgt.n	2004 <STACK_SIZE+0x4>
					config->window.window_upper_value < -512)) {
    1ffa:	683b      	ldr	r3, [r7, #0]
    1ffc:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 511 ||
    1ffe:	4a30      	ldr	r2, [pc, #192]	; (20c0 <STACK_SIZE+0xc0>)
    2000:	4293      	cmp	r3, r2
    2002:	da01      	bge.n	2008 <STACK_SIZE+0x8>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2004:	2317      	movs	r3, #23
    2006:	e11e      	b.n	2246 <STACK_SIZE+0x246>
			} else if (config->window.window_lower_value > 1023 ||
    2008:	683b      	ldr	r3, [r7, #0]
    200a:	69db      	ldr	r3, [r3, #28]
    200c:	4a2d      	ldr	r2, [pc, #180]	; (20c4 <STACK_SIZE+0xc4>)
    200e:	4293      	cmp	r3, r2
    2010:	dc05      	bgt.n	201e <STACK_SIZE+0x1e>
					config->window.window_upper_value > 1023){
    2012:	683b      	ldr	r3, [r7, #0]
    2014:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 1023 ||
    2016:	4a2b      	ldr	r2, [pc, #172]	; (20c4 <STACK_SIZE+0xc4>)
    2018:	4293      	cmp	r3, r2
    201a:	dc00      	bgt.n	201e <STACK_SIZE+0x1e>
    201c:	e06c      	b.n	20f8 <STACK_SIZE+0xf8>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    201e:	2317      	movs	r3, #23
    2020:	e111      	b.n	2246 <STACK_SIZE+0x246>
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    2022:	683b      	ldr	r3, [r7, #0]
    2024:	7cdb      	ldrb	r3, [r3, #19]
    2026:	2b00      	cmp	r3, #0
    2028:	d015      	beq.n	2056 <STACK_SIZE+0x56>
					(config->window.window_lower_value > 2047 ||
    202a:	683b      	ldr	r3, [r7, #0]
    202c:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    202e:	4a26      	ldr	r2, [pc, #152]	; (20c8 <STACK_SIZE+0xc8>)
    2030:	4293      	cmp	r3, r2
    2032:	dc0e      	bgt.n	2052 <STACK_SIZE+0x52>
					config->window.window_lower_value < -2048 ||
    2034:	683b      	ldr	r3, [r7, #0]
    2036:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 2047 ||
    2038:	4a24      	ldr	r2, [pc, #144]	; (20cc <STACK_SIZE+0xcc>)
    203a:	4293      	cmp	r3, r2
    203c:	db09      	blt.n	2052 <STACK_SIZE+0x52>
					config->window.window_upper_value > 2047 ||
    203e:	683b      	ldr	r3, [r7, #0]
    2040:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -2048 ||
    2042:	4a21      	ldr	r2, [pc, #132]	; (20c8 <STACK_SIZE+0xc8>)
    2044:	4293      	cmp	r3, r2
    2046:	dc04      	bgt.n	2052 <STACK_SIZE+0x52>
					config->window.window_upper_value < -2048)) {
    2048:	683b      	ldr	r3, [r7, #0]
    204a:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 2047 ||
    204c:	4a1f      	ldr	r2, [pc, #124]	; (20cc <STACK_SIZE+0xcc>)
    204e:	4293      	cmp	r3, r2
    2050:	da01      	bge.n	2056 <STACK_SIZE+0x56>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2052:	2317      	movs	r3, #23
    2054:	e0f7      	b.n	2246 <STACK_SIZE+0x246>
			} else if (config->window.window_lower_value > 4095 ||
    2056:	683b      	ldr	r3, [r7, #0]
    2058:	69db      	ldr	r3, [r3, #28]
    205a:	4a1d      	ldr	r2, [pc, #116]	; (20d0 <STACK_SIZE+0xd0>)
    205c:	4293      	cmp	r3, r2
    205e:	dc04      	bgt.n	206a <STACK_SIZE+0x6a>
					config->window.window_upper_value > 4095){
    2060:	683b      	ldr	r3, [r7, #0]
    2062:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 4095 ||
    2064:	4a1a      	ldr	r2, [pc, #104]	; (20d0 <STACK_SIZE+0xd0>)
    2066:	4293      	cmp	r3, r2
    2068:	dd48      	ble.n	20fc <STACK_SIZE+0xfc>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    206a:	2317      	movs	r3, #23
    206c:	e0eb      	b.n	2246 <STACK_SIZE+0x246>
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    206e:	683b      	ldr	r3, [r7, #0]
    2070:	7cdb      	ldrb	r3, [r3, #19]
    2072:	2b00      	cmp	r3, #0
    2074:	d032      	beq.n	20dc <STACK_SIZE+0xdc>
					(config->window.window_lower_value > 32767 ||
    2076:	683b      	ldr	r3, [r7, #0]
    2078:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    207a:	4a16      	ldr	r2, [pc, #88]	; (20d4 <STACK_SIZE+0xd4>)
    207c:	4293      	cmp	r3, r2
    207e:	dc0e      	bgt.n	209e <STACK_SIZE+0x9e>
					config->window.window_lower_value < -32768 ||
    2080:	683b      	ldr	r3, [r7, #0]
    2082:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 32767 ||
    2084:	4a14      	ldr	r2, [pc, #80]	; (20d8 <STACK_SIZE+0xd8>)
    2086:	4293      	cmp	r3, r2
    2088:	db09      	blt.n	209e <STACK_SIZE+0x9e>
					config->window.window_upper_value > 32767 ||
    208a:	683b      	ldr	r3, [r7, #0]
    208c:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -32768 ||
    208e:	4a11      	ldr	r2, [pc, #68]	; (20d4 <STACK_SIZE+0xd4>)
    2090:	4293      	cmp	r3, r2
    2092:	dc04      	bgt.n	209e <STACK_SIZE+0x9e>
					config->window.window_upper_value < -32768)) {
    2094:	683b      	ldr	r3, [r7, #0]
    2096:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 32767 ||
    2098:	4a0f      	ldr	r2, [pc, #60]	; (20d8 <STACK_SIZE+0xd8>)
    209a:	4293      	cmp	r3, r2
    209c:	da1e      	bge.n	20dc <STACK_SIZE+0xdc>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    209e:	2317      	movs	r3, #23
    20a0:	e0d1      	b.n	2246 <STACK_SIZE+0x246>
    20a2:	46c0      	nop			; (mov r8, r8)
    20a4:	00001b19 	.word	0x00001b19
    20a8:	00005919 	.word	0x00005919
    20ac:	0000595d 	.word	0x0000595d
    20b0:	00001cc9 	.word	0x00001cc9
    20b4:	00008cfc 	.word	0x00008cfc
    20b8:	00001bf5 	.word	0x00001bf5
    20bc:	000001ff 	.word	0x000001ff
    20c0:	fffffe00 	.word	0xfffffe00
    20c4:	000003ff 	.word	0x000003ff
    20c8:	000007ff 	.word	0x000007ff
    20cc:	fffff800 	.word	0xfffff800
    20d0:	00000fff 	.word	0x00000fff
    20d4:	00007fff 	.word	0x00007fff
    20d8:	ffff8000 	.word	0xffff8000
			} else if (config->window.window_lower_value > 65535 ||
    20dc:	683b      	ldr	r3, [r7, #0]
    20de:	69db      	ldr	r3, [r3, #28]
    20e0:	4a5b      	ldr	r2, [pc, #364]	; (2250 <STACK_SIZE+0x250>)
    20e2:	4293      	cmp	r3, r2
    20e4:	dc04      	bgt.n	20f0 <STACK_SIZE+0xf0>
					config->window.window_upper_value > 65535){
    20e6:	683b      	ldr	r3, [r7, #0]
    20e8:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 65535 ||
    20ea:	4a59      	ldr	r2, [pc, #356]	; (2250 <STACK_SIZE+0x250>)
    20ec:	4293      	cmp	r3, r2
    20ee:	dd07      	ble.n	2100 <STACK_SIZE+0x100>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    20f0:	2317      	movs	r3, #23
    20f2:	e0a8      	b.n	2246 <STACK_SIZE+0x246>
			break;
    20f4:	46c0      	nop			; (mov r8, r8)
    20f6:	e004      	b.n	2102 <STACK_SIZE+0x102>
			break;
    20f8:	46c0      	nop			; (mov r8, r8)
    20fa:	e002      	b.n	2102 <STACK_SIZE+0x102>
			break;
    20fc:	46c0      	nop			; (mov r8, r8)
    20fe:	e000      	b.n	2102 <STACK_SIZE+0x102>
			}
			break;
    2100:	46c0      	nop			; (mov r8, r8)
		}
	}

	while (adc_is_syncing(module_inst)) {
    2102:	46c0      	nop			; (mov r8, r8)
    2104:	687b      	ldr	r3, [r7, #4]
    2106:	0018      	movs	r0, r3
    2108:	4b52      	ldr	r3, [pc, #328]	; (2254 <STACK_SIZE+0x254>)
    210a:	4798      	blx	r3
    210c:	1e03      	subs	r3, r0, #0
    210e:	d1f9      	bne.n	2104 <STACK_SIZE+0x104>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    2110:	683b      	ldr	r3, [r7, #0]
    2112:	7e1a      	ldrb	r2, [r3, #24]
    2114:	693b      	ldr	r3, [r7, #16]
    2116:	721a      	strb	r2, [r3, #8]

	while (adc_is_syncing(module_inst)) {
    2118:	46c0      	nop			; (mov r8, r8)
    211a:	687b      	ldr	r3, [r7, #4]
    211c:	0018      	movs	r0, r3
    211e:	4b4d      	ldr	r3, [pc, #308]	; (2254 <STACK_SIZE+0x254>)
    2120:	4798      	blx	r3
    2122:	1e03      	subs	r3, r0, #0
    2124:	d1f9      	bne.n	211a <STACK_SIZE+0x11a>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;
    2126:	683b      	ldr	r3, [r7, #0]
    2128:	69db      	ldr	r3, [r3, #28]
	adc_module->WINLT.reg =
    212a:	b29a      	uxth	r2, r3
    212c:	693b      	ldr	r3, [r7, #16]
    212e:	839a      	strh	r2, [r3, #28]

	while (adc_is_syncing(module_inst)) {
    2130:	46c0      	nop			; (mov r8, r8)
    2132:	687b      	ldr	r3, [r7, #4]
    2134:	0018      	movs	r0, r3
    2136:	4b47      	ldr	r3, [pc, #284]	; (2254 <STACK_SIZE+0x254>)
    2138:	4798      	blx	r3
    213a:	1e03      	subs	r3, r0, #0
    213c:	d1f9      	bne.n	2132 <STACK_SIZE+0x132>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    213e:	683b      	ldr	r3, [r7, #0]
    2140:	6a1b      	ldr	r3, [r3, #32]
    2142:	b29a      	uxth	r2, r3
    2144:	693b      	ldr	r3, [r7, #16]
    2146:	841a      	strh	r2, [r3, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    2148:	2314      	movs	r3, #20
    214a:	18fb      	adds	r3, r7, r3
    214c:	683a      	ldr	r2, [r7, #0]
    214e:	212c      	movs	r1, #44	; 0x2c
    2150:	5c52      	ldrb	r2, [r2, r1]
    2152:	701a      	strb	r2, [r3, #0]
	if (inputs_to_scan > 0) {
    2154:	2314      	movs	r3, #20
    2156:	18fb      	adds	r3, r7, r3
    2158:	781b      	ldrb	r3, [r3, #0]
    215a:	2b00      	cmp	r3, #0
    215c:	d006      	beq.n	216c <STACK_SIZE+0x16c>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    215e:	2314      	movs	r3, #20
    2160:	18fb      	adds	r3, r7, r3
    2162:	781a      	ldrb	r2, [r3, #0]
    2164:	2314      	movs	r3, #20
    2166:	18fb      	adds	r3, r7, r3
    2168:	3a01      	subs	r2, #1
    216a:	701a      	strb	r2, [r3, #0]
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    216c:	2314      	movs	r3, #20
    216e:	18fb      	adds	r3, r7, r3
    2170:	781b      	ldrb	r3, [r3, #0]
    2172:	2b0f      	cmp	r3, #15
    2174:	d804      	bhi.n	2180 <STACK_SIZE+0x180>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    2176:	683b      	ldr	r3, [r7, #0]
    2178:	222b      	movs	r2, #43	; 0x2b
    217a:	5c9b      	ldrb	r3, [r3, r2]
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    217c:	2b0f      	cmp	r3, #15
    217e:	d901      	bls.n	2184 <STACK_SIZE+0x184>
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    2180:	2317      	movs	r3, #23
    2182:	e060      	b.n	2246 <STACK_SIZE+0x246>
	}

	while (adc_is_syncing(module_inst)) {
    2184:	46c0      	nop			; (mov r8, r8)
    2186:	687b      	ldr	r3, [r7, #4]
    2188:	0018      	movs	r0, r3
    218a:	4b32      	ldr	r3, [pc, #200]	; (2254 <STACK_SIZE+0x254>)
    218c:	4798      	blx	r3
    218e:	1e03      	subs	r3, r0, #0
    2190:	d1f9      	bne.n	2186 <STACK_SIZE+0x186>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
    2192:	683b      	ldr	r3, [r7, #0]
    2194:	689b      	ldr	r3, [r3, #8]
			(config->pin_scan.offset_start_scan <<
    2196:	683a      	ldr	r2, [r7, #0]
    2198:	212b      	movs	r1, #43	; 0x2b
    219a:	5c52      	ldrb	r2, [r2, r1]
    219c:	0512      	lsls	r2, r2, #20
			config->gain_factor |
    219e:	4313      	orrs	r3, r2
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    21a0:	2214      	movs	r2, #20
    21a2:	18ba      	adds	r2, r7, r2
    21a4:	7812      	ldrb	r2, [r2, #0]
    21a6:	0412      	lsls	r2, r2, #16
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    21a8:	4313      	orrs	r3, r2
			config->negative_input |
    21aa:	683a      	ldr	r2, [r7, #0]
    21ac:	89d2      	ldrh	r2, [r2, #14]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    21ae:	4313      	orrs	r3, r2
			config->positive_input;
    21b0:	683a      	ldr	r2, [r7, #0]
    21b2:	7b12      	ldrb	r2, [r2, #12]
			config->negative_input |
    21b4:	431a      	orrs	r2, r3
	adc_module->INPUTCTRL.reg =
    21b6:	693b      	ldr	r3, [r7, #16]
    21b8:	611a      	str	r2, [r3, #16]

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    21ba:	683b      	ldr	r3, [r7, #0]
    21bc:	222a      	movs	r2, #42	; 0x2a
    21be:	5c9a      	ldrb	r2, [r3, r2]
    21c0:	693b      	ldr	r3, [r7, #16]
    21c2:	751a      	strb	r2, [r3, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    21c4:	693b      	ldr	r3, [r7, #16]
    21c6:	220f      	movs	r2, #15
    21c8:	759a      	strb	r2, [r3, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    21ca:	683b      	ldr	r3, [r7, #0]
    21cc:	2224      	movs	r2, #36	; 0x24
    21ce:	5c9b      	ldrb	r3, [r3, r2]
    21d0:	2b00      	cmp	r3, #0
    21d2:	d01e      	beq.n	2212 <STACK_SIZE+0x212>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    21d4:	683b      	ldr	r3, [r7, #0]
    21d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    21d8:	4a1f      	ldr	r2, [pc, #124]	; (2258 <STACK_SIZE+0x258>)
    21da:	4293      	cmp	r3, r2
    21dc:	d901      	bls.n	21e2 <STACK_SIZE+0x1e2>
			return STATUS_ERR_INVALID_ARG;
    21de:	2317      	movs	r3, #23
    21e0:	e031      	b.n	2246 <STACK_SIZE+0x246>
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    21e2:	683b      	ldr	r3, [r7, #0]
    21e4:	8cda      	ldrh	r2, [r3, #38]	; 0x26
    21e6:	693b      	ldr	r3, [r7, #16]
    21e8:	849a      	strh	r2, [r3, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    21ea:	683b      	ldr	r3, [r7, #0]
    21ec:	2228      	movs	r2, #40	; 0x28
    21ee:	5e9b      	ldrsh	r3, [r3, r2]
    21f0:	4a1a      	ldr	r2, [pc, #104]	; (225c <STACK_SIZE+0x25c>)
    21f2:	4293      	cmp	r3, r2
    21f4:	dc05      	bgt.n	2202 <STACK_SIZE+0x202>
				config->correction.offset_correction < -2048) {
    21f6:	683b      	ldr	r3, [r7, #0]
    21f8:	2228      	movs	r2, #40	; 0x28
    21fa:	5e9b      	ldrsh	r3, [r3, r2]
		if (config->correction.offset_correction > 2047 ||
    21fc:	4a18      	ldr	r2, [pc, #96]	; (2260 <STACK_SIZE+0x260>)
    21fe:	4293      	cmp	r3, r2
    2200:	da01      	bge.n	2206 <STACK_SIZE+0x206>
			return STATUS_ERR_INVALID_ARG;
    2202:	2317      	movs	r3, #23
    2204:	e01f      	b.n	2246 <STACK_SIZE+0x246>
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    2206:	683b      	ldr	r3, [r7, #0]
    2208:	2228      	movs	r2, #40	; 0x28
    220a:	5e9b      	ldrsh	r3, [r3, r2]
    220c:	b29a      	uxth	r2, r3
    220e:	693b      	ldr	r3, [r7, #16]
    2210:	84da      	strh	r2, [r3, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    2212:	4b14      	ldr	r3, [pc, #80]	; (2264 <STACK_SIZE+0x264>)
    2214:	681b      	ldr	r3, [r3, #0]
    2216:	08db      	lsrs	r3, r3, #3
    2218:	b29b      	uxth	r3, r3
    221a:	021b      	lsls	r3, r3, #8
    221c:	b29a      	uxth	r2, r3
    221e:	23e0      	movs	r3, #224	; 0xe0
    2220:	00db      	lsls	r3, r3, #3
    2222:	4013      	ands	r3, r2
    2224:	b29a      	uxth	r2, r3
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    2226:	4b10      	ldr	r3, [pc, #64]	; (2268 <STACK_SIZE+0x268>)
    2228:	685c      	ldr	r4, [r3, #4]
    222a:	681b      	ldr	r3, [r3, #0]
    222c:	0161      	lsls	r1, r4, #5
    222e:	0edd      	lsrs	r5, r3, #27
    2230:	430d      	orrs	r5, r1
    2232:	0ee6      	lsrs	r6, r4, #27
    2234:	b2ab      	uxth	r3, r5
    2236:	21ff      	movs	r1, #255	; 0xff
    2238:	400b      	ands	r3, r1
    223a:	b29b      	uxth	r3, r3
			) |
    223c:	4313      	orrs	r3, r2
    223e:	b29a      	uxth	r2, r3
	adc_module->CALIB.reg =
    2240:	693b      	ldr	r3, [r7, #16]
    2242:	851a      	strh	r2, [r3, #40]	; 0x28
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    2244:	2300      	movs	r3, #0
}
    2246:	0018      	movs	r0, r3
    2248:	46bd      	mov	sp, r7
    224a:	b009      	add	sp, #36	; 0x24
    224c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    224e:	46c0      	nop			; (mov r8, r8)
    2250:	0000ffff 	.word	0x0000ffff
    2254:	00001bf5 	.word	0x00001bf5
    2258:	00000fff 	.word	0x00000fff
    225c:	000007ff 	.word	0x000007ff
    2260:	fffff800 	.word	0xfffff800
    2264:	00806024 	.word	0x00806024
    2268:	00806020 	.word	0x00806020

0000226c <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    226c:	b580      	push	{r7, lr}
    226e:	b086      	sub	sp, #24
    2270:	af00      	add	r7, sp, #0
    2272:	60f8      	str	r0, [r7, #12]
    2274:	60b9      	str	r1, [r7, #8]
    2276:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    2278:	68fb      	ldr	r3, [r7, #12]
    227a:	68ba      	ldr	r2, [r7, #8]
    227c:	601a      	str	r2, [r3, #0]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);
    227e:	2380      	movs	r3, #128	; 0x80
    2280:	025b      	lsls	r3, r3, #9
    2282:	0019      	movs	r1, r3
    2284:	2002      	movs	r0, #2
    2286:	4b32      	ldr	r3, [pc, #200]	; (2350 <adc_init+0xe4>)
    2288:	4798      	blx	r3

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    228a:	68bb      	ldr	r3, [r7, #8]
    228c:	781b      	ldrb	r3, [r3, #0]
    228e:	b2db      	uxtb	r3, r3
    2290:	001a      	movs	r2, r3
    2292:	2301      	movs	r3, #1
    2294:	4013      	ands	r3, r2
    2296:	d001      	beq.n	229c <adc_init+0x30>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    2298:	2305      	movs	r3, #5
    229a:	e055      	b.n	2348 <adc_init+0xdc>
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    229c:	68bb      	ldr	r3, [r7, #8]
    229e:	781b      	ldrb	r3, [r3, #0]
    22a0:	b2db      	uxtb	r3, r3
    22a2:	001a      	movs	r2, r3
    22a4:	2302      	movs	r3, #2
    22a6:	4013      	ands	r3, r2
    22a8:	d001      	beq.n	22ae <adc_init+0x42>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    22aa:	231c      	movs	r3, #28
    22ac:	e04c      	b.n	2348 <adc_init+0xdc>
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    22ae:	687b      	ldr	r3, [r7, #4]
    22b0:	785a      	ldrb	r2, [r3, #1]
    22b2:	68fb      	ldr	r3, [r7, #12]
    22b4:	711a      	strb	r2, [r3, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    22b6:	68fb      	ldr	r3, [r7, #12]
    22b8:	791b      	ldrb	r3, [r3, #4]
    22ba:	2b00      	cmp	r3, #0
    22bc:	d102      	bne.n	22c4 <adc_init+0x58>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
    22be:	2001      	movs	r0, #1
    22c0:	4b24      	ldr	r3, [pc, #144]	; (2354 <adc_init+0xe8>)
    22c2:	4798      	blx	r3
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
    22c4:	2317      	movs	r3, #23
    22c6:	18fb      	adds	r3, r7, r3
    22c8:	2200      	movs	r2, #0
    22ca:	701a      	strb	r2, [r3, #0]
    22cc:	e00e      	b.n	22ec <adc_init+0x80>
		module_inst->callback[i] = NULL;
    22ce:	2317      	movs	r3, #23
    22d0:	18fb      	adds	r3, r7, r3
    22d2:	781a      	ldrb	r2, [r3, #0]
    22d4:	68fb      	ldr	r3, [r7, #12]
    22d6:	3202      	adds	r2, #2
    22d8:	0092      	lsls	r2, r2, #2
    22da:	2100      	movs	r1, #0
    22dc:	50d1      	str	r1, [r2, r3]
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
    22de:	2317      	movs	r3, #23
    22e0:	18fb      	adds	r3, r7, r3
    22e2:	781a      	ldrb	r2, [r3, #0]
    22e4:	2317      	movs	r3, #23
    22e6:	18fb      	adds	r3, r7, r3
    22e8:	3201      	adds	r2, #1
    22ea:	701a      	strb	r2, [r3, #0]
    22ec:	2317      	movs	r3, #23
    22ee:	18fb      	adds	r3, r7, r3
    22f0:	781b      	ldrb	r3, [r3, #0]
    22f2:	2b02      	cmp	r3, #2
    22f4:	d9eb      	bls.n	22ce <adc_init+0x62>
	};

	module_inst->registered_callback_mask = 0;
    22f6:	68fb      	ldr	r3, [r7, #12]
    22f8:	2200      	movs	r2, #0
    22fa:	769a      	strb	r2, [r3, #26]
	module_inst->enabled_callback_mask = 0;
    22fc:	68fb      	ldr	r3, [r7, #12]
    22fe:	2200      	movs	r2, #0
    2300:	76da      	strb	r2, [r3, #27]
	module_inst->remaining_conversions = 0;
    2302:	68fb      	ldr	r3, [r7, #12]
    2304:	2200      	movs	r2, #0
    2306:	831a      	strh	r2, [r3, #24]
	module_inst->job_status = STATUS_OK;
    2308:	68fb      	ldr	r3, [r7, #12]
    230a:	2200      	movs	r2, #0
    230c:	771a      	strb	r2, [r3, #28]

	_adc_instances[0] = module_inst;
    230e:	4b12      	ldr	r3, [pc, #72]	; (2358 <adc_init+0xec>)
    2310:	68fa      	ldr	r2, [r7, #12]
    2312:	601a      	str	r2, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    2314:	687b      	ldr	r3, [r7, #4]
    2316:	222a      	movs	r2, #42	; 0x2a
    2318:	5c9b      	ldrb	r3, [r3, r2]
    231a:	2b00      	cmp	r3, #0
    231c:	d10a      	bne.n	2334 <adc_init+0xc8>
			!config->freerunning) {
    231e:	687b      	ldr	r3, [r7, #4]
    2320:	7d1b      	ldrb	r3, [r3, #20]
    2322:	2201      	movs	r2, #1
    2324:	4053      	eors	r3, r2
    2326:	b2db      	uxtb	r3, r3
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    2328:	2b00      	cmp	r3, #0
    232a:	d003      	beq.n	2334 <adc_init+0xc8>
		module_inst->software_trigger = true;
    232c:	68fb      	ldr	r3, [r7, #12]
    232e:	2201      	movs	r2, #1
    2330:	775a      	strb	r2, [r3, #29]
    2332:	e002      	b.n	233a <adc_init+0xce>
	} else {
		module_inst->software_trigger = false;
    2334:	68fb      	ldr	r3, [r7, #12]
    2336:	2200      	movs	r2, #0
    2338:	775a      	strb	r2, [r3, #29]
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
    233a:	687a      	ldr	r2, [r7, #4]
    233c:	68fb      	ldr	r3, [r7, #12]
    233e:	0011      	movs	r1, r2
    2340:	0018      	movs	r0, r3
    2342:	4b06      	ldr	r3, [pc, #24]	; (235c <adc_init+0xf0>)
    2344:	4798      	blx	r3
    2346:	0003      	movs	r3, r0
}
    2348:	0018      	movs	r0, r3
    234a:	46bd      	mov	sp, r7
    234c:	b006      	add	sp, #24
    234e:	bd80      	pop	{r7, pc}
    2350:	00001b31 	.word	0x00001b31
    2354:	00001bb5 	.word	0x00001bb5
    2358:	20000288 	.word	0x20000288
    235c:	00001d41 	.word	0x00001d41

00002360 <adc_is_syncing>:
{
    2360:	b580      	push	{r7, lr}
    2362:	b084      	sub	sp, #16
    2364:	af00      	add	r7, sp, #0
    2366:	6078      	str	r0, [r7, #4]
	Adc *const adc_module = module_inst->hw;
    2368:	687b      	ldr	r3, [r7, #4]
    236a:	681b      	ldr	r3, [r3, #0]
    236c:	60fb      	str	r3, [r7, #12]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    236e:	68fb      	ldr	r3, [r7, #12]
    2370:	7e5b      	ldrb	r3, [r3, #25]
    2372:	b2db      	uxtb	r3, r3
    2374:	b25b      	sxtb	r3, r3
    2376:	2b00      	cmp	r3, #0
    2378:	da01      	bge.n	237e <adc_is_syncing+0x1e>
		return true;
    237a:	2301      	movs	r3, #1
    237c:	e000      	b.n	2380 <adc_is_syncing+0x20>
	return false;
    237e:	2300      	movs	r3, #0
}
    2380:	0018      	movs	r0, r3
    2382:	46bd      	mov	sp, r7
    2384:	b004      	add	sp, #16
    2386:	bd80      	pop	{r7, pc}

00002388 <adc_start_conversion>:
{
    2388:	b580      	push	{r7, lr}
    238a:	b084      	sub	sp, #16
    238c:	af00      	add	r7, sp, #0
    238e:	6078      	str	r0, [r7, #4]
	Adc *const adc_module = module_inst->hw;
    2390:	687b      	ldr	r3, [r7, #4]
    2392:	681b      	ldr	r3, [r3, #0]
    2394:	60fb      	str	r3, [r7, #12]
	while (adc_is_syncing(module_inst)) {
    2396:	46c0      	nop			; (mov r8, r8)
    2398:	687b      	ldr	r3, [r7, #4]
    239a:	0018      	movs	r0, r3
    239c:	4b0b      	ldr	r3, [pc, #44]	; (23cc <adc_start_conversion+0x44>)
    239e:	4798      	blx	r3
    23a0:	1e03      	subs	r3, r0, #0
    23a2:	d1f9      	bne.n	2398 <adc_start_conversion+0x10>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    23a4:	68fb      	ldr	r3, [r7, #12]
    23a6:	7b1b      	ldrb	r3, [r3, #12]
    23a8:	b2db      	uxtb	r3, r3
    23aa:	2202      	movs	r2, #2
    23ac:	4313      	orrs	r3, r2
    23ae:	b2da      	uxtb	r2, r3
    23b0:	68fb      	ldr	r3, [r7, #12]
    23b2:	731a      	strb	r2, [r3, #12]
	while (adc_is_syncing(module_inst)) {
    23b4:	46c0      	nop			; (mov r8, r8)
    23b6:	687b      	ldr	r3, [r7, #4]
    23b8:	0018      	movs	r0, r3
    23ba:	4b04      	ldr	r3, [pc, #16]	; (23cc <adc_start_conversion+0x44>)
    23bc:	4798      	blx	r3
    23be:	1e03      	subs	r3, r0, #0
    23c0:	d1f9      	bne.n	23b6 <adc_start_conversion+0x2e>
}
    23c2:	46c0      	nop			; (mov r8, r8)
    23c4:	46bd      	mov	sp, r7
    23c6:	b004      	add	sp, #16
    23c8:	bd80      	pop	{r7, pc}
    23ca:	46c0      	nop			; (mov r8, r8)
    23cc:	00002361 	.word	0x00002361

000023d0 <adc_disable_interrupt>:
 * \param[in] module_inst Pointer to the ADC software instance struct
 * \param[in] interrupt Interrupt to disable
 */
static inline void adc_disable_interrupt(struct adc_module *const module_inst,
		enum adc_interrupt_flag interrupt)
{
    23d0:	b580      	push	{r7, lr}
    23d2:	b084      	sub	sp, #16
    23d4:	af00      	add	r7, sp, #0
    23d6:	6078      	str	r0, [r7, #4]
    23d8:	000a      	movs	r2, r1
    23da:	1cfb      	adds	r3, r7, #3
    23dc:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    23de:	687b      	ldr	r3, [r7, #4]
    23e0:	681b      	ldr	r3, [r3, #0]
    23e2:	60fb      	str	r3, [r7, #12]
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    23e4:	68fb      	ldr	r3, [r7, #12]
    23e6:	1cfa      	adds	r2, r7, #3
    23e8:	7812      	ldrb	r2, [r2, #0]
    23ea:	759a      	strb	r2, [r3, #22]
}
    23ec:	46c0      	nop			; (mov r8, r8)
    23ee:	46bd      	mov	sp, r7
    23f0:	b004      	add	sp, #16
    23f2:	bd80      	pop	{r7, pc}

000023f4 <_adc_interrupt_handler>:
#include "adc_callback.h"

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
    23f4:	b580      	push	{r7, lr}
    23f6:	b084      	sub	sp, #16
    23f8:	af00      	add	r7, sp, #0
    23fa:	0002      	movs	r2, r0
    23fc:	1dfb      	adds	r3, r7, #7
    23fe:	701a      	strb	r2, [r3, #0]
	struct adc_module *module = _adc_instances[instance];
    2400:	1dfb      	adds	r3, r7, #7
    2402:	781a      	ldrb	r2, [r3, #0]
    2404:	4b44      	ldr	r3, [pc, #272]	; (2518 <_adc_interrupt_handler+0x124>)
    2406:	0092      	lsls	r2, r2, #2
    2408:	58d3      	ldr	r3, [r2, r3]
    240a:	60fb      	str	r3, [r7, #12]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    240c:	68fb      	ldr	r3, [r7, #12]
    240e:	681b      	ldr	r3, [r3, #0]
    2410:	7e1b      	ldrb	r3, [r3, #24]
    2412:	b2db      	uxtb	r3, r3
    2414:	60bb      	str	r3, [r7, #8]

	if (flags & ADC_INTFLAG_RESRDY) {
    2416:	68bb      	ldr	r3, [r7, #8]
    2418:	2201      	movs	r2, #1
    241a:	4013      	ands	r3, r2
    241c:	d045      	beq.n	24aa <_adc_interrupt_handler+0xb6>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    241e:	68fb      	ldr	r3, [r7, #12]
    2420:	7edb      	ldrb	r3, [r3, #27]
    2422:	001a      	movs	r2, r3
    2424:	2301      	movs	r3, #1
    2426:	4013      	ands	r3, r2
    2428:	d03f      	beq.n	24aa <_adc_interrupt_handler+0xb6>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
    242a:	68fb      	ldr	r3, [r7, #12]
    242c:	7e9b      	ldrb	r3, [r3, #26]
    242e:	001a      	movs	r2, r3
    2430:	2301      	movs	r3, #1
    2432:	4013      	ands	r3, r2
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    2434:	d039      	beq.n	24aa <_adc_interrupt_handler+0xb6>
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    2436:	68fb      	ldr	r3, [r7, #12]
    2438:	681b      	ldr	r3, [r3, #0]
    243a:	2201      	movs	r2, #1
    243c:	761a      	strb	r2, [r3, #24]

			while (adc_is_syncing(module)) {
    243e:	46c0      	nop			; (mov r8, r8)
    2440:	68fb      	ldr	r3, [r7, #12]
    2442:	0018      	movs	r0, r3
    2444:	4b35      	ldr	r3, [pc, #212]	; (251c <_adc_interrupt_handler+0x128>)
    2446:	4798      	blx	r3
    2448:	1e03      	subs	r3, r0, #0
    244a:	d1f9      	bne.n	2440 <_adc_interrupt_handler+0x4c>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    244c:	68fb      	ldr	r3, [r7, #12]
    244e:	695b      	ldr	r3, [r3, #20]
    2450:	1c99      	adds	r1, r3, #2
    2452:	68fa      	ldr	r2, [r7, #12]
    2454:	6151      	str	r1, [r2, #20]
    2456:	68fa      	ldr	r2, [r7, #12]
    2458:	6812      	ldr	r2, [r2, #0]
    245a:	8b52      	ldrh	r2, [r2, #26]
    245c:	b292      	uxth	r2, r2
    245e:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
    2460:	68fb      	ldr	r3, [r7, #12]
    2462:	8b1b      	ldrh	r3, [r3, #24]
    2464:	b29b      	uxth	r3, r3
    2466:	3b01      	subs	r3, #1
    2468:	b29b      	uxth	r3, r3
    246a:	68fa      	ldr	r2, [r7, #12]
    246c:	1c19      	adds	r1, r3, #0
    246e:	8311      	strh	r1, [r2, #24]
    2470:	2b00      	cmp	r3, #0
    2472:	d008      	beq.n	2486 <_adc_interrupt_handler+0x92>
				if (module->software_trigger == true) {
    2474:	68fb      	ldr	r3, [r7, #12]
    2476:	7f5b      	ldrb	r3, [r3, #29]
    2478:	2b00      	cmp	r3, #0
    247a:	d016      	beq.n	24aa <_adc_interrupt_handler+0xb6>
					adc_start_conversion(module);
    247c:	68fb      	ldr	r3, [r7, #12]
    247e:	0018      	movs	r0, r3
    2480:	4b27      	ldr	r3, [pc, #156]	; (2520 <_adc_interrupt_handler+0x12c>)
    2482:	4798      	blx	r3
    2484:	e011      	b.n	24aa <_adc_interrupt_handler+0xb6>
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    2486:	68fb      	ldr	r3, [r7, #12]
    2488:	7f1b      	ldrb	r3, [r3, #28]
    248a:	b2db      	uxtb	r3, r3
    248c:	2b05      	cmp	r3, #5
    248e:	d10c      	bne.n	24aa <_adc_interrupt_handler+0xb6>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    2490:	68fb      	ldr	r3, [r7, #12]
    2492:	2200      	movs	r2, #0
    2494:	771a      	strb	r2, [r3, #28]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);
    2496:	68fb      	ldr	r3, [r7, #12]
    2498:	2101      	movs	r1, #1
    249a:	0018      	movs	r0, r3
    249c:	4b21      	ldr	r3, [pc, #132]	; (2524 <_adc_interrupt_handler+0x130>)
    249e:	4798      	blx	r3

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    24a0:	68fb      	ldr	r3, [r7, #12]
    24a2:	689b      	ldr	r3, [r3, #8]
    24a4:	68fa      	ldr	r2, [r7, #12]
    24a6:	0010      	movs	r0, r2
    24a8:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    24aa:	68bb      	ldr	r3, [r7, #8]
    24ac:	2204      	movs	r2, #4
    24ae:	4013      	ands	r3, r2
    24b0:	d014      	beq.n	24dc <_adc_interrupt_handler+0xe8>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    24b2:	68fb      	ldr	r3, [r7, #12]
    24b4:	681b      	ldr	r3, [r3, #0]
    24b6:	2204      	movs	r2, #4
    24b8:	761a      	strb	r2, [r3, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    24ba:	68fb      	ldr	r3, [r7, #12]
    24bc:	7edb      	ldrb	r3, [r3, #27]
    24be:	001a      	movs	r2, r3
    24c0:	2302      	movs	r3, #2
    24c2:	4013      	ands	r3, r2
    24c4:	d00a      	beq.n	24dc <_adc_interrupt_handler+0xe8>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
    24c6:	68fb      	ldr	r3, [r7, #12]
    24c8:	7e9b      	ldrb	r3, [r3, #26]
    24ca:	001a      	movs	r2, r3
    24cc:	2302      	movs	r3, #2
    24ce:	4013      	ands	r3, r2
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    24d0:	d004      	beq.n	24dc <_adc_interrupt_handler+0xe8>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    24d2:	68fb      	ldr	r3, [r7, #12]
    24d4:	68db      	ldr	r3, [r3, #12]
    24d6:	68fa      	ldr	r2, [r7, #12]
    24d8:	0010      	movs	r0, r2
    24da:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    24dc:	68bb      	ldr	r3, [r7, #8]
    24de:	2202      	movs	r2, #2
    24e0:	4013      	ands	r3, r2
    24e2:	d014      	beq.n	250e <_adc_interrupt_handler+0x11a>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    24e4:	68fb      	ldr	r3, [r7, #12]
    24e6:	681b      	ldr	r3, [r3, #0]
    24e8:	2202      	movs	r2, #2
    24ea:	761a      	strb	r2, [r3, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    24ec:	68fb      	ldr	r3, [r7, #12]
    24ee:	7edb      	ldrb	r3, [r3, #27]
    24f0:	001a      	movs	r2, r3
    24f2:	2304      	movs	r3, #4
    24f4:	4013      	ands	r3, r2
    24f6:	d00a      	beq.n	250e <_adc_interrupt_handler+0x11a>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
    24f8:	68fb      	ldr	r3, [r7, #12]
    24fa:	7e9b      	ldrb	r3, [r3, #26]
    24fc:	001a      	movs	r2, r3
    24fe:	2304      	movs	r3, #4
    2500:	4013      	ands	r3, r2
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    2502:	d004      	beq.n	250e <_adc_interrupt_handler+0x11a>
			(module->callback[ADC_CALLBACK_ERROR])(module);
    2504:	68fb      	ldr	r3, [r7, #12]
    2506:	691b      	ldr	r3, [r3, #16]
    2508:	68fa      	ldr	r2, [r7, #12]
    250a:	0010      	movs	r0, r2
    250c:	4798      	blx	r3
		}
	}
}
    250e:	46c0      	nop			; (mov r8, r8)
    2510:	46bd      	mov	sp, r7
    2512:	b004      	add	sp, #16
    2514:	bd80      	pop	{r7, pc}
    2516:	46c0      	nop			; (mov r8, r8)
    2518:	20000288 	.word	0x20000288
    251c:	00002361 	.word	0x00002361
    2520:	00002389 	.word	0x00002389
    2524:	000023d1 	.word	0x000023d1

00002528 <ADC_Handler>:

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    2528:	b580      	push	{r7, lr}
    252a:	af00      	add	r7, sp, #0
	_adc_interrupt_handler(0);
    252c:	2000      	movs	r0, #0
    252e:	4b02      	ldr	r3, [pc, #8]	; (2538 <ADC_Handler+0x10>)
    2530:	4798      	blx	r3
}
    2532:	46c0      	nop			; (mov r8, r8)
    2534:	46bd      	mov	sp, r7
    2536:	bd80      	pop	{r7, pc}
    2538:	000023f5 	.word	0x000023f5

0000253c <system_gclk_chan_get_config_defaults>:
{
    253c:	b580      	push	{r7, lr}
    253e:	b082      	sub	sp, #8
    2540:	af00      	add	r7, sp, #0
    2542:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    2544:	687b      	ldr	r3, [r7, #4]
    2546:	2200      	movs	r2, #0
    2548:	701a      	strb	r2, [r3, #0]
}
    254a:	46c0      	nop			; (mov r8, r8)
    254c:	46bd      	mov	sp, r7
    254e:	b002      	add	sp, #8
    2550:	bd80      	pop	{r7, pc}
	...

00002554 <system_apb_clock_set_mask>:
{
    2554:	b580      	push	{r7, lr}
    2556:	b082      	sub	sp, #8
    2558:	af00      	add	r7, sp, #0
    255a:	0002      	movs	r2, r0
    255c:	6039      	str	r1, [r7, #0]
    255e:	1dfb      	adds	r3, r7, #7
    2560:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    2562:	1dfb      	adds	r3, r7, #7
    2564:	781b      	ldrb	r3, [r3, #0]
    2566:	2b01      	cmp	r3, #1
    2568:	d00a      	beq.n	2580 <system_apb_clock_set_mask+0x2c>
    256a:	2b02      	cmp	r3, #2
    256c:	d00f      	beq.n	258e <system_apb_clock_set_mask+0x3a>
    256e:	2b00      	cmp	r3, #0
    2570:	d114      	bne.n	259c <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    2572:	4b0e      	ldr	r3, [pc, #56]	; (25ac <system_apb_clock_set_mask+0x58>)
    2574:	4a0d      	ldr	r2, [pc, #52]	; (25ac <system_apb_clock_set_mask+0x58>)
    2576:	6991      	ldr	r1, [r2, #24]
    2578:	683a      	ldr	r2, [r7, #0]
    257a:	430a      	orrs	r2, r1
    257c:	619a      	str	r2, [r3, #24]
			break;
    257e:	e00f      	b.n	25a0 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    2580:	4b0a      	ldr	r3, [pc, #40]	; (25ac <system_apb_clock_set_mask+0x58>)
    2582:	4a0a      	ldr	r2, [pc, #40]	; (25ac <system_apb_clock_set_mask+0x58>)
    2584:	69d1      	ldr	r1, [r2, #28]
    2586:	683a      	ldr	r2, [r7, #0]
    2588:	430a      	orrs	r2, r1
    258a:	61da      	str	r2, [r3, #28]
			break;
    258c:	e008      	b.n	25a0 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    258e:	4b07      	ldr	r3, [pc, #28]	; (25ac <system_apb_clock_set_mask+0x58>)
    2590:	4a06      	ldr	r2, [pc, #24]	; (25ac <system_apb_clock_set_mask+0x58>)
    2592:	6a11      	ldr	r1, [r2, #32]
    2594:	683a      	ldr	r2, [r7, #0]
    2596:	430a      	orrs	r2, r1
    2598:	621a      	str	r2, [r3, #32]
			break;
    259a:	e001      	b.n	25a0 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    259c:	2317      	movs	r3, #23
    259e:	e000      	b.n	25a2 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    25a0:	2300      	movs	r3, #0
}
    25a2:	0018      	movs	r0, r3
    25a4:	46bd      	mov	sp, r7
    25a6:	b002      	add	sp, #8
    25a8:	bd80      	pop	{r7, pc}
    25aa:	46c0      	nop			; (mov r8, r8)
    25ac:	40000400 	.word	0x40000400

000025b0 <system_pinmux_get_config_defaults>:
{
    25b0:	b580      	push	{r7, lr}
    25b2:	b082      	sub	sp, #8
    25b4:	af00      	add	r7, sp, #0
    25b6:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    25b8:	687b      	ldr	r3, [r7, #4]
    25ba:	2280      	movs	r2, #128	; 0x80
    25bc:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    25be:	687b      	ldr	r3, [r7, #4]
    25c0:	2200      	movs	r2, #0
    25c2:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    25c4:	687b      	ldr	r3, [r7, #4]
    25c6:	2201      	movs	r2, #1
    25c8:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    25ca:	687b      	ldr	r3, [r7, #4]
    25cc:	2200      	movs	r2, #0
    25ce:	70da      	strb	r2, [r3, #3]
}
    25d0:	46c0      	nop			; (mov r8, r8)
    25d2:	46bd      	mov	sp, r7
    25d4:	b002      	add	sp, #8
    25d6:	bd80      	pop	{r7, pc}

000025d8 <system_voltage_reference_enable>:
{
    25d8:	b580      	push	{r7, lr}
    25da:	b082      	sub	sp, #8
    25dc:	af00      	add	r7, sp, #0
    25de:	0002      	movs	r2, r0
    25e0:	1dfb      	adds	r3, r7, #7
    25e2:	701a      	strb	r2, [r3, #0]
	switch (vref) {
    25e4:	1dfb      	adds	r3, r7, #7
    25e6:	781b      	ldrb	r3, [r3, #0]
    25e8:	2b00      	cmp	r3, #0
    25ea:	d002      	beq.n	25f2 <system_voltage_reference_enable+0x1a>
    25ec:	2b01      	cmp	r3, #1
    25ee:	d007      	beq.n	2600 <system_voltage_reference_enable+0x28>
			return;
    25f0:	e00d      	b.n	260e <system_voltage_reference_enable+0x36>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
    25f2:	4b08      	ldr	r3, [pc, #32]	; (2614 <system_voltage_reference_enable+0x3c>)
    25f4:	4a07      	ldr	r2, [pc, #28]	; (2614 <system_voltage_reference_enable+0x3c>)
    25f6:	6c12      	ldr	r2, [r2, #64]	; 0x40
    25f8:	2102      	movs	r1, #2
    25fa:	430a      	orrs	r2, r1
    25fc:	641a      	str	r2, [r3, #64]	; 0x40
			break;
    25fe:	e006      	b.n	260e <system_voltage_reference_enable+0x36>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    2600:	4b04      	ldr	r3, [pc, #16]	; (2614 <system_voltage_reference_enable+0x3c>)
    2602:	4a04      	ldr	r2, [pc, #16]	; (2614 <system_voltage_reference_enable+0x3c>)
    2604:	6c12      	ldr	r2, [r2, #64]	; 0x40
    2606:	2104      	movs	r1, #4
    2608:	430a      	orrs	r2, r1
    260a:	641a      	str	r2, [r3, #64]	; 0x40
			break;
    260c:	46c0      	nop			; (mov r8, r8)
}
    260e:	46bd      	mov	sp, r7
    2610:	b002      	add	sp, #8
    2612:	bd80      	pop	{r7, pc}
    2614:	40000800 	.word	0x40000800

00002618 <_dac_set_config>:
 *
 */
static void _dac_set_config(
		struct dac_module *const module_inst,
		struct dac_config *const config)
{
    2618:	b580      	push	{r7, lr}
    261a:	b086      	sub	sp, #24
    261c:	af00      	add	r7, sp, #0
    261e:	6078      	str	r0, [r7, #4]
    2620:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(config);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
    2622:	687b      	ldr	r3, [r7, #4]
    2624:	681b      	ldr	r3, [r3, #0]
    2626:	60fb      	str	r3, [r7, #12]

	/* Set selected DAC output to be enabled when enabling the module */
	module_inst->output = config->output;
    2628:	683b      	ldr	r3, [r7, #0]
    262a:	785a      	ldrb	r2, [r3, #1]
    262c:	687b      	ldr	r3, [r7, #4]
    262e:	711a      	strb	r2, [r3, #4]
	module_inst->start_on_event = false;
    2630:	687b      	ldr	r3, [r7, #4]
    2632:	2200      	movs	r2, #0
    2634:	719a      	strb	r2, [r3, #6]

	uint32_t new_ctrla = 0;
    2636:	2300      	movs	r3, #0
    2638:	617b      	str	r3, [r7, #20]
	uint32_t new_ctrlb = 0;
    263a:	2300      	movs	r3, #0
    263c:	613b      	str	r3, [r7, #16]

	/* Enable DAC in standby sleep mode if configured */
	if (config->run_in_standby) {
    263e:	683b      	ldr	r3, [r7, #0]
    2640:	799b      	ldrb	r3, [r3, #6]
    2642:	2b00      	cmp	r3, #0
    2644:	d003      	beq.n	264e <_dac_set_config+0x36>
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
    2646:	697b      	ldr	r3, [r7, #20]
    2648:	2204      	movs	r2, #4
    264a:	4313      	orrs	r3, r2
    264c:	617b      	str	r3, [r7, #20]
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
    264e:	683b      	ldr	r3, [r7, #0]
    2650:	781b      	ldrb	r3, [r3, #0]
    2652:	001a      	movs	r2, r3
    2654:	693b      	ldr	r3, [r7, #16]
    2656:	4313      	orrs	r3, r2
    2658:	613b      	str	r3, [r7, #16]

	/* Left adjust data if configured */
	if (config->left_adjust) {
    265a:	683b      	ldr	r3, [r7, #0]
    265c:	789b      	ldrb	r3, [r3, #2]
    265e:	2b00      	cmp	r3, #0
    2660:	d003      	beq.n	266a <_dac_set_config+0x52>
		new_ctrlb |= DAC_CTRLB_LEFTADJ;
    2662:	693b      	ldr	r3, [r7, #16]
    2664:	2204      	movs	r2, #4
    2666:	4313      	orrs	r3, r2
    2668:	613b      	str	r3, [r7, #16]
	}

#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	/* Bypass DATABUF write protection if configured */
	if (config->databuf_protection_bypass) {
    266a:	683b      	ldr	r3, [r7, #0]
    266c:	791b      	ldrb	r3, [r3, #4]
    266e:	2b00      	cmp	r3, #0
    2670:	d003      	beq.n	267a <_dac_set_config+0x62>
		new_ctrlb |= DAC_CTRLB_BDWP;
    2672:	693b      	ldr	r3, [r7, #16]
    2674:	2210      	movs	r2, #16
    2676:	4313      	orrs	r3, r2
    2678:	613b      	str	r3, [r7, #16]
	}
#endif

	/* Voltage pump disable if configured */
	if (config->voltage_pump_disable) {
    267a:	683b      	ldr	r3, [r7, #0]
    267c:	795b      	ldrb	r3, [r3, #5]
    267e:	2b00      	cmp	r3, #0
    2680:	d003      	beq.n	268a <_dac_set_config+0x72>
		new_ctrlb |= DAC_CTRLB_VPD;
    2682:	693b      	ldr	r3, [r7, #16]
    2684:	2208      	movs	r2, #8
    2686:	4313      	orrs	r3, r2
    2688:	613b      	str	r3, [r7, #16]
	}

	/* Apply the new configuration to the hardware module */
	dac_module->CTRLA.reg = new_ctrla;
    268a:	697b      	ldr	r3, [r7, #20]
    268c:	b2da      	uxtb	r2, r3
    268e:	68fb      	ldr	r3, [r7, #12]
    2690:	701a      	strb	r2, [r3, #0]

	while (dac_is_syncing(module_inst)) {
    2692:	46c0      	nop			; (mov r8, r8)
    2694:	687b      	ldr	r3, [r7, #4]
    2696:	0018      	movs	r0, r3
    2698:	4b05      	ldr	r3, [pc, #20]	; (26b0 <_dac_set_config+0x98>)
    269a:	4798      	blx	r3
    269c:	1e03      	subs	r3, r0, #0
    269e:	d1f9      	bne.n	2694 <_dac_set_config+0x7c>
		/* Wait until the synchronization is complete */
	}

	dac_module->CTRLB.reg = new_ctrlb;
    26a0:	693b      	ldr	r3, [r7, #16]
    26a2:	b2da      	uxtb	r2, r3
    26a4:	68fb      	ldr	r3, [r7, #12]
    26a6:	705a      	strb	r2, [r3, #1]
}
    26a8:	46c0      	nop			; (mov r8, r8)
    26aa:	46bd      	mov	sp, r7
    26ac:	b006      	add	sp, #24
    26ae:	bd80      	pop	{r7, pc}
    26b0:	000026b5 	.word	0x000026b5

000026b4 <dac_is_syncing>:
 * \retval true If the module synchronization is ongoing
 * \retval false If the module has completed synchronization
 */
bool dac_is_syncing(
		struct dac_module *const dev_inst)
{
    26b4:	b580      	push	{r7, lr}
    26b6:	b084      	sub	sp, #16
    26b8:	af00      	add	r7, sp, #0
    26ba:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(dev_inst);

	Dac *const dac_module = dev_inst->hw;
    26bc:	687b      	ldr	r3, [r7, #4]
    26be:	681b      	ldr	r3, [r3, #0]
    26c0:	60fb      	str	r3, [r7, #12]

#if (SAMC21)
	if (dac_module->SYNCBUSY.reg) {
#else
	if (dac_module->STATUS.reg & DAC_STATUS_SYNCBUSY) {
    26c2:	68fb      	ldr	r3, [r7, #12]
    26c4:	79db      	ldrb	r3, [r3, #7]
    26c6:	b2db      	uxtb	r3, r3
    26c8:	b25b      	sxtb	r3, r3
    26ca:	2b00      	cmp	r3, #0
    26cc:	da01      	bge.n	26d2 <dac_is_syncing+0x1e>
#endif
		return true;
    26ce:	2301      	movs	r3, #1
    26d0:	e000      	b.n	26d4 <dac_is_syncing+0x20>
	}

	return false;
    26d2:	2300      	movs	r3, #0
}
    26d4:	0018      	movs	r0, r3
    26d6:	46bd      	mov	sp, r7
    26d8:	b004      	add	sp, #16
    26da:	bd80      	pop	{r7, pc}

000026dc <dac_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
void dac_get_config_defaults(
		struct dac_config *const config)
{
    26dc:	b580      	push	{r7, lr}
    26de:	b082      	sub	sp, #8
    26e0:	af00      	add	r7, sp, #0
    26e2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->reference      = DAC_REFERENCE_INT1V;
    26e4:	687b      	ldr	r3, [r7, #4]
    26e6:	2200      	movs	r2, #0
    26e8:	701a      	strb	r2, [r3, #0]
	config->output         = DAC_OUTPUT_EXTERNAL;
    26ea:	687b      	ldr	r3, [r7, #4]
    26ec:	2201      	movs	r2, #1
    26ee:	705a      	strb	r2, [r3, #1]
	config->left_adjust    = false;
    26f0:	687b      	ldr	r3, [r7, #4]
    26f2:	2200      	movs	r2, #0
    26f4:	709a      	strb	r2, [r3, #2]
#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	config->databuf_protection_bypass = false;
    26f6:	687b      	ldr	r3, [r7, #4]
    26f8:	2200      	movs	r2, #0
    26fa:	711a      	strb	r2, [r3, #4]
#endif
	config->voltage_pump_disable = false;
    26fc:	687b      	ldr	r3, [r7, #4]
    26fe:	2200      	movs	r2, #0
    2700:	715a      	strb	r2, [r3, #5]
	config->clock_source   = GCLK_GENERATOR_0;
    2702:	687b      	ldr	r3, [r7, #4]
    2704:	2200      	movs	r2, #0
    2706:	70da      	strb	r2, [r3, #3]
	config->run_in_standby = false;
    2708:	687b      	ldr	r3, [r7, #4]
    270a:	2200      	movs	r2, #0
    270c:	719a      	strb	r2, [r3, #6]
#if (SAMC21)
	config->dither_mode    = false;
#endif
}
    270e:	46c0      	nop			; (mov r8, r8)
    2710:	46bd      	mov	sp, r7
    2712:	b002      	add	sp, #8
    2714:	bd80      	pop	{r7, pc}
	...

00002718 <dac_init>:
 */
enum status_code dac_init(
		struct dac_module *const module_inst,
		Dac *const module,
		struct dac_config *const config)
{
    2718:	b580      	push	{r7, lr}
    271a:	b086      	sub	sp, #24
    271c:	af00      	add	r7, sp, #0
    271e:	60f8      	str	r0, [r7, #12]
    2720:	60b9      	str	r1, [r7, #8]
    2722:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(module);
	Assert(config);

	/* Initialize device instance */
	module_inst->hw = module;
    2724:	68fb      	ldr	r3, [r7, #12]
    2726:	68ba      	ldr	r2, [r7, #8]
    2728:	601a      	str	r2, [r3, #0]

	/* Turn on the digital interface clock */
#if (SAMC21)
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_DAC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
    272a:	2380      	movs	r3, #128	; 0x80
    272c:	02db      	lsls	r3, r3, #11
    272e:	0019      	movs	r1, r3
    2730:	2002      	movs	r0, #2
    2732:	4b35      	ldr	r3, [pc, #212]	; (2808 <dac_init+0xf0>)
    2734:	4798      	blx	r3
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
    2736:	68bb      	ldr	r3, [r7, #8]
    2738:	781b      	ldrb	r3, [r3, #0]
    273a:	b2db      	uxtb	r3, r3
    273c:	001a      	movs	r2, r3
    273e:	2302      	movs	r3, #2
    2740:	4013      	ands	r3, r2
    2742:	d001      	beq.n	2748 <dac_init+0x30>
		return STATUS_ERR_DENIED;
    2744:	231c      	movs	r3, #28
    2746:	e05b      	b.n	2800 <dac_init+0xe8>
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
    2748:	68bb      	ldr	r3, [r7, #8]
    274a:	781b      	ldrb	r3, [r3, #0]
    274c:	b2db      	uxtb	r3, r3
    274e:	001a      	movs	r2, r3
    2750:	2301      	movs	r3, #1
    2752:	4013      	ands	r3, r2
    2754:	d001      	beq.n	275a <dac_init+0x42>
		return STATUS_BUSY;
    2756:	2305      	movs	r3, #5
    2758:	e052      	b.n	2800 <dac_init+0xe8>
	}

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    275a:	2314      	movs	r3, #20
    275c:	18fb      	adds	r3, r7, r3
    275e:	0018      	movs	r0, r3
    2760:	4b2a      	ldr	r3, [pc, #168]	; (280c <dac_init+0xf4>)
    2762:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->clock_source;
    2764:	687b      	ldr	r3, [r7, #4]
    2766:	78da      	ldrb	r2, [r3, #3]
    2768:	2314      	movs	r3, #20
    276a:	18fb      	adds	r3, r7, r3
    276c:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(DAC_GCLK_ID, &gclk_chan_conf);
    276e:	2314      	movs	r3, #20
    2770:	18fb      	adds	r3, r7, r3
    2772:	0019      	movs	r1, r3
    2774:	2021      	movs	r0, #33	; 0x21
    2776:	4b26      	ldr	r3, [pc, #152]	; (2810 <dac_init+0xf8>)
    2778:	4798      	blx	r3
	system_gclk_chan_enable(DAC_GCLK_ID);
    277a:	2021      	movs	r0, #33	; 0x21
    277c:	4b25      	ldr	r3, [pc, #148]	; (2814 <dac_init+0xfc>)
    277e:	4798      	blx	r3

	/* MUX the DAC VOUT pin */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    2780:	2310      	movs	r3, #16
    2782:	18fb      	adds	r3, r7, r3
    2784:	0018      	movs	r0, r3
    2786:	4b24      	ldr	r3, [pc, #144]	; (2818 <dac_init+0x100>)
    2788:	4798      	blx	r3

	/* Set up the DAC VOUT pin */
	pin_conf.mux_position = MUX_PA02B_DAC_VOUT;
    278a:	2310      	movs	r3, #16
    278c:	18fb      	adds	r3, r7, r3
    278e:	2201      	movs	r2, #1
    2790:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2792:	2310      	movs	r3, #16
    2794:	18fb      	adds	r3, r7, r3
    2796:	2200      	movs	r2, #0
    2798:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    279a:	2310      	movs	r3, #16
    279c:	18fb      	adds	r3, r7, r3
    279e:	2200      	movs	r2, #0
    27a0:	709a      	strb	r2, [r3, #2]
	system_pinmux_pin_set_config(PIN_PA02B_DAC_VOUT, &pin_conf);
    27a2:	2310      	movs	r3, #16
    27a4:	18fb      	adds	r3, r7, r3
    27a6:	0019      	movs	r1, r3
    27a8:	2002      	movs	r0, #2
    27aa:	4b1c      	ldr	r3, [pc, #112]	; (281c <dac_init+0x104>)
    27ac:	4798      	blx	r3

	/* Write configuration to module */
	_dac_set_config(module_inst, config);
    27ae:	687a      	ldr	r2, [r7, #4]
    27b0:	68fb      	ldr	r3, [r7, #12]
    27b2:	0011      	movs	r1, r2
    27b4:	0018      	movs	r0, r3
    27b6:	4b1a      	ldr	r3, [pc, #104]	; (2820 <dac_init+0x108>)
    27b8:	4798      	blx	r3

	/* Store reference selection for later use */
	module_inst->reference = config->reference;
    27ba:	687b      	ldr	r3, [r7, #4]
    27bc:	781a      	ldrb	r2, [r3, #0]
    27be:	68fb      	ldr	r3, [r7, #12]
    27c0:	715a      	strb	r2, [r3, #5]

#if DAC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < DAC_CALLBACK_N; i++) {
    27c2:	2317      	movs	r3, #23
    27c4:	18fb      	adds	r3, r7, r3
    27c6:	2200      	movs	r2, #0
    27c8:	701a      	strb	r2, [r3, #0]
    27ca:	e010      	b.n	27ee <dac_init+0xd6>
		module_inst->callback[i] = NULL;
    27cc:	2317      	movs	r3, #23
    27ce:	18fb      	adds	r3, r7, r3
    27d0:	781b      	ldrb	r3, [r3, #0]
    27d2:	68fa      	ldr	r2, [r7, #12]
    27d4:	3304      	adds	r3, #4
    27d6:	009b      	lsls	r3, r3, #2
    27d8:	18d3      	adds	r3, r2, r3
    27da:	3304      	adds	r3, #4
    27dc:	2200      	movs	r2, #0
    27de:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < DAC_CALLBACK_N; i++) {
    27e0:	2317      	movs	r3, #23
    27e2:	18fb      	adds	r3, r7, r3
    27e4:	781a      	ldrb	r2, [r3, #0]
    27e6:	2317      	movs	r3, #23
    27e8:	18fb      	adds	r3, r7, r3
    27ea:	3201      	adds	r2, #1
    27ec:	701a      	strb	r2, [r3, #0]
    27ee:	2317      	movs	r3, #23
    27f0:	18fb      	adds	r3, r7, r3
    27f2:	781b      	ldrb	r3, [r3, #0]
    27f4:	2b02      	cmp	r3, #2
    27f6:	d9e9      	bls.n	27cc <dac_init+0xb4>
	};

	_dac_instances[0] = module_inst;
    27f8:	4b0a      	ldr	r3, [pc, #40]	; (2824 <dac_init+0x10c>)
    27fa:	68fa      	ldr	r2, [r7, #12]
    27fc:	601a      	str	r2, [r3, #0]
#endif

	return STATUS_OK;
    27fe:	2300      	movs	r3, #0
}
    2800:	0018      	movs	r0, r3
    2802:	46bd      	mov	sp, r7
    2804:	b006      	add	sp, #24
    2806:	bd80      	pop	{r7, pc}
    2808:	00002555 	.word	0x00002555
    280c:	0000253d 	.word	0x0000253d
    2810:	00005919 	.word	0x00005919
    2814:	0000595d 	.word	0x0000595d
    2818:	000025b1 	.word	0x000025b1
    281c:	00005c05 	.word	0x00005c05
    2820:	00002619 	.word	0x00002619
    2824:	2000028c 	.word	0x2000028c

00002828 <dac_enable>:
 * \param[in] module_inst  Pointer to the DAC software instance struct
 *
 */
void dac_enable(
		struct dac_module *const module_inst)
{
    2828:	b580      	push	{r7, lr}
    282a:	b084      	sub	sp, #16
    282c:	af00      	add	r7, sp, #0
    282e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
    2830:	687b      	ldr	r3, [r7, #4]
    2832:	681b      	ldr	r3, [r3, #0]
    2834:	60fb      	str	r3, [r7, #12]

	/* Enable selected output */
	dac_module->CTRLB.reg |= module_inst->output;
    2836:	68fb      	ldr	r3, [r7, #12]
    2838:	785b      	ldrb	r3, [r3, #1]
    283a:	b2da      	uxtb	r2, r3
    283c:	687b      	ldr	r3, [r7, #4]
    283e:	791b      	ldrb	r3, [r3, #4]
    2840:	4313      	orrs	r3, r2
    2842:	b2da      	uxtb	r2, r3
    2844:	68fb      	ldr	r3, [r7, #12]
    2846:	705a      	strb	r2, [r3, #1]

	while (dac_is_syncing(module_inst)) {
    2848:	46c0      	nop			; (mov r8, r8)
    284a:	687b      	ldr	r3, [r7, #4]
    284c:	0018      	movs	r0, r3
    284e:	4b0b      	ldr	r3, [pc, #44]	; (287c <dac_enable+0x54>)
    2850:	4798      	blx	r3
    2852:	1e03      	subs	r3, r0, #0
    2854:	d1f9      	bne.n	284a <dac_enable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Enable the module */
	dac_module->CTRLA.reg |= DAC_CTRLA_ENABLE;
    2856:	68fb      	ldr	r3, [r7, #12]
    2858:	781b      	ldrb	r3, [r3, #0]
    285a:	b2db      	uxtb	r3, r3
    285c:	2202      	movs	r2, #2
    285e:	4313      	orrs	r3, r2
    2860:	b2da      	uxtb	r2, r3
    2862:	68fb      	ldr	r3, [r7, #12]
    2864:	701a      	strb	r2, [r3, #0]

	/* Enable internal bandgap reference if selected in the configuration */
	if (module_inst->reference == DAC_REFERENCE_INT1V) {
    2866:	687b      	ldr	r3, [r7, #4]
    2868:	795b      	ldrb	r3, [r3, #5]
    286a:	2b00      	cmp	r3, #0
    286c:	d102      	bne.n	2874 <dac_enable+0x4c>
	if(dac_module->CTRLA.reg & DAC_CTRLA_ENABLE) {
		while(! (dac_module->STATUS.reg & DAC_STATUS_READY)) {
		};
	}
#else
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
    286e:	2001      	movs	r0, #1
    2870:	4b03      	ldr	r3, [pc, #12]	; (2880 <dac_enable+0x58>)
    2872:	4798      	blx	r3
	}

#endif
}
    2874:	46c0      	nop			; (mov r8, r8)
    2876:	46bd      	mov	sp, r7
    2878:	b004      	add	sp, #16
    287a:	bd80      	pop	{r7, pc}
    287c:	000026b5 	.word	0x000026b5
    2880:	000025d9 	.word	0x000025d9

00002884 <dac_chan_write>:
 */
enum status_code dac_chan_write(
		struct dac_module *const module_inst,
		enum dac_channel channel,
		const uint16_t data)
{
    2884:	b580      	push	{r7, lr}
    2886:	b084      	sub	sp, #16
    2888:	af00      	add	r7, sp, #0
    288a:	6078      	str	r0, [r7, #4]
    288c:	0008      	movs	r0, r1
    288e:	0011      	movs	r1, r2
    2890:	1cfb      	adds	r3, r7, #3
    2892:	1c02      	adds	r2, r0, #0
    2894:	701a      	strb	r2, [r3, #0]
    2896:	003b      	movs	r3, r7
    2898:	1c0a      	adds	r2, r1, #0
    289a:	801a      	strh	r2, [r3, #0]
	Assert(module_inst->hw);

	/* No channel support yet */
	UNUSED(channel);

	Dac *const dac_module = module_inst->hw;
    289c:	687b      	ldr	r3, [r7, #4]
    289e:	681b      	ldr	r3, [r3, #0]
    28a0:	60fb      	str	r3, [r7, #12]

	/* Wait until the synchronization is complete */
	while (dac_is_syncing(module_inst)) {
    28a2:	46c0      	nop			; (mov r8, r8)
    28a4:	687b      	ldr	r3, [r7, #4]
    28a6:	0018      	movs	r0, r3
    28a8:	4b0a      	ldr	r3, [pc, #40]	; (28d4 <dac_chan_write+0x50>)
    28aa:	4798      	blx	r3
    28ac:	1e03      	subs	r3, r0, #0
    28ae:	d1f9      	bne.n	28a4 <dac_chan_write+0x20>
	};

	if (module_inst->start_on_event) {
    28b0:	687b      	ldr	r3, [r7, #4]
    28b2:	799b      	ldrb	r3, [r3, #6]
    28b4:	2b00      	cmp	r3, #0
    28b6:	d004      	beq.n	28c2 <dac_chan_write+0x3e>
		/* Write the new value to the buffered DAC data register */
		dac_module->DATABUF.reg = data;
    28b8:	68fb      	ldr	r3, [r7, #12]
    28ba:	003a      	movs	r2, r7
    28bc:	8812      	ldrh	r2, [r2, #0]
    28be:	819a      	strh	r2, [r3, #12]
    28c0:	e003      	b.n	28ca <dac_chan_write+0x46>
	} else {
		/* Write the new value to the DAC data register */
		dac_module->DATA.reg = data;
    28c2:	68fb      	ldr	r3, [r7, #12]
    28c4:	003a      	movs	r2, r7
    28c6:	8812      	ldrh	r2, [r2, #0]
    28c8:	811a      	strh	r2, [r3, #8]
	}

	return STATUS_OK;
    28ca:	2300      	movs	r3, #0
}
    28cc:	0018      	movs	r0, r3
    28ce:	46bd      	mov	sp, r7
    28d0:	b004      	add	sp, #16
    28d2:	bd80      	pop	{r7, pc}
    28d4:	000026b5 	.word	0x000026b5

000028d8 <system_interrupt_disable>:
{
    28d8:	b580      	push	{r7, lr}
    28da:	b082      	sub	sp, #8
    28dc:	af00      	add	r7, sp, #0
    28de:	0002      	movs	r2, r0
    28e0:	1dfb      	adds	r3, r7, #7
    28e2:	701a      	strb	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    28e4:	4a07      	ldr	r2, [pc, #28]	; (2904 <system_interrupt_disable+0x2c>)
    28e6:	1dfb      	adds	r3, r7, #7
    28e8:	781b      	ldrb	r3, [r3, #0]
    28ea:	0019      	movs	r1, r3
    28ec:	231f      	movs	r3, #31
    28ee:	400b      	ands	r3, r1
    28f0:	2101      	movs	r1, #1
    28f2:	4099      	lsls	r1, r3
    28f4:	000b      	movs	r3, r1
    28f6:	0019      	movs	r1, r3
    28f8:	2380      	movs	r3, #128	; 0x80
    28fa:	50d1      	str	r1, [r2, r3]
}
    28fc:	46c0      	nop			; (mov r8, r8)
    28fe:	46bd      	mov	sp, r7
    2900:	b002      	add	sp, #8
    2902:	bd80      	pop	{r7, pc}
    2904:	e000e100 	.word	0xe000e100

00002908 <_dac_interrupt_handler>:
 *  Internal handler for DAC module interrupts.
 *
 * \param[in] instance  DAC instance number
 */
static void _dac_interrupt_handler(const uint8_t instance)
{
    2908:	b580      	push	{r7, lr}
    290a:	b084      	sub	sp, #16
    290c:	af00      	add	r7, sp, #0
    290e:	0002      	movs	r2, r0
    2910:	1dfb      	adds	r3, r7, #7
    2912:	701a      	strb	r2, [r3, #0]
	struct dac_module *module = _dac_instances[instance];
    2914:	1dfb      	adds	r3, r7, #7
    2916:	781a      	ldrb	r2, [r3, #0]
    2918:	4b37      	ldr	r3, [pc, #220]	; (29f8 <_dac_interrupt_handler+0xf0>)
    291a:	0092      	lsls	r2, r2, #2
    291c:	58d3      	ldr	r3, [r2, r3]
    291e:	60fb      	str	r3, [r7, #12]
	Dac *const dac_hw = module->hw;
    2920:	68fb      	ldr	r3, [r7, #12]
    2922:	681b      	ldr	r3, [r3, #0]
    2924:	60bb      	str	r3, [r7, #8]

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_UNDERRUN) {
    2926:	68bb      	ldr	r3, [r7, #8]
    2928:	799b      	ldrb	r3, [r3, #6]
    292a:	b2db      	uxtb	r3, r3
    292c:	001a      	movs	r2, r3
    292e:	2301      	movs	r3, #1
    2930:	4013      	ands	r3, r2
    2932:	d00e      	beq.n	2952 <_dac_interrupt_handler+0x4a>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_UNDERRUN;
    2934:	68bb      	ldr	r3, [r7, #8]
    2936:	2201      	movs	r2, #1
    2938:	719a      	strb	r2, [r3, #6]

		if ((module->callback) &&
    293a:	68fb      	ldr	r3, [r7, #12]
    293c:	3314      	adds	r3, #20
    293e:	2b00      	cmp	r3, #0
    2940:	d007      	beq.n	2952 <_dac_interrupt_handler+0x4a>
			 (module->callback_enable[DAC_CALLBACK_DATA_UNDERRUN])){
    2942:	68fb      	ldr	r3, [r7, #12]
    2944:	7c5b      	ldrb	r3, [r3, #17]
		if ((module->callback) &&
    2946:	2b00      	cmp	r3, #0
    2948:	d003      	beq.n	2952 <_dac_interrupt_handler+0x4a>
			module->callback[DAC_CALLBACK_DATA_UNDERRUN](0);
    294a:	68fb      	ldr	r3, [r7, #12]
    294c:	699b      	ldr	r3, [r3, #24]
    294e:	2000      	movs	r0, #0
    2950:	4798      	blx	r3
		}
	}

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_EMPTY) {
    2952:	68bb      	ldr	r3, [r7, #8]
    2954:	799b      	ldrb	r3, [r3, #6]
    2956:	b2db      	uxtb	r3, r3
    2958:	001a      	movs	r2, r3
    295a:	2302      	movs	r3, #2
    295c:	4013      	ands	r3, r2
    295e:	d047      	beq.n	29f0 <_dac_interrupt_handler+0xe8>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
    2960:	68bb      	ldr	r3, [r7, #8]
    2962:	2202      	movs	r2, #2
    2964:	719a      	strb	r2, [r3, #6]

		/* If in a write buffer job */
		if (module->remaining_conversions) {
    2966:	68fb      	ldr	r3, [r7, #12]
    2968:	899b      	ldrh	r3, [r3, #12]
    296a:	b29b      	uxth	r3, r3
    296c:	2b00      	cmp	r3, #0
    296e:	d033      	beq.n	29d8 <_dac_interrupt_handler+0xd0>

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
				module->job_buffer[module->transferred_conversions++];
    2970:	68fb      	ldr	r3, [r7, #12]
    2972:	689a      	ldr	r2, [r3, #8]
    2974:	68fb      	ldr	r3, [r7, #12]
    2976:	89db      	ldrh	r3, [r3, #14]
    2978:	b29b      	uxth	r3, r3
    297a:	1c59      	adds	r1, r3, #1
    297c:	b288      	uxth	r0, r1
    297e:	68f9      	ldr	r1, [r7, #12]
    2980:	81c8      	strh	r0, [r1, #14]
    2982:	005b      	lsls	r3, r3, #1
    2984:	18d3      	adds	r3, r2, r3
    2986:	881b      	ldrh	r3, [r3, #0]
    2988:	b29a      	uxth	r2, r3
			dac_hw->DATABUF.reg =
    298a:	68bb      	ldr	r3, [r7, #8]
    298c:	819a      	strh	r2, [r3, #12]

			/* Write buffer size decrement */
			module->remaining_conversions --;
    298e:	68fb      	ldr	r3, [r7, #12]
    2990:	899b      	ldrh	r3, [r3, #12]
    2992:	b29b      	uxth	r3, r3
    2994:	3b01      	subs	r3, #1
    2996:	b29a      	uxth	r2, r3
    2998:	68fb      	ldr	r3, [r7, #12]
    299a:	819a      	strh	r2, [r3, #12]

			/* If in a write buffer job and all the data are converted */
			if (module->remaining_conversions == 0) {
    299c:	68fb      	ldr	r3, [r7, #12]
    299e:	899b      	ldrh	r3, [r3, #12]
    29a0:	b29b      	uxth	r3, r3
    29a2:	2b00      	cmp	r3, #0
    29a4:	d118      	bne.n	29d8 <_dac_interrupt_handler+0xd0>
				module->job_status = STATUS_OK;
    29a6:	68fb      	ldr	r3, [r7, #12]
    29a8:	2220      	movs	r2, #32
    29aa:	2100      	movs	r1, #0
    29ac:	5499      	strb	r1, [r3, r2]

				/* Disable interrupt */
				dac_hw->INTENCLR.reg = DAC_INTENCLR_EMPTY;
    29ae:	68bb      	ldr	r3, [r7, #8]
    29b0:	2202      	movs	r2, #2
    29b2:	711a      	strb	r2, [r3, #4]
				dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
    29b4:	68bb      	ldr	r3, [r7, #8]
    29b6:	2202      	movs	r2, #2
    29b8:	719a      	strb	r2, [r3, #6]
				system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_DAC);
    29ba:	2019      	movs	r0, #25
    29bc:	4b0f      	ldr	r3, [pc, #60]	; (29fc <_dac_interrupt_handler+0xf4>)
    29be:	4798      	blx	r3

				if ((module->callback) &&
    29c0:	68fb      	ldr	r3, [r7, #12]
    29c2:	3314      	adds	r3, #20
    29c4:	2b00      	cmp	r3, #0
    29c6:	d007      	beq.n	29d8 <_dac_interrupt_handler+0xd0>
					 (module->callback_enable[DAC_CALLBACK_TRANSFER_COMPLETE])) {
    29c8:	68fb      	ldr	r3, [r7, #12]
    29ca:	7c9b      	ldrb	r3, [r3, #18]
				if ((module->callback) &&
    29cc:	2b00      	cmp	r3, #0
    29ce:	d003      	beq.n	29d8 <_dac_interrupt_handler+0xd0>
					module->callback[DAC_CALLBACK_TRANSFER_COMPLETE](0);
    29d0:	68fb      	ldr	r3, [r7, #12]
    29d2:	69db      	ldr	r3, [r3, #28]
    29d4:	2000      	movs	r0, #0
    29d6:	4798      	blx	r3
				}
			}
		}

		if ((module->callback) &&
    29d8:	68fb      	ldr	r3, [r7, #12]
    29da:	3314      	adds	r3, #20
    29dc:	2b00      	cmp	r3, #0
    29de:	d007      	beq.n	29f0 <_dac_interrupt_handler+0xe8>
			 (module->callback_enable[DAC_CALLBACK_DATA_EMPTY])) {
    29e0:	68fb      	ldr	r3, [r7, #12]
    29e2:	7c1b      	ldrb	r3, [r3, #16]
		if ((module->callback) &&
    29e4:	2b00      	cmp	r3, #0
    29e6:	d003      	beq.n	29f0 <_dac_interrupt_handler+0xe8>
			module->callback[DAC_CALLBACK_DATA_EMPTY](0);
    29e8:	68fb      	ldr	r3, [r7, #12]
    29ea:	695b      	ldr	r3, [r3, #20]
    29ec:	2000      	movs	r0, #0
    29ee:	4798      	blx	r3
		}
	}
}
    29f0:	46c0      	nop			; (mov r8, r8)
    29f2:	46bd      	mov	sp, r7
    29f4:	b004      	add	sp, #16
    29f6:	bd80      	pop	{r7, pc}
    29f8:	2000028c 	.word	0x2000028c
    29fc:	000028d9 	.word	0x000028d9

00002a00 <DAC_Handler>:

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
    2a00:	b580      	push	{r7, lr}
    2a02:	af00      	add	r7, sp, #0
	_dac_interrupt_handler(0);
    2a04:	2000      	movs	r0, #0
    2a06:	4b02      	ldr	r3, [pc, #8]	; (2a10 <DAC_Handler+0x10>)
    2a08:	4798      	blx	r3
}
    2a0a:	46c0      	nop			; (mov r8, r8)
    2a0c:	46bd      	mov	sp, r7
    2a0e:	bd80      	pop	{r7, pc}
    2a10:	00002909 	.word	0x00002909

00002a14 <system_pinmux_get_config_defaults>:
{
    2a14:	b580      	push	{r7, lr}
    2a16:	b082      	sub	sp, #8
    2a18:	af00      	add	r7, sp, #0
    2a1a:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2a1c:	687b      	ldr	r3, [r7, #4]
    2a1e:	2280      	movs	r2, #128	; 0x80
    2a20:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2a22:	687b      	ldr	r3, [r7, #4]
    2a24:	2200      	movs	r2, #0
    2a26:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2a28:	687b      	ldr	r3, [r7, #4]
    2a2a:	2201      	movs	r2, #1
    2a2c:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    2a2e:	687b      	ldr	r3, [r7, #4]
    2a30:	2200      	movs	r2, #0
    2a32:	70da      	strb	r2, [r3, #3]
}
    2a34:	46c0      	nop			; (mov r8, r8)
    2a36:	46bd      	mov	sp, r7
    2a38:	b002      	add	sp, #8
    2a3a:	bd80      	pop	{r7, pc}

00002a3c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    2a3c:	b580      	push	{r7, lr}
    2a3e:	b084      	sub	sp, #16
    2a40:	af00      	add	r7, sp, #0
    2a42:	0002      	movs	r2, r0
    2a44:	6039      	str	r1, [r7, #0]
    2a46:	1dfb      	adds	r3, r7, #7
    2a48:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    2a4a:	230c      	movs	r3, #12
    2a4c:	18fb      	adds	r3, r7, r3
    2a4e:	0018      	movs	r0, r3
    2a50:	4b10      	ldr	r3, [pc, #64]	; (2a94 <port_pin_set_config+0x58>)
    2a52:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
    2a54:	230c      	movs	r3, #12
    2a56:	18fb      	adds	r3, r7, r3
    2a58:	2280      	movs	r2, #128	; 0x80
    2a5a:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    2a5c:	683b      	ldr	r3, [r7, #0]
    2a5e:	781a      	ldrb	r2, [r3, #0]
    2a60:	230c      	movs	r3, #12
    2a62:	18fb      	adds	r3, r7, r3
    2a64:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    2a66:	683b      	ldr	r3, [r7, #0]
    2a68:	785a      	ldrb	r2, [r3, #1]
    2a6a:	230c      	movs	r3, #12
    2a6c:	18fb      	adds	r3, r7, r3
    2a6e:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    2a70:	683b      	ldr	r3, [r7, #0]
    2a72:	789a      	ldrb	r2, [r3, #2]
    2a74:	230c      	movs	r3, #12
    2a76:	18fb      	adds	r3, r7, r3
    2a78:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    2a7a:	230c      	movs	r3, #12
    2a7c:	18fa      	adds	r2, r7, r3
    2a7e:	1dfb      	adds	r3, r7, #7
    2a80:	781b      	ldrb	r3, [r3, #0]
    2a82:	0011      	movs	r1, r2
    2a84:	0018      	movs	r0, r3
    2a86:	4b04      	ldr	r3, [pc, #16]	; (2a98 <port_pin_set_config+0x5c>)
    2a88:	4798      	blx	r3
}
    2a8a:	46c0      	nop			; (mov r8, r8)
    2a8c:	46bd      	mov	sp, r7
    2a8e:	b004      	add	sp, #16
    2a90:	bd80      	pop	{r7, pc}
    2a92:	46c0      	nop			; (mov r8, r8)
    2a94:	00002a15 	.word	0x00002a15
    2a98:	00005c05 	.word	0x00005c05

00002a9c <system_gclk_chan_get_config_defaults>:
{
    2a9c:	b580      	push	{r7, lr}
    2a9e:	b082      	sub	sp, #8
    2aa0:	af00      	add	r7, sp, #0
    2aa2:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    2aa4:	687b      	ldr	r3, [r7, #4]
    2aa6:	2200      	movs	r2, #0
    2aa8:	701a      	strb	r2, [r3, #0]
}
    2aaa:	46c0      	nop			; (mov r8, r8)
    2aac:	46bd      	mov	sp, r7
    2aae:	b002      	add	sp, #8
    2ab0:	bd80      	pop	{r7, pc}
	...

00002ab4 <system_apb_clock_set_mask>:
{
    2ab4:	b580      	push	{r7, lr}
    2ab6:	b082      	sub	sp, #8
    2ab8:	af00      	add	r7, sp, #0
    2aba:	0002      	movs	r2, r0
    2abc:	6039      	str	r1, [r7, #0]
    2abe:	1dfb      	adds	r3, r7, #7
    2ac0:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    2ac2:	1dfb      	adds	r3, r7, #7
    2ac4:	781b      	ldrb	r3, [r3, #0]
    2ac6:	2b01      	cmp	r3, #1
    2ac8:	d00a      	beq.n	2ae0 <system_apb_clock_set_mask+0x2c>
    2aca:	2b02      	cmp	r3, #2
    2acc:	d00f      	beq.n	2aee <system_apb_clock_set_mask+0x3a>
    2ace:	2b00      	cmp	r3, #0
    2ad0:	d114      	bne.n	2afc <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    2ad2:	4b0e      	ldr	r3, [pc, #56]	; (2b0c <system_apb_clock_set_mask+0x58>)
    2ad4:	4a0d      	ldr	r2, [pc, #52]	; (2b0c <system_apb_clock_set_mask+0x58>)
    2ad6:	6991      	ldr	r1, [r2, #24]
    2ad8:	683a      	ldr	r2, [r7, #0]
    2ada:	430a      	orrs	r2, r1
    2adc:	619a      	str	r2, [r3, #24]
			break;
    2ade:	e00f      	b.n	2b00 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    2ae0:	4b0a      	ldr	r3, [pc, #40]	; (2b0c <system_apb_clock_set_mask+0x58>)
    2ae2:	4a0a      	ldr	r2, [pc, #40]	; (2b0c <system_apb_clock_set_mask+0x58>)
    2ae4:	69d1      	ldr	r1, [r2, #28]
    2ae6:	683a      	ldr	r2, [r7, #0]
    2ae8:	430a      	orrs	r2, r1
    2aea:	61da      	str	r2, [r3, #28]
			break;
    2aec:	e008      	b.n	2b00 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    2aee:	4b07      	ldr	r3, [pc, #28]	; (2b0c <system_apb_clock_set_mask+0x58>)
    2af0:	4a06      	ldr	r2, [pc, #24]	; (2b0c <system_apb_clock_set_mask+0x58>)
    2af2:	6a11      	ldr	r1, [r2, #32]
    2af4:	683a      	ldr	r2, [r7, #0]
    2af6:	430a      	orrs	r2, r1
    2af8:	621a      	str	r2, [r3, #32]
			break;
    2afa:	e001      	b.n	2b00 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    2afc:	2317      	movs	r3, #23
    2afe:	e000      	b.n	2b02 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    2b00:	2300      	movs	r3, #0
}
    2b02:	0018      	movs	r0, r3
    2b04:	46bd      	mov	sp, r7
    2b06:	b002      	add	sp, #8
    2b08:	bd80      	pop	{r7, pc}
    2b0a:	46c0      	nop			; (mov r8, r8)
    2b0c:	40000400 	.word	0x40000400

00002b10 <system_pinmux_get_config_defaults>:
{
    2b10:	b580      	push	{r7, lr}
    2b12:	b082      	sub	sp, #8
    2b14:	af00      	add	r7, sp, #0
    2b16:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2b18:	687b      	ldr	r3, [r7, #4]
    2b1a:	2280      	movs	r2, #128	; 0x80
    2b1c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2b1e:	687b      	ldr	r3, [r7, #4]
    2b20:	2200      	movs	r2, #0
    2b22:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2b24:	687b      	ldr	r3, [r7, #4]
    2b26:	2201      	movs	r2, #1
    2b28:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    2b2a:	687b      	ldr	r3, [r7, #4]
    2b2c:	2200      	movs	r2, #0
    2b2e:	70da      	strb	r2, [r3, #3]
}
    2b30:	46c0      	nop			; (mov r8, r8)
    2b32:	46bd      	mov	sp, r7
    2b34:	b002      	add	sp, #8
    2b36:	bd80      	pop	{r7, pc}

00002b38 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
    2b38:	b580      	push	{r7, lr}
    2b3a:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    2b3c:	4b05      	ldr	r3, [pc, #20]	; (2b54 <system_is_debugger_present+0x1c>)
    2b3e:	789b      	ldrb	r3, [r3, #2]
    2b40:	b2db      	uxtb	r3, r3
    2b42:	001a      	movs	r2, r3
    2b44:	2302      	movs	r3, #2
    2b46:	4013      	ands	r3, r2
    2b48:	1e5a      	subs	r2, r3, #1
    2b4a:	4193      	sbcs	r3, r2
    2b4c:	b2db      	uxtb	r3, r3
}
    2b4e:	0018      	movs	r0, r3
    2b50:	46bd      	mov	sp, r7
    2b52:	bd80      	pop	{r7, pc}
    2b54:	41002000 	.word	0x41002000

00002b58 <i2c_master_is_syncing>:
{
    2b58:	b580      	push	{r7, lr}
    2b5a:	b084      	sub	sp, #16
    2b5c:	af00      	add	r7, sp, #0
    2b5e:	6078      	str	r0, [r7, #4]
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    2b60:	687b      	ldr	r3, [r7, #4]
    2b62:	681b      	ldr	r3, [r3, #0]
    2b64:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    2b66:	68fb      	ldr	r3, [r7, #12]
    2b68:	69db      	ldr	r3, [r3, #28]
    2b6a:	2207      	movs	r2, #7
    2b6c:	4013      	ands	r3, r2
    2b6e:	1e5a      	subs	r2, r3, #1
    2b70:	4193      	sbcs	r3, r2
    2b72:	b2db      	uxtb	r3, r3
}
    2b74:	0018      	movs	r0, r3
    2b76:	46bd      	mov	sp, r7
    2b78:	b004      	add	sp, #16
    2b7a:	bd80      	pop	{r7, pc}

00002b7c <_i2c_master_wait_for_sync>:
{
    2b7c:	b580      	push	{r7, lr}
    2b7e:	b082      	sub	sp, #8
    2b80:	af00      	add	r7, sp, #0
    2b82:	6078      	str	r0, [r7, #4]
	while (i2c_master_is_syncing(module)) {
    2b84:	46c0      	nop			; (mov r8, r8)
    2b86:	687b      	ldr	r3, [r7, #4]
    2b88:	0018      	movs	r0, r3
    2b8a:	4b04      	ldr	r3, [pc, #16]	; (2b9c <_i2c_master_wait_for_sync+0x20>)
    2b8c:	4798      	blx	r3
    2b8e:	1e03      	subs	r3, r0, #0
    2b90:	d1f9      	bne.n	2b86 <_i2c_master_wait_for_sync+0xa>
}
    2b92:	46c0      	nop			; (mov r8, r8)
    2b94:	46bd      	mov	sp, r7
    2b96:	b002      	add	sp, #8
    2b98:	bd80      	pop	{r7, pc}
    2b9a:	46c0      	nop			; (mov r8, r8)
    2b9c:	00002b59 	.word	0x00002b59

00002ba0 <_i2c_master_set_config>:
 *                                          with set GCLK frequency
 */
static enum status_code _i2c_master_set_config(
		struct i2c_master_module *const module,
		const struct i2c_master_config *const config)
{
    2ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ba2:	b095      	sub	sp, #84	; 0x54
    2ba4:	af00      	add	r7, sp, #0
    2ba6:	60f8      	str	r0, [r7, #12]
    2ba8:	60b9      	str	r1, [r7, #8]
	Assert(module->hw);
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
    2baa:	2300      	movs	r3, #0
    2bac:	637b      	str	r3, [r7, #52]	; 0x34
	int32_t tmp_baud_hs = 0;
    2bae:	2300      	movs	r3, #0
    2bb0:	64bb      	str	r3, [r7, #72]	; 0x48
	int32_t tmp_baudlow_hs = 0;
    2bb2:	2300      	movs	r3, #0
    2bb4:	647b      	str	r3, [r7, #68]	; 0x44
	enum status_code tmp_status_code = STATUS_OK;
    2bb6:	233b      	movs	r3, #59	; 0x3b
    2bb8:	2208      	movs	r2, #8
    2bba:	4694      	mov	ip, r2
    2bbc:	44bc      	add	ip, r7
    2bbe:	4463      	add	r3, ip
    2bc0:	2200      	movs	r2, #0
    2bc2:	701a      	strb	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    2bc4:	68fb      	ldr	r3, [r7, #12]
    2bc6:	681b      	ldr	r3, [r3, #0]
    2bc8:	633b      	str	r3, [r7, #48]	; 0x30
	Sercom *const sercom_hw = module->hw;
    2bca:	68fb      	ldr	r3, [r7, #12]
    2bcc:	681b      	ldr	r3, [r3, #0]
    2bce:	62fb      	str	r3, [r7, #44]	; 0x2c

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    2bd0:	2323      	movs	r3, #35	; 0x23
    2bd2:	2208      	movs	r2, #8
    2bd4:	18ba      	adds	r2, r7, r2
    2bd6:	18d4      	adds	r4, r2, r3
    2bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2bda:	0018      	movs	r0, r3
    2bdc:	4bdb      	ldr	r3, [pc, #876]	; (2f4c <_i2c_master_set_config+0x3ac>)
    2bde:	4798      	blx	r3
    2be0:	0003      	movs	r3, r0
    2be2:	7023      	strb	r3, [r4, #0]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    2be4:	230c      	movs	r3, #12
    2be6:	2208      	movs	r2, #8
    2be8:	4694      	mov	ip, r2
    2bea:	44bc      	add	ip, r7
    2bec:	4463      	add	r3, ip
    2bee:	0018      	movs	r0, r3
    2bf0:	4bd7      	ldr	r3, [pc, #860]	; (2f50 <_i2c_master_set_config+0x3b0>)
    2bf2:	4798      	blx	r3

	uint32_t pad0 = config->pinmux_pad0;
    2bf4:	68bb      	ldr	r3, [r7, #8]
    2bf6:	69db      	ldr	r3, [r3, #28]
    2bf8:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t pad1 = config->pinmux_pad1;
    2bfa:	68bb      	ldr	r3, [r7, #8]
    2bfc:	6a1b      	ldr	r3, [r3, #32]
    2bfe:	63bb      	str	r3, [r7, #56]	; 0x38

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
    2c00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    2c02:	2b00      	cmp	r3, #0
    2c04:	d106      	bne.n	2c14 <_i2c_master_set_config+0x74>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    2c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2c08:	2100      	movs	r1, #0
    2c0a:	0018      	movs	r0, r3
    2c0c:	4bd1      	ldr	r3, [pc, #836]	; (2f54 <_i2c_master_set_config+0x3b4>)
    2c0e:	4798      	blx	r3
    2c10:	0003      	movs	r3, r0
    2c12:	63fb      	str	r3, [r7, #60]	; 0x3c
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
    2c14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    2c16:	b2da      	uxtb	r2, r3
    2c18:	230c      	movs	r3, #12
    2c1a:	2108      	movs	r1, #8
    2c1c:	468c      	mov	ip, r1
    2c1e:	44bc      	add	ip, r7
    2c20:	4463      	add	r3, ip
    2c22:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    2c24:	230c      	movs	r3, #12
    2c26:	2208      	movs	r2, #8
    2c28:	4694      	mov	ip, r2
    2c2a:	44bc      	add	ip, r7
    2c2c:	4463      	add	r3, ip
    2c2e:	2202      	movs	r2, #2
    2c30:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    2c32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    2c34:	0c1b      	lsrs	r3, r3, #16
    2c36:	b2db      	uxtb	r3, r3
    2c38:	220c      	movs	r2, #12
    2c3a:	2108      	movs	r1, #8
    2c3c:	468c      	mov	ip, r1
    2c3e:	44bc      	add	ip, r7
    2c40:	4462      	add	r2, ip
    2c42:	0011      	movs	r1, r2
    2c44:	0018      	movs	r0, r3
    2c46:	4bc4      	ldr	r3, [pc, #784]	; (2f58 <_i2c_master_set_config+0x3b8>)
    2c48:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
    2c4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    2c4c:	2b00      	cmp	r3, #0
    2c4e:	d106      	bne.n	2c5e <_i2c_master_set_config+0xbe>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    2c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2c52:	2101      	movs	r1, #1
    2c54:	0018      	movs	r0, r3
    2c56:	4bbf      	ldr	r3, [pc, #764]	; (2f54 <_i2c_master_set_config+0x3b4>)
    2c58:	4798      	blx	r3
    2c5a:	0003      	movs	r3, r0
    2c5c:	63bb      	str	r3, [r7, #56]	; 0x38
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
    2c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    2c60:	b2da      	uxtb	r2, r3
    2c62:	230c      	movs	r3, #12
    2c64:	2108      	movs	r1, #8
    2c66:	468c      	mov	ip, r1
    2c68:	44bc      	add	ip, r7
    2c6a:	4463      	add	r3, ip
    2c6c:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    2c6e:	230c      	movs	r3, #12
    2c70:	2208      	movs	r2, #8
    2c72:	4694      	mov	ip, r2
    2c74:	44bc      	add	ip, r7
    2c76:	4463      	add	r3, ip
    2c78:	2202      	movs	r2, #2
    2c7a:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    2c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    2c7e:	0c1b      	lsrs	r3, r3, #16
    2c80:	b2db      	uxtb	r3, r3
    2c82:	220c      	movs	r2, #12
    2c84:	2108      	movs	r1, #8
    2c86:	468c      	mov	ip, r1
    2c88:	44bc      	add	ip, r7
    2c8a:	4462      	add	r2, ip
    2c8c:	0011      	movs	r1, r2
    2c8e:	0018      	movs	r0, r3
    2c90:	4bb1      	ldr	r3, [pc, #708]	; (2f58 <_i2c_master_set_config+0x3b8>)
    2c92:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    2c94:	68bb      	ldr	r3, [r7, #8]
    2c96:	8a9a      	ldrh	r2, [r3, #20]
    2c98:	68fb      	ldr	r3, [r7, #12]
    2c9a:	80da      	strh	r2, [r3, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
    2c9c:	68bb      	ldr	r3, [r7, #8]
    2c9e:	8ada      	ldrh	r2, [r3, #22]
    2ca0:	68fb      	ldr	r3, [r7, #12]
    2ca2:	811a      	strh	r2, [r3, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    2ca4:	68bb      	ldr	r3, [r7, #8]
    2ca6:	7e1b      	ldrb	r3, [r3, #24]
    2ca8:	2b00      	cmp	r3, #0
    2caa:	d103      	bne.n	2cb4 <_i2c_master_set_config+0x114>
    2cac:	4bab      	ldr	r3, [pc, #684]	; (2f5c <_i2c_master_set_config+0x3bc>)
    2cae:	4798      	blx	r3
    2cb0:	1e03      	subs	r3, r0, #0
    2cb2:	d002      	beq.n	2cba <_i2c_master_set_config+0x11a>
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    2cb4:	2380      	movs	r3, #128	; 0x80
    2cb6:	64fb      	str	r3, [r7, #76]	; 0x4c
    2cb8:	e001      	b.n	2cbe <_i2c_master_set_config+0x11e>
	} else {
		tmp_ctrla = 0;
    2cba:	2300      	movs	r3, #0
    2cbc:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set start data hold timeout. */
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
    2cbe:	68bb      	ldr	r3, [r7, #8]
    2cc0:	691b      	ldr	r3, [r3, #16]
    2cc2:	2b00      	cmp	r3, #0
    2cc4:	d004      	beq.n	2cd0 <_i2c_master_set_config+0x130>
		tmp_ctrla |= config->start_hold_time;
    2cc6:	68bb      	ldr	r3, [r7, #8]
    2cc8:	691b      	ldr	r3, [r3, #16]
    2cca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    2ccc:	4313      	orrs	r3, r2
    2cce:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
    2cd0:	68bb      	ldr	r3, [r7, #8]
    2cd2:	689b      	ldr	r3, [r3, #8]
    2cd4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    2cd6:	4313      	orrs	r3, r2
    2cd8:	64fb      	str	r3, [r7, #76]	; 0x4c

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
    2cda:	68bb      	ldr	r3, [r7, #8]
    2cdc:	2224      	movs	r2, #36	; 0x24
    2cde:	5c9b      	ldrb	r3, [r3, r2]
    2ce0:	2b00      	cmp	r3, #0
    2ce2:	d004      	beq.n	2cee <_i2c_master_set_config+0x14e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    2ce4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    2ce6:	2280      	movs	r2, #128	; 0x80
    2ce8:	05d2      	lsls	r2, r2, #23
    2cea:	4313      	orrs	r3, r2
    2cec:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
    2cee:	68bb      	ldr	r3, [r7, #8]
    2cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2cf2:	2b00      	cmp	r3, #0
    2cf4:	d004      	beq.n	2d00 <_i2c_master_set_config+0x160>
		tmp_ctrla |= config->inactive_timeout;
    2cf6:	68bb      	ldr	r3, [r7, #8]
    2cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2cfa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    2cfc:	4313      	orrs	r3, r2
    2cfe:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    2d00:	68bb      	ldr	r3, [r7, #8]
    2d02:	222c      	movs	r2, #44	; 0x2c
    2d04:	5c9b      	ldrb	r3, [r3, r2]
    2d06:	2b00      	cmp	r3, #0
    2d08:	d105      	bne.n	2d16 <_i2c_master_set_config+0x176>
    2d0a:	68bb      	ldr	r3, [r7, #8]
    2d0c:	689a      	ldr	r2, [r3, #8]
    2d0e:	2380      	movs	r3, #128	; 0x80
    2d10:	049b      	lsls	r3, r3, #18
    2d12:	429a      	cmp	r2, r3
    2d14:	d104      	bne.n	2d20 <_i2c_master_set_config+0x180>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    2d16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    2d18:	2280      	movs	r2, #128	; 0x80
    2d1a:	0512      	lsls	r2, r2, #20
    2d1c:	4313      	orrs	r3, r2
    2d1e:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
    2d20:	68bb      	ldr	r3, [r7, #8]
    2d22:	222d      	movs	r2, #45	; 0x2d
    2d24:	5c9b      	ldrb	r3, [r3, r2]
    2d26:	2b00      	cmp	r3, #0
    2d28:	d004      	beq.n	2d34 <_i2c_master_set_config+0x194>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    2d2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    2d2c:	2280      	movs	r2, #128	; 0x80
    2d2e:	0412      	lsls	r2, r2, #16
    2d30:	4313      	orrs	r3, r2
    2d32:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
    2d34:	68bb      	ldr	r3, [r7, #8]
    2d36:	222e      	movs	r2, #46	; 0x2e
    2d38:	5c9b      	ldrb	r3, [r3, r2]
    2d3a:	2b00      	cmp	r3, #0
    2d3c:	d004      	beq.n	2d48 <_i2c_master_set_config+0x1a8>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    2d3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    2d40:	2280      	movs	r2, #128	; 0x80
    2d42:	03d2      	lsls	r2, r2, #15
    2d44:	4313      	orrs	r3, r2
    2d46:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
    2d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2d4a:	681a      	ldr	r2, [r3, #0]
    2d4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    2d4e:	431a      	orrs	r2, r3
    2d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2d52:	601a      	str	r2, [r3, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    2d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2d56:	2280      	movs	r2, #128	; 0x80
    2d58:	0052      	lsls	r2, r2, #1
    2d5a:	605a      	str	r2, [r3, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    2d5c:	2323      	movs	r3, #35	; 0x23
    2d5e:	2208      	movs	r2, #8
    2d60:	4694      	mov	ip, r2
    2d62:	44bc      	add	ip, r7
    2d64:	4463      	add	r3, ip
    2d66:	781b      	ldrb	r3, [r3, #0]
    2d68:	3314      	adds	r3, #20
    2d6a:	b2db      	uxtb	r3, r3
    2d6c:	0018      	movs	r0, r3
    2d6e:	4b7c      	ldr	r3, [pc, #496]	; (2f60 <_i2c_master_set_config+0x3c0>)
    2d70:	4798      	blx	r3
    2d72:	0003      	movs	r3, r0
    2d74:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fscl        = 1000 * config->baud_rate;
    2d76:	68bb      	ldr	r3, [r7, #8]
    2d78:	681b      	ldr	r3, [r3, #0]
    2d7a:	22fa      	movs	r2, #250	; 0xfa
    2d7c:	0092      	lsls	r2, r2, #2
    2d7e:	4353      	muls	r3, r2
    2d80:	623b      	str	r3, [r7, #32]
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    2d82:	68bb      	ldr	r3, [r7, #8]
    2d84:	685b      	ldr	r3, [r3, #4]
    2d86:	22fa      	movs	r2, #250	; 0xfa
    2d88:	0092      	lsls	r2, r2, #2
    2d8a:	4353      	muls	r3, r2
    2d8c:	61fb      	str	r3, [r7, #28]
	uint32_t trise       = config->sda_scl_rise_time_ns;
    2d8e:	68bb      	ldr	r3, [r7, #8]
    2d90:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    2d92:	61bb      	str	r3, [r7, #24]
	
	tmp_baud = (int32_t)(div_ceil(
    2d94:	4b73      	ldr	r3, [pc, #460]	; (2f64 <_i2c_master_set_config+0x3c4>)
    2d96:	6a78      	ldr	r0, [r7, #36]	; 0x24
    2d98:	4798      	blx	r3
    2d9a:	0005      	movs	r5, r0
    2d9c:	000e      	movs	r6, r1
    2d9e:	4b71      	ldr	r3, [pc, #452]	; (2f64 <_i2c_master_set_config+0x3c4>)
    2da0:	6a38      	ldr	r0, [r7, #32]
    2da2:	4798      	blx	r3
    2da4:	6038      	str	r0, [r7, #0]
    2da6:	6079      	str	r1, [r7, #4]
    2da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2daa:	69ba      	ldr	r2, [r7, #24]
    2dac:	435a      	muls	r2, r3
    2dae:	4b6d      	ldr	r3, [pc, #436]	; (2f64 <_i2c_master_set_config+0x3c4>)
    2db0:	0010      	movs	r0, r2
    2db2:	4798      	blx	r3
    2db4:	4c6c      	ldr	r4, [pc, #432]	; (2f68 <_i2c_master_set_config+0x3c8>)
    2db6:	4a6d      	ldr	r2, [pc, #436]	; (2f6c <_i2c_master_set_config+0x3cc>)
    2db8:	4b6d      	ldr	r3, [pc, #436]	; (2f70 <_i2c_master_set_config+0x3d0>)
    2dba:	47a0      	blx	r4
    2dbc:	0003      	movs	r3, r0
    2dbe:	000c      	movs	r4, r1
    2dc0:	0018      	movs	r0, r3
    2dc2:	0021      	movs	r1, r4
    2dc4:	4c6b      	ldr	r4, [pc, #428]	; (2f74 <_i2c_master_set_config+0x3d4>)
    2dc6:	2200      	movs	r2, #0
    2dc8:	4b6b      	ldr	r3, [pc, #428]	; (2f78 <_i2c_master_set_config+0x3d8>)
    2dca:	47a0      	blx	r4
    2dcc:	0003      	movs	r3, r0
    2dce:	000c      	movs	r4, r1
    2dd0:	001a      	movs	r2, r3
    2dd2:	0023      	movs	r3, r4
    2dd4:	4c64      	ldr	r4, [pc, #400]	; (2f68 <_i2c_master_set_config+0x3c8>)
    2dd6:	6838      	ldr	r0, [r7, #0]
    2dd8:	6879      	ldr	r1, [r7, #4]
    2dda:	47a0      	blx	r4
    2ddc:	0003      	movs	r3, r0
    2dde:	000c      	movs	r4, r1
    2de0:	001a      	movs	r2, r3
    2de2:	0023      	movs	r3, r4
    2de4:	4c65      	ldr	r4, [pc, #404]	; (2f7c <_i2c_master_set_config+0x3dc>)
    2de6:	0028      	movs	r0, r5
    2de8:	0031      	movs	r1, r6
    2dea:	47a0      	blx	r4
    2dec:	0003      	movs	r3, r0
    2dee:	000c      	movs	r4, r1
    2df0:	001d      	movs	r5, r3
    2df2:	0026      	movs	r6, r4
    2df4:	6a3b      	ldr	r3, [r7, #32]
    2df6:	005a      	lsls	r2, r3, #1
    2df8:	4b5a      	ldr	r3, [pc, #360]	; (2f64 <_i2c_master_set_config+0x3c4>)
    2dfa:	0010      	movs	r0, r2
    2dfc:	4798      	blx	r3
    2dfe:	0002      	movs	r2, r0
    2e00:	000b      	movs	r3, r1
    2e02:	4c5c      	ldr	r4, [pc, #368]	; (2f74 <_i2c_master_set_config+0x3d4>)
    2e04:	0028      	movs	r0, r5
    2e06:	0031      	movs	r1, r6
    2e08:	47a0      	blx	r4
    2e0a:	0003      	movs	r3, r0
    2e0c:	000c      	movs	r4, r1
    2e0e:	0018      	movs	r0, r3
    2e10:	0021      	movs	r1, r4
    2e12:	4c5a      	ldr	r4, [pc, #360]	; (2f7c <_i2c_master_set_config+0x3dc>)
    2e14:	2200      	movs	r2, #0
    2e16:	4b5a      	ldr	r3, [pc, #360]	; (2f80 <_i2c_master_set_config+0x3e0>)
    2e18:	47a0      	blx	r4
    2e1a:	0003      	movs	r3, r0
    2e1c:	000c      	movs	r4, r1
    2e1e:	001d      	movs	r5, r3
    2e20:	0026      	movs	r6, r4
    2e22:	6a3b      	ldr	r3, [r7, #32]
    2e24:	005a      	lsls	r2, r3, #1
    2e26:	4b4f      	ldr	r3, [pc, #316]	; (2f64 <_i2c_master_set_config+0x3c4>)
    2e28:	0010      	movs	r0, r2
    2e2a:	4798      	blx	r3
    2e2c:	0002      	movs	r2, r0
    2e2e:	000b      	movs	r3, r1
    2e30:	4c54      	ldr	r4, [pc, #336]	; (2f84 <_i2c_master_set_config+0x3e4>)
    2e32:	0028      	movs	r0, r5
    2e34:	0031      	movs	r1, r6
    2e36:	47a0      	blx	r4
    2e38:	0003      	movs	r3, r0
    2e3a:	000c      	movs	r4, r1
    2e3c:	0019      	movs	r1, r3
    2e3e:	0022      	movs	r2, r4
    2e40:	4b51      	ldr	r3, [pc, #324]	; (2f88 <_i2c_master_set_config+0x3e8>)
    2e42:	0008      	movs	r0, r1
    2e44:	0011      	movs	r1, r2
    2e46:	4798      	blx	r3
    2e48:	0003      	movs	r3, r0
    2e4a:	637b      	str	r3, [r7, #52]	; 0x34
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    2e4c:	68bb      	ldr	r3, [r7, #8]
    2e4e:	689a      	ldr	r2, [r3, #8]
    2e50:	2380      	movs	r3, #128	; 0x80
    2e52:	049b      	lsls	r3, r3, #18
    2e54:	429a      	cmp	r2, r3
    2e56:	d145      	bne.n	2ee4 <_i2c_master_set_config+0x344>
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    2e58:	4b42      	ldr	r3, [pc, #264]	; (2f64 <_i2c_master_set_config+0x3c4>)
    2e5a:	6a78      	ldr	r0, [r7, #36]	; 0x24
    2e5c:	4798      	blx	r3
    2e5e:	4c45      	ldr	r4, [pc, #276]	; (2f74 <_i2c_master_set_config+0x3d4>)
    2e60:	0002      	movs	r2, r0
    2e62:	000b      	movs	r3, r1
    2e64:	47a0      	blx	r4
    2e66:	0003      	movs	r3, r0
    2e68:	000c      	movs	r4, r1
    2e6a:	001d      	movs	r5, r3
    2e6c:	0026      	movs	r6, r4
    2e6e:	4b3d      	ldr	r3, [pc, #244]	; (2f64 <_i2c_master_set_config+0x3c4>)
    2e70:	69f8      	ldr	r0, [r7, #28]
    2e72:	4798      	blx	r3
    2e74:	4c3c      	ldr	r4, [pc, #240]	; (2f68 <_i2c_master_set_config+0x3c8>)
    2e76:	2200      	movs	r2, #0
    2e78:	4b44      	ldr	r3, [pc, #272]	; (2f8c <_i2c_master_set_config+0x3ec>)
    2e7a:	47a0      	blx	r4
    2e7c:	0003      	movs	r3, r0
    2e7e:	000c      	movs	r4, r1
    2e80:	001a      	movs	r2, r3
    2e82:	0023      	movs	r3, r4
    2e84:	4c3f      	ldr	r4, [pc, #252]	; (2f84 <_i2c_master_set_config+0x3e4>)
    2e86:	0028      	movs	r0, r5
    2e88:	0031      	movs	r1, r6
    2e8a:	47a0      	blx	r4
    2e8c:	0003      	movs	r3, r0
    2e8e:	000c      	movs	r4, r1
    2e90:	0018      	movs	r0, r3
    2e92:	0021      	movs	r1, r4
    2e94:	4c39      	ldr	r4, [pc, #228]	; (2f7c <_i2c_master_set_config+0x3dc>)
    2e96:	2200      	movs	r2, #0
    2e98:	4b39      	ldr	r3, [pc, #228]	; (2f80 <_i2c_master_set_config+0x3e0>)
    2e9a:	47a0      	blx	r4
    2e9c:	0003      	movs	r3, r0
    2e9e:	000c      	movs	r4, r1
    2ea0:	0019      	movs	r1, r3
    2ea2:	0022      	movs	r2, r4
    2ea4:	4b38      	ldr	r3, [pc, #224]	; (2f88 <_i2c_master_set_config+0x3e8>)
    2ea6:	0008      	movs	r0, r1
    2ea8:	0011      	movs	r1, r2
    2eaa:	4798      	blx	r3
    2eac:	0003      	movs	r3, r0
    2eae:	647b      	str	r3, [r7, #68]	; 0x44
		if (tmp_baudlow_hs) {
    2eb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    2eb2:	2b00      	cmp	r3, #0
    2eb4:	d009      	beq.n	2eca <_i2c_master_set_config+0x32a>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    2eb6:	4b36      	ldr	r3, [pc, #216]	; (2f90 <_i2c_master_set_config+0x3f0>)
    2eb8:	69f9      	ldr	r1, [r7, #28]
    2eba:	6a78      	ldr	r0, [r7, #36]	; 0x24
    2ebc:	4798      	blx	r3
    2ebe:	0003      	movs	r3, r0
    2ec0:	1e9a      	subs	r2, r3, #2
    2ec2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    2ec4:	1ad3      	subs	r3, r2, r3
    2ec6:	64bb      	str	r3, [r7, #72]	; 0x48
    2ec8:	e00c      	b.n	2ee4 <_i2c_master_set_config+0x344>
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    2eca:	69fb      	ldr	r3, [r7, #28]
    2ecc:	005a      	lsls	r2, r3, #1
    2ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2ed0:	18d3      	adds	r3, r2, r3
    2ed2:	1e5a      	subs	r2, r3, #1
    2ed4:	69fb      	ldr	r3, [r7, #28]
    2ed6:	0059      	lsls	r1, r3, #1
    2ed8:	4b2d      	ldr	r3, [pc, #180]	; (2f90 <_i2c_master_set_config+0x3f0>)
    2eda:	0010      	movs	r0, r2
    2edc:	4798      	blx	r3
    2ede:	0003      	movs	r3, r0
    2ee0:	3b01      	subs	r3, #1
    2ee2:	64bb      	str	r3, [r7, #72]	; 0x48
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    2ee4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    2ee6:	2bff      	cmp	r3, #255	; 0xff
    2ee8:	dc08      	bgt.n	2efc <_i2c_master_set_config+0x35c>
    2eea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    2eec:	2b00      	cmp	r3, #0
    2eee:	db05      	blt.n	2efc <_i2c_master_set_config+0x35c>
    2ef0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    2ef2:	2bff      	cmp	r3, #255	; 0xff
    2ef4:	dc02      	bgt.n	2efc <_i2c_master_set_config+0x35c>
    2ef6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    2ef8:	2b00      	cmp	r3, #0
    2efa:	da06      	bge.n	2f0a <_i2c_master_set_config+0x36a>
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2efc:	233b      	movs	r3, #59	; 0x3b
    2efe:	2208      	movs	r2, #8
    2f00:	4694      	mov	ip, r2
    2f02:	44bc      	add	ip, r7
    2f04:	4463      	add	r3, ip
    2f06:	2240      	movs	r2, #64	; 0x40
    2f08:	701a      	strb	r2, [r3, #0]
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
    2f0a:	233b      	movs	r3, #59	; 0x3b
    2f0c:	2208      	movs	r2, #8
    2f0e:	4694      	mov	ip, r2
    2f10:	44bc      	add	ip, r7
    2f12:	4463      	add	r3, ip
    2f14:	781b      	ldrb	r3, [r3, #0]
    2f16:	2b40      	cmp	r3, #64	; 0x40
    2f18:	d00e      	beq.n	2f38 <_i2c_master_set_config+0x398>
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    2f1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    2f1c:	22ff      	movs	r2, #255	; 0xff
    2f1e:	401a      	ands	r2, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    2f20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    2f22:	041b      	lsls	r3, r3, #16
    2f24:	0019      	movs	r1, r3
    2f26:	23ff      	movs	r3, #255	; 0xff
    2f28:	041b      	lsls	r3, r3, #16
    2f2a:	400b      	ands	r3, r1
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    2f2c:	4313      	orrs	r3, r2
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    2f2e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    2f30:	0612      	lsls	r2, r2, #24
    2f32:	431a      	orrs	r2, r3
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    2f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2f36:	60da      	str	r2, [r3, #12]
	}

	return tmp_status_code;
    2f38:	233b      	movs	r3, #59	; 0x3b
    2f3a:	2208      	movs	r2, #8
    2f3c:	4694      	mov	ip, r2
    2f3e:	44bc      	add	ip, r7
    2f40:	4463      	add	r3, ip
    2f42:	781b      	ldrb	r3, [r3, #0]
}
    2f44:	0018      	movs	r0, r3
    2f46:	46bd      	mov	sp, r7
    2f48:	b015      	add	sp, #84	; 0x54
    2f4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f4c:	00004045 	.word	0x00004045
    2f50:	00002b11 	.word	0x00002b11
    2f54:	00003f15 	.word	0x00003f15
    2f58:	00005c05 	.word	0x00005c05
    2f5c:	00002b39 	.word	0x00002b39
    2f60:	00005a3d 	.word	0x00005a3d
    2f64:	00008309 	.word	0x00008309
    2f68:	00007775 	.word	0x00007775
    2f6c:	e826d695 	.word	0xe826d695
    2f70:	3e112e0b 	.word	0x3e112e0b
    2f74:	00006aed 	.word	0x00006aed
    2f78:	40240000 	.word	0x40240000
    2f7c:	00007c75 	.word	0x00007c75
    2f80:	3ff00000 	.word	0x3ff00000
    2f84:	0000710d 	.word	0x0000710d
    2f88:	000082a1 	.word	0x000082a1
    2f8c:	40080000 	.word	0x40080000
    2f90:	000067ad 	.word	0x000067ad

00002f94 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    2f94:	b590      	push	{r4, r7, lr}
    2f96:	b08b      	sub	sp, #44	; 0x2c
    2f98:	af00      	add	r7, sp, #0
    2f9a:	60f8      	str	r0, [r7, #12]
    2f9c:	60b9      	str	r1, [r7, #8]
    2f9e:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    2fa0:	68fb      	ldr	r3, [r7, #12]
    2fa2:	68ba      	ldr	r2, [r7, #8]
    2fa4:	601a      	str	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    2fa6:	68fb      	ldr	r3, [r7, #12]
    2fa8:	681b      	ldr	r3, [r3, #0]
    2faa:	627b      	str	r3, [r7, #36]	; 0x24

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2fac:	68fb      	ldr	r3, [r7, #12]
    2fae:	681b      	ldr	r3, [r3, #0]
    2fb0:	0018      	movs	r0, r3
    2fb2:	4b3b      	ldr	r3, [pc, #236]	; (30a0 <i2c_master_init+0x10c>)
    2fb4:	4798      	blx	r3
    2fb6:	0003      	movs	r3, r0
    2fb8:	623b      	str	r3, [r7, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    2fba:	6a3b      	ldr	r3, [r7, #32]
    2fbc:	3302      	adds	r3, #2
    2fbe:	61fb      	str	r3, [r7, #28]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2fc0:	6a3b      	ldr	r3, [r7, #32]
    2fc2:	3314      	adds	r3, #20
    2fc4:	61bb      	str	r3, [r7, #24]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    2fc6:	2201      	movs	r2, #1
    2fc8:	69fb      	ldr	r3, [r7, #28]
    2fca:	409a      	lsls	r2, r3
    2fcc:	0013      	movs	r3, r2
    2fce:	0019      	movs	r1, r3
    2fd0:	2002      	movs	r0, #2
    2fd2:	4b34      	ldr	r3, [pc, #208]	; (30a4 <i2c_master_init+0x110>)
    2fd4:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    2fd6:	2314      	movs	r3, #20
    2fd8:	18fb      	adds	r3, r7, r3
    2fda:	0018      	movs	r0, r3
    2fdc:	4b32      	ldr	r3, [pc, #200]	; (30a8 <i2c_master_init+0x114>)
    2fde:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    2fe0:	687b      	ldr	r3, [r7, #4]
    2fe2:	7b1a      	ldrb	r2, [r3, #12]
    2fe4:	2314      	movs	r3, #20
    2fe6:	18fb      	adds	r3, r7, r3
    2fe8:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2fea:	69bb      	ldr	r3, [r7, #24]
    2fec:	b2db      	uxtb	r3, r3
    2fee:	2214      	movs	r2, #20
    2ff0:	18ba      	adds	r2, r7, r2
    2ff2:	0011      	movs	r1, r2
    2ff4:	0018      	movs	r0, r3
    2ff6:	4b2d      	ldr	r3, [pc, #180]	; (30ac <i2c_master_init+0x118>)
    2ff8:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    2ffa:	69bb      	ldr	r3, [r7, #24]
    2ffc:	b2db      	uxtb	r3, r3
    2ffe:	0018      	movs	r0, r3
    3000:	4b2b      	ldr	r3, [pc, #172]	; (30b0 <i2c_master_init+0x11c>)
    3002:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3004:	687b      	ldr	r3, [r7, #4]
    3006:	7b1b      	ldrb	r3, [r3, #12]
    3008:	2100      	movs	r1, #0
    300a:	0018      	movs	r0, r3
    300c:	4b29      	ldr	r3, [pc, #164]	; (30b4 <i2c_master_init+0x120>)
    300e:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    3010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3012:	681b      	ldr	r3, [r3, #0]
    3014:	2202      	movs	r2, #2
    3016:	4013      	ands	r3, r2
    3018:	d001      	beq.n	301e <i2c_master_init+0x8a>
		return STATUS_ERR_DENIED;
    301a:	231c      	movs	r3, #28
    301c:	e03b      	b.n	3096 <i2c_master_init+0x102>
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    301e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3020:	681b      	ldr	r3, [r3, #0]
    3022:	2201      	movs	r2, #1
    3024:	4013      	ands	r3, r2
    3026:	d001      	beq.n	302c <i2c_master_init+0x98>
		return STATUS_BUSY;
    3028:	2305      	movs	r3, #5
    302a:	e034      	b.n	3096 <i2c_master_init+0x102>
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    302c:	68fb      	ldr	r3, [r7, #12]
    302e:	681b      	ldr	r3, [r3, #0]
    3030:	2217      	movs	r2, #23
    3032:	18bc      	adds	r4, r7, r2
    3034:	0018      	movs	r0, r3
    3036:	4b1a      	ldr	r3, [pc, #104]	; (30a0 <i2c_master_init+0x10c>)
    3038:	4798      	blx	r3
    303a:	0003      	movs	r3, r0
    303c:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
    303e:	4a1e      	ldr	r2, [pc, #120]	; (30b8 <i2c_master_init+0x124>)
    3040:	2317      	movs	r3, #23
    3042:	18fb      	adds	r3, r7, r3
    3044:	781b      	ldrb	r3, [r3, #0]
    3046:	0011      	movs	r1, r2
    3048:	0018      	movs	r0, r3
    304a:	4b1c      	ldr	r3, [pc, #112]	; (30bc <i2c_master_init+0x128>)
    304c:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    304e:	2317      	movs	r3, #23
    3050:	18fb      	adds	r3, r7, r3
    3052:	781a      	ldrb	r2, [r3, #0]
    3054:	4b1a      	ldr	r3, [pc, #104]	; (30c0 <i2c_master_init+0x12c>)
    3056:	0092      	lsls	r2, r2, #2
    3058:	68f9      	ldr	r1, [r7, #12]
    305a:	50d1      	str	r1, [r2, r3]

	/* Initialize values in module. */
	module->registered_callback = 0;
    305c:	68fb      	ldr	r3, [r7, #12]
    305e:	2200      	movs	r2, #0
    3060:	761a      	strb	r2, [r3, #24]
	module->enabled_callback = 0;
    3062:	68fb      	ldr	r3, [r7, #12]
    3064:	2200      	movs	r2, #0
    3066:	765a      	strb	r2, [r3, #25]
	module->buffer_length = 0;
    3068:	68fb      	ldr	r3, [r7, #12]
    306a:	2200      	movs	r2, #0
    306c:	835a      	strh	r2, [r3, #26]
	module->buffer_remaining = 0;
    306e:	68fb      	ldr	r3, [r7, #12]
    3070:	2200      	movs	r2, #0
    3072:	839a      	strh	r2, [r3, #28]

	module->status = STATUS_OK;
    3074:	68fb      	ldr	r3, [r7, #12]
    3076:	2225      	movs	r2, #37	; 0x25
    3078:	2100      	movs	r1, #0
    307a:	5499      	strb	r1, [r3, r2]
	module->buffer = NULL;
    307c:	68fb      	ldr	r3, [r7, #12]
    307e:	2200      	movs	r2, #0
    3080:	621a      	str	r2, [r3, #32]
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    3082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3084:	2214      	movs	r2, #20
    3086:	601a      	str	r2, [r3, #0]

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
    3088:	687a      	ldr	r2, [r7, #4]
    308a:	68fb      	ldr	r3, [r7, #12]
    308c:	0011      	movs	r1, r2
    308e:	0018      	movs	r0, r3
    3090:	4b0c      	ldr	r3, [pc, #48]	; (30c4 <i2c_master_init+0x130>)
    3092:	4798      	blx	r3
    3094:	0003      	movs	r3, r0
}
    3096:	0018      	movs	r0, r3
    3098:	46bd      	mov	sp, r7
    309a:	b00b      	add	sp, #44	; 0x2c
    309c:	bd90      	pop	{r4, r7, pc}
    309e:	46c0      	nop			; (mov r8, r8)
    30a0:	00004045 	.word	0x00004045
    30a4:	00002ab5 	.word	0x00002ab5
    30a8:	00002a9d 	.word	0x00002a9d
    30ac:	00005919 	.word	0x00005919
    30b0:	0000595d 	.word	0x0000595d
    30b4:	00003e89 	.word	0x00003e89
    30b8:	000038b5 	.word	0x000038b5
    30bc:	00004c45 	.word	0x00004c45
    30c0:	20000290 	.word	0x20000290
    30c4:	00002ba1 	.word	0x00002ba1

000030c8 <_i2c_master_address_response>:
 * \retval STATUS_ERR_BAD_ADDRESS       If slave is busy, or no slave
 *                                      acknowledged the address
 */
enum status_code _i2c_master_address_response(
		struct i2c_master_module *const module)
{
    30c8:	b580      	push	{r7, lr}
    30ca:	b084      	sub	sp, #16
    30cc:	af00      	add	r7, sp, #0
    30ce:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    30d0:	687b      	ldr	r3, [r7, #4]
    30d2:	681b      	ldr	r3, [r3, #0]
    30d4:	60fb      	str	r3, [r7, #12]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    30d6:	68fb      	ldr	r3, [r7, #12]
    30d8:	7e1b      	ldrb	r3, [r3, #24]
    30da:	b2db      	uxtb	r3, r3
    30dc:	001a      	movs	r2, r3
    30de:	2302      	movs	r3, #2
    30e0:	4013      	ands	r3, r2
    30e2:	d00b      	beq.n	30fc <_i2c_master_address_response+0x34>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    30e4:	68fb      	ldr	r3, [r7, #12]
    30e6:	2202      	movs	r2, #2
    30e8:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    30ea:	68fb      	ldr	r3, [r7, #12]
    30ec:	8b5b      	ldrh	r3, [r3, #26]
    30ee:	b29b      	uxth	r3, r3
    30f0:	001a      	movs	r2, r3
    30f2:	2302      	movs	r3, #2
    30f4:	4013      	ands	r3, r2
    30f6:	d011      	beq.n	311c <_i2c_master_address_response+0x54>
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    30f8:	2341      	movs	r3, #65	; 0x41
    30fa:	e010      	b.n	311e <_i2c_master_address_response+0x56>
		}
	/* Check that slave responded with ack. */
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    30fc:	68fb      	ldr	r3, [r7, #12]
    30fe:	8b5b      	ldrh	r3, [r3, #26]
    3100:	b29b      	uxth	r3, r3
    3102:	001a      	movs	r2, r3
    3104:	2304      	movs	r3, #4
    3106:	4013      	ands	r3, r2
    3108:	d008      	beq.n	311c <_i2c_master_address_response+0x54>
		/* Slave busy. Issue ack and stop command. */
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    310a:	68fb      	ldr	r3, [r7, #12]
    310c:	685b      	ldr	r3, [r3, #4]
    310e:	22c0      	movs	r2, #192	; 0xc0
    3110:	0292      	lsls	r2, r2, #10
    3112:	431a      	orrs	r2, r3
    3114:	68fb      	ldr	r3, [r7, #12]
    3116:	605a      	str	r2, [r3, #4]

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
    3118:	2318      	movs	r3, #24
    311a:	e000      	b.n	311e <_i2c_master_address_response+0x56>
	}

	return STATUS_OK;
    311c:	2300      	movs	r3, #0
}
    311e:	0018      	movs	r0, r3
    3120:	46bd      	mov	sp, r7
    3122:	b004      	add	sp, #16
    3124:	bd80      	pop	{r7, pc}

00003126 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    3126:	b580      	push	{r7, lr}
    3128:	b084      	sub	sp, #16
    312a:	af00      	add	r7, sp, #0
    312c:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    312e:	687b      	ldr	r3, [r7, #4]
    3130:	681b      	ldr	r3, [r3, #0]
    3132:	60bb      	str	r3, [r7, #8]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    3134:	230e      	movs	r3, #14
    3136:	18fb      	adds	r3, r7, r3
    3138:	2200      	movs	r2, #0
    313a:	801a      	strh	r2, [r3, #0]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    313c:	e00f      	b.n	315e <_i2c_master_wait_for_bus+0x38>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    313e:	230e      	movs	r3, #14
    3140:	18fb      	adds	r3, r7, r3
    3142:	220e      	movs	r2, #14
    3144:	18ba      	adds	r2, r7, r2
    3146:	8812      	ldrh	r2, [r2, #0]
    3148:	3201      	adds	r2, #1
    314a:	801a      	strh	r2, [r3, #0]
    314c:	687b      	ldr	r3, [r7, #4]
    314e:	891b      	ldrh	r3, [r3, #8]
    3150:	220e      	movs	r2, #14
    3152:	18ba      	adds	r2, r7, r2
    3154:	8812      	ldrh	r2, [r2, #0]
    3156:	429a      	cmp	r2, r3
    3158:	d301      	bcc.n	315e <_i2c_master_wait_for_bus+0x38>
			return STATUS_ERR_TIMEOUT;
    315a:	2312      	movs	r3, #18
    315c:	e00e      	b.n	317c <_i2c_master_wait_for_bus+0x56>
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    315e:	68bb      	ldr	r3, [r7, #8]
    3160:	7e1b      	ldrb	r3, [r3, #24]
    3162:	b2db      	uxtb	r3, r3
    3164:	001a      	movs	r2, r3
    3166:	2301      	movs	r3, #1
    3168:	4013      	ands	r3, r2
    316a:	d106      	bne.n	317a <_i2c_master_wait_for_bus+0x54>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    316c:	68bb      	ldr	r3, [r7, #8]
    316e:	7e1b      	ldrb	r3, [r3, #24]
    3170:	b2db      	uxtb	r3, r3
    3172:	001a      	movs	r2, r3
    3174:	2302      	movs	r3, #2
    3176:	4013      	ands	r3, r2
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    3178:	d0e1      	beq.n	313e <_i2c_master_wait_for_bus+0x18>
		}
	}
	return STATUS_OK;
    317a:	2300      	movs	r3, #0
}
    317c:	0018      	movs	r0, r3
    317e:	46bd      	mov	sp, r7
    3180:	b004      	add	sp, #16
    3182:	bd80      	pop	{r7, pc}

00003184 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    3184:	b590      	push	{r4, r7, lr}
    3186:	b085      	sub	sp, #20
    3188:	af00      	add	r7, sp, #0
    318a:	6078      	str	r0, [r7, #4]
    318c:	000a      	movs	r2, r1
    318e:	1cfb      	adds	r3, r7, #3
    3190:	701a      	strb	r2, [r3, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3192:	687b      	ldr	r3, [r7, #4]
    3194:	681b      	ldr	r3, [r3, #0]
    3196:	60fb      	str	r3, [r7, #12]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3198:	68fb      	ldr	r3, [r7, #12]
    319a:	685b      	ldr	r3, [r3, #4]
    319c:	2280      	movs	r2, #128	; 0x80
    319e:	02d2      	lsls	r2, r2, #11
    31a0:	431a      	orrs	r2, r3
    31a2:	68fb      	ldr	r3, [r7, #12]
    31a4:	605a      	str	r2, [r3, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    31a6:	1cfb      	adds	r3, r7, #3
    31a8:	781a      	ldrb	r2, [r3, #0]
    31aa:	68fb      	ldr	r3, [r7, #12]
    31ac:	625a      	str	r2, [r3, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    31ae:	230b      	movs	r3, #11
    31b0:	18fc      	adds	r4, r7, r3
    31b2:	687b      	ldr	r3, [r7, #4]
    31b4:	0018      	movs	r0, r3
    31b6:	4b07      	ldr	r3, [pc, #28]	; (31d4 <_i2c_master_send_hs_master_code+0x50>)
    31b8:	4798      	blx	r3
    31ba:	0003      	movs	r3, r0
    31bc:	7023      	strb	r3, [r4, #0]
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    31be:	68fb      	ldr	r3, [r7, #12]
    31c0:	2201      	movs	r2, #1
    31c2:	761a      	strb	r2, [r3, #24]

	return tmp_status;
    31c4:	230b      	movs	r3, #11
    31c6:	18fb      	adds	r3, r7, r3
    31c8:	781b      	ldrb	r3, [r3, #0]
}
    31ca:	0018      	movs	r0, r3
    31cc:	46bd      	mov	sp, r7
    31ce:	b005      	add	sp, #20
    31d0:	bd90      	pop	{r4, r7, pc}
    31d2:	46c0      	nop			; (mov r8, r8)
    31d4:	00003127 	.word	0x00003127

000031d8 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    31d8:	b590      	push	{r4, r7, lr}
    31da:	b087      	sub	sp, #28
    31dc:	af00      	add	r7, sp, #0
    31de:	6078      	str	r0, [r7, #4]
    31e0:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    31e2:	687b      	ldr	r3, [r7, #4]
    31e4:	681b      	ldr	r3, [r3, #0]
    31e6:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    31e8:	2314      	movs	r3, #20
    31ea:	18fb      	adds	r3, r7, r3
    31ec:	683a      	ldr	r2, [r7, #0]
    31ee:	8852      	ldrh	r2, [r2, #2]
    31f0:	801a      	strh	r2, [r3, #0]

	/* Written buffer counter. */
	uint16_t counter = 0;
    31f2:	2312      	movs	r3, #18
    31f4:	18fb      	adds	r3, r7, r3
    31f6:	2200      	movs	r2, #0
    31f8:	801a      	strh	r2, [r3, #0]

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    31fa:	68fb      	ldr	r3, [r7, #12]
    31fc:	681b      	ldr	r3, [r3, #0]
    31fe:	011b      	lsls	r3, r3, #4
    3200:	0fdb      	lsrs	r3, r3, #31
    3202:	b2db      	uxtb	r3, r3
    3204:	001a      	movs	r2, r3
    3206:	230b      	movs	r3, #11
    3208:	18fb      	adds	r3, r7, r3
    320a:	1e51      	subs	r1, r2, #1
    320c:	418a      	sbcs	r2, r1
    320e:	701a      	strb	r2, [r3, #0]

	/* Switch to high speed mode */
	if (packet->high_speed) {
    3210:	683b      	ldr	r3, [r7, #0]
    3212:	7a5b      	ldrb	r3, [r3, #9]
    3214:	2b00      	cmp	r3, #0
    3216:	d006      	beq.n	3226 <_i2c_master_read_packet+0x4e>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    3218:	683b      	ldr	r3, [r7, #0]
    321a:	7a9a      	ldrb	r2, [r3, #10]
    321c:	687b      	ldr	r3, [r7, #4]
    321e:	0011      	movs	r1, r2
    3220:	0018      	movs	r0, r3
    3222:	4b85      	ldr	r3, [pc, #532]	; (3438 <_i2c_master_read_packet+0x260>)
    3224:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    3226:	68fb      	ldr	r3, [r7, #12]
    3228:	685b      	ldr	r3, [r3, #4]
    322a:	4a84      	ldr	r2, [pc, #528]	; (343c <_i2c_master_read_packet+0x264>)
    322c:	401a      	ands	r2, r3
    322e:	68fb      	ldr	r3, [r7, #12]
    3230:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    3232:	683b      	ldr	r3, [r7, #0]
    3234:	7a1b      	ldrb	r3, [r3, #8]
    3236:	2b00      	cmp	r3, #0
    3238:	d042      	beq.n	32c0 <_i2c_master_read_packet+0xe8>
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
    323a:	683b      	ldr	r3, [r7, #0]
    323c:	881b      	ldrh	r3, [r3, #0]
    323e:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    3240:	683b      	ldr	r3, [r7, #0]
    3242:	7a5b      	ldrb	r3, [r3, #9]
    3244:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
    3246:	4313      	orrs	r3, r2
    3248:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    324a:	2380      	movs	r3, #128	; 0x80
    324c:	021b      	lsls	r3, r3, #8
    324e:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) |
    3250:	68fb      	ldr	r3, [r7, #12]
    3252:	625a      	str	r2, [r3, #36]	; 0x24
			SERCOM_I2CM_ADDR_TENBITEN;

		/* Wait for response on bus. */
		tmp_status = _i2c_master_wait_for_bus(module);
    3254:	2317      	movs	r3, #23
    3256:	18fc      	adds	r4, r7, r3
    3258:	687b      	ldr	r3, [r7, #4]
    325a:	0018      	movs	r0, r3
    325c:	4b78      	ldr	r3, [pc, #480]	; (3440 <_i2c_master_read_packet+0x268>)
    325e:	4798      	blx	r3
    3260:	0003      	movs	r3, r0
    3262:	7023      	strb	r3, [r4, #0]

		/* Set action to ack. */
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    3264:	68fb      	ldr	r3, [r7, #12]
    3266:	685b      	ldr	r3, [r3, #4]
    3268:	4a74      	ldr	r2, [pc, #464]	; (343c <_i2c_master_read_packet+0x264>)
    326a:	401a      	ands	r2, r3
    326c:	68fb      	ldr	r3, [r7, #12]
    326e:	605a      	str	r2, [r3, #4]

		/* Check for address response error unless previous error is
		 * detected. */
		if (tmp_status == STATUS_OK) {
    3270:	2317      	movs	r3, #23
    3272:	18fb      	adds	r3, r7, r3
    3274:	781b      	ldrb	r3, [r3, #0]
    3276:	2b00      	cmp	r3, #0
    3278:	d107      	bne.n	328a <_i2c_master_read_packet+0xb2>
			tmp_status = _i2c_master_address_response(module);
    327a:	2317      	movs	r3, #23
    327c:	18fc      	adds	r4, r7, r3
    327e:	687b      	ldr	r3, [r7, #4]
    3280:	0018      	movs	r0, r3
    3282:	4b70      	ldr	r3, [pc, #448]	; (3444 <_i2c_master_read_packet+0x26c>)
    3284:	4798      	blx	r3
    3286:	0003      	movs	r3, r0
    3288:	7023      	strb	r3, [r4, #0]
		}

		if (tmp_status == STATUS_OK) {
    328a:	2317      	movs	r3, #23
    328c:	18fb      	adds	r3, r7, r3
    328e:	781b      	ldrb	r3, [r3, #0]
    3290:	2b00      	cmp	r3, #0
    3292:	d111      	bne.n	32b8 <_i2c_master_read_packet+0xe0>
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    3294:	683b      	ldr	r3, [r7, #0]
    3296:	881b      	ldrh	r3, [r3, #0]
    3298:	0a1b      	lsrs	r3, r3, #8
    329a:	b29b      	uxth	r3, r3
    329c:	2278      	movs	r2, #120	; 0x78
    329e:	4313      	orrs	r3, r2
    32a0:	b29b      	uxth	r3, r3
    32a2:	005a      	lsls	r2, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    32a4:	683b      	ldr	r3, [r7, #0]
    32a6:	7a5b      	ldrb	r3, [r3, #9]
    32a8:	039b      	lsls	r3, r3, #14
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    32aa:	4313      	orrs	r3, r2
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    32ac:	2201      	movs	r2, #1
    32ae:	4313      	orrs	r3, r2
    32b0:	001a      	movs	r2, r3
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    32b2:	68fb      	ldr	r3, [r7, #12]
    32b4:	625a      	str	r2, [r3, #36]	; 0x24
    32b6:	e00f      	b.n	32d8 <_i2c_master_read_packet+0x100>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
    32b8:	2317      	movs	r3, #23
    32ba:	18fb      	adds	r3, r7, r3
    32bc:	781b      	ldrb	r3, [r3, #0]
    32be:	e0b6      	b.n	342e <_i2c_master_read_packet+0x256>
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    32c0:	683b      	ldr	r3, [r7, #0]
    32c2:	881b      	ldrh	r3, [r3, #0]
    32c4:	005b      	lsls	r3, r3, #1
    32c6:	2201      	movs	r2, #1
    32c8:	431a      	orrs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    32ca:	683b      	ldr	r3, [r7, #0]
    32cc:	7a5b      	ldrb	r3, [r3, #9]
    32ce:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    32d0:	4313      	orrs	r3, r2
    32d2:	001a      	movs	r2, r3
    32d4:	68fb      	ldr	r3, [r7, #12]
    32d6:	625a      	str	r2, [r3, #36]	; 0x24
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    32d8:	2317      	movs	r3, #23
    32da:	18fc      	adds	r4, r7, r3
    32dc:	687b      	ldr	r3, [r7, #4]
    32de:	0018      	movs	r0, r3
    32e0:	4b57      	ldr	r3, [pc, #348]	; (3440 <_i2c_master_read_packet+0x268>)
    32e2:	4798      	blx	r3
    32e4:	0003      	movs	r3, r0
    32e6:	7023      	strb	r3, [r4, #0]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    32e8:	230b      	movs	r3, #11
    32ea:	18fb      	adds	r3, r7, r3
    32ec:	781b      	ldrb	r3, [r3, #0]
    32ee:	2b00      	cmp	r3, #0
    32f0:	d00b      	beq.n	330a <_i2c_master_read_packet+0x132>
    32f2:	683b      	ldr	r3, [r7, #0]
    32f4:	885b      	ldrh	r3, [r3, #2]
    32f6:	2b01      	cmp	r3, #1
    32f8:	d107      	bne.n	330a <_i2c_master_read_packet+0x132>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    32fa:	68fb      	ldr	r3, [r7, #12]
    32fc:	685b      	ldr	r3, [r3, #4]
    32fe:	2280      	movs	r2, #128	; 0x80
    3300:	02d2      	lsls	r2, r2, #11
    3302:	431a      	orrs	r2, r3
    3304:	68fb      	ldr	r3, [r7, #12]
    3306:	605a      	str	r2, [r3, #4]
    3308:	e005      	b.n	3316 <_i2c_master_read_packet+0x13e>
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
    330a:	68fb      	ldr	r3, [r7, #12]
    330c:	685b      	ldr	r3, [r3, #4]
    330e:	4a4b      	ldr	r2, [pc, #300]	; (343c <_i2c_master_read_packet+0x264>)
    3310:	401a      	ands	r2, r3
    3312:	68fb      	ldr	r3, [r7, #12]
    3314:	605a      	str	r2, [r3, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    3316:	2317      	movs	r3, #23
    3318:	18fb      	adds	r3, r7, r3
    331a:	781b      	ldrb	r3, [r3, #0]
    331c:	2b00      	cmp	r3, #0
    331e:	d107      	bne.n	3330 <_i2c_master_read_packet+0x158>
		tmp_status = _i2c_master_address_response(module);
    3320:	2317      	movs	r3, #23
    3322:	18fc      	adds	r4, r7, r3
    3324:	687b      	ldr	r3, [r7, #4]
    3326:	0018      	movs	r0, r3
    3328:	4b46      	ldr	r3, [pc, #280]	; (3444 <_i2c_master_read_packet+0x26c>)
    332a:	4798      	blx	r3
    332c:	0003      	movs	r3, r0
    332e:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    3330:	2317      	movs	r3, #23
    3332:	18fb      	adds	r3, r7, r3
    3334:	781b      	ldrb	r3, [r3, #0]
    3336:	2b00      	cmp	r3, #0
    3338:	d000      	beq.n	333c <_i2c_master_read_packet+0x164>
    333a:	e075      	b.n	3428 <_i2c_master_read_packet+0x250>
		/* Read data buffer. */
		while (tmp_data_length--) {
    333c:	e04b      	b.n	33d6 <_i2c_master_read_packet+0x1fe>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    333e:	68fb      	ldr	r3, [r7, #12]
    3340:	8b5b      	ldrh	r3, [r3, #26]
    3342:	b29b      	uxth	r3, r3
    3344:	001a      	movs	r2, r3
    3346:	2320      	movs	r3, #32
    3348:	4013      	ands	r3, r2
    334a:	d101      	bne.n	3350 <_i2c_master_read_packet+0x178>
				return STATUS_ERR_PACKET_COLLISION;
    334c:	2341      	movs	r3, #65	; 0x41
    334e:	e06e      	b.n	342e <_i2c_master_read_packet+0x256>
			}

			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
    3350:	687b      	ldr	r3, [r7, #4]
    3352:	7adb      	ldrb	r3, [r3, #11]
    3354:	2b00      	cmp	r3, #0
    3356:	d01e      	beq.n	3396 <_i2c_master_read_packet+0x1be>
    3358:	230b      	movs	r3, #11
    335a:	18fb      	adds	r3, r7, r3
    335c:	781b      	ldrb	r3, [r3, #0]
    335e:	2201      	movs	r2, #1
    3360:	4053      	eors	r3, r2
    3362:	b2db      	uxtb	r3, r3
    3364:	2b00      	cmp	r3, #0
    3366:	d004      	beq.n	3372 <_i2c_master_read_packet+0x19a>
    3368:	2314      	movs	r3, #20
    336a:	18fb      	adds	r3, r7, r3
    336c:	881b      	ldrh	r3, [r3, #0]
    336e:	2b00      	cmp	r3, #0
    3370:	d009      	beq.n	3386 <_i2c_master_read_packet+0x1ae>
    3372:	230b      	movs	r3, #11
    3374:	18fb      	adds	r3, r7, r3
    3376:	781b      	ldrb	r3, [r3, #0]
    3378:	2b00      	cmp	r3, #0
    337a:	d00c      	beq.n	3396 <_i2c_master_read_packet+0x1be>
					((sclsm_flag) && (tmp_data_length == 1)))) {
    337c:	2314      	movs	r3, #20
    337e:	18fb      	adds	r3, r7, r3
    3380:	881b      	ldrh	r3, [r3, #0]
    3382:	2b01      	cmp	r3, #1
    3384:	d107      	bne.n	3396 <_i2c_master_read_packet+0x1be>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3386:	68fb      	ldr	r3, [r7, #12]
    3388:	685b      	ldr	r3, [r3, #4]
    338a:	2280      	movs	r2, #128	; 0x80
    338c:	02d2      	lsls	r2, r2, #11
    338e:	431a      	orrs	r2, r3
    3390:	68fb      	ldr	r3, [r7, #12]
    3392:	605a      	str	r2, [r3, #4]
    3394:	e01a      	b.n	33cc <_i2c_master_read_packet+0x1f4>
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
    3396:	687b      	ldr	r3, [r7, #4]
    3398:	0018      	movs	r0, r3
    339a:	4b2b      	ldr	r3, [pc, #172]	; (3448 <_i2c_master_read_packet+0x270>)
    339c:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
    339e:	683b      	ldr	r3, [r7, #0]
    33a0:	685a      	ldr	r2, [r3, #4]
    33a2:	2312      	movs	r3, #18
    33a4:	18fb      	adds	r3, r7, r3
    33a6:	881b      	ldrh	r3, [r3, #0]
    33a8:	2112      	movs	r1, #18
    33aa:	1879      	adds	r1, r7, r1
    33ac:	1c58      	adds	r0, r3, #1
    33ae:	8008      	strh	r0, [r1, #0]
    33b0:	18d3      	adds	r3, r2, r3
    33b2:	68fa      	ldr	r2, [r7, #12]
    33b4:	2128      	movs	r1, #40	; 0x28
    33b6:	5c52      	ldrb	r2, [r2, r1]
    33b8:	b2d2      	uxtb	r2, r2
    33ba:	701a      	strb	r2, [r3, #0]
				/* Wait for response. */
				tmp_status = _i2c_master_wait_for_bus(module);
    33bc:	2317      	movs	r3, #23
    33be:	18fc      	adds	r4, r7, r3
    33c0:	687b      	ldr	r3, [r7, #4]
    33c2:	0018      	movs	r0, r3
    33c4:	4b1e      	ldr	r3, [pc, #120]	; (3440 <_i2c_master_read_packet+0x268>)
    33c6:	4798      	blx	r3
    33c8:	0003      	movs	r3, r0
    33ca:	7023      	strb	r3, [r4, #0]
			}

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    33cc:	2317      	movs	r3, #23
    33ce:	18fb      	adds	r3, r7, r3
    33d0:	781b      	ldrb	r3, [r3, #0]
    33d2:	2b00      	cmp	r3, #0
    33d4:	d109      	bne.n	33ea <_i2c_master_read_packet+0x212>
		while (tmp_data_length--) {
    33d6:	2314      	movs	r3, #20
    33d8:	18fb      	adds	r3, r7, r3
    33da:	881b      	ldrh	r3, [r3, #0]
    33dc:	2214      	movs	r2, #20
    33de:	18ba      	adds	r2, r7, r2
    33e0:	1e59      	subs	r1, r3, #1
    33e2:	8011      	strh	r1, [r2, #0]
    33e4:	2b00      	cmp	r3, #0
    33e6:	d1aa      	bne.n	333e <_i2c_master_read_packet+0x166>
    33e8:	e000      	b.n	33ec <_i2c_master_read_packet+0x214>
				break;
    33ea:	46c0      	nop			; (mov r8, r8)
			}
		}

		if (module->send_stop) {
    33ec:	687b      	ldr	r3, [r7, #4]
    33ee:	7a9b      	ldrb	r3, [r3, #10]
    33f0:	2b00      	cmp	r3, #0
    33f2:	d00a      	beq.n	340a <_i2c_master_read_packet+0x232>
			/* Send stop command unless arbitration is lost. */
			_i2c_master_wait_for_sync(module);
    33f4:	687b      	ldr	r3, [r7, #4]
    33f6:	0018      	movs	r0, r3
    33f8:	4b13      	ldr	r3, [pc, #76]	; (3448 <_i2c_master_read_packet+0x270>)
    33fa:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    33fc:	68fb      	ldr	r3, [r7, #12]
    33fe:	685b      	ldr	r3, [r3, #4]
    3400:	22c0      	movs	r2, #192	; 0xc0
    3402:	0292      	lsls	r2, r2, #10
    3404:	431a      	orrs	r2, r3
    3406:	68fb      	ldr	r3, [r7, #12]
    3408:	605a      	str	r2, [r3, #4]
		}

		/* Save last data to buffer. */
		_i2c_master_wait_for_sync(module);
    340a:	687b      	ldr	r3, [r7, #4]
    340c:	0018      	movs	r0, r3
    340e:	4b0e      	ldr	r3, [pc, #56]	; (3448 <_i2c_master_read_packet+0x270>)
    3410:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
    3412:	683b      	ldr	r3, [r7, #0]
    3414:	685a      	ldr	r2, [r3, #4]
    3416:	2312      	movs	r3, #18
    3418:	18fb      	adds	r3, r7, r3
    341a:	881b      	ldrh	r3, [r3, #0]
    341c:	18d3      	adds	r3, r2, r3
    341e:	68fa      	ldr	r2, [r7, #12]
    3420:	2128      	movs	r1, #40	; 0x28
    3422:	5c52      	ldrb	r2, [r2, r1]
    3424:	b2d2      	uxtb	r2, r2
    3426:	701a      	strb	r2, [r3, #0]
	}

	return tmp_status;
    3428:	2317      	movs	r3, #23
    342a:	18fb      	adds	r3, r7, r3
    342c:	781b      	ldrb	r3, [r3, #0]
}
    342e:	0018      	movs	r0, r3
    3430:	46bd      	mov	sp, r7
    3432:	b007      	add	sp, #28
    3434:	bd90      	pop	{r4, r7, pc}
    3436:	46c0      	nop			; (mov r8, r8)
    3438:	00003185 	.word	0x00003185
    343c:	fffbffff 	.word	0xfffbffff
    3440:	00003127 	.word	0x00003127
    3444:	000030c9 	.word	0x000030c9
    3448:	00002b7d 	.word	0x00002b7d

0000344c <i2c_master_read_packet_wait>:
 *                                      acknowledged the address
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    344c:	b580      	push	{r7, lr}
    344e:	b082      	sub	sp, #8
    3450:	af00      	add	r7, sp, #0
    3452:	6078      	str	r0, [r7, #4]
    3454:	6039      	str	r1, [r7, #0]
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
    3456:	687b      	ldr	r3, [r7, #4]
    3458:	8b9b      	ldrh	r3, [r3, #28]
    345a:	b29b      	uxth	r3, r3
    345c:	2b00      	cmp	r3, #0
    345e:	d001      	beq.n	3464 <i2c_master_read_packet_wait+0x18>
		return STATUS_BUSY;
    3460:	2305      	movs	r3, #5
    3462:	e00c      	b.n	347e <i2c_master_read_packet_wait+0x32>
	}
#endif

	module->send_stop = true;
    3464:	687b      	ldr	r3, [r7, #4]
    3466:	2201      	movs	r2, #1
    3468:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    346a:	687b      	ldr	r3, [r7, #4]
    346c:	2201      	movs	r2, #1
    346e:	72da      	strb	r2, [r3, #11]

	return _i2c_master_read_packet(module, packet);
    3470:	683a      	ldr	r2, [r7, #0]
    3472:	687b      	ldr	r3, [r7, #4]
    3474:	0011      	movs	r1, r2
    3476:	0018      	movs	r0, r3
    3478:	4b03      	ldr	r3, [pc, #12]	; (3488 <i2c_master_read_packet_wait+0x3c>)
    347a:	4798      	blx	r3
    347c:	0003      	movs	r3, r0
}
    347e:	0018      	movs	r0, r3
    3480:	46bd      	mov	sp, r7
    3482:	b002      	add	sp, #8
    3484:	bd80      	pop	{r7, pc}
    3486:	46c0      	nop			; (mov r8, r8)
    3488:	000031d9 	.word	0x000031d9

0000348c <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    348c:	b590      	push	{r4, r7, lr}
    348e:	b087      	sub	sp, #28
    3490:	af00      	add	r7, sp, #0
    3492:	6078      	str	r0, [r7, #4]
    3494:	6039      	str	r1, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3496:	687b      	ldr	r3, [r7, #4]
    3498:	681b      	ldr	r3, [r3, #0]
    349a:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    349c:	2314      	movs	r3, #20
    349e:	18fb      	adds	r3, r7, r3
    34a0:	683a      	ldr	r2, [r7, #0]
    34a2:	8852      	ldrh	r2, [r2, #2]
    34a4:	801a      	strh	r2, [r3, #0]

	_i2c_master_wait_for_sync(module);
    34a6:	687b      	ldr	r3, [r7, #4]
    34a8:	0018      	movs	r0, r3
    34aa:	4b51      	ldr	r3, [pc, #324]	; (35f0 <_i2c_master_write_packet+0x164>)
    34ac:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    34ae:	683b      	ldr	r3, [r7, #0]
    34b0:	7a5b      	ldrb	r3, [r3, #9]
    34b2:	2b00      	cmp	r3, #0
    34b4:	d006      	beq.n	34c4 <_i2c_master_write_packet+0x38>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    34b6:	683b      	ldr	r3, [r7, #0]
    34b8:	7a9a      	ldrb	r2, [r3, #10]
    34ba:	687b      	ldr	r3, [r7, #4]
    34bc:	0011      	movs	r1, r2
    34be:	0018      	movs	r0, r3
    34c0:	4b4c      	ldr	r3, [pc, #304]	; (35f4 <_i2c_master_write_packet+0x168>)
    34c2:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    34c4:	68fb      	ldr	r3, [r7, #12]
    34c6:	685b      	ldr	r3, [r3, #4]
    34c8:	4a4b      	ldr	r2, [pc, #300]	; (35f8 <_i2c_master_write_packet+0x16c>)
    34ca:	401a      	ands	r2, r3
    34cc:	68fb      	ldr	r3, [r7, #12]
    34ce:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    34d0:	683b      	ldr	r3, [r7, #0]
    34d2:	7a1b      	ldrb	r3, [r3, #8]
    34d4:	2b00      	cmp	r3, #0
    34d6:	d00d      	beq.n	34f4 <_i2c_master_write_packet+0x68>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    34d8:	683b      	ldr	r3, [r7, #0]
    34da:	881b      	ldrh	r3, [r3, #0]
    34dc:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    34de:	683b      	ldr	r3, [r7, #0]
    34e0:	7a5b      	ldrb	r3, [r3, #9]
    34e2:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    34e4:	4313      	orrs	r3, r2
    34e6:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    34e8:	2380      	movs	r3, #128	; 0x80
    34ea:	021b      	lsls	r3, r3, #8
    34ec:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    34ee:	68fb      	ldr	r3, [r7, #12]
    34f0:	625a      	str	r2, [r3, #36]	; 0x24
    34f2:	e009      	b.n	3508 <_i2c_master_write_packet+0x7c>
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    34f4:	683b      	ldr	r3, [r7, #0]
    34f6:	881b      	ldrh	r3, [r3, #0]
    34f8:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    34fa:	683b      	ldr	r3, [r7, #0]
    34fc:	7a5b      	ldrb	r3, [r3, #9]
    34fe:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3500:	4313      	orrs	r3, r2
    3502:	001a      	movs	r2, r3
    3504:	68fb      	ldr	r3, [r7, #12]
    3506:	625a      	str	r2, [r3, #36]	; 0x24
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    3508:	2317      	movs	r3, #23
    350a:	18fc      	adds	r4, r7, r3
    350c:	687b      	ldr	r3, [r7, #4]
    350e:	0018      	movs	r0, r3
    3510:	4b3a      	ldr	r3, [pc, #232]	; (35fc <_i2c_master_write_packet+0x170>)
    3512:	4798      	blx	r3
    3514:	0003      	movs	r3, r0
    3516:	7023      	strb	r3, [r4, #0]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    3518:	2317      	movs	r3, #23
    351a:	18fb      	adds	r3, r7, r3
    351c:	781b      	ldrb	r3, [r3, #0]
    351e:	2b00      	cmp	r3, #0
    3520:	d107      	bne.n	3532 <_i2c_master_write_packet+0xa6>
		tmp_status = _i2c_master_address_response(module);
    3522:	2317      	movs	r3, #23
    3524:	18fc      	adds	r4, r7, r3
    3526:	687b      	ldr	r3, [r7, #4]
    3528:	0018      	movs	r0, r3
    352a:	4b35      	ldr	r3, [pc, #212]	; (3600 <_i2c_master_write_packet+0x174>)
    352c:	4798      	blx	r3
    352e:	0003      	movs	r3, r0
    3530:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    3532:	2317      	movs	r3, #23
    3534:	18fb      	adds	r3, r7, r3
    3536:	781b      	ldrb	r3, [r3, #0]
    3538:	2b00      	cmp	r3, #0
    353a:	d152      	bne.n	35e2 <_i2c_master_write_packet+0x156>
		/* Buffer counter. */
		uint16_t buffer_counter = 0;
    353c:	2312      	movs	r3, #18
    353e:	18fb      	adds	r3, r7, r3
    3540:	2200      	movs	r2, #0
    3542:	801a      	strh	r2, [r3, #0]

		/* Write data buffer. */
		while (tmp_data_length--) {
    3544:	e033      	b.n	35ae <_i2c_master_write_packet+0x122>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    3546:	68fb      	ldr	r3, [r7, #12]
    3548:	8b5b      	ldrh	r3, [r3, #26]
    354a:	b29b      	uxth	r3, r3
    354c:	001a      	movs	r2, r3
    354e:	2320      	movs	r3, #32
    3550:	4013      	ands	r3, r2
    3552:	d101      	bne.n	3558 <_i2c_master_write_packet+0xcc>
				return STATUS_ERR_PACKET_COLLISION;
    3554:	2341      	movs	r3, #65	; 0x41
    3556:	e047      	b.n	35e8 <_i2c_master_write_packet+0x15c>
			}

			/* Write byte to slave. */
			_i2c_master_wait_for_sync(module);
    3558:	687b      	ldr	r3, [r7, #4]
    355a:	0018      	movs	r0, r3
    355c:	4b24      	ldr	r3, [pc, #144]	; (35f0 <_i2c_master_write_packet+0x164>)
    355e:	4798      	blx	r3
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    3560:	683b      	ldr	r3, [r7, #0]
    3562:	685a      	ldr	r2, [r3, #4]
    3564:	2312      	movs	r3, #18
    3566:	18fb      	adds	r3, r7, r3
    3568:	881b      	ldrh	r3, [r3, #0]
    356a:	2112      	movs	r1, #18
    356c:	1879      	adds	r1, r7, r1
    356e:	1c58      	adds	r0, r3, #1
    3570:	8008      	strh	r0, [r1, #0]
    3572:	18d3      	adds	r3, r2, r3
    3574:	7819      	ldrb	r1, [r3, #0]
    3576:	68fb      	ldr	r3, [r7, #12]
    3578:	2228      	movs	r2, #40	; 0x28
    357a:	5499      	strb	r1, [r3, r2]

			/* Wait for response. */
			tmp_status = _i2c_master_wait_for_bus(module);
    357c:	2317      	movs	r3, #23
    357e:	18fc      	adds	r4, r7, r3
    3580:	687b      	ldr	r3, [r7, #4]
    3582:	0018      	movs	r0, r3
    3584:	4b1d      	ldr	r3, [pc, #116]	; (35fc <_i2c_master_write_packet+0x170>)
    3586:	4798      	blx	r3
    3588:	0003      	movs	r3, r0
    358a:	7023      	strb	r3, [r4, #0]

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    358c:	2317      	movs	r3, #23
    358e:	18fb      	adds	r3, r7, r3
    3590:	781b      	ldrb	r3, [r3, #0]
    3592:	2b00      	cmp	r3, #0
    3594:	d115      	bne.n	35c2 <_i2c_master_write_packet+0x136>
				break;
			}

			/* Check for NACK from slave. */
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    3596:	68fb      	ldr	r3, [r7, #12]
    3598:	8b5b      	ldrh	r3, [r3, #26]
    359a:	b29b      	uxth	r3, r3
    359c:	001a      	movs	r2, r3
    359e:	2304      	movs	r3, #4
    35a0:	4013      	ands	r3, r2
    35a2:	d004      	beq.n	35ae <_i2c_master_write_packet+0x122>
				/* Return bad data value. */
				tmp_status = STATUS_ERR_OVERFLOW;
    35a4:	2317      	movs	r3, #23
    35a6:	18fb      	adds	r3, r7, r3
    35a8:	221e      	movs	r2, #30
    35aa:	701a      	strb	r2, [r3, #0]
				break;
    35ac:	e00a      	b.n	35c4 <_i2c_master_write_packet+0x138>
		while (tmp_data_length--) {
    35ae:	2314      	movs	r3, #20
    35b0:	18fb      	adds	r3, r7, r3
    35b2:	881b      	ldrh	r3, [r3, #0]
    35b4:	2214      	movs	r2, #20
    35b6:	18ba      	adds	r2, r7, r2
    35b8:	1e59      	subs	r1, r3, #1
    35ba:	8011      	strh	r1, [r2, #0]
    35bc:	2b00      	cmp	r3, #0
    35be:	d1c2      	bne.n	3546 <_i2c_master_write_packet+0xba>
    35c0:	e000      	b.n	35c4 <_i2c_master_write_packet+0x138>
				break;
    35c2:	46c0      	nop			; (mov r8, r8)
			}
		}

		if (module->send_stop) {
    35c4:	687b      	ldr	r3, [r7, #4]
    35c6:	7a9b      	ldrb	r3, [r3, #10]
    35c8:	2b00      	cmp	r3, #0
    35ca:	d00a      	beq.n	35e2 <_i2c_master_write_packet+0x156>
			/* Stop command */
			_i2c_master_wait_for_sync(module);
    35cc:	687b      	ldr	r3, [r7, #4]
    35ce:	0018      	movs	r0, r3
    35d0:	4b07      	ldr	r3, [pc, #28]	; (35f0 <_i2c_master_write_packet+0x164>)
    35d2:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    35d4:	68fb      	ldr	r3, [r7, #12]
    35d6:	685b      	ldr	r3, [r3, #4]
    35d8:	22c0      	movs	r2, #192	; 0xc0
    35da:	0292      	lsls	r2, r2, #10
    35dc:	431a      	orrs	r2, r3
    35de:	68fb      	ldr	r3, [r7, #12]
    35e0:	605a      	str	r2, [r3, #4]
		}
	}

	return tmp_status;
    35e2:	2317      	movs	r3, #23
    35e4:	18fb      	adds	r3, r7, r3
    35e6:	781b      	ldrb	r3, [r3, #0]
}
    35e8:	0018      	movs	r0, r3
    35ea:	46bd      	mov	sp, r7
    35ec:	b007      	add	sp, #28
    35ee:	bd90      	pop	{r4, r7, pc}
    35f0:	00002b7d 	.word	0x00002b7d
    35f4:	00003185 	.word	0x00003185
    35f8:	fffbffff 	.word	0xfffbffff
    35fc:	00003127 	.word	0x00003127
    3600:	000030c9 	.word	0x000030c9

00003604 <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    3604:	b580      	push	{r7, lr}
    3606:	b082      	sub	sp, #8
    3608:	af00      	add	r7, sp, #0
    360a:	6078      	str	r0, [r7, #4]
    360c:	6039      	str	r1, [r7, #0]
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
    360e:	687b      	ldr	r3, [r7, #4]
    3610:	8b9b      	ldrh	r3, [r3, #28]
    3612:	b29b      	uxth	r3, r3
    3614:	2b00      	cmp	r3, #0
    3616:	d001      	beq.n	361c <i2c_master_write_packet_wait+0x18>
		return STATUS_BUSY;
    3618:	2305      	movs	r3, #5
    361a:	e00c      	b.n	3636 <i2c_master_write_packet_wait+0x32>
	}
#endif

	module->send_stop = true;
    361c:	687b      	ldr	r3, [r7, #4]
    361e:	2201      	movs	r2, #1
    3620:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    3622:	687b      	ldr	r3, [r7, #4]
    3624:	2201      	movs	r2, #1
    3626:	72da      	strb	r2, [r3, #11]

	return _i2c_master_write_packet(module, packet);
    3628:	683a      	ldr	r2, [r7, #0]
    362a:	687b      	ldr	r3, [r7, #4]
    362c:	0011      	movs	r1, r2
    362e:	0018      	movs	r0, r3
    3630:	4b03      	ldr	r3, [pc, #12]	; (3640 <i2c_master_write_packet_wait+0x3c>)
    3632:	4798      	blx	r3
    3634:	0003      	movs	r3, r0
}
    3636:	0018      	movs	r0, r3
    3638:	46bd      	mov	sp, r7
    363a:	b002      	add	sp, #8
    363c:	bd80      	pop	{r7, pc}
    363e:	46c0      	nop			; (mov r8, r8)
    3640:	0000348d 	.word	0x0000348d

00003644 <i2c_master_is_syncing>:
{
    3644:	b580      	push	{r7, lr}
    3646:	b084      	sub	sp, #16
    3648:	af00      	add	r7, sp, #0
    364a:	6078      	str	r0, [r7, #4]
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    364c:	687b      	ldr	r3, [r7, #4]
    364e:	681b      	ldr	r3, [r3, #0]
    3650:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    3652:	68fb      	ldr	r3, [r7, #12]
    3654:	69db      	ldr	r3, [r3, #28]
    3656:	2207      	movs	r2, #7
    3658:	4013      	ands	r3, r2
    365a:	1e5a      	subs	r2, r3, #1
    365c:	4193      	sbcs	r3, r2
    365e:	b2db      	uxtb	r3, r3
}
    3660:	0018      	movs	r0, r3
    3662:	46bd      	mov	sp, r7
    3664:	b004      	add	sp, #16
    3666:	bd80      	pop	{r7, pc}

00003668 <_i2c_master_wait_for_sync>:
{
    3668:	b580      	push	{r7, lr}
    366a:	b082      	sub	sp, #8
    366c:	af00      	add	r7, sp, #0
    366e:	6078      	str	r0, [r7, #4]
	while (i2c_master_is_syncing(module)) {
    3670:	46c0      	nop			; (mov r8, r8)
    3672:	687b      	ldr	r3, [r7, #4]
    3674:	0018      	movs	r0, r3
    3676:	4b04      	ldr	r3, [pc, #16]	; (3688 <_i2c_master_wait_for_sync+0x20>)
    3678:	4798      	blx	r3
    367a:	1e03      	subs	r3, r0, #0
    367c:	d1f9      	bne.n	3672 <_i2c_master_wait_for_sync+0xa>
}
    367e:	46c0      	nop			; (mov r8, r8)
    3680:	46bd      	mov	sp, r7
    3682:	b002      	add	sp, #8
    3684:	bd80      	pop	{r7, pc}
    3686:	46c0      	nop			; (mov r8, r8)
    3688:	00003645 	.word	0x00003645

0000368c <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    368c:	b580      	push	{r7, lr}
    368e:	b084      	sub	sp, #16
    3690:	af00      	add	r7, sp, #0
    3692:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3694:	687b      	ldr	r3, [r7, #4]
    3696:	681b      	ldr	r3, [r3, #0]
    3698:	60fb      	str	r3, [r7, #12]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    369a:	68fb      	ldr	r3, [r7, #12]
    369c:	681b      	ldr	r3, [r3, #0]
    369e:	011b      	lsls	r3, r3, #4
    36a0:	0fdb      	lsrs	r3, r3, #31
    36a2:	b2db      	uxtb	r3, r3
    36a4:	001a      	movs	r2, r3
    36a6:	230b      	movs	r3, #11
    36a8:	18fb      	adds	r3, r7, r3
    36aa:	1e51      	subs	r1, r2, #1
    36ac:	418a      	sbcs	r2, r1
    36ae:	701a      	strb	r2, [r3, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    36b0:	2308      	movs	r3, #8
    36b2:	18fb      	adds	r3, r7, r3
    36b4:	687a      	ldr	r2, [r7, #4]
    36b6:	8b52      	ldrh	r2, [r2, #26]
    36b8:	801a      	strh	r2, [r3, #0]
	buffer_index -= module->buffer_remaining;
    36ba:	687b      	ldr	r3, [r7, #4]
    36bc:	8b9b      	ldrh	r3, [r3, #28]
    36be:	b29a      	uxth	r2, r3
    36c0:	2308      	movs	r3, #8
    36c2:	18fb      	adds	r3, r7, r3
    36c4:	2108      	movs	r1, #8
    36c6:	1879      	adds	r1, r7, r1
    36c8:	8809      	ldrh	r1, [r1, #0]
    36ca:	1a8a      	subs	r2, r1, r2
    36cc:	801a      	strh	r2, [r3, #0]

	module->buffer_remaining--;
    36ce:	687b      	ldr	r3, [r7, #4]
    36d0:	8b9b      	ldrh	r3, [r3, #28]
    36d2:	b29b      	uxth	r3, r3
    36d4:	3b01      	subs	r3, #1
    36d6:	b29a      	uxth	r2, r3
    36d8:	687b      	ldr	r3, [r7, #4]
    36da:	839a      	strh	r2, [r3, #28]

	if (sclsm_flag) {
    36dc:	230b      	movs	r3, #11
    36de:	18fb      	adds	r3, r7, r3
    36e0:	781b      	ldrb	r3, [r3, #0]
    36e2:	2b00      	cmp	r3, #0
    36e4:	d010      	beq.n	3708 <_i2c_master_read+0x7c>
		if (module->send_nack && module->buffer_remaining == 1) {
    36e6:	687b      	ldr	r3, [r7, #4]
    36e8:	7adb      	ldrb	r3, [r3, #11]
    36ea:	2b00      	cmp	r3, #0
    36ec:	d01c      	beq.n	3728 <_i2c_master_read+0x9c>
    36ee:	687b      	ldr	r3, [r7, #4]
    36f0:	8b9b      	ldrh	r3, [r3, #28]
    36f2:	b29b      	uxth	r3, r3
    36f4:	2b01      	cmp	r3, #1
    36f6:	d117      	bne.n	3728 <_i2c_master_read+0x9c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    36f8:	68fb      	ldr	r3, [r7, #12]
    36fa:	685b      	ldr	r3, [r3, #4]
    36fc:	2280      	movs	r2, #128	; 0x80
    36fe:	02d2      	lsls	r2, r2, #11
    3700:	431a      	orrs	r2, r3
    3702:	68fb      	ldr	r3, [r7, #12]
    3704:	605a      	str	r2, [r3, #4]
    3706:	e00f      	b.n	3728 <_i2c_master_read+0x9c>
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
    3708:	687b      	ldr	r3, [r7, #4]
    370a:	7adb      	ldrb	r3, [r3, #11]
    370c:	2b00      	cmp	r3, #0
    370e:	d00b      	beq.n	3728 <_i2c_master_read+0x9c>
    3710:	687b      	ldr	r3, [r7, #4]
    3712:	8b9b      	ldrh	r3, [r3, #28]
    3714:	b29b      	uxth	r3, r3
    3716:	2b00      	cmp	r3, #0
    3718:	d106      	bne.n	3728 <_i2c_master_read+0x9c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    371a:	68fb      	ldr	r3, [r7, #12]
    371c:	685b      	ldr	r3, [r3, #4]
    371e:	2280      	movs	r2, #128	; 0x80
    3720:	02d2      	lsls	r2, r2, #11
    3722:	431a      	orrs	r2, r3
    3724:	68fb      	ldr	r3, [r7, #12]
    3726:	605a      	str	r2, [r3, #4]
		}
	}

	if (module->buffer_remaining == 0) {
    3728:	687b      	ldr	r3, [r7, #4]
    372a:	8b9b      	ldrh	r3, [r3, #28]
    372c:	b29b      	uxth	r3, r3
    372e:	2b00      	cmp	r3, #0
    3730:	d10e      	bne.n	3750 <_i2c_master_read+0xc4>
		if (module->send_stop) {
    3732:	687b      	ldr	r3, [r7, #4]
    3734:	7a9b      	ldrb	r3, [r3, #10]
    3736:	2b00      	cmp	r3, #0
    3738:	d00a      	beq.n	3750 <_i2c_master_read+0xc4>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    373a:	687b      	ldr	r3, [r7, #4]
    373c:	0018      	movs	r0, r3
    373e:	4b0e      	ldr	r3, [pc, #56]	; (3778 <_i2c_master_read+0xec>)
    3740:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3742:	68fb      	ldr	r3, [r7, #12]
    3744:	685b      	ldr	r3, [r3, #4]
    3746:	22c0      	movs	r2, #192	; 0xc0
    3748:	0292      	lsls	r2, r2, #10
    374a:	431a      	orrs	r2, r3
    374c:	68fb      	ldr	r3, [r7, #12]
    374e:	605a      	str	r2, [r3, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    3750:	687b      	ldr	r3, [r7, #4]
    3752:	0018      	movs	r0, r3
    3754:	4b08      	ldr	r3, [pc, #32]	; (3778 <_i2c_master_read+0xec>)
    3756:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    3758:	687b      	ldr	r3, [r7, #4]
    375a:	6a1a      	ldr	r2, [r3, #32]
    375c:	2308      	movs	r3, #8
    375e:	18fb      	adds	r3, r7, r3
    3760:	881b      	ldrh	r3, [r3, #0]
    3762:	18d3      	adds	r3, r2, r3
    3764:	68fa      	ldr	r2, [r7, #12]
    3766:	2128      	movs	r1, #40	; 0x28
    3768:	5c52      	ldrb	r2, [r2, r1]
    376a:	b2d2      	uxtb	r2, r2
    376c:	701a      	strb	r2, [r3, #0]
}
    376e:	46c0      	nop			; (mov r8, r8)
    3770:	46bd      	mov	sp, r7
    3772:	b004      	add	sp, #16
    3774:	bd80      	pop	{r7, pc}
    3776:	46c0      	nop			; (mov r8, r8)
    3778:	00003669 	.word	0x00003669

0000377c <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    377c:	b580      	push	{r7, lr}
    377e:	b084      	sub	sp, #16
    3780:	af00      	add	r7, sp, #0
    3782:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3784:	687b      	ldr	r3, [r7, #4]
    3786:	681b      	ldr	r3, [r3, #0]
    3788:	60fb      	str	r3, [r7, #12]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    378a:	68fb      	ldr	r3, [r7, #12]
    378c:	8b5b      	ldrh	r3, [r3, #26]
    378e:	b29b      	uxth	r3, r3
    3790:	001a      	movs	r2, r3
    3792:	2304      	movs	r3, #4
    3794:	4013      	ands	r3, r2
    3796:	d004      	beq.n	37a2 <_i2c_master_write+0x26>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    3798:	687b      	ldr	r3, [r7, #4]
    379a:	2225      	movs	r2, #37	; 0x25
    379c:	211e      	movs	r1, #30
    379e:	5499      	strb	r1, [r3, r2]
		/* Do not write more data */
		return;
    37a0:	e024      	b.n	37ec <_i2c_master_write+0x70>
	}

	/* Find index to get next byte in buffer */
	uint16_t buffer_index = module->buffer_length;
    37a2:	230a      	movs	r3, #10
    37a4:	18fb      	adds	r3, r7, r3
    37a6:	687a      	ldr	r2, [r7, #4]
    37a8:	8b52      	ldrh	r2, [r2, #26]
    37aa:	801a      	strh	r2, [r3, #0]
	buffer_index -= module->buffer_remaining;
    37ac:	687b      	ldr	r3, [r7, #4]
    37ae:	8b9b      	ldrh	r3, [r3, #28]
    37b0:	b29a      	uxth	r2, r3
    37b2:	230a      	movs	r3, #10
    37b4:	18fb      	adds	r3, r7, r3
    37b6:	210a      	movs	r1, #10
    37b8:	1879      	adds	r1, r7, r1
    37ba:	8809      	ldrh	r1, [r1, #0]
    37bc:	1a8a      	subs	r2, r1, r2
    37be:	801a      	strh	r2, [r3, #0]

	module->buffer_remaining--;
    37c0:	687b      	ldr	r3, [r7, #4]
    37c2:	8b9b      	ldrh	r3, [r3, #28]
    37c4:	b29b      	uxth	r3, r3
    37c6:	3b01      	subs	r3, #1
    37c8:	b29a      	uxth	r2, r3
    37ca:	687b      	ldr	r3, [r7, #4]
    37cc:	839a      	strh	r2, [r3, #28]

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
    37ce:	687b      	ldr	r3, [r7, #4]
    37d0:	0018      	movs	r0, r3
    37d2:	4b08      	ldr	r3, [pc, #32]	; (37f4 <_i2c_master_write+0x78>)
    37d4:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
    37d6:	687b      	ldr	r3, [r7, #4]
    37d8:	6a1a      	ldr	r2, [r3, #32]
    37da:	230a      	movs	r3, #10
    37dc:	18fb      	adds	r3, r7, r3
    37de:	881b      	ldrh	r3, [r3, #0]
    37e0:	18d3      	adds	r3, r2, r3
    37e2:	781b      	ldrb	r3, [r3, #0]
    37e4:	b2d9      	uxtb	r1, r3
    37e6:	68fb      	ldr	r3, [r7, #12]
    37e8:	2228      	movs	r2, #40	; 0x28
    37ea:	5499      	strb	r1, [r3, r2]
}
    37ec:	46bd      	mov	sp, r7
    37ee:	b004      	add	sp, #16
    37f0:	bd80      	pop	{r7, pc}
    37f2:	46c0      	nop			; (mov r8, r8)
    37f4:	00003669 	.word	0x00003669

000037f8 <_i2c_master_async_address_response>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_async_address_response(
		struct i2c_master_module *const module)
{
    37f8:	b580      	push	{r7, lr}
    37fa:	b084      	sub	sp, #16
    37fc:	af00      	add	r7, sp, #0
    37fe:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3800:	687b      	ldr	r3, [r7, #4]
    3802:	681b      	ldr	r3, [r3, #0]
    3804:	60fb      	str	r3, [r7, #12]

	/* Check for error. Ignore bus-error; workaround for bus state stuck in
	 * BUSY.
	 */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    3806:	68fb      	ldr	r3, [r7, #12]
    3808:	7e1b      	ldrb	r3, [r3, #24]
    380a:	b2db      	uxtb	r3, r3
    380c:	001a      	movs	r2, r3
    380e:	2301      	movs	r3, #1
    3810:	4013      	ands	r3, r2
    3812:	d02b      	beq.n	386c <_i2c_master_async_address_response+0x74>
	{
		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    3814:	68fb      	ldr	r3, [r7, #12]
    3816:	2201      	movs	r2, #1
    3818:	761a      	strb	r2, [r3, #24]

		/* Check arbitration */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    381a:	68fb      	ldr	r3, [r7, #12]
    381c:	8b5b      	ldrh	r3, [r3, #26]
    381e:	b29b      	uxth	r3, r3
    3820:	001a      	movs	r2, r3
    3822:	2302      	movs	r3, #2
    3824:	4013      	ands	r3, r2
    3826:	d004      	beq.n	3832 <_i2c_master_async_address_response+0x3a>
			/* Return busy */
			module->status = STATUS_ERR_PACKET_COLLISION;
    3828:	687b      	ldr	r3, [r7, #4]
    382a:	2225      	movs	r2, #37	; 0x25
    382c:	2141      	movs	r1, #65	; 0x41
    382e:	5499      	strb	r1, [r3, r2]
    3830:	e01c      	b.n	386c <_i2c_master_async_address_response+0x74>
		}
		/* No slave responds */
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    3832:	68fb      	ldr	r3, [r7, #12]
    3834:	8b5b      	ldrh	r3, [r3, #26]
    3836:	b29b      	uxth	r3, r3
    3838:	001a      	movs	r2, r3
    383a:	2304      	movs	r3, #4
    383c:	4013      	ands	r3, r2
    383e:	d015      	beq.n	386c <_i2c_master_async_address_response+0x74>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    3840:	687b      	ldr	r3, [r7, #4]
    3842:	2225      	movs	r2, #37	; 0x25
    3844:	2118      	movs	r1, #24
    3846:	5499      	strb	r1, [r3, r2]
			module->buffer_remaining = 0;
    3848:	687b      	ldr	r3, [r7, #4]
    384a:	2200      	movs	r2, #0
    384c:	839a      	strh	r2, [r3, #28]

			if (module->send_stop) {
    384e:	687b      	ldr	r3, [r7, #4]
    3850:	7a9b      	ldrb	r3, [r3, #10]
    3852:	2b00      	cmp	r3, #0
    3854:	d00a      	beq.n	386c <_i2c_master_async_address_response+0x74>
				/* Send stop condition */
				_i2c_master_wait_for_sync(module);
    3856:	687b      	ldr	r3, [r7, #4]
    3858:	0018      	movs	r0, r3
    385a:	4b13      	ldr	r3, [pc, #76]	; (38a8 <_i2c_master_async_address_response+0xb0>)
    385c:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    385e:	68fb      	ldr	r3, [r7, #12]
    3860:	685b      	ldr	r3, [r3, #4]
    3862:	22c0      	movs	r2, #192	; 0xc0
    3864:	0292      	lsls	r2, r2, #10
    3866:	431a      	orrs	r2, r3
    3868:	68fb      	ldr	r3, [r7, #12]
    386a:	605a      	str	r2, [r3, #4]
			}
		}
	}

	module->buffer_length = module->buffer_remaining;
    386c:	687b      	ldr	r3, [r7, #4]
    386e:	8b9b      	ldrh	r3, [r3, #28]
    3870:	b29a      	uxth	r2, r3
    3872:	687b      	ldr	r3, [r7, #4]
    3874:	835a      	strh	r2, [r3, #26]

	/* Check for status OK. */
	if (module->status == STATUS_BUSY) {
    3876:	687b      	ldr	r3, [r7, #4]
    3878:	2225      	movs	r2, #37	; 0x25
    387a:	5c9b      	ldrb	r3, [r3, r2]
    387c:	b2db      	uxtb	r3, r3
    387e:	2b05      	cmp	r3, #5
    3880:	d10e      	bne.n	38a0 <_i2c_master_async_address_response+0xa8>
		/* Call function based on transfer direction. */
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    3882:	687b      	ldr	r3, [r7, #4]
    3884:	2224      	movs	r2, #36	; 0x24
    3886:	5c9b      	ldrb	r3, [r3, r2]
    3888:	b2db      	uxtb	r3, r3
    388a:	2b00      	cmp	r3, #0
    388c:	d104      	bne.n	3898 <_i2c_master_async_address_response+0xa0>
			_i2c_master_write(module);
    388e:	687b      	ldr	r3, [r7, #4]
    3890:	0018      	movs	r0, r3
    3892:	4b06      	ldr	r3, [pc, #24]	; (38ac <_i2c_master_async_address_response+0xb4>)
    3894:	4798      	blx	r3
		} else {
			_i2c_master_read(module);
		}
	}
}
    3896:	e003      	b.n	38a0 <_i2c_master_async_address_response+0xa8>
			_i2c_master_read(module);
    3898:	687b      	ldr	r3, [r7, #4]
    389a:	0018      	movs	r0, r3
    389c:	4b04      	ldr	r3, [pc, #16]	; (38b0 <_i2c_master_async_address_response+0xb8>)
    389e:	4798      	blx	r3
}
    38a0:	46c0      	nop			; (mov r8, r8)
    38a2:	46bd      	mov	sp, r7
    38a4:	b004      	add	sp, #16
    38a6:	bd80      	pop	{r7, pc}
    38a8:	00003669 	.word	0x00003669
    38ac:	0000377d 	.word	0x0000377d
    38b0:	0000368d 	.word	0x0000368d

000038b4 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    38b4:	b580      	push	{r7, lr}
    38b6:	b086      	sub	sp, #24
    38b8:	af00      	add	r7, sp, #0
    38ba:	0002      	movs	r2, r0
    38bc:	1dfb      	adds	r3, r7, #7
    38be:	701a      	strb	r2, [r3, #0]
	/* Get software module for callback handling */
	struct i2c_master_module *module =
			(struct i2c_master_module*)_sercom_instances[instance];
    38c0:	1dfb      	adds	r3, r7, #7
    38c2:	781a      	ldrb	r2, [r3, #0]
	struct i2c_master_module *module =
    38c4:	4b93      	ldr	r3, [pc, #588]	; (3b14 <_i2c_master_interrupt_handler+0x260>)
    38c6:	0092      	lsls	r2, r2, #2
    38c8:	58d3      	ldr	r3, [r2, r3]
    38ca:	617b      	str	r3, [r7, #20]

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    38cc:	697b      	ldr	r3, [r7, #20]
    38ce:	681b      	ldr	r3, [r3, #0]
    38d0:	613b      	str	r3, [r7, #16]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    38d2:	693b      	ldr	r3, [r7, #16]
    38d4:	681b      	ldr	r3, [r3, #0]
    38d6:	011b      	lsls	r3, r3, #4
    38d8:	0fdb      	lsrs	r3, r3, #31
    38da:	b2db      	uxtb	r3, r3
    38dc:	001a      	movs	r2, r3
    38de:	230f      	movs	r3, #15
    38e0:	18fb      	adds	r3, r7, r3
    38e2:	1e51      	subs	r1, r2, #1
    38e4:	418a      	sbcs	r2, r1
    38e6:	701a      	strb	r2, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    38e8:	230e      	movs	r3, #14
    38ea:	18fb      	adds	r3, r7, r3
    38ec:	697a      	ldr	r2, [r7, #20]
    38ee:	7e52      	ldrb	r2, [r2, #25]
    38f0:	701a      	strb	r2, [r3, #0]
	callback_mask &= module->registered_callback;
    38f2:	697b      	ldr	r3, [r7, #20]
    38f4:	7e1b      	ldrb	r3, [r3, #24]
    38f6:	b2da      	uxtb	r2, r3
    38f8:	230e      	movs	r3, #14
    38fa:	18fb      	adds	r3, r7, r3
    38fc:	210e      	movs	r1, #14
    38fe:	1879      	adds	r1, r7, r1
    3900:	7809      	ldrb	r1, [r1, #0]
    3902:	400a      	ands	r2, r1
    3904:	701a      	strb	r2, [r3, #0]

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    3906:	697b      	ldr	r3, [r7, #20]
    3908:	8b5b      	ldrh	r3, [r3, #26]
    390a:	b29b      	uxth	r3, r3
    390c:	2b00      	cmp	r3, #0
    390e:	d109      	bne.n	3924 <_i2c_master_interrupt_handler+0x70>
    3910:	697b      	ldr	r3, [r7, #20]
    3912:	8b9b      	ldrh	r3, [r3, #28]
    3914:	b29b      	uxth	r3, r3
    3916:	2b00      	cmp	r3, #0
    3918:	d004      	beq.n	3924 <_i2c_master_interrupt_handler+0x70>
		/* Call function for address response */
		_i2c_master_async_address_response(module);
    391a:	697b      	ldr	r3, [r7, #20]
    391c:	0018      	movs	r0, r3
    391e:	4b7e      	ldr	r3, [pc, #504]	; (3b18 <_i2c_master_interrupt_handler+0x264>)
    3920:	4798      	blx	r3
    3922:	e070      	b.n	3a06 <_i2c_master_interrupt_handler+0x152>

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    3924:	697b      	ldr	r3, [r7, #20]
    3926:	8b5b      	ldrh	r3, [r3, #26]
    3928:	b29b      	uxth	r3, r3
    392a:	2b00      	cmp	r3, #0
    392c:	d039      	beq.n	39a2 <_i2c_master_interrupt_handler+0xee>
    392e:	697b      	ldr	r3, [r7, #20]
    3930:	8b9b      	ldrh	r3, [r3, #28]
    3932:	b29b      	uxth	r3, r3
    3934:	2b00      	cmp	r3, #0
    3936:	d134      	bne.n	39a2 <_i2c_master_interrupt_handler+0xee>
			(module->status == STATUS_BUSY) &&
    3938:	697b      	ldr	r3, [r7, #20]
    393a:	2225      	movs	r2, #37	; 0x25
    393c:	5c9b      	ldrb	r3, [r3, r2]
    393e:	b2db      	uxtb	r3, r3
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    3940:	2b05      	cmp	r3, #5
    3942:	d12e      	bne.n	39a2 <_i2c_master_interrupt_handler+0xee>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    3944:	697b      	ldr	r3, [r7, #20]
    3946:	2224      	movs	r2, #36	; 0x24
    3948:	5c9b      	ldrb	r3, [r3, r2]
    394a:	b2db      	uxtb	r3, r3
			(module->status == STATUS_BUSY) &&
    394c:	2b00      	cmp	r3, #0
    394e:	d128      	bne.n	39a2 <_i2c_master_interrupt_handler+0xee>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    3950:	693b      	ldr	r3, [r7, #16]
    3952:	2203      	movs	r2, #3
    3954:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    3956:	697b      	ldr	r3, [r7, #20]
    3958:	2200      	movs	r2, #0
    395a:	835a      	strh	r2, [r3, #26]
		module->status        = STATUS_OK;
    395c:	697b      	ldr	r3, [r7, #20]
    395e:	2225      	movs	r2, #37	; 0x25
    3960:	2100      	movs	r1, #0
    3962:	5499      	strb	r1, [r3, r2]

		if (module->send_stop) {
    3964:	697b      	ldr	r3, [r7, #20]
    3966:	7a9b      	ldrb	r3, [r3, #10]
    3968:	2b00      	cmp	r3, #0
    396a:	d00b      	beq.n	3984 <_i2c_master_interrupt_handler+0xd0>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    396c:	697b      	ldr	r3, [r7, #20]
    396e:	0018      	movs	r0, r3
    3970:	4b6a      	ldr	r3, [pc, #424]	; (3b1c <_i2c_master_interrupt_handler+0x268>)
    3972:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3974:	693b      	ldr	r3, [r7, #16]
    3976:	685b      	ldr	r3, [r3, #4]
    3978:	22c0      	movs	r2, #192	; 0xc0
    397a:	0292      	lsls	r2, r2, #10
    397c:	431a      	orrs	r2, r3
    397e:	693b      	ldr	r3, [r7, #16]
    3980:	605a      	str	r2, [r3, #4]
    3982:	e002      	b.n	398a <_i2c_master_interrupt_handler+0xd6>
		} else {
			/* Clear write interrupt flag */
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    3984:	693b      	ldr	r3, [r7, #16]
    3986:	2201      	movs	r2, #1
    3988:	761a      	strb	r2, [r3, #24]
		}
		
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    398a:	230e      	movs	r3, #14
    398c:	18fb      	adds	r3, r7, r3
    398e:	781b      	ldrb	r3, [r3, #0]
    3990:	2201      	movs	r2, #1
    3992:	4013      	ands	r3, r2
    3994:	d037      	beq.n	3a06 <_i2c_master_interrupt_handler+0x152>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    3996:	697b      	ldr	r3, [r7, #20]
    3998:	68db      	ldr	r3, [r3, #12]
    399a:	697a      	ldr	r2, [r7, #20]
    399c:	0010      	movs	r0, r2
    399e:	4798      	blx	r3
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    39a0:	e031      	b.n	3a06 <_i2c_master_interrupt_handler+0x152>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    39a2:	697b      	ldr	r3, [r7, #20]
    39a4:	8b5b      	ldrh	r3, [r3, #26]
    39a6:	b29b      	uxth	r3, r3
    39a8:	2b00      	cmp	r3, #0
    39aa:	d02c      	beq.n	3a06 <_i2c_master_interrupt_handler+0x152>
    39ac:	697b      	ldr	r3, [r7, #20]
    39ae:	8b9b      	ldrh	r3, [r3, #28]
    39b0:	b29b      	uxth	r3, r3
    39b2:	2b00      	cmp	r3, #0
    39b4:	d027      	beq.n	3a06 <_i2c_master_interrupt_handler+0x152>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    39b6:	693b      	ldr	r3, [r7, #16]
    39b8:	8b5b      	ldrh	r3, [r3, #26]
    39ba:	b29b      	uxth	r3, r3
    39bc:	001a      	movs	r2, r3
    39be:	2320      	movs	r3, #32
    39c0:	4013      	ands	r3, r2
    39c2:	d111      	bne.n	39e8 <_i2c_master_interrupt_handler+0x134>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    39c4:	230f      	movs	r3, #15
    39c6:	18fb      	adds	r3, r7, r3
    39c8:	781b      	ldrb	r3, [r3, #0]
    39ca:	2201      	movs	r2, #1
    39cc:	4053      	eors	r3, r2
    39ce:	b2db      	uxtb	r3, r3
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    39d0:	2b00      	cmp	r3, #0
    39d2:	d104      	bne.n	39de <_i2c_master_interrupt_handler+0x12a>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    39d4:	697b      	ldr	r3, [r7, #20]
    39d6:	8b9b      	ldrh	r3, [r3, #28]
    39d8:	b29b      	uxth	r3, r3
    39da:	2b01      	cmp	r3, #1
    39dc:	d004      	beq.n	39e8 <_i2c_master_interrupt_handler+0x134>
			module->status = STATUS_ERR_PACKET_COLLISION;
    39de:	697b      	ldr	r3, [r7, #20]
    39e0:	2225      	movs	r2, #37	; 0x25
    39e2:	2141      	movs	r1, #65	; 0x41
    39e4:	5499      	strb	r1, [r3, r2]
    39e6:	e00e      	b.n	3a06 <_i2c_master_interrupt_handler+0x152>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    39e8:	697b      	ldr	r3, [r7, #20]
    39ea:	2224      	movs	r2, #36	; 0x24
    39ec:	5c9b      	ldrb	r3, [r3, r2]
    39ee:	b2db      	uxtb	r3, r3
    39f0:	2b00      	cmp	r3, #0
    39f2:	d104      	bne.n	39fe <_i2c_master_interrupt_handler+0x14a>
			_i2c_master_write(module);
    39f4:	697b      	ldr	r3, [r7, #20]
    39f6:	0018      	movs	r0, r3
    39f8:	4b49      	ldr	r3, [pc, #292]	; (3b20 <_i2c_master_interrupt_handler+0x26c>)
    39fa:	4798      	blx	r3
    39fc:	e003      	b.n	3a06 <_i2c_master_interrupt_handler+0x152>
		} else {
			_i2c_master_read(module);
    39fe:	697b      	ldr	r3, [r7, #20]
    3a00:	0018      	movs	r0, r3
    3a02:	4b48      	ldr	r3, [pc, #288]	; (3b24 <_i2c_master_interrupt_handler+0x270>)
    3a04:	4798      	blx	r3
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    3a06:	697b      	ldr	r3, [r7, #20]
    3a08:	8b5b      	ldrh	r3, [r3, #26]
    3a0a:	b29b      	uxth	r3, r3
    3a0c:	2b00      	cmp	r3, #0
    3a0e:	d047      	beq.n	3aa0 <_i2c_master_interrupt_handler+0x1ec>
    3a10:	697b      	ldr	r3, [r7, #20]
    3a12:	8b9b      	ldrh	r3, [r3, #28]
    3a14:	b29b      	uxth	r3, r3
    3a16:	2b00      	cmp	r3, #0
    3a18:	d142      	bne.n	3aa0 <_i2c_master_interrupt_handler+0x1ec>
			(module->status == STATUS_BUSY) &&
    3a1a:	697b      	ldr	r3, [r7, #20]
    3a1c:	2225      	movs	r2, #37	; 0x25
    3a1e:	5c9b      	ldrb	r3, [r3, r2]
    3a20:	b2db      	uxtb	r3, r3
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    3a22:	2b05      	cmp	r3, #5
    3a24:	d13c      	bne.n	3aa0 <_i2c_master_interrupt_handler+0x1ec>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    3a26:	697b      	ldr	r3, [r7, #20]
    3a28:	2224      	movs	r2, #36	; 0x24
    3a2a:	5c9b      	ldrb	r3, [r3, r2]
    3a2c:	b2db      	uxtb	r3, r3
			(module->status == STATUS_BUSY) &&
    3a2e:	2b01      	cmp	r3, #1
    3a30:	d136      	bne.n	3aa0 <_i2c_master_interrupt_handler+0x1ec>
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    3a32:	693b      	ldr	r3, [r7, #16]
    3a34:	7e1b      	ldrb	r3, [r3, #24]
    3a36:	b2db      	uxtb	r3, r3
    3a38:	001a      	movs	r2, r3
    3a3a:	2302      	movs	r3, #2
    3a3c:	4013      	ands	r3, r2
    3a3e:	d002      	beq.n	3a46 <_i2c_master_interrupt_handler+0x192>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    3a40:	693b      	ldr	r3, [r7, #16]
    3a42:	2202      	movs	r2, #2
    3a44:	761a      	strb	r2, [r3, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    3a46:	693b      	ldr	r3, [r7, #16]
    3a48:	2203      	movs	r2, #3
    3a4a:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
    3a4c:	697b      	ldr	r3, [r7, #20]
    3a4e:	2200      	movs	r2, #0
    3a50:	835a      	strh	r2, [r3, #26]
		module->status        = STATUS_OK;
    3a52:	697b      	ldr	r3, [r7, #20]
    3a54:	2225      	movs	r2, #37	; 0x25
    3a56:	2100      	movs	r1, #0
    3a58:	5499      	strb	r1, [r3, r2]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    3a5a:	230e      	movs	r3, #14
    3a5c:	18fb      	adds	r3, r7, r3
    3a5e:	781b      	ldrb	r3, [r3, #0]
    3a60:	2202      	movs	r2, #2
    3a62:	4013      	ands	r3, r2
    3a64:	d00b      	beq.n	3a7e <_i2c_master_interrupt_handler+0x1ca>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    3a66:	697b      	ldr	r3, [r7, #20]
    3a68:	2224      	movs	r2, #36	; 0x24
    3a6a:	5c9b      	ldrb	r3, [r3, r2]
    3a6c:	b2db      	uxtb	r3, r3
    3a6e:	2b01      	cmp	r3, #1
    3a70:	d105      	bne.n	3a7e <_i2c_master_interrupt_handler+0x1ca>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    3a72:	697b      	ldr	r3, [r7, #20]
    3a74:	691b      	ldr	r3, [r3, #16]
    3a76:	697a      	ldr	r2, [r7, #20]
    3a78:	0010      	movs	r0, r2
    3a7a:	4798      	blx	r3
    3a7c:	e010      	b.n	3aa0 <_i2c_master_interrupt_handler+0x1ec>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    3a7e:	230e      	movs	r3, #14
    3a80:	18fb      	adds	r3, r7, r3
    3a82:	781b      	ldrb	r3, [r3, #0]
    3a84:	2201      	movs	r2, #1
    3a86:	4013      	ands	r3, r2
    3a88:	d00a      	beq.n	3aa0 <_i2c_master_interrupt_handler+0x1ec>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    3a8a:	697b      	ldr	r3, [r7, #20]
    3a8c:	2224      	movs	r2, #36	; 0x24
    3a8e:	5c9b      	ldrb	r3, [r3, r2]
    3a90:	b2db      	uxtb	r3, r3
    3a92:	2b00      	cmp	r3, #0
    3a94:	d104      	bne.n	3aa0 <_i2c_master_interrupt_handler+0x1ec>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    3a96:	697b      	ldr	r3, [r7, #20]
    3a98:	68db      	ldr	r3, [r3, #12]
    3a9a:	697a      	ldr	r2, [r7, #20]
    3a9c:	0010      	movs	r0, r2
    3a9e:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    3aa0:	697b      	ldr	r3, [r7, #20]
    3aa2:	2225      	movs	r2, #37	; 0x25
    3aa4:	5c9b      	ldrb	r3, [r3, r2]
    3aa6:	b2db      	uxtb	r3, r3
    3aa8:	2b05      	cmp	r3, #5
    3aaa:	d02e      	beq.n	3b0a <_i2c_master_interrupt_handler+0x256>
    3aac:	697b      	ldr	r3, [r7, #20]
    3aae:	2225      	movs	r2, #37	; 0x25
    3ab0:	5c9b      	ldrb	r3, [r3, r2]
    3ab2:	b2db      	uxtb	r3, r3
    3ab4:	2b00      	cmp	r3, #0
    3ab6:	d028      	beq.n	3b0a <_i2c_master_interrupt_handler+0x256>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    3ab8:	693b      	ldr	r3, [r7, #16]
    3aba:	2203      	movs	r2, #3
    3abc:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    3abe:	697b      	ldr	r3, [r7, #20]
    3ac0:	2200      	movs	r2, #0
    3ac2:	835a      	strh	r2, [r3, #26]
		module->buffer_remaining = 0;
    3ac4:	697b      	ldr	r3, [r7, #20]
    3ac6:	2200      	movs	r2, #0
    3ac8:	839a      	strh	r2, [r3, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    3aca:	697b      	ldr	r3, [r7, #20]
    3acc:	2225      	movs	r2, #37	; 0x25
    3ace:	5c9b      	ldrb	r3, [r3, r2]
    3ad0:	b2db      	uxtb	r3, r3
    3ad2:	2b41      	cmp	r3, #65	; 0x41
    3ad4:	d00e      	beq.n	3af4 <_i2c_master_interrupt_handler+0x240>
				module->send_stop) {
    3ad6:	697b      	ldr	r3, [r7, #20]
    3ad8:	7a9b      	ldrb	r3, [r3, #10]
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    3ada:	2b00      	cmp	r3, #0
    3adc:	d00a      	beq.n	3af4 <_i2c_master_interrupt_handler+0x240>
			_i2c_master_wait_for_sync(module);
    3ade:	697b      	ldr	r3, [r7, #20]
    3ae0:	0018      	movs	r0, r3
    3ae2:	4b0e      	ldr	r3, [pc, #56]	; (3b1c <_i2c_master_interrupt_handler+0x268>)
    3ae4:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    3ae6:	693b      	ldr	r3, [r7, #16]
    3ae8:	685b      	ldr	r3, [r3, #4]
    3aea:	22e0      	movs	r2, #224	; 0xe0
    3aec:	02d2      	lsls	r2, r2, #11
    3aee:	431a      	orrs	r2, r3
    3af0:	693b      	ldr	r3, [r7, #16]
    3af2:	605a      	str	r2, [r3, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    3af4:	230e      	movs	r3, #14
    3af6:	18fb      	adds	r3, r7, r3
    3af8:	781b      	ldrb	r3, [r3, #0]
    3afa:	2204      	movs	r2, #4
    3afc:	4013      	ands	r3, r2
    3afe:	d004      	beq.n	3b0a <_i2c_master_interrupt_handler+0x256>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    3b00:	697b      	ldr	r3, [r7, #20]
    3b02:	695b      	ldr	r3, [r3, #20]
    3b04:	697a      	ldr	r2, [r7, #20]
    3b06:	0010      	movs	r0, r2
    3b08:	4798      	blx	r3
		}
	}
}
    3b0a:	46c0      	nop			; (mov r8, r8)
    3b0c:	46bd      	mov	sp, r7
    3b0e:	b006      	add	sp, #24
    3b10:	bd80      	pop	{r7, pc}
    3b12:	46c0      	nop			; (mov r8, r8)
    3b14:	20000290 	.word	0x20000290
    3b18:	000037f9 	.word	0x000037f9
    3b1c:	00003669 	.word	0x00003669
    3b20:	0000377d 	.word	0x0000377d
    3b24:	0000368d 	.word	0x0000368d

00003b28 <system_gclk_chan_get_config_defaults>:
{
    3b28:	b580      	push	{r7, lr}
    3b2a:	b082      	sub	sp, #8
    3b2c:	af00      	add	r7, sp, #0
    3b2e:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    3b30:	687b      	ldr	r3, [r7, #4]
    3b32:	2200      	movs	r2, #0
    3b34:	701a      	strb	r2, [r3, #0]
}
    3b36:	46c0      	nop			; (mov r8, r8)
    3b38:	46bd      	mov	sp, r7
    3b3a:	b002      	add	sp, #8
    3b3c:	bd80      	pop	{r7, pc}

00003b3e <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    3b3e:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b40:	b08d      	sub	sp, #52	; 0x34
    3b42:	af00      	add	r7, sp, #0
    3b44:	60b8      	str	r0, [r7, #8]
    3b46:	60f9      	str	r1, [r7, #12]
    3b48:	603a      	str	r2, [r7, #0]
    3b4a:	607b      	str	r3, [r7, #4]
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    3b4c:	2300      	movs	r3, #0
    3b4e:	2400      	movs	r4, #0
    3b50:	623b      	str	r3, [r7, #32]
    3b52:	627c      	str	r4, [r7, #36]	; 0x24
    3b54:	2300      	movs	r3, #0
    3b56:	2400      	movs	r4, #0
    3b58:	61bb      	str	r3, [r7, #24]
    3b5a:	61fc      	str	r4, [r7, #28]
	for (i = 63; i >= 0; i--) {
    3b5c:	233f      	movs	r3, #63	; 0x3f
    3b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    3b60:	e053      	b.n	3c0a <long_division+0xcc>
		bit_shift = (uint64_t)1 << i;
    3b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3b64:	3b20      	subs	r3, #32
    3b66:	2b00      	cmp	r3, #0
    3b68:	db04      	blt.n	3b74 <long_division+0x36>
    3b6a:	2201      	movs	r2, #1
    3b6c:	409a      	lsls	r2, r3
    3b6e:	0013      	movs	r3, r2
    3b70:	617b      	str	r3, [r7, #20]
    3b72:	e00b      	b.n	3b8c <long_division+0x4e>
    3b74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3b76:	2220      	movs	r2, #32
    3b78:	1ad3      	subs	r3, r2, r3
    3b7a:	2201      	movs	r2, #1
    3b7c:	40da      	lsrs	r2, r3
    3b7e:	0013      	movs	r3, r2
    3b80:	2100      	movs	r1, #0
    3b82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    3b84:	4091      	lsls	r1, r2
    3b86:	000a      	movs	r2, r1
    3b88:	4313      	orrs	r3, r2
    3b8a:	617b      	str	r3, [r7, #20]
    3b8c:	2201      	movs	r2, #1
    3b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3b90:	409a      	lsls	r2, r3
    3b92:	0013      	movs	r3, r2
    3b94:	613b      	str	r3, [r7, #16]

		r = r << 1;
    3b96:	69bb      	ldr	r3, [r7, #24]
    3b98:	69fc      	ldr	r4, [r7, #28]
    3b9a:	18db      	adds	r3, r3, r3
    3b9c:	4164      	adcs	r4, r4
    3b9e:	61bb      	str	r3, [r7, #24]
    3ba0:	61fc      	str	r4, [r7, #28]

		if (n & bit_shift) {
    3ba2:	68bb      	ldr	r3, [r7, #8]
    3ba4:	693a      	ldr	r2, [r7, #16]
    3ba6:	401a      	ands	r2, r3
    3ba8:	0015      	movs	r5, r2
    3baa:	68fb      	ldr	r3, [r7, #12]
    3bac:	697a      	ldr	r2, [r7, #20]
    3bae:	401a      	ands	r2, r3
    3bb0:	0016      	movs	r6, r2
    3bb2:	002b      	movs	r3, r5
    3bb4:	4333      	orrs	r3, r6
    3bb6:	d007      	beq.n	3bc8 <long_division+0x8a>
			r |= 0x01;
    3bb8:	69bb      	ldr	r3, [r7, #24]
    3bba:	2201      	movs	r2, #1
    3bbc:	4313      	orrs	r3, r2
    3bbe:	61bb      	str	r3, [r7, #24]
    3bc0:	69fb      	ldr	r3, [r7, #28]
    3bc2:	2200      	movs	r2, #0
    3bc4:	4313      	orrs	r3, r2
    3bc6:	61fb      	str	r3, [r7, #28]
		}

		if (r >= d) {
    3bc8:	687a      	ldr	r2, [r7, #4]
    3bca:	69fb      	ldr	r3, [r7, #28]
    3bcc:	429a      	cmp	r2, r3
    3bce:	d819      	bhi.n	3c04 <long_division+0xc6>
    3bd0:	687a      	ldr	r2, [r7, #4]
    3bd2:	69fb      	ldr	r3, [r7, #28]
    3bd4:	429a      	cmp	r2, r3
    3bd6:	d103      	bne.n	3be0 <long_division+0xa2>
    3bd8:	683a      	ldr	r2, [r7, #0]
    3bda:	69bb      	ldr	r3, [r7, #24]
    3bdc:	429a      	cmp	r2, r3
    3bde:	d811      	bhi.n	3c04 <long_division+0xc6>
			r = r - d;
    3be0:	69b9      	ldr	r1, [r7, #24]
    3be2:	69fa      	ldr	r2, [r7, #28]
    3be4:	683b      	ldr	r3, [r7, #0]
    3be6:	687c      	ldr	r4, [r7, #4]
    3be8:	1ac9      	subs	r1, r1, r3
    3bea:	41a2      	sbcs	r2, r4
    3bec:	000b      	movs	r3, r1
    3bee:	0014      	movs	r4, r2
    3bf0:	61bb      	str	r3, [r7, #24]
    3bf2:	61fc      	str	r4, [r7, #28]
			q |= bit_shift;
    3bf4:	6a3a      	ldr	r2, [r7, #32]
    3bf6:	693b      	ldr	r3, [r7, #16]
    3bf8:	4313      	orrs	r3, r2
    3bfa:	623b      	str	r3, [r7, #32]
    3bfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    3bfe:	697b      	ldr	r3, [r7, #20]
    3c00:	4313      	orrs	r3, r2
    3c02:	627b      	str	r3, [r7, #36]	; 0x24
	for (i = 63; i >= 0; i--) {
    3c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3c06:	3b01      	subs	r3, #1
    3c08:	62fb      	str	r3, [r7, #44]	; 0x2c
    3c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3c0c:	2b00      	cmp	r3, #0
    3c0e:	daa8      	bge.n	3b62 <long_division+0x24>
		}
	}

	return q;
    3c10:	6a3b      	ldr	r3, [r7, #32]
    3c12:	6a7c      	ldr	r4, [r7, #36]	; 0x24
}
    3c14:	0018      	movs	r0, r3
    3c16:	0021      	movs	r1, r4
    3c18:	46bd      	mov	sp, r7
    3c1a:	b00d      	add	sp, #52	; 0x34
    3c1c:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003c1e <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    3c1e:	b580      	push	{r7, lr}
    3c20:	b086      	sub	sp, #24
    3c22:	af00      	add	r7, sp, #0
    3c24:	60f8      	str	r0, [r7, #12]
    3c26:	60b9      	str	r1, [r7, #8]
    3c28:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
    3c2a:	2316      	movs	r3, #22
    3c2c:	18fb      	adds	r3, r7, r3
    3c2e:	2200      	movs	r2, #0
    3c30:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
    3c32:	68bb      	ldr	r3, [r7, #8]
    3c34:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    3c36:	68bb      	ldr	r3, [r7, #8]
    3c38:	085a      	lsrs	r2, r3, #1
    3c3a:	68fb      	ldr	r3, [r7, #12]
    3c3c:	429a      	cmp	r2, r3
    3c3e:	d201      	bcs.n	3c44 <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3c40:	2340      	movs	r3, #64	; 0x40
    3c42:	e026      	b.n	3c92 <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
    3c44:	68bb      	ldr	r3, [r7, #8]
    3c46:	085b      	lsrs	r3, r3, #1
    3c48:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
    3c4a:	e00a      	b.n	3c62 <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
    3c4c:	693a      	ldr	r2, [r7, #16]
    3c4e:	68fb      	ldr	r3, [r7, #12]
    3c50:	1ad3      	subs	r3, r2, r3
    3c52:	613b      	str	r3, [r7, #16]
		baud_calculated++;
    3c54:	2316      	movs	r3, #22
    3c56:	18fb      	adds	r3, r7, r3
    3c58:	881a      	ldrh	r2, [r3, #0]
    3c5a:	2316      	movs	r3, #22
    3c5c:	18fb      	adds	r3, r7, r3
    3c5e:	3201      	adds	r2, #1
    3c60:	801a      	strh	r2, [r3, #0]
	while (clock_value >= baudrate) {
    3c62:	693a      	ldr	r2, [r7, #16]
    3c64:	68fb      	ldr	r3, [r7, #12]
    3c66:	429a      	cmp	r2, r3
    3c68:	d2f0      	bcs.n	3c4c <_sercom_get_sync_baud_val+0x2e>
	}
	baud_calculated = baud_calculated - 1;
    3c6a:	2316      	movs	r3, #22
    3c6c:	18fb      	adds	r3, r7, r3
    3c6e:	2216      	movs	r2, #22
    3c70:	18ba      	adds	r2, r7, r2
    3c72:	8812      	ldrh	r2, [r2, #0]
    3c74:	3a01      	subs	r2, #1
    3c76:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    3c78:	2316      	movs	r3, #22
    3c7a:	18fb      	adds	r3, r7, r3
    3c7c:	881b      	ldrh	r3, [r3, #0]
    3c7e:	2bff      	cmp	r3, #255	; 0xff
    3c80:	d901      	bls.n	3c86 <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3c82:	2340      	movs	r3, #64	; 0x40
    3c84:	e005      	b.n	3c92 <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
    3c86:	687b      	ldr	r3, [r7, #4]
    3c88:	2216      	movs	r2, #22
    3c8a:	18ba      	adds	r2, r7, r2
    3c8c:	8812      	ldrh	r2, [r2, #0]
    3c8e:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
    3c90:	2300      	movs	r3, #0
	}
}
    3c92:	0018      	movs	r0, r3
    3c94:	46bd      	mov	sp, r7
    3c96:	b006      	add	sp, #24
    3c98:	bd80      	pop	{r7, pc}
	...

00003c9c <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    3c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c9e:	b09d      	sub	sp, #116	; 0x74
    3ca0:	af00      	add	r7, sp, #0
    3ca2:	63f8      	str	r0, [r7, #60]	; 0x3c
    3ca4:	63b9      	str	r1, [r7, #56]	; 0x38
    3ca6:	637a      	str	r2, [r7, #52]	; 0x34
    3ca8:	2233      	movs	r2, #51	; 0x33
    3caa:	18ba      	adds	r2, r7, r2
    3cac:	7013      	strb	r3, [r2, #0]
	/* Temporary variables  */
	uint64_t ratio = 0;
    3cae:	2300      	movs	r3, #0
    3cb0:	2400      	movs	r4, #0
    3cb2:	65bb      	str	r3, [r7, #88]	; 0x58
    3cb4:	65fc      	str	r4, [r7, #92]	; 0x5c
	uint64_t scale = 0;
    3cb6:	2300      	movs	r3, #0
    3cb8:	2400      	movs	r4, #0
    3cba:	653b      	str	r3, [r7, #80]	; 0x50
    3cbc:	657c      	str	r4, [r7, #84]	; 0x54
	uint64_t baud_calculated = 0;
    3cbe:	2300      	movs	r3, #0
    3cc0:	2400      	movs	r4, #0
    3cc2:	66bb      	str	r3, [r7, #104]	; 0x68
    3cc4:	66fc      	str	r4, [r7, #108]	; 0x6c
	uint8_t baud_fp;
	uint32_t baud_int = 0;
    3cc6:	2300      	movs	r3, #0
    3cc8:	663b      	str	r3, [r7, #96]	; 0x60
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    3cca:	2358      	movs	r3, #88	; 0x58
    3ccc:	2230      	movs	r2, #48	; 0x30
    3cce:	4694      	mov	ip, r2
    3cd0:	44bc      	add	ip, r7
    3cd2:	4463      	add	r3, ip
    3cd4:	781a      	ldrb	r2, [r3, #0]
    3cd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    3cd8:	435a      	muls	r2, r3
    3cda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    3cdc:	429a      	cmp	r2, r3
    3cde:	d901      	bls.n	3ce4 <_sercom_get_async_baud_val+0x48>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3ce0:	2340      	movs	r3, #64	; 0x40
    3ce2:	e0c6      	b.n	3e72 <_sercom_get_async_baud_val+0x1d6>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    3ce4:	2333      	movs	r3, #51	; 0x33
    3ce6:	18fb      	adds	r3, r7, r3
    3ce8:	781b      	ldrb	r3, [r3, #0]
    3cea:	2b00      	cmp	r3, #0
    3cec:	d13d      	bne.n	3d6a <_sercom_get_async_baud_val+0xce>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    3cee:	2358      	movs	r3, #88	; 0x58
    3cf0:	2230      	movs	r2, #48	; 0x30
    3cf2:	4694      	mov	ip, r2
    3cf4:	44bc      	add	ip, r7
    3cf6:	4463      	add	r3, ip
    3cf8:	781b      	ldrb	r3, [r3, #0]
    3cfa:	b2db      	uxtb	r3, r3
    3cfc:	613b      	str	r3, [r7, #16]
    3cfe:	2300      	movs	r3, #0
    3d00:	617b      	str	r3, [r7, #20]
    3d02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    3d04:	60bb      	str	r3, [r7, #8]
    3d06:	2300      	movs	r3, #0
    3d08:	60fb      	str	r3, [r7, #12]
    3d0a:	4c5c      	ldr	r4, [pc, #368]	; (3e7c <_sercom_get_async_baud_val+0x1e0>)
    3d0c:	68ba      	ldr	r2, [r7, #8]
    3d0e:	68fb      	ldr	r3, [r7, #12]
    3d10:	6938      	ldr	r0, [r7, #16]
    3d12:	6979      	ldr	r1, [r7, #20]
    3d14:	47a0      	blx	r4
    3d16:	0003      	movs	r3, r0
    3d18:	000c      	movs	r4, r1
    3d1a:	001b      	movs	r3, r3
    3d1c:	64fb      	str	r3, [r7, #76]	; 0x4c
    3d1e:	2300      	movs	r3, #0
    3d20:	64bb      	str	r3, [r7, #72]	; 0x48
		ratio = long_division(temp1, peripheral_clock);
    3d22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    3d24:	603b      	str	r3, [r7, #0]
    3d26:	2300      	movs	r3, #0
    3d28:	607b      	str	r3, [r7, #4]
    3d2a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    3d2c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    3d2e:	683a      	ldr	r2, [r7, #0]
    3d30:	687b      	ldr	r3, [r7, #4]
    3d32:	4c53      	ldr	r4, [pc, #332]	; (3e80 <_sercom_get_async_baud_val+0x1e4>)
    3d34:	47a0      	blx	r4
    3d36:	0003      	movs	r3, r0
    3d38:	000c      	movs	r4, r1
    3d3a:	65bb      	str	r3, [r7, #88]	; 0x58
    3d3c:	65fc      	str	r4, [r7, #92]	; 0x5c
		scale = ((uint64_t)1 << SHIFT) - ratio;
    3d3e:	2100      	movs	r1, #0
    3d40:	2201      	movs	r2, #1
    3d42:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    3d44:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    3d46:	1ac9      	subs	r1, r1, r3
    3d48:	41a2      	sbcs	r2, r4
    3d4a:	000b      	movs	r3, r1
    3d4c:	0014      	movs	r4, r2
    3d4e:	653b      	str	r3, [r7, #80]	; 0x50
    3d50:	657c      	str	r4, [r7, #84]	; 0x54
		baud_calculated = (65536 * scale) >> SHIFT;
    3d52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    3d54:	0c1b      	lsrs	r3, r3, #16
    3d56:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    3d58:	0416      	lsls	r6, r2, #16
    3d5a:	431e      	orrs	r6, r3
    3d5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    3d5e:	041d      	lsls	r5, r3, #16
    3d60:	0033      	movs	r3, r6
    3d62:	66bb      	str	r3, [r7, #104]	; 0x68
    3d64:	2300      	movs	r3, #0
    3d66:	66fb      	str	r3, [r7, #108]	; 0x6c
    3d68:	e07d      	b.n	3e66 <_sercom_get_async_baud_val+0x1ca>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    3d6a:	2333      	movs	r3, #51	; 0x33
    3d6c:	18fb      	adds	r3, r7, r3
    3d6e:	781b      	ldrb	r3, [r3, #0]
    3d70:	2b01      	cmp	r3, #1
    3d72:	d000      	beq.n	3d76 <_sercom_get_async_baud_val+0xda>
    3d74:	e077      	b.n	3e66 <_sercom_get_async_baud_val+0x1ca>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    3d76:	2337      	movs	r3, #55	; 0x37
    3d78:	2230      	movs	r2, #48	; 0x30
    3d7a:	4694      	mov	ip, r2
    3d7c:	44bc      	add	ip, r7
    3d7e:	4463      	add	r3, ip
    3d80:	2200      	movs	r2, #0
    3d82:	701a      	strb	r2, [r3, #0]
    3d84:	e04e      	b.n	3e24 <_sercom_get_async_baud_val+0x188>
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    3d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    3d88:	62bb      	str	r3, [r7, #40]	; 0x28
    3d8a:	2300      	movs	r3, #0
    3d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    3d8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    3d90:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    3d92:	0003      	movs	r3, r0
    3d94:	0f5b      	lsrs	r3, r3, #29
    3d96:	000a      	movs	r2, r1
    3d98:	00d2      	lsls	r2, r2, #3
    3d9a:	4313      	orrs	r3, r2
    3d9c:	64fb      	str	r3, [r7, #76]	; 0x4c
    3d9e:	0003      	movs	r3, r0
    3da0:	00db      	lsls	r3, r3, #3
    3da2:	64bb      	str	r3, [r7, #72]	; 0x48
			temp2 = ((uint64_t)baudrate * sample_num);
    3da4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    3da6:	623b      	str	r3, [r7, #32]
    3da8:	2300      	movs	r3, #0
    3daa:	627b      	str	r3, [r7, #36]	; 0x24
    3dac:	2358      	movs	r3, #88	; 0x58
    3dae:	2230      	movs	r2, #48	; 0x30
    3db0:	4694      	mov	ip, r2
    3db2:	44bc      	add	ip, r7
    3db4:	4463      	add	r3, ip
    3db6:	781b      	ldrb	r3, [r3, #0]
    3db8:	b2db      	uxtb	r3, r3
    3dba:	61bb      	str	r3, [r7, #24]
    3dbc:	2300      	movs	r3, #0
    3dbe:	61fb      	str	r3, [r7, #28]
    3dc0:	4c2e      	ldr	r4, [pc, #184]	; (3e7c <_sercom_get_async_baud_val+0x1e0>)
    3dc2:	69ba      	ldr	r2, [r7, #24]
    3dc4:	69fb      	ldr	r3, [r7, #28]
    3dc6:	6a38      	ldr	r0, [r7, #32]
    3dc8:	6a79      	ldr	r1, [r7, #36]	; 0x24
    3dca:	47a0      	blx	r4
    3dcc:	0003      	movs	r3, r0
    3dce:	000c      	movs	r4, r1
    3dd0:	643b      	str	r3, [r7, #64]	; 0x40
    3dd2:	647c      	str	r4, [r7, #68]	; 0x44
			baud_int = long_division(temp1, temp2);
    3dd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    3dd6:	6c7c      	ldr	r4, [r7, #68]	; 0x44
    3dd8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    3dda:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    3ddc:	001a      	movs	r2, r3
    3dde:	0023      	movs	r3, r4
    3de0:	4c27      	ldr	r4, [pc, #156]	; (3e80 <_sercom_get_async_baud_val+0x1e4>)
    3de2:	47a0      	blx	r4
    3de4:	0003      	movs	r3, r0
    3de6:	000c      	movs	r4, r1
    3de8:	663b      	str	r3, [r7, #96]	; 0x60
			baud_int -= baud_fp;
    3dea:	2337      	movs	r3, #55	; 0x37
    3dec:	2230      	movs	r2, #48	; 0x30
    3dee:	4694      	mov	ip, r2
    3df0:	44bc      	add	ip, r7
    3df2:	4463      	add	r3, ip
    3df4:	781b      	ldrb	r3, [r3, #0]
    3df6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    3df8:	1ad3      	subs	r3, r2, r3
    3dfa:	663b      	str	r3, [r7, #96]	; 0x60
			baud_int = baud_int / BAUD_FP_MAX;
    3dfc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    3dfe:	08db      	lsrs	r3, r3, #3
    3e00:	663b      	str	r3, [r7, #96]	; 0x60
			if(baud_int < BAUD_INT_MAX) {
    3e02:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    3e04:	4a1f      	ldr	r2, [pc, #124]	; (3e84 <_sercom_get_async_baud_val+0x1e8>)
    3e06:	4293      	cmp	r3, r2
    3e08:	d915      	bls.n	3e36 <_sercom_get_async_baud_val+0x19a>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    3e0a:	2337      	movs	r3, #55	; 0x37
    3e0c:	2230      	movs	r2, #48	; 0x30
    3e0e:	4694      	mov	ip, r2
    3e10:	44bc      	add	ip, r7
    3e12:	4463      	add	r3, ip
    3e14:	781a      	ldrb	r2, [r3, #0]
    3e16:	2337      	movs	r3, #55	; 0x37
    3e18:	2130      	movs	r1, #48	; 0x30
    3e1a:	468c      	mov	ip, r1
    3e1c:	44bc      	add	ip, r7
    3e1e:	4463      	add	r3, ip
    3e20:	3201      	adds	r2, #1
    3e22:	701a      	strb	r2, [r3, #0]
    3e24:	2337      	movs	r3, #55	; 0x37
    3e26:	2230      	movs	r2, #48	; 0x30
    3e28:	4694      	mov	ip, r2
    3e2a:	44bc      	add	ip, r7
    3e2c:	4463      	add	r3, ip
    3e2e:	781b      	ldrb	r3, [r3, #0]
    3e30:	2b07      	cmp	r3, #7
    3e32:	d9a8      	bls.n	3d86 <_sercom_get_async_baud_val+0xea>
    3e34:	e000      	b.n	3e38 <_sercom_get_async_baud_val+0x19c>
				break;
    3e36:	46c0      	nop			; (mov r8, r8)
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    3e38:	2337      	movs	r3, #55	; 0x37
    3e3a:	2230      	movs	r2, #48	; 0x30
    3e3c:	4694      	mov	ip, r2
    3e3e:	44bc      	add	ip, r7
    3e40:	4463      	add	r3, ip
    3e42:	781b      	ldrb	r3, [r3, #0]
    3e44:	2b08      	cmp	r3, #8
    3e46:	d101      	bne.n	3e4c <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3e48:	2340      	movs	r3, #64	; 0x40
    3e4a:	e012      	b.n	3e72 <_sercom_get_async_baud_val+0x1d6>
		}
		baud_calculated = baud_int | (baud_fp << 13);
    3e4c:	2337      	movs	r3, #55	; 0x37
    3e4e:	2230      	movs	r2, #48	; 0x30
    3e50:	4694      	mov	ip, r2
    3e52:	44bc      	add	ip, r7
    3e54:	4463      	add	r3, ip
    3e56:	781b      	ldrb	r3, [r3, #0]
    3e58:	035b      	lsls	r3, r3, #13
    3e5a:	001a      	movs	r2, r3
    3e5c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    3e5e:	4313      	orrs	r3, r2
    3e60:	66bb      	str	r3, [r7, #104]	; 0x68
    3e62:	2300      	movs	r3, #0
    3e64:	66fb      	str	r3, [r7, #108]	; 0x6c
	}

	*baudval = baud_calculated;
    3e66:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    3e68:	6efc      	ldr	r4, [r7, #108]	; 0x6c
    3e6a:	b29a      	uxth	r2, r3
    3e6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    3e6e:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    3e70:	2300      	movs	r3, #0
}
    3e72:	0018      	movs	r0, r3
    3e74:	46bd      	mov	sp, r7
    3e76:	b01d      	add	sp, #116	; 0x74
    3e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3e7a:	46c0      	nop			; (mov r8, r8)
    3e7c:	00006a99 	.word	0x00006a99
    3e80:	00003b3f 	.word	0x00003b3f
    3e84:	00001fff 	.word	0x00001fff

00003e88 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    3e88:	b580      	push	{r7, lr}
    3e8a:	b084      	sub	sp, #16
    3e8c:	af00      	add	r7, sp, #0
    3e8e:	0002      	movs	r2, r0
    3e90:	1dfb      	adds	r3, r7, #7
    3e92:	701a      	strb	r2, [r3, #0]
    3e94:	1dbb      	adds	r3, r7, #6
    3e96:	1c0a      	adds	r2, r1, #0
    3e98:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    3e9a:	4b1a      	ldr	r3, [pc, #104]	; (3f04 <sercom_set_gclk_generator+0x7c>)
    3e9c:	781b      	ldrb	r3, [r3, #0]
    3e9e:	2201      	movs	r2, #1
    3ea0:	4053      	eors	r3, r2
    3ea2:	b2db      	uxtb	r3, r3
    3ea4:	2b00      	cmp	r3, #0
    3ea6:	d103      	bne.n	3eb0 <sercom_set_gclk_generator+0x28>
    3ea8:	1dbb      	adds	r3, r7, #6
    3eaa:	781b      	ldrb	r3, [r3, #0]
    3eac:	2b00      	cmp	r3, #0
    3eae:	d01b      	beq.n	3ee8 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    3eb0:	230c      	movs	r3, #12
    3eb2:	18fb      	adds	r3, r7, r3
    3eb4:	0018      	movs	r0, r3
    3eb6:	4b14      	ldr	r3, [pc, #80]	; (3f08 <sercom_set_gclk_generator+0x80>)
    3eb8:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
    3eba:	230c      	movs	r3, #12
    3ebc:	18fb      	adds	r3, r7, r3
    3ebe:	1dfa      	adds	r2, r7, #7
    3ec0:	7812      	ldrb	r2, [r2, #0]
    3ec2:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    3ec4:	230c      	movs	r3, #12
    3ec6:	18fb      	adds	r3, r7, r3
    3ec8:	0019      	movs	r1, r3
    3eca:	2013      	movs	r0, #19
    3ecc:	4b0f      	ldr	r3, [pc, #60]	; (3f0c <sercom_set_gclk_generator+0x84>)
    3ece:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    3ed0:	2013      	movs	r0, #19
    3ed2:	4b0f      	ldr	r3, [pc, #60]	; (3f10 <sercom_set_gclk_generator+0x88>)
    3ed4:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    3ed6:	4b0b      	ldr	r3, [pc, #44]	; (3f04 <sercom_set_gclk_generator+0x7c>)
    3ed8:	1dfa      	adds	r2, r7, #7
    3eda:	7812      	ldrb	r2, [r2, #0]
    3edc:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
    3ede:	4b09      	ldr	r3, [pc, #36]	; (3f04 <sercom_set_gclk_generator+0x7c>)
    3ee0:	2201      	movs	r2, #1
    3ee2:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    3ee4:	2300      	movs	r3, #0
    3ee6:	e008      	b.n	3efa <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
    3ee8:	4b06      	ldr	r3, [pc, #24]	; (3f04 <sercom_set_gclk_generator+0x7c>)
    3eea:	785b      	ldrb	r3, [r3, #1]
    3eec:	1dfa      	adds	r2, r7, #7
    3eee:	7812      	ldrb	r2, [r2, #0]
    3ef0:	429a      	cmp	r2, r3
    3ef2:	d101      	bne.n	3ef8 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
    3ef4:	2300      	movs	r3, #0
    3ef6:	e000      	b.n	3efa <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    3ef8:	231d      	movs	r3, #29
}
    3efa:	0018      	movs	r0, r3
    3efc:	46bd      	mov	sp, r7
    3efe:	b004      	add	sp, #16
    3f00:	bd80      	pop	{r7, pc}
    3f02:	46c0      	nop			; (mov r8, r8)
    3f04:	200000a4 	.word	0x200000a4
    3f08:	00003b29 	.word	0x00003b29
    3f0c:	00005919 	.word	0x00005919
    3f10:	0000595d 	.word	0x0000595d

00003f14 <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
    3f14:	b580      	push	{r7, lr}
    3f16:	b082      	sub	sp, #8
    3f18:	af00      	add	r7, sp, #0
    3f1a:	6078      	str	r0, [r7, #4]
    3f1c:	000a      	movs	r2, r1
    3f1e:	1cfb      	adds	r3, r7, #3
    3f20:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
    3f22:	687b      	ldr	r3, [r7, #4]
    3f24:	4a34      	ldr	r2, [pc, #208]	; (3ff8 <_sercom_get_default_pad+0xe4>)
    3f26:	4293      	cmp	r3, r2
    3f28:	d022      	beq.n	3f70 <_sercom_get_default_pad+0x5c>
    3f2a:	4a33      	ldr	r2, [pc, #204]	; (3ff8 <_sercom_get_default_pad+0xe4>)
    3f2c:	4293      	cmp	r3, r2
    3f2e:	d803      	bhi.n	3f38 <_sercom_get_default_pad+0x24>
    3f30:	4a32      	ldr	r2, [pc, #200]	; (3ffc <_sercom_get_default_pad+0xe8>)
    3f32:	4293      	cmp	r3, r2
    3f34:	d007      	beq.n	3f46 <_sercom_get_default_pad+0x32>
    3f36:	e05a      	b.n	3fee <_sercom_get_default_pad+0xda>
    3f38:	4a31      	ldr	r2, [pc, #196]	; (4000 <_sercom_get_default_pad+0xec>)
    3f3a:	4293      	cmp	r3, r2
    3f3c:	d02d      	beq.n	3f9a <_sercom_get_default_pad+0x86>
    3f3e:	4a31      	ldr	r2, [pc, #196]	; (4004 <_sercom_get_default_pad+0xf0>)
    3f40:	4293      	cmp	r3, r2
    3f42:	d03f      	beq.n	3fc4 <_sercom_get_default_pad+0xb0>
    3f44:	e053      	b.n	3fee <_sercom_get_default_pad+0xda>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3f46:	1cfb      	adds	r3, r7, #3
    3f48:	781b      	ldrb	r3, [r3, #0]
    3f4a:	2b01      	cmp	r3, #1
    3f4c:	d00a      	beq.n	3f64 <_sercom_get_default_pad+0x50>
    3f4e:	dc02      	bgt.n	3f56 <_sercom_get_default_pad+0x42>
    3f50:	2b00      	cmp	r3, #0
    3f52:	d005      	beq.n	3f60 <_sercom_get_default_pad+0x4c>
    3f54:	e04b      	b.n	3fee <_sercom_get_default_pad+0xda>
    3f56:	2b02      	cmp	r3, #2
    3f58:	d006      	beq.n	3f68 <_sercom_get_default_pad+0x54>
    3f5a:	2b03      	cmp	r3, #3
    3f5c:	d006      	beq.n	3f6c <_sercom_get_default_pad+0x58>
    3f5e:	e046      	b.n	3fee <_sercom_get_default_pad+0xda>
    3f60:	4b29      	ldr	r3, [pc, #164]	; (4008 <_sercom_get_default_pad+0xf4>)
    3f62:	e045      	b.n	3ff0 <_sercom_get_default_pad+0xdc>
    3f64:	4b29      	ldr	r3, [pc, #164]	; (400c <_sercom_get_default_pad+0xf8>)
    3f66:	e043      	b.n	3ff0 <_sercom_get_default_pad+0xdc>
    3f68:	4b29      	ldr	r3, [pc, #164]	; (4010 <_sercom_get_default_pad+0xfc>)
    3f6a:	e041      	b.n	3ff0 <_sercom_get_default_pad+0xdc>
    3f6c:	4b29      	ldr	r3, [pc, #164]	; (4014 <_sercom_get_default_pad+0x100>)
    3f6e:	e03f      	b.n	3ff0 <_sercom_get_default_pad+0xdc>
    3f70:	1cfb      	adds	r3, r7, #3
    3f72:	781b      	ldrb	r3, [r3, #0]
    3f74:	2b01      	cmp	r3, #1
    3f76:	d00a      	beq.n	3f8e <_sercom_get_default_pad+0x7a>
    3f78:	dc02      	bgt.n	3f80 <_sercom_get_default_pad+0x6c>
    3f7a:	2b00      	cmp	r3, #0
    3f7c:	d005      	beq.n	3f8a <_sercom_get_default_pad+0x76>
    3f7e:	e036      	b.n	3fee <_sercom_get_default_pad+0xda>
    3f80:	2b02      	cmp	r3, #2
    3f82:	d006      	beq.n	3f92 <_sercom_get_default_pad+0x7e>
    3f84:	2b03      	cmp	r3, #3
    3f86:	d006      	beq.n	3f96 <_sercom_get_default_pad+0x82>
    3f88:	e031      	b.n	3fee <_sercom_get_default_pad+0xda>
    3f8a:	2303      	movs	r3, #3
    3f8c:	e030      	b.n	3ff0 <_sercom_get_default_pad+0xdc>
    3f8e:	4b22      	ldr	r3, [pc, #136]	; (4018 <_sercom_get_default_pad+0x104>)
    3f90:	e02e      	b.n	3ff0 <_sercom_get_default_pad+0xdc>
    3f92:	4b22      	ldr	r3, [pc, #136]	; (401c <_sercom_get_default_pad+0x108>)
    3f94:	e02c      	b.n	3ff0 <_sercom_get_default_pad+0xdc>
    3f96:	4b22      	ldr	r3, [pc, #136]	; (4020 <_sercom_get_default_pad+0x10c>)
    3f98:	e02a      	b.n	3ff0 <_sercom_get_default_pad+0xdc>
    3f9a:	1cfb      	adds	r3, r7, #3
    3f9c:	781b      	ldrb	r3, [r3, #0]
    3f9e:	2b01      	cmp	r3, #1
    3fa0:	d00a      	beq.n	3fb8 <_sercom_get_default_pad+0xa4>
    3fa2:	dc02      	bgt.n	3faa <_sercom_get_default_pad+0x96>
    3fa4:	2b00      	cmp	r3, #0
    3fa6:	d005      	beq.n	3fb4 <_sercom_get_default_pad+0xa0>
    3fa8:	e021      	b.n	3fee <_sercom_get_default_pad+0xda>
    3faa:	2b02      	cmp	r3, #2
    3fac:	d006      	beq.n	3fbc <_sercom_get_default_pad+0xa8>
    3fae:	2b03      	cmp	r3, #3
    3fb0:	d006      	beq.n	3fc0 <_sercom_get_default_pad+0xac>
    3fb2:	e01c      	b.n	3fee <_sercom_get_default_pad+0xda>
    3fb4:	4b1b      	ldr	r3, [pc, #108]	; (4024 <_sercom_get_default_pad+0x110>)
    3fb6:	e01b      	b.n	3ff0 <_sercom_get_default_pad+0xdc>
    3fb8:	4b1b      	ldr	r3, [pc, #108]	; (4028 <_sercom_get_default_pad+0x114>)
    3fba:	e019      	b.n	3ff0 <_sercom_get_default_pad+0xdc>
    3fbc:	4b1b      	ldr	r3, [pc, #108]	; (402c <_sercom_get_default_pad+0x118>)
    3fbe:	e017      	b.n	3ff0 <_sercom_get_default_pad+0xdc>
    3fc0:	4b1b      	ldr	r3, [pc, #108]	; (4030 <_sercom_get_default_pad+0x11c>)
    3fc2:	e015      	b.n	3ff0 <_sercom_get_default_pad+0xdc>
    3fc4:	1cfb      	adds	r3, r7, #3
    3fc6:	781b      	ldrb	r3, [r3, #0]
    3fc8:	2b01      	cmp	r3, #1
    3fca:	d00a      	beq.n	3fe2 <_sercom_get_default_pad+0xce>
    3fcc:	dc02      	bgt.n	3fd4 <_sercom_get_default_pad+0xc0>
    3fce:	2b00      	cmp	r3, #0
    3fd0:	d005      	beq.n	3fde <_sercom_get_default_pad+0xca>
    3fd2:	e00c      	b.n	3fee <_sercom_get_default_pad+0xda>
    3fd4:	2b02      	cmp	r3, #2
    3fd6:	d006      	beq.n	3fe6 <_sercom_get_default_pad+0xd2>
    3fd8:	2b03      	cmp	r3, #3
    3fda:	d006      	beq.n	3fea <_sercom_get_default_pad+0xd6>
    3fdc:	e007      	b.n	3fee <_sercom_get_default_pad+0xda>
    3fde:	4b15      	ldr	r3, [pc, #84]	; (4034 <_sercom_get_default_pad+0x120>)
    3fe0:	e006      	b.n	3ff0 <_sercom_get_default_pad+0xdc>
    3fe2:	4b15      	ldr	r3, [pc, #84]	; (4038 <_sercom_get_default_pad+0x124>)
    3fe4:	e004      	b.n	3ff0 <_sercom_get_default_pad+0xdc>
    3fe6:	4b15      	ldr	r3, [pc, #84]	; (403c <_sercom_get_default_pad+0x128>)
    3fe8:	e002      	b.n	3ff0 <_sercom_get_default_pad+0xdc>
    3fea:	4b15      	ldr	r3, [pc, #84]	; (4040 <_sercom_get_default_pad+0x12c>)
    3fec:	e000      	b.n	3ff0 <_sercom_get_default_pad+0xdc>
	}

	Assert(false);
	return 0;
    3fee:	2300      	movs	r3, #0
}
    3ff0:	0018      	movs	r0, r3
    3ff2:	46bd      	mov	sp, r7
    3ff4:	b002      	add	sp, #8
    3ff6:	bd80      	pop	{r7, pc}
    3ff8:	42000c00 	.word	0x42000c00
    3ffc:	42000800 	.word	0x42000800
    4000:	42001000 	.word	0x42001000
    4004:	42001400 	.word	0x42001400
    4008:	00040003 	.word	0x00040003
    400c:	00050003 	.word	0x00050003
    4010:	00060003 	.word	0x00060003
    4014:	00070003 	.word	0x00070003
    4018:	00010003 	.word	0x00010003
    401c:	001e0003 	.word	0x001e0003
    4020:	001f0003 	.word	0x001f0003
    4024:	00080003 	.word	0x00080003
    4028:	00090003 	.word	0x00090003
    402c:	000a0003 	.word	0x000a0003
    4030:	000b0003 	.word	0x000b0003
    4034:	00100003 	.word	0x00100003
    4038:	00110003 	.word	0x00110003
    403c:	00120003 	.word	0x00120003
    4040:	00130003 	.word	0x00130003

00004044 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    4044:	b590      	push	{r4, r7, lr}
    4046:	b089      	sub	sp, #36	; 0x24
    4048:	af00      	add	r7, sp, #0
    404a:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    404c:	230c      	movs	r3, #12
    404e:	18fb      	adds	r3, r7, r3
    4050:	4a0f      	ldr	r2, [pc, #60]	; (4090 <_sercom_get_sercom_inst_index+0x4c>)
    4052:	ca13      	ldmia	r2!, {r0, r1, r4}
    4054:	c313      	stmia	r3!, {r0, r1, r4}
    4056:	6812      	ldr	r2, [r2, #0]
    4058:	601a      	str	r2, [r3, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    405a:	2300      	movs	r3, #0
    405c:	61fb      	str	r3, [r7, #28]
    405e:	e00e      	b.n	407e <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    4060:	230c      	movs	r3, #12
    4062:	18fb      	adds	r3, r7, r3
    4064:	69fa      	ldr	r2, [r7, #28]
    4066:	0092      	lsls	r2, r2, #2
    4068:	58d3      	ldr	r3, [r2, r3]
    406a:	001a      	movs	r2, r3
    406c:	687b      	ldr	r3, [r7, #4]
    406e:	429a      	cmp	r2, r3
    4070:	d102      	bne.n	4078 <_sercom_get_sercom_inst_index+0x34>
			return i;
    4072:	69fb      	ldr	r3, [r7, #28]
    4074:	b2db      	uxtb	r3, r3
    4076:	e006      	b.n	4086 <_sercom_get_sercom_inst_index+0x42>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    4078:	69fb      	ldr	r3, [r7, #28]
    407a:	3301      	adds	r3, #1
    407c:	61fb      	str	r3, [r7, #28]
    407e:	69fb      	ldr	r3, [r7, #28]
    4080:	2b03      	cmp	r3, #3
    4082:	d9ed      	bls.n	4060 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    4084:	2300      	movs	r3, #0
}
    4086:	0018      	movs	r0, r3
    4088:	46bd      	mov	sp, r7
    408a:	b009      	add	sp, #36	; 0x24
    408c:	bd90      	pop	{r4, r7, pc}
    408e:	46c0      	nop			; (mov r8, r8)
    4090:	00008dd0 	.word	0x00008dd0

00004094 <system_gclk_chan_get_config_defaults>:
{
    4094:	b580      	push	{r7, lr}
    4096:	b082      	sub	sp, #8
    4098:	af00      	add	r7, sp, #0
    409a:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    409c:	687b      	ldr	r3, [r7, #4]
    409e:	2200      	movs	r2, #0
    40a0:	701a      	strb	r2, [r3, #0]
}
    40a2:	46c0      	nop			; (mov r8, r8)
    40a4:	46bd      	mov	sp, r7
    40a6:	b002      	add	sp, #8
    40a8:	bd80      	pop	{r7, pc}
	...

000040ac <system_apb_clock_set_mask>:
{
    40ac:	b580      	push	{r7, lr}
    40ae:	b082      	sub	sp, #8
    40b0:	af00      	add	r7, sp, #0
    40b2:	0002      	movs	r2, r0
    40b4:	6039      	str	r1, [r7, #0]
    40b6:	1dfb      	adds	r3, r7, #7
    40b8:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    40ba:	1dfb      	adds	r3, r7, #7
    40bc:	781b      	ldrb	r3, [r3, #0]
    40be:	2b01      	cmp	r3, #1
    40c0:	d00a      	beq.n	40d8 <system_apb_clock_set_mask+0x2c>
    40c2:	2b02      	cmp	r3, #2
    40c4:	d00f      	beq.n	40e6 <system_apb_clock_set_mask+0x3a>
    40c6:	2b00      	cmp	r3, #0
    40c8:	d114      	bne.n	40f4 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    40ca:	4b0e      	ldr	r3, [pc, #56]	; (4104 <system_apb_clock_set_mask+0x58>)
    40cc:	4a0d      	ldr	r2, [pc, #52]	; (4104 <system_apb_clock_set_mask+0x58>)
    40ce:	6991      	ldr	r1, [r2, #24]
    40d0:	683a      	ldr	r2, [r7, #0]
    40d2:	430a      	orrs	r2, r1
    40d4:	619a      	str	r2, [r3, #24]
			break;
    40d6:	e00f      	b.n	40f8 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    40d8:	4b0a      	ldr	r3, [pc, #40]	; (4104 <system_apb_clock_set_mask+0x58>)
    40da:	4a0a      	ldr	r2, [pc, #40]	; (4104 <system_apb_clock_set_mask+0x58>)
    40dc:	69d1      	ldr	r1, [r2, #28]
    40de:	683a      	ldr	r2, [r7, #0]
    40e0:	430a      	orrs	r2, r1
    40e2:	61da      	str	r2, [r3, #28]
			break;
    40e4:	e008      	b.n	40f8 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    40e6:	4b07      	ldr	r3, [pc, #28]	; (4104 <system_apb_clock_set_mask+0x58>)
    40e8:	4a06      	ldr	r2, [pc, #24]	; (4104 <system_apb_clock_set_mask+0x58>)
    40ea:	6a11      	ldr	r1, [r2, #32]
    40ec:	683a      	ldr	r2, [r7, #0]
    40ee:	430a      	orrs	r2, r1
    40f0:	621a      	str	r2, [r3, #32]
			break;
    40f2:	e001      	b.n	40f8 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    40f4:	2317      	movs	r3, #23
    40f6:	e000      	b.n	40fa <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    40f8:	2300      	movs	r3, #0
}
    40fa:	0018      	movs	r0, r3
    40fc:	46bd      	mov	sp, r7
    40fe:	b002      	add	sp, #8
    4100:	bd80      	pop	{r7, pc}
    4102:	46c0      	nop			; (mov r8, r8)
    4104:	40000400 	.word	0x40000400

00004108 <system_pinmux_get_config_defaults>:
{
    4108:	b580      	push	{r7, lr}
    410a:	b082      	sub	sp, #8
    410c:	af00      	add	r7, sp, #0
    410e:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4110:	687b      	ldr	r3, [r7, #4]
    4112:	2280      	movs	r2, #128	; 0x80
    4114:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4116:	687b      	ldr	r3, [r7, #4]
    4118:	2200      	movs	r2, #0
    411a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    411c:	687b      	ldr	r3, [r7, #4]
    411e:	2201      	movs	r2, #1
    4120:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    4122:	687b      	ldr	r3, [r7, #4]
    4124:	2200      	movs	r2, #0
    4126:	70da      	strb	r2, [r3, #3]
}
    4128:	46c0      	nop			; (mov r8, r8)
    412a:	46bd      	mov	sp, r7
    412c:	b002      	add	sp, #8
    412e:	bd80      	pop	{r7, pc}

00004130 <system_is_debugger_present>:
{
    4130:	b580      	push	{r7, lr}
    4132:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    4134:	4b05      	ldr	r3, [pc, #20]	; (414c <system_is_debugger_present+0x1c>)
    4136:	789b      	ldrb	r3, [r3, #2]
    4138:	b2db      	uxtb	r3, r3
    413a:	001a      	movs	r2, r3
    413c:	2302      	movs	r3, #2
    413e:	4013      	ands	r3, r2
    4140:	1e5a      	subs	r2, r3, #1
    4142:	4193      	sbcs	r3, r2
    4144:	b2db      	uxtb	r3, r3
}
    4146:	0018      	movs	r0, r3
    4148:	46bd      	mov	sp, r7
    414a:	bd80      	pop	{r7, pc}
    414c:	41002000 	.word	0x41002000

00004150 <usart_is_syncing>:
{
    4150:	b580      	push	{r7, lr}
    4152:	b084      	sub	sp, #16
    4154:	af00      	add	r7, sp, #0
    4156:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    4158:	687b      	ldr	r3, [r7, #4]
    415a:	681b      	ldr	r3, [r3, #0]
    415c:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    415e:	68fb      	ldr	r3, [r7, #12]
    4160:	69db      	ldr	r3, [r3, #28]
    4162:	1e5a      	subs	r2, r3, #1
    4164:	4193      	sbcs	r3, r2
    4166:	b2db      	uxtb	r3, r3
}
    4168:	0018      	movs	r0, r3
    416a:	46bd      	mov	sp, r7
    416c:	b004      	add	sp, #16
    416e:	bd80      	pop	{r7, pc}

00004170 <_usart_wait_for_sync>:
{
    4170:	b580      	push	{r7, lr}
    4172:	b082      	sub	sp, #8
    4174:	af00      	add	r7, sp, #0
    4176:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    4178:	46c0      	nop			; (mov r8, r8)
    417a:	687b      	ldr	r3, [r7, #4]
    417c:	0018      	movs	r0, r3
    417e:	4b04      	ldr	r3, [pc, #16]	; (4190 <_usart_wait_for_sync+0x20>)
    4180:	4798      	blx	r3
    4182:	1e03      	subs	r3, r0, #0
    4184:	d1f9      	bne.n	417a <_usart_wait_for_sync+0xa>
}
    4186:	46c0      	nop			; (mov r8, r8)
    4188:	46bd      	mov	sp, r7
    418a:	b002      	add	sp, #8
    418c:	bd80      	pop	{r7, pc}
    418e:	46c0      	nop			; (mov r8, r8)
    4190:	00004151 	.word	0x00004151

00004194 <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
    4194:	b5b0      	push	{r4, r5, r7, lr}
    4196:	b08c      	sub	sp, #48	; 0x30
    4198:	af02      	add	r7, sp, #8
    419a:	6078      	str	r0, [r7, #4]
    419c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    419e:	687b      	ldr	r3, [r7, #4]
    41a0:	681b      	ldr	r3, [r3, #0]
    41a2:	61bb      	str	r3, [r7, #24]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    41a4:	687b      	ldr	r3, [r7, #4]
    41a6:	681b      	ldr	r3, [r3, #0]
    41a8:	0018      	movs	r0, r3
    41aa:	4ba8      	ldr	r3, [pc, #672]	; (444c <_usart_set_config+0x2b8>)
    41ac:	4798      	blx	r3
    41ae:	0003      	movs	r3, r0
    41b0:	617b      	str	r3, [r7, #20]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    41b2:	697b      	ldr	r3, [r7, #20]
    41b4:	3314      	adds	r3, #20
    41b6:	613b      	str	r3, [r7, #16]

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
    41b8:	2300      	movs	r3, #0
    41ba:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ctrlb = 0;
    41bc:	2300      	movs	r3, #0
    41be:	623b      	str	r3, [r7, #32]
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    41c0:	230a      	movs	r3, #10
    41c2:	18fb      	adds	r3, r7, r3
    41c4:	2200      	movs	r2, #0
    41c6:	801a      	strh	r2, [r3, #0]
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    41c8:	231f      	movs	r3, #31
    41ca:	18fb      	adds	r3, r7, r3
    41cc:	2200      	movs	r2, #0
    41ce:	701a      	strb	r2, [r3, #0]
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    41d0:	231e      	movs	r3, #30
    41d2:	18fb      	adds	r3, r7, r3
    41d4:	2210      	movs	r2, #16
    41d6:	701a      	strb	r2, [r3, #0]

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    41d8:	683b      	ldr	r3, [r7, #0]
    41da:	8a1b      	ldrh	r3, [r3, #16]
    41dc:	2280      	movs	r2, #128	; 0x80
    41de:	01d2      	lsls	r2, r2, #7
    41e0:	4293      	cmp	r3, r2
    41e2:	d01c      	beq.n	421e <_usart_set_config+0x8a>
    41e4:	2280      	movs	r2, #128	; 0x80
    41e6:	01d2      	lsls	r2, r2, #7
    41e8:	4293      	cmp	r3, r2
    41ea:	dc06      	bgt.n	41fa <_usart_set_config+0x66>
    41ec:	2b00      	cmp	r3, #0
    41ee:	d00d      	beq.n	420c <_usart_set_config+0x78>
    41f0:	2280      	movs	r2, #128	; 0x80
    41f2:	0192      	lsls	r2, r2, #6
    41f4:	4293      	cmp	r3, r2
    41f6:	d024      	beq.n	4242 <_usart_set_config+0xae>
    41f8:	e035      	b.n	4266 <_usart_set_config+0xd2>
    41fa:	22c0      	movs	r2, #192	; 0xc0
    41fc:	01d2      	lsls	r2, r2, #7
    41fe:	4293      	cmp	r3, r2
    4200:	d028      	beq.n	4254 <_usart_set_config+0xc0>
    4202:	2280      	movs	r2, #128	; 0x80
    4204:	0212      	lsls	r2, r2, #8
    4206:	4293      	cmp	r3, r2
    4208:	d012      	beq.n	4230 <_usart_set_config+0x9c>
    420a:	e02c      	b.n	4266 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    420c:	231f      	movs	r3, #31
    420e:	18fb      	adds	r3, r7, r3
    4210:	2200      	movs	r2, #0
    4212:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    4214:	231e      	movs	r3, #30
    4216:	18fb      	adds	r3, r7, r3
    4218:	2210      	movs	r2, #16
    421a:	701a      	strb	r2, [r3, #0]
			break;
    421c:	e023      	b.n	4266 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    421e:	231f      	movs	r3, #31
    4220:	18fb      	adds	r3, r7, r3
    4222:	2200      	movs	r2, #0
    4224:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    4226:	231e      	movs	r3, #30
    4228:	18fb      	adds	r3, r7, r3
    422a:	2208      	movs	r2, #8
    422c:	701a      	strb	r2, [r3, #0]
			break;
    422e:	e01a      	b.n	4266 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    4230:	231f      	movs	r3, #31
    4232:	18fb      	adds	r3, r7, r3
    4234:	2200      	movs	r2, #0
    4236:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    4238:	231e      	movs	r3, #30
    423a:	18fb      	adds	r3, r7, r3
    423c:	2203      	movs	r2, #3
    423e:	701a      	strb	r2, [r3, #0]
			break;
    4240:	e011      	b.n	4266 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    4242:	231f      	movs	r3, #31
    4244:	18fb      	adds	r3, r7, r3
    4246:	2201      	movs	r2, #1
    4248:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    424a:	231e      	movs	r3, #30
    424c:	18fb      	adds	r3, r7, r3
    424e:	2210      	movs	r2, #16
    4250:	701a      	strb	r2, [r3, #0]
			break;
    4252:	e008      	b.n	4266 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    4254:	231f      	movs	r3, #31
    4256:	18fb      	adds	r3, r7, r3
    4258:	2201      	movs	r2, #1
    425a:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    425c:	231e      	movs	r3, #30
    425e:	18fb      	adds	r3, r7, r3
    4260:	2208      	movs	r2, #8
    4262:	701a      	strb	r2, [r3, #0]
			break;
    4264:	46c0      	nop			; (mov r8, r8)
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    4266:	683b      	ldr	r3, [r7, #0]
    4268:	681a      	ldr	r2, [r3, #0]
		(uint32_t)config->mux_setting |
    426a:	683b      	ldr	r3, [r7, #0]
    426c:	68db      	ldr	r3, [r3, #12]
	ctrla = (uint32_t)config->data_order |
    426e:	431a      	orrs	r2, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    4270:	683b      	ldr	r3, [r7, #0]
    4272:	695b      	ldr	r3, [r3, #20]
		(uint32_t)config->mux_setting |
    4274:	4313      	orrs	r3, r2
		config->sample_rate |
    4276:	683a      	ldr	r2, [r7, #0]
    4278:	8a12      	ldrh	r2, [r2, #16]
		config->sample_adjustment |
    427a:	4313      	orrs	r3, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    427c:	683a      	ldr	r2, [r7, #0]
    427e:	7e12      	ldrb	r2, [r2, #24]
    4280:	0212      	lsls	r2, r2, #8
		config->sample_rate |
    4282:	4313      	orrs	r3, r2
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    4284:	683a      	ldr	r2, [r7, #0]
    4286:	2126      	movs	r1, #38	; 0x26
    4288:	5c52      	ldrb	r2, [r2, r1]
    428a:	0752      	lsls	r2, r2, #29
	ctrla = (uint32_t)config->data_order |
    428c:	4313      	orrs	r3, r2
    428e:	627b      	str	r3, [r7, #36]	; 0x24

	enum status_code status_code = STATUS_OK;
    4290:	231d      	movs	r3, #29
    4292:	18fb      	adds	r3, r7, r3
    4294:	2200      	movs	r2, #0
    4296:	701a      	strb	r2, [r3, #0]

	transfer_mode = (uint32_t)config->transfer_mode;
    4298:	683b      	ldr	r3, [r7, #0]
    429a:	685b      	ldr	r3, [r3, #4]
    429c:	60fb      	str	r3, [r7, #12]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    429e:	68fb      	ldr	r3, [r7, #12]
    42a0:	2b00      	cmp	r3, #0
    42a2:	d01e      	beq.n	42e2 <_usart_set_config+0x14e>
    42a4:	2280      	movs	r2, #128	; 0x80
    42a6:	0552      	lsls	r2, r2, #21
    42a8:	4293      	cmp	r3, r2
    42aa:	d14f      	bne.n	434c <_usart_set_config+0x1b8>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    42ac:	683b      	ldr	r3, [r7, #0]
    42ae:	2227      	movs	r2, #39	; 0x27
    42b0:	5c9b      	ldrb	r3, [r3, r2]
    42b2:	2201      	movs	r2, #1
    42b4:	4053      	eors	r3, r2
    42b6:	b2db      	uxtb	r3, r3
    42b8:	2b00      	cmp	r3, #0
    42ba:	d046      	beq.n	434a <_usart_set_config+0x1b6>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    42bc:	683b      	ldr	r3, [r7, #0]
    42be:	6a1d      	ldr	r5, [r3, #32]
    42c0:	693b      	ldr	r3, [r7, #16]
    42c2:	b2db      	uxtb	r3, r3
    42c4:	0018      	movs	r0, r3
    42c6:	4b62      	ldr	r3, [pc, #392]	; (4450 <_usart_set_config+0x2bc>)
    42c8:	4798      	blx	r3
    42ca:	0001      	movs	r1, r0
    42cc:	231d      	movs	r3, #29
    42ce:	18fc      	adds	r4, r7, r3
    42d0:	230a      	movs	r3, #10
    42d2:	18fb      	adds	r3, r7, r3
    42d4:	001a      	movs	r2, r3
    42d6:	0028      	movs	r0, r5
    42d8:	4b5e      	ldr	r3, [pc, #376]	; (4454 <_usart_set_config+0x2c0>)
    42da:	4798      	blx	r3
    42dc:	0003      	movs	r3, r0
    42de:	7023      	strb	r3, [r4, #0]
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
    42e0:	e033      	b.n	434a <_usart_set_config+0x1b6>

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    42e2:	683b      	ldr	r3, [r7, #0]
    42e4:	2227      	movs	r2, #39	; 0x27
    42e6:	5c9b      	ldrb	r3, [r3, r2]
    42e8:	2b00      	cmp	r3, #0
    42ea:	d014      	beq.n	4316 <_usart_set_config+0x182>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    42ec:	683b      	ldr	r3, [r7, #0]
    42ee:	6a18      	ldr	r0, [r3, #32]
    42f0:	683b      	ldr	r3, [r7, #0]
    42f2:	6a99      	ldr	r1, [r3, #40]	; 0x28
				status_code =
    42f4:	231d      	movs	r3, #29
    42f6:	18fc      	adds	r4, r7, r3
    42f8:	231f      	movs	r3, #31
    42fa:	18fb      	adds	r3, r7, r3
    42fc:	781d      	ldrb	r5, [r3, #0]
    42fe:	230a      	movs	r3, #10
    4300:	18fa      	adds	r2, r7, r3
    4302:	231e      	movs	r3, #30
    4304:	18fb      	adds	r3, r7, r3
    4306:	781b      	ldrb	r3, [r3, #0]
    4308:	9300      	str	r3, [sp, #0]
    430a:	002b      	movs	r3, r5
    430c:	4d52      	ldr	r5, [pc, #328]	; (4458 <_usart_set_config+0x2c4>)
    430e:	47a8      	blx	r5
    4310:	0003      	movs	r3, r0
    4312:	7023      	strb	r3, [r4, #0]
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
    4314:	e01a      	b.n	434c <_usart_set_config+0x1b8>
						_sercom_get_async_baud_val(config->baudrate,
    4316:	683b      	ldr	r3, [r7, #0]
    4318:	6a1d      	ldr	r5, [r3, #32]
    431a:	693b      	ldr	r3, [r7, #16]
    431c:	b2db      	uxtb	r3, r3
    431e:	0018      	movs	r0, r3
    4320:	4b4b      	ldr	r3, [pc, #300]	; (4450 <_usart_set_config+0x2bc>)
    4322:	4798      	blx	r3
				status_code =
    4324:	231d      	movs	r3, #29
    4326:	18fc      	adds	r4, r7, r3
    4328:	231f      	movs	r3, #31
    432a:	18fb      	adds	r3, r7, r3
    432c:	7819      	ldrb	r1, [r3, #0]
    432e:	230a      	movs	r3, #10
    4330:	18fa      	adds	r2, r7, r3
    4332:	231e      	movs	r3, #30
    4334:	18fb      	adds	r3, r7, r3
    4336:	781b      	ldrb	r3, [r3, #0]
    4338:	9300      	str	r3, [sp, #0]
    433a:	000b      	movs	r3, r1
    433c:	0001      	movs	r1, r0
    433e:	0028      	movs	r0, r5
    4340:	4d45      	ldr	r5, [pc, #276]	; (4458 <_usart_set_config+0x2c4>)
    4342:	47a8      	blx	r5
    4344:	0003      	movs	r3, r0
    4346:	7023      	strb	r3, [r4, #0]
			break;
    4348:	e000      	b.n	434c <_usart_set_config+0x1b8>
			break;
    434a:	46c0      	nop			; (mov r8, r8)
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    434c:	231d      	movs	r3, #29
    434e:	18fb      	adds	r3, r7, r3
    4350:	781b      	ldrb	r3, [r3, #0]
    4352:	2b00      	cmp	r3, #0
    4354:	d003      	beq.n	435e <_usart_set_config+0x1ca>
		/* Abort */
		return status_code;
    4356:	231d      	movs	r3, #29
    4358:	18fb      	adds	r3, r7, r3
    435a:	781b      	ldrb	r3, [r3, #0]
    435c:	e071      	b.n	4442 <_usart_set_config+0x2ae>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    435e:	683b      	ldr	r3, [r7, #0]
    4360:	7e5b      	ldrb	r3, [r3, #25]
    4362:	2b00      	cmp	r3, #0
    4364:	d003      	beq.n	436e <_usart_set_config+0x1da>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    4366:	683b      	ldr	r3, [r7, #0]
    4368:	7e9a      	ldrb	r2, [r3, #26]
    436a:	69bb      	ldr	r3, [r7, #24]
    436c:	739a      	strb	r2, [r3, #14]
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    436e:	687b      	ldr	r3, [r7, #4]
    4370:	0018      	movs	r0, r3
    4372:	4b3a      	ldr	r3, [pc, #232]	; (445c <_usart_set_config+0x2c8>)
    4374:	4798      	blx	r3

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    4376:	230a      	movs	r3, #10
    4378:	18fb      	adds	r3, r7, r3
    437a:	881a      	ldrh	r2, [r3, #0]
    437c:	69bb      	ldr	r3, [r7, #24]
    437e:	819a      	strh	r2, [r3, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    4380:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    4382:	68fb      	ldr	r3, [r7, #12]
    4384:	4313      	orrs	r3, r2
    4386:	627b      	str	r3, [r7, #36]	; 0x24

	if (config->use_external_clock == false) {
    4388:	683b      	ldr	r3, [r7, #0]
    438a:	2227      	movs	r2, #39	; 0x27
    438c:	5c9b      	ldrb	r3, [r3, r2]
    438e:	2201      	movs	r2, #1
    4390:	4053      	eors	r3, r2
    4392:	b2db      	uxtb	r3, r3
    4394:	2b00      	cmp	r3, #0
    4396:	d003      	beq.n	43a0 <_usart_set_config+0x20c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    4398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    439a:	2204      	movs	r2, #4
    439c:	4313      	orrs	r3, r2
    439e:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    43a0:	683b      	ldr	r3, [r7, #0]
    43a2:	7e5b      	ldrb	r3, [r3, #25]
    43a4:	029a      	lsls	r2, r3, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    43a6:	683b      	ldr	r3, [r7, #0]
    43a8:	7f1b      	ldrb	r3, [r3, #28]
    43aa:	025b      	lsls	r3, r3, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    43ac:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    43ae:	683b      	ldr	r3, [r7, #0]
    43b0:	7f5b      	ldrb	r3, [r3, #29]
    43b2:	021b      	lsls	r3, r3, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    43b4:	431a      	orrs	r2, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    43b6:	683b      	ldr	r3, [r7, #0]
    43b8:	2124      	movs	r1, #36	; 0x24
    43ba:	5c5b      	ldrb	r3, [r3, r1]
    43bc:	045b      	lsls	r3, r3, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    43be:	431a      	orrs	r2, r3
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    43c0:	683b      	ldr	r3, [r7, #0]
    43c2:	2125      	movs	r1, #37	; 0x25
    43c4:	5c5b      	ldrb	r3, [r3, r1]
    43c6:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    43c8:	4313      	orrs	r3, r2
	ctrlb =  
    43ca:	623b      	str	r3, [r7, #32]
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    43cc:	683b      	ldr	r3, [r7, #0]
    43ce:	7adb      	ldrb	r3, [r3, #11]
    43d0:	001a      	movs	r2, r3
    43d2:	6a3b      	ldr	r3, [r7, #32]
    43d4:	4313      	orrs	r3, r2
    43d6:	623b      	str	r3, [r7, #32]
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    43d8:	683b      	ldr	r3, [r7, #0]
    43da:	891b      	ldrh	r3, [r3, #8]
    43dc:	2bff      	cmp	r3, #255	; 0xff
    43de:	d00b      	beq.n	43f8 <_usart_set_config+0x264>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    43e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    43e2:	2280      	movs	r2, #128	; 0x80
    43e4:	0452      	lsls	r2, r2, #17
    43e6:	4313      	orrs	r3, r2
    43e8:	627b      	str	r3, [r7, #36]	; 0x24
		ctrlb |= config->parity;
    43ea:	683b      	ldr	r3, [r7, #0]
    43ec:	891b      	ldrh	r3, [r3, #8]
    43ee:	001a      	movs	r2, r3
    43f0:	6a3b      	ldr	r3, [r7, #32]
    43f2:	4313      	orrs	r3, r2
    43f4:	623b      	str	r3, [r7, #32]
    43f6:	e008      	b.n	440a <_usart_set_config+0x276>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    43f8:	683b      	ldr	r3, [r7, #0]
    43fa:	7edb      	ldrb	r3, [r3, #27]
    43fc:	2b00      	cmp	r3, #0
    43fe:	d004      	beq.n	440a <_usart_set_config+0x276>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    4400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    4402:	2280      	movs	r2, #128	; 0x80
    4404:	04d2      	lsls	r2, r2, #19
    4406:	4313      	orrs	r3, r2
    4408:	627b      	str	r3, [r7, #36]	; 0x24
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    440a:	683b      	ldr	r3, [r7, #0]
    440c:	222c      	movs	r2, #44	; 0x2c
    440e:	5c9b      	ldrb	r3, [r3, r2]
    4410:	2b00      	cmp	r3, #0
    4412:	d103      	bne.n	441c <_usart_set_config+0x288>
    4414:	4b12      	ldr	r3, [pc, #72]	; (4460 <_usart_set_config+0x2cc>)
    4416:	4798      	blx	r3
    4418:	1e03      	subs	r3, r0, #0
    441a:	d003      	beq.n	4424 <_usart_set_config+0x290>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    441c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    441e:	2280      	movs	r2, #128	; 0x80
    4420:	4313      	orrs	r3, r2
    4422:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    4424:	687b      	ldr	r3, [r7, #4]
    4426:	0018      	movs	r0, r3
    4428:	4b0c      	ldr	r3, [pc, #48]	; (445c <_usart_set_config+0x2c8>)
    442a:	4798      	blx	r3

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    442c:	69bb      	ldr	r3, [r7, #24]
    442e:	6a3a      	ldr	r2, [r7, #32]
    4430:	605a      	str	r2, [r3, #4]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    4432:	687b      	ldr	r3, [r7, #4]
    4434:	0018      	movs	r0, r3
    4436:	4b09      	ldr	r3, [pc, #36]	; (445c <_usart_set_config+0x2c8>)
    4438:	4798      	blx	r3

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    443a:	69bb      	ldr	r3, [r7, #24]
    443c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    443e:	601a      	str	r2, [r3, #0]
		_usart_wait_for_sync(module);
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
    4440:	2300      	movs	r3, #0
}
    4442:	0018      	movs	r0, r3
    4444:	46bd      	mov	sp, r7
    4446:	b00a      	add	sp, #40	; 0x28
    4448:	bdb0      	pop	{r4, r5, r7, pc}
    444a:	46c0      	nop			; (mov r8, r8)
    444c:	00004045 	.word	0x00004045
    4450:	00005a3d 	.word	0x00005a3d
    4454:	00003c1f 	.word	0x00003c1f
    4458:	00003c9d 	.word	0x00003c9d
    445c:	00004171 	.word	0x00004171
    4460:	00004131 	.word	0x00004131

00004464 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    4464:	b590      	push	{r4, r7, lr}
    4466:	b093      	sub	sp, #76	; 0x4c
    4468:	af00      	add	r7, sp, #0
    446a:	60f8      	str	r0, [r7, #12]
    446c:	60b9      	str	r1, [r7, #8]
    446e:	607a      	str	r2, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(hw);
	Assert(config);

	enum status_code status_code = STATUS_OK;
    4470:	233b      	movs	r3, #59	; 0x3b
    4472:	18fb      	adds	r3, r7, r3
    4474:	2200      	movs	r2, #0
    4476:	701a      	strb	r2, [r3, #0]

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    4478:	68fb      	ldr	r3, [r7, #12]
    447a:	68ba      	ldr	r2, [r7, #8]
    447c:	601a      	str	r2, [r3, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    447e:	68fb      	ldr	r3, [r7, #12]
    4480:	681b      	ldr	r3, [r3, #0]
    4482:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4484:	68fb      	ldr	r3, [r7, #12]
    4486:	681b      	ldr	r3, [r3, #0]
    4488:	0018      	movs	r0, r3
    448a:	4b86      	ldr	r3, [pc, #536]	; (46a4 <usart_init+0x240>)
    448c:	4798      	blx	r3
    448e:	0003      	movs	r3, r0
    4490:	633b      	str	r3, [r7, #48]	; 0x30
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    4492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    4494:	3302      	adds	r3, #2
    4496:	62fb      	str	r3, [r7, #44]	; 0x2c
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    449a:	3314      	adds	r3, #20
    449c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    449e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    44a0:	681b      	ldr	r3, [r3, #0]
    44a2:	2201      	movs	r2, #1
    44a4:	4013      	ands	r3, r2
    44a6:	d001      	beq.n	44ac <usart_init+0x48>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    44a8:	2305      	movs	r3, #5
    44aa:	e0f6      	b.n	469a <usart_init+0x236>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    44ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    44ae:	681b      	ldr	r3, [r3, #0]
    44b0:	2202      	movs	r2, #2
    44b2:	4013      	ands	r3, r2
    44b4:	d001      	beq.n	44ba <usart_init+0x56>
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    44b6:	231c      	movs	r3, #28
    44b8:	e0ef      	b.n	469a <usart_init+0x236>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    44ba:	2201      	movs	r2, #1
    44bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    44be:	409a      	lsls	r2, r3
    44c0:	0013      	movs	r3, r2
    44c2:	0019      	movs	r1, r3
    44c4:	2002      	movs	r0, #2
    44c6:	4b78      	ldr	r3, [pc, #480]	; (46a8 <usart_init+0x244>)
    44c8:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    44ca:	2324      	movs	r3, #36	; 0x24
    44cc:	18fb      	adds	r3, r7, r3
    44ce:	0018      	movs	r0, r3
    44d0:	4b76      	ldr	r3, [pc, #472]	; (46ac <usart_init+0x248>)
    44d2:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    44d4:	687b      	ldr	r3, [r7, #4]
    44d6:	222d      	movs	r2, #45	; 0x2d
    44d8:	5c9a      	ldrb	r2, [r3, r2]
    44da:	2324      	movs	r3, #36	; 0x24
    44dc:	18fb      	adds	r3, r7, r3
    44de:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    44e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    44e2:	b2db      	uxtb	r3, r3
    44e4:	2224      	movs	r2, #36	; 0x24
    44e6:	18ba      	adds	r2, r7, r2
    44e8:	0011      	movs	r1, r2
    44ea:	0018      	movs	r0, r3
    44ec:	4b70      	ldr	r3, [pc, #448]	; (46b0 <usart_init+0x24c>)
    44ee:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    44f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    44f2:	b2db      	uxtb	r3, r3
    44f4:	0018      	movs	r0, r3
    44f6:	4b6f      	ldr	r3, [pc, #444]	; (46b4 <usart_init+0x250>)
    44f8:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    44fa:	687b      	ldr	r3, [r7, #4]
    44fc:	222d      	movs	r2, #45	; 0x2d
    44fe:	5c9b      	ldrb	r3, [r3, r2]
    4500:	2100      	movs	r1, #0
    4502:	0018      	movs	r0, r3
    4504:	4b6c      	ldr	r3, [pc, #432]	; (46b8 <usart_init+0x254>)
    4506:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    4508:	687b      	ldr	r3, [r7, #4]
    450a:	7ada      	ldrb	r2, [r3, #11]
    450c:	68fb      	ldr	r3, [r7, #12]
    450e:	715a      	strb	r2, [r3, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    4510:	687b      	ldr	r3, [r7, #4]
    4512:	2224      	movs	r2, #36	; 0x24
    4514:	5c9a      	ldrb	r2, [r3, r2]
    4516:	68fb      	ldr	r3, [r7, #12]
    4518:	719a      	strb	r2, [r3, #6]
	module->transmitter_enabled = config->transmitter_enable;
    451a:	687b      	ldr	r3, [r7, #4]
    451c:	2225      	movs	r2, #37	; 0x25
    451e:	5c9a      	ldrb	r2, [r3, r2]
    4520:	68fb      	ldr	r3, [r7, #12]
    4522:	71da      	strb	r2, [r3, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    4524:	687b      	ldr	r3, [r7, #4]
    4526:	7eda      	ldrb	r2, [r3, #27]
    4528:	68fb      	ldr	r3, [r7, #12]
    452a:	721a      	strb	r2, [r3, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    452c:	687b      	ldr	r3, [r7, #4]
    452e:	7f1a      	ldrb	r2, [r3, #28]
    4530:	68fb      	ldr	r3, [r7, #12]
    4532:	725a      	strb	r2, [r3, #9]
#endif
#ifdef FEATURE_USART_ISO7816
	module->iso7816_mode_enabled = config->iso7816_config.enabled;
#endif
	/* Set configuration according to the config struct */
	status_code = _usart_set_config(module, config);
    4534:	233b      	movs	r3, #59	; 0x3b
    4536:	18fc      	adds	r4, r7, r3
    4538:	687a      	ldr	r2, [r7, #4]
    453a:	68fb      	ldr	r3, [r7, #12]
    453c:	0011      	movs	r1, r2
    453e:	0018      	movs	r0, r3
    4540:	4b5e      	ldr	r3, [pc, #376]	; (46bc <usart_init+0x258>)
    4542:	4798      	blx	r3
    4544:	0003      	movs	r3, r0
    4546:	7023      	strb	r3, [r4, #0]
	if(status_code != STATUS_OK) {
    4548:	233b      	movs	r3, #59	; 0x3b
    454a:	18fb      	adds	r3, r7, r3
    454c:	781b      	ldrb	r3, [r3, #0]
    454e:	2b00      	cmp	r3, #0
    4550:	d003      	beq.n	455a <usart_init+0xf6>
		return status_code;
    4552:	233b      	movs	r3, #59	; 0x3b
    4554:	18fb      	adds	r3, r7, r3
    4556:	781b      	ldrb	r3, [r3, #0]
    4558:	e09f      	b.n	469a <usart_init+0x236>
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    455a:	2320      	movs	r3, #32
    455c:	18fb      	adds	r3, r7, r3
    455e:	0018      	movs	r0, r3
    4560:	4b57      	ldr	r3, [pc, #348]	; (46c0 <usart_init+0x25c>)
    4562:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4564:	2320      	movs	r3, #32
    4566:	18fb      	adds	r3, r7, r3
    4568:	2200      	movs	r2, #0
    456a:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    456c:	2320      	movs	r3, #32
    456e:	18fb      	adds	r3, r7, r3
    4570:	2200      	movs	r2, #0
    4572:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    4574:	687b      	ldr	r3, [r7, #4]
    4576:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
    4578:	2310      	movs	r3, #16
    457a:	18fb      	adds	r3, r7, r3
    457c:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    457e:	687b      	ldr	r3, [r7, #4]
    4580:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
    4582:	2310      	movs	r3, #16
    4584:	18fb      	adds	r3, r7, r3
    4586:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
    4588:	687b      	ldr	r3, [r7, #4]
    458a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	uint32_t pad_pinmuxes[] = {
    458c:	2310      	movs	r3, #16
    458e:	18fb      	adds	r3, r7, r3
    4590:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
    4592:	687b      	ldr	r3, [r7, #4]
    4594:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	uint32_t pad_pinmuxes[] = {
    4596:	2310      	movs	r3, #16
    4598:	18fb      	adds	r3, r7, r3
    459a:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    459c:	2347      	movs	r3, #71	; 0x47
    459e:	18fb      	adds	r3, r7, r3
    45a0:	2200      	movs	r2, #0
    45a2:	701a      	strb	r2, [r3, #0]
    45a4:	e02c      	b.n	4600 <usart_init+0x19c>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    45a6:	2347      	movs	r3, #71	; 0x47
    45a8:	18fb      	adds	r3, r7, r3
    45aa:	781a      	ldrb	r2, [r3, #0]
    45ac:	2310      	movs	r3, #16
    45ae:	18fb      	adds	r3, r7, r3
    45b0:	0092      	lsls	r2, r2, #2
    45b2:	58d3      	ldr	r3, [r2, r3]
    45b4:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    45b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    45b8:	2b00      	cmp	r3, #0
    45ba:	d109      	bne.n	45d0 <usart_init+0x16c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    45bc:	2347      	movs	r3, #71	; 0x47
    45be:	18fb      	adds	r3, r7, r3
    45c0:	781a      	ldrb	r2, [r3, #0]
    45c2:	68bb      	ldr	r3, [r7, #8]
    45c4:	0011      	movs	r1, r2
    45c6:	0018      	movs	r0, r3
    45c8:	4b3e      	ldr	r3, [pc, #248]	; (46c4 <usart_init+0x260>)
    45ca:	4798      	blx	r3
    45cc:	0003      	movs	r3, r0
    45ce:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    45d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    45d2:	3301      	adds	r3, #1
    45d4:	d00d      	beq.n	45f2 <usart_init+0x18e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    45d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    45d8:	b2da      	uxtb	r2, r3
    45da:	2320      	movs	r3, #32
    45dc:	18fb      	adds	r3, r7, r3
    45de:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    45e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    45e2:	0c1b      	lsrs	r3, r3, #16
    45e4:	b2db      	uxtb	r3, r3
    45e6:	2220      	movs	r2, #32
    45e8:	18ba      	adds	r2, r7, r2
    45ea:	0011      	movs	r1, r2
    45ec:	0018      	movs	r0, r3
    45ee:	4b36      	ldr	r3, [pc, #216]	; (46c8 <usart_init+0x264>)
    45f0:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
    45f2:	2347      	movs	r3, #71	; 0x47
    45f4:	18fb      	adds	r3, r7, r3
    45f6:	781a      	ldrb	r2, [r3, #0]
    45f8:	2347      	movs	r3, #71	; 0x47
    45fa:	18fb      	adds	r3, r7, r3
    45fc:	3201      	adds	r2, #1
    45fe:	701a      	strb	r2, [r3, #0]
    4600:	2347      	movs	r3, #71	; 0x47
    4602:	18fb      	adds	r3, r7, r3
    4604:	781b      	ldrb	r3, [r3, #0]
    4606:	2b03      	cmp	r3, #3
    4608:	d9cd      	bls.n	45a6 <usart_init+0x142>
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    460a:	2300      	movs	r3, #0
    460c:	63fb      	str	r3, [r7, #60]	; 0x3c
    460e:	e00a      	b.n	4626 <usart_init+0x1c2>
		module->callback[i]            = NULL;
    4610:	68fa      	ldr	r2, [r7, #12]
    4612:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    4614:	3302      	adds	r3, #2
    4616:	009b      	lsls	r3, r3, #2
    4618:	18d3      	adds	r3, r2, r3
    461a:	3304      	adds	r3, #4
    461c:	2200      	movs	r2, #0
    461e:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    4620:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    4622:	3301      	adds	r3, #1
    4624:	63fb      	str	r3, [r7, #60]	; 0x3c
    4626:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    4628:	2b05      	cmp	r3, #5
    462a:	d9f1      	bls.n	4610 <usart_init+0x1ac>
	}

	module->tx_buffer_ptr              = NULL;
    462c:	68fb      	ldr	r3, [r7, #12]
    462e:	2200      	movs	r2, #0
    4630:	629a      	str	r2, [r3, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    4632:	68fb      	ldr	r3, [r7, #12]
    4634:	2200      	movs	r2, #0
    4636:	625a      	str	r2, [r3, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    4638:	68fb      	ldr	r3, [r7, #12]
    463a:	2200      	movs	r2, #0
    463c:	85da      	strh	r2, [r3, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    463e:	68fb      	ldr	r3, [r7, #12]
    4640:	2200      	movs	r2, #0
    4642:	859a      	strh	r2, [r3, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    4644:	68fb      	ldr	r3, [r7, #12]
    4646:	2230      	movs	r2, #48	; 0x30
    4648:	2100      	movs	r1, #0
    464a:	5499      	strb	r1, [r3, r2]
	module->callback_enable_mask       = 0x00;
    464c:	68fb      	ldr	r3, [r7, #12]
    464e:	2231      	movs	r2, #49	; 0x31
    4650:	2100      	movs	r1, #0
    4652:	5499      	strb	r1, [r3, r2]
	module->rx_status                  = STATUS_OK;
    4654:	68fb      	ldr	r3, [r7, #12]
    4656:	2232      	movs	r2, #50	; 0x32
    4658:	2100      	movs	r1, #0
    465a:	5499      	strb	r1, [r3, r2]
	module->tx_status                  = STATUS_OK;
    465c:	68fb      	ldr	r3, [r7, #12]
    465e:	2233      	movs	r2, #51	; 0x33
    4660:	2100      	movs	r1, #0
    4662:	5499      	strb	r1, [r3, r2]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    4664:	68fb      	ldr	r3, [r7, #12]
    4666:	681b      	ldr	r3, [r3, #0]
    4668:	2227      	movs	r2, #39	; 0x27
    466a:	18bc      	adds	r4, r7, r2
    466c:	0018      	movs	r0, r3
    466e:	4b0d      	ldr	r3, [pc, #52]	; (46a4 <usart_init+0x240>)
    4670:	4798      	blx	r3
    4672:	0003      	movs	r3, r0
    4674:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    4676:	4a15      	ldr	r2, [pc, #84]	; (46cc <usart_init+0x268>)
    4678:	2327      	movs	r3, #39	; 0x27
    467a:	18fb      	adds	r3, r7, r3
    467c:	781b      	ldrb	r3, [r3, #0]
    467e:	0011      	movs	r1, r2
    4680:	0018      	movs	r0, r3
    4682:	4b13      	ldr	r3, [pc, #76]	; (46d0 <usart_init+0x26c>)
    4684:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    4686:	2327      	movs	r3, #39	; 0x27
    4688:	18fb      	adds	r3, r7, r3
    468a:	781a      	ldrb	r2, [r3, #0]
    468c:	4b11      	ldr	r3, [pc, #68]	; (46d4 <usart_init+0x270>)
    468e:	0092      	lsls	r2, r2, #2
    4690:	68f9      	ldr	r1, [r7, #12]
    4692:	50d1      	str	r1, [r2, r3]
#endif

	return status_code;
    4694:	233b      	movs	r3, #59	; 0x3b
    4696:	18fb      	adds	r3, r7, r3
    4698:	781b      	ldrb	r3, [r3, #0]
}
    469a:	0018      	movs	r0, r3
    469c:	46bd      	mov	sp, r7
    469e:	b013      	add	sp, #76	; 0x4c
    46a0:	bd90      	pop	{r4, r7, pc}
    46a2:	46c0      	nop			; (mov r8, r8)
    46a4:	00004045 	.word	0x00004045
    46a8:	000040ad 	.word	0x000040ad
    46ac:	00004095 	.word	0x00004095
    46b0:	00005919 	.word	0x00005919
    46b4:	0000595d 	.word	0x0000595d
    46b8:	00003e89 	.word	0x00003e89
    46bc:	00004195 	.word	0x00004195
    46c0:	00004109 	.word	0x00004109
    46c4:	00003f15 	.word	0x00003f15
    46c8:	00005c05 	.word	0x00005c05
    46cc:	000048f1 	.word	0x000048f1
    46d0:	00004c45 	.word	0x00004c45
    46d4:	20000290 	.word	0x20000290

000046d8 <system_interrupt_enter_critical_section>:
{
    46d8:	b580      	push	{r7, lr}
    46da:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    46dc:	4b02      	ldr	r3, [pc, #8]	; (46e8 <system_interrupt_enter_critical_section+0x10>)
    46de:	4798      	blx	r3
}
    46e0:	46c0      	nop			; (mov r8, r8)
    46e2:	46bd      	mov	sp, r7
    46e4:	bd80      	pop	{r7, pc}
    46e6:	46c0      	nop			; (mov r8, r8)
    46e8:	00004f65 	.word	0x00004f65

000046ec <system_interrupt_leave_critical_section>:
{
    46ec:	b580      	push	{r7, lr}
    46ee:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    46f0:	4b02      	ldr	r3, [pc, #8]	; (46fc <system_interrupt_leave_critical_section+0x10>)
    46f2:	4798      	blx	r3
}
    46f4:	46c0      	nop			; (mov r8, r8)
    46f6:	46bd      	mov	sp, r7
    46f8:	bd80      	pop	{r7, pc}
    46fa:	46c0      	nop			; (mov r8, r8)
    46fc:	00004fb9 	.word	0x00004fb9

00004700 <usart_is_syncing>:
{
    4700:	b580      	push	{r7, lr}
    4702:	b084      	sub	sp, #16
    4704:	af00      	add	r7, sp, #0
    4706:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    4708:	687b      	ldr	r3, [r7, #4]
    470a:	681b      	ldr	r3, [r3, #0]
    470c:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    470e:	68fb      	ldr	r3, [r7, #12]
    4710:	69db      	ldr	r3, [r3, #28]
    4712:	1e5a      	subs	r2, r3, #1
    4714:	4193      	sbcs	r3, r2
    4716:	b2db      	uxtb	r3, r3
}
    4718:	0018      	movs	r0, r3
    471a:	46bd      	mov	sp, r7
    471c:	b004      	add	sp, #16
    471e:	bd80      	pop	{r7, pc}

00004720 <_usart_wait_for_sync>:
{
    4720:	b580      	push	{r7, lr}
    4722:	b082      	sub	sp, #8
    4724:	af00      	add	r7, sp, #0
    4726:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    4728:	46c0      	nop			; (mov r8, r8)
    472a:	687b      	ldr	r3, [r7, #4]
    472c:	0018      	movs	r0, r3
    472e:	4b04      	ldr	r3, [pc, #16]	; (4740 <_usart_wait_for_sync+0x20>)
    4730:	4798      	blx	r3
    4732:	1e03      	subs	r3, r0, #0
    4734:	d1f9      	bne.n	472a <_usart_wait_for_sync+0xa>
}
    4736:	46c0      	nop			; (mov r8, r8)
    4738:	46bd      	mov	sp, r7
    473a:	b002      	add	sp, #8
    473c:	bd80      	pop	{r7, pc}
    473e:	46c0      	nop			; (mov r8, r8)
    4740:	00004701 	.word	0x00004701

00004744 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    4744:	b580      	push	{r7, lr}
    4746:	b086      	sub	sp, #24
    4748:	af00      	add	r7, sp, #0
    474a:	60f8      	str	r0, [r7, #12]
    474c:	60b9      	str	r1, [r7, #8]
    474e:	1dbb      	adds	r3, r7, #6
    4750:	801a      	strh	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4752:	68fb      	ldr	r3, [r7, #12]
    4754:	681b      	ldr	r3, [r3, #0]
    4756:	617b      	str	r3, [r7, #20]

	system_interrupt_enter_critical_section();
    4758:	4b0f      	ldr	r3, [pc, #60]	; (4798 <_usart_write_buffer+0x54>)
    475a:	4798      	blx	r3

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    475c:	68fb      	ldr	r3, [r7, #12]
    475e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    4760:	b29b      	uxth	r3, r3
    4762:	2b00      	cmp	r3, #0
    4764:	d003      	beq.n	476e <_usart_write_buffer+0x2a>
		system_interrupt_leave_critical_section();
    4766:	4b0d      	ldr	r3, [pc, #52]	; (479c <_usart_write_buffer+0x58>)
    4768:	4798      	blx	r3
		return STATUS_BUSY;
    476a:	2305      	movs	r3, #5
    476c:	e010      	b.n	4790 <_usart_write_buffer+0x4c>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    476e:	68fb      	ldr	r3, [r7, #12]
    4770:	1dba      	adds	r2, r7, #6
    4772:	8812      	ldrh	r2, [r2, #0]
    4774:	85da      	strh	r2, [r3, #46]	; 0x2e

	system_interrupt_leave_critical_section();
    4776:	4b09      	ldr	r3, [pc, #36]	; (479c <_usart_write_buffer+0x58>)
    4778:	4798      	blx	r3

	module->tx_buffer_ptr              = tx_data;
    477a:	68fb      	ldr	r3, [r7, #12]
    477c:	68ba      	ldr	r2, [r7, #8]
    477e:	629a      	str	r2, [r3, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    4780:	68fb      	ldr	r3, [r7, #12]
    4782:	2233      	movs	r2, #51	; 0x33
    4784:	2105      	movs	r1, #5
    4786:	5499      	strb	r1, [r3, r2]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    4788:	697b      	ldr	r3, [r7, #20]
    478a:	2201      	movs	r2, #1
    478c:	759a      	strb	r2, [r3, #22]

	return STATUS_OK;
    478e:	2300      	movs	r3, #0
}
    4790:	0018      	movs	r0, r3
    4792:	46bd      	mov	sp, r7
    4794:	b006      	add	sp, #24
    4796:	bd80      	pop	{r7, pc}
    4798:	000046d9 	.word	0x000046d9
    479c:	000046ed 	.word	0x000046ed

000047a0 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    47a0:	b580      	push	{r7, lr}
    47a2:	b086      	sub	sp, #24
    47a4:	af00      	add	r7, sp, #0
    47a6:	60f8      	str	r0, [r7, #12]
    47a8:	60b9      	str	r1, [r7, #8]
    47aa:	1dbb      	adds	r3, r7, #6
    47ac:	801a      	strh	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    47ae:	68fb      	ldr	r3, [r7, #12]
    47b0:	681b      	ldr	r3, [r3, #0]
    47b2:	617b      	str	r3, [r7, #20]

	system_interrupt_enter_critical_section();
    47b4:	4b16      	ldr	r3, [pc, #88]	; (4810 <_usart_read_buffer+0x70>)
    47b6:	4798      	blx	r3

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    47b8:	68fb      	ldr	r3, [r7, #12]
    47ba:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    47bc:	b29b      	uxth	r3, r3
    47be:	2b00      	cmp	r3, #0
    47c0:	d003      	beq.n	47ca <_usart_read_buffer+0x2a>
		system_interrupt_leave_critical_section();
    47c2:	4b14      	ldr	r3, [pc, #80]	; (4814 <_usart_read_buffer+0x74>)
    47c4:	4798      	blx	r3
		return STATUS_BUSY;
    47c6:	2305      	movs	r3, #5
    47c8:	e01e      	b.n	4808 <_usart_read_buffer+0x68>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    47ca:	68fb      	ldr	r3, [r7, #12]
    47cc:	1dba      	adds	r2, r7, #6
    47ce:	8812      	ldrh	r2, [r2, #0]
    47d0:	859a      	strh	r2, [r3, #44]	; 0x2c

	system_interrupt_leave_critical_section();
    47d2:	4b10      	ldr	r3, [pc, #64]	; (4814 <_usart_read_buffer+0x74>)
    47d4:	4798      	blx	r3

	module->rx_buffer_ptr              = rx_data;
    47d6:	68fb      	ldr	r3, [r7, #12]
    47d8:	68ba      	ldr	r2, [r7, #8]
    47da:	625a      	str	r2, [r3, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    47dc:	68fb      	ldr	r3, [r7, #12]
    47de:	2232      	movs	r2, #50	; 0x32
    47e0:	2105      	movs	r1, #5
    47e2:	5499      	strb	r1, [r3, r2]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    47e4:	697b      	ldr	r3, [r7, #20]
    47e6:	2204      	movs	r2, #4
    47e8:	759a      	strb	r2, [r3, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    47ea:	68fb      	ldr	r3, [r7, #12]
    47ec:	7a1b      	ldrb	r3, [r3, #8]
    47ee:	2b00      	cmp	r3, #0
    47f0:	d002      	beq.n	47f8 <_usart_read_buffer+0x58>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    47f2:	697b      	ldr	r3, [r7, #20]
    47f4:	2220      	movs	r2, #32
    47f6:	759a      	strb	r2, [r3, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    47f8:	68fb      	ldr	r3, [r7, #12]
    47fa:	7a5b      	ldrb	r3, [r3, #9]
    47fc:	2b00      	cmp	r3, #0
    47fe:	d002      	beq.n	4806 <_usart_read_buffer+0x66>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    4800:	697b      	ldr	r3, [r7, #20]
    4802:	2208      	movs	r2, #8
    4804:	759a      	strb	r2, [r3, #22]
	}
#endif

	return STATUS_OK;
    4806:	2300      	movs	r3, #0
}
    4808:	0018      	movs	r0, r3
    480a:	46bd      	mov	sp, r7
    480c:	b006      	add	sp, #24
    480e:	bd80      	pop	{r7, pc}
    4810:	000046d9 	.word	0x000046d9
    4814:	000046ed 	.word	0x000046ed

00004818 <usart_register_callback>:
 */
void usart_register_callback(
		struct usart_module *const module,
		usart_callback_t callback_func,
		enum usart_callback callback_type)
{
    4818:	b580      	push	{r7, lr}
    481a:	b084      	sub	sp, #16
    481c:	af00      	add	r7, sp, #0
    481e:	60f8      	str	r0, [r7, #12]
    4820:	60b9      	str	r1, [r7, #8]
    4822:	1dfb      	adds	r3, r7, #7
    4824:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    4826:	1dfb      	adds	r3, r7, #7
    4828:	781b      	ldrb	r3, [r3, #0]
    482a:	68fa      	ldr	r2, [r7, #12]
    482c:	3302      	adds	r3, #2
    482e:	009b      	lsls	r3, r3, #2
    4830:	18d3      	adds	r3, r2, r3
    4832:	3304      	adds	r3, #4
    4834:	68ba      	ldr	r2, [r7, #8]
    4836:	601a      	str	r2, [r3, #0]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    4838:	68fb      	ldr	r3, [r7, #12]
    483a:	2230      	movs	r2, #48	; 0x30
    483c:	5c9b      	ldrb	r3, [r3, r2]
    483e:	b25a      	sxtb	r2, r3
    4840:	1dfb      	adds	r3, r7, #7
    4842:	781b      	ldrb	r3, [r3, #0]
    4844:	2101      	movs	r1, #1
    4846:	4099      	lsls	r1, r3
    4848:	000b      	movs	r3, r1
    484a:	b25b      	sxtb	r3, r3
    484c:	4313      	orrs	r3, r2
    484e:	b25b      	sxtb	r3, r3
    4850:	b2d9      	uxtb	r1, r3
    4852:	68fb      	ldr	r3, [r7, #12]
    4854:	2230      	movs	r2, #48	; 0x30
    4856:	5499      	strb	r1, [r3, r2]
}
    4858:	46c0      	nop			; (mov r8, r8)
    485a:	46bd      	mov	sp, r7
    485c:	b004      	add	sp, #16
    485e:	bd80      	pop	{r7, pc}

00004860 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    4860:	b580      	push	{r7, lr}
    4862:	b084      	sub	sp, #16
    4864:	af00      	add	r7, sp, #0
    4866:	60f8      	str	r0, [r7, #12]
    4868:	60b9      	str	r1, [r7, #8]
    486a:	1dbb      	adds	r3, r7, #6
    486c:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    486e:	1dbb      	adds	r3, r7, #6
    4870:	881b      	ldrh	r3, [r3, #0]
    4872:	2b00      	cmp	r3, #0
    4874:	d101      	bne.n	487a <usart_write_buffer_job+0x1a>
		return STATUS_ERR_INVALID_ARG;
    4876:	2317      	movs	r3, #23
    4878:	e010      	b.n	489c <usart_write_buffer_job+0x3c>
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    487a:	68fb      	ldr	r3, [r7, #12]
    487c:	79db      	ldrb	r3, [r3, #7]
    487e:	2201      	movs	r2, #1
    4880:	4053      	eors	r3, r2
    4882:	b2db      	uxtb	r3, r3
    4884:	2b00      	cmp	r3, #0
    4886:	d001      	beq.n	488c <usart_write_buffer_job+0x2c>
		return STATUS_ERR_DENIED;
    4888:	231c      	movs	r3, #28
    488a:	e007      	b.n	489c <usart_write_buffer_job+0x3c>
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
    488c:	1dbb      	adds	r3, r7, #6
    488e:	881a      	ldrh	r2, [r3, #0]
    4890:	68b9      	ldr	r1, [r7, #8]
    4892:	68fb      	ldr	r3, [r7, #12]
    4894:	0018      	movs	r0, r3
    4896:	4b03      	ldr	r3, [pc, #12]	; (48a4 <usart_write_buffer_job+0x44>)
    4898:	4798      	blx	r3
    489a:	0003      	movs	r3, r0
}
    489c:	0018      	movs	r0, r3
    489e:	46bd      	mov	sp, r7
    48a0:	b004      	add	sp, #16
    48a2:	bd80      	pop	{r7, pc}
    48a4:	00004745 	.word	0x00004745

000048a8 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    48a8:	b580      	push	{r7, lr}
    48aa:	b084      	sub	sp, #16
    48ac:	af00      	add	r7, sp, #0
    48ae:	60f8      	str	r0, [r7, #12]
    48b0:	60b9      	str	r1, [r7, #8]
    48b2:	1dbb      	adds	r3, r7, #6
    48b4:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    48b6:	1dbb      	adds	r3, r7, #6
    48b8:	881b      	ldrh	r3, [r3, #0]
    48ba:	2b00      	cmp	r3, #0
    48bc:	d101      	bne.n	48c2 <usart_read_buffer_job+0x1a>
		return STATUS_ERR_INVALID_ARG;
    48be:	2317      	movs	r3, #23
    48c0:	e010      	b.n	48e4 <usart_read_buffer_job+0x3c>
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    48c2:	68fb      	ldr	r3, [r7, #12]
    48c4:	799b      	ldrb	r3, [r3, #6]
    48c6:	2201      	movs	r2, #1
    48c8:	4053      	eors	r3, r2
    48ca:	b2db      	uxtb	r3, r3
    48cc:	2b00      	cmp	r3, #0
    48ce:	d001      	beq.n	48d4 <usart_read_buffer_job+0x2c>
		return STATUS_ERR_DENIED;
    48d0:	231c      	movs	r3, #28
    48d2:	e007      	b.n	48e4 <usart_read_buffer_job+0x3c>
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    48d4:	1dbb      	adds	r3, r7, #6
    48d6:	881a      	ldrh	r2, [r3, #0]
    48d8:	68b9      	ldr	r1, [r7, #8]
    48da:	68fb      	ldr	r3, [r7, #12]
    48dc:	0018      	movs	r0, r3
    48de:	4b03      	ldr	r3, [pc, #12]	; (48ec <usart_read_buffer_job+0x44>)
    48e0:	4798      	blx	r3
    48e2:	0003      	movs	r3, r0
}
    48e4:	0018      	movs	r0, r3
    48e6:	46bd      	mov	sp, r7
    48e8:	b004      	add	sp, #16
    48ea:	bd80      	pop	{r7, pc}
    48ec:	000047a1 	.word	0x000047a1

000048f0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    48f0:	b580      	push	{r7, lr}
    48f2:	b088      	sub	sp, #32
    48f4:	af00      	add	r7, sp, #0
    48f6:	0002      	movs	r2, r0
    48f8:	1dfb      	adds	r3, r7, #7
    48fa:	701a      	strb	r2, [r3, #0]
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];
    48fc:	1dfb      	adds	r3, r7, #7
    48fe:	781a      	ldrb	r2, [r3, #0]
	struct usart_module *module
    4900:	4ba3      	ldr	r3, [pc, #652]	; (4b90 <_usart_interrupt_handler+0x2a0>)
    4902:	0092      	lsls	r2, r2, #2
    4904:	58d3      	ldr	r3, [r2, r3]
    4906:	61bb      	str	r3, [r7, #24]

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    4908:	69bb      	ldr	r3, [r7, #24]
    490a:	681b      	ldr	r3, [r3, #0]
	SercomUsart *const usart_hw
    490c:	617b      	str	r3, [r7, #20]

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);
    490e:	69bb      	ldr	r3, [r7, #24]
    4910:	0018      	movs	r0, r3
    4912:	4ba0      	ldr	r3, [pc, #640]	; (4b94 <_usart_interrupt_handler+0x2a4>)
    4914:	4798      	blx	r3

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    4916:	697b      	ldr	r3, [r7, #20]
    4918:	7e1b      	ldrb	r3, [r3, #24]
    491a:	b2da      	uxtb	r2, r3
    491c:	2312      	movs	r3, #18
    491e:	18fb      	adds	r3, r7, r3
    4920:	801a      	strh	r2, [r3, #0]
	interrupt_status &= usart_hw->INTENSET.reg;
    4922:	697b      	ldr	r3, [r7, #20]
    4924:	7d9b      	ldrb	r3, [r3, #22]
    4926:	b2db      	uxtb	r3, r3
    4928:	b29a      	uxth	r2, r3
    492a:	2312      	movs	r3, #18
    492c:	18fb      	adds	r3, r7, r3
    492e:	2112      	movs	r1, #18
    4930:	1879      	adds	r1, r7, r1
    4932:	8809      	ldrh	r1, [r1, #0]
    4934:	400a      	ands	r2, r1
    4936:	801a      	strh	r2, [r3, #0]
	callback_status = module->callback_reg_mask &
    4938:	69bb      	ldr	r3, [r7, #24]
    493a:	2230      	movs	r2, #48	; 0x30
    493c:	5c9b      	ldrb	r3, [r3, r2]
			module->callback_enable_mask;
    493e:	69ba      	ldr	r2, [r7, #24]
    4940:	2131      	movs	r1, #49	; 0x31
    4942:	5c52      	ldrb	r2, [r2, r1]
	callback_status = module->callback_reg_mask &
    4944:	4013      	ands	r3, r2
    4946:	b2da      	uxtb	r2, r3
    4948:	2310      	movs	r3, #16
    494a:	18fb      	adds	r3, r7, r3
    494c:	801a      	strh	r2, [r3, #0]

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    494e:	2312      	movs	r3, #18
    4950:	18fb      	adds	r3, r7, r3
    4952:	881b      	ldrh	r3, [r3, #0]
    4954:	2201      	movs	r2, #1
    4956:	4013      	ands	r3, r2
    4958:	d044      	beq.n	49e4 <_usart_interrupt_handler+0xf4>
		if (module->remaining_tx_buffer_length) {
    495a:	69bb      	ldr	r3, [r7, #24]
    495c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    495e:	b29b      	uxth	r3, r3
    4960:	2b00      	cmp	r3, #0
    4962:	d03c      	beq.n	49de <_usart_interrupt_handler+0xee>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    4964:	69bb      	ldr	r3, [r7, #24]
    4966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4968:	781b      	ldrb	r3, [r3, #0]
    496a:	b2da      	uxtb	r2, r3
    496c:	231c      	movs	r3, #28
    496e:	18fb      	adds	r3, r7, r3
    4970:	801a      	strh	r2, [r3, #0]
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    4972:	69bb      	ldr	r3, [r7, #24]
    4974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4976:	1c5a      	adds	r2, r3, #1
    4978:	69bb      	ldr	r3, [r7, #24]
    497a:	629a      	str	r2, [r3, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    497c:	69bb      	ldr	r3, [r7, #24]
    497e:	795b      	ldrb	r3, [r3, #5]
    4980:	2b01      	cmp	r3, #1
    4982:	d113      	bne.n	49ac <_usart_interrupt_handler+0xbc>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    4984:	69bb      	ldr	r3, [r7, #24]
    4986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4988:	781b      	ldrb	r3, [r3, #0]
    498a:	b2db      	uxtb	r3, r3
    498c:	021b      	lsls	r3, r3, #8
    498e:	b21a      	sxth	r2, r3
    4990:	231c      	movs	r3, #28
    4992:	18fb      	adds	r3, r7, r3
    4994:	2100      	movs	r1, #0
    4996:	5e5b      	ldrsh	r3, [r3, r1]
    4998:	4313      	orrs	r3, r2
    499a:	b21a      	sxth	r2, r3
    499c:	231c      	movs	r3, #28
    499e:	18fb      	adds	r3, r7, r3
    49a0:	801a      	strh	r2, [r3, #0]
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    49a2:	69bb      	ldr	r3, [r7, #24]
    49a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    49a6:	1c5a      	adds	r2, r3, #1
    49a8:	69bb      	ldr	r3, [r7, #24]
    49aa:	629a      	str	r2, [r3, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    49ac:	231c      	movs	r3, #28
    49ae:	18fb      	adds	r3, r7, r3
    49b0:	881b      	ldrh	r3, [r3, #0]
    49b2:	05db      	lsls	r3, r3, #23
    49b4:	0ddb      	lsrs	r3, r3, #23
    49b6:	b29a      	uxth	r2, r3
    49b8:	697b      	ldr	r3, [r7, #20]
    49ba:	851a      	strh	r2, [r3, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    49bc:	69bb      	ldr	r3, [r7, #24]
    49be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    49c0:	b29b      	uxth	r3, r3
    49c2:	3b01      	subs	r3, #1
    49c4:	b29b      	uxth	r3, r3
    49c6:	69ba      	ldr	r2, [r7, #24]
    49c8:	1c19      	adds	r1, r3, #0
    49ca:	85d1      	strh	r1, [r2, #46]	; 0x2e
    49cc:	2b00      	cmp	r3, #0
    49ce:	d109      	bne.n	49e4 <_usart_interrupt_handler+0xf4>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    49d0:	697b      	ldr	r3, [r7, #20]
    49d2:	2201      	movs	r2, #1
    49d4:	751a      	strb	r2, [r3, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    49d6:	697b      	ldr	r3, [r7, #20]
    49d8:	2202      	movs	r2, #2
    49da:	759a      	strb	r2, [r3, #22]
    49dc:	e002      	b.n	49e4 <_usart_interrupt_handler+0xf4>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    49de:	697b      	ldr	r3, [r7, #20]
    49e0:	2201      	movs	r2, #1
    49e2:	751a      	strb	r2, [r3, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    49e4:	2312      	movs	r3, #18
    49e6:	18fb      	adds	r3, r7, r3
    49e8:	881b      	ldrh	r3, [r3, #0]
    49ea:	2202      	movs	r2, #2
    49ec:	4013      	ands	r3, r2
    49ee:	d011      	beq.n	4a14 <_usart_interrupt_handler+0x124>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    49f0:	697b      	ldr	r3, [r7, #20]
    49f2:	2202      	movs	r2, #2
    49f4:	751a      	strb	r2, [r3, #20]
		module->tx_status = STATUS_OK;
    49f6:	69bb      	ldr	r3, [r7, #24]
    49f8:	2233      	movs	r2, #51	; 0x33
    49fa:	2100      	movs	r1, #0
    49fc:	5499      	strb	r1, [r3, r2]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    49fe:	2310      	movs	r3, #16
    4a00:	18fb      	adds	r3, r7, r3
    4a02:	881b      	ldrh	r3, [r3, #0]
    4a04:	2201      	movs	r2, #1
    4a06:	4013      	ands	r3, r2
    4a08:	d004      	beq.n	4a14 <_usart_interrupt_handler+0x124>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    4a0a:	69bb      	ldr	r3, [r7, #24]
    4a0c:	68db      	ldr	r3, [r3, #12]
    4a0e:	69ba      	ldr	r2, [r7, #24]
    4a10:	0010      	movs	r0, r2
    4a12:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    4a14:	2312      	movs	r3, #18
    4a16:	18fb      	adds	r3, r7, r3
    4a18:	881b      	ldrh	r3, [r3, #0]
    4a1a:	2204      	movs	r2, #4
    4a1c:	4013      	ands	r3, r2
    4a1e:	d100      	bne.n	4a22 <_usart_interrupt_handler+0x132>
    4a20:	e0bd      	b.n	4b9e <_usart_interrupt_handler+0x2ae>

		if (module->remaining_rx_buffer_length) {
    4a22:	69bb      	ldr	r3, [r7, #24]
    4a24:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    4a26:	b29b      	uxth	r3, r3
    4a28:	2b00      	cmp	r3, #0
    4a2a:	d100      	bne.n	4a2e <_usart_interrupt_handler+0x13e>
    4a2c:	e0b4      	b.n	4b98 <_usart_interrupt_handler+0x2a8>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4a2e:	697b      	ldr	r3, [r7, #20]
    4a30:	8b5b      	ldrh	r3, [r3, #26]
    4a32:	b29b      	uxth	r3, r3
    4a34:	b2da      	uxtb	r2, r3
    4a36:	231f      	movs	r3, #31
    4a38:	18fb      	adds	r3, r7, r3
    4a3a:	213f      	movs	r1, #63	; 0x3f
    4a3c:	400a      	ands	r2, r1
    4a3e:	701a      	strb	r2, [r3, #0]
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    4a40:	231f      	movs	r3, #31
    4a42:	18fb      	adds	r3, r7, r3
    4a44:	781b      	ldrb	r3, [r3, #0]
    4a46:	2208      	movs	r2, #8
    4a48:	4013      	ands	r3, r2
    4a4a:	d007      	beq.n	4a5c <_usart_interrupt_handler+0x16c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    4a4c:	231f      	movs	r3, #31
    4a4e:	18fb      	adds	r3, r7, r3
    4a50:	221f      	movs	r2, #31
    4a52:	18ba      	adds	r2, r7, r2
    4a54:	7812      	ldrb	r2, [r2, #0]
    4a56:	2108      	movs	r1, #8
    4a58:	438a      	bics	r2, r1
    4a5a:	701a      	strb	r2, [r3, #0]
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    4a5c:	231f      	movs	r3, #31
    4a5e:	18fb      	adds	r3, r7, r3
    4a60:	781b      	ldrb	r3, [r3, #0]
    4a62:	2b00      	cmp	r3, #0
    4a64:	d050      	beq.n	4b08 <_usart_interrupt_handler+0x218>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    4a66:	231f      	movs	r3, #31
    4a68:	18fb      	adds	r3, r7, r3
    4a6a:	781b      	ldrb	r3, [r3, #0]
    4a6c:	2202      	movs	r2, #2
    4a6e:	4013      	ands	r3, r2
    4a70:	d007      	beq.n	4a82 <_usart_interrupt_handler+0x192>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    4a72:	69bb      	ldr	r3, [r7, #24]
    4a74:	2232      	movs	r2, #50	; 0x32
    4a76:	211a      	movs	r1, #26
    4a78:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    4a7a:	697b      	ldr	r3, [r7, #20]
    4a7c:	2202      	movs	r2, #2
    4a7e:	835a      	strh	r2, [r3, #26]
    4a80:	e036      	b.n	4af0 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    4a82:	231f      	movs	r3, #31
    4a84:	18fb      	adds	r3, r7, r3
    4a86:	781b      	ldrb	r3, [r3, #0]
    4a88:	2204      	movs	r2, #4
    4a8a:	4013      	ands	r3, r2
    4a8c:	d007      	beq.n	4a9e <_usart_interrupt_handler+0x1ae>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    4a8e:	69bb      	ldr	r3, [r7, #24]
    4a90:	2232      	movs	r2, #50	; 0x32
    4a92:	211e      	movs	r1, #30
    4a94:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    4a96:	697b      	ldr	r3, [r7, #20]
    4a98:	2204      	movs	r2, #4
    4a9a:	835a      	strh	r2, [r3, #26]
    4a9c:	e028      	b.n	4af0 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    4a9e:	231f      	movs	r3, #31
    4aa0:	18fb      	adds	r3, r7, r3
    4aa2:	781b      	ldrb	r3, [r3, #0]
    4aa4:	2201      	movs	r2, #1
    4aa6:	4013      	ands	r3, r2
    4aa8:	d007      	beq.n	4aba <_usart_interrupt_handler+0x1ca>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    4aaa:	69bb      	ldr	r3, [r7, #24]
    4aac:	2232      	movs	r2, #50	; 0x32
    4aae:	2113      	movs	r1, #19
    4ab0:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    4ab2:	697b      	ldr	r3, [r7, #20]
    4ab4:	2201      	movs	r2, #1
    4ab6:	835a      	strh	r2, [r3, #26]
    4ab8:	e01a      	b.n	4af0 <_usart_interrupt_handler+0x200>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    4aba:	231f      	movs	r3, #31
    4abc:	18fb      	adds	r3, r7, r3
    4abe:	781b      	ldrb	r3, [r3, #0]
    4ac0:	2210      	movs	r2, #16
    4ac2:	4013      	ands	r3, r2
    4ac4:	d007      	beq.n	4ad6 <_usart_interrupt_handler+0x1e6>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    4ac6:	69bb      	ldr	r3, [r7, #24]
    4ac8:	2232      	movs	r2, #50	; 0x32
    4aca:	2142      	movs	r1, #66	; 0x42
    4acc:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    4ace:	697b      	ldr	r3, [r7, #20]
    4ad0:	2210      	movs	r2, #16
    4ad2:	835a      	strh	r2, [r3, #26]
    4ad4:	e00c      	b.n	4af0 <_usart_interrupt_handler+0x200>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    4ad6:	231f      	movs	r3, #31
    4ad8:	18fb      	adds	r3, r7, r3
    4ada:	781b      	ldrb	r3, [r3, #0]
    4adc:	2220      	movs	r2, #32
    4ade:	4013      	ands	r3, r2
    4ae0:	d006      	beq.n	4af0 <_usart_interrupt_handler+0x200>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    4ae2:	69bb      	ldr	r3, [r7, #24]
    4ae4:	2232      	movs	r2, #50	; 0x32
    4ae6:	2141      	movs	r1, #65	; 0x41
    4ae8:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    4aea:	697b      	ldr	r3, [r7, #20]
    4aec:	2220      	movs	r2, #32
    4aee:	835a      	strh	r2, [r3, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
						& (1 << USART_CALLBACK_ERROR)) {
    4af0:	2310      	movs	r3, #16
    4af2:	18fb      	adds	r3, r7, r3
    4af4:	881b      	ldrh	r3, [r3, #0]
    4af6:	2204      	movs	r2, #4
    4af8:	4013      	ands	r3, r2
				if (callback_status
    4afa:	d050      	beq.n	4b9e <_usart_interrupt_handler+0x2ae>
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    4afc:	69bb      	ldr	r3, [r7, #24]
    4afe:	695b      	ldr	r3, [r3, #20]
    4b00:	69ba      	ldr	r2, [r7, #24]
    4b02:	0010      	movs	r0, r2
    4b04:	4798      	blx	r3
    4b06:	e04a      	b.n	4b9e <_usart_interrupt_handler+0x2ae>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    4b08:	697b      	ldr	r3, [r7, #20]
    4b0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4b0c:	b29a      	uxth	r2, r3
    4b0e:	230e      	movs	r3, #14
    4b10:	18fb      	adds	r3, r7, r3
    4b12:	05d2      	lsls	r2, r2, #23
    4b14:	0dd2      	lsrs	r2, r2, #23
    4b16:	801a      	strh	r2, [r3, #0]

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    4b18:	69bb      	ldr	r3, [r7, #24]
    4b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4b1c:	220e      	movs	r2, #14
    4b1e:	18ba      	adds	r2, r7, r2
    4b20:	8812      	ldrh	r2, [r2, #0]
    4b22:	b2d2      	uxtb	r2, r2
    4b24:	701a      	strb	r2, [r3, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    4b26:	69bb      	ldr	r3, [r7, #24]
    4b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4b2a:	1c5a      	adds	r2, r3, #1
    4b2c:	69bb      	ldr	r3, [r7, #24]
    4b2e:	625a      	str	r2, [r3, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    4b30:	69bb      	ldr	r3, [r7, #24]
    4b32:	795b      	ldrb	r3, [r3, #5]
    4b34:	2b01      	cmp	r3, #1
    4b36:	d10d      	bne.n	4b54 <_usart_interrupt_handler+0x264>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    4b38:	69bb      	ldr	r3, [r7, #24]
    4b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4b3c:	220e      	movs	r2, #14
    4b3e:	18ba      	adds	r2, r7, r2
    4b40:	8812      	ldrh	r2, [r2, #0]
    4b42:	0a12      	lsrs	r2, r2, #8
    4b44:	b292      	uxth	r2, r2
    4b46:	b2d2      	uxtb	r2, r2
    4b48:	701a      	strb	r2, [r3, #0]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    4b4a:	69bb      	ldr	r3, [r7, #24]
    4b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4b4e:	1c5a      	adds	r2, r3, #1
    4b50:	69bb      	ldr	r3, [r7, #24]
    4b52:	625a      	str	r2, [r3, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    4b54:	69bb      	ldr	r3, [r7, #24]
    4b56:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    4b58:	b29b      	uxth	r3, r3
    4b5a:	3b01      	subs	r3, #1
    4b5c:	b29b      	uxth	r3, r3
    4b5e:	69ba      	ldr	r2, [r7, #24]
    4b60:	1c19      	adds	r1, r3, #0
    4b62:	8591      	strh	r1, [r2, #44]	; 0x2c
    4b64:	2b00      	cmp	r3, #0
    4b66:	d11a      	bne.n	4b9e <_usart_interrupt_handler+0x2ae>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    4b68:	697b      	ldr	r3, [r7, #20]
    4b6a:	2204      	movs	r2, #4
    4b6c:	751a      	strb	r2, [r3, #20]
					module->rx_status = STATUS_OK;
    4b6e:	69bb      	ldr	r3, [r7, #24]
    4b70:	2232      	movs	r2, #50	; 0x32
    4b72:	2100      	movs	r1, #0
    4b74:	5499      	strb	r1, [r3, r2]

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
    4b76:	2310      	movs	r3, #16
    4b78:	18fb      	adds	r3, r7, r3
    4b7a:	881b      	ldrh	r3, [r3, #0]
    4b7c:	2202      	movs	r2, #2
    4b7e:	4013      	ands	r3, r2
					if (callback_status
    4b80:	d00d      	beq.n	4b9e <_usart_interrupt_handler+0x2ae>
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    4b82:	69bb      	ldr	r3, [r7, #24]
    4b84:	691b      	ldr	r3, [r3, #16]
    4b86:	69ba      	ldr	r2, [r7, #24]
    4b88:	0010      	movs	r0, r2
    4b8a:	4798      	blx	r3
    4b8c:	e007      	b.n	4b9e <_usart_interrupt_handler+0x2ae>
    4b8e:	46c0      	nop			; (mov r8, r8)
    4b90:	20000290 	.word	0x20000290
    4b94:	00004721 	.word	0x00004721
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    4b98:	697b      	ldr	r3, [r7, #20]
    4b9a:	2204      	movs	r2, #4
    4b9c:	751a      	strb	r2, [r3, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    4b9e:	2312      	movs	r3, #18
    4ba0:	18fb      	adds	r3, r7, r3
    4ba2:	881b      	ldrh	r3, [r3, #0]
    4ba4:	2210      	movs	r2, #16
    4ba6:	4013      	ands	r3, r2
    4ba8:	d010      	beq.n	4bcc <_usart_interrupt_handler+0x2dc>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    4baa:	697b      	ldr	r3, [r7, #20]
    4bac:	2210      	movs	r2, #16
    4bae:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    4bb0:	697b      	ldr	r3, [r7, #20]
    4bb2:	2210      	movs	r2, #16
    4bb4:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    4bb6:	2310      	movs	r3, #16
    4bb8:	18fb      	adds	r3, r7, r3
    4bba:	881b      	ldrh	r3, [r3, #0]
    4bbc:	2210      	movs	r2, #16
    4bbe:	4013      	ands	r3, r2
    4bc0:	d004      	beq.n	4bcc <_usart_interrupt_handler+0x2dc>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    4bc2:	69bb      	ldr	r3, [r7, #24]
    4bc4:	69db      	ldr	r3, [r3, #28]
    4bc6:	69ba      	ldr	r2, [r7, #24]
    4bc8:	0010      	movs	r0, r2
    4bca:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    4bcc:	2312      	movs	r3, #18
    4bce:	18fb      	adds	r3, r7, r3
    4bd0:	881b      	ldrh	r3, [r3, #0]
    4bd2:	2220      	movs	r2, #32
    4bd4:	4013      	ands	r3, r2
    4bd6:	d010      	beq.n	4bfa <_usart_interrupt_handler+0x30a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    4bd8:	697b      	ldr	r3, [r7, #20]
    4bda:	2220      	movs	r2, #32
    4bdc:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    4bde:	697b      	ldr	r3, [r7, #20]
    4be0:	2220      	movs	r2, #32
    4be2:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    4be4:	2310      	movs	r3, #16
    4be6:	18fb      	adds	r3, r7, r3
    4be8:	881b      	ldrh	r3, [r3, #0]
    4bea:	2208      	movs	r2, #8
    4bec:	4013      	ands	r3, r2
    4bee:	d004      	beq.n	4bfa <_usart_interrupt_handler+0x30a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    4bf0:	69bb      	ldr	r3, [r7, #24]
    4bf2:	699b      	ldr	r3, [r3, #24]
    4bf4:	69ba      	ldr	r2, [r7, #24]
    4bf6:	0010      	movs	r0, r2
    4bf8:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    4bfa:	2312      	movs	r3, #18
    4bfc:	18fb      	adds	r3, r7, r3
    4bfe:	881b      	ldrh	r3, [r3, #0]
    4c00:	2208      	movs	r2, #8
    4c02:	4013      	ands	r3, r2
    4c04:	d010      	beq.n	4c28 <_usart_interrupt_handler+0x338>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    4c06:	697b      	ldr	r3, [r7, #20]
    4c08:	2208      	movs	r2, #8
    4c0a:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    4c0c:	697b      	ldr	r3, [r7, #20]
    4c0e:	2208      	movs	r2, #8
    4c10:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    4c12:	2310      	movs	r3, #16
    4c14:	18fb      	adds	r3, r7, r3
    4c16:	881b      	ldrh	r3, [r3, #0]
    4c18:	2220      	movs	r2, #32
    4c1a:	4013      	ands	r3, r2
    4c1c:	d004      	beq.n	4c28 <_usart_interrupt_handler+0x338>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    4c1e:	69bb      	ldr	r3, [r7, #24]
    4c20:	6a1b      	ldr	r3, [r3, #32]
    4c22:	69ba      	ldr	r2, [r7, #24]
    4c24:	0010      	movs	r0, r2
    4c26:	4798      	blx	r3
		}
	}
#endif
}
    4c28:	46c0      	nop			; (mov r8, r8)
    4c2a:	46bd      	mov	sp, r7
    4c2c:	b008      	add	sp, #32
    4c2e:	bd80      	pop	{r7, pc}

00004c30 <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
    4c30:	b580      	push	{r7, lr}
    4c32:	b082      	sub	sp, #8
    4c34:	af00      	add	r7, sp, #0
    4c36:	0002      	movs	r2, r0
    4c38:	1dfb      	adds	r3, r7, #7
    4c3a:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
    4c3c:	46c0      	nop			; (mov r8, r8)
    4c3e:	46bd      	mov	sp, r7
    4c40:	b002      	add	sp, #8
    4c42:	bd80      	pop	{r7, pc}

00004c44 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    4c44:	b580      	push	{r7, lr}
    4c46:	b084      	sub	sp, #16
    4c48:	af00      	add	r7, sp, #0
    4c4a:	0002      	movs	r2, r0
    4c4c:	6039      	str	r1, [r7, #0]
    4c4e:	1dfb      	adds	r3, r7, #7
    4c50:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    4c52:	4b13      	ldr	r3, [pc, #76]	; (4ca0 <_sercom_set_handler+0x5c>)
    4c54:	781b      	ldrb	r3, [r3, #0]
    4c56:	2201      	movs	r2, #1
    4c58:	4053      	eors	r3, r2
    4c5a:	b2db      	uxtb	r3, r3
    4c5c:	2b00      	cmp	r3, #0
    4c5e:	d015      	beq.n	4c8c <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    4c60:	2300      	movs	r3, #0
    4c62:	60fb      	str	r3, [r7, #12]
    4c64:	e00c      	b.n	4c80 <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    4c66:	4b0f      	ldr	r3, [pc, #60]	; (4ca4 <_sercom_set_handler+0x60>)
    4c68:	68fa      	ldr	r2, [r7, #12]
    4c6a:	0092      	lsls	r2, r2, #2
    4c6c:	490e      	ldr	r1, [pc, #56]	; (4ca8 <_sercom_set_handler+0x64>)
    4c6e:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
    4c70:	4b0e      	ldr	r3, [pc, #56]	; (4cac <_sercom_set_handler+0x68>)
    4c72:	68fa      	ldr	r2, [r7, #12]
    4c74:	0092      	lsls	r2, r2, #2
    4c76:	2100      	movs	r1, #0
    4c78:	50d1      	str	r1, [r2, r3]
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    4c7a:	68fb      	ldr	r3, [r7, #12]
    4c7c:	3301      	adds	r3, #1
    4c7e:	60fb      	str	r3, [r7, #12]
    4c80:	68fb      	ldr	r3, [r7, #12]
    4c82:	2b03      	cmp	r3, #3
    4c84:	d9ef      	bls.n	4c66 <_sercom_set_handler+0x22>
		}

		_handler_table_initialized = true;
    4c86:	4b06      	ldr	r3, [pc, #24]	; (4ca0 <_sercom_set_handler+0x5c>)
    4c88:	2201      	movs	r2, #1
    4c8a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    4c8c:	1dfb      	adds	r3, r7, #7
    4c8e:	781a      	ldrb	r2, [r3, #0]
    4c90:	4b04      	ldr	r3, [pc, #16]	; (4ca4 <_sercom_set_handler+0x60>)
    4c92:	0092      	lsls	r2, r2, #2
    4c94:	6839      	ldr	r1, [r7, #0]
    4c96:	50d1      	str	r1, [r2, r3]
}
    4c98:	46c0      	nop			; (mov r8, r8)
    4c9a:	46bd      	mov	sp, r7
    4c9c:	b004      	add	sp, #16
    4c9e:	bd80      	pop	{r7, pc}
    4ca0:	200000a6 	.word	0x200000a6
    4ca4:	200000a8 	.word	0x200000a8
    4ca8:	00004c31 	.word	0x00004c31
    4cac:	20000290 	.word	0x20000290

00004cb0 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    4cb0:	b590      	push	{r4, r7, lr}
    4cb2:	b085      	sub	sp, #20
    4cb4:	af00      	add	r7, sp, #0
    4cb6:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    4cb8:	2308      	movs	r3, #8
    4cba:	18fa      	adds	r2, r7, r3
    4cbc:	4b0c      	ldr	r3, [pc, #48]	; (4cf0 <_sercom_get_interrupt_vector+0x40>)
    4cbe:	0010      	movs	r0, r2
    4cc0:	0019      	movs	r1, r3
    4cc2:	2304      	movs	r3, #4
    4cc4:	001a      	movs	r2, r3
    4cc6:	4b0b      	ldr	r3, [pc, #44]	; (4cf4 <_sercom_get_interrupt_vector+0x44>)
    4cc8:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    4cca:	230f      	movs	r3, #15
    4ccc:	18fc      	adds	r4, r7, r3
    4cce:	687b      	ldr	r3, [r7, #4]
    4cd0:	0018      	movs	r0, r3
    4cd2:	4b09      	ldr	r3, [pc, #36]	; (4cf8 <_sercom_get_interrupt_vector+0x48>)
    4cd4:	4798      	blx	r3
    4cd6:	0003      	movs	r3, r0
    4cd8:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    4cda:	230f      	movs	r3, #15
    4cdc:	18fb      	adds	r3, r7, r3
    4cde:	781b      	ldrb	r3, [r3, #0]
    4ce0:	2208      	movs	r2, #8
    4ce2:	18ba      	adds	r2, r7, r2
    4ce4:	5cd3      	ldrb	r3, [r2, r3]
    4ce6:	b25b      	sxtb	r3, r3
}
    4ce8:	0018      	movs	r0, r3
    4cea:	46bd      	mov	sp, r7
    4cec:	b005      	add	sp, #20
    4cee:	bd90      	pop	{r4, r7, pc}
    4cf0:	00008de0 	.word	0x00008de0
    4cf4:	000083fd 	.word	0x000083fd
    4cf8:	00004045 	.word	0x00004045

00004cfc <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    4cfc:	b580      	push	{r7, lr}
    4cfe:	af00      	add	r7, sp, #0
    4d00:	4b03      	ldr	r3, [pc, #12]	; (4d10 <SERCOM0_Handler+0x14>)
    4d02:	681b      	ldr	r3, [r3, #0]
    4d04:	2000      	movs	r0, #0
    4d06:	4798      	blx	r3
    4d08:	46c0      	nop			; (mov r8, r8)
    4d0a:	46bd      	mov	sp, r7
    4d0c:	bd80      	pop	{r7, pc}
    4d0e:	46c0      	nop			; (mov r8, r8)
    4d10:	200000a8 	.word	0x200000a8

00004d14 <SERCOM1_Handler>:
    4d14:	b580      	push	{r7, lr}
    4d16:	af00      	add	r7, sp, #0
    4d18:	4b03      	ldr	r3, [pc, #12]	; (4d28 <SERCOM1_Handler+0x14>)
    4d1a:	685b      	ldr	r3, [r3, #4]
    4d1c:	2001      	movs	r0, #1
    4d1e:	4798      	blx	r3
    4d20:	46c0      	nop			; (mov r8, r8)
    4d22:	46bd      	mov	sp, r7
    4d24:	bd80      	pop	{r7, pc}
    4d26:	46c0      	nop			; (mov r8, r8)
    4d28:	200000a8 	.word	0x200000a8

00004d2c <SERCOM2_Handler>:
    4d2c:	b580      	push	{r7, lr}
    4d2e:	af00      	add	r7, sp, #0
    4d30:	4b03      	ldr	r3, [pc, #12]	; (4d40 <SERCOM2_Handler+0x14>)
    4d32:	689b      	ldr	r3, [r3, #8]
    4d34:	2002      	movs	r0, #2
    4d36:	4798      	blx	r3
    4d38:	46c0      	nop			; (mov r8, r8)
    4d3a:	46bd      	mov	sp, r7
    4d3c:	bd80      	pop	{r7, pc}
    4d3e:	46c0      	nop			; (mov r8, r8)
    4d40:	200000a8 	.word	0x200000a8

00004d44 <SERCOM3_Handler>:
    4d44:	b580      	push	{r7, lr}
    4d46:	af00      	add	r7, sp, #0
    4d48:	4b03      	ldr	r3, [pc, #12]	; (4d58 <SERCOM3_Handler+0x14>)
    4d4a:	68db      	ldr	r3, [r3, #12]
    4d4c:	2003      	movs	r0, #3
    4d4e:	4798      	blx	r3
    4d50:	46c0      	nop			; (mov r8, r8)
    4d52:	46bd      	mov	sp, r7
    4d54:	bd80      	pop	{r7, pc}
    4d56:	46c0      	nop			; (mov r8, r8)
    4d58:	200000a8 	.word	0x200000a8

00004d5c <system_pinmux_get_group_from_gpio_pin>:
{
    4d5c:	b580      	push	{r7, lr}
    4d5e:	b084      	sub	sp, #16
    4d60:	af00      	add	r7, sp, #0
    4d62:	0002      	movs	r2, r0
    4d64:	1dfb      	adds	r3, r7, #7
    4d66:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    4d68:	230f      	movs	r3, #15
    4d6a:	18fb      	adds	r3, r7, r3
    4d6c:	1dfa      	adds	r2, r7, #7
    4d6e:	7812      	ldrb	r2, [r2, #0]
    4d70:	09d2      	lsrs	r2, r2, #7
    4d72:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    4d74:	230e      	movs	r3, #14
    4d76:	18fb      	adds	r3, r7, r3
    4d78:	1dfa      	adds	r2, r7, #7
    4d7a:	7812      	ldrb	r2, [r2, #0]
    4d7c:	0952      	lsrs	r2, r2, #5
    4d7e:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    4d80:	4b0d      	ldr	r3, [pc, #52]	; (4db8 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    4d82:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    4d84:	230f      	movs	r3, #15
    4d86:	18fb      	adds	r3, r7, r3
    4d88:	781b      	ldrb	r3, [r3, #0]
    4d8a:	2b00      	cmp	r3, #0
    4d8c:	d10f      	bne.n	4dae <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    4d8e:	230f      	movs	r3, #15
    4d90:	18fb      	adds	r3, r7, r3
    4d92:	781b      	ldrb	r3, [r3, #0]
    4d94:	009b      	lsls	r3, r3, #2
    4d96:	2210      	movs	r2, #16
    4d98:	4694      	mov	ip, r2
    4d9a:	44bc      	add	ip, r7
    4d9c:	4463      	add	r3, ip
    4d9e:	3b08      	subs	r3, #8
    4da0:	681a      	ldr	r2, [r3, #0]
    4da2:	230e      	movs	r3, #14
    4da4:	18fb      	adds	r3, r7, r3
    4da6:	781b      	ldrb	r3, [r3, #0]
    4da8:	01db      	lsls	r3, r3, #7
    4daa:	18d3      	adds	r3, r2, r3
    4dac:	e000      	b.n	4db0 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    4dae:	2300      	movs	r3, #0
}
    4db0:	0018      	movs	r0, r3
    4db2:	46bd      	mov	sp, r7
    4db4:	b004      	add	sp, #16
    4db6:	bd80      	pop	{r7, pc}
    4db8:	41004400 	.word	0x41004400

00004dbc <port_get_group_from_gpio_pin>:
{
    4dbc:	b580      	push	{r7, lr}
    4dbe:	b082      	sub	sp, #8
    4dc0:	af00      	add	r7, sp, #0
    4dc2:	0002      	movs	r2, r0
    4dc4:	1dfb      	adds	r3, r7, #7
    4dc6:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    4dc8:	1dfb      	adds	r3, r7, #7
    4dca:	781b      	ldrb	r3, [r3, #0]
    4dcc:	0018      	movs	r0, r3
    4dce:	4b03      	ldr	r3, [pc, #12]	; (4ddc <port_get_group_from_gpio_pin+0x20>)
    4dd0:	4798      	blx	r3
    4dd2:	0003      	movs	r3, r0
}
    4dd4:	0018      	movs	r0, r3
    4dd6:	46bd      	mov	sp, r7
    4dd8:	b002      	add	sp, #8
    4dda:	bd80      	pop	{r7, pc}
    4ddc:	00004d5d 	.word	0x00004d5d

00004de0 <port_get_config_defaults>:
{
    4de0:	b580      	push	{r7, lr}
    4de2:	b082      	sub	sp, #8
    4de4:	af00      	add	r7, sp, #0
    4de6:	6078      	str	r0, [r7, #4]
	config->direction  = PORT_PIN_DIR_INPUT;
    4de8:	687b      	ldr	r3, [r7, #4]
    4dea:	2200      	movs	r2, #0
    4dec:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    4dee:	687b      	ldr	r3, [r7, #4]
    4df0:	2201      	movs	r2, #1
    4df2:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    4df4:	687b      	ldr	r3, [r7, #4]
    4df6:	2200      	movs	r2, #0
    4df8:	709a      	strb	r2, [r3, #2]
}
    4dfa:	46c0      	nop			; (mov r8, r8)
    4dfc:	46bd      	mov	sp, r7
    4dfe:	b002      	add	sp, #8
    4e00:	bd80      	pop	{r7, pc}
	...

00004e04 <port_pin_set_output_level>:
{
    4e04:	b580      	push	{r7, lr}
    4e06:	b084      	sub	sp, #16
    4e08:	af00      	add	r7, sp, #0
    4e0a:	0002      	movs	r2, r0
    4e0c:	1dfb      	adds	r3, r7, #7
    4e0e:	701a      	strb	r2, [r3, #0]
    4e10:	1dbb      	adds	r3, r7, #6
    4e12:	1c0a      	adds	r2, r1, #0
    4e14:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    4e16:	1dfb      	adds	r3, r7, #7
    4e18:	781b      	ldrb	r3, [r3, #0]
    4e1a:	0018      	movs	r0, r3
    4e1c:	4b0d      	ldr	r3, [pc, #52]	; (4e54 <port_pin_set_output_level+0x50>)
    4e1e:	4798      	blx	r3
    4e20:	0003      	movs	r3, r0
    4e22:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4e24:	1dfb      	adds	r3, r7, #7
    4e26:	781b      	ldrb	r3, [r3, #0]
    4e28:	221f      	movs	r2, #31
    4e2a:	4013      	ands	r3, r2
    4e2c:	2201      	movs	r2, #1
    4e2e:	409a      	lsls	r2, r3
    4e30:	0013      	movs	r3, r2
    4e32:	60bb      	str	r3, [r7, #8]
	if (level) {
    4e34:	1dbb      	adds	r3, r7, #6
    4e36:	781b      	ldrb	r3, [r3, #0]
    4e38:	2b00      	cmp	r3, #0
    4e3a:	d003      	beq.n	4e44 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    4e3c:	68fb      	ldr	r3, [r7, #12]
    4e3e:	68ba      	ldr	r2, [r7, #8]
    4e40:	619a      	str	r2, [r3, #24]
}
    4e42:	e002      	b.n	4e4a <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    4e44:	68fb      	ldr	r3, [r7, #12]
    4e46:	68ba      	ldr	r2, [r7, #8]
    4e48:	615a      	str	r2, [r3, #20]
}
    4e4a:	46c0      	nop			; (mov r8, r8)
    4e4c:	46bd      	mov	sp, r7
    4e4e:	b004      	add	sp, #16
    4e50:	bd80      	pop	{r7, pc}
    4e52:	46c0      	nop			; (mov r8, r8)
    4e54:	00004dbd 	.word	0x00004dbd

00004e58 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    4e58:	b580      	push	{r7, lr}
    4e5a:	b082      	sub	sp, #8
    4e5c:	af00      	add	r7, sp, #0
    
// Configure the board after the battery measurement
// Don't need to configure: 
// Red LED pins, GG and BT enable and BCAP input
    struct port_config pin_conf;
    port_get_config_defaults(&pin_conf);
    4e5e:	1d3b      	adds	r3, r7, #4
    4e60:	0018      	movs	r0, r3
    4e62:	4b12      	ldr	r3, [pc, #72]	; (4eac <system_board_init+0x54>)
    4e64:	4798      	blx	r3

    // Configure LEDs as outputs, turn them off 
    pin_conf.direction  = PORT_PIN_DIR_OUTPUT;    
    4e66:	1d3b      	adds	r3, r7, #4
    4e68:	2201      	movs	r2, #1
    4e6a:	701a      	strb	r2, [r3, #0]
    port_pin_set_config(LED_GREEN_PIN, &pin_conf);
    4e6c:	1d3b      	adds	r3, r7, #4
    4e6e:	0019      	movs	r1, r3
    4e70:	200f      	movs	r0, #15
    4e72:	4b0f      	ldr	r3, [pc, #60]	; (4eb0 <system_board_init+0x58>)
    4e74:	4798      	blx	r3
    port_pin_set_output_level(LED_GREEN_PIN, LED_GREEN_ACTIVE);
    4e76:	2101      	movs	r1, #1
    4e78:	200f      	movs	r0, #15
    4e7a:	4b0e      	ldr	r3, [pc, #56]	; (4eb4 <system_board_init+0x5c>)
    4e7c:	4798      	blx	r3

    // Configure the Enable of LED Stripe as output, turn it on 
    port_pin_set_config(LED_DRIVER_PIN, &pin_conf);
    4e7e:	1d3b      	adds	r3, r7, #4
    4e80:	0019      	movs	r1, r3
    4e82:	2001      	movs	r0, #1
    4e84:	4b0a      	ldr	r3, [pc, #40]	; (4eb0 <system_board_init+0x58>)
    4e86:	4798      	blx	r3
    port_pin_set_output_level(LED_DRIVER_PIN, LED_DRIVER_ACTIVE);
    4e88:	2101      	movs	r1, #1
    4e8a:	2001      	movs	r0, #1
    4e8c:	4b09      	ldr	r3, [pc, #36]	; (4eb4 <system_board_init+0x5c>)
    4e8e:	4798      	blx	r3
	
    // Configure the USB Charge external device Enable
	port_pin_set_config(USB_EN_ENABLE_PIN, &pin_conf);
    4e90:	1d3b      	adds	r3, r7, #4
    4e92:	0019      	movs	r1, r3
    4e94:	201c      	movs	r0, #28
    4e96:	4b06      	ldr	r3, [pc, #24]	; (4eb0 <system_board_init+0x58>)
    4e98:	4798      	blx	r3
	port_pin_set_output_level(USB_EN_ENABLE_PIN, USB_EN_ENABLE_ACTIVE);
    4e9a:	2101      	movs	r1, #1
    4e9c:	201c      	movs	r0, #28
    4e9e:	4b05      	ldr	r3, [pc, #20]	; (4eb4 <system_board_init+0x5c>)
    4ea0:	4798      	blx	r3
}
    4ea2:	46c0      	nop			; (mov r8, r8)
    4ea4:	46bd      	mov	sp, r7
    4ea6:	b002      	add	sp, #8
    4ea8:	bd80      	pop	{r7, pc}
    4eaa:	46c0      	nop			; (mov r8, r8)
    4eac:	00004de1 	.word	0x00004de1
    4eb0:	00002a3d 	.word	0x00002a3d
    4eb4:	00004e05 	.word	0x00004e05

00004eb8 <system_board_init_for_battery_measure>:

void system_board_init_for_battery_measure(void)
{
    4eb8:	b580      	push	{r7, lr}
    4eba:	b082      	sub	sp, #8
    4ebc:	af00      	add	r7, sp, #0
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    
    struct port_config pin_conf;
    port_get_config_defaults(&pin_conf);
    4ebe:	1d3b      	adds	r3, r7, #4
    4ec0:	0018      	movs	r0, r3
    4ec2:	4b25      	ldr	r3, [pc, #148]	; (4f58 <system_board_init_for_battery_measure+0xa0>)
    4ec4:	4798      	blx	r3

    // Configure LEDs as outputs, turn them off 
    pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    4ec6:	1d3b      	adds	r3, r7, #4
    4ec8:	2201      	movs	r2, #1
    4eca:	701a      	strb	r2, [r3, #0]
    port_pin_set_config(LED_RED_PIN, &pin_conf);
    4ecc:	1d3b      	adds	r3, r7, #4
    4ece:	0019      	movs	r1, r3
    4ed0:	200e      	movs	r0, #14
    4ed2:	4b22      	ldr	r3, [pc, #136]	; (4f5c <system_board_init_for_battery_measure+0xa4>)
    4ed4:	4798      	blx	r3
    port_pin_set_output_level(LED_RED_PIN, LED_RED_INACTIVE);
    4ed6:	2100      	movs	r1, #0
    4ed8:	200e      	movs	r0, #14
    4eda:	4b21      	ldr	r3, [pc, #132]	; (4f60 <system_board_init_for_battery_measure+0xa8>)
    4edc:	4798      	blx	r3
    
    port_pin_set_config(LED_GREEN_PIN, &pin_conf);
    4ede:	1d3b      	adds	r3, r7, #4
    4ee0:	0019      	movs	r1, r3
    4ee2:	200f      	movs	r0, #15
    4ee4:	4b1d      	ldr	r3, [pc, #116]	; (4f5c <system_board_init_for_battery_measure+0xa4>)
    4ee6:	4798      	blx	r3
    port_pin_set_output_level(LED_GREEN_PIN, LED_GREEN_INACTIVE);
    4ee8:	2100      	movs	r1, #0
    4eea:	200f      	movs	r0, #15
    4eec:	4b1c      	ldr	r3, [pc, #112]	; (4f60 <system_board_init_for_battery_measure+0xa8>)
    4eee:	4798      	blx	r3

    // Configure the Enable of LED Stripe as output, turn it on 
    port_pin_set_config(LED_DRIVER_PIN, &pin_conf);
    4ef0:	1d3b      	adds	r3, r7, #4
    4ef2:	0019      	movs	r1, r3
    4ef4:	2001      	movs	r0, #1
    4ef6:	4b19      	ldr	r3, [pc, #100]	; (4f5c <system_board_init_for_battery_measure+0xa4>)
    4ef8:	4798      	blx	r3
    port_pin_set_output_level(LED_DRIVER_PIN, LED_DRIVER_INACTIVE);
    4efa:	2100      	movs	r1, #0
    4efc:	2001      	movs	r0, #1
    4efe:	4b18      	ldr	r3, [pc, #96]	; (4f60 <system_board_init_for_battery_measure+0xa8>)
    4f00:	4798      	blx	r3
    
    // Configure the Enable of BT Module as output, turn it on
    port_pin_set_config(BT_ENABLE_PIN, &pin_conf);
    4f02:	1d3b      	adds	r3, r7, #4
    4f04:	0019      	movs	r1, r3
    4f06:	2003      	movs	r0, #3
    4f08:	4b14      	ldr	r3, [pc, #80]	; (4f5c <system_board_init_for_battery_measure+0xa4>)
    4f0a:	4798      	blx	r3
    port_pin_set_output_level(BT_ENABLE_PIN, BT_ENABLE_ACTIVE);
    4f0c:	2101      	movs	r1, #1
    4f0e:	2003      	movs	r0, #3
    4f10:	4b13      	ldr	r3, [pc, #76]	; (4f60 <system_board_init_for_battery_measure+0xa8>)
    4f12:	4798      	blx	r3
    
    // Configure the Charge Complete Pin for the Gas Gauge Module as output, turn it off
    port_pin_set_config(GAUGE_CC_ENABLE_PIN, &pin_conf);
    4f14:	1d3b      	adds	r3, r7, #4
    4f16:	0019      	movs	r1, r3
    4f18:	200a      	movs	r0, #10
    4f1a:	4b10      	ldr	r3, [pc, #64]	; (4f5c <system_board_init_for_battery_measure+0xa4>)
    4f1c:	4798      	blx	r3
    port_pin_set_output_level(GAUGE_CC_ENABLE_PIN, GAUGE_CC_ENABLE_INACTIVE);
    4f1e:	2100      	movs	r1, #0
    4f20:	200a      	movs	r0, #10
    4f22:	4b0f      	ldr	r3, [pc, #60]	; (4f60 <system_board_init_for_battery_measure+0xa8>)
    4f24:	4798      	blx	r3
	
	// Configure the USB Charge external device Disabled
	port_pin_set_config(USB_EN_ENABLE_PIN, &pin_conf);
    4f26:	1d3b      	adds	r3, r7, #4
    4f28:	0019      	movs	r1, r3
    4f2a:	201c      	movs	r0, #28
    4f2c:	4b0b      	ldr	r3, [pc, #44]	; (4f5c <system_board_init_for_battery_measure+0xa4>)
    4f2e:	4798      	blx	r3
	port_pin_set_output_level(USB_EN_ENABLE_PIN, USB_EN_ENABLE_INACTIVE);
    4f30:	2100      	movs	r1, #0
    4f32:	201c      	movs	r0, #28
    4f34:	4b0a      	ldr	r3, [pc, #40]	; (4f60 <system_board_init_for_battery_measure+0xa8>)
    4f36:	4798      	blx	r3

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    4f38:	1d3b      	adds	r3, r7, #4
    4f3a:	2200      	movs	r2, #0
    4f3c:	701a      	strb	r2, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    4f3e:	1d3b      	adds	r3, r7, #4
    4f40:	2200      	movs	r2, #0
    4f42:	705a      	strb	r2, [r3, #1]
	port_pin_set_config(INPUT_BCAP_PIN, &pin_conf);
    4f44:	1d3b      	adds	r3, r7, #4
    4f46:	0019      	movs	r1, r3
    4f48:	2018      	movs	r0, #24
    4f4a:	4b04      	ldr	r3, [pc, #16]	; (4f5c <system_board_init_for_battery_measure+0xa4>)
    4f4c:	4798      	blx	r3
    4f4e:	46c0      	nop			; (mov r8, r8)
    4f50:	46bd      	mov	sp, r7
    4f52:	b002      	add	sp, #8
    4f54:	bd80      	pop	{r7, pc}
    4f56:	46c0      	nop			; (mov r8, r8)
    4f58:	00004de1 	.word	0x00004de1
    4f5c:	00002a3d 	.word	0x00002a3d
    4f60:	00004e05 	.word	0x00004e05

00004f64 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    4f64:	b580      	push	{r7, lr}
    4f66:	b082      	sub	sp, #8
    4f68:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
    4f6a:	4b10      	ldr	r3, [pc, #64]	; (4fac <cpu_irq_enter_critical+0x48>)
    4f6c:	681b      	ldr	r3, [r3, #0]
    4f6e:	2b00      	cmp	r3, #0
    4f70:	d112      	bne.n	4f98 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4f72:	f3ef 8310 	mrs	r3, PRIMASK
    4f76:	607b      	str	r3, [r7, #4]
  return(result);
    4f78:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
    4f7a:	2b00      	cmp	r3, #0
    4f7c:	d109      	bne.n	4f92 <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
    4f7e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    4f80:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    4f84:	4b0a      	ldr	r3, [pc, #40]	; (4fb0 <cpu_irq_enter_critical+0x4c>)
    4f86:	2200      	movs	r2, #0
    4f88:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    4f8a:	4b0a      	ldr	r3, [pc, #40]	; (4fb4 <cpu_irq_enter_critical+0x50>)
    4f8c:	2201      	movs	r2, #1
    4f8e:	701a      	strb	r2, [r3, #0]
    4f90:	e002      	b.n	4f98 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    4f92:	4b08      	ldr	r3, [pc, #32]	; (4fb4 <cpu_irq_enter_critical+0x50>)
    4f94:	2200      	movs	r2, #0
    4f96:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    4f98:	4b04      	ldr	r3, [pc, #16]	; (4fac <cpu_irq_enter_critical+0x48>)
    4f9a:	681b      	ldr	r3, [r3, #0]
    4f9c:	1c5a      	adds	r2, r3, #1
    4f9e:	4b03      	ldr	r3, [pc, #12]	; (4fac <cpu_irq_enter_critical+0x48>)
    4fa0:	601a      	str	r2, [r3, #0]
}
    4fa2:	46c0      	nop			; (mov r8, r8)
    4fa4:	46bd      	mov	sp, r7
    4fa6:	b002      	add	sp, #8
    4fa8:	bd80      	pop	{r7, pc}
    4faa:	46c0      	nop			; (mov r8, r8)
    4fac:	200000b8 	.word	0x200000b8
    4fb0:	20000012 	.word	0x20000012
    4fb4:	200000bc 	.word	0x200000bc

00004fb8 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    4fb8:	b580      	push	{r7, lr}
    4fba:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    4fbc:	4b0b      	ldr	r3, [pc, #44]	; (4fec <cpu_irq_leave_critical+0x34>)
    4fbe:	681b      	ldr	r3, [r3, #0]
    4fc0:	1e5a      	subs	r2, r3, #1
    4fc2:	4b0a      	ldr	r3, [pc, #40]	; (4fec <cpu_irq_leave_critical+0x34>)
    4fc4:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    4fc6:	4b09      	ldr	r3, [pc, #36]	; (4fec <cpu_irq_leave_critical+0x34>)
    4fc8:	681b      	ldr	r3, [r3, #0]
    4fca:	2b00      	cmp	r3, #0
    4fcc:	d10a      	bne.n	4fe4 <cpu_irq_leave_critical+0x2c>
    4fce:	4b08      	ldr	r3, [pc, #32]	; (4ff0 <cpu_irq_leave_critical+0x38>)
    4fd0:	781b      	ldrb	r3, [r3, #0]
    4fd2:	b2db      	uxtb	r3, r3
    4fd4:	2b00      	cmp	r3, #0
    4fd6:	d005      	beq.n	4fe4 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
    4fd8:	4b06      	ldr	r3, [pc, #24]	; (4ff4 <cpu_irq_leave_critical+0x3c>)
    4fda:	2201      	movs	r2, #1
    4fdc:	701a      	strb	r2, [r3, #0]
    4fde:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4fe2:	b662      	cpsie	i
	}
}
    4fe4:	46c0      	nop			; (mov r8, r8)
    4fe6:	46bd      	mov	sp, r7
    4fe8:	bd80      	pop	{r7, pc}
    4fea:	46c0      	nop			; (mov r8, r8)
    4fec:	200000b8 	.word	0x200000b8
    4ff0:	200000bc 	.word	0x200000bc
    4ff4:	20000012 	.word	0x20000012

00004ff8 <system_gclk_gen_get_config_defaults>:
{
    4ff8:	b580      	push	{r7, lr}
    4ffa:	b082      	sub	sp, #8
    4ffc:	af00      	add	r7, sp, #0
    4ffe:	6078      	str	r0, [r7, #4]
	config->division_factor    = 1;
    5000:	687b      	ldr	r3, [r7, #4]
    5002:	2201      	movs	r2, #1
    5004:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    5006:	687b      	ldr	r3, [r7, #4]
    5008:	2200      	movs	r2, #0
    500a:	705a      	strb	r2, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    500c:	687b      	ldr	r3, [r7, #4]
    500e:	2206      	movs	r2, #6
    5010:	701a      	strb	r2, [r3, #0]
	config->run_in_standby     = false;
    5012:	687b      	ldr	r3, [r7, #4]
    5014:	2200      	movs	r2, #0
    5016:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    5018:	687b      	ldr	r3, [r7, #4]
    501a:	2200      	movs	r2, #0
    501c:	725a      	strb	r2, [r3, #9]
}
    501e:	46c0      	nop			; (mov r8, r8)
    5020:	46bd      	mov	sp, r7
    5022:	b002      	add	sp, #8
    5024:	bd80      	pop	{r7, pc}

00005026 <system_clock_source_osc32k_get_config_defaults>:
{
    5026:	b580      	push	{r7, lr}
    5028:	b082      	sub	sp, #8
    502a:	af00      	add	r7, sp, #0
    502c:	6078      	str	r0, [r7, #4]
	config->enable_1khz_output  = true;
    502e:	687b      	ldr	r3, [r7, #4]
    5030:	2201      	movs	r2, #1
    5032:	705a      	strb	r2, [r3, #1]
	config->enable_32khz_output = true;
    5034:	687b      	ldr	r3, [r7, #4]
    5036:	2201      	movs	r2, #1
    5038:	709a      	strb	r2, [r3, #2]
	config->run_in_standby      = false;
    503a:	687b      	ldr	r3, [r7, #4]
    503c:	2200      	movs	r2, #0
    503e:	70da      	strb	r2, [r3, #3]
	config->on_demand           = true;
    5040:	687b      	ldr	r3, [r7, #4]
    5042:	2201      	movs	r2, #1
    5044:	711a      	strb	r2, [r3, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    5046:	687b      	ldr	r3, [r7, #4]
    5048:	2207      	movs	r2, #7
    504a:	701a      	strb	r2, [r3, #0]
	config->write_once          = false;
    504c:	687b      	ldr	r3, [r7, #4]
    504e:	2200      	movs	r2, #0
    5050:	715a      	strb	r2, [r3, #5]
}
    5052:	46c0      	nop			; (mov r8, r8)
    5054:	46bd      	mov	sp, r7
    5056:	b002      	add	sp, #8
    5058:	bd80      	pop	{r7, pc}

0000505a <system_clock_source_osc8m_get_config_defaults>:
{
    505a:	b580      	push	{r7, lr}
    505c:	b082      	sub	sp, #8
    505e:	af00      	add	r7, sp, #0
    5060:	6078      	str	r0, [r7, #4]
	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    5062:	687b      	ldr	r3, [r7, #4]
    5064:	2203      	movs	r2, #3
    5066:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    5068:	687b      	ldr	r3, [r7, #4]
    506a:	2200      	movs	r2, #0
    506c:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    506e:	687b      	ldr	r3, [r7, #4]
    5070:	2201      	movs	r2, #1
    5072:	709a      	strb	r2, [r3, #2]
}
    5074:	46c0      	nop			; (mov r8, r8)
    5076:	46bd      	mov	sp, r7
    5078:	b002      	add	sp, #8
    507a:	bd80      	pop	{r7, pc}

0000507c <system_cpu_clock_set_divider>:
{
    507c:	b580      	push	{r7, lr}
    507e:	b082      	sub	sp, #8
    5080:	af00      	add	r7, sp, #0
    5082:	0002      	movs	r2, r0
    5084:	1dfb      	adds	r3, r7, #7
    5086:	701a      	strb	r2, [r3, #0]
	PM->CPUSEL.reg = (uint32_t)divider;
    5088:	4a03      	ldr	r2, [pc, #12]	; (5098 <system_cpu_clock_set_divider+0x1c>)
    508a:	1dfb      	adds	r3, r7, #7
    508c:	781b      	ldrb	r3, [r3, #0]
    508e:	7213      	strb	r3, [r2, #8]
}
    5090:	46c0      	nop			; (mov r8, r8)
    5092:	46bd      	mov	sp, r7
    5094:	b002      	add	sp, #8
    5096:	bd80      	pop	{r7, pc}
    5098:	40000400 	.word	0x40000400

0000509c <system_apb_clock_set_divider>:
{
    509c:	b580      	push	{r7, lr}
    509e:	b082      	sub	sp, #8
    50a0:	af00      	add	r7, sp, #0
    50a2:	0002      	movs	r2, r0
    50a4:	1dfb      	adds	r3, r7, #7
    50a6:	701a      	strb	r2, [r3, #0]
    50a8:	1dbb      	adds	r3, r7, #6
    50aa:	1c0a      	adds	r2, r1, #0
    50ac:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    50ae:	1dfb      	adds	r3, r7, #7
    50b0:	781b      	ldrb	r3, [r3, #0]
    50b2:	2b01      	cmp	r3, #1
    50b4:	d008      	beq.n	50c8 <system_apb_clock_set_divider+0x2c>
    50b6:	2b02      	cmp	r3, #2
    50b8:	d00b      	beq.n	50d2 <system_apb_clock_set_divider+0x36>
    50ba:	2b00      	cmp	r3, #0
    50bc:	d10e      	bne.n	50dc <system_apb_clock_set_divider+0x40>
			PM->APBASEL.reg = (uint32_t)divider;
    50be:	4a0b      	ldr	r2, [pc, #44]	; (50ec <system_apb_clock_set_divider+0x50>)
    50c0:	1dbb      	adds	r3, r7, #6
    50c2:	781b      	ldrb	r3, [r3, #0]
    50c4:	7253      	strb	r3, [r2, #9]
			break;
    50c6:	e00b      	b.n	50e0 <system_apb_clock_set_divider+0x44>
			PM->APBBSEL.reg = (uint32_t)divider;
    50c8:	4a08      	ldr	r2, [pc, #32]	; (50ec <system_apb_clock_set_divider+0x50>)
    50ca:	1dbb      	adds	r3, r7, #6
    50cc:	781b      	ldrb	r3, [r3, #0]
    50ce:	7293      	strb	r3, [r2, #10]
			break;
    50d0:	e006      	b.n	50e0 <system_apb_clock_set_divider+0x44>
			PM->APBCSEL.reg = (uint32_t)divider;
    50d2:	4a06      	ldr	r2, [pc, #24]	; (50ec <system_apb_clock_set_divider+0x50>)
    50d4:	1dbb      	adds	r3, r7, #6
    50d6:	781b      	ldrb	r3, [r3, #0]
    50d8:	72d3      	strb	r3, [r2, #11]
			break;
    50da:	e001      	b.n	50e0 <system_apb_clock_set_divider+0x44>
			return STATUS_ERR_INVALID_ARG;
    50dc:	2317      	movs	r3, #23
    50de:	e000      	b.n	50e2 <system_apb_clock_set_divider+0x46>
	return STATUS_OK;
    50e0:	2300      	movs	r3, #0
}
    50e2:	0018      	movs	r0, r3
    50e4:	46bd      	mov	sp, r7
    50e6:	b002      	add	sp, #8
    50e8:	bd80      	pop	{r7, pc}
    50ea:	46c0      	nop			; (mov r8, r8)
    50ec:	40000400 	.word	0x40000400

000050f0 <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    50f0:	b580      	push	{r7, lr}
    50f2:	b082      	sub	sp, #8
    50f4:	af00      	add	r7, sp, #0
    50f6:	0002      	movs	r2, r0
    50f8:	1dfb      	adds	r3, r7, #7
    50fa:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    50fc:	4a08      	ldr	r2, [pc, #32]	; (5120 <system_flash_set_waitstates+0x30>)
    50fe:	1dfb      	adds	r3, r7, #7
    5100:	781b      	ldrb	r3, [r3, #0]
    5102:	210f      	movs	r1, #15
    5104:	400b      	ands	r3, r1
    5106:	b2d9      	uxtb	r1, r3
    5108:	6853      	ldr	r3, [r2, #4]
    510a:	200f      	movs	r0, #15
    510c:	4001      	ands	r1, r0
    510e:	0049      	lsls	r1, r1, #1
    5110:	201e      	movs	r0, #30
    5112:	4383      	bics	r3, r0
    5114:	430b      	orrs	r3, r1
    5116:	6053      	str	r3, [r2, #4]
}
    5118:	46c0      	nop			; (mov r8, r8)
    511a:	46bd      	mov	sp, r7
    511c:	b002      	add	sp, #8
    511e:	bd80      	pop	{r7, pc}
    5120:	41004000 	.word	0x41004000

00005124 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    5124:	b580      	push	{r7, lr}
    5126:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    5128:	46c0      	nop			; (mov r8, r8)
    512a:	4b04      	ldr	r3, [pc, #16]	; (513c <_system_dfll_wait_for_sync+0x18>)
    512c:	68db      	ldr	r3, [r3, #12]
    512e:	2210      	movs	r2, #16
    5130:	4013      	ands	r3, r2
    5132:	d0fa      	beq.n	512a <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    5134:	46c0      	nop			; (mov r8, r8)
    5136:	46bd      	mov	sp, r7
    5138:	bd80      	pop	{r7, pc}
    513a:	46c0      	nop			; (mov r8, r8)
    513c:	40000800 	.word	0x40000800

00005140 <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    5140:	b580      	push	{r7, lr}
    5142:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    5144:	4b0c      	ldr	r3, [pc, #48]	; (5178 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    5146:	2202      	movs	r2, #2
    5148:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    514a:	4b0c      	ldr	r3, [pc, #48]	; (517c <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    514c:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    514e:	4a0a      	ldr	r2, [pc, #40]	; (5178 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    5150:	4b0b      	ldr	r3, [pc, #44]	; (5180 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    5152:	689b      	ldr	r3, [r3, #8]
    5154:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    5156:	4a08      	ldr	r2, [pc, #32]	; (5178 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    5158:	4b09      	ldr	r3, [pc, #36]	; (5180 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    515a:	685b      	ldr	r3, [r3, #4]
    515c:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    515e:	4b06      	ldr	r3, [pc, #24]	; (5178 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    5160:	2200      	movs	r2, #0
    5162:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    5164:	4b05      	ldr	r3, [pc, #20]	; (517c <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    5166:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    5168:	4a03      	ldr	r2, [pc, #12]	; (5178 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    516a:	4b05      	ldr	r3, [pc, #20]	; (5180 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    516c:	681b      	ldr	r3, [r3, #0]
    516e:	b29b      	uxth	r3, r3
    5170:	8493      	strh	r3, [r2, #36]	; 0x24
}
    5172:	46c0      	nop			; (mov r8, r8)
    5174:	46bd      	mov	sp, r7
    5176:	bd80      	pop	{r7, pc}
    5178:	40000800 	.word	0x40000800
    517c:	00005125 	.word	0x00005125
    5180:	200000c0 	.word	0x200000c0

00005184 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    5184:	b580      	push	{r7, lr}
    5186:	b082      	sub	sp, #8
    5188:	af00      	add	r7, sp, #0
    518a:	0002      	movs	r2, r0
    518c:	1dfb      	adds	r3, r7, #7
    518e:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    5190:	1dfb      	adds	r3, r7, #7
    5192:	781b      	ldrb	r3, [r3, #0]
    5194:	2b08      	cmp	r3, #8
    5196:	d840      	bhi.n	521a <system_clock_source_get_hz+0x96>
    5198:	009a      	lsls	r2, r3, #2
    519a:	4b22      	ldr	r3, [pc, #136]	; (5224 <system_clock_source_get_hz+0xa0>)
    519c:	18d3      	adds	r3, r2, r3
    519e:	681b      	ldr	r3, [r3, #0]
    51a0:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    51a2:	4b21      	ldr	r3, [pc, #132]	; (5228 <system_clock_source_get_hz+0xa4>)
    51a4:	691b      	ldr	r3, [r3, #16]
    51a6:	e039      	b.n	521c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    51a8:	4b20      	ldr	r3, [pc, #128]	; (522c <system_clock_source_get_hz+0xa8>)
    51aa:	6a1b      	ldr	r3, [r3, #32]
    51ac:	059b      	lsls	r3, r3, #22
    51ae:	0f9b      	lsrs	r3, r3, #30
    51b0:	b2db      	uxtb	r3, r3
    51b2:	001a      	movs	r2, r3
    51b4:	4b1e      	ldr	r3, [pc, #120]	; (5230 <system_clock_source_get_hz+0xac>)
    51b6:	40d3      	lsrs	r3, r2
    51b8:	e030      	b.n	521c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    51ba:	2380      	movs	r3, #128	; 0x80
    51bc:	021b      	lsls	r3, r3, #8
    51be:	e02d      	b.n	521c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    51c0:	2380      	movs	r3, #128	; 0x80
    51c2:	021b      	lsls	r3, r3, #8
    51c4:	e02a      	b.n	521c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    51c6:	4b18      	ldr	r3, [pc, #96]	; (5228 <system_clock_source_get_hz+0xa4>)
    51c8:	695b      	ldr	r3, [r3, #20]
    51ca:	e027      	b.n	521c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    51cc:	4b16      	ldr	r3, [pc, #88]	; (5228 <system_clock_source_get_hz+0xa4>)
    51ce:	681b      	ldr	r3, [r3, #0]
    51d0:	2202      	movs	r2, #2
    51d2:	4013      	ands	r3, r2
    51d4:	d101      	bne.n	51da <system_clock_source_get_hz+0x56>
			return 0;
    51d6:	2300      	movs	r3, #0
    51d8:	e020      	b.n	521c <system_clock_source_get_hz+0x98>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    51da:	4b16      	ldr	r3, [pc, #88]	; (5234 <system_clock_source_get_hz+0xb0>)
    51dc:	4798      	blx	r3

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    51de:	4b12      	ldr	r3, [pc, #72]	; (5228 <system_clock_source_get_hz+0xa4>)
    51e0:	681b      	ldr	r3, [r3, #0]
    51e2:	2204      	movs	r2, #4
    51e4:	4013      	ands	r3, r2
    51e6:	d009      	beq.n	51fc <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    51e8:	2000      	movs	r0, #0
    51ea:	4b13      	ldr	r3, [pc, #76]	; (5238 <system_clock_source_get_hz+0xb4>)
    51ec:	4798      	blx	r3
    51ee:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    51f0:	4b0d      	ldr	r3, [pc, #52]	; (5228 <system_clock_source_get_hz+0xa4>)
    51f2:	689b      	ldr	r3, [r3, #8]
    51f4:	041b      	lsls	r3, r3, #16
    51f6:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    51f8:	4353      	muls	r3, r2
    51fa:	e00f      	b.n	521c <system_clock_source_get_hz+0x98>
		}

		return 48000000UL;
    51fc:	4b0f      	ldr	r3, [pc, #60]	; (523c <system_clock_source_get_hz+0xb8>)
    51fe:	e00d      	b.n	521c <system_clock_source_get_hz+0x98>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    5200:	4a0a      	ldr	r2, [pc, #40]	; (522c <system_clock_source_get_hz+0xa8>)
    5202:	2350      	movs	r3, #80	; 0x50
    5204:	5cd3      	ldrb	r3, [r2, r3]
    5206:	b2db      	uxtb	r3, r3
    5208:	001a      	movs	r2, r3
    520a:	2304      	movs	r3, #4
    520c:	4013      	ands	r3, r2
    520e:	d101      	bne.n	5214 <system_clock_source_get_hz+0x90>
			return 0;
    5210:	2300      	movs	r3, #0
    5212:	e003      	b.n	521c <system_clock_source_get_hz+0x98>
		}

		return _system_clock_inst.dpll.frequency;
    5214:	4b04      	ldr	r3, [pc, #16]	; (5228 <system_clock_source_get_hz+0xa4>)
    5216:	68db      	ldr	r3, [r3, #12]
    5218:	e000      	b.n	521c <system_clock_source_get_hz+0x98>
#endif

	default:
		return 0;
    521a:	2300      	movs	r3, #0
	}
}
    521c:	0018      	movs	r0, r3
    521e:	46bd      	mov	sp, r7
    5220:	b002      	add	sp, #8
    5222:	bd80      	pop	{r7, pc}
    5224:	00008de4 	.word	0x00008de4
    5228:	200000c0 	.word	0x200000c0
    522c:	40000800 	.word	0x40000800
    5230:	007a1200 	.word	0x007a1200
    5234:	00005125 	.word	0x00005125
    5238:	00005a3d 	.word	0x00005a3d
    523c:	02dc6c00 	.word	0x02dc6c00

00005240 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    5240:	b580      	push	{r7, lr}
    5242:	b084      	sub	sp, #16
    5244:	af00      	add	r7, sp, #0
    5246:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    5248:	4b1a      	ldr	r3, [pc, #104]	; (52b4 <system_clock_source_osc8m_set_config+0x74>)
    524a:	6a1b      	ldr	r3, [r3, #32]
    524c:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    524e:	687b      	ldr	r3, [r7, #4]
    5250:	781b      	ldrb	r3, [r3, #0]
    5252:	1c1a      	adds	r2, r3, #0
    5254:	2303      	movs	r3, #3
    5256:	4013      	ands	r3, r2
    5258:	b2da      	uxtb	r2, r3
    525a:	230d      	movs	r3, #13
    525c:	18fb      	adds	r3, r7, r3
    525e:	2103      	movs	r1, #3
    5260:	400a      	ands	r2, r1
    5262:	0010      	movs	r0, r2
    5264:	781a      	ldrb	r2, [r3, #0]
    5266:	2103      	movs	r1, #3
    5268:	438a      	bics	r2, r1
    526a:	1c11      	adds	r1, r2, #0
    526c:	1c02      	adds	r2, r0, #0
    526e:	430a      	orrs	r2, r1
    5270:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    5272:	687b      	ldr	r3, [r7, #4]
    5274:	789a      	ldrb	r2, [r3, #2]
    5276:	230c      	movs	r3, #12
    5278:	18fb      	adds	r3, r7, r3
    527a:	01d0      	lsls	r0, r2, #7
    527c:	781a      	ldrb	r2, [r3, #0]
    527e:	217f      	movs	r1, #127	; 0x7f
    5280:	400a      	ands	r2, r1
    5282:	1c11      	adds	r1, r2, #0
    5284:	1c02      	adds	r2, r0, #0
    5286:	430a      	orrs	r2, r1
    5288:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    528a:	687b      	ldr	r3, [r7, #4]
    528c:	785a      	ldrb	r2, [r3, #1]
    528e:	230c      	movs	r3, #12
    5290:	18fb      	adds	r3, r7, r3
    5292:	2101      	movs	r1, #1
    5294:	400a      	ands	r2, r1
    5296:	0190      	lsls	r0, r2, #6
    5298:	781a      	ldrb	r2, [r3, #0]
    529a:	2140      	movs	r1, #64	; 0x40
    529c:	438a      	bics	r2, r1
    529e:	1c11      	adds	r1, r2, #0
    52a0:	1c02      	adds	r2, r0, #0
    52a2:	430a      	orrs	r2, r1
    52a4:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    52a6:	4b03      	ldr	r3, [pc, #12]	; (52b4 <system_clock_source_osc8m_set_config+0x74>)
    52a8:	68fa      	ldr	r2, [r7, #12]
    52aa:	621a      	str	r2, [r3, #32]
}
    52ac:	46c0      	nop			; (mov r8, r8)
    52ae:	46bd      	mov	sp, r7
    52b0:	b004      	add	sp, #16
    52b2:	bd80      	pop	{r7, pc}
    52b4:	40000800 	.word	0x40000800

000052b8 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    52b8:	b580      	push	{r7, lr}
    52ba:	b084      	sub	sp, #16
    52bc:	af00      	add	r7, sp, #0
    52be:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    52c0:	4b2f      	ldr	r3, [pc, #188]	; (5380 <system_clock_source_osc32k_set_config+0xc8>)
    52c2:	699b      	ldr	r3, [r3, #24]
    52c4:	60fb      	str	r3, [r7, #12]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    52c6:	687b      	ldr	r3, [r7, #4]
    52c8:	785a      	ldrb	r2, [r3, #1]
    52ca:	230c      	movs	r3, #12
    52cc:	18fb      	adds	r3, r7, r3
    52ce:	2101      	movs	r1, #1
    52d0:	400a      	ands	r2, r1
    52d2:	00d0      	lsls	r0, r2, #3
    52d4:	781a      	ldrb	r2, [r3, #0]
    52d6:	2108      	movs	r1, #8
    52d8:	438a      	bics	r2, r1
    52da:	1c11      	adds	r1, r2, #0
    52dc:	1c02      	adds	r2, r0, #0
    52de:	430a      	orrs	r2, r1
    52e0:	701a      	strb	r2, [r3, #0]
	temp.bit.EN32K    = config->enable_32khz_output;
    52e2:	687b      	ldr	r3, [r7, #4]
    52e4:	789a      	ldrb	r2, [r3, #2]
    52e6:	230c      	movs	r3, #12
    52e8:	18fb      	adds	r3, r7, r3
    52ea:	2101      	movs	r1, #1
    52ec:	400a      	ands	r2, r1
    52ee:	0090      	lsls	r0, r2, #2
    52f0:	781a      	ldrb	r2, [r3, #0]
    52f2:	2104      	movs	r1, #4
    52f4:	438a      	bics	r2, r1
    52f6:	1c11      	adds	r1, r2, #0
    52f8:	1c02      	adds	r2, r0, #0
    52fa:	430a      	orrs	r2, r1
    52fc:	701a      	strb	r2, [r3, #0]
	temp.bit.STARTUP  = config->startup_time;
    52fe:	687b      	ldr	r3, [r7, #4]
    5300:	781b      	ldrb	r3, [r3, #0]
    5302:	1c1a      	adds	r2, r3, #0
    5304:	2307      	movs	r3, #7
    5306:	4013      	ands	r3, r2
    5308:	b2da      	uxtb	r2, r3
    530a:	230d      	movs	r3, #13
    530c:	18fb      	adds	r3, r7, r3
    530e:	2107      	movs	r1, #7
    5310:	400a      	ands	r2, r1
    5312:	0010      	movs	r0, r2
    5314:	781a      	ldrb	r2, [r3, #0]
    5316:	2107      	movs	r1, #7
    5318:	438a      	bics	r2, r1
    531a:	1c11      	adds	r1, r2, #0
    531c:	1c02      	adds	r2, r0, #0
    531e:	430a      	orrs	r2, r1
    5320:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    5322:	687b      	ldr	r3, [r7, #4]
    5324:	791a      	ldrb	r2, [r3, #4]
    5326:	230c      	movs	r3, #12
    5328:	18fb      	adds	r3, r7, r3
    532a:	01d0      	lsls	r0, r2, #7
    532c:	781a      	ldrb	r2, [r3, #0]
    532e:	217f      	movs	r1, #127	; 0x7f
    5330:	400a      	ands	r2, r1
    5332:	1c11      	adds	r1, r2, #0
    5334:	1c02      	adds	r2, r0, #0
    5336:	430a      	orrs	r2, r1
    5338:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    533a:	687b      	ldr	r3, [r7, #4]
    533c:	78da      	ldrb	r2, [r3, #3]
    533e:	230c      	movs	r3, #12
    5340:	18fb      	adds	r3, r7, r3
    5342:	2101      	movs	r1, #1
    5344:	400a      	ands	r2, r1
    5346:	0190      	lsls	r0, r2, #6
    5348:	781a      	ldrb	r2, [r3, #0]
    534a:	2140      	movs	r1, #64	; 0x40
    534c:	438a      	bics	r2, r1
    534e:	1c11      	adds	r1, r2, #0
    5350:	1c02      	adds	r2, r0, #0
    5352:	430a      	orrs	r2, r1
    5354:	701a      	strb	r2, [r3, #0]
	temp.bit.WRTLOCK  = config->write_once;
    5356:	687b      	ldr	r3, [r7, #4]
    5358:	795a      	ldrb	r2, [r3, #5]
    535a:	230d      	movs	r3, #13
    535c:	18fb      	adds	r3, r7, r3
    535e:	2101      	movs	r1, #1
    5360:	400a      	ands	r2, r1
    5362:	0110      	lsls	r0, r2, #4
    5364:	781a      	ldrb	r2, [r3, #0]
    5366:	2110      	movs	r1, #16
    5368:	438a      	bics	r2, r1
    536a:	1c11      	adds	r1, r2, #0
    536c:	1c02      	adds	r2, r0, #0
    536e:	430a      	orrs	r2, r1
    5370:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC32K  = temp;
    5372:	4b03      	ldr	r3, [pc, #12]	; (5380 <system_clock_source_osc32k_set_config+0xc8>)
    5374:	68fa      	ldr	r2, [r7, #12]
    5376:	619a      	str	r2, [r3, #24]
}
    5378:	46c0      	nop			; (mov r8, r8)
    537a:	46bd      	mov	sp, r7
    537c:	b004      	add	sp, #16
    537e:	bd80      	pop	{r7, pc}
    5380:	40000800 	.word	0x40000800

00005384 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    5384:	b580      	push	{r7, lr}
    5386:	b082      	sub	sp, #8
    5388:	af00      	add	r7, sp, #0
    538a:	0002      	movs	r2, r0
    538c:	1dfb      	adds	r3, r7, #7
    538e:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    5390:	1dfb      	adds	r3, r7, #7
    5392:	781b      	ldrb	r3, [r3, #0]
    5394:	2b08      	cmp	r3, #8
    5396:	d83b      	bhi.n	5410 <system_clock_source_enable+0x8c>
    5398:	009a      	lsls	r2, r3, #2
    539a:	4b21      	ldr	r3, [pc, #132]	; (5420 <system_clock_source_enable+0x9c>)
    539c:	18d3      	adds	r3, r2, r3
    539e:	681b      	ldr	r3, [r3, #0]
    53a0:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    53a2:	4b20      	ldr	r3, [pc, #128]	; (5424 <system_clock_source_enable+0xa0>)
    53a4:	4a1f      	ldr	r2, [pc, #124]	; (5424 <system_clock_source_enable+0xa0>)
    53a6:	6a12      	ldr	r2, [r2, #32]
    53a8:	2102      	movs	r1, #2
    53aa:	430a      	orrs	r2, r1
    53ac:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    53ae:	2300      	movs	r3, #0
    53b0:	e031      	b.n	5416 <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    53b2:	4b1c      	ldr	r3, [pc, #112]	; (5424 <system_clock_source_enable+0xa0>)
    53b4:	4a1b      	ldr	r2, [pc, #108]	; (5424 <system_clock_source_enable+0xa0>)
    53b6:	6992      	ldr	r2, [r2, #24]
    53b8:	2102      	movs	r1, #2
    53ba:	430a      	orrs	r2, r1
    53bc:	619a      	str	r2, [r3, #24]
		break;
    53be:	e029      	b.n	5414 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    53c0:	4a18      	ldr	r2, [pc, #96]	; (5424 <system_clock_source_enable+0xa0>)
    53c2:	4b18      	ldr	r3, [pc, #96]	; (5424 <system_clock_source_enable+0xa0>)
    53c4:	8a1b      	ldrh	r3, [r3, #16]
    53c6:	b29b      	uxth	r3, r3
    53c8:	2102      	movs	r1, #2
    53ca:	430b      	orrs	r3, r1
    53cc:	b29b      	uxth	r3, r3
    53ce:	8213      	strh	r3, [r2, #16]
		break;
    53d0:	e020      	b.n	5414 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    53d2:	4a14      	ldr	r2, [pc, #80]	; (5424 <system_clock_source_enable+0xa0>)
    53d4:	4b13      	ldr	r3, [pc, #76]	; (5424 <system_clock_source_enable+0xa0>)
    53d6:	8a9b      	ldrh	r3, [r3, #20]
    53d8:	b29b      	uxth	r3, r3
    53da:	2102      	movs	r1, #2
    53dc:	430b      	orrs	r3, r1
    53de:	b29b      	uxth	r3, r3
    53e0:	8293      	strh	r3, [r2, #20]
		break;
    53e2:	e017      	b.n	5414 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    53e4:	4b10      	ldr	r3, [pc, #64]	; (5428 <system_clock_source_enable+0xa4>)
    53e6:	681b      	ldr	r3, [r3, #0]
    53e8:	2202      	movs	r2, #2
    53ea:	431a      	orrs	r2, r3
    53ec:	4b0e      	ldr	r3, [pc, #56]	; (5428 <system_clock_source_enable+0xa4>)
    53ee:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    53f0:	4b0e      	ldr	r3, [pc, #56]	; (542c <system_clock_source_enable+0xa8>)
    53f2:	4798      	blx	r3
		break;
    53f4:	e00e      	b.n	5414 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    53f6:	4a0b      	ldr	r2, [pc, #44]	; (5424 <system_clock_source_enable+0xa0>)
    53f8:	490a      	ldr	r1, [pc, #40]	; (5424 <system_clock_source_enable+0xa0>)
    53fa:	2344      	movs	r3, #68	; 0x44
    53fc:	5ccb      	ldrb	r3, [r1, r3]
    53fe:	b2db      	uxtb	r3, r3
    5400:	2102      	movs	r1, #2
    5402:	430b      	orrs	r3, r1
    5404:	b2d9      	uxtb	r1, r3
    5406:	2344      	movs	r3, #68	; 0x44
    5408:	54d1      	strb	r1, [r2, r3]
		break;
    540a:	e003      	b.n	5414 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    540c:	2300      	movs	r3, #0
    540e:	e002      	b.n	5416 <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    5410:	2317      	movs	r3, #23
    5412:	e000      	b.n	5416 <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    5414:	2300      	movs	r3, #0
}
    5416:	0018      	movs	r0, r3
    5418:	46bd      	mov	sp, r7
    541a:	b002      	add	sp, #8
    541c:	bd80      	pop	{r7, pc}
    541e:	46c0      	nop			; (mov r8, r8)
    5420:	00008e08 	.word	0x00008e08
    5424:	40000800 	.word	0x40000800
    5428:	200000c0 	.word	0x200000c0
    542c:	00005141 	.word	0x00005141

00005430 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    5430:	b580      	push	{r7, lr}
    5432:	b082      	sub	sp, #8
    5434:	af00      	add	r7, sp, #0
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    5436:	003b      	movs	r3, r7
    5438:	2201      	movs	r2, #1
    543a:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    543c:	2300      	movs	r3, #0
    543e:	607b      	str	r3, [r7, #4]
    5440:	e009      	b.n	5456 <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    5442:	687b      	ldr	r3, [r7, #4]
    5444:	b2db      	uxtb	r3, r3
    5446:	003a      	movs	r2, r7
    5448:	0011      	movs	r1, r2
    544a:	0018      	movs	r0, r3
    544c:	4b05      	ldr	r3, [pc, #20]	; (5464 <_switch_peripheral_gclk+0x34>)
    544e:	4798      	blx	r3
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    5450:	687b      	ldr	r3, [r7, #4]
    5452:	3301      	adds	r3, #1
    5454:	607b      	str	r3, [r7, #4]
    5456:	687b      	ldr	r3, [r7, #4]
    5458:	2b24      	cmp	r3, #36	; 0x24
    545a:	d9f2      	bls.n	5442 <_switch_peripheral_gclk+0x12>
	}
}
    545c:	46c0      	nop			; (mov r8, r8)
    545e:	46bd      	mov	sp, r7
    5460:	b002      	add	sp, #8
    5462:	bd80      	pop	{r7, pc}
    5464:	00005919 	.word	0x00005919

00005468 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    5468:	b580      	push	{r7, lr}
    546a:	b0a2      	sub	sp, #136	; 0x88
    546c:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    546e:	4b4f      	ldr	r3, [pc, #316]	; (55ac <system_clock_init+0x144>)
    5470:	22c2      	movs	r2, #194	; 0xc2
    5472:	00d2      	lsls	r2, r2, #3
    5474:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    5476:	2000      	movs	r0, #0
    5478:	4b4d      	ldr	r3, [pc, #308]	; (55b0 <system_clock_init+0x148>)
    547a:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    547c:	4b4d      	ldr	r3, [pc, #308]	; (55b4 <system_clock_init+0x14c>)
    547e:	4798      	blx	r3
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    5480:	4a4a      	ldr	r2, [pc, #296]	; (55ac <system_clock_init+0x144>)
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    5482:	4b4d      	ldr	r3, [pc, #308]	; (55b8 <system_clock_init+0x150>)
    5484:	681b      	ldr	r3, [r3, #0]
    5486:	099b      	lsrs	r3, r3, #6
	SYSCTRL->OSC32K.bit.CALIB =
    5488:	b2db      	uxtb	r3, r3
    548a:	1c19      	adds	r1, r3, #0
    548c:	237f      	movs	r3, #127	; 0x7f
    548e:	400b      	ands	r3, r1
    5490:	b2d9      	uxtb	r1, r3
    5492:	6993      	ldr	r3, [r2, #24]
    5494:	207f      	movs	r0, #127	; 0x7f
    5496:	4001      	ands	r1, r0
    5498:	0409      	lsls	r1, r1, #16
    549a:	4848      	ldr	r0, [pc, #288]	; (55bc <system_clock_init+0x154>)
    549c:	4003      	ands	r3, r0
    549e:	430b      	orrs	r3, r1
    54a0:	6193      	str	r3, [r2, #24]
			SYSCTRL_FUSES_OSC32K_Pos) & 0x7Ful);

	struct system_clock_source_osc32k_config osc32k_conf;
	system_clock_source_osc32k_get_config_defaults(&osc32k_conf);
    54a2:	2380      	movs	r3, #128	; 0x80
    54a4:	18fb      	adds	r3, r7, r3
    54a6:	0018      	movs	r0, r3
    54a8:	4b45      	ldr	r3, [pc, #276]	; (55c0 <system_clock_init+0x158>)
    54aa:	4798      	blx	r3

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
    54ac:	2380      	movs	r3, #128	; 0x80
    54ae:	18fb      	adds	r3, r7, r3
    54b0:	2207      	movs	r2, #7
    54b2:	701a      	strb	r2, [r3, #0]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
    54b4:	2380      	movs	r3, #128	; 0x80
    54b6:	18fb      	adds	r3, r7, r3
    54b8:	2201      	movs	r2, #1
    54ba:	705a      	strb	r2, [r3, #1]
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
    54bc:	2380      	movs	r3, #128	; 0x80
    54be:	18fb      	adds	r3, r7, r3
    54c0:	2201      	movs	r2, #1
    54c2:	709a      	strb	r2, [r3, #2]
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
    54c4:	2380      	movs	r3, #128	; 0x80
    54c6:	18fb      	adds	r3, r7, r3
    54c8:	2201      	movs	r2, #1
    54ca:	711a      	strb	r2, [r3, #4]
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    54cc:	2380      	movs	r3, #128	; 0x80
    54ce:	18fb      	adds	r3, r7, r3
    54d0:	2200      	movs	r2, #0
    54d2:	70da      	strb	r2, [r3, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    54d4:	2380      	movs	r3, #128	; 0x80
    54d6:	18fb      	adds	r3, r7, r3
    54d8:	0018      	movs	r0, r3
    54da:	4b3a      	ldr	r3, [pc, #232]	; (55c4 <system_clock_init+0x15c>)
    54dc:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    54de:	2004      	movs	r0, #4
    54e0:	4b39      	ldr	r3, [pc, #228]	; (55c8 <system_clock_init+0x160>)
    54e2:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    54e4:	237c      	movs	r3, #124	; 0x7c
    54e6:	18fb      	adds	r3, r7, r3
    54e8:	0018      	movs	r0, r3
    54ea:	4b38      	ldr	r3, [pc, #224]	; (55cc <system_clock_init+0x164>)
    54ec:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    54ee:	237c      	movs	r3, #124	; 0x7c
    54f0:	18fb      	adds	r3, r7, r3
    54f2:	2200      	movs	r2, #0
    54f4:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    54f6:	237c      	movs	r3, #124	; 0x7c
    54f8:	18fb      	adds	r3, r7, r3
    54fa:	2201      	movs	r2, #1
    54fc:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    54fe:	237c      	movs	r3, #124	; 0x7c
    5500:	18fb      	adds	r3, r7, r3
    5502:	2200      	movs	r2, #0
    5504:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    5506:	237c      	movs	r3, #124	; 0x7c
    5508:	18fb      	adds	r3, r7, r3
    550a:	0018      	movs	r0, r3
    550c:	4b30      	ldr	r3, [pc, #192]	; (55d0 <system_clock_init+0x168>)
    550e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    5510:	2006      	movs	r0, #6
    5512:	4b2d      	ldr	r3, [pc, #180]	; (55c8 <system_clock_init+0x160>)
    5514:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    5516:	4b2f      	ldr	r3, [pc, #188]	; (55d4 <system_clock_init+0x16c>)
    5518:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    551a:	2358      	movs	r3, #88	; 0x58
    551c:	18fb      	adds	r3, r7, r3
    551e:	0018      	movs	r0, r3
    5520:	4b2d      	ldr	r3, [pc, #180]	; (55d8 <system_clock_init+0x170>)
    5522:	4798      	blx	r3
    5524:	2358      	movs	r3, #88	; 0x58
    5526:	18fb      	adds	r3, r7, r3
    5528:	2204      	movs	r2, #4
    552a:	701a      	strb	r2, [r3, #0]
    552c:	2358      	movs	r3, #88	; 0x58
    552e:	18fb      	adds	r3, r7, r3
    5530:	2220      	movs	r2, #32
    5532:	605a      	str	r2, [r3, #4]
    5534:	2358      	movs	r3, #88	; 0x58
    5536:	18fb      	adds	r3, r7, r3
    5538:	2200      	movs	r2, #0
    553a:	721a      	strb	r2, [r3, #8]
    553c:	2358      	movs	r3, #88	; 0x58
    553e:	18fb      	adds	r3, r7, r3
    5540:	2200      	movs	r2, #0
    5542:	725a      	strb	r2, [r3, #9]
    5544:	2358      	movs	r3, #88	; 0x58
    5546:	18fb      	adds	r3, r7, r3
    5548:	0019      	movs	r1, r3
    554a:	2002      	movs	r0, #2
    554c:	4b23      	ldr	r3, [pc, #140]	; (55dc <system_clock_init+0x174>)
    554e:	4798      	blx	r3
    5550:	2002      	movs	r0, #2
    5552:	4b23      	ldr	r3, [pc, #140]	; (55e0 <system_clock_init+0x178>)
    5554:	4798      	blx	r3

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    5556:	2000      	movs	r0, #0
    5558:	4b22      	ldr	r3, [pc, #136]	; (55e4 <system_clock_init+0x17c>)
    555a:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    555c:	2100      	movs	r1, #0
    555e:	2000      	movs	r0, #0
    5560:	4b21      	ldr	r3, [pc, #132]	; (55e8 <system_clock_init+0x180>)
    5562:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    5564:	2100      	movs	r1, #0
    5566:	2001      	movs	r0, #1
    5568:	4b1f      	ldr	r3, [pc, #124]	; (55e8 <system_clock_init+0x180>)
    556a:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    556c:	2100      	movs	r1, #0
    556e:	2002      	movs	r0, #2
    5570:	4b1d      	ldr	r3, [pc, #116]	; (55e8 <system_clock_init+0x180>)
    5572:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    5574:	1d3b      	adds	r3, r7, #4
    5576:	0018      	movs	r0, r3
    5578:	4b17      	ldr	r3, [pc, #92]	; (55d8 <system_clock_init+0x170>)
    557a:	4798      	blx	r3
    557c:	1d3b      	adds	r3, r7, #4
    557e:	2206      	movs	r2, #6
    5580:	701a      	strb	r2, [r3, #0]
    5582:	1d3b      	adds	r3, r7, #4
    5584:	2201      	movs	r2, #1
    5586:	605a      	str	r2, [r3, #4]
    5588:	1d3b      	adds	r3, r7, #4
    558a:	2200      	movs	r2, #0
    558c:	721a      	strb	r2, [r3, #8]
    558e:	1d3b      	adds	r3, r7, #4
    5590:	2200      	movs	r2, #0
    5592:	725a      	strb	r2, [r3, #9]
    5594:	1d3b      	adds	r3, r7, #4
    5596:	0019      	movs	r1, r3
    5598:	2000      	movs	r0, #0
    559a:	4b10      	ldr	r3, [pc, #64]	; (55dc <system_clock_init+0x174>)
    559c:	4798      	blx	r3
    559e:	2000      	movs	r0, #0
    55a0:	4b0f      	ldr	r3, [pc, #60]	; (55e0 <system_clock_init+0x178>)
    55a2:	4798      	blx	r3
#endif
}
    55a4:	46c0      	nop			; (mov r8, r8)
    55a6:	46bd      	mov	sp, r7
    55a8:	b022      	add	sp, #136	; 0x88
    55aa:	bd80      	pop	{r7, pc}
    55ac:	40000800 	.word	0x40000800
    55b0:	000050f1 	.word	0x000050f1
    55b4:	00005431 	.word	0x00005431
    55b8:	00806024 	.word	0x00806024
    55bc:	ff80ffff 	.word	0xff80ffff
    55c0:	00005027 	.word	0x00005027
    55c4:	000052b9 	.word	0x000052b9
    55c8:	00005385 	.word	0x00005385
    55cc:	0000505b 	.word	0x0000505b
    55d0:	00005241 	.word	0x00005241
    55d4:	00005691 	.word	0x00005691
    55d8:	00004ff9 	.word	0x00004ff9
    55dc:	000056c1 	.word	0x000056c1
    55e0:	000057e5 	.word	0x000057e5
    55e4:	0000507d 	.word	0x0000507d
    55e8:	0000509d 	.word	0x0000509d

000055ec <system_apb_clock_set_mask>:
{
    55ec:	b580      	push	{r7, lr}
    55ee:	b082      	sub	sp, #8
    55f0:	af00      	add	r7, sp, #0
    55f2:	0002      	movs	r2, r0
    55f4:	6039      	str	r1, [r7, #0]
    55f6:	1dfb      	adds	r3, r7, #7
    55f8:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    55fa:	1dfb      	adds	r3, r7, #7
    55fc:	781b      	ldrb	r3, [r3, #0]
    55fe:	2b01      	cmp	r3, #1
    5600:	d00a      	beq.n	5618 <system_apb_clock_set_mask+0x2c>
    5602:	2b02      	cmp	r3, #2
    5604:	d00f      	beq.n	5626 <system_apb_clock_set_mask+0x3a>
    5606:	2b00      	cmp	r3, #0
    5608:	d114      	bne.n	5634 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    560a:	4b0e      	ldr	r3, [pc, #56]	; (5644 <system_apb_clock_set_mask+0x58>)
    560c:	4a0d      	ldr	r2, [pc, #52]	; (5644 <system_apb_clock_set_mask+0x58>)
    560e:	6991      	ldr	r1, [r2, #24]
    5610:	683a      	ldr	r2, [r7, #0]
    5612:	430a      	orrs	r2, r1
    5614:	619a      	str	r2, [r3, #24]
			break;
    5616:	e00f      	b.n	5638 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    5618:	4b0a      	ldr	r3, [pc, #40]	; (5644 <system_apb_clock_set_mask+0x58>)
    561a:	4a0a      	ldr	r2, [pc, #40]	; (5644 <system_apb_clock_set_mask+0x58>)
    561c:	69d1      	ldr	r1, [r2, #28]
    561e:	683a      	ldr	r2, [r7, #0]
    5620:	430a      	orrs	r2, r1
    5622:	61da      	str	r2, [r3, #28]
			break;
    5624:	e008      	b.n	5638 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    5626:	4b07      	ldr	r3, [pc, #28]	; (5644 <system_apb_clock_set_mask+0x58>)
    5628:	4a06      	ldr	r2, [pc, #24]	; (5644 <system_apb_clock_set_mask+0x58>)
    562a:	6a11      	ldr	r1, [r2, #32]
    562c:	683a      	ldr	r2, [r7, #0]
    562e:	430a      	orrs	r2, r1
    5630:	621a      	str	r2, [r3, #32]
			break;
    5632:	e001      	b.n	5638 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    5634:	2317      	movs	r3, #23
    5636:	e000      	b.n	563a <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    5638:	2300      	movs	r3, #0
}
    563a:	0018      	movs	r0, r3
    563c:	46bd      	mov	sp, r7
    563e:	b002      	add	sp, #8
    5640:	bd80      	pop	{r7, pc}
    5642:	46c0      	nop			; (mov r8, r8)
    5644:	40000400 	.word	0x40000400

00005648 <system_interrupt_enter_critical_section>:
{
    5648:	b580      	push	{r7, lr}
    564a:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    564c:	4b02      	ldr	r3, [pc, #8]	; (5658 <system_interrupt_enter_critical_section+0x10>)
    564e:	4798      	blx	r3
}
    5650:	46c0      	nop			; (mov r8, r8)
    5652:	46bd      	mov	sp, r7
    5654:	bd80      	pop	{r7, pc}
    5656:	46c0      	nop			; (mov r8, r8)
    5658:	00004f65 	.word	0x00004f65

0000565c <system_interrupt_leave_critical_section>:
{
    565c:	b580      	push	{r7, lr}
    565e:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    5660:	4b02      	ldr	r3, [pc, #8]	; (566c <system_interrupt_leave_critical_section+0x10>)
    5662:	4798      	blx	r3
}
    5664:	46c0      	nop			; (mov r8, r8)
    5666:	46bd      	mov	sp, r7
    5668:	bd80      	pop	{r7, pc}
    566a:	46c0      	nop			; (mov r8, r8)
    566c:	00004fb9 	.word	0x00004fb9

00005670 <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    5670:	b580      	push	{r7, lr}
    5672:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5674:	4b05      	ldr	r3, [pc, #20]	; (568c <system_gclk_is_syncing+0x1c>)
    5676:	785b      	ldrb	r3, [r3, #1]
    5678:	b2db      	uxtb	r3, r3
    567a:	b25b      	sxtb	r3, r3
    567c:	2b00      	cmp	r3, #0
    567e:	da01      	bge.n	5684 <system_gclk_is_syncing+0x14>
		return true;
    5680:	2301      	movs	r3, #1
    5682:	e000      	b.n	5686 <system_gclk_is_syncing+0x16>
	}

	return false;
    5684:	2300      	movs	r3, #0
}
    5686:	0018      	movs	r0, r3
    5688:	46bd      	mov	sp, r7
    568a:	bd80      	pop	{r7, pc}
    568c:	40000c00 	.word	0x40000c00

00005690 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    5690:	b580      	push	{r7, lr}
    5692:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    5694:	2108      	movs	r1, #8
    5696:	2000      	movs	r0, #0
    5698:	4b07      	ldr	r3, [pc, #28]	; (56b8 <system_gclk_init+0x28>)
    569a:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    569c:	4b07      	ldr	r3, [pc, #28]	; (56bc <system_gclk_init+0x2c>)
    569e:	2201      	movs	r2, #1
    56a0:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    56a2:	46c0      	nop			; (mov r8, r8)
    56a4:	4b05      	ldr	r3, [pc, #20]	; (56bc <system_gclk_init+0x2c>)
    56a6:	781b      	ldrb	r3, [r3, #0]
    56a8:	b2db      	uxtb	r3, r3
    56aa:	001a      	movs	r2, r3
    56ac:	2301      	movs	r3, #1
    56ae:	4013      	ands	r3, r2
    56b0:	d1f8      	bne.n	56a4 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    56b2:	46c0      	nop			; (mov r8, r8)
    56b4:	46bd      	mov	sp, r7
    56b6:	bd80      	pop	{r7, pc}
    56b8:	000055ed 	.word	0x000055ed
    56bc:	40000c00 	.word	0x40000c00

000056c0 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    56c0:	b580      	push	{r7, lr}
    56c2:	b086      	sub	sp, #24
    56c4:	af00      	add	r7, sp, #0
    56c6:	0002      	movs	r2, r0
    56c8:	6039      	str	r1, [r7, #0]
    56ca:	1dfb      	adds	r3, r7, #7
    56cc:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    56ce:	1dfb      	adds	r3, r7, #7
    56d0:	781b      	ldrb	r3, [r3, #0]
    56d2:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    56d4:	1dfb      	adds	r3, r7, #7
    56d6:	781b      	ldrb	r3, [r3, #0]
    56d8:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    56da:	683b      	ldr	r3, [r7, #0]
    56dc:	781b      	ldrb	r3, [r3, #0]
    56de:	021b      	lsls	r3, r3, #8
    56e0:	001a      	movs	r2, r3
    56e2:	697b      	ldr	r3, [r7, #20]
    56e4:	4313      	orrs	r3, r2
    56e6:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    56e8:	683b      	ldr	r3, [r7, #0]
    56ea:	785b      	ldrb	r3, [r3, #1]
    56ec:	2b00      	cmp	r3, #0
    56ee:	d004      	beq.n	56fa <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    56f0:	697b      	ldr	r3, [r7, #20]
    56f2:	2280      	movs	r2, #128	; 0x80
    56f4:	02d2      	lsls	r2, r2, #11
    56f6:	4313      	orrs	r3, r2
    56f8:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    56fa:	683b      	ldr	r3, [r7, #0]
    56fc:	7a5b      	ldrb	r3, [r3, #9]
    56fe:	2b00      	cmp	r3, #0
    5700:	d004      	beq.n	570c <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    5702:	697b      	ldr	r3, [r7, #20]
    5704:	2280      	movs	r2, #128	; 0x80
    5706:	0312      	lsls	r2, r2, #12
    5708:	4313      	orrs	r3, r2
    570a:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    570c:	683b      	ldr	r3, [r7, #0]
    570e:	685b      	ldr	r3, [r3, #4]
    5710:	2b01      	cmp	r3, #1
    5712:	d92c      	bls.n	576e <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    5714:	683b      	ldr	r3, [r7, #0]
    5716:	685a      	ldr	r2, [r3, #4]
    5718:	683b      	ldr	r3, [r7, #0]
    571a:	685b      	ldr	r3, [r3, #4]
    571c:	3b01      	subs	r3, #1
    571e:	4013      	ands	r3, r2
    5720:	d11a      	bne.n	5758 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    5722:	2300      	movs	r3, #0
    5724:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    5726:	2302      	movs	r3, #2
    5728:	60bb      	str	r3, [r7, #8]
    572a:	e005      	b.n	5738 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    572c:	68fb      	ldr	r3, [r7, #12]
    572e:	3301      	adds	r3, #1
    5730:	60fb      	str	r3, [r7, #12]
						mask <<= 1) {
    5732:	68bb      	ldr	r3, [r7, #8]
    5734:	005b      	lsls	r3, r3, #1
    5736:	60bb      	str	r3, [r7, #8]
			for (mask = (1UL << 1); mask < config->division_factor;
    5738:	683b      	ldr	r3, [r7, #0]
    573a:	685a      	ldr	r2, [r3, #4]
    573c:	68bb      	ldr	r3, [r7, #8]
    573e:	429a      	cmp	r2, r3
    5740:	d8f4      	bhi.n	572c <system_gclk_gen_set_config+0x6c>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    5742:	68fb      	ldr	r3, [r7, #12]
    5744:	021b      	lsls	r3, r3, #8
    5746:	693a      	ldr	r2, [r7, #16]
    5748:	4313      	orrs	r3, r2
    574a:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    574c:	697b      	ldr	r3, [r7, #20]
    574e:	2280      	movs	r2, #128	; 0x80
    5750:	0352      	lsls	r2, r2, #13
    5752:	4313      	orrs	r3, r2
    5754:	617b      	str	r3, [r7, #20]
    5756:	e00a      	b.n	576e <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    5758:	683b      	ldr	r3, [r7, #0]
    575a:	685b      	ldr	r3, [r3, #4]
    575c:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |=
    575e:	693a      	ldr	r2, [r7, #16]
    5760:	4313      	orrs	r3, r2
    5762:	613b      	str	r3, [r7, #16]

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    5764:	697b      	ldr	r3, [r7, #20]
    5766:	2280      	movs	r2, #128	; 0x80
    5768:	0292      	lsls	r2, r2, #10
    576a:	4313      	orrs	r3, r2
    576c:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    576e:	683b      	ldr	r3, [r7, #0]
    5770:	7a1b      	ldrb	r3, [r3, #8]
    5772:	2b00      	cmp	r3, #0
    5774:	d004      	beq.n	5780 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    5776:	697b      	ldr	r3, [r7, #20]
    5778:	2280      	movs	r2, #128	; 0x80
    577a:	0392      	lsls	r2, r2, #14
    577c:	4313      	orrs	r3, r2
    577e:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    5780:	46c0      	nop			; (mov r8, r8)
    5782:	4b13      	ldr	r3, [pc, #76]	; (57d0 <system_gclk_gen_set_config+0x110>)
    5784:	4798      	blx	r3
    5786:	1e03      	subs	r3, r0, #0
    5788:	d1fb      	bne.n	5782 <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    578a:	4b12      	ldr	r3, [pc, #72]	; (57d4 <system_gclk_gen_set_config+0x114>)
    578c:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    578e:	4a12      	ldr	r2, [pc, #72]	; (57d8 <system_gclk_gen_set_config+0x118>)
    5790:	1dfb      	adds	r3, r7, #7
    5792:	781b      	ldrb	r3, [r3, #0]
    5794:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    5796:	46c0      	nop			; (mov r8, r8)
    5798:	4b0d      	ldr	r3, [pc, #52]	; (57d0 <system_gclk_gen_set_config+0x110>)
    579a:	4798      	blx	r3
    579c:	1e03      	subs	r3, r0, #0
    579e:	d1fb      	bne.n	5798 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    57a0:	4b0e      	ldr	r3, [pc, #56]	; (57dc <system_gclk_gen_set_config+0x11c>)
    57a2:	693a      	ldr	r2, [r7, #16]
    57a4:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    57a6:	46c0      	nop			; (mov r8, r8)
    57a8:	4b09      	ldr	r3, [pc, #36]	; (57d0 <system_gclk_gen_set_config+0x110>)
    57aa:	4798      	blx	r3
    57ac:	1e03      	subs	r3, r0, #0
    57ae:	d1fb      	bne.n	57a8 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    57b0:	4b0a      	ldr	r3, [pc, #40]	; (57dc <system_gclk_gen_set_config+0x11c>)
    57b2:	4a0a      	ldr	r2, [pc, #40]	; (57dc <system_gclk_gen_set_config+0x11c>)
    57b4:	6851      	ldr	r1, [r2, #4]
    57b6:	2280      	movs	r2, #128	; 0x80
    57b8:	0252      	lsls	r2, r2, #9
    57ba:	4011      	ands	r1, r2
    57bc:	697a      	ldr	r2, [r7, #20]
    57be:	430a      	orrs	r2, r1
    57c0:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    57c2:	4b07      	ldr	r3, [pc, #28]	; (57e0 <system_gclk_gen_set_config+0x120>)
    57c4:	4798      	blx	r3
}
    57c6:	46c0      	nop			; (mov r8, r8)
    57c8:	46bd      	mov	sp, r7
    57ca:	b006      	add	sp, #24
    57cc:	bd80      	pop	{r7, pc}
    57ce:	46c0      	nop			; (mov r8, r8)
    57d0:	00005671 	.word	0x00005671
    57d4:	00005649 	.word	0x00005649
    57d8:	40000c08 	.word	0x40000c08
    57dc:	40000c00 	.word	0x40000c00
    57e0:	0000565d 	.word	0x0000565d

000057e4 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    57e4:	b580      	push	{r7, lr}
    57e6:	b082      	sub	sp, #8
    57e8:	af00      	add	r7, sp, #0
    57ea:	0002      	movs	r2, r0
    57ec:	1dfb      	adds	r3, r7, #7
    57ee:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    57f0:	46c0      	nop			; (mov r8, r8)
    57f2:	4b0e      	ldr	r3, [pc, #56]	; (582c <system_gclk_gen_enable+0x48>)
    57f4:	4798      	blx	r3
    57f6:	1e03      	subs	r3, r0, #0
    57f8:	d1fb      	bne.n	57f2 <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    57fa:	4b0d      	ldr	r3, [pc, #52]	; (5830 <system_gclk_gen_enable+0x4c>)
    57fc:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    57fe:	4a0d      	ldr	r2, [pc, #52]	; (5834 <system_gclk_gen_enable+0x50>)
    5800:	1dfb      	adds	r3, r7, #7
    5802:	781b      	ldrb	r3, [r3, #0]
    5804:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    5806:	46c0      	nop			; (mov r8, r8)
    5808:	4b08      	ldr	r3, [pc, #32]	; (582c <system_gclk_gen_enable+0x48>)
    580a:	4798      	blx	r3
    580c:	1e03      	subs	r3, r0, #0
    580e:	d1fb      	bne.n	5808 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    5810:	4b09      	ldr	r3, [pc, #36]	; (5838 <system_gclk_gen_enable+0x54>)
    5812:	4a09      	ldr	r2, [pc, #36]	; (5838 <system_gclk_gen_enable+0x54>)
    5814:	6852      	ldr	r2, [r2, #4]
    5816:	2180      	movs	r1, #128	; 0x80
    5818:	0249      	lsls	r1, r1, #9
    581a:	430a      	orrs	r2, r1
    581c:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    581e:	4b07      	ldr	r3, [pc, #28]	; (583c <system_gclk_gen_enable+0x58>)
    5820:	4798      	blx	r3
}
    5822:	46c0      	nop			; (mov r8, r8)
    5824:	46bd      	mov	sp, r7
    5826:	b002      	add	sp, #8
    5828:	bd80      	pop	{r7, pc}
    582a:	46c0      	nop			; (mov r8, r8)
    582c:	00005671 	.word	0x00005671
    5830:	00005649 	.word	0x00005649
    5834:	40000c04 	.word	0x40000c04
    5838:	40000c00 	.word	0x40000c00
    583c:	0000565d 	.word	0x0000565d

00005840 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    5840:	b580      	push	{r7, lr}
    5842:	b086      	sub	sp, #24
    5844:	af00      	add	r7, sp, #0
    5846:	0002      	movs	r2, r0
    5848:	1dfb      	adds	r3, r7, #7
    584a:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    584c:	46c0      	nop			; (mov r8, r8)
    584e:	4b2a      	ldr	r3, [pc, #168]	; (58f8 <system_gclk_gen_get_hz+0xb8>)
    5850:	4798      	blx	r3
    5852:	1e03      	subs	r3, r0, #0
    5854:	d1fb      	bne.n	584e <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    5856:	4b29      	ldr	r3, [pc, #164]	; (58fc <system_gclk_gen_get_hz+0xbc>)
    5858:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    585a:	4a29      	ldr	r2, [pc, #164]	; (5900 <system_gclk_gen_get_hz+0xc0>)
    585c:	1dfb      	adds	r3, r7, #7
    585e:	781b      	ldrb	r3, [r3, #0]
    5860:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    5862:	46c0      	nop			; (mov r8, r8)
    5864:	4b24      	ldr	r3, [pc, #144]	; (58f8 <system_gclk_gen_get_hz+0xb8>)
    5866:	4798      	blx	r3
    5868:	1e03      	subs	r3, r0, #0
    586a:	d1fb      	bne.n	5864 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    586c:	4b25      	ldr	r3, [pc, #148]	; (5904 <system_gclk_gen_get_hz+0xc4>)
    586e:	685b      	ldr	r3, [r3, #4]
    5870:	04db      	lsls	r3, r3, #19
    5872:	0edb      	lsrs	r3, r3, #27
    5874:	b2db      	uxtb	r3, r3
	uint32_t gen_input_hz = system_clock_source_get_hz(
    5876:	0018      	movs	r0, r3
    5878:	4b23      	ldr	r3, [pc, #140]	; (5908 <system_gclk_gen_get_hz+0xc8>)
    587a:	4798      	blx	r3
    587c:	0003      	movs	r3, r0
    587e:	617b      	str	r3, [r7, #20]

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    5880:	4a1f      	ldr	r2, [pc, #124]	; (5900 <system_gclk_gen_get_hz+0xc0>)
    5882:	1dfb      	adds	r3, r7, #7
    5884:	781b      	ldrb	r3, [r3, #0]
    5886:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    5888:	4b1e      	ldr	r3, [pc, #120]	; (5904 <system_gclk_gen_get_hz+0xc4>)
    588a:	685b      	ldr	r3, [r3, #4]
    588c:	02db      	lsls	r3, r3, #11
    588e:	0fdb      	lsrs	r3, r3, #31
    5890:	b2da      	uxtb	r2, r3
    5892:	2313      	movs	r3, #19
    5894:	18fb      	adds	r3, r7, r3
    5896:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    5898:	4a1c      	ldr	r2, [pc, #112]	; (590c <system_gclk_gen_get_hz+0xcc>)
    589a:	1dfb      	adds	r3, r7, #7
    589c:	781b      	ldrb	r3, [r3, #0]
    589e:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    58a0:	46c0      	nop			; (mov r8, r8)
    58a2:	4b15      	ldr	r3, [pc, #84]	; (58f8 <system_gclk_gen_get_hz+0xb8>)
    58a4:	4798      	blx	r3
    58a6:	1e03      	subs	r3, r0, #0
    58a8:	d1fb      	bne.n	58a2 <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    58aa:	4b16      	ldr	r3, [pc, #88]	; (5904 <system_gclk_gen_get_hz+0xc4>)
    58ac:	689b      	ldr	r3, [r3, #8]
    58ae:	021b      	lsls	r3, r3, #8
    58b0:	0c1b      	lsrs	r3, r3, #16
    58b2:	b29b      	uxth	r3, r3
    58b4:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    58b6:	4b16      	ldr	r3, [pc, #88]	; (5910 <system_gclk_gen_get_hz+0xd0>)
    58b8:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    58ba:	2313      	movs	r3, #19
    58bc:	18fb      	adds	r3, r7, r3
    58be:	781b      	ldrb	r3, [r3, #0]
    58c0:	2b00      	cmp	r3, #0
    58c2:	d109      	bne.n	58d8 <system_gclk_gen_get_hz+0x98>
    58c4:	68fb      	ldr	r3, [r7, #12]
    58c6:	2b01      	cmp	r3, #1
    58c8:	d906      	bls.n	58d8 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    58ca:	4b12      	ldr	r3, [pc, #72]	; (5914 <system_gclk_gen_get_hz+0xd4>)
    58cc:	68f9      	ldr	r1, [r7, #12]
    58ce:	6978      	ldr	r0, [r7, #20]
    58d0:	4798      	blx	r3
    58d2:	0003      	movs	r3, r0
    58d4:	617b      	str	r3, [r7, #20]
    58d6:	e00a      	b.n	58ee <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    58d8:	2313      	movs	r3, #19
    58da:	18fb      	adds	r3, r7, r3
    58dc:	781b      	ldrb	r3, [r3, #0]
    58de:	2b00      	cmp	r3, #0
    58e0:	d005      	beq.n	58ee <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    58e2:	68fb      	ldr	r3, [r7, #12]
    58e4:	3301      	adds	r3, #1
    58e6:	697a      	ldr	r2, [r7, #20]
    58e8:	40da      	lsrs	r2, r3
    58ea:	0013      	movs	r3, r2
    58ec:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    58ee:	697b      	ldr	r3, [r7, #20]
}
    58f0:	0018      	movs	r0, r3
    58f2:	46bd      	mov	sp, r7
    58f4:	b006      	add	sp, #24
    58f6:	bd80      	pop	{r7, pc}
    58f8:	00005671 	.word	0x00005671
    58fc:	00005649 	.word	0x00005649
    5900:	40000c04 	.word	0x40000c04
    5904:	40000c00 	.word	0x40000c00
    5908:	00005185 	.word	0x00005185
    590c:	40000c08 	.word	0x40000c08
    5910:	0000565d 	.word	0x0000565d
    5914:	000067ad 	.word	0x000067ad

00005918 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    5918:	b580      	push	{r7, lr}
    591a:	b084      	sub	sp, #16
    591c:	af00      	add	r7, sp, #0
    591e:	0002      	movs	r2, r0
    5920:	6039      	str	r1, [r7, #0]
    5922:	1dfb      	adds	r3, r7, #7
    5924:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    5926:	1dfb      	adds	r3, r7, #7
    5928:	781b      	ldrb	r3, [r3, #0]
    592a:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    592c:	683b      	ldr	r3, [r7, #0]
    592e:	781b      	ldrb	r3, [r3, #0]
    5930:	021b      	lsls	r3, r3, #8
    5932:	001a      	movs	r2, r3
    5934:	68fb      	ldr	r3, [r7, #12]
    5936:	4313      	orrs	r3, r2
    5938:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    593a:	1dfb      	adds	r3, r7, #7
    593c:	781b      	ldrb	r3, [r3, #0]
    593e:	0018      	movs	r0, r3
    5940:	4b04      	ldr	r3, [pc, #16]	; (5954 <system_gclk_chan_set_config+0x3c>)
    5942:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    5944:	4b04      	ldr	r3, [pc, #16]	; (5958 <system_gclk_chan_set_config+0x40>)
    5946:	68fa      	ldr	r2, [r7, #12]
    5948:	b292      	uxth	r2, r2
    594a:	805a      	strh	r2, [r3, #2]
}
    594c:	46c0      	nop			; (mov r8, r8)
    594e:	46bd      	mov	sp, r7
    5950:	b004      	add	sp, #16
    5952:	bd80      	pop	{r7, pc}
    5954:	000059a5 	.word	0x000059a5
    5958:	40000c00 	.word	0x40000c00

0000595c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    595c:	b580      	push	{r7, lr}
    595e:	b082      	sub	sp, #8
    5960:	af00      	add	r7, sp, #0
    5962:	0002      	movs	r2, r0
    5964:	1dfb      	adds	r3, r7, #7
    5966:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    5968:	4b0a      	ldr	r3, [pc, #40]	; (5994 <system_gclk_chan_enable+0x38>)
    596a:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    596c:	4a0a      	ldr	r2, [pc, #40]	; (5998 <system_gclk_chan_enable+0x3c>)
    596e:	1dfb      	adds	r3, r7, #7
    5970:	781b      	ldrb	r3, [r3, #0]
    5972:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    5974:	4909      	ldr	r1, [pc, #36]	; (599c <system_gclk_chan_enable+0x40>)
    5976:	4b09      	ldr	r3, [pc, #36]	; (599c <system_gclk_chan_enable+0x40>)
    5978:	885b      	ldrh	r3, [r3, #2]
    597a:	b29b      	uxth	r3, r3
    597c:	2280      	movs	r2, #128	; 0x80
    597e:	01d2      	lsls	r2, r2, #7
    5980:	4313      	orrs	r3, r2
    5982:	b29b      	uxth	r3, r3
    5984:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    5986:	4b06      	ldr	r3, [pc, #24]	; (59a0 <system_gclk_chan_enable+0x44>)
    5988:	4798      	blx	r3
}
    598a:	46c0      	nop			; (mov r8, r8)
    598c:	46bd      	mov	sp, r7
    598e:	b002      	add	sp, #8
    5990:	bd80      	pop	{r7, pc}
    5992:	46c0      	nop			; (mov r8, r8)
    5994:	00005649 	.word	0x00005649
    5998:	40000c02 	.word	0x40000c02
    599c:	40000c00 	.word	0x40000c00
    59a0:	0000565d 	.word	0x0000565d

000059a4 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    59a4:	b580      	push	{r7, lr}
    59a6:	b084      	sub	sp, #16
    59a8:	af00      	add	r7, sp, #0
    59aa:	0002      	movs	r2, r0
    59ac:	1dfb      	adds	r3, r7, #7
    59ae:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    59b0:	4b1c      	ldr	r3, [pc, #112]	; (5a24 <system_gclk_chan_disable+0x80>)
    59b2:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    59b4:	4a1c      	ldr	r2, [pc, #112]	; (5a28 <system_gclk_chan_disable+0x84>)
    59b6:	1dfb      	adds	r3, r7, #7
    59b8:	781b      	ldrb	r3, [r3, #0]
    59ba:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    59bc:	4b1b      	ldr	r3, [pc, #108]	; (5a2c <system_gclk_chan_disable+0x88>)
    59be:	885b      	ldrh	r3, [r3, #2]
    59c0:	051b      	lsls	r3, r3, #20
    59c2:	0f1b      	lsrs	r3, r3, #28
    59c4:	b2db      	uxtb	r3, r3
    59c6:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    59c8:	4a18      	ldr	r2, [pc, #96]	; (5a2c <system_gclk_chan_disable+0x88>)
    59ca:	8853      	ldrh	r3, [r2, #2]
    59cc:	4918      	ldr	r1, [pc, #96]	; (5a30 <system_gclk_chan_disable+0x8c>)
    59ce:	400b      	ands	r3, r1
    59d0:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    59d2:	4a16      	ldr	r2, [pc, #88]	; (5a2c <system_gclk_chan_disable+0x88>)
    59d4:	4b15      	ldr	r3, [pc, #84]	; (5a2c <system_gclk_chan_disable+0x88>)
    59d6:	885b      	ldrh	r3, [r3, #2]
    59d8:	b29b      	uxth	r3, r3
    59da:	4916      	ldr	r1, [pc, #88]	; (5a34 <system_gclk_chan_disable+0x90>)
    59dc:	400b      	ands	r3, r1
    59de:	b29b      	uxth	r3, r3
    59e0:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    59e2:	46c0      	nop			; (mov r8, r8)
    59e4:	4b11      	ldr	r3, [pc, #68]	; (5a2c <system_gclk_chan_disable+0x88>)
    59e6:	885b      	ldrh	r3, [r3, #2]
    59e8:	b29b      	uxth	r3, r3
    59ea:	001a      	movs	r2, r3
    59ec:	2380      	movs	r3, #128	; 0x80
    59ee:	01db      	lsls	r3, r3, #7
    59f0:	4013      	ands	r3, r2
    59f2:	d1f7      	bne.n	59e4 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    59f4:	4a0d      	ldr	r2, [pc, #52]	; (5a2c <system_gclk_chan_disable+0x88>)
    59f6:	68fb      	ldr	r3, [r7, #12]
    59f8:	b2db      	uxtb	r3, r3
    59fa:	1c19      	adds	r1, r3, #0
    59fc:	230f      	movs	r3, #15
    59fe:	400b      	ands	r3, r1
    5a00:	b2d9      	uxtb	r1, r3
    5a02:	8853      	ldrh	r3, [r2, #2]
    5a04:	1c08      	adds	r0, r1, #0
    5a06:	210f      	movs	r1, #15
    5a08:	4001      	ands	r1, r0
    5a0a:	0208      	lsls	r0, r1, #8
    5a0c:	4908      	ldr	r1, [pc, #32]	; (5a30 <system_gclk_chan_disable+0x8c>)
    5a0e:	400b      	ands	r3, r1
    5a10:	1c19      	adds	r1, r3, #0
    5a12:	1c03      	adds	r3, r0, #0
    5a14:	430b      	orrs	r3, r1
    5a16:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    5a18:	4b07      	ldr	r3, [pc, #28]	; (5a38 <system_gclk_chan_disable+0x94>)
    5a1a:	4798      	blx	r3
}
    5a1c:	46c0      	nop			; (mov r8, r8)
    5a1e:	46bd      	mov	sp, r7
    5a20:	b004      	add	sp, #16
    5a22:	bd80      	pop	{r7, pc}
    5a24:	00005649 	.word	0x00005649
    5a28:	40000c02 	.word	0x40000c02
    5a2c:	40000c00 	.word	0x40000c00
    5a30:	fffff0ff 	.word	0xfffff0ff
    5a34:	ffffbfff 	.word	0xffffbfff
    5a38:	0000565d 	.word	0x0000565d

00005a3c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    5a3c:	b580      	push	{r7, lr}
    5a3e:	b084      	sub	sp, #16
    5a40:	af00      	add	r7, sp, #0
    5a42:	0002      	movs	r2, r0
    5a44:	1dfb      	adds	r3, r7, #7
    5a46:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    5a48:	4b0d      	ldr	r3, [pc, #52]	; (5a80 <system_gclk_chan_get_hz+0x44>)
    5a4a:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    5a4c:	4a0d      	ldr	r2, [pc, #52]	; (5a84 <system_gclk_chan_get_hz+0x48>)
    5a4e:	1dfb      	adds	r3, r7, #7
    5a50:	781b      	ldrb	r3, [r3, #0]
    5a52:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    5a54:	4b0c      	ldr	r3, [pc, #48]	; (5a88 <system_gclk_chan_get_hz+0x4c>)
    5a56:	885b      	ldrh	r3, [r3, #2]
    5a58:	051b      	lsls	r3, r3, #20
    5a5a:	0f1b      	lsrs	r3, r3, #28
    5a5c:	b2da      	uxtb	r2, r3
    5a5e:	230f      	movs	r3, #15
    5a60:	18fb      	adds	r3, r7, r3
    5a62:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    5a64:	4b09      	ldr	r3, [pc, #36]	; (5a8c <system_gclk_chan_get_hz+0x50>)
    5a66:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    5a68:	230f      	movs	r3, #15
    5a6a:	18fb      	adds	r3, r7, r3
    5a6c:	781b      	ldrb	r3, [r3, #0]
    5a6e:	0018      	movs	r0, r3
    5a70:	4b07      	ldr	r3, [pc, #28]	; (5a90 <system_gclk_chan_get_hz+0x54>)
    5a72:	4798      	blx	r3
    5a74:	0003      	movs	r3, r0
}
    5a76:	0018      	movs	r0, r3
    5a78:	46bd      	mov	sp, r7
    5a7a:	b004      	add	sp, #16
    5a7c:	bd80      	pop	{r7, pc}
    5a7e:	46c0      	nop			; (mov r8, r8)
    5a80:	00005649 	.word	0x00005649
    5a84:	40000c02 	.word	0x40000c02
    5a88:	40000c00 	.word	0x40000c00
    5a8c:	0000565d 	.word	0x0000565d
    5a90:	00005841 	.word	0x00005841

00005a94 <system_pinmux_get_group_from_gpio_pin>:
{
    5a94:	b580      	push	{r7, lr}
    5a96:	b084      	sub	sp, #16
    5a98:	af00      	add	r7, sp, #0
    5a9a:	0002      	movs	r2, r0
    5a9c:	1dfb      	adds	r3, r7, #7
    5a9e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    5aa0:	230f      	movs	r3, #15
    5aa2:	18fb      	adds	r3, r7, r3
    5aa4:	1dfa      	adds	r2, r7, #7
    5aa6:	7812      	ldrb	r2, [r2, #0]
    5aa8:	09d2      	lsrs	r2, r2, #7
    5aaa:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    5aac:	230e      	movs	r3, #14
    5aae:	18fb      	adds	r3, r7, r3
    5ab0:	1dfa      	adds	r2, r7, #7
    5ab2:	7812      	ldrb	r2, [r2, #0]
    5ab4:	0952      	lsrs	r2, r2, #5
    5ab6:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    5ab8:	4b0d      	ldr	r3, [pc, #52]	; (5af0 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    5aba:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    5abc:	230f      	movs	r3, #15
    5abe:	18fb      	adds	r3, r7, r3
    5ac0:	781b      	ldrb	r3, [r3, #0]
    5ac2:	2b00      	cmp	r3, #0
    5ac4:	d10f      	bne.n	5ae6 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    5ac6:	230f      	movs	r3, #15
    5ac8:	18fb      	adds	r3, r7, r3
    5aca:	781b      	ldrb	r3, [r3, #0]
    5acc:	009b      	lsls	r3, r3, #2
    5ace:	2210      	movs	r2, #16
    5ad0:	4694      	mov	ip, r2
    5ad2:	44bc      	add	ip, r7
    5ad4:	4463      	add	r3, ip
    5ad6:	3b08      	subs	r3, #8
    5ad8:	681a      	ldr	r2, [r3, #0]
    5ada:	230e      	movs	r3, #14
    5adc:	18fb      	adds	r3, r7, r3
    5ade:	781b      	ldrb	r3, [r3, #0]
    5ae0:	01db      	lsls	r3, r3, #7
    5ae2:	18d3      	adds	r3, r2, r3
    5ae4:	e000      	b.n	5ae8 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    5ae6:	2300      	movs	r3, #0
}
    5ae8:	0018      	movs	r0, r3
    5aea:	46bd      	mov	sp, r7
    5aec:	b004      	add	sp, #16
    5aee:	bd80      	pop	{r7, pc}
    5af0:	41004400 	.word	0x41004400

00005af4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    5af4:	b580      	push	{r7, lr}
    5af6:	b088      	sub	sp, #32
    5af8:	af00      	add	r7, sp, #0
    5afa:	60f8      	str	r0, [r7, #12]
    5afc:	60b9      	str	r1, [r7, #8]
    5afe:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    5b00:	2300      	movs	r3, #0
    5b02:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    5b04:	687b      	ldr	r3, [r7, #4]
    5b06:	78db      	ldrb	r3, [r3, #3]
    5b08:	2201      	movs	r2, #1
    5b0a:	4053      	eors	r3, r2
    5b0c:	b2db      	uxtb	r3, r3
    5b0e:	2b00      	cmp	r3, #0
    5b10:	d035      	beq.n	5b7e <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    5b12:	687b      	ldr	r3, [r7, #4]
    5b14:	781b      	ldrb	r3, [r3, #0]
    5b16:	2b80      	cmp	r3, #128	; 0x80
    5b18:	d00b      	beq.n	5b32 <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    5b1a:	69fb      	ldr	r3, [r7, #28]
    5b1c:	2280      	movs	r2, #128	; 0x80
    5b1e:	0252      	lsls	r2, r2, #9
    5b20:	4313      	orrs	r3, r2
    5b22:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    5b24:	687b      	ldr	r3, [r7, #4]
    5b26:	781b      	ldrb	r3, [r3, #0]
    5b28:	061b      	lsls	r3, r3, #24
    5b2a:	001a      	movs	r2, r3
    5b2c:	69fb      	ldr	r3, [r7, #28]
    5b2e:	4313      	orrs	r3, r2
    5b30:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    5b32:	687b      	ldr	r3, [r7, #4]
    5b34:	785b      	ldrb	r3, [r3, #1]
    5b36:	2b00      	cmp	r3, #0
    5b38:	d003      	beq.n	5b42 <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    5b3a:	687b      	ldr	r3, [r7, #4]
    5b3c:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    5b3e:	2b02      	cmp	r3, #2
    5b40:	d110      	bne.n	5b64 <_system_pinmux_config+0x70>
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    5b42:	69fb      	ldr	r3, [r7, #28]
    5b44:	2280      	movs	r2, #128	; 0x80
    5b46:	0292      	lsls	r2, r2, #10
    5b48:	4313      	orrs	r3, r2
    5b4a:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    5b4c:	687b      	ldr	r3, [r7, #4]
    5b4e:	789b      	ldrb	r3, [r3, #2]
    5b50:	2b00      	cmp	r3, #0
    5b52:	d004      	beq.n	5b5e <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    5b54:	69fb      	ldr	r3, [r7, #28]
    5b56:	2280      	movs	r2, #128	; 0x80
    5b58:	02d2      	lsls	r2, r2, #11
    5b5a:	4313      	orrs	r3, r2
    5b5c:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    5b5e:	68fb      	ldr	r3, [r7, #12]
    5b60:	68ba      	ldr	r2, [r7, #8]
    5b62:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    5b64:	687b      	ldr	r3, [r7, #4]
    5b66:	785b      	ldrb	r3, [r3, #1]
    5b68:	2b01      	cmp	r3, #1
    5b6a:	d003      	beq.n	5b74 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    5b6c:	687b      	ldr	r3, [r7, #4]
    5b6e:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    5b70:	2b02      	cmp	r3, #2
    5b72:	d107      	bne.n	5b84 <_system_pinmux_config+0x90>
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    5b74:	69fb      	ldr	r3, [r7, #28]
    5b76:	4a22      	ldr	r2, [pc, #136]	; (5c00 <_system_pinmux_config+0x10c>)
    5b78:	4013      	ands	r3, r2
    5b7a:	61fb      	str	r3, [r7, #28]
    5b7c:	e002      	b.n	5b84 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    5b7e:	68fb      	ldr	r3, [r7, #12]
    5b80:	68ba      	ldr	r2, [r7, #8]
    5b82:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    5b84:	68bb      	ldr	r3, [r7, #8]
    5b86:	041b      	lsls	r3, r3, #16
    5b88:	0c1b      	lsrs	r3, r3, #16
    5b8a:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    5b8c:	68bb      	ldr	r3, [r7, #8]
    5b8e:	0c1b      	lsrs	r3, r3, #16
    5b90:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    5b92:	69ba      	ldr	r2, [r7, #24]
    5b94:	69fb      	ldr	r3, [r7, #28]
    5b96:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    5b98:	22a0      	movs	r2, #160	; 0xa0
    5b9a:	05d2      	lsls	r2, r2, #23
    5b9c:	431a      	orrs	r2, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    5b9e:	68fb      	ldr	r3, [r7, #12]
    5ba0:	629a      	str	r2, [r3, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    5ba2:	697a      	ldr	r2, [r7, #20]
    5ba4:	69fb      	ldr	r3, [r7, #28]
    5ba6:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    5ba8:	22d0      	movs	r2, #208	; 0xd0
    5baa:	0612      	lsls	r2, r2, #24
    5bac:	431a      	orrs	r2, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    5bae:	68fb      	ldr	r3, [r7, #12]
    5bb0:	629a      	str	r2, [r3, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    5bb2:	687b      	ldr	r3, [r7, #4]
    5bb4:	78db      	ldrb	r3, [r3, #3]
    5bb6:	2201      	movs	r2, #1
    5bb8:	4053      	eors	r3, r2
    5bba:	b2db      	uxtb	r3, r3
    5bbc:	2b00      	cmp	r3, #0
    5bbe:	d01a      	beq.n	5bf6 <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    5bc0:	69fa      	ldr	r2, [r7, #28]
    5bc2:	2380      	movs	r3, #128	; 0x80
    5bc4:	02db      	lsls	r3, r3, #11
    5bc6:	4013      	ands	r3, r2
    5bc8:	d00a      	beq.n	5be0 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    5bca:	687b      	ldr	r3, [r7, #4]
    5bcc:	789b      	ldrb	r3, [r3, #2]
    5bce:	2b01      	cmp	r3, #1
    5bd0:	d103      	bne.n	5bda <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    5bd2:	68fb      	ldr	r3, [r7, #12]
    5bd4:	68ba      	ldr	r2, [r7, #8]
    5bd6:	619a      	str	r2, [r3, #24]
    5bd8:	e002      	b.n	5be0 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    5bda:	68fb      	ldr	r3, [r7, #12]
    5bdc:	68ba      	ldr	r2, [r7, #8]
    5bde:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    5be0:	687b      	ldr	r3, [r7, #4]
    5be2:	785b      	ldrb	r3, [r3, #1]
    5be4:	2b01      	cmp	r3, #1
    5be6:	d003      	beq.n	5bf0 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    5be8:	687b      	ldr	r3, [r7, #4]
    5bea:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    5bec:	2b02      	cmp	r3, #2
    5bee:	d102      	bne.n	5bf6 <_system_pinmux_config+0x102>
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    5bf0:	68fb      	ldr	r3, [r7, #12]
    5bf2:	68ba      	ldr	r2, [r7, #8]
    5bf4:	609a      	str	r2, [r3, #8]
		}
	}
}
    5bf6:	46c0      	nop			; (mov r8, r8)
    5bf8:	46bd      	mov	sp, r7
    5bfa:	b008      	add	sp, #32
    5bfc:	bd80      	pop	{r7, pc}
    5bfe:	46c0      	nop			; (mov r8, r8)
    5c00:	fffbffff 	.word	0xfffbffff

00005c04 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    5c04:	b580      	push	{r7, lr}
    5c06:	b084      	sub	sp, #16
    5c08:	af00      	add	r7, sp, #0
    5c0a:	0002      	movs	r2, r0
    5c0c:	6039      	str	r1, [r7, #0]
    5c0e:	1dfb      	adds	r3, r7, #7
    5c10:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    5c12:	1dfb      	adds	r3, r7, #7
    5c14:	781b      	ldrb	r3, [r3, #0]
    5c16:	0018      	movs	r0, r3
    5c18:	4b0a      	ldr	r3, [pc, #40]	; (5c44 <system_pinmux_pin_set_config+0x40>)
    5c1a:	4798      	blx	r3
    5c1c:	0003      	movs	r3, r0
    5c1e:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    5c20:	1dfb      	adds	r3, r7, #7
    5c22:	781b      	ldrb	r3, [r3, #0]
    5c24:	221f      	movs	r2, #31
    5c26:	4013      	ands	r3, r2
    5c28:	2201      	movs	r2, #1
    5c2a:	409a      	lsls	r2, r3
    5c2c:	0013      	movs	r3, r2
    5c2e:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    5c30:	683a      	ldr	r2, [r7, #0]
    5c32:	68b9      	ldr	r1, [r7, #8]
    5c34:	68fb      	ldr	r3, [r7, #12]
    5c36:	0018      	movs	r0, r3
    5c38:	4b03      	ldr	r3, [pc, #12]	; (5c48 <system_pinmux_pin_set_config+0x44>)
    5c3a:	4798      	blx	r3
}
    5c3c:	46c0      	nop			; (mov r8, r8)
    5c3e:	46bd      	mov	sp, r7
    5c40:	b004      	add	sp, #16
    5c42:	bd80      	pop	{r7, pc}
    5c44:	00005a95 	.word	0x00005a95
    5c48:	00005af5 	.word	0x00005af5

00005c4c <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    5c4c:	b580      	push	{r7, lr}
    5c4e:	af00      	add	r7, sp, #0
	return;
    5c50:	46c0      	nop			; (mov r8, r8)
}
    5c52:	46bd      	mov	sp, r7
    5c54:	bd80      	pop	{r7, pc}
	...

00005c58 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    5c58:	b580      	push	{r7, lr}
    5c5a:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    5c5c:	4b06      	ldr	r3, [pc, #24]	; (5c78 <system_init+0x20>)
    5c5e:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    5c60:	4b06      	ldr	r3, [pc, #24]	; (5c7c <system_init+0x24>)
    5c62:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    5c64:	4b06      	ldr	r3, [pc, #24]	; (5c80 <system_init+0x28>)
    5c66:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    5c68:	4b06      	ldr	r3, [pc, #24]	; (5c84 <system_init+0x2c>)
    5c6a:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    5c6c:	4b06      	ldr	r3, [pc, #24]	; (5c88 <system_init+0x30>)
    5c6e:	4798      	blx	r3
}
    5c70:	46c0      	nop			; (mov r8, r8)
    5c72:	46bd      	mov	sp, r7
    5c74:	bd80      	pop	{r7, pc}
    5c76:	46c0      	nop			; (mov r8, r8)
    5c78:	00005469 	.word	0x00005469
    5c7c:	00004e59 	.word	0x00004e59
    5c80:	00005c4d 	.word	0x00005c4d
    5c84:	00000335 	.word	0x00000335
    5c88:	00005c4d 	.word	0x00005c4d

00005c8c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    5c8c:	b580      	push	{r7, lr}
    5c8e:	b082      	sub	sp, #8
    5c90:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    5c92:	4b2f      	ldr	r3, [pc, #188]	; (5d50 <Reset_Handler+0xc4>)
    5c94:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    5c96:	4b2f      	ldr	r3, [pc, #188]	; (5d54 <Reset_Handler+0xc8>)
    5c98:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    5c9a:	687a      	ldr	r2, [r7, #4]
    5c9c:	683b      	ldr	r3, [r7, #0]
    5c9e:	429a      	cmp	r2, r3
    5ca0:	d00c      	beq.n	5cbc <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    5ca2:	e007      	b.n	5cb4 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    5ca4:	683b      	ldr	r3, [r7, #0]
    5ca6:	1d1a      	adds	r2, r3, #4
    5ca8:	603a      	str	r2, [r7, #0]
    5caa:	687a      	ldr	r2, [r7, #4]
    5cac:	1d11      	adds	r1, r2, #4
    5cae:	6079      	str	r1, [r7, #4]
    5cb0:	6812      	ldr	r2, [r2, #0]
    5cb2:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
    5cb4:	683a      	ldr	r2, [r7, #0]
    5cb6:	4b28      	ldr	r3, [pc, #160]	; (5d58 <Reset_Handler+0xcc>)
    5cb8:	429a      	cmp	r2, r3
    5cba:	d3f3      	bcc.n	5ca4 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    5cbc:	4b27      	ldr	r3, [pc, #156]	; (5d5c <Reset_Handler+0xd0>)
    5cbe:	603b      	str	r3, [r7, #0]
    5cc0:	e004      	b.n	5ccc <Reset_Handler+0x40>
                *pDest++ = 0;
    5cc2:	683b      	ldr	r3, [r7, #0]
    5cc4:	1d1a      	adds	r2, r3, #4
    5cc6:	603a      	str	r2, [r7, #0]
    5cc8:	2200      	movs	r2, #0
    5cca:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
    5ccc:	683a      	ldr	r2, [r7, #0]
    5cce:	4b24      	ldr	r3, [pc, #144]	; (5d60 <Reset_Handler+0xd4>)
    5cd0:	429a      	cmp	r2, r3
    5cd2:	d3f6      	bcc.n	5cc2 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    5cd4:	4b23      	ldr	r3, [pc, #140]	; (5d64 <Reset_Handler+0xd8>)
    5cd6:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    5cd8:	4b23      	ldr	r3, [pc, #140]	; (5d68 <Reset_Handler+0xdc>)
    5cda:	687a      	ldr	r2, [r7, #4]
    5cdc:	21ff      	movs	r1, #255	; 0xff
    5cde:	438a      	bics	r2, r1
    5ce0:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    5ce2:	4a22      	ldr	r2, [pc, #136]	; (5d6c <Reset_Handler+0xe0>)
    5ce4:	2390      	movs	r3, #144	; 0x90
    5ce6:	005b      	lsls	r3, r3, #1
    5ce8:	2102      	movs	r1, #2
    5cea:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    5cec:	4a20      	ldr	r2, [pc, #128]	; (5d70 <Reset_Handler+0xe4>)
    5cee:	78d3      	ldrb	r3, [r2, #3]
    5cf0:	2103      	movs	r1, #3
    5cf2:	438b      	bics	r3, r1
    5cf4:	1c19      	adds	r1, r3, #0
    5cf6:	2302      	movs	r3, #2
    5cf8:	430b      	orrs	r3, r1
    5cfa:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    5cfc:	4a1c      	ldr	r2, [pc, #112]	; (5d70 <Reset_Handler+0xe4>)
    5cfe:	78d3      	ldrb	r3, [r2, #3]
    5d00:	210c      	movs	r1, #12
    5d02:	438b      	bics	r3, r1
    5d04:	1c19      	adds	r1, r3, #0
    5d06:	2308      	movs	r3, #8
    5d08:	430b      	orrs	r3, r1
    5d0a:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    5d0c:	4a19      	ldr	r2, [pc, #100]	; (5d74 <Reset_Handler+0xe8>)
    5d0e:	7b93      	ldrb	r3, [r2, #14]
    5d10:	2130      	movs	r1, #48	; 0x30
    5d12:	438b      	bics	r3, r1
    5d14:	1c19      	adds	r1, r3, #0
    5d16:	2320      	movs	r3, #32
    5d18:	430b      	orrs	r3, r1
    5d1a:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    5d1c:	4a15      	ldr	r2, [pc, #84]	; (5d74 <Reset_Handler+0xe8>)
    5d1e:	7b93      	ldrb	r3, [r2, #14]
    5d20:	210c      	movs	r1, #12
    5d22:	438b      	bics	r3, r1
    5d24:	1c19      	adds	r1, r3, #0
    5d26:	2308      	movs	r3, #8
    5d28:	430b      	orrs	r3, r1
    5d2a:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    5d2c:	4a11      	ldr	r2, [pc, #68]	; (5d74 <Reset_Handler+0xe8>)
    5d2e:	7b93      	ldrb	r3, [r2, #14]
    5d30:	2103      	movs	r1, #3
    5d32:	438b      	bics	r3, r1
    5d34:	1c19      	adds	r1, r3, #0
    5d36:	2302      	movs	r3, #2
    5d38:	430b      	orrs	r3, r1
    5d3a:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    5d3c:	4a0e      	ldr	r2, [pc, #56]	; (5d78 <Reset_Handler+0xec>)
    5d3e:	6853      	ldr	r3, [r2, #4]
    5d40:	2180      	movs	r1, #128	; 0x80
    5d42:	430b      	orrs	r3, r1
    5d44:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    5d46:	4b0d      	ldr	r3, [pc, #52]	; (5d7c <Reset_Handler+0xf0>)
    5d48:	4798      	blx	r3

        /* Branch to main function */
        main();
    5d4a:	4b0d      	ldr	r3, [pc, #52]	; (5d80 <Reset_Handler+0xf4>)
    5d4c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    5d4e:	e7fe      	b.n	5d4e <Reset_Handler+0xc2>
    5d50:	00008f84 	.word	0x00008f84
    5d54:	20000000 	.word	0x20000000
    5d58:	20000078 	.word	0x20000078
    5d5c:	20000078 	.word	0x20000078
    5d60:	200002a4 	.word	0x200002a4
    5d64:	00000000 	.word	0x00000000
    5d68:	e000ed00 	.word	0xe000ed00
    5d6c:	41007000 	.word	0x41007000
    5d70:	41005000 	.word	0x41005000
    5d74:	41004800 	.word	0x41004800
    5d78:	41004000 	.word	0x41004000
    5d7c:	000083b5 	.word	0x000083b5
    5d80:	00005ff1 	.word	0x00005ff1

00005d84 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    5d84:	b580      	push	{r7, lr}
    5d86:	af00      	add	r7, sp, #0
        while (1) {
    5d88:	e7fe      	b.n	5d88 <Dummy_Handler+0x4>
	...

00005d8c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    5d8c:	b580      	push	{r7, lr}
    5d8e:	b084      	sub	sp, #16
    5d90:	af00      	add	r7, sp, #0
    5d92:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    5d94:	4b0a      	ldr	r3, [pc, #40]	; (5dc0 <_sbrk+0x34>)
    5d96:	681b      	ldr	r3, [r3, #0]
    5d98:	2b00      	cmp	r3, #0
    5d9a:	d102      	bne.n	5da2 <_sbrk+0x16>
		heap = (unsigned char *)&_end;
    5d9c:	4b08      	ldr	r3, [pc, #32]	; (5dc0 <_sbrk+0x34>)
    5d9e:	4a09      	ldr	r2, [pc, #36]	; (5dc4 <_sbrk+0x38>)
    5da0:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    5da2:	4b07      	ldr	r3, [pc, #28]	; (5dc0 <_sbrk+0x34>)
    5da4:	681b      	ldr	r3, [r3, #0]
    5da6:	60fb      	str	r3, [r7, #12]

	heap += incr;
    5da8:	4b05      	ldr	r3, [pc, #20]	; (5dc0 <_sbrk+0x34>)
    5daa:	681a      	ldr	r2, [r3, #0]
    5dac:	687b      	ldr	r3, [r7, #4]
    5dae:	18d2      	adds	r2, r2, r3
    5db0:	4b03      	ldr	r3, [pc, #12]	; (5dc0 <_sbrk+0x34>)
    5db2:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
    5db4:	68fb      	ldr	r3, [r7, #12]
}
    5db6:	0018      	movs	r0, r3
    5db8:	46bd      	mov	sp, r7
    5dba:	b004      	add	sp, #16
    5dbc:	bd80      	pop	{r7, pc}
    5dbe:	46c0      	nop			; (mov r8, r8)
    5dc0:	200000d8 	.word	0x200000d8
    5dc4:	200022a8 	.word	0x200022a8

00005dc8 <system_pinmux_get_group_from_gpio_pin>:
{
    5dc8:	b580      	push	{r7, lr}
    5dca:	b084      	sub	sp, #16
    5dcc:	af00      	add	r7, sp, #0
    5dce:	0002      	movs	r2, r0
    5dd0:	1dfb      	adds	r3, r7, #7
    5dd2:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    5dd4:	230f      	movs	r3, #15
    5dd6:	18fb      	adds	r3, r7, r3
    5dd8:	1dfa      	adds	r2, r7, #7
    5dda:	7812      	ldrb	r2, [r2, #0]
    5ddc:	09d2      	lsrs	r2, r2, #7
    5dde:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    5de0:	230e      	movs	r3, #14
    5de2:	18fb      	adds	r3, r7, r3
    5de4:	1dfa      	adds	r2, r7, #7
    5de6:	7812      	ldrb	r2, [r2, #0]
    5de8:	0952      	lsrs	r2, r2, #5
    5dea:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    5dec:	4b0d      	ldr	r3, [pc, #52]	; (5e24 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    5dee:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    5df0:	230f      	movs	r3, #15
    5df2:	18fb      	adds	r3, r7, r3
    5df4:	781b      	ldrb	r3, [r3, #0]
    5df6:	2b00      	cmp	r3, #0
    5df8:	d10f      	bne.n	5e1a <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    5dfa:	230f      	movs	r3, #15
    5dfc:	18fb      	adds	r3, r7, r3
    5dfe:	781b      	ldrb	r3, [r3, #0]
    5e00:	009b      	lsls	r3, r3, #2
    5e02:	2210      	movs	r2, #16
    5e04:	4694      	mov	ip, r2
    5e06:	44bc      	add	ip, r7
    5e08:	4463      	add	r3, ip
    5e0a:	3b08      	subs	r3, #8
    5e0c:	681a      	ldr	r2, [r3, #0]
    5e0e:	230e      	movs	r3, #14
    5e10:	18fb      	adds	r3, r7, r3
    5e12:	781b      	ldrb	r3, [r3, #0]
    5e14:	01db      	lsls	r3, r3, #7
    5e16:	18d3      	adds	r3, r2, r3
    5e18:	e000      	b.n	5e1c <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    5e1a:	2300      	movs	r3, #0
}
    5e1c:	0018      	movs	r0, r3
    5e1e:	46bd      	mov	sp, r7
    5e20:	b004      	add	sp, #16
    5e22:	bd80      	pop	{r7, pc}
    5e24:	41004400 	.word	0x41004400

00005e28 <system_interrupt_enable_global>:
{
    5e28:	b580      	push	{r7, lr}
    5e2a:	af00      	add	r7, sp, #0
	cpu_irq_enable();
    5e2c:	4b04      	ldr	r3, [pc, #16]	; (5e40 <system_interrupt_enable_global+0x18>)
    5e2e:	2201      	movs	r2, #1
    5e30:	701a      	strb	r2, [r3, #0]
    5e32:	f3bf 8f5f 	dmb	sy
    5e36:	b662      	cpsie	i
}
    5e38:	46c0      	nop			; (mov r8, r8)
    5e3a:	46bd      	mov	sp, r7
    5e3c:	bd80      	pop	{r7, pc}
    5e3e:	46c0      	nop			; (mov r8, r8)
    5e40:	20000012 	.word	0x20000012

00005e44 <arch_ioport_pin_to_port_id>:
typedef uint32_t ioport_pin_t;
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
    5e44:	b580      	push	{r7, lr}
    5e46:	b082      	sub	sp, #8
    5e48:	af00      	add	r7, sp, #0
    5e4a:	6078      	str	r0, [r7, #4]
	return pin >> 5;
    5e4c:	687b      	ldr	r3, [r7, #4]
    5e4e:	095b      	lsrs	r3, r3, #5
}
    5e50:	0018      	movs	r0, r3
    5e52:	46bd      	mov	sp, r7
    5e54:	b002      	add	sp, #8
    5e56:	bd80      	pop	{r7, pc}

00005e58 <arch_ioport_port_to_base>:

inline static PortGroup *arch_ioport_port_to_base(
		ioport_port_t port)
{
    5e58:	b580      	push	{r7, lr}
    5e5a:	b082      	sub	sp, #8
    5e5c:	af00      	add	r7, sp, #0
    5e5e:	6078      	str	r0, [r7, #4]
	return &PORT->Group[port];
    5e60:	687b      	ldr	r3, [r7, #4]
    5e62:	01db      	lsls	r3, r3, #7
    5e64:	4a03      	ldr	r2, [pc, #12]	; (5e74 <arch_ioport_port_to_base+0x1c>)
    5e66:	4694      	mov	ip, r2
    5e68:	4463      	add	r3, ip
}
    5e6a:	0018      	movs	r0, r3
    5e6c:	46bd      	mov	sp, r7
    5e6e:	b002      	add	sp, #8
    5e70:	bd80      	pop	{r7, pc}
    5e72:	46c0      	nop			; (mov r8, r8)
    5e74:	41004400 	.word	0x41004400

00005e78 <arch_ioport_pin_to_base>:

inline static PortGroup *arch_ioport_pin_to_base(ioport_pin_t pin)
{
    5e78:	b580      	push	{r7, lr}
    5e7a:	b082      	sub	sp, #8
    5e7c:	af00      	add	r7, sp, #0
    5e7e:	6078      	str	r0, [r7, #4]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
    5e80:	687b      	ldr	r3, [r7, #4]
    5e82:	0018      	movs	r0, r3
    5e84:	4b05      	ldr	r3, [pc, #20]	; (5e9c <arch_ioport_pin_to_base+0x24>)
    5e86:	4798      	blx	r3
    5e88:	0003      	movs	r3, r0
    5e8a:	0018      	movs	r0, r3
    5e8c:	4b04      	ldr	r3, [pc, #16]	; (5ea0 <arch_ioport_pin_to_base+0x28>)
    5e8e:	4798      	blx	r3
    5e90:	0003      	movs	r3, r0
}
    5e92:	0018      	movs	r0, r3
    5e94:	46bd      	mov	sp, r7
    5e96:	b002      	add	sp, #8
    5e98:	bd80      	pop	{r7, pc}
    5e9a:	46c0      	nop			; (mov r8, r8)
    5e9c:	00005e45 	.word	0x00005e45
    5ea0:	00005e59 	.word	0x00005e59

00005ea4 <arch_ioport_pin_to_mask>:

inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
    5ea4:	b580      	push	{r7, lr}
    5ea6:	b082      	sub	sp, #8
    5ea8:	af00      	add	r7, sp, #0
    5eaa:	6078      	str	r0, [r7, #4]
	return 1U << (pin & 0x1F);
    5eac:	687b      	ldr	r3, [r7, #4]
    5eae:	221f      	movs	r2, #31
    5eb0:	4013      	ands	r3, r2
    5eb2:	2201      	movs	r2, #1
    5eb4:	409a      	lsls	r2, r3
    5eb6:	0013      	movs	r3, r2
}
    5eb8:	0018      	movs	r0, r3
    5eba:	46bd      	mov	sp, r7
    5ebc:	b002      	add	sp, #8
    5ebe:	bd80      	pop	{r7, pc}

00005ec0 <arch_ioport_get_pin_level>:
	base->OUTSET.reg = mask & level;
	base->OUTCLR.reg = mask & ~level;
}

inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
    5ec0:	b590      	push	{r4, r7, lr}
    5ec2:	b083      	sub	sp, #12
    5ec4:	af00      	add	r7, sp, #0
    5ec6:	6078      	str	r0, [r7, #4]
	return arch_ioport_pin_to_base(pin)->IN.reg & arch_ioport_pin_to_mask(pin);
    5ec8:	687b      	ldr	r3, [r7, #4]
    5eca:	0018      	movs	r0, r3
    5ecc:	4b08      	ldr	r3, [pc, #32]	; (5ef0 <arch_ioport_get_pin_level+0x30>)
    5ece:	4798      	blx	r3
    5ed0:	0003      	movs	r3, r0
    5ed2:	6a1c      	ldr	r4, [r3, #32]
    5ed4:	687b      	ldr	r3, [r7, #4]
    5ed6:	0018      	movs	r0, r3
    5ed8:	4b06      	ldr	r3, [pc, #24]	; (5ef4 <arch_ioport_get_pin_level+0x34>)
    5eda:	4798      	blx	r3
    5edc:	0003      	movs	r3, r0
    5ede:	4023      	ands	r3, r4
    5ee0:	1e5a      	subs	r2, r3, #1
    5ee2:	4193      	sbcs	r3, r2
    5ee4:	b2db      	uxtb	r3, r3
}
    5ee6:	0018      	movs	r0, r3
    5ee8:	46bd      	mov	sp, r7
    5eea:	b003      	add	sp, #12
    5eec:	bd90      	pop	{r4, r7, pc}
    5eee:	46c0      	nop			; (mov r8, r8)
    5ef0:	00005e79 	.word	0x00005e79
    5ef4:	00005ea5 	.word	0x00005ea5

00005ef8 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
    5ef8:	b580      	push	{r7, lr}
    5efa:	b082      	sub	sp, #8
    5efc:	af00      	add	r7, sp, #0
    5efe:	6078      	str	r0, [r7, #4]
	return arch_ioport_get_pin_level(pin);
    5f00:	687b      	ldr	r3, [r7, #4]
    5f02:	0018      	movs	r0, r3
    5f04:	4b03      	ldr	r3, [pc, #12]	; (5f14 <ioport_get_pin_level+0x1c>)
    5f06:	4798      	blx	r3
    5f08:	0003      	movs	r3, r0
}
    5f0a:	0018      	movs	r0, r3
    5f0c:	46bd      	mov	sp, r7
    5f0e:	b002      	add	sp, #8
    5f10:	bd80      	pop	{r7, pc}
    5f12:	46c0      	nop			; (mov r8, r8)
    5f14:	00005ec1 	.word	0x00005ec1

00005f18 <port_get_group_from_gpio_pin>:
{
    5f18:	b580      	push	{r7, lr}
    5f1a:	b082      	sub	sp, #8
    5f1c:	af00      	add	r7, sp, #0
    5f1e:	0002      	movs	r2, r0
    5f20:	1dfb      	adds	r3, r7, #7
    5f22:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    5f24:	1dfb      	adds	r3, r7, #7
    5f26:	781b      	ldrb	r3, [r3, #0]
    5f28:	0018      	movs	r0, r3
    5f2a:	4b03      	ldr	r3, [pc, #12]	; (5f38 <port_get_group_from_gpio_pin+0x20>)
    5f2c:	4798      	blx	r3
    5f2e:	0003      	movs	r3, r0
}
    5f30:	0018      	movs	r0, r3
    5f32:	46bd      	mov	sp, r7
    5f34:	b002      	add	sp, #8
    5f36:	bd80      	pop	{r7, pc}
    5f38:	00005dc9 	.word	0x00005dc9

00005f3c <port_get_config_defaults>:
{
    5f3c:	b580      	push	{r7, lr}
    5f3e:	b082      	sub	sp, #8
    5f40:	af00      	add	r7, sp, #0
    5f42:	6078      	str	r0, [r7, #4]
	config->direction  = PORT_PIN_DIR_INPUT;
    5f44:	687b      	ldr	r3, [r7, #4]
    5f46:	2200      	movs	r2, #0
    5f48:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    5f4a:	687b      	ldr	r3, [r7, #4]
    5f4c:	2201      	movs	r2, #1
    5f4e:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    5f50:	687b      	ldr	r3, [r7, #4]
    5f52:	2200      	movs	r2, #0
    5f54:	709a      	strb	r2, [r3, #2]
}
    5f56:	46c0      	nop			; (mov r8, r8)
    5f58:	46bd      	mov	sp, r7
    5f5a:	b002      	add	sp, #8
    5f5c:	bd80      	pop	{r7, pc}
	...

00005f60 <port_pin_set_output_level>:
{
    5f60:	b580      	push	{r7, lr}
    5f62:	b084      	sub	sp, #16
    5f64:	af00      	add	r7, sp, #0
    5f66:	0002      	movs	r2, r0
    5f68:	1dfb      	adds	r3, r7, #7
    5f6a:	701a      	strb	r2, [r3, #0]
    5f6c:	1dbb      	adds	r3, r7, #6
    5f6e:	1c0a      	adds	r2, r1, #0
    5f70:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    5f72:	1dfb      	adds	r3, r7, #7
    5f74:	781b      	ldrb	r3, [r3, #0]
    5f76:	0018      	movs	r0, r3
    5f78:	4b0d      	ldr	r3, [pc, #52]	; (5fb0 <port_pin_set_output_level+0x50>)
    5f7a:	4798      	blx	r3
    5f7c:	0003      	movs	r3, r0
    5f7e:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    5f80:	1dfb      	adds	r3, r7, #7
    5f82:	781b      	ldrb	r3, [r3, #0]
    5f84:	221f      	movs	r2, #31
    5f86:	4013      	ands	r3, r2
    5f88:	2201      	movs	r2, #1
    5f8a:	409a      	lsls	r2, r3
    5f8c:	0013      	movs	r3, r2
    5f8e:	60bb      	str	r3, [r7, #8]
	if (level) {
    5f90:	1dbb      	adds	r3, r7, #6
    5f92:	781b      	ldrb	r3, [r3, #0]
    5f94:	2b00      	cmp	r3, #0
    5f96:	d003      	beq.n	5fa0 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    5f98:	68fb      	ldr	r3, [r7, #12]
    5f9a:	68ba      	ldr	r2, [r7, #8]
    5f9c:	619a      	str	r2, [r3, #24]
}
    5f9e:	e002      	b.n	5fa6 <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    5fa0:	68fb      	ldr	r3, [r7, #12]
    5fa2:	68ba      	ldr	r2, [r7, #8]
    5fa4:	615a      	str	r2, [r3, #20]
}
    5fa6:	46c0      	nop			; (mov r8, r8)
    5fa8:	46bd      	mov	sp, r7
    5faa:	b004      	add	sp, #16
    5fac:	bd80      	pop	{r7, pc}
    5fae:	46c0      	nop			; (mov r8, r8)
    5fb0:	00005f19 	.word	0x00005f19

00005fb4 <port_pin_toggle_output_level>:
 *
 *  \param[in] gpio_pin  Index of the GPIO pin to toggle
 */
static inline void port_pin_toggle_output_level(
		const uint8_t gpio_pin)
{
    5fb4:	b580      	push	{r7, lr}
    5fb6:	b084      	sub	sp, #16
    5fb8:	af00      	add	r7, sp, #0
    5fba:	0002      	movs	r2, r0
    5fbc:	1dfb      	adds	r3, r7, #7
    5fbe:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    5fc0:	1dfb      	adds	r3, r7, #7
    5fc2:	781b      	ldrb	r3, [r3, #0]
    5fc4:	0018      	movs	r0, r3
    5fc6:	4b09      	ldr	r3, [pc, #36]	; (5fec <port_pin_toggle_output_level+0x38>)
    5fc8:	4798      	blx	r3
    5fca:	0003      	movs	r3, r0
    5fcc:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    5fce:	1dfb      	adds	r3, r7, #7
    5fd0:	781b      	ldrb	r3, [r3, #0]
    5fd2:	221f      	movs	r2, #31
    5fd4:	4013      	ands	r3, r2
    5fd6:	2201      	movs	r2, #1
    5fd8:	409a      	lsls	r2, r3
    5fda:	0013      	movs	r3, r2
    5fdc:	60bb      	str	r3, [r7, #8]

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    5fde:	68fb      	ldr	r3, [r7, #12]
    5fe0:	68ba      	ldr	r2, [r7, #8]
    5fe2:	61da      	str	r2, [r3, #28]
}
    5fe4:	46c0      	nop			; (mov r8, r8)
    5fe6:	46bd      	mov	sp, r7
    5fe8:	b004      	add	sp, #16
    5fea:	bd80      	pop	{r7, pc}
    5fec:	00005f19 	.word	0x00005f19

00005ff0 <main>:

//=============================================================================
//! \brief Main Function.
//=============================================================================
int main (void)
{	
    5ff0:	b580      	push	{r7, lr}
    5ff2:	b086      	sub	sp, #24
    5ff4:	af00      	add	r7, sp, #0
	system_init();
    5ff6:	4b61      	ldr	r3, [pc, #388]	; (617c <main+0x18c>)
    5ff8:	4798      	blx	r3
	
	// Configure all the peripherals for the OCTO Board
	configure_OCTO_peripheral();
    5ffa:	4b61      	ldr	r3, [pc, #388]	; (6180 <main+0x190>)
    5ffc:	4798      	blx	r3
    
    while (true)
    {
        drive_light();
    5ffe:	4b61      	ldr	r3, [pc, #388]	; (6184 <main+0x194>)
    6000:	4798      	blx	r3
        bt_usart_receive_job();
    6002:	4b61      	ldr	r3, [pc, #388]	; (6188 <main+0x198>)
    6004:	4798      	blx	r3
                
        if (tick_elapsed(bt_timer) % 2000 == 0) //1000 ~= 2 secs
    6006:	4b61      	ldr	r3, [pc, #388]	; (618c <main+0x19c>)
    6008:	681b      	ldr	r3, [r3, #0]
    600a:	0018      	movs	r0, r3
    600c:	4b60      	ldr	r3, [pc, #384]	; (6190 <main+0x1a0>)
    600e:	4798      	blx	r3
    6010:	4b60      	ldr	r3, [pc, #384]	; (6194 <main+0x1a4>)
    6012:	22fa      	movs	r2, #250	; 0xfa
    6014:	00d1      	lsls	r1, r2, #3
    6016:	4798      	blx	r3
    6018:	1e0b      	subs	r3, r1, #0
    601a:	d165      	bne.n	60e8 <main+0xf8>
        {
            bt_timer = get_tick();
    601c:	4b5e      	ldr	r3, [pc, #376]	; (6198 <main+0x1a8>)
    601e:	4798      	blx	r3
    6020:	0002      	movs	r2, r0
    6022:	4b5a      	ldr	r3, [pc, #360]	; (618c <main+0x19c>)
    6024:	601a      	str	r2, [r3, #0]
            delay_ms(1);
    6026:	2001      	movs	r0, #1
    6028:	4b5c      	ldr	r3, [pc, #368]	; (619c <main+0x1ac>)
    602a:	4798      	blx	r3
            
            battery_level = get_gauge_percent();
    602c:	4b5c      	ldr	r3, [pc, #368]	; (61a0 <main+0x1b0>)
    602e:	4798      	blx	r3
    6030:	0002      	movs	r2, r0
    6032:	4b5c      	ldr	r3, [pc, #368]	; (61a4 <main+0x1b4>)
    6034:	601a      	str	r2, [r3, #0]
            
            if (battery_level <= light_state.low_power_threshold)
    6036:	4b5c      	ldr	r3, [pc, #368]	; (61a8 <main+0x1b8>)
    6038:	885b      	ldrh	r3, [r3, #2]
    603a:	001a      	movs	r2, r3
    603c:	4b59      	ldr	r3, [pc, #356]	; (61a4 <main+0x1b4>)
    603e:	681b      	ldr	r3, [r3, #0]
    6040:	429a      	cmp	r2, r3
    6042:	d309      	bcc.n	6058 <main+0x68>
            {
                if (!batt_reached_low_power)
    6044:	4b59      	ldr	r3, [pc, #356]	; (61ac <main+0x1bc>)
    6046:	781b      	ldrb	r3, [r3, #0]
    6048:	2201      	movs	r2, #1
    604a:	4053      	eors	r3, r2
    604c:	b2db      	uxtb	r3, r3
    604e:	2b00      	cmp	r3, #0
    6050:	d008      	beq.n	6064 <main+0x74>
                {
                    enter_low_power_mode();
    6052:	4b57      	ldr	r3, [pc, #348]	; (61b0 <main+0x1c0>)
    6054:	4798      	blx	r3
    6056:	e005      	b.n	6064 <main+0x74>
                }
            } 
            else if (batt_reached_low_power)
    6058:	4b54      	ldr	r3, [pc, #336]	; (61ac <main+0x1bc>)
    605a:	781b      	ldrb	r3, [r3, #0]
    605c:	2b00      	cmp	r3, #0
    605e:	d001      	beq.n	6064 <main+0x74>
            {
                exit_low_power_mode();
    6060:	4b54      	ldr	r3, [pc, #336]	; (61b4 <main+0x1c4>)
    6062:	4798      	blx	r3
            }
            
            if (bt_connected)
    6064:	4b54      	ldr	r3, [pc, #336]	; (61b8 <main+0x1c8>)
    6066:	781b      	ldrb	r3, [r3, #0]
    6068:	2b00      	cmp	r3, #0
    606a:	d03d      	beq.n	60e8 <main+0xf8>
            {                
                if (low_power_update_app)
    606c:	4b53      	ldr	r3, [pc, #332]	; (61bc <main+0x1cc>)
    606e:	781b      	ldrb	r3, [r3, #0]
    6070:	2b00      	cmp	r3, #0
    6072:	d012      	beq.n	609a <main+0xaa>
                {
                    low_power_update_app = false;
    6074:	4b51      	ldr	r3, [pc, #324]	; (61bc <main+0x1cc>)
    6076:	2200      	movs	r2, #0
    6078:	701a      	strb	r2, [r3, #0]
                    uint8_t light_update[8];
                    sprintf(light_update, "<U;P=%1u;>", batt_reached_low_power);
    607a:	4b4c      	ldr	r3, [pc, #304]	; (61ac <main+0x1bc>)
    607c:	781b      	ldrb	r3, [r3, #0]
    607e:	001a      	movs	r2, r3
    6080:	494f      	ldr	r1, [pc, #316]	; (61c0 <main+0x1d0>)
    6082:	2310      	movs	r3, #16
    6084:	18fb      	adds	r3, r7, r3
    6086:	0018      	movs	r0, r3
    6088:	4b4e      	ldr	r3, [pc, #312]	; (61c4 <main+0x1d4>)
    608a:	4798      	blx	r3
                    bt_usart_write_job(light_update, 8);
    608c:	2310      	movs	r3, #16
    608e:	18fb      	adds	r3, r7, r3
    6090:	2108      	movs	r1, #8
    6092:	0018      	movs	r0, r3
    6094:	4b4c      	ldr	r3, [pc, #304]	; (61c8 <main+0x1d8>)
    6096:	4798      	blx	r3
    6098:	e024      	b.n	60e4 <main+0xf4>
                }
                else if (bcap_update_app)
    609a:	4b4c      	ldr	r3, [pc, #304]	; (61cc <main+0x1dc>)
    609c:	781b      	ldrb	r3, [r3, #0]
    609e:	2b00      	cmp	r3, #0
    60a0:	d012      	beq.n	60c8 <main+0xd8>
                {
                    bcap_update_app = false;
    60a2:	4b4a      	ldr	r3, [pc, #296]	; (61cc <main+0x1dc>)
    60a4:	2200      	movs	r2, #0
    60a6:	701a      	strb	r2, [r3, #0]
                    uint8_t light_update[8];
                    sprintf(light_update, "<U;L=%1u;>", light_state.mode);
    60a8:	4b3f      	ldr	r3, [pc, #252]	; (61a8 <main+0x1b8>)
    60aa:	781b      	ldrb	r3, [r3, #0]
    60ac:	001a      	movs	r2, r3
    60ae:	4948      	ldr	r1, [pc, #288]	; (61d0 <main+0x1e0>)
    60b0:	2308      	movs	r3, #8
    60b2:	18fb      	adds	r3, r7, r3
    60b4:	0018      	movs	r0, r3
    60b6:	4b43      	ldr	r3, [pc, #268]	; (61c4 <main+0x1d4>)
    60b8:	4798      	blx	r3
                    bt_usart_write_job(light_update, 8);
    60ba:	2308      	movs	r3, #8
    60bc:	18fb      	adds	r3, r7, r3
    60be:	2108      	movs	r1, #8
    60c0:	0018      	movs	r0, r3
    60c2:	4b41      	ldr	r3, [pc, #260]	; (61c8 <main+0x1d8>)
    60c4:	4798      	blx	r3
    60c6:	e00d      	b.n	60e4 <main+0xf4>
                else
                {
                    uint8_t buf[8]; //13 //20
                    //sprintf(buf, "<B=%3u;T=%2u;>", get_battery_percent(), get_temperature_celsius());
                    //sprintf(buf, "<B=%3u;>", get_battery_percent());
                    get_battery_percent();
    60c8:	4b42      	ldr	r3, [pc, #264]	; (61d4 <main+0x1e4>)
    60ca:	4798      	blx	r3
                    //sprintf(buf, "<B=%3u;V=%4u;T=%2u;>", get_gauge_percent(), get_battery_percent(), get_temperature_celsius());
                    sprintf(buf, "<B=%3u;>", battery_level);
    60cc:	4b35      	ldr	r3, [pc, #212]	; (61a4 <main+0x1b4>)
    60ce:	681a      	ldr	r2, [r3, #0]
    60d0:	4941      	ldr	r1, [pc, #260]	; (61d8 <main+0x1e8>)
    60d2:	003b      	movs	r3, r7
    60d4:	0018      	movs	r0, r3
    60d6:	4b3b      	ldr	r3, [pc, #236]	; (61c4 <main+0x1d4>)
    60d8:	4798      	blx	r3
                    bt_usart_write_job(buf, 8); //13 //20
    60da:	003b      	movs	r3, r7
    60dc:	2108      	movs	r1, #8
    60de:	0018      	movs	r0, r3
    60e0:	4b39      	ldr	r3, [pc, #228]	; (61c8 <main+0x1d8>)
    60e2:	4798      	blx	r3
                }
                
                bt_poll_check();
    60e4:	4b3d      	ldr	r3, [pc, #244]	; (61dc <main+0x1ec>)
    60e6:	4798      	blx	r3
            }
        }
        
        if (bcap_enable)
    60e8:	4b3d      	ldr	r3, [pc, #244]	; (61e0 <main+0x1f0>)
    60ea:	781b      	ldrb	r3, [r3, #0]
    60ec:	2b00      	cmp	r3, #0
    60ee:	d086      	beq.n	5ffe <main+0xe>
        {
            if (tick_elapsed(bcap_timer) % 100 == 0)
    60f0:	4b3c      	ldr	r3, [pc, #240]	; (61e4 <main+0x1f4>)
    60f2:	681b      	ldr	r3, [r3, #0]
    60f4:	0018      	movs	r0, r3
    60f6:	4b26      	ldr	r3, [pc, #152]	; (6190 <main+0x1a0>)
    60f8:	4798      	blx	r3
    60fa:	0002      	movs	r2, r0
    60fc:	4b25      	ldr	r3, [pc, #148]	; (6194 <main+0x1a4>)
    60fe:	2164      	movs	r1, #100	; 0x64
    6100:	0010      	movs	r0, r2
    6102:	4798      	blx	r3
    6104:	1e0b      	subs	r3, r1, #0
    6106:	d000      	beq.n	610a <main+0x11a>
    6108:	e779      	b.n	5ffe <main+0xe>
            {
                bcap_timer = get_tick();
    610a:	4b23      	ldr	r3, [pc, #140]	; (6198 <main+0x1a8>)
    610c:	4798      	blx	r3
    610e:	0002      	movs	r2, r0
    6110:	4b34      	ldr	r3, [pc, #208]	; (61e4 <main+0x1f4>)
    6112:	601a      	str	r2, [r3, #0]
                delay_ms(1);
    6114:	2001      	movs	r0, #1
    6116:	4b21      	ldr	r3, [pc, #132]	; (619c <main+0x1ac>)
    6118:	4798      	blx	r3
            
                if (ioport_get_pin_level(INPUT_BCAP_PIN) == INPUT_BCAP_ACTIVE)
    611a:	2018      	movs	r0, #24
    611c:	4b32      	ldr	r3, [pc, #200]	; (61e8 <main+0x1f8>)
    611e:	4798      	blx	r3
    6120:	1e03      	subs	r3, r0, #0
    6122:	d027      	beq.n	6174 <main+0x184>
                {
                    if (bcap_touch_counter < BCAP_THRESOLD_COUNTER * 2)
    6124:	4b31      	ldr	r3, [pc, #196]	; (61ec <main+0x1fc>)
    6126:	681b      	ldr	r3, [r3, #0]
    6128:	2b27      	cmp	r3, #39	; 0x27
    612a:	d900      	bls.n	612e <main+0x13e>
    612c:	e767      	b.n	5ffe <main+0xe>
                    {
                        bcap_touch_counter++;
    612e:	4b2f      	ldr	r3, [pc, #188]	; (61ec <main+0x1fc>)
    6130:	681b      	ldr	r3, [r3, #0]
    6132:	1c5a      	adds	r2, r3, #1
    6134:	4b2d      	ldr	r3, [pc, #180]	; (61ec <main+0x1fc>)
    6136:	601a      	str	r2, [r3, #0]
                    
                        if (bcap_touch_counter == BCAP_THRESOLD_COUNTER)
    6138:	4b2c      	ldr	r3, [pc, #176]	; (61ec <main+0x1fc>)
    613a:	681b      	ldr	r3, [r3, #0]
    613c:	2b14      	cmp	r3, #20
    613e:	d000      	beq.n	6142 <main+0x152>
    6140:	e75d      	b.n	5ffe <main+0xe>
                        {
                            if (bt_connected)
    6142:	4b1d      	ldr	r3, [pc, #116]	; (61b8 <main+0x1c8>)
    6144:	781b      	ldrb	r3, [r3, #0]
    6146:	2b00      	cmp	r3, #0
    6148:	d002      	beq.n	6150 <main+0x160>
							{
								bcap_update_app = true;	
    614a:	4b20      	ldr	r3, [pc, #128]	; (61cc <main+0x1dc>)
    614c:	2201      	movs	r2, #1
    614e:	701a      	strb	r2, [r3, #0]
							}
                            if (light_state.mode == E_LIGHT_OFF)
    6150:	4b15      	ldr	r3, [pc, #84]	; (61a8 <main+0x1b8>)
    6152:	781b      	ldrb	r3, [r3, #0]
    6154:	2b00      	cmp	r3, #0
    6156:	d105      	bne.n	6164 <main+0x174>
                            {
                                change_light_mode(light_bcap_previous_mode);
    6158:	4b25      	ldr	r3, [pc, #148]	; (61f0 <main+0x200>)
    615a:	781b      	ldrb	r3, [r3, #0]
    615c:	0018      	movs	r0, r3
    615e:	4b25      	ldr	r3, [pc, #148]	; (61f4 <main+0x204>)
    6160:	4798      	blx	r3
    6162:	e74c      	b.n	5ffe <main+0xe>
                            }
                            else
                            {
                                light_bcap_previous_mode = light_state.mode;
    6164:	4b10      	ldr	r3, [pc, #64]	; (61a8 <main+0x1b8>)
    6166:	781a      	ldrb	r2, [r3, #0]
    6168:	4b21      	ldr	r3, [pc, #132]	; (61f0 <main+0x200>)
    616a:	701a      	strb	r2, [r3, #0]
                                change_light_mode(E_LIGHT_OFF);
    616c:	2000      	movs	r0, #0
    616e:	4b21      	ldr	r3, [pc, #132]	; (61f4 <main+0x204>)
    6170:	4798      	blx	r3
    6172:	e744      	b.n	5ffe <main+0xe>
                        }
                    }
                }
                else
                {
                    bcap_touch_counter = 0;
    6174:	4b1d      	ldr	r3, [pc, #116]	; (61ec <main+0x1fc>)
    6176:	2200      	movs	r2, #0
    6178:	601a      	str	r2, [r3, #0]
        drive_light();
    617a:	e740      	b.n	5ffe <main+0xe>
    617c:	00005c59 	.word	0x00005c59
    6180:	000061f9 	.word	0x000061f9
    6184:	00006511 	.word	0x00006511
    6188:	00000829 	.word	0x00000829
    618c:	200001f0 	.word	0x200001f0
    6190:	00001afd 	.word	0x00001afd
    6194:	000068b9 	.word	0x000068b9
    6198:	00001ae9 	.word	0x00001ae9
    619c:	00000b3d 	.word	0x00000b3d
    61a0:	00006785 	.word	0x00006785
    61a4:	20000170 	.word	0x20000170
    61a8:	20000178 	.word	0x20000178
    61ac:	20000168 	.word	0x20000168
    61b0:	000063d9 	.word	0x000063d9
    61b4:	00006441 	.word	0x00006441
    61b8:	200001f7 	.word	0x200001f7
    61bc:	20000184 	.word	0x20000184
    61c0:	00008e2c 	.word	0x00008e2c
    61c4:	00008411 	.word	0x00008411
    61c8:	000007fd 	.word	0x000007fd
    61cc:	200001cd 	.word	0x200001cd
    61d0:	00008e38 	.word	0x00008e38
    61d4:	000066a9 	.word	0x000066a9
    61d8:	00008e44 	.word	0x00008e44
    61dc:	00006669 	.word	0x00006669
    61e0:	20000129 	.word	0x20000129
    61e4:	200001e4 	.word	0x200001e4
    61e8:	00005ef9 	.word	0x00005ef9
    61ec:	2000012c 	.word	0x2000012c
    61f0:	20000128 	.word	0x20000128
    61f4:	00006359 	.word	0x00006359

000061f8 <configure_OCTO_peripheral>:

//=============================================================================
//! \brief OCTO Peripheral's configuration
//=============================================================================
void configure_OCTO_peripheral()
{
    61f8:	b580      	push	{r7, lr}
    61fa:	b082      	sub	sp, #8
    61fc:	af00      	add	r7, sp, #0
// Init system to measure battery level
	system_board_init_for_battery_measure();
    61fe:	4b37      	ldr	r3, [pc, #220]	; (62dc <configure_OCTO_peripheral+0xe4>)
    6200:	4798      	blx	r3
	
    delay_init();
    6202:	4b37      	ldr	r3, [pc, #220]	; (62e0 <configure_OCTO_peripheral+0xe8>)
    6204:	4798      	blx	r3
    system_interrupt_enable_global();
    6206:	4b37      	ldr	r3, [pc, #220]	; (62e4 <configure_OCTO_peripheral+0xec>)
    6208:	4798      	blx	r3
	
//Flags
	battery_level = 0;
    620a:	4b37      	ldr	r3, [pc, #220]	; (62e8 <configure_OCTO_peripheral+0xf0>)
    620c:	2200      	movs	r2, #0
    620e:	601a      	str	r2, [r3, #0]
	bcap_touch_counter = 0;
    6210:	4b36      	ldr	r3, [pc, #216]	; (62ec <configure_OCTO_peripheral+0xf4>)
    6212:	2200      	movs	r2, #0
    6214:	601a      	str	r2, [r3, #0]
	bcap_notouch_counter = 0;
    6216:	4b36      	ldr	r3, [pc, #216]	; (62f0 <configure_OCTO_peripheral+0xf8>)
    6218:	2200      	movs	r2, #0
    621a:	601a      	str	r2, [r3, #0]
	//Deprecated
	bcap_low = 0;
    621c:	4b35      	ldr	r3, [pc, #212]	; (62f4 <configure_OCTO_peripheral+0xfc>)
    621e:	2200      	movs	r2, #0
    6220:	601a      	str	r2, [r3, #0]
	bcap_high = 0x000FFFFF;
    6222:	4b35      	ldr	r3, [pc, #212]	; (62f8 <configure_OCTO_peripheral+0x100>)
    6224:	4a35      	ldr	r2, [pc, #212]	; (62fc <configure_OCTO_peripheral+0x104>)
    6226:	601a      	str	r2, [r3, #0]
	bcap_limit_temp = 0;
    6228:	4b35      	ldr	r3, [pc, #212]	; (6300 <configure_OCTO_peripheral+0x108>)
    622a:	2200      	movs	r2, #0
    622c:	601a      	str	r2, [r3, #0]
	bcap_calibrate_counter = 0;
    622e:	4b35      	ldr	r3, [pc, #212]	; (6304 <configure_OCTO_peripheral+0x10c>)
    6230:	2200      	movs	r2, #0
    6232:	601a      	str	r2, [r3, #0]
	
	low_power_update_app = false;
    6234:	4b34      	ldr	r3, [pc, #208]	; (6308 <configure_OCTO_peripheral+0x110>)
    6236:	2200      	movs	r2, #0
    6238:	701a      	strb	r2, [r3, #0]
	bcap_enable = true;
    623a:	4b34      	ldr	r3, [pc, #208]	; (630c <configure_OCTO_peripheral+0x114>)
    623c:	2201      	movs	r2, #1
    623e:	701a      	strb	r2, [r3, #0]
	bcap_update_app = false;
    6240:	4b33      	ldr	r3, [pc, #204]	; (6310 <configure_OCTO_peripheral+0x118>)
    6242:	2200      	movs	r2, #0
    6244:	701a      	strb	r2, [r3, #0]
	batt_reached_max = false;
    6246:	4b33      	ldr	r3, [pc, #204]	; (6314 <configure_OCTO_peripheral+0x11c>)
    6248:	2200      	movs	r2, #0
    624a:	701a      	strb	r2, [r3, #0]
	batt_reached_low_power = true;	//If starts as false it doesn't work :)
    624c:	4b32      	ldr	r3, [pc, #200]	; (6318 <configure_OCTO_peripheral+0x120>)
    624e:	2201      	movs	r2, #1
    6250:	701a      	strb	r2, [r3, #0]
	//TBD
	sos_mode = false;
    6252:	4b32      	ldr	r3, [pc, #200]	; (631c <configure_OCTO_peripheral+0x124>)
    6254:	2200      	movs	r2, #0
    6256:	701a      	strb	r2, [r3, #0]
	activated = false;
    6258:	4b31      	ldr	r3, [pc, #196]	; (6320 <configure_OCTO_peripheral+0x128>)
    625a:	2200      	movs	r2, #0
    625c:	701a      	strb	r2, [r3, #0]
	
// DAC - LED stripe
	configure_dac();
    625e:	4b31      	ldr	r3, [pc, #196]	; (6324 <configure_OCTO_peripheral+0x12c>)
    6260:	4798      	blx	r3
	light_bcap_previous_mode = E_LIGHT_ON;
    6262:	4b31      	ldr	r3, [pc, #196]	; (6328 <configure_OCTO_peripheral+0x130>)
    6264:	2201      	movs	r2, #1
    6266:	701a      	strb	r2, [r3, #0]
	light_state.mode = E_LIGHT_OFF;
    6268:	4b30      	ldr	r3, [pc, #192]	; (632c <configure_OCTO_peripheral+0x134>)
    626a:	2200      	movs	r2, #0
    626c:	701a      	strb	r2, [r3, #0]
	light_state.freq = E_LIGHT_MEDIUM;
    626e:	4b2f      	ldr	r3, [pc, #188]	; (632c <configure_OCTO_peripheral+0x134>)
    6270:	2203      	movs	r2, #3
    6272:	705a      	strb	r2, [r3, #1]
	light_state.low_power_threshold = 10;
    6274:	4b2d      	ldr	r3, [pc, #180]	; (632c <configure_OCTO_peripheral+0x134>)
    6276:	220a      	movs	r2, #10
    6278:	805a      	strh	r2, [r3, #2]
	light_state.led_rising = false;
    627a:	4b2c      	ldr	r3, [pc, #176]	; (632c <configure_OCTO_peripheral+0x134>)
    627c:	2200      	movs	r2, #0
    627e:	729a      	strb	r2, [r3, #10]
	light_state.led_bright = LIGHT_MIN;
    6280:	4b2a      	ldr	r3, [pc, #168]	; (632c <configure_OCTO_peripheral+0x134>)
    6282:	2264      	movs	r2, #100	; 0x64
    6284:	809a      	strh	r2, [r3, #4]
	light_state.led_max_bright = LIGHT_MAX/2;
    6286:	4b29      	ldr	r3, [pc, #164]	; (632c <configure_OCTO_peripheral+0x134>)
    6288:	22dc      	movs	r2, #220	; 0xdc
    628a:	32ff      	adds	r2, #255	; 0xff
    628c:	80da      	strh	r2, [r3, #6]
	light_state.led_low_power_time = LOW_POWER_LIGHT_ON_TIME;
    628e:	4b27      	ldr	r3, [pc, #156]	; (632c <configure_OCTO_peripheral+0x134>)
    6290:	4a27      	ldr	r2, [pc, #156]	; (6330 <configure_OCTO_peripheral+0x138>)
    6292:	811a      	strh	r2, [r3, #8]

//ADC - VMPPT & TEMP
	// Initial configuration and read of the Internal ADC - Copy and paste this code into the function of reading
	uint32_t adc_reading = 0, reading = 0;
    6294:	2300      	movs	r3, #0
    6296:	607b      	str	r3, [r7, #4]
    6298:	2300      	movs	r3, #0
    629a:	603b      	str	r3, [r7, #0]

// Measure battery
	battery_level = get_battery_percent();
    629c:	4b25      	ldr	r3, [pc, #148]	; (6334 <configure_OCTO_peripheral+0x13c>)
    629e:	4798      	blx	r3
    62a0:	0002      	movs	r2, r0
    62a2:	4b11      	ldr	r3, [pc, #68]	; (62e8 <configure_OCTO_peripheral+0xf0>)
    62a4:	601a      	str	r2, [r3, #0]
	
get_value_TEMP(&adc_reading, &reading);
#endif

// After battery measurement, init to run
	system_board_init();
    62a6:	4b24      	ldr	r3, [pc, #144]	; (6338 <configure_OCTO_peripheral+0x140>)
    62a8:	4798      	blx	r3

// IC - Gas Gauge
	configure_gas_gauge(battery_level);
    62aa:	4b0f      	ldr	r3, [pc, #60]	; (62e8 <configure_OCTO_peripheral+0xf0>)
    62ac:	681b      	ldr	r3, [r3, #0]
    62ae:	0018      	movs	r0, r3
    62b0:	4b22      	ldr	r3, [pc, #136]	; (633c <configure_OCTO_peripheral+0x144>)
    62b2:	4798      	blx	r3
	battery_level = get_gauge_percent();
    62b4:	4b22      	ldr	r3, [pc, #136]	; (6340 <configure_OCTO_peripheral+0x148>)
    62b6:	4798      	blx	r3
    62b8:	0002      	movs	r2, r0
    62ba:	4b0b      	ldr	r3, [pc, #44]	; (62e8 <configure_OCTO_peripheral+0xf0>)
    62bc:	601a      	str	r2, [r3, #0]
}
#endif

// USART
	// Configuration
	configure_usart();
    62be:	4b21      	ldr	r3, [pc, #132]	; (6344 <configure_OCTO_peripheral+0x14c>)
    62c0:	4798      	blx	r3
	configure_usart_callbacks();
    62c2:	4b21      	ldr	r3, [pc, #132]	; (6348 <configure_OCTO_peripheral+0x150>)
    62c4:	4798      	blx	r3
#ifdef DBG_MODE
printf("\n\nOCTO Board - %s, %s\n\n", __DATE__, __TIME__);
#endif

// RTC - Tick (1ms)
    configure_rtc_count();
    62c6:	4b21      	ldr	r3, [pc, #132]	; (634c <configure_OCTO_peripheral+0x154>)
    62c8:	4798      	blx	r3
	
// Port pins - Capacitive Button
	port_get_config_defaults(&pin_conf);    
    62ca:	4b21      	ldr	r3, [pc, #132]	; (6350 <configure_OCTO_peripheral+0x158>)
    62cc:	0018      	movs	r0, r3
    62ce:	4b21      	ldr	r3, [pc, #132]	; (6354 <configure_OCTO_peripheral+0x15c>)
    62d0:	4798      	blx	r3
}
    62d2:	46c0      	nop			; (mov r8, r8)
    62d4:	46bd      	mov	sp, r7
    62d6:	b002      	add	sp, #8
    62d8:	bd80      	pop	{r7, pc}
    62da:	46c0      	nop			; (mov r8, r8)
    62dc:	00004eb9 	.word	0x00004eb9
    62e0:	00000ae5 	.word	0x00000ae5
    62e4:	00005e29 	.word	0x00005e29
    62e8:	20000170 	.word	0x20000170
    62ec:	2000012c 	.word	0x2000012c
    62f0:	200001ec 	.word	0x200001ec
    62f4:	200001f8 	.word	0x200001f8
    62f8:	20000164 	.word	0x20000164
    62fc:	000fffff 	.word	0x000fffff
    6300:	2000016c 	.word	0x2000016c
    6304:	200001c8 	.word	0x200001c8
    6308:	20000184 	.word	0x20000184
    630c:	20000129 	.word	0x20000129
    6310:	200001cd 	.word	0x200001cd
    6314:	20000174 	.word	0x20000174
    6318:	20000168 	.word	0x20000168
    631c:	200001c1 	.word	0x200001c1
    6320:	20000169 	.word	0x20000169
    6324:	00001589 	.word	0x00001589
    6328:	20000128 	.word	0x20000128
    632c:	20000178 	.word	0x20000178
    6330:	00000bb8 	.word	0x00000bb8
    6334:	000066a9 	.word	0x000066a9
    6338:	00004e59 	.word	0x00004e59
    633c:	00001805 	.word	0x00001805
    6340:	00006785 	.word	0x00006785
    6344:	00000719 	.word	0x00000719
    6348:	000007b1 	.word	0x000007b1
    634c:	00001a51 	.word	0x00001a51
    6350:	200001f4 	.word	0x200001f4
    6354:	00005f3d 	.word	0x00005f3d

00006358 <change_light_mode>:

//=============================================================================
//! \brief  Update the light struct
//=============================================================================
void change_light_mode(E_LIGHT_MODE new_mode)
{
    6358:	b580      	push	{r7, lr}
    635a:	b082      	sub	sp, #8
    635c:	af00      	add	r7, sp, #0
    635e:	0002      	movs	r2, r0
    6360:	1dfb      	adds	r3, r7, #7
    6362:	701a      	strb	r2, [r3, #0]
    light_state.mode = new_mode;
    6364:	4b03      	ldr	r3, [pc, #12]	; (6374 <change_light_mode+0x1c>)
    6366:	1dfa      	adds	r2, r7, #7
    6368:	7812      	ldrb	r2, [r2, #0]
    636a:	701a      	strb	r2, [r3, #0]
}
    636c:	46c0      	nop			; (mov r8, r8)
    636e:	46bd      	mov	sp, r7
    6370:	b002      	add	sp, #8
    6372:	bd80      	pop	{r7, pc}
    6374:	20000178 	.word	0x20000178

00006378 <change_light_freq>:

void change_light_freq(E_LIGHT_FREQ new_freq)
{
    6378:	b580      	push	{r7, lr}
    637a:	b082      	sub	sp, #8
    637c:	af00      	add	r7, sp, #0
    637e:	0002      	movs	r2, r0
    6380:	1dfb      	adds	r3, r7, #7
    6382:	701a      	strb	r2, [r3, #0]
    light_state.freq = new_freq;
    6384:	4b03      	ldr	r3, [pc, #12]	; (6394 <change_light_freq+0x1c>)
    6386:	1dfa      	adds	r2, r7, #7
    6388:	7812      	ldrb	r2, [r2, #0]
    638a:	705a      	strb	r2, [r3, #1]
}
    638c:	46c0      	nop			; (mov r8, r8)
    638e:	46bd      	mov	sp, r7
    6390:	b002      	add	sp, #8
    6392:	bd80      	pop	{r7, pc}
    6394:	20000178 	.word	0x20000178

00006398 <change_light_bright>:

void change_light_bright(uint16_t perthousand)
{
    6398:	b580      	push	{r7, lr}
    639a:	b082      	sub	sp, #8
    639c:	af00      	add	r7, sp, #0
    639e:	0002      	movs	r2, r0
    63a0:	1dbb      	adds	r3, r7, #6
    63a2:	801a      	strh	r2, [r3, #0]
    light_state.led_max_bright = perthousand;
    63a4:	4b03      	ldr	r3, [pc, #12]	; (63b4 <change_light_bright+0x1c>)
    63a6:	1dba      	adds	r2, r7, #6
    63a8:	8812      	ldrh	r2, [r2, #0]
    63aa:	80da      	strh	r2, [r3, #6]
}
    63ac:	46c0      	nop			; (mov r8, r8)
    63ae:	46bd      	mov	sp, r7
    63b0:	b002      	add	sp, #8
    63b2:	bd80      	pop	{r7, pc}
    63b4:	20000178 	.word	0x20000178

000063b8 <change_light_threshold>:

void change_light_threshold(uint16_t new_threshold)
{
    63b8:	b580      	push	{r7, lr}
    63ba:	b082      	sub	sp, #8
    63bc:	af00      	add	r7, sp, #0
    63be:	0002      	movs	r2, r0
    63c0:	1dbb      	adds	r3, r7, #6
    63c2:	801a      	strh	r2, [r3, #0]
    light_state.low_power_threshold = new_threshold;
    63c4:	4b03      	ldr	r3, [pc, #12]	; (63d4 <change_light_threshold+0x1c>)
    63c6:	1dba      	adds	r2, r7, #6
    63c8:	8812      	ldrh	r2, [r2, #0]
    63ca:	805a      	strh	r2, [r3, #2]
}
    63cc:	46c0      	nop			; (mov r8, r8)
    63ce:	46bd      	mov	sp, r7
    63d0:	b002      	add	sp, #8
    63d2:	bd80      	pop	{r7, pc}
    63d4:	20000178 	.word	0x20000178

000063d8 <enter_low_power_mode>:

//=============================================================================
//! \brief Low Power functions
//=============================================================================
void enter_low_power_mode()
{    
    63d8:	b580      	push	{r7, lr}
    63da:	af00      	add	r7, sp, #0
    low_power_timer = get_tick;
    63dc:	4a0e      	ldr	r2, [pc, #56]	; (6418 <enter_low_power_mode+0x40>)
    63de:	4b0f      	ldr	r3, [pc, #60]	; (641c <enter_low_power_mode+0x44>)
    63e0:	601a      	str	r2, [r3, #0]
    
    change_light_mode(E_LIGHT_ON);
    63e2:	2001      	movs	r0, #1
    63e4:	4b0e      	ldr	r3, [pc, #56]	; (6420 <enter_low_power_mode+0x48>)
    63e6:	4798      	blx	r3
    change_light_bright(LIGHT_MAX / 2);
    63e8:	23dc      	movs	r3, #220	; 0xdc
    63ea:	33ff      	adds	r3, #255	; 0xff
    63ec:	0018      	movs	r0, r3
    63ee:	4b0d      	ldr	r3, [pc, #52]	; (6424 <enter_low_power_mode+0x4c>)
    63f0:	4798      	blx	r3
	light_state.led_low_power_time = LOW_POWER_LIGHT_ON_TIME;
    63f2:	4b0d      	ldr	r3, [pc, #52]	; (6428 <enter_low_power_mode+0x50>)
    63f4:	4a0d      	ldr	r2, [pc, #52]	; (642c <enter_low_power_mode+0x54>)
    63f6:	811a      	strh	r2, [r3, #8]
    
    batt_reached_low_power = true;
    63f8:	4b0d      	ldr	r3, [pc, #52]	; (6430 <enter_low_power_mode+0x58>)
    63fa:	2201      	movs	r2, #1
    63fc:	701a      	strb	r2, [r3, #0]
	if (bt_connected)
    63fe:	4b0d      	ldr	r3, [pc, #52]	; (6434 <enter_low_power_mode+0x5c>)
    6400:	781b      	ldrb	r3, [r3, #0]
    6402:	2b00      	cmp	r3, #0
    6404:	d002      	beq.n	640c <enter_low_power_mode+0x34>
	{
		low_power_update_app = true;
    6406:	4b0c      	ldr	r3, [pc, #48]	; (6438 <enter_low_power_mode+0x60>)
    6408:	2201      	movs	r2, #1
    640a:	701a      	strb	r2, [r3, #0]
	}
	
	delay_ms(1);
    640c:	2001      	movs	r0, #1
    640e:	4b0b      	ldr	r3, [pc, #44]	; (643c <enter_low_power_mode+0x64>)
    6410:	4798      	blx	r3
}
    6412:	46c0      	nop			; (mov r8, r8)
    6414:	46bd      	mov	sp, r7
    6416:	bd80      	pop	{r7, pc}
    6418:	00001ae9 	.word	0x00001ae9
    641c:	200001bc 	.word	0x200001bc
    6420:	00006359 	.word	0x00006359
    6424:	00006399 	.word	0x00006399
    6428:	20000178 	.word	0x20000178
    642c:	00000bb8 	.word	0x00000bb8
    6430:	20000168 	.word	0x20000168
    6434:	200001f7 	.word	0x200001f7
    6438:	20000184 	.word	0x20000184
    643c:	00000b3d 	.word	0x00000b3d

00006440 <exit_low_power_mode>:

void exit_low_power_mode()
{
    6440:	b580      	push	{r7, lr}
    6442:	af00      	add	r7, sp, #0
    change_light_mode(E_LIGHT_ON);
    6444:	2001      	movs	r0, #1
    6446:	4b0a      	ldr	r3, [pc, #40]	; (6470 <exit_low_power_mode+0x30>)
    6448:	4798      	blx	r3
    change_light_bright(LIGHT_MAX / 2);
    644a:	23dc      	movs	r3, #220	; 0xdc
    644c:	33ff      	adds	r3, #255	; 0xff
    644e:	0018      	movs	r0, r3
    6450:	4b08      	ldr	r3, [pc, #32]	; (6474 <exit_low_power_mode+0x34>)
    6452:	4798      	blx	r3
    
    batt_reached_low_power = false;
    6454:	4b08      	ldr	r3, [pc, #32]	; (6478 <exit_low_power_mode+0x38>)
    6456:	2200      	movs	r2, #0
    6458:	701a      	strb	r2, [r3, #0]
    if (bt_connected)
    645a:	4b08      	ldr	r3, [pc, #32]	; (647c <exit_low_power_mode+0x3c>)
    645c:	781b      	ldrb	r3, [r3, #0]
    645e:	2b00      	cmp	r3, #0
    6460:	d002      	beq.n	6468 <exit_low_power_mode+0x28>
    {
	    low_power_update_app = true;
    6462:	4b07      	ldr	r3, [pc, #28]	; (6480 <exit_low_power_mode+0x40>)
    6464:	2201      	movs	r2, #1
    6466:	701a      	strb	r2, [r3, #0]
    }
}
    6468:	46c0      	nop			; (mov r8, r8)
    646a:	46bd      	mov	sp, r7
    646c:	bd80      	pop	{r7, pc}
    646e:	46c0      	nop			; (mov r8, r8)
    6470:	00006359 	.word	0x00006359
    6474:	00006399 	.word	0x00006399
    6478:	20000168 	.word	0x20000168
    647c:	200001f7 	.word	0x200001f7
    6480:	20000184 	.word	0x20000184

00006484 <manage_low_power_light>:

void manage_low_power_light()
{    
    6484:	b580      	push	{r7, lr}
    6486:	af00      	add	r7, sp, #0
    if (tick_elapsed(low_power_timer) % light_state.led_low_power_time == 0)
    6488:	4b18      	ldr	r3, [pc, #96]	; (64ec <manage_low_power_light+0x68>)
    648a:	681b      	ldr	r3, [r3, #0]
    648c:	0018      	movs	r0, r3
    648e:	4b18      	ldr	r3, [pc, #96]	; (64f0 <manage_low_power_light+0x6c>)
    6490:	4798      	blx	r3
    6492:	0002      	movs	r2, r0
    6494:	4b17      	ldr	r3, [pc, #92]	; (64f4 <manage_low_power_light+0x70>)
    6496:	891b      	ldrh	r3, [r3, #8]
    6498:	0019      	movs	r1, r3
    649a:	4b17      	ldr	r3, [pc, #92]	; (64f8 <manage_low_power_light+0x74>)
    649c:	0010      	movs	r0, r2
    649e:	4798      	blx	r3
    64a0:	1e0b      	subs	r3, r1, #0
    64a2:	d11f      	bne.n	64e4 <manage_low_power_light+0x60>
    {        
        if (light_state.mode == E_LIGHT_ON)
    64a4:	4b13      	ldr	r3, [pc, #76]	; (64f4 <manage_low_power_light+0x70>)
    64a6:	781b      	ldrb	r3, [r3, #0]
    64a8:	2b01      	cmp	r3, #1
    64aa:	d10c      	bne.n	64c6 <manage_low_power_light+0x42>
        {
            change_light_mode(E_LIGHT_STROBE);
    64ac:	2003      	movs	r0, #3
    64ae:	4b13      	ldr	r3, [pc, #76]	; (64fc <manage_low_power_light+0x78>)
    64b0:	4798      	blx	r3
			change_light_freq(E_LIGHT_FAST);			
    64b2:	2005      	movs	r0, #5
    64b4:	4b12      	ldr	r3, [pc, #72]	; (6500 <manage_low_power_light+0x7c>)
    64b6:	4798      	blx	r3
			light_state.led_rising = false;
    64b8:	4b0e      	ldr	r3, [pc, #56]	; (64f4 <manage_low_power_light+0x70>)
    64ba:	2200      	movs	r2, #0
    64bc:	729a      	strb	r2, [r3, #10]
			light_state.led_low_power_time = LOW_POWER_LIGHT_STROBE_TIME;
    64be:	4b0d      	ldr	r3, [pc, #52]	; (64f4 <manage_low_power_light+0x70>)
    64c0:	4a10      	ldr	r2, [pc, #64]	; (6504 <manage_low_power_light+0x80>)
    64c2:	811a      	strh	r2, [r3, #8]
    64c4:	e009      	b.n	64da <manage_low_power_light+0x56>
        }
        else if (light_state.mode == E_LIGHT_STROBE)
    64c6:	4b0b      	ldr	r3, [pc, #44]	; (64f4 <manage_low_power_light+0x70>)
    64c8:	781b      	ldrb	r3, [r3, #0]
    64ca:	2b03      	cmp	r3, #3
    64cc:	d105      	bne.n	64da <manage_low_power_light+0x56>
        {
            change_light_mode(E_LIGHT_ON);
    64ce:	2001      	movs	r0, #1
    64d0:	4b0a      	ldr	r3, [pc, #40]	; (64fc <manage_low_power_light+0x78>)
    64d2:	4798      	blx	r3
			light_state.led_low_power_time = LOW_POWER_LIGHT_ON_TIME;
    64d4:	4b07      	ldr	r3, [pc, #28]	; (64f4 <manage_low_power_light+0x70>)
    64d6:	4a0c      	ldr	r2, [pc, #48]	; (6508 <manage_low_power_light+0x84>)
    64d8:	811a      	strh	r2, [r3, #8]
        }
		
		low_power_timer = get_tick();
    64da:	4b0c      	ldr	r3, [pc, #48]	; (650c <manage_low_power_light+0x88>)
    64dc:	4798      	blx	r3
    64de:	0002      	movs	r2, r0
    64e0:	4b02      	ldr	r3, [pc, #8]	; (64ec <manage_low_power_light+0x68>)
    64e2:	601a      	str	r2, [r3, #0]
    }
}
    64e4:	46c0      	nop			; (mov r8, r8)
    64e6:	46bd      	mov	sp, r7
    64e8:	bd80      	pop	{r7, pc}
    64ea:	46c0      	nop			; (mov r8, r8)
    64ec:	200001bc 	.word	0x200001bc
    64f0:	00001afd 	.word	0x00001afd
    64f4:	20000178 	.word	0x20000178
    64f8:	000068b9 	.word	0x000068b9
    64fc:	00006359 	.word	0x00006359
    6500:	00006379 	.word	0x00006379
    6504:	000005dc 	.word	0x000005dc
    6508:	00000bb8 	.word	0x00000bb8
    650c:	00001ae9 	.word	0x00001ae9

00006510 <drive_light>:

//=============================================================================
//! \brief  "Drive" the LED Stripe
//=============================================================================
void drive_light()
{
    6510:	b580      	push	{r7, lr}
    6512:	af00      	add	r7, sp, #0
	if (batt_reached_low_power)
    6514:	4b20      	ldr	r3, [pc, #128]	; (6598 <drive_light+0x88>)
    6516:	781b      	ldrb	r3, [r3, #0]
    6518:	2b00      	cmp	r3, #0
    651a:	d001      	beq.n	6520 <drive_light+0x10>
	{
		manage_low_power_light();
    651c:	4b1f      	ldr	r3, [pc, #124]	; (659c <drive_light+0x8c>)
    651e:	4798      	blx	r3
	}

    if (light_state.mode == E_LIGHT_ON)
    6520:	4b1f      	ldr	r3, [pc, #124]	; (65a0 <drive_light+0x90>)
    6522:	781b      	ldrb	r3, [r3, #0]
    6524:	2b01      	cmp	r3, #1
    6526:	d103      	bne.n	6530 <drive_light+0x20>
    {
        turn_lights(true);
    6528:	2001      	movs	r0, #1
    652a:	4b1e      	ldr	r3, [pc, #120]	; (65a4 <drive_light+0x94>)
    652c:	4798      	blx	r3
            {
                turn_lights(light_state.led_rising);
            }
        }
    }
}
    652e:	e02f      	b.n	6590 <drive_light+0x80>
    else if (light_state.mode == E_LIGHT_OFF)
    6530:	4b1b      	ldr	r3, [pc, #108]	; (65a0 <drive_light+0x90>)
    6532:	781b      	ldrb	r3, [r3, #0]
    6534:	2b00      	cmp	r3, #0
    6536:	d103      	bne.n	6540 <drive_light+0x30>
        turn_lights(false);
    6538:	2000      	movs	r0, #0
    653a:	4b1a      	ldr	r3, [pc, #104]	; (65a4 <drive_light+0x94>)
    653c:	4798      	blx	r3
}
    653e:	e027      	b.n	6590 <drive_light+0x80>
        if (tick_elapsed(led_timer) % (light_state.freq * 5) == 0)
    6540:	4b19      	ldr	r3, [pc, #100]	; (65a8 <drive_light+0x98>)
    6542:	681b      	ldr	r3, [r3, #0]
    6544:	0018      	movs	r0, r3
    6546:	4b19      	ldr	r3, [pc, #100]	; (65ac <drive_light+0x9c>)
    6548:	4798      	blx	r3
    654a:	4b15      	ldr	r3, [pc, #84]	; (65a0 <drive_light+0x90>)
    654c:	785b      	ldrb	r3, [r3, #1]
    654e:	001a      	movs	r2, r3
    6550:	0013      	movs	r3, r2
    6552:	009b      	lsls	r3, r3, #2
    6554:	189b      	adds	r3, r3, r2
    6556:	001a      	movs	r2, r3
    6558:	4b15      	ldr	r3, [pc, #84]	; (65b0 <drive_light+0xa0>)
    655a:	0011      	movs	r1, r2
    655c:	4798      	blx	r3
    655e:	1e0b      	subs	r3, r1, #0
    6560:	d116      	bne.n	6590 <drive_light+0x80>
            led_timer = get_tick();
    6562:	4b14      	ldr	r3, [pc, #80]	; (65b4 <drive_light+0xa4>)
    6564:	4798      	blx	r3
    6566:	0002      	movs	r2, r0
    6568:	4b0f      	ldr	r3, [pc, #60]	; (65a8 <drive_light+0x98>)
    656a:	601a      	str	r2, [r3, #0]
            if (light_state.mode == E_LIGHT_FADE)
    656c:	4b0c      	ldr	r3, [pc, #48]	; (65a0 <drive_light+0x90>)
    656e:	781b      	ldrb	r3, [r3, #0]
    6570:	2b02      	cmp	r3, #2
    6572:	d104      	bne.n	657e <drive_light+0x6e>
                set_led_bright_perthousand(light_state.led_bright);
    6574:	4b0a      	ldr	r3, [pc, #40]	; (65a0 <drive_light+0x90>)
    6576:	889b      	ldrh	r3, [r3, #4]
    6578:	0018      	movs	r0, r3
    657a:	4b0f      	ldr	r3, [pc, #60]	; (65b8 <drive_light+0xa8>)
    657c:	4798      	blx	r3
            if (update_bright())
    657e:	4b0f      	ldr	r3, [pc, #60]	; (65bc <drive_light+0xac>)
    6580:	4798      	blx	r3
    6582:	1e03      	subs	r3, r0, #0
    6584:	d004      	beq.n	6590 <drive_light+0x80>
                turn_lights(light_state.led_rising);
    6586:	4b06      	ldr	r3, [pc, #24]	; (65a0 <drive_light+0x90>)
    6588:	7a9b      	ldrb	r3, [r3, #10]
    658a:	0018      	movs	r0, r3
    658c:	4b05      	ldr	r3, [pc, #20]	; (65a4 <drive_light+0x94>)
    658e:	4798      	blx	r3
}
    6590:	46c0      	nop			; (mov r8, r8)
    6592:	46bd      	mov	sp, r7
    6594:	bd80      	pop	{r7, pc}
    6596:	46c0      	nop			; (mov r8, r8)
    6598:	20000168 	.word	0x20000168
    659c:	00006485 	.word	0x00006485
    65a0:	20000178 	.word	0x20000178
    65a4:	00006631 	.word	0x00006631
    65a8:	200001c4 	.word	0x200001c4
    65ac:	00001afd 	.word	0x00001afd
    65b0:	000068b9 	.word	0x000068b9
    65b4:	00001ae9 	.word	0x00001ae9
    65b8:	000015cd 	.word	0x000015cd
    65bc:	000065c1 	.word	0x000065c1

000065c0 <update_bright>:

//=============================================================================
//! \brief Update the level of the brightness
//=============================================================================
bool update_bright()
{   
    65c0:	b580      	push	{r7, lr}
    65c2:	b082      	sub	sp, #8
    65c4:	af00      	add	r7, sp, #0
    bool cycle_complete = false;
    65c6:	1dfb      	adds	r3, r7, #7
    65c8:	2200      	movs	r2, #0
    65ca:	701a      	strb	r2, [r3, #0]
         
    if (light_state.led_rising)
    65cc:	4b17      	ldr	r3, [pc, #92]	; (662c <update_bright+0x6c>)
    65ce:	7a9b      	ldrb	r3, [r3, #10]
    65d0:	2b00      	cmp	r3, #0
    65d2:	d014      	beq.n	65fe <update_bright+0x3e>
    {
        light_state.led_bright++;
    65d4:	4b15      	ldr	r3, [pc, #84]	; (662c <update_bright+0x6c>)
    65d6:	889b      	ldrh	r3, [r3, #4]
    65d8:	3301      	adds	r3, #1
    65da:	b29a      	uxth	r2, r3
    65dc:	4b13      	ldr	r3, [pc, #76]	; (662c <update_bright+0x6c>)
    65de:	809a      	strh	r2, [r3, #4]
        
        if (light_state.led_bright >= light_state.led_max_bright-1)
    65e0:	4b12      	ldr	r3, [pc, #72]	; (662c <update_bright+0x6c>)
    65e2:	889b      	ldrh	r3, [r3, #4]
    65e4:	001a      	movs	r2, r3
    65e6:	4b11      	ldr	r3, [pc, #68]	; (662c <update_bright+0x6c>)
    65e8:	88db      	ldrh	r3, [r3, #6]
    65ea:	3b01      	subs	r3, #1
    65ec:	429a      	cmp	r2, r3
    65ee:	db16      	blt.n	661e <update_bright+0x5e>
        {
            light_state.led_rising = false;
    65f0:	4b0e      	ldr	r3, [pc, #56]	; (662c <update_bright+0x6c>)
    65f2:	2200      	movs	r2, #0
    65f4:	729a      	strb	r2, [r3, #10]
            cycle_complete = true;
    65f6:	1dfb      	adds	r3, r7, #7
    65f8:	2201      	movs	r2, #1
    65fa:	701a      	strb	r2, [r3, #0]
    65fc:	e00f      	b.n	661e <update_bright+0x5e>
        }
    }
    else
    {
        light_state.led_bright--;
    65fe:	4b0b      	ldr	r3, [pc, #44]	; (662c <update_bright+0x6c>)
    6600:	889b      	ldrh	r3, [r3, #4]
    6602:	3b01      	subs	r3, #1
    6604:	b29a      	uxth	r2, r3
    6606:	4b09      	ldr	r3, [pc, #36]	; (662c <update_bright+0x6c>)
    6608:	809a      	strh	r2, [r3, #4]
        
        if (light_state.led_bright <= LIGHT_MIN-1)
    660a:	4b08      	ldr	r3, [pc, #32]	; (662c <update_bright+0x6c>)
    660c:	889b      	ldrh	r3, [r3, #4]
    660e:	2b63      	cmp	r3, #99	; 0x63
    6610:	d805      	bhi.n	661e <update_bright+0x5e>
        {
            light_state.led_rising = true;
    6612:	4b06      	ldr	r3, [pc, #24]	; (662c <update_bright+0x6c>)
    6614:	2201      	movs	r2, #1
    6616:	729a      	strb	r2, [r3, #10]
            cycle_complete = true;
    6618:	1dfb      	adds	r3, r7, #7
    661a:	2201      	movs	r2, #1
    661c:	701a      	strb	r2, [r3, #0]
        }
    }
    
    return cycle_complete;
    661e:	1dfb      	adds	r3, r7, #7
    6620:	781b      	ldrb	r3, [r3, #0]
}
    6622:	0018      	movs	r0, r3
    6624:	46bd      	mov	sp, r7
    6626:	b002      	add	sp, #8
    6628:	bd80      	pop	{r7, pc}
    662a:	46c0      	nop			; (mov r8, r8)
    662c:	20000178 	.word	0x20000178

00006630 <turn_lights>:
//=============================================================================
//! \brief Turn ON/OFF the LED Stripe
//! \param[in] bool on The on/off - TRUE = ON | FALSE = OFF
//=============================================================================
void turn_lights(bool on)
{
    6630:	b580      	push	{r7, lr}
    6632:	b082      	sub	sp, #8
    6634:	af00      	add	r7, sp, #0
    6636:	0002      	movs	r2, r0
    6638:	1dfb      	adds	r3, r7, #7
    663a:	701a      	strb	r2, [r3, #0]
    if (on)
    663c:	1dfb      	adds	r3, r7, #7
    663e:	781b      	ldrb	r3, [r3, #0]
    6640:	2b00      	cmp	r3, #0
    6642:	d005      	beq.n	6650 <turn_lights+0x20>
    {
        set_led_bright_perthousand(light_state.led_max_bright);
    6644:	4b06      	ldr	r3, [pc, #24]	; (6660 <turn_lights+0x30>)
    6646:	88db      	ldrh	r3, [r3, #6]
    6648:	0018      	movs	r0, r3
    664a:	4b06      	ldr	r3, [pc, #24]	; (6664 <turn_lights+0x34>)
    664c:	4798      	blx	r3
    }
    else
    {
        set_led_bright_perthousand(0);
    }
}
    664e:	e002      	b.n	6656 <turn_lights+0x26>
        set_led_bright_perthousand(0);
    6650:	2000      	movs	r0, #0
    6652:	4b04      	ldr	r3, [pc, #16]	; (6664 <turn_lights+0x34>)
    6654:	4798      	blx	r3
}
    6656:	46c0      	nop			; (mov r8, r8)
    6658:	46bd      	mov	sp, r7
    665a:	b002      	add	sp, #8
    665c:	bd80      	pop	{r7, pc}
    665e:	46c0      	nop			; (mov r8, r8)
    6660:	20000178 	.word	0x20000178
    6664:	000015cd 	.word	0x000015cd

00006668 <bt_poll_check>:

//=============================================================================
//! \brief Check the BT coonection using a logic related to messages of polling
//=============================================================================
void bt_poll_check()
{
    6668:	b580      	push	{r7, lr}
    666a:	af00      	add	r7, sp, #0
    //poll_requested turns false into OCTO_USART.c file
    //If it stills true, the board didn't received the response
    if (poll_requested) 
    666c:	4b0b      	ldr	r3, [pc, #44]	; (669c <bt_poll_check+0x34>)
    666e:	781b      	ldrb	r3, [r3, #0]
    6670:	2b00      	cmp	r3, #0
    6672:	d00c      	beq.n	668e <bt_poll_check+0x26>
    {
        bt_connected = false;
    6674:	4b0a      	ldr	r3, [pc, #40]	; (66a0 <bt_poll_check+0x38>)
    6676:	2200      	movs	r2, #0
    6678:	701a      	strb	r2, [r3, #0]
        poll_requested = false;
    667a:	4b08      	ldr	r3, [pc, #32]	; (669c <bt_poll_check+0x34>)
    667c:	2200      	movs	r2, #0
    667e:	701a      	strb	r2, [r3, #0]
        port_pin_toggle_output_level(LED_RED_PIN);
    6680:	200e      	movs	r0, #14
    6682:	4b08      	ldr	r3, [pc, #32]	; (66a4 <bt_poll_check+0x3c>)
    6684:	4798      	blx	r3
        port_pin_toggle_output_level(LED_GREEN_PIN);
    6686:	200f      	movs	r0, #15
    6688:	4b06      	ldr	r3, [pc, #24]	; (66a4 <bt_poll_check+0x3c>)
    668a:	4798      	blx	r3
    }
    else 
    {
        poll_requested = true;
    }
}
    668c:	e002      	b.n	6694 <bt_poll_check+0x2c>
        poll_requested = true;
    668e:	4b03      	ldr	r3, [pc, #12]	; (669c <bt_poll_check+0x34>)
    6690:	2201      	movs	r2, #1
    6692:	701a      	strb	r2, [r3, #0]
}
    6694:	46c0      	nop			; (mov r8, r8)
    6696:	46bd      	mov	sp, r7
    6698:	bd80      	pop	{r7, pc}
    669a:	46c0      	nop			; (mov r8, r8)
    669c:	200001cc 	.word	0x200001cc
    66a0:	200001f7 	.word	0x200001f7
    66a4:	00005fb5 	.word	0x00005fb5

000066a8 <get_battery_percent>:

//=============================================================================
//! \brief Get the Battery info
//=============================================================================
uint32_t get_battery_percent()
{   
    66a8:	b580      	push	{r7, lr}
    66aa:	b084      	sub	sp, #16
    66ac:	af00      	add	r7, sp, #0
    uint32_t adc_reading = 0, reading = 0;
    66ae:	2300      	movs	r3, #0
    66b0:	60bb      	str	r3, [r7, #8]
    66b2:	2300      	movs	r3, #0
    66b4:	607b      	str	r3, [r7, #4]
    uint32_t batt_value = 0;
    66b6:	2300      	movs	r3, #0
    66b8:	60fb      	str	r3, [r7, #12]
    
    configure_adc_VMPPT();
    66ba:	4b28      	ldr	r3, [pc, #160]	; (675c <get_battery_percent+0xb4>)
    66bc:	4798      	blx	r3
    
    get_value_VMPPT(&adc_reading, &reading);
    66be:	1d3a      	adds	r2, r7, #4
    66c0:	2308      	movs	r3, #8
    66c2:	18fb      	adds	r3, r7, r3
    66c4:	0011      	movs	r1, r2
    66c6:	0018      	movs	r0, r3
    66c8:	4b25      	ldr	r3, [pc, #148]	; (6760 <get_battery_percent+0xb8>)
    66ca:	4798      	blx	r3
    
    if (reading > BATT_MAX)
    66cc:	687b      	ldr	r3, [r7, #4]
    66ce:	4a25      	ldr	r2, [pc, #148]	; (6764 <get_battery_percent+0xbc>)
    66d0:	4293      	cmp	r3, r2
    66d2:	d918      	bls.n	6706 <get_battery_percent+0x5e>
    {
        if (!batt_reached_max)
    66d4:	4b24      	ldr	r3, [pc, #144]	; (6768 <get_battery_percent+0xc0>)
    66d6:	781b      	ldrb	r3, [r3, #0]
    66d8:	2201      	movs	r2, #1
    66da:	4053      	eors	r3, r2
    66dc:	b2db      	uxtb	r3, r3
    66de:	2b00      	cmp	r3, #0
    66e0:	d00e      	beq.n	6700 <get_battery_percent+0x58>
        {
            batt_reached_max = true;
    66e2:	4b21      	ldr	r3, [pc, #132]	; (6768 <get_battery_percent+0xc0>)
    66e4:	2201      	movs	r2, #1
    66e6:	701a      	strb	r2, [r3, #0]
            
            // Sign to Gas Gauge that the Charge is Complete
            pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    66e8:	4b20      	ldr	r3, [pc, #128]	; (676c <get_battery_percent+0xc4>)
    66ea:	2201      	movs	r2, #1
    66ec:	701a      	strb	r2, [r3, #0]
            port_pin_set_config(GAUGE_CC_ENABLE_PIN, &pin_conf);
    66ee:	4b1f      	ldr	r3, [pc, #124]	; (676c <get_battery_percent+0xc4>)
    66f0:	0019      	movs	r1, r3
    66f2:	200a      	movs	r0, #10
    66f4:	4b1e      	ldr	r3, [pc, #120]	; (6770 <get_battery_percent+0xc8>)
    66f6:	4798      	blx	r3
            port_pin_set_output_level(GAUGE_CC_ENABLE_PIN, GAUGE_CC_ENABLE_ACTIVE);
    66f8:	2101      	movs	r1, #1
    66fa:	200a      	movs	r0, #10
    66fc:	4b1d      	ldr	r3, [pc, #116]	; (6774 <get_battery_percent+0xcc>)
    66fe:	4798      	blx	r3
        }
        
        batt_value = 100;
    6700:	2364      	movs	r3, #100	; 0x64
    6702:	60fb      	str	r3, [r7, #12]
    6704:	e024      	b.n	6750 <get_battery_percent+0xa8>
    }
    else
    {
        if (batt_reached_max)
    6706:	4b18      	ldr	r3, [pc, #96]	; (6768 <get_battery_percent+0xc0>)
    6708:	781b      	ldrb	r3, [r3, #0]
    670a:	2b00      	cmp	r3, #0
    670c:	d00e      	beq.n	672c <get_battery_percent+0x84>
        {
            batt_reached_max = false;
    670e:	4b16      	ldr	r3, [pc, #88]	; (6768 <get_battery_percent+0xc0>)
    6710:	2200      	movs	r2, #0
    6712:	701a      	strb	r2, [r3, #0]
            
            // Sign to Gas Gauge that the Charge is Complete
            pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    6714:	4b15      	ldr	r3, [pc, #84]	; (676c <get_battery_percent+0xc4>)
    6716:	2201      	movs	r2, #1
    6718:	701a      	strb	r2, [r3, #0]
            port_pin_set_config(GAUGE_CC_ENABLE_PIN, &pin_conf);
    671a:	4b14      	ldr	r3, [pc, #80]	; (676c <get_battery_percent+0xc4>)
    671c:	0019      	movs	r1, r3
    671e:	200a      	movs	r0, #10
    6720:	4b13      	ldr	r3, [pc, #76]	; (6770 <get_battery_percent+0xc8>)
    6722:	4798      	blx	r3
            port_pin_set_output_level(GAUGE_CC_ENABLE_PIN, GAUGE_CC_ENABLE_INACTIVE);
    6724:	2100      	movs	r1, #0
    6726:	200a      	movs	r0, #10
    6728:	4b12      	ldr	r3, [pc, #72]	; (6774 <get_battery_percent+0xcc>)
    672a:	4798      	blx	r3
        }
        
        if (reading < BATT_MIN)
    672c:	687b      	ldr	r3, [r7, #4]
    672e:	4a12      	ldr	r2, [pc, #72]	; (6778 <get_battery_percent+0xd0>)
    6730:	4293      	cmp	r3, r2
    6732:	d802      	bhi.n	673a <get_battery_percent+0x92>
        {
            batt_value = 0;
    6734:	2300      	movs	r3, #0
    6736:	60fb      	str	r3, [r7, #12]
    6738:	e00a      	b.n	6750 <get_battery_percent+0xa8>
        }
        else
        {
            batt_value = ((reading-BATT_MIN) * 100) / (BATT_MAX - BATT_MIN);
    673a:	687b      	ldr	r3, [r7, #4]
    673c:	2264      	movs	r2, #100	; 0x64
    673e:	4353      	muls	r3, r2
    6740:	4a0e      	ldr	r2, [pc, #56]	; (677c <get_battery_percent+0xd4>)
    6742:	1898      	adds	r0, r3, r2
    6744:	4b0e      	ldr	r3, [pc, #56]	; (6780 <get_battery_percent+0xd8>)
    6746:	2282      	movs	r2, #130	; 0x82
    6748:	00d1      	lsls	r1, r2, #3
    674a:	4798      	blx	r3
    674c:	0003      	movs	r3, r0
    674e:	60fb      	str	r3, [r7, #12]
        }
    }
    
    
    return batt_value;
    6750:	68fb      	ldr	r3, [r7, #12]
}
    6752:	0018      	movs	r0, r3
    6754:	46bd      	mov	sp, r7
    6756:	b004      	add	sp, #16
    6758:	bd80      	pop	{r7, pc}
    675a:	46c0      	nop			; (mov r8, r8)
    675c:	000013d5 	.word	0x000013d5
    6760:	00001421 	.word	0x00001421
    6764:	000010f4 	.word	0x000010f4
    6768:	20000174 	.word	0x20000174
    676c:	200001f4 	.word	0x200001f4
    6770:	00002a3d 	.word	0x00002a3d
    6774:	00005f61 	.word	0x00005f61
    6778:	00000ce3 	.word	0x00000ce3
    677c:	fffaf6f0 	.word	0xfffaf6f0
    6780:	000067ad 	.word	0x000067ad

00006784 <get_gauge_percent>:

//=============================================================================
//! \brief Get the Gas Gauge's Battery percent info
//=============================================================================
uint32_t get_gauge_percent()
{
    6784:	b580      	push	{r7, lr}
    6786:	b082      	sub	sp, #8
    6788:	af00      	add	r7, sp, #0
    uint32_t i2c_reading = 0, percent = 0;
    678a:	2300      	movs	r3, #0
    678c:	607b      	str	r3, [r7, #4]
    678e:	2300      	movs	r3, #0
    6790:	603b      	str	r3, [r7, #0]
    
    gas_gauge_read(&i2c_reading, &percent);
    6792:	003a      	movs	r2, r7
    6794:	1d3b      	adds	r3, r7, #4
    6796:	0011      	movs	r1, r2
    6798:	0018      	movs	r0, r3
    679a:	4b03      	ldr	r3, [pc, #12]	; (67a8 <get_gauge_percent+0x24>)
    679c:	4798      	blx	r3
    
    return percent;
    679e:	683b      	ldr	r3, [r7, #0]
    67a0:	0018      	movs	r0, r3
    67a2:	46bd      	mov	sp, r7
    67a4:	b002      	add	sp, #8
    67a6:	bd80      	pop	{r7, pc}
    67a8:	00001949 	.word	0x00001949

000067ac <__udivsi3>:
    67ac:	2200      	movs	r2, #0
    67ae:	0843      	lsrs	r3, r0, #1
    67b0:	428b      	cmp	r3, r1
    67b2:	d374      	bcc.n	689e <__udivsi3+0xf2>
    67b4:	0903      	lsrs	r3, r0, #4
    67b6:	428b      	cmp	r3, r1
    67b8:	d35f      	bcc.n	687a <__udivsi3+0xce>
    67ba:	0a03      	lsrs	r3, r0, #8
    67bc:	428b      	cmp	r3, r1
    67be:	d344      	bcc.n	684a <__udivsi3+0x9e>
    67c0:	0b03      	lsrs	r3, r0, #12
    67c2:	428b      	cmp	r3, r1
    67c4:	d328      	bcc.n	6818 <__udivsi3+0x6c>
    67c6:	0c03      	lsrs	r3, r0, #16
    67c8:	428b      	cmp	r3, r1
    67ca:	d30d      	bcc.n	67e8 <__udivsi3+0x3c>
    67cc:	22ff      	movs	r2, #255	; 0xff
    67ce:	0209      	lsls	r1, r1, #8
    67d0:	ba12      	rev	r2, r2
    67d2:	0c03      	lsrs	r3, r0, #16
    67d4:	428b      	cmp	r3, r1
    67d6:	d302      	bcc.n	67de <__udivsi3+0x32>
    67d8:	1212      	asrs	r2, r2, #8
    67da:	0209      	lsls	r1, r1, #8
    67dc:	d065      	beq.n	68aa <__udivsi3+0xfe>
    67de:	0b03      	lsrs	r3, r0, #12
    67e0:	428b      	cmp	r3, r1
    67e2:	d319      	bcc.n	6818 <__udivsi3+0x6c>
    67e4:	e000      	b.n	67e8 <__udivsi3+0x3c>
    67e6:	0a09      	lsrs	r1, r1, #8
    67e8:	0bc3      	lsrs	r3, r0, #15
    67ea:	428b      	cmp	r3, r1
    67ec:	d301      	bcc.n	67f2 <__udivsi3+0x46>
    67ee:	03cb      	lsls	r3, r1, #15
    67f0:	1ac0      	subs	r0, r0, r3
    67f2:	4152      	adcs	r2, r2
    67f4:	0b83      	lsrs	r3, r0, #14
    67f6:	428b      	cmp	r3, r1
    67f8:	d301      	bcc.n	67fe <__udivsi3+0x52>
    67fa:	038b      	lsls	r3, r1, #14
    67fc:	1ac0      	subs	r0, r0, r3
    67fe:	4152      	adcs	r2, r2
    6800:	0b43      	lsrs	r3, r0, #13
    6802:	428b      	cmp	r3, r1
    6804:	d301      	bcc.n	680a <__udivsi3+0x5e>
    6806:	034b      	lsls	r3, r1, #13
    6808:	1ac0      	subs	r0, r0, r3
    680a:	4152      	adcs	r2, r2
    680c:	0b03      	lsrs	r3, r0, #12
    680e:	428b      	cmp	r3, r1
    6810:	d301      	bcc.n	6816 <__udivsi3+0x6a>
    6812:	030b      	lsls	r3, r1, #12
    6814:	1ac0      	subs	r0, r0, r3
    6816:	4152      	adcs	r2, r2
    6818:	0ac3      	lsrs	r3, r0, #11
    681a:	428b      	cmp	r3, r1
    681c:	d301      	bcc.n	6822 <__udivsi3+0x76>
    681e:	02cb      	lsls	r3, r1, #11
    6820:	1ac0      	subs	r0, r0, r3
    6822:	4152      	adcs	r2, r2
    6824:	0a83      	lsrs	r3, r0, #10
    6826:	428b      	cmp	r3, r1
    6828:	d301      	bcc.n	682e <__udivsi3+0x82>
    682a:	028b      	lsls	r3, r1, #10
    682c:	1ac0      	subs	r0, r0, r3
    682e:	4152      	adcs	r2, r2
    6830:	0a43      	lsrs	r3, r0, #9
    6832:	428b      	cmp	r3, r1
    6834:	d301      	bcc.n	683a <__udivsi3+0x8e>
    6836:	024b      	lsls	r3, r1, #9
    6838:	1ac0      	subs	r0, r0, r3
    683a:	4152      	adcs	r2, r2
    683c:	0a03      	lsrs	r3, r0, #8
    683e:	428b      	cmp	r3, r1
    6840:	d301      	bcc.n	6846 <__udivsi3+0x9a>
    6842:	020b      	lsls	r3, r1, #8
    6844:	1ac0      	subs	r0, r0, r3
    6846:	4152      	adcs	r2, r2
    6848:	d2cd      	bcs.n	67e6 <__udivsi3+0x3a>
    684a:	09c3      	lsrs	r3, r0, #7
    684c:	428b      	cmp	r3, r1
    684e:	d301      	bcc.n	6854 <__udivsi3+0xa8>
    6850:	01cb      	lsls	r3, r1, #7
    6852:	1ac0      	subs	r0, r0, r3
    6854:	4152      	adcs	r2, r2
    6856:	0983      	lsrs	r3, r0, #6
    6858:	428b      	cmp	r3, r1
    685a:	d301      	bcc.n	6860 <__udivsi3+0xb4>
    685c:	018b      	lsls	r3, r1, #6
    685e:	1ac0      	subs	r0, r0, r3
    6860:	4152      	adcs	r2, r2
    6862:	0943      	lsrs	r3, r0, #5
    6864:	428b      	cmp	r3, r1
    6866:	d301      	bcc.n	686c <__udivsi3+0xc0>
    6868:	014b      	lsls	r3, r1, #5
    686a:	1ac0      	subs	r0, r0, r3
    686c:	4152      	adcs	r2, r2
    686e:	0903      	lsrs	r3, r0, #4
    6870:	428b      	cmp	r3, r1
    6872:	d301      	bcc.n	6878 <__udivsi3+0xcc>
    6874:	010b      	lsls	r3, r1, #4
    6876:	1ac0      	subs	r0, r0, r3
    6878:	4152      	adcs	r2, r2
    687a:	08c3      	lsrs	r3, r0, #3
    687c:	428b      	cmp	r3, r1
    687e:	d301      	bcc.n	6884 <__udivsi3+0xd8>
    6880:	00cb      	lsls	r3, r1, #3
    6882:	1ac0      	subs	r0, r0, r3
    6884:	4152      	adcs	r2, r2
    6886:	0883      	lsrs	r3, r0, #2
    6888:	428b      	cmp	r3, r1
    688a:	d301      	bcc.n	6890 <__udivsi3+0xe4>
    688c:	008b      	lsls	r3, r1, #2
    688e:	1ac0      	subs	r0, r0, r3
    6890:	4152      	adcs	r2, r2
    6892:	0843      	lsrs	r3, r0, #1
    6894:	428b      	cmp	r3, r1
    6896:	d301      	bcc.n	689c <__udivsi3+0xf0>
    6898:	004b      	lsls	r3, r1, #1
    689a:	1ac0      	subs	r0, r0, r3
    689c:	4152      	adcs	r2, r2
    689e:	1a41      	subs	r1, r0, r1
    68a0:	d200      	bcs.n	68a4 <__udivsi3+0xf8>
    68a2:	4601      	mov	r1, r0
    68a4:	4152      	adcs	r2, r2
    68a6:	4610      	mov	r0, r2
    68a8:	4770      	bx	lr
    68aa:	e7ff      	b.n	68ac <__udivsi3+0x100>
    68ac:	b501      	push	{r0, lr}
    68ae:	2000      	movs	r0, #0
    68b0:	f000 f8f0 	bl	6a94 <__aeabi_idiv0>
    68b4:	bd02      	pop	{r1, pc}
    68b6:	46c0      	nop			; (mov r8, r8)

000068b8 <__aeabi_uidivmod>:
    68b8:	2900      	cmp	r1, #0
    68ba:	d0f7      	beq.n	68ac <__udivsi3+0x100>
    68bc:	e776      	b.n	67ac <__udivsi3>
    68be:	4770      	bx	lr

000068c0 <__divsi3>:
    68c0:	4603      	mov	r3, r0
    68c2:	430b      	orrs	r3, r1
    68c4:	d47f      	bmi.n	69c6 <__divsi3+0x106>
    68c6:	2200      	movs	r2, #0
    68c8:	0843      	lsrs	r3, r0, #1
    68ca:	428b      	cmp	r3, r1
    68cc:	d374      	bcc.n	69b8 <__divsi3+0xf8>
    68ce:	0903      	lsrs	r3, r0, #4
    68d0:	428b      	cmp	r3, r1
    68d2:	d35f      	bcc.n	6994 <__divsi3+0xd4>
    68d4:	0a03      	lsrs	r3, r0, #8
    68d6:	428b      	cmp	r3, r1
    68d8:	d344      	bcc.n	6964 <__divsi3+0xa4>
    68da:	0b03      	lsrs	r3, r0, #12
    68dc:	428b      	cmp	r3, r1
    68de:	d328      	bcc.n	6932 <__divsi3+0x72>
    68e0:	0c03      	lsrs	r3, r0, #16
    68e2:	428b      	cmp	r3, r1
    68e4:	d30d      	bcc.n	6902 <__divsi3+0x42>
    68e6:	22ff      	movs	r2, #255	; 0xff
    68e8:	0209      	lsls	r1, r1, #8
    68ea:	ba12      	rev	r2, r2
    68ec:	0c03      	lsrs	r3, r0, #16
    68ee:	428b      	cmp	r3, r1
    68f0:	d302      	bcc.n	68f8 <__divsi3+0x38>
    68f2:	1212      	asrs	r2, r2, #8
    68f4:	0209      	lsls	r1, r1, #8
    68f6:	d065      	beq.n	69c4 <__divsi3+0x104>
    68f8:	0b03      	lsrs	r3, r0, #12
    68fa:	428b      	cmp	r3, r1
    68fc:	d319      	bcc.n	6932 <__divsi3+0x72>
    68fe:	e000      	b.n	6902 <__divsi3+0x42>
    6900:	0a09      	lsrs	r1, r1, #8
    6902:	0bc3      	lsrs	r3, r0, #15
    6904:	428b      	cmp	r3, r1
    6906:	d301      	bcc.n	690c <__divsi3+0x4c>
    6908:	03cb      	lsls	r3, r1, #15
    690a:	1ac0      	subs	r0, r0, r3
    690c:	4152      	adcs	r2, r2
    690e:	0b83      	lsrs	r3, r0, #14
    6910:	428b      	cmp	r3, r1
    6912:	d301      	bcc.n	6918 <__divsi3+0x58>
    6914:	038b      	lsls	r3, r1, #14
    6916:	1ac0      	subs	r0, r0, r3
    6918:	4152      	adcs	r2, r2
    691a:	0b43      	lsrs	r3, r0, #13
    691c:	428b      	cmp	r3, r1
    691e:	d301      	bcc.n	6924 <__divsi3+0x64>
    6920:	034b      	lsls	r3, r1, #13
    6922:	1ac0      	subs	r0, r0, r3
    6924:	4152      	adcs	r2, r2
    6926:	0b03      	lsrs	r3, r0, #12
    6928:	428b      	cmp	r3, r1
    692a:	d301      	bcc.n	6930 <__divsi3+0x70>
    692c:	030b      	lsls	r3, r1, #12
    692e:	1ac0      	subs	r0, r0, r3
    6930:	4152      	adcs	r2, r2
    6932:	0ac3      	lsrs	r3, r0, #11
    6934:	428b      	cmp	r3, r1
    6936:	d301      	bcc.n	693c <__divsi3+0x7c>
    6938:	02cb      	lsls	r3, r1, #11
    693a:	1ac0      	subs	r0, r0, r3
    693c:	4152      	adcs	r2, r2
    693e:	0a83      	lsrs	r3, r0, #10
    6940:	428b      	cmp	r3, r1
    6942:	d301      	bcc.n	6948 <__divsi3+0x88>
    6944:	028b      	lsls	r3, r1, #10
    6946:	1ac0      	subs	r0, r0, r3
    6948:	4152      	adcs	r2, r2
    694a:	0a43      	lsrs	r3, r0, #9
    694c:	428b      	cmp	r3, r1
    694e:	d301      	bcc.n	6954 <__divsi3+0x94>
    6950:	024b      	lsls	r3, r1, #9
    6952:	1ac0      	subs	r0, r0, r3
    6954:	4152      	adcs	r2, r2
    6956:	0a03      	lsrs	r3, r0, #8
    6958:	428b      	cmp	r3, r1
    695a:	d301      	bcc.n	6960 <__divsi3+0xa0>
    695c:	020b      	lsls	r3, r1, #8
    695e:	1ac0      	subs	r0, r0, r3
    6960:	4152      	adcs	r2, r2
    6962:	d2cd      	bcs.n	6900 <__divsi3+0x40>
    6964:	09c3      	lsrs	r3, r0, #7
    6966:	428b      	cmp	r3, r1
    6968:	d301      	bcc.n	696e <__divsi3+0xae>
    696a:	01cb      	lsls	r3, r1, #7
    696c:	1ac0      	subs	r0, r0, r3
    696e:	4152      	adcs	r2, r2
    6970:	0983      	lsrs	r3, r0, #6
    6972:	428b      	cmp	r3, r1
    6974:	d301      	bcc.n	697a <__divsi3+0xba>
    6976:	018b      	lsls	r3, r1, #6
    6978:	1ac0      	subs	r0, r0, r3
    697a:	4152      	adcs	r2, r2
    697c:	0943      	lsrs	r3, r0, #5
    697e:	428b      	cmp	r3, r1
    6980:	d301      	bcc.n	6986 <__divsi3+0xc6>
    6982:	014b      	lsls	r3, r1, #5
    6984:	1ac0      	subs	r0, r0, r3
    6986:	4152      	adcs	r2, r2
    6988:	0903      	lsrs	r3, r0, #4
    698a:	428b      	cmp	r3, r1
    698c:	d301      	bcc.n	6992 <__divsi3+0xd2>
    698e:	010b      	lsls	r3, r1, #4
    6990:	1ac0      	subs	r0, r0, r3
    6992:	4152      	adcs	r2, r2
    6994:	08c3      	lsrs	r3, r0, #3
    6996:	428b      	cmp	r3, r1
    6998:	d301      	bcc.n	699e <__divsi3+0xde>
    699a:	00cb      	lsls	r3, r1, #3
    699c:	1ac0      	subs	r0, r0, r3
    699e:	4152      	adcs	r2, r2
    69a0:	0883      	lsrs	r3, r0, #2
    69a2:	428b      	cmp	r3, r1
    69a4:	d301      	bcc.n	69aa <__divsi3+0xea>
    69a6:	008b      	lsls	r3, r1, #2
    69a8:	1ac0      	subs	r0, r0, r3
    69aa:	4152      	adcs	r2, r2
    69ac:	0843      	lsrs	r3, r0, #1
    69ae:	428b      	cmp	r3, r1
    69b0:	d301      	bcc.n	69b6 <__divsi3+0xf6>
    69b2:	004b      	lsls	r3, r1, #1
    69b4:	1ac0      	subs	r0, r0, r3
    69b6:	4152      	adcs	r2, r2
    69b8:	1a41      	subs	r1, r0, r1
    69ba:	d200      	bcs.n	69be <__divsi3+0xfe>
    69bc:	4601      	mov	r1, r0
    69be:	4152      	adcs	r2, r2
    69c0:	4610      	mov	r0, r2
    69c2:	4770      	bx	lr
    69c4:	e05d      	b.n	6a82 <__divsi3+0x1c2>
    69c6:	0fca      	lsrs	r2, r1, #31
    69c8:	d000      	beq.n	69cc <__divsi3+0x10c>
    69ca:	4249      	negs	r1, r1
    69cc:	1003      	asrs	r3, r0, #32
    69ce:	d300      	bcc.n	69d2 <__divsi3+0x112>
    69d0:	4240      	negs	r0, r0
    69d2:	4053      	eors	r3, r2
    69d4:	2200      	movs	r2, #0
    69d6:	469c      	mov	ip, r3
    69d8:	0903      	lsrs	r3, r0, #4
    69da:	428b      	cmp	r3, r1
    69dc:	d32d      	bcc.n	6a3a <__divsi3+0x17a>
    69de:	0a03      	lsrs	r3, r0, #8
    69e0:	428b      	cmp	r3, r1
    69e2:	d312      	bcc.n	6a0a <__divsi3+0x14a>
    69e4:	22fc      	movs	r2, #252	; 0xfc
    69e6:	0189      	lsls	r1, r1, #6
    69e8:	ba12      	rev	r2, r2
    69ea:	0a03      	lsrs	r3, r0, #8
    69ec:	428b      	cmp	r3, r1
    69ee:	d30c      	bcc.n	6a0a <__divsi3+0x14a>
    69f0:	0189      	lsls	r1, r1, #6
    69f2:	1192      	asrs	r2, r2, #6
    69f4:	428b      	cmp	r3, r1
    69f6:	d308      	bcc.n	6a0a <__divsi3+0x14a>
    69f8:	0189      	lsls	r1, r1, #6
    69fa:	1192      	asrs	r2, r2, #6
    69fc:	428b      	cmp	r3, r1
    69fe:	d304      	bcc.n	6a0a <__divsi3+0x14a>
    6a00:	0189      	lsls	r1, r1, #6
    6a02:	d03a      	beq.n	6a7a <__divsi3+0x1ba>
    6a04:	1192      	asrs	r2, r2, #6
    6a06:	e000      	b.n	6a0a <__divsi3+0x14a>
    6a08:	0989      	lsrs	r1, r1, #6
    6a0a:	09c3      	lsrs	r3, r0, #7
    6a0c:	428b      	cmp	r3, r1
    6a0e:	d301      	bcc.n	6a14 <__divsi3+0x154>
    6a10:	01cb      	lsls	r3, r1, #7
    6a12:	1ac0      	subs	r0, r0, r3
    6a14:	4152      	adcs	r2, r2
    6a16:	0983      	lsrs	r3, r0, #6
    6a18:	428b      	cmp	r3, r1
    6a1a:	d301      	bcc.n	6a20 <__divsi3+0x160>
    6a1c:	018b      	lsls	r3, r1, #6
    6a1e:	1ac0      	subs	r0, r0, r3
    6a20:	4152      	adcs	r2, r2
    6a22:	0943      	lsrs	r3, r0, #5
    6a24:	428b      	cmp	r3, r1
    6a26:	d301      	bcc.n	6a2c <__divsi3+0x16c>
    6a28:	014b      	lsls	r3, r1, #5
    6a2a:	1ac0      	subs	r0, r0, r3
    6a2c:	4152      	adcs	r2, r2
    6a2e:	0903      	lsrs	r3, r0, #4
    6a30:	428b      	cmp	r3, r1
    6a32:	d301      	bcc.n	6a38 <__divsi3+0x178>
    6a34:	010b      	lsls	r3, r1, #4
    6a36:	1ac0      	subs	r0, r0, r3
    6a38:	4152      	adcs	r2, r2
    6a3a:	08c3      	lsrs	r3, r0, #3
    6a3c:	428b      	cmp	r3, r1
    6a3e:	d301      	bcc.n	6a44 <__divsi3+0x184>
    6a40:	00cb      	lsls	r3, r1, #3
    6a42:	1ac0      	subs	r0, r0, r3
    6a44:	4152      	adcs	r2, r2
    6a46:	0883      	lsrs	r3, r0, #2
    6a48:	428b      	cmp	r3, r1
    6a4a:	d301      	bcc.n	6a50 <__divsi3+0x190>
    6a4c:	008b      	lsls	r3, r1, #2
    6a4e:	1ac0      	subs	r0, r0, r3
    6a50:	4152      	adcs	r2, r2
    6a52:	d2d9      	bcs.n	6a08 <__divsi3+0x148>
    6a54:	0843      	lsrs	r3, r0, #1
    6a56:	428b      	cmp	r3, r1
    6a58:	d301      	bcc.n	6a5e <__divsi3+0x19e>
    6a5a:	004b      	lsls	r3, r1, #1
    6a5c:	1ac0      	subs	r0, r0, r3
    6a5e:	4152      	adcs	r2, r2
    6a60:	1a41      	subs	r1, r0, r1
    6a62:	d200      	bcs.n	6a66 <__divsi3+0x1a6>
    6a64:	4601      	mov	r1, r0
    6a66:	4663      	mov	r3, ip
    6a68:	4152      	adcs	r2, r2
    6a6a:	105b      	asrs	r3, r3, #1
    6a6c:	4610      	mov	r0, r2
    6a6e:	d301      	bcc.n	6a74 <__divsi3+0x1b4>
    6a70:	4240      	negs	r0, r0
    6a72:	2b00      	cmp	r3, #0
    6a74:	d500      	bpl.n	6a78 <__divsi3+0x1b8>
    6a76:	4249      	negs	r1, r1
    6a78:	4770      	bx	lr
    6a7a:	4663      	mov	r3, ip
    6a7c:	105b      	asrs	r3, r3, #1
    6a7e:	d300      	bcc.n	6a82 <__divsi3+0x1c2>
    6a80:	4240      	negs	r0, r0
    6a82:	b501      	push	{r0, lr}
    6a84:	2000      	movs	r0, #0
    6a86:	f000 f805 	bl	6a94 <__aeabi_idiv0>
    6a8a:	bd02      	pop	{r1, pc}

00006a8c <__aeabi_idivmod>:
    6a8c:	2900      	cmp	r1, #0
    6a8e:	d0f8      	beq.n	6a82 <__divsi3+0x1c2>
    6a90:	e716      	b.n	68c0 <__divsi3>
    6a92:	4770      	bx	lr

00006a94 <__aeabi_idiv0>:
    6a94:	4770      	bx	lr
    6a96:	46c0      	nop			; (mov r8, r8)

00006a98 <__aeabi_lmul>:
    6a98:	b5f0      	push	{r4, r5, r6, r7, lr}
    6a9a:	46ce      	mov	lr, r9
    6a9c:	4647      	mov	r7, r8
    6a9e:	0415      	lsls	r5, r2, #16
    6aa0:	0c2d      	lsrs	r5, r5, #16
    6aa2:	002e      	movs	r6, r5
    6aa4:	b580      	push	{r7, lr}
    6aa6:	0407      	lsls	r7, r0, #16
    6aa8:	0c14      	lsrs	r4, r2, #16
    6aaa:	0c3f      	lsrs	r7, r7, #16
    6aac:	4699      	mov	r9, r3
    6aae:	0c03      	lsrs	r3, r0, #16
    6ab0:	437e      	muls	r6, r7
    6ab2:	435d      	muls	r5, r3
    6ab4:	4367      	muls	r7, r4
    6ab6:	4363      	muls	r3, r4
    6ab8:	197f      	adds	r7, r7, r5
    6aba:	0c34      	lsrs	r4, r6, #16
    6abc:	19e4      	adds	r4, r4, r7
    6abe:	469c      	mov	ip, r3
    6ac0:	42a5      	cmp	r5, r4
    6ac2:	d903      	bls.n	6acc <__aeabi_lmul+0x34>
    6ac4:	2380      	movs	r3, #128	; 0x80
    6ac6:	025b      	lsls	r3, r3, #9
    6ac8:	4698      	mov	r8, r3
    6aca:	44c4      	add	ip, r8
    6acc:	464b      	mov	r3, r9
    6ace:	4351      	muls	r1, r2
    6ad0:	4343      	muls	r3, r0
    6ad2:	0436      	lsls	r6, r6, #16
    6ad4:	0c36      	lsrs	r6, r6, #16
    6ad6:	0c25      	lsrs	r5, r4, #16
    6ad8:	0424      	lsls	r4, r4, #16
    6ada:	4465      	add	r5, ip
    6adc:	19a4      	adds	r4, r4, r6
    6ade:	1859      	adds	r1, r3, r1
    6ae0:	1949      	adds	r1, r1, r5
    6ae2:	0020      	movs	r0, r4
    6ae4:	bc0c      	pop	{r2, r3}
    6ae6:	4690      	mov	r8, r2
    6ae8:	4699      	mov	r9, r3
    6aea:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006aec <__aeabi_dadd>:
    6aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6aee:	4645      	mov	r5, r8
    6af0:	46de      	mov	lr, fp
    6af2:	4657      	mov	r7, sl
    6af4:	464e      	mov	r6, r9
    6af6:	030c      	lsls	r4, r1, #12
    6af8:	b5e0      	push	{r5, r6, r7, lr}
    6afa:	004e      	lsls	r6, r1, #1
    6afc:	0fc9      	lsrs	r1, r1, #31
    6afe:	4688      	mov	r8, r1
    6b00:	000d      	movs	r5, r1
    6b02:	0a61      	lsrs	r1, r4, #9
    6b04:	0f44      	lsrs	r4, r0, #29
    6b06:	430c      	orrs	r4, r1
    6b08:	00c7      	lsls	r7, r0, #3
    6b0a:	0319      	lsls	r1, r3, #12
    6b0c:	0058      	lsls	r0, r3, #1
    6b0e:	0fdb      	lsrs	r3, r3, #31
    6b10:	469b      	mov	fp, r3
    6b12:	0a4b      	lsrs	r3, r1, #9
    6b14:	0f51      	lsrs	r1, r2, #29
    6b16:	430b      	orrs	r3, r1
    6b18:	0d76      	lsrs	r6, r6, #21
    6b1a:	0d40      	lsrs	r0, r0, #21
    6b1c:	0019      	movs	r1, r3
    6b1e:	00d2      	lsls	r2, r2, #3
    6b20:	45d8      	cmp	r8, fp
    6b22:	d100      	bne.n	6b26 <__aeabi_dadd+0x3a>
    6b24:	e0ae      	b.n	6c84 <__aeabi_dadd+0x198>
    6b26:	1a35      	subs	r5, r6, r0
    6b28:	2d00      	cmp	r5, #0
    6b2a:	dc00      	bgt.n	6b2e <__aeabi_dadd+0x42>
    6b2c:	e0f6      	b.n	6d1c <__aeabi_dadd+0x230>
    6b2e:	2800      	cmp	r0, #0
    6b30:	d10f      	bne.n	6b52 <__aeabi_dadd+0x66>
    6b32:	4313      	orrs	r3, r2
    6b34:	d100      	bne.n	6b38 <__aeabi_dadd+0x4c>
    6b36:	e0db      	b.n	6cf0 <__aeabi_dadd+0x204>
    6b38:	1e6b      	subs	r3, r5, #1
    6b3a:	2b00      	cmp	r3, #0
    6b3c:	d000      	beq.n	6b40 <__aeabi_dadd+0x54>
    6b3e:	e137      	b.n	6db0 <__aeabi_dadd+0x2c4>
    6b40:	1aba      	subs	r2, r7, r2
    6b42:	4297      	cmp	r7, r2
    6b44:	41bf      	sbcs	r7, r7
    6b46:	1a64      	subs	r4, r4, r1
    6b48:	427f      	negs	r7, r7
    6b4a:	1be4      	subs	r4, r4, r7
    6b4c:	2601      	movs	r6, #1
    6b4e:	0017      	movs	r7, r2
    6b50:	e024      	b.n	6b9c <__aeabi_dadd+0xb0>
    6b52:	4bc6      	ldr	r3, [pc, #792]	; (6e6c <__aeabi_dadd+0x380>)
    6b54:	429e      	cmp	r6, r3
    6b56:	d04d      	beq.n	6bf4 <__aeabi_dadd+0x108>
    6b58:	2380      	movs	r3, #128	; 0x80
    6b5a:	041b      	lsls	r3, r3, #16
    6b5c:	4319      	orrs	r1, r3
    6b5e:	2d38      	cmp	r5, #56	; 0x38
    6b60:	dd00      	ble.n	6b64 <__aeabi_dadd+0x78>
    6b62:	e107      	b.n	6d74 <__aeabi_dadd+0x288>
    6b64:	2d1f      	cmp	r5, #31
    6b66:	dd00      	ble.n	6b6a <__aeabi_dadd+0x7e>
    6b68:	e138      	b.n	6ddc <__aeabi_dadd+0x2f0>
    6b6a:	2020      	movs	r0, #32
    6b6c:	1b43      	subs	r3, r0, r5
    6b6e:	469a      	mov	sl, r3
    6b70:	000b      	movs	r3, r1
    6b72:	4650      	mov	r0, sl
    6b74:	4083      	lsls	r3, r0
    6b76:	4699      	mov	r9, r3
    6b78:	0013      	movs	r3, r2
    6b7a:	4648      	mov	r0, r9
    6b7c:	40eb      	lsrs	r3, r5
    6b7e:	4318      	orrs	r0, r3
    6b80:	0003      	movs	r3, r0
    6b82:	4650      	mov	r0, sl
    6b84:	4082      	lsls	r2, r0
    6b86:	1e50      	subs	r0, r2, #1
    6b88:	4182      	sbcs	r2, r0
    6b8a:	40e9      	lsrs	r1, r5
    6b8c:	431a      	orrs	r2, r3
    6b8e:	1aba      	subs	r2, r7, r2
    6b90:	1a61      	subs	r1, r4, r1
    6b92:	4297      	cmp	r7, r2
    6b94:	41a4      	sbcs	r4, r4
    6b96:	0017      	movs	r7, r2
    6b98:	4264      	negs	r4, r4
    6b9a:	1b0c      	subs	r4, r1, r4
    6b9c:	0223      	lsls	r3, r4, #8
    6b9e:	d562      	bpl.n	6c66 <__aeabi_dadd+0x17a>
    6ba0:	0264      	lsls	r4, r4, #9
    6ba2:	0a65      	lsrs	r5, r4, #9
    6ba4:	2d00      	cmp	r5, #0
    6ba6:	d100      	bne.n	6baa <__aeabi_dadd+0xbe>
    6ba8:	e0df      	b.n	6d6a <__aeabi_dadd+0x27e>
    6baa:	0028      	movs	r0, r5
    6bac:	f001 fbe4 	bl	8378 <__clzsi2>
    6bb0:	0003      	movs	r3, r0
    6bb2:	3b08      	subs	r3, #8
    6bb4:	2b1f      	cmp	r3, #31
    6bb6:	dd00      	ble.n	6bba <__aeabi_dadd+0xce>
    6bb8:	e0d2      	b.n	6d60 <__aeabi_dadd+0x274>
    6bba:	2220      	movs	r2, #32
    6bbc:	003c      	movs	r4, r7
    6bbe:	1ad2      	subs	r2, r2, r3
    6bc0:	409d      	lsls	r5, r3
    6bc2:	40d4      	lsrs	r4, r2
    6bc4:	409f      	lsls	r7, r3
    6bc6:	4325      	orrs	r5, r4
    6bc8:	429e      	cmp	r6, r3
    6bca:	dd00      	ble.n	6bce <__aeabi_dadd+0xe2>
    6bcc:	e0c4      	b.n	6d58 <__aeabi_dadd+0x26c>
    6bce:	1b9e      	subs	r6, r3, r6
    6bd0:	1c73      	adds	r3, r6, #1
    6bd2:	2b1f      	cmp	r3, #31
    6bd4:	dd00      	ble.n	6bd8 <__aeabi_dadd+0xec>
    6bd6:	e0f1      	b.n	6dbc <__aeabi_dadd+0x2d0>
    6bd8:	2220      	movs	r2, #32
    6bda:	0038      	movs	r0, r7
    6bdc:	0029      	movs	r1, r5
    6bde:	1ad2      	subs	r2, r2, r3
    6be0:	40d8      	lsrs	r0, r3
    6be2:	4091      	lsls	r1, r2
    6be4:	4097      	lsls	r7, r2
    6be6:	002c      	movs	r4, r5
    6be8:	4301      	orrs	r1, r0
    6bea:	1e78      	subs	r0, r7, #1
    6bec:	4187      	sbcs	r7, r0
    6bee:	40dc      	lsrs	r4, r3
    6bf0:	2600      	movs	r6, #0
    6bf2:	430f      	orrs	r7, r1
    6bf4:	077b      	lsls	r3, r7, #29
    6bf6:	d009      	beq.n	6c0c <__aeabi_dadd+0x120>
    6bf8:	230f      	movs	r3, #15
    6bfa:	403b      	ands	r3, r7
    6bfc:	2b04      	cmp	r3, #4
    6bfe:	d005      	beq.n	6c0c <__aeabi_dadd+0x120>
    6c00:	1d3b      	adds	r3, r7, #4
    6c02:	42bb      	cmp	r3, r7
    6c04:	41bf      	sbcs	r7, r7
    6c06:	427f      	negs	r7, r7
    6c08:	19e4      	adds	r4, r4, r7
    6c0a:	001f      	movs	r7, r3
    6c0c:	0223      	lsls	r3, r4, #8
    6c0e:	d52c      	bpl.n	6c6a <__aeabi_dadd+0x17e>
    6c10:	4b96      	ldr	r3, [pc, #600]	; (6e6c <__aeabi_dadd+0x380>)
    6c12:	3601      	adds	r6, #1
    6c14:	429e      	cmp	r6, r3
    6c16:	d100      	bne.n	6c1a <__aeabi_dadd+0x12e>
    6c18:	e09a      	b.n	6d50 <__aeabi_dadd+0x264>
    6c1a:	4645      	mov	r5, r8
    6c1c:	4b94      	ldr	r3, [pc, #592]	; (6e70 <__aeabi_dadd+0x384>)
    6c1e:	08ff      	lsrs	r7, r7, #3
    6c20:	401c      	ands	r4, r3
    6c22:	0760      	lsls	r0, r4, #29
    6c24:	0576      	lsls	r6, r6, #21
    6c26:	0264      	lsls	r4, r4, #9
    6c28:	4307      	orrs	r7, r0
    6c2a:	0b24      	lsrs	r4, r4, #12
    6c2c:	0d76      	lsrs	r6, r6, #21
    6c2e:	2100      	movs	r1, #0
    6c30:	0324      	lsls	r4, r4, #12
    6c32:	0b23      	lsrs	r3, r4, #12
    6c34:	0d0c      	lsrs	r4, r1, #20
    6c36:	4a8f      	ldr	r2, [pc, #572]	; (6e74 <__aeabi_dadd+0x388>)
    6c38:	0524      	lsls	r4, r4, #20
    6c3a:	431c      	orrs	r4, r3
    6c3c:	4014      	ands	r4, r2
    6c3e:	0533      	lsls	r3, r6, #20
    6c40:	4323      	orrs	r3, r4
    6c42:	005b      	lsls	r3, r3, #1
    6c44:	07ed      	lsls	r5, r5, #31
    6c46:	085b      	lsrs	r3, r3, #1
    6c48:	432b      	orrs	r3, r5
    6c4a:	0038      	movs	r0, r7
    6c4c:	0019      	movs	r1, r3
    6c4e:	bc3c      	pop	{r2, r3, r4, r5}
    6c50:	4690      	mov	r8, r2
    6c52:	4699      	mov	r9, r3
    6c54:	46a2      	mov	sl, r4
    6c56:	46ab      	mov	fp, r5
    6c58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6c5a:	4664      	mov	r4, ip
    6c5c:	4304      	orrs	r4, r0
    6c5e:	d100      	bne.n	6c62 <__aeabi_dadd+0x176>
    6c60:	e211      	b.n	7086 <__aeabi_dadd+0x59a>
    6c62:	0004      	movs	r4, r0
    6c64:	4667      	mov	r7, ip
    6c66:	077b      	lsls	r3, r7, #29
    6c68:	d1c6      	bne.n	6bf8 <__aeabi_dadd+0x10c>
    6c6a:	4645      	mov	r5, r8
    6c6c:	0760      	lsls	r0, r4, #29
    6c6e:	08ff      	lsrs	r7, r7, #3
    6c70:	4307      	orrs	r7, r0
    6c72:	08e4      	lsrs	r4, r4, #3
    6c74:	4b7d      	ldr	r3, [pc, #500]	; (6e6c <__aeabi_dadd+0x380>)
    6c76:	429e      	cmp	r6, r3
    6c78:	d030      	beq.n	6cdc <__aeabi_dadd+0x1f0>
    6c7a:	0324      	lsls	r4, r4, #12
    6c7c:	0576      	lsls	r6, r6, #21
    6c7e:	0b24      	lsrs	r4, r4, #12
    6c80:	0d76      	lsrs	r6, r6, #21
    6c82:	e7d4      	b.n	6c2e <__aeabi_dadd+0x142>
    6c84:	1a33      	subs	r3, r6, r0
    6c86:	469a      	mov	sl, r3
    6c88:	2b00      	cmp	r3, #0
    6c8a:	dd78      	ble.n	6d7e <__aeabi_dadd+0x292>
    6c8c:	2800      	cmp	r0, #0
    6c8e:	d031      	beq.n	6cf4 <__aeabi_dadd+0x208>
    6c90:	4876      	ldr	r0, [pc, #472]	; (6e6c <__aeabi_dadd+0x380>)
    6c92:	4286      	cmp	r6, r0
    6c94:	d0ae      	beq.n	6bf4 <__aeabi_dadd+0x108>
    6c96:	2080      	movs	r0, #128	; 0x80
    6c98:	0400      	lsls	r0, r0, #16
    6c9a:	4301      	orrs	r1, r0
    6c9c:	4653      	mov	r3, sl
    6c9e:	2b38      	cmp	r3, #56	; 0x38
    6ca0:	dc00      	bgt.n	6ca4 <__aeabi_dadd+0x1b8>
    6ca2:	e0e9      	b.n	6e78 <__aeabi_dadd+0x38c>
    6ca4:	430a      	orrs	r2, r1
    6ca6:	1e51      	subs	r1, r2, #1
    6ca8:	418a      	sbcs	r2, r1
    6caa:	2100      	movs	r1, #0
    6cac:	19d2      	adds	r2, r2, r7
    6cae:	42ba      	cmp	r2, r7
    6cb0:	41bf      	sbcs	r7, r7
    6cb2:	1909      	adds	r1, r1, r4
    6cb4:	427c      	negs	r4, r7
    6cb6:	0017      	movs	r7, r2
    6cb8:	190c      	adds	r4, r1, r4
    6cba:	0223      	lsls	r3, r4, #8
    6cbc:	d5d3      	bpl.n	6c66 <__aeabi_dadd+0x17a>
    6cbe:	4b6b      	ldr	r3, [pc, #428]	; (6e6c <__aeabi_dadd+0x380>)
    6cc0:	3601      	adds	r6, #1
    6cc2:	429e      	cmp	r6, r3
    6cc4:	d100      	bne.n	6cc8 <__aeabi_dadd+0x1dc>
    6cc6:	e13a      	b.n	6f3e <__aeabi_dadd+0x452>
    6cc8:	2001      	movs	r0, #1
    6cca:	4b69      	ldr	r3, [pc, #420]	; (6e70 <__aeabi_dadd+0x384>)
    6ccc:	401c      	ands	r4, r3
    6cce:	087b      	lsrs	r3, r7, #1
    6cd0:	4007      	ands	r7, r0
    6cd2:	431f      	orrs	r7, r3
    6cd4:	07e0      	lsls	r0, r4, #31
    6cd6:	4307      	orrs	r7, r0
    6cd8:	0864      	lsrs	r4, r4, #1
    6cda:	e78b      	b.n	6bf4 <__aeabi_dadd+0x108>
    6cdc:	0023      	movs	r3, r4
    6cde:	433b      	orrs	r3, r7
    6ce0:	d100      	bne.n	6ce4 <__aeabi_dadd+0x1f8>
    6ce2:	e1cb      	b.n	707c <__aeabi_dadd+0x590>
    6ce4:	2280      	movs	r2, #128	; 0x80
    6ce6:	0312      	lsls	r2, r2, #12
    6ce8:	4314      	orrs	r4, r2
    6cea:	0324      	lsls	r4, r4, #12
    6cec:	0b24      	lsrs	r4, r4, #12
    6cee:	e79e      	b.n	6c2e <__aeabi_dadd+0x142>
    6cf0:	002e      	movs	r6, r5
    6cf2:	e77f      	b.n	6bf4 <__aeabi_dadd+0x108>
    6cf4:	0008      	movs	r0, r1
    6cf6:	4310      	orrs	r0, r2
    6cf8:	d100      	bne.n	6cfc <__aeabi_dadd+0x210>
    6cfa:	e0b4      	b.n	6e66 <__aeabi_dadd+0x37a>
    6cfc:	1e58      	subs	r0, r3, #1
    6cfe:	2800      	cmp	r0, #0
    6d00:	d000      	beq.n	6d04 <__aeabi_dadd+0x218>
    6d02:	e0de      	b.n	6ec2 <__aeabi_dadd+0x3d6>
    6d04:	18ba      	adds	r2, r7, r2
    6d06:	42ba      	cmp	r2, r7
    6d08:	419b      	sbcs	r3, r3
    6d0a:	1864      	adds	r4, r4, r1
    6d0c:	425b      	negs	r3, r3
    6d0e:	18e4      	adds	r4, r4, r3
    6d10:	0017      	movs	r7, r2
    6d12:	2601      	movs	r6, #1
    6d14:	0223      	lsls	r3, r4, #8
    6d16:	d5a6      	bpl.n	6c66 <__aeabi_dadd+0x17a>
    6d18:	2602      	movs	r6, #2
    6d1a:	e7d5      	b.n	6cc8 <__aeabi_dadd+0x1dc>
    6d1c:	2d00      	cmp	r5, #0
    6d1e:	d16e      	bne.n	6dfe <__aeabi_dadd+0x312>
    6d20:	1c70      	adds	r0, r6, #1
    6d22:	0540      	lsls	r0, r0, #21
    6d24:	0d40      	lsrs	r0, r0, #21
    6d26:	2801      	cmp	r0, #1
    6d28:	dc00      	bgt.n	6d2c <__aeabi_dadd+0x240>
    6d2a:	e0f9      	b.n	6f20 <__aeabi_dadd+0x434>
    6d2c:	1ab8      	subs	r0, r7, r2
    6d2e:	4684      	mov	ip, r0
    6d30:	4287      	cmp	r7, r0
    6d32:	4180      	sbcs	r0, r0
    6d34:	1ae5      	subs	r5, r4, r3
    6d36:	4240      	negs	r0, r0
    6d38:	1a2d      	subs	r5, r5, r0
    6d3a:	0228      	lsls	r0, r5, #8
    6d3c:	d400      	bmi.n	6d40 <__aeabi_dadd+0x254>
    6d3e:	e089      	b.n	6e54 <__aeabi_dadd+0x368>
    6d40:	1bd7      	subs	r7, r2, r7
    6d42:	42ba      	cmp	r2, r7
    6d44:	4192      	sbcs	r2, r2
    6d46:	1b1c      	subs	r4, r3, r4
    6d48:	4252      	negs	r2, r2
    6d4a:	1aa5      	subs	r5, r4, r2
    6d4c:	46d8      	mov	r8, fp
    6d4e:	e729      	b.n	6ba4 <__aeabi_dadd+0xb8>
    6d50:	4645      	mov	r5, r8
    6d52:	2400      	movs	r4, #0
    6d54:	2700      	movs	r7, #0
    6d56:	e76a      	b.n	6c2e <__aeabi_dadd+0x142>
    6d58:	4c45      	ldr	r4, [pc, #276]	; (6e70 <__aeabi_dadd+0x384>)
    6d5a:	1af6      	subs	r6, r6, r3
    6d5c:	402c      	ands	r4, r5
    6d5e:	e749      	b.n	6bf4 <__aeabi_dadd+0x108>
    6d60:	003d      	movs	r5, r7
    6d62:	3828      	subs	r0, #40	; 0x28
    6d64:	4085      	lsls	r5, r0
    6d66:	2700      	movs	r7, #0
    6d68:	e72e      	b.n	6bc8 <__aeabi_dadd+0xdc>
    6d6a:	0038      	movs	r0, r7
    6d6c:	f001 fb04 	bl	8378 <__clzsi2>
    6d70:	3020      	adds	r0, #32
    6d72:	e71d      	b.n	6bb0 <__aeabi_dadd+0xc4>
    6d74:	430a      	orrs	r2, r1
    6d76:	1e51      	subs	r1, r2, #1
    6d78:	418a      	sbcs	r2, r1
    6d7a:	2100      	movs	r1, #0
    6d7c:	e707      	b.n	6b8e <__aeabi_dadd+0xa2>
    6d7e:	2b00      	cmp	r3, #0
    6d80:	d000      	beq.n	6d84 <__aeabi_dadd+0x298>
    6d82:	e0f3      	b.n	6f6c <__aeabi_dadd+0x480>
    6d84:	1c70      	adds	r0, r6, #1
    6d86:	0543      	lsls	r3, r0, #21
    6d88:	0d5b      	lsrs	r3, r3, #21
    6d8a:	2b01      	cmp	r3, #1
    6d8c:	dc00      	bgt.n	6d90 <__aeabi_dadd+0x2a4>
    6d8e:	e0ad      	b.n	6eec <__aeabi_dadd+0x400>
    6d90:	4b36      	ldr	r3, [pc, #216]	; (6e6c <__aeabi_dadd+0x380>)
    6d92:	4298      	cmp	r0, r3
    6d94:	d100      	bne.n	6d98 <__aeabi_dadd+0x2ac>
    6d96:	e0d1      	b.n	6f3c <__aeabi_dadd+0x450>
    6d98:	18ba      	adds	r2, r7, r2
    6d9a:	42ba      	cmp	r2, r7
    6d9c:	41bf      	sbcs	r7, r7
    6d9e:	1864      	adds	r4, r4, r1
    6da0:	427f      	negs	r7, r7
    6da2:	19e4      	adds	r4, r4, r7
    6da4:	07e7      	lsls	r7, r4, #31
    6da6:	0852      	lsrs	r2, r2, #1
    6da8:	4317      	orrs	r7, r2
    6daa:	0864      	lsrs	r4, r4, #1
    6dac:	0006      	movs	r6, r0
    6dae:	e721      	b.n	6bf4 <__aeabi_dadd+0x108>
    6db0:	482e      	ldr	r0, [pc, #184]	; (6e6c <__aeabi_dadd+0x380>)
    6db2:	4285      	cmp	r5, r0
    6db4:	d100      	bne.n	6db8 <__aeabi_dadd+0x2cc>
    6db6:	e093      	b.n	6ee0 <__aeabi_dadd+0x3f4>
    6db8:	001d      	movs	r5, r3
    6dba:	e6d0      	b.n	6b5e <__aeabi_dadd+0x72>
    6dbc:	0029      	movs	r1, r5
    6dbe:	3e1f      	subs	r6, #31
    6dc0:	40f1      	lsrs	r1, r6
    6dc2:	2b20      	cmp	r3, #32
    6dc4:	d100      	bne.n	6dc8 <__aeabi_dadd+0x2dc>
    6dc6:	e08d      	b.n	6ee4 <__aeabi_dadd+0x3f8>
    6dc8:	2240      	movs	r2, #64	; 0x40
    6dca:	1ad3      	subs	r3, r2, r3
    6dcc:	409d      	lsls	r5, r3
    6dce:	432f      	orrs	r7, r5
    6dd0:	1e7d      	subs	r5, r7, #1
    6dd2:	41af      	sbcs	r7, r5
    6dd4:	2400      	movs	r4, #0
    6dd6:	430f      	orrs	r7, r1
    6dd8:	2600      	movs	r6, #0
    6dda:	e744      	b.n	6c66 <__aeabi_dadd+0x17a>
    6ddc:	002b      	movs	r3, r5
    6dde:	0008      	movs	r0, r1
    6de0:	3b20      	subs	r3, #32
    6de2:	40d8      	lsrs	r0, r3
    6de4:	0003      	movs	r3, r0
    6de6:	2d20      	cmp	r5, #32
    6de8:	d100      	bne.n	6dec <__aeabi_dadd+0x300>
    6dea:	e07d      	b.n	6ee8 <__aeabi_dadd+0x3fc>
    6dec:	2040      	movs	r0, #64	; 0x40
    6dee:	1b45      	subs	r5, r0, r5
    6df0:	40a9      	lsls	r1, r5
    6df2:	430a      	orrs	r2, r1
    6df4:	1e51      	subs	r1, r2, #1
    6df6:	418a      	sbcs	r2, r1
    6df8:	2100      	movs	r1, #0
    6dfa:	431a      	orrs	r2, r3
    6dfc:	e6c7      	b.n	6b8e <__aeabi_dadd+0xa2>
    6dfe:	2e00      	cmp	r6, #0
    6e00:	d050      	beq.n	6ea4 <__aeabi_dadd+0x3b8>
    6e02:	4e1a      	ldr	r6, [pc, #104]	; (6e6c <__aeabi_dadd+0x380>)
    6e04:	42b0      	cmp	r0, r6
    6e06:	d057      	beq.n	6eb8 <__aeabi_dadd+0x3cc>
    6e08:	2680      	movs	r6, #128	; 0x80
    6e0a:	426b      	negs	r3, r5
    6e0c:	4699      	mov	r9, r3
    6e0e:	0436      	lsls	r6, r6, #16
    6e10:	4334      	orrs	r4, r6
    6e12:	464b      	mov	r3, r9
    6e14:	2b38      	cmp	r3, #56	; 0x38
    6e16:	dd00      	ble.n	6e1a <__aeabi_dadd+0x32e>
    6e18:	e0d6      	b.n	6fc8 <__aeabi_dadd+0x4dc>
    6e1a:	2b1f      	cmp	r3, #31
    6e1c:	dd00      	ble.n	6e20 <__aeabi_dadd+0x334>
    6e1e:	e135      	b.n	708c <__aeabi_dadd+0x5a0>
    6e20:	2620      	movs	r6, #32
    6e22:	1af5      	subs	r5, r6, r3
    6e24:	0026      	movs	r6, r4
    6e26:	40ae      	lsls	r6, r5
    6e28:	46b2      	mov	sl, r6
    6e2a:	003e      	movs	r6, r7
    6e2c:	40de      	lsrs	r6, r3
    6e2e:	46ac      	mov	ip, r5
    6e30:	0035      	movs	r5, r6
    6e32:	4656      	mov	r6, sl
    6e34:	432e      	orrs	r6, r5
    6e36:	4665      	mov	r5, ip
    6e38:	40af      	lsls	r7, r5
    6e3a:	1e7d      	subs	r5, r7, #1
    6e3c:	41af      	sbcs	r7, r5
    6e3e:	40dc      	lsrs	r4, r3
    6e40:	4337      	orrs	r7, r6
    6e42:	1bd7      	subs	r7, r2, r7
    6e44:	42ba      	cmp	r2, r7
    6e46:	4192      	sbcs	r2, r2
    6e48:	1b0c      	subs	r4, r1, r4
    6e4a:	4252      	negs	r2, r2
    6e4c:	1aa4      	subs	r4, r4, r2
    6e4e:	0006      	movs	r6, r0
    6e50:	46d8      	mov	r8, fp
    6e52:	e6a3      	b.n	6b9c <__aeabi_dadd+0xb0>
    6e54:	4664      	mov	r4, ip
    6e56:	4667      	mov	r7, ip
    6e58:	432c      	orrs	r4, r5
    6e5a:	d000      	beq.n	6e5e <__aeabi_dadd+0x372>
    6e5c:	e6a2      	b.n	6ba4 <__aeabi_dadd+0xb8>
    6e5e:	2500      	movs	r5, #0
    6e60:	2600      	movs	r6, #0
    6e62:	2700      	movs	r7, #0
    6e64:	e706      	b.n	6c74 <__aeabi_dadd+0x188>
    6e66:	001e      	movs	r6, r3
    6e68:	e6c4      	b.n	6bf4 <__aeabi_dadd+0x108>
    6e6a:	46c0      	nop			; (mov r8, r8)
    6e6c:	000007ff 	.word	0x000007ff
    6e70:	ff7fffff 	.word	0xff7fffff
    6e74:	800fffff 	.word	0x800fffff
    6e78:	2b1f      	cmp	r3, #31
    6e7a:	dc63      	bgt.n	6f44 <__aeabi_dadd+0x458>
    6e7c:	2020      	movs	r0, #32
    6e7e:	1ac3      	subs	r3, r0, r3
    6e80:	0008      	movs	r0, r1
    6e82:	4098      	lsls	r0, r3
    6e84:	469c      	mov	ip, r3
    6e86:	4683      	mov	fp, r0
    6e88:	4653      	mov	r3, sl
    6e8a:	0010      	movs	r0, r2
    6e8c:	40d8      	lsrs	r0, r3
    6e8e:	0003      	movs	r3, r0
    6e90:	4658      	mov	r0, fp
    6e92:	4318      	orrs	r0, r3
    6e94:	4663      	mov	r3, ip
    6e96:	409a      	lsls	r2, r3
    6e98:	1e53      	subs	r3, r2, #1
    6e9a:	419a      	sbcs	r2, r3
    6e9c:	4653      	mov	r3, sl
    6e9e:	4302      	orrs	r2, r0
    6ea0:	40d9      	lsrs	r1, r3
    6ea2:	e703      	b.n	6cac <__aeabi_dadd+0x1c0>
    6ea4:	0026      	movs	r6, r4
    6ea6:	433e      	orrs	r6, r7
    6ea8:	d006      	beq.n	6eb8 <__aeabi_dadd+0x3cc>
    6eaa:	43eb      	mvns	r3, r5
    6eac:	4699      	mov	r9, r3
    6eae:	2b00      	cmp	r3, #0
    6eb0:	d0c7      	beq.n	6e42 <__aeabi_dadd+0x356>
    6eb2:	4e94      	ldr	r6, [pc, #592]	; (7104 <__aeabi_dadd+0x618>)
    6eb4:	42b0      	cmp	r0, r6
    6eb6:	d1ac      	bne.n	6e12 <__aeabi_dadd+0x326>
    6eb8:	000c      	movs	r4, r1
    6eba:	0017      	movs	r7, r2
    6ebc:	0006      	movs	r6, r0
    6ebe:	46d8      	mov	r8, fp
    6ec0:	e698      	b.n	6bf4 <__aeabi_dadd+0x108>
    6ec2:	4b90      	ldr	r3, [pc, #576]	; (7104 <__aeabi_dadd+0x618>)
    6ec4:	459a      	cmp	sl, r3
    6ec6:	d00b      	beq.n	6ee0 <__aeabi_dadd+0x3f4>
    6ec8:	4682      	mov	sl, r0
    6eca:	e6e7      	b.n	6c9c <__aeabi_dadd+0x1b0>
    6ecc:	2800      	cmp	r0, #0
    6ece:	d000      	beq.n	6ed2 <__aeabi_dadd+0x3e6>
    6ed0:	e09e      	b.n	7010 <__aeabi_dadd+0x524>
    6ed2:	0018      	movs	r0, r3
    6ed4:	4310      	orrs	r0, r2
    6ed6:	d100      	bne.n	6eda <__aeabi_dadd+0x3ee>
    6ed8:	e0e9      	b.n	70ae <__aeabi_dadd+0x5c2>
    6eda:	001c      	movs	r4, r3
    6edc:	0017      	movs	r7, r2
    6ede:	46d8      	mov	r8, fp
    6ee0:	4e88      	ldr	r6, [pc, #544]	; (7104 <__aeabi_dadd+0x618>)
    6ee2:	e687      	b.n	6bf4 <__aeabi_dadd+0x108>
    6ee4:	2500      	movs	r5, #0
    6ee6:	e772      	b.n	6dce <__aeabi_dadd+0x2e2>
    6ee8:	2100      	movs	r1, #0
    6eea:	e782      	b.n	6df2 <__aeabi_dadd+0x306>
    6eec:	0023      	movs	r3, r4
    6eee:	433b      	orrs	r3, r7
    6ef0:	2e00      	cmp	r6, #0
    6ef2:	d000      	beq.n	6ef6 <__aeabi_dadd+0x40a>
    6ef4:	e0ab      	b.n	704e <__aeabi_dadd+0x562>
    6ef6:	2b00      	cmp	r3, #0
    6ef8:	d100      	bne.n	6efc <__aeabi_dadd+0x410>
    6efa:	e0e7      	b.n	70cc <__aeabi_dadd+0x5e0>
    6efc:	000b      	movs	r3, r1
    6efe:	4313      	orrs	r3, r2
    6f00:	d100      	bne.n	6f04 <__aeabi_dadd+0x418>
    6f02:	e677      	b.n	6bf4 <__aeabi_dadd+0x108>
    6f04:	18ba      	adds	r2, r7, r2
    6f06:	42ba      	cmp	r2, r7
    6f08:	41bf      	sbcs	r7, r7
    6f0a:	1864      	adds	r4, r4, r1
    6f0c:	427f      	negs	r7, r7
    6f0e:	19e4      	adds	r4, r4, r7
    6f10:	0223      	lsls	r3, r4, #8
    6f12:	d400      	bmi.n	6f16 <__aeabi_dadd+0x42a>
    6f14:	e0f2      	b.n	70fc <__aeabi_dadd+0x610>
    6f16:	4b7c      	ldr	r3, [pc, #496]	; (7108 <__aeabi_dadd+0x61c>)
    6f18:	0017      	movs	r7, r2
    6f1a:	401c      	ands	r4, r3
    6f1c:	0006      	movs	r6, r0
    6f1e:	e669      	b.n	6bf4 <__aeabi_dadd+0x108>
    6f20:	0020      	movs	r0, r4
    6f22:	4338      	orrs	r0, r7
    6f24:	2e00      	cmp	r6, #0
    6f26:	d1d1      	bne.n	6ecc <__aeabi_dadd+0x3e0>
    6f28:	2800      	cmp	r0, #0
    6f2a:	d15b      	bne.n	6fe4 <__aeabi_dadd+0x4f8>
    6f2c:	001c      	movs	r4, r3
    6f2e:	4314      	orrs	r4, r2
    6f30:	d100      	bne.n	6f34 <__aeabi_dadd+0x448>
    6f32:	e0a8      	b.n	7086 <__aeabi_dadd+0x59a>
    6f34:	001c      	movs	r4, r3
    6f36:	0017      	movs	r7, r2
    6f38:	46d8      	mov	r8, fp
    6f3a:	e65b      	b.n	6bf4 <__aeabi_dadd+0x108>
    6f3c:	0006      	movs	r6, r0
    6f3e:	2400      	movs	r4, #0
    6f40:	2700      	movs	r7, #0
    6f42:	e697      	b.n	6c74 <__aeabi_dadd+0x188>
    6f44:	4650      	mov	r0, sl
    6f46:	000b      	movs	r3, r1
    6f48:	3820      	subs	r0, #32
    6f4a:	40c3      	lsrs	r3, r0
    6f4c:	4699      	mov	r9, r3
    6f4e:	4653      	mov	r3, sl
    6f50:	2b20      	cmp	r3, #32
    6f52:	d100      	bne.n	6f56 <__aeabi_dadd+0x46a>
    6f54:	e095      	b.n	7082 <__aeabi_dadd+0x596>
    6f56:	2340      	movs	r3, #64	; 0x40
    6f58:	4650      	mov	r0, sl
    6f5a:	1a1b      	subs	r3, r3, r0
    6f5c:	4099      	lsls	r1, r3
    6f5e:	430a      	orrs	r2, r1
    6f60:	1e51      	subs	r1, r2, #1
    6f62:	418a      	sbcs	r2, r1
    6f64:	464b      	mov	r3, r9
    6f66:	2100      	movs	r1, #0
    6f68:	431a      	orrs	r2, r3
    6f6a:	e69f      	b.n	6cac <__aeabi_dadd+0x1c0>
    6f6c:	2e00      	cmp	r6, #0
    6f6e:	d130      	bne.n	6fd2 <__aeabi_dadd+0x4e6>
    6f70:	0026      	movs	r6, r4
    6f72:	433e      	orrs	r6, r7
    6f74:	d067      	beq.n	7046 <__aeabi_dadd+0x55a>
    6f76:	43db      	mvns	r3, r3
    6f78:	469a      	mov	sl, r3
    6f7a:	2b00      	cmp	r3, #0
    6f7c:	d01c      	beq.n	6fb8 <__aeabi_dadd+0x4cc>
    6f7e:	4e61      	ldr	r6, [pc, #388]	; (7104 <__aeabi_dadd+0x618>)
    6f80:	42b0      	cmp	r0, r6
    6f82:	d060      	beq.n	7046 <__aeabi_dadd+0x55a>
    6f84:	4653      	mov	r3, sl
    6f86:	2b38      	cmp	r3, #56	; 0x38
    6f88:	dd00      	ble.n	6f8c <__aeabi_dadd+0x4a0>
    6f8a:	e096      	b.n	70ba <__aeabi_dadd+0x5ce>
    6f8c:	2b1f      	cmp	r3, #31
    6f8e:	dd00      	ble.n	6f92 <__aeabi_dadd+0x4a6>
    6f90:	e09f      	b.n	70d2 <__aeabi_dadd+0x5e6>
    6f92:	2620      	movs	r6, #32
    6f94:	1af3      	subs	r3, r6, r3
    6f96:	0026      	movs	r6, r4
    6f98:	409e      	lsls	r6, r3
    6f9a:	469c      	mov	ip, r3
    6f9c:	46b3      	mov	fp, r6
    6f9e:	4653      	mov	r3, sl
    6fa0:	003e      	movs	r6, r7
    6fa2:	40de      	lsrs	r6, r3
    6fa4:	0033      	movs	r3, r6
    6fa6:	465e      	mov	r6, fp
    6fa8:	431e      	orrs	r6, r3
    6faa:	4663      	mov	r3, ip
    6fac:	409f      	lsls	r7, r3
    6fae:	1e7b      	subs	r3, r7, #1
    6fb0:	419f      	sbcs	r7, r3
    6fb2:	4653      	mov	r3, sl
    6fb4:	40dc      	lsrs	r4, r3
    6fb6:	4337      	orrs	r7, r6
    6fb8:	18bf      	adds	r7, r7, r2
    6fba:	4297      	cmp	r7, r2
    6fbc:	4192      	sbcs	r2, r2
    6fbe:	1864      	adds	r4, r4, r1
    6fc0:	4252      	negs	r2, r2
    6fc2:	18a4      	adds	r4, r4, r2
    6fc4:	0006      	movs	r6, r0
    6fc6:	e678      	b.n	6cba <__aeabi_dadd+0x1ce>
    6fc8:	4327      	orrs	r7, r4
    6fca:	1e7c      	subs	r4, r7, #1
    6fcc:	41a7      	sbcs	r7, r4
    6fce:	2400      	movs	r4, #0
    6fd0:	e737      	b.n	6e42 <__aeabi_dadd+0x356>
    6fd2:	4e4c      	ldr	r6, [pc, #304]	; (7104 <__aeabi_dadd+0x618>)
    6fd4:	42b0      	cmp	r0, r6
    6fd6:	d036      	beq.n	7046 <__aeabi_dadd+0x55a>
    6fd8:	2680      	movs	r6, #128	; 0x80
    6fda:	425b      	negs	r3, r3
    6fdc:	0436      	lsls	r6, r6, #16
    6fde:	469a      	mov	sl, r3
    6fe0:	4334      	orrs	r4, r6
    6fe2:	e7cf      	b.n	6f84 <__aeabi_dadd+0x498>
    6fe4:	0018      	movs	r0, r3
    6fe6:	4310      	orrs	r0, r2
    6fe8:	d100      	bne.n	6fec <__aeabi_dadd+0x500>
    6fea:	e603      	b.n	6bf4 <__aeabi_dadd+0x108>
    6fec:	1ab8      	subs	r0, r7, r2
    6fee:	4684      	mov	ip, r0
    6ff0:	4567      	cmp	r7, ip
    6ff2:	41ad      	sbcs	r5, r5
    6ff4:	1ae0      	subs	r0, r4, r3
    6ff6:	426d      	negs	r5, r5
    6ff8:	1b40      	subs	r0, r0, r5
    6ffa:	0205      	lsls	r5, r0, #8
    6ffc:	d400      	bmi.n	7000 <__aeabi_dadd+0x514>
    6ffe:	e62c      	b.n	6c5a <__aeabi_dadd+0x16e>
    7000:	1bd7      	subs	r7, r2, r7
    7002:	42ba      	cmp	r2, r7
    7004:	4192      	sbcs	r2, r2
    7006:	1b1c      	subs	r4, r3, r4
    7008:	4252      	negs	r2, r2
    700a:	1aa4      	subs	r4, r4, r2
    700c:	46d8      	mov	r8, fp
    700e:	e5f1      	b.n	6bf4 <__aeabi_dadd+0x108>
    7010:	0018      	movs	r0, r3
    7012:	4310      	orrs	r0, r2
    7014:	d100      	bne.n	7018 <__aeabi_dadd+0x52c>
    7016:	e763      	b.n	6ee0 <__aeabi_dadd+0x3f4>
    7018:	08f8      	lsrs	r0, r7, #3
    701a:	0767      	lsls	r7, r4, #29
    701c:	4307      	orrs	r7, r0
    701e:	2080      	movs	r0, #128	; 0x80
    7020:	08e4      	lsrs	r4, r4, #3
    7022:	0300      	lsls	r0, r0, #12
    7024:	4204      	tst	r4, r0
    7026:	d008      	beq.n	703a <__aeabi_dadd+0x54e>
    7028:	08dd      	lsrs	r5, r3, #3
    702a:	4205      	tst	r5, r0
    702c:	d105      	bne.n	703a <__aeabi_dadd+0x54e>
    702e:	08d2      	lsrs	r2, r2, #3
    7030:	0759      	lsls	r1, r3, #29
    7032:	4311      	orrs	r1, r2
    7034:	000f      	movs	r7, r1
    7036:	002c      	movs	r4, r5
    7038:	46d8      	mov	r8, fp
    703a:	0f7b      	lsrs	r3, r7, #29
    703c:	00e4      	lsls	r4, r4, #3
    703e:	431c      	orrs	r4, r3
    7040:	00ff      	lsls	r7, r7, #3
    7042:	4e30      	ldr	r6, [pc, #192]	; (7104 <__aeabi_dadd+0x618>)
    7044:	e5d6      	b.n	6bf4 <__aeabi_dadd+0x108>
    7046:	000c      	movs	r4, r1
    7048:	0017      	movs	r7, r2
    704a:	0006      	movs	r6, r0
    704c:	e5d2      	b.n	6bf4 <__aeabi_dadd+0x108>
    704e:	2b00      	cmp	r3, #0
    7050:	d038      	beq.n	70c4 <__aeabi_dadd+0x5d8>
    7052:	000b      	movs	r3, r1
    7054:	4313      	orrs	r3, r2
    7056:	d100      	bne.n	705a <__aeabi_dadd+0x56e>
    7058:	e742      	b.n	6ee0 <__aeabi_dadd+0x3f4>
    705a:	08f8      	lsrs	r0, r7, #3
    705c:	0767      	lsls	r7, r4, #29
    705e:	4307      	orrs	r7, r0
    7060:	2080      	movs	r0, #128	; 0x80
    7062:	08e4      	lsrs	r4, r4, #3
    7064:	0300      	lsls	r0, r0, #12
    7066:	4204      	tst	r4, r0
    7068:	d0e7      	beq.n	703a <__aeabi_dadd+0x54e>
    706a:	08cb      	lsrs	r3, r1, #3
    706c:	4203      	tst	r3, r0
    706e:	d1e4      	bne.n	703a <__aeabi_dadd+0x54e>
    7070:	08d2      	lsrs	r2, r2, #3
    7072:	0749      	lsls	r1, r1, #29
    7074:	4311      	orrs	r1, r2
    7076:	000f      	movs	r7, r1
    7078:	001c      	movs	r4, r3
    707a:	e7de      	b.n	703a <__aeabi_dadd+0x54e>
    707c:	2700      	movs	r7, #0
    707e:	2400      	movs	r4, #0
    7080:	e5d5      	b.n	6c2e <__aeabi_dadd+0x142>
    7082:	2100      	movs	r1, #0
    7084:	e76b      	b.n	6f5e <__aeabi_dadd+0x472>
    7086:	2500      	movs	r5, #0
    7088:	2700      	movs	r7, #0
    708a:	e5f3      	b.n	6c74 <__aeabi_dadd+0x188>
    708c:	464e      	mov	r6, r9
    708e:	0025      	movs	r5, r4
    7090:	3e20      	subs	r6, #32
    7092:	40f5      	lsrs	r5, r6
    7094:	464b      	mov	r3, r9
    7096:	002e      	movs	r6, r5
    7098:	2b20      	cmp	r3, #32
    709a:	d02d      	beq.n	70f8 <__aeabi_dadd+0x60c>
    709c:	2540      	movs	r5, #64	; 0x40
    709e:	1aed      	subs	r5, r5, r3
    70a0:	40ac      	lsls	r4, r5
    70a2:	4327      	orrs	r7, r4
    70a4:	1e7c      	subs	r4, r7, #1
    70a6:	41a7      	sbcs	r7, r4
    70a8:	2400      	movs	r4, #0
    70aa:	4337      	orrs	r7, r6
    70ac:	e6c9      	b.n	6e42 <__aeabi_dadd+0x356>
    70ae:	2480      	movs	r4, #128	; 0x80
    70b0:	2500      	movs	r5, #0
    70b2:	0324      	lsls	r4, r4, #12
    70b4:	4e13      	ldr	r6, [pc, #76]	; (7104 <__aeabi_dadd+0x618>)
    70b6:	2700      	movs	r7, #0
    70b8:	e5dc      	b.n	6c74 <__aeabi_dadd+0x188>
    70ba:	4327      	orrs	r7, r4
    70bc:	1e7c      	subs	r4, r7, #1
    70be:	41a7      	sbcs	r7, r4
    70c0:	2400      	movs	r4, #0
    70c2:	e779      	b.n	6fb8 <__aeabi_dadd+0x4cc>
    70c4:	000c      	movs	r4, r1
    70c6:	0017      	movs	r7, r2
    70c8:	4e0e      	ldr	r6, [pc, #56]	; (7104 <__aeabi_dadd+0x618>)
    70ca:	e593      	b.n	6bf4 <__aeabi_dadd+0x108>
    70cc:	000c      	movs	r4, r1
    70ce:	0017      	movs	r7, r2
    70d0:	e590      	b.n	6bf4 <__aeabi_dadd+0x108>
    70d2:	4656      	mov	r6, sl
    70d4:	0023      	movs	r3, r4
    70d6:	3e20      	subs	r6, #32
    70d8:	40f3      	lsrs	r3, r6
    70da:	4699      	mov	r9, r3
    70dc:	4653      	mov	r3, sl
    70de:	2b20      	cmp	r3, #32
    70e0:	d00e      	beq.n	7100 <__aeabi_dadd+0x614>
    70e2:	2340      	movs	r3, #64	; 0x40
    70e4:	4656      	mov	r6, sl
    70e6:	1b9b      	subs	r3, r3, r6
    70e8:	409c      	lsls	r4, r3
    70ea:	4327      	orrs	r7, r4
    70ec:	1e7c      	subs	r4, r7, #1
    70ee:	41a7      	sbcs	r7, r4
    70f0:	464b      	mov	r3, r9
    70f2:	2400      	movs	r4, #0
    70f4:	431f      	orrs	r7, r3
    70f6:	e75f      	b.n	6fb8 <__aeabi_dadd+0x4cc>
    70f8:	2400      	movs	r4, #0
    70fa:	e7d2      	b.n	70a2 <__aeabi_dadd+0x5b6>
    70fc:	0017      	movs	r7, r2
    70fe:	e5b2      	b.n	6c66 <__aeabi_dadd+0x17a>
    7100:	2400      	movs	r4, #0
    7102:	e7f2      	b.n	70ea <__aeabi_dadd+0x5fe>
    7104:	000007ff 	.word	0x000007ff
    7108:	ff7fffff 	.word	0xff7fffff

0000710c <__aeabi_ddiv>:
    710c:	b5f0      	push	{r4, r5, r6, r7, lr}
    710e:	4657      	mov	r7, sl
    7110:	4645      	mov	r5, r8
    7112:	46de      	mov	lr, fp
    7114:	464e      	mov	r6, r9
    7116:	b5e0      	push	{r5, r6, r7, lr}
    7118:	004c      	lsls	r4, r1, #1
    711a:	030e      	lsls	r6, r1, #12
    711c:	b087      	sub	sp, #28
    711e:	4683      	mov	fp, r0
    7120:	4692      	mov	sl, r2
    7122:	001d      	movs	r5, r3
    7124:	4680      	mov	r8, r0
    7126:	0b36      	lsrs	r6, r6, #12
    7128:	0d64      	lsrs	r4, r4, #21
    712a:	0fcf      	lsrs	r7, r1, #31
    712c:	2c00      	cmp	r4, #0
    712e:	d04f      	beq.n	71d0 <__aeabi_ddiv+0xc4>
    7130:	4b6f      	ldr	r3, [pc, #444]	; (72f0 <__aeabi_ddiv+0x1e4>)
    7132:	429c      	cmp	r4, r3
    7134:	d035      	beq.n	71a2 <__aeabi_ddiv+0x96>
    7136:	2380      	movs	r3, #128	; 0x80
    7138:	0f42      	lsrs	r2, r0, #29
    713a:	041b      	lsls	r3, r3, #16
    713c:	00f6      	lsls	r6, r6, #3
    713e:	4313      	orrs	r3, r2
    7140:	4333      	orrs	r3, r6
    7142:	4699      	mov	r9, r3
    7144:	00c3      	lsls	r3, r0, #3
    7146:	4698      	mov	r8, r3
    7148:	4b6a      	ldr	r3, [pc, #424]	; (72f4 <__aeabi_ddiv+0x1e8>)
    714a:	2600      	movs	r6, #0
    714c:	469c      	mov	ip, r3
    714e:	2300      	movs	r3, #0
    7150:	4464      	add	r4, ip
    7152:	9303      	str	r3, [sp, #12]
    7154:	032b      	lsls	r3, r5, #12
    7156:	0b1b      	lsrs	r3, r3, #12
    7158:	469b      	mov	fp, r3
    715a:	006b      	lsls	r3, r5, #1
    715c:	0fed      	lsrs	r5, r5, #31
    715e:	4650      	mov	r0, sl
    7160:	0d5b      	lsrs	r3, r3, #21
    7162:	9501      	str	r5, [sp, #4]
    7164:	d05e      	beq.n	7224 <__aeabi_ddiv+0x118>
    7166:	4a62      	ldr	r2, [pc, #392]	; (72f0 <__aeabi_ddiv+0x1e4>)
    7168:	4293      	cmp	r3, r2
    716a:	d053      	beq.n	7214 <__aeabi_ddiv+0x108>
    716c:	465a      	mov	r2, fp
    716e:	00d1      	lsls	r1, r2, #3
    7170:	2280      	movs	r2, #128	; 0x80
    7172:	0f40      	lsrs	r0, r0, #29
    7174:	0412      	lsls	r2, r2, #16
    7176:	4302      	orrs	r2, r0
    7178:	430a      	orrs	r2, r1
    717a:	4693      	mov	fp, r2
    717c:	4652      	mov	r2, sl
    717e:	00d1      	lsls	r1, r2, #3
    7180:	4a5c      	ldr	r2, [pc, #368]	; (72f4 <__aeabi_ddiv+0x1e8>)
    7182:	4694      	mov	ip, r2
    7184:	2200      	movs	r2, #0
    7186:	4463      	add	r3, ip
    7188:	0038      	movs	r0, r7
    718a:	4068      	eors	r0, r5
    718c:	4684      	mov	ip, r0
    718e:	9002      	str	r0, [sp, #8]
    7190:	1ae4      	subs	r4, r4, r3
    7192:	4316      	orrs	r6, r2
    7194:	2e0f      	cmp	r6, #15
    7196:	d900      	bls.n	719a <__aeabi_ddiv+0x8e>
    7198:	e0b4      	b.n	7304 <__aeabi_ddiv+0x1f8>
    719a:	4b57      	ldr	r3, [pc, #348]	; (72f8 <__aeabi_ddiv+0x1ec>)
    719c:	00b6      	lsls	r6, r6, #2
    719e:	599b      	ldr	r3, [r3, r6]
    71a0:	469f      	mov	pc, r3
    71a2:	0003      	movs	r3, r0
    71a4:	4333      	orrs	r3, r6
    71a6:	4699      	mov	r9, r3
    71a8:	d16c      	bne.n	7284 <__aeabi_ddiv+0x178>
    71aa:	2300      	movs	r3, #0
    71ac:	4698      	mov	r8, r3
    71ae:	3302      	adds	r3, #2
    71b0:	2608      	movs	r6, #8
    71b2:	9303      	str	r3, [sp, #12]
    71b4:	e7ce      	b.n	7154 <__aeabi_ddiv+0x48>
    71b6:	46cb      	mov	fp, r9
    71b8:	4641      	mov	r1, r8
    71ba:	9a03      	ldr	r2, [sp, #12]
    71bc:	9701      	str	r7, [sp, #4]
    71be:	2a02      	cmp	r2, #2
    71c0:	d165      	bne.n	728e <__aeabi_ddiv+0x182>
    71c2:	9b01      	ldr	r3, [sp, #4]
    71c4:	4c4a      	ldr	r4, [pc, #296]	; (72f0 <__aeabi_ddiv+0x1e4>)
    71c6:	469c      	mov	ip, r3
    71c8:	2300      	movs	r3, #0
    71ca:	2200      	movs	r2, #0
    71cc:	4698      	mov	r8, r3
    71ce:	e06b      	b.n	72a8 <__aeabi_ddiv+0x19c>
    71d0:	0003      	movs	r3, r0
    71d2:	4333      	orrs	r3, r6
    71d4:	4699      	mov	r9, r3
    71d6:	d04e      	beq.n	7276 <__aeabi_ddiv+0x16a>
    71d8:	2e00      	cmp	r6, #0
    71da:	d100      	bne.n	71de <__aeabi_ddiv+0xd2>
    71dc:	e1bc      	b.n	7558 <__aeabi_ddiv+0x44c>
    71de:	0030      	movs	r0, r6
    71e0:	f001 f8ca 	bl	8378 <__clzsi2>
    71e4:	0003      	movs	r3, r0
    71e6:	3b0b      	subs	r3, #11
    71e8:	2b1c      	cmp	r3, #28
    71ea:	dd00      	ble.n	71ee <__aeabi_ddiv+0xe2>
    71ec:	e1ac      	b.n	7548 <__aeabi_ddiv+0x43c>
    71ee:	221d      	movs	r2, #29
    71f0:	1ad3      	subs	r3, r2, r3
    71f2:	465a      	mov	r2, fp
    71f4:	0001      	movs	r1, r0
    71f6:	40da      	lsrs	r2, r3
    71f8:	3908      	subs	r1, #8
    71fa:	408e      	lsls	r6, r1
    71fc:	0013      	movs	r3, r2
    71fe:	4333      	orrs	r3, r6
    7200:	4699      	mov	r9, r3
    7202:	465b      	mov	r3, fp
    7204:	408b      	lsls	r3, r1
    7206:	4698      	mov	r8, r3
    7208:	2300      	movs	r3, #0
    720a:	4c3c      	ldr	r4, [pc, #240]	; (72fc <__aeabi_ddiv+0x1f0>)
    720c:	2600      	movs	r6, #0
    720e:	1a24      	subs	r4, r4, r0
    7210:	9303      	str	r3, [sp, #12]
    7212:	e79f      	b.n	7154 <__aeabi_ddiv+0x48>
    7214:	4651      	mov	r1, sl
    7216:	465a      	mov	r2, fp
    7218:	4311      	orrs	r1, r2
    721a:	d129      	bne.n	7270 <__aeabi_ddiv+0x164>
    721c:	2200      	movs	r2, #0
    721e:	4693      	mov	fp, r2
    7220:	3202      	adds	r2, #2
    7222:	e7b1      	b.n	7188 <__aeabi_ddiv+0x7c>
    7224:	4659      	mov	r1, fp
    7226:	4301      	orrs	r1, r0
    7228:	d01e      	beq.n	7268 <__aeabi_ddiv+0x15c>
    722a:	465b      	mov	r3, fp
    722c:	2b00      	cmp	r3, #0
    722e:	d100      	bne.n	7232 <__aeabi_ddiv+0x126>
    7230:	e19e      	b.n	7570 <__aeabi_ddiv+0x464>
    7232:	4658      	mov	r0, fp
    7234:	f001 f8a0 	bl	8378 <__clzsi2>
    7238:	0003      	movs	r3, r0
    723a:	3b0b      	subs	r3, #11
    723c:	2b1c      	cmp	r3, #28
    723e:	dd00      	ble.n	7242 <__aeabi_ddiv+0x136>
    7240:	e18f      	b.n	7562 <__aeabi_ddiv+0x456>
    7242:	0002      	movs	r2, r0
    7244:	4659      	mov	r1, fp
    7246:	3a08      	subs	r2, #8
    7248:	4091      	lsls	r1, r2
    724a:	468b      	mov	fp, r1
    724c:	211d      	movs	r1, #29
    724e:	1acb      	subs	r3, r1, r3
    7250:	4651      	mov	r1, sl
    7252:	40d9      	lsrs	r1, r3
    7254:	000b      	movs	r3, r1
    7256:	4659      	mov	r1, fp
    7258:	430b      	orrs	r3, r1
    725a:	4651      	mov	r1, sl
    725c:	469b      	mov	fp, r3
    725e:	4091      	lsls	r1, r2
    7260:	4b26      	ldr	r3, [pc, #152]	; (72fc <__aeabi_ddiv+0x1f0>)
    7262:	2200      	movs	r2, #0
    7264:	1a1b      	subs	r3, r3, r0
    7266:	e78f      	b.n	7188 <__aeabi_ddiv+0x7c>
    7268:	2300      	movs	r3, #0
    726a:	2201      	movs	r2, #1
    726c:	469b      	mov	fp, r3
    726e:	e78b      	b.n	7188 <__aeabi_ddiv+0x7c>
    7270:	4651      	mov	r1, sl
    7272:	2203      	movs	r2, #3
    7274:	e788      	b.n	7188 <__aeabi_ddiv+0x7c>
    7276:	2300      	movs	r3, #0
    7278:	4698      	mov	r8, r3
    727a:	3301      	adds	r3, #1
    727c:	2604      	movs	r6, #4
    727e:	2400      	movs	r4, #0
    7280:	9303      	str	r3, [sp, #12]
    7282:	e767      	b.n	7154 <__aeabi_ddiv+0x48>
    7284:	2303      	movs	r3, #3
    7286:	46b1      	mov	r9, r6
    7288:	9303      	str	r3, [sp, #12]
    728a:	260c      	movs	r6, #12
    728c:	e762      	b.n	7154 <__aeabi_ddiv+0x48>
    728e:	2a03      	cmp	r2, #3
    7290:	d100      	bne.n	7294 <__aeabi_ddiv+0x188>
    7292:	e25c      	b.n	774e <__aeabi_ddiv+0x642>
    7294:	9b01      	ldr	r3, [sp, #4]
    7296:	2a01      	cmp	r2, #1
    7298:	d000      	beq.n	729c <__aeabi_ddiv+0x190>
    729a:	e1e4      	b.n	7666 <__aeabi_ddiv+0x55a>
    729c:	4013      	ands	r3, r2
    729e:	469c      	mov	ip, r3
    72a0:	2300      	movs	r3, #0
    72a2:	2400      	movs	r4, #0
    72a4:	2200      	movs	r2, #0
    72a6:	4698      	mov	r8, r3
    72a8:	2100      	movs	r1, #0
    72aa:	0312      	lsls	r2, r2, #12
    72ac:	0b13      	lsrs	r3, r2, #12
    72ae:	0d0a      	lsrs	r2, r1, #20
    72b0:	0512      	lsls	r2, r2, #20
    72b2:	431a      	orrs	r2, r3
    72b4:	0523      	lsls	r3, r4, #20
    72b6:	4c12      	ldr	r4, [pc, #72]	; (7300 <__aeabi_ddiv+0x1f4>)
    72b8:	4640      	mov	r0, r8
    72ba:	4022      	ands	r2, r4
    72bc:	4313      	orrs	r3, r2
    72be:	4662      	mov	r2, ip
    72c0:	005b      	lsls	r3, r3, #1
    72c2:	07d2      	lsls	r2, r2, #31
    72c4:	085b      	lsrs	r3, r3, #1
    72c6:	4313      	orrs	r3, r2
    72c8:	0019      	movs	r1, r3
    72ca:	b007      	add	sp, #28
    72cc:	bc3c      	pop	{r2, r3, r4, r5}
    72ce:	4690      	mov	r8, r2
    72d0:	4699      	mov	r9, r3
    72d2:	46a2      	mov	sl, r4
    72d4:	46ab      	mov	fp, r5
    72d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    72d8:	2300      	movs	r3, #0
    72da:	2280      	movs	r2, #128	; 0x80
    72dc:	469c      	mov	ip, r3
    72de:	0312      	lsls	r2, r2, #12
    72e0:	4698      	mov	r8, r3
    72e2:	4c03      	ldr	r4, [pc, #12]	; (72f0 <__aeabi_ddiv+0x1e4>)
    72e4:	e7e0      	b.n	72a8 <__aeabi_ddiv+0x19c>
    72e6:	2300      	movs	r3, #0
    72e8:	4c01      	ldr	r4, [pc, #4]	; (72f0 <__aeabi_ddiv+0x1e4>)
    72ea:	2200      	movs	r2, #0
    72ec:	4698      	mov	r8, r3
    72ee:	e7db      	b.n	72a8 <__aeabi_ddiv+0x19c>
    72f0:	000007ff 	.word	0x000007ff
    72f4:	fffffc01 	.word	0xfffffc01
    72f8:	00008e50 	.word	0x00008e50
    72fc:	fffffc0d 	.word	0xfffffc0d
    7300:	800fffff 	.word	0x800fffff
    7304:	45d9      	cmp	r9, fp
    7306:	d900      	bls.n	730a <__aeabi_ddiv+0x1fe>
    7308:	e139      	b.n	757e <__aeabi_ddiv+0x472>
    730a:	d100      	bne.n	730e <__aeabi_ddiv+0x202>
    730c:	e134      	b.n	7578 <__aeabi_ddiv+0x46c>
    730e:	2300      	movs	r3, #0
    7310:	4646      	mov	r6, r8
    7312:	464d      	mov	r5, r9
    7314:	469a      	mov	sl, r3
    7316:	3c01      	subs	r4, #1
    7318:	465b      	mov	r3, fp
    731a:	0e0a      	lsrs	r2, r1, #24
    731c:	021b      	lsls	r3, r3, #8
    731e:	431a      	orrs	r2, r3
    7320:	020b      	lsls	r3, r1, #8
    7322:	0c17      	lsrs	r7, r2, #16
    7324:	9303      	str	r3, [sp, #12]
    7326:	0413      	lsls	r3, r2, #16
    7328:	0c1b      	lsrs	r3, r3, #16
    732a:	0039      	movs	r1, r7
    732c:	0028      	movs	r0, r5
    732e:	4690      	mov	r8, r2
    7330:	9301      	str	r3, [sp, #4]
    7332:	f7ff fa3b 	bl	67ac <__udivsi3>
    7336:	0002      	movs	r2, r0
    7338:	9b01      	ldr	r3, [sp, #4]
    733a:	4683      	mov	fp, r0
    733c:	435a      	muls	r2, r3
    733e:	0028      	movs	r0, r5
    7340:	0039      	movs	r1, r7
    7342:	4691      	mov	r9, r2
    7344:	f7ff fab8 	bl	68b8 <__aeabi_uidivmod>
    7348:	0c35      	lsrs	r5, r6, #16
    734a:	0409      	lsls	r1, r1, #16
    734c:	430d      	orrs	r5, r1
    734e:	45a9      	cmp	r9, r5
    7350:	d90d      	bls.n	736e <__aeabi_ddiv+0x262>
    7352:	465b      	mov	r3, fp
    7354:	4445      	add	r5, r8
    7356:	3b01      	subs	r3, #1
    7358:	45a8      	cmp	r8, r5
    735a:	d900      	bls.n	735e <__aeabi_ddiv+0x252>
    735c:	e13a      	b.n	75d4 <__aeabi_ddiv+0x4c8>
    735e:	45a9      	cmp	r9, r5
    7360:	d800      	bhi.n	7364 <__aeabi_ddiv+0x258>
    7362:	e137      	b.n	75d4 <__aeabi_ddiv+0x4c8>
    7364:	2302      	movs	r3, #2
    7366:	425b      	negs	r3, r3
    7368:	469c      	mov	ip, r3
    736a:	4445      	add	r5, r8
    736c:	44e3      	add	fp, ip
    736e:	464b      	mov	r3, r9
    7370:	1aeb      	subs	r3, r5, r3
    7372:	0039      	movs	r1, r7
    7374:	0018      	movs	r0, r3
    7376:	9304      	str	r3, [sp, #16]
    7378:	f7ff fa18 	bl	67ac <__udivsi3>
    737c:	9b01      	ldr	r3, [sp, #4]
    737e:	0005      	movs	r5, r0
    7380:	4343      	muls	r3, r0
    7382:	0039      	movs	r1, r7
    7384:	9804      	ldr	r0, [sp, #16]
    7386:	4699      	mov	r9, r3
    7388:	f7ff fa96 	bl	68b8 <__aeabi_uidivmod>
    738c:	0433      	lsls	r3, r6, #16
    738e:	0409      	lsls	r1, r1, #16
    7390:	0c1b      	lsrs	r3, r3, #16
    7392:	430b      	orrs	r3, r1
    7394:	4599      	cmp	r9, r3
    7396:	d909      	bls.n	73ac <__aeabi_ddiv+0x2a0>
    7398:	4443      	add	r3, r8
    739a:	1e6a      	subs	r2, r5, #1
    739c:	4598      	cmp	r8, r3
    739e:	d900      	bls.n	73a2 <__aeabi_ddiv+0x296>
    73a0:	e11a      	b.n	75d8 <__aeabi_ddiv+0x4cc>
    73a2:	4599      	cmp	r9, r3
    73a4:	d800      	bhi.n	73a8 <__aeabi_ddiv+0x29c>
    73a6:	e117      	b.n	75d8 <__aeabi_ddiv+0x4cc>
    73a8:	3d02      	subs	r5, #2
    73aa:	4443      	add	r3, r8
    73ac:	464a      	mov	r2, r9
    73ae:	1a9b      	subs	r3, r3, r2
    73b0:	465a      	mov	r2, fp
    73b2:	0412      	lsls	r2, r2, #16
    73b4:	432a      	orrs	r2, r5
    73b6:	9903      	ldr	r1, [sp, #12]
    73b8:	4693      	mov	fp, r2
    73ba:	0c10      	lsrs	r0, r2, #16
    73bc:	0c0a      	lsrs	r2, r1, #16
    73be:	4691      	mov	r9, r2
    73c0:	0409      	lsls	r1, r1, #16
    73c2:	465a      	mov	r2, fp
    73c4:	0c09      	lsrs	r1, r1, #16
    73c6:	464e      	mov	r6, r9
    73c8:	000d      	movs	r5, r1
    73ca:	0412      	lsls	r2, r2, #16
    73cc:	0c12      	lsrs	r2, r2, #16
    73ce:	4345      	muls	r5, r0
    73d0:	9105      	str	r1, [sp, #20]
    73d2:	4351      	muls	r1, r2
    73d4:	4372      	muls	r2, r6
    73d6:	4370      	muls	r0, r6
    73d8:	1952      	adds	r2, r2, r5
    73da:	0c0e      	lsrs	r6, r1, #16
    73dc:	18b2      	adds	r2, r6, r2
    73de:	4295      	cmp	r5, r2
    73e0:	d903      	bls.n	73ea <__aeabi_ddiv+0x2de>
    73e2:	2580      	movs	r5, #128	; 0x80
    73e4:	026d      	lsls	r5, r5, #9
    73e6:	46ac      	mov	ip, r5
    73e8:	4460      	add	r0, ip
    73ea:	0c15      	lsrs	r5, r2, #16
    73ec:	0409      	lsls	r1, r1, #16
    73ee:	0412      	lsls	r2, r2, #16
    73f0:	0c09      	lsrs	r1, r1, #16
    73f2:	1828      	adds	r0, r5, r0
    73f4:	1852      	adds	r2, r2, r1
    73f6:	4283      	cmp	r3, r0
    73f8:	d200      	bcs.n	73fc <__aeabi_ddiv+0x2f0>
    73fa:	e0ce      	b.n	759a <__aeabi_ddiv+0x48e>
    73fc:	d100      	bne.n	7400 <__aeabi_ddiv+0x2f4>
    73fe:	e0c8      	b.n	7592 <__aeabi_ddiv+0x486>
    7400:	1a1d      	subs	r5, r3, r0
    7402:	4653      	mov	r3, sl
    7404:	1a9e      	subs	r6, r3, r2
    7406:	45b2      	cmp	sl, r6
    7408:	4192      	sbcs	r2, r2
    740a:	4252      	negs	r2, r2
    740c:	1aab      	subs	r3, r5, r2
    740e:	469a      	mov	sl, r3
    7410:	4598      	cmp	r8, r3
    7412:	d100      	bne.n	7416 <__aeabi_ddiv+0x30a>
    7414:	e117      	b.n	7646 <__aeabi_ddiv+0x53a>
    7416:	0039      	movs	r1, r7
    7418:	0018      	movs	r0, r3
    741a:	f7ff f9c7 	bl	67ac <__udivsi3>
    741e:	9b01      	ldr	r3, [sp, #4]
    7420:	0005      	movs	r5, r0
    7422:	4343      	muls	r3, r0
    7424:	0039      	movs	r1, r7
    7426:	4650      	mov	r0, sl
    7428:	9304      	str	r3, [sp, #16]
    742a:	f7ff fa45 	bl	68b8 <__aeabi_uidivmod>
    742e:	9804      	ldr	r0, [sp, #16]
    7430:	040b      	lsls	r3, r1, #16
    7432:	0c31      	lsrs	r1, r6, #16
    7434:	4319      	orrs	r1, r3
    7436:	4288      	cmp	r0, r1
    7438:	d909      	bls.n	744e <__aeabi_ddiv+0x342>
    743a:	4441      	add	r1, r8
    743c:	1e6b      	subs	r3, r5, #1
    743e:	4588      	cmp	r8, r1
    7440:	d900      	bls.n	7444 <__aeabi_ddiv+0x338>
    7442:	e107      	b.n	7654 <__aeabi_ddiv+0x548>
    7444:	4288      	cmp	r0, r1
    7446:	d800      	bhi.n	744a <__aeabi_ddiv+0x33e>
    7448:	e104      	b.n	7654 <__aeabi_ddiv+0x548>
    744a:	3d02      	subs	r5, #2
    744c:	4441      	add	r1, r8
    744e:	9b04      	ldr	r3, [sp, #16]
    7450:	1acb      	subs	r3, r1, r3
    7452:	0018      	movs	r0, r3
    7454:	0039      	movs	r1, r7
    7456:	9304      	str	r3, [sp, #16]
    7458:	f7ff f9a8 	bl	67ac <__udivsi3>
    745c:	9b01      	ldr	r3, [sp, #4]
    745e:	4682      	mov	sl, r0
    7460:	4343      	muls	r3, r0
    7462:	0039      	movs	r1, r7
    7464:	9804      	ldr	r0, [sp, #16]
    7466:	9301      	str	r3, [sp, #4]
    7468:	f7ff fa26 	bl	68b8 <__aeabi_uidivmod>
    746c:	9801      	ldr	r0, [sp, #4]
    746e:	040b      	lsls	r3, r1, #16
    7470:	0431      	lsls	r1, r6, #16
    7472:	0c09      	lsrs	r1, r1, #16
    7474:	4319      	orrs	r1, r3
    7476:	4288      	cmp	r0, r1
    7478:	d90d      	bls.n	7496 <__aeabi_ddiv+0x38a>
    747a:	4653      	mov	r3, sl
    747c:	4441      	add	r1, r8
    747e:	3b01      	subs	r3, #1
    7480:	4588      	cmp	r8, r1
    7482:	d900      	bls.n	7486 <__aeabi_ddiv+0x37a>
    7484:	e0e8      	b.n	7658 <__aeabi_ddiv+0x54c>
    7486:	4288      	cmp	r0, r1
    7488:	d800      	bhi.n	748c <__aeabi_ddiv+0x380>
    748a:	e0e5      	b.n	7658 <__aeabi_ddiv+0x54c>
    748c:	2302      	movs	r3, #2
    748e:	425b      	negs	r3, r3
    7490:	469c      	mov	ip, r3
    7492:	4441      	add	r1, r8
    7494:	44e2      	add	sl, ip
    7496:	9b01      	ldr	r3, [sp, #4]
    7498:	042d      	lsls	r5, r5, #16
    749a:	1ace      	subs	r6, r1, r3
    749c:	4651      	mov	r1, sl
    749e:	4329      	orrs	r1, r5
    74a0:	9d05      	ldr	r5, [sp, #20]
    74a2:	464f      	mov	r7, r9
    74a4:	002a      	movs	r2, r5
    74a6:	040b      	lsls	r3, r1, #16
    74a8:	0c08      	lsrs	r0, r1, #16
    74aa:	0c1b      	lsrs	r3, r3, #16
    74ac:	435a      	muls	r2, r3
    74ae:	4345      	muls	r5, r0
    74b0:	437b      	muls	r3, r7
    74b2:	4378      	muls	r0, r7
    74b4:	195b      	adds	r3, r3, r5
    74b6:	0c17      	lsrs	r7, r2, #16
    74b8:	18fb      	adds	r3, r7, r3
    74ba:	429d      	cmp	r5, r3
    74bc:	d903      	bls.n	74c6 <__aeabi_ddiv+0x3ba>
    74be:	2580      	movs	r5, #128	; 0x80
    74c0:	026d      	lsls	r5, r5, #9
    74c2:	46ac      	mov	ip, r5
    74c4:	4460      	add	r0, ip
    74c6:	0c1d      	lsrs	r5, r3, #16
    74c8:	0412      	lsls	r2, r2, #16
    74ca:	041b      	lsls	r3, r3, #16
    74cc:	0c12      	lsrs	r2, r2, #16
    74ce:	1828      	adds	r0, r5, r0
    74d0:	189b      	adds	r3, r3, r2
    74d2:	4286      	cmp	r6, r0
    74d4:	d200      	bcs.n	74d8 <__aeabi_ddiv+0x3cc>
    74d6:	e093      	b.n	7600 <__aeabi_ddiv+0x4f4>
    74d8:	d100      	bne.n	74dc <__aeabi_ddiv+0x3d0>
    74da:	e08e      	b.n	75fa <__aeabi_ddiv+0x4ee>
    74dc:	2301      	movs	r3, #1
    74de:	4319      	orrs	r1, r3
    74e0:	4ba0      	ldr	r3, [pc, #640]	; (7764 <__aeabi_ddiv+0x658>)
    74e2:	18e3      	adds	r3, r4, r3
    74e4:	2b00      	cmp	r3, #0
    74e6:	dc00      	bgt.n	74ea <__aeabi_ddiv+0x3de>
    74e8:	e099      	b.n	761e <__aeabi_ddiv+0x512>
    74ea:	074a      	lsls	r2, r1, #29
    74ec:	d000      	beq.n	74f0 <__aeabi_ddiv+0x3e4>
    74ee:	e09e      	b.n	762e <__aeabi_ddiv+0x522>
    74f0:	465a      	mov	r2, fp
    74f2:	01d2      	lsls	r2, r2, #7
    74f4:	d506      	bpl.n	7504 <__aeabi_ddiv+0x3f8>
    74f6:	465a      	mov	r2, fp
    74f8:	4b9b      	ldr	r3, [pc, #620]	; (7768 <__aeabi_ddiv+0x65c>)
    74fa:	401a      	ands	r2, r3
    74fc:	2380      	movs	r3, #128	; 0x80
    74fe:	4693      	mov	fp, r2
    7500:	00db      	lsls	r3, r3, #3
    7502:	18e3      	adds	r3, r4, r3
    7504:	4a99      	ldr	r2, [pc, #612]	; (776c <__aeabi_ddiv+0x660>)
    7506:	4293      	cmp	r3, r2
    7508:	dd68      	ble.n	75dc <__aeabi_ddiv+0x4d0>
    750a:	2301      	movs	r3, #1
    750c:	9a02      	ldr	r2, [sp, #8]
    750e:	4c98      	ldr	r4, [pc, #608]	; (7770 <__aeabi_ddiv+0x664>)
    7510:	401a      	ands	r2, r3
    7512:	2300      	movs	r3, #0
    7514:	4694      	mov	ip, r2
    7516:	4698      	mov	r8, r3
    7518:	2200      	movs	r2, #0
    751a:	e6c5      	b.n	72a8 <__aeabi_ddiv+0x19c>
    751c:	2280      	movs	r2, #128	; 0x80
    751e:	464b      	mov	r3, r9
    7520:	0312      	lsls	r2, r2, #12
    7522:	4213      	tst	r3, r2
    7524:	d00a      	beq.n	753c <__aeabi_ddiv+0x430>
    7526:	465b      	mov	r3, fp
    7528:	4213      	tst	r3, r2
    752a:	d106      	bne.n	753a <__aeabi_ddiv+0x42e>
    752c:	431a      	orrs	r2, r3
    752e:	0312      	lsls	r2, r2, #12
    7530:	0b12      	lsrs	r2, r2, #12
    7532:	46ac      	mov	ip, r5
    7534:	4688      	mov	r8, r1
    7536:	4c8e      	ldr	r4, [pc, #568]	; (7770 <__aeabi_ddiv+0x664>)
    7538:	e6b6      	b.n	72a8 <__aeabi_ddiv+0x19c>
    753a:	464b      	mov	r3, r9
    753c:	431a      	orrs	r2, r3
    753e:	0312      	lsls	r2, r2, #12
    7540:	0b12      	lsrs	r2, r2, #12
    7542:	46bc      	mov	ip, r7
    7544:	4c8a      	ldr	r4, [pc, #552]	; (7770 <__aeabi_ddiv+0x664>)
    7546:	e6af      	b.n	72a8 <__aeabi_ddiv+0x19c>
    7548:	0003      	movs	r3, r0
    754a:	465a      	mov	r2, fp
    754c:	3b28      	subs	r3, #40	; 0x28
    754e:	409a      	lsls	r2, r3
    7550:	2300      	movs	r3, #0
    7552:	4691      	mov	r9, r2
    7554:	4698      	mov	r8, r3
    7556:	e657      	b.n	7208 <__aeabi_ddiv+0xfc>
    7558:	4658      	mov	r0, fp
    755a:	f000 ff0d 	bl	8378 <__clzsi2>
    755e:	3020      	adds	r0, #32
    7560:	e640      	b.n	71e4 <__aeabi_ddiv+0xd8>
    7562:	0003      	movs	r3, r0
    7564:	4652      	mov	r2, sl
    7566:	3b28      	subs	r3, #40	; 0x28
    7568:	409a      	lsls	r2, r3
    756a:	2100      	movs	r1, #0
    756c:	4693      	mov	fp, r2
    756e:	e677      	b.n	7260 <__aeabi_ddiv+0x154>
    7570:	f000 ff02 	bl	8378 <__clzsi2>
    7574:	3020      	adds	r0, #32
    7576:	e65f      	b.n	7238 <__aeabi_ddiv+0x12c>
    7578:	4588      	cmp	r8, r1
    757a:	d200      	bcs.n	757e <__aeabi_ddiv+0x472>
    757c:	e6c7      	b.n	730e <__aeabi_ddiv+0x202>
    757e:	464b      	mov	r3, r9
    7580:	07de      	lsls	r6, r3, #31
    7582:	085d      	lsrs	r5, r3, #1
    7584:	4643      	mov	r3, r8
    7586:	085b      	lsrs	r3, r3, #1
    7588:	431e      	orrs	r6, r3
    758a:	4643      	mov	r3, r8
    758c:	07db      	lsls	r3, r3, #31
    758e:	469a      	mov	sl, r3
    7590:	e6c2      	b.n	7318 <__aeabi_ddiv+0x20c>
    7592:	2500      	movs	r5, #0
    7594:	4592      	cmp	sl, r2
    7596:	d300      	bcc.n	759a <__aeabi_ddiv+0x48e>
    7598:	e733      	b.n	7402 <__aeabi_ddiv+0x2f6>
    759a:	9e03      	ldr	r6, [sp, #12]
    759c:	4659      	mov	r1, fp
    759e:	46b4      	mov	ip, r6
    75a0:	44e2      	add	sl, ip
    75a2:	45b2      	cmp	sl, r6
    75a4:	41ad      	sbcs	r5, r5
    75a6:	426d      	negs	r5, r5
    75a8:	4445      	add	r5, r8
    75aa:	18eb      	adds	r3, r5, r3
    75ac:	3901      	subs	r1, #1
    75ae:	4598      	cmp	r8, r3
    75b0:	d207      	bcs.n	75c2 <__aeabi_ddiv+0x4b6>
    75b2:	4298      	cmp	r0, r3
    75b4:	d900      	bls.n	75b8 <__aeabi_ddiv+0x4ac>
    75b6:	e07f      	b.n	76b8 <__aeabi_ddiv+0x5ac>
    75b8:	d100      	bne.n	75bc <__aeabi_ddiv+0x4b0>
    75ba:	e0bc      	b.n	7736 <__aeabi_ddiv+0x62a>
    75bc:	1a1d      	subs	r5, r3, r0
    75be:	468b      	mov	fp, r1
    75c0:	e71f      	b.n	7402 <__aeabi_ddiv+0x2f6>
    75c2:	4598      	cmp	r8, r3
    75c4:	d1fa      	bne.n	75bc <__aeabi_ddiv+0x4b0>
    75c6:	9d03      	ldr	r5, [sp, #12]
    75c8:	4555      	cmp	r5, sl
    75ca:	d9f2      	bls.n	75b2 <__aeabi_ddiv+0x4a6>
    75cc:	4643      	mov	r3, r8
    75ce:	468b      	mov	fp, r1
    75d0:	1a1d      	subs	r5, r3, r0
    75d2:	e716      	b.n	7402 <__aeabi_ddiv+0x2f6>
    75d4:	469b      	mov	fp, r3
    75d6:	e6ca      	b.n	736e <__aeabi_ddiv+0x262>
    75d8:	0015      	movs	r5, r2
    75da:	e6e7      	b.n	73ac <__aeabi_ddiv+0x2a0>
    75dc:	465a      	mov	r2, fp
    75de:	08c9      	lsrs	r1, r1, #3
    75e0:	0752      	lsls	r2, r2, #29
    75e2:	430a      	orrs	r2, r1
    75e4:	055b      	lsls	r3, r3, #21
    75e6:	4690      	mov	r8, r2
    75e8:	0d5c      	lsrs	r4, r3, #21
    75ea:	465a      	mov	r2, fp
    75ec:	2301      	movs	r3, #1
    75ee:	9902      	ldr	r1, [sp, #8]
    75f0:	0252      	lsls	r2, r2, #9
    75f2:	4019      	ands	r1, r3
    75f4:	0b12      	lsrs	r2, r2, #12
    75f6:	468c      	mov	ip, r1
    75f8:	e656      	b.n	72a8 <__aeabi_ddiv+0x19c>
    75fa:	2b00      	cmp	r3, #0
    75fc:	d100      	bne.n	7600 <__aeabi_ddiv+0x4f4>
    75fe:	e76f      	b.n	74e0 <__aeabi_ddiv+0x3d4>
    7600:	4446      	add	r6, r8
    7602:	1e4a      	subs	r2, r1, #1
    7604:	45b0      	cmp	r8, r6
    7606:	d929      	bls.n	765c <__aeabi_ddiv+0x550>
    7608:	0011      	movs	r1, r2
    760a:	4286      	cmp	r6, r0
    760c:	d000      	beq.n	7610 <__aeabi_ddiv+0x504>
    760e:	e765      	b.n	74dc <__aeabi_ddiv+0x3d0>
    7610:	9a03      	ldr	r2, [sp, #12]
    7612:	4293      	cmp	r3, r2
    7614:	d000      	beq.n	7618 <__aeabi_ddiv+0x50c>
    7616:	e761      	b.n	74dc <__aeabi_ddiv+0x3d0>
    7618:	e762      	b.n	74e0 <__aeabi_ddiv+0x3d4>
    761a:	2101      	movs	r1, #1
    761c:	4249      	negs	r1, r1
    761e:	2001      	movs	r0, #1
    7620:	1ac2      	subs	r2, r0, r3
    7622:	2a38      	cmp	r2, #56	; 0x38
    7624:	dd21      	ble.n	766a <__aeabi_ddiv+0x55e>
    7626:	9b02      	ldr	r3, [sp, #8]
    7628:	4003      	ands	r3, r0
    762a:	469c      	mov	ip, r3
    762c:	e638      	b.n	72a0 <__aeabi_ddiv+0x194>
    762e:	220f      	movs	r2, #15
    7630:	400a      	ands	r2, r1
    7632:	2a04      	cmp	r2, #4
    7634:	d100      	bne.n	7638 <__aeabi_ddiv+0x52c>
    7636:	e75b      	b.n	74f0 <__aeabi_ddiv+0x3e4>
    7638:	000a      	movs	r2, r1
    763a:	1d11      	adds	r1, r2, #4
    763c:	4291      	cmp	r1, r2
    763e:	4192      	sbcs	r2, r2
    7640:	4252      	negs	r2, r2
    7642:	4493      	add	fp, r2
    7644:	e754      	b.n	74f0 <__aeabi_ddiv+0x3e4>
    7646:	4b47      	ldr	r3, [pc, #284]	; (7764 <__aeabi_ddiv+0x658>)
    7648:	18e3      	adds	r3, r4, r3
    764a:	2b00      	cmp	r3, #0
    764c:	dde5      	ble.n	761a <__aeabi_ddiv+0x50e>
    764e:	2201      	movs	r2, #1
    7650:	4252      	negs	r2, r2
    7652:	e7f2      	b.n	763a <__aeabi_ddiv+0x52e>
    7654:	001d      	movs	r5, r3
    7656:	e6fa      	b.n	744e <__aeabi_ddiv+0x342>
    7658:	469a      	mov	sl, r3
    765a:	e71c      	b.n	7496 <__aeabi_ddiv+0x38a>
    765c:	42b0      	cmp	r0, r6
    765e:	d839      	bhi.n	76d4 <__aeabi_ddiv+0x5c8>
    7660:	d06e      	beq.n	7740 <__aeabi_ddiv+0x634>
    7662:	0011      	movs	r1, r2
    7664:	e73a      	b.n	74dc <__aeabi_ddiv+0x3d0>
    7666:	9302      	str	r3, [sp, #8]
    7668:	e73a      	b.n	74e0 <__aeabi_ddiv+0x3d4>
    766a:	2a1f      	cmp	r2, #31
    766c:	dc3c      	bgt.n	76e8 <__aeabi_ddiv+0x5dc>
    766e:	2320      	movs	r3, #32
    7670:	1a9b      	subs	r3, r3, r2
    7672:	000c      	movs	r4, r1
    7674:	4658      	mov	r0, fp
    7676:	4099      	lsls	r1, r3
    7678:	4098      	lsls	r0, r3
    767a:	1e4b      	subs	r3, r1, #1
    767c:	4199      	sbcs	r1, r3
    767e:	465b      	mov	r3, fp
    7680:	40d4      	lsrs	r4, r2
    7682:	40d3      	lsrs	r3, r2
    7684:	4320      	orrs	r0, r4
    7686:	4308      	orrs	r0, r1
    7688:	001a      	movs	r2, r3
    768a:	0743      	lsls	r3, r0, #29
    768c:	d009      	beq.n	76a2 <__aeabi_ddiv+0x596>
    768e:	230f      	movs	r3, #15
    7690:	4003      	ands	r3, r0
    7692:	2b04      	cmp	r3, #4
    7694:	d005      	beq.n	76a2 <__aeabi_ddiv+0x596>
    7696:	0001      	movs	r1, r0
    7698:	1d08      	adds	r0, r1, #4
    769a:	4288      	cmp	r0, r1
    769c:	419b      	sbcs	r3, r3
    769e:	425b      	negs	r3, r3
    76a0:	18d2      	adds	r2, r2, r3
    76a2:	0213      	lsls	r3, r2, #8
    76a4:	d53a      	bpl.n	771c <__aeabi_ddiv+0x610>
    76a6:	2301      	movs	r3, #1
    76a8:	9a02      	ldr	r2, [sp, #8]
    76aa:	2401      	movs	r4, #1
    76ac:	401a      	ands	r2, r3
    76ae:	2300      	movs	r3, #0
    76b0:	4694      	mov	ip, r2
    76b2:	4698      	mov	r8, r3
    76b4:	2200      	movs	r2, #0
    76b6:	e5f7      	b.n	72a8 <__aeabi_ddiv+0x19c>
    76b8:	2102      	movs	r1, #2
    76ba:	4249      	negs	r1, r1
    76bc:	468c      	mov	ip, r1
    76be:	9d03      	ldr	r5, [sp, #12]
    76c0:	44e3      	add	fp, ip
    76c2:	46ac      	mov	ip, r5
    76c4:	44e2      	add	sl, ip
    76c6:	45aa      	cmp	sl, r5
    76c8:	41ad      	sbcs	r5, r5
    76ca:	426d      	negs	r5, r5
    76cc:	4445      	add	r5, r8
    76ce:	18ed      	adds	r5, r5, r3
    76d0:	1a2d      	subs	r5, r5, r0
    76d2:	e696      	b.n	7402 <__aeabi_ddiv+0x2f6>
    76d4:	1e8a      	subs	r2, r1, #2
    76d6:	9903      	ldr	r1, [sp, #12]
    76d8:	004d      	lsls	r5, r1, #1
    76da:	428d      	cmp	r5, r1
    76dc:	4189      	sbcs	r1, r1
    76de:	4249      	negs	r1, r1
    76e0:	4441      	add	r1, r8
    76e2:	1876      	adds	r6, r6, r1
    76e4:	9503      	str	r5, [sp, #12]
    76e6:	e78f      	b.n	7608 <__aeabi_ddiv+0x4fc>
    76e8:	201f      	movs	r0, #31
    76ea:	4240      	negs	r0, r0
    76ec:	1ac3      	subs	r3, r0, r3
    76ee:	4658      	mov	r0, fp
    76f0:	40d8      	lsrs	r0, r3
    76f2:	0003      	movs	r3, r0
    76f4:	2a20      	cmp	r2, #32
    76f6:	d028      	beq.n	774a <__aeabi_ddiv+0x63e>
    76f8:	2040      	movs	r0, #64	; 0x40
    76fa:	465d      	mov	r5, fp
    76fc:	1a82      	subs	r2, r0, r2
    76fe:	4095      	lsls	r5, r2
    7700:	4329      	orrs	r1, r5
    7702:	1e4a      	subs	r2, r1, #1
    7704:	4191      	sbcs	r1, r2
    7706:	4319      	orrs	r1, r3
    7708:	2307      	movs	r3, #7
    770a:	2200      	movs	r2, #0
    770c:	400b      	ands	r3, r1
    770e:	d009      	beq.n	7724 <__aeabi_ddiv+0x618>
    7710:	230f      	movs	r3, #15
    7712:	2200      	movs	r2, #0
    7714:	400b      	ands	r3, r1
    7716:	0008      	movs	r0, r1
    7718:	2b04      	cmp	r3, #4
    771a:	d1bd      	bne.n	7698 <__aeabi_ddiv+0x58c>
    771c:	0001      	movs	r1, r0
    771e:	0753      	lsls	r3, r2, #29
    7720:	0252      	lsls	r2, r2, #9
    7722:	0b12      	lsrs	r2, r2, #12
    7724:	08c9      	lsrs	r1, r1, #3
    7726:	4319      	orrs	r1, r3
    7728:	2301      	movs	r3, #1
    772a:	4688      	mov	r8, r1
    772c:	9902      	ldr	r1, [sp, #8]
    772e:	2400      	movs	r4, #0
    7730:	4019      	ands	r1, r3
    7732:	468c      	mov	ip, r1
    7734:	e5b8      	b.n	72a8 <__aeabi_ddiv+0x19c>
    7736:	4552      	cmp	r2, sl
    7738:	d8be      	bhi.n	76b8 <__aeabi_ddiv+0x5ac>
    773a:	468b      	mov	fp, r1
    773c:	2500      	movs	r5, #0
    773e:	e660      	b.n	7402 <__aeabi_ddiv+0x2f6>
    7740:	9d03      	ldr	r5, [sp, #12]
    7742:	429d      	cmp	r5, r3
    7744:	d3c6      	bcc.n	76d4 <__aeabi_ddiv+0x5c8>
    7746:	0011      	movs	r1, r2
    7748:	e762      	b.n	7610 <__aeabi_ddiv+0x504>
    774a:	2500      	movs	r5, #0
    774c:	e7d8      	b.n	7700 <__aeabi_ddiv+0x5f4>
    774e:	2280      	movs	r2, #128	; 0x80
    7750:	465b      	mov	r3, fp
    7752:	0312      	lsls	r2, r2, #12
    7754:	431a      	orrs	r2, r3
    7756:	9b01      	ldr	r3, [sp, #4]
    7758:	0312      	lsls	r2, r2, #12
    775a:	0b12      	lsrs	r2, r2, #12
    775c:	469c      	mov	ip, r3
    775e:	4688      	mov	r8, r1
    7760:	4c03      	ldr	r4, [pc, #12]	; (7770 <__aeabi_ddiv+0x664>)
    7762:	e5a1      	b.n	72a8 <__aeabi_ddiv+0x19c>
    7764:	000003ff 	.word	0x000003ff
    7768:	feffffff 	.word	0xfeffffff
    776c:	000007fe 	.word	0x000007fe
    7770:	000007ff 	.word	0x000007ff

00007774 <__aeabi_dmul>:
    7774:	b5f0      	push	{r4, r5, r6, r7, lr}
    7776:	4657      	mov	r7, sl
    7778:	4645      	mov	r5, r8
    777a:	46de      	mov	lr, fp
    777c:	464e      	mov	r6, r9
    777e:	b5e0      	push	{r5, r6, r7, lr}
    7780:	030c      	lsls	r4, r1, #12
    7782:	4698      	mov	r8, r3
    7784:	004e      	lsls	r6, r1, #1
    7786:	0b23      	lsrs	r3, r4, #12
    7788:	b087      	sub	sp, #28
    778a:	0007      	movs	r7, r0
    778c:	4692      	mov	sl, r2
    778e:	469b      	mov	fp, r3
    7790:	0d76      	lsrs	r6, r6, #21
    7792:	0fcd      	lsrs	r5, r1, #31
    7794:	2e00      	cmp	r6, #0
    7796:	d06b      	beq.n	7870 <__aeabi_dmul+0xfc>
    7798:	4b6d      	ldr	r3, [pc, #436]	; (7950 <__aeabi_dmul+0x1dc>)
    779a:	429e      	cmp	r6, r3
    779c:	d035      	beq.n	780a <__aeabi_dmul+0x96>
    779e:	2480      	movs	r4, #128	; 0x80
    77a0:	465b      	mov	r3, fp
    77a2:	0f42      	lsrs	r2, r0, #29
    77a4:	0424      	lsls	r4, r4, #16
    77a6:	00db      	lsls	r3, r3, #3
    77a8:	4314      	orrs	r4, r2
    77aa:	431c      	orrs	r4, r3
    77ac:	00c3      	lsls	r3, r0, #3
    77ae:	4699      	mov	r9, r3
    77b0:	4b68      	ldr	r3, [pc, #416]	; (7954 <__aeabi_dmul+0x1e0>)
    77b2:	46a3      	mov	fp, r4
    77b4:	469c      	mov	ip, r3
    77b6:	2300      	movs	r3, #0
    77b8:	2700      	movs	r7, #0
    77ba:	4466      	add	r6, ip
    77bc:	9302      	str	r3, [sp, #8]
    77be:	4643      	mov	r3, r8
    77c0:	031c      	lsls	r4, r3, #12
    77c2:	005a      	lsls	r2, r3, #1
    77c4:	0fdb      	lsrs	r3, r3, #31
    77c6:	4650      	mov	r0, sl
    77c8:	0b24      	lsrs	r4, r4, #12
    77ca:	0d52      	lsrs	r2, r2, #21
    77cc:	4698      	mov	r8, r3
    77ce:	d100      	bne.n	77d2 <__aeabi_dmul+0x5e>
    77d0:	e076      	b.n	78c0 <__aeabi_dmul+0x14c>
    77d2:	4b5f      	ldr	r3, [pc, #380]	; (7950 <__aeabi_dmul+0x1dc>)
    77d4:	429a      	cmp	r2, r3
    77d6:	d06d      	beq.n	78b4 <__aeabi_dmul+0x140>
    77d8:	2380      	movs	r3, #128	; 0x80
    77da:	0f41      	lsrs	r1, r0, #29
    77dc:	041b      	lsls	r3, r3, #16
    77de:	430b      	orrs	r3, r1
    77e0:	495c      	ldr	r1, [pc, #368]	; (7954 <__aeabi_dmul+0x1e0>)
    77e2:	00e4      	lsls	r4, r4, #3
    77e4:	468c      	mov	ip, r1
    77e6:	431c      	orrs	r4, r3
    77e8:	00c3      	lsls	r3, r0, #3
    77ea:	2000      	movs	r0, #0
    77ec:	4462      	add	r2, ip
    77ee:	4641      	mov	r1, r8
    77f0:	18b6      	adds	r6, r6, r2
    77f2:	4069      	eors	r1, r5
    77f4:	1c72      	adds	r2, r6, #1
    77f6:	9101      	str	r1, [sp, #4]
    77f8:	4694      	mov	ip, r2
    77fa:	4307      	orrs	r7, r0
    77fc:	2f0f      	cmp	r7, #15
    77fe:	d900      	bls.n	7802 <__aeabi_dmul+0x8e>
    7800:	e0b0      	b.n	7964 <__aeabi_dmul+0x1f0>
    7802:	4a55      	ldr	r2, [pc, #340]	; (7958 <__aeabi_dmul+0x1e4>)
    7804:	00bf      	lsls	r7, r7, #2
    7806:	59d2      	ldr	r2, [r2, r7]
    7808:	4697      	mov	pc, r2
    780a:	465b      	mov	r3, fp
    780c:	4303      	orrs	r3, r0
    780e:	4699      	mov	r9, r3
    7810:	d000      	beq.n	7814 <__aeabi_dmul+0xa0>
    7812:	e087      	b.n	7924 <__aeabi_dmul+0x1b0>
    7814:	2300      	movs	r3, #0
    7816:	469b      	mov	fp, r3
    7818:	3302      	adds	r3, #2
    781a:	2708      	movs	r7, #8
    781c:	9302      	str	r3, [sp, #8]
    781e:	e7ce      	b.n	77be <__aeabi_dmul+0x4a>
    7820:	4642      	mov	r2, r8
    7822:	9201      	str	r2, [sp, #4]
    7824:	2802      	cmp	r0, #2
    7826:	d067      	beq.n	78f8 <__aeabi_dmul+0x184>
    7828:	2803      	cmp	r0, #3
    782a:	d100      	bne.n	782e <__aeabi_dmul+0xba>
    782c:	e20e      	b.n	7c4c <__aeabi_dmul+0x4d8>
    782e:	2801      	cmp	r0, #1
    7830:	d000      	beq.n	7834 <__aeabi_dmul+0xc0>
    7832:	e162      	b.n	7afa <__aeabi_dmul+0x386>
    7834:	2300      	movs	r3, #0
    7836:	2400      	movs	r4, #0
    7838:	2200      	movs	r2, #0
    783a:	4699      	mov	r9, r3
    783c:	9901      	ldr	r1, [sp, #4]
    783e:	4001      	ands	r1, r0
    7840:	b2cd      	uxtb	r5, r1
    7842:	2100      	movs	r1, #0
    7844:	0312      	lsls	r2, r2, #12
    7846:	0d0b      	lsrs	r3, r1, #20
    7848:	0b12      	lsrs	r2, r2, #12
    784a:	051b      	lsls	r3, r3, #20
    784c:	4313      	orrs	r3, r2
    784e:	4a43      	ldr	r2, [pc, #268]	; (795c <__aeabi_dmul+0x1e8>)
    7850:	0524      	lsls	r4, r4, #20
    7852:	4013      	ands	r3, r2
    7854:	431c      	orrs	r4, r3
    7856:	0064      	lsls	r4, r4, #1
    7858:	07ed      	lsls	r5, r5, #31
    785a:	0864      	lsrs	r4, r4, #1
    785c:	432c      	orrs	r4, r5
    785e:	4648      	mov	r0, r9
    7860:	0021      	movs	r1, r4
    7862:	b007      	add	sp, #28
    7864:	bc3c      	pop	{r2, r3, r4, r5}
    7866:	4690      	mov	r8, r2
    7868:	4699      	mov	r9, r3
    786a:	46a2      	mov	sl, r4
    786c:	46ab      	mov	fp, r5
    786e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7870:	4303      	orrs	r3, r0
    7872:	4699      	mov	r9, r3
    7874:	d04f      	beq.n	7916 <__aeabi_dmul+0x1a2>
    7876:	465b      	mov	r3, fp
    7878:	2b00      	cmp	r3, #0
    787a:	d100      	bne.n	787e <__aeabi_dmul+0x10a>
    787c:	e189      	b.n	7b92 <__aeabi_dmul+0x41e>
    787e:	4658      	mov	r0, fp
    7880:	f000 fd7a 	bl	8378 <__clzsi2>
    7884:	0003      	movs	r3, r0
    7886:	3b0b      	subs	r3, #11
    7888:	2b1c      	cmp	r3, #28
    788a:	dd00      	ble.n	788e <__aeabi_dmul+0x11a>
    788c:	e17a      	b.n	7b84 <__aeabi_dmul+0x410>
    788e:	221d      	movs	r2, #29
    7890:	1ad3      	subs	r3, r2, r3
    7892:	003a      	movs	r2, r7
    7894:	0001      	movs	r1, r0
    7896:	465c      	mov	r4, fp
    7898:	40da      	lsrs	r2, r3
    789a:	3908      	subs	r1, #8
    789c:	408c      	lsls	r4, r1
    789e:	0013      	movs	r3, r2
    78a0:	408f      	lsls	r7, r1
    78a2:	4323      	orrs	r3, r4
    78a4:	469b      	mov	fp, r3
    78a6:	46b9      	mov	r9, r7
    78a8:	2300      	movs	r3, #0
    78aa:	4e2d      	ldr	r6, [pc, #180]	; (7960 <__aeabi_dmul+0x1ec>)
    78ac:	2700      	movs	r7, #0
    78ae:	1a36      	subs	r6, r6, r0
    78b0:	9302      	str	r3, [sp, #8]
    78b2:	e784      	b.n	77be <__aeabi_dmul+0x4a>
    78b4:	4653      	mov	r3, sl
    78b6:	4323      	orrs	r3, r4
    78b8:	d12a      	bne.n	7910 <__aeabi_dmul+0x19c>
    78ba:	2400      	movs	r4, #0
    78bc:	2002      	movs	r0, #2
    78be:	e796      	b.n	77ee <__aeabi_dmul+0x7a>
    78c0:	4653      	mov	r3, sl
    78c2:	4323      	orrs	r3, r4
    78c4:	d020      	beq.n	7908 <__aeabi_dmul+0x194>
    78c6:	2c00      	cmp	r4, #0
    78c8:	d100      	bne.n	78cc <__aeabi_dmul+0x158>
    78ca:	e157      	b.n	7b7c <__aeabi_dmul+0x408>
    78cc:	0020      	movs	r0, r4
    78ce:	f000 fd53 	bl	8378 <__clzsi2>
    78d2:	0003      	movs	r3, r0
    78d4:	3b0b      	subs	r3, #11
    78d6:	2b1c      	cmp	r3, #28
    78d8:	dd00      	ble.n	78dc <__aeabi_dmul+0x168>
    78da:	e149      	b.n	7b70 <__aeabi_dmul+0x3fc>
    78dc:	211d      	movs	r1, #29
    78de:	1acb      	subs	r3, r1, r3
    78e0:	4651      	mov	r1, sl
    78e2:	0002      	movs	r2, r0
    78e4:	40d9      	lsrs	r1, r3
    78e6:	4653      	mov	r3, sl
    78e8:	3a08      	subs	r2, #8
    78ea:	4094      	lsls	r4, r2
    78ec:	4093      	lsls	r3, r2
    78ee:	430c      	orrs	r4, r1
    78f0:	4a1b      	ldr	r2, [pc, #108]	; (7960 <__aeabi_dmul+0x1ec>)
    78f2:	1a12      	subs	r2, r2, r0
    78f4:	2000      	movs	r0, #0
    78f6:	e77a      	b.n	77ee <__aeabi_dmul+0x7a>
    78f8:	2501      	movs	r5, #1
    78fa:	9b01      	ldr	r3, [sp, #4]
    78fc:	4c14      	ldr	r4, [pc, #80]	; (7950 <__aeabi_dmul+0x1dc>)
    78fe:	401d      	ands	r5, r3
    7900:	2300      	movs	r3, #0
    7902:	2200      	movs	r2, #0
    7904:	4699      	mov	r9, r3
    7906:	e79c      	b.n	7842 <__aeabi_dmul+0xce>
    7908:	2400      	movs	r4, #0
    790a:	2200      	movs	r2, #0
    790c:	2001      	movs	r0, #1
    790e:	e76e      	b.n	77ee <__aeabi_dmul+0x7a>
    7910:	4653      	mov	r3, sl
    7912:	2003      	movs	r0, #3
    7914:	e76b      	b.n	77ee <__aeabi_dmul+0x7a>
    7916:	2300      	movs	r3, #0
    7918:	469b      	mov	fp, r3
    791a:	3301      	adds	r3, #1
    791c:	2704      	movs	r7, #4
    791e:	2600      	movs	r6, #0
    7920:	9302      	str	r3, [sp, #8]
    7922:	e74c      	b.n	77be <__aeabi_dmul+0x4a>
    7924:	2303      	movs	r3, #3
    7926:	4681      	mov	r9, r0
    7928:	270c      	movs	r7, #12
    792a:	9302      	str	r3, [sp, #8]
    792c:	e747      	b.n	77be <__aeabi_dmul+0x4a>
    792e:	2280      	movs	r2, #128	; 0x80
    7930:	2300      	movs	r3, #0
    7932:	2500      	movs	r5, #0
    7934:	0312      	lsls	r2, r2, #12
    7936:	4699      	mov	r9, r3
    7938:	4c05      	ldr	r4, [pc, #20]	; (7950 <__aeabi_dmul+0x1dc>)
    793a:	e782      	b.n	7842 <__aeabi_dmul+0xce>
    793c:	465c      	mov	r4, fp
    793e:	464b      	mov	r3, r9
    7940:	9802      	ldr	r0, [sp, #8]
    7942:	e76f      	b.n	7824 <__aeabi_dmul+0xb0>
    7944:	465c      	mov	r4, fp
    7946:	464b      	mov	r3, r9
    7948:	9501      	str	r5, [sp, #4]
    794a:	9802      	ldr	r0, [sp, #8]
    794c:	e76a      	b.n	7824 <__aeabi_dmul+0xb0>
    794e:	46c0      	nop			; (mov r8, r8)
    7950:	000007ff 	.word	0x000007ff
    7954:	fffffc01 	.word	0xfffffc01
    7958:	00008e90 	.word	0x00008e90
    795c:	800fffff 	.word	0x800fffff
    7960:	fffffc0d 	.word	0xfffffc0d
    7964:	464a      	mov	r2, r9
    7966:	4649      	mov	r1, r9
    7968:	0c17      	lsrs	r7, r2, #16
    796a:	0c1a      	lsrs	r2, r3, #16
    796c:	041b      	lsls	r3, r3, #16
    796e:	0c1b      	lsrs	r3, r3, #16
    7970:	0408      	lsls	r0, r1, #16
    7972:	0019      	movs	r1, r3
    7974:	0c00      	lsrs	r0, r0, #16
    7976:	4341      	muls	r1, r0
    7978:	0015      	movs	r5, r2
    797a:	4688      	mov	r8, r1
    797c:	0019      	movs	r1, r3
    797e:	437d      	muls	r5, r7
    7980:	4379      	muls	r1, r7
    7982:	9503      	str	r5, [sp, #12]
    7984:	4689      	mov	r9, r1
    7986:	0029      	movs	r1, r5
    7988:	0015      	movs	r5, r2
    798a:	4345      	muls	r5, r0
    798c:	444d      	add	r5, r9
    798e:	9502      	str	r5, [sp, #8]
    7990:	4645      	mov	r5, r8
    7992:	0c2d      	lsrs	r5, r5, #16
    7994:	46aa      	mov	sl, r5
    7996:	9d02      	ldr	r5, [sp, #8]
    7998:	4455      	add	r5, sl
    799a:	45a9      	cmp	r9, r5
    799c:	d906      	bls.n	79ac <__aeabi_dmul+0x238>
    799e:	468a      	mov	sl, r1
    79a0:	2180      	movs	r1, #128	; 0x80
    79a2:	0249      	lsls	r1, r1, #9
    79a4:	4689      	mov	r9, r1
    79a6:	44ca      	add	sl, r9
    79a8:	4651      	mov	r1, sl
    79aa:	9103      	str	r1, [sp, #12]
    79ac:	0c29      	lsrs	r1, r5, #16
    79ae:	9104      	str	r1, [sp, #16]
    79b0:	4641      	mov	r1, r8
    79b2:	0409      	lsls	r1, r1, #16
    79b4:	042d      	lsls	r5, r5, #16
    79b6:	0c09      	lsrs	r1, r1, #16
    79b8:	4688      	mov	r8, r1
    79ba:	0029      	movs	r1, r5
    79bc:	0c25      	lsrs	r5, r4, #16
    79be:	0424      	lsls	r4, r4, #16
    79c0:	4441      	add	r1, r8
    79c2:	0c24      	lsrs	r4, r4, #16
    79c4:	9105      	str	r1, [sp, #20]
    79c6:	0021      	movs	r1, r4
    79c8:	4341      	muls	r1, r0
    79ca:	4688      	mov	r8, r1
    79cc:	0021      	movs	r1, r4
    79ce:	4379      	muls	r1, r7
    79d0:	468a      	mov	sl, r1
    79d2:	4368      	muls	r0, r5
    79d4:	4641      	mov	r1, r8
    79d6:	4450      	add	r0, sl
    79d8:	4681      	mov	r9, r0
    79da:	0c08      	lsrs	r0, r1, #16
    79dc:	4448      	add	r0, r9
    79de:	436f      	muls	r7, r5
    79e0:	4582      	cmp	sl, r0
    79e2:	d903      	bls.n	79ec <__aeabi_dmul+0x278>
    79e4:	2180      	movs	r1, #128	; 0x80
    79e6:	0249      	lsls	r1, r1, #9
    79e8:	4689      	mov	r9, r1
    79ea:	444f      	add	r7, r9
    79ec:	0c01      	lsrs	r1, r0, #16
    79ee:	4689      	mov	r9, r1
    79f0:	0039      	movs	r1, r7
    79f2:	4449      	add	r1, r9
    79f4:	9102      	str	r1, [sp, #8]
    79f6:	4641      	mov	r1, r8
    79f8:	040f      	lsls	r7, r1, #16
    79fa:	9904      	ldr	r1, [sp, #16]
    79fc:	0c3f      	lsrs	r7, r7, #16
    79fe:	4688      	mov	r8, r1
    7a00:	0400      	lsls	r0, r0, #16
    7a02:	19c0      	adds	r0, r0, r7
    7a04:	4480      	add	r8, r0
    7a06:	4641      	mov	r1, r8
    7a08:	9104      	str	r1, [sp, #16]
    7a0a:	4659      	mov	r1, fp
    7a0c:	0c0f      	lsrs	r7, r1, #16
    7a0e:	0409      	lsls	r1, r1, #16
    7a10:	0c09      	lsrs	r1, r1, #16
    7a12:	4688      	mov	r8, r1
    7a14:	4359      	muls	r1, r3
    7a16:	468a      	mov	sl, r1
    7a18:	0039      	movs	r1, r7
    7a1a:	4351      	muls	r1, r2
    7a1c:	4689      	mov	r9, r1
    7a1e:	4641      	mov	r1, r8
    7a20:	434a      	muls	r2, r1
    7a22:	4651      	mov	r1, sl
    7a24:	0c09      	lsrs	r1, r1, #16
    7a26:	468b      	mov	fp, r1
    7a28:	437b      	muls	r3, r7
    7a2a:	18d2      	adds	r2, r2, r3
    7a2c:	445a      	add	r2, fp
    7a2e:	4293      	cmp	r3, r2
    7a30:	d903      	bls.n	7a3a <__aeabi_dmul+0x2c6>
    7a32:	2380      	movs	r3, #128	; 0x80
    7a34:	025b      	lsls	r3, r3, #9
    7a36:	469b      	mov	fp, r3
    7a38:	44d9      	add	r9, fp
    7a3a:	4651      	mov	r1, sl
    7a3c:	0409      	lsls	r1, r1, #16
    7a3e:	0c09      	lsrs	r1, r1, #16
    7a40:	468a      	mov	sl, r1
    7a42:	4641      	mov	r1, r8
    7a44:	4361      	muls	r1, r4
    7a46:	437c      	muls	r4, r7
    7a48:	0c13      	lsrs	r3, r2, #16
    7a4a:	0412      	lsls	r2, r2, #16
    7a4c:	444b      	add	r3, r9
    7a4e:	4452      	add	r2, sl
    7a50:	46a1      	mov	r9, r4
    7a52:	468a      	mov	sl, r1
    7a54:	003c      	movs	r4, r7
    7a56:	4641      	mov	r1, r8
    7a58:	436c      	muls	r4, r5
    7a5a:	434d      	muls	r5, r1
    7a5c:	4651      	mov	r1, sl
    7a5e:	444d      	add	r5, r9
    7a60:	0c0f      	lsrs	r7, r1, #16
    7a62:	197d      	adds	r5, r7, r5
    7a64:	45a9      	cmp	r9, r5
    7a66:	d903      	bls.n	7a70 <__aeabi_dmul+0x2fc>
    7a68:	2180      	movs	r1, #128	; 0x80
    7a6a:	0249      	lsls	r1, r1, #9
    7a6c:	4688      	mov	r8, r1
    7a6e:	4444      	add	r4, r8
    7a70:	9f04      	ldr	r7, [sp, #16]
    7a72:	9903      	ldr	r1, [sp, #12]
    7a74:	46b8      	mov	r8, r7
    7a76:	4441      	add	r1, r8
    7a78:	468b      	mov	fp, r1
    7a7a:	4583      	cmp	fp, r0
    7a7c:	4180      	sbcs	r0, r0
    7a7e:	4241      	negs	r1, r0
    7a80:	4688      	mov	r8, r1
    7a82:	4651      	mov	r1, sl
    7a84:	0408      	lsls	r0, r1, #16
    7a86:	042f      	lsls	r7, r5, #16
    7a88:	0c00      	lsrs	r0, r0, #16
    7a8a:	183f      	adds	r7, r7, r0
    7a8c:	4658      	mov	r0, fp
    7a8e:	9902      	ldr	r1, [sp, #8]
    7a90:	1810      	adds	r0, r2, r0
    7a92:	4689      	mov	r9, r1
    7a94:	4290      	cmp	r0, r2
    7a96:	4192      	sbcs	r2, r2
    7a98:	444f      	add	r7, r9
    7a9a:	46ba      	mov	sl, r7
    7a9c:	4252      	negs	r2, r2
    7a9e:	4699      	mov	r9, r3
    7aa0:	4693      	mov	fp, r2
    7aa2:	44c2      	add	sl, r8
    7aa4:	44d1      	add	r9, sl
    7aa6:	44cb      	add	fp, r9
    7aa8:	428f      	cmp	r7, r1
    7aaa:	41bf      	sbcs	r7, r7
    7aac:	45c2      	cmp	sl, r8
    7aae:	4189      	sbcs	r1, r1
    7ab0:	4599      	cmp	r9, r3
    7ab2:	419b      	sbcs	r3, r3
    7ab4:	4593      	cmp	fp, r2
    7ab6:	4192      	sbcs	r2, r2
    7ab8:	427f      	negs	r7, r7
    7aba:	4249      	negs	r1, r1
    7abc:	0c2d      	lsrs	r5, r5, #16
    7abe:	4252      	negs	r2, r2
    7ac0:	430f      	orrs	r7, r1
    7ac2:	425b      	negs	r3, r3
    7ac4:	4313      	orrs	r3, r2
    7ac6:	197f      	adds	r7, r7, r5
    7ac8:	18ff      	adds	r7, r7, r3
    7aca:	465b      	mov	r3, fp
    7acc:	193c      	adds	r4, r7, r4
    7ace:	0ddb      	lsrs	r3, r3, #23
    7ad0:	9a05      	ldr	r2, [sp, #20]
    7ad2:	0264      	lsls	r4, r4, #9
    7ad4:	431c      	orrs	r4, r3
    7ad6:	0243      	lsls	r3, r0, #9
    7ad8:	4313      	orrs	r3, r2
    7ada:	1e5d      	subs	r5, r3, #1
    7adc:	41ab      	sbcs	r3, r5
    7ade:	465a      	mov	r2, fp
    7ae0:	0dc0      	lsrs	r0, r0, #23
    7ae2:	4303      	orrs	r3, r0
    7ae4:	0252      	lsls	r2, r2, #9
    7ae6:	4313      	orrs	r3, r2
    7ae8:	01e2      	lsls	r2, r4, #7
    7aea:	d556      	bpl.n	7b9a <__aeabi_dmul+0x426>
    7aec:	2001      	movs	r0, #1
    7aee:	085a      	lsrs	r2, r3, #1
    7af0:	4003      	ands	r3, r0
    7af2:	4313      	orrs	r3, r2
    7af4:	07e2      	lsls	r2, r4, #31
    7af6:	4313      	orrs	r3, r2
    7af8:	0864      	lsrs	r4, r4, #1
    7afa:	485a      	ldr	r0, [pc, #360]	; (7c64 <__aeabi_dmul+0x4f0>)
    7afc:	4460      	add	r0, ip
    7afe:	2800      	cmp	r0, #0
    7b00:	dd4d      	ble.n	7b9e <__aeabi_dmul+0x42a>
    7b02:	075a      	lsls	r2, r3, #29
    7b04:	d009      	beq.n	7b1a <__aeabi_dmul+0x3a6>
    7b06:	220f      	movs	r2, #15
    7b08:	401a      	ands	r2, r3
    7b0a:	2a04      	cmp	r2, #4
    7b0c:	d005      	beq.n	7b1a <__aeabi_dmul+0x3a6>
    7b0e:	1d1a      	adds	r2, r3, #4
    7b10:	429a      	cmp	r2, r3
    7b12:	419b      	sbcs	r3, r3
    7b14:	425b      	negs	r3, r3
    7b16:	18e4      	adds	r4, r4, r3
    7b18:	0013      	movs	r3, r2
    7b1a:	01e2      	lsls	r2, r4, #7
    7b1c:	d504      	bpl.n	7b28 <__aeabi_dmul+0x3b4>
    7b1e:	2080      	movs	r0, #128	; 0x80
    7b20:	4a51      	ldr	r2, [pc, #324]	; (7c68 <__aeabi_dmul+0x4f4>)
    7b22:	00c0      	lsls	r0, r0, #3
    7b24:	4014      	ands	r4, r2
    7b26:	4460      	add	r0, ip
    7b28:	4a50      	ldr	r2, [pc, #320]	; (7c6c <__aeabi_dmul+0x4f8>)
    7b2a:	4290      	cmp	r0, r2
    7b2c:	dd00      	ble.n	7b30 <__aeabi_dmul+0x3bc>
    7b2e:	e6e3      	b.n	78f8 <__aeabi_dmul+0x184>
    7b30:	2501      	movs	r5, #1
    7b32:	08db      	lsrs	r3, r3, #3
    7b34:	0762      	lsls	r2, r4, #29
    7b36:	431a      	orrs	r2, r3
    7b38:	0264      	lsls	r4, r4, #9
    7b3a:	9b01      	ldr	r3, [sp, #4]
    7b3c:	4691      	mov	r9, r2
    7b3e:	0b22      	lsrs	r2, r4, #12
    7b40:	0544      	lsls	r4, r0, #21
    7b42:	0d64      	lsrs	r4, r4, #21
    7b44:	401d      	ands	r5, r3
    7b46:	e67c      	b.n	7842 <__aeabi_dmul+0xce>
    7b48:	2280      	movs	r2, #128	; 0x80
    7b4a:	4659      	mov	r1, fp
    7b4c:	0312      	lsls	r2, r2, #12
    7b4e:	4211      	tst	r1, r2
    7b50:	d008      	beq.n	7b64 <__aeabi_dmul+0x3f0>
    7b52:	4214      	tst	r4, r2
    7b54:	d106      	bne.n	7b64 <__aeabi_dmul+0x3f0>
    7b56:	4322      	orrs	r2, r4
    7b58:	0312      	lsls	r2, r2, #12
    7b5a:	0b12      	lsrs	r2, r2, #12
    7b5c:	4645      	mov	r5, r8
    7b5e:	4699      	mov	r9, r3
    7b60:	4c43      	ldr	r4, [pc, #268]	; (7c70 <__aeabi_dmul+0x4fc>)
    7b62:	e66e      	b.n	7842 <__aeabi_dmul+0xce>
    7b64:	465b      	mov	r3, fp
    7b66:	431a      	orrs	r2, r3
    7b68:	0312      	lsls	r2, r2, #12
    7b6a:	0b12      	lsrs	r2, r2, #12
    7b6c:	4c40      	ldr	r4, [pc, #256]	; (7c70 <__aeabi_dmul+0x4fc>)
    7b6e:	e668      	b.n	7842 <__aeabi_dmul+0xce>
    7b70:	0003      	movs	r3, r0
    7b72:	4654      	mov	r4, sl
    7b74:	3b28      	subs	r3, #40	; 0x28
    7b76:	409c      	lsls	r4, r3
    7b78:	2300      	movs	r3, #0
    7b7a:	e6b9      	b.n	78f0 <__aeabi_dmul+0x17c>
    7b7c:	f000 fbfc 	bl	8378 <__clzsi2>
    7b80:	3020      	adds	r0, #32
    7b82:	e6a6      	b.n	78d2 <__aeabi_dmul+0x15e>
    7b84:	0003      	movs	r3, r0
    7b86:	3b28      	subs	r3, #40	; 0x28
    7b88:	409f      	lsls	r7, r3
    7b8a:	2300      	movs	r3, #0
    7b8c:	46bb      	mov	fp, r7
    7b8e:	4699      	mov	r9, r3
    7b90:	e68a      	b.n	78a8 <__aeabi_dmul+0x134>
    7b92:	f000 fbf1 	bl	8378 <__clzsi2>
    7b96:	3020      	adds	r0, #32
    7b98:	e674      	b.n	7884 <__aeabi_dmul+0x110>
    7b9a:	46b4      	mov	ip, r6
    7b9c:	e7ad      	b.n	7afa <__aeabi_dmul+0x386>
    7b9e:	2501      	movs	r5, #1
    7ba0:	1a2a      	subs	r2, r5, r0
    7ba2:	2a38      	cmp	r2, #56	; 0x38
    7ba4:	dd06      	ble.n	7bb4 <__aeabi_dmul+0x440>
    7ba6:	9b01      	ldr	r3, [sp, #4]
    7ba8:	2400      	movs	r4, #0
    7baa:	401d      	ands	r5, r3
    7bac:	2300      	movs	r3, #0
    7bae:	2200      	movs	r2, #0
    7bb0:	4699      	mov	r9, r3
    7bb2:	e646      	b.n	7842 <__aeabi_dmul+0xce>
    7bb4:	2a1f      	cmp	r2, #31
    7bb6:	dc21      	bgt.n	7bfc <__aeabi_dmul+0x488>
    7bb8:	2520      	movs	r5, #32
    7bba:	0020      	movs	r0, r4
    7bbc:	1aad      	subs	r5, r5, r2
    7bbe:	001e      	movs	r6, r3
    7bc0:	40ab      	lsls	r3, r5
    7bc2:	40a8      	lsls	r0, r5
    7bc4:	40d6      	lsrs	r6, r2
    7bc6:	1e5d      	subs	r5, r3, #1
    7bc8:	41ab      	sbcs	r3, r5
    7bca:	4330      	orrs	r0, r6
    7bcc:	4318      	orrs	r0, r3
    7bce:	40d4      	lsrs	r4, r2
    7bd0:	0743      	lsls	r3, r0, #29
    7bd2:	d009      	beq.n	7be8 <__aeabi_dmul+0x474>
    7bd4:	230f      	movs	r3, #15
    7bd6:	4003      	ands	r3, r0
    7bd8:	2b04      	cmp	r3, #4
    7bda:	d005      	beq.n	7be8 <__aeabi_dmul+0x474>
    7bdc:	0003      	movs	r3, r0
    7bde:	1d18      	adds	r0, r3, #4
    7be0:	4298      	cmp	r0, r3
    7be2:	419b      	sbcs	r3, r3
    7be4:	425b      	negs	r3, r3
    7be6:	18e4      	adds	r4, r4, r3
    7be8:	0223      	lsls	r3, r4, #8
    7bea:	d521      	bpl.n	7c30 <__aeabi_dmul+0x4bc>
    7bec:	2501      	movs	r5, #1
    7bee:	9b01      	ldr	r3, [sp, #4]
    7bf0:	2401      	movs	r4, #1
    7bf2:	401d      	ands	r5, r3
    7bf4:	2300      	movs	r3, #0
    7bf6:	2200      	movs	r2, #0
    7bf8:	4699      	mov	r9, r3
    7bfa:	e622      	b.n	7842 <__aeabi_dmul+0xce>
    7bfc:	251f      	movs	r5, #31
    7bfe:	0021      	movs	r1, r4
    7c00:	426d      	negs	r5, r5
    7c02:	1a28      	subs	r0, r5, r0
    7c04:	40c1      	lsrs	r1, r0
    7c06:	0008      	movs	r0, r1
    7c08:	2a20      	cmp	r2, #32
    7c0a:	d01d      	beq.n	7c48 <__aeabi_dmul+0x4d4>
    7c0c:	355f      	adds	r5, #95	; 0x5f
    7c0e:	1aaa      	subs	r2, r5, r2
    7c10:	4094      	lsls	r4, r2
    7c12:	4323      	orrs	r3, r4
    7c14:	1e5c      	subs	r4, r3, #1
    7c16:	41a3      	sbcs	r3, r4
    7c18:	2507      	movs	r5, #7
    7c1a:	4303      	orrs	r3, r0
    7c1c:	401d      	ands	r5, r3
    7c1e:	2200      	movs	r2, #0
    7c20:	2d00      	cmp	r5, #0
    7c22:	d009      	beq.n	7c38 <__aeabi_dmul+0x4c4>
    7c24:	220f      	movs	r2, #15
    7c26:	2400      	movs	r4, #0
    7c28:	401a      	ands	r2, r3
    7c2a:	0018      	movs	r0, r3
    7c2c:	2a04      	cmp	r2, #4
    7c2e:	d1d6      	bne.n	7bde <__aeabi_dmul+0x46a>
    7c30:	0003      	movs	r3, r0
    7c32:	0765      	lsls	r5, r4, #29
    7c34:	0264      	lsls	r4, r4, #9
    7c36:	0b22      	lsrs	r2, r4, #12
    7c38:	08db      	lsrs	r3, r3, #3
    7c3a:	432b      	orrs	r3, r5
    7c3c:	2501      	movs	r5, #1
    7c3e:	4699      	mov	r9, r3
    7c40:	9b01      	ldr	r3, [sp, #4]
    7c42:	2400      	movs	r4, #0
    7c44:	401d      	ands	r5, r3
    7c46:	e5fc      	b.n	7842 <__aeabi_dmul+0xce>
    7c48:	2400      	movs	r4, #0
    7c4a:	e7e2      	b.n	7c12 <__aeabi_dmul+0x49e>
    7c4c:	2280      	movs	r2, #128	; 0x80
    7c4e:	2501      	movs	r5, #1
    7c50:	0312      	lsls	r2, r2, #12
    7c52:	4322      	orrs	r2, r4
    7c54:	9901      	ldr	r1, [sp, #4]
    7c56:	0312      	lsls	r2, r2, #12
    7c58:	0b12      	lsrs	r2, r2, #12
    7c5a:	400d      	ands	r5, r1
    7c5c:	4699      	mov	r9, r3
    7c5e:	4c04      	ldr	r4, [pc, #16]	; (7c70 <__aeabi_dmul+0x4fc>)
    7c60:	e5ef      	b.n	7842 <__aeabi_dmul+0xce>
    7c62:	46c0      	nop			; (mov r8, r8)
    7c64:	000003ff 	.word	0x000003ff
    7c68:	feffffff 	.word	0xfeffffff
    7c6c:	000007fe 	.word	0x000007fe
    7c70:	000007ff 	.word	0x000007ff

00007c74 <__aeabi_dsub>:
    7c74:	b5f0      	push	{r4, r5, r6, r7, lr}
    7c76:	4646      	mov	r6, r8
    7c78:	46d6      	mov	lr, sl
    7c7a:	464f      	mov	r7, r9
    7c7c:	030c      	lsls	r4, r1, #12
    7c7e:	b5c0      	push	{r6, r7, lr}
    7c80:	0fcd      	lsrs	r5, r1, #31
    7c82:	004e      	lsls	r6, r1, #1
    7c84:	0a61      	lsrs	r1, r4, #9
    7c86:	0f44      	lsrs	r4, r0, #29
    7c88:	430c      	orrs	r4, r1
    7c8a:	00c1      	lsls	r1, r0, #3
    7c8c:	0058      	lsls	r0, r3, #1
    7c8e:	0d40      	lsrs	r0, r0, #21
    7c90:	4684      	mov	ip, r0
    7c92:	468a      	mov	sl, r1
    7c94:	000f      	movs	r7, r1
    7c96:	0319      	lsls	r1, r3, #12
    7c98:	0f50      	lsrs	r0, r2, #29
    7c9a:	0a49      	lsrs	r1, r1, #9
    7c9c:	4301      	orrs	r1, r0
    7c9e:	48c6      	ldr	r0, [pc, #792]	; (7fb8 <__aeabi_dsub+0x344>)
    7ca0:	0d76      	lsrs	r6, r6, #21
    7ca2:	46a8      	mov	r8, r5
    7ca4:	0fdb      	lsrs	r3, r3, #31
    7ca6:	00d2      	lsls	r2, r2, #3
    7ca8:	4584      	cmp	ip, r0
    7caa:	d100      	bne.n	7cae <__aeabi_dsub+0x3a>
    7cac:	e0d8      	b.n	7e60 <__aeabi_dsub+0x1ec>
    7cae:	2001      	movs	r0, #1
    7cb0:	4043      	eors	r3, r0
    7cb2:	42ab      	cmp	r3, r5
    7cb4:	d100      	bne.n	7cb8 <__aeabi_dsub+0x44>
    7cb6:	e0a6      	b.n	7e06 <__aeabi_dsub+0x192>
    7cb8:	4660      	mov	r0, ip
    7cba:	1a35      	subs	r5, r6, r0
    7cbc:	2d00      	cmp	r5, #0
    7cbe:	dc00      	bgt.n	7cc2 <__aeabi_dsub+0x4e>
    7cc0:	e105      	b.n	7ece <__aeabi_dsub+0x25a>
    7cc2:	2800      	cmp	r0, #0
    7cc4:	d110      	bne.n	7ce8 <__aeabi_dsub+0x74>
    7cc6:	000b      	movs	r3, r1
    7cc8:	4313      	orrs	r3, r2
    7cca:	d100      	bne.n	7cce <__aeabi_dsub+0x5a>
    7ccc:	e0d7      	b.n	7e7e <__aeabi_dsub+0x20a>
    7cce:	1e6b      	subs	r3, r5, #1
    7cd0:	2b00      	cmp	r3, #0
    7cd2:	d000      	beq.n	7cd6 <__aeabi_dsub+0x62>
    7cd4:	e14b      	b.n	7f6e <__aeabi_dsub+0x2fa>
    7cd6:	4653      	mov	r3, sl
    7cd8:	1a9f      	subs	r7, r3, r2
    7cda:	45ba      	cmp	sl, r7
    7cdc:	4180      	sbcs	r0, r0
    7cde:	1a64      	subs	r4, r4, r1
    7ce0:	4240      	negs	r0, r0
    7ce2:	1a24      	subs	r4, r4, r0
    7ce4:	2601      	movs	r6, #1
    7ce6:	e01e      	b.n	7d26 <__aeabi_dsub+0xb2>
    7ce8:	4bb3      	ldr	r3, [pc, #716]	; (7fb8 <__aeabi_dsub+0x344>)
    7cea:	429e      	cmp	r6, r3
    7cec:	d048      	beq.n	7d80 <__aeabi_dsub+0x10c>
    7cee:	2380      	movs	r3, #128	; 0x80
    7cf0:	041b      	lsls	r3, r3, #16
    7cf2:	4319      	orrs	r1, r3
    7cf4:	2d38      	cmp	r5, #56	; 0x38
    7cf6:	dd00      	ble.n	7cfa <__aeabi_dsub+0x86>
    7cf8:	e119      	b.n	7f2e <__aeabi_dsub+0x2ba>
    7cfa:	2d1f      	cmp	r5, #31
    7cfc:	dd00      	ble.n	7d00 <__aeabi_dsub+0x8c>
    7cfe:	e14c      	b.n	7f9a <__aeabi_dsub+0x326>
    7d00:	2320      	movs	r3, #32
    7d02:	000f      	movs	r7, r1
    7d04:	1b5b      	subs	r3, r3, r5
    7d06:	0010      	movs	r0, r2
    7d08:	409a      	lsls	r2, r3
    7d0a:	409f      	lsls	r7, r3
    7d0c:	40e8      	lsrs	r0, r5
    7d0e:	1e53      	subs	r3, r2, #1
    7d10:	419a      	sbcs	r2, r3
    7d12:	40e9      	lsrs	r1, r5
    7d14:	4307      	orrs	r7, r0
    7d16:	4317      	orrs	r7, r2
    7d18:	4653      	mov	r3, sl
    7d1a:	1bdf      	subs	r7, r3, r7
    7d1c:	1a61      	subs	r1, r4, r1
    7d1e:	45ba      	cmp	sl, r7
    7d20:	41a4      	sbcs	r4, r4
    7d22:	4264      	negs	r4, r4
    7d24:	1b0c      	subs	r4, r1, r4
    7d26:	0223      	lsls	r3, r4, #8
    7d28:	d400      	bmi.n	7d2c <__aeabi_dsub+0xb8>
    7d2a:	e0c5      	b.n	7eb8 <__aeabi_dsub+0x244>
    7d2c:	0264      	lsls	r4, r4, #9
    7d2e:	0a65      	lsrs	r5, r4, #9
    7d30:	2d00      	cmp	r5, #0
    7d32:	d100      	bne.n	7d36 <__aeabi_dsub+0xc2>
    7d34:	e0f6      	b.n	7f24 <__aeabi_dsub+0x2b0>
    7d36:	0028      	movs	r0, r5
    7d38:	f000 fb1e 	bl	8378 <__clzsi2>
    7d3c:	0003      	movs	r3, r0
    7d3e:	3b08      	subs	r3, #8
    7d40:	2b1f      	cmp	r3, #31
    7d42:	dd00      	ble.n	7d46 <__aeabi_dsub+0xd2>
    7d44:	e0e9      	b.n	7f1a <__aeabi_dsub+0x2a6>
    7d46:	2220      	movs	r2, #32
    7d48:	003c      	movs	r4, r7
    7d4a:	1ad2      	subs	r2, r2, r3
    7d4c:	409d      	lsls	r5, r3
    7d4e:	40d4      	lsrs	r4, r2
    7d50:	409f      	lsls	r7, r3
    7d52:	4325      	orrs	r5, r4
    7d54:	429e      	cmp	r6, r3
    7d56:	dd00      	ble.n	7d5a <__aeabi_dsub+0xe6>
    7d58:	e0db      	b.n	7f12 <__aeabi_dsub+0x29e>
    7d5a:	1b9e      	subs	r6, r3, r6
    7d5c:	1c73      	adds	r3, r6, #1
    7d5e:	2b1f      	cmp	r3, #31
    7d60:	dd00      	ble.n	7d64 <__aeabi_dsub+0xf0>
    7d62:	e10a      	b.n	7f7a <__aeabi_dsub+0x306>
    7d64:	2220      	movs	r2, #32
    7d66:	0038      	movs	r0, r7
    7d68:	1ad2      	subs	r2, r2, r3
    7d6a:	0029      	movs	r1, r5
    7d6c:	4097      	lsls	r7, r2
    7d6e:	002c      	movs	r4, r5
    7d70:	4091      	lsls	r1, r2
    7d72:	40d8      	lsrs	r0, r3
    7d74:	1e7a      	subs	r2, r7, #1
    7d76:	4197      	sbcs	r7, r2
    7d78:	40dc      	lsrs	r4, r3
    7d7a:	2600      	movs	r6, #0
    7d7c:	4301      	orrs	r1, r0
    7d7e:	430f      	orrs	r7, r1
    7d80:	077b      	lsls	r3, r7, #29
    7d82:	d009      	beq.n	7d98 <__aeabi_dsub+0x124>
    7d84:	230f      	movs	r3, #15
    7d86:	403b      	ands	r3, r7
    7d88:	2b04      	cmp	r3, #4
    7d8a:	d005      	beq.n	7d98 <__aeabi_dsub+0x124>
    7d8c:	1d3b      	adds	r3, r7, #4
    7d8e:	42bb      	cmp	r3, r7
    7d90:	41bf      	sbcs	r7, r7
    7d92:	427f      	negs	r7, r7
    7d94:	19e4      	adds	r4, r4, r7
    7d96:	001f      	movs	r7, r3
    7d98:	0223      	lsls	r3, r4, #8
    7d9a:	d525      	bpl.n	7de8 <__aeabi_dsub+0x174>
    7d9c:	4b86      	ldr	r3, [pc, #536]	; (7fb8 <__aeabi_dsub+0x344>)
    7d9e:	3601      	adds	r6, #1
    7da0:	429e      	cmp	r6, r3
    7da2:	d100      	bne.n	7da6 <__aeabi_dsub+0x132>
    7da4:	e0af      	b.n	7f06 <__aeabi_dsub+0x292>
    7da6:	4b85      	ldr	r3, [pc, #532]	; (7fbc <__aeabi_dsub+0x348>)
    7da8:	2501      	movs	r5, #1
    7daa:	401c      	ands	r4, r3
    7dac:	4643      	mov	r3, r8
    7dae:	0762      	lsls	r2, r4, #29
    7db0:	08ff      	lsrs	r7, r7, #3
    7db2:	0264      	lsls	r4, r4, #9
    7db4:	0576      	lsls	r6, r6, #21
    7db6:	4317      	orrs	r7, r2
    7db8:	0b24      	lsrs	r4, r4, #12
    7dba:	0d76      	lsrs	r6, r6, #21
    7dbc:	401d      	ands	r5, r3
    7dbe:	2100      	movs	r1, #0
    7dc0:	0324      	lsls	r4, r4, #12
    7dc2:	0b23      	lsrs	r3, r4, #12
    7dc4:	0d0c      	lsrs	r4, r1, #20
    7dc6:	4a7e      	ldr	r2, [pc, #504]	; (7fc0 <__aeabi_dsub+0x34c>)
    7dc8:	0524      	lsls	r4, r4, #20
    7dca:	431c      	orrs	r4, r3
    7dcc:	4014      	ands	r4, r2
    7dce:	0533      	lsls	r3, r6, #20
    7dd0:	4323      	orrs	r3, r4
    7dd2:	005b      	lsls	r3, r3, #1
    7dd4:	07ed      	lsls	r5, r5, #31
    7dd6:	085b      	lsrs	r3, r3, #1
    7dd8:	432b      	orrs	r3, r5
    7dda:	0038      	movs	r0, r7
    7ddc:	0019      	movs	r1, r3
    7dde:	bc1c      	pop	{r2, r3, r4}
    7de0:	4690      	mov	r8, r2
    7de2:	4699      	mov	r9, r3
    7de4:	46a2      	mov	sl, r4
    7de6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7de8:	2501      	movs	r5, #1
    7dea:	4643      	mov	r3, r8
    7dec:	0762      	lsls	r2, r4, #29
    7dee:	08ff      	lsrs	r7, r7, #3
    7df0:	4317      	orrs	r7, r2
    7df2:	08e4      	lsrs	r4, r4, #3
    7df4:	401d      	ands	r5, r3
    7df6:	4b70      	ldr	r3, [pc, #448]	; (7fb8 <__aeabi_dsub+0x344>)
    7df8:	429e      	cmp	r6, r3
    7dfa:	d036      	beq.n	7e6a <__aeabi_dsub+0x1f6>
    7dfc:	0324      	lsls	r4, r4, #12
    7dfe:	0576      	lsls	r6, r6, #21
    7e00:	0b24      	lsrs	r4, r4, #12
    7e02:	0d76      	lsrs	r6, r6, #21
    7e04:	e7db      	b.n	7dbe <__aeabi_dsub+0x14a>
    7e06:	4663      	mov	r3, ip
    7e08:	1af3      	subs	r3, r6, r3
    7e0a:	2b00      	cmp	r3, #0
    7e0c:	dc00      	bgt.n	7e10 <__aeabi_dsub+0x19c>
    7e0e:	e094      	b.n	7f3a <__aeabi_dsub+0x2c6>
    7e10:	4660      	mov	r0, ip
    7e12:	2800      	cmp	r0, #0
    7e14:	d035      	beq.n	7e82 <__aeabi_dsub+0x20e>
    7e16:	4868      	ldr	r0, [pc, #416]	; (7fb8 <__aeabi_dsub+0x344>)
    7e18:	4286      	cmp	r6, r0
    7e1a:	d0b1      	beq.n	7d80 <__aeabi_dsub+0x10c>
    7e1c:	2780      	movs	r7, #128	; 0x80
    7e1e:	043f      	lsls	r7, r7, #16
    7e20:	4339      	orrs	r1, r7
    7e22:	2b38      	cmp	r3, #56	; 0x38
    7e24:	dc00      	bgt.n	7e28 <__aeabi_dsub+0x1b4>
    7e26:	e0fd      	b.n	8024 <__aeabi_dsub+0x3b0>
    7e28:	430a      	orrs	r2, r1
    7e2a:	0017      	movs	r7, r2
    7e2c:	2100      	movs	r1, #0
    7e2e:	1e7a      	subs	r2, r7, #1
    7e30:	4197      	sbcs	r7, r2
    7e32:	4457      	add	r7, sl
    7e34:	4557      	cmp	r7, sl
    7e36:	4180      	sbcs	r0, r0
    7e38:	1909      	adds	r1, r1, r4
    7e3a:	4244      	negs	r4, r0
    7e3c:	190c      	adds	r4, r1, r4
    7e3e:	0223      	lsls	r3, r4, #8
    7e40:	d53a      	bpl.n	7eb8 <__aeabi_dsub+0x244>
    7e42:	4b5d      	ldr	r3, [pc, #372]	; (7fb8 <__aeabi_dsub+0x344>)
    7e44:	3601      	adds	r6, #1
    7e46:	429e      	cmp	r6, r3
    7e48:	d100      	bne.n	7e4c <__aeabi_dsub+0x1d8>
    7e4a:	e14b      	b.n	80e4 <__aeabi_dsub+0x470>
    7e4c:	2201      	movs	r2, #1
    7e4e:	4b5b      	ldr	r3, [pc, #364]	; (7fbc <__aeabi_dsub+0x348>)
    7e50:	401c      	ands	r4, r3
    7e52:	087b      	lsrs	r3, r7, #1
    7e54:	4017      	ands	r7, r2
    7e56:	431f      	orrs	r7, r3
    7e58:	07e2      	lsls	r2, r4, #31
    7e5a:	4317      	orrs	r7, r2
    7e5c:	0864      	lsrs	r4, r4, #1
    7e5e:	e78f      	b.n	7d80 <__aeabi_dsub+0x10c>
    7e60:	0008      	movs	r0, r1
    7e62:	4310      	orrs	r0, r2
    7e64:	d000      	beq.n	7e68 <__aeabi_dsub+0x1f4>
    7e66:	e724      	b.n	7cb2 <__aeabi_dsub+0x3e>
    7e68:	e721      	b.n	7cae <__aeabi_dsub+0x3a>
    7e6a:	0023      	movs	r3, r4
    7e6c:	433b      	orrs	r3, r7
    7e6e:	d100      	bne.n	7e72 <__aeabi_dsub+0x1fe>
    7e70:	e1b9      	b.n	81e6 <__aeabi_dsub+0x572>
    7e72:	2280      	movs	r2, #128	; 0x80
    7e74:	0312      	lsls	r2, r2, #12
    7e76:	4314      	orrs	r4, r2
    7e78:	0324      	lsls	r4, r4, #12
    7e7a:	0b24      	lsrs	r4, r4, #12
    7e7c:	e79f      	b.n	7dbe <__aeabi_dsub+0x14a>
    7e7e:	002e      	movs	r6, r5
    7e80:	e77e      	b.n	7d80 <__aeabi_dsub+0x10c>
    7e82:	0008      	movs	r0, r1
    7e84:	4310      	orrs	r0, r2
    7e86:	d100      	bne.n	7e8a <__aeabi_dsub+0x216>
    7e88:	e0ca      	b.n	8020 <__aeabi_dsub+0x3ac>
    7e8a:	1e58      	subs	r0, r3, #1
    7e8c:	4684      	mov	ip, r0
    7e8e:	2800      	cmp	r0, #0
    7e90:	d000      	beq.n	7e94 <__aeabi_dsub+0x220>
    7e92:	e0e7      	b.n	8064 <__aeabi_dsub+0x3f0>
    7e94:	4452      	add	r2, sl
    7e96:	4552      	cmp	r2, sl
    7e98:	4180      	sbcs	r0, r0
    7e9a:	1864      	adds	r4, r4, r1
    7e9c:	4240      	negs	r0, r0
    7e9e:	1824      	adds	r4, r4, r0
    7ea0:	0017      	movs	r7, r2
    7ea2:	2601      	movs	r6, #1
    7ea4:	0223      	lsls	r3, r4, #8
    7ea6:	d507      	bpl.n	7eb8 <__aeabi_dsub+0x244>
    7ea8:	2602      	movs	r6, #2
    7eaa:	e7cf      	b.n	7e4c <__aeabi_dsub+0x1d8>
    7eac:	4664      	mov	r4, ip
    7eae:	432c      	orrs	r4, r5
    7eb0:	d100      	bne.n	7eb4 <__aeabi_dsub+0x240>
    7eb2:	e1b3      	b.n	821c <__aeabi_dsub+0x5a8>
    7eb4:	002c      	movs	r4, r5
    7eb6:	4667      	mov	r7, ip
    7eb8:	077b      	lsls	r3, r7, #29
    7eba:	d000      	beq.n	7ebe <__aeabi_dsub+0x24a>
    7ebc:	e762      	b.n	7d84 <__aeabi_dsub+0x110>
    7ebe:	0763      	lsls	r3, r4, #29
    7ec0:	08ff      	lsrs	r7, r7, #3
    7ec2:	431f      	orrs	r7, r3
    7ec4:	2501      	movs	r5, #1
    7ec6:	4643      	mov	r3, r8
    7ec8:	08e4      	lsrs	r4, r4, #3
    7eca:	401d      	ands	r5, r3
    7ecc:	e793      	b.n	7df6 <__aeabi_dsub+0x182>
    7ece:	2d00      	cmp	r5, #0
    7ed0:	d178      	bne.n	7fc4 <__aeabi_dsub+0x350>
    7ed2:	1c75      	adds	r5, r6, #1
    7ed4:	056d      	lsls	r5, r5, #21
    7ed6:	0d6d      	lsrs	r5, r5, #21
    7ed8:	2d01      	cmp	r5, #1
    7eda:	dc00      	bgt.n	7ede <__aeabi_dsub+0x26a>
    7edc:	e0f2      	b.n	80c4 <__aeabi_dsub+0x450>
    7ede:	4650      	mov	r0, sl
    7ee0:	1a80      	subs	r0, r0, r2
    7ee2:	4582      	cmp	sl, r0
    7ee4:	41bf      	sbcs	r7, r7
    7ee6:	1a65      	subs	r5, r4, r1
    7ee8:	427f      	negs	r7, r7
    7eea:	1bed      	subs	r5, r5, r7
    7eec:	4684      	mov	ip, r0
    7eee:	0228      	lsls	r0, r5, #8
    7ef0:	d400      	bmi.n	7ef4 <__aeabi_dsub+0x280>
    7ef2:	e08c      	b.n	800e <__aeabi_dsub+0x39a>
    7ef4:	4650      	mov	r0, sl
    7ef6:	1a17      	subs	r7, r2, r0
    7ef8:	42ba      	cmp	r2, r7
    7efa:	4192      	sbcs	r2, r2
    7efc:	1b0c      	subs	r4, r1, r4
    7efe:	4255      	negs	r5, r2
    7f00:	1b65      	subs	r5, r4, r5
    7f02:	4698      	mov	r8, r3
    7f04:	e714      	b.n	7d30 <__aeabi_dsub+0xbc>
    7f06:	2501      	movs	r5, #1
    7f08:	4643      	mov	r3, r8
    7f0a:	2400      	movs	r4, #0
    7f0c:	401d      	ands	r5, r3
    7f0e:	2700      	movs	r7, #0
    7f10:	e755      	b.n	7dbe <__aeabi_dsub+0x14a>
    7f12:	4c2a      	ldr	r4, [pc, #168]	; (7fbc <__aeabi_dsub+0x348>)
    7f14:	1af6      	subs	r6, r6, r3
    7f16:	402c      	ands	r4, r5
    7f18:	e732      	b.n	7d80 <__aeabi_dsub+0x10c>
    7f1a:	003d      	movs	r5, r7
    7f1c:	3828      	subs	r0, #40	; 0x28
    7f1e:	4085      	lsls	r5, r0
    7f20:	2700      	movs	r7, #0
    7f22:	e717      	b.n	7d54 <__aeabi_dsub+0xe0>
    7f24:	0038      	movs	r0, r7
    7f26:	f000 fa27 	bl	8378 <__clzsi2>
    7f2a:	3020      	adds	r0, #32
    7f2c:	e706      	b.n	7d3c <__aeabi_dsub+0xc8>
    7f2e:	430a      	orrs	r2, r1
    7f30:	0017      	movs	r7, r2
    7f32:	2100      	movs	r1, #0
    7f34:	1e7a      	subs	r2, r7, #1
    7f36:	4197      	sbcs	r7, r2
    7f38:	e6ee      	b.n	7d18 <__aeabi_dsub+0xa4>
    7f3a:	2b00      	cmp	r3, #0
    7f3c:	d000      	beq.n	7f40 <__aeabi_dsub+0x2cc>
    7f3e:	e0e5      	b.n	810c <__aeabi_dsub+0x498>
    7f40:	1c73      	adds	r3, r6, #1
    7f42:	469c      	mov	ip, r3
    7f44:	055b      	lsls	r3, r3, #21
    7f46:	0d5b      	lsrs	r3, r3, #21
    7f48:	2b01      	cmp	r3, #1
    7f4a:	dc00      	bgt.n	7f4e <__aeabi_dsub+0x2da>
    7f4c:	e09f      	b.n	808e <__aeabi_dsub+0x41a>
    7f4e:	4b1a      	ldr	r3, [pc, #104]	; (7fb8 <__aeabi_dsub+0x344>)
    7f50:	459c      	cmp	ip, r3
    7f52:	d100      	bne.n	7f56 <__aeabi_dsub+0x2e2>
    7f54:	e0c5      	b.n	80e2 <__aeabi_dsub+0x46e>
    7f56:	4452      	add	r2, sl
    7f58:	4552      	cmp	r2, sl
    7f5a:	4180      	sbcs	r0, r0
    7f5c:	1864      	adds	r4, r4, r1
    7f5e:	4240      	negs	r0, r0
    7f60:	1824      	adds	r4, r4, r0
    7f62:	07e7      	lsls	r7, r4, #31
    7f64:	0852      	lsrs	r2, r2, #1
    7f66:	4317      	orrs	r7, r2
    7f68:	0864      	lsrs	r4, r4, #1
    7f6a:	4666      	mov	r6, ip
    7f6c:	e708      	b.n	7d80 <__aeabi_dsub+0x10c>
    7f6e:	4812      	ldr	r0, [pc, #72]	; (7fb8 <__aeabi_dsub+0x344>)
    7f70:	4285      	cmp	r5, r0
    7f72:	d100      	bne.n	7f76 <__aeabi_dsub+0x302>
    7f74:	e085      	b.n	8082 <__aeabi_dsub+0x40e>
    7f76:	001d      	movs	r5, r3
    7f78:	e6bc      	b.n	7cf4 <__aeabi_dsub+0x80>
    7f7a:	0029      	movs	r1, r5
    7f7c:	3e1f      	subs	r6, #31
    7f7e:	40f1      	lsrs	r1, r6
    7f80:	2b20      	cmp	r3, #32
    7f82:	d100      	bne.n	7f86 <__aeabi_dsub+0x312>
    7f84:	e07f      	b.n	8086 <__aeabi_dsub+0x412>
    7f86:	2240      	movs	r2, #64	; 0x40
    7f88:	1ad3      	subs	r3, r2, r3
    7f8a:	409d      	lsls	r5, r3
    7f8c:	432f      	orrs	r7, r5
    7f8e:	1e7d      	subs	r5, r7, #1
    7f90:	41af      	sbcs	r7, r5
    7f92:	2400      	movs	r4, #0
    7f94:	430f      	orrs	r7, r1
    7f96:	2600      	movs	r6, #0
    7f98:	e78e      	b.n	7eb8 <__aeabi_dsub+0x244>
    7f9a:	002b      	movs	r3, r5
    7f9c:	000f      	movs	r7, r1
    7f9e:	3b20      	subs	r3, #32
    7fa0:	40df      	lsrs	r7, r3
    7fa2:	2d20      	cmp	r5, #32
    7fa4:	d071      	beq.n	808a <__aeabi_dsub+0x416>
    7fa6:	2340      	movs	r3, #64	; 0x40
    7fa8:	1b5d      	subs	r5, r3, r5
    7faa:	40a9      	lsls	r1, r5
    7fac:	430a      	orrs	r2, r1
    7fae:	1e51      	subs	r1, r2, #1
    7fb0:	418a      	sbcs	r2, r1
    7fb2:	2100      	movs	r1, #0
    7fb4:	4317      	orrs	r7, r2
    7fb6:	e6af      	b.n	7d18 <__aeabi_dsub+0xa4>
    7fb8:	000007ff 	.word	0x000007ff
    7fbc:	ff7fffff 	.word	0xff7fffff
    7fc0:	800fffff 	.word	0x800fffff
    7fc4:	2e00      	cmp	r6, #0
    7fc6:	d03e      	beq.n	8046 <__aeabi_dsub+0x3d2>
    7fc8:	4eb3      	ldr	r6, [pc, #716]	; (8298 <__aeabi_dsub+0x624>)
    7fca:	45b4      	cmp	ip, r6
    7fcc:	d045      	beq.n	805a <__aeabi_dsub+0x3e6>
    7fce:	2680      	movs	r6, #128	; 0x80
    7fd0:	0436      	lsls	r6, r6, #16
    7fd2:	426d      	negs	r5, r5
    7fd4:	4334      	orrs	r4, r6
    7fd6:	2d38      	cmp	r5, #56	; 0x38
    7fd8:	dd00      	ble.n	7fdc <__aeabi_dsub+0x368>
    7fda:	e0a8      	b.n	812e <__aeabi_dsub+0x4ba>
    7fdc:	2d1f      	cmp	r5, #31
    7fde:	dd00      	ble.n	7fe2 <__aeabi_dsub+0x36e>
    7fe0:	e11f      	b.n	8222 <__aeabi_dsub+0x5ae>
    7fe2:	2620      	movs	r6, #32
    7fe4:	0027      	movs	r7, r4
    7fe6:	4650      	mov	r0, sl
    7fe8:	1b76      	subs	r6, r6, r5
    7fea:	40b7      	lsls	r7, r6
    7fec:	40e8      	lsrs	r0, r5
    7fee:	4307      	orrs	r7, r0
    7ff0:	4650      	mov	r0, sl
    7ff2:	40b0      	lsls	r0, r6
    7ff4:	1e46      	subs	r6, r0, #1
    7ff6:	41b0      	sbcs	r0, r6
    7ff8:	40ec      	lsrs	r4, r5
    7ffa:	4338      	orrs	r0, r7
    7ffc:	1a17      	subs	r7, r2, r0
    7ffe:	42ba      	cmp	r2, r7
    8000:	4192      	sbcs	r2, r2
    8002:	1b0c      	subs	r4, r1, r4
    8004:	4252      	negs	r2, r2
    8006:	1aa4      	subs	r4, r4, r2
    8008:	4666      	mov	r6, ip
    800a:	4698      	mov	r8, r3
    800c:	e68b      	b.n	7d26 <__aeabi_dsub+0xb2>
    800e:	4664      	mov	r4, ip
    8010:	4667      	mov	r7, ip
    8012:	432c      	orrs	r4, r5
    8014:	d000      	beq.n	8018 <__aeabi_dsub+0x3a4>
    8016:	e68b      	b.n	7d30 <__aeabi_dsub+0xbc>
    8018:	2500      	movs	r5, #0
    801a:	2600      	movs	r6, #0
    801c:	2700      	movs	r7, #0
    801e:	e6ea      	b.n	7df6 <__aeabi_dsub+0x182>
    8020:	001e      	movs	r6, r3
    8022:	e6ad      	b.n	7d80 <__aeabi_dsub+0x10c>
    8024:	2b1f      	cmp	r3, #31
    8026:	dc60      	bgt.n	80ea <__aeabi_dsub+0x476>
    8028:	2720      	movs	r7, #32
    802a:	1af8      	subs	r0, r7, r3
    802c:	000f      	movs	r7, r1
    802e:	4684      	mov	ip, r0
    8030:	4087      	lsls	r7, r0
    8032:	0010      	movs	r0, r2
    8034:	40d8      	lsrs	r0, r3
    8036:	4307      	orrs	r7, r0
    8038:	4660      	mov	r0, ip
    803a:	4082      	lsls	r2, r0
    803c:	1e50      	subs	r0, r2, #1
    803e:	4182      	sbcs	r2, r0
    8040:	40d9      	lsrs	r1, r3
    8042:	4317      	orrs	r7, r2
    8044:	e6f5      	b.n	7e32 <__aeabi_dsub+0x1be>
    8046:	0026      	movs	r6, r4
    8048:	4650      	mov	r0, sl
    804a:	4306      	orrs	r6, r0
    804c:	d005      	beq.n	805a <__aeabi_dsub+0x3e6>
    804e:	43ed      	mvns	r5, r5
    8050:	2d00      	cmp	r5, #0
    8052:	d0d3      	beq.n	7ffc <__aeabi_dsub+0x388>
    8054:	4e90      	ldr	r6, [pc, #576]	; (8298 <__aeabi_dsub+0x624>)
    8056:	45b4      	cmp	ip, r6
    8058:	d1bd      	bne.n	7fd6 <__aeabi_dsub+0x362>
    805a:	000c      	movs	r4, r1
    805c:	0017      	movs	r7, r2
    805e:	4666      	mov	r6, ip
    8060:	4698      	mov	r8, r3
    8062:	e68d      	b.n	7d80 <__aeabi_dsub+0x10c>
    8064:	488c      	ldr	r0, [pc, #560]	; (8298 <__aeabi_dsub+0x624>)
    8066:	4283      	cmp	r3, r0
    8068:	d00b      	beq.n	8082 <__aeabi_dsub+0x40e>
    806a:	4663      	mov	r3, ip
    806c:	e6d9      	b.n	7e22 <__aeabi_dsub+0x1ae>
    806e:	2d00      	cmp	r5, #0
    8070:	d000      	beq.n	8074 <__aeabi_dsub+0x400>
    8072:	e096      	b.n	81a2 <__aeabi_dsub+0x52e>
    8074:	0008      	movs	r0, r1
    8076:	4310      	orrs	r0, r2
    8078:	d100      	bne.n	807c <__aeabi_dsub+0x408>
    807a:	e0e2      	b.n	8242 <__aeabi_dsub+0x5ce>
    807c:	000c      	movs	r4, r1
    807e:	0017      	movs	r7, r2
    8080:	4698      	mov	r8, r3
    8082:	4e85      	ldr	r6, [pc, #532]	; (8298 <__aeabi_dsub+0x624>)
    8084:	e67c      	b.n	7d80 <__aeabi_dsub+0x10c>
    8086:	2500      	movs	r5, #0
    8088:	e780      	b.n	7f8c <__aeabi_dsub+0x318>
    808a:	2100      	movs	r1, #0
    808c:	e78e      	b.n	7fac <__aeabi_dsub+0x338>
    808e:	0023      	movs	r3, r4
    8090:	4650      	mov	r0, sl
    8092:	4303      	orrs	r3, r0
    8094:	2e00      	cmp	r6, #0
    8096:	d000      	beq.n	809a <__aeabi_dsub+0x426>
    8098:	e0a8      	b.n	81ec <__aeabi_dsub+0x578>
    809a:	2b00      	cmp	r3, #0
    809c:	d100      	bne.n	80a0 <__aeabi_dsub+0x42c>
    809e:	e0de      	b.n	825e <__aeabi_dsub+0x5ea>
    80a0:	000b      	movs	r3, r1
    80a2:	4313      	orrs	r3, r2
    80a4:	d100      	bne.n	80a8 <__aeabi_dsub+0x434>
    80a6:	e66b      	b.n	7d80 <__aeabi_dsub+0x10c>
    80a8:	4452      	add	r2, sl
    80aa:	4552      	cmp	r2, sl
    80ac:	4180      	sbcs	r0, r0
    80ae:	1864      	adds	r4, r4, r1
    80b0:	4240      	negs	r0, r0
    80b2:	1824      	adds	r4, r4, r0
    80b4:	0017      	movs	r7, r2
    80b6:	0223      	lsls	r3, r4, #8
    80b8:	d400      	bmi.n	80bc <__aeabi_dsub+0x448>
    80ba:	e6fd      	b.n	7eb8 <__aeabi_dsub+0x244>
    80bc:	4b77      	ldr	r3, [pc, #476]	; (829c <__aeabi_dsub+0x628>)
    80be:	4666      	mov	r6, ip
    80c0:	401c      	ands	r4, r3
    80c2:	e65d      	b.n	7d80 <__aeabi_dsub+0x10c>
    80c4:	0025      	movs	r5, r4
    80c6:	4650      	mov	r0, sl
    80c8:	4305      	orrs	r5, r0
    80ca:	2e00      	cmp	r6, #0
    80cc:	d1cf      	bne.n	806e <__aeabi_dsub+0x3fa>
    80ce:	2d00      	cmp	r5, #0
    80d0:	d14f      	bne.n	8172 <__aeabi_dsub+0x4fe>
    80d2:	000c      	movs	r4, r1
    80d4:	4314      	orrs	r4, r2
    80d6:	d100      	bne.n	80da <__aeabi_dsub+0x466>
    80d8:	e0a0      	b.n	821c <__aeabi_dsub+0x5a8>
    80da:	000c      	movs	r4, r1
    80dc:	0017      	movs	r7, r2
    80de:	4698      	mov	r8, r3
    80e0:	e64e      	b.n	7d80 <__aeabi_dsub+0x10c>
    80e2:	4666      	mov	r6, ip
    80e4:	2400      	movs	r4, #0
    80e6:	2700      	movs	r7, #0
    80e8:	e685      	b.n	7df6 <__aeabi_dsub+0x182>
    80ea:	001f      	movs	r7, r3
    80ec:	0008      	movs	r0, r1
    80ee:	3f20      	subs	r7, #32
    80f0:	40f8      	lsrs	r0, r7
    80f2:	0007      	movs	r7, r0
    80f4:	2b20      	cmp	r3, #32
    80f6:	d100      	bne.n	80fa <__aeabi_dsub+0x486>
    80f8:	e08e      	b.n	8218 <__aeabi_dsub+0x5a4>
    80fa:	2040      	movs	r0, #64	; 0x40
    80fc:	1ac3      	subs	r3, r0, r3
    80fe:	4099      	lsls	r1, r3
    8100:	430a      	orrs	r2, r1
    8102:	1e51      	subs	r1, r2, #1
    8104:	418a      	sbcs	r2, r1
    8106:	2100      	movs	r1, #0
    8108:	4317      	orrs	r7, r2
    810a:	e692      	b.n	7e32 <__aeabi_dsub+0x1be>
    810c:	2e00      	cmp	r6, #0
    810e:	d114      	bne.n	813a <__aeabi_dsub+0x4c6>
    8110:	0026      	movs	r6, r4
    8112:	4650      	mov	r0, sl
    8114:	4306      	orrs	r6, r0
    8116:	d062      	beq.n	81de <__aeabi_dsub+0x56a>
    8118:	43db      	mvns	r3, r3
    811a:	2b00      	cmp	r3, #0
    811c:	d15c      	bne.n	81d8 <__aeabi_dsub+0x564>
    811e:	1887      	adds	r7, r0, r2
    8120:	4297      	cmp	r7, r2
    8122:	4192      	sbcs	r2, r2
    8124:	1864      	adds	r4, r4, r1
    8126:	4252      	negs	r2, r2
    8128:	18a4      	adds	r4, r4, r2
    812a:	4666      	mov	r6, ip
    812c:	e687      	b.n	7e3e <__aeabi_dsub+0x1ca>
    812e:	4650      	mov	r0, sl
    8130:	4320      	orrs	r0, r4
    8132:	1e44      	subs	r4, r0, #1
    8134:	41a0      	sbcs	r0, r4
    8136:	2400      	movs	r4, #0
    8138:	e760      	b.n	7ffc <__aeabi_dsub+0x388>
    813a:	4e57      	ldr	r6, [pc, #348]	; (8298 <__aeabi_dsub+0x624>)
    813c:	45b4      	cmp	ip, r6
    813e:	d04e      	beq.n	81de <__aeabi_dsub+0x56a>
    8140:	2680      	movs	r6, #128	; 0x80
    8142:	0436      	lsls	r6, r6, #16
    8144:	425b      	negs	r3, r3
    8146:	4334      	orrs	r4, r6
    8148:	2b38      	cmp	r3, #56	; 0x38
    814a:	dd00      	ble.n	814e <__aeabi_dsub+0x4da>
    814c:	e07f      	b.n	824e <__aeabi_dsub+0x5da>
    814e:	2b1f      	cmp	r3, #31
    8150:	dd00      	ble.n	8154 <__aeabi_dsub+0x4e0>
    8152:	e08b      	b.n	826c <__aeabi_dsub+0x5f8>
    8154:	2620      	movs	r6, #32
    8156:	0027      	movs	r7, r4
    8158:	4650      	mov	r0, sl
    815a:	1af6      	subs	r6, r6, r3
    815c:	40b7      	lsls	r7, r6
    815e:	40d8      	lsrs	r0, r3
    8160:	4307      	orrs	r7, r0
    8162:	4650      	mov	r0, sl
    8164:	40b0      	lsls	r0, r6
    8166:	1e46      	subs	r6, r0, #1
    8168:	41b0      	sbcs	r0, r6
    816a:	4307      	orrs	r7, r0
    816c:	40dc      	lsrs	r4, r3
    816e:	18bf      	adds	r7, r7, r2
    8170:	e7d6      	b.n	8120 <__aeabi_dsub+0x4ac>
    8172:	000d      	movs	r5, r1
    8174:	4315      	orrs	r5, r2
    8176:	d100      	bne.n	817a <__aeabi_dsub+0x506>
    8178:	e602      	b.n	7d80 <__aeabi_dsub+0x10c>
    817a:	4650      	mov	r0, sl
    817c:	1a80      	subs	r0, r0, r2
    817e:	4582      	cmp	sl, r0
    8180:	41bf      	sbcs	r7, r7
    8182:	1a65      	subs	r5, r4, r1
    8184:	427f      	negs	r7, r7
    8186:	1bed      	subs	r5, r5, r7
    8188:	4684      	mov	ip, r0
    818a:	0228      	lsls	r0, r5, #8
    818c:	d400      	bmi.n	8190 <__aeabi_dsub+0x51c>
    818e:	e68d      	b.n	7eac <__aeabi_dsub+0x238>
    8190:	4650      	mov	r0, sl
    8192:	1a17      	subs	r7, r2, r0
    8194:	42ba      	cmp	r2, r7
    8196:	4192      	sbcs	r2, r2
    8198:	1b0c      	subs	r4, r1, r4
    819a:	4252      	negs	r2, r2
    819c:	1aa4      	subs	r4, r4, r2
    819e:	4698      	mov	r8, r3
    81a0:	e5ee      	b.n	7d80 <__aeabi_dsub+0x10c>
    81a2:	000d      	movs	r5, r1
    81a4:	4315      	orrs	r5, r2
    81a6:	d100      	bne.n	81aa <__aeabi_dsub+0x536>
    81a8:	e76b      	b.n	8082 <__aeabi_dsub+0x40e>
    81aa:	4650      	mov	r0, sl
    81ac:	0767      	lsls	r7, r4, #29
    81ae:	08c0      	lsrs	r0, r0, #3
    81b0:	4307      	orrs	r7, r0
    81b2:	2080      	movs	r0, #128	; 0x80
    81b4:	08e4      	lsrs	r4, r4, #3
    81b6:	0300      	lsls	r0, r0, #12
    81b8:	4204      	tst	r4, r0
    81ba:	d007      	beq.n	81cc <__aeabi_dsub+0x558>
    81bc:	08cd      	lsrs	r5, r1, #3
    81be:	4205      	tst	r5, r0
    81c0:	d104      	bne.n	81cc <__aeabi_dsub+0x558>
    81c2:	002c      	movs	r4, r5
    81c4:	4698      	mov	r8, r3
    81c6:	08d7      	lsrs	r7, r2, #3
    81c8:	0749      	lsls	r1, r1, #29
    81ca:	430f      	orrs	r7, r1
    81cc:	0f7b      	lsrs	r3, r7, #29
    81ce:	00e4      	lsls	r4, r4, #3
    81d0:	431c      	orrs	r4, r3
    81d2:	00ff      	lsls	r7, r7, #3
    81d4:	4e30      	ldr	r6, [pc, #192]	; (8298 <__aeabi_dsub+0x624>)
    81d6:	e5d3      	b.n	7d80 <__aeabi_dsub+0x10c>
    81d8:	4e2f      	ldr	r6, [pc, #188]	; (8298 <__aeabi_dsub+0x624>)
    81da:	45b4      	cmp	ip, r6
    81dc:	d1b4      	bne.n	8148 <__aeabi_dsub+0x4d4>
    81de:	000c      	movs	r4, r1
    81e0:	0017      	movs	r7, r2
    81e2:	4666      	mov	r6, ip
    81e4:	e5cc      	b.n	7d80 <__aeabi_dsub+0x10c>
    81e6:	2700      	movs	r7, #0
    81e8:	2400      	movs	r4, #0
    81ea:	e5e8      	b.n	7dbe <__aeabi_dsub+0x14a>
    81ec:	2b00      	cmp	r3, #0
    81ee:	d039      	beq.n	8264 <__aeabi_dsub+0x5f0>
    81f0:	000b      	movs	r3, r1
    81f2:	4313      	orrs	r3, r2
    81f4:	d100      	bne.n	81f8 <__aeabi_dsub+0x584>
    81f6:	e744      	b.n	8082 <__aeabi_dsub+0x40e>
    81f8:	08c0      	lsrs	r0, r0, #3
    81fa:	0767      	lsls	r7, r4, #29
    81fc:	4307      	orrs	r7, r0
    81fe:	2080      	movs	r0, #128	; 0x80
    8200:	08e4      	lsrs	r4, r4, #3
    8202:	0300      	lsls	r0, r0, #12
    8204:	4204      	tst	r4, r0
    8206:	d0e1      	beq.n	81cc <__aeabi_dsub+0x558>
    8208:	08cb      	lsrs	r3, r1, #3
    820a:	4203      	tst	r3, r0
    820c:	d1de      	bne.n	81cc <__aeabi_dsub+0x558>
    820e:	08d7      	lsrs	r7, r2, #3
    8210:	0749      	lsls	r1, r1, #29
    8212:	430f      	orrs	r7, r1
    8214:	001c      	movs	r4, r3
    8216:	e7d9      	b.n	81cc <__aeabi_dsub+0x558>
    8218:	2100      	movs	r1, #0
    821a:	e771      	b.n	8100 <__aeabi_dsub+0x48c>
    821c:	2500      	movs	r5, #0
    821e:	2700      	movs	r7, #0
    8220:	e5e9      	b.n	7df6 <__aeabi_dsub+0x182>
    8222:	002e      	movs	r6, r5
    8224:	0027      	movs	r7, r4
    8226:	3e20      	subs	r6, #32
    8228:	40f7      	lsrs	r7, r6
    822a:	2d20      	cmp	r5, #32
    822c:	d02f      	beq.n	828e <__aeabi_dsub+0x61a>
    822e:	2640      	movs	r6, #64	; 0x40
    8230:	1b75      	subs	r5, r6, r5
    8232:	40ac      	lsls	r4, r5
    8234:	4650      	mov	r0, sl
    8236:	4320      	orrs	r0, r4
    8238:	1e44      	subs	r4, r0, #1
    823a:	41a0      	sbcs	r0, r4
    823c:	2400      	movs	r4, #0
    823e:	4338      	orrs	r0, r7
    8240:	e6dc      	b.n	7ffc <__aeabi_dsub+0x388>
    8242:	2480      	movs	r4, #128	; 0x80
    8244:	2500      	movs	r5, #0
    8246:	0324      	lsls	r4, r4, #12
    8248:	4e13      	ldr	r6, [pc, #76]	; (8298 <__aeabi_dsub+0x624>)
    824a:	2700      	movs	r7, #0
    824c:	e5d3      	b.n	7df6 <__aeabi_dsub+0x182>
    824e:	4650      	mov	r0, sl
    8250:	4320      	orrs	r0, r4
    8252:	0007      	movs	r7, r0
    8254:	1e78      	subs	r0, r7, #1
    8256:	4187      	sbcs	r7, r0
    8258:	2400      	movs	r4, #0
    825a:	18bf      	adds	r7, r7, r2
    825c:	e760      	b.n	8120 <__aeabi_dsub+0x4ac>
    825e:	000c      	movs	r4, r1
    8260:	0017      	movs	r7, r2
    8262:	e58d      	b.n	7d80 <__aeabi_dsub+0x10c>
    8264:	000c      	movs	r4, r1
    8266:	0017      	movs	r7, r2
    8268:	4e0b      	ldr	r6, [pc, #44]	; (8298 <__aeabi_dsub+0x624>)
    826a:	e589      	b.n	7d80 <__aeabi_dsub+0x10c>
    826c:	001e      	movs	r6, r3
    826e:	0027      	movs	r7, r4
    8270:	3e20      	subs	r6, #32
    8272:	40f7      	lsrs	r7, r6
    8274:	2b20      	cmp	r3, #32
    8276:	d00c      	beq.n	8292 <__aeabi_dsub+0x61e>
    8278:	2640      	movs	r6, #64	; 0x40
    827a:	1af3      	subs	r3, r6, r3
    827c:	409c      	lsls	r4, r3
    827e:	4650      	mov	r0, sl
    8280:	4320      	orrs	r0, r4
    8282:	1e44      	subs	r4, r0, #1
    8284:	41a0      	sbcs	r0, r4
    8286:	4307      	orrs	r7, r0
    8288:	2400      	movs	r4, #0
    828a:	18bf      	adds	r7, r7, r2
    828c:	e748      	b.n	8120 <__aeabi_dsub+0x4ac>
    828e:	2400      	movs	r4, #0
    8290:	e7d0      	b.n	8234 <__aeabi_dsub+0x5c0>
    8292:	2400      	movs	r4, #0
    8294:	e7f3      	b.n	827e <__aeabi_dsub+0x60a>
    8296:	46c0      	nop			; (mov r8, r8)
    8298:	000007ff 	.word	0x000007ff
    829c:	ff7fffff 	.word	0xff7fffff

000082a0 <__aeabi_d2iz>:
    82a0:	b530      	push	{r4, r5, lr}
    82a2:	4d13      	ldr	r5, [pc, #76]	; (82f0 <__aeabi_d2iz+0x50>)
    82a4:	030a      	lsls	r2, r1, #12
    82a6:	004b      	lsls	r3, r1, #1
    82a8:	0b12      	lsrs	r2, r2, #12
    82aa:	0d5b      	lsrs	r3, r3, #21
    82ac:	0fc9      	lsrs	r1, r1, #31
    82ae:	2400      	movs	r4, #0
    82b0:	42ab      	cmp	r3, r5
    82b2:	dd10      	ble.n	82d6 <__aeabi_d2iz+0x36>
    82b4:	4c0f      	ldr	r4, [pc, #60]	; (82f4 <__aeabi_d2iz+0x54>)
    82b6:	42a3      	cmp	r3, r4
    82b8:	dc0f      	bgt.n	82da <__aeabi_d2iz+0x3a>
    82ba:	2480      	movs	r4, #128	; 0x80
    82bc:	4d0e      	ldr	r5, [pc, #56]	; (82f8 <__aeabi_d2iz+0x58>)
    82be:	0364      	lsls	r4, r4, #13
    82c0:	4322      	orrs	r2, r4
    82c2:	1aed      	subs	r5, r5, r3
    82c4:	2d1f      	cmp	r5, #31
    82c6:	dd0b      	ble.n	82e0 <__aeabi_d2iz+0x40>
    82c8:	480c      	ldr	r0, [pc, #48]	; (82fc <__aeabi_d2iz+0x5c>)
    82ca:	1ac3      	subs	r3, r0, r3
    82cc:	40da      	lsrs	r2, r3
    82ce:	4254      	negs	r4, r2
    82d0:	2900      	cmp	r1, #0
    82d2:	d100      	bne.n	82d6 <__aeabi_d2iz+0x36>
    82d4:	0014      	movs	r4, r2
    82d6:	0020      	movs	r0, r4
    82d8:	bd30      	pop	{r4, r5, pc}
    82da:	4b09      	ldr	r3, [pc, #36]	; (8300 <__aeabi_d2iz+0x60>)
    82dc:	18cc      	adds	r4, r1, r3
    82de:	e7fa      	b.n	82d6 <__aeabi_d2iz+0x36>
    82e0:	4c08      	ldr	r4, [pc, #32]	; (8304 <__aeabi_d2iz+0x64>)
    82e2:	40e8      	lsrs	r0, r5
    82e4:	46a4      	mov	ip, r4
    82e6:	4463      	add	r3, ip
    82e8:	409a      	lsls	r2, r3
    82ea:	4302      	orrs	r2, r0
    82ec:	e7ef      	b.n	82ce <__aeabi_d2iz+0x2e>
    82ee:	46c0      	nop			; (mov r8, r8)
    82f0:	000003fe 	.word	0x000003fe
    82f4:	0000041d 	.word	0x0000041d
    82f8:	00000433 	.word	0x00000433
    82fc:	00000413 	.word	0x00000413
    8300:	7fffffff 	.word	0x7fffffff
    8304:	fffffbed 	.word	0xfffffbed

00008308 <__aeabi_ui2d>:
    8308:	b510      	push	{r4, lr}
    830a:	1e04      	subs	r4, r0, #0
    830c:	d028      	beq.n	8360 <__aeabi_ui2d+0x58>
    830e:	f000 f833 	bl	8378 <__clzsi2>
    8312:	4b15      	ldr	r3, [pc, #84]	; (8368 <__aeabi_ui2d+0x60>)
    8314:	4a15      	ldr	r2, [pc, #84]	; (836c <__aeabi_ui2d+0x64>)
    8316:	1a1b      	subs	r3, r3, r0
    8318:	1ad2      	subs	r2, r2, r3
    831a:	2a1f      	cmp	r2, #31
    831c:	dd15      	ble.n	834a <__aeabi_ui2d+0x42>
    831e:	4a14      	ldr	r2, [pc, #80]	; (8370 <__aeabi_ui2d+0x68>)
    8320:	1ad2      	subs	r2, r2, r3
    8322:	4094      	lsls	r4, r2
    8324:	2200      	movs	r2, #0
    8326:	0324      	lsls	r4, r4, #12
    8328:	055b      	lsls	r3, r3, #21
    832a:	0b24      	lsrs	r4, r4, #12
    832c:	0d5b      	lsrs	r3, r3, #21
    832e:	2100      	movs	r1, #0
    8330:	0010      	movs	r0, r2
    8332:	0324      	lsls	r4, r4, #12
    8334:	0d0a      	lsrs	r2, r1, #20
    8336:	0b24      	lsrs	r4, r4, #12
    8338:	0512      	lsls	r2, r2, #20
    833a:	4322      	orrs	r2, r4
    833c:	4c0d      	ldr	r4, [pc, #52]	; (8374 <__aeabi_ui2d+0x6c>)
    833e:	051b      	lsls	r3, r3, #20
    8340:	4022      	ands	r2, r4
    8342:	4313      	orrs	r3, r2
    8344:	005b      	lsls	r3, r3, #1
    8346:	0859      	lsrs	r1, r3, #1
    8348:	bd10      	pop	{r4, pc}
    834a:	0021      	movs	r1, r4
    834c:	4091      	lsls	r1, r2
    834e:	000a      	movs	r2, r1
    8350:	210b      	movs	r1, #11
    8352:	1a08      	subs	r0, r1, r0
    8354:	40c4      	lsrs	r4, r0
    8356:	055b      	lsls	r3, r3, #21
    8358:	0324      	lsls	r4, r4, #12
    835a:	0b24      	lsrs	r4, r4, #12
    835c:	0d5b      	lsrs	r3, r3, #21
    835e:	e7e6      	b.n	832e <__aeabi_ui2d+0x26>
    8360:	2300      	movs	r3, #0
    8362:	2400      	movs	r4, #0
    8364:	2200      	movs	r2, #0
    8366:	e7e2      	b.n	832e <__aeabi_ui2d+0x26>
    8368:	0000041e 	.word	0x0000041e
    836c:	00000433 	.word	0x00000433
    8370:	00000413 	.word	0x00000413
    8374:	800fffff 	.word	0x800fffff

00008378 <__clzsi2>:
    8378:	211c      	movs	r1, #28
    837a:	2301      	movs	r3, #1
    837c:	041b      	lsls	r3, r3, #16
    837e:	4298      	cmp	r0, r3
    8380:	d301      	bcc.n	8386 <__clzsi2+0xe>
    8382:	0c00      	lsrs	r0, r0, #16
    8384:	3910      	subs	r1, #16
    8386:	0a1b      	lsrs	r3, r3, #8
    8388:	4298      	cmp	r0, r3
    838a:	d301      	bcc.n	8390 <__clzsi2+0x18>
    838c:	0a00      	lsrs	r0, r0, #8
    838e:	3908      	subs	r1, #8
    8390:	091b      	lsrs	r3, r3, #4
    8392:	4298      	cmp	r0, r3
    8394:	d301      	bcc.n	839a <__clzsi2+0x22>
    8396:	0900      	lsrs	r0, r0, #4
    8398:	3904      	subs	r1, #4
    839a:	a202      	add	r2, pc, #8	; (adr r2, 83a4 <__clzsi2+0x2c>)
    839c:	5c10      	ldrb	r0, [r2, r0]
    839e:	1840      	adds	r0, r0, r1
    83a0:	4770      	bx	lr
    83a2:	46c0      	nop			; (mov r8, r8)
    83a4:	02020304 	.word	0x02020304
    83a8:	01010101 	.word	0x01010101
	...

000083b4 <__libc_init_array>:
    83b4:	b570      	push	{r4, r5, r6, lr}
    83b6:	2600      	movs	r6, #0
    83b8:	4d0c      	ldr	r5, [pc, #48]	; (83ec <__libc_init_array+0x38>)
    83ba:	4c0d      	ldr	r4, [pc, #52]	; (83f0 <__libc_init_array+0x3c>)
    83bc:	1b64      	subs	r4, r4, r5
    83be:	10a4      	asrs	r4, r4, #2
    83c0:	42a6      	cmp	r6, r4
    83c2:	d109      	bne.n	83d8 <__libc_init_array+0x24>
    83c4:	2600      	movs	r6, #0
    83c6:	f000 fdcd 	bl	8f64 <_init>
    83ca:	4d0a      	ldr	r5, [pc, #40]	; (83f4 <__libc_init_array+0x40>)
    83cc:	4c0a      	ldr	r4, [pc, #40]	; (83f8 <__libc_init_array+0x44>)
    83ce:	1b64      	subs	r4, r4, r5
    83d0:	10a4      	asrs	r4, r4, #2
    83d2:	42a6      	cmp	r6, r4
    83d4:	d105      	bne.n	83e2 <__libc_init_array+0x2e>
    83d6:	bd70      	pop	{r4, r5, r6, pc}
    83d8:	00b3      	lsls	r3, r6, #2
    83da:	58eb      	ldr	r3, [r5, r3]
    83dc:	4798      	blx	r3
    83de:	3601      	adds	r6, #1
    83e0:	e7ee      	b.n	83c0 <__libc_init_array+0xc>
    83e2:	00b3      	lsls	r3, r6, #2
    83e4:	58eb      	ldr	r3, [r5, r3]
    83e6:	4798      	blx	r3
    83e8:	3601      	adds	r6, #1
    83ea:	e7f2      	b.n	83d2 <__libc_init_array+0x1e>
    83ec:	00008f70 	.word	0x00008f70
    83f0:	00008f70 	.word	0x00008f70
    83f4:	00008f70 	.word	0x00008f70
    83f8:	00008f74 	.word	0x00008f74

000083fc <memcpy>:
    83fc:	2300      	movs	r3, #0
    83fe:	b510      	push	{r4, lr}
    8400:	429a      	cmp	r2, r3
    8402:	d100      	bne.n	8406 <memcpy+0xa>
    8404:	bd10      	pop	{r4, pc}
    8406:	5ccc      	ldrb	r4, [r1, r3]
    8408:	54c4      	strb	r4, [r0, r3]
    840a:	3301      	adds	r3, #1
    840c:	e7f8      	b.n	8400 <memcpy+0x4>
	...

00008410 <siprintf>:
    8410:	b40e      	push	{r1, r2, r3}
    8412:	b510      	push	{r4, lr}
    8414:	b09d      	sub	sp, #116	; 0x74
    8416:	a902      	add	r1, sp, #8
    8418:	9002      	str	r0, [sp, #8]
    841a:	6108      	str	r0, [r1, #16]
    841c:	480b      	ldr	r0, [pc, #44]	; (844c <siprintf+0x3c>)
    841e:	2482      	movs	r4, #130	; 0x82
    8420:	6088      	str	r0, [r1, #8]
    8422:	6148      	str	r0, [r1, #20]
    8424:	2001      	movs	r0, #1
    8426:	4240      	negs	r0, r0
    8428:	ab1f      	add	r3, sp, #124	; 0x7c
    842a:	81c8      	strh	r0, [r1, #14]
    842c:	4808      	ldr	r0, [pc, #32]	; (8450 <siprintf+0x40>)
    842e:	cb04      	ldmia	r3!, {r2}
    8430:	00a4      	lsls	r4, r4, #2
    8432:	6800      	ldr	r0, [r0, #0]
    8434:	9301      	str	r3, [sp, #4]
    8436:	818c      	strh	r4, [r1, #12]
    8438:	f000 f8d6 	bl	85e8 <_svfiprintf_r>
    843c:	2300      	movs	r3, #0
    843e:	9a02      	ldr	r2, [sp, #8]
    8440:	7013      	strb	r3, [r2, #0]
    8442:	b01d      	add	sp, #116	; 0x74
    8444:	bc10      	pop	{r4}
    8446:	bc08      	pop	{r3}
    8448:	b003      	add	sp, #12
    844a:	4718      	bx	r3
    844c:	7fffffff 	.word	0x7fffffff
    8450:	20000014 	.word	0x20000014

00008454 <strcmp>:
    8454:	7802      	ldrb	r2, [r0, #0]
    8456:	780b      	ldrb	r3, [r1, #0]
    8458:	2a00      	cmp	r2, #0
    845a:	d003      	beq.n	8464 <strcmp+0x10>
    845c:	3001      	adds	r0, #1
    845e:	3101      	adds	r1, #1
    8460:	429a      	cmp	r2, r3
    8462:	d0f7      	beq.n	8454 <strcmp>
    8464:	1ad0      	subs	r0, r2, r3
    8466:	4770      	bx	lr

00008468 <_malloc_r>:
    8468:	2303      	movs	r3, #3
    846a:	b570      	push	{r4, r5, r6, lr}
    846c:	1ccd      	adds	r5, r1, #3
    846e:	439d      	bics	r5, r3
    8470:	3508      	adds	r5, #8
    8472:	0006      	movs	r6, r0
    8474:	2d0c      	cmp	r5, #12
    8476:	d21e      	bcs.n	84b6 <_malloc_r+0x4e>
    8478:	250c      	movs	r5, #12
    847a:	42a9      	cmp	r1, r5
    847c:	d81d      	bhi.n	84ba <_malloc_r+0x52>
    847e:	0030      	movs	r0, r6
    8480:	f000 fb6d 	bl	8b5e <__malloc_lock>
    8484:	4a25      	ldr	r2, [pc, #148]	; (851c <_malloc_r+0xb4>)
    8486:	6814      	ldr	r4, [r2, #0]
    8488:	0021      	movs	r1, r4
    848a:	2900      	cmp	r1, #0
    848c:	d119      	bne.n	84c2 <_malloc_r+0x5a>
    848e:	4c24      	ldr	r4, [pc, #144]	; (8520 <_malloc_r+0xb8>)
    8490:	6823      	ldr	r3, [r4, #0]
    8492:	2b00      	cmp	r3, #0
    8494:	d103      	bne.n	849e <_malloc_r+0x36>
    8496:	0030      	movs	r0, r6
    8498:	f000 fb32 	bl	8b00 <_sbrk_r>
    849c:	6020      	str	r0, [r4, #0]
    849e:	0029      	movs	r1, r5
    84a0:	0030      	movs	r0, r6
    84a2:	f000 fb2d 	bl	8b00 <_sbrk_r>
    84a6:	1c43      	adds	r3, r0, #1
    84a8:	d12c      	bne.n	8504 <_malloc_r+0x9c>
    84aa:	230c      	movs	r3, #12
    84ac:	0030      	movs	r0, r6
    84ae:	6033      	str	r3, [r6, #0]
    84b0:	f000 fb56 	bl	8b60 <__malloc_unlock>
    84b4:	e003      	b.n	84be <_malloc_r+0x56>
    84b6:	2d00      	cmp	r5, #0
    84b8:	dadf      	bge.n	847a <_malloc_r+0x12>
    84ba:	230c      	movs	r3, #12
    84bc:	6033      	str	r3, [r6, #0]
    84be:	2000      	movs	r0, #0
    84c0:	bd70      	pop	{r4, r5, r6, pc}
    84c2:	680b      	ldr	r3, [r1, #0]
    84c4:	1b5b      	subs	r3, r3, r5
    84c6:	d41a      	bmi.n	84fe <_malloc_r+0x96>
    84c8:	2b0b      	cmp	r3, #11
    84ca:	d903      	bls.n	84d4 <_malloc_r+0x6c>
    84cc:	600b      	str	r3, [r1, #0]
    84ce:	18cc      	adds	r4, r1, r3
    84d0:	6025      	str	r5, [r4, #0]
    84d2:	e003      	b.n	84dc <_malloc_r+0x74>
    84d4:	428c      	cmp	r4, r1
    84d6:	d10e      	bne.n	84f6 <_malloc_r+0x8e>
    84d8:	6863      	ldr	r3, [r4, #4]
    84da:	6013      	str	r3, [r2, #0]
    84dc:	0030      	movs	r0, r6
    84de:	f000 fb3f 	bl	8b60 <__malloc_unlock>
    84e2:	0020      	movs	r0, r4
    84e4:	2207      	movs	r2, #7
    84e6:	300b      	adds	r0, #11
    84e8:	1d23      	adds	r3, r4, #4
    84ea:	4390      	bics	r0, r2
    84ec:	1ac3      	subs	r3, r0, r3
    84ee:	d0e7      	beq.n	84c0 <_malloc_r+0x58>
    84f0:	425a      	negs	r2, r3
    84f2:	50e2      	str	r2, [r4, r3]
    84f4:	e7e4      	b.n	84c0 <_malloc_r+0x58>
    84f6:	684b      	ldr	r3, [r1, #4]
    84f8:	6063      	str	r3, [r4, #4]
    84fa:	000c      	movs	r4, r1
    84fc:	e7ee      	b.n	84dc <_malloc_r+0x74>
    84fe:	000c      	movs	r4, r1
    8500:	6849      	ldr	r1, [r1, #4]
    8502:	e7c2      	b.n	848a <_malloc_r+0x22>
    8504:	2303      	movs	r3, #3
    8506:	1cc4      	adds	r4, r0, #3
    8508:	439c      	bics	r4, r3
    850a:	42a0      	cmp	r0, r4
    850c:	d0e0      	beq.n	84d0 <_malloc_r+0x68>
    850e:	1a21      	subs	r1, r4, r0
    8510:	0030      	movs	r0, r6
    8512:	f000 faf5 	bl	8b00 <_sbrk_r>
    8516:	1c43      	adds	r3, r0, #1
    8518:	d1da      	bne.n	84d0 <_malloc_r+0x68>
    851a:	e7c6      	b.n	84aa <_malloc_r+0x42>
    851c:	200000dc 	.word	0x200000dc
    8520:	200000e0 	.word	0x200000e0

00008524 <__ssputs_r>:
    8524:	b5f0      	push	{r4, r5, r6, r7, lr}
    8526:	688e      	ldr	r6, [r1, #8]
    8528:	b085      	sub	sp, #20
    852a:	0007      	movs	r7, r0
    852c:	000c      	movs	r4, r1
    852e:	9203      	str	r2, [sp, #12]
    8530:	9301      	str	r3, [sp, #4]
    8532:	429e      	cmp	r6, r3
    8534:	d839      	bhi.n	85aa <__ssputs_r+0x86>
    8536:	2390      	movs	r3, #144	; 0x90
    8538:	898a      	ldrh	r2, [r1, #12]
    853a:	00db      	lsls	r3, r3, #3
    853c:	421a      	tst	r2, r3
    853e:	d034      	beq.n	85aa <__ssputs_r+0x86>
    8540:	2503      	movs	r5, #3
    8542:	6909      	ldr	r1, [r1, #16]
    8544:	6823      	ldr	r3, [r4, #0]
    8546:	1a5b      	subs	r3, r3, r1
    8548:	9302      	str	r3, [sp, #8]
    854a:	6963      	ldr	r3, [r4, #20]
    854c:	9802      	ldr	r0, [sp, #8]
    854e:	435d      	muls	r5, r3
    8550:	0feb      	lsrs	r3, r5, #31
    8552:	195d      	adds	r5, r3, r5
    8554:	9b01      	ldr	r3, [sp, #4]
    8556:	106d      	asrs	r5, r5, #1
    8558:	3301      	adds	r3, #1
    855a:	181b      	adds	r3, r3, r0
    855c:	42ab      	cmp	r3, r5
    855e:	d900      	bls.n	8562 <__ssputs_r+0x3e>
    8560:	001d      	movs	r5, r3
    8562:	0553      	lsls	r3, r2, #21
    8564:	d532      	bpl.n	85cc <__ssputs_r+0xa8>
    8566:	0029      	movs	r1, r5
    8568:	0038      	movs	r0, r7
    856a:	f7ff ff7d 	bl	8468 <_malloc_r>
    856e:	1e06      	subs	r6, r0, #0
    8570:	d109      	bne.n	8586 <__ssputs_r+0x62>
    8572:	230c      	movs	r3, #12
    8574:	603b      	str	r3, [r7, #0]
    8576:	2340      	movs	r3, #64	; 0x40
    8578:	2001      	movs	r0, #1
    857a:	89a2      	ldrh	r2, [r4, #12]
    857c:	4240      	negs	r0, r0
    857e:	4313      	orrs	r3, r2
    8580:	81a3      	strh	r3, [r4, #12]
    8582:	b005      	add	sp, #20
    8584:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8586:	9a02      	ldr	r2, [sp, #8]
    8588:	6921      	ldr	r1, [r4, #16]
    858a:	f7ff ff37 	bl	83fc <memcpy>
    858e:	89a3      	ldrh	r3, [r4, #12]
    8590:	4a14      	ldr	r2, [pc, #80]	; (85e4 <__ssputs_r+0xc0>)
    8592:	401a      	ands	r2, r3
    8594:	2380      	movs	r3, #128	; 0x80
    8596:	4313      	orrs	r3, r2
    8598:	81a3      	strh	r3, [r4, #12]
    859a:	9b02      	ldr	r3, [sp, #8]
    859c:	6126      	str	r6, [r4, #16]
    859e:	18f6      	adds	r6, r6, r3
    85a0:	6026      	str	r6, [r4, #0]
    85a2:	6165      	str	r5, [r4, #20]
    85a4:	9e01      	ldr	r6, [sp, #4]
    85a6:	1aed      	subs	r5, r5, r3
    85a8:	60a5      	str	r5, [r4, #8]
    85aa:	9b01      	ldr	r3, [sp, #4]
    85ac:	42b3      	cmp	r3, r6
    85ae:	d200      	bcs.n	85b2 <__ssputs_r+0x8e>
    85b0:	001e      	movs	r6, r3
    85b2:	0032      	movs	r2, r6
    85b4:	9903      	ldr	r1, [sp, #12]
    85b6:	6820      	ldr	r0, [r4, #0]
    85b8:	f000 fabf 	bl	8b3a <memmove>
    85bc:	68a3      	ldr	r3, [r4, #8]
    85be:	2000      	movs	r0, #0
    85c0:	1b9b      	subs	r3, r3, r6
    85c2:	60a3      	str	r3, [r4, #8]
    85c4:	6823      	ldr	r3, [r4, #0]
    85c6:	199e      	adds	r6, r3, r6
    85c8:	6026      	str	r6, [r4, #0]
    85ca:	e7da      	b.n	8582 <__ssputs_r+0x5e>
    85cc:	002a      	movs	r2, r5
    85ce:	0038      	movs	r0, r7
    85d0:	f000 fb12 	bl	8bf8 <_realloc_r>
    85d4:	1e06      	subs	r6, r0, #0
    85d6:	d1e0      	bne.n	859a <__ssputs_r+0x76>
    85d8:	6921      	ldr	r1, [r4, #16]
    85da:	0038      	movs	r0, r7
    85dc:	f000 fac2 	bl	8b64 <_free_r>
    85e0:	e7c7      	b.n	8572 <__ssputs_r+0x4e>
    85e2:	46c0      	nop			; (mov r8, r8)
    85e4:	fffffb7f 	.word	0xfffffb7f

000085e8 <_svfiprintf_r>:
    85e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    85ea:	b09f      	sub	sp, #124	; 0x7c
    85ec:	9002      	str	r0, [sp, #8]
    85ee:	9305      	str	r3, [sp, #20]
    85f0:	898b      	ldrh	r3, [r1, #12]
    85f2:	000f      	movs	r7, r1
    85f4:	0016      	movs	r6, r2
    85f6:	061b      	lsls	r3, r3, #24
    85f8:	d511      	bpl.n	861e <_svfiprintf_r+0x36>
    85fa:	690b      	ldr	r3, [r1, #16]
    85fc:	2b00      	cmp	r3, #0
    85fe:	d10e      	bne.n	861e <_svfiprintf_r+0x36>
    8600:	2140      	movs	r1, #64	; 0x40
    8602:	f7ff ff31 	bl	8468 <_malloc_r>
    8606:	6038      	str	r0, [r7, #0]
    8608:	6138      	str	r0, [r7, #16]
    860a:	2800      	cmp	r0, #0
    860c:	d105      	bne.n	861a <_svfiprintf_r+0x32>
    860e:	230c      	movs	r3, #12
    8610:	9a02      	ldr	r2, [sp, #8]
    8612:	3801      	subs	r0, #1
    8614:	6013      	str	r3, [r2, #0]
    8616:	b01f      	add	sp, #124	; 0x7c
    8618:	bdf0      	pop	{r4, r5, r6, r7, pc}
    861a:	2340      	movs	r3, #64	; 0x40
    861c:	617b      	str	r3, [r7, #20]
    861e:	2300      	movs	r3, #0
    8620:	ad06      	add	r5, sp, #24
    8622:	616b      	str	r3, [r5, #20]
    8624:	3320      	adds	r3, #32
    8626:	766b      	strb	r3, [r5, #25]
    8628:	3310      	adds	r3, #16
    862a:	76ab      	strb	r3, [r5, #26]
    862c:	0034      	movs	r4, r6
    862e:	7823      	ldrb	r3, [r4, #0]
    8630:	2b00      	cmp	r3, #0
    8632:	d147      	bne.n	86c4 <_svfiprintf_r+0xdc>
    8634:	1ba3      	subs	r3, r4, r6
    8636:	9304      	str	r3, [sp, #16]
    8638:	d00d      	beq.n	8656 <_svfiprintf_r+0x6e>
    863a:	1ba3      	subs	r3, r4, r6
    863c:	0032      	movs	r2, r6
    863e:	0039      	movs	r1, r7
    8640:	9802      	ldr	r0, [sp, #8]
    8642:	f7ff ff6f 	bl	8524 <__ssputs_r>
    8646:	1c43      	adds	r3, r0, #1
    8648:	d100      	bne.n	864c <_svfiprintf_r+0x64>
    864a:	e0b5      	b.n	87b8 <_svfiprintf_r+0x1d0>
    864c:	696a      	ldr	r2, [r5, #20]
    864e:	9b04      	ldr	r3, [sp, #16]
    8650:	4694      	mov	ip, r2
    8652:	4463      	add	r3, ip
    8654:	616b      	str	r3, [r5, #20]
    8656:	7823      	ldrb	r3, [r4, #0]
    8658:	2b00      	cmp	r3, #0
    865a:	d100      	bne.n	865e <_svfiprintf_r+0x76>
    865c:	e0ac      	b.n	87b8 <_svfiprintf_r+0x1d0>
    865e:	2201      	movs	r2, #1
    8660:	2300      	movs	r3, #0
    8662:	4252      	negs	r2, r2
    8664:	606a      	str	r2, [r5, #4]
    8666:	a902      	add	r1, sp, #8
    8668:	3254      	adds	r2, #84	; 0x54
    866a:	1852      	adds	r2, r2, r1
    866c:	3401      	adds	r4, #1
    866e:	602b      	str	r3, [r5, #0]
    8670:	60eb      	str	r3, [r5, #12]
    8672:	60ab      	str	r3, [r5, #8]
    8674:	7013      	strb	r3, [r2, #0]
    8676:	65ab      	str	r3, [r5, #88]	; 0x58
    8678:	4e58      	ldr	r6, [pc, #352]	; (87dc <_svfiprintf_r+0x1f4>)
    867a:	2205      	movs	r2, #5
    867c:	7821      	ldrb	r1, [r4, #0]
    867e:	0030      	movs	r0, r6
    8680:	f000 fa50 	bl	8b24 <memchr>
    8684:	1c62      	adds	r2, r4, #1
    8686:	2800      	cmp	r0, #0
    8688:	d120      	bne.n	86cc <_svfiprintf_r+0xe4>
    868a:	6829      	ldr	r1, [r5, #0]
    868c:	06cb      	lsls	r3, r1, #27
    868e:	d504      	bpl.n	869a <_svfiprintf_r+0xb2>
    8690:	2353      	movs	r3, #83	; 0x53
    8692:	ae02      	add	r6, sp, #8
    8694:	3020      	adds	r0, #32
    8696:	199b      	adds	r3, r3, r6
    8698:	7018      	strb	r0, [r3, #0]
    869a:	070b      	lsls	r3, r1, #28
    869c:	d504      	bpl.n	86a8 <_svfiprintf_r+0xc0>
    869e:	2353      	movs	r3, #83	; 0x53
    86a0:	202b      	movs	r0, #43	; 0x2b
    86a2:	ae02      	add	r6, sp, #8
    86a4:	199b      	adds	r3, r3, r6
    86a6:	7018      	strb	r0, [r3, #0]
    86a8:	7823      	ldrb	r3, [r4, #0]
    86aa:	2b2a      	cmp	r3, #42	; 0x2a
    86ac:	d016      	beq.n	86dc <_svfiprintf_r+0xf4>
    86ae:	2000      	movs	r0, #0
    86b0:	210a      	movs	r1, #10
    86b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    86b4:	7822      	ldrb	r2, [r4, #0]
    86b6:	3a30      	subs	r2, #48	; 0x30
    86b8:	2a09      	cmp	r2, #9
    86ba:	d955      	bls.n	8768 <_svfiprintf_r+0x180>
    86bc:	2800      	cmp	r0, #0
    86be:	d015      	beq.n	86ec <_svfiprintf_r+0x104>
    86c0:	9309      	str	r3, [sp, #36]	; 0x24
    86c2:	e013      	b.n	86ec <_svfiprintf_r+0x104>
    86c4:	2b25      	cmp	r3, #37	; 0x25
    86c6:	d0b5      	beq.n	8634 <_svfiprintf_r+0x4c>
    86c8:	3401      	adds	r4, #1
    86ca:	e7b0      	b.n	862e <_svfiprintf_r+0x46>
    86cc:	2301      	movs	r3, #1
    86ce:	1b80      	subs	r0, r0, r6
    86d0:	4083      	lsls	r3, r0
    86d2:	6829      	ldr	r1, [r5, #0]
    86d4:	0014      	movs	r4, r2
    86d6:	430b      	orrs	r3, r1
    86d8:	602b      	str	r3, [r5, #0]
    86da:	e7cd      	b.n	8678 <_svfiprintf_r+0x90>
    86dc:	9b05      	ldr	r3, [sp, #20]
    86de:	1d18      	adds	r0, r3, #4
    86e0:	681b      	ldr	r3, [r3, #0]
    86e2:	9005      	str	r0, [sp, #20]
    86e4:	2b00      	cmp	r3, #0
    86e6:	db39      	blt.n	875c <_svfiprintf_r+0x174>
    86e8:	9309      	str	r3, [sp, #36]	; 0x24
    86ea:	0014      	movs	r4, r2
    86ec:	7823      	ldrb	r3, [r4, #0]
    86ee:	2b2e      	cmp	r3, #46	; 0x2e
    86f0:	d10b      	bne.n	870a <_svfiprintf_r+0x122>
    86f2:	7863      	ldrb	r3, [r4, #1]
    86f4:	1c62      	adds	r2, r4, #1
    86f6:	2b2a      	cmp	r3, #42	; 0x2a
    86f8:	d13e      	bne.n	8778 <_svfiprintf_r+0x190>
    86fa:	9b05      	ldr	r3, [sp, #20]
    86fc:	3402      	adds	r4, #2
    86fe:	1d1a      	adds	r2, r3, #4
    8700:	681b      	ldr	r3, [r3, #0]
    8702:	9205      	str	r2, [sp, #20]
    8704:	2b00      	cmp	r3, #0
    8706:	db34      	blt.n	8772 <_svfiprintf_r+0x18a>
    8708:	9307      	str	r3, [sp, #28]
    870a:	4e35      	ldr	r6, [pc, #212]	; (87e0 <_svfiprintf_r+0x1f8>)
    870c:	7821      	ldrb	r1, [r4, #0]
    870e:	2203      	movs	r2, #3
    8710:	0030      	movs	r0, r6
    8712:	f000 fa07 	bl	8b24 <memchr>
    8716:	2800      	cmp	r0, #0
    8718:	d006      	beq.n	8728 <_svfiprintf_r+0x140>
    871a:	2340      	movs	r3, #64	; 0x40
    871c:	1b80      	subs	r0, r0, r6
    871e:	4083      	lsls	r3, r0
    8720:	682a      	ldr	r2, [r5, #0]
    8722:	3401      	adds	r4, #1
    8724:	4313      	orrs	r3, r2
    8726:	602b      	str	r3, [r5, #0]
    8728:	7821      	ldrb	r1, [r4, #0]
    872a:	2206      	movs	r2, #6
    872c:	482d      	ldr	r0, [pc, #180]	; (87e4 <_svfiprintf_r+0x1fc>)
    872e:	1c66      	adds	r6, r4, #1
    8730:	7629      	strb	r1, [r5, #24]
    8732:	f000 f9f7 	bl	8b24 <memchr>
    8736:	2800      	cmp	r0, #0
    8738:	d046      	beq.n	87c8 <_svfiprintf_r+0x1e0>
    873a:	4b2b      	ldr	r3, [pc, #172]	; (87e8 <_svfiprintf_r+0x200>)
    873c:	2b00      	cmp	r3, #0
    873e:	d12f      	bne.n	87a0 <_svfiprintf_r+0x1b8>
    8740:	6829      	ldr	r1, [r5, #0]
    8742:	9b05      	ldr	r3, [sp, #20]
    8744:	2207      	movs	r2, #7
    8746:	05c9      	lsls	r1, r1, #23
    8748:	d528      	bpl.n	879c <_svfiprintf_r+0x1b4>
    874a:	189b      	adds	r3, r3, r2
    874c:	4393      	bics	r3, r2
    874e:	3308      	adds	r3, #8
    8750:	9305      	str	r3, [sp, #20]
    8752:	696b      	ldr	r3, [r5, #20]
    8754:	9a03      	ldr	r2, [sp, #12]
    8756:	189b      	adds	r3, r3, r2
    8758:	616b      	str	r3, [r5, #20]
    875a:	e767      	b.n	862c <_svfiprintf_r+0x44>
    875c:	425b      	negs	r3, r3
    875e:	60eb      	str	r3, [r5, #12]
    8760:	2302      	movs	r3, #2
    8762:	430b      	orrs	r3, r1
    8764:	602b      	str	r3, [r5, #0]
    8766:	e7c0      	b.n	86ea <_svfiprintf_r+0x102>
    8768:	434b      	muls	r3, r1
    876a:	3401      	adds	r4, #1
    876c:	189b      	adds	r3, r3, r2
    876e:	2001      	movs	r0, #1
    8770:	e7a0      	b.n	86b4 <_svfiprintf_r+0xcc>
    8772:	2301      	movs	r3, #1
    8774:	425b      	negs	r3, r3
    8776:	e7c7      	b.n	8708 <_svfiprintf_r+0x120>
    8778:	2300      	movs	r3, #0
    877a:	0014      	movs	r4, r2
    877c:	200a      	movs	r0, #10
    877e:	001a      	movs	r2, r3
    8780:	606b      	str	r3, [r5, #4]
    8782:	7821      	ldrb	r1, [r4, #0]
    8784:	3930      	subs	r1, #48	; 0x30
    8786:	2909      	cmp	r1, #9
    8788:	d903      	bls.n	8792 <_svfiprintf_r+0x1aa>
    878a:	2b00      	cmp	r3, #0
    878c:	d0bd      	beq.n	870a <_svfiprintf_r+0x122>
    878e:	9207      	str	r2, [sp, #28]
    8790:	e7bb      	b.n	870a <_svfiprintf_r+0x122>
    8792:	4342      	muls	r2, r0
    8794:	3401      	adds	r4, #1
    8796:	1852      	adds	r2, r2, r1
    8798:	2301      	movs	r3, #1
    879a:	e7f2      	b.n	8782 <_svfiprintf_r+0x19a>
    879c:	3307      	adds	r3, #7
    879e:	e7d5      	b.n	874c <_svfiprintf_r+0x164>
    87a0:	ab05      	add	r3, sp, #20
    87a2:	9300      	str	r3, [sp, #0]
    87a4:	003a      	movs	r2, r7
    87a6:	4b11      	ldr	r3, [pc, #68]	; (87ec <_svfiprintf_r+0x204>)
    87a8:	0029      	movs	r1, r5
    87aa:	9802      	ldr	r0, [sp, #8]
    87ac:	e000      	b.n	87b0 <_svfiprintf_r+0x1c8>
    87ae:	bf00      	nop
    87b0:	9003      	str	r0, [sp, #12]
    87b2:	9b03      	ldr	r3, [sp, #12]
    87b4:	3301      	adds	r3, #1
    87b6:	d1cc      	bne.n	8752 <_svfiprintf_r+0x16a>
    87b8:	89bb      	ldrh	r3, [r7, #12]
    87ba:	980b      	ldr	r0, [sp, #44]	; 0x2c
    87bc:	065b      	lsls	r3, r3, #25
    87be:	d400      	bmi.n	87c2 <_svfiprintf_r+0x1da>
    87c0:	e729      	b.n	8616 <_svfiprintf_r+0x2e>
    87c2:	2001      	movs	r0, #1
    87c4:	4240      	negs	r0, r0
    87c6:	e726      	b.n	8616 <_svfiprintf_r+0x2e>
    87c8:	ab05      	add	r3, sp, #20
    87ca:	9300      	str	r3, [sp, #0]
    87cc:	003a      	movs	r2, r7
    87ce:	4b07      	ldr	r3, [pc, #28]	; (87ec <_svfiprintf_r+0x204>)
    87d0:	0029      	movs	r1, r5
    87d2:	9802      	ldr	r0, [sp, #8]
    87d4:	f000 f87a 	bl	88cc <_printf_i>
    87d8:	e7ea      	b.n	87b0 <_svfiprintf_r+0x1c8>
    87da:	46c0      	nop			; (mov r8, r8)
    87dc:	00008f30 	.word	0x00008f30
    87e0:	00008f36 	.word	0x00008f36
    87e4:	00008f3a 	.word	0x00008f3a
    87e8:	00000000 	.word	0x00000000
    87ec:	00008525 	.word	0x00008525

000087f0 <_printf_common>:
    87f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    87f2:	0015      	movs	r5, r2
    87f4:	9301      	str	r3, [sp, #4]
    87f6:	688a      	ldr	r2, [r1, #8]
    87f8:	690b      	ldr	r3, [r1, #16]
    87fa:	9000      	str	r0, [sp, #0]
    87fc:	000c      	movs	r4, r1
    87fe:	4293      	cmp	r3, r2
    8800:	da00      	bge.n	8804 <_printf_common+0x14>
    8802:	0013      	movs	r3, r2
    8804:	0022      	movs	r2, r4
    8806:	602b      	str	r3, [r5, #0]
    8808:	3243      	adds	r2, #67	; 0x43
    880a:	7812      	ldrb	r2, [r2, #0]
    880c:	2a00      	cmp	r2, #0
    880e:	d001      	beq.n	8814 <_printf_common+0x24>
    8810:	3301      	adds	r3, #1
    8812:	602b      	str	r3, [r5, #0]
    8814:	6823      	ldr	r3, [r4, #0]
    8816:	069b      	lsls	r3, r3, #26
    8818:	d502      	bpl.n	8820 <_printf_common+0x30>
    881a:	682b      	ldr	r3, [r5, #0]
    881c:	3302      	adds	r3, #2
    881e:	602b      	str	r3, [r5, #0]
    8820:	2706      	movs	r7, #6
    8822:	6823      	ldr	r3, [r4, #0]
    8824:	401f      	ands	r7, r3
    8826:	d027      	beq.n	8878 <_printf_common+0x88>
    8828:	0023      	movs	r3, r4
    882a:	3343      	adds	r3, #67	; 0x43
    882c:	781b      	ldrb	r3, [r3, #0]
    882e:	1e5a      	subs	r2, r3, #1
    8830:	4193      	sbcs	r3, r2
    8832:	6822      	ldr	r2, [r4, #0]
    8834:	0692      	lsls	r2, r2, #26
    8836:	d430      	bmi.n	889a <_printf_common+0xaa>
    8838:	0022      	movs	r2, r4
    883a:	9901      	ldr	r1, [sp, #4]
    883c:	3243      	adds	r2, #67	; 0x43
    883e:	9800      	ldr	r0, [sp, #0]
    8840:	9e08      	ldr	r6, [sp, #32]
    8842:	47b0      	blx	r6
    8844:	1c43      	adds	r3, r0, #1
    8846:	d025      	beq.n	8894 <_printf_common+0xa4>
    8848:	2306      	movs	r3, #6
    884a:	6820      	ldr	r0, [r4, #0]
    884c:	682a      	ldr	r2, [r5, #0]
    884e:	68e1      	ldr	r1, [r4, #12]
    8850:	4003      	ands	r3, r0
    8852:	2500      	movs	r5, #0
    8854:	2b04      	cmp	r3, #4
    8856:	d103      	bne.n	8860 <_printf_common+0x70>
    8858:	1a8d      	subs	r5, r1, r2
    885a:	43eb      	mvns	r3, r5
    885c:	17db      	asrs	r3, r3, #31
    885e:	401d      	ands	r5, r3
    8860:	68a3      	ldr	r3, [r4, #8]
    8862:	6922      	ldr	r2, [r4, #16]
    8864:	4293      	cmp	r3, r2
    8866:	dd01      	ble.n	886c <_printf_common+0x7c>
    8868:	1a9b      	subs	r3, r3, r2
    886a:	18ed      	adds	r5, r5, r3
    886c:	2700      	movs	r7, #0
    886e:	42bd      	cmp	r5, r7
    8870:	d120      	bne.n	88b4 <_printf_common+0xc4>
    8872:	2000      	movs	r0, #0
    8874:	e010      	b.n	8898 <_printf_common+0xa8>
    8876:	3701      	adds	r7, #1
    8878:	68e3      	ldr	r3, [r4, #12]
    887a:	682a      	ldr	r2, [r5, #0]
    887c:	1a9b      	subs	r3, r3, r2
    887e:	429f      	cmp	r7, r3
    8880:	dad2      	bge.n	8828 <_printf_common+0x38>
    8882:	0022      	movs	r2, r4
    8884:	2301      	movs	r3, #1
    8886:	3219      	adds	r2, #25
    8888:	9901      	ldr	r1, [sp, #4]
    888a:	9800      	ldr	r0, [sp, #0]
    888c:	9e08      	ldr	r6, [sp, #32]
    888e:	47b0      	blx	r6
    8890:	1c43      	adds	r3, r0, #1
    8892:	d1f0      	bne.n	8876 <_printf_common+0x86>
    8894:	2001      	movs	r0, #1
    8896:	4240      	negs	r0, r0
    8898:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    889a:	2030      	movs	r0, #48	; 0x30
    889c:	18e1      	adds	r1, r4, r3
    889e:	3143      	adds	r1, #67	; 0x43
    88a0:	7008      	strb	r0, [r1, #0]
    88a2:	0021      	movs	r1, r4
    88a4:	1c5a      	adds	r2, r3, #1
    88a6:	3145      	adds	r1, #69	; 0x45
    88a8:	7809      	ldrb	r1, [r1, #0]
    88aa:	18a2      	adds	r2, r4, r2
    88ac:	3243      	adds	r2, #67	; 0x43
    88ae:	3302      	adds	r3, #2
    88b0:	7011      	strb	r1, [r2, #0]
    88b2:	e7c1      	b.n	8838 <_printf_common+0x48>
    88b4:	0022      	movs	r2, r4
    88b6:	2301      	movs	r3, #1
    88b8:	321a      	adds	r2, #26
    88ba:	9901      	ldr	r1, [sp, #4]
    88bc:	9800      	ldr	r0, [sp, #0]
    88be:	9e08      	ldr	r6, [sp, #32]
    88c0:	47b0      	blx	r6
    88c2:	1c43      	adds	r3, r0, #1
    88c4:	d0e6      	beq.n	8894 <_printf_common+0xa4>
    88c6:	3701      	adds	r7, #1
    88c8:	e7d1      	b.n	886e <_printf_common+0x7e>
	...

000088cc <_printf_i>:
    88cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    88ce:	b08b      	sub	sp, #44	; 0x2c
    88d0:	9206      	str	r2, [sp, #24]
    88d2:	000a      	movs	r2, r1
    88d4:	3243      	adds	r2, #67	; 0x43
    88d6:	9307      	str	r3, [sp, #28]
    88d8:	9005      	str	r0, [sp, #20]
    88da:	9204      	str	r2, [sp, #16]
    88dc:	7e0a      	ldrb	r2, [r1, #24]
    88de:	000c      	movs	r4, r1
    88e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
    88e2:	2a6e      	cmp	r2, #110	; 0x6e
    88e4:	d100      	bne.n	88e8 <_printf_i+0x1c>
    88e6:	e08f      	b.n	8a08 <_printf_i+0x13c>
    88e8:	d817      	bhi.n	891a <_printf_i+0x4e>
    88ea:	2a63      	cmp	r2, #99	; 0x63
    88ec:	d02c      	beq.n	8948 <_printf_i+0x7c>
    88ee:	d808      	bhi.n	8902 <_printf_i+0x36>
    88f0:	2a00      	cmp	r2, #0
    88f2:	d100      	bne.n	88f6 <_printf_i+0x2a>
    88f4:	e099      	b.n	8a2a <_printf_i+0x15e>
    88f6:	2a58      	cmp	r2, #88	; 0x58
    88f8:	d054      	beq.n	89a4 <_printf_i+0xd8>
    88fa:	0026      	movs	r6, r4
    88fc:	3642      	adds	r6, #66	; 0x42
    88fe:	7032      	strb	r2, [r6, #0]
    8900:	e029      	b.n	8956 <_printf_i+0x8a>
    8902:	2a64      	cmp	r2, #100	; 0x64
    8904:	d001      	beq.n	890a <_printf_i+0x3e>
    8906:	2a69      	cmp	r2, #105	; 0x69
    8908:	d1f7      	bne.n	88fa <_printf_i+0x2e>
    890a:	6821      	ldr	r1, [r4, #0]
    890c:	681a      	ldr	r2, [r3, #0]
    890e:	0608      	lsls	r0, r1, #24
    8910:	d523      	bpl.n	895a <_printf_i+0x8e>
    8912:	1d11      	adds	r1, r2, #4
    8914:	6019      	str	r1, [r3, #0]
    8916:	6815      	ldr	r5, [r2, #0]
    8918:	e025      	b.n	8966 <_printf_i+0x9a>
    891a:	2a73      	cmp	r2, #115	; 0x73
    891c:	d100      	bne.n	8920 <_printf_i+0x54>
    891e:	e088      	b.n	8a32 <_printf_i+0x166>
    8920:	d808      	bhi.n	8934 <_printf_i+0x68>
    8922:	2a6f      	cmp	r2, #111	; 0x6f
    8924:	d029      	beq.n	897a <_printf_i+0xae>
    8926:	2a70      	cmp	r2, #112	; 0x70
    8928:	d1e7      	bne.n	88fa <_printf_i+0x2e>
    892a:	2220      	movs	r2, #32
    892c:	6809      	ldr	r1, [r1, #0]
    892e:	430a      	orrs	r2, r1
    8930:	6022      	str	r2, [r4, #0]
    8932:	e003      	b.n	893c <_printf_i+0x70>
    8934:	2a75      	cmp	r2, #117	; 0x75
    8936:	d020      	beq.n	897a <_printf_i+0xae>
    8938:	2a78      	cmp	r2, #120	; 0x78
    893a:	d1de      	bne.n	88fa <_printf_i+0x2e>
    893c:	0022      	movs	r2, r4
    893e:	2178      	movs	r1, #120	; 0x78
    8940:	3245      	adds	r2, #69	; 0x45
    8942:	7011      	strb	r1, [r2, #0]
    8944:	4a6c      	ldr	r2, [pc, #432]	; (8af8 <_printf_i+0x22c>)
    8946:	e030      	b.n	89aa <_printf_i+0xde>
    8948:	000e      	movs	r6, r1
    894a:	681a      	ldr	r2, [r3, #0]
    894c:	3642      	adds	r6, #66	; 0x42
    894e:	1d11      	adds	r1, r2, #4
    8950:	6019      	str	r1, [r3, #0]
    8952:	6813      	ldr	r3, [r2, #0]
    8954:	7033      	strb	r3, [r6, #0]
    8956:	2301      	movs	r3, #1
    8958:	e079      	b.n	8a4e <_printf_i+0x182>
    895a:	0649      	lsls	r1, r1, #25
    895c:	d5d9      	bpl.n	8912 <_printf_i+0x46>
    895e:	1d11      	adds	r1, r2, #4
    8960:	6019      	str	r1, [r3, #0]
    8962:	2300      	movs	r3, #0
    8964:	5ed5      	ldrsh	r5, [r2, r3]
    8966:	2d00      	cmp	r5, #0
    8968:	da03      	bge.n	8972 <_printf_i+0xa6>
    896a:	232d      	movs	r3, #45	; 0x2d
    896c:	9a04      	ldr	r2, [sp, #16]
    896e:	426d      	negs	r5, r5
    8970:	7013      	strb	r3, [r2, #0]
    8972:	4b62      	ldr	r3, [pc, #392]	; (8afc <_printf_i+0x230>)
    8974:	270a      	movs	r7, #10
    8976:	9303      	str	r3, [sp, #12]
    8978:	e02f      	b.n	89da <_printf_i+0x10e>
    897a:	6820      	ldr	r0, [r4, #0]
    897c:	6819      	ldr	r1, [r3, #0]
    897e:	0605      	lsls	r5, r0, #24
    8980:	d503      	bpl.n	898a <_printf_i+0xbe>
    8982:	1d08      	adds	r0, r1, #4
    8984:	6018      	str	r0, [r3, #0]
    8986:	680d      	ldr	r5, [r1, #0]
    8988:	e005      	b.n	8996 <_printf_i+0xca>
    898a:	0640      	lsls	r0, r0, #25
    898c:	d5f9      	bpl.n	8982 <_printf_i+0xb6>
    898e:	680d      	ldr	r5, [r1, #0]
    8990:	1d08      	adds	r0, r1, #4
    8992:	6018      	str	r0, [r3, #0]
    8994:	b2ad      	uxth	r5, r5
    8996:	4b59      	ldr	r3, [pc, #356]	; (8afc <_printf_i+0x230>)
    8998:	2708      	movs	r7, #8
    899a:	9303      	str	r3, [sp, #12]
    899c:	2a6f      	cmp	r2, #111	; 0x6f
    899e:	d018      	beq.n	89d2 <_printf_i+0x106>
    89a0:	270a      	movs	r7, #10
    89a2:	e016      	b.n	89d2 <_printf_i+0x106>
    89a4:	3145      	adds	r1, #69	; 0x45
    89a6:	700a      	strb	r2, [r1, #0]
    89a8:	4a54      	ldr	r2, [pc, #336]	; (8afc <_printf_i+0x230>)
    89aa:	9203      	str	r2, [sp, #12]
    89ac:	681a      	ldr	r2, [r3, #0]
    89ae:	6821      	ldr	r1, [r4, #0]
    89b0:	1d10      	adds	r0, r2, #4
    89b2:	6018      	str	r0, [r3, #0]
    89b4:	6815      	ldr	r5, [r2, #0]
    89b6:	0608      	lsls	r0, r1, #24
    89b8:	d522      	bpl.n	8a00 <_printf_i+0x134>
    89ba:	07cb      	lsls	r3, r1, #31
    89bc:	d502      	bpl.n	89c4 <_printf_i+0xf8>
    89be:	2320      	movs	r3, #32
    89c0:	4319      	orrs	r1, r3
    89c2:	6021      	str	r1, [r4, #0]
    89c4:	2710      	movs	r7, #16
    89c6:	2d00      	cmp	r5, #0
    89c8:	d103      	bne.n	89d2 <_printf_i+0x106>
    89ca:	2320      	movs	r3, #32
    89cc:	6822      	ldr	r2, [r4, #0]
    89ce:	439a      	bics	r2, r3
    89d0:	6022      	str	r2, [r4, #0]
    89d2:	0023      	movs	r3, r4
    89d4:	2200      	movs	r2, #0
    89d6:	3343      	adds	r3, #67	; 0x43
    89d8:	701a      	strb	r2, [r3, #0]
    89da:	6863      	ldr	r3, [r4, #4]
    89dc:	60a3      	str	r3, [r4, #8]
    89de:	2b00      	cmp	r3, #0
    89e0:	db5c      	blt.n	8a9c <_printf_i+0x1d0>
    89e2:	2204      	movs	r2, #4
    89e4:	6821      	ldr	r1, [r4, #0]
    89e6:	4391      	bics	r1, r2
    89e8:	6021      	str	r1, [r4, #0]
    89ea:	2d00      	cmp	r5, #0
    89ec:	d158      	bne.n	8aa0 <_printf_i+0x1d4>
    89ee:	9e04      	ldr	r6, [sp, #16]
    89f0:	2b00      	cmp	r3, #0
    89f2:	d064      	beq.n	8abe <_printf_i+0x1f2>
    89f4:	0026      	movs	r6, r4
    89f6:	9b03      	ldr	r3, [sp, #12]
    89f8:	3642      	adds	r6, #66	; 0x42
    89fa:	781b      	ldrb	r3, [r3, #0]
    89fc:	7033      	strb	r3, [r6, #0]
    89fe:	e05e      	b.n	8abe <_printf_i+0x1f2>
    8a00:	0648      	lsls	r0, r1, #25
    8a02:	d5da      	bpl.n	89ba <_printf_i+0xee>
    8a04:	b2ad      	uxth	r5, r5
    8a06:	e7d8      	b.n	89ba <_printf_i+0xee>
    8a08:	6809      	ldr	r1, [r1, #0]
    8a0a:	681a      	ldr	r2, [r3, #0]
    8a0c:	0608      	lsls	r0, r1, #24
    8a0e:	d505      	bpl.n	8a1c <_printf_i+0x150>
    8a10:	1d11      	adds	r1, r2, #4
    8a12:	6019      	str	r1, [r3, #0]
    8a14:	6813      	ldr	r3, [r2, #0]
    8a16:	6962      	ldr	r2, [r4, #20]
    8a18:	601a      	str	r2, [r3, #0]
    8a1a:	e006      	b.n	8a2a <_printf_i+0x15e>
    8a1c:	0649      	lsls	r1, r1, #25
    8a1e:	d5f7      	bpl.n	8a10 <_printf_i+0x144>
    8a20:	1d11      	adds	r1, r2, #4
    8a22:	6019      	str	r1, [r3, #0]
    8a24:	6813      	ldr	r3, [r2, #0]
    8a26:	8aa2      	ldrh	r2, [r4, #20]
    8a28:	801a      	strh	r2, [r3, #0]
    8a2a:	2300      	movs	r3, #0
    8a2c:	9e04      	ldr	r6, [sp, #16]
    8a2e:	6123      	str	r3, [r4, #16]
    8a30:	e054      	b.n	8adc <_printf_i+0x210>
    8a32:	681a      	ldr	r2, [r3, #0]
    8a34:	1d11      	adds	r1, r2, #4
    8a36:	6019      	str	r1, [r3, #0]
    8a38:	6816      	ldr	r6, [r2, #0]
    8a3a:	2100      	movs	r1, #0
    8a3c:	6862      	ldr	r2, [r4, #4]
    8a3e:	0030      	movs	r0, r6
    8a40:	f000 f870 	bl	8b24 <memchr>
    8a44:	2800      	cmp	r0, #0
    8a46:	d001      	beq.n	8a4c <_printf_i+0x180>
    8a48:	1b80      	subs	r0, r0, r6
    8a4a:	6060      	str	r0, [r4, #4]
    8a4c:	6863      	ldr	r3, [r4, #4]
    8a4e:	6123      	str	r3, [r4, #16]
    8a50:	2300      	movs	r3, #0
    8a52:	9a04      	ldr	r2, [sp, #16]
    8a54:	7013      	strb	r3, [r2, #0]
    8a56:	e041      	b.n	8adc <_printf_i+0x210>
    8a58:	6923      	ldr	r3, [r4, #16]
    8a5a:	0032      	movs	r2, r6
    8a5c:	9906      	ldr	r1, [sp, #24]
    8a5e:	9805      	ldr	r0, [sp, #20]
    8a60:	9d07      	ldr	r5, [sp, #28]
    8a62:	47a8      	blx	r5
    8a64:	1c43      	adds	r3, r0, #1
    8a66:	d043      	beq.n	8af0 <_printf_i+0x224>
    8a68:	6823      	ldr	r3, [r4, #0]
    8a6a:	2500      	movs	r5, #0
    8a6c:	079b      	lsls	r3, r3, #30
    8a6e:	d40f      	bmi.n	8a90 <_printf_i+0x1c4>
    8a70:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8a72:	68e0      	ldr	r0, [r4, #12]
    8a74:	4298      	cmp	r0, r3
    8a76:	da3d      	bge.n	8af4 <_printf_i+0x228>
    8a78:	0018      	movs	r0, r3
    8a7a:	e03b      	b.n	8af4 <_printf_i+0x228>
    8a7c:	0022      	movs	r2, r4
    8a7e:	2301      	movs	r3, #1
    8a80:	3219      	adds	r2, #25
    8a82:	9906      	ldr	r1, [sp, #24]
    8a84:	9805      	ldr	r0, [sp, #20]
    8a86:	9e07      	ldr	r6, [sp, #28]
    8a88:	47b0      	blx	r6
    8a8a:	1c43      	adds	r3, r0, #1
    8a8c:	d030      	beq.n	8af0 <_printf_i+0x224>
    8a8e:	3501      	adds	r5, #1
    8a90:	68e3      	ldr	r3, [r4, #12]
    8a92:	9a09      	ldr	r2, [sp, #36]	; 0x24
    8a94:	1a9b      	subs	r3, r3, r2
    8a96:	429d      	cmp	r5, r3
    8a98:	dbf0      	blt.n	8a7c <_printf_i+0x1b0>
    8a9a:	e7e9      	b.n	8a70 <_printf_i+0x1a4>
    8a9c:	2d00      	cmp	r5, #0
    8a9e:	d0a9      	beq.n	89f4 <_printf_i+0x128>
    8aa0:	9e04      	ldr	r6, [sp, #16]
    8aa2:	0028      	movs	r0, r5
    8aa4:	0039      	movs	r1, r7
    8aa6:	f7fd ff07 	bl	68b8 <__aeabi_uidivmod>
    8aaa:	9b03      	ldr	r3, [sp, #12]
    8aac:	3e01      	subs	r6, #1
    8aae:	5c5b      	ldrb	r3, [r3, r1]
    8ab0:	0028      	movs	r0, r5
    8ab2:	7033      	strb	r3, [r6, #0]
    8ab4:	0039      	movs	r1, r7
    8ab6:	f7fd fe79 	bl	67ac <__udivsi3>
    8aba:	1e05      	subs	r5, r0, #0
    8abc:	d1f1      	bne.n	8aa2 <_printf_i+0x1d6>
    8abe:	2f08      	cmp	r7, #8
    8ac0:	d109      	bne.n	8ad6 <_printf_i+0x20a>
    8ac2:	6823      	ldr	r3, [r4, #0]
    8ac4:	07db      	lsls	r3, r3, #31
    8ac6:	d506      	bpl.n	8ad6 <_printf_i+0x20a>
    8ac8:	6863      	ldr	r3, [r4, #4]
    8aca:	6922      	ldr	r2, [r4, #16]
    8acc:	4293      	cmp	r3, r2
    8ace:	dc02      	bgt.n	8ad6 <_printf_i+0x20a>
    8ad0:	2330      	movs	r3, #48	; 0x30
    8ad2:	3e01      	subs	r6, #1
    8ad4:	7033      	strb	r3, [r6, #0]
    8ad6:	9b04      	ldr	r3, [sp, #16]
    8ad8:	1b9b      	subs	r3, r3, r6
    8ada:	6123      	str	r3, [r4, #16]
    8adc:	9b07      	ldr	r3, [sp, #28]
    8ade:	aa09      	add	r2, sp, #36	; 0x24
    8ae0:	9300      	str	r3, [sp, #0]
    8ae2:	0021      	movs	r1, r4
    8ae4:	9b06      	ldr	r3, [sp, #24]
    8ae6:	9805      	ldr	r0, [sp, #20]
    8ae8:	f7ff fe82 	bl	87f0 <_printf_common>
    8aec:	1c43      	adds	r3, r0, #1
    8aee:	d1b3      	bne.n	8a58 <_printf_i+0x18c>
    8af0:	2001      	movs	r0, #1
    8af2:	4240      	negs	r0, r0
    8af4:	b00b      	add	sp, #44	; 0x2c
    8af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8af8:	00008f52 	.word	0x00008f52
    8afc:	00008f41 	.word	0x00008f41

00008b00 <_sbrk_r>:
    8b00:	2300      	movs	r3, #0
    8b02:	b570      	push	{r4, r5, r6, lr}
    8b04:	4c06      	ldr	r4, [pc, #24]	; (8b20 <_sbrk_r+0x20>)
    8b06:	0005      	movs	r5, r0
    8b08:	0008      	movs	r0, r1
    8b0a:	6023      	str	r3, [r4, #0]
    8b0c:	f7fd f93e 	bl	5d8c <_sbrk>
    8b10:	1c43      	adds	r3, r0, #1
    8b12:	d103      	bne.n	8b1c <_sbrk_r+0x1c>
    8b14:	6823      	ldr	r3, [r4, #0]
    8b16:	2b00      	cmp	r3, #0
    8b18:	d000      	beq.n	8b1c <_sbrk_r+0x1c>
    8b1a:	602b      	str	r3, [r5, #0]
    8b1c:	bd70      	pop	{r4, r5, r6, pc}
    8b1e:	46c0      	nop			; (mov r8, r8)
    8b20:	200002a0 	.word	0x200002a0

00008b24 <memchr>:
    8b24:	b2c9      	uxtb	r1, r1
    8b26:	1882      	adds	r2, r0, r2
    8b28:	4290      	cmp	r0, r2
    8b2a:	d101      	bne.n	8b30 <memchr+0xc>
    8b2c:	2000      	movs	r0, #0
    8b2e:	4770      	bx	lr
    8b30:	7803      	ldrb	r3, [r0, #0]
    8b32:	428b      	cmp	r3, r1
    8b34:	d0fb      	beq.n	8b2e <memchr+0xa>
    8b36:	3001      	adds	r0, #1
    8b38:	e7f6      	b.n	8b28 <memchr+0x4>

00008b3a <memmove>:
    8b3a:	b510      	push	{r4, lr}
    8b3c:	4288      	cmp	r0, r1
    8b3e:	d902      	bls.n	8b46 <memmove+0xc>
    8b40:	188b      	adds	r3, r1, r2
    8b42:	4298      	cmp	r0, r3
    8b44:	d308      	bcc.n	8b58 <memmove+0x1e>
    8b46:	2300      	movs	r3, #0
    8b48:	429a      	cmp	r2, r3
    8b4a:	d007      	beq.n	8b5c <memmove+0x22>
    8b4c:	5ccc      	ldrb	r4, [r1, r3]
    8b4e:	54c4      	strb	r4, [r0, r3]
    8b50:	3301      	adds	r3, #1
    8b52:	e7f9      	b.n	8b48 <memmove+0xe>
    8b54:	5c8b      	ldrb	r3, [r1, r2]
    8b56:	5483      	strb	r3, [r0, r2]
    8b58:	3a01      	subs	r2, #1
    8b5a:	d2fb      	bcs.n	8b54 <memmove+0x1a>
    8b5c:	bd10      	pop	{r4, pc}

00008b5e <__malloc_lock>:
    8b5e:	4770      	bx	lr

00008b60 <__malloc_unlock>:
    8b60:	4770      	bx	lr
	...

00008b64 <_free_r>:
    8b64:	b570      	push	{r4, r5, r6, lr}
    8b66:	0005      	movs	r5, r0
    8b68:	2900      	cmp	r1, #0
    8b6a:	d010      	beq.n	8b8e <_free_r+0x2a>
    8b6c:	1f0c      	subs	r4, r1, #4
    8b6e:	6823      	ldr	r3, [r4, #0]
    8b70:	2b00      	cmp	r3, #0
    8b72:	da00      	bge.n	8b76 <_free_r+0x12>
    8b74:	18e4      	adds	r4, r4, r3
    8b76:	0028      	movs	r0, r5
    8b78:	f7ff fff1 	bl	8b5e <__malloc_lock>
    8b7c:	4a1d      	ldr	r2, [pc, #116]	; (8bf4 <_free_r+0x90>)
    8b7e:	6813      	ldr	r3, [r2, #0]
    8b80:	2b00      	cmp	r3, #0
    8b82:	d105      	bne.n	8b90 <_free_r+0x2c>
    8b84:	6063      	str	r3, [r4, #4]
    8b86:	6014      	str	r4, [r2, #0]
    8b88:	0028      	movs	r0, r5
    8b8a:	f7ff ffe9 	bl	8b60 <__malloc_unlock>
    8b8e:	bd70      	pop	{r4, r5, r6, pc}
    8b90:	42a3      	cmp	r3, r4
    8b92:	d909      	bls.n	8ba8 <_free_r+0x44>
    8b94:	6821      	ldr	r1, [r4, #0]
    8b96:	1860      	adds	r0, r4, r1
    8b98:	4283      	cmp	r3, r0
    8b9a:	d1f3      	bne.n	8b84 <_free_r+0x20>
    8b9c:	6818      	ldr	r0, [r3, #0]
    8b9e:	685b      	ldr	r3, [r3, #4]
    8ba0:	1841      	adds	r1, r0, r1
    8ba2:	6021      	str	r1, [r4, #0]
    8ba4:	e7ee      	b.n	8b84 <_free_r+0x20>
    8ba6:	0013      	movs	r3, r2
    8ba8:	685a      	ldr	r2, [r3, #4]
    8baa:	2a00      	cmp	r2, #0
    8bac:	d001      	beq.n	8bb2 <_free_r+0x4e>
    8bae:	42a2      	cmp	r2, r4
    8bb0:	d9f9      	bls.n	8ba6 <_free_r+0x42>
    8bb2:	6819      	ldr	r1, [r3, #0]
    8bb4:	1858      	adds	r0, r3, r1
    8bb6:	42a0      	cmp	r0, r4
    8bb8:	d10b      	bne.n	8bd2 <_free_r+0x6e>
    8bba:	6820      	ldr	r0, [r4, #0]
    8bbc:	1809      	adds	r1, r1, r0
    8bbe:	1858      	adds	r0, r3, r1
    8bc0:	6019      	str	r1, [r3, #0]
    8bc2:	4282      	cmp	r2, r0
    8bc4:	d1e0      	bne.n	8b88 <_free_r+0x24>
    8bc6:	6810      	ldr	r0, [r2, #0]
    8bc8:	6852      	ldr	r2, [r2, #4]
    8bca:	1841      	adds	r1, r0, r1
    8bcc:	6019      	str	r1, [r3, #0]
    8bce:	605a      	str	r2, [r3, #4]
    8bd0:	e7da      	b.n	8b88 <_free_r+0x24>
    8bd2:	42a0      	cmp	r0, r4
    8bd4:	d902      	bls.n	8bdc <_free_r+0x78>
    8bd6:	230c      	movs	r3, #12
    8bd8:	602b      	str	r3, [r5, #0]
    8bda:	e7d5      	b.n	8b88 <_free_r+0x24>
    8bdc:	6821      	ldr	r1, [r4, #0]
    8bde:	1860      	adds	r0, r4, r1
    8be0:	4282      	cmp	r2, r0
    8be2:	d103      	bne.n	8bec <_free_r+0x88>
    8be4:	6810      	ldr	r0, [r2, #0]
    8be6:	6852      	ldr	r2, [r2, #4]
    8be8:	1841      	adds	r1, r0, r1
    8bea:	6021      	str	r1, [r4, #0]
    8bec:	6062      	str	r2, [r4, #4]
    8bee:	605c      	str	r4, [r3, #4]
    8bf0:	e7ca      	b.n	8b88 <_free_r+0x24>
    8bf2:	46c0      	nop			; (mov r8, r8)
    8bf4:	200000dc 	.word	0x200000dc

00008bf8 <_realloc_r>:
    8bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8bfa:	0007      	movs	r7, r0
    8bfc:	000d      	movs	r5, r1
    8bfe:	0016      	movs	r6, r2
    8c00:	2900      	cmp	r1, #0
    8c02:	d105      	bne.n	8c10 <_realloc_r+0x18>
    8c04:	0011      	movs	r1, r2
    8c06:	f7ff fc2f 	bl	8468 <_malloc_r>
    8c0a:	0004      	movs	r4, r0
    8c0c:	0020      	movs	r0, r4
    8c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8c10:	2a00      	cmp	r2, #0
    8c12:	d103      	bne.n	8c1c <_realloc_r+0x24>
    8c14:	f7ff ffa6 	bl	8b64 <_free_r>
    8c18:	0034      	movs	r4, r6
    8c1a:	e7f7      	b.n	8c0c <_realloc_r+0x14>
    8c1c:	f000 f812 	bl	8c44 <_malloc_usable_size_r>
    8c20:	002c      	movs	r4, r5
    8c22:	4286      	cmp	r6, r0
    8c24:	d9f2      	bls.n	8c0c <_realloc_r+0x14>
    8c26:	0031      	movs	r1, r6
    8c28:	0038      	movs	r0, r7
    8c2a:	f7ff fc1d 	bl	8468 <_malloc_r>
    8c2e:	1e04      	subs	r4, r0, #0
    8c30:	d0ec      	beq.n	8c0c <_realloc_r+0x14>
    8c32:	0029      	movs	r1, r5
    8c34:	0032      	movs	r2, r6
    8c36:	f7ff fbe1 	bl	83fc <memcpy>
    8c3a:	0029      	movs	r1, r5
    8c3c:	0038      	movs	r0, r7
    8c3e:	f7ff ff91 	bl	8b64 <_free_r>
    8c42:	e7e3      	b.n	8c0c <_realloc_r+0x14>

00008c44 <_malloc_usable_size_r>:
    8c44:	1f0b      	subs	r3, r1, #4
    8c46:	681b      	ldr	r3, [r3, #0]
    8c48:	1f18      	subs	r0, r3, #4
    8c4a:	2b00      	cmp	r3, #0
    8c4c:	da01      	bge.n	8c52 <_malloc_usable_size_r+0xe>
    8c4e:	580b      	ldr	r3, [r1, r0]
    8c50:	18c0      	adds	r0, r0, r3
    8c52:	4770      	bx	lr
    8c54:	4f54434f 	.word	0x4f54434f
    8c58:	00000000 	.word	0x00000000
    8c5c:	3e4b4f3c 	.word	0x3e4b4f3c
    8c60:	00000000 	.word	0x00000000
    8c64:	00004b4f 	.word	0x00004b4f
    8c68:	414f423c 	.word	0x414f423c
    8c6c:	003e4452 	.word	0x003e4452
    8c70:	4c3b553c 	.word	0x4c3b553c
    8c74:	3b75253d 	.word	0x3b75253d
    8c78:	0000003e 	.word	0x0000003e
    8c7c:	00020064 	.word	0x00020064
    8c80:	20000098 	.word	0x20000098
    8c84:	00000000 	.word	0x00000000
    8c88:	00020064 	.word	0x00020064
    8c8c:	2000000c 	.word	0x2000000c
    8c90:	00000000 	.word	0x00000000
    8c94:	00020064 	.word	0x00020064
    8c98:	20000010 	.word	0x20000010
    8c9c:	00000000 	.word	0x00000000
    8ca0:	00040064 	.word	0x00040064
    8ca4:	2000009c 	.word	0x2000009c
    8ca8:	00000000 	.word	0x00000000
    8cac:	00000002 	.word	0x00000002
    8cb0:	00000003 	.word	0x00000003
    8cb4:	0000ffff 	.word	0x0000ffff
    8cb8:	0000ffff 	.word	0x0000ffff
    8cbc:	00000004 	.word	0x00000004
    8cc0:	00000005 	.word	0x00000005
    8cc4:	00000006 	.word	0x00000006
    8cc8:	00000007 	.word	0x00000007
    8ccc:	0000ffff 	.word	0x0000ffff
    8cd0:	0000ffff 	.word	0x0000ffff
    8cd4:	0000ffff 	.word	0x0000ffff
    8cd8:	0000ffff 	.word	0x0000ffff
    8cdc:	0000ffff 	.word	0x0000ffff
    8ce0:	0000ffff 	.word	0x0000ffff
    8ce4:	0000ffff 	.word	0x0000ffff
    8ce8:	0000ffff 	.word	0x0000ffff
    8cec:	00000008 	.word	0x00000008
    8cf0:	00000009 	.word	0x00000009
    8cf4:	0000000a 	.word	0x0000000a
    8cf8:	0000000b 	.word	0x0000000b
    8cfc:	00001ede 	.word	0x00001ede
    8d00:	00001ee4 	.word	0x00001ee4
    8d04:	00001ee4 	.word	0x00001ee4
    8d08:	00001ee4 	.word	0x00001ee4
    8d0c:	00001ee4 	.word	0x00001ee4
    8d10:	00001ee4 	.word	0x00001ee4
    8d14:	00001ee4 	.word	0x00001ee4
    8d18:	00001ee4 	.word	0x00001ee4
    8d1c:	00001ee4 	.word	0x00001ee4
    8d20:	00001ee4 	.word	0x00001ee4
    8d24:	00001ee4 	.word	0x00001ee4
    8d28:	00001ee4 	.word	0x00001ee4
    8d2c:	00001ee4 	.word	0x00001ee4
    8d30:	00001ee4 	.word	0x00001ee4
    8d34:	00001ee4 	.word	0x00001ee4
    8d38:	00001ee4 	.word	0x00001ee4
    8d3c:	00001ebc 	.word	0x00001ebc
    8d40:	00001ee4 	.word	0x00001ee4
    8d44:	00001ee4 	.word	0x00001ee4
    8d48:	00001ee4 	.word	0x00001ee4
    8d4c:	00001ee4 	.word	0x00001ee4
    8d50:	00001ee4 	.word	0x00001ee4
    8d54:	00001ee4 	.word	0x00001ee4
    8d58:	00001ee4 	.word	0x00001ee4
    8d5c:	00001ee4 	.word	0x00001ee4
    8d60:	00001ee4 	.word	0x00001ee4
    8d64:	00001ee4 	.word	0x00001ee4
    8d68:	00001ee4 	.word	0x00001ee4
    8d6c:	00001ee4 	.word	0x00001ee4
    8d70:	00001ee4 	.word	0x00001ee4
    8d74:	00001ee4 	.word	0x00001ee4
    8d78:	00001ee4 	.word	0x00001ee4
    8d7c:	00001ed8 	.word	0x00001ed8
    8d80:	00001ee4 	.word	0x00001ee4
    8d84:	00001ee4 	.word	0x00001ee4
    8d88:	00001ee4 	.word	0x00001ee4
    8d8c:	00001ee4 	.word	0x00001ee4
    8d90:	00001ee4 	.word	0x00001ee4
    8d94:	00001ee4 	.word	0x00001ee4
    8d98:	00001ee4 	.word	0x00001ee4
    8d9c:	00001ee4 	.word	0x00001ee4
    8da0:	00001ee4 	.word	0x00001ee4
    8da4:	00001ee4 	.word	0x00001ee4
    8da8:	00001ee4 	.word	0x00001ee4
    8dac:	00001ee4 	.word	0x00001ee4
    8db0:	00001ee4 	.word	0x00001ee4
    8db4:	00001ee4 	.word	0x00001ee4
    8db8:	00001ee4 	.word	0x00001ee4
    8dbc:	00001ed2 	.word	0x00001ed2
    8dc0:	00001e7a 	.word	0x00001e7a
    8dc4:	00001e90 	.word	0x00001e90
    8dc8:	00001ea6 	.word	0x00001ea6
    8dcc:	00001e60 	.word	0x00001e60
    8dd0:	42000800 	.word	0x42000800
    8dd4:	42000c00 	.word	0x42000c00
    8dd8:	42001000 	.word	0x42001000
    8ddc:	42001400 	.word	0x42001400
    8de0:	0c0b0a09 	.word	0x0c0b0a09
    8de4:	000051a2 	.word	0x000051a2
    8de8:	0000521a 	.word	0x0000521a
    8dec:	0000521a 	.word	0x0000521a
    8df0:	000051c0 	.word	0x000051c0
    8df4:	000051ba 	.word	0x000051ba
    8df8:	000051c6 	.word	0x000051c6
    8dfc:	000051a8 	.word	0x000051a8
    8e00:	000051cc 	.word	0x000051cc
    8e04:	00005200 	.word	0x00005200
    8e08:	000053c0 	.word	0x000053c0
    8e0c:	00005410 	.word	0x00005410
    8e10:	00005410 	.word	0x00005410
    8e14:	0000540c 	.word	0x0000540c
    8e18:	000053b2 	.word	0x000053b2
    8e1c:	000053d2 	.word	0x000053d2
    8e20:	000053a2 	.word	0x000053a2
    8e24:	000053e4 	.word	0x000053e4
    8e28:	000053f6 	.word	0x000053f6
    8e2c:	503b553c 	.word	0x503b553c
    8e30:	7531253d 	.word	0x7531253d
    8e34:	00003e3b 	.word	0x00003e3b
    8e38:	4c3b553c 	.word	0x4c3b553c
    8e3c:	7531253d 	.word	0x7531253d
    8e40:	00003e3b 	.word	0x00003e3b
    8e44:	253d423c 	.word	0x253d423c
    8e48:	3e3b7533 	.word	0x3e3b7533
    8e4c:	00000000 	.word	0x00000000
    8e50:	00007304 	.word	0x00007304
    8e54:	000072e6 	.word	0x000072e6
    8e58:	000072a0 	.word	0x000072a0
    8e5c:	000071be 	.word	0x000071be
    8e60:	000072a0 	.word	0x000072a0
    8e64:	000072d8 	.word	0x000072d8
    8e68:	000072a0 	.word	0x000072a0
    8e6c:	000071be 	.word	0x000071be
    8e70:	000072e6 	.word	0x000072e6
    8e74:	000072e6 	.word	0x000072e6
    8e78:	000072d8 	.word	0x000072d8
    8e7c:	000071be 	.word	0x000071be
    8e80:	000071b6 	.word	0x000071b6
    8e84:	000071b6 	.word	0x000071b6
    8e88:	000071b6 	.word	0x000071b6
    8e8c:	0000751c 	.word	0x0000751c
    8e90:	00007964 	.word	0x00007964
    8e94:	00007824 	.word	0x00007824
    8e98:	00007824 	.word	0x00007824
    8e9c:	00007820 	.word	0x00007820
    8ea0:	0000793c 	.word	0x0000793c
    8ea4:	0000793c 	.word	0x0000793c
    8ea8:	0000792e 	.word	0x0000792e
    8eac:	00007820 	.word	0x00007820
    8eb0:	0000793c 	.word	0x0000793c
    8eb4:	0000792e 	.word	0x0000792e
    8eb8:	0000793c 	.word	0x0000793c
    8ebc:	00007820 	.word	0x00007820
    8ec0:	00007944 	.word	0x00007944
    8ec4:	00007944 	.word	0x00007944
    8ec8:	00007944 	.word	0x00007944
    8ecc:	00007b48 	.word	0x00007b48

00008ed0 <__sf_fake_stderr>:
	...

00008ef0 <__sf_fake_stdin>:
	...

00008f10 <__sf_fake_stdout>:
	...
    8f30:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    8f40:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    8f50:	31300046 35343332 39383736 64636261     F.0123456789abcd
    8f60:	00006665                                ef..

00008f64 <_init>:
    8f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8f66:	46c0      	nop			; (mov r8, r8)
    8f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8f6a:	bc08      	pop	{r3}
    8f6c:	469e      	mov	lr, r3
    8f6e:	4770      	bx	lr

00008f70 <__init_array_start>:
    8f70:	000000dd 	.word	0x000000dd

00008f74 <_fini>:
    8f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8f76:	46c0      	nop			; (mov r8, r8)
    8f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8f7a:	bc08      	pop	{r3}
    8f7c:	469e      	mov	lr, r3
    8f7e:	4770      	bx	lr

00008f80 <__fini_array_start>:
    8f80:	000000b5 	.word	0x000000b5
