{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607325368758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607325368760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 20:16:08 2020 " "Processing started: Mon Dec 07 20:16:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607325368760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325368760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off micro_4ce22_top -c micro_4ce22_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off micro_4ce22_top -c micro_4ce22_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325368760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607325369724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607325369724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/common/system_monitor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/common/system_monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_monitor " "Found entity 1: system_monitor" {  } { { "../../../common/system_monitor.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/common/system_monitor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325388645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_oscillator/internal_oscillator/synthesis/internal_oscillator.v 1 1 " "Found 1 design units, including 1 entities, in source file internal_oscillator/internal_oscillator/synthesis/internal_oscillator.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_oscillator " "Found entity 1: internal_oscillator" {  } { { "internal_oscillator/internal_oscillator/synthesis/internal_oscillator.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/internal_oscillator/internal_oscillator/synthesis/internal_oscillator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325388650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_oscillator/internal_oscillator/synthesis/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file internal_oscillator/internal_oscillator/synthesis/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "internal_oscillator/internal_oscillator/synthesis/submodules/altera_int_osc.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/internal_oscillator/internal_oscillator/synthesis/submodules/altera_int_osc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325388655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/jtag_uart_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_uart/jtag_uart_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_top " "Found entity 1: jtag_uart_top" {  } { { "JTAG_UART/jtag_uart_top.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325388659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/microntrollers/forth_micro/peripherals/micro_simple_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/microntrollers/forth_micro/peripherals/micro_simple_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 micro_simple_timer " "Found entity 1: micro_simple_timer" {  } { { "../peripherals/micro_simple_timer.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_simple_timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325388664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/microntrollers/forth_micro/peripherals/micro_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/microntrollers/forth_micro/peripherals/micro_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 micro_ram " "Found entity 1: micro_ram" {  } { { "../peripherals/micro_ram.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325388669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/microntrollers/forth_micro/peripherals/micro_outport.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/microntrollers/forth_micro/peripherals/micro_outport.sv" { { "Info" "ISGN_ENTITY_NAME" "1 micro_outport " "Found entity 1: micro_outport" {  } { { "../peripherals/micro_outport.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_outport.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325388673 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "micro.sv(49) " "Verilog HDL warning at micro.sv(49): extended using \"x\" or \"z\"" {  } { { "../micro.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/micro.sv" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607325388676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/microntrollers/forth_micro/micro.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/microntrollers/forth_micro/micro.sv" { { "Info" "ISGN_ENTITY_NAME" "1 micro " "Found entity 1: micro" {  } { { "../micro.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/micro.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325388679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/jtag_uart/synthesis/jtag_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_uart/jtag_uart/synthesis/jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart " "Found entity 1: jtag_uart" {  } { { "JTAG_UART/jtag_uart/synthesis/jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/jtag_uart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325388684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/jtag_uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_uart/jtag_uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325388690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_uart/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325388696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_jtag_uart_sim_scfifo_w " "Found entity 1: jtag_uart_jtag_uart_sim_scfifo_w" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388703 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_jtag_uart_scfifo_w " "Found entity 2: jtag_uart_jtag_uart_scfifo_w" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388703 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_jtag_uart_sim_scfifo_r " "Found entity 3: jtag_uart_jtag_uart_sim_scfifo_r" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388703 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_jtag_uart_scfifo_r " "Found entity 4: jtag_uart_jtag_uart_scfifo_r" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388703 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_jtag_uart " "Found entity 5: jtag_uart_jtag_uart" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325388703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_4ce.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_4ce.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_4ce " "Found entity 1: pll_4ce" {  } { { "pll_4ce.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/pll_4ce.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325388710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SYSTEM_CLOCK system_clock micro_4ce22_top.sv(13) " "Verilog HDL Declaration information at micro_4ce22_top.sv(13): object \"SYSTEM_CLOCK\" differs only in case from object \"system_clock\" in the same scope" {  } { { "micro_4ce22_top.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_4ce22_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607325388838 ""}
{ "Warning" "WSGN_SEARCH_FILE" "micro_4ce22_top.sv 1 1 " "Using design file micro_4ce22_top.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 micro_4ce22_top " "Found entity 1: micro_4ce22_top" {  } { { "micro_4ce22_top.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_4ce22_top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325388840 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607325388840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "micro_4ce22_top " "Elaborating entity \"micro_4ce22_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607325388842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_4ce pll_4ce:pll " "Elaborating entity \"pll_4ce\" for hierarchy \"pll_4ce:pll\"" {  } { { "micro_4ce22_top.sv" "pll" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_4ce22_top.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325388897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_4ce:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_4ce:pll\|altpll:altpll_component\"" {  } { { "pll_4ce.v" "altpll_component" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/pll_4ce.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325388999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_4ce:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_4ce:pll\|altpll:altpll_component\"" {  } { { "pll_4ce.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/pll_4ce.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325389066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_4ce:pll\|altpll:altpll_component " "Instantiated megafunction \"pll_4ce:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_4ce " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_4ce\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389067 ""}  } { { "pll_4ce.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/pll_4ce.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607325389067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_4ce_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_4ce_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_4ce_altpll " "Found entity 1: pll_4ce_altpll" {  } { { "db/pll_4ce_altpll.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/pll_4ce_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325389176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325389176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_4ce_altpll pll_4ce:pll\|altpll:altpll_component\|pll_4ce_altpll:auto_generated " "Elaborating entity \"pll_4ce_altpll\" for hierarchy \"pll_4ce:pll\|altpll:altpll_component\|pll_4ce_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325389177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_oscillator internal_oscillator:oscillator " "Elaborating entity \"internal_oscillator\" for hierarchy \"internal_oscillator:oscillator\"" {  } { { "micro_4ce22_top.sv" "oscillator" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_4ce22_top.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325389207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_int_osc internal_oscillator:oscillator\|altera_int_osc:int_osc_0 " "Elaborating entity \"altera_int_osc\" for hierarchy \"internal_oscillator:oscillator\|altera_int_osc:int_osc_0\"" {  } { { "internal_oscillator/internal_oscillator/synthesis/internal_oscillator.v" "int_osc_0" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/internal_oscillator/internal_oscillator/synthesis/internal_oscillator.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325389228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_monitor system_monitor:monitor " "Elaborating entity \"system_monitor\" for hierarchy \"system_monitor:monitor\"" {  } { { "micro_4ce22_top.sv" "monitor" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_4ce22_top.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325389248 ""}
{ "Warning" "WSGN_SEARCH_FILE" "micro_embedded.sv 1 1 " "Using design file micro_embedded.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 micro_embedded " "Found entity 1: micro_embedded" {  } { { "micro_embedded.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325389292 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607325389292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_embedded micro_embedded:micro " "Elaborating entity \"micro_embedded\" for hierarchy \"micro_embedded:micro\"" {  } { { "micro_4ce22_top.sv" "micro" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_4ce22_top.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325389295 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "RESET_ADDRESS 00000014 micro_embedded.sv(54) " "Verilog HDL Display System Task info at micro_embedded.sv(54): RESET_ADDRESS 00000014" {  } { { "micro_embedded.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 54 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325389297 "|micro_4ce22_top|micro_embedded:micro"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "IRQ_ADDRESS   00000010 micro_embedded.sv(55) " "Verilog HDL Display System Task info at micro_embedded.sv(55): IRQ_ADDRESS   00000010" {  } { { "micro_embedded.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325389298 "|micro_4ce22_top|micro_embedded:micro"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "RAM0_BASE     00000000 micro_embedded.sv(56) " "Verilog HDL Display System Task info at micro_embedded.sv(56): RAM0_BASE     00000000" {  } { { "micro_embedded.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 56 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325389298 "|micro_4ce22_top|micro_embedded:micro"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "JTAG_BASE     00000800 micro_embedded.sv(57) " "Verilog HDL Display System Task info at micro_embedded.sv(57): JTAG_BASE     00000800" {  } { { "micro_embedded.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 57 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325389298 "|micro_4ce22_top|micro_embedded:micro"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "PORT0_BASE    00000810 micro_embedded.sv(58) " "Verilog HDL Display System Task info at micro_embedded.sv(58): PORT0_BASE    00000810" {  } { { "micro_embedded.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325389298 "|micro_4ce22_top|micro_embedded:micro"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "TIMER0_BASE   00000820 micro_embedded.sv(59) " "Verilog HDL Display System Task info at micro_embedded.sv(59): TIMER0_BASE   00000820" {  } { { "micro_embedded.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 59 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325389298 "|micro_4ce22_top|micro_embedded:micro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro micro_embedded:micro\|micro:core " "Elaborating entity \"micro\" for hierarchy \"micro_embedded:micro\|micro:core\"" {  } { { "micro_embedded.sv" "core" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325389362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_ram micro_embedded:micro\|micro_ram:ram0 " "Elaborating entity \"micro_ram\" for hierarchy \"micro_embedded:micro\|micro_ram:ram0\"" {  } { { "micro_embedded.sv" "ram0" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325389530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram\"" {  } { { "../peripherals/micro_ram.sv" "ram" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_ram.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325389788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram " "Elaborated megafunction instantiation \"micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram\"" {  } { { "../peripherals/micro_ram.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_ram.sv" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325389867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram " "Instantiated megafunction \"micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file code.mif " "Parameter \"init_file\" = \"code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325389867 ""}  } { { "../peripherals/micro_ram.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_ram.sv" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607325389867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_91h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_91h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_91h1 " "Found entity 1: altsyncram_91h1" {  } { { "db/altsyncram_91h1.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/altsyncram_91h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325389976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325389976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_91h1 micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram\|altsyncram_91h1:auto_generated " "Elaborating entity \"altsyncram_91h1\" for hierarchy \"micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram\|altsyncram_91h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325389978 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/code.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/code.mif -- setting all initial values to 0" {  } { { "../peripherals/micro_ram.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_ram.sv" 86 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1607325389994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_top micro_embedded:micro\|jtag_uart_top:jtag " "Elaborating entity \"jtag_uart_top\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\"" {  } { { "micro_embedded.sv" "jtag" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325390174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart " "Elaborating entity \"jtag_uart\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\"" {  } { { "JTAG_UART/jtag_uart_top.sv" "jtag_uart" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart_top.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325390234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart " "Elaborating entity \"jtag_uart_jtag_uart\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\"" {  } { { "JTAG_UART/jtag_uart/synthesis/jtag_uart.v" "jtag_uart" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/jtag_uart.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325390291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart_scfifo_w micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w " "Elaborating entity \"jtag_uart_jtag_uart_scfifo_w\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "the_jtag_uart_jtag_uart_scfifo_w" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325390358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "wfifo" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325390786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325390871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325390871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325390871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325390871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325390871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325390871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325390871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325390871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325390871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325390871 ""}  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607325390871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325390920 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325390981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\] " "Elaborating entity \"lpm_ff\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[7\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325391021 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\] micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\]\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325391081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325391167 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325391241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mrc " "Found entity 1: mux_mrc" {  } { { "db/mux_mrc.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/mux_mrc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325391335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325391335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mrc micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_mrc:auto_generated " "Elaborating entity \"mux_mrc\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_mrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325391336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325391472 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325391544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2bf " "Found entity 1: cntr_2bf" {  } { { "db/cntr_2bf.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/cntr_2bf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325391638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325391638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2bf micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_2bf:auto_generated " "Elaborating entity \"cntr_2bf\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_2bf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325391640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325391749 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325391803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325391853 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325391918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8fg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8fg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8fg " "Found entity 1: cmpr_8fg" {  } { { "db/cmpr_8fg.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/cmpr_8fg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325392010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325392010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8fg micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_8fg:auto_generated " "Elaborating entity \"cmpr_8fg\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_8fg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325392012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325392078 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325392141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart_scfifo_r micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r " "Elaborating entity \"jtag_uart_jtag_uart_scfifo_r\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "the_jtag_uart_jtag_uart_scfifo_r" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325392150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "jtag_uart_jtag_uart_alt_jtag_atlantic" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325392937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325393042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325393042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 3 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325393042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 3 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325393042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325393042 ""}  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607325393042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325394418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325394807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller\"" {  } { { "JTAG_UART/jtag_uart/synthesis/jtag_uart.v" "rst_controller" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/jtag_uart.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325394959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325395018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325395060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_outport micro_embedded:micro\|micro_outport:port0 " "Elaborating entity \"micro_outport\" for hierarchy \"micro_embedded:micro\|micro_outport:port0\"" {  } { { "micro_embedded.sv" "port0" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325395096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_simple_timer micro_embedded:micro\|micro_simple_timer:timer0 " "Elaborating entity \"micro_simple_timer\" for hierarchy \"micro_embedded:micro\|micro_simple_timer:timer0\"" {  } { { "micro_embedded.sv" "timer0" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325395141 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1607325396030 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.07.20:16:44 Progress: Loading sld970d10a0/alt_sld_fab_wrapper_hw.tcl " "2020.12.07.20:16:44 Progress: Loading sld970d10a0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325404074 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325411174 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325411404 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325423507 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325423829 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325424165 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325424531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325424544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325424547 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1607325425344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld970d10a0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld970d10a0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld970d10a0/alt_sld_fab.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/ip/sld970d10a0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325425894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325425894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325426109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325426109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325426121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325426121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325426305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325426305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325426554 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325426554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325426554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325426755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325426755 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "micro_embedded:micro\|micro:core\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"micro_embedded:micro\|micro:core\|Mult0\"" {  } { { "../micro.sv" "Mult0" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/micro.sv" 92 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607325433817 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1607325433817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_embedded:micro\|micro:core\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"micro_embedded:micro\|micro:core\|lpm_mult:Mult0\"" {  } { { "../micro.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/micro.sv" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325434003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_embedded:micro\|micro:core\|lpm_mult:Mult0 " "Instantiated megafunction \"micro_embedded:micro\|micro:core\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325434003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325434003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325434003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325434003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325434003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325434003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325434003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325434003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325434003 ""}  } { { "../micro.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/micro.sv" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607325434003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_edt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_edt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_edt " "Found entity 1: mult_edt" {  } { { "db/mult_edt.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/mult_edt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325434097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325434097 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607325435076 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1607325435424 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1607325435425 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325438178 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607325448056 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/output_files/micro_4ce22_top.map.smsg " "Generated suppressed messages file C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/output_files/micro_4ce22_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325448851 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607325451042 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325451042 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1456 " "Implemented 1456 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607325451664 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607325451664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1413 " "Implemented 1413 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607325451664 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607325451664 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1607325451664 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1607325451664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607325451664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607325451864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 20:17:31 2020 " "Processing ended: Mon Dec 07 20:17:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607325451864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607325451864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607325451864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325451864 ""}
