<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<title>./memory.v</title>
<link rel="Stylesheet" title="v2html stylesheet" media="Screen" href="v2html.css">
</head>
<script language="JavaScript" type="text/javascript"><!--
var agt=navigator.userAgent.toLowerCase(); 
var is_nav  = ((agt.indexOf('mozilla')!=-1) &&
(agt.indexOf('spoofer')==-1) &&
(agt.indexOf('compatible') == -1) &&
(agt.indexOf('opera')==-1) &&
(agt.indexOf('webtv')==-1)); 
var is_major = parseInt(navigator.appVersion); 
var is_nav4up = (is_nav && (is_major >= 4)); 
var is_ie     = (agt.indexOf("msie") != -1); 
var is_ie4up  = (is_ie  && (is_major >= 4)); 
var is_nav5up = (is_nav && (is_major >= 5));
var dirSep = (window.location.pathname.indexOf('\\') != -1) ? '\\' : '/' ;
function setbuttons (wndw) {
var i;
var sl=wndw.loc[ wndw.document.forms[0].elements[0].selectedIndex ];
for (i=0;i<sl.length;i++) {
if(sl[i]) wndw.document.images[i].src='v2html-b1.gif';
else      wndw.document.images[i].src='v2html-b2.gif';
}
if ( wndw.document.forms[0].elements[0].options[ 
wndw.document.forms[0].elements[0].selectedIndex ].text != '-') {
wndw.document.images[i  ].src='v2html-b1.gif';
wndw.document.images[i+1].src='v2html-b1.gif';
}
else {
wndw.document.images[i  ].src='v2html-b2.gif';
wndw.document.images[i+1].src='v2html-b2.gif';
}
}
// Unindented and uncommented to save spave - look in v2html for a prettier version
var disabled=1;
if (!is_nav4up) {
var event=false; 
}
var last_link=0;     
var last_class=null; 
function qs(e,t,extra_info_index) {
var inc=0,bnum=0,i,j;
if (disabled) return false;
var sig_buttons = [ "Definition" , "Local Driver" , 
"Up to Input Driver" , "Find Source" , "Index"];
if (is_nav4up || is_ie4up) {
if (((e.which==2) && (!(e.modifiers&Event.SHIFT_MASK))) ||
((e.which==1) &&  (e.modifiers&Event.CONTROL_MASK)))   inc = 1;
else if (((e.which==2) && (e.modifiers&Event.SHIFT_MASK)) ||
((e.which==1) && (e.modifiers&Event.SHIFT_MASK))) inc = -1;
if (inc == 0 && extra_info_index == 0) { 
return true;  
}
var linkText = is_nav4up ? t.text : t.innerText;
var linkY    = is_nav4up && ! is_nav5up ? t.y    : t.offsetTop;
window.status="Searching...";
if ((last_link==-1) || (document.links[last_link]!=t)) 
for (last_link=0;last_link<document.links.length;last_link++) 
if (document.links[last_link] == t)  
break;
if (inc != 0) { 
return search(linkText,linkY,last_link,inc,1);
}
else { 
window.status="";
extra_info_index--; 
if (extra_info[extra_info_index][0] != 'S') { 
return true;
}
var w = window.open('','SignalPopUp','width=200,height=235');
if (null != w.document.forms[0]) {
if ((window.location.pathname.substring(0,window.location.pathname.lastIndexOf(dirSep)))!=
(w.pn.substring(0,w.pn.lastIndexOf(dirSep)))) {
w.close();
w = window.open('','SignalPopUp','width=200,height=235');
}
}
w.focus(); 
if (null == w.document.forms[0]) { 
var Text = '<html><head></head>';
if (is_nav4up) { 
w.loc = new Array(10);
w.sel = null;
w.pn  = window.location.pathname;
}
else {     
Text += '<script>var loc = new Array(10);<\/script>\n';
Text += '<script>var sel;<\/script>\n';
Text += '<script>var pn = opener.location.pathname;<\/script>\n';
}
Text += '<body bgcolor="white">\n';
Text += '<form>';
Text += '  <select onchange="opener.setbuttons(window);">\n';
Text += '  <option>---------------------------</option>\n';
for (j=0;j<9;j++) Text += '  <option>-</option>\n';
Text += '  </select>\n';
Text += '</form>';
Text += '<table cellspacing=0 cellpadding=0>\n';
for (var i=0;i<(extra_info[extra_info_index].length-1);i++) {
Text += hbutton(sig_buttons[i], 
'opener.location=loc[sel.selectedIndex]['+i+'];',
bnum++);
}
Text += hbutton("Search Backwards", 
'opener.search(sel.options[ sel.selectedIndex ].text,' +
'0,opener.last_link,-1,0);',bnum++);
Text += hbutton("Search Forwards",
'opener.search(sel.options[ sel.selectedIndex ].text,' +
'0,opener.last_link, 1,0);',bnum++);
Text += hbutton("Close","window.close();",bnum++);
Text += '</table>\n';
Text += '</body></html>\n';
w.document.open();
w.document.write(Text);
w.document.close();
w.document.forms[0].elements[0].options[0].text  = linkText;
w.sel = w.document.forms[0].elements[0]; 
for (j=0;j<10;j++) w.loc[j] = new Array(sig_buttons.length);  
copy_into_loc0(w,extra_info_index);
}
else {
var opts = w.document.forms[0].elements[0].options;
if ( opts.length<10 ) { 
w.loc[opts.length] = new Array;
opts.length++; 
}
for (i=opts.length-2;i>=0;i--) {
opts[i+1].text=opts[i].text;
for (var j=0;j<w.loc[i].length;j++) w.loc[i+1][j] = w.loc[i][j];
}
opts[0].text  = linkText;
copy_into_loc0(w,extra_info_index);
}
return false; 
}
}
return true;
}
function hbutton (text,action,bnum) {
return '  <tr><td><a href="" '+
'onmousedown="'+
'if (images['+bnum+'].src.match(/v2html-b2.gif/)) return false; ' +
'images['+bnum+'].src=\'v2html-b3.gif\';" '+
'onmouseup="'+
'if (images['+bnum+'].src.match(/v2html-b2.gif/)) return false; ' +
'images['+bnum+'].src=\'v2html-b1.gif\';" '+
'onclick="'+
'if (images['+bnum+'].src.match(/v2html-b2.gif/)) return false; ' +
action + 
' return false;">'+
'<img border=0 src="v2html-b1.gif"></a></td>' +
'<td style="font-family:sans-serif; font-weight:bold; font-size:14px;"> '+text+'</td></tr>\n';
}
function copy_into_loc0 (w,extra_info_index) {
for (var i=1;i<extra_info[extra_info_index].length;i++) {
w.loc[0][i-1] = extra_info[extra_info_index][i];
}
w.document.forms[0].elements[0].selectedIndex=1;
w.document.forms[0].elements[0].selectedIndex=0;
setbuttons(w);
}
function search(text,y,i,inc,relative) {
var nextpage,wrappage,linkText,linkY;
window.status="Searching...";
if (last_class) document.links[i].className=last_class;
while (1) {
for (i+=inc;i<document.links.length && i>=0;i+=inc) {
linkText = is_nav4up ? document.links[i].text : document.links[i].innerText;
linkY    = is_nav4up && ! is_nav5up ? document.links[i].y    : document.links[i].offsetTop;
if ((linkText == text) && (linkY != y)) {
window.status="";
if (is_nav4up) 
if (relative) window.scrollBy(0,linkY - y);
else          window.scrollTo(0,linkY); 
else if (is_ie4up)
document.links[i].scrollIntoView(true); 
last_link=i;
last_class=document.links[i].className;
document.links[i].className='HI';
return false;
}
}
nextpage = (inc==1) ? next_page() : prev_page();
wrappage = (inc==1) ? first_page() : last_page();
if (nextpage!="" || wrappage!="") {
if (nextpage=="") { 
if (!confirm(text + " not found. Search again from "+((inc==1)?"first":"last")+" page?"))
return false;
nextpage=wrappage;
}
location=nextpage+ "?" + escape(text) + "&" + ( y - window.pageYOffset ) + "&" + inc;
return false;
}
if (confirm(text + " not found. Search again from "+((inc==1)?"start":"end")+"?")) {
if (inc==1) i=-1;
else i=document.links.length;
} else return false;
}
return true;
}
function loadqs() {
var opt=location.search, text="", s="", y=0, si=0, inc=1;
if (opt.length==0) return true;  
for (var i=1;i<opt.length;i++) { 
if (opt.charAt(i) != "&") 
s += opt.charAt(i);
else {
if (text=="") text=unescape(s);
else             y=s;
s="";
}
}
if (text=="") return true;
if (s == "-1") { si=document.links.length-1; inc=-1; }
window.scrollTo(0,0);
search(text,y,si,inc);
return true;
}
// -->
</script>
<body onload='loadqs();'>
<script language="JavaScript"type="text/javascript"><!--
function prev_page() { return ""; }
function last_page() { return ""; }
// -->
</script>
<center><table class=NB cols=7 ><tr><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy.html';"><a target="_top" href="hierarchy.html">Hierarchy</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-f.html';"><a target="_top" href="hierarchy-f.html">Files</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-m.html';"><a target="_top" href="hierarchy-m.html">Modules</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html';"><a target="_top" href="hierarchy-s.html">Signals</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-t.html';"><a target="_top" href="hierarchy-t.html">Tasks</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-fn.html';"><a target="_top" href="hierarchy-fn.html">Functions</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='http://www.burbleland.com/v2html/help_7_30.html?';"><a target="_top" href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></td></tr></table></center>
<pre>
<span class=C>/* Modified by Laurentiu-Cristian Duca, 2021-12-20
 * - implemented a new controller with unaligned ld/sw
 */</span>
<span class=C>/**************************************************************************************************/</span>
<span class=C>/**** RVSoC (Mini Kuroda/RISC-V)                       since 2018-08-07   ArchLab. TokyoTech   ****/</span>
<span class=C>/**** Memory Module v0.02                                                                      ****/</span>
<span class=C>/**************************************************************************************************/</span>
<span class=M>`default_nettype</span> none
<span class=C>/**************************************************************************************************/</span>
<span class=M>`include</span> <a  onClick="return qs(event,this,0)"  class=S href="define.vh.html">&quot;define.vh&quot;</a>

<span class=C>/**** DRAM Main Memory module for implementation                                               ****/</span>
<span class=C>/**************************************************************************************************/</span>
<span class=P>`ifndef SIM_MODE
</span><span class=P>/**** DRAM Controller without Cache                                                            ****/</span>
<span class=P>/**************************************************************************************************/</span>
<span class=P>module DRAM_conRV#(
</span><span class=P>`ifndef ARTYA7
</span><span class=P>              parameter DDR2_DQ_WIDTH   = 16,
</span><span class=P>              parameter DDR2_DQS_WIDTH  = 2,
</span><span class=P>              parameter DDR2_ADDR_WIDTH = 13,
</span><span class=P>              parameter DDR2_BA_WIDTH   = 3,
</span><span class=P>              parameter DDR2_DM_WIDTH   = 2,
</span><span class=P>              parameter APP_ADDR_WIDTH  = 27,
</span><span class=P>`else
</span><span class=P>              parameter DDR3_DQ_WIDTH   = 16,
</span><span class=P>              parameter DDR3_DQS_WIDTH  = 2,
</span><span class=P>              parameter DDR3_ADDR_WIDTH = 14,
</span><span class=P>              parameter DDR3_BA_WIDTH   = 3,
</span><span class=P>              parameter DDR3_DM_WIDTH   = 2,
</span><span class=P>              parameter APP_ADDR_WIDTH  = 28,
</span><span class=P>`endif
</span><span class=P>              parameter APP_CMD_WIDTH   = 3,
</span><span class=P>              parameter APP_DATA_WIDTH  = 128,  </span><span class=P>// Note
</span><span class=P>              parameter APP_MASK_WIDTH  = 16)
</span><span class=P>    (
</span>     <span class=P>// input clk, rst (active-low)
</span><span class=P>     input  wire                         mig_clk,
</span><span class=P>     input  wire                         mig_rst_x,
</span><span class=P>`ifdef ARTYA7
</span><span class=P>     input  wire                         ref_clk,
</span><span class=P>`endif
</span>     <span class=P>// memory interface ports
</span><span class=P>`ifndef ARTYA7
</span><span class=P>     inout  wire [DDR2_DQ_WIDTH-1 : 0]   ddr2_dq,
</span><span class=P>     inout  wire [DDR2_DQS_WIDTH-1 : 0]  ddr2_dqs_n,
</span><span class=P>     inout  wire [DDR2_DQS_WIDTH-1 : 0]  ddr2_dqs_p,
</span><span class=P>     output wire [DDR2_ADDR_WIDTH-1 : 0] ddr2_addr,
</span><span class=P>     output wire [DDR2_BA_WIDTH-1 : 0]   ddr2_ba,
</span><span class=P>     output wire                         ddr2_ras_n,
</span><span class=P>     output wire                         ddr2_cas_n,
</span><span class=P>     output wire                         ddr2_we_n,
</span><span class=P>     output wire [0:0]                   ddr2_ck_p,
</span><span class=P>     output wire [0:0]                   ddr2_ck_n,
</span><span class=P>     output wire [0:0]                   ddr2_cke,
</span><span class=P>     output wire [0:0]                   ddr2_cs_n,
</span><span class=P>     output wire [DDR2_DM_WIDTH-1 : 0]   ddr2_dm,
</span><span class=P>     output wire [0:0]                   ddr2_odt,
</span><span class=P>`else
</span><span class=P>     inout  wire [DDR3_DQ_WIDTH-1 : 0]   ddr3_dq,
</span><span class=P>     inout  wire [DDR3_DQS_WIDTH-1 : 0]  ddr3_dqs_n,
</span><span class=P>     inout  wire [DDR3_DQS_WIDTH-1 : 0]  ddr3_dqs_p,
</span><span class=P>     output wire [DDR3_ADDR_WIDTH-1 : 0] ddr3_addr,
</span><span class=P>     output wire [DDR3_BA_WIDTH-1 : 0]   ddr3_ba,
</span><span class=P>     output wire                         ddr3_ras_n,
</span><span class=P>     output wire                         ddr3_cas_n,
</span><span class=P>     output wire                         ddr3_we_n,
</span><span class=P>     output wire [0:0]                   ddr3_ck_p,
</span><span class=P>     output wire [0:0]                   ddr3_ck_n,
</span><span class=P>     output wire                         ddr3_reset_n,
</span><span class=P>     output wire [0:0]                   ddr3_cke,
</span><span class=P>     output wire [0:0]                   ddr3_cs_n,
</span><span class=P>     output wire [DDR3_DM_WIDTH-1 : 0]   ddr3_dm,
</span><span class=P>     output wire [0:0]                   ddr3_odt,
</span><span class=P>`endif
</span>
     <span class=P>// output clk, rst (active-low)
</span><span class=P>     output wire                         o_clk,
</span><span class=P>     output wire                         o_rst_x,
</span>     <span class=P>// user interface ports
</span><span class=P>     input  wire                         i_rd_en,
</span><span class=P>     input  wire                         i_wr_en,
</span><span class=P>     input  wire [31:0]                  i_addr,
</span><span class=P>     input  wire [31:0]                  i_data,
</span><span class=P>     output wire                         o_init_calib_complete,
</span><span class=P>     output wire [31:0]                  o_data,
</span><span class=P>     output wire                         o_busy,
</span><span class=P>     input  wire [2:0]                   i_ctrl);
</span>
<span class=P>    reg         r_we    = 0;
</span><span class=P>    reg         r_rd    = 0;
</span><span class=P>    wire 	w_busy;
</span><span class=P>    wire[127:0] w_dram_odata;
</span><span class=P>    reg [3:0] r_mask = 0;
</span><span class=P>    reg   [2:0] r_ctrl  = 0;
</span><span class=P>    reg [31:0] r_odata = 0;
</span><span class=P>    reg [127:0] r_dram_odata1 = 0;
</span><span class=P>    reg [23:0] r_dram_odata2 = 0;
</span><span class=P>    reg [31:0] r_maddr, r_addr;
</span>
    <span class=P>// 16+3 bytes shifted with 0 or 15 bytes.
</span><span class=P>    wire[31:0] w_odata = {r_dram_odata2, r_dram_odata1} &gt;&gt; {r_addr[3:0], 3'b0};
</span><span class=P>    assign o_data = (r_ctrl[1:0]==0) ? ((r_ctrl[2]) ? {24'h0, w_odata[7:0]} :
</span><span class=P>                                         {{24{w_odata[7]}}, w_odata[7:0]}) :
</span><span class=P>                     (r_ctrl[1:0]==1) ? ((r_ctrl[2]) ? {16'h0, w_odata[15:0]} :
</span><span class=P>                                         {{16{w_odata[15]}}, w_odata[15:0]}) :
</span><span class=P>                     w_odata;
</span><span class=P>    reg [31:0] r_wdata=0, r_wdata_ui=0;
</span>
<span class=P>    reg r_stall = 0;
</span><span class=P>    assign o_busy = (r_stall | w_busy);
</span><span class=P>    reg [7:0] state = 0, state_next = 0;
</span><span class=P>    reg [31:0] r_cnt = 0;
</span><span class=P>    always@(posedge o_clk) begin
</span><span class=P>        case(state)
</span><span class=P>        8'd0: </span><span class=P>// idle
</span><span class=P>                if(i_rd_en &amp;&amp; !w_busy) begin
</span><span class=P>                        state &lt;= 10;
</span><span class=P>			state_next &lt;= 30;
</span><span class=P>			r_rd &lt;= 1;
</span><span class=P>                        r_stall &lt;= 1;
</span><span class=P>                        r_addr &lt;= i_addr;
</span><span class=P>			r_maddr &lt;= {i_addr[31:4], 4'b0};
</span><span class=P>                        r_ctrl &lt;= i_ctrl;
</span><span class=P>                end else if(i_wr_en &amp;&amp; !w_busy) begin
</span><span class=P>			state &lt;= 20;
</span><span class=P>                        r_stall &lt;= 1;
</span><span class=P>			r_addr &lt;= i_addr;
</span><span class=P>                        r_maddr &lt;= {i_addr[31:2], 2'b0};
</span><span class=P>                        r_wdata_ui &lt;= (i_ctrl[1:0] == 0) ? {24'h0, i_data[7:0]} :
</span><span class=P>                                   (i_ctrl[1:0] == 1) ? {16'h0, i_data[15:0]} : i_data;
</span><span class=P>                        r_ctrl &lt;= i_ctrl;
</span><span class=P>                end
</span><span class=P>	8'd10: begin </span><span class=P>//mem read
</span><span class=P>		if(w_busy) begin
</span><span class=P>			r_rd &lt;= 0;
</span><span class=P>                	state &lt;= 11;
</span><span class=P>		end 
</span><span class=P>	end
</span><span class=P>	8'd11: begin
</span><span class=P>                if(!w_busy) begin
</span><span class=P>                        r_dram_odata1 &lt;= w_dram_odata;
</span><span class=P>                        if(r_addr[3:0] &lt;= 12) </span><span class=P>// one read is enough
</span><span class=P>                                state &lt;= 100;
</span><span class=P>                        else begin
</span><span class=P>                                state &lt;= 12;
</span><span class=P>                                r_rd &lt;= 1;
</span>                                <span class=P>//r_maddr &lt;= {r_addr[31:4]+28'b1, 4'b0};
</span><span class=P>                                r_maddr &lt;= r_maddr + 16;
</span><span class=P>                        end
</span><span class=P>                end
</span><span class=P>        end
</span><span class=P>	8'd12: begin 
</span>		<span class=P>// idem state 10
</span><span class=P>		if(w_busy) begin
</span><span class=P>                        r_rd &lt;= 0;
</span><span class=P>                        state &lt;= 13;
</span><span class=P>                end
</span><span class=P>	end
</span><span class=P>	8'd13: begin
</span>		<span class=P>// similar state 11
</span><span class=P>		if(!w_busy) begin
</span>                        <span class=P>//r_dram_odata2 &lt;= w_dram_odata[23:0];
</span><span class=P>			r_dram_odata2 &lt;= w_dram_odata;
</span><span class=P>                        state &lt;= 100;
</span><span class=P>                end
</span><span class=P>	end
</span><span class=P>	8'd100: begin 
</span><span class=P>		state &lt;= 0;
</span><span class=P>		r_stall &lt;= 0;
</span><span class=P>	end
</span><span class=P>	8'd20: begin </span><span class=P>// mem_write
</span><span class=P>                if(r_ctrl[1:0]==0) begin </span><span class=P>// SB
</span><span class=P>			if(r_addr[1:0] == 0) begin
</span><span class=P>                        	r_mask &lt;= 4'b0001;
</span><span class=P>				r_wdata &lt;= r_wdata_ui;
</span><span class=P>			end else if(r_addr[1:0] == 1) begin
</span><span class=P>				r_mask &lt;= 4'b0010;
</span><span class=P>				r_wdata &lt;= r_wdata_ui &lt;&lt; 8;
</span><span class=P>			end else if(r_addr[1:0] == 2) begin
</span><span class=P>                                r_mask &lt;= 4'b0100;
</span><span class=P>				r_wdata &lt;= r_wdata_ui &lt;&lt; 16;
</span><span class=P>			end else if(r_addr[1:0] == 3) begin
</span><span class=P>                                r_mask &lt;= 4'b1000;
</span><span class=P>				r_wdata &lt;= r_wdata_ui &lt;&lt; 24;
</span><span class=P>			end
</span><span class=P>			r_we &lt;= 1;
</span><span class=P>			state &lt;= 21;
</span><span class=P>			state_next &lt;= 100;
</span><span class=P>                end else if(r_ctrl[1:0]==1) begin </span><span class=P>// SH
</span><span class=P>			if(r_addr[1:0] == 0) begin
</span><span class=P>				r_mask &lt;= 4'b0011;
</span><span class=P>				r_wdata &lt;= r_wdata_ui;
</span><span class=P>				r_we &lt;= 1;
</span><span class=P>				state &lt;= 21;
</span><span class=P>				state_next &lt;= 100;
</span><span class=P>			end else if (r_addr[1:0] == 1) begin
</span><span class=P>				r_mask &lt;= 4'b0110;
</span><span class=P>				r_wdata &lt;= r_wdata_ui &lt;&lt; 8;
</span><span class=P>				r_we &lt;= 1;
</span><span class=P>				state &lt;= 21;
</span><span class=P>				state_next &lt;= 100;
</span><span class=P>			end else if (r_addr[1:0] == 2) begin
</span><span class=P>                                r_mask &lt;= 4'b1100;
</span><span class=P>                                r_we &lt;= 1;
</span><span class=P>                                r_wdata &lt;= r_wdata_ui &lt;&lt; 16;
</span><span class=P>                                state &lt;= 21;
</span><span class=P>                                state_next &lt;= 100;
</span><span class=P>			end else if (r_addr[1:0] == 3) begin
</span>				<span class=P>// write in two cycles.
</span><span class=P>                                r_mask &lt;= 4'b1000;
</span><span class=P>                                r_wdata &lt;= r_wdata_ui &lt;&lt; 24;
</span><span class=P>                                r_we &lt;= 1;
</span><span class=P>                                state &lt;= 21;
</span><span class=P>                                state_next &lt;= 31;
</span><span class=P>			end
</span><span class=P>                end else if(r_ctrl[1:0]==2) begin </span><span class=P>// SW
</span><span class=P>			if(r_addr[1:0] == 0) begin
</span><span class=P>				r_mask &lt;= 4'b1111;
</span><span class=P>				r_wdata &lt;= r_wdata_ui;
</span><span class=P>				r_we &lt;= 1;
</span><span class=P>                                state &lt;= 21;
</span><span class=P>                                state_next &lt;= 100;
</span><span class=P>			end else if(r_addr[1:0] == 1) begin
</span>				<span class=P>// write in two cycles.
</span><span class=P>				r_mask &lt;= 4'b1110;
</span><span class=P>				r_wdata &lt;= r_wdata_ui &lt;&lt; 8;
</span><span class=P>				r_we &lt;= 1;
</span><span class=P>				state &lt;= 21;
</span><span class=P>				state_next &lt;= 40;
</span><span class=P>			end else if(r_addr[1:0] == 2) begin
</span>				<span class=P>// write in two cycles.
</span><span class=P>				r_mask &lt;= 4'b1100;
</span><span class=P>                                r_wdata &lt;= r_wdata_ui &lt;&lt; 16;
</span><span class=P>                                r_we &lt;= 1;
</span><span class=P>                                state &lt;= 21;
</span><span class=P>                                state_next &lt;= 41;
</span><span class=P>			end else if(r_addr[1:0] == 3) begin
</span>				<span class=P>// write in two cycles.
</span><span class=P>				r_mask &lt;= 4'b1000;
</span><span class=P>                                r_wdata &lt;= r_wdata_ui &lt;&lt; 24;
</span><span class=P>                                r_we &lt;= 1;
</span><span class=P>                                state &lt;= 21;
</span><span class=P>                                state_next &lt;= 42;
</span><span class=P>			end
</span><span class=P>                end
</span><span class=P>                state &lt;= 21;
</span><span class=P>		r_we &lt;= 1;
</span><span class=P>	end
</span><span class=P>	8'd21: begin
</span><span class=P>		if(w_busy) begin
</span><span class=P>			r_we &lt;= 0;
</span><span class=P>			state &lt;= 22;
</span><span class=P>		end 
</span><span class=P>	end
</span><span class=P>	8'd22: begin
</span><span class=P>		if(!w_busy) begin
</span><span class=P>			state &lt;= state_next;
</span><span class=P>		end
</span><span class=P>	end
</span><span class=P>        8'd31: begin
</span>                <span class=P>// SH with (r_addr[1:0] == 3) second write
</span><span class=P>                r_mask &lt;= 4'b0001;
</span><span class=P>		r_maddr &lt;= r_maddr + 4;
</span><span class=P>		r_wdata &lt;= r_wdata_ui &gt;&gt; 8;
</span><span class=P>                r_we &lt;= 1;
</span><span class=P>                state &lt;= 21;
</span><span class=P>                state_next &lt;= 100;
</span><span class=P>        end
</span><span class=P>	8'd40: begin
</span>		<span class=P>// SW with (r_addr[1:0] == 1) second write
</span><span class=P>		r_mask &lt;= 4'b0001;
</span><span class=P>		r_maddr &lt;= r_maddr + 4;
</span><span class=P>		r_wdata &lt;= r_wdata_ui &gt;&gt; 24;
</span><span class=P>		r_we &lt;= 1;
</span><span class=P>                state &lt;= 21;
</span><span class=P>                state_next &lt;= 100;
</span><span class=P>	end
</span><span class=P>	8'd41: begin
</span>		<span class=P>// SW with (r_addr[1:0] == 2) second write
</span><span class=P>		r_mask &lt;= 4'b0011;
</span><span class=P>		r_maddr &lt;= r_maddr + 4;
</span><span class=P>                r_wdata &lt;= r_wdata_ui &gt;&gt; 16;
</span><span class=P>                r_we &lt;= 1;
</span><span class=P>                state &lt;= 21;
</span><span class=P>                state_next &lt;= 100;
</span><span class=P>	end
</span><span class=P>        8'd42: begin
</span>                <span class=P>// SW with (r_addr[1:0] == 3) second write
</span><span class=P>		r_mask &lt;= 4'b0111;
</span><span class=P>		r_maddr &lt;= r_maddr + 4;
</span><span class=P>                r_wdata &lt;= r_wdata_ui &gt;&gt; 8;
</span><span class=P>                r_we &lt;= 1;
</span><span class=P>                state &lt;= 21;
</span><span class=P>                state_next &lt;= 100;
</span><span class=P>	end
</span><span class=P>	endcase
</span><span class=P>    end
</span>   
<span class=P>`ifdef SKIP_CACHE 
</span><span class=P>    DRAM_con_witout_cache dram_con_witout_cache (
</span>               <span class=P>// input clk, rst (active-low)
</span><span class=P>               .mig_clk(mig_clk),
</span><span class=P>               .mig_rst_x(mig_rst_x),
</span><span class=P>`ifdef ARTYA7
</span><span class=P>               .ref_clk(ref_clk),
</span><span class=P>`endif
</span>               <span class=P>// memory interface ports
</span><span class=P>`ifndef ARTYA7
</span><span class=P>               .ddr2_dq(ddr2_dq),
</span><span class=P>               .ddr2_dqs_n(ddr2_dqs_n),
</span><span class=P>               .ddr2_dqs_p(ddr2_dqs_p),
</span><span class=P>               .ddr2_addr(ddr2_addr),
</span><span class=P>               .ddr2_ba(ddr2_ba),
</span><span class=P>               .ddr2_ras_n(ddr2_ras_n),
</span><span class=P>               .ddr2_cas_n(ddr2_cas_n),
</span><span class=P>               .ddr2_we_n(ddr2_we_n),
</span><span class=P>               .ddr2_ck_p(ddr2_ck_p),
</span><span class=P>               .ddr2_ck_n(ddr2_ck_n),
</span><span class=P>               .ddr2_cke(ddr2_cke),
</span><span class=P>               .ddr2_cs_n(ddr2_cs_n),
</span><span class=P>               .ddr2_dm(ddr2_dm),
</span><span class=P>               .ddr2_odt(ddr2_odt),
</span><span class=P>`else
</span><span class=P>               .ddr3_dq(ddr3_dq),
</span><span class=P>               .ddr3_dqs_n(ddr3_dqs_n),
</span><span class=P>               .ddr3_dqs_p(ddr3_dqs_p),
</span><span class=P>               .ddr3_addr(ddr3_addr),
</span><span class=P>               .ddr3_ba(ddr3_ba),
</span><span class=P>               .ddr3_ras_n(ddr3_ras_n),
</span><span class=P>               .ddr3_cas_n(ddr3_cas_n),
</span><span class=P>               .ddr3_we_n(ddr3_we_n),
</span><span class=P>               .ddr3_ck_p(ddr3_ck_p),
</span><span class=P>               .ddr3_ck_n(ddr3_ck_n),
</span><span class=P>               .ddr3_reset_n(ddr3_reset_n),
</span><span class=P>               .ddr3_cke(ddr3_cke),
</span><span class=P>               .ddr3_cs_n(ddr3_cs_n),
</span><span class=P>               .ddr3_dm(ddr3_dm),
</span><span class=P>               .ddr3_odt(ddr3_odt),
</span><span class=P>`endif
</span>               <span class=P>// output clk, rst (active-low)
</span><span class=P>               .o_clk(o_clk),
</span><span class=P>               .o_rst_x(o_rst_x),
</span>               <span class=P>// user interface ports
</span><span class=P>               .i_rd_en(r_rd),
</span><span class=P>               .i_wr_en(r_we),
</span><span class=P>	       .o_init_calib_complete(o_init_calib_complete),
</span><span class=P>	       .i_addr(r_maddr),
</span><span class=P>               .i_data(r_wdata),
</span><span class=P>               .o_data(w_dram_odata),
</span><span class=P>               .o_busy(w_busy),
</span><span class=P>               .i_mask(~r_mask));
</span><span class=P>`else </span><span class=P>// SKIP_CACHE
</span><span class=P>    cache_ctrl cache_ctrl (
</span>               <span class=P>// input clk, rst (active-low)
</span><span class=P>               .mig_clk(mig_clk),
</span><span class=P>               .mig_rst_x(mig_rst_x),
</span><span class=P>`ifdef ARTYA7
</span><span class=P>               .ref_clk(ref_clk),
</span><span class=P>`endif
</span>               <span class=P>// memory interface ports
</span><span class=P>`ifndef ARTYA7
</span><span class=P>               .ddr2_dq(ddr2_dq),
</span><span class=P>               .ddr2_dqs_n(ddr2_dqs_n),
</span><span class=P>               .ddr2_dqs_p(ddr2_dqs_p),
</span><span class=P>               .ddr2_addr(ddr2_addr),
</span><span class=P>               .ddr2_ba(ddr2_ba),
</span><span class=P>               .ddr2_ras_n(ddr2_ras_n),
</span><span class=P>               .ddr2_cas_n(ddr2_cas_n),
</span><span class=P>               .ddr2_we_n(ddr2_we_n),
</span><span class=P>               .ddr2_ck_p(ddr2_ck_p),
</span><span class=P>               .ddr2_ck_n(ddr2_ck_n),
</span><span class=P>               .ddr2_cke(ddr2_cke),
</span><span class=P>               .ddr2_cs_n(ddr2_cs_n),
</span><span class=P>               .ddr2_dm(ddr2_dm),
</span><span class=P>               .ddr2_odt(ddr2_odt),
</span><span class=P>`else
</span><span class=P>               .ddr3_dq(ddr3_dq),
</span><span class=P>               .ddr3_dqs_n(ddr3_dqs_n),
</span><span class=P>               .ddr3_dqs_p(ddr3_dqs_p),
</span><span class=P>               .ddr3_addr(ddr3_addr),
</span><span class=P>               .ddr3_ba(ddr3_ba),
</span><span class=P>               .ddr3_ras_n(ddr3_ras_n),
</span><span class=P>               .ddr3_cas_n(ddr3_cas_n),
</span><span class=P>               .ddr3_we_n(ddr3_we_n),
</span><span class=P>               .ddr3_ck_p(ddr3_ck_p),
</span><span class=P>               .ddr3_ck_n(ddr3_ck_n),
</span><span class=P>               .ddr3_reset_n(ddr3_reset_n),
</span><span class=P>               .ddr3_cke(ddr3_cke),
</span><span class=P>               .ddr3_cs_n(ddr3_cs_n),
</span><span class=P>               .ddr3_dm(ddr3_dm),
</span><span class=P>               .ddr3_odt(ddr3_odt),
</span><span class=P>`endif
</span>               <span class=P>// output clk, rst (active-low)
</span><span class=P>               .o_clk(o_clk),
</span><span class=P>               .o_rst_x(o_rst_x),
</span>               <span class=P>// user interface ports
</span><span class=P>               .i_rd_en(r_rd),
</span><span class=P>               .i_wr_en(r_we),
</span><span class=P>               .i_addr(r_maddr),
</span><span class=P>               .i_data(r_wdata),
</span><span class=P>               .o_init_calib_complete(o_init_calib_complete),
</span><span class=P>               .o_data(w_dram_odata),
</span><span class=P>               .o_busy(w_busy),
</span><span class=P>               .i_mask(r_mask)
</span><span class=P>               );    
</span><span class=P>`endif </span><span class=P>//SKIP_CACHE
</span><span class=P>endmodule
</span><span class=P>/**************************************************************************************************/</span>

<span class=P>/**** Memory Controller with Cache                                                             ****/</span>

<span class=P>/**************************************************************************************************/</span>

<span class=P>module cache_ctrl#(
</span><span class=P>`ifndef ARTYA7
</span><span class=P>              parameter DDR2_DQ_WIDTH   = 16,
</span><span class=P>              parameter DDR2_DQS_WIDTH  = 2,
</span><span class=P>              parameter DDR2_ADDR_WIDTH = 13,
</span><span class=P>              parameter DDR2_BA_WIDTH   = 3,
</span><span class=P>              parameter DDR2_DM_WIDTH   = 2,
</span><span class=P>              parameter APP_ADDR_WIDTH  = 27,
</span><span class=P>`else
</span><span class=P>              parameter DDR3_DQ_WIDTH   = 16,
</span><span class=P>              parameter DDR3_DQS_WIDTH  = 2,
</span><span class=P>              parameter DDR3_ADDR_WIDTH = 14,
</span><span class=P>              parameter DDR3_BA_WIDTH   = 3,
</span><span class=P>              parameter DDR3_DM_WIDTH   = 2,
</span><span class=P>              parameter APP_ADDR_WIDTH  = 28,
</span><span class=P>`endif
</span><span class=P>              parameter APP_CMD_WIDTH   = 3,
</span><span class=P>              parameter APP_DATA_WIDTH  = 128,  </span><span class=P>// Note
</span><span class=P>              parameter APP_MASK_WIDTH  = 16)
</span><span class=P>     (
</span>     <span class=P>// input clk, rst (active-low)
</span><span class=P>     input  wire                         mig_clk,
</span><span class=P>     input  wire                         mig_rst_x,
</span><span class=P>`ifdef ARTYA7
</span><span class=P>     input  wire                         ref_clk,
</span><span class=P>`endif
</span>     <span class=P>// memory interface ports
</span><span class=P>`ifndef ARTYA7
</span><span class=P>     inout  wire [DDR2_DQ_WIDTH-1 : 0]   ddr2_dq,
</span><span class=P>     inout  wire [DDR2_DQS_WIDTH-1 : 0]  ddr2_dqs_n,
</span><span class=P>     inout  wire [DDR2_DQS_WIDTH-1 : 0]  ddr2_dqs_p,
</span><span class=P>     output wire [DDR2_ADDR_WIDTH-1 : 0] ddr2_addr,
</span><span class=P>     output wire [DDR2_BA_WIDTH-1 : 0]   ddr2_ba,
</span><span class=P>     output wire                         ddr2_ras_n,
</span><span class=P>     output wire                         ddr2_cas_n,
</span><span class=P>     output wire                         ddr2_we_n,
</span><span class=P>     output wire [0:0]                   ddr2_ck_p,
</span><span class=P>     output wire [0:0]                   ddr2_ck_n,
</span><span class=P>     output wire [0:0]                   ddr2_cke,
</span><span class=P>     output wire [0:0]                   ddr2_cs_n,
</span><span class=P>     output wire [DDR2_DM_WIDTH-1 : 0]   ddr2_dm,
</span><span class=P>     output wire [0:0]                   ddr2_odt,
</span><span class=P>`else
</span><span class=P>     inout  wire [DDR3_DQ_WIDTH-1 : 0]   ddr3_dq,
</span><span class=P>     inout  wire [DDR3_DQS_WIDTH-1 : 0]  ddr3_dqs_n,
</span><span class=P>     inout  wire [DDR3_DQS_WIDTH-1 : 0]  ddr3_dqs_p,
</span><span class=P>     output wire [DDR3_ADDR_WIDTH-1 : 0] ddr3_addr,
</span><span class=P>     output wire [DDR3_BA_WIDTH-1 : 0]   ddr3_ba,
</span><span class=P>     output wire                         ddr3_ras_n,
</span><span class=P>     output wire                         ddr3_cas_n,
</span><span class=P>     output wire                         ddr3_we_n,
</span><span class=P>     output wire [0:0]                   ddr3_ck_p,
</span><span class=P>     output wire [0:0]                   ddr3_ck_n,
</span><span class=P>     output wire                         ddr3_reset_n,
</span><span class=P>     output wire [0:0]                   ddr3_cke,
</span><span class=P>     output wire [0:0]                   ddr3_cs_n,
</span><span class=P>     output wire [DDR3_DM_WIDTH-1 : 0]   ddr3_dm,
</span><span class=P>     output wire [0:0]                   ddr3_odt,
</span><span class=P>`endif
</span>
     <span class=P>// on FPGA, o_clk is output
</span><span class=P>     output wire                         o_clk,
</span><span class=P>     output wire 			 o_rst_x,
</span>     <span class=P>// user interface ports
</span><span class=P>     input  wire                         i_rd_en,
</span><span class=P>     input  wire                         i_wr_en,
</span><span class=P>     input  wire [31:0]                  i_addr,
</span><span class=P>     input  wire [31:0]                  i_data,
</span><span class=P>     output wire                         o_init_calib_complete,
</span><span class=P>     output wire[127:0]                  o_data,
</span><span class=P>     output wire                         o_busy,
</span><span class=P>     input  wire [3:0]                   i_mask);
</span>
    <span class=P>/***** store output data to registers in posedge clock cycle *****/</span>
<span class=P>    reg   [1:0] r_cache_state = 0;
</span>
<span class=P>    reg  [31:0] r_addr = 0;
</span><span class=P>    reg   [2:0] r_ctrl = 0;
</span><span class=P>    reg [127:0] r_o_data = 0;
</span>
    <span class=P>// DRAM
</span><span class=P>    wire        w_dram_stall;
</span><span class=P>    wire        w_dram_le;
</span><span class=P>    wire [31:0] w_dram_addr = (i_wr_en) ? i_addr : r_addr;
</span><span class=P>    wire[127:0] w_dram_odata;
</span>
    <span class=P>// Cache
</span><span class=P>    wire        c_oe;
</span><span class=P>    wire        c_clr   = (r_cache_state == 2'b11 &amp;&amp; c_oe);
</span><span class=P>    wire        c_we    = (r_cache_state == 2'b10 &amp;&amp; !w_dram_stall);
</span><span class=P>    wire [31:0] c_addr  = (r_cache_state == 2'b00) ? i_addr : r_addr;
</span><span class=P>    wire[127:0] c_idata = w_dram_odata;
</span><span class=P>    wire[127:0] c_odata;
</span>    <span class=P>/*
    cache states:
        2'b00=idle,
        (2'b01=read &amp;&amp; c_oe)=read made in c_odata,
        2'b10=cache read miss;
        2'b11=write

    */</span>
<span class=P>    always@(posedge o_clk) begin
</span><span class=P>        if(r_cache_state == 2'b01 &amp;&amp; !c_oe) begin
</span><span class=P>            r_cache_state &lt;= 2'b10;
</span><span class=P>        end
</span><span class=P>        else if(r_cache_state == 2'b11 || (r_cache_state == 2'b01 &amp;&amp; c_oe)
</span><span class=P>                || (r_cache_state == 2'b10 &amp;&amp; !w_dram_stall)) begin
</span><span class=P>            r_cache_state &lt;= 2'b00;
</span><span class=P>            r_o_data &lt;= (r_cache_state == 2'b01) ? c_odata : w_dram_odata;
</span><span class=P>        end
</span><span class=P>        else if(i_wr_en) begin
</span><span class=P>            r_cache_state &lt;= 2'b11;
</span><span class=P>            r_addr &lt;= i_addr;
</span><span class=P>        end
</span><span class=P>        else if(i_rd_en) begin
</span><span class=P>            r_cache_state &lt;= 2'b01;
</span><span class=P>            r_addr &lt;= i_addr;
</span><span class=P>        end
</span><span class=P>    end
</span>
<span class=P>    m_dram_cache#(28,128,`CACHE_SIZE/16) cache(o_clk, 1'b1, 1'b0, c_clr, c_we,
</span><span class=P>                                c_addr[31:4], c_idata, c_odata, c_oe);
</span>
<span class=P>    assign w_dram_le = (r_cache_state == 2'b01 &amp;&amp; !c_oe);
</span><span class=P>    assign o_busy = w_dram_stall || r_cache_state != 0;
</span>
<span class=P>    assign o_data = r_o_data;
</span>
<span class=P>    DRAM_con_witout_cache dram_con_witout_cache (
</span>               <span class=P>// input clk, rst (active-low)
</span><span class=P>               .mig_clk(mig_clk),
</span><span class=P>               .mig_rst_x(mig_rst_x),
</span><span class=P>`ifdef ARTYA7
</span><span class=P>               .ref_clk(ref_clk),
</span><span class=P>`endif
</span>               <span class=P>// memory interface ports
</span><span class=P>`ifndef ARTYA7
</span><span class=P>               .ddr2_dq(ddr2_dq),
</span><span class=P>               .ddr2_dqs_n(ddr2_dqs_n),
</span><span class=P>               .ddr2_dqs_p(ddr2_dqs_p),
</span><span class=P>               .ddr2_addr(ddr2_addr),
</span><span class=P>               .ddr2_ba(ddr2_ba),
</span><span class=P>               .ddr2_ras_n(ddr2_ras_n),
</span><span class=P>               .ddr2_cas_n(ddr2_cas_n),
</span><span class=P>               .ddr2_we_n(ddr2_we_n),
</span><span class=P>               .ddr2_ck_p(ddr2_ck_p),
</span><span class=P>               .ddr2_ck_n(ddr2_ck_n),
</span><span class=P>               .ddr2_cke(ddr2_cke),
</span><span class=P>               .ddr2_cs_n(ddr2_cs_n),
</span><span class=P>               .ddr2_dm(ddr2_dm),
</span><span class=P>               .ddr2_odt(ddr2_odt),
</span><span class=P>`else
</span><span class=P>               .ddr3_dq(ddr3_dq),
</span><span class=P>               .ddr3_dqs_n(ddr3_dqs_n),
</span><span class=P>               .ddr3_dqs_p(ddr3_dqs_p),
</span><span class=P>               .ddr3_addr(ddr3_addr),
</span><span class=P>               .ddr3_ba(ddr3_ba),
</span><span class=P>               .ddr3_ras_n(ddr3_ras_n),
</span><span class=P>               .ddr3_cas_n(ddr3_cas_n),
</span><span class=P>               .ddr3_we_n(ddr3_we_n),
</span><span class=P>               .ddr3_ck_p(ddr3_ck_p),
</span><span class=P>               .ddr3_ck_n(ddr3_ck_n),
</span><span class=P>               .ddr3_reset_n(ddr3_reset_n),
</span><span class=P>               .ddr3_cke(ddr3_cke),
</span><span class=P>               .ddr3_cs_n(ddr3_cs_n),
</span><span class=P>               .ddr3_dm(ddr3_dm),
</span><span class=P>               .ddr3_odt(ddr3_odt),
</span><span class=P>`endif
</span>               <span class=P>// output clk, rst (active-low)
</span><span class=P>               .o_clk(o_clk),
</span><span class=P>               .o_rst_x(o_rst_x),
</span>               <span class=P>// user interface ports
</span><span class=P>               .i_rd_en(w_dram_le),
</span><span class=P>               .i_wr_en(i_wr_en),
</span><span class=P>               .o_init_calib_complete(o_init_calib_complete),
</span><span class=P>               .i_addr(w_dram_addr),
</span><span class=P>               .i_data(i_data),
</span><span class=P>               .o_data(w_dram_odata),
</span><span class=P>               .o_busy(w_dram_stall),
</span><span class=P>               .i_mask(~i_mask));
</span><span class=P>endmodule
</span><span class=M>`endif</span> <span class=C>// SIM_MODE
</span>
<span class=C>/**************************************************************************************************/</span>

<span class=C>/*** Single-port RAM with synchronous read                                                      ***/</span>
<a name="m_bram"></a><a name="601"></a><a  href="memory.v.html#m_dram_cache_mem"><img alt="[Up: m_dram_cache mem]" align=bottom border=0 src="v2html-up.gif"></a>
<span class=K>module</span> <span class=MM>m_bram</span><a  href="hierarchy-m.html#m_bram"><img align=top border=0 alt="Index" src="v2html-i.gif"></a>#(<span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="#601">WIDTH</a>=32, <a  onClick="return qs(event,this,0)"  class=PA href="#601">ENTRY</a>=256)(<a  onClick="return qs(event,this,1)"  class=SI href="#602">CLK</a>, <a  onClick="return qs(event,this,2)"  class=SI href="#602">w_we</a>, <a  onClick="return qs(event,this,3)"  class=SI href="#603">w_addr</a>, <a  onClick="return qs(event,this,4)"  class=SI href="#604">w_idata</a>, <a  onClick="return qs(event,this,5)"  class=SOR href="#614">r_odata</a>);
<a name="602"></a>  <span class=K>input</span>  <span class=K>wire</span>                     <a  onClick="return qs(event,this,1)"  class=SI href="#793">CLK</a>, <a  onClick="return qs(event,this,2)"  class=SI href="#794">w_we</a>;
<a name="603"></a>  <span class=K>input</span>  <span class=K>wire</span> [<span class=ST>$clog2</span>(<a  onClick="return qs(event,this,0)"  class=PA href="#601">ENTRY</a>)-1:0] <a  onClick="return qs(event,this,3)"  class=SI href="#794">w_addr</a>;
<a name="604"></a>  <span class=K>input</span>  <span class=K>wire</span>         [<a  onClick="return qs(event,this,0)"  class=PA href="#601">WIDTH</a>-1:0] <a  onClick="return qs(event,this,4)"  class=SI href="#794">w_idata</a>;
<a name="605"></a>  <span class=K>output</span> <span class=K>reg</span>          [<a  onClick="return qs(event,this,0)"  class=PA href="#601">WIDTH</a>-1:0] <a  onClick="return qs(event,this,5)"  class=SOR href="#614">r_odata</a>;

<a name="607"></a>  <span class=K>reg</span>          [<a  onClick="return qs(event,this,0)"  class=PA href="#601">WIDTH</a>-1:0]  <a  onClick="return qs(event,this,6)"  class=SR href="#610">mem</a> [0:<a  onClick="return qs(event,this,0)"  class=PA href="#601">ENTRY</a>-1];

<a name="609"></a>  <span class=K>integer</span> <a  onClick="return qs(event,this,7)"  class=SIT href="#609">i</a>;
<a name="610"></a>  <span class=K>initial</span> <span class=K>for</span> (<a  onClick="return qs(event,this,7)"  class=SIT href="#609">i</a>=0;<a  onClick="return qs(event,this,7)"  class=SIT href="#609">i</a>&lt;<a  onClick="return qs(event,this,0)"  class=PA href="#601">ENTRY</a>;<a  onClick="return qs(event,this,7)"  class=SIT href="#609">i</a>=<a  onClick="return qs(event,this,7)"  class=SIT href="#609">i</a>+1) <a  onClick="return qs(event,this,6)"  class=SR href="#610">mem</a>[<a  onClick="return qs(event,this,7)"  class=SIT href="#609">i</a>]=0;

  <span class=K>always</span>  @(<span class=K>posedge</span>  <a  onClick="return qs(event,this,1)"  class=SI href="#602">CLK</a>)  <span class=K>begin</span>
    <span class=K>if</span> (<a  onClick="return qs(event,this,2)"  class=SI href="#602">w_we</a>) <a  onClick="return qs(event,this,6)"  class=SR href="#607">mem</a>[<a  onClick="return qs(event,this,3)"  class=SI href="#603">w_addr</a>] &lt;= <a  onClick="return qs(event,this,4)"  class=SI href="#604">w_idata</a>;
<a name="614"></a>    <a  onClick="return qs(event,this,5)"  class=SOR href="#605">r_odata</a> &lt;= <a  onClick="return qs(event,this,6)"  class=SR href="#610">mem</a>[<a  onClick="return qs(event,this,3)"  class=SI href="#603">w_addr</a>];
  <span class=K>end</span>
<span class=K>endmodule</span>
<span class=C>/**************************************************************************************************/</span>

<span class=C>/*** Dual-port RAM with synchronous read                                                        ***/</span>
<a name="m_bram2"></a><a name="620"></a><span class=K>module</span> <span class=MM>m_bram2</span><a  href="hierarchy-m.html#m_bram2"><img align=top border=0 alt="Index" src="v2html-i.gif"></a>#(<span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="#620">WIDTH</a>=32, <a  onClick="return qs(event,this,0)"  class=PA href="#620">ENTRY</a>=256)
                (<a  onClick="return qs(event,this,8)"  class=SI href="#622">CLK</a>, <a  onClick="return qs(event,this,9)"  class=SI href="#622">w_we</a>, <a  onClick="return qs(event,this,10)"  class=SI href="#623">w_raddr</a>, <a  onClick="return qs(event,this,11)"  class=SI href="#623">w_waddr</a>, <a  onClick="return qs(event,this,12)"  class=SI href="#624">w_idata</a>, <a  onClick="return qs(event,this,13)"  class=SO href="#636">w_odata1</a>, <a  onClick="return qs(event,this,14)"  class=SO href="#637">w_odata2</a>);
<a name="622"></a>    <span class=K>input</span>  <span class=K>wire</span>                     <a  onClick="return qs(event,this,8)"  class=SI href="#622">CLK</a>, <a  onClick="return qs(event,this,9)"  class=SI href="#622">w_we</a>;
<a name="623"></a>    <span class=K>input</span>  <span class=K>wire</span> [<span class=ST>$clog2</span>(<a  onClick="return qs(event,this,0)"  class=PA href="#620">ENTRY</a>)-1:0] <a  onClick="return qs(event,this,10)"  class=SI href="#623">w_raddr</a>, <a  onClick="return qs(event,this,11)"  class=SI href="#623">w_waddr</a>;
<a name="624"></a>    <span class=K>input</span>  <span class=K>wire</span>         [<a  onClick="return qs(event,this,0)"  class=PA href="#620">WIDTH</a>-1:0] <a  onClick="return qs(event,this,12)"  class=SI href="#624">w_idata</a>;
<a name="625"></a>    <span class=K>output</span> <span class=K>wire</span>         [<a  onClick="return qs(event,this,0)"  class=PA href="#620">WIDTH</a>-1:0] <a  onClick="return qs(event,this,13)"  class=SO href="#636">w_odata1</a>, <a  onClick="return qs(event,this,14)"  class=SO href="#637">w_odata2</a>;

<a name="627"></a>    <span class=K>reg</span>  [<span class=ST>$clog2</span>(<a  onClick="return qs(event,this,0)"  class=PA href="#620">ENTRY</a>)-1:0] <a  onClick="return qs(event,this,15)"  class=SR href="#634">r_addr</a>, <a  onClick="return qs(event,this,16)"  class=SR href="#633">r_addr2</a>;

<a name="629"></a>    <span class=K>reg</span>          [<a  onClick="return qs(event,this,0)"  class=PA href="#620">WIDTH</a>-1:0] <a  onClick="return qs(event,this,17)"  class=SR href="#632">mem</a> [0:<a  onClick="return qs(event,this,0)"  class=PA href="#620">ENTRY</a>-1];

    <span class=K>always</span>  @(<span class=K>posedge</span>  <a  onClick="return qs(event,this,8)"  class=SI href="#622">CLK</a>)  <span class=K>begin</span>
<a name="632"></a>        <span class=K>if</span> (<a  onClick="return qs(event,this,9)"  class=SI href="#622">w_we</a>) <a  onClick="return qs(event,this,17)"  class=SR href="#629">mem</a>[<a  onClick="return qs(event,this,11)"  class=SI href="#623">w_waddr</a>] &lt;= <a  onClick="return qs(event,this,12)"  class=SI href="#624">w_idata</a>;
<a name="633"></a>        <a  onClick="return qs(event,this,16)"  class=SR href="#627">r_addr2</a> &lt;= <a  onClick="return qs(event,this,11)"  class=SI href="#623">w_waddr</a>;
<a name="634"></a>        <a  onClick="return qs(event,this,15)"  class=SR href="#627">r_addr</a> &lt;= <a  onClick="return qs(event,this,10)"  class=SI href="#623">w_raddr</a>;
    <span class=K>end</span>
<a name="636"></a>    <span class=K>assign</span> <a  onClick="return qs(event,this,13)"  class=SO href="#625">w_odata1</a> = <a  onClick="return qs(event,this,17)"  class=SR href="#632">mem</a>[<a  onClick="return qs(event,this,15)"  class=SR href="#634">r_addr</a>];
<a name="637"></a>    <span class=K>assign</span> <a  onClick="return qs(event,this,14)"  class=SO href="#625">w_odata2</a> = <a  onClick="return qs(event,this,17)"  class=SR href="#632">mem</a>[<a  onClick="return qs(event,this,16)"  class=SR href="#633">r_addr2</a>];
<span class=K>endmodule</span>
<span class=C>/**************************************************************************************************/</span>
<span class=C>/*** Single-port RAM with synchronous read with colum access                                    ***/</span>
<a name="m_col_bram"></a><a name="641"></a><span class=K>module</span> <span class=MM>m_col_bram</span><a  href="hierarchy-m.html#m_col_bram"><img align=top border=0 alt="Index" src="v2html-i.gif"></a>#(<span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="#641">WIDTH</a>=32, <a  onClick="return qs(event,this,0)"  class=PA href="#641">ENTRY</a>=256)(<a  onClick="return qs(event,this,18)"  class=SI href="#642">CLK</a>, <a  onClick="return qs(event,this,19)"  class=SI href="#643">w_we</a>, <a  onClick="return qs(event,this,20)"  class=SI href="#644">w_addr</a>, <a  onClick="return qs(event,this,21)"  class=SI href="#645">w_idata</a>, <a  onClick="return qs(event,this,22)"  class=SO href="#659">w_odata</a>);
<a name="642"></a>    <span class=K>input</span>  <span class=K>wire</span>                     <a  onClick="return qs(event,this,18)"  class=SI href="#642">CLK</a>;
<a name="643"></a>    <span class=K>input</span>  <span class=K>wire</span>               [3:0] <a  onClick="return qs(event,this,19)"  class=SI href="#643">w_we</a>;
<a name="644"></a>    <span class=K>input</span>  <span class=K>wire</span> [<span class=ST>$clog2</span>(<a  onClick="return qs(event,this,0)"  class=PA href="#641">ENTRY</a>)-1:0] <a  onClick="return qs(event,this,20)"  class=SI href="#644">w_addr</a>;
<a name="645"></a>    <span class=K>input</span>  <span class=K>wire</span>         [<a  onClick="return qs(event,this,0)"  class=PA href="#641">WIDTH</a>-1:0] <a  onClick="return qs(event,this,21)"  class=SI href="#645">w_idata</a>;
<a name="646"></a>    <span class=K>output</span> <span class=K>wire</span>         [<a  onClick="return qs(event,this,0)"  class=PA href="#641">WIDTH</a>-1:0] <a  onClick="return qs(event,this,22)"  class=SO href="#659">w_odata</a>;

    <span class=C>//initial $readmemh(`MEMFILE, mem);
</span>
    <span class=AT>(* ram_style = &quot;block&quot; *)</span><a name="650"></a> <span class=K>reg</span> [<a  onClick="return qs(event,this,0)"  class=PA href="#641">WIDTH</a>-1:0] <a  onClick="return qs(event,this,23)"  class=SR href="#653">mem</a>[0:<a  onClick="return qs(event,this,0)"  class=PA href="#641">ENTRY</a>-1];
<a name="651"></a>    <span class=K>reg</span> [<span class=ST>$clog2</span>(<a  onClick="return qs(event,this,0)"  class=PA href="#641">ENTRY</a>)-1:0] <a  onClick="return qs(event,this,24)"  class=SR href="#657">addr</a>=0;
    <span class=K>always</span> @(<span class=K>posedge</span> <a  onClick="return qs(event,this,18)"  class=SI href="#642">CLK</a>) <span class=K>begin</span>
<a name="653"></a>        <span class=K>if</span> (<a  onClick="return qs(event,this,19)"  class=SI href="#643">w_we</a>[0]) <a  onClick="return qs(event,this,23)"  class=SR href="#650">mem</a>[<a  onClick="return qs(event,this,20)"  class=SI href="#644">w_addr</a>][ 7: 0] &lt;= <a  onClick="return qs(event,this,21)"  class=SI href="#645">w_idata</a>[ 7: 0];
        <span class=K>if</span> (<a  onClick="return qs(event,this,19)"  class=SI href="#643">w_we</a>[1]) <a  onClick="return qs(event,this,23)"  class=SR href="#650">mem</a>[<a  onClick="return qs(event,this,20)"  class=SI href="#644">w_addr</a>][15: 8] &lt;= <a  onClick="return qs(event,this,21)"  class=SI href="#645">w_idata</a>[15: 8];
        <span class=K>if</span> (<a  onClick="return qs(event,this,19)"  class=SI href="#643">w_we</a>[2]) <a  onClick="return qs(event,this,23)"  class=SR href="#650">mem</a>[<a  onClick="return qs(event,this,20)"  class=SI href="#644">w_addr</a>][23:16] &lt;= <a  onClick="return qs(event,this,21)"  class=SI href="#645">w_idata</a>[23:16];
        <span class=K>if</span> (<a  onClick="return qs(event,this,19)"  class=SI href="#643">w_we</a>[3]) <a  onClick="return qs(event,this,23)"  class=SR href="#650">mem</a>[<a  onClick="return qs(event,this,20)"  class=SI href="#644">w_addr</a>][31:24] &lt;= <a  onClick="return qs(event,this,21)"  class=SI href="#645">w_idata</a>[31:24];
<a name="657"></a>        <a  onClick="return qs(event,this,24)"  class=SR href="#651">addr</a> &lt;= <a  onClick="return qs(event,this,20)"  class=SI href="#644">w_addr</a>;
    <span class=K>end</span>
<a name="659"></a>    <span class=K>assign</span> <a  onClick="return qs(event,this,22)"  class=SO href="#646">w_odata</a> = <a  onClick="return qs(event,this,23)"  class=SR href="#653">mem</a>[<a  onClick="return qs(event,this,24)"  class=SR href="#657">addr</a>];
<span class=K>endmodule</span>
<span class=C>/**************************************************************************************************/</span>
<span class=P>`ifndef SIM_MODE
</span><span class=P>module AsyncFIFO #(
</span><span class=P>			       parameter DATA_WIDTH  = 512,
</span><span class=P>			       parameter ADDR_WIDTH  = 8) </span><span class=P>// FIFO_DEPTH = 2^ADDR_WIDTH
</span><span class=P>    (
</span><span class=P>     input  wire                    wclk,
</span><span class=P>	 input  wire                    rclk,
</span><span class=P>     input  wire                    i_wrst_x,
</span><span class=P>     input  wire                    i_rrst_x,
</span><span class=P>	 input  wire                    i_wen,
</span><span class=P>	 input  wire [DATA_WIDTH-1 : 0] i_data,
</span><span class=P>     input  wire                    i_ren,
</span><span class=P>	 output wire [DATA_WIDTH-1 : 0] o_data,
</span><span class=P>	 output wire                    o_empty,
</span><span class=P>	 output wire                    o_full);
</span>
<span class=P>    reg  [DATA_WIDTH-1 : 0] afifo[(2**ADDR_WIDTH)-1 : 0];
</span><span class=P>    reg  [ADDR_WIDTH : 0]   waddr;
</span><span class=P>    reg  [ADDR_WIDTH : 0]   raddr;
</span>
<span class=P>    reg  [ADDR_WIDTH : 0]   raddr_gray1;
</span><span class=P>    reg  [ADDR_WIDTH : 0]   raddr_gray2;
</span>
<span class=P>    reg  [ADDR_WIDTH : 0]   waddr_gray1;
</span><span class=P>    reg  [ADDR_WIDTH : 0]   waddr_gray2;
</span>
<span class=P>    wire [DATA_WIDTH-1 : 0] data;
</span>
<span class=P>    wire [ADDR_WIDTH : 0]   raddr_gray;
</span><span class=P>    wire [ADDR_WIDTH : 0]   waddr_gray;
</span>
<span class=P>    wire [ADDR_WIDTH : 0]   raddr2;
</span><span class=P>    wire [ADDR_WIDTH : 0]   waddr2;
</span>
<span class=P>    genvar genvar_i;
</span>
    <span class=P>// output signals
</span><span class=P>    assign o_data  = data;
</span><span class=P>    assign o_empty = (raddr == waddr2);
</span><span class=P>    assign o_full  = (waddr[ADDR_WIDTH] != raddr2[ADDR_WIDTH]) &amp;&amp;
</span><span class=P>                     (waddr[ADDR_WIDTH-1 : 0] == raddr2[ADDR_WIDTH-1 : 0]);
</span>
    <span class=P>// binary code to gray code
</span><span class=P>    assign raddr_gray = raddr[ADDR_WIDTH : 0] ^ {1'b0, raddr[ADDR_WIDTH : 1]};
</span><span class=P>    assign waddr_gray = waddr[ADDR_WIDTH : 0] ^ {1'b0, waddr[ADDR_WIDTH : 1]};
</span>
    <span class=P>// gray code to binary code
</span><span class=P>    generate
</span><span class=P>	    for (genvar_i = 0; genvar_i &lt;= ADDR_WIDTH; genvar_i = genvar_i + 1) begin
</span><span class=P>		    assign raddr2[genvar_i] = ^raddr_gray2[ADDR_WIDTH : genvar_i];
</span><span class=P>		    assign waddr2[genvar_i] = ^waddr_gray2[ADDR_WIDTH : genvar_i];
</span><span class=P>	    end
</span><span class=P>    endgenerate
</span>
    <span class=P>// double flopping read address before using it in write clock domain
</span><span class=P>    always @(posedge wclk) begin
</span><span class=P>	    if (!i_wrst_x) begin
</span><span class=P>		    raddr_gray1 &lt;= 0;
</span><span class=P>		    raddr_gray2 &lt;= 0;
</span><span class=P>	    end else begin
</span><span class=P>		    raddr_gray1 &lt;= raddr_gray;
</span><span class=P>		    raddr_gray2 &lt;= raddr_gray1;
</span><span class=P>	    end
</span><span class=P>    end
</span>
    <span class=P>// double flopping write address before using it in read clock domain
</span><span class=P>    always @(posedge rclk) begin
</span><span class=P>	    if (!i_rrst_x) begin
</span><span class=P>		    waddr_gray1 &lt;= 0;
</span><span class=P>		    waddr_gray2 &lt;= 0;
</span><span class=P>	    end else begin
</span><span class=P>		    waddr_gray1 &lt;= waddr_gray;
</span><span class=P>		    waddr_gray2 &lt;= waddr_gray1;
</span><span class=P>	    end
</span><span class=P>    end
</span>
    <span class=P>// read
</span><span class=P>    assign data = afifo[raddr[ADDR_WIDTH-1 : 0]];
</span><span class=P>    always @(posedge rclk) begin
</span><span class=P>	    if (!i_rrst_x) begin
</span><span class=P>		    raddr &lt;= 0;
</span><span class=P>	    end else if (i_ren) begin
</span><span class=P>		    raddr &lt;= raddr + 1;
</span><span class=P>	    end
</span><span class=P>    end
</span>
    <span class=P>// write
</span><span class=P>    always @(posedge wclk) begin
</span><span class=P>	    if (!i_wrst_x) begin
</span><span class=P>		    waddr &lt;= 0;
</span><span class=P>	    end else if (i_wen) begin
</span><span class=P>		    afifo[waddr[ADDR_WIDTH-1 : 0]] &lt;= i_data;
</span><span class=P>		    waddr &lt;= waddr + 1;
</span><span class=P>	    end
</span><span class=P>    end
</span>
<span class=P>endmodule
</span><span class=M>`endif</span>
<span class=C>/**************************************************************************************************/</span>
<span class=C>/*** Simple Direct Mapped Cache Sync CLK for DRAM                                               ***/</span>
<span class=C>/**************************************************************************************************/</span>
<a name="m_dram_cache"></a><a name="763"></a><span class=K>module</span> <span class=MM>m_dram_cache</span><a  href="hierarchy-m.html#m_dram_cache"><img align=top border=0 alt="Index" src="v2html-i.gif"></a>#(<span class=K>parameter</span> <a  onClick="return qs(event,this,25)"  class=SW href="#793">ADDR_WIDTH</a> = 30, <a  onClick="return qs(event,this,26)"  class=SW href="#793">D_WIDTH</a> = 32, <a  onClick="return qs(event,this,27)"  class=SW href="#793">ENTRY</a> = 1024)
    (<a  onClick="return qs(event,this,28)"  class=SI href="#765">CLK</a>, <a  onClick="return qs(event,this,29)"  class=SI href="#765">RST_X</a>, <a  onClick="return qs(event,this,30)"  class=SI href="#766">w_flush</a>, <a  onClick="return qs(event,this,31)"  class=SI href="#766">w_clr</a>, <a  onClick="return qs(event,this,32)"  class=SI href="#766">w_we</a>, <a  onClick="return qs(event,this,33)"  class=SI href="#767">w_addr</a>, <a  onClick="return qs(event,this,34)"  class=SI href="#768">w_idata</a>, <a  onClick="return qs(event,this,35)"  class=SO href="#796">w_odata</a>, <a  onClick="return qs(event,this,36)"  class=SO href="#797">w_oe</a>);
<a name="765"></a>    <span class=K>input</span>  <span class=K>wire</span>                     <a  onClick="return qs(event,this,28)"  class=SI href="#765">CLK</a>, <a  onClick="return qs(event,this,29)"  class=SI href="#765">RST_X</a>;
<a name="766"></a>    <span class=K>input</span>  <span class=K>wire</span>                     <a  onClick="return qs(event,this,30)"  class=SI href="#766">w_flush</a>, <a  onClick="return qs(event,this,32)"  class=SI href="#766">w_we</a>, <a  onClick="return qs(event,this,31)"  class=SI href="#766">w_clr</a>;
<a name="767"></a>    <span class=K>input</span>  <span class=K>wire</span> [<a  onClick="return qs(event,this,25)"  class=SW href="#793">ADDR_WIDTH</a>-1:0]    <a  onClick="return qs(event,this,33)"  class=SI href="#767">w_addr</a>;
<a name="768"></a>    <span class=K>input</span>  <span class=K>wire</span>    [<a  onClick="return qs(event,this,26)"  class=SW href="#793">D_WIDTH</a>-1:0]    <a  onClick="return qs(event,this,34)"  class=SI href="#768">w_idata</a>;
<a name="769"></a>    <span class=K>output</span> <span class=K>wire</span>    [<a  onClick="return qs(event,this,26)"  class=SW href="#793">D_WIDTH</a>-1:0]    <a  onClick="return qs(event,this,35)"  class=SO href="#796">w_odata</a>;
<a name="770"></a>    <span class=K>output</span> <span class=K>wire</span>                     <a  onClick="return qs(event,this,36)"  class=SO href="#797">w_oe</a>;             <span class=C>//output enable
</span>
    <span class=C>// index and tag
</span><a name="773"></a>    <span class=K>reg</span>  [<span class=ST>$clog2</span>(<a  onClick="return qs(event,this,27)"  class=SW href="#793">ENTRY</a>)-1:0]                <a  onClick="return qs(event,this,37)"  class=SR href="#801">r_idx</a> = 0;
<a name="774"></a>    <span class=K>reg</span>  [(<a  onClick="return qs(event,this,25)"  class=SW href="#793">ADDR_WIDTH</a> - <span class=ST>$clog2</span>(<a  onClick="return qs(event,this,27)"  class=SW href="#793">ENTRY</a>))-1:0] <a  onClick="return qs(event,this,38)"  class=SR href="#800">r_tag</a> = 0;

    <span class=C>// index and tag
</span><a name="777"></a>    <span class=K>wire</span>                [<span class=ST>$clog2</span>(<a  onClick="return qs(event,this,27)"  class=SW href="#793">ENTRY</a>)-1:0] <a  onClick="return qs(event,this,39)"  class=SW href="#779">w_idx</a>;
<a name="778"></a>    <span class=K>wire</span> [(<a  onClick="return qs(event,this,25)"  class=SW href="#793">ADDR_WIDTH</a> - <span class=ST>$clog2</span>(<a  onClick="return qs(event,this,27)"  class=SW href="#793">ENTRY</a>))-1:0] <a  onClick="return qs(event,this,40)"  class=SW href="#779">w_tag</a>;
<a name="779"></a>    <span class=K>assign</span> {<a  onClick="return qs(event,this,40)"  class=SW href="#778">w_tag</a>, <a  onClick="return qs(event,this,39)"  class=SW href="#777">w_idx</a>} = <a  onClick="return qs(event,this,33)"  class=SI href="#767">w_addr</a>;

<a name="781"></a>    <span class=K>wire</span>                                            <a  onClick="return qs(event,this,41)"  class=SW href="#781">w_mwe</a> = <a  onClick="return qs(event,this,31)"  class=SI href="#766">w_clr</a> | <a  onClick="return qs(event,this,32)"  class=SI href="#766">w_we</a> | !<a  onClick="return qs(event,this,29)"  class=SI href="#765">RST_X</a> | <a  onClick="return qs(event,this,30)"  class=SI href="#766">w_flush</a>;
<a name="782"></a>    <span class=K>wire</span>                      [<span class=ST>$clog2</span>(<a  onClick="return qs(event,this,27)"  class=SW href="#793">ENTRY</a>)-1:0]   <a  onClick="return qs(event,this,42)"  class=SW href="#782">w_maddr</a> = <a  onClick="return qs(event,this,39)"  class=SW href="#779">w_idx</a>;
<a name="783"></a>    <span class=K>wire</span> [<a  onClick="return qs(event,this,25)"  class=SW href="#793">ADDR_WIDTH</a> - <span class=ST>$clog2</span>(<a  onClick="return qs(event,this,27)"  class=SW href="#793">ENTRY</a>) + <a  onClick="return qs(event,this,26)"  class=SW href="#793">D_WIDTH</a>:0]   <a  onClick="return qs(event,this,43)"  class=SW href="#783">w_mwdata</a> = <a  onClick="return qs(event,this,32)"  class=SI href="#766">w_we</a> ? {1'b1, <a  onClick="return qs(event,this,40)"  class=SW href="#779">w_tag</a>, <a  onClick="return qs(event,this,34)"  class=SI href="#768">w_idata</a>} : 0;
<a name="784"></a>    <span class=K>wire</span> [<a  onClick="return qs(event,this,25)"  class=SW href="#793">ADDR_WIDTH</a> - <span class=ST>$clog2</span>(<a  onClick="return qs(event,this,27)"  class=SW href="#793">ENTRY</a>) + <a  onClick="return qs(event,this,26)"  class=SW href="#793">D_WIDTH</a>:0]   <a  onClick="return qs(event,this,44)"  class=SW href="#794">w_modata</a>;

<a name="786"></a>    <span class=K>wire</span>                                            <a  onClick="return qs(event,this,45)"  class=SW href="#790">w_mvalid</a>;
<a name="787"></a>    <span class=K>wire</span>                     [<span class=ST>$clog2</span>(<a  onClick="return qs(event,this,27)"  class=SW href="#793">ENTRY</a>)-1:0]    <a  onClick="return qs(event,this,46)"  class=SW href="#787">w_midx</a>;
<a name="788"></a>    <span class=K>wire</span>      [(<a  onClick="return qs(event,this,25)"  class=SW href="#793">ADDR_WIDTH</a> - <span class=ST>$clog2</span>(<a  onClick="return qs(event,this,27)"  class=SW href="#793">ENTRY</a>))-1:0]    <a  onClick="return qs(event,this,47)"  class=SW href="#790">w_mtag</a>;
<a name="789"></a>    <span class=K>wire</span>                           [<a  onClick="return qs(event,this,26)"  class=SW href="#793">D_WIDTH</a>-1:0]    <a  onClick="return qs(event,this,48)"  class=SW href="#790">w_mdata</a>;
<a name="790"></a>    <span class=K>assign</span> {<a  onClick="return qs(event,this,45)"  class=SW href="#786">w_mvalid</a>, <a  onClick="return qs(event,this,47)"  class=SW href="#788">w_mtag</a>, <a  onClick="return qs(event,this,48)"  class=SW href="#789">w_mdata</a>} = <a  onClick="return qs(event,this,44)"  class=SW href="#794">w_modata</a>;


<a name="m_dram_cache_mem"></a><a name="793"></a>    <a  onClick="return qs(event,this,0)"  class=MM href="#m_bram">m_bram</a>#((<a  onClick="return qs(event,this,25)"  class=SW href="#793">ADDR_WIDTH</a> - <span class=ST>$clog2</span>(<a  onClick="return qs(event,this,27)"  class=SW href="#793">ENTRY</a>) + <a  onClick="return qs(event,this,26)"  class=SW href="#793">D_WIDTH</a>)+1, <a  onClick="return qs(event,this,27)"  class=SW href="#793">ENTRY</a>)
<a name="794"></a>        mem(<a  onClick="return qs(event,this,28)"  class=SI href="#765">CLK</a>, <a  onClick="return qs(event,this,41)"  class=SW href="#781">w_mwe</a>, <a  onClick="return qs(event,this,42)"  class=SW href="#782">w_maddr</a>, <a  onClick="return qs(event,this,43)"  class=SW href="#783">w_mwdata</a>, <a  onClick="return qs(event,this,44)"  class=SW href="#784">w_modata</a>);

<a name="796"></a>    <span class=K>assign</span> <a  onClick="return qs(event,this,35)"  class=SO href="#769">w_odata</a>  = <a  onClick="return qs(event,this,48)"  class=SW href="#790">w_mdata</a>;
<a name="797"></a>    <span class=K>assign</span> <a  onClick="return qs(event,this,36)"  class=SO href="#770">w_oe</a>     = (<a  onClick="return qs(event,this,45)"  class=SW href="#790">w_mvalid</a> &amp;&amp; <a  onClick="return qs(event,this,47)"  class=SW href="#790">w_mtag</a> == <a  onClick="return qs(event,this,38)"  class=SR href="#800">r_tag</a>);

    <span class=K>always</span>  @(<span class=K>posedge</span>  <a  onClick="return qs(event,this,28)"  class=SI href="#765">CLK</a>)  <span class=K>begin</span>
<a name="800"></a>        <a  onClick="return qs(event,this,38)"  class=SR href="#774">r_tag</a> &lt;= <a  onClick="return qs(event,this,40)"  class=SW href="#779">w_tag</a>;
<a name="801"></a>        <a  onClick="return qs(event,this,37)"  class=SR href="#773">r_idx</a> &lt;= <a  onClick="return qs(event,this,39)"  class=SW href="#779">w_idx</a>;
    <span class=K>end</span>
<span class=K>endmodule</span> <span class=C>// DMC
</span><span class=C>/**************************************************************************************************/</span>


</pre>
<center><table class=NB cols=7 ><tr><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy.html';"><a target="_top" href="hierarchy.html">Hierarchy</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-f.html';"><a target="_top" href="hierarchy-f.html">Files</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-m.html';"><a target="_top" href="hierarchy-m.html">Modules</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html';"><a target="_top" href="hierarchy-s.html">Signals</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-t.html';"><a target="_top" href="hierarchy-t.html">Tasks</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-fn.html';"><a target="_top" href="hierarchy-fn.html">Functions</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='http://www.burbleland.com/v2html/help_7_30.html?';"><a target="_top" href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></td></tr></table></center>
<script language="JavaScript"type="text/javascript"><!--
function next_page() { return ""; }
function first_page() { return ""; }
var extra_info = [
["S","memory.v.html#602","","memory.v.html#793","","hierarchy-s.p2.html#CLK___m_bram"],
["S","memory.v.html#602","","memory.v.html#794","memory.v.html#781","hierarchy-s.p8.html#w_we___m_bram"],
["S","memory.v.html#603","","memory.v.html#794","memory.v.html#782","hierarchy-s.p8.html#w_addr___m_bram"],
["S","memory.v.html#604","","memory.v.html#794","memory.v.html#783","hierarchy-s.p8.html#w_idata___m_bram"],
["S","memory.v.html#605","memory.v.html#614","","memory.v.html#614","hierarchy-s.p6.html#r_odata___m_bram"],
["S","memory.v.html#607","memory.v.html#610","","memory.v.html#610","hierarchy-s.p5.html#mem___m_bram"],
["S","memory.v.html#609","","","","hierarchy-s.p4.html#i___m_bram"],
["S","memory.v.html#622","","","memory.v.html#622","hierarchy-s.p2.html#CLK___m_bram2"],
["S","memory.v.html#622","","","memory.v.html#622","hierarchy-s.p8.html#w_we___m_bram2"],
["S","memory.v.html#623","","","memory.v.html#623","hierarchy-s.p8.html#w_raddr___m_bram2"],
["S","memory.v.html#623","","","memory.v.html#623","hierarchy-s.p8.html#w_waddr___m_bram2"],
["S","memory.v.html#624","","","memory.v.html#624","hierarchy-s.p8.html#w_idata___m_bram2"],
["S","memory.v.html#625","memory.v.html#636","","memory.v.html#636","hierarchy-s.p8.html#w_odata1___m_bram2"],
["S","memory.v.html#625","memory.v.html#637","","memory.v.html#637","hierarchy-s.p8.html#w_odata2___m_bram2"],
["S","memory.v.html#627","memory.v.html#634","","memory.v.html#634","hierarchy-s.p6.html#r_addr___m_bram2"],
["S","memory.v.html#627","memory.v.html#633","","memory.v.html#633","hierarchy-s.p6.html#r_addr2___m_bram2"],
["S","memory.v.html#629","memory.v.html#632","","memory.v.html#632","hierarchy-s.p5.html#mem___m_bram2"],
["S","memory.v.html#642","","","memory.v.html#642","hierarchy-s.p2.html#CLK___m_col_bram"],
["S","memory.v.html#643","","","memory.v.html#643","hierarchy-s.p8.html#w_we___m_col_bram"],
["S","memory.v.html#644","","","memory.v.html#644","hierarchy-s.p8.html#w_addr___m_col_bram"],
["S","memory.v.html#645","","","memory.v.html#645","hierarchy-s.p8.html#w_idata___m_col_bram"],
["S","memory.v.html#646","memory.v.html#659","","memory.v.html#659","hierarchy-s.p8.html#w_odata___m_col_bram"],
["S","memory.v.html#650","memory.v.html#653","","memory.v.html#653","hierarchy-s.p5.html#mem___m_col_bram"],
["S","memory.v.html#651","memory.v.html#657","","memory.v.html#657","hierarchy-s.html#addr___m_col_bram"],
["S","memory.v.html#793","","","","hierarchy-s.html#ADDR_WIDTH___m_dram_cache"],
["S","memory.v.html#793","","","","hierarchy-s.p3.html#D_WIDTH___m_dram_cache"],
["S","memory.v.html#793","","","","hierarchy-s.p4.html#ENTRY___m_dram_cache"],
["S","memory.v.html#765","","","memory.v.html#765","hierarchy-s.p2.html#CLK___m_dram_cache"],
["S","memory.v.html#765","","","memory.v.html#765","hierarchy-s.p6.html#RST_X___m_dram_cache"],
["S","memory.v.html#766","","","memory.v.html#766","hierarchy-s.p8.html#w_flush___m_dram_cache"],
["S","memory.v.html#766","","","memory.v.html#766","hierarchy-s.p8.html#w_clr___m_dram_cache"],
["S","memory.v.html#766","","","memory.v.html#766","hierarchy-s.p8.html#w_we___m_dram_cache"],
["S","memory.v.html#767","","","memory.v.html#767","hierarchy-s.p8.html#w_addr___m_dram_cache"],
["S","memory.v.html#768","","","memory.v.html#768","hierarchy-s.p8.html#w_idata___m_dram_cache"],
["S","memory.v.html#769","memory.v.html#796","","memory.v.html#796","hierarchy-s.p8.html#w_odata___m_dram_cache"],
["S","memory.v.html#770","memory.v.html#797","","memory.v.html#797","hierarchy-s.p8.html#w_oe___m_dram_cache"],
["S","memory.v.html#773","memory.v.html#801","","memory.v.html#801","hierarchy-s.p6.html#r_idx___m_dram_cache"],
["S","memory.v.html#774","memory.v.html#800","","memory.v.html#800","hierarchy-s.p6.html#r_tag___m_dram_cache"],
["S","memory.v.html#777","memory.v.html#779","","memory.v.html#779","hierarchy-s.p8.html#w_idx___m_dram_cache"],
["S","memory.v.html#778","memory.v.html#779","","memory.v.html#779","hierarchy-s.p8.html#w_tag___m_dram_cache"],
["S","memory.v.html#781","memory.v.html#781","","memory.v.html#781","hierarchy-s.p8.html#w_mwe___m_dram_cache"],
["S","memory.v.html#782","memory.v.html#782","","memory.v.html#782","hierarchy-s.p8.html#w_maddr___m_dram_cache"],
["S","memory.v.html#783","memory.v.html#783","","memory.v.html#783","hierarchy-s.p8.html#w_mwdata___m_dram_cache"],
["S","memory.v.html#784","memory.v.html#794","","memory.v.html#614","hierarchy-s.p8.html#w_modata___m_dram_cache"],
["S","memory.v.html#786","memory.v.html#790","","memory.v.html#790","hierarchy-s.p8.html#w_mvalid___m_dram_cache"],
["S","memory.v.html#787","","","","hierarchy-s.p8.html#w_midx___m_dram_cache"],
["S","memory.v.html#788","memory.v.html#790","","memory.v.html#790","hierarchy-s.p8.html#w_mtag___m_dram_cache"],
["S","memory.v.html#789","memory.v.html#790","","memory.v.html#790","hierarchy-s.p8.html#w_mdata___m_dram_cache"]
];
disabled=0;
// -->
</script>
<hr>
<table>
 <tr><td><i>This page:</i></td>
  <td><i>Created:</i></td><td><i>Fri Jun 16 14:01:27 2023</i></td></tr>
<tr>
 <td> </td>
 <td><i>From:</i></td><td><i>
./memory.v</i></td></tr>
</table>
<hr>
<table width="100%"><tr><td><i>Verilog converted to html by  <a target="_top" href="http://www.burbleland.com/v2html/v2html.html">  v2html 7.30.1.3</a> 
 (written by <a href="mailto:v2html730@burbleland.com">Costas Calamvokis</a>).</i></td><td align="right"><b><a href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></b></td></tr></table><table height="90%"><tr><td></td></tr></table>
</body>
</html>
