RCLK_HDIO.BUFGCE_HDIO_X0Y0.BUFGCE_HDIO.IINV.V0 origin:060-rclk-seed !05_00
RCLK_HDIO.BUFGCE_HDIO_X0Y0.BUFGCE_HDIO.IINV.V1 origin:060-rclk-seed 05_00
RCLK_HDIO.BUFGCE_HDIO_X0Y1.BUFGCE_HDIO.IINV.V0 origin:060-rclk-seed !04_00
RCLK_HDIO.BUFGCE_HDIO_X0Y1.BUFGCE_HDIO.IINV.V1 origin:060-rclk-seed 04_00
RCLK_HDIO.BUFGCE_HDIO_X1Y0.BUFGCE_HDIO.IINV.V0 origin:060-rclk-seed !05_01
RCLK_HDIO.BUFGCE_HDIO_X1Y0.BUFGCE_HDIO.IINV.V1 origin:060-rclk-seed 05_01
RCLK_HDIO.BUFGCE_HDIO_X1Y1.BUFGCE_HDIO.IINV.V0 origin:060-rclk-seed !04_01
RCLK_HDIO.BUFGCE_HDIO_X1Y1.BUFGCE_HDIO.IINV.V1 origin:060-rclk-seed 04_01
RCLK_HDIO.PIP.CLK_BUFGCE_HDIO_0_CLK_IN.CLK_CMT_MUX_4TO1_0_CLK_OUT origin:060-rclk-seed !05_07
RCLK_HDIO.PIP.CLK_BUFGCE_HDIO_0_CLK_IN.CLK_INT_TOP origin:060-rclk-seed 05_07
RCLK_HDIO.PIP.CLK_BUFGCE_HDIO_1_CLK_IN.CLK_CMT_MUX_4TO1_1_CLK_OUT origin:060-rclk-seed !04_08
RCLK_HDIO.PIP.CLK_BUFGCE_HDIO_1_CLK_IN.CLK_INT_TOP origin:060-rclk-seed 04_08
RCLK_HDIO.PIP.CLK_BUFGCE_HDIO_2_CLK_IN.CLK_CMT_MUX_4TO1_2_CLK_OUT origin:060-rclk-seed !05_10
RCLK_HDIO.PIP.CLK_BUFGCE_HDIO_2_CLK_IN.CLK_INT_TOP origin:060-rclk-seed 05_10
RCLK_HDIO.PIP.CLK_BUFGCE_HDIO_3_CLK_IN.CLK_CMT_MUX_4TO1_3_CLK_OUT origin:060-rclk-seed !04_11
RCLK_HDIO.PIP.CLK_BUFGCE_HDIO_3_CLK_IN.CLK_INT_TOP origin:060-rclk-seed 04_11
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_4_CLK_OUT.CLK_CMT_MUX_4TO1_4_CLK_OUT origin:060-rclk-seed 06_46 09_47
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_4_CLK_OUT.CLK_HROUTE_L0 origin:060-rclk-seed !06_46 09_47
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_5_CLK_OUT.CLK_CMT_MUX_4TO1_4_CLK_OUT origin:060-rclk-seed 07_46 08_46
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_5_CLK_OUT.CLK_HROUTE_R0 origin:060-rclk-seed !07_46 08_46
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_6_CLK_OUT.CLK_CMT_MUX_4TO1_5_CLK_OUT origin:060-rclk-seed 06_26 09_27
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_6_CLK_OUT.CLK_HROUTE_L10 origin:060-rclk-seed !06_26 09_27
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_7_CLK_OUT.CLK_CMT_MUX_4TO1_5_CLK_OUT origin:060-rclk-seed 07_26 08_26
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_7_CLK_OUT.CLK_HROUTE_R10 origin:060-rclk-seed !07_26 08_26
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_8_CLK_OUT.CLK_CMT_MUX_4TO1_6_CLK_OUT origin:060-rclk-seed 06_24 09_25
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_8_CLK_OUT.CLK_HROUTE_L11 origin:060-rclk-seed !06_24 09_25
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_9_CLK_OUT.CLK_CMT_MUX_4TO1_6_CLK_OUT origin:060-rclk-seed 07_24 08_24
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_9_CLK_OUT.CLK_HROUTE_R11 origin:060-rclk-seed !07_24 08_24
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_10_CLK_OUT.CLK_CMT_MUX_4TO1_7_CLK_OUT origin:060-rclk-seed 06_22 09_23
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_10_CLK_OUT.CLK_HROUTE_L12 origin:060-rclk-seed !06_22 09_23
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_11_CLK_OUT.CLK_CMT_MUX_4TO1_7_CLK_OUT origin:060-rclk-seed 07_22 08_22
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_11_CLK_OUT.CLK_HROUTE_R12 origin:060-rclk-seed !07_22 08_22
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_12_CLK_OUT.CLK_CMT_MUX_4TO1_8_CLK_OUT origin:060-rclk-seed 06_20 09_21
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_12_CLK_OUT.CLK_HROUTE_L13 origin:060-rclk-seed !06_20 09_21
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_13_CLK_OUT.CLK_CMT_MUX_4TO1_8_CLK_OUT origin:060-rclk-seed 07_20 08_20
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_13_CLK_OUT.CLK_HROUTE_R13 origin:060-rclk-seed !07_20 08_20
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_14_CLK_OUT.CLK_CMT_MUX_4TO1_9_CLK_OUT origin:060-rclk-seed 06_18 09_19
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_14_CLK_OUT.CLK_HROUTE_L14 origin:060-rclk-seed !06_18 09_19
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_15_CLK_OUT.CLK_CMT_MUX_4TO1_9_CLK_OUT origin:060-rclk-seed 07_18 08_18
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_15_CLK_OUT.CLK_HROUTE_R14 origin:060-rclk-seed !07_18 08_18
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_16_CLK_OUT.CLK_CMT_MUX_4TO1_10_CLK_OUT origin:060-rclk-seed 06_16 09_17
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_16_CLK_OUT.CLK_HROUTE_L15 origin:060-rclk-seed !06_16 09_17
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_17_CLK_OUT.CLK_CMT_MUX_4TO1_10_CLK_OUT origin:060-rclk-seed 07_16 08_16
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_17_CLK_OUT.CLK_HROUTE_R15 origin:060-rclk-seed !07_16 08_16
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_18_CLK_OUT.CLK_CMT_MUX_4TO1_11_CLK_OUT origin:060-rclk-seed 06_14 09_15
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_18_CLK_OUT.CLK_HROUTE_L16 origin:060-rclk-seed !06_14 09_15
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_19_CLK_OUT.CLK_CMT_MUX_4TO1_11_CLK_OUT origin:060-rclk-seed 07_14 08_14
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_19_CLK_OUT.CLK_HROUTE_R16 origin:060-rclk-seed !07_14 08_14
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_20_CLK_OUT.CLK_CMT_MUX_4TO1_12_CLK_OUT origin:060-rclk-seed 06_12 09_13
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_20_CLK_OUT.CLK_HROUTE_L17 origin:060-rclk-seed !06_12 09_13
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_21_CLK_OUT.CLK_CMT_MUX_4TO1_12_CLK_OUT origin:060-rclk-seed 07_12 08_12
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_21_CLK_OUT.CLK_HROUTE_R17 origin:060-rclk-seed !07_12 08_12
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_22_CLK_OUT.CLK_CMT_MUX_4TO1_13_CLK_OUT origin:060-rclk-seed 06_10 09_11
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_22_CLK_OUT.CLK_HROUTE_L18 origin:060-rclk-seed !06_10 09_11
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_23_CLK_OUT.CLK_CMT_MUX_4TO1_13_CLK_OUT origin:060-rclk-seed 07_10 08_10
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_23_CLK_OUT.CLK_HROUTE_R18 origin:060-rclk-seed !07_10 08_10
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_24_CLK_OUT.CLK_CMT_MUX_4TO1_14_CLK_OUT origin:060-rclk-seed 06_08 09_09
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_24_CLK_OUT.CLK_HROUTE_L19 origin:060-rclk-seed !06_08 09_09
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_25_CLK_OUT.CLK_CMT_MUX_4TO1_14_CLK_OUT origin:060-rclk-seed 07_08 08_08
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_25_CLK_OUT.CLK_HROUTE_R19 origin:060-rclk-seed !07_08 08_08
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_26_CLK_OUT.CLK_CMT_MUX_4TO1_15_CLK_OUT origin:060-rclk-seed 06_44 09_45
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_26_CLK_OUT.CLK_HROUTE_L1 origin:060-rclk-seed !06_44 09_45
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_27_CLK_OUT.CLK_CMT_MUX_4TO1_15_CLK_OUT origin:060-rclk-seed 07_44 08_44
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_27_CLK_OUT.CLK_HROUTE_R1 origin:060-rclk-seed !07_44 08_44
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_28_CLK_OUT.CLK_CMT_MUX_4TO1_16_CLK_OUT origin:060-rclk-seed 06_06 09_07
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_28_CLK_OUT.CLK_HROUTE_L20 origin:060-rclk-seed !06_06 09_07
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_29_CLK_OUT.CLK_CMT_MUX_4TO1_16_CLK_OUT origin:060-rclk-seed 07_06 08_06
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_29_CLK_OUT.CLK_HROUTE_R20 origin:060-rclk-seed !07_06 08_06
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_30_CLK_OUT.CLK_CMT_MUX_4TO1_17_CLK_OUT origin:060-rclk-seed 06_04 09_05
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_30_CLK_OUT.CLK_HROUTE_L21 origin:060-rclk-seed !06_04 09_05
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_31_CLK_OUT.CLK_CMT_MUX_4TO1_17_CLK_OUT origin:060-rclk-seed 07_04 08_04
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_31_CLK_OUT.CLK_HROUTE_R21 origin:060-rclk-seed !07_04 08_04
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_32_CLK_OUT.CLK_CMT_MUX_4TO1_18_CLK_OUT origin:060-rclk-seed 06_02 09_03
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_32_CLK_OUT.CLK_HROUTE_L22 origin:060-rclk-seed !06_02 09_03
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_33_CLK_OUT.CLK_CMT_MUX_4TO1_18_CLK_OUT origin:060-rclk-seed 07_02 08_02
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_33_CLK_OUT.CLK_HROUTE_R22 origin:060-rclk-seed !07_02 08_02
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_34_CLK_OUT.CLK_CMT_MUX_4TO1_19_CLK_OUT origin:060-rclk-seed 06_00 09_01
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_34_CLK_OUT.CLK_HROUTE_L23 origin:060-rclk-seed !06_00 09_01
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_35_CLK_OUT.CLK_CMT_MUX_4TO1_19_CLK_OUT origin:060-rclk-seed 07_00 08_00
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_35_CLK_OUT.CLK_HROUTE_R23 origin:060-rclk-seed !07_00 08_00
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_36_CLK_OUT.CLK_CMT_MUX_4TO1_20_CLK_OUT origin:060-rclk-seed 06_42 09_43
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_36_CLK_OUT.CLK_HROUTE_L2 origin:060-rclk-seed !06_42 09_43
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_37_CLK_OUT.CLK_CMT_MUX_4TO1_20_CLK_OUT origin:060-rclk-seed 07_42 08_42
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_37_CLK_OUT.CLK_HROUTE_R2 origin:060-rclk-seed !07_42 08_42
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_38_CLK_OUT.CLK_CMT_MUX_4TO1_21_CLK_OUT origin:060-rclk-seed 06_40 09_41
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_38_CLK_OUT.CLK_HROUTE_L3 origin:060-rclk-seed !06_40 09_41
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_39_CLK_OUT.CLK_CMT_MUX_4TO1_21_CLK_OUT origin:060-rclk-seed 07_40 08_40
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_39_CLK_OUT.CLK_HROUTE_R3 origin:060-rclk-seed !07_40 08_40
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_40_CLK_OUT.CLK_CMT_MUX_4TO1_22_CLK_OUT origin:060-rclk-seed 06_38 09_39
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_40_CLK_OUT.CLK_HROUTE_L4 origin:060-rclk-seed !06_38 09_39
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_41_CLK_OUT.CLK_CMT_MUX_4TO1_22_CLK_OUT origin:060-rclk-seed 07_38 08_38
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_41_CLK_OUT.CLK_HROUTE_R4 origin:060-rclk-seed !07_38 08_38
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_42_CLK_OUT.CLK_CMT_MUX_4TO1_23_CLK_OUT origin:060-rclk-seed 06_36 09_37
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_42_CLK_OUT.CLK_HROUTE_L5 origin:060-rclk-seed !06_36 09_37
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_43_CLK_OUT.CLK_CMT_MUX_4TO1_23_CLK_OUT origin:060-rclk-seed 07_36 08_36
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_43_CLK_OUT.CLK_HROUTE_R5 origin:060-rclk-seed !07_36 08_36
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_44_CLK_OUT.CLK_CMT_MUX_4TO1_24_CLK_OUT origin:060-rclk-seed 06_34 09_35
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_44_CLK_OUT.CLK_HROUTE_L6 origin:060-rclk-seed !06_34 09_35
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_45_CLK_OUT.CLK_CMT_MUX_4TO1_24_CLK_OUT origin:060-rclk-seed 07_34 08_34
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_45_CLK_OUT.CLK_HROUTE_R6 origin:060-rclk-seed !07_34 08_34
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_46_CLK_OUT.CLK_CMT_MUX_4TO1_25_CLK_OUT origin:060-rclk-seed 06_32 09_33
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_46_CLK_OUT.CLK_HROUTE_L7 origin:060-rclk-seed !06_32 09_33
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_47_CLK_OUT.CLK_CMT_MUX_4TO1_25_CLK_OUT origin:060-rclk-seed 07_32 08_32
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_47_CLK_OUT.CLK_HROUTE_R7 origin:060-rclk-seed !07_32 08_32
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_48_CLK_OUT.CLK_CMT_MUX_4TO1_26_CLK_OUT origin:060-rclk-seed 06_30 09_31
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_48_CLK_OUT.CLK_HROUTE_L8 origin:060-rclk-seed !06_30 09_31
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_49_CLK_OUT.CLK_CMT_MUX_4TO1_26_CLK_OUT origin:060-rclk-seed 07_30 08_30
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_49_CLK_OUT.CLK_HROUTE_R8 origin:060-rclk-seed !07_30 08_30
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_50_CLK_OUT.CLK_CMT_MUX_4TO1_27_CLK_OUT origin:060-rclk-seed 06_28 09_29
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_50_CLK_OUT.CLK_HROUTE_L9 origin:060-rclk-seed !06_28 09_29
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_51_CLK_OUT.CLK_CMT_MUX_4TO1_27_CLK_OUT origin:060-rclk-seed 07_28 08_28
RCLK_HDIO.PIP.CLK_CMT_MUX_2TO1_51_CLK_OUT.CLK_HROUTE_R9 origin:060-rclk-seed !07_28 08_28
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_0_CLK_OUT.CCIO_IO2RCLK0 origin:060-rclk-seed !04_06 !05_06
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_0_CLK_OUT.CCIO_IO2RCLK1 origin:060-rclk-seed !04_06 05_06
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_0_CLK_OUT.CCIO_IO2RCLK2 origin:060-rclk-seed !05_06 04_06
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_0_CLK_OUT.CCIO_IO2RCLK3 origin:060-rclk-seed 04_06 05_06
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_1_CLK_OUT.CCIO_IO2RCLK0 origin:060-rclk-seed !04_07 !05_08
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_1_CLK_OUT.CCIO_IO2RCLK1 origin:060-rclk-seed !05_08 04_07
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_1_CLK_OUT.CCIO_IO2RCLK2 origin:060-rclk-seed !04_07 05_08
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_1_CLK_OUT.CCIO_IO2RCLK3 origin:060-rclk-seed 04_07 05_08
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_2_CLK_OUT.CCIO_IO2RCLK0 origin:060-rclk-seed !04_09 !05_09
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_2_CLK_OUT.CCIO_IO2RCLK1 origin:060-rclk-seed !04_09 05_09
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_2_CLK_OUT.CCIO_IO2RCLK2 origin:060-rclk-seed !05_09 04_09
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_2_CLK_OUT.CCIO_IO2RCLK3 origin:060-rclk-seed 04_09 05_09
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_3_CLK_OUT.CCIO_IO2RCLK0 origin:060-rclk-seed !04_10 !05_11
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_3_CLK_OUT.CCIO_IO2RCLK1 origin:060-rclk-seed !05_11 04_10
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_3_CLK_OUT.CCIO_IO2RCLK2 origin:060-rclk-seed !04_10 05_11
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_3_CLK_OUT.CCIO_IO2RCLK3 origin:060-rclk-seed 04_10 05_11
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_4_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !04_46 !04_47
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_4_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !04_46 04_47
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_4_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !04_47 04_46
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_4_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 04_46 04_47
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_5_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !04_31 !04_32
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_5_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !04_31 04_32
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_5_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !04_32 04_31
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_5_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 04_31 04_32
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_6_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !05_30 !05_31
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_6_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !05_30 05_31
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_6_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !05_31 05_30
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_6_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 05_30 05_31
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_7_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !04_28 !04_29
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_7_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !04_28 04_29
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_7_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !04_29 04_28
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_7_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 04_28 04_29
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_8_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !05_27 !05_28
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_8_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !05_27 05_28
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_8_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !05_28 05_27
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_8_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 05_27 05_28
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_9_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !04_25 !04_26
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_9_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !04_25 04_26
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_9_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !04_26 04_25
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_9_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 04_25 04_26
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_10_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !05_24 !05_25
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_10_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !05_24 05_25
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_10_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !05_25 05_24
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_10_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 05_24 05_25
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_11_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !04_22 !04_23
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_11_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !04_22 04_23
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_11_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !04_23 04_22
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_11_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 04_22 04_23
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_12_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !05_21 !05_22
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_12_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !05_21 05_22
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_12_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !05_22 05_21
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_12_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 05_21 05_22
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_13_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !04_19 !04_20
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_13_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !04_19 04_20
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_13_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !04_20 04_19
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_13_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 04_19 04_20
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_14_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !05_18 !05_19
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_14_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !05_18 05_19
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_14_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !05_19 05_18
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_14_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 05_18 05_19
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_15_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !05_45 !05_46
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_15_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !05_45 05_46
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_15_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !05_46 05_45
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_15_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 05_45 05_46
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_16_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !04_16 !04_17
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_16_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !04_16 04_17
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_16_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !04_17 04_16
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_16_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 04_16 04_17
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_17_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !05_15 !05_16
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_17_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !05_15 05_16
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_17_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !05_16 05_15
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_17_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 05_15 05_16
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_18_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !04_13 !04_14
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_18_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !04_13 04_14
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_18_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !04_14 04_13
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_18_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 04_13 04_14
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_19_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !05_12 !05_13
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_19_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !05_12 05_13
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_19_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !05_13 05_12
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_19_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 05_12 05_13
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_20_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !04_43 !04_44
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_20_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !04_43 04_44
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_20_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !04_44 04_43
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_20_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 04_43 04_44
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_21_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !05_42 !05_43
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_21_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !05_42 05_43
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_21_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !05_43 05_42
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_21_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 05_42 05_43
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_22_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !04_40 !04_41
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_22_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !04_40 04_41
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_22_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !04_41 04_40
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_22_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 04_40 04_41
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_23_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !05_39 !05_40
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_23_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !05_39 05_40
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_23_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !05_40 05_39
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_23_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 05_39 05_40
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_24_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !04_37 !04_38
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_24_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !04_37 04_38
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_24_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !04_38 04_37
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_24_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 04_37 04_38
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_25_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !05_36 !05_37
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_25_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !05_36 05_37
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_25_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !05_37 05_36
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_25_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 05_36 05_37
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_26_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !04_34 !04_35
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_26_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !04_34 04_35
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_26_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !04_35 04_34
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_26_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 04_34 04_35
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_27_CLK_OUT.CLK_BUFGCE_HDIO_0_CLK_OUT origin:060-rclk-seed !05_33 !05_34
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_27_CLK_OUT.CLK_BUFGCE_HDIO_1_CLK_OUT origin:060-rclk-seed !05_33 05_34
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_27_CLK_OUT.CLK_BUFGCE_HDIO_2_CLK_OUT origin:060-rclk-seed !05_34 05_33
RCLK_HDIO.PIP.CLK_CMT_MUX_4TO1_27_CLK_OUT.CLK_BUFGCE_HDIO_3_CLK_OUT origin:060-rclk-seed 05_33 05_34
RCLK_HDIO.PIP.CLK_HDISTR_FT0_0.CLK_CMT_MUX_4TO1_4_CLK_OUT origin:060-rclk-seed 08_47
RCLK_HDIO.PIP.CLK_HDISTR_FT0_0.VCC_WIRE origin:060-rclk-seed !08_47
RCLK_HDIO.PIP.CLK_HDISTR_FT0_1.CLK_CMT_MUX_4TO1_15_CLK_OUT origin:060-rclk-seed 08_45
RCLK_HDIO.PIP.CLK_HDISTR_FT0_1.VCC_WIRE origin:060-rclk-seed !08_45
RCLK_HDIO.PIP.CLK_HDISTR_FT0_2.CLK_CMT_MUX_4TO1_20_CLK_OUT origin:060-rclk-seed 08_43
RCLK_HDIO.PIP.CLK_HDISTR_FT0_2.VCC_WIRE origin:060-rclk-seed !08_43
RCLK_HDIO.PIP.CLK_HDISTR_FT0_3.CLK_CMT_MUX_4TO1_21_CLK_OUT origin:060-rclk-seed 08_41
RCLK_HDIO.PIP.CLK_HDISTR_FT0_3.VCC_WIRE origin:060-rclk-seed !08_41
RCLK_HDIO.PIP.CLK_HDISTR_FT0_4.CLK_CMT_MUX_4TO1_22_CLK_OUT origin:060-rclk-seed 08_39
RCLK_HDIO.PIP.CLK_HDISTR_FT0_4.VCC_WIRE origin:060-rclk-seed !08_39
RCLK_HDIO.PIP.CLK_HDISTR_FT0_5.CLK_CMT_MUX_4TO1_23_CLK_OUT origin:060-rclk-seed 08_37
RCLK_HDIO.PIP.CLK_HDISTR_FT0_5.VCC_WIRE origin:060-rclk-seed !08_37
RCLK_HDIO.PIP.CLK_HDISTR_FT0_6.CLK_CMT_MUX_4TO1_24_CLK_OUT origin:060-rclk-seed 08_35
RCLK_HDIO.PIP.CLK_HDISTR_FT0_6.VCC_WIRE origin:060-rclk-seed !08_35
RCLK_HDIO.PIP.CLK_HDISTR_FT0_7.CLK_CMT_MUX_4TO1_25_CLK_OUT origin:060-rclk-seed 08_33
RCLK_HDIO.PIP.CLK_HDISTR_FT0_7.VCC_WIRE origin:060-rclk-seed !08_33
RCLK_HDIO.PIP.CLK_HDISTR_FT0_8.CLK_CMT_MUX_4TO1_26_CLK_OUT origin:060-rclk-seed 08_31
RCLK_HDIO.PIP.CLK_HDISTR_FT0_8.VCC_WIRE origin:060-rclk-seed !08_31
RCLK_HDIO.PIP.CLK_HDISTR_FT0_9.CLK_CMT_MUX_4TO1_27_CLK_OUT origin:060-rclk-seed 08_29
RCLK_HDIO.PIP.CLK_HDISTR_FT0_9.VCC_WIRE origin:060-rclk-seed !08_29
RCLK_HDIO.PIP.CLK_HDISTR_FT0_10.CLK_CMT_MUX_4TO1_5_CLK_OUT origin:060-rclk-seed 08_27
RCLK_HDIO.PIP.CLK_HDISTR_FT0_10.VCC_WIRE origin:060-rclk-seed !08_27
RCLK_HDIO.PIP.CLK_HDISTR_FT0_11.CLK_CMT_MUX_4TO1_6_CLK_OUT origin:060-rclk-seed 08_25
RCLK_HDIO.PIP.CLK_HDISTR_FT0_11.VCC_WIRE origin:060-rclk-seed !08_25
RCLK_HDIO.PIP.CLK_HDISTR_FT0_12.CLK_CMT_MUX_4TO1_7_CLK_OUT origin:060-rclk-seed 08_23
RCLK_HDIO.PIP.CLK_HDISTR_FT0_12.VCC_WIRE origin:060-rclk-seed !08_23
RCLK_HDIO.PIP.CLK_HDISTR_FT0_13.CLK_CMT_MUX_4TO1_8_CLK_OUT origin:060-rclk-seed 08_21
RCLK_HDIO.PIP.CLK_HDISTR_FT0_13.VCC_WIRE origin:060-rclk-seed !08_21
RCLK_HDIO.PIP.CLK_HDISTR_FT0_14.CLK_CMT_MUX_4TO1_9_CLK_OUT origin:060-rclk-seed 08_19
RCLK_HDIO.PIP.CLK_HDISTR_FT0_14.VCC_WIRE origin:060-rclk-seed !08_19
RCLK_HDIO.PIP.CLK_HDISTR_FT0_15.CLK_CMT_MUX_4TO1_10_CLK_OUT origin:060-rclk-seed 08_17
RCLK_HDIO.PIP.CLK_HDISTR_FT0_15.VCC_WIRE origin:060-rclk-seed !08_17
RCLK_HDIO.PIP.CLK_HDISTR_FT0_16.CLK_CMT_MUX_4TO1_11_CLK_OUT origin:060-rclk-seed 08_15
RCLK_HDIO.PIP.CLK_HDISTR_FT0_16.VCC_WIRE origin:060-rclk-seed !08_15
RCLK_HDIO.PIP.CLK_HDISTR_FT0_17.CLK_CMT_MUX_4TO1_12_CLK_OUT origin:060-rclk-seed 08_13
RCLK_HDIO.PIP.CLK_HDISTR_FT0_17.VCC_WIRE origin:060-rclk-seed !08_13
RCLK_HDIO.PIP.CLK_HDISTR_FT0_18.CLK_CMT_MUX_4TO1_13_CLK_OUT origin:060-rclk-seed 08_11
RCLK_HDIO.PIP.CLK_HDISTR_FT0_18.VCC_WIRE origin:060-rclk-seed !08_11
RCLK_HDIO.PIP.CLK_HDISTR_FT0_19.CLK_CMT_MUX_4TO1_14_CLK_OUT origin:060-rclk-seed 08_09
RCLK_HDIO.PIP.CLK_HDISTR_FT0_19.VCC_WIRE origin:060-rclk-seed !08_09
RCLK_HDIO.PIP.CLK_HDISTR_FT0_20.CLK_CMT_MUX_4TO1_16_CLK_OUT origin:060-rclk-seed 08_07
RCLK_HDIO.PIP.CLK_HDISTR_FT0_20.VCC_WIRE origin:060-rclk-seed !08_07
RCLK_HDIO.PIP.CLK_HDISTR_FT0_21.CLK_CMT_MUX_4TO1_17_CLK_OUT origin:060-rclk-seed 08_05
RCLK_HDIO.PIP.CLK_HDISTR_FT0_21.VCC_WIRE origin:060-rclk-seed !08_05
RCLK_HDIO.PIP.CLK_HDISTR_FT0_22.CLK_CMT_MUX_4TO1_18_CLK_OUT origin:060-rclk-seed 08_03
RCLK_HDIO.PIP.CLK_HDISTR_FT0_22.VCC_WIRE origin:060-rclk-seed !08_03
RCLK_HDIO.PIP.CLK_HDISTR_FT0_23.CLK_CMT_MUX_4TO1_19_CLK_OUT origin:060-rclk-seed 08_01
RCLK_HDIO.PIP.CLK_HDISTR_FT0_23.VCC_WIRE origin:060-rclk-seed !08_01
RCLK_HDIO.PIP.CLK_HROUTE_L0.CLK_CMT_MUX_2TO1_5_CLK_OUT origin:060-rclk-seed 08_46
RCLK_HDIO.PIP.CLK_HROUTE_L0.VCC_WIRE origin:060-rclk-seed !08_46
RCLK_HDIO.PIP.CLK_HROUTE_L1.CLK_CMT_MUX_2TO1_27_CLK_OUT origin:060-rclk-seed 08_44
RCLK_HDIO.PIP.CLK_HROUTE_L1.VCC_WIRE origin:060-rclk-seed !08_44
RCLK_HDIO.PIP.CLK_HROUTE_L2.CLK_CMT_MUX_2TO1_37_CLK_OUT origin:060-rclk-seed 08_42
RCLK_HDIO.PIP.CLK_HROUTE_L2.VCC_WIRE origin:060-rclk-seed !08_42
RCLK_HDIO.PIP.CLK_HROUTE_L3.CLK_CMT_MUX_2TO1_39_CLK_OUT origin:060-rclk-seed 08_40
RCLK_HDIO.PIP.CLK_HROUTE_L3.VCC_WIRE origin:060-rclk-seed !08_40
RCLK_HDIO.PIP.CLK_HROUTE_L4.CLK_CMT_MUX_2TO1_41_CLK_OUT origin:060-rclk-seed 08_38
RCLK_HDIO.PIP.CLK_HROUTE_L4.VCC_WIRE origin:060-rclk-seed !08_38
RCLK_HDIO.PIP.CLK_HROUTE_L5.CLK_CMT_MUX_2TO1_43_CLK_OUT origin:060-rclk-seed 08_36
RCLK_HDIO.PIP.CLK_HROUTE_L5.VCC_WIRE origin:060-rclk-seed !08_36
RCLK_HDIO.PIP.CLK_HROUTE_L6.CLK_CMT_MUX_2TO1_45_CLK_OUT origin:060-rclk-seed 08_34
RCLK_HDIO.PIP.CLK_HROUTE_L6.VCC_WIRE origin:060-rclk-seed !08_34
RCLK_HDIO.PIP.CLK_HROUTE_L7.CLK_CMT_MUX_2TO1_47_CLK_OUT origin:060-rclk-seed 08_32
RCLK_HDIO.PIP.CLK_HROUTE_L7.VCC_WIRE origin:060-rclk-seed !08_32
RCLK_HDIO.PIP.CLK_HROUTE_L8.CLK_CMT_MUX_2TO1_49_CLK_OUT origin:060-rclk-seed 08_30
RCLK_HDIO.PIP.CLK_HROUTE_L8.VCC_WIRE origin:060-rclk-seed !08_30
RCLK_HDIO.PIP.CLK_HROUTE_L9.CLK_CMT_MUX_2TO1_51_CLK_OUT origin:060-rclk-seed 08_28
RCLK_HDIO.PIP.CLK_HROUTE_L9.VCC_WIRE origin:060-rclk-seed !08_28
RCLK_HDIO.PIP.CLK_HROUTE_L10.CLK_CMT_MUX_2TO1_7_CLK_OUT origin:060-rclk-seed 08_26
RCLK_HDIO.PIP.CLK_HROUTE_L10.VCC_WIRE origin:060-rclk-seed !08_26
RCLK_HDIO.PIP.CLK_HROUTE_L11.CLK_CMT_MUX_2TO1_9_CLK_OUT origin:060-rclk-seed 08_24
RCLK_HDIO.PIP.CLK_HROUTE_L11.VCC_WIRE origin:060-rclk-seed !08_24
RCLK_HDIO.PIP.CLK_HROUTE_L12.CLK_CMT_MUX_2TO1_11_CLK_OUT origin:060-rclk-seed 08_22
RCLK_HDIO.PIP.CLK_HROUTE_L12.VCC_WIRE origin:060-rclk-seed !08_22
RCLK_HDIO.PIP.CLK_HROUTE_L13.CLK_CMT_MUX_2TO1_13_CLK_OUT origin:060-rclk-seed 08_20
RCLK_HDIO.PIP.CLK_HROUTE_L13.VCC_WIRE origin:060-rclk-seed !08_20
RCLK_HDIO.PIP.CLK_HROUTE_L14.CLK_CMT_MUX_2TO1_15_CLK_OUT origin:060-rclk-seed 08_18
RCLK_HDIO.PIP.CLK_HROUTE_L14.VCC_WIRE origin:060-rclk-seed !08_18
RCLK_HDIO.PIP.CLK_HROUTE_L15.CLK_CMT_MUX_2TO1_17_CLK_OUT origin:060-rclk-seed 08_16
RCLK_HDIO.PIP.CLK_HROUTE_L15.VCC_WIRE origin:060-rclk-seed !08_16
RCLK_HDIO.PIP.CLK_HROUTE_L16.CLK_CMT_MUX_2TO1_19_CLK_OUT origin:060-rclk-seed 08_14
RCLK_HDIO.PIP.CLK_HROUTE_L16.VCC_WIRE origin:060-rclk-seed !08_14
RCLK_HDIO.PIP.CLK_HROUTE_L17.CLK_CMT_MUX_2TO1_21_CLK_OUT origin:060-rclk-seed 08_12
RCLK_HDIO.PIP.CLK_HROUTE_L17.VCC_WIRE origin:060-rclk-seed !08_12
RCLK_HDIO.PIP.CLK_HROUTE_L18.CLK_CMT_MUX_2TO1_23_CLK_OUT origin:060-rclk-seed 08_10
RCLK_HDIO.PIP.CLK_HROUTE_L18.VCC_WIRE origin:060-rclk-seed !08_10
RCLK_HDIO.PIP.CLK_HROUTE_L19.CLK_CMT_MUX_2TO1_25_CLK_OUT origin:060-rclk-seed 08_08
RCLK_HDIO.PIP.CLK_HROUTE_L19.VCC_WIRE origin:060-rclk-seed !08_08
RCLK_HDIO.PIP.CLK_HROUTE_L20.CLK_CMT_MUX_2TO1_29_CLK_OUT origin:060-rclk-seed 08_06
RCLK_HDIO.PIP.CLK_HROUTE_L20.VCC_WIRE origin:060-rclk-seed !08_06
RCLK_HDIO.PIP.CLK_HROUTE_L21.CLK_CMT_MUX_2TO1_31_CLK_OUT origin:060-rclk-seed 08_04
RCLK_HDIO.PIP.CLK_HROUTE_L21.VCC_WIRE origin:060-rclk-seed !08_04
RCLK_HDIO.PIP.CLK_HROUTE_L22.CLK_CMT_MUX_2TO1_33_CLK_OUT origin:060-rclk-seed 08_02
RCLK_HDIO.PIP.CLK_HROUTE_L22.VCC_WIRE origin:060-rclk-seed !08_02
RCLK_HDIO.PIP.CLK_HROUTE_L23.CLK_CMT_MUX_2TO1_35_CLK_OUT origin:060-rclk-seed 08_00
RCLK_HDIO.PIP.CLK_HROUTE_L23.VCC_WIRE origin:060-rclk-seed !08_00
RCLK_HDIO.PIP.CLK_HROUTE_R0.CLK_CMT_MUX_2TO1_4_CLK_OUT origin:060-rclk-seed 09_47
RCLK_HDIO.PIP.CLK_HROUTE_R0.VCC_WIRE origin:060-rclk-seed !09_47
RCLK_HDIO.PIP.CLK_HROUTE_R1.CLK_CMT_MUX_2TO1_26_CLK_OUT origin:060-rclk-seed 09_45
RCLK_HDIO.PIP.CLK_HROUTE_R1.VCC_WIRE origin:060-rclk-seed !09_45
RCLK_HDIO.PIP.CLK_HROUTE_R2.CLK_CMT_MUX_2TO1_36_CLK_OUT origin:060-rclk-seed 09_43
RCLK_HDIO.PIP.CLK_HROUTE_R2.VCC_WIRE origin:060-rclk-seed !09_43
RCLK_HDIO.PIP.CLK_HROUTE_R3.CLK_CMT_MUX_2TO1_38_CLK_OUT origin:060-rclk-seed 09_41
RCLK_HDIO.PIP.CLK_HROUTE_R3.VCC_WIRE origin:060-rclk-seed !09_41
RCLK_HDIO.PIP.CLK_HROUTE_R4.CLK_CMT_MUX_2TO1_40_CLK_OUT origin:060-rclk-seed 09_39
RCLK_HDIO.PIP.CLK_HROUTE_R4.VCC_WIRE origin:060-rclk-seed !09_39
RCLK_HDIO.PIP.CLK_HROUTE_R5.CLK_CMT_MUX_2TO1_42_CLK_OUT origin:060-rclk-seed 09_37
RCLK_HDIO.PIP.CLK_HROUTE_R5.VCC_WIRE origin:060-rclk-seed !09_37
RCLK_HDIO.PIP.CLK_HROUTE_R6.CLK_CMT_MUX_2TO1_44_CLK_OUT origin:060-rclk-seed 09_35
RCLK_HDIO.PIP.CLK_HROUTE_R6.VCC_WIRE origin:060-rclk-seed !09_35
RCLK_HDIO.PIP.CLK_HROUTE_R7.CLK_CMT_MUX_2TO1_46_CLK_OUT origin:060-rclk-seed 09_33
RCLK_HDIO.PIP.CLK_HROUTE_R7.VCC_WIRE origin:060-rclk-seed !09_33
RCLK_HDIO.PIP.CLK_HROUTE_R8.CLK_CMT_MUX_2TO1_48_CLK_OUT origin:060-rclk-seed 09_31
RCLK_HDIO.PIP.CLK_HROUTE_R8.VCC_WIRE origin:060-rclk-seed !09_31
RCLK_HDIO.PIP.CLK_HROUTE_R9.CLK_CMT_MUX_2TO1_50_CLK_OUT origin:060-rclk-seed 09_29
RCLK_HDIO.PIP.CLK_HROUTE_R9.VCC_WIRE origin:060-rclk-seed !09_29
RCLK_HDIO.PIP.CLK_HROUTE_R10.CLK_CMT_MUX_2TO1_6_CLK_OUT origin:060-rclk-seed 09_27
RCLK_HDIO.PIP.CLK_HROUTE_R10.VCC_WIRE origin:060-rclk-seed !09_27
RCLK_HDIO.PIP.CLK_HROUTE_R11.CLK_CMT_MUX_2TO1_8_CLK_OUT origin:060-rclk-seed 09_25
RCLK_HDIO.PIP.CLK_HROUTE_R11.VCC_WIRE origin:060-rclk-seed !09_25
RCLK_HDIO.PIP.CLK_HROUTE_R12.CLK_CMT_MUX_2TO1_10_CLK_OUT origin:060-rclk-seed 09_23
RCLK_HDIO.PIP.CLK_HROUTE_R12.VCC_WIRE origin:060-rclk-seed !09_23
RCLK_HDIO.PIP.CLK_HROUTE_R13.CLK_CMT_MUX_2TO1_12_CLK_OUT origin:060-rclk-seed 09_21
RCLK_HDIO.PIP.CLK_HROUTE_R13.VCC_WIRE origin:060-rclk-seed !09_21
RCLK_HDIO.PIP.CLK_HROUTE_R14.CLK_CMT_MUX_2TO1_14_CLK_OUT origin:060-rclk-seed 09_19
RCLK_HDIO.PIP.CLK_HROUTE_R14.VCC_WIRE origin:060-rclk-seed !09_19
RCLK_HDIO.PIP.CLK_HROUTE_R15.CLK_CMT_MUX_2TO1_16_CLK_OUT origin:060-rclk-seed 09_17
RCLK_HDIO.PIP.CLK_HROUTE_R15.VCC_WIRE origin:060-rclk-seed !09_17
RCLK_HDIO.PIP.CLK_HROUTE_R16.CLK_CMT_MUX_2TO1_18_CLK_OUT origin:060-rclk-seed 09_15
RCLK_HDIO.PIP.CLK_HROUTE_R16.VCC_WIRE origin:060-rclk-seed !09_15
RCLK_HDIO.PIP.CLK_HROUTE_R17.CLK_CMT_MUX_2TO1_20_CLK_OUT origin:060-rclk-seed 09_13
RCLK_HDIO.PIP.CLK_HROUTE_R17.VCC_WIRE origin:060-rclk-seed !09_13
RCLK_HDIO.PIP.CLK_HROUTE_R18.CLK_CMT_MUX_2TO1_22_CLK_OUT origin:060-rclk-seed 09_11
RCLK_HDIO.PIP.CLK_HROUTE_R18.VCC_WIRE origin:060-rclk-seed !09_11
RCLK_HDIO.PIP.CLK_HROUTE_R19.CLK_CMT_MUX_2TO1_24_CLK_OUT origin:060-rclk-seed 09_09
RCLK_HDIO.PIP.CLK_HROUTE_R19.VCC_WIRE origin:060-rclk-seed !09_09
RCLK_HDIO.PIP.CLK_HROUTE_R20.CLK_CMT_MUX_2TO1_28_CLK_OUT origin:060-rclk-seed 09_07
RCLK_HDIO.PIP.CLK_HROUTE_R20.VCC_WIRE origin:060-rclk-seed !09_07
RCLK_HDIO.PIP.CLK_HROUTE_R21.CLK_CMT_MUX_2TO1_30_CLK_OUT origin:060-rclk-seed 09_05
RCLK_HDIO.PIP.CLK_HROUTE_R21.VCC_WIRE origin:060-rclk-seed !09_05
RCLK_HDIO.PIP.CLK_HROUTE_R22.CLK_CMT_MUX_2TO1_32_CLK_OUT origin:060-rclk-seed 09_03
RCLK_HDIO.PIP.CLK_HROUTE_R22.VCC_WIRE origin:060-rclk-seed !09_03
RCLK_HDIO.PIP.CLK_HROUTE_R23.CLK_CMT_MUX_2TO1_34_CLK_OUT origin:060-rclk-seed 09_01
RCLK_HDIO.PIP.CLK_HROUTE_R23.VCC_WIRE origin:060-rclk-seed !09_01
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_0.USED.V0 origin:060-rclk-seed !09_46
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_0.USED.V1 origin:060-rclk-seed 09_46
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_1.USED.V0 origin:060-rclk-seed !09_44
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_1.USED.V1 origin:060-rclk-seed 09_44
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_2.USED.V0 origin:060-rclk-seed !09_42
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_2.USED.V1 origin:060-rclk-seed 09_42
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_3.USED.V0 origin:060-rclk-seed !09_40
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_3.USED.V1 origin:060-rclk-seed 09_40
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_4.USED.V0 origin:060-rclk-seed !09_38
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_4.USED.V1 origin:060-rclk-seed 09_38
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_5.USED.V0 origin:060-rclk-seed !09_36
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_5.USED.V1 origin:060-rclk-seed 09_36
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_6.USED.V0 origin:060-rclk-seed !09_34
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_6.USED.V1 origin:060-rclk-seed 09_34
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_7.USED.V0 origin:060-rclk-seed !09_32
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_7.USED.V1 origin:060-rclk-seed 09_32
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_8.USED.V0 origin:060-rclk-seed !09_30
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_8.USED.V1 origin:060-rclk-seed 09_30
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_9.USED.V0 origin:060-rclk-seed !09_28
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_9.USED.V1 origin:060-rclk-seed 09_28
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_10.USED.V0 origin:060-rclk-seed !09_26
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_10.USED.V1 origin:060-rclk-seed 09_26
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_11.USED.V0 origin:060-rclk-seed !09_24
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_11.USED.V1 origin:060-rclk-seed 09_24
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_12.USED.V0 origin:060-rclk-seed !09_22
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_12.USED.V1 origin:060-rclk-seed 09_22
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_13.USED.V0 origin:060-rclk-seed !09_20
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_13.USED.V1 origin:060-rclk-seed 09_20
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_14.USED.V0 origin:060-rclk-seed !09_18
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_14.USED.V1 origin:060-rclk-seed 09_18
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_15.USED.V0 origin:060-rclk-seed !09_16
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_15.USED.V1 origin:060-rclk-seed 09_16
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_16.USED.V0 origin:060-rclk-seed !09_14
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_16.USED.V1 origin:060-rclk-seed 09_14
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_17.USED.V0 origin:060-rclk-seed !09_12
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_17.USED.V1 origin:060-rclk-seed 09_12
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_18.USED.V0 origin:060-rclk-seed !09_10
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_18.USED.V1 origin:060-rclk-seed 09_10
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_19.USED.V0 origin:060-rclk-seed !09_08
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_19.USED.V1 origin:060-rclk-seed 09_08
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_20.USED.V0 origin:060-rclk-seed !09_06
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_20.USED.V1 origin:060-rclk-seed 09_06
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_21.USED.V0 origin:060-rclk-seed !09_04
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_21.USED.V1 origin:060-rclk-seed 09_04
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_22.USED.V0 origin:060-rclk-seed !09_02
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_22.USED.V1 origin:060-rclk-seed 09_02
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_23.USED.V0 origin:060-rclk-seed !09_00
RCLK_HDIO.WIRE.CLK_HDISTR_FT0_23.USED.V1 origin:060-rclk-seed 09_00
RCLK_HDIO.WIRE.CLK_HROUTE_L0.USED.V0 origin:060-rclk-seed !07_47
RCLK_HDIO.WIRE.CLK_HROUTE_L0.USED.V1 origin:060-rclk-seed 07_47
RCLK_HDIO.WIRE.CLK_HROUTE_L1.USED.V0 origin:060-rclk-seed !07_45
RCLK_HDIO.WIRE.CLK_HROUTE_L1.USED.V1 origin:060-rclk-seed 07_45
RCLK_HDIO.WIRE.CLK_HROUTE_L2.USED.V0 origin:060-rclk-seed !07_43
RCLK_HDIO.WIRE.CLK_HROUTE_L2.USED.V1 origin:060-rclk-seed 07_43
RCLK_HDIO.WIRE.CLK_HROUTE_L3.USED.V0 origin:060-rclk-seed !07_41
RCLK_HDIO.WIRE.CLK_HROUTE_L3.USED.V1 origin:060-rclk-seed 07_41
RCLK_HDIO.WIRE.CLK_HROUTE_L4.USED.V0 origin:060-rclk-seed !07_39
RCLK_HDIO.WIRE.CLK_HROUTE_L4.USED.V1 origin:060-rclk-seed 07_39
RCLK_HDIO.WIRE.CLK_HROUTE_L5.USED.V0 origin:060-rclk-seed !07_37
RCLK_HDIO.WIRE.CLK_HROUTE_L5.USED.V1 origin:060-rclk-seed 07_37
RCLK_HDIO.WIRE.CLK_HROUTE_L6.USED.V0 origin:060-rclk-seed !07_35
RCLK_HDIO.WIRE.CLK_HROUTE_L6.USED.V1 origin:060-rclk-seed 07_35
RCLK_HDIO.WIRE.CLK_HROUTE_L7.USED.V0 origin:060-rclk-seed !07_33
RCLK_HDIO.WIRE.CLK_HROUTE_L7.USED.V1 origin:060-rclk-seed 07_33
RCLK_HDIO.WIRE.CLK_HROUTE_L8.USED.V0 origin:060-rclk-seed !07_31
RCLK_HDIO.WIRE.CLK_HROUTE_L8.USED.V1 origin:060-rclk-seed 07_31
RCLK_HDIO.WIRE.CLK_HROUTE_L9.USED.V0 origin:060-rclk-seed !07_29
RCLK_HDIO.WIRE.CLK_HROUTE_L9.USED.V1 origin:060-rclk-seed 07_29
RCLK_HDIO.WIRE.CLK_HROUTE_L10.USED.V0 origin:060-rclk-seed !07_27
RCLK_HDIO.WIRE.CLK_HROUTE_L10.USED.V1 origin:060-rclk-seed 07_27
RCLK_HDIO.WIRE.CLK_HROUTE_L11.USED.V0 origin:060-rclk-seed !07_25
RCLK_HDIO.WIRE.CLK_HROUTE_L11.USED.V1 origin:060-rclk-seed 07_25
RCLK_HDIO.WIRE.CLK_HROUTE_L12.USED.V0 origin:060-rclk-seed !07_23
RCLK_HDIO.WIRE.CLK_HROUTE_L12.USED.V1 origin:060-rclk-seed 07_23
RCLK_HDIO.WIRE.CLK_HROUTE_L13.USED.V0 origin:060-rclk-seed !07_21
RCLK_HDIO.WIRE.CLK_HROUTE_L13.USED.V1 origin:060-rclk-seed 07_21
RCLK_HDIO.WIRE.CLK_HROUTE_L14.USED.V0 origin:060-rclk-seed !07_19
RCLK_HDIO.WIRE.CLK_HROUTE_L14.USED.V1 origin:060-rclk-seed 07_19
RCLK_HDIO.WIRE.CLK_HROUTE_L15.USED.V0 origin:060-rclk-seed !07_17
RCLK_HDIO.WIRE.CLK_HROUTE_L15.USED.V1 origin:060-rclk-seed 07_17
RCLK_HDIO.WIRE.CLK_HROUTE_L16.USED.V0 origin:060-rclk-seed !07_15
RCLK_HDIO.WIRE.CLK_HROUTE_L16.USED.V1 origin:060-rclk-seed 07_15
RCLK_HDIO.WIRE.CLK_HROUTE_L17.USED.V0 origin:060-rclk-seed !07_13
RCLK_HDIO.WIRE.CLK_HROUTE_L17.USED.V1 origin:060-rclk-seed 07_13
RCLK_HDIO.WIRE.CLK_HROUTE_L18.USED.V0 origin:060-rclk-seed !07_11
RCLK_HDIO.WIRE.CLK_HROUTE_L18.USED.V1 origin:060-rclk-seed 07_11
RCLK_HDIO.WIRE.CLK_HROUTE_L19.USED.V0 origin:060-rclk-seed !07_09
RCLK_HDIO.WIRE.CLK_HROUTE_L19.USED.V1 origin:060-rclk-seed 07_09
RCLK_HDIO.WIRE.CLK_HROUTE_L20.USED.V0 origin:060-rclk-seed !07_07
RCLK_HDIO.WIRE.CLK_HROUTE_L20.USED.V1 origin:060-rclk-seed 07_07
RCLK_HDIO.WIRE.CLK_HROUTE_L21.USED.V0 origin:060-rclk-seed !07_05
RCLK_HDIO.WIRE.CLK_HROUTE_L21.USED.V1 origin:060-rclk-seed 07_05
RCLK_HDIO.WIRE.CLK_HROUTE_L22.USED.V0 origin:060-rclk-seed !07_03
RCLK_HDIO.WIRE.CLK_HROUTE_L22.USED.V1 origin:060-rclk-seed 07_03
RCLK_HDIO.WIRE.CLK_HROUTE_L23.USED.V0 origin:060-rclk-seed !07_01
RCLK_HDIO.WIRE.CLK_HROUTE_L23.USED.V1 origin:060-rclk-seed 07_01
RCLK_HDIO.WIRE.CLK_HROUTE_R0.USED.V0 origin:060-rclk-seed !06_47
RCLK_HDIO.WIRE.CLK_HROUTE_R0.USED.V1 origin:060-rclk-seed 06_47
RCLK_HDIO.WIRE.CLK_HROUTE_R1.USED.V0 origin:060-rclk-seed !06_45
RCLK_HDIO.WIRE.CLK_HROUTE_R1.USED.V1 origin:060-rclk-seed 06_45
RCLK_HDIO.WIRE.CLK_HROUTE_R2.USED.V0 origin:060-rclk-seed !06_43
RCLK_HDIO.WIRE.CLK_HROUTE_R2.USED.V1 origin:060-rclk-seed 06_43
RCLK_HDIO.WIRE.CLK_HROUTE_R3.USED.V0 origin:060-rclk-seed !06_41
RCLK_HDIO.WIRE.CLK_HROUTE_R3.USED.V1 origin:060-rclk-seed 06_41
RCLK_HDIO.WIRE.CLK_HROUTE_R4.USED.V0 origin:060-rclk-seed !06_39
RCLK_HDIO.WIRE.CLK_HROUTE_R4.USED.V1 origin:060-rclk-seed 06_39
RCLK_HDIO.WIRE.CLK_HROUTE_R5.USED.V0 origin:060-rclk-seed !06_37
RCLK_HDIO.WIRE.CLK_HROUTE_R5.USED.V1 origin:060-rclk-seed 06_37
RCLK_HDIO.WIRE.CLK_HROUTE_R6.USED.V0 origin:060-rclk-seed !06_35
RCLK_HDIO.WIRE.CLK_HROUTE_R6.USED.V1 origin:060-rclk-seed 06_35
RCLK_HDIO.WIRE.CLK_HROUTE_R7.USED.V0 origin:060-rclk-seed !06_33
RCLK_HDIO.WIRE.CLK_HROUTE_R7.USED.V1 origin:060-rclk-seed 06_33
RCLK_HDIO.WIRE.CLK_HROUTE_R8.USED.V0 origin:060-rclk-seed !06_31
RCLK_HDIO.WIRE.CLK_HROUTE_R8.USED.V1 origin:060-rclk-seed 06_31
RCLK_HDIO.WIRE.CLK_HROUTE_R9.USED.V0 origin:060-rclk-seed !06_29
RCLK_HDIO.WIRE.CLK_HROUTE_R9.USED.V1 origin:060-rclk-seed 06_29
RCLK_HDIO.WIRE.CLK_HROUTE_R10.USED.V0 origin:060-rclk-seed !06_27
RCLK_HDIO.WIRE.CLK_HROUTE_R10.USED.V1 origin:060-rclk-seed 06_27
RCLK_HDIO.WIRE.CLK_HROUTE_R11.USED.V0 origin:060-rclk-seed !06_25
RCLK_HDIO.WIRE.CLK_HROUTE_R11.USED.V1 origin:060-rclk-seed 06_25
RCLK_HDIO.WIRE.CLK_HROUTE_R12.USED.V0 origin:060-rclk-seed !06_23
RCLK_HDIO.WIRE.CLK_HROUTE_R12.USED.V1 origin:060-rclk-seed 06_23
RCLK_HDIO.WIRE.CLK_HROUTE_R13.USED.V0 origin:060-rclk-seed !06_21
RCLK_HDIO.WIRE.CLK_HROUTE_R13.USED.V1 origin:060-rclk-seed 06_21
RCLK_HDIO.WIRE.CLK_HROUTE_R14.USED.V0 origin:060-rclk-seed !06_19
RCLK_HDIO.WIRE.CLK_HROUTE_R14.USED.V1 origin:060-rclk-seed 06_19
RCLK_HDIO.WIRE.CLK_HROUTE_R15.USED.V0 origin:060-rclk-seed !06_17
RCLK_HDIO.WIRE.CLK_HROUTE_R15.USED.V1 origin:060-rclk-seed 06_17
RCLK_HDIO.WIRE.CLK_HROUTE_R16.USED.V0 origin:060-rclk-seed !06_15
RCLK_HDIO.WIRE.CLK_HROUTE_R16.USED.V1 origin:060-rclk-seed 06_15
RCLK_HDIO.WIRE.CLK_HROUTE_R17.USED.V0 origin:060-rclk-seed !06_13
RCLK_HDIO.WIRE.CLK_HROUTE_R17.USED.V1 origin:060-rclk-seed 06_13
RCLK_HDIO.WIRE.CLK_HROUTE_R18.USED.V0 origin:060-rclk-seed !06_11
RCLK_HDIO.WIRE.CLK_HROUTE_R18.USED.V1 origin:060-rclk-seed 06_11
RCLK_HDIO.WIRE.CLK_HROUTE_R19.USED.V0 origin:060-rclk-seed !06_09
RCLK_HDIO.WIRE.CLK_HROUTE_R19.USED.V1 origin:060-rclk-seed 06_09
RCLK_HDIO.WIRE.CLK_HROUTE_R20.USED.V0 origin:060-rclk-seed !06_07
RCLK_HDIO.WIRE.CLK_HROUTE_R20.USED.V1 origin:060-rclk-seed 06_07
RCLK_HDIO.WIRE.CLK_HROUTE_R21.USED.V0 origin:060-rclk-seed !06_05
RCLK_HDIO.WIRE.CLK_HROUTE_R21.USED.V1 origin:060-rclk-seed 06_05
RCLK_HDIO.WIRE.CLK_HROUTE_R22.USED.V0 origin:060-rclk-seed !06_03
RCLK_HDIO.WIRE.CLK_HROUTE_R22.USED.V1 origin:060-rclk-seed 06_03
RCLK_HDIO.WIRE.CLK_HROUTE_R23.USED.V0 origin:060-rclk-seed !06_01
RCLK_HDIO.WIRE.CLK_HROUTE_R23.USED.V1 origin:060-rclk-seed 06_01
