{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449222100964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449222100973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 01:41:40 2015 " "Processing started: Fri Dec 04 01:41:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449222100973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449222100973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Swag9000 -c Swag9000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Swag9000 -c Swag9000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449222100973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449222101724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behaviour " "Found design unit 1: CPU-Behaviour" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222114204 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222114204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449222114204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Types " "Found design unit 1: Types" {  } { { "Types.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222114207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449222114207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescale_hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescale_hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PreScale_Hz-Behaviour " "Found design unit 1: PreScale_Hz-Behaviour" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222114215 ""} { "Info" "ISGN_ENTITY_NAME" "1 PreScale_Hz " "Found entity 1: PreScale_Hz" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222114215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449222114215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegDecoder-BINtoHEXdisp " "Found design unit 1: SegDecoder-BINtoHEXdisp" {  } { { "SegDecoder.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/SegDecoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222114224 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegDecoder " "Found entity 1: SegDecoder" {  } { { "SegDecoder.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/SegDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222114224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449222114224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seccount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seccount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SecCount-First " "Found design unit 1: SecCount-First" {  } { { "SecCount.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/SecCount.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222114249 ""} { "Info" "ISGN_ENTITY_NAME" "1 SecCount " "Found entity 1: SecCount" {  } { { "SecCount.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/SecCount.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222114249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449222114249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swag9000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file swag9000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Swag9000-Behaviour " "Found design unit 1: Swag9000-Behaviour" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222114253 ""} { "Info" "ISGN_ENTITY_NAME" "1 Swag9000 " "Found entity 1: Swag9000" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449222114253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449222114253 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Swag9000 " "Elaborating entity \"Swag9000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449222114392 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR Swag9000.vhd(13) " "VHDL Signal Declaration warning at Swag9000.vhd(13): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449222114394 "|Swag9000"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem_stack Swag9000.vhd(28) " "VHDL Signal Declaration warning at Swag9000.vhd(28): used explicit default value for signal \"mem_stack\" because signal was never assigned a value" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1449222114394 "|Swag9000"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "instr_stack Swag9000.vhd(34) " "VHDL Signal Declaration warning at Swag9000.vhd(34): used explicit default value for signal \"instr_stack\" because signal was never assigned a value" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1449222114394 "|Swag9000"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "Swag9000.vhd" "CPU" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449222114523 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[0\] CPU.vhd(58) " "Inferred latch for \"reg\[0\]\[0\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114530 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[1\] CPU.vhd(58) " "Inferred latch for \"reg\[0\]\[1\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114530 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[2\] CPU.vhd(58) " "Inferred latch for \"reg\[0\]\[2\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114530 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[3\] CPU.vhd(58) " "Inferred latch for \"reg\[0\]\[3\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114530 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[4\] CPU.vhd(58) " "Inferred latch for \"reg\[0\]\[4\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114530 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[5\] CPU.vhd(58) " "Inferred latch for \"reg\[0\]\[5\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114530 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[6\] CPU.vhd(58) " "Inferred latch for \"reg\[0\]\[6\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114530 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[7\] CPU.vhd(58) " "Inferred latch for \"reg\[0\]\[7\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114530 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[0\] CPU.vhd(58) " "Inferred latch for \"reg\[1\]\[0\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114530 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[1\] CPU.vhd(58) " "Inferred latch for \"reg\[1\]\[1\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114530 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[2\] CPU.vhd(58) " "Inferred latch for \"reg\[1\]\[2\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114530 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[3\] CPU.vhd(58) " "Inferred latch for \"reg\[1\]\[3\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114535 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[4\] CPU.vhd(58) " "Inferred latch for \"reg\[1\]\[4\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114535 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[5\] CPU.vhd(58) " "Inferred latch for \"reg\[1\]\[5\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114535 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[6\] CPU.vhd(58) " "Inferred latch for \"reg\[1\]\[6\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114535 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[7\] CPU.vhd(58) " "Inferred latch for \"reg\[1\]\[7\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114535 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[0\] CPU.vhd(58) " "Inferred latch for \"reg\[2\]\[0\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114535 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[1\] CPU.vhd(58) " "Inferred latch for \"reg\[2\]\[1\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114535 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[2\] CPU.vhd(58) " "Inferred latch for \"reg\[2\]\[2\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114535 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[3\] CPU.vhd(58) " "Inferred latch for \"reg\[2\]\[3\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114535 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[4\] CPU.vhd(58) " "Inferred latch for \"reg\[2\]\[4\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114535 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[5\] CPU.vhd(58) " "Inferred latch for \"reg\[2\]\[5\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114535 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[6\] CPU.vhd(58) " "Inferred latch for \"reg\[2\]\[6\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114535 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[7\] CPU.vhd(58) " "Inferred latch for \"reg\[2\]\[7\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114535 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[0\] CPU.vhd(58) " "Inferred latch for \"reg\[3\]\[0\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114543 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[1\] CPU.vhd(58) " "Inferred latch for \"reg\[3\]\[1\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114543 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[2\] CPU.vhd(58) " "Inferred latch for \"reg\[3\]\[2\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114544 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[3\] CPU.vhd(58) " "Inferred latch for \"reg\[3\]\[3\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114544 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[4\] CPU.vhd(58) " "Inferred latch for \"reg\[3\]\[4\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114544 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[5\] CPU.vhd(58) " "Inferred latch for \"reg\[3\]\[5\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114544 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[6\] CPU.vhd(58) " "Inferred latch for \"reg\[3\]\[6\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114544 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[7\] CPU.vhd(58) " "Inferred latch for \"reg\[3\]\[7\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114544 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[0\] CPU.vhd(58) " "Inferred latch for \"reg\[4\]\[0\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114544 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[1\] CPU.vhd(58) " "Inferred latch for \"reg\[4\]\[1\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114544 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[2\] CPU.vhd(58) " "Inferred latch for \"reg\[4\]\[2\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114544 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[3\] CPU.vhd(58) " "Inferred latch for \"reg\[4\]\[3\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114544 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[4\] CPU.vhd(58) " "Inferred latch for \"reg\[4\]\[4\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114552 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[5\] CPU.vhd(58) " "Inferred latch for \"reg\[4\]\[5\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114552 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[6\] CPU.vhd(58) " "Inferred latch for \"reg\[4\]\[6\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114552 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[7\] CPU.vhd(58) " "Inferred latch for \"reg\[4\]\[7\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114552 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[0\] CPU.vhd(58) " "Inferred latch for \"reg\[5\]\[0\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114552 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[1\] CPU.vhd(58) " "Inferred latch for \"reg\[5\]\[1\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114552 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[2\] CPU.vhd(58) " "Inferred latch for \"reg\[5\]\[2\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114552 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[3\] CPU.vhd(58) " "Inferred latch for \"reg\[5\]\[3\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114552 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[4\] CPU.vhd(58) " "Inferred latch for \"reg\[5\]\[4\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114552 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[5\] CPU.vhd(58) " "Inferred latch for \"reg\[5\]\[5\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114552 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[6\] CPU.vhd(58) " "Inferred latch for \"reg\[5\]\[6\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114552 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[7\] CPU.vhd(58) " "Inferred latch for \"reg\[5\]\[7\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114553 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[0\] CPU.vhd(58) " "Inferred latch for \"reg\[6\]\[0\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114553 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[1\] CPU.vhd(58) " "Inferred latch for \"reg\[6\]\[1\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114562 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[2\] CPU.vhd(58) " "Inferred latch for \"reg\[6\]\[2\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114562 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[3\] CPU.vhd(58) " "Inferred latch for \"reg\[6\]\[3\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114562 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[4\] CPU.vhd(58) " "Inferred latch for \"reg\[6\]\[4\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114562 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[5\] CPU.vhd(58) " "Inferred latch for \"reg\[6\]\[5\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114562 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[6\] CPU.vhd(58) " "Inferred latch for \"reg\[6\]\[6\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114562 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[7\] CPU.vhd(58) " "Inferred latch for \"reg\[6\]\[7\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114562 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[0\] CPU.vhd(58) " "Inferred latch for \"reg\[7\]\[0\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114562 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[1\] CPU.vhd(58) " "Inferred latch for \"reg\[7\]\[1\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114562 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[2\] CPU.vhd(58) " "Inferred latch for \"reg\[7\]\[2\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114562 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[3\] CPU.vhd(58) " "Inferred latch for \"reg\[7\]\[3\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114562 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[4\] CPU.vhd(58) " "Inferred latch for \"reg\[7\]\[4\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114562 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[5\] CPU.vhd(58) " "Inferred latch for \"reg\[7\]\[5\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114570 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[6\] CPU.vhd(58) " "Inferred latch for \"reg\[7\]\[6\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114570 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[7\] CPU.vhd(58) " "Inferred latch for \"reg\[7\]\[7\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114570 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[0\] CPU.vhd(58) " "Inferred latch for \"reg\[8\]\[0\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114570 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[1\] CPU.vhd(58) " "Inferred latch for \"reg\[8\]\[1\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114570 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[2\] CPU.vhd(58) " "Inferred latch for \"reg\[8\]\[2\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114570 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[3\] CPU.vhd(58) " "Inferred latch for \"reg\[8\]\[3\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114570 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[4\] CPU.vhd(58) " "Inferred latch for \"reg\[8\]\[4\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114570 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[5\] CPU.vhd(58) " "Inferred latch for \"reg\[8\]\[5\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114570 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[6\] CPU.vhd(58) " "Inferred latch for \"reg\[8\]\[6\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114571 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\]\[7\] CPU.vhd(58) " "Inferred latch for \"reg\[8\]\[7\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114571 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[0\] CPU.vhd(58) " "Inferred latch for \"reg\[9\]\[0\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114571 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[1\] CPU.vhd(58) " "Inferred latch for \"reg\[9\]\[1\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114571 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[2\] CPU.vhd(58) " "Inferred latch for \"reg\[9\]\[2\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114579 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[3\] CPU.vhd(58) " "Inferred latch for \"reg\[9\]\[3\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114579 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[4\] CPU.vhd(58) " "Inferred latch for \"reg\[9\]\[4\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114579 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[5\] CPU.vhd(58) " "Inferred latch for \"reg\[9\]\[5\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114579 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[6\] CPU.vhd(58) " "Inferred latch for \"reg\[9\]\[6\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114579 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\]\[7\] CPU.vhd(58) " "Inferred latch for \"reg\[9\]\[7\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114579 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[0\] CPU.vhd(58) " "Inferred latch for \"reg\[10\]\[0\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114579 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[1\] CPU.vhd(58) " "Inferred latch for \"reg\[10\]\[1\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114579 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[2\] CPU.vhd(58) " "Inferred latch for \"reg\[10\]\[2\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114579 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[3\] CPU.vhd(58) " "Inferred latch for \"reg\[10\]\[3\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114579 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[4\] CPU.vhd(58) " "Inferred latch for \"reg\[10\]\[4\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114580 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[5\] CPU.vhd(58) " "Inferred latch for \"reg\[10\]\[5\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114580 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[6\] CPU.vhd(58) " "Inferred latch for \"reg\[10\]\[6\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114588 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\]\[7\] CPU.vhd(58) " "Inferred latch for \"reg\[10\]\[7\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114588 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[0\] CPU.vhd(58) " "Inferred latch for \"reg\[11\]\[0\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114588 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[1\] CPU.vhd(58) " "Inferred latch for \"reg\[11\]\[1\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114588 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[2\] CPU.vhd(58) " "Inferred latch for \"reg\[11\]\[2\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114588 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[3\] CPU.vhd(58) " "Inferred latch for \"reg\[11\]\[3\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114588 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[4\] CPU.vhd(58) " "Inferred latch for \"reg\[11\]\[4\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114588 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[5\] CPU.vhd(58) " "Inferred latch for \"reg\[11\]\[5\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114588 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[6\] CPU.vhd(58) " "Inferred latch for \"reg\[11\]\[6\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114588 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\]\[7\] CPU.vhd(58) " "Inferred latch for \"reg\[11\]\[7\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114588 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[0\] CPU.vhd(58) " "Inferred latch for \"reg\[12\]\[0\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114588 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[1\] CPU.vhd(58) " "Inferred latch for \"reg\[12\]\[1\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114588 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[2\] CPU.vhd(58) " "Inferred latch for \"reg\[12\]\[2\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114588 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[3\] CPU.vhd(58) " "Inferred latch for \"reg\[12\]\[3\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114599 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[4\] CPU.vhd(58) " "Inferred latch for \"reg\[12\]\[4\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114599 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[5\] CPU.vhd(58) " "Inferred latch for \"reg\[12\]\[5\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114599 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[6\] CPU.vhd(58) " "Inferred latch for \"reg\[12\]\[6\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114599 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\]\[7\] CPU.vhd(58) " "Inferred latch for \"reg\[12\]\[7\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114599 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[0\] CPU.vhd(58) " "Inferred latch for \"reg\[13\]\[0\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114599 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[1\] CPU.vhd(58) " "Inferred latch for \"reg\[13\]\[1\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114599 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[2\] CPU.vhd(58) " "Inferred latch for \"reg\[13\]\[2\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114599 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[3\] CPU.vhd(58) " "Inferred latch for \"reg\[13\]\[3\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114599 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[4\] CPU.vhd(58) " "Inferred latch for \"reg\[13\]\[4\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114599 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[5\] CPU.vhd(58) " "Inferred latch for \"reg\[13\]\[5\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114599 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[6\] CPU.vhd(58) " "Inferred latch for \"reg\[13\]\[6\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114600 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\]\[7\] CPU.vhd(58) " "Inferred latch for \"reg\[13\]\[7\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114607 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[0\] CPU.vhd(58) " "Inferred latch for \"reg\[14\]\[0\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114607 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[1\] CPU.vhd(58) " "Inferred latch for \"reg\[14\]\[1\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114607 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[2\] CPU.vhd(58) " "Inferred latch for \"reg\[14\]\[2\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114607 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[3\] CPU.vhd(58) " "Inferred latch for \"reg\[14\]\[3\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114607 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[4\] CPU.vhd(58) " "Inferred latch for \"reg\[14\]\[4\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114607 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[5\] CPU.vhd(58) " "Inferred latch for \"reg\[14\]\[5\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114608 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[6\] CPU.vhd(58) " "Inferred latch for \"reg\[14\]\[6\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114608 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\]\[7\] CPU.vhd(58) " "Inferred latch for \"reg\[14\]\[7\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114608 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[0\] CPU.vhd(58) " "Inferred latch for \"reg\[15\]\[0\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114608 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[1\] CPU.vhd(58) " "Inferred latch for \"reg\[15\]\[1\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114608 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[2\] CPU.vhd(58) " "Inferred latch for \"reg\[15\]\[2\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114608 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[3\] CPU.vhd(58) " "Inferred latch for \"reg\[15\]\[3\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114608 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[4\] CPU.vhd(58) " "Inferred latch for \"reg\[15\]\[4\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114617 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[5\] CPU.vhd(58) " "Inferred latch for \"reg\[15\]\[5\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114617 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[6\] CPU.vhd(58) " "Inferred latch for \"reg\[15\]\[6\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114617 "|Swag9000|CPU:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\]\[7\] CPU.vhd(58) " "Inferred latch for \"reg\[15\]\[7\]\" at CPU.vhd(58)" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449222114617 "|Swag9000|CPU:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegDecoder SegDecoder:\\Gen_Display:0:Display " "Elaborating entity \"SegDecoder\" for hierarchy \"SegDecoder:\\Gen_Display:0:Display\"" {  } { { "Swag9000.vhd" "\\Gen_Display:0:Display" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449222114622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreScale_Hz PreScale_Hz:OneHURTS " "Elaborating entity \"PreScale_Hz\" for hierarchy \"PreScale_Hz:OneHURTS\"" {  } { { "Swag9000.vhd" "OneHURTS" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449222114629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreScale_Hz PreScale_Hz:TwoHURTS " "Elaborating entity \"PreScale_Hz\" for hierarchy \"PreScale_Hz:TwoHURTS\"" {  } { { "Swag9000.vhd" "TwoHURTS" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449222114632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreScale_Hz PreScale_Hz:TenHURTS " "Elaborating entity \"PreScale_Hz\" for hierarchy \"PreScale_Hz:TenHURTS\"" {  } { { "Swag9000.vhd" "TenHURTS" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449222114634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[8\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[8\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[8\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[8\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[8\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[8\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[8\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[8\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[8\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[8\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[8\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[8\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[8\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[8\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[8\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[8\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[9\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[9\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[9\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[9\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[9\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[9\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[9\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[9\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[9\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[9\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[9\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[9\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[9\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[9\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[9\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[9\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115659 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[10\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[10\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115659 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[10\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[10\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[10\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[10\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[10\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[10\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[10\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[10\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[10\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[10\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[10\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[10\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[10\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[10\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[11\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[11\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[11\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[11\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[11\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[11\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[11\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[11\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115668 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[11\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[11\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115668 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[11\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[11\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115668 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[11\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[11\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115668 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[11\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[11\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115668 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[12\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[12\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115669 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[12\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[12\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115669 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[12\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[12\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115669 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[12\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[12\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115669 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[12\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[12\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115669 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[12\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[12\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115669 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[12\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[12\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115669 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[12\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[12\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[13\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[13\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[13\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[13\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[13\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[13\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[13\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[13\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[13\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[13\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[13\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[13\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[13\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[13\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[13\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[13\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[14\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[14\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[14\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[14\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[14\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[14\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[14\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[14\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[14\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[14\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[14\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[14\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[14\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[14\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[14\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[14\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[15\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[15\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[15\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[15\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[15\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[15\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[15\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[15\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[15\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[15\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[15\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[15\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[15\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[15\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115696 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[15\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[15\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115696 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[3\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[3\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[5\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[5\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115757 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[4\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[4\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222115757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[0\]\[0\] " "Latch CPU:CPU\|reg\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116288 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[0\]\[1\] " "Latch CPU:CPU\|reg\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116288 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[0\]\[2\] " "Latch CPU:CPU\|reg\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116288 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[0\]\[3\] " "Latch CPU:CPU\|reg\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116288 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[0\]\[4\] " "Latch CPU:CPU\|reg\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116288 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[0\]\[5\] " "Latch CPU:CPU\|reg\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116294 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[0\]\[6\] " "Latch CPU:CPU\|reg\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116294 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[0\]\[7\] " "Latch CPU:CPU\|reg\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116294 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[1\]\[0\] " "Latch CPU:CPU\|reg\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116294 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[1\]\[1\] " "Latch CPU:CPU\|reg\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116294 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[1\]\[2\] " "Latch CPU:CPU\|reg\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116295 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[1\]\[3\] " "Latch CPU:CPU\|reg\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116302 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[1\]\[4\] " "Latch CPU:CPU\|reg\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116302 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[1\]\[5\] " "Latch CPU:CPU\|reg\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116302 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[1\]\[6\] " "Latch CPU:CPU\|reg\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116303 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[1\]\[7\] " "Latch CPU:CPU\|reg\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116303 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[2\]\[0\] " "Latch CPU:CPU\|reg\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116303 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[2\]\[1\] " "Latch CPU:CPU\|reg\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116311 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[2\]\[2\] " "Latch CPU:CPU\|reg\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116311 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[2\]\[3\] " "Latch CPU:CPU\|reg\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116311 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[2\]\[4\] " "Latch CPU:CPU\|reg\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116312 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[2\]\[5\] " "Latch CPU:CPU\|reg\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116312 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[2\]\[6\] " "Latch CPU:CPU\|reg\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116312 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[2\]\[7\] " "Latch CPU:CPU\|reg\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116312 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[6\]\[0\] " "Latch CPU:CPU\|reg\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116321 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[7\]\[0\] " "Latch CPU:CPU\|reg\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116321 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[6\]\[1\] " "Latch CPU:CPU\|reg\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116321 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[7\]\[1\] " "Latch CPU:CPU\|reg\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116321 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[6\]\[2\] " "Latch CPU:CPU\|reg\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116321 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[7\]\[2\] " "Latch CPU:CPU\|reg\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116322 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[6\]\[3\] " "Latch CPU:CPU\|reg\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116329 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[7\]\[3\] " "Latch CPU:CPU\|reg\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116329 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[6\]\[4\] " "Latch CPU:CPU\|reg\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116330 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[7\]\[4\] " "Latch CPU:CPU\|reg\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116330 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[6\]\[5\] " "Latch CPU:CPU\|reg\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116330 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[7\]\[5\] " "Latch CPU:CPU\|reg\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116330 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[6\]\[6\] " "Latch CPU:CPU\|reg\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116338 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[7\]\[6\] " "Latch CPU:CPU\|reg\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116338 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[6\]\[7\] " "Latch CPU:CPU\|reg\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116338 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|reg\[7\]\[7\] " "Latch CPU:CPU\|reg\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|instr_ptr\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|instr_ptr\[0\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449222116339 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449222116339 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449222116505 "|Swag9000|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449222116505 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449222116614 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222117149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222117149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222117149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222117149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222117150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222117150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222117150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[7\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[7\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222117150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[6\]\[0\] " "LATCH primitive \"CPU:CPU\|reg\[6\]\[0\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222117159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[6\]\[1\] " "LATCH primitive \"CPU:CPU\|reg\[6\]\[1\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222117159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[6\]\[2\] " "LATCH primitive \"CPU:CPU\|reg\[6\]\[2\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222117164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[6\]\[3\] " "LATCH primitive \"CPU:CPU\|reg\[6\]\[3\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222117164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[6\]\[4\] " "LATCH primitive \"CPU:CPU\|reg\[6\]\[4\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222117164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[6\]\[5\] " "LATCH primitive \"CPU:CPU\|reg\[6\]\[5\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222117164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[6\]\[6\] " "LATCH primitive \"CPU:CPU\|reg\[6\]\[6\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222117164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CPU:CPU\|reg\[6\]\[7\] " "LATCH primitive \"CPU:CPU\|reg\[6\]\[7\]\" is permanently disabled" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449222117165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449222118281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222118281 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449222119040 "|Swag9000|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449222119040 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "506 " "Implemented 506 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449222119059 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449222119059 ""} { "Info" "ICUT_CUT_TM_LCELLS" "401 " "Implemented 401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449222119059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449222119059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 252 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 252 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449222119475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 01:41:59 2015 " "Processing ended: Fri Dec 04 01:41:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449222119475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449222119475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449222119475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449222119475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449222122115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449222122120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 01:42:01 2015 " "Processing started: Fri Dec 04 01:42:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449222122120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449222122120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Swag9000 -c Swag9000 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Swag9000 -c Swag9000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449222122120 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449222122224 ""}
{ "Info" "0" "" "Project  = Swag9000" {  } {  } 0 0 "Project  = Swag9000" 0 0 "Fitter" 0 0 1449222122224 ""}
{ "Info" "0" "" "Revision = Swag9000" {  } {  } 0 0 "Revision = Swag9000" 0 0 "Fitter" 0 0 1449222122225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1449222122490 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Swag9000 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Swag9000\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449222122758 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449222122812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449222122812 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449222123229 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449222123345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449222123345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449222123345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449222123345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449222123345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449222123345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449222123345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449222123345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449222123345 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449222123345 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 1445 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449222123348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 1447 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449222123348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 1449 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449222123348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 1451 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449222123348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 1453 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449222123348 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449222123348 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1449222123368 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1449222124627 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Swag9000.sdc " "Synopsys Design Constraints File file not found: 'Swag9000.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449222124628 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449222124628 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|reg\[1\]\[7\]~160  from: datac  to: combout " "Cell: CPU\|reg\[1\]\[7\]~160  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449222124633 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1449222124633 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1449222124674 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1449222124675 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1449222124676 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449222124720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TenHURTS\|Inc\[4\] " "Destination node PreScale_Hz:TenHURTS\|Inc\[4\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 610 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TenHURTS\|Inc\[5\] " "Destination node PreScale_Hz:TenHURTS\|Inc\[5\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 609 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TenHURTS\|Inc\[6\] " "Destination node PreScale_Hz:TenHURTS\|Inc\[6\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 608 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TenHURTS\|Inc\[7\] " "Destination node PreScale_Hz:TenHURTS\|Inc\[7\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 607 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TenHURTS\|Inc\[8\] " "Destination node PreScale_Hz:TenHURTS\|Inc\[8\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 606 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TenHURTS\|Inc\[9\] " "Destination node PreScale_Hz:TenHURTS\|Inc\[9\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 605 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TenHURTS\|Inc\[11\] " "Destination node PreScale_Hz:TenHURTS\|Inc\[11\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 603 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TenHURTS\|Inc\[12\] " "Destination node PreScale_Hz:TenHURTS\|Inc\[12\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 602 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TenHURTS\|Inc\[13\] " "Destination node PreScale_Hz:TenHURTS\|Inc\[13\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 601 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TenHURTS\|Inc\[14\] " "Destination node PreScale_Hz:TenHURTS\|Inc\[14\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 600 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1449222124720 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449222124720 ""}  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 1440 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449222124720 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449222124726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TwoHURTS\|Inc\[3\] " "Destination node PreScale_Hz:TwoHURTS\|Inc\[3\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 646 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TwoHURTS\|Inc\[4\] " "Destination node PreScale_Hz:TwoHURTS\|Inc\[4\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 645 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TwoHURTS\|Inc\[5\] " "Destination node PreScale_Hz:TwoHURTS\|Inc\[5\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 644 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TwoHURTS\|Inc\[6\] " "Destination node PreScale_Hz:TwoHURTS\|Inc\[6\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 643 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TwoHURTS\|Inc\[7\] " "Destination node PreScale_Hz:TwoHURTS\|Inc\[7\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 642 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TwoHURTS\|Inc\[8\] " "Destination node PreScale_Hz:TwoHURTS\|Inc\[8\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 641 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TwoHURTS\|Inc\[9\] " "Destination node PreScale_Hz:TwoHURTS\|Inc\[9\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 640 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TwoHURTS\|Inc\[11\] " "Destination node PreScale_Hz:TwoHURTS\|Inc\[11\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 638 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TwoHURTS\|Inc\[12\] " "Destination node PreScale_Hz:TwoHURTS\|Inc\[12\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 637 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PreScale_Hz:TwoHURTS\|Inc\[13\] " "Destination node PreScale_Hz:TwoHURTS\|Inc\[13\]" {  } { { "PreScale_Hz.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/PreScale_Hz.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 636 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1449222124726 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449222124726 ""}  } { { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 839 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449222124726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:CPU\|reg\[0\]\[7\]~159  " "Automatically promoted node CPU:CPU\|reg\[0\]\[7\]~159 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449222124741 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 1313 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449222124741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:CPU\|reg\[1\]\[7\]~160  " "Automatically promoted node CPU:CPU\|reg\[1\]\[7\]~160 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449222124742 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 1314 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449222124742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:CPU\|reg\[2\]\[7\]~161  " "Automatically promoted node CPU:CPU\|reg\[2\]\[7\]~161 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449222124742 ""}  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 1315 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449222124742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449222124742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:CPU\|instr_ptr\[1\] " "Destination node CPU:CPU\|instr_ptr\[1\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 748 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:CPU\|instr_ptr\[2\] " "Destination node CPU:CPU\|instr_ptr\[2\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 747 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:CPU\|instr_ptr\[3\] " "Destination node CPU:CPU\|instr_ptr\[3\]" {  } { { "CPU.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/CPU.vhd" 87 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 746 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[3\]~output " "Destination node LEDG\[3\]~output" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 1360 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[7\]~output " "Destination node LEDG\[7\]~output" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 1364 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[6\]~output " "Destination node LEDG\[6\]~output" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 1363 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[2\]~output " "Destination node LEDG\[2\]~output" {  } { { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 1359 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449222124742 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449222124742 ""}  } { { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 838 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449222124742 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449222127321 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449222127322 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449222127322 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449222127323 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449222127325 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449222127326 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449222127326 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449222127334 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449222127334 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449222127335 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449222127335 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449222127572 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1449222127572 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449222127960 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1449222128149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449222130885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449222131107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449222131147 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449222134019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449222134020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449222134632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X92_Y0 X103_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X92_Y0 to location X103_Y11" {  } { { "loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X92_Y0 to location X103_Y11"} { { 12 { 0 ""} 92 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449222138276 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449222138276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449222140441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449222140442 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449222140442 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1449222140463 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449222140626 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449222140932 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449222141090 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449222141380 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449222141836 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1449222142288 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Swag9000.vhd" "" { Text "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/Swag9000.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/" { { 0 { 0 ""} 0 131 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449222142307 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1449222142307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/output_files/Swag9000.fit.smsg " "Generated suppressed messages file E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/output_files/Swag9000.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449222142795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 426 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 426 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1627 " "Peak virtual memory: 1627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449222145981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 01:42:25 2015 " "Processing ended: Fri Dec 04 01:42:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449222145981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449222145981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449222145981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449222145981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449222148436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449222148445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 01:42:28 2015 " "Processing started: Fri Dec 04 01:42:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449222148445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449222148445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Swag9000 -c Swag9000 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Swag9000 -c Swag9000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449222148445 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449222151660 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449222151826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "613 " "Peak virtual memory: 613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449222162575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 01:42:42 2015 " "Processing ended: Fri Dec 04 01:42:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449222162575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449222162575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449222162575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449222162575 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449222163341 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449222165029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449222165035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 01:42:44 2015 " "Processing started: Fri Dec 04 01:42:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449222165035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449222165035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Swag9000 -c Swag9000 " "Command: quartus_sta Swag9000 -c Swag9000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449222165035 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1449222165132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449222165475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449222165529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449222165529 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1449222165817 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Swag9000.sdc " "Synopsys Design Constraints File file not found: 'Swag9000.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1449222166205 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449222166206 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PreScale_Hz:TenHURTS\|Inc\[10\] PreScale_Hz:TenHURTS\|Inc\[10\] " "create_clock -period 1.000 -name PreScale_Hz:TenHURTS\|Inc\[10\] PreScale_Hz:TenHURTS\|Inc\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166208 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166208 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU:CPU\|instr_ptr\[0\] CPU:CPU\|instr_ptr\[0\] " "create_clock -period 1.000 -name CPU:CPU\|instr_ptr\[0\] CPU:CPU\|instr_ptr\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166208 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PreScale_Hz:TwoHURTS\|Inc\[10\] PreScale_Hz:TwoHURTS\|Inc\[10\] " "create_clock -period 1.000 -name PreScale_Hz:TwoHURTS\|Inc\[10\] PreScale_Hz:TwoHURTS\|Inc\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166208 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166208 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|reg\[1\]\[7\]~160  from: dataa  to: combout " "Cell: CPU\|reg\[1\]\[7\]~160  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166539 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1449222166539 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1449222166541 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166542 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449222166544 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1449222166632 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1449222166771 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449222166771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.710 " "Worst-case setup slack is -6.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.710            -149.735 CPU:CPU\|instr_ptr\[0\]  " "   -6.710            -149.735 CPU:CPU\|instr_ptr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.585            -161.962 PreScale_Hz:TenHURTS\|Inc\[10\]  " "   -4.585            -161.962 PreScale_Hz:TenHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.451             -75.014 CLOCK_50  " "   -3.451             -75.014 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.174             -24.173 PreScale_Hz:TwoHURTS\|Inc\[10\]  " "   -3.174             -24.173 PreScale_Hz:TwoHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449222166823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.596 " "Worst-case hold slack is -0.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596              -0.596 PreScale_Hz:TenHURTS\|Inc\[10\]  " "   -0.596              -0.596 PreScale_Hz:TenHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 PreScale_Hz:TwoHURTS\|Inc\[10\]  " "    0.237               0.000 PreScale_Hz:TwoHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 CPU:CPU\|instr_ptr\[0\]  " "    0.347               0.000 CPU:CPU\|instr_ptr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 CLOCK_50  " "    0.505               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449222166880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.562 " "Worst-case recovery slack is -4.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.562            -220.750 PreScale_Hz:TenHURTS\|Inc\[10\]  " "   -4.562            -220.750 PreScale_Hz:TenHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.560            -106.156 CLOCK_50  " "   -3.560            -106.156 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222166960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449222166960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.428 " "Worst-case removal slack is -0.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222167014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222167014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.428              -1.712 PreScale_Hz:TenHURTS\|Inc\[10\]  " "   -0.428              -1.712 PreScale_Hz:TenHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222167014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 CLOCK_50  " "    0.531               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222167014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449222167014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222167065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222167065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.120 CLOCK_50  " "   -3.000             -44.120 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222167065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -82.240 PreScale_Hz:TenHURTS\|Inc\[10\]  " "   -1.285             -82.240 PreScale_Hz:TenHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222167065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 PreScale_Hz:TwoHURTS\|Inc\[10\]  " "   -1.285             -10.280 PreScale_Hz:TwoHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222167065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 CPU:CPU\|instr_ptr\[0\]  " "    0.395               0.000 CPU:CPU\|instr_ptr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222167065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449222167065 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1449222168966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1449222168996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1449222169365 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|reg\[1\]\[7\]~160  from: dataa  to: combout " "Cell: CPU\|reg\[1\]\[7\]~160  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449222169588 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1449222169588 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449222169589 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1449222169703 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449222169703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.223 " "Worst-case setup slack is -6.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222169808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222169808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.223            -139.382 CPU:CPU\|instr_ptr\[0\]  " "   -6.223            -139.382 CPU:CPU\|instr_ptr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222169808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.980            -137.970 PreScale_Hz:TenHURTS\|Inc\[10\]  " "   -3.980            -137.970 PreScale_Hz:TenHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222169808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.956             -63.098 CLOCK_50  " "   -2.956             -63.098 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222169808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.863             -21.591 PreScale_Hz:TwoHURTS\|Inc\[10\]  " "   -2.863             -21.591 PreScale_Hz:TwoHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222169808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449222169808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.563 " "Worst-case hold slack is -0.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222169905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222169905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.563              -0.563 PreScale_Hz:TenHURTS\|Inc\[10\]  " "   -0.563              -0.563 PreScale_Hz:TenHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222169905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 PreScale_Hz:TwoHURTS\|Inc\[10\]  " "    0.169               0.000 PreScale_Hz:TwoHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222169905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 CPU:CPU\|instr_ptr\[0\]  " "    0.330               0.000 CPU:CPU\|instr_ptr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222169905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 CLOCK_50  " "    0.554               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222169905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449222169905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.162 " "Worst-case recovery slack is -4.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222170009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222170009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.162            -199.201 PreScale_Hz:TenHURTS\|Inc\[10\]  " "   -4.162            -199.201 PreScale_Hz:TenHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222170009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.171             -94.534 CLOCK_50  " "   -3.171             -94.534 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222170009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449222170009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.414 " "Worst-case removal slack is -0.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222170111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222170111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.414              -1.656 PreScale_Hz:TenHURTS\|Inc\[10\]  " "   -0.414              -1.656 PreScale_Hz:TenHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222170111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 CLOCK_50  " "    0.518               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222170111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449222170111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222170219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222170219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.120 CLOCK_50  " "   -3.000             -44.120 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222170219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -82.240 PreScale_Hz:TenHURTS\|Inc\[10\]  " "   -1.285             -82.240 PreScale_Hz:TenHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222170219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 PreScale_Hz:TwoHURTS\|Inc\[10\]  " "   -1.285             -10.280 PreScale_Hz:TwoHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222170219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 CPU:CPU\|instr_ptr\[0\]  " "    0.319               0.000 CPU:CPU\|instr_ptr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222170219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449222170219 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1449222172217 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|reg\[1\]\[7\]~160  from: dataa  to: combout " "Cell: CPU\|reg\[1\]\[7\]~160  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172497 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1449222172497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172498 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1449222172504 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449222172504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.618 " "Worst-case setup slack is -2.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.618             -59.176 CPU:CPU\|instr_ptr\[0\]  " "   -2.618             -59.176 CPU:CPU\|instr_ptr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.904             -52.064 PreScale_Hz:TenHURTS\|Inc\[10\]  " "   -1.904             -52.064 PreScale_Hz:TenHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.573             -28.460 CLOCK_50  " "   -1.573             -28.460 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.068              -7.667 PreScale_Hz:TwoHURTS\|Inc\[10\]  " "   -1.068              -7.667 PreScale_Hz:TwoHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449222172614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.069 " "Worst-case hold slack is -0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.069 PreScale_Hz:TenHURTS\|Inc\[10\]  " "   -0.069              -0.069 PreScale_Hz:TenHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.009 PreScale_Hz:TwoHURTS\|Inc\[10\]  " "   -0.009              -0.009 PreScale_Hz:TwoHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 CPU:CPU\|instr_ptr\[0\]  " "    0.006               0.000 CPU:CPU\|instr_ptr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 CLOCK_50  " "    0.158               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449222172730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.849 " "Worst-case recovery slack is -1.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.849             -78.615 PreScale_Hz:TenHURTS\|Inc\[10\]  " "   -1.849             -78.615 PreScale_Hz:TenHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.245             -35.664 CLOCK_50  " "   -1.245             -35.664 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449222172850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.111 " "Worst-case removal slack is -0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.111              -0.444 PreScale_Hz:TenHURTS\|Inc\[10\]  " "   -0.111              -0.444 PreScale_Hz:TenHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 CLOCK_50  " "    0.121               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222172954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449222172954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222173055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222173055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.597 CLOCK_50  " "   -3.000             -41.597 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222173055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -64.000 PreScale_Hz:TenHURTS\|Inc\[10\]  " "   -1.000             -64.000 PreScale_Hz:TenHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222173055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 PreScale_Hz:TwoHURTS\|Inc\[10\]  " "   -1.000              -8.000 PreScale_Hz:TwoHURTS\|Inc\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222173055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 CPU:CPU\|instr_ptr\[0\]  " "    0.276               0.000 CPU:CPU\|instr_ptr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449222173055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449222173055 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449222176132 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449222176133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "794 " "Peak virtual memory: 794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449222179222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 01:42:59 2015 " "Processing ended: Fri Dec 04 01:42:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449222179222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449222179222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449222179222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449222179222 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449222186172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449222186177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 01:43:05 2015 " "Processing started: Fri Dec 04 01:43:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449222186177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449222186177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Swag9000 -c Swag9000 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Swag9000 -c Swag9000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449222186177 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Swag9000_7_1200mv_85c_slow.vho E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/simulation/modelsim/ simulation " "Generated file Swag9000_7_1200mv_85c_slow.vho in folder \"E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449222189953 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Swag9000_7_1200mv_0c_slow.vho E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/simulation/modelsim/ simulation " "Generated file Swag9000_7_1200mv_0c_slow.vho in folder \"E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449222190938 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Swag9000_min_1200mv_0c_fast.vho E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/simulation/modelsim/ simulation " "Generated file Swag9000_min_1200mv_0c_fast.vho in folder \"E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449222192059 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Swag9000.vho E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/simulation/modelsim/ simulation " "Generated file Swag9000.vho in folder \"E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449222194975 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Swag9000_7_1200mv_85c_vhd_slow.sdo E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/simulation/modelsim/ simulation " "Generated file Swag9000_7_1200mv_85c_vhd_slow.sdo in folder \"E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449222195660 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Swag9000_7_1200mv_0c_vhd_slow.sdo E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/simulation/modelsim/ simulation " "Generated file Swag9000_7_1200mv_0c_vhd_slow.sdo in folder \"E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449222196341 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Swag9000_min_1200mv_0c_vhd_fast.sdo E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/simulation/modelsim/ simulation " "Generated file Swag9000_min_1200mv_0c_vhd_fast.sdo in folder \"E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449222197012 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Swag9000_vhd.sdo E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/simulation/modelsim/ simulation " "Generated file Swag9000_vhd.sdo in folder \"E:/ENSC252/ENSC252_Projects/SwagVHDLProcessor1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449222197711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449222198206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 01:43:18 2015 " "Processing ended: Fri Dec 04 01:43:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449222198206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449222198206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449222198206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449222198206 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 683 s " "Quartus II Full Compilation was successful. 0 errors, 683 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449222199099 ""}
