Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 78766994d9bc4d8e8b7529602f158dd6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tester_full_behav xil_defaultlib.mips_tester_full xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port pc [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/top.sv:26]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port mem_addr [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/top.sv:30]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Vivado/Projects/lab8/lab8.srcs/sources_1/new/programcounter.sv:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.programcounter
Compiling module xil_defaultlib.register_file(Nloc=32,Dbits=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.ALU(N=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(Nloc=64,Dbits=32,initfile="...
Compiling module xil_defaultlib.dmem(Nloc=64,Dbits=32,initfile="...
Compiling module xil_defaultlib.top(imem_init="full_imem.mem",dm...
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_tester_full
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tester_full_behav
