/*
 * hdlcodercpu_eml_types.h
 *
 * Code generation for model "hdlcodercpu_eml".
 *
 * Model version              : 1.558
 * Simulink Coder version : 8.6 (R2014a) 27-Dec-2013
 * C source code generated on : Sun Aug 24 14:18:00 2014
 *
 * Target selection: grt.tlc
 * Note: GRT includes extra infrastructure and instrumentation for prototyping
 * Embedded hardware selection: ASIC/FPGA->ASIC/FPGA
 * Code generation objectives: Unspecified
 * Validation result: Not run
 */
#ifndef RTW_HEADER_hdlcodercpu_eml_types_h_
#define RTW_HEADER_hdlcodercpu_eml_types_h_

/* Forward declaration for rtModel */
typedef struct tag_RTM_hdlcodercpu_eml_T RT_MODEL_hdlcodercpu_eml_T;

#endif                                 /* RTW_HEADER_hdlcodercpu_eml_types_h_ */
