$date
	Mon Jun 24 15:59:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module upcnt_tb $end
$var wire 4 ! o_cnt [3:0] $end
$var reg 1 " i_clk $end
$var reg 1 # i_rstn $end
$var reg 256 $ taskState [255:0] $end
$var reg 256 % vcd_file [255:0] $end
$var integer 32 & err [31:0] $end
$var integer 32 ' i [31:0] $end
$scope module u_upcnt $end
$var wire 1 " i_clk $end
$var wire 1 # i_rstn $end
$var reg 4 ( o_cnt [3:0] $end
$upscope $end
$scope task init $end
$upscope $end
$scope task resetReleaseAfterNCycles $end
$var reg 10 ) n [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 )
b0 (
bx '
b0 &
b1011100010111101110110011000110110010000101111011101010111000001100011011011100111010000101110011101100110001101100100 %
b101001001100101011100110110010101110100 $
0#
0"
b0 !
$end
#5000
1"
#10000
0"
#15000
1"
#20000
0"
#25000
1"
#30000
0"
#35000
1"
#40000
0"
b0 '
b0 $
1#
#45000
b1 !
b1 (
1"
#50000
0"
b1 '
#55000
b10 !
b10 (
1"
#60000
0"
b10 '
#65000
b11 !
b11 (
1"
#70000
0"
b11 '
#75000
b100 !
b100 (
1"
#80000
0"
b100 '
#85000
b101 !
b101 (
1"
#90000
0"
b101 '
#95000
b110 !
b110 (
1"
#100000
0"
b110 '
#105000
b111 !
b111 (
1"
#110000
0"
b111 '
#115000
b1000 !
b1000 (
1"
#120000
0"
b1000 '
#125000
b1001 !
b1001 (
1"
#130000
0"
b1001 '
#135000
b1010 !
b1010 (
1"
#140000
0"
b1010 '
#145000
b1011 !
b1011 (
1"
#150000
0"
b1011 '
#155000
b1100 !
b1100 (
1"
#160000
0"
b1100 '
#165000
b1101 !
b1101 (
1"
#170000
0"
b1101 '
#175000
b1110 !
b1110 (
1"
#180000
0"
b1110 '
#185000
b1111 !
b1111 (
1"
#190000
0"
b1111 '
#195000
b0 !
b0 (
1"
#200000
0"
b10000 '
#205000
b1 !
b1 (
1"
#210000
0"
b10001 '
#215000
b10 !
b10 (
1"
#220000
0"
b10010 '
#225000
b11 !
b11 (
1"
#230000
0"
b10011 '
#235000
b100 !
b100 (
1"
#240000
0"
b10100 '
#245000
b101 !
b101 (
1"
#250000
0"
b10101 '
#255000
b110 !
b110 (
1"
#260000
0"
b10110 '
#265000
b111 !
b111 (
1"
#270000
0"
b10111 '
#275000
b1000 !
b1000 (
1"
#280000
0"
b11000 '
#285000
b1001 !
b1001 (
1"
#290000
0"
b11001 '
#295000
b1010 !
b1010 (
1"
#300000
0"
b11010 '
#305000
b1011 !
b1011 (
1"
#310000
0"
b11011 '
#315000
b1100 !
b1100 (
1"
#320000
0"
b11100 '
#325000
b1101 !
b1101 (
1"
#330000
0"
b11101 '
#335000
b1110 !
b1110 (
1"
#340000
0"
b11110 '
#345000
b1111 !
b1111 (
1"
#350000
0"
b11111 '
#355000
b0 !
b0 (
1"
#360000
0"
b100000 '
#365000
b1 !
b1 (
1"
#370000
0"
b100001 '
#375000
b10 !
b10 (
1"
#380000
0"
b100010 '
#385000
b11 !
b11 (
1"
#390000
0"
b100011 '
#395000
b100 !
b100 (
1"
#400000
0"
b100100 '
#405000
b101 !
b101 (
1"
#410000
0"
b100101 '
#415000
b110 !
b110 (
1"
#420000
0"
b100110 '
#425000
b111 !
b111 (
1"
#430000
0"
b100111 '
#435000
b1000 !
b1000 (
1"
#440000
0"
b101000 '
#445000
b1001 !
b1001 (
1"
#450000
0"
b101001 '
#455000
b1010 !
b1010 (
1"
#460000
0"
b101010 '
#465000
b1011 !
b1011 (
1"
#470000
0"
b101011 '
#475000
b1100 !
b1100 (
1"
#480000
0"
b101100 '
#485000
b1101 !
b1101 (
1"
#490000
0"
b101101 '
#495000
b1110 !
b1110 (
1"
#500000
0"
b101110 '
#505000
b1111 !
b1111 (
1"
#510000
0"
b101111 '
#515000
b0 !
b0 (
1"
#520000
0"
b110000 '
#525000
b1 !
b1 (
1"
#530000
0"
b110001 '
#535000
b10 !
b10 (
1"
#540000
0"
b110010 '
#545000
b11 !
b11 (
1"
#550000
0"
