--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 10.000 ns
From           : UART_RX5
To             : uartRx:instRX5|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 24.400 ns
From           : UARTTXBIG:instTX5|tx
To             : UART_TX5
From Clock     : clk100MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -3.200 ns
From           : UART_RX2
To             : uartRx:instRX2|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk80MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 52.91 MHz ( period = 18.900 ns )
From           : commutAdr:instWrAdr1|cntWrd[3]
To             : ramUART:instRam1|altdpram:altdpram_component|q[4]~reg_wa2
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk100MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 54.95 MHz ( period = 18.200 ns )
From           : UARTTXBIG:instTX2|serialize[3]
To             : UARTTXBIG:instTX2|delay[4]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Clock Hold: 'clk100MHz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : M16:instM16|RqFast
To             : UARTTXBIG:instTX5|rqsync[0]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 160

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 160

--------------------------------------------------------------------------------------

