
FC_v2.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001b920  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000026a8  0801bad0  0801bad0  0002bad0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e178  0801e178  0003032c  2**0
                  CONTENTS
  4 .ARM          00000008  0801e178  0801e178  0002e178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e180  0801e180  0003032c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801e180  0801e180  0002e180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801e188  0801e188  0002e188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000032c  20000000  0801e18c  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0003032c  2**0
                  CONTENTS
 10 .bss          000062c8  2000032c  2000032c  0003032c  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  200065f4  200065f4  0003032c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003032c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0007148e  00000000  00000000  0003035c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00009fea  00000000  00000000  000a17ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003a08  00000000  00000000  000ab7d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003710  00000000  00000000  000af1e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000377c6  00000000  00000000  000b28f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004343d  00000000  00000000  000ea0b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00114455  00000000  00000000  0012d4f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00241948  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0001143c  00000000  00000000  0024199c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         000000cc  00000000  00000000  00252dd8  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      000001b9  00000000  00000000  00252ea4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000032c 	.word	0x2000032c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0801bab8 	.word	0x0801bab8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000330 	.word	0x20000330
 80001ec:	0801bab8 	.word	0x0801bab8

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_ldivmod>:
 8000cc8:	b97b      	cbnz	r3, 8000cea <__aeabi_ldivmod+0x22>
 8000cca:	b972      	cbnz	r2, 8000cea <__aeabi_ldivmod+0x22>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bfbe      	ittt	lt
 8000cd0:	2000      	movlt	r0, #0
 8000cd2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cd6:	e006      	blt.n	8000ce6 <__aeabi_ldivmod+0x1e>
 8000cd8:	bf08      	it	eq
 8000cda:	2800      	cmpeq	r0, #0
 8000cdc:	bf1c      	itt	ne
 8000cde:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ce2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ce6:	f000 b9ef 	b.w	80010c8 <__aeabi_idiv0>
 8000cea:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cee:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	db09      	blt.n	8000d0a <__aeabi_ldivmod+0x42>
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	db1a      	blt.n	8000d30 <__aeabi_ldivmod+0x68>
 8000cfa:	f000 f883 	bl	8000e04 <__udivmoddi4>
 8000cfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d06:	b004      	add	sp, #16
 8000d08:	4770      	bx	lr
 8000d0a:	4240      	negs	r0, r0
 8000d0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	db1b      	blt.n	8000d4c <__aeabi_ldivmod+0x84>
 8000d14:	f000 f876 	bl	8000e04 <__udivmoddi4>
 8000d18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d20:	b004      	add	sp, #16
 8000d22:	4240      	negs	r0, r0
 8000d24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d28:	4252      	negs	r2, r2
 8000d2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d2e:	4770      	bx	lr
 8000d30:	4252      	negs	r2, r2
 8000d32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d36:	f000 f865 	bl	8000e04 <__udivmoddi4>
 8000d3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d42:	b004      	add	sp, #16
 8000d44:	4240      	negs	r0, r0
 8000d46:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d4a:	4770      	bx	lr
 8000d4c:	4252      	negs	r2, r2
 8000d4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d52:	f000 f857 	bl	8000e04 <__udivmoddi4>
 8000d56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d5e:	b004      	add	sp, #16
 8000d60:	4252      	negs	r2, r2
 8000d62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d66:	4770      	bx	lr

08000d68 <__aeabi_uldivmod>:
 8000d68:	b953      	cbnz	r3, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6a:	b94a      	cbnz	r2, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6c:	2900      	cmp	r1, #0
 8000d6e:	bf08      	it	eq
 8000d70:	2800      	cmpeq	r0, #0
 8000d72:	bf1c      	itt	ne
 8000d74:	f04f 31ff 	movne.w	r1, #4294967295
 8000d78:	f04f 30ff 	movne.w	r0, #4294967295
 8000d7c:	f000 b9a4 	b.w	80010c8 <__aeabi_idiv0>
 8000d80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d88:	f000 f83c 	bl	8000e04 <__udivmoddi4>
 8000d8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d94:	b004      	add	sp, #16
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_d2lz>:
 8000d98:	b538      	push	{r3, r4, r5, lr}
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	4604      	mov	r4, r0
 8000da0:	460d      	mov	r5, r1
 8000da2:	f7ff febb 	bl	8000b1c <__aeabi_dcmplt>
 8000da6:	b928      	cbnz	r0, 8000db4 <__aeabi_d2lz+0x1c>
 8000da8:	4620      	mov	r0, r4
 8000daa:	4629      	mov	r1, r5
 8000dac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000db0:	f000 b80a 	b.w	8000dc8 <__aeabi_d2ulz>
 8000db4:	4620      	mov	r0, r4
 8000db6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000dba:	f000 f805 	bl	8000dc8 <__aeabi_d2ulz>
 8000dbe:	4240      	negs	r0, r0
 8000dc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc4:	bd38      	pop	{r3, r4, r5, pc}
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_d2ulz>:
 8000dc8:	b5d0      	push	{r4, r6, r7, lr}
 8000dca:	4b0c      	ldr	r3, [pc, #48]	; (8000dfc <__aeabi_d2ulz+0x34>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	4606      	mov	r6, r0
 8000dd0:	460f      	mov	r7, r1
 8000dd2:	f7ff fc31 	bl	8000638 <__aeabi_dmul>
 8000dd6:	f7ff ff07 	bl	8000be8 <__aeabi_d2uiz>
 8000dda:	4604      	mov	r4, r0
 8000ddc:	f7ff fbb2 	bl	8000544 <__aeabi_ui2d>
 8000de0:	4b07      	ldr	r3, [pc, #28]	; (8000e00 <__aeabi_d2ulz+0x38>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	f7ff fc28 	bl	8000638 <__aeabi_dmul>
 8000de8:	4602      	mov	r2, r0
 8000dea:	460b      	mov	r3, r1
 8000dec:	4630      	mov	r0, r6
 8000dee:	4639      	mov	r1, r7
 8000df0:	f7ff fa6a 	bl	80002c8 <__aeabi_dsub>
 8000df4:	f7ff fef8 	bl	8000be8 <__aeabi_d2uiz>
 8000df8:	4621      	mov	r1, r4
 8000dfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000dfc:	3df00000 	.word	0x3df00000
 8000e00:	41f00000 	.word	0x41f00000

08000e04 <__udivmoddi4>:
 8000e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e08:	9d08      	ldr	r5, [sp, #32]
 8000e0a:	4604      	mov	r4, r0
 8000e0c:	468c      	mov	ip, r1
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8083 	bne.w	8000f1a <__udivmoddi4+0x116>
 8000e14:	428a      	cmp	r2, r1
 8000e16:	4617      	mov	r7, r2
 8000e18:	d947      	bls.n	8000eaa <__udivmoddi4+0xa6>
 8000e1a:	fab2 f282 	clz	r2, r2
 8000e1e:	b142      	cbz	r2, 8000e32 <__udivmoddi4+0x2e>
 8000e20:	f1c2 0020 	rsb	r0, r2, #32
 8000e24:	fa24 f000 	lsr.w	r0, r4, r0
 8000e28:	4091      	lsls	r1, r2
 8000e2a:	4097      	lsls	r7, r2
 8000e2c:	ea40 0c01 	orr.w	ip, r0, r1
 8000e30:	4094      	lsls	r4, r2
 8000e32:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e36:	0c23      	lsrs	r3, r4, #16
 8000e38:	fbbc f6f8 	udiv	r6, ip, r8
 8000e3c:	fa1f fe87 	uxth.w	lr, r7
 8000e40:	fb08 c116 	mls	r1, r8, r6, ip
 8000e44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e48:	fb06 f10e 	mul.w	r1, r6, lr
 8000e4c:	4299      	cmp	r1, r3
 8000e4e:	d909      	bls.n	8000e64 <__udivmoddi4+0x60>
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e56:	f080 8119 	bcs.w	800108c <__udivmoddi4+0x288>
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	f240 8116 	bls.w	800108c <__udivmoddi4+0x288>
 8000e60:	3e02      	subs	r6, #2
 8000e62:	443b      	add	r3, r7
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e6c:	fb08 3310 	mls	r3, r8, r0, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e78:	45a6      	cmp	lr, r4
 8000e7a:	d909      	bls.n	8000e90 <__udivmoddi4+0x8c>
 8000e7c:	193c      	adds	r4, r7, r4
 8000e7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e82:	f080 8105 	bcs.w	8001090 <__udivmoddi4+0x28c>
 8000e86:	45a6      	cmp	lr, r4
 8000e88:	f240 8102 	bls.w	8001090 <__udivmoddi4+0x28c>
 8000e8c:	3802      	subs	r0, #2
 8000e8e:	443c      	add	r4, r7
 8000e90:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e94:	eba4 040e 	sub.w	r4, r4, lr
 8000e98:	2600      	movs	r6, #0
 8000e9a:	b11d      	cbz	r5, 8000ea4 <__udivmoddi4+0xa0>
 8000e9c:	40d4      	lsrs	r4, r2
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	e9c5 4300 	strd	r4, r3, [r5]
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	b902      	cbnz	r2, 8000eae <__udivmoddi4+0xaa>
 8000eac:	deff      	udf	#255	; 0xff
 8000eae:	fab2 f282 	clz	r2, r2
 8000eb2:	2a00      	cmp	r2, #0
 8000eb4:	d150      	bne.n	8000f58 <__udivmoddi4+0x154>
 8000eb6:	1bcb      	subs	r3, r1, r7
 8000eb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ebc:	fa1f f887 	uxth.w	r8, r7
 8000ec0:	2601      	movs	r6, #1
 8000ec2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000ec6:	0c21      	lsrs	r1, r4, #16
 8000ec8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb08 f30c 	mul.w	r3, r8, ip
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0xe4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ede:	d202      	bcs.n	8000ee6 <__udivmoddi4+0xe2>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	f200 80e9 	bhi.w	80010b8 <__udivmoddi4+0x2b4>
 8000ee6:	4684      	mov	ip, r0
 8000ee8:	1ac9      	subs	r1, r1, r3
 8000eea:	b2a3      	uxth	r3, r4
 8000eec:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ef0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ef4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ef8:	fb08 f800 	mul.w	r8, r8, r0
 8000efc:	45a0      	cmp	r8, r4
 8000efe:	d907      	bls.n	8000f10 <__udivmoddi4+0x10c>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f06:	d202      	bcs.n	8000f0e <__udivmoddi4+0x10a>
 8000f08:	45a0      	cmp	r8, r4
 8000f0a:	f200 80d9 	bhi.w	80010c0 <__udivmoddi4+0x2bc>
 8000f0e:	4618      	mov	r0, r3
 8000f10:	eba4 0408 	sub.w	r4, r4, r8
 8000f14:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000f18:	e7bf      	b.n	8000e9a <__udivmoddi4+0x96>
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	d909      	bls.n	8000f32 <__udivmoddi4+0x12e>
 8000f1e:	2d00      	cmp	r5, #0
 8000f20:	f000 80b1 	beq.w	8001086 <__udivmoddi4+0x282>
 8000f24:	2600      	movs	r6, #0
 8000f26:	e9c5 0100 	strd	r0, r1, [r5]
 8000f2a:	4630      	mov	r0, r6
 8000f2c:	4631      	mov	r1, r6
 8000f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f32:	fab3 f683 	clz	r6, r3
 8000f36:	2e00      	cmp	r6, #0
 8000f38:	d14a      	bne.n	8000fd0 <__udivmoddi4+0x1cc>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d302      	bcc.n	8000f44 <__udivmoddi4+0x140>
 8000f3e:	4282      	cmp	r2, r0
 8000f40:	f200 80b8 	bhi.w	80010b4 <__udivmoddi4+0x2b0>
 8000f44:	1a84      	subs	r4, r0, r2
 8000f46:	eb61 0103 	sbc.w	r1, r1, r3
 8000f4a:	2001      	movs	r0, #1
 8000f4c:	468c      	mov	ip, r1
 8000f4e:	2d00      	cmp	r5, #0
 8000f50:	d0a8      	beq.n	8000ea4 <__udivmoddi4+0xa0>
 8000f52:	e9c5 4c00 	strd	r4, ip, [r5]
 8000f56:	e7a5      	b.n	8000ea4 <__udivmoddi4+0xa0>
 8000f58:	f1c2 0320 	rsb	r3, r2, #32
 8000f5c:	fa20 f603 	lsr.w	r6, r0, r3
 8000f60:	4097      	lsls	r7, r2
 8000f62:	fa01 f002 	lsl.w	r0, r1, r2
 8000f66:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6a:	40d9      	lsrs	r1, r3
 8000f6c:	4330      	orrs	r0, r6
 8000f6e:	0c03      	lsrs	r3, r0, #16
 8000f70:	fbb1 f6fe 	udiv	r6, r1, lr
 8000f74:	fa1f f887 	uxth.w	r8, r7
 8000f78:	fb0e 1116 	mls	r1, lr, r6, r1
 8000f7c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f80:	fb06 f108 	mul.w	r1, r6, r8
 8000f84:	4299      	cmp	r1, r3
 8000f86:	fa04 f402 	lsl.w	r4, r4, r2
 8000f8a:	d909      	bls.n	8000fa0 <__udivmoddi4+0x19c>
 8000f8c:	18fb      	adds	r3, r7, r3
 8000f8e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f92:	f080 808d 	bcs.w	80010b0 <__udivmoddi4+0x2ac>
 8000f96:	4299      	cmp	r1, r3
 8000f98:	f240 808a 	bls.w	80010b0 <__udivmoddi4+0x2ac>
 8000f9c:	3e02      	subs	r6, #2
 8000f9e:	443b      	add	r3, r7
 8000fa0:	1a5b      	subs	r3, r3, r1
 8000fa2:	b281      	uxth	r1, r0
 8000fa4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000fa8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000fac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb0:	fb00 f308 	mul.w	r3, r0, r8
 8000fb4:	428b      	cmp	r3, r1
 8000fb6:	d907      	bls.n	8000fc8 <__udivmoddi4+0x1c4>
 8000fb8:	1879      	adds	r1, r7, r1
 8000fba:	f100 3cff 	add.w	ip, r0, #4294967295
 8000fbe:	d273      	bcs.n	80010a8 <__udivmoddi4+0x2a4>
 8000fc0:	428b      	cmp	r3, r1
 8000fc2:	d971      	bls.n	80010a8 <__udivmoddi4+0x2a4>
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	4439      	add	r1, r7
 8000fc8:	1acb      	subs	r3, r1, r3
 8000fca:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000fce:	e778      	b.n	8000ec2 <__udivmoddi4+0xbe>
 8000fd0:	f1c6 0c20 	rsb	ip, r6, #32
 8000fd4:	fa03 f406 	lsl.w	r4, r3, r6
 8000fd8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000fdc:	431c      	orrs	r4, r3
 8000fde:	fa20 f70c 	lsr.w	r7, r0, ip
 8000fe2:	fa01 f306 	lsl.w	r3, r1, r6
 8000fe6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000fea:	fa21 f10c 	lsr.w	r1, r1, ip
 8000fee:	431f      	orrs	r7, r3
 8000ff0:	0c3b      	lsrs	r3, r7, #16
 8000ff2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff6:	fa1f f884 	uxth.w	r8, r4
 8000ffa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffe:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001002:	fb09 fa08 	mul.w	sl, r9, r8
 8001006:	458a      	cmp	sl, r1
 8001008:	fa02 f206 	lsl.w	r2, r2, r6
 800100c:	fa00 f306 	lsl.w	r3, r0, r6
 8001010:	d908      	bls.n	8001024 <__udivmoddi4+0x220>
 8001012:	1861      	adds	r1, r4, r1
 8001014:	f109 30ff 	add.w	r0, r9, #4294967295
 8001018:	d248      	bcs.n	80010ac <__udivmoddi4+0x2a8>
 800101a:	458a      	cmp	sl, r1
 800101c:	d946      	bls.n	80010ac <__udivmoddi4+0x2a8>
 800101e:	f1a9 0902 	sub.w	r9, r9, #2
 8001022:	4421      	add	r1, r4
 8001024:	eba1 010a 	sub.w	r1, r1, sl
 8001028:	b2bf      	uxth	r7, r7
 800102a:	fbb1 f0fe 	udiv	r0, r1, lr
 800102e:	fb0e 1110 	mls	r1, lr, r0, r1
 8001032:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8001036:	fb00 f808 	mul.w	r8, r0, r8
 800103a:	45b8      	cmp	r8, r7
 800103c:	d907      	bls.n	800104e <__udivmoddi4+0x24a>
 800103e:	19e7      	adds	r7, r4, r7
 8001040:	f100 31ff 	add.w	r1, r0, #4294967295
 8001044:	d22e      	bcs.n	80010a4 <__udivmoddi4+0x2a0>
 8001046:	45b8      	cmp	r8, r7
 8001048:	d92c      	bls.n	80010a4 <__udivmoddi4+0x2a0>
 800104a:	3802      	subs	r0, #2
 800104c:	4427      	add	r7, r4
 800104e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001052:	eba7 0708 	sub.w	r7, r7, r8
 8001056:	fba0 8902 	umull	r8, r9, r0, r2
 800105a:	454f      	cmp	r7, r9
 800105c:	46c6      	mov	lr, r8
 800105e:	4649      	mov	r1, r9
 8001060:	d31a      	bcc.n	8001098 <__udivmoddi4+0x294>
 8001062:	d017      	beq.n	8001094 <__udivmoddi4+0x290>
 8001064:	b15d      	cbz	r5, 800107e <__udivmoddi4+0x27a>
 8001066:	ebb3 020e 	subs.w	r2, r3, lr
 800106a:	eb67 0701 	sbc.w	r7, r7, r1
 800106e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8001072:	40f2      	lsrs	r2, r6
 8001074:	ea4c 0202 	orr.w	r2, ip, r2
 8001078:	40f7      	lsrs	r7, r6
 800107a:	e9c5 2700 	strd	r2, r7, [r5]
 800107e:	2600      	movs	r6, #0
 8001080:	4631      	mov	r1, r6
 8001082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001086:	462e      	mov	r6, r5
 8001088:	4628      	mov	r0, r5
 800108a:	e70b      	b.n	8000ea4 <__udivmoddi4+0xa0>
 800108c:	4606      	mov	r6, r0
 800108e:	e6e9      	b.n	8000e64 <__udivmoddi4+0x60>
 8001090:	4618      	mov	r0, r3
 8001092:	e6fd      	b.n	8000e90 <__udivmoddi4+0x8c>
 8001094:	4543      	cmp	r3, r8
 8001096:	d2e5      	bcs.n	8001064 <__udivmoddi4+0x260>
 8001098:	ebb8 0e02 	subs.w	lr, r8, r2
 800109c:	eb69 0104 	sbc.w	r1, r9, r4
 80010a0:	3801      	subs	r0, #1
 80010a2:	e7df      	b.n	8001064 <__udivmoddi4+0x260>
 80010a4:	4608      	mov	r0, r1
 80010a6:	e7d2      	b.n	800104e <__udivmoddi4+0x24a>
 80010a8:	4660      	mov	r0, ip
 80010aa:	e78d      	b.n	8000fc8 <__udivmoddi4+0x1c4>
 80010ac:	4681      	mov	r9, r0
 80010ae:	e7b9      	b.n	8001024 <__udivmoddi4+0x220>
 80010b0:	4666      	mov	r6, ip
 80010b2:	e775      	b.n	8000fa0 <__udivmoddi4+0x19c>
 80010b4:	4630      	mov	r0, r6
 80010b6:	e74a      	b.n	8000f4e <__udivmoddi4+0x14a>
 80010b8:	f1ac 0c02 	sub.w	ip, ip, #2
 80010bc:	4439      	add	r1, r7
 80010be:	e713      	b.n	8000ee8 <__udivmoddi4+0xe4>
 80010c0:	3802      	subs	r0, #2
 80010c2:	443c      	add	r4, r7
 80010c4:	e724      	b.n	8000f10 <__udivmoddi4+0x10c>
 80010c6:	bf00      	nop

080010c8 <__aeabi_idiv0>:
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop

080010cc <println>:

#include <MRT_helpers.h>
#include <MRT_setup.h>
#include <tim.h>

void println(char* s){
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
	#if PRINT
	HAL_UART_Transmit(&DEBUG_UART, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
 80010d4:	6878      	ldr	r0, [r7, #4]
 80010d6:	f7ff f895 	bl	8000204 <strlen>
 80010da:	4603      	mov	r3, r0
 80010dc:	b29a      	uxth	r2, r3
 80010de:	f04f 33ff 	mov.w	r3, #4294967295
 80010e2:	6879      	ldr	r1, [r7, #4]
 80010e4:	4806      	ldr	r0, [pc, #24]	; (8001100 <println+0x34>)
 80010e6:	f00f ffac 	bl	8011042 <HAL_UART_Transmit>
	HAL_UART_Transmit(&DEBUG_UART, (uint8_t*) "\r\n", 2, HAL_MAX_DELAY);
 80010ea:	f04f 33ff 	mov.w	r3, #4294967295
 80010ee:	2202      	movs	r2, #2
 80010f0:	4904      	ldr	r1, [pc, #16]	; (8001104 <println+0x38>)
 80010f2:	4803      	ldr	r0, [pc, #12]	; (8001100 <println+0x34>)
 80010f4:	f00f ffa5 	bl	8011042 <HAL_UART_Transmit>
	#endif
}
 80010f8:	bf00      	nop
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	20005ea0 	.word	0x20005ea0
 8001104:	0801bad0 	.word	0x0801bad0

08001108 <print>:

void print(char* s){
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
	#if PRINT
	HAL_UART_Transmit(&DEBUG_UART, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f7ff f877 	bl	8000204 <strlen>
 8001116:	4603      	mov	r3, r0
 8001118:	b29a      	uxth	r2, r3
 800111a:	f04f 33ff 	mov.w	r3, #4294967295
 800111e:	6879      	ldr	r1, [r7, #4]
 8001120:	4803      	ldr	r0, [pc, #12]	; (8001130 <print+0x28>)
 8001122:	f00f ff8e 	bl	8011042 <HAL_UART_Transmit>
	#endif
}
 8001126:	bf00      	nop
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	20005ea0 	.word	0x20005ea0

08001134 <tone_freq>:
void no_print(char* s){
	//TODO Buffer function for Iridium
}

// buzz at particular frequency
void tone_freq(uint32_t duration, uint32_t repeats, uint32_t freq) {
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af00      	add	r7, sp, #0
 800113a:	60f8      	str	r0, [r7, #12]
 800113c:	60b9      	str	r1, [r7, #8]
 800113e:	607a      	str	r2, [r7, #4]
	#if !NO_BUZZ
	// TIM2 base frequency is 90 MHz, PSC = 90-1
	// can calculate required ARR value
	TIM2->ARR = 1000000 / freq;
 8001140:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001144:	491c      	ldr	r1, [pc, #112]	; (80011b8 <tone_freq+0x84>)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	fbb1 f3f3 	udiv	r3, r1, r3
 800114c:	62d3      	str	r3, [r2, #44]	; 0x2c
	TIM2->EGR |= TIM_EGR_UG;
 800114e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001152:	695b      	ldr	r3, [r3, #20]
 8001154:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001158:	f043 0301 	orr.w	r3, r3, #1
 800115c:	6153      	str	r3, [r2, #20]

	for (uint32_t i = 0; i < repeats; i++) {
 800115e:	2300      	movs	r3, #0
 8001160:	617b      	str	r3, [r7, #20]
 8001162:	e01f      	b.n	80011a4 <tone_freq+0x70>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001164:	2108      	movs	r1, #8
 8001166:	4815      	ldr	r0, [pc, #84]	; (80011bc <tone_freq+0x88>)
 8001168:	f00e ff8c 	bl	8010084 <HAL_TIM_PWM_Start>
		HAL_GPIO_WritePin(POWER_ON_EXT_LED_GPIO_Port, POWER_ON_EXT_LED_Pin, SET);
 800116c:	2201      	movs	r2, #1
 800116e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001172:	4813      	ldr	r0, [pc, #76]	; (80011c0 <tone_freq+0x8c>)
 8001174:	f00b fb24 	bl	800c7c0 <HAL_GPIO_WritePin>
		HAL_Delay(duration);
 8001178:	68f8      	ldr	r0, [r7, #12]
 800117a:	f00a fc15 	bl	800b9a8 <HAL_Delay>
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 800117e:	2108      	movs	r1, #8
 8001180:	480e      	ldr	r0, [pc, #56]	; (80011bc <tone_freq+0x88>)
 8001182:	f00f f847 	bl	8010214 <HAL_TIM_PWM_Stop>
		HAL_GPIO_WritePin(POWER_ON_EXT_LED_GPIO_Port, POWER_ON_EXT_LED_Pin, RESET);
 8001186:	2200      	movs	r2, #0
 8001188:	f44f 7100 	mov.w	r1, #512	; 0x200
 800118c:	480c      	ldr	r0, [pc, #48]	; (80011c0 <tone_freq+0x8c>)
 800118e:	f00b fb17 	bl	800c7c0 <HAL_GPIO_WritePin>
		if (repeats > 1)
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	2b01      	cmp	r3, #1
 8001196:	d902      	bls.n	800119e <tone_freq+0x6a>
			HAL_Delay(duration);
 8001198:	68f8      	ldr	r0, [r7, #12]
 800119a:	f00a fc05 	bl	800b9a8 <HAL_Delay>
	for (uint32_t i = 0; i < repeats; i++) {
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	3301      	adds	r3, #1
 80011a2:	617b      	str	r3, [r7, #20]
 80011a4:	697a      	ldr	r2, [r7, #20]
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d3db      	bcc.n	8001164 <tone_freq+0x30>
	}
	#endif
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	3718      	adds	r7, #24
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	000f4240 	.word	0x000f4240
 80011bc:	20005e14 	.word	0x20005e14
 80011c0:	40020400 	.word	0x40020400

080011c4 <buzz_success>:
void buzz_success(void) { tone_freq(BUZZ_SUCCESS_DURATION, BUZZ_SUCCESS_REPEATS, BUZZ_SUCCESS_FREQ); }
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	f240 4216 	movw	r2, #1046	; 0x416
 80011cc:	2102      	movs	r1, #2
 80011ce:	204b      	movs	r0, #75	; 0x4b
 80011d0:	f7ff ffb0 	bl	8001134 <tone_freq>
 80011d4:	bf00      	nop
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <buzz_startup_success>:
void buzz_failure(void) { tone_freq(BUZZ_FAILURE_DURATION, BUZZ_FAILURE_REPEATS, BUZZ_FAILURE_FREQ); }
void buzz_startup_success(void) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 3; i++) {
 80011de:	2300      	movs	r3, #0
 80011e0:	71fb      	strb	r3, [r7, #7]
 80011e2:	e008      	b.n	80011f6 <buzz_startup_success+0x1e>
		buzz_success();
 80011e4:	f7ff ffee 	bl	80011c4 <buzz_success>
		HAL_Delay(1000);
 80011e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011ec:	f00a fbdc 	bl	800b9a8 <HAL_Delay>
	for (uint8_t i = 0; i < 3; i++) {
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	3301      	adds	r3, #1
 80011f4:	71fb      	strb	r3, [r7, #7]
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	d9f3      	bls.n	80011e4 <buzz_startup_success+0xc>
	}
}
 80011fc:	bf00      	nop
 80011fe:	bf00      	nop
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
	...

08001208 <MRT_Init>:


//**************************************************//
//PUBLIC FUNCTIONS

void MRT_Init(void){
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
	print((char*) "\r\n\r\n/********MRT Init********/\r\n");
 800120c:	4808      	ldr	r0, [pc, #32]	; (8001230 <MRT_Init+0x28>)
 800120e:	f7ff ff7b 	bl	8001108 <print>
	print((char*) "IWDG Init...");
	MX_IWDG_Init();
	print((char*) "OK\r\n");
	#endif

	MRT_Reinitialize_Peripherals();
 8001212:	f000 f8f3 	bl	80013fc <MRT_Reinitialize_Peripherals>

	//Memory
	MRT_MEMORY_Init();
 8001216:	f002 feef 	bl	8003ff8 <MRT_MEMORY_Init>
	MRT_reset_info();
 800121a:	f000 f819 	bl	8001250 <MRT_reset_info>

	//RTC
	HAL_IWDG_Refresh(&hiwdg);
	MRT_rtc_Init();
 800121e:	f001 fca1 	bl	8002b64 <MRT_rtc_Init>
		  checkForI2CDevices(huart8,hi2c1);
		  checkForI2CDevices(huart8,hi2c2);
		  checkForI2CDevices(huart8,hi2c3);
		#endif

		MRT_i2c_sensors_Init();
 8001222:	f004 f82d 	bl	8005280 <MRT_i2c_sensors_Init>
	#endif


	//Telemetry
	#if TELEMETRY_THREAD
		MRT_TELEMETRY_Init();
 8001226:	f009 fa73 	bl	800a710 <MRT_TELEMETRY_Init>
	#endif

	#if FORCED_EJECTION_STAGE
		   ejection_stage_flag = FORCED_STAGE;
	#endif
}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	0801bad4 	.word	0x0801bad4

08001234 <MRT_Deinit>:




void MRT_Deinit(void){
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
	print((char*) "\r\n\r\n/********MRT Deinit********/\r\n");
 8001238:	4804      	ldr	r0, [pc, #16]	; (800124c <MRT_Deinit+0x18>)
 800123a:	f7ff ff65 	bl	8001108 <print>

	MRT_Reinitialize_Peripherals();
 800123e:	f000 f8dd 	bl	80013fc <MRT_Reinitialize_Peripherals>
	#endif


	//Sensors
	#if SENSORS_THREAD
		MRT_i2c_sensors_Deinit();
 8001242:	f004 f84d 	bl	80052e0 <MRT_i2c_sensors_Deinit>
	#endif

    //TODO
}
 8001246:	bf00      	nop
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	0801baf8 	.word	0x0801baf8

08001250 <MRT_reset_info>:

//**************************************************//
//PRIVATE FUNCTIONS


void MRT_reset_info(void){
 8001250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001252:	b0a9      	sub	sp, #164	; 0xa4
 8001254:	af06      	add	r7, sp, #24

	  char buffer[100];
	  sprintf(buffer,"Reset: %i,  WU: %i,  IWDG: %i\r\nPrevious RTC time: %i:%i:%i ::%i\r\n",
 8001256:	4b51      	ldr	r3, [pc, #324]	; (800139c <MRT_reset_info+0x14c>)
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	461e      	mov	r6, r3
 800125c:	4b50      	ldr	r3, [pc, #320]	; (80013a0 <MRT_reset_info+0x150>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	469c      	mov	ip, r3
 8001262:	4b50      	ldr	r3, [pc, #320]	; (80013a4 <MRT_reset_info+0x154>)
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	461a      	mov	r2, r3
 8001268:	4b4f      	ldr	r3, [pc, #316]	; (80013a8 <MRT_reset_info+0x158>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	4619      	mov	r1, r3
 800126e:	4b4f      	ldr	r3, [pc, #316]	; (80013ac <MRT_reset_info+0x15c>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	461c      	mov	r4, r3
 8001274:	4b4e      	ldr	r3, [pc, #312]	; (80013b0 <MRT_reset_info+0x160>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	461d      	mov	r5, r3
 800127a:	4b4e      	ldr	r3, [pc, #312]	; (80013b4 <MRT_reset_info+0x164>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001282:	9304      	str	r3, [sp, #16]
 8001284:	9503      	str	r5, [sp, #12]
 8001286:	9402      	str	r4, [sp, #8]
 8001288:	9101      	str	r1, [sp, #4]
 800128a:	9200      	str	r2, [sp, #0]
 800128c:	4663      	mov	r3, ip
 800128e:	4632      	mov	r2, r6
 8001290:	4949      	ldr	r1, [pc, #292]	; (80013b8 <MRT_reset_info+0x168>)
 8001292:	f016 f845 	bl	8017320 <siprintf>
			  reset_flag, wu_flag, iwdg_flag, prev_hour, prev_min, prev_sec, prev_subsec);
	  print(buffer);
 8001296:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff ff34 	bl	8001108 <print>

	  //Check if IWDG is being deactivated
	  if (iwdg_flag==1){
 80012a0:	4b40      	ldr	r3, [pc, #256]	; (80013a4 <MRT_reset_info+0x154>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d119      	bne.n	80012dc <MRT_reset_info+0x8c>
		  print((char*) "Deactivating IWDG\r\n");
 80012a8:	4844      	ldr	r0, [pc, #272]	; (80013bc <MRT_reset_info+0x16c>)
 80012aa:	f7ff ff2d 	bl	8001108 <print>

		  iwdg_flag = 0; //Flip flag
 80012ae:	4b3d      	ldr	r3, [pc, #244]	; (80013a4 <MRT_reset_info+0x154>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	701a      	strb	r2, [r3, #0]

		  //Write new flag to memory
		  rtc_bckp_reg_iwdg = iwdg_flag;
 80012b4:	4b3b      	ldr	r3, [pc, #236]	; (80013a4 <MRT_reset_info+0x154>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	461a      	mov	r2, r3
 80012ba:	4b41      	ldr	r3, [pc, #260]	; (80013c0 <MRT_reset_info+0x170>)
 80012bc:	601a      	str	r2, [r3, #0]
		  ext_flash_iwdg = iwdg_flag;
 80012be:	4b39      	ldr	r3, [pc, #228]	; (80013a4 <MRT_reset_info+0x154>)
 80012c0:	781a      	ldrb	r2, [r3, #0]
 80012c2:	4b40      	ldr	r3, [pc, #256]	; (80013c4 <MRT_reset_info+0x174>)
 80012c4:	701a      	strb	r2, [r3, #0]
		  MRT_saveFlagValue(FC_STATE_IWDG);
 80012c6:	2002      	movs	r0, #2
 80012c8:	f002 fcc4 	bl	8003c54 <MRT_saveFlagValue>

		  HAL_Delay(500);
 80012cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012d0:	f00a fb6a 	bl	800b9a8 <HAL_Delay>

		  //Go to sleep
		  MRT_StandByMode(SLEEP_TIME);
 80012d4:	f648 40a0 	movw	r0, #36000	; 0x8ca0
 80012d8:	f001 fce4 	bl	8002ca4 <MRT_StandByMode>
	  }


	  //Check if we are after waking up (and at which wake up we are at)
	  if (wu_flag > 0){
 80012dc:	4b30      	ldr	r3, [pc, #192]	; (80013a0 <MRT_reset_info+0x150>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d010      	beq.n	8001306 <MRT_reset_info+0xb6>
		  char buf[30];
		  sprintf(buf, "FC wake up %i\r\n", wu_flag);
 80012e4:	4b2e      	ldr	r3, [pc, #184]	; (80013a0 <MRT_reset_info+0x150>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	461a      	mov	r2, r3
 80012ea:	1d3b      	adds	r3, r7, #4
 80012ec:	4936      	ldr	r1, [pc, #216]	; (80013c8 <MRT_reset_info+0x178>)
 80012ee:	4618      	mov	r0, r3
 80012f0:	f016 f816 	bl	8017320 <siprintf>
		  print(buf);
 80012f4:	1d3b      	adds	r3, r7, #4
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff ff06 	bl	8001108 <print>

		  print((char*) "Resetting RTC time\r\n");
 80012fc:	4833      	ldr	r0, [pc, #204]	; (80013cc <MRT_reset_info+0x17c>)
 80012fe:	f7ff ff03 	bl	8001108 <print>

		  //Clear RTC time (last recorded)
		  MRT_resetTotalTime();
 8001302:	f002 fd67 	bl	8003dd4 <MRT_resetTotalTime>
	  }


	  //Check if we start from the beginning
	  if (reset_flag == 0){
 8001306:	4b25      	ldr	r3, [pc, #148]	; (800139c <MRT_reset_info+0x14c>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d108      	bne.n	8001320 <MRT_reset_info+0xd0>
		  print((char*) "FC restarted\r\n");
 800130e:	4830      	ldr	r0, [pc, #192]	; (80013d0 <MRT_reset_info+0x180>)
 8001310:	f7ff fefa 	bl	8001108 <print>

		  reset_flag = 1; //Flip flag
 8001314:	4b21      	ldr	r3, [pc, #132]	; (800139c <MRT_reset_info+0x14c>)
 8001316:	2201      	movs	r2, #1
 8001318:	701a      	strb	r2, [r3, #0]

		  MRT_saveFlagValue(FC_STATE_RESET);
 800131a:	2000      	movs	r0, #0
 800131c:	f002 fc9a 	bl	8003c54 <MRT_saveFlagValue>
	  }


	  //Check if before or after apogee
	  if (apogee_flag == 0){
 8001320:	4b2c      	ldr	r3, [pc, #176]	; (80013d4 <MRT_reset_info+0x184>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d103      	bne.n	8001330 <MRT_reset_info+0xe0>
		  print((char*) "Pre-apogee\r\n");
 8001328:	482b      	ldr	r0, [pc, #172]	; (80013d8 <MRT_reset_info+0x188>)
 800132a:	f7ff feed 	bl	8001108 <print>
 800132e:	e006      	b.n	800133e <MRT_reset_info+0xee>
	  }
	  else if(apogee_flag==1){
 8001330:	4b28      	ldr	r3, [pc, #160]	; (80013d4 <MRT_reset_info+0x184>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b01      	cmp	r3, #1
 8001336:	d102      	bne.n	800133e <MRT_reset_info+0xee>
		  print((char*) "Post-apogee\r\n");
 8001338:	4828      	ldr	r0, [pc, #160]	; (80013dc <MRT_reset_info+0x18c>)
 800133a:	f7ff fee5 	bl	8001108 <print>
	  }


	  //Check ejection stage
	  print((char*)"Ejection Stage: ");
 800133e:	4828      	ldr	r0, [pc, #160]	; (80013e0 <MRT_reset_info+0x190>)
 8001340:	f7ff fee2 	bl	8001108 <print>
	  if (ejection_stage_flag==PAD){
 8001344:	4b27      	ldr	r3, [pc, #156]	; (80013e4 <MRT_reset_info+0x194>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d103      	bne.n	8001354 <MRT_reset_info+0x104>
		  print((char*)"Pad\r\n");
 800134c:	4826      	ldr	r0, [pc, #152]	; (80013e8 <MRT_reset_info+0x198>)
 800134e:	f7ff fedb 	bl	8001108 <print>
		  print((char*)"Main descent\r\n");
	  }
	  else if(ejection_stage_flag==LANDED){
		  print((char*)"Landed\r\n");
	  }
}
 8001352:	e01e      	b.n	8001392 <MRT_reset_info+0x142>
	  else if(ejection_stage_flag==BOOST){
 8001354:	4b23      	ldr	r3, [pc, #140]	; (80013e4 <MRT_reset_info+0x194>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	2b01      	cmp	r3, #1
 800135a:	d103      	bne.n	8001364 <MRT_reset_info+0x114>
		  print((char*)"Boost\r\n");
 800135c:	4823      	ldr	r0, [pc, #140]	; (80013ec <MRT_reset_info+0x19c>)
 800135e:	f7ff fed3 	bl	8001108 <print>
}
 8001362:	e016      	b.n	8001392 <MRT_reset_info+0x142>
	  else if(ejection_stage_flag==DROGUE_DESCENT){
 8001364:	4b1f      	ldr	r3, [pc, #124]	; (80013e4 <MRT_reset_info+0x194>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	2b02      	cmp	r3, #2
 800136a:	d103      	bne.n	8001374 <MRT_reset_info+0x124>
		  print((char*)"Drogue descent\r\n");
 800136c:	4820      	ldr	r0, [pc, #128]	; (80013f0 <MRT_reset_info+0x1a0>)
 800136e:	f7ff fecb 	bl	8001108 <print>
}
 8001372:	e00e      	b.n	8001392 <MRT_reset_info+0x142>
	  else if(ejection_stage_flag==MAIN_DESCENT){
 8001374:	4b1b      	ldr	r3, [pc, #108]	; (80013e4 <MRT_reset_info+0x194>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	2b03      	cmp	r3, #3
 800137a:	d103      	bne.n	8001384 <MRT_reset_info+0x134>
		  print((char*)"Main descent\r\n");
 800137c:	481d      	ldr	r0, [pc, #116]	; (80013f4 <MRT_reset_info+0x1a4>)
 800137e:	f7ff fec3 	bl	8001108 <print>
}
 8001382:	e006      	b.n	8001392 <MRT_reset_info+0x142>
	  else if(ejection_stage_flag==LANDED){
 8001384:	4b17      	ldr	r3, [pc, #92]	; (80013e4 <MRT_reset_info+0x194>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	2b04      	cmp	r3, #4
 800138a:	d102      	bne.n	8001392 <MRT_reset_info+0x142>
		  print((char*)"Landed\r\n");
 800138c:	481a      	ldr	r0, [pc, #104]	; (80013f8 <MRT_reset_info+0x1a8>)
 800138e:	f7ff febb 	bl	8001108 <print>
}
 8001392:	bf00      	nop
 8001394:	378c      	adds	r7, #140	; 0x8c
 8001396:	46bd      	mov	sp, r7
 8001398:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800139a:	bf00      	nop
 800139c:	200003f0 	.word	0x200003f0
 80013a0:	200003f1 	.word	0x200003f1
 80013a4:	200003f2 	.word	0x200003f2
 80013a8:	200003f5 	.word	0x200003f5
 80013ac:	200003f6 	.word	0x200003f6
 80013b0:	200003f7 	.word	0x200003f7
 80013b4:	200003f8 	.word	0x200003f8
 80013b8:	0801bb1c 	.word	0x0801bb1c
 80013bc:	0801bb60 	.word	0x0801bb60
 80013c0:	20000398 	.word	0x20000398
 80013c4:	200003e0 	.word	0x200003e0
 80013c8:	0801bb74 	.word	0x0801bb74
 80013cc:	0801bb84 	.word	0x0801bb84
 80013d0:	0801bb9c 	.word	0x0801bb9c
 80013d4:	200003f3 	.word	0x200003f3
 80013d8:	0801bbac 	.word	0x0801bbac
 80013dc:	0801bbbc 	.word	0x0801bbbc
 80013e0:	0801bbcc 	.word	0x0801bbcc
 80013e4:	200003f4 	.word	0x200003f4
 80013e8:	0801bbe0 	.word	0x0801bbe0
 80013ec:	0801bbe8 	.word	0x0801bbe8
 80013f0:	0801bbf0 	.word	0x0801bbf0
 80013f4:	0801bc04 	.word	0x0801bc04
 80013f8:	0801bc14 	.word	0x0801bc14

080013fc <MRT_Reinitialize_Peripherals>:


void MRT_Reinitialize_Peripherals(void){
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
	  /*
	   * Reinitialize all peripherals
	   */

	  print((char*)"Reinitializing Peripherals...");
 8001400:	482f      	ldr	r0, [pc, #188]	; (80014c0 <MRT_Reinitialize_Peripherals+0xc4>)
 8001402:	f7ff fe81 	bl	8001108 <print>

	  // reset LEDs
	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 8001406:	2200      	movs	r2, #0
 8001408:	2102      	movs	r1, #2
 800140a:	482e      	ldr	r0, [pc, #184]	; (80014c4 <MRT_Reinitialize_Peripherals+0xc8>)
 800140c:	f00b f9d8 	bl	800c7c0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 8001410:	2200      	movs	r2, #0
 8001412:	2104      	movs	r1, #4
 8001414:	482b      	ldr	r0, [pc, #172]	; (80014c4 <MRT_Reinitialize_Peripherals+0xc8>)
 8001416:	f00b f9d3 	bl	800c7c0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 800141a:	2200      	movs	r2, #0
 800141c:	2108      	movs	r1, #8
 800141e:	4829      	ldr	r0, [pc, #164]	; (80014c4 <MRT_Reinitialize_Peripherals+0xc8>)
 8001420:	f00b f9ce 	bl	800c7c0 <HAL_GPIO_WritePin>

	  // reset recovery pyro pins
	  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET); //PG14 ARMING RCOV
 8001424:	2201      	movs	r2, #1
 8001426:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800142a:	4827      	ldr	r0, [pc, #156]	; (80014c8 <MRT_Reinitialize_Peripherals+0xcc>)
 800142c:	f00b f9c8 	bl	800c7c0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin, RESET); //PG12 DROGUE GATE
 8001430:	2200      	movs	r2, #0
 8001432:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001436:	4824      	ldr	r0, [pc, #144]	; (80014c8 <MRT_Reinitialize_Peripherals+0xcc>)
 8001438:	f00b f9c2 	bl	800c7c0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin, RESET); //PG11 MAIN GATE
 800143c:	2200      	movs	r2, #0
 800143e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001442:	4821      	ldr	r0, [pc, #132]	; (80014c8 <MRT_Reinitialize_Peripherals+0xcc>)
 8001444:	f00b f9bc 	bl	800c7c0 <HAL_GPIO_WritePin>

	  // reset prop pyro pins
	  HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, SET); //PG1 ARMING_PROP
 8001448:	2201      	movs	r2, #1
 800144a:	2102      	movs	r1, #2
 800144c:	481e      	ldr	r0, [pc, #120]	; (80014c8 <MRT_Reinitialize_Peripherals+0xcc>)
 800144e:	f00b f9b7 	bl	800c7c0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_PyroValve_Gate_1_GPIO_Port, OUT_PyroValve_Gate_1_Pin, RESET); //PF15 PROP GATE 1
 8001452:	2200      	movs	r2, #0
 8001454:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001458:	481c      	ldr	r0, [pc, #112]	; (80014cc <MRT_Reinitialize_Peripherals+0xd0>)
 800145a:	f00b f9b1 	bl	800c7c0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_PyroValve_Gate_2_GPIO_Port,OUT_PyroValve_Gate_2_Pin, RESET); //PF14 PROP GATE 2
 800145e:	2200      	movs	r2, #0
 8001460:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001464:	4819      	ldr	r0, [pc, #100]	; (80014cc <MRT_Reinitialize_Peripherals+0xd0>)
 8001466:	f00b f9ab 	bl	800c7c0 <HAL_GPIO_WritePin>

	  // reset 12 V buck converter enable pin (disable converter)
	  HAL_GPIO_WritePin(EN_12V_Buck_GPIO_Port, EN_12V_Buck_Pin, RESET); //PE2 Buck converter enable
 800146a:	2200      	movs	r2, #0
 800146c:	2104      	movs	r1, #4
 800146e:	4818      	ldr	r0, [pc, #96]	; (80014d0 <MRT_Reinitialize_Peripherals+0xd4>)
 8001470:	f00b f9a6 	bl	800c7c0 <HAL_GPIO_WritePin>
	  //HAL_GPIO_WritePin(Vent_Valve_EN_GPIO_Port, Vent_Valve_EN_Pin, RESET); //This was in the previous code
	  //HAL_GPIO_WritePin(OUT_Prop_ActuatedVent_Gate_GPIO_Port, OUT_Prop_ActuatedVent_Gate_Pin, RESET); //PE7 (MAY NOT BE THE RIGHT ONE)


	  // reset payload EN signal
	  HAL_GPIO_WritePin(PAYLOAD_I2C_EN_GPIO_Port, PAYLOAD_I2C_EN_Pin, RESET); //PE9 Payload I2C enable
 8001474:	2200      	movs	r2, #0
 8001476:	f44f 7100 	mov.w	r1, #512	; 0x200
 800147a:	4815      	ldr	r0, [pc, #84]	; (80014d0 <MRT_Reinitialize_Peripherals+0xd4>)
 800147c:	f00b f9a0 	bl	800c7c0 <HAL_GPIO_WritePin>

	  // set CS pin for thermocouple chip high
	  //	HAL_GPIO_WritePin(TH_CS_1_GPIO_Port, TH_CS_1_Pin, SET);

	  // set power off for VR
	  HAL_GPIO_WritePin(OUT_VR_PWR_GPIO_Port, OUT_VR_PWR_Pin, RESET); //PG9
 8001480:	2200      	movs	r2, #0
 8001482:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001486:	4810      	ldr	r0, [pc, #64]	; (80014c8 <MRT_Reinitialize_Peripherals+0xcc>)
 8001488:	f00b f99a 	bl	800c7c0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_VR_REC_GPIO_Port, OUT_VR_REC_Pin, RESET); //PD7
 800148c:	2200      	movs	r2, #0
 800148e:	2180      	movs	r1, #128	; 0x80
 8001490:	4810      	ldr	r0, [pc, #64]	; (80014d4 <MRT_Reinitialize_Peripherals+0xd8>)
 8001492:	f00b f995 	bl	800c7c0 <HAL_GPIO_WritePin>

	  // FLASH set CS, WP and IO3 pins high
	  HAL_GPIO_WritePin(OUT_FLASH_CS_GPIO_Port, OUT_FLASH_CS_Pin, SET);
 8001496:	2201      	movs	r2, #1
 8001498:	2140      	movs	r1, #64	; 0x40
 800149a:	480e      	ldr	r0, [pc, #56]	; (80014d4 <MRT_Reinitialize_Peripherals+0xd8>)
 800149c:	f00b f990 	bl	800c7c0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_FLASH_WP_GPIO_Port, OUT_FLASH_WP_Pin, SET);
 80014a0:	2201      	movs	r2, #1
 80014a2:	2120      	movs	r1, #32
 80014a4:	480b      	ldr	r0, [pc, #44]	; (80014d4 <MRT_Reinitialize_Peripherals+0xd8>)
 80014a6:	f00b f98b 	bl	800c7c0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_FLASH_IO3_GPIO_Port, OUT_FLASH_IO3_Pin, SET);
 80014aa:	2201      	movs	r2, #1
 80014ac:	2110      	movs	r1, #16
 80014ae:	4809      	ldr	r0, [pc, #36]	; (80014d4 <MRT_Reinitialize_Peripherals+0xd8>)
 80014b0:	f00b f986 	bl	800c7c0 <HAL_GPIO_WritePin>

	  print((char*)"OK\r\n");
 80014b4:	4808      	ldr	r0, [pc, #32]	; (80014d8 <MRT_Reinitialize_Peripherals+0xdc>)
 80014b6:	f7ff fe27 	bl	8001108 <print>
}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	0801bc20 	.word	0x0801bc20
 80014c4:	40020800 	.word	0x40020800
 80014c8:	40021800 	.word	0x40021800
 80014cc:	40021400 	.word	0x40021400
 80014d0:	40021000 	.word	0x40021000
 80014d4:	40020c00 	.word	0x40020c00
 80014d8:	0801bc40 	.word	0x0801bc40

080014dc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014e2:	463b      	mov	r3, r7
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
 80014ea:	609a      	str	r2, [r3, #8]
 80014ec:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014ee:	4b21      	ldr	r3, [pc, #132]	; (8001574 <MX_ADC1_Init+0x98>)
 80014f0:	4a21      	ldr	r2, [pc, #132]	; (8001578 <MX_ADC1_Init+0x9c>)
 80014f2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80014f4:	4b1f      	ldr	r3, [pc, #124]	; (8001574 <MX_ADC1_Init+0x98>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014fa:	4b1e      	ldr	r3, [pc, #120]	; (8001574 <MX_ADC1_Init+0x98>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001500:	4b1c      	ldr	r3, [pc, #112]	; (8001574 <MX_ADC1_Init+0x98>)
 8001502:	2200      	movs	r2, #0
 8001504:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001506:	4b1b      	ldr	r3, [pc, #108]	; (8001574 <MX_ADC1_Init+0x98>)
 8001508:	2200      	movs	r2, #0
 800150a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800150c:	4b19      	ldr	r3, [pc, #100]	; (8001574 <MX_ADC1_Init+0x98>)
 800150e:	2200      	movs	r2, #0
 8001510:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001514:	4b17      	ldr	r3, [pc, #92]	; (8001574 <MX_ADC1_Init+0x98>)
 8001516:	2200      	movs	r2, #0
 8001518:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800151a:	4b16      	ldr	r3, [pc, #88]	; (8001574 <MX_ADC1_Init+0x98>)
 800151c:	4a17      	ldr	r2, [pc, #92]	; (800157c <MX_ADC1_Init+0xa0>)
 800151e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001520:	4b14      	ldr	r3, [pc, #80]	; (8001574 <MX_ADC1_Init+0x98>)
 8001522:	2200      	movs	r2, #0
 8001524:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001526:	4b13      	ldr	r3, [pc, #76]	; (8001574 <MX_ADC1_Init+0x98>)
 8001528:	2201      	movs	r2, #1
 800152a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800152c:	4b11      	ldr	r3, [pc, #68]	; (8001574 <MX_ADC1_Init+0x98>)
 800152e:	2200      	movs	r2, #0
 8001530:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001534:	4b0f      	ldr	r3, [pc, #60]	; (8001574 <MX_ADC1_Init+0x98>)
 8001536:	2201      	movs	r2, #1
 8001538:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800153a:	480e      	ldr	r0, [pc, #56]	; (8001574 <MX_ADC1_Init+0x98>)
 800153c:	f00a fa58 	bl	800b9f0 <HAL_ADC_Init>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001546:	f001 fa49 	bl	80029dc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800154a:	2306      	movs	r3, #6
 800154c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800154e:	2301      	movs	r3, #1
 8001550:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001552:	2300      	movs	r3, #0
 8001554:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001556:	463b      	mov	r3, r7
 8001558:	4619      	mov	r1, r3
 800155a:	4806      	ldr	r0, [pc, #24]	; (8001574 <MX_ADC1_Init+0x98>)
 800155c:	f00a fc2a 	bl	800bdb4 <HAL_ADC_ConfigChannel>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001566:	f001 fa39 	bl	80029dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800156a:	bf00      	nop
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	20005b88 	.word	0x20005b88
 8001578:	40012000 	.word	0x40012000
 800157c:	0f000001 	.word	0x0f000001

08001580 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b08a      	sub	sp, #40	; 0x28
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001588:	f107 0314 	add.w	r3, r7, #20
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a17      	ldr	r2, [pc, #92]	; (80015fc <HAL_ADC_MspInit+0x7c>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d127      	bne.n	80015f2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015a2:	2300      	movs	r3, #0
 80015a4:	613b      	str	r3, [r7, #16]
 80015a6:	4b16      	ldr	r3, [pc, #88]	; (8001600 <HAL_ADC_MspInit+0x80>)
 80015a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015aa:	4a15      	ldr	r2, [pc, #84]	; (8001600 <HAL_ADC_MspInit+0x80>)
 80015ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015b0:	6453      	str	r3, [r2, #68]	; 0x44
 80015b2:	4b13      	ldr	r3, [pc, #76]	; (8001600 <HAL_ADC_MspInit+0x80>)
 80015b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015ba:	613b      	str	r3, [r7, #16]
 80015bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	60fb      	str	r3, [r7, #12]
 80015c2:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <HAL_ADC_MspInit+0x80>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c6:	4a0e      	ldr	r2, [pc, #56]	; (8001600 <HAL_ADC_MspInit+0x80>)
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	6313      	str	r3, [r2, #48]	; 0x30
 80015ce:	4b0c      	ldr	r3, [pc, #48]	; (8001600 <HAL_ADC_MspInit+0x80>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC1_IN6_PropulsionPressureTransducer_Pin;
 80015da:	2340      	movs	r3, #64	; 0x40
 80015dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015de:	2303      	movs	r3, #3
 80015e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e2:	2300      	movs	r3, #0
 80015e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN6_PropulsionPressureTransducer_GPIO_Port, &GPIO_InitStruct);
 80015e6:	f107 0314 	add.w	r3, r7, #20
 80015ea:	4619      	mov	r1, r3
 80015ec:	4805      	ldr	r0, [pc, #20]	; (8001604 <HAL_ADC_MspInit+0x84>)
 80015ee:	f00a ff23 	bl	800c438 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80015f2:	bf00      	nop
 80015f4:	3728      	adds	r7, #40	; 0x28
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40012000 	.word	0x40012000
 8001600:	40023800 	.word	0x40023800
 8001604:	40020000 	.word	0x40020000

08001608 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800160c:	f3bf 8f4f 	dsb	sy
}
 8001610:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001612:	4b06      	ldr	r3, [pc, #24]	; (800162c <__NVIC_SystemReset+0x24>)
 8001614:	68db      	ldr	r3, [r3, #12]
 8001616:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800161a:	4904      	ldr	r1, [pc, #16]	; (800162c <__NVIC_SystemReset+0x24>)
 800161c:	4b04      	ldr	r3, [pc, #16]	; (8001630 <__NVIC_SystemReset+0x28>)
 800161e:	4313      	orrs	r3, r2
 8001620:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001622:	f3bf 8f4f 	dsb	sy
}
 8001626:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001628:	bf00      	nop
 800162a:	e7fd      	b.n	8001628 <__NVIC_SystemReset+0x20>
 800162c:	e000ed00 	.word	0xe000ed00
 8001630:	05fa0004 	.word	0x05fa0004

08001634 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

	println("\r\nFREERTOS Init");
 8001638:	4821      	ldr	r0, [pc, #132]	; (80016c0 <MX_FREERTOS_Init+0x8c>)
 800163a:	f7ff fd47 	bl	80010cc <println>
	print("\tInitializing the kernel...");
 800163e:	4821      	ldr	r0, [pc, #132]	; (80016c4 <MX_FREERTOS_Init+0x90>)
 8001640:	f7ff fd62 	bl	8001108 <print>
	osKernelInitialize();
 8001644:	f010 f972 	bl	801192c <osKernelInitialize>
	println("OK");
 8001648:	481f      	ldr	r0, [pc, #124]	; (80016c8 <MX_FREERTOS_Init+0x94>)
 800164a:	f7ff fd3f 	bl	80010cc <println>

	print("\tCreating the threads...");
 800164e:	481f      	ldr	r0, [pc, #124]	; (80016cc <MX_FREERTOS_Init+0x98>)
 8001650:	f7ff fd5a 	bl	8001108 <print>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Memory0 */
  Memory0Handle = osThreadNew(StartMemory0, NULL, &Memory0_attributes);
 8001654:	4a1e      	ldr	r2, [pc, #120]	; (80016d0 <MX_FREERTOS_Init+0x9c>)
 8001656:	2100      	movs	r1, #0
 8001658:	481e      	ldr	r0, [pc, #120]	; (80016d4 <MX_FREERTOS_Init+0xa0>)
 800165a:	f010 f9b1 	bl	80119c0 <osThreadNew>
 800165e:	4603      	mov	r3, r0
 8001660:	4a1d      	ldr	r2, [pc, #116]	; (80016d8 <MX_FREERTOS_Init+0xa4>)
 8001662:	6013      	str	r3, [r2, #0]

  /* creation of Ejection1 */
  Ejection1Handle = osThreadNew(StartEjection1, NULL, &Ejection1_attributes);
 8001664:	4a1d      	ldr	r2, [pc, #116]	; (80016dc <MX_FREERTOS_Init+0xa8>)
 8001666:	2100      	movs	r1, #0
 8001668:	481d      	ldr	r0, [pc, #116]	; (80016e0 <MX_FREERTOS_Init+0xac>)
 800166a:	f010 f9a9 	bl	80119c0 <osThreadNew>
 800166e:	4603      	mov	r3, r0
 8001670:	4a1c      	ldr	r2, [pc, #112]	; (80016e4 <MX_FREERTOS_Init+0xb0>)
 8001672:	6013      	str	r3, [r2, #0]

  /* creation of Telemetry2 */
  Telemetry2Handle = osThreadNew(StartTelemetry2, NULL, &Telemetry2_attributes);
 8001674:	4a1c      	ldr	r2, [pc, #112]	; (80016e8 <MX_FREERTOS_Init+0xb4>)
 8001676:	2100      	movs	r1, #0
 8001678:	481c      	ldr	r0, [pc, #112]	; (80016ec <MX_FREERTOS_Init+0xb8>)
 800167a:	f010 f9a1 	bl	80119c0 <osThreadNew>
 800167e:	4603      	mov	r3, r0
 8001680:	4a1b      	ldr	r2, [pc, #108]	; (80016f0 <MX_FREERTOS_Init+0xbc>)
 8001682:	6013      	str	r3, [r2, #0]

  /* creation of Sensors3 */
  Sensors3Handle = osThreadNew(StartSensors3, NULL, &Sensors3_attributes);
 8001684:	4a1b      	ldr	r2, [pc, #108]	; (80016f4 <MX_FREERTOS_Init+0xc0>)
 8001686:	2100      	movs	r1, #0
 8001688:	481b      	ldr	r0, [pc, #108]	; (80016f8 <MX_FREERTOS_Init+0xc4>)
 800168a:	f010 f999 	bl	80119c0 <osThreadNew>
 800168e:	4603      	mov	r3, r0
 8001690:	4a1a      	ldr	r2, [pc, #104]	; (80016fc <MX_FREERTOS_Init+0xc8>)
 8001692:	6013      	str	r3, [r2, #0]

  /* creation of WatchDog */
  WatchDogHandle = osThreadNew(StartWatchDog, NULL, &WatchDog_attributes);
 8001694:	4a1a      	ldr	r2, [pc, #104]	; (8001700 <MX_FREERTOS_Init+0xcc>)
 8001696:	2100      	movs	r1, #0
 8001698:	481a      	ldr	r0, [pc, #104]	; (8001704 <MX_FREERTOS_Init+0xd0>)
 800169a:	f010 f991 	bl	80119c0 <osThreadNew>
 800169e:	4603      	mov	r3, r0
 80016a0:	4a19      	ldr	r2, [pc, #100]	; (8001708 <MX_FREERTOS_Init+0xd4>)
 80016a2:	6013      	str	r3, [r2, #0]

  /* creation of Propulsion4 */
  Propulsion4Handle = osThreadNew(StartPropulsion4, NULL, &Propulsion4_attributes);
 80016a4:	4a19      	ldr	r2, [pc, #100]	; (800170c <MX_FREERTOS_Init+0xd8>)
 80016a6:	2100      	movs	r1, #0
 80016a8:	4819      	ldr	r0, [pc, #100]	; (8001710 <MX_FREERTOS_Init+0xdc>)
 80016aa:	f010 f989 	bl	80119c0 <osThreadNew>
 80016ae:	4603      	mov	r3, r0
 80016b0:	4a18      	ldr	r2, [pc, #96]	; (8001714 <MX_FREERTOS_Init+0xe0>)
 80016b2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  println("OK");
 80016b4:	4804      	ldr	r0, [pc, #16]	; (80016c8 <MX_FREERTOS_Init+0x94>)
 80016b6:	f7ff fd09 	bl	80010cc <println>

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	0801bc8c 	.word	0x0801bc8c
 80016c4:	0801bc9c 	.word	0x0801bc9c
 80016c8:	0801bcb8 	.word	0x0801bcb8
 80016cc:	0801bcbc 	.word	0x0801bcbc
 80016d0:	0801d964 	.word	0x0801d964
 80016d4:	08001719 	.word	0x08001719
 80016d8:	20005bd4 	.word	0x20005bd4
 80016dc:	0801d988 	.word	0x0801d988
 80016e0:	080017a1 	.word	0x080017a1
 80016e4:	20005bec 	.word	0x20005bec
 80016e8:	0801d9ac 	.word	0x0801d9ac
 80016ec:	08001c65 	.word	0x08001c65
 80016f0:	20005bf0 	.word	0x20005bf0
 80016f4:	0801d9d0 	.word	0x0801d9d0
 80016f8:	08001d75 	.word	0x08001d75
 80016fc:	20005bf4 	.word	0x20005bf4
 8001700:	0801d9f4 	.word	0x0801d9f4
 8001704:	08001ded 	.word	0x08001ded
 8001708:	20005bd0 	.word	0x20005bd0
 800170c:	0801da18 	.word	0x0801da18
 8001710:	08001fc9 	.word	0x08001fc9
 8001714:	20005bf8 	.word	0x20005bf8

08001718 <StartMemory0>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartMemory0 */
void StartMemory0(void *argument)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMemory0 */

	//TODO UNTESTED

	//Add thread id to the list
	threadsID[0]=osThreadGetId();
 8001720:	f010 f9e0 	bl	8011ae4 <osThreadGetId>
 8001724:	4603      	mov	r3, r0
 8001726:	4a16      	ldr	r2, [pc, #88]	; (8001780 <StartMemory0+0x68>)
 8001728:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  for(;;)
  {

	 //Get RTC time
	 HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800172a:	2200      	movs	r2, #0
 800172c:	4915      	ldr	r1, [pc, #84]	; (8001784 <StartMemory0+0x6c>)
 800172e:	4816      	ldr	r0, [pc, #88]	; (8001788 <StartMemory0+0x70>)
 8001730:	f00d f926 	bl	800e980 <HAL_RTC_GetTime>
	 HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001734:	2200      	movs	r2, #0
 8001736:	4915      	ldr	r1, [pc, #84]	; (800178c <StartMemory0+0x74>)
 8001738:	4813      	ldr	r0, [pc, #76]	; (8001788 <StartMemory0+0x70>)
 800173a:	f00d fa26 	bl	800eb8a <HAL_RTC_GetDate>

	 //Update global variables
	 prev_hour = sTime.Hours;
 800173e:	4b11      	ldr	r3, [pc, #68]	; (8001784 <StartMemory0+0x6c>)
 8001740:	781a      	ldrb	r2, [r3, #0]
 8001742:	4b13      	ldr	r3, [pc, #76]	; (8001790 <StartMemory0+0x78>)
 8001744:	701a      	strb	r2, [r3, #0]
	 prev_min = sTime.Minutes;
 8001746:	4b0f      	ldr	r3, [pc, #60]	; (8001784 <StartMemory0+0x6c>)
 8001748:	785a      	ldrb	r2, [r3, #1]
 800174a:	4b12      	ldr	r3, [pc, #72]	; (8001794 <StartMemory0+0x7c>)
 800174c:	701a      	strb	r2, [r3, #0]
	 prev_sec = sTime.Seconds;
 800174e:	4b0d      	ldr	r3, [pc, #52]	; (8001784 <StartMemory0+0x6c>)
 8001750:	789a      	ldrb	r2, [r3, #2]
 8001752:	4b11      	ldr	r3, [pc, #68]	; (8001798 <StartMemory0+0x80>)
 8001754:	701a      	strb	r2, [r3, #0]
	 if (__HAL_RTC_SHIFT_GET_FLAG(&hrtc, RTC_FLAG_SHPF)) prev_sec++; //Adjust following the user manual
 8001756:	4b0c      	ldr	r3, [pc, #48]	; (8001788 <StartMemory0+0x70>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	f003 0308 	and.w	r3, r3, #8
 8001760:	2b00      	cmp	r3, #0
 8001762:	d005      	beq.n	8001770 <StartMemory0+0x58>
 8001764:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <StartMemory0+0x80>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	3301      	adds	r3, #1
 800176a:	b2da      	uxtb	r2, r3
 800176c:	4b0a      	ldr	r3, [pc, #40]	; (8001798 <StartMemory0+0x80>)
 800176e:	701a      	strb	r2, [r3, #0]
	 prev_subsec = sTime.SubSeconds;
 8001770:	4b04      	ldr	r3, [pc, #16]	; (8001784 <StartMemory0+0x6c>)
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	4a09      	ldr	r2, [pc, #36]	; (800179c <StartMemory0+0x84>)
 8001776:	6013      	str	r3, [r2, #0]
		sd_write(&fil, msg_buffer_pr);
	}
	f_close(&fil);
	#endif

	osDelay(1000/DATA_FREQ);
 8001778:	2064      	movs	r0, #100	; 0x64
 800177a:	f010 fa4f 	bl	8011c1c <osDelay>
	 HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800177e:	e7d4      	b.n	800172a <StartMemory0+0x12>
 8001780:	20005bd8 	.word	0x20005bd8
 8001784:	20000350 	.word	0x20000350
 8001788:	20005ca4 	.word	0x20005ca4
 800178c:	20000364 	.word	0x20000364
 8001790:	200003f5 	.word	0x200003f5
 8001794:	200003f6 	.word	0x200003f6
 8001798:	200003f7 	.word	0x200003f7
 800179c:	200003f8 	.word	0x200003f8

080017a0 <StartEjection1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEjection1 */
void StartEjection1(void *argument)
{
 80017a0:	b5b0      	push	{r4, r5, r7, lr}
 80017a2:	b096      	sub	sp, #88	; 0x58
 80017a4:	af04      	add	r7, sp, #16
 80017a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEjection1 */

	//Add thread id to the list
	threadsID[1]=osThreadGetId();
 80017a8:	f010 f99c 	bl	8011ae4 <osThreadGetId>
 80017ac:	4603      	mov	r3, r0
 80017ae:	4ac9      	ldr	r2, [pc, #804]	; (8001ad4 <StartEjection1+0x334>)
 80017b0:	6053      	str	r3, [r2, #4]
	#if !EJECTION_THREAD
	osThreadExit();
	#endif

	//Double check the state TODO bad? (say wakeup flag is raised but ground isn't reached yet
	if (ejection_stage_flag >= LANDED)  osThreadExit(); //Ground reached
 80017b2:	4bc9      	ldr	r3, [pc, #804]	; (8001ad8 <StartEjection1+0x338>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	2b03      	cmp	r3, #3
 80017b8:	d901      	bls.n	80017be <StartEjection1+0x1e>
 80017ba:	f010 f9fc 	bl	8011bb6 <osThreadExit>
	if (wu_flag > 0) osThreadExit(); //WHEN WAKING UP
 80017be:	4bc7      	ldr	r3, [pc, #796]	; (8001adc <StartEjection1+0x33c>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <StartEjection1+0x2a>
 80017c6:	f010 f9f6 	bl	8011bb6 <osThreadExit>

	osDelay(5000); //Let the LPS "warm up" to have a valid pressure_hPa
 80017ca:	f241 3088 	movw	r0, #5000	; 0x1388
 80017ce:	f010 fa25 	bl	8011c1c <osDelay>

	//TODO put in setup.h?
	uint8_t counter = 0;
 80017d2:	2300      	movs	r3, #0
 80017d4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint8_t COUNTER_THRESHOLD = 500;
 80017d8:	23f4      	movs	r3, #244	; 0xf4
 80017da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t ALT_ERROR_MARGIN = 10; //In meters
 80017de:	230a      	movs	r3, #10
 80017e0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	uint8_t prev_alt = 0;
 80017e4:	2300      	movs	r3, #0
 80017e6:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

  /* Infinite loop */
  for(;;)
  {
	  altitude_m = MRT_getAltitude(hlps22hh.pressure_hPa);
 80017ea:	4bbd      	ldr	r3, [pc, #756]	; (8001ae0 <StartEjection1+0x340>)
 80017ec:	edd3 7a00 	vldr	s15, [r3]
 80017f0:	eeb0 0a67 	vmov.f32	s0, s15
 80017f4:	f002 f85c 	bl	80038b0 <MRT_getAltitude>
 80017f8:	eef0 7a40 	vmov.f32	s15, s0
 80017fc:	4bb9      	ldr	r3, [pc, #740]	; (8001ae4 <StartEjection1+0x344>)
 80017fe:	edc3 7a00 	vstr	s15, [r3]

	  //TODO UPDATE TRUE APOGEE (TESTING?)
	  if (altitude_m > rtc_bckp_reg_alt_true_apogee){
 8001802:	4bb9      	ldr	r3, [pc, #740]	; (8001ae8 <StartEjection1+0x348>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	ee07 3a90 	vmov	s15, r3
 800180a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800180e:	4bb5      	ldr	r3, [pc, #724]	; (8001ae4 <StartEjection1+0x344>)
 8001810:	edd3 7a00 	vldr	s15, [r3]
 8001814:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800181c:	d514      	bpl.n	8001848 <StartEjection1+0xa8>
		  rtc_bckp_reg_alt_true_apogee = altitude_m;
 800181e:	4bb1      	ldr	r3, [pc, #708]	; (8001ae4 <StartEjection1+0x344>)
 8001820:	edd3 7a00 	vldr	s15, [r3]
 8001824:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001828:	ee17 2a90 	vmov	r2, s15
 800182c:	4bae      	ldr	r3, [pc, #696]	; (8001ae8 <StartEjection1+0x348>)
 800182e:	601a      	str	r2, [r3, #0]
		  rtc_bckp_reg_true_apogee_time = 100*prev_min + prev_sec;
 8001830:	4bae      	ldr	r3, [pc, #696]	; (8001aec <StartEjection1+0x34c>)
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	461a      	mov	r2, r3
 8001836:	2364      	movs	r3, #100	; 0x64
 8001838:	fb03 f302 	mul.w	r3, r3, r2
 800183c:	4aac      	ldr	r2, [pc, #688]	; (8001af0 <StartEjection1+0x350>)
 800183e:	7812      	ldrb	r2, [r2, #0]
 8001840:	4413      	add	r3, r2
 8001842:	461a      	mov	r2, r3
 8001844:	4bab      	ldr	r3, [pc, #684]	; (8001af4 <StartEjection1+0x354>)
 8001846:	601a      	str	r2, [r3, #0]
	  }

	  //TODO check for apogee (starting to go down or stagnating, add to counter)
	  if(altitude_m < prev_alt || MAX(altitude_m - prev_alt, prev_alt - altitude_m) < ALT_ERROR_MARGIN){
 8001848:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800184c:	ee07 3a90 	vmov	s15, r3
 8001850:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001854:	4ba3      	ldr	r3, [pc, #652]	; (8001ae4 <StartEjection1+0x344>)
 8001856:	edd3 7a00 	vldr	s15, [r3]
 800185a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800185e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001862:	dc3c      	bgt.n	80018de <StartEjection1+0x13e>
 8001864:	4b9f      	ldr	r3, [pc, #636]	; (8001ae4 <StartEjection1+0x344>)
 8001866:	ed93 7a00 	vldr	s14, [r3]
 800186a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800186e:	ee07 3a90 	vmov	s15, r3
 8001872:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001876:	ee37 7a67 	vsub.f32	s14, s14, s15
 800187a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800187e:	ee07 3a90 	vmov	s15, r3
 8001882:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001886:	4b97      	ldr	r3, [pc, #604]	; (8001ae4 <StartEjection1+0x344>)
 8001888:	edd3 7a00 	vldr	s15, [r3]
 800188c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001890:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001898:	dd0b      	ble.n	80018b2 <StartEjection1+0x112>
 800189a:	4b92      	ldr	r3, [pc, #584]	; (8001ae4 <StartEjection1+0x344>)
 800189c:	ed93 7a00 	vldr	s14, [r3]
 80018a0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80018a4:	ee07 3a90 	vmov	s15, r3
 80018a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018b0:	e00a      	b.n	80018c8 <StartEjection1+0x128>
 80018b2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80018b6:	ee07 3a90 	vmov	s15, r3
 80018ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018be:	4b89      	ldr	r3, [pc, #548]	; (8001ae4 <StartEjection1+0x344>)
 80018c0:	edd3 7a00 	vldr	s15, [r3]
 80018c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018c8:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80018cc:	ee07 3a10 	vmov	s14, r3
 80018d0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80018d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018dc:	d54f      	bpl.n	800197e <StartEjection1+0x1de>
		  counter++;
 80018de:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80018e2:	3301      	adds	r3, #1
 80018e4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		  char buff[50];
		  sprintf(buff, "Alt: %i,  MAX:%i, counter: %i", altitude_m, MAX(altitude_m - prev_alt, prev_alt - altitude_m), counter);
 80018e8:	4b7e      	ldr	r3, [pc, #504]	; (8001ae4 <StartEjection1+0x344>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7fe fe4b 	bl	8000588 <__aeabi_f2d>
 80018f2:	4604      	mov	r4, r0
 80018f4:	460d      	mov	r5, r1
 80018f6:	4b7b      	ldr	r3, [pc, #492]	; (8001ae4 <StartEjection1+0x344>)
 80018f8:	ed93 7a00 	vldr	s14, [r3]
 80018fc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001900:	ee07 3a90 	vmov	s15, r3
 8001904:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001908:	ee37 7a67 	vsub.f32	s14, s14, s15
 800190c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001910:	ee07 3a90 	vmov	s15, r3
 8001914:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001918:	4b72      	ldr	r3, [pc, #456]	; (8001ae4 <StartEjection1+0x344>)
 800191a:	edd3 7a00 	vldr	s15, [r3]
 800191e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001922:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800192a:	dd0b      	ble.n	8001944 <StartEjection1+0x1a4>
 800192c:	4b6d      	ldr	r3, [pc, #436]	; (8001ae4 <StartEjection1+0x344>)
 800192e:	ed93 7a00 	vldr	s14, [r3]
 8001932:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001936:	ee07 3a90 	vmov	s15, r3
 800193a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800193e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001942:	e00a      	b.n	800195a <StartEjection1+0x1ba>
 8001944:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001948:	ee07 3a90 	vmov	s15, r3
 800194c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001950:	4b64      	ldr	r3, [pc, #400]	; (8001ae4 <StartEjection1+0x344>)
 8001952:	edd3 7a00 	vldr	s15, [r3]
 8001956:	ee77 7a67 	vsub.f32	s15, s14, s15
 800195a:	ee17 0a90 	vmov	r0, s15
 800195e:	f7fe fe13 	bl	8000588 <__aeabi_f2d>
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	f897 1047 	ldrb.w	r1, [r7, #71]	; 0x47
 800196a:	f107 000c 	add.w	r0, r7, #12
 800196e:	9102      	str	r1, [sp, #8]
 8001970:	e9cd 2300 	strd	r2, r3, [sp]
 8001974:	4622      	mov	r2, r4
 8001976:	462b      	mov	r3, r5
 8001978:	495f      	ldr	r1, [pc, #380]	; (8001af8 <StartEjection1+0x358>)
 800197a:	f015 fcd1 	bl	8017320 <siprintf>
	  }

	  if (counter == COUNTER_THRESHOLD || ejection_stage_flag >= DROGUE_DESCENT){
 800197e:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8001982:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001986:	429a      	cmp	r2, r3
 8001988:	d004      	beq.n	8001994 <StartEjection1+0x1f4>
 800198a:	4b53      	ldr	r3, [pc, #332]	; (8001ad8 <StartEjection1+0x338>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	2b01      	cmp	r3, #1
 8001990:	f240 8145 	bls.w	8001c1e <StartEjection1+0x47e>

		  if (ejection_stage_flag < DROGUE_DESCENT){
 8001994:	4b50      	ldr	r3, [pc, #320]	; (8001ad8 <StartEjection1+0x338>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b01      	cmp	r3, #1
 800199a:	d827      	bhi.n	80019ec <StartEjection1+0x24c>

			  //TODO update value to be saved in rtc bckp registers
			  rtc_bckp_reg_alt_apogee = altitude_m;
 800199c:	4b51      	ldr	r3, [pc, #324]	; (8001ae4 <StartEjection1+0x344>)
 800199e:	edd3 7a00 	vldr	s15, [r3]
 80019a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019a6:	ee17 2a90 	vmov	r2, s15
 80019aa:	4b54      	ldr	r3, [pc, #336]	; (8001afc <StartEjection1+0x35c>)
 80019ac:	601a      	str	r2, [r3, #0]
			  rtc_bckp_reg_apogee_time = 100*prev_min + prev_sec;
 80019ae:	4b4f      	ldr	r3, [pc, #316]	; (8001aec <StartEjection1+0x34c>)
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	461a      	mov	r2, r3
 80019b4:	2364      	movs	r3, #100	; 0x64
 80019b6:	fb03 f302 	mul.w	r3, r3, r2
 80019ba:	4a4d      	ldr	r2, [pc, #308]	; (8001af0 <StartEjection1+0x350>)
 80019bc:	7812      	ldrb	r2, [r2, #0]
 80019be:	4413      	add	r3, r2
 80019c0:	461a      	mov	r2, r3
 80019c2:	4b4f      	ldr	r3, [pc, #316]	; (8001b00 <StartEjection1+0x360>)
 80019c4:	601a      	str	r2, [r3, #0]

			  //Update state (save the state in WatchDog thread)
			  ejection_stage_flag = DROGUE_DESCENT;
 80019c6:	4b44      	ldr	r3, [pc, #272]	; (8001ad8 <StartEjection1+0x338>)
 80019c8:	2202      	movs	r2, #2
 80019ca:	701a      	strb	r2, [r3, #0]
			  apogee_flag = 1; //Apogee reached //TODO is it where we change it???
 80019cc:	4b4d      	ldr	r3, [pc, #308]	; (8001b04 <StartEjection1+0x364>)
 80019ce:	2201      	movs	r2, #1
 80019d0:	701a      	strb	r2, [r3, #0]
			  wd_ejection_flag = 1; //Raise the flag
 80019d2:	4b4d      	ldr	r3, [pc, #308]	; (8001b08 <StartEjection1+0x368>)
 80019d4:	2201      	movs	r2, #1
 80019d6:	701a      	strb	r2, [r3, #0]

			  println("Eject Drogue");
 80019d8:	484c      	ldr	r0, [pc, #304]	; (8001b0c <StartEjection1+0x36c>)
 80019da:	f7ff fb77 	bl	80010cc <println>
		  }

		  //Put outside of "if" such that we only need to remember the ejection stage instead if it + arming state
		  //TODO should I put a while loop, a foor loop or just "one time functions"?
		  while(!HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 80019de:	e005      	b.n	80019ec <StartEjection1+0x24c>
			  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET); //PG14 ARMING RCOV
 80019e0:	2201      	movs	r2, #1
 80019e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019e6:	484a      	ldr	r0, [pc, #296]	; (8001b10 <StartEjection1+0x370>)
 80019e8:	f00a feea 	bl	800c7c0 <HAL_GPIO_WritePin>
		  while(!HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 80019ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019f0:	4847      	ldr	r0, [pc, #284]	; (8001b10 <StartEjection1+0x370>)
 80019f2:	f00a fecd 	bl	800c790 <HAL_GPIO_ReadPin>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d0f1      	beq.n	80019e0 <StartEjection1+0x240>
		  }
		  while(!HAL_GPIO_ReadPin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin)){
 80019fc:	e005      	b.n	8001a0a <StartEjection1+0x26a>
			  HAL_GPIO_WritePin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin, SET); //PG12 DROGUE GATE
 80019fe:	2201      	movs	r2, #1
 8001a00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a04:	4842      	ldr	r0, [pc, #264]	; (8001b10 <StartEjection1+0x370>)
 8001a06:	f00a fedb 	bl	800c7c0 <HAL_GPIO_WritePin>
		  while(!HAL_GPIO_ReadPin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin)){
 8001a0a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a0e:	4840      	ldr	r0, [pc, #256]	; (8001b10 <StartEjection1+0x370>)
 8001a10:	f00a febe 	bl	800c790 <HAL_GPIO_ReadPin>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d0f1      	beq.n	80019fe <StartEjection1+0x25e>
		  }
		  while(HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 8001a1a:	e005      	b.n	8001a28 <StartEjection1+0x288>
			  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, RESET); //PG14 ARMING RCOV
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a22:	483b      	ldr	r0, [pc, #236]	; (8001b10 <StartEjection1+0x370>)
 8001a24:	f00a fecc 	bl	800c7c0 <HAL_GPIO_WritePin>
		  while(HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 8001a28:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a2c:	4838      	ldr	r0, [pc, #224]	; (8001b10 <StartEjection1+0x370>)
 8001a2e:	f00a feaf 	bl	800c790 <HAL_GPIO_ReadPin>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d1f1      	bne.n	8001a1c <StartEjection1+0x27c>
		  }

		  for(;;){

			  altitude_m = MRT_getAltitude(hlps22hh.pressure_hPa);
 8001a38:	4b29      	ldr	r3, [pc, #164]	; (8001ae0 <StartEjection1+0x340>)
 8001a3a:	edd3 7a00 	vldr	s15, [r3]
 8001a3e:	eeb0 0a67 	vmov.f32	s0, s15
 8001a42:	f001 ff35 	bl	80038b0 <MRT_getAltitude>
 8001a46:	eef0 7a40 	vmov.f32	s15, s0
 8001a4a:	4b26      	ldr	r3, [pc, #152]	; (8001ae4 <StartEjection1+0x344>)
 8001a4c:	edc3 7a00 	vstr	s15, [r3]

			  //We reached main deployment altitude
			  if (altitude_m < DEPLOY_ALT || ejection_stage_flag >= MAIN_DESCENT){
 8001a50:	4b24      	ldr	r3, [pc, #144]	; (8001ae4 <StartEjection1+0x344>)
 8001a52:	edd3 7a00 	vldr	s15, [r3]
 8001a56:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001b14 <StartEjection1+0x374>
 8001a5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a62:	d404      	bmi.n	8001a6e <StartEjection1+0x2ce>
 8001a64:	4b1c      	ldr	r3, [pc, #112]	; (8001ad8 <StartEjection1+0x338>)
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2b02      	cmp	r3, #2
 8001a6a:	f240 80d4 	bls.w	8001c16 <StartEjection1+0x476>

				  if (ejection_stage_flag < MAIN_DESCENT){
 8001a6e:	4b1a      	ldr	r3, [pc, #104]	; (8001ad8 <StartEjection1+0x338>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d824      	bhi.n	8001ac0 <StartEjection1+0x320>

					  //TODO update value to be saved in rtc bckp registers
					  rtc_bckp_reg_alt_main = altitude_m;
 8001a76:	4b1b      	ldr	r3, [pc, #108]	; (8001ae4 <StartEjection1+0x344>)
 8001a78:	edd3 7a00 	vldr	s15, [r3]
 8001a7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a80:	ee17 2a90 	vmov	r2, s15
 8001a84:	4b24      	ldr	r3, [pc, #144]	; (8001b18 <StartEjection1+0x378>)
 8001a86:	601a      	str	r2, [r3, #0]
					  rtc_bckp_reg_main_time = 100*prev_min + prev_sec;
 8001a88:	4b18      	ldr	r3, [pc, #96]	; (8001aec <StartEjection1+0x34c>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	2364      	movs	r3, #100	; 0x64
 8001a90:	fb03 f302 	mul.w	r3, r3, r2
 8001a94:	4a16      	ldr	r2, [pc, #88]	; (8001af0 <StartEjection1+0x350>)
 8001a96:	7812      	ldrb	r2, [r2, #0]
 8001a98:	4413      	add	r3, r2
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	4b1f      	ldr	r3, [pc, #124]	; (8001b1c <StartEjection1+0x37c>)
 8001a9e:	601a      	str	r2, [r3, #0]

					  //Update state (save the state in WatchDog thread)
					  ejection_stage_flag = MAIN_DESCENT;
 8001aa0:	4b0d      	ldr	r3, [pc, #52]	; (8001ad8 <StartEjection1+0x338>)
 8001aa2:	2203      	movs	r2, #3
 8001aa4:	701a      	strb	r2, [r3, #0]
					  wd_ejection_flag = 1; //Raise the flag
 8001aa6:	4b18      	ldr	r3, [pc, #96]	; (8001b08 <StartEjection1+0x368>)
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	701a      	strb	r2, [r3, #0]

					  println("Eject Main");
 8001aac:	481c      	ldr	r0, [pc, #112]	; (8001b20 <StartEjection1+0x380>)
 8001aae:	f7ff fb0d 	bl	80010cc <println>
				  }

				  //Put outside of "if" such that we only need to remember the ejection stage instead if it + arming state
				  //TODO should I put a while loop, a foor loop or just "one time functions"?
				  while(!HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 8001ab2:	e005      	b.n	8001ac0 <StartEjection1+0x320>
					  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET); //PG14 ARMING RCOV
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001aba:	4815      	ldr	r0, [pc, #84]	; (8001b10 <StartEjection1+0x370>)
 8001abc:	f00a fe80 	bl	800c7c0 <HAL_GPIO_WritePin>
				  while(!HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 8001ac0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ac4:	4812      	ldr	r0, [pc, #72]	; (8001b10 <StartEjection1+0x370>)
 8001ac6:	f00a fe63 	bl	800c790 <HAL_GPIO_ReadPin>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d0f1      	beq.n	8001ab4 <StartEjection1+0x314>
				  }
				  while(!HAL_GPIO_ReadPin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin)){
 8001ad0:	e02e      	b.n	8001b30 <StartEjection1+0x390>
 8001ad2:	bf00      	nop
 8001ad4:	20005bd8 	.word	0x20005bd8
 8001ad8:	200003f4 	.word	0x200003f4
 8001adc:	200003f1 	.word	0x200003f1
 8001ae0:	20000438 	.word	0x20000438
 8001ae4:	20000348 	.word	0x20000348
 8001ae8:	200003bc 	.word	0x200003bc
 8001aec:	200003f6 	.word	0x200003f6
 8001af0:	200003f7 	.word	0x200003f7
 8001af4:	200003c0 	.word	0x200003c0
 8001af8:	0801bcd8 	.word	0x0801bcd8
 8001afc:	200003c4 	.word	0x200003c4
 8001b00:	200003c8 	.word	0x200003c8
 8001b04:	200003f3 	.word	0x200003f3
 8001b08:	2000034c 	.word	0x2000034c
 8001b0c:	0801bcf8 	.word	0x0801bcf8
 8001b10:	40021800 	.word	0x40021800
 8001b14:	44fa0000 	.word	0x44fa0000
 8001b18:	200003cc 	.word	0x200003cc
 8001b1c:	200003d0 	.word	0x200003d0
 8001b20:	0801bd08 	.word	0x0801bd08
					  HAL_GPIO_WritePin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin, SET); //PG11 MAIN GATE
 8001b24:	2201      	movs	r2, #1
 8001b26:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b2a:	4844      	ldr	r0, [pc, #272]	; (8001c3c <StartEjection1+0x49c>)
 8001b2c:	f00a fe48 	bl	800c7c0 <HAL_GPIO_WritePin>
				  while(!HAL_GPIO_ReadPin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin)){
 8001b30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b34:	4841      	ldr	r0, [pc, #260]	; (8001c3c <StartEjection1+0x49c>)
 8001b36:	f00a fe2b 	bl	800c790 <HAL_GPIO_ReadPin>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d0f1      	beq.n	8001b24 <StartEjection1+0x384>
				  }
				  while(HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 8001b40:	e005      	b.n	8001b4e <StartEjection1+0x3ae>
					  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, RESET); //PG14 ARMING RCOV
 8001b42:	2200      	movs	r2, #0
 8001b44:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b48:	483c      	ldr	r0, [pc, #240]	; (8001c3c <StartEjection1+0x49c>)
 8001b4a:	f00a fe39 	bl	800c7c0 <HAL_GPIO_WritePin>
				  while(HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 8001b4e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b52:	483a      	ldr	r0, [pc, #232]	; (8001c3c <StartEjection1+0x49c>)
 8001b54:	f00a fe1c 	bl	800c790 <HAL_GPIO_ReadPin>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d1f1      	bne.n	8001b42 <StartEjection1+0x3a2>
				  }

				  uint8_t prev_altitude = 0;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
				  uint8_t cur_altitude = 0;
 8001b64:	2300      	movs	r3, #0
 8001b66:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
				  uint8_t counter = 0;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
				  while(counter < 5){
 8001b70:	e02d      	b.n	8001bce <StartEjection1+0x42e>
					  cur_altitude = MRT_getAltitude(hlps22hh.pressure_hPa);
 8001b72:	4b33      	ldr	r3, [pc, #204]	; (8001c40 <StartEjection1+0x4a0>)
 8001b74:	edd3 7a00 	vldr	s15, [r3]
 8001b78:	eeb0 0a67 	vmov.f32	s0, s15
 8001b7c:	f001 fe98 	bl	80038b0 <MRT_getAltitude>
 8001b80:	eef0 7a40 	vmov.f32	s15, s0
 8001b84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b88:	edc7 7a00 	vstr	s15, [r7]
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
					  if (cur_altitude - prev_altitude < 1 && cur_altitude - prev_altitude > -1){ //TODO might need a bigger range to account for errors (gotta know what we expect to be our slowest descent speed)
 8001b92:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 8001b96:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	dc0c      	bgt.n	8001bba <StartEjection1+0x41a>
 8001ba0:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 8001ba4:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	db05      	blt.n	8001bba <StartEjection1+0x41a>
						  counter++;
 8001bae:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 8001bb8:	e002      	b.n	8001bc0 <StartEjection1+0x420>
					  }
					  else{
						  counter = 0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
					  }
					  prev_altitude = cur_altitude;
 8001bc0:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001bc4:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
					  osDelay(100);
 8001bc8:	2064      	movs	r0, #100	; 0x64
 8001bca:	f010 f827 	bl	8011c1c <osDelay>
				  while(counter < 5){
 8001bce:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001bd2:	2b04      	cmp	r3, #4
 8001bd4:	d9cd      	bls.n	8001b72 <StartEjection1+0x3d2>
				  }

				  //TODO update value to be saved in rtc bckp registers
				  rtc_bckp_reg_alt_landed = altitude_m;
 8001bd6:	4b1b      	ldr	r3, [pc, #108]	; (8001c44 <StartEjection1+0x4a4>)
 8001bd8:	edd3 7a00 	vldr	s15, [r3]
 8001bdc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001be0:	ee17 2a90 	vmov	r2, s15
 8001be4:	4b18      	ldr	r3, [pc, #96]	; (8001c48 <StartEjection1+0x4a8>)
 8001be6:	601a      	str	r2, [r3, #0]
				  rtc_bckp_reg_landed_time = 100*prev_min + prev_sec;
 8001be8:	4b18      	ldr	r3, [pc, #96]	; (8001c4c <StartEjection1+0x4ac>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	461a      	mov	r2, r3
 8001bee:	2364      	movs	r3, #100	; 0x64
 8001bf0:	fb03 f302 	mul.w	r3, r3, r2
 8001bf4:	4a16      	ldr	r2, [pc, #88]	; (8001c50 <StartEjection1+0x4b0>)
 8001bf6:	7812      	ldrb	r2, [r2, #0]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	4b15      	ldr	r3, [pc, #84]	; (8001c54 <StartEjection1+0x4b4>)
 8001bfe:	601a      	str	r2, [r3, #0]

				  //Update state (saved state in WatchDog thread)
				  ejection_stage_flag = LANDED;
 8001c00:	4b15      	ldr	r3, [pc, #84]	; (8001c58 <StartEjection1+0x4b8>)
 8001c02:	2204      	movs	r2, #4
 8001c04:	701a      	strb	r2, [r3, #0]
				  wd_ejection_flag = 1;
 8001c06:	4b15      	ldr	r3, [pc, #84]	; (8001c5c <StartEjection1+0x4bc>)
 8001c08:	2201      	movs	r2, #1
 8001c0a:	701a      	strb	r2, [r3, #0]

				  println("Ground Level Reached");
 8001c0c:	4814      	ldr	r0, [pc, #80]	; (8001c60 <StartEjection1+0x4c0>)
 8001c0e:	f7ff fa5d 	bl	80010cc <println>
				  osThreadExit();
 8001c12:	f00f ffd0 	bl	8011bb6 <osThreadExit>

			  }

			  osDelay(10);
 8001c16:	200a      	movs	r0, #10
 8001c18:	f010 f800 	bl	8011c1c <osDelay>
			  altitude_m = MRT_getAltitude(hlps22hh.pressure_hPa);
 8001c1c:	e70c      	b.n	8001a38 <StartEjection1+0x298>
		  }
	  }


	  //Update previous altitude
	  prev_alt = altitude_m;
 8001c1e:	4b09      	ldr	r3, [pc, #36]	; (8001c44 <StartEjection1+0x4a4>)
 8001c20:	edd3 7a00 	vldr	s15, [r3]
 8001c24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c28:	edc7 7a00 	vstr	s15, [r7]
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

	  osDelay(10);
 8001c32:	200a      	movs	r0, #10
 8001c34:	f00f fff2 	bl	8011c1c <osDelay>
	  altitude_m = MRT_getAltitude(hlps22hh.pressure_hPa);
 8001c38:	e5d7      	b.n	80017ea <StartEjection1+0x4a>
 8001c3a:	bf00      	nop
 8001c3c:	40021800 	.word	0x40021800
 8001c40:	20000438 	.word	0x20000438
 8001c44:	20000348 	.word	0x20000348
 8001c48:	200003d4 	.word	0x200003d4
 8001c4c:	200003f6 	.word	0x200003f6
 8001c50:	200003f7 	.word	0x200003f7
 8001c54:	200003d8 	.word	0x200003d8
 8001c58:	200003f4 	.word	0x200003f4
 8001c5c:	2000034c 	.word	0x2000034c
 8001c60:	0801bd14 	.word	0x0801bd14

08001c64 <StartTelemetry2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemetry2 */
void StartTelemetry2(void *argument)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b0c4      	sub	sp, #272	; 0x110
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	1d3b      	adds	r3, r7, #4
 8001c6c:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartTelemetry2 */

	//Add thread id to the list
	threadsID[2]=osThreadGetId();
 8001c6e:	f00f ff39 	bl	8011ae4 <osThreadGetId>
 8001c72:	4603      	mov	r3, r0
 8001c74:	4a39      	ldr	r2, [pc, #228]	; (8001d5c <StartTelemetry2+0xf8>)
 8001c76:	6093      	str	r3, [r2, #8]
	#if !TELEMETRY_THREAD
	osThreadExit();
	#endif

	char radio_buffer[RADIO_BUFFER_SIZE];
	uint8_t counter = 0;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
	uint8_t iridium_counter = 0;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e

  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, SET);
 8001c84:	2201      	movs	r2, #1
 8001c86:	2108      	movs	r1, #8
 8001c88:	4835      	ldr	r0, [pc, #212]	; (8001d60 <StartTelemetry2+0xfc>)
 8001c8a:	f00a fd99 	bl	800c7c0 <HAL_GPIO_WritePin>

	  if(apogee_flag == 0){ //Only send prop data pre-apogee
 8001c8e:	4b35      	ldr	r3, [pc, #212]	; (8001d64 <StartTelemetry2+0x100>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d118      	bne.n	8001cc8 <StartTelemetry2+0x64>

		  //Send propulsion data
		  memset(radio_buffer, 0, RADIO_BUFFER_SIZE);
 8001c96:	f107 030c 	add.w	r3, r7, #12
 8001c9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c9e:	2100      	movs	r1, #0
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f014 f841 	bl	8015d28 <memset>
		  MRT_formatPropulsion();
 8001ca6:	f003 f8fb 	bl	8004ea0 <MRT_formatPropulsion>
		  memcpy(radio_buffer, msg_buffer_pr, strlen(msg_buffer_pr));
 8001caa:	482f      	ldr	r0, [pc, #188]	; (8001d68 <StartTelemetry2+0x104>)
 8001cac:	f7fe faaa 	bl	8000204 <strlen>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	f107 030c 	add.w	r3, r7, #12
 8001cb6:	492c      	ldr	r1, [pc, #176]	; (8001d68 <StartTelemetry2+0x104>)
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f014 f80d 	bl	8015cd8 <memcpy>
		  MRT_radio_tx((char*) radio_buffer);
 8001cbe:	f107 030c 	add.w	r3, r7, #12
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f008 fca4 	bl	800a610 <MRT_radio_tx>
	  }


	  if (counter == SENSORS_SEND_FREQ_DIVIDER){
 8001cc8:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001ccc:	2b0a      	cmp	r3, #10
 8001cce:	d12e      	bne.n	8001d2e <StartTelemetry2+0xca>
		  counter = 0;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
		  float SEC = (uint8_t) time % 60; sprintf(&SEC,"%.0f",SEC);
		  float SUBSEC = time / 3600.0; sprintf(&SUBSEC,"%.0f",SUBSEC);
		  */

	  	  //Send sensors data
		  memset(radio_buffer, 0, RADIO_BUFFER_SIZE);
 8001cd6:	f107 030c 	add.w	r3, r7, #12
 8001cda:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001cde:	2100      	movs	r1, #0
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f014 f821 	bl	8015d28 <memset>
		  MRT_formatAvionics();
 8001ce6:	f001 fe65 	bl	80039b4 <MRT_formatAvionics>
		  memcpy(radio_buffer, msg_buffer_av, strlen(msg_buffer_av));
 8001cea:	4820      	ldr	r0, [pc, #128]	; (8001d6c <StartTelemetry2+0x108>)
 8001cec:	f7fe fa8a 	bl	8000204 <strlen>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	f107 030c 	add.w	r3, r7, #12
 8001cf6:	491d      	ldr	r1, [pc, #116]	; (8001d6c <StartTelemetry2+0x108>)
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f013 ffed 	bl	8015cd8 <memcpy>
		  MRT_radio_tx((char*) radio_buffer);
 8001cfe:	f107 030c 	add.w	r3, r7, #12
 8001d02:	4618      	mov	r0, r3
 8001d04:	f008 fc84 	bl	800a610 <MRT_radio_tx>


		  if(apogee_flag && iridium_counter == IRIDIUM_SEND_FREQ_DIVIDER){
 8001d08:	4b16      	ldr	r3, [pc, #88]	; (8001d64 <StartTelemetry2+0x100>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d009      	beq.n	8001d24 <StartTelemetry2+0xc0>
 8001d10:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001d14:	2b05      	cmp	r3, #5
 8001d16:	d105      	bne.n	8001d24 <StartTelemetry2+0xc0>
			  iridium_counter = 0;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
			  #if IRIDIUM_ //Iridium send
			  hiridium.getTime(); //TODO doesn't cost anything
 8001d1e:	4b14      	ldr	r3, [pc, #80]	; (8001d70 <StartTelemetry2+0x10c>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	4798      	blx	r3
			  //hiridium.sendMessage(msg); TODO IT COSTS CREDITS WATCH OUT
			  #endif
		  }
		  iridium_counter++;
 8001d24:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001d28:	3301      	adds	r3, #1
 8001d2a:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
	  }
	  counter++;
 8001d2e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001d32:	3301      	adds	r3, #1
 8001d34:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f


	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 8001d38:	2200      	movs	r2, #0
 8001d3a:	2108      	movs	r1, #8
 8001d3c:	4808      	ldr	r0, [pc, #32]	; (8001d60 <StartTelemetry2+0xfc>)
 8001d3e:	f00a fd3f 	bl	800c7c0 <HAL_GPIO_WritePin>

	  if (apogee_flag){
 8001d42:	4b08      	ldr	r3, [pc, #32]	; (8001d64 <StartTelemetry2+0x100>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d003      	beq.n	8001d52 <StartTelemetry2+0xee>
		  osDelay(1000/POST_APOGEE_SEND_FREQ);
 8001d4a:	200a      	movs	r0, #10
 8001d4c:	f00f ff66 	bl	8011c1c <osDelay>
 8001d50:	e798      	b.n	8001c84 <StartTelemetry2+0x20>
	  }
	  else{
		  osDelay(1000/PRE_APOGEE_SEND_FREQ);
 8001d52:	2014      	movs	r0, #20
 8001d54:	f00f ff62 	bl	8011c1c <osDelay>
	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, SET);
 8001d58:	e794      	b.n	8001c84 <StartTelemetry2+0x20>
 8001d5a:	bf00      	nop
 8001d5c:	20005bd8 	.word	0x20005bd8
 8001d60:	40020800 	.word	0x40020800
 8001d64:	200003f3 	.word	0x200003f3
 8001d68:	20006030 	.word	0x20006030
 8001d6c:	20005f28 	.word	0x20005f28
 8001d70:	20000464 	.word	0x20000464

08001d74 <StartSensors3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensors3 */
void StartSensors3(void *argument)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensors3 */

	//Add thread id to the list
	threadsID[3]=osThreadGetId();
 8001d7c:	f00f feb2 	bl	8011ae4 <osThreadGetId>
 8001d80:	4603      	mov	r3, r0
 8001d82:	4a13      	ldr	r2, [pc, #76]	; (8001dd0 <StartSensors3+0x5c>)
 8001d84:	60d3      	str	r3, [r2, #12]


  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 8001d86:	2201      	movs	r2, #1
 8001d88:	2102      	movs	r1, #2
 8001d8a:	4812      	ldr	r0, [pc, #72]	; (8001dd4 <StartSensors3+0x60>)
 8001d8c:	f00a fd18 	bl	800c7c0 <HAL_GPIO_WritePin>

	  //GPS
	  hgps.pollAll();
 8001d90:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <StartSensors3+0x64>)
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	4798      	blx	r3

	  //LSM6DSR
	  hlsm6dsr.pollAll();
 8001d96:	4b11      	ldr	r3, [pc, #68]	; (8001ddc <StartSensors3+0x68>)
 8001d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d9a:	4798      	blx	r3

	  //LPS22HH
	  hlps22hh.pollAll();
 8001d9c:	4b10      	ldr	r3, [pc, #64]	; (8001de0 <StartSensors3+0x6c>)
 8001d9e:	691b      	ldr	r3, [r3, #16]
 8001da0:	4798      	blx	r3

	  //Gates continuity
	  gates_continuity = MRT_getContinuity();
 8001da2:	f001 fdd3 	bl	800394c <MRT_getContinuity>
 8001da6:	4603      	mov	r3, r0
 8001da8:	461a      	mov	r2, r3
 8001daa:	4b0e      	ldr	r3, [pc, #56]	; (8001de4 <StartSensors3+0x70>)
 8001dac:	701a      	strb	r2, [r3, #0]

	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 8001dae:	2200      	movs	r2, #0
 8001db0:	2102      	movs	r1, #2
 8001db2:	4808      	ldr	r0, [pc, #32]	; (8001dd4 <StartSensors3+0x60>)
 8001db4:	f00a fd04 	bl	800c7c0 <HAL_GPIO_WritePin>

	  if (apogee_flag){
 8001db8:	4b0b      	ldr	r3, [pc, #44]	; (8001de8 <StartSensors3+0x74>)
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d003      	beq.n	8001dc8 <StartSensors3+0x54>
		  osDelay(1000/POST_APOGEE_POLL_FREQ);
 8001dc0:	200a      	movs	r0, #10
 8001dc2:	f00f ff2b 	bl	8011c1c <osDelay>
 8001dc6:	e7de      	b.n	8001d86 <StartSensors3+0x12>
	  }
	  else{
		  osDelay(1000/PRE_APOGEE_POLL_FREQ);
 8001dc8:	2014      	movs	r0, #20
 8001dca:	f00f ff27 	bl	8011c1c <osDelay>
	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 8001dce:	e7da      	b.n	8001d86 <StartSensors3+0x12>
 8001dd0:	20005bd8 	.word	0x20005bd8
 8001dd4:	40020800 	.word	0x40020800
 8001dd8:	2000044c 	.word	0x2000044c
 8001ddc:	2000040c 	.word	0x2000040c
 8001de0:	20000438 	.word	0x20000438
 8001de4:	200003dd 	.word	0x200003dd
 8001de8:	200003f3 	.word	0x200003f3

08001dec <StartWatchDog>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWatchDog */
void StartWatchDog(void *argument)
{
 8001dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001df0:	b0c6      	sub	sp, #280	; 0x118
 8001df2:	af04      	add	r7, sp, #16
 8001df4:	1d3b      	adds	r3, r7, #4
 8001df6:	6018      	str	r0, [r3, #0]
	char buffer[WD_BUFFER_SIZE];

  /* Infinite loop */
  for(;;)
  {
	 HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, SET);
 8001df8:	2201      	movs	r2, #1
 8001dfa:	2104      	movs	r1, #4
 8001dfc:	4858      	ldr	r0, [pc, #352]	; (8001f60 <StartWatchDog+0x174>)
 8001dfe:	f00a fcdf 	bl	800c7c0 <HAL_GPIO_WritePin>

	 HAL_IWDG_Refresh(&hiwdg);

	 //Save the RTC time
	 MRT_saveTotalTime();
 8001e02:	f001 ffb3 	bl	8003d6c <MRT_saveTotalTime>

	 //TODO remove for comp
	 memset(buffer, 0, WD_BUFFER_SIZE);
 8001e06:	f107 0308 	add.w	r3, r7, #8
 8001e0a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e0e:	2100      	movs	r1, #0
 8001e10:	4618      	mov	r0, r3
 8001e12:	f013 ff89 	bl	8015d28 <memset>
	 sprintf(buffer, "Time: %i:%i:%i ::%lu	Altitude: \r\n %f\r\n", prev_hour,prev_min,prev_sec,prev_subsec , altitude_m);
 8001e16:	4b53      	ldr	r3, [pc, #332]	; (8001f64 <StartWatchDog+0x178>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	461e      	mov	r6, r3
 8001e1c:	4b52      	ldr	r3, [pc, #328]	; (8001f68 <StartWatchDog+0x17c>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	4698      	mov	r8, r3
 8001e22:	4b52      	ldr	r3, [pc, #328]	; (8001f6c <StartWatchDog+0x180>)
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	461d      	mov	r5, r3
 8001e28:	4b51      	ldr	r3, [pc, #324]	; (8001f70 <StartWatchDog+0x184>)
 8001e2a:	681c      	ldr	r4, [r3, #0]
 8001e2c:	4b51      	ldr	r3, [pc, #324]	; (8001f74 <StartWatchDog+0x188>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7fe fba9 	bl	8000588 <__aeabi_f2d>
 8001e36:	4602      	mov	r2, r0
 8001e38:	460b      	mov	r3, r1
 8001e3a:	f107 0008 	add.w	r0, r7, #8
 8001e3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001e42:	9401      	str	r4, [sp, #4]
 8001e44:	9500      	str	r5, [sp, #0]
 8001e46:	4643      	mov	r3, r8
 8001e48:	4632      	mov	r2, r6
 8001e4a:	494b      	ldr	r1, [pc, #300]	; (8001f78 <StartWatchDog+0x18c>)
 8001e4c:	f015 fa68 	bl	8017320 <siprintf>
	 println((char*) buffer);
 8001e50:	f107 0308 	add.w	r3, r7, #8
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff f939 	bl	80010cc <println>


	 //Check if new ejection stage to save in memory
	 if(wd_ejection_flag == 1){
 8001e5a:	4b48      	ldr	r3, [pc, #288]	; (8001f7c <StartWatchDog+0x190>)
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d15d      	bne.n	8001f1e <StartWatchDog+0x132>

		wd_ejection_flag = 0;
 8001e62:	4b46      	ldr	r3, [pc, #280]	; (8001f7c <StartWatchDog+0x190>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	701a      	strb	r2, [r3, #0]

		//Update ejection stage flag and save it
		rtc_bckp_reg_ejection_stage = ejection_stage_flag;
 8001e68:	4b45      	ldr	r3, [pc, #276]	; (8001f80 <StartWatchDog+0x194>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	4b45      	ldr	r3, [pc, #276]	; (8001f84 <StartWatchDog+0x198>)
 8001e70:	601a      	str	r2, [r3, #0]
		ext_flash_ejection_stage = ejection_stage_flag;
 8001e72:	4b43      	ldr	r3, [pc, #268]	; (8001f80 <StartWatchDog+0x194>)
 8001e74:	781a      	ldrb	r2, [r3, #0]
 8001e76:	4b44      	ldr	r3, [pc, #272]	; (8001f88 <StartWatchDog+0x19c>)
 8001e78:	701a      	strb	r2, [r3, #0]
		MRT_saveFlagValue(FC_STATE_FLIGHT);
 8001e7a:	2004      	movs	r0, #4
 8001e7c:	f001 feea 	bl	8003c54 <MRT_saveFlagValue>

		//If applicable, update apogee flag
		if (ejection_stage_flag >= DROGUE_DESCENT){
 8001e80:	4b3f      	ldr	r3, [pc, #252]	; (8001f80 <StartWatchDog+0x194>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d90e      	bls.n	8001ea6 <StartWatchDog+0xba>
			apogee_flag = 1;
 8001e88:	4b40      	ldr	r3, [pc, #256]	; (8001f8c <StartWatchDog+0x1a0>)
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	701a      	strb	r2, [r3, #0]
			rtc_bckp_reg_apogee = apogee_flag;
 8001e8e:	4b3f      	ldr	r3, [pc, #252]	; (8001f8c <StartWatchDog+0x1a0>)
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	461a      	mov	r2, r3
 8001e94:	4b3e      	ldr	r3, [pc, #248]	; (8001f90 <StartWatchDog+0x1a4>)
 8001e96:	601a      	str	r2, [r3, #0]
			ext_flash_apogee = apogee_flag;
 8001e98:	4b3c      	ldr	r3, [pc, #240]	; (8001f8c <StartWatchDog+0x1a0>)
 8001e9a:	781a      	ldrb	r2, [r3, #0]
 8001e9c:	4b3d      	ldr	r3, [pc, #244]	; (8001f94 <StartWatchDog+0x1a8>)
 8001e9e:	701a      	strb	r2, [r3, #0]
			MRT_saveFlagValue(FC_STATE_APOGEE);
 8001ea0:	2003      	movs	r0, #3
 8001ea2:	f001 fed7 	bl	8003c54 <MRT_saveFlagValue>
		}

		//TODO TESTING SAVE EVERY ALT REGISTERS
		MRT_RTC_setBackupReg(FC_STATE_ALT_PAD, rtc_bckp_reg_alt_pad);
 8001ea6:	4b3c      	ldr	r3, [pc, #240]	; (8001f98 <StartWatchDog+0x1ac>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4619      	mov	r1, r3
 8001eac:	2009      	movs	r0, #9
 8001eae:	f001 f867 	bl	8002f80 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_PAD_TIME, rtc_bckp_reg_pad_time);
 8001eb2:	4b3a      	ldr	r3, [pc, #232]	; (8001f9c <StartWatchDog+0x1b0>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	200a      	movs	r0, #10
 8001eba:	f001 f861 	bl	8002f80 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_STATE_TRUE_APOGEE, rtc_bckp_reg_alt_true_apogee);
 8001ebe:	4b38      	ldr	r3, [pc, #224]	; (8001fa0 <StartWatchDog+0x1b4>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	200b      	movs	r0, #11
 8001ec6:	f001 f85b 	bl	8002f80 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_TRUE_APOGEE_TIME, rtc_bckp_reg_true_apogee_time);
 8001eca:	4b36      	ldr	r3, [pc, #216]	; (8001fa4 <StartWatchDog+0x1b8>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4619      	mov	r1, r3
 8001ed0:	200c      	movs	r0, #12
 8001ed2:	f001 f855 	bl	8002f80 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_STATE_ALT_APOGEE, rtc_bckp_reg_alt_apogee);
 8001ed6:	4b34      	ldr	r3, [pc, #208]	; (8001fa8 <StartWatchDog+0x1bc>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4619      	mov	r1, r3
 8001edc:	200d      	movs	r0, #13
 8001ede:	f001 f84f 	bl	8002f80 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_APOGEE_TIME, rtc_bckp_reg_apogee_time);
 8001ee2:	4b32      	ldr	r3, [pc, #200]	; (8001fac <StartWatchDog+0x1c0>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	200e      	movs	r0, #14
 8001eea:	f001 f849 	bl	8002f80 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_STATE_ALT_MAIN, rtc_bckp_reg_alt_main);
 8001eee:	4b30      	ldr	r3, [pc, #192]	; (8001fb0 <StartWatchDog+0x1c4>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	200f      	movs	r0, #15
 8001ef6:	f001 f843 	bl	8002f80 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_MAIN_TIME, rtc_bckp_reg_main_time);
 8001efa:	4b2e      	ldr	r3, [pc, #184]	; (8001fb4 <StartWatchDog+0x1c8>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4619      	mov	r1, r3
 8001f00:	2010      	movs	r0, #16
 8001f02:	f001 f83d 	bl	8002f80 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_STATE_ALT_LANDED, rtc_bckp_reg_alt_landed);
 8001f06:	4b2c      	ldr	r3, [pc, #176]	; (8001fb8 <StartWatchDog+0x1cc>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	2011      	movs	r0, #17
 8001f0e:	f001 f837 	bl	8002f80 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_LANDED_TIME, rtc_bckp_reg_landed_time);
 8001f12:	4b2a      	ldr	r3, [pc, #168]	; (8001fbc <StartWatchDog+0x1d0>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4619      	mov	r1, r3
 8001f18:	2012      	movs	r0, #18
 8001f1a:	f001 f831 	bl	8002f80 <MRT_RTC_setBackupReg>
	 }

	  //Check if it's sleep time
	  if (flagA==1){
 8001f1e:	4b28      	ldr	r3, [pc, #160]	; (8001fc0 <StartWatchDog+0x1d4>)
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d110      	bne.n	8001f48 <StartWatchDog+0x15c>
		//Update iwdg_flag
		iwdg_flag = 1;
 8001f26:	4b27      	ldr	r3, [pc, #156]	; (8001fc4 <StartWatchDog+0x1d8>)
 8001f28:	2201      	movs	r2, #1
 8001f2a:	701a      	strb	r2, [r3, #0]
		rtc_bckp_reg_apogee = iwdg_flag;
 8001f2c:	4b25      	ldr	r3, [pc, #148]	; (8001fc4 <StartWatchDog+0x1d8>)
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	461a      	mov	r2, r3
 8001f32:	4b17      	ldr	r3, [pc, #92]	; (8001f90 <StartWatchDog+0x1a4>)
 8001f34:	601a      	str	r2, [r3, #0]
		ext_flash_apogee = iwdg_flag;
 8001f36:	4b23      	ldr	r3, [pc, #140]	; (8001fc4 <StartWatchDog+0x1d8>)
 8001f38:	781a      	ldrb	r2, [r3, #0]
 8001f3a:	4b16      	ldr	r3, [pc, #88]	; (8001f94 <StartWatchDog+0x1a8>)
 8001f3c:	701a      	strb	r2, [r3, #0]
		MRT_saveFlagValue(FC_STATE_IWDG);
 8001f3e:	2002      	movs	r0, #2
 8001f40:	f001 fe88 	bl	8003c54 <MRT_saveFlagValue>

		//Reset to deactivate IWDG
		NVIC_SystemReset();
 8001f44:	f7ff fb60 	bl	8001608 <__NVIC_SystemReset>
	  }

	  MRT_checkThreadStates();
 8001f48:	f000 f864 	bl	8002014 <MRT_checkThreadStates>

	  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	2104      	movs	r1, #4
 8001f50:	4803      	ldr	r0, [pc, #12]	; (8001f60 <StartWatchDog+0x174>)
 8001f52:	f00a fc35 	bl	800c7c0 <HAL_GPIO_WritePin>

	  osDelay(1000/WD_FREQ);
 8001f56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f5a:	f00f fe5f 	bl	8011c1c <osDelay>
	 HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, SET);
 8001f5e:	e74b      	b.n	8001df8 <StartWatchDog+0xc>
 8001f60:	40020800 	.word	0x40020800
 8001f64:	200003f5 	.word	0x200003f5
 8001f68:	200003f6 	.word	0x200003f6
 8001f6c:	200003f7 	.word	0x200003f7
 8001f70:	200003f8 	.word	0x200003f8
 8001f74:	20000348 	.word	0x20000348
 8001f78:	0801bd2c 	.word	0x0801bd2c
 8001f7c:	2000034c 	.word	0x2000034c
 8001f80:	200003f4 	.word	0x200003f4
 8001f84:	200003a0 	.word	0x200003a0
 8001f88:	200003e2 	.word	0x200003e2
 8001f8c:	200003f3 	.word	0x200003f3
 8001f90:	2000039c 	.word	0x2000039c
 8001f94:	200003e1 	.word	0x200003e1
 8001f98:	200003b4 	.word	0x200003b4
 8001f9c:	200003b8 	.word	0x200003b8
 8001fa0:	200003bc 	.word	0x200003bc
 8001fa4:	200003c0 	.word	0x200003c0
 8001fa8:	200003c4 	.word	0x200003c4
 8001fac:	200003c8 	.word	0x200003c8
 8001fb0:	200003cc 	.word	0x200003cc
 8001fb4:	200003d0 	.word	0x200003d0
 8001fb8:	200003d4 	.word	0x200003d4
 8001fbc:	200003d8 	.word	0x200003d8
 8001fc0:	200003dc 	.word	0x200003dc
 8001fc4:	200003f2 	.word	0x200003f2

08001fc8 <StartPropulsion4>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPropulsion4 */
void StartPropulsion4(void *argument)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPropulsion4 */

	//Add thread id to the list
	threadsID[4]=osThreadGetId();
 8001fd0:	f00f fd88 	bl	8011ae4 <osThreadGetId>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	4a0c      	ldr	r2, [pc, #48]	; (8002008 <StartPropulsion4+0x40>)
 8001fd8:	6113      	str	r3, [r2, #16]

	#if !PROPULSION_THREAD
	osThreadExit();
	#endif

	if (apogee_flag || ejection_stage_flag >= DROGUE_DESCENT){
 8001fda:	4b0c      	ldr	r3, [pc, #48]	; (800200c <StartPropulsion4+0x44>)
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d103      	bne.n	8001fea <StartPropulsion4+0x22>
 8001fe2:	4b0b      	ldr	r3, [pc, #44]	; (8002010 <StartPropulsion4+0x48>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d901      	bls.n	8001fee <StartPropulsion4+0x26>
		osThreadExit();
 8001fea:	f00f fde4 	bl	8011bb6 <osThreadExit>

  /* Infinite loop */
  for(;;)
  {
	  //Poll propulsion sensors
	  MRT_pollPropulsion();
 8001fee:	f002 ff1f 	bl	8004e30 <MRT_pollPropulsion>

	  if (apogee_flag){
 8001ff2:	4b06      	ldr	r3, [pc, #24]	; (800200c <StartPropulsion4+0x44>)
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <StartPropulsion4+0x36>
		  osThreadExit();
 8001ffa:	f00f fddc 	bl	8011bb6 <osThreadExit>
	  }
	  else{
		  osDelay(1000/PRE_APOGEE_POLL_FREQ);
 8001ffe:	2014      	movs	r0, #20
 8002000:	f00f fe0c 	bl	8011c1c <osDelay>
	  MRT_pollPropulsion();
 8002004:	e7f3      	b.n	8001fee <StartPropulsion4+0x26>
 8002006:	bf00      	nop
 8002008:	20005bd8 	.word	0x20005bd8
 800200c:	200003f3 	.word	0x200003f3
 8002010:	200003f4 	.word	0x200003f4

08002014 <MRT_checkThreadStates>:
/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

//TODO private functions

void MRT_checkThreadStates(void){
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
	  //Check each thread state
	  #if THREAD_KEEPER

	  osThreadState_t thread_state;

	  for (int i=0; i < NUMBER_OF_THREADS;i++){
 800201a:	2300      	movs	r3, #0
 800201c:	607b      	str	r3, [r7, #4]
 800201e:	e055      	b.n	80020cc <MRT_checkThreadStates+0xb8>

		  thread_state = osThreadGetState(threadsID[i]);
 8002020:	4a2e      	ldr	r2, [pc, #184]	; (80020dc <MRT_checkThreadStates+0xc8>)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002028:	4618      	mov	r0, r3
 800202a:	f00f fd67 	bl	8011afc <osThreadGetState>
 800202e:	6038      	str	r0, [r7, #0]

		  if (thread_state == osThreadInactive ||
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d005      	beq.n	8002042 <MRT_checkThreadStates+0x2e>
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	2b03      	cmp	r3, #3
 800203a:	d002      	beq.n	8002042 <MRT_checkThreadStates+0x2e>
			  thread_state == osThreadBlocked  ||
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	2b04      	cmp	r3, #4
 8002040:	d128      	bne.n	8002094 <MRT_checkThreadStates+0x80>
			  thread_state == osThreadTerminated){

			  //Ejection thread
			  if (i==1 && ejection_stage_flag < LANDED){
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2b01      	cmp	r3, #1
 8002046:	d10a      	bne.n	800205e <MRT_checkThreadStates+0x4a>
 8002048:	4b25      	ldr	r3, [pc, #148]	; (80020e0 <MRT_checkThreadStates+0xcc>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	2b03      	cmp	r3, #3
 800204e:	d806      	bhi.n	800205e <MRT_checkThreadStates+0x4a>
				 osThreadResume(threadsID[i]);
 8002050:	4a22      	ldr	r2, [pc, #136]	; (80020dc <MRT_checkThreadStates+0xc8>)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002058:	4618      	mov	r0, r3
 800205a:	f00f fd8b 	bl	8011b74 <osThreadResume>
			  }

			  //Propulsion thread
			  if (i==4 && (apogee_flag || ejection_stage_flag >= DROGUE_DESCENT)){
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2b04      	cmp	r3, #4
 8002062:	d10f      	bne.n	8002084 <MRT_checkThreadStates+0x70>
 8002064:	4b1f      	ldr	r3, [pc, #124]	; (80020e4 <MRT_checkThreadStates+0xd0>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d103      	bne.n	8002074 <MRT_checkThreadStates+0x60>
 800206c:	4b1c      	ldr	r3, [pc, #112]	; (80020e0 <MRT_checkThreadStates+0xcc>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d907      	bls.n	8002084 <MRT_checkThreadStates+0x70>
				  osThreadTerminate(threadsID[i]);
 8002074:	4a19      	ldr	r2, [pc, #100]	; (80020dc <MRT_checkThreadStates+0xc8>)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800207c:	4618      	mov	r0, r3
 800207e:	f00f fda0 	bl	8011bc2 <osThreadTerminate>
				  continue;
 8002082:	e020      	b.n	80020c6 <MRT_checkThreadStates+0xb2>
			  }
			  else {
				 //Resume otherwise
				 osThreadResume(threadsID[i]);
 8002084:	4a15      	ldr	r2, [pc, #84]	; (80020dc <MRT_checkThreadStates+0xc8>)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800208c:	4618      	mov	r0, r3
 800208e:	f00f fd71 	bl	8011b74 <osThreadResume>
			  if (i==4 && (apogee_flag || ejection_stage_flag >= DROGUE_DESCENT)){
 8002092:	e018      	b.n	80020c6 <MRT_checkThreadStates+0xb2>
			  }
		  }

		  else if (thread_state == osThreadError){
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800209a:	d114      	bne.n	80020c6 <MRT_checkThreadStates+0xb2>
			  //If it's the propulsion thread
			  if (i==4 && (apogee_flag || ejection_stage_flag >= DROGUE_DESCENT)){
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2b04      	cmp	r3, #4
 80020a0:	d10f      	bne.n	80020c2 <MRT_checkThreadStates+0xae>
 80020a2:	4b10      	ldr	r3, [pc, #64]	; (80020e4 <MRT_checkThreadStates+0xd0>)
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d103      	bne.n	80020b2 <MRT_checkThreadStates+0x9e>
 80020aa:	4b0d      	ldr	r3, [pc, #52]	; (80020e0 <MRT_checkThreadStates+0xcc>)
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d907      	bls.n	80020c2 <MRT_checkThreadStates+0xae>
				  osThreadTerminate(threadsID[i]);
 80020b2:	4a0a      	ldr	r2, [pc, #40]	; (80020dc <MRT_checkThreadStates+0xc8>)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ba:	4618      	mov	r0, r3
 80020bc:	f00f fd81 	bl	8011bc2 <osThreadTerminate>
				  continue;
 80020c0:	e001      	b.n	80020c6 <MRT_checkThreadStates+0xb2>
			  }
			  else{
				 //Reset otherwise
				 NVIC_SystemReset();
 80020c2:	f7ff faa1 	bl	8001608 <__NVIC_SystemReset>
	  for (int i=0; i < NUMBER_OF_THREADS;i++){
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	3301      	adds	r3, #1
 80020ca:	607b      	str	r3, [r7, #4]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2b04      	cmp	r3, #4
 80020d0:	dda6      	ble.n	8002020 <MRT_checkThreadStates+0xc>
		  else if (thread_state == osThreadReserved){ TODO not sure what is this state
		  }
		  */
	  }
	  #endif
}
 80020d2:	bf00      	nop
 80020d4:	bf00      	nop
 80020d6:	3708      	adds	r7, #8
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	20005bd8 	.word	0x20005bd8
 80020e0:	200003f4 	.word	0x200003f4
 80020e4:	200003f3 	.word	0x200003f3

080020e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b08e      	sub	sp, #56	; 0x38
 80020ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020f2:	2200      	movs	r2, #0
 80020f4:	601a      	str	r2, [r3, #0]
 80020f6:	605a      	str	r2, [r3, #4]
 80020f8:	609a      	str	r2, [r3, #8]
 80020fa:	60da      	str	r2, [r3, #12]
 80020fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	623b      	str	r3, [r7, #32]
 8002102:	4bb5      	ldr	r3, [pc, #724]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002106:	4ab4      	ldr	r2, [pc, #720]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 8002108:	f043 0310 	orr.w	r3, r3, #16
 800210c:	6313      	str	r3, [r2, #48]	; 0x30
 800210e:	4bb2      	ldr	r3, [pc, #712]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002112:	f003 0310 	and.w	r3, r3, #16
 8002116:	623b      	str	r3, [r7, #32]
 8002118:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	61fb      	str	r3, [r7, #28]
 800211e:	4bae      	ldr	r3, [pc, #696]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002122:	4aad      	ldr	r2, [pc, #692]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 8002124:	f043 0304 	orr.w	r3, r3, #4
 8002128:	6313      	str	r3, [r2, #48]	; 0x30
 800212a:	4bab      	ldr	r3, [pc, #684]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212e:	f003 0304 	and.w	r3, r3, #4
 8002132:	61fb      	str	r3, [r7, #28]
 8002134:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	61bb      	str	r3, [r7, #24]
 800213a:	4ba7      	ldr	r3, [pc, #668]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213e:	4aa6      	ldr	r2, [pc, #664]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 8002140:	f043 0320 	orr.w	r3, r3, #32
 8002144:	6313      	str	r3, [r2, #48]	; 0x30
 8002146:	4ba4      	ldr	r3, [pc, #656]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214a:	f003 0320 	and.w	r3, r3, #32
 800214e:	61bb      	str	r3, [r7, #24]
 8002150:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002152:	2300      	movs	r3, #0
 8002154:	617b      	str	r3, [r7, #20]
 8002156:	4ba0      	ldr	r3, [pc, #640]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215a:	4a9f      	ldr	r2, [pc, #636]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 800215c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002160:	6313      	str	r3, [r2, #48]	; 0x30
 8002162:	4b9d      	ldr	r3, [pc, #628]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002166:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800216a:	617b      	str	r3, [r7, #20]
 800216c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800216e:	2300      	movs	r3, #0
 8002170:	613b      	str	r3, [r7, #16]
 8002172:	4b99      	ldr	r3, [pc, #612]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	4a98      	ldr	r2, [pc, #608]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 8002178:	f043 0301 	orr.w	r3, r3, #1
 800217c:	6313      	str	r3, [r2, #48]	; 0x30
 800217e:	4b96      	ldr	r3, [pc, #600]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	613b      	str	r3, [r7, #16]
 8002188:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800218a:	2300      	movs	r3, #0
 800218c:	60fb      	str	r3, [r7, #12]
 800218e:	4b92      	ldr	r3, [pc, #584]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002192:	4a91      	ldr	r2, [pc, #580]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 8002194:	f043 0302 	orr.w	r3, r3, #2
 8002198:	6313      	str	r3, [r2, #48]	; 0x30
 800219a:	4b8f      	ldr	r3, [pc, #572]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 800219c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219e:	f003 0302 	and.w	r3, r3, #2
 80021a2:	60fb      	str	r3, [r7, #12]
 80021a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	60bb      	str	r3, [r7, #8]
 80021aa:	4b8b      	ldr	r3, [pc, #556]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	4a8a      	ldr	r2, [pc, #552]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 80021b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021b4:	6313      	str	r3, [r2, #48]	; 0x30
 80021b6:	4b88      	ldr	r3, [pc, #544]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021be:	60bb      	str	r3, [r7, #8]
 80021c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021c2:	2300      	movs	r3, #0
 80021c4:	607b      	str	r3, [r7, #4]
 80021c6:	4b84      	ldr	r3, [pc, #528]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ca:	4a83      	ldr	r2, [pc, #524]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 80021cc:	f043 0308 	orr.w	r3, r3, #8
 80021d0:	6313      	str	r3, [r2, #48]	; 0x30
 80021d2:	4b81      	ldr	r3, [pc, #516]	; (80023d8 <MX_GPIO_Init+0x2f0>)
 80021d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d6:	f003 0308 	and.w	r3, r3, #8
 80021da:	607b      	str	r3, [r7, #4]
 80021dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin, GPIO_PIN_RESET);
 80021de:	2200      	movs	r2, #0
 80021e0:	f248 4184 	movw	r1, #33924	; 0x8484
 80021e4:	487d      	ldr	r0, [pc, #500]	; (80023dc <MX_GPIO_Init+0x2f4>)
 80021e6:	f00a faeb 	bl	800c7c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin, GPIO_PIN_RESET);
 80021ea:	2200      	movs	r2, #0
 80021ec:	f44f 4144 	mov.w	r1, #50176	; 0xc400
 80021f0:	487b      	ldr	r0, [pc, #492]	; (80023e0 <MX_GPIO_Init+0x2f8>)
 80021f2:	f00a fae5 	bl	800c7c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin, GPIO_PIN_RESET);
 80021f6:	2200      	movs	r2, #0
 80021f8:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80021fc:	4879      	ldr	r0, [pc, #484]	; (80023e4 <MX_GPIO_Init+0x2fc>)
 80021fe:	f00a fadf 	bl	800c7c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_LEDF_GPIO_Port, OUT_LEDF_Pin, GPIO_PIN_RESET);
 8002202:	2200      	movs	r2, #0
 8002204:	2108      	movs	r1, #8
 8002206:	4878      	ldr	r0, [pc, #480]	; (80023e8 <MX_GPIO_Init+0x300>)
 8002208:	f00a fada 	bl	800c7c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|OUT_VR_PWR_Pin
 800220c:	2200      	movs	r2, #0
 800220e:	f645 2126 	movw	r1, #23078	; 0x5a26
 8002212:	4876      	ldr	r0, [pc, #472]	; (80023ec <MX_GPIO_Init+0x304>)
 8002214:	f00a fad4 	bl	800c7c0 <HAL_GPIO_WritePin>
                          |OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin|OUT_EJ_Arming_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_SX_CS_Pin|GPIO_PIN_8|POWER_ON_EXT_LED_Pin, GPIO_PIN_RESET);
 8002218:	2200      	movs	r2, #0
 800221a:	f44f 5198 	mov.w	r1, #4864	; 0x1300
 800221e:	4874      	ldr	r0, [pc, #464]	; (80023f0 <MX_GPIO_Init+0x308>)
 8002220:	f00a face 	bl	800c7c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 8002224:	2200      	movs	r2, #0
 8002226:	f647 41f0 	movw	r1, #31984	; 0x7cf0
 800222a:	4872      	ldr	r0, [pc, #456]	; (80023f4 <MX_GPIO_Init+0x30c>)
 800222c:	f00a fac8 	bl	800c7c0 <HAL_GPIO_WritePin>
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin;
 8002230:	f248 4384 	movw	r3, #33924	; 0x8484
 8002234:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002236:	2301      	movs	r3, #1
 8002238:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223a:	2300      	movs	r3, #0
 800223c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800223e:	2300      	movs	r3, #0
 8002240:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002242:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002246:	4619      	mov	r1, r3
 8002248:	4864      	ldr	r0, [pc, #400]	; (80023dc <MX_GPIO_Init+0x2f4>)
 800224a:	f00a f8f5 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 800224e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002252:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002254:	2301      	movs	r3, #1
 8002256:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002258:	2301      	movs	r3, #1
 800225a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225c:	2300      	movs	r3, #0
 800225e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8002260:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002264:	4619      	mov	r1, r3
 8002266:	485e      	ldr	r0, [pc, #376]	; (80023e0 <MX_GPIO_Init+0x2f8>)
 8002268:	f00a f8e6 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN_Button_Pin;
 800226c:	2301      	movs	r3, #1
 800226e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002270:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002274:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002276:	2300      	movs	r3, #0
 8002278:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Button_GPIO_Port, &GPIO_InitStruct);
 800227a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800227e:	4619      	mov	r1, r3
 8002280:	4858      	ldr	r0, [pc, #352]	; (80023e4 <MX_GPIO_Init+0x2fc>)
 8002282:	f00a f8d9 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin;
 8002286:	f44f 7387 	mov.w	r3, #270	; 0x10e
 800228a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800228c:	2301      	movs	r3, #1
 800228e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002290:	2300      	movs	r3, #0
 8002292:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002294:	2300      	movs	r3, #0
 8002296:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002298:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800229c:	4619      	mov	r1, r3
 800229e:	4851      	ldr	r0, [pc, #324]	; (80023e4 <MX_GPIO_Init+0x2fc>)
 80022a0:	f00a f8ca 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_LEDF_Pin;
 80022a4:	2308      	movs	r3, #8
 80022a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022a8:	2301      	movs	r3, #1
 80022aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ac:	2300      	movs	r3, #0
 80022ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b0:	2300      	movs	r3, #0
 80022b2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OUT_LEDF_GPIO_Port, &GPIO_InitStruct);
 80022b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022b8:	4619      	mov	r1, r3
 80022ba:	484b      	ldr	r0, [pc, #300]	; (80023e8 <MX_GPIO_Init+0x300>)
 80022bc:	f00a f8bc 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = IN_Prop_PyroTurboValve_LimitSwitch_Pin|IN_SD_CARD_DETECT_Pin;
 80022c0:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 80022c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022c6:	2300      	movs	r3, #0
 80022c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ca:	2300      	movs	r3, #0
 80022cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022d2:	4619      	mov	r1, r3
 80022d4:	4843      	ldr	r0, [pc, #268]	; (80023e4 <MX_GPIO_Init+0x2fc>)
 80022d6:	f00a f8af 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN_Prop_ActuatedVent_Feedback_Pin;
 80022da:	2302      	movs	r3, #2
 80022dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022de:	2300      	movs	r3, #0
 80022e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e2:	2300      	movs	r3, #0
 80022e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Prop_ActuatedVent_Feedback_GPIO_Port, &GPIO_InitStruct);
 80022e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022ea:	4619      	mov	r1, r3
 80022ec:	4840      	ldr	r0, [pc, #256]	; (80023f0 <MX_GPIO_Init+0x308>)
 80022ee:	f00a f8a3 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_2_Pin;
 80022f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022f8:	2300      	movs	r3, #0
 80022fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fc:	2300      	movs	r3, #0
 80022fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_PyroValve_Cont_2_GPIO_Port, &GPIO_InitStruct);
 8002300:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002304:	4619      	mov	r1, r3
 8002306:	4836      	ldr	r0, [pc, #216]	; (80023e0 <MX_GPIO_Init+0x2f8>)
 8002308:	f00a f896 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin;
 800230c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002310:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002312:	2301      	movs	r3, #1
 8002314:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002316:	2300      	movs	r3, #0
 8002318:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800231a:	2300      	movs	r3, #0
 800231c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800231e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002322:	4619      	mov	r1, r3
 8002324:	482e      	ldr	r0, [pc, #184]	; (80023e0 <MX_GPIO_Init+0x2f8>)
 8002326:	f00a f887 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_1_Pin|SX_BUSY_Pin|SX_DIO_Pin|IN_EJ_Main_Cont_Pin
 800232a:	f242 4319 	movw	r3, #9241	; 0x2419
 800232e:	627b      	str	r3, [r7, #36]	; 0x24
                          |IN_EJ_Drogue_Cont_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002330:	2300      	movs	r3, #0
 8002332:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002334:	2300      	movs	r3, #0
 8002336:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002338:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800233c:	4619      	mov	r1, r3
 800233e:	482b      	ldr	r0, [pc, #172]	; (80023ec <MX_GPIO_Init+0x304>)
 8002340:	f00a f87a 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|OUT_VR_PWR_Pin
 8002344:	f645 2326 	movw	r3, #23078	; 0x5a26
 8002348:	627b      	str	r3, [r7, #36]	; 0x24
                          |OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin|OUT_EJ_Arming_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800234a:	2301      	movs	r3, #1
 800234c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234e:	2300      	movs	r3, #0
 8002350:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002352:	2300      	movs	r3, #0
 8002354:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002356:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800235a:	4619      	mov	r1, r3
 800235c:	4823      	ldr	r0, [pc, #140]	; (80023ec <MX_GPIO_Init+0x304>)
 800235e:	f00a f86b 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = PAYLOAD_I2C_EN_Pin|IN_XTend_Continuity_Pin;
 8002362:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8002366:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002368:	2300      	movs	r3, #0
 800236a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236c:	2300      	movs	r3, #0
 800236e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002370:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002374:	4619      	mov	r1, r3
 8002376:	4819      	ldr	r0, [pc, #100]	; (80023dc <MX_GPIO_Init+0x2f4>)
 8002378:	f00a f85e 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB8 PBPin */
  GPIO_InitStruct.Pin = SPI2_SX_CS_Pin|GPIO_PIN_8|POWER_ON_EXT_LED_Pin;
 800237c:	f44f 5398 	mov.w	r3, #4864	; 0x1300
 8002380:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002382:	2301      	movs	r3, #1
 8002384:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002386:	2300      	movs	r3, #0
 8002388:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800238a:	2300      	movs	r3, #0
 800238c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800238e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002392:	4619      	mov	r1, r3
 8002394:	4816      	ldr	r0, [pc, #88]	; (80023f0 <MX_GPIO_Init+0x308>)
 8002396:	f00a f84f 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 800239a:	f647 43f0 	movw	r3, #31984	; 0x7cf0
 800239e:	627b      	str	r3, [r7, #36]	; 0x24
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023a0:	2301      	movs	r3, #1
 80023a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a4:	2300      	movs	r3, #0
 80023a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a8:	2300      	movs	r3, #0
 80023aa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023b0:	4619      	mov	r1, r3
 80023b2:	4810      	ldr	r0, [pc, #64]	; (80023f4 <MX_GPIO_Init+0x30c>)
 80023b4:	f00a f840 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SX_BANDPASS_FILTER_Pin;
 80023b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023be:	2300      	movs	r3, #0
 80023c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SX_BANDPASS_FILTER_GPIO_Port, &GPIO_InitStruct);
 80023c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023ca:	4619      	mov	r1, r3
 80023cc:	4809      	ldr	r0, [pc, #36]	; (80023f4 <MX_GPIO_Init+0x30c>)
 80023ce:	f00a f833 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = EXTI_LPS22HH_DRDY_Pin|EXTI_ISM330DCL_INT2_Pin|EXTI_LSM6DSR_INT1_Pin;
 80023d2:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80023d6:	e00f      	b.n	80023f8 <MX_GPIO_Init+0x310>
 80023d8:	40023800 	.word	0x40023800
 80023dc:	40021000 	.word	0x40021000
 80023e0:	40021400 	.word	0x40021400
 80023e4:	40020800 	.word	0x40020800
 80023e8:	40020000 	.word	0x40020000
 80023ec:	40021800 	.word	0x40021800
 80023f0:	40020400 	.word	0x40020400
 80023f4:	40020c00 	.word	0x40020c00
 80023f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023fa:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80023fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002400:	2300      	movs	r3, #0
 8002402:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002404:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002408:	4619      	mov	r1, r3
 800240a:	4807      	ldr	r0, [pc, #28]	; (8002428 <MX_GPIO_Init+0x340>)
 800240c:	f00a f814 	bl	800c438 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8002410:	2200      	movs	r2, #0
 8002412:	2105      	movs	r1, #5
 8002414:	2006      	movs	r0, #6
 8002416:	f009 ffd7 	bl	800c3c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800241a:	2006      	movs	r0, #6
 800241c:	f009 fff0 	bl	800c400 <HAL_NVIC_EnableIRQ>

}
 8002420:	bf00      	nop
 8002422:	3738      	adds	r7, #56	; 0x38
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40021800 	.word	0x40021800

0800242c <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002430:	4b1b      	ldr	r3, [pc, #108]	; (80024a0 <MX_I2C2_Init+0x74>)
 8002432:	4a1c      	ldr	r2, [pc, #112]	; (80024a4 <MX_I2C2_Init+0x78>)
 8002434:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002436:	4b1a      	ldr	r3, [pc, #104]	; (80024a0 <MX_I2C2_Init+0x74>)
 8002438:	4a1b      	ldr	r2, [pc, #108]	; (80024a8 <MX_I2C2_Init+0x7c>)
 800243a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800243c:	4b18      	ldr	r3, [pc, #96]	; (80024a0 <MX_I2C2_Init+0x74>)
 800243e:	2200      	movs	r2, #0
 8002440:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002442:	4b17      	ldr	r3, [pc, #92]	; (80024a0 <MX_I2C2_Init+0x74>)
 8002444:	2200      	movs	r2, #0
 8002446:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002448:	4b15      	ldr	r3, [pc, #84]	; (80024a0 <MX_I2C2_Init+0x74>)
 800244a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800244e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002450:	4b13      	ldr	r3, [pc, #76]	; (80024a0 <MX_I2C2_Init+0x74>)
 8002452:	2200      	movs	r2, #0
 8002454:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002456:	4b12      	ldr	r3, [pc, #72]	; (80024a0 <MX_I2C2_Init+0x74>)
 8002458:	2200      	movs	r2, #0
 800245a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800245c:	4b10      	ldr	r3, [pc, #64]	; (80024a0 <MX_I2C2_Init+0x74>)
 800245e:	2200      	movs	r2, #0
 8002460:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002462:	4b0f      	ldr	r3, [pc, #60]	; (80024a0 <MX_I2C2_Init+0x74>)
 8002464:	2200      	movs	r2, #0
 8002466:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002468:	480d      	ldr	r0, [pc, #52]	; (80024a0 <MX_I2C2_Init+0x74>)
 800246a:	f00a f9db 	bl	800c824 <HAL_I2C_Init>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002474:	f000 fab2 	bl	80029dc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002478:	2100      	movs	r1, #0
 800247a:	4809      	ldr	r0, [pc, #36]	; (80024a0 <MX_I2C2_Init+0x74>)
 800247c:	f00b f9c7 	bl	800d80e <HAL_I2CEx_ConfigAnalogFilter>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8002486:	f000 faa9 	bl	80029dc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800248a:	2100      	movs	r1, #0
 800248c:	4804      	ldr	r0, [pc, #16]	; (80024a0 <MX_I2C2_Init+0x74>)
 800248e:	f00b f9fa 	bl	800d886 <HAL_I2CEx_ConfigDigitalFilter>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8002498:	f000 faa0 	bl	80029dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800249c:	bf00      	nop
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	20005c50 	.word	0x20005c50
 80024a4:	40005800 	.word	0x40005800
 80024a8:	000186a0 	.word	0x000186a0

080024ac <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80024b0:	4b1b      	ldr	r3, [pc, #108]	; (8002520 <MX_I2C3_Init+0x74>)
 80024b2:	4a1c      	ldr	r2, [pc, #112]	; (8002524 <MX_I2C3_Init+0x78>)
 80024b4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80024b6:	4b1a      	ldr	r3, [pc, #104]	; (8002520 <MX_I2C3_Init+0x74>)
 80024b8:	4a1b      	ldr	r2, [pc, #108]	; (8002528 <MX_I2C3_Init+0x7c>)
 80024ba:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80024bc:	4b18      	ldr	r3, [pc, #96]	; (8002520 <MX_I2C3_Init+0x74>)
 80024be:	2200      	movs	r2, #0
 80024c0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80024c2:	4b17      	ldr	r3, [pc, #92]	; (8002520 <MX_I2C3_Init+0x74>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024c8:	4b15      	ldr	r3, [pc, #84]	; (8002520 <MX_I2C3_Init+0x74>)
 80024ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80024ce:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024d0:	4b13      	ldr	r3, [pc, #76]	; (8002520 <MX_I2C3_Init+0x74>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80024d6:	4b12      	ldr	r3, [pc, #72]	; (8002520 <MX_I2C3_Init+0x74>)
 80024d8:	2200      	movs	r2, #0
 80024da:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024dc:	4b10      	ldr	r3, [pc, #64]	; (8002520 <MX_I2C3_Init+0x74>)
 80024de:	2200      	movs	r2, #0
 80024e0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024e2:	4b0f      	ldr	r3, [pc, #60]	; (8002520 <MX_I2C3_Init+0x74>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80024e8:	480d      	ldr	r0, [pc, #52]	; (8002520 <MX_I2C3_Init+0x74>)
 80024ea:	f00a f99b 	bl	800c824 <HAL_I2C_Init>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80024f4:	f000 fa72 	bl	80029dc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80024f8:	2100      	movs	r1, #0
 80024fa:	4809      	ldr	r0, [pc, #36]	; (8002520 <MX_I2C3_Init+0x74>)
 80024fc:	f00b f987 	bl	800d80e <HAL_I2CEx_ConfigAnalogFilter>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8002506:	f000 fa69 	bl	80029dc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800250a:	2100      	movs	r1, #0
 800250c:	4804      	ldr	r0, [pc, #16]	; (8002520 <MX_I2C3_Init+0x74>)
 800250e:	f00b f9ba 	bl	800d886 <HAL_I2CEx_ConfigDigitalFilter>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8002518:	f000 fa60 	bl	80029dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800251c:	bf00      	nop
 800251e:	bd80      	pop	{r7, pc}
 8002520:	20005bfc 	.word	0x20005bfc
 8002524:	40005c00 	.word	0x40005c00
 8002528:	000186a0 	.word	0x000186a0

0800252c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b08c      	sub	sp, #48	; 0x30
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002534:	f107 031c 	add.w	r3, r7, #28
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]
 800253c:	605a      	str	r2, [r3, #4]
 800253e:	609a      	str	r2, [r3, #8]
 8002540:	60da      	str	r2, [r3, #12]
 8002542:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a42      	ldr	r2, [pc, #264]	; (8002654 <HAL_I2C_MspInit+0x128>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d12d      	bne.n	80025aa <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800254e:	2300      	movs	r3, #0
 8002550:	61bb      	str	r3, [r7, #24]
 8002552:	4b41      	ldr	r3, [pc, #260]	; (8002658 <HAL_I2C_MspInit+0x12c>)
 8002554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002556:	4a40      	ldr	r2, [pc, #256]	; (8002658 <HAL_I2C_MspInit+0x12c>)
 8002558:	f043 0302 	orr.w	r3, r3, #2
 800255c:	6313      	str	r3, [r2, #48]	; 0x30
 800255e:	4b3e      	ldr	r3, [pc, #248]	; (8002658 <HAL_I2C_MspInit+0x12c>)
 8002560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	61bb      	str	r3, [r7, #24]
 8002568:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800256a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800256e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002570:	2312      	movs	r3, #18
 8002572:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002574:	2301      	movs	r3, #1
 8002576:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002578:	2303      	movs	r3, #3
 800257a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800257c:	2304      	movs	r3, #4
 800257e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002580:	f107 031c 	add.w	r3, r7, #28
 8002584:	4619      	mov	r1, r3
 8002586:	4835      	ldr	r0, [pc, #212]	; (800265c <HAL_I2C_MspInit+0x130>)
 8002588:	f009 ff56 	bl	800c438 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]
 8002590:	4b31      	ldr	r3, [pc, #196]	; (8002658 <HAL_I2C_MspInit+0x12c>)
 8002592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002594:	4a30      	ldr	r2, [pc, #192]	; (8002658 <HAL_I2C_MspInit+0x12c>)
 8002596:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800259a:	6413      	str	r3, [r2, #64]	; 0x40
 800259c:	4b2e      	ldr	r3, [pc, #184]	; (8002658 <HAL_I2C_MspInit+0x12c>)
 800259e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025a4:	617b      	str	r3, [r7, #20]
 80025a6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80025a8:	e050      	b.n	800264c <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C3)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a2c      	ldr	r2, [pc, #176]	; (8002660 <HAL_I2C_MspInit+0x134>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d14b      	bne.n	800264c <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025b4:	2300      	movs	r3, #0
 80025b6:	613b      	str	r3, [r7, #16]
 80025b8:	4b27      	ldr	r3, [pc, #156]	; (8002658 <HAL_I2C_MspInit+0x12c>)
 80025ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025bc:	4a26      	ldr	r2, [pc, #152]	; (8002658 <HAL_I2C_MspInit+0x12c>)
 80025be:	f043 0304 	orr.w	r3, r3, #4
 80025c2:	6313      	str	r3, [r2, #48]	; 0x30
 80025c4:	4b24      	ldr	r3, [pc, #144]	; (8002658 <HAL_I2C_MspInit+0x12c>)
 80025c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c8:	f003 0304 	and.w	r3, r3, #4
 80025cc:	613b      	str	r3, [r7, #16]
 80025ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025d0:	2300      	movs	r3, #0
 80025d2:	60fb      	str	r3, [r7, #12]
 80025d4:	4b20      	ldr	r3, [pc, #128]	; (8002658 <HAL_I2C_MspInit+0x12c>)
 80025d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d8:	4a1f      	ldr	r2, [pc, #124]	; (8002658 <HAL_I2C_MspInit+0x12c>)
 80025da:	f043 0301 	orr.w	r3, r3, #1
 80025de:	6313      	str	r3, [r2, #48]	; 0x30
 80025e0:	4b1d      	ldr	r3, [pc, #116]	; (8002658 <HAL_I2C_MspInit+0x12c>)
 80025e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e4:	f003 0301 	and.w	r3, r3, #1
 80025e8:	60fb      	str	r3, [r7, #12]
 80025ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80025ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025f2:	2312      	movs	r3, #18
 80025f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025f6:	2301      	movs	r3, #1
 80025f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025fa:	2303      	movs	r3, #3
 80025fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80025fe:	2304      	movs	r3, #4
 8002600:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002602:	f107 031c 	add.w	r3, r7, #28
 8002606:	4619      	mov	r1, r3
 8002608:	4816      	ldr	r0, [pc, #88]	; (8002664 <HAL_I2C_MspInit+0x138>)
 800260a:	f009 ff15 	bl	800c438 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800260e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002612:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002614:	2312      	movs	r3, #18
 8002616:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002618:	2301      	movs	r3, #1
 800261a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800261c:	2303      	movs	r3, #3
 800261e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002620:	2304      	movs	r3, #4
 8002622:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002624:	f107 031c 	add.w	r3, r7, #28
 8002628:	4619      	mov	r1, r3
 800262a:	480f      	ldr	r0, [pc, #60]	; (8002668 <HAL_I2C_MspInit+0x13c>)
 800262c:	f009 ff04 	bl	800c438 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002630:	2300      	movs	r3, #0
 8002632:	60bb      	str	r3, [r7, #8]
 8002634:	4b08      	ldr	r3, [pc, #32]	; (8002658 <HAL_I2C_MspInit+0x12c>)
 8002636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002638:	4a07      	ldr	r2, [pc, #28]	; (8002658 <HAL_I2C_MspInit+0x12c>)
 800263a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800263e:	6413      	str	r3, [r2, #64]	; 0x40
 8002640:	4b05      	ldr	r3, [pc, #20]	; (8002658 <HAL_I2C_MspInit+0x12c>)
 8002642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002644:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002648:	60bb      	str	r3, [r7, #8]
 800264a:	68bb      	ldr	r3, [r7, #8]
}
 800264c:	bf00      	nop
 800264e:	3730      	adds	r7, #48	; 0x30
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	40005800 	.word	0x40005800
 8002658:	40023800 	.word	0x40023800
 800265c:	40020400 	.word	0x40020400
 8002660:	40005c00 	.word	0x40005c00
 8002664:	40020800 	.word	0x40020800
 8002668:	40020000 	.word	0x40020000

0800266c <main>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int main(void){
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0
	MRT_STM_Init();
 8002670:	f000 f894 	bl	800279c <MRT_STM_Init>
	println("\r\n\r\nSTM Init...OK");
 8002674:	480c      	ldr	r0, [pc, #48]	; (80026a8 <main+0x3c>)
 8002676:	f7fe fd29 	bl	80010cc <println>

	MRT_Init();
 800267a:	f7fe fdc5 	bl	8001208 <MRT_Init>

	println("\r\n\r\n/****Starting FC****/\r\n\r\n");
 800267e:	480b      	ldr	r0, [pc, #44]	; (80026ac <main+0x40>)
 8002680:	f7fe fd24 	bl	80010cc <println>
	HAL_IWDG_Refresh(&hiwdg);
	buzz_startup_success();
 8002684:	f7fe fda8 	bl	80011d8 <buzz_startup_success>

	MRT_waitForLaunch();
 8002688:	f000 f8aa 	bl	80027e0 <MRT_waitForLaunch>
	//if (DEBUG) TESTING_LOOP(); //TODO remove

	//TODO I2C SENSORS (lsm and lps) SOMETIMES DON'T WANT TO WORK ANYMORE -> NEED TO RESET THE POWER (Enter quick standByMode?)

	//Initialize the os
	MX_FREERTOS_Init();
 800268c:	f7fe ffd2 	bl	8001634 <MX_FREERTOS_Init>

	//Starting the os
	println("\r\n/****Starting the OS****/\r\n");
 8002690:	4807      	ldr	r0, [pc, #28]	; (80026b0 <main+0x44>)
 8002692:	f7fe fd1b 	bl	80010cc <println>
	osKernelStart();
 8002696:	f00f f96d 	bl	8011974 <osKernelStart>

	println("SOMETHING WENT HORRIBLY WRONG, WAITING FOR WATCH DOG RESET");
 800269a:	4806      	ldr	r0, [pc, #24]	; (80026b4 <main+0x48>)
 800269c:	f7fe fd16 	bl	80010cc <println>
	HAL_IWDG_Refresh(&hiwdg);
	MRT_Deinit();
 80026a0:	f7fe fdc8 	bl	8001234 <MRT_Deinit>
	while (1){}
 80026a4:	e7fe      	b.n	80026a4 <main+0x38>
 80026a6:	bf00      	nop
 80026a8:	0801bd54 	.word	0x0801bd54
 80026ac:	0801bd68 	.word	0x0801bd68
 80026b0:	0801bd88 	.word	0x0801bd88
 80026b4:	0801bda8 	.word	0x0801bda8

080026b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b094      	sub	sp, #80	; 0x50
 80026bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026be:	f107 0320 	add.w	r3, r7, #32
 80026c2:	2230      	movs	r2, #48	; 0x30
 80026c4:	2100      	movs	r1, #0
 80026c6:	4618      	mov	r0, r3
 80026c8:	f013 fb2e 	bl	8015d28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026cc:	f107 030c 	add.w	r3, r7, #12
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]
 80026d4:	605a      	str	r2, [r3, #4]
 80026d6:	609a      	str	r2, [r3, #8]
 80026d8:	60da      	str	r2, [r3, #12]
 80026da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80026dc:	2300      	movs	r3, #0
 80026de:	60bb      	str	r3, [r7, #8]
 80026e0:	4b2c      	ldr	r3, [pc, #176]	; (8002794 <SystemClock_Config+0xdc>)
 80026e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e4:	4a2b      	ldr	r2, [pc, #172]	; (8002794 <SystemClock_Config+0xdc>)
 80026e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026ea:	6413      	str	r3, [r2, #64]	; 0x40
 80026ec:	4b29      	ldr	r3, [pc, #164]	; (8002794 <SystemClock_Config+0xdc>)
 80026ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026f4:	60bb      	str	r3, [r7, #8]
 80026f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80026f8:	2300      	movs	r3, #0
 80026fa:	607b      	str	r3, [r7, #4]
 80026fc:	4b26      	ldr	r3, [pc, #152]	; (8002798 <SystemClock_Config+0xe0>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a25      	ldr	r2, [pc, #148]	; (8002798 <SystemClock_Config+0xe0>)
 8002702:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002706:	6013      	str	r3, [r2, #0]
 8002708:	4b23      	ldr	r3, [pc, #140]	; (8002798 <SystemClock_Config+0xe0>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002710:	607b      	str	r3, [r7, #4]
 8002712:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002714:	2309      	movs	r3, #9
 8002716:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002718:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800271c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800271e:	2301      	movs	r3, #1
 8002720:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002722:	2302      	movs	r3, #2
 8002724:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002726:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800272a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800272c:	2308      	movs	r3, #8
 800272e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002730:	23b4      	movs	r3, #180	; 0xb4
 8002732:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002734:	2302      	movs	r3, #2
 8002736:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8002738:	2303      	movs	r3, #3
 800273a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800273c:	f107 0320 	add.w	r3, r7, #32
 8002740:	4618      	mov	r0, r3
 8002742:	f00b f96d 	bl	800da20 <HAL_RCC_OscConfig>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800274c:	f000 f946 	bl	80029dc <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002750:	f00b f916 	bl	800d980 <HAL_PWREx_EnableOverDrive>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800275a:	f000 f93f 	bl	80029dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800275e:	230f      	movs	r3, #15
 8002760:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002762:	2302      	movs	r3, #2
 8002764:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002766:	2300      	movs	r3, #0
 8002768:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800276a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800276e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002770:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002774:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002776:	f107 030c 	add.w	r3, r7, #12
 800277a:	2105      	movs	r1, #5
 800277c:	4618      	mov	r0, r3
 800277e:	f00b fbc7 	bl	800df10 <HAL_RCC_ClockConfig>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d001      	beq.n	800278c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002788:	f000 f928 	bl	80029dc <Error_Handler>
  }
}
 800278c:	bf00      	nop
 800278e:	3750      	adds	r7, #80	; 0x50
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	40023800 	.word	0x40023800
 8002798:	40007000 	.word	0x40007000

0800279c <MRT_STM_Init>:

/* USER CODE BEGIN 4 */

void MRT_STM_Init(void){
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
	HAL_Init();
 80027a0:	f009 f8c0 	bl	800b924 <HAL_Init>
	SystemClock_Config();
 80027a4:	f7ff ff88 	bl	80026b8 <SystemClock_Config>

	MX_GPIO_Init();
 80027a8:	f7ff fc9e 	bl	80020e8 <MX_GPIO_Init>
	MX_ADC1_Init();
 80027ac:	f7fe fe96 	bl	80014dc <MX_ADC1_Init>
	MX_I2C2_Init();
 80027b0:	f7ff fe3c 	bl	800242c <MX_I2C2_Init>
	MX_I2C3_Init();
 80027b4:	f7ff fe7a 	bl	80024ac <MX_I2C3_Init>
	MX_SPI2_Init();
 80027b8:	f000 fc00 	bl	8002fbc <MX_SPI2_Init>
	MX_SPI4_Init();
 80027bc:	f000 fc34 	bl	8003028 <MX_SPI4_Init>
	MX_SPI5_Init();
 80027c0:	f000 fc68 	bl	8003094 <MX_SPI5_Init>
	MX_TIM2_Init();
 80027c4:	f000 fe4a 	bl	800345c <MX_TIM2_Init>
	MX_UART8_Init();
 80027c8:	f000 ff16 	bl	80035f8 <MX_UART8_Init>
	MX_USART3_UART_Init();
 80027cc:	f000 ff3e 	bl	800364c <MX_USART3_UART_Init>
	MX_USART6_UART_Init();
 80027d0:	f000 ff66 	bl	80036a0 <MX_USART6_UART_Init>
	MX_RTC_Init();
 80027d4:	f000 f908 	bl	80029e8 <MX_RTC_Init>
	//MX_IWDG_Init(); TODO ADDED IN MRT_Init()
	MX_FATFS_Init();
 80027d8:	f00e ff9e 	bl	8011718 <MX_FATFS_Init>
}
 80027dc:	bf00      	nop
 80027de:	bd80      	pop	{r7, pc}

080027e0 <MRT_waitForLaunch>:

void MRT_waitForLaunch(void){
 80027e0:	b5b0      	push	{r4, r5, r7, lr}
 80027e2:	b0c6      	sub	sp, #280	; 0x118
 80027e4:	af04      	add	r7, sp, #16

	println("Waiting for launch command from ground station\r\n");
 80027e6:	4860      	ldr	r0, [pc, #384]	; (8002968 <MRT_waitForLaunch+0x188>)
 80027e8:	f7fe fc70 	bl	80010cc <println>

	//TODO for testing (saved in wd thread)
	hlps22hh.getPressure();
 80027ec:	4b5f      	ldr	r3, [pc, #380]	; (800296c <MRT_waitForLaunch+0x18c>)
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	4798      	blx	r3
	rtc_bckp_reg_alt_pad = MRT_getAltitude(hlps22hh.pressure_hPa);
 80027f2:	4b5e      	ldr	r3, [pc, #376]	; (800296c <MRT_waitForLaunch+0x18c>)
 80027f4:	edd3 7a00 	vldr	s15, [r3]
 80027f8:	eeb0 0a67 	vmov.f32	s0, s15
 80027fc:	f001 f858 	bl	80038b0 <MRT_getAltitude>
 8002800:	eef0 7a40 	vmov.f32	s15, s0
 8002804:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002808:	ee17 2a90 	vmov	r2, s15
 800280c:	4b58      	ldr	r3, [pc, #352]	; (8002970 <MRT_waitForLaunch+0x190>)
 800280e:	601a      	str	r2, [r3, #0]
	MRT_RTC_setBackupReg(FC_STATE_ALT_PAD, rtc_bckp_reg_alt_pad);
 8002810:	4b57      	ldr	r3, [pc, #348]	; (8002970 <MRT_waitForLaunch+0x190>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4619      	mov	r1, r3
 8002816:	2009      	movs	r0, #9
 8002818:	f000 fbb2 	bl	8002f80 <MRT_RTC_setBackupReg>

	char radio_buffer[RADIO_BUFFER_SIZE];
	radio_command cmd = -1;
 800281c:	23ff      	movs	r3, #255	; 0xff
 800281e:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

	//Poll propulsion until launch command sent
	while((XTEND_ || SRADIO_) && ejection_stage_flag == PAD && wu_flag == 0){
 8002822:	e05c      	b.n	80028de <MRT_waitForLaunch+0xfe>
		HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, SET);
 8002824:	2201      	movs	r2, #1
 8002826:	2108      	movs	r1, #8
 8002828:	4852      	ldr	r0, [pc, #328]	; (8002974 <MRT_waitForLaunch+0x194>)
 800282a:	f009 ffc9 	bl	800c7c0 <HAL_GPIO_WritePin>

		HAL_IWDG_Refresh(&hiwdg);

		//Poll propulsion sensors
		MRT_pollPropulsion();
 800282e:	f002 faff 	bl	8004e30 <MRT_pollPropulsion>

		//Send propulsion data
		memset(radio_buffer, 0, RADIO_BUFFER_SIZE);
 8002832:	1d3b      	adds	r3, r7, #4
 8002834:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002838:	2100      	movs	r1, #0
 800283a:	4618      	mov	r0, r3
 800283c:	f013 fa74 	bl	8015d28 <memset>
		sprintf(radio_buffer,"P,%.2f,%.2f, %i,E",transducer_voltage,thermocouple_temperature,(int) valve_status);
 8002840:	4b4d      	ldr	r3, [pc, #308]	; (8002978 <MRT_waitForLaunch+0x198>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4618      	mov	r0, r3
 8002846:	f7fd fe9f 	bl	8000588 <__aeabi_f2d>
 800284a:	4604      	mov	r4, r0
 800284c:	460d      	mov	r5, r1
 800284e:	4b4b      	ldr	r3, [pc, #300]	; (800297c <MRT_waitForLaunch+0x19c>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4618      	mov	r0, r3
 8002854:	f7fd fe98 	bl	8000588 <__aeabi_f2d>
 8002858:	4602      	mov	r2, r0
 800285a:	460b      	mov	r3, r1
 800285c:	4948      	ldr	r1, [pc, #288]	; (8002980 <MRT_waitForLaunch+0x1a0>)
 800285e:	7809      	ldrb	r1, [r1, #0]
 8002860:	1d38      	adds	r0, r7, #4
 8002862:	9102      	str	r1, [sp, #8]
 8002864:	e9cd 2300 	strd	r2, r3, [sp]
 8002868:	4622      	mov	r2, r4
 800286a:	462b      	mov	r3, r5
 800286c:	4945      	ldr	r1, [pc, #276]	; (8002984 <MRT_waitForLaunch+0x1a4>)
 800286e:	f014 fd57 	bl	8017320 <siprintf>
		MRT_radio_tx(radio_buffer);
 8002872:	1d3b      	adds	r3, r7, #4
 8002874:	4618      	mov	r0, r3
 8002876:	f007 fecb 	bl	800a610 <MRT_radio_tx>


		//Check for launch command
		memset(radio_buffer, 0, RADIO_BUFFER_SIZE);
 800287a:	1d3b      	adds	r3, r7, #4
 800287c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002880:	2100      	movs	r1, #0
 8002882:	4618      	mov	r0, r3
 8002884:	f013 fa50 	bl	8015d28 <memset>
		MRT_radio_rx(radio_buffer, 6, 0x500); //Timeout is about 1.2 sec (should be less than 5 sec)
 8002888:	1d3b      	adds	r3, r7, #4
 800288a:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 800288e:	2106      	movs	r1, #6
 8002890:	4618      	mov	r0, r3
 8002892:	f007 fee3 	bl	800a65c <MRT_radio_rx>
		cmd = radio_parse_command(radio_buffer);
 8002896:	1d3b      	adds	r3, r7, #4
 8002898:	4618      	mov	r0, r3
 800289a:	f007 ff5b 	bl	800a754 <radio_parse_command>
 800289e:	4603      	mov	r3, r0
 80028a0:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
		if (cmd == LAUNCH){
 80028a4:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d10b      	bne.n	80028c4 <MRT_waitForLaunch+0xe4>
			//Update ejection stage flag and save it
			ejection_stage_flag = BOOST;
 80028ac:	4b36      	ldr	r3, [pc, #216]	; (8002988 <MRT_waitForLaunch+0x1a8>)
 80028ae:	2201      	movs	r2, #1
 80028b0:	701a      	strb	r2, [r3, #0]
			rtc_bckp_reg_ejection_stage = BOOST;
 80028b2:	4b36      	ldr	r3, [pc, #216]	; (800298c <MRT_waitForLaunch+0x1ac>)
 80028b4:	2201      	movs	r2, #1
 80028b6:	601a      	str	r2, [r3, #0]
			ext_flash_ejection_stage = BOOST;
 80028b8:	4b35      	ldr	r3, [pc, #212]	; (8002990 <MRT_waitForLaunch+0x1b0>)
 80028ba:	2201      	movs	r2, #1
 80028bc:	701a      	strb	r2, [r3, #0]
			MRT_saveFlagValue(FC_STATE_FLIGHT);
 80028be:	2004      	movs	r0, #4
 80028c0:	f001 f9c8 	bl	8003c54 <MRT_saveFlagValue>
		}
		execute_parsed_command(cmd);
 80028c4:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 80028c8:	4618      	mov	r0, r3
 80028ca:	f007 ffaf 	bl	800a82c <execute_parsed_command>

		HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 80028ce:	2200      	movs	r2, #0
 80028d0:	2108      	movs	r1, #8
 80028d2:	4828      	ldr	r0, [pc, #160]	; (8002974 <MRT_waitForLaunch+0x194>)
 80028d4:	f009 ff74 	bl	800c7c0 <HAL_GPIO_WritePin>


		//Reset IWDG timer
		HAL_IWDG_Refresh(&hiwdg);

		HAL_Delay(1000/PRE_APOGEE_SEND_FREQ);
 80028d8:	2014      	movs	r0, #20
 80028da:	f009 f865 	bl	800b9a8 <HAL_Delay>
	while((XTEND_ || SRADIO_) && ejection_stage_flag == PAD && wu_flag == 0){
 80028de:	4b2a      	ldr	r3, [pc, #168]	; (8002988 <MRT_waitForLaunch+0x1a8>)
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d103      	bne.n	80028ee <MRT_waitForLaunch+0x10e>
 80028e6:	4b2b      	ldr	r3, [pc, #172]	; (8002994 <MRT_waitForLaunch+0x1b4>)
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d09a      	beq.n	8002824 <MRT_waitForLaunch+0x44>
	}


	//TODO testing time (saved in watchdog thread
	 //Get RTC time
	 HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80028ee:	2200      	movs	r2, #0
 80028f0:	4929      	ldr	r1, [pc, #164]	; (8002998 <MRT_waitForLaunch+0x1b8>)
 80028f2:	482a      	ldr	r0, [pc, #168]	; (800299c <MRT_waitForLaunch+0x1bc>)
 80028f4:	f00c f844 	bl	800e980 <HAL_RTC_GetTime>
	 HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80028f8:	2200      	movs	r2, #0
 80028fa:	4929      	ldr	r1, [pc, #164]	; (80029a0 <MRT_waitForLaunch+0x1c0>)
 80028fc:	4827      	ldr	r0, [pc, #156]	; (800299c <MRT_waitForLaunch+0x1bc>)
 80028fe:	f00c f944 	bl	800eb8a <HAL_RTC_GetDate>
	 prev_min = sTime.Minutes;
 8002902:	4b25      	ldr	r3, [pc, #148]	; (8002998 <MRT_waitForLaunch+0x1b8>)
 8002904:	785a      	ldrb	r2, [r3, #1]
 8002906:	4b27      	ldr	r3, [pc, #156]	; (80029a4 <MRT_waitForLaunch+0x1c4>)
 8002908:	701a      	strb	r2, [r3, #0]
	 prev_sec = sTime.Seconds;
 800290a:	4b23      	ldr	r3, [pc, #140]	; (8002998 <MRT_waitForLaunch+0x1b8>)
 800290c:	789a      	ldrb	r2, [r3, #2]
 800290e:	4b26      	ldr	r3, [pc, #152]	; (80029a8 <MRT_waitForLaunch+0x1c8>)
 8002910:	701a      	strb	r2, [r3, #0]
	 if (__HAL_RTC_SHIFT_GET_FLAG(&hrtc, RTC_FLAG_SHPF)) prev_sec++; //Adjust following the user manual
 8002912:	4b22      	ldr	r3, [pc, #136]	; (800299c <MRT_waitForLaunch+0x1bc>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	f003 0308 	and.w	r3, r3, #8
 800291c:	2b00      	cmp	r3, #0
 800291e:	d005      	beq.n	800292c <MRT_waitForLaunch+0x14c>
 8002920:	4b21      	ldr	r3, [pc, #132]	; (80029a8 <MRT_waitForLaunch+0x1c8>)
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	3301      	adds	r3, #1
 8002926:	b2da      	uxtb	r2, r3
 8002928:	4b1f      	ldr	r3, [pc, #124]	; (80029a8 <MRT_waitForLaunch+0x1c8>)
 800292a:	701a      	strb	r2, [r3, #0]
	 prev_subsec = sTime.SubSeconds;
 800292c:	4b1a      	ldr	r3, [pc, #104]	; (8002998 <MRT_waitForLaunch+0x1b8>)
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	4a1e      	ldr	r2, [pc, #120]	; (80029ac <MRT_waitForLaunch+0x1cc>)
 8002932:	6013      	str	r3, [r2, #0]
	 rtc_bckp_reg_pad_time = 100*prev_min + prev_sec;
 8002934:	4b1b      	ldr	r3, [pc, #108]	; (80029a4 <MRT_waitForLaunch+0x1c4>)
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	461a      	mov	r2, r3
 800293a:	2364      	movs	r3, #100	; 0x64
 800293c:	fb03 f302 	mul.w	r3, r3, r2
 8002940:	4a19      	ldr	r2, [pc, #100]	; (80029a8 <MRT_waitForLaunch+0x1c8>)
 8002942:	7812      	ldrb	r2, [r2, #0]
 8002944:	4413      	add	r3, r2
 8002946:	461a      	mov	r2, r3
 8002948:	4b19      	ldr	r3, [pc, #100]	; (80029b0 <MRT_waitForLaunch+0x1d0>)
 800294a:	601a      	str	r2, [r3, #0]
	 MRT_RTC_setBackupReg(FC_PAD_TIME, rtc_bckp_reg_pad_time);
 800294c:	4b18      	ldr	r3, [pc, #96]	; (80029b0 <MRT_waitForLaunch+0x1d0>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4619      	mov	r1, r3
 8002952:	200a      	movs	r0, #10
 8002954:	f000 fb14 	bl	8002f80 <MRT_RTC_setBackupReg>


	//Send acknowledgement
	MRT_radio_tx((char*) "LAUNCH COMMAND RECEIVED"); //TODO CHECK AT WHAT JASPER DID
 8002958:	4816      	ldr	r0, [pc, #88]	; (80029b4 <MRT_waitForLaunch+0x1d4>)
 800295a:	f007 fe59 	bl	800a610 <MRT_radio_tx>
}
 800295e:	bf00      	nop
 8002960:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8002964:	46bd      	mov	sp, r7
 8002966:	bdb0      	pop	{r4, r5, r7, pc}
 8002968:	0801bde4 	.word	0x0801bde4
 800296c:	20000438 	.word	0x20000438
 8002970:	200003b4 	.word	0x200003b4
 8002974:	40020800 	.word	0x40020800
 8002978:	20006068 	.word	0x20006068
 800297c:	20006064 	.word	0x20006064
 8002980:	20006062 	.word	0x20006062
 8002984:	0801be18 	.word	0x0801be18
 8002988:	200003f4 	.word	0x200003f4
 800298c:	200003a0 	.word	0x200003a0
 8002990:	200003e2 	.word	0x200003e2
 8002994:	200003f1 	.word	0x200003f1
 8002998:	20000350 	.word	0x20000350
 800299c:	20005ca4 	.word	0x20005ca4
 80029a0:	20000364 	.word	0x20000364
 80029a4:	200003f6 	.word	0x200003f6
 80029a8:	200003f7 	.word	0x200003f7
 80029ac:	200003f8 	.word	0x200003f8
 80029b0:	200003b8 	.word	0x200003b8
 80029b4:	0801be2c 	.word	0x0801be2c

080029b8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a04      	ldr	r2, [pc, #16]	; (80029d8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d101      	bne.n	80029ce <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80029ca:	f008 ffcd 	bl	800b968 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80029ce:	bf00      	nop
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	40001000 	.word	0x40001000

080029dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80029e0:	b672      	cpsid	i
}
 80029e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029e4:	e7fe      	b.n	80029e4 <Error_Handler+0x8>
	...

080029e8 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b090      	sub	sp, #64	; 0x40
 80029ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80029ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80029f2:	2200      	movs	r2, #0
 80029f4:	601a      	str	r2, [r3, #0]
 80029f6:	605a      	str	r2, [r3, #4]
 80029f8:	609a      	str	r2, [r3, #8]
 80029fa:	60da      	str	r2, [r3, #12]
 80029fc:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80029fe:	2300      	movs	r3, #0
 8002a00:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8002a02:	463b      	mov	r3, r7
 8002a04:	2228      	movs	r2, #40	; 0x28
 8002a06:	2100      	movs	r1, #0
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f013 f98d 	bl	8015d28 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002a0e:	4b3a      	ldr	r3, [pc, #232]	; (8002af8 <MX_RTC_Init+0x110>)
 8002a10:	4a3a      	ldr	r2, [pc, #232]	; (8002afc <MX_RTC_Init+0x114>)
 8002a12:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002a14:	4b38      	ldr	r3, [pc, #224]	; (8002af8 <MX_RTC_Init+0x110>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002a1a:	4b37      	ldr	r3, [pc, #220]	; (8002af8 <MX_RTC_Init+0x110>)
 8002a1c:	227f      	movs	r2, #127	; 0x7f
 8002a1e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002a20:	4b35      	ldr	r3, [pc, #212]	; (8002af8 <MX_RTC_Init+0x110>)
 8002a22:	22ff      	movs	r2, #255	; 0xff
 8002a24:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002a26:	4b34      	ldr	r3, [pc, #208]	; (8002af8 <MX_RTC_Init+0x110>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002a2c:	4b32      	ldr	r3, [pc, #200]	; (8002af8 <MX_RTC_Init+0x110>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002a32:	4b31      	ldr	r3, [pc, #196]	; (8002af8 <MX_RTC_Init+0x110>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002a38:	482f      	ldr	r0, [pc, #188]	; (8002af8 <MX_RTC_Init+0x110>)
 8002a3a:	f00b fe53 	bl	800e6e4 <HAL_RTC_Init>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8002a44:	f7ff ffca 	bl	80029dc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8002a54:	2300      	movs	r3, #0
 8002a56:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002a62:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a66:	2201      	movs	r2, #1
 8002a68:	4619      	mov	r1, r3
 8002a6a:	4823      	ldr	r0, [pc, #140]	; (8002af8 <MX_RTC_Init+0x110>)
 8002a6c:	f00b fecb 	bl	800e806 <HAL_RTC_SetTime>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d001      	beq.n	8002a7a <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8002a76:	f7ff ffb1 	bl	80029dc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8002a80:	2301      	movs	r3, #1
 8002a82:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 8002a86:	2301      	movs	r3, #1
 8002a88:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002a92:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a96:	2201      	movs	r2, #1
 8002a98:	4619      	mov	r1, r3
 8002a9a:	4817      	ldr	r0, [pc, #92]	; (8002af8 <MX_RTC_Init+0x110>)
 8002a9c:	f00b ffce 	bl	800ea3c <HAL_RTC_SetDate>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8002aa6:	f7ff ff99 	bl	80029dc <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002aba:	2300      	movs	r3, #0
 8002abc:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002aca:	2300      	movs	r3, #0
 8002acc:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8002ad4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ad8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002ada:	463b      	mov	r3, r7
 8002adc:	2201      	movs	r2, #1
 8002ade:	4619      	mov	r1, r3
 8002ae0:	4805      	ldr	r0, [pc, #20]	; (8002af8 <MX_RTC_Init+0x110>)
 8002ae2:	f00c f8a1 	bl	800ec28 <HAL_RTC_SetAlarm_IT>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8002aec:	f7ff ff76 	bl	80029dc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002af0:	bf00      	nop
 8002af2:	3740      	adds	r7, #64	; 0x40
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	20005ca4 	.word	0x20005ca4
 8002afc:	40002800 	.word	0x40002800

08002b00 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b08e      	sub	sp, #56	; 0x38
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b08:	f107 0308 	add.w	r3, r7, #8
 8002b0c:	2230      	movs	r2, #48	; 0x30
 8002b0e:	2100      	movs	r1, #0
 8002b10:	4618      	mov	r0, r3
 8002b12:	f013 f909 	bl	8015d28 <memset>
  if(rtcHandle->Instance==RTC)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a10      	ldr	r2, [pc, #64]	; (8002b5c <HAL_RTC_MspInit+0x5c>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d119      	bne.n	8002b54 <HAL_RTC_MspInit+0x54>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002b20:	2320      	movs	r3, #32
 8002b22:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002b24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b28:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b2a:	f107 0308 	add.w	r3, r7, #8
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f00b fc1a 	bl	800e368 <HAL_RCCEx_PeriphCLKConfig>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002b3a:	f7ff ff4f 	bl	80029dc <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002b3e:	4b08      	ldr	r3, [pc, #32]	; (8002b60 <HAL_RTC_MspInit+0x60>)
 8002b40:	2201      	movs	r2, #1
 8002b42:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8002b44:	2200      	movs	r2, #0
 8002b46:	2105      	movs	r1, #5
 8002b48:	2029      	movs	r0, #41	; 0x29
 8002b4a:	f009 fc3d 	bl	800c3c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002b4e:	2029      	movs	r0, #41	; 0x29
 8002b50:	f009 fc56 	bl	800c400 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002b54:	bf00      	nop
 8002b56:	3738      	adds	r7, #56	; 0x38
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	40002800 	.word	0x40002800
 8002b60:	42470e3c 	.word	0x42470e3c

08002b64 <MRT_rtc_Init>:


//**************************************************//
//FUNCTIONS

void MRT_rtc_Init(void){
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
	println("\r\nMRT RTC Init");
 8002b68:	4816      	ldr	r0, [pc, #88]	; (8002bc4 <MRT_rtc_Init+0x60>)
 8002b6a:	f7fe faaf 	bl	80010cc <println>

	print("\tSetting RTC to previous time...");
 8002b6e:	4816      	ldr	r0, [pc, #88]	; (8002bc8 <MRT_rtc_Init+0x64>)
 8002b70:	f7fe faca 	bl	8001108 <print>
	MRT_set_rtc(prev_hour,prev_min,prev_sec);
 8002b74:	4b15      	ldr	r3, [pc, #84]	; (8002bcc <MRT_rtc_Init+0x68>)
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	4a15      	ldr	r2, [pc, #84]	; (8002bd0 <MRT_rtc_Init+0x6c>)
 8002b7a:	7811      	ldrb	r1, [r2, #0]
 8002b7c:	4a15      	ldr	r2, [pc, #84]	; (8002bd4 <MRT_rtc_Init+0x70>)
 8002b7e:	7812      	ldrb	r2, [r2, #0]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f000 f8c3 	bl	8002d0c <MRT_set_rtc>
	println("OK");
 8002b86:	4814      	ldr	r0, [pc, #80]	; (8002bd8 <MRT_rtc_Init+0x74>)
 8002b88:	f7fe faa0 	bl	80010cc <println>

	#if ALARM_A_ACTIVE
		print("\tSetting alarmA...");
 8002b8c:	4813      	ldr	r0, [pc, #76]	; (8002bdc <MRT_rtc_Init+0x78>)
 8002b8e:	f7fe fabb 	bl	8001108 <print>
		HAL_Delay(2000); //To make sure that when you set the Alarm it doesn't go off automatically
 8002b92:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002b96:	f008 ff07 	bl	800b9a8 <HAL_Delay>
		if (wu_flag == 0){
 8002b9a:	4b11      	ldr	r3, [pc, #68]	; (8002be0 <MRT_rtc_Init+0x7c>)
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d105      	bne.n	8002bae <MRT_rtc_Init+0x4a>
			MRT_set_alarmA(PRE_WHEN_SLEEP_TIME_HOURS, PRE_WHEN_SLEEP_TIME_MIN, PRE_WHEN_SLEEP_TIME_SEC);
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	211e      	movs	r1, #30
 8002ba6:	2004      	movs	r0, #4
 8002ba8:	f000 f8f6 	bl	8002d98 <MRT_set_alarmA>
 8002bac:	e004      	b.n	8002bb8 <MRT_rtc_Init+0x54>
		}
		else{
			MRT_set_alarmA(POST_WHEN_SLEEP_TIME_HOURS, POST_WHEN_SLEEP_TIME_MIN, POST_WHEN_SLEEP_TIME_SEC);
 8002bae:	2200      	movs	r2, #0
 8002bb0:	2100      	movs	r1, #0
 8002bb2:	200e      	movs	r0, #14
 8002bb4:	f000 f8f0 	bl	8002d98 <MRT_set_alarmA>
		}
		println("OK");
 8002bb8:	4807      	ldr	r0, [pc, #28]	; (8002bd8 <MRT_rtc_Init+0x74>)
 8002bba:	f7fe fa87 	bl	80010cc <println>
	#endif
}
 8002bbe:	bf00      	nop
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	0801be44 	.word	0x0801be44
 8002bc8:	0801be54 	.word	0x0801be54
 8002bcc:	200003f5 	.word	0x200003f5
 8002bd0:	200003f6 	.word	0x200003f6
 8002bd4:	200003f7 	.word	0x200003f7
 8002bd8:	0801be78 	.word	0x0801be78
 8002bdc:	0801be7c 	.word	0x0801be7c
 8002be0:	200003f1 	.word	0x200003f1

08002be4 <MRT_clear_alarms_flags>:



void MRT_clear_alarms_flags(void){
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
	//Must be after alarm A was activated and before going to sleep

	print("Clearing the flags\r\n");
 8002be8:	482a      	ldr	r0, [pc, #168]	; (8002c94 <MRT_clear_alarms_flags+0xb0>)
 8002bea:	f7fe fa8d 	bl	8001108 <print>

	//Clear alarmA flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 8002bee:	4b2a      	ldr	r3, [pc, #168]	; (8002c98 <MRT_clear_alarms_flags+0xb4>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	22ca      	movs	r2, #202	; 0xca
 8002bf4:	625a      	str	r2, [r3, #36]	; 0x24
 8002bf6:	4b28      	ldr	r3, [pc, #160]	; (8002c98 <MRT_clear_alarms_flags+0xb4>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2253      	movs	r2, #83	; 0x53
 8002bfc:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET){
 8002bfe:	e008      	b.n	8002c12 <MRT_clear_alarms_flags+0x2e>
		//print("Clearing alarm A flag\r\n");
		__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8002c00:	4b25      	ldr	r3, [pc, #148]	; (8002c98 <MRT_clear_alarms_flags+0xb4>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	b2da      	uxtb	r2, r3
 8002c08:	4b23      	ldr	r3, [pc, #140]	; (8002c98 <MRT_clear_alarms_flags+0xb4>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8002c10:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET){
 8002c12:	4b21      	ldr	r3, [pc, #132]	; (8002c98 <MRT_clear_alarms_flags+0xb4>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d1ef      	bne.n	8002c00 <MRT_clear_alarms_flags+0x1c>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 8002c20:	4b1d      	ldr	r3, [pc, #116]	; (8002c98 <MRT_clear_alarms_flags+0xb4>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	22ff      	movs	r2, #255	; 0xff
 8002c26:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002c28:	4b1c      	ldr	r3, [pc, #112]	; (8002c9c <MRT_clear_alarms_flags+0xb8>)
 8002c2a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002c2e:	615a      	str	r2, [r3, #20]


  	//Clear alarmB flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 8002c30:	4b19      	ldr	r3, [pc, #100]	; (8002c98 <MRT_clear_alarms_flags+0xb4>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	22ca      	movs	r2, #202	; 0xca
 8002c36:	625a      	str	r2, [r3, #36]	; 0x24
 8002c38:	4b17      	ldr	r3, [pc, #92]	; (8002c98 <MRT_clear_alarms_flags+0xb4>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2253      	movs	r2, #83	; 0x53
 8002c3e:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET){
 8002c40:	e008      	b.n	8002c54 <MRT_clear_alarms_flags+0x70>
		//print("Clearing alarm B flag\r\n");
		__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRBF);
 8002c42:	4b15      	ldr	r3, [pc, #84]	; (8002c98 <MRT_clear_alarms_flags+0xb4>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	b2da      	uxtb	r2, r3
 8002c4a:	4b13      	ldr	r3, [pc, #76]	; (8002c98 <MRT_clear_alarms_flags+0xb4>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8002c52:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET){
 8002c54:	4b10      	ldr	r3, [pc, #64]	; (8002c98 <MRT_clear_alarms_flags+0xb4>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d1ef      	bne.n	8002c42 <MRT_clear_alarms_flags+0x5e>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 8002c62:	4b0d      	ldr	r3, [pc, #52]	; (8002c98 <MRT_clear_alarms_flags+0xb4>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	22ff      	movs	r2, #255	; 0xff
 8002c68:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002c6a:	4b0c      	ldr	r3, [pc, #48]	; (8002c9c <MRT_clear_alarms_flags+0xb8>)
 8002c6c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002c70:	615a      	str	r2, [r3, #20]

	/* Clear the WU FLAG */
	//print("Clearing wake up flag\r\n");
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8002c72:	4b0b      	ldr	r3, [pc, #44]	; (8002ca0 <MRT_clear_alarms_flags+0xbc>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a0a      	ldr	r2, [pc, #40]	; (8002ca0 <MRT_clear_alarms_flags+0xbc>)
 8002c78:	f043 0304 	orr.w	r3, r3, #4
 8002c7c:	6013      	str	r3, [r2, #0]

	/* clear the RTC Wake UP (WU) flag */
	//print("Clearing RTC wake up flag\r\n");
	__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 8002c7e:	4b06      	ldr	r3, [pc, #24]	; (8002c98 <MRT_clear_alarms_flags+0xb4>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	b2da      	uxtb	r2, r3
 8002c86:	4b04      	ldr	r3, [pc, #16]	; (8002c98 <MRT_clear_alarms_flags+0xb4>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002c8e:	60da      	str	r2, [r3, #12]
}
 8002c90:	bf00      	nop
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	0801be90 	.word	0x0801be90
 8002c98:	20005ca4 	.word	0x20005ca4
 8002c9c:	40013c00 	.word	0x40013c00
 8002ca0:	40007000 	.word	0x40007000

08002ca4 <MRT_StandByMode>:

/*
 * This function is called to enter standby mode
 * @param seconds: time before it wakes up (max of 36 hours)
 */
void MRT_StandByMode(uint32_t seconds){
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b08c      	sub	sp, #48	; 0x30
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
	print("\r\n/*****StandByMode*****/\r\n");
 8002cac:	4813      	ldr	r0, [pc, #76]	; (8002cfc <MRT_StandByMode+0x58>)
 8002cae:	f7fe fa2b 	bl	8001108 <print>

	/* Enable the WAKEUP PIN
	 * (Needs to be placed BEFORE clearing up the flags or else it wakes up as soon as we enter standby mode)*/
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8002cb2:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002cb6:	f00a fe25 	bl	800d904 <HAL_PWR_EnableWakeUpPin>

	/*Clear the flags so it doesn't wake up as soon as it goes to sleep*/
	MRT_clear_alarms_flags();
 8002cba:	f7ff ff93 	bl	8002be4 <MRT_clear_alarms_flags>

	//Setup RTC wake up timer
	println("Setting up RTCW");
 8002cbe:	4810      	ldr	r0, [pc, #64]	; (8002d00 <MRT_StandByMode+0x5c>)
 8002cc0:	f7fe fa04 	bl	80010cc <println>
	  Error_Handler();
	}
	*/

	char msg[30+sizeof(uint32_t)];
	sprintf(msg,"Going to sleep for %i seconds",(int) seconds);
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	f107 030c 	add.w	r3, r7, #12
 8002cca:	490e      	ldr	r1, [pc, #56]	; (8002d04 <MRT_StandByMode+0x60>)
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f014 fb27 	bl	8017320 <siprintf>
	println(msg);
 8002cd2:	f107 030c 	add.w	r3, r7, #12
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7fe f9f8 	bl	80010cc <println>

	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc,seconds, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8002cdc:	2204      	movs	r2, #4
 8002cde:	6879      	ldr	r1, [r7, #4]
 8002ce0:	4809      	ldr	r0, [pc, #36]	; (8002d08 <MRT_StandByMode+0x64>)
 8002ce2:	f00c f9b9 	bl	800f058 <HAL_RTCEx_SetWakeUpTimer_IT>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <MRT_StandByMode+0x4c>
	{
	  Error_Handler();
 8002cec:	f7ff fe76 	bl	80029dc <Error_Handler>
	}

	HAL_PWR_EnterSTANDBYMode();
 8002cf0:	f00a fe2e 	bl	800d950 <HAL_PWR_EnterSTANDBYMode>
}
 8002cf4:	bf00      	nop
 8002cf6:	3730      	adds	r7, #48	; 0x30
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	0801bea8 	.word	0x0801bea8
 8002d00:	0801bec4 	.word	0x0801bec4
 8002d04:	0801bed4 	.word	0x0801bed4
 8002d08:	20005ca4 	.word	0x20005ca4

08002d0c <MRT_set_rtc>:




void MRT_set_rtc(uint8_t h, uint8_t m, uint8_t s){
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b088      	sub	sp, #32
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	4603      	mov	r3, r0
 8002d14:	71fb      	strb	r3, [r7, #7]
 8002d16:	460b      	mov	r3, r1
 8002d18:	71bb      	strb	r3, [r7, #6]
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	717b      	strb	r3, [r7, #5]
	  /** Initialize RTC and set the Time and Date
	  */
	  RTC_TimeTypeDef sTime;

	  sTime.Hours = int_to_hex_table[h];
 8002d1e:	79fb      	ldrb	r3, [r7, #7]
 8002d20:	4a1a      	ldr	r2, [pc, #104]	; (8002d8c <MRT_set_rtc+0x80>)
 8002d22:	5cd3      	ldrb	r3, [r2, r3]
 8002d24:	733b      	strb	r3, [r7, #12]
	  sTime.Minutes = int_to_hex_table[m];
 8002d26:	79bb      	ldrb	r3, [r7, #6]
 8002d28:	4a18      	ldr	r2, [pc, #96]	; (8002d8c <MRT_set_rtc+0x80>)
 8002d2a:	5cd3      	ldrb	r3, [r2, r3]
 8002d2c:	737b      	strb	r3, [r7, #13]
	  sTime.Seconds = int_to_hex_table[s];
 8002d2e:	797b      	ldrb	r3, [r7, #5]
 8002d30:	4a16      	ldr	r2, [pc, #88]	; (8002d8c <MRT_set_rtc+0x80>)
 8002d32:	5cd3      	ldrb	r3, [r2, r3]
 8002d34:	73bb      	strb	r3, [r7, #14]
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002d36:	2300      	movs	r3, #0
 8002d38:	61bb      	str	r3, [r7, #24]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	61fb      	str	r3, [r7, #28]
	  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002d3e:	f107 030c 	add.w	r3, r7, #12
 8002d42:	2201      	movs	r2, #1
 8002d44:	4619      	mov	r1, r3
 8002d46:	4812      	ldr	r0, [pc, #72]	; (8002d90 <MRT_set_rtc+0x84>)
 8002d48:	f00b fd5d 	bl	800e806 <HAL_RTC_SetTime>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <MRT_set_rtc+0x4a>
	  {
	    Error_Handler();
 8002d52:	f7ff fe43 	bl	80029dc <Error_Handler>
	  }
	  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002d56:	4b0f      	ldr	r3, [pc, #60]	; (8002d94 <MRT_set_rtc+0x88>)
 8002d58:	2201      	movs	r2, #1
 8002d5a:	701a      	strb	r2, [r3, #0]
	  sDate.Month = RTC_MONTH_JANUARY;
 8002d5c:	4b0d      	ldr	r3, [pc, #52]	; (8002d94 <MRT_set_rtc+0x88>)
 8002d5e:	2201      	movs	r2, #1
 8002d60:	705a      	strb	r2, [r3, #1]
	  sDate.Date = 0x1;
 8002d62:	4b0c      	ldr	r3, [pc, #48]	; (8002d94 <MRT_set_rtc+0x88>)
 8002d64:	2201      	movs	r2, #1
 8002d66:	709a      	strb	r2, [r3, #2]
	  sDate.Year = 0x0;
 8002d68:	4b0a      	ldr	r3, [pc, #40]	; (8002d94 <MRT_set_rtc+0x88>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	70da      	strb	r2, [r3, #3]

	  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002d6e:	2201      	movs	r2, #1
 8002d70:	4908      	ldr	r1, [pc, #32]	; (8002d94 <MRT_set_rtc+0x88>)
 8002d72:	4807      	ldr	r0, [pc, #28]	; (8002d90 <MRT_set_rtc+0x84>)
 8002d74:	f00b fe62 	bl	800ea3c <HAL_RTC_SetDate>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <MRT_set_rtc+0x76>
	  {
	    Error_Handler();
 8002d7e:	f7ff fe2d 	bl	80029dc <Error_Handler>
	  }
}
 8002d82:	bf00      	nop
 8002d84:	3720      	adds	r7, #32
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	2000004c 	.word	0x2000004c
 8002d90:	20005ca4 	.word	0x20005ca4
 8002d94:	20000364 	.word	0x20000364

08002d98 <MRT_set_alarmA>:



void MRT_set_alarmA(uint8_t h, uint8_t m, uint8_t s){
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	71fb      	strb	r3, [r7, #7]
 8002da2:	460b      	mov	r3, r1
 8002da4:	71bb      	strb	r3, [r7, #6]
 8002da6:	4613      	mov	r3, r2
 8002da8:	717b      	strb	r3, [r7, #5]
	  /** Enable the Alarm A
	  */
	  sAlarm.AlarmTime.Hours = int_to_hex_table[h];
 8002daa:	79fb      	ldrb	r3, [r7, #7]
 8002dac:	4a1a      	ldr	r2, [pc, #104]	; (8002e18 <MRT_set_alarmA+0x80>)
 8002dae:	5cd2      	ldrb	r2, [r2, r3]
 8002db0:	4b1a      	ldr	r3, [pc, #104]	; (8002e1c <MRT_set_alarmA+0x84>)
 8002db2:	701a      	strb	r2, [r3, #0]
	  sAlarm.AlarmTime.Minutes = int_to_hex_table[m];
 8002db4:	79bb      	ldrb	r3, [r7, #6]
 8002db6:	4a18      	ldr	r2, [pc, #96]	; (8002e18 <MRT_set_alarmA+0x80>)
 8002db8:	5cd2      	ldrb	r2, [r2, r3]
 8002dba:	4b18      	ldr	r3, [pc, #96]	; (8002e1c <MRT_set_alarmA+0x84>)
 8002dbc:	705a      	strb	r2, [r3, #1]
	  sAlarm.AlarmTime.Seconds = int_to_hex_table[s];
 8002dbe:	797b      	ldrb	r3, [r7, #5]
 8002dc0:	4a15      	ldr	r2, [pc, #84]	; (8002e18 <MRT_set_alarmA+0x80>)
 8002dc2:	5cd2      	ldrb	r2, [r2, r3]
 8002dc4:	4b15      	ldr	r3, [pc, #84]	; (8002e1c <MRT_set_alarmA+0x84>)
 8002dc6:	709a      	strb	r2, [r3, #2]
	  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002dc8:	4b14      	ldr	r3, [pc, #80]	; (8002e1c <MRT_set_alarmA+0x84>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	605a      	str	r2, [r3, #4]
	  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002dce:	4b13      	ldr	r3, [pc, #76]	; (8002e1c <MRT_set_alarmA+0x84>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	60da      	str	r2, [r3, #12]
	  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002dd4:	4b11      	ldr	r3, [pc, #68]	; (8002e1c <MRT_set_alarmA+0x84>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	611a      	str	r2, [r3, #16]
	  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002dda:	4b10      	ldr	r3, [pc, #64]	; (8002e1c <MRT_set_alarmA+0x84>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	615a      	str	r2, [r3, #20]
	  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002de0:	4b0e      	ldr	r3, [pc, #56]	; (8002e1c <MRT_set_alarmA+0x84>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	619a      	str	r2, [r3, #24]
	  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002de6:	4b0d      	ldr	r3, [pc, #52]	; (8002e1c <MRT_set_alarmA+0x84>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	61da      	str	r2, [r3, #28]
	  sAlarm.AlarmDateWeekDay = 0x1;
 8002dec:	4b0b      	ldr	r3, [pc, #44]	; (8002e1c <MRT_set_alarmA+0x84>)
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 2020 	strb.w	r2, [r3, #32]
	  sAlarm.Alarm = RTC_ALARM_A;
 8002df4:	4b09      	ldr	r3, [pc, #36]	; (8002e1c <MRT_set_alarmA+0x84>)
 8002df6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002dfa:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	4907      	ldr	r1, [pc, #28]	; (8002e1c <MRT_set_alarmA+0x84>)
 8002e00:	4807      	ldr	r0, [pc, #28]	; (8002e20 <MRT_set_alarmA+0x88>)
 8002e02:	f00b ff11 	bl	800ec28 <HAL_RTC_SetAlarm_IT>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <MRT_set_alarmA+0x78>
	  {
	    Error_Handler();
 8002e0c:	f7ff fde6 	bl	80029dc <Error_Handler>
	  }
}
 8002e10:	bf00      	nop
 8002e12:	3708      	adds	r7, #8
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	2000004c 	.word	0x2000004c
 8002e1c:	20000368 	.word	0x20000368
 8002e20:	20005ca4 	.word	0x20005ca4

08002e24 <MRT_RTC_backup_regs_Init>:
							  &rtc_bckp_reg_alt_apogee, &rtc_bckp_reg_apogee_time, &rtc_bckp_reg_alt_main, &rtc_bckp_reg_main_time,
							  &rtc_bckp_reg_alt_landed, &rtc_bckp_reg_landed_time};


//Get all the backup regs values (initialization)
void MRT_RTC_backup_regs_Init(void){
 8002e24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e26:	b0cf      	sub	sp, #316	; 0x13c
 8002e28:	af08      	add	r7, sp, #32
	for (int i = 0; i < NB_RTC_BCKP_REGS; i++){
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002e30:	e011      	b.n	8002e56 <MRT_RTC_backup_regs_Init+0x32>
		*rtc_bckp_regs[i] = MRT_RTC_getBackupReg(i);
 8002e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e36:	b2da      	uxtb	r2, r3
 8002e38:	4924      	ldr	r1, [pc, #144]	; (8002ecc <MRT_RTC_backup_regs_Init+0xa8>)
 8002e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e3e:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 8002e42:	4610      	mov	r0, r2
 8002e44:	f000 f87e 	bl	8002f44 <MRT_RTC_getBackupReg>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < NB_RTC_BCKP_REGS; i++){
 8002e4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e50:	3301      	adds	r3, #1
 8002e52:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e5a:	2b12      	cmp	r3, #18
 8002e5c:	dde9      	ble.n	8002e32 <MRT_RTC_backup_regs_Init+0xe>
	}

	//TODO TESTING
	char buffer[256];
	sprintf(buffer, "ALTITUDES:\r\n\tGround: %i \tTime: %i"
 8002e5e:	4b1c      	ldr	r3, [pc, #112]	; (8002ed0 <MRT_RTC_backup_regs_Init+0xac>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	60fb      	str	r3, [r7, #12]
 8002e64:	4b1b      	ldr	r3, [pc, #108]	; (8002ed4 <MRT_RTC_backup_regs_Init+0xb0>)
 8002e66:	6819      	ldr	r1, [r3, #0]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	4b1b      	ldr	r3, [pc, #108]	; (8002ed8 <MRT_RTC_backup_regs_Init+0xb4>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a1b      	ldr	r2, [pc, #108]	; (8002edc <MRT_RTC_backup_regs_Init+0xb8>)
 8002e70:	6812      	ldr	r2, [r2, #0]
 8002e72:	491b      	ldr	r1, [pc, #108]	; (8002ee0 <MRT_RTC_backup_regs_Init+0xbc>)
 8002e74:	6809      	ldr	r1, [r1, #0]
 8002e76:	481b      	ldr	r0, [pc, #108]	; (8002ee4 <MRT_RTC_backup_regs_Init+0xc0>)
 8002e78:	6800      	ldr	r0, [r0, #0]
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	4c1a      	ldr	r4, [pc, #104]	; (8002ee8 <MRT_RTC_backup_regs_Init+0xc4>)
 8002e7e:	6824      	ldr	r4, [r4, #0]
 8002e80:	4d1a      	ldr	r5, [pc, #104]	; (8002eec <MRT_RTC_backup_regs_Init+0xc8>)
 8002e82:	682d      	ldr	r5, [r5, #0]
 8002e84:	4e1a      	ldr	r6, [pc, #104]	; (8002ef0 <MRT_RTC_backup_regs_Init+0xcc>)
 8002e86:	6836      	ldr	r6, [r6, #0]
 8002e88:	481a      	ldr	r0, [pc, #104]	; (8002ef4 <MRT_RTC_backup_regs_Init+0xd0>)
 8002e8a:	6800      	ldr	r0, [r0, #0]
 8002e8c:	f107 0c14 	add.w	ip, r7, #20
 8002e90:	9007      	str	r0, [sp, #28]
 8002e92:	9606      	str	r6, [sp, #24]
 8002e94:	9505      	str	r5, [sp, #20]
 8002e96:	9404      	str	r4, [sp, #16]
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	9003      	str	r0, [sp, #12]
 8002e9c:	9102      	str	r1, [sp, #8]
 8002e9e:	9201      	str	r2, [sp, #4]
 8002ea0:	9300      	str	r3, [sp, #0]
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	68fa      	ldr	r2, [r7, #12]
 8002ea6:	4914      	ldr	r1, [pc, #80]	; (8002ef8 <MRT_RTC_backup_regs_Init+0xd4>)
 8002ea8:	4660      	mov	r0, ip
 8002eaa:	f014 fa39 	bl	8017320 <siprintf>
					"\r\n\tMain: %i \tTime: %i"
					"\r\n\tLanded: %i \tTime: %i\r\n",
			rtc_bckp_reg_alt_pad, rtc_bckp_reg_pad_time,  rtc_bckp_reg_alt_true_apogee, rtc_bckp_reg_true_apogee_time,
			rtc_bckp_reg_alt_apogee, rtc_bckp_reg_apogee_time, rtc_bckp_reg_alt_main, rtc_bckp_reg_main_time,
			rtc_bckp_reg_alt_landed, rtc_bckp_reg_landed_time);
	print(buffer);
 8002eae:	f107 0314 	add.w	r3, r7, #20
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7fe f928 	bl	8001108 <print>

	HAL_Delay(2000);
 8002eb8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002ebc:	f008 fd74 	bl	800b9a8 <HAL_Delay>
}
 8002ec0:	bf00      	nop
 8002ec2:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	20000000 	.word	0x20000000
 8002ed0:	200003b4 	.word	0x200003b4
 8002ed4:	200003b8 	.word	0x200003b8
 8002ed8:	200003bc 	.word	0x200003bc
 8002edc:	200003c0 	.word	0x200003c0
 8002ee0:	200003c4 	.word	0x200003c4
 8002ee4:	200003c8 	.word	0x200003c8
 8002ee8:	200003cc 	.word	0x200003cc
 8002eec:	200003d0 	.word	0x200003d0
 8002ef0:	200003d4 	.word	0x200003d4
 8002ef4:	200003d8 	.word	0x200003d8
 8002ef8:	0801bef4 	.word	0x0801bef4

08002efc <MRT_RTC_clearBackupRegs>:

// initializes backup register values to zero
void MRT_RTC_clearBackupRegs(void) {
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 8002f02:	4b0f      	ldr	r3, [pc, #60]	; (8002f40 <MRT_RTC_clearBackupRegs+0x44>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	22ca      	movs	r2, #202	; 0xca
 8002f08:	625a      	str	r2, [r3, #36]	; 0x24
 8002f0a:	4b0d      	ldr	r3, [pc, #52]	; (8002f40 <MRT_RTC_clearBackupRegs+0x44>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2253      	movs	r2, #83	; 0x53
 8002f10:	625a      	str	r2, [r3, #36]	; 0x24
	for (uint8_t i = 0; i < 20; i++) {
 8002f12:	2300      	movs	r3, #0
 8002f14:	71fb      	strb	r3, [r7, #7]
 8002f16:	e008      	b.n	8002f2a <MRT_RTC_clearBackupRegs+0x2e>
		HAL_RTCEx_BKUPWrite(&hrtc, i, 0);	// set all backup register values to zero
 8002f18:	79fb      	ldrb	r3, [r7, #7]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	4808      	ldr	r0, [pc, #32]	; (8002f40 <MRT_RTC_clearBackupRegs+0x44>)
 8002f20:	f00c f9b2 	bl	800f288 <HAL_RTCEx_BKUPWrite>
	for (uint8_t i = 0; i < 20; i++) {
 8002f24:	79fb      	ldrb	r3, [r7, #7]
 8002f26:	3301      	adds	r3, #1
 8002f28:	71fb      	strb	r3, [r7, #7]
 8002f2a:	79fb      	ldrb	r3, [r7, #7]
 8002f2c:	2b13      	cmp	r3, #19
 8002f2e:	d9f3      	bls.n	8002f18 <MRT_RTC_clearBackupRegs+0x1c>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 8002f30:	4b03      	ldr	r3, [pc, #12]	; (8002f40 <MRT_RTC_clearBackupRegs+0x44>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	22ff      	movs	r2, #255	; 0xff
 8002f36:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002f38:	bf00      	nop
 8002f3a:	3708      	adds	r7, #8
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	20005ca4 	.word	0x20005ca4

08002f44 <MRT_RTC_getBackupReg>:

// gets the backup register value for the specified state
uint32_t MRT_RTC_getBackupReg(rtc_backup_reg state) {
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	71fb      	strb	r3, [r7, #7]
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 8002f4e:	4b0b      	ldr	r3, [pc, #44]	; (8002f7c <MRT_RTC_getBackupReg+0x38>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	22ca      	movs	r2, #202	; 0xca
 8002f54:	625a      	str	r2, [r3, #36]	; 0x24
 8002f56:	4b09      	ldr	r3, [pc, #36]	; (8002f7c <MRT_RTC_getBackupReg+0x38>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2253      	movs	r2, #83	; 0x53
 8002f5c:	625a      	str	r2, [r3, #36]	; 0x24
	uint32_t val = HAL_RTCEx_BKUPRead(&hrtc, (uint32_t) state);
 8002f5e:	79fb      	ldrb	r3, [r7, #7]
 8002f60:	4619      	mov	r1, r3
 8002f62:	4806      	ldr	r0, [pc, #24]	; (8002f7c <MRT_RTC_getBackupReg+0x38>)
 8002f64:	f00c f9aa 	bl	800f2bc <HAL_RTCEx_BKUPRead>
 8002f68:	60f8      	str	r0, [r7, #12]
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 8002f6a:	4b04      	ldr	r3, [pc, #16]	; (8002f7c <MRT_RTC_getBackupReg+0x38>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	22ff      	movs	r2, #255	; 0xff
 8002f70:	625a      	str	r2, [r3, #36]	; 0x24
	return val;
 8002f72:	68fb      	ldr	r3, [r7, #12]
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3710      	adds	r7, #16
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	20005ca4 	.word	0x20005ca4

08002f80 <MRT_RTC_setBackupReg>:

// sets the backup register value for the specified state
void MRT_RTC_setBackupReg(rtc_backup_reg state, uint32_t value) {
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b082      	sub	sp, #8
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	6039      	str	r1, [r7, #0]
 8002f8a:	71fb      	strb	r3, [r7, #7]
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 8002f8c:	4b0a      	ldr	r3, [pc, #40]	; (8002fb8 <MRT_RTC_setBackupReg+0x38>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	22ca      	movs	r2, #202	; 0xca
 8002f92:	625a      	str	r2, [r3, #36]	; 0x24
 8002f94:	4b08      	ldr	r3, [pc, #32]	; (8002fb8 <MRT_RTC_setBackupReg+0x38>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2253      	movs	r2, #83	; 0x53
 8002f9a:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_RTCEx_BKUPWrite(&hrtc, (uint32_t) state, value);
 8002f9c:	79fb      	ldrb	r3, [r7, #7]
 8002f9e:	683a      	ldr	r2, [r7, #0]
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	4805      	ldr	r0, [pc, #20]	; (8002fb8 <MRT_RTC_setBackupReg+0x38>)
 8002fa4:	f00c f970 	bl	800f288 <HAL_RTCEx_BKUPWrite>
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 8002fa8:	4b03      	ldr	r3, [pc, #12]	; (8002fb8 <MRT_RTC_setBackupReg+0x38>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	22ff      	movs	r2, #255	; 0xff
 8002fae:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002fb0:	bf00      	nop
 8002fb2:	3708      	adds	r7, #8
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	20005ca4 	.word	0x20005ca4

08002fbc <MX_SPI2_Init>:
SPI_HandleTypeDef hspi4;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002fc0:	4b17      	ldr	r3, [pc, #92]	; (8003020 <MX_SPI2_Init+0x64>)
 8002fc2:	4a18      	ldr	r2, [pc, #96]	; (8003024 <MX_SPI2_Init+0x68>)
 8002fc4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002fc6:	4b16      	ldr	r3, [pc, #88]	; (8003020 <MX_SPI2_Init+0x64>)
 8002fc8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002fcc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002fce:	4b14      	ldr	r3, [pc, #80]	; (8003020 <MX_SPI2_Init+0x64>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002fd4:	4b12      	ldr	r3, [pc, #72]	; (8003020 <MX_SPI2_Init+0x64>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002fda:	4b11      	ldr	r3, [pc, #68]	; (8003020 <MX_SPI2_Init+0x64>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002fe0:	4b0f      	ldr	r3, [pc, #60]	; (8003020 <MX_SPI2_Init+0x64>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002fe6:	4b0e      	ldr	r3, [pc, #56]	; (8003020 <MX_SPI2_Init+0x64>)
 8002fe8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fec:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002fee:	4b0c      	ldr	r3, [pc, #48]	; (8003020 <MX_SPI2_Init+0x64>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ff4:	4b0a      	ldr	r3, [pc, #40]	; (8003020 <MX_SPI2_Init+0x64>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002ffa:	4b09      	ldr	r3, [pc, #36]	; (8003020 <MX_SPI2_Init+0x64>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003000:	4b07      	ldr	r3, [pc, #28]	; (8003020 <MX_SPI2_Init+0x64>)
 8003002:	2200      	movs	r2, #0
 8003004:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003006:	4b06      	ldr	r3, [pc, #24]	; (8003020 <MX_SPI2_Init+0x64>)
 8003008:	220a      	movs	r2, #10
 800300a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800300c:	4804      	ldr	r0, [pc, #16]	; (8003020 <MX_SPI2_Init+0x64>)
 800300e:	f00c f977 	bl	800f300 <HAL_SPI_Init>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d001      	beq.n	800301c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003018:	f7ff fce0 	bl	80029dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800301c:	bf00      	nop
 800301e:	bd80      	pop	{r7, pc}
 8003020:	20005cc4 	.word	0x20005cc4
 8003024:	40003800 	.word	0x40003800

08003028 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 800302c:	4b17      	ldr	r3, [pc, #92]	; (800308c <MX_SPI4_Init+0x64>)
 800302e:	4a18      	ldr	r2, [pc, #96]	; (8003090 <MX_SPI4_Init+0x68>)
 8003030:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8003032:	4b16      	ldr	r3, [pc, #88]	; (800308c <MX_SPI4_Init+0x64>)
 8003034:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003038:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800303a:	4b14      	ldr	r3, [pc, #80]	; (800308c <MX_SPI4_Init+0x64>)
 800303c:	2200      	movs	r2, #0
 800303e:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8003040:	4b12      	ldr	r3, [pc, #72]	; (800308c <MX_SPI4_Init+0x64>)
 8003042:	2200      	movs	r2, #0
 8003044:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003046:	4b11      	ldr	r3, [pc, #68]	; (800308c <MX_SPI4_Init+0x64>)
 8003048:	2200      	movs	r2, #0
 800304a:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800304c:	4b0f      	ldr	r3, [pc, #60]	; (800308c <MX_SPI4_Init+0x64>)
 800304e:	2200      	movs	r2, #0
 8003050:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8003052:	4b0e      	ldr	r3, [pc, #56]	; (800308c <MX_SPI4_Init+0x64>)
 8003054:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003058:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800305a:	4b0c      	ldr	r3, [pc, #48]	; (800308c <MX_SPI4_Init+0x64>)
 800305c:	2200      	movs	r2, #0
 800305e:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003060:	4b0a      	ldr	r3, [pc, #40]	; (800308c <MX_SPI4_Init+0x64>)
 8003062:	2200      	movs	r2, #0
 8003064:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8003066:	4b09      	ldr	r3, [pc, #36]	; (800308c <MX_SPI4_Init+0x64>)
 8003068:	2200      	movs	r2, #0
 800306a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800306c:	4b07      	ldr	r3, [pc, #28]	; (800308c <MX_SPI4_Init+0x64>)
 800306e:	2200      	movs	r2, #0
 8003070:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8003072:	4b06      	ldr	r3, [pc, #24]	; (800308c <MX_SPI4_Init+0x64>)
 8003074:	220a      	movs	r2, #10
 8003076:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8003078:	4804      	ldr	r0, [pc, #16]	; (800308c <MX_SPI4_Init+0x64>)
 800307a:	f00c f941 	bl	800f300 <HAL_SPI_Init>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d001      	beq.n	8003088 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8003084:	f7ff fcaa 	bl	80029dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8003088:	bf00      	nop
 800308a:	bd80      	pop	{r7, pc}
 800308c:	20005d74 	.word	0x20005d74
 8003090:	40013400 	.word	0x40013400

08003094 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8003098:	4b17      	ldr	r3, [pc, #92]	; (80030f8 <MX_SPI5_Init+0x64>)
 800309a:	4a18      	ldr	r2, [pc, #96]	; (80030fc <MX_SPI5_Init+0x68>)
 800309c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800309e:	4b16      	ldr	r3, [pc, #88]	; (80030f8 <MX_SPI5_Init+0x64>)
 80030a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80030a4:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80030a6:	4b14      	ldr	r3, [pc, #80]	; (80030f8 <MX_SPI5_Init+0x64>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80030ac:	4b12      	ldr	r3, [pc, #72]	; (80030f8 <MX_SPI5_Init+0x64>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80030b2:	4b11      	ldr	r3, [pc, #68]	; (80030f8 <MX_SPI5_Init+0x64>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80030b8:	4b0f      	ldr	r3, [pc, #60]	; (80030f8 <MX_SPI5_Init+0x64>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80030be:	4b0e      	ldr	r3, [pc, #56]	; (80030f8 <MX_SPI5_Init+0x64>)
 80030c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030c4:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80030c6:	4b0c      	ldr	r3, [pc, #48]	; (80030f8 <MX_SPI5_Init+0x64>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80030cc:	4b0a      	ldr	r3, [pc, #40]	; (80030f8 <MX_SPI5_Init+0x64>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80030d2:	4b09      	ldr	r3, [pc, #36]	; (80030f8 <MX_SPI5_Init+0x64>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030d8:	4b07      	ldr	r3, [pc, #28]	; (80030f8 <MX_SPI5_Init+0x64>)
 80030da:	2200      	movs	r2, #0
 80030dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 80030de:	4b06      	ldr	r3, [pc, #24]	; (80030f8 <MX_SPI5_Init+0x64>)
 80030e0:	220a      	movs	r2, #10
 80030e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80030e4:	4804      	ldr	r0, [pc, #16]	; (80030f8 <MX_SPI5_Init+0x64>)
 80030e6:	f00c f90b 	bl	800f300 <HAL_SPI_Init>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d001      	beq.n	80030f4 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80030f0:	f7ff fc74 	bl	80029dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80030f4:	bf00      	nop
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	20005d1c 	.word	0x20005d1c
 80030fc:	40015000 	.word	0x40015000

08003100 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b08e      	sub	sp, #56	; 0x38
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003108:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800310c:	2200      	movs	r2, #0
 800310e:	601a      	str	r2, [r3, #0]
 8003110:	605a      	str	r2, [r3, #4]
 8003112:	609a      	str	r2, [r3, #8]
 8003114:	60da      	str	r2, [r3, #12]
 8003116:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a4c      	ldr	r2, [pc, #304]	; (8003250 <HAL_SPI_MspInit+0x150>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d12d      	bne.n	800317e <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003122:	2300      	movs	r3, #0
 8003124:	623b      	str	r3, [r7, #32]
 8003126:	4b4b      	ldr	r3, [pc, #300]	; (8003254 <HAL_SPI_MspInit+0x154>)
 8003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312a:	4a4a      	ldr	r2, [pc, #296]	; (8003254 <HAL_SPI_MspInit+0x154>)
 800312c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003130:	6413      	str	r3, [r2, #64]	; 0x40
 8003132:	4b48      	ldr	r3, [pc, #288]	; (8003254 <HAL_SPI_MspInit+0x154>)
 8003134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003136:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800313a:	623b      	str	r3, [r7, #32]
 800313c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800313e:	2300      	movs	r3, #0
 8003140:	61fb      	str	r3, [r7, #28]
 8003142:	4b44      	ldr	r3, [pc, #272]	; (8003254 <HAL_SPI_MspInit+0x154>)
 8003144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003146:	4a43      	ldr	r2, [pc, #268]	; (8003254 <HAL_SPI_MspInit+0x154>)
 8003148:	f043 0302 	orr.w	r3, r3, #2
 800314c:	6313      	str	r3, [r2, #48]	; 0x30
 800314e:	4b41      	ldr	r3, [pc, #260]	; (8003254 <HAL_SPI_MspInit+0x154>)
 8003150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	61fb      	str	r3, [r7, #28]
 8003158:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800315a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800315e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003160:	2302      	movs	r3, #2
 8003162:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003164:	2300      	movs	r3, #0
 8003166:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003168:	2303      	movs	r3, #3
 800316a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800316c:	2305      	movs	r3, #5
 800316e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003170:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003174:	4619      	mov	r1, r3
 8003176:	4838      	ldr	r0, [pc, #224]	; (8003258 <HAL_SPI_MspInit+0x158>)
 8003178:	f009 f95e 	bl	800c438 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 800317c:	e064      	b.n	8003248 <HAL_SPI_MspInit+0x148>
  else if(spiHandle->Instance==SPI4)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a36      	ldr	r2, [pc, #216]	; (800325c <HAL_SPI_MspInit+0x15c>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d12d      	bne.n	80031e4 <HAL_SPI_MspInit+0xe4>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003188:	2300      	movs	r3, #0
 800318a:	61bb      	str	r3, [r7, #24]
 800318c:	4b31      	ldr	r3, [pc, #196]	; (8003254 <HAL_SPI_MspInit+0x154>)
 800318e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003190:	4a30      	ldr	r2, [pc, #192]	; (8003254 <HAL_SPI_MspInit+0x154>)
 8003192:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003196:	6453      	str	r3, [r2, #68]	; 0x44
 8003198:	4b2e      	ldr	r3, [pc, #184]	; (8003254 <HAL_SPI_MspInit+0x154>)
 800319a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800319c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80031a0:	61bb      	str	r3, [r7, #24]
 80031a2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80031a4:	2300      	movs	r3, #0
 80031a6:	617b      	str	r3, [r7, #20]
 80031a8:	4b2a      	ldr	r3, [pc, #168]	; (8003254 <HAL_SPI_MspInit+0x154>)
 80031aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ac:	4a29      	ldr	r2, [pc, #164]	; (8003254 <HAL_SPI_MspInit+0x154>)
 80031ae:	f043 0310 	orr.w	r3, r3, #16
 80031b2:	6313      	str	r3, [r2, #48]	; 0x30
 80031b4:	4b27      	ldr	r3, [pc, #156]	; (8003254 <HAL_SPI_MspInit+0x154>)
 80031b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b8:	f003 0310 	and.w	r3, r3, #16
 80031bc:	617b      	str	r3, [r7, #20]
 80031be:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80031c0:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80031c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031c6:	2302      	movs	r3, #2
 80031c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ca:	2300      	movs	r3, #0
 80031cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031ce:	2303      	movs	r3, #3
 80031d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80031d2:	2305      	movs	r3, #5
 80031d4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80031d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031da:	4619      	mov	r1, r3
 80031dc:	4820      	ldr	r0, [pc, #128]	; (8003260 <HAL_SPI_MspInit+0x160>)
 80031de:	f009 f92b 	bl	800c438 <HAL_GPIO_Init>
}
 80031e2:	e031      	b.n	8003248 <HAL_SPI_MspInit+0x148>
  else if(spiHandle->Instance==SPI5)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a1e      	ldr	r2, [pc, #120]	; (8003264 <HAL_SPI_MspInit+0x164>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d12c      	bne.n	8003248 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 80031ee:	2300      	movs	r3, #0
 80031f0:	613b      	str	r3, [r7, #16]
 80031f2:	4b18      	ldr	r3, [pc, #96]	; (8003254 <HAL_SPI_MspInit+0x154>)
 80031f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f6:	4a17      	ldr	r2, [pc, #92]	; (8003254 <HAL_SPI_MspInit+0x154>)
 80031f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031fc:	6453      	str	r3, [r2, #68]	; 0x44
 80031fe:	4b15      	ldr	r3, [pc, #84]	; (8003254 <HAL_SPI_MspInit+0x154>)
 8003200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003202:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003206:	613b      	str	r3, [r7, #16]
 8003208:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800320a:	2300      	movs	r3, #0
 800320c:	60fb      	str	r3, [r7, #12]
 800320e:	4b11      	ldr	r3, [pc, #68]	; (8003254 <HAL_SPI_MspInit+0x154>)
 8003210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003212:	4a10      	ldr	r2, [pc, #64]	; (8003254 <HAL_SPI_MspInit+0x154>)
 8003214:	f043 0320 	orr.w	r3, r3, #32
 8003218:	6313      	str	r3, [r2, #48]	; 0x30
 800321a:	4b0e      	ldr	r3, [pc, #56]	; (8003254 <HAL_SPI_MspInit+0x154>)
 800321c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321e:	f003 0320 	and.w	r3, r3, #32
 8003222:	60fb      	str	r3, [r7, #12]
 8003224:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003226:	f44f 7360 	mov.w	r3, #896	; 0x380
 800322a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800322c:	2302      	movs	r3, #2
 800322e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003230:	2301      	movs	r3, #1
 8003232:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003234:	2303      	movs	r3, #3
 8003236:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8003238:	2305      	movs	r3, #5
 800323a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800323c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003240:	4619      	mov	r1, r3
 8003242:	4809      	ldr	r0, [pc, #36]	; (8003268 <HAL_SPI_MspInit+0x168>)
 8003244:	f009 f8f8 	bl	800c438 <HAL_GPIO_Init>
}
 8003248:	bf00      	nop
 800324a:	3738      	adds	r7, #56	; 0x38
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	40003800 	.word	0x40003800
 8003254:	40023800 	.word	0x40023800
 8003258:	40020400 	.word	0x40020400
 800325c:	40013400 	.word	0x40013400
 8003260:	40021000 	.word	0x40021000
 8003264:	40015000 	.word	0x40015000
 8003268:	40021400 	.word	0x40021400

0800326c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003272:	2300      	movs	r3, #0
 8003274:	607b      	str	r3, [r7, #4]
 8003276:	4b12      	ldr	r3, [pc, #72]	; (80032c0 <HAL_MspInit+0x54>)
 8003278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800327a:	4a11      	ldr	r2, [pc, #68]	; (80032c0 <HAL_MspInit+0x54>)
 800327c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003280:	6453      	str	r3, [r2, #68]	; 0x44
 8003282:	4b0f      	ldr	r3, [pc, #60]	; (80032c0 <HAL_MspInit+0x54>)
 8003284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003286:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800328a:	607b      	str	r3, [r7, #4]
 800328c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800328e:	2300      	movs	r3, #0
 8003290:	603b      	str	r3, [r7, #0]
 8003292:	4b0b      	ldr	r3, [pc, #44]	; (80032c0 <HAL_MspInit+0x54>)
 8003294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003296:	4a0a      	ldr	r2, [pc, #40]	; (80032c0 <HAL_MspInit+0x54>)
 8003298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800329c:	6413      	str	r3, [r2, #64]	; 0x40
 800329e:	4b08      	ldr	r3, [pc, #32]	; (80032c0 <HAL_MspInit+0x54>)
 80032a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032a6:	603b      	str	r3, [r7, #0]
 80032a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80032aa:	2200      	movs	r2, #0
 80032ac:	210f      	movs	r1, #15
 80032ae:	f06f 0001 	mvn.w	r0, #1
 80032b2:	f009 f889 	bl	800c3c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032b6:	bf00      	nop
 80032b8:	3708      	adds	r7, #8
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	40023800 	.word	0x40023800

080032c4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b08c      	sub	sp, #48	; 0x30
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80032cc:	2300      	movs	r3, #0
 80032ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80032d0:	2300      	movs	r3, #0
 80032d2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80032d4:	2200      	movs	r2, #0
 80032d6:	6879      	ldr	r1, [r7, #4]
 80032d8:	2036      	movs	r0, #54	; 0x36
 80032da:	f009 f875 	bl	800c3c8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80032de:	2036      	movs	r0, #54	; 0x36
 80032e0:	f009 f88e 	bl	800c400 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80032e4:	2300      	movs	r3, #0
 80032e6:	60fb      	str	r3, [r7, #12]
 80032e8:	4b1f      	ldr	r3, [pc, #124]	; (8003368 <HAL_InitTick+0xa4>)
 80032ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ec:	4a1e      	ldr	r2, [pc, #120]	; (8003368 <HAL_InitTick+0xa4>)
 80032ee:	f043 0310 	orr.w	r3, r3, #16
 80032f2:	6413      	str	r3, [r2, #64]	; 0x40
 80032f4:	4b1c      	ldr	r3, [pc, #112]	; (8003368 <HAL_InitTick+0xa4>)
 80032f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f8:	f003 0310 	and.w	r3, r3, #16
 80032fc:	60fb      	str	r3, [r7, #12]
 80032fe:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003300:	f107 0210 	add.w	r2, r7, #16
 8003304:	f107 0314 	add.w	r3, r7, #20
 8003308:	4611      	mov	r1, r2
 800330a:	4618      	mov	r0, r3
 800330c:	f00a fffa 	bl	800e304 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003310:	f00a ffd0 	bl	800e2b4 <HAL_RCC_GetPCLK1Freq>
 8003314:	4603      	mov	r3, r0
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800331a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800331c:	4a13      	ldr	r2, [pc, #76]	; (800336c <HAL_InitTick+0xa8>)
 800331e:	fba2 2303 	umull	r2, r3, r2, r3
 8003322:	0c9b      	lsrs	r3, r3, #18
 8003324:	3b01      	subs	r3, #1
 8003326:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003328:	4b11      	ldr	r3, [pc, #68]	; (8003370 <HAL_InitTick+0xac>)
 800332a:	4a12      	ldr	r2, [pc, #72]	; (8003374 <HAL_InitTick+0xb0>)
 800332c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800332e:	4b10      	ldr	r3, [pc, #64]	; (8003370 <HAL_InitTick+0xac>)
 8003330:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003334:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003336:	4a0e      	ldr	r2, [pc, #56]	; (8003370 <HAL_InitTick+0xac>)
 8003338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800333a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800333c:	4b0c      	ldr	r3, [pc, #48]	; (8003370 <HAL_InitTick+0xac>)
 800333e:	2200      	movs	r2, #0
 8003340:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003342:	4b0b      	ldr	r3, [pc, #44]	; (8003370 <HAL_InitTick+0xac>)
 8003344:	2200      	movs	r2, #0
 8003346:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8003348:	4809      	ldr	r0, [pc, #36]	; (8003370 <HAL_InitTick+0xac>)
 800334a:	f00c fd81 	bl	800fe50 <HAL_TIM_Base_Init>
 800334e:	4603      	mov	r3, r0
 8003350:	2b00      	cmp	r3, #0
 8003352:	d104      	bne.n	800335e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8003354:	4806      	ldr	r0, [pc, #24]	; (8003370 <HAL_InitTick+0xac>)
 8003356:	f00c fdcb 	bl	800fef0 <HAL_TIM_Base_Start_IT>
 800335a:	4603      	mov	r3, r0
 800335c:	e000      	b.n	8003360 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
}
 8003360:	4618      	mov	r0, r3
 8003362:	3730      	adds	r7, #48	; 0x30
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	40023800 	.word	0x40023800
 800336c:	431bde83 	.word	0x431bde83
 8003370:	20005dcc 	.word	0x20005dcc
 8003374:	40001000 	.word	0x40001000

08003378 <__NVIC_SystemReset>:
{
 8003378:	b480      	push	{r7}
 800337a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800337c:	f3bf 8f4f 	dsb	sy
}
 8003380:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003382:	4b06      	ldr	r3, [pc, #24]	; (800339c <__NVIC_SystemReset+0x24>)
 8003384:	68db      	ldr	r3, [r3, #12]
 8003386:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800338a:	4904      	ldr	r1, [pc, #16]	; (800339c <__NVIC_SystemReset+0x24>)
 800338c:	4b04      	ldr	r3, [pc, #16]	; (80033a0 <__NVIC_SystemReset+0x28>)
 800338e:	4313      	orrs	r3, r2
 8003390:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003392:	f3bf 8f4f 	dsb	sy
}
 8003396:	bf00      	nop
    __NOP();
 8003398:	bf00      	nop
 800339a:	e7fd      	b.n	8003398 <__NVIC_SystemReset+0x20>
 800339c:	e000ed00 	.word	0xe000ed00
 80033a0:	05fa0004 	.word	0x05fa0004

080033a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80033a8:	e7fe      	b.n	80033a8 <NMI_Handler+0x4>

080033aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033aa:	b480      	push	{r7}
 80033ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033ae:	e7fe      	b.n	80033ae <HardFault_Handler+0x4>

080033b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80033b4:	e7fe      	b.n	80033b4 <MemManage_Handler+0x4>

080033b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033b6:	b480      	push	{r7}
 80033b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033ba:	e7fe      	b.n	80033ba <BusFault_Handler+0x4>

080033bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033c0:	e7fe      	b.n	80033c0 <UsageFault_Handler+0x4>

080033c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033c2:	b480      	push	{r7}
 80033c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033c6:	bf00      	nop
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80033d4:	2001      	movs	r0, #1
 80033d6:	f009 fa0d 	bl	800c7f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80033da:	bf00      	nop
 80033dc:	bd80      	pop	{r7, pc}
	...

080033e0 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80033e4:	4802      	ldr	r0, [pc, #8]	; (80033f0 <RTC_Alarm_IRQHandler+0x10>)
 80033e6:	f00b fd57 	bl	800ee98 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80033ea:	bf00      	nop
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	20005ca4 	.word	0x20005ca4

080033f4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80033f8:	4802      	ldr	r0, [pc, #8]	; (8003404 <TIM6_DAC_IRQHandler+0x10>)
 80033fa:	f00c ff7b 	bl	80102f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80033fe:	bf00      	nop
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	20005dcc 	.word	0x20005dcc

08003408 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	4603      	mov	r3, r0
 8003410:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == IN_Button_Pin){
 8003412:	88fb      	ldrh	r3, [r7, #6]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d101      	bne.n	800341c <HAL_GPIO_EXTI_Callback+0x14>
		//Manual reset from external button
		MRT_resetFromStart();
 8003418:	f000 f804 	bl	8003424 <MRT_resetFromStart>
	}
}
 800341c:	bf00      	nop
 800341e:	3708      	adds	r7, #8
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <MRT_resetFromStart>:



void MRT_resetFromStart(void){
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0

	//Clear memory
	MRT_clearExternalFlash();
 8003428:	f000 fbfa 	bl	8003c20 <MRT_clearExternalFlash>
	MRT_RTC_clearBackupRegs();
 800342c:	f7ff fd66 	bl	8002efc <MRT_RTC_clearBackupRegs>

	//Shutdown Iridium
	//TODO should have deninit for every system?
	MRT_Iridium_Deinit();
 8003430:	f006 fa7e 	bl	8009930 <MRT_Iridium_Deinit>

	//Reset function
	NVIC_SystemReset();
 8003434:	f7ff ffa0 	bl	8003378 <__NVIC_SystemReset>

08003438 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003438:	b480      	push	{r7}
 800343a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800343c:	4b06      	ldr	r3, [pc, #24]	; (8003458 <SystemInit+0x20>)
 800343e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003442:	4a05      	ldr	r2, [pc, #20]	; (8003458 <SystemInit+0x20>)
 8003444:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003448:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800344c:	bf00      	nop
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	e000ed00 	.word	0xe000ed00

0800345c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b08e      	sub	sp, #56	; 0x38
 8003460:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003462:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003466:	2200      	movs	r2, #0
 8003468:	601a      	str	r2, [r3, #0]
 800346a:	605a      	str	r2, [r3, #4]
 800346c:	609a      	str	r2, [r3, #8]
 800346e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003470:	f107 0320 	add.w	r3, r7, #32
 8003474:	2200      	movs	r2, #0
 8003476:	601a      	str	r2, [r3, #0]
 8003478:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800347a:	1d3b      	adds	r3, r7, #4
 800347c:	2200      	movs	r2, #0
 800347e:	601a      	str	r2, [r3, #0]
 8003480:	605a      	str	r2, [r3, #4]
 8003482:	609a      	str	r2, [r3, #8]
 8003484:	60da      	str	r2, [r3, #12]
 8003486:	611a      	str	r2, [r3, #16]
 8003488:	615a      	str	r2, [r3, #20]
 800348a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800348c:	4b2d      	ldr	r3, [pc, #180]	; (8003544 <MX_TIM2_Init+0xe8>)
 800348e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003492:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8003494:	4b2b      	ldr	r3, [pc, #172]	; (8003544 <MX_TIM2_Init+0xe8>)
 8003496:	2259      	movs	r2, #89	; 0x59
 8003498:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800349a:	4b2a      	ldr	r3, [pc, #168]	; (8003544 <MX_TIM2_Init+0xe8>)
 800349c:	2200      	movs	r2, #0
 800349e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 400-1;
 80034a0:	4b28      	ldr	r3, [pc, #160]	; (8003544 <MX_TIM2_Init+0xe8>)
 80034a2:	f240 128f 	movw	r2, #399	; 0x18f
 80034a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034a8:	4b26      	ldr	r3, [pc, #152]	; (8003544 <MX_TIM2_Init+0xe8>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034ae:	4b25      	ldr	r3, [pc, #148]	; (8003544 <MX_TIM2_Init+0xe8>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80034b4:	4823      	ldr	r0, [pc, #140]	; (8003544 <MX_TIM2_Init+0xe8>)
 80034b6:	f00c fccb 	bl	800fe50 <HAL_TIM_Base_Init>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d001      	beq.n	80034c4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80034c0:	f7ff fa8c 	bl	80029dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034c8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80034ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80034ce:	4619      	mov	r1, r3
 80034d0:	481c      	ldr	r0, [pc, #112]	; (8003544 <MX_TIM2_Init+0xe8>)
 80034d2:	f00d f8d9 	bl	8010688 <HAL_TIM_ConfigClockSource>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d001      	beq.n	80034e0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80034dc:	f7ff fa7e 	bl	80029dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80034e0:	4818      	ldr	r0, [pc, #96]	; (8003544 <MX_TIM2_Init+0xe8>)
 80034e2:	f00c fd75 	bl	800ffd0 <HAL_TIM_PWM_Init>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d001      	beq.n	80034f0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80034ec:	f7ff fa76 	bl	80029dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80034f0:	2320      	movs	r3, #32
 80034f2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034f4:	2300      	movs	r3, #0
 80034f6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80034f8:	f107 0320 	add.w	r3, r7, #32
 80034fc:	4619      	mov	r1, r3
 80034fe:	4811      	ldr	r0, [pc, #68]	; (8003544 <MX_TIM2_Init+0xe8>)
 8003500:	f00d fcc2 	bl	8010e88 <HAL_TIMEx_MasterConfigSynchronization>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d001      	beq.n	800350e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800350a:	f7ff fa67 	bl	80029dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800350e:	2360      	movs	r3, #96	; 0x60
 8003510:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 8003512:	2364      	movs	r3, #100	; 0x64
 8003514:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003516:	2300      	movs	r3, #0
 8003518:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800351a:	2300      	movs	r3, #0
 800351c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800351e:	1d3b      	adds	r3, r7, #4
 8003520:	2208      	movs	r2, #8
 8003522:	4619      	mov	r1, r3
 8003524:	4807      	ldr	r0, [pc, #28]	; (8003544 <MX_TIM2_Init+0xe8>)
 8003526:	f00c ffed 	bl	8010504 <HAL_TIM_PWM_ConfigChannel>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d001      	beq.n	8003534 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003530:	f7ff fa54 	bl	80029dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003534:	4803      	ldr	r0, [pc, #12]	; (8003544 <MX_TIM2_Init+0xe8>)
 8003536:	f000 f827 	bl	8003588 <HAL_TIM_MspPostInit>

}
 800353a:	bf00      	nop
 800353c:	3738      	adds	r7, #56	; 0x38
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	20005e14 	.word	0x20005e14

08003548 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003548:	b480      	push	{r7}
 800354a:	b085      	sub	sp, #20
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003558:	d10d      	bne.n	8003576 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800355a:	2300      	movs	r3, #0
 800355c:	60fb      	str	r3, [r7, #12]
 800355e:	4b09      	ldr	r3, [pc, #36]	; (8003584 <HAL_TIM_Base_MspInit+0x3c>)
 8003560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003562:	4a08      	ldr	r2, [pc, #32]	; (8003584 <HAL_TIM_Base_MspInit+0x3c>)
 8003564:	f043 0301 	orr.w	r3, r3, #1
 8003568:	6413      	str	r3, [r2, #64]	; 0x40
 800356a:	4b06      	ldr	r3, [pc, #24]	; (8003584 <HAL_TIM_Base_MspInit+0x3c>)
 800356c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356e:	f003 0301 	and.w	r3, r3, #1
 8003572:	60fb      	str	r3, [r7, #12]
 8003574:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003576:	bf00      	nop
 8003578:	3714      	adds	r7, #20
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop
 8003584:	40023800 	.word	0x40023800

08003588 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b088      	sub	sp, #32
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003590:	f107 030c 	add.w	r3, r7, #12
 8003594:	2200      	movs	r2, #0
 8003596:	601a      	str	r2, [r3, #0]
 8003598:	605a      	str	r2, [r3, #4]
 800359a:	609a      	str	r2, [r3, #8]
 800359c:	60da      	str	r2, [r3, #12]
 800359e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035a8:	d11d      	bne.n	80035e6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035aa:	2300      	movs	r3, #0
 80035ac:	60bb      	str	r3, [r7, #8]
 80035ae:	4b10      	ldr	r3, [pc, #64]	; (80035f0 <HAL_TIM_MspPostInit+0x68>)
 80035b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b2:	4a0f      	ldr	r2, [pc, #60]	; (80035f0 <HAL_TIM_MspPostInit+0x68>)
 80035b4:	f043 0301 	orr.w	r3, r3, #1
 80035b8:	6313      	str	r3, [r2, #48]	; 0x30
 80035ba:	4b0d      	ldr	r3, [pc, #52]	; (80035f0 <HAL_TIM_MspPostInit+0x68>)
 80035bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	60bb      	str	r3, [r7, #8]
 80035c4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 80035c6:	2304      	movs	r3, #4
 80035c8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035ca:	2302      	movs	r3, #2
 80035cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ce:	2300      	movs	r3, #0
 80035d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035d2:	2300      	movs	r3, #0
 80035d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80035d6:	2301      	movs	r3, #1
 80035d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 80035da:	f107 030c 	add.w	r3, r7, #12
 80035de:	4619      	mov	r1, r3
 80035e0:	4804      	ldr	r0, [pc, #16]	; (80035f4 <HAL_TIM_MspPostInit+0x6c>)
 80035e2:	f008 ff29 	bl	800c438 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80035e6:	bf00      	nop
 80035e8:	3720      	adds	r7, #32
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	40023800 	.word	0x40023800
 80035f4:	40020000 	.word	0x40020000

080035f8 <MX_UART8_Init>:
UART_HandleTypeDef huart3;
UART_HandleTypeDef huart6;

/* UART8 init function */
void MX_UART8_Init(void)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 80035fc:	4b11      	ldr	r3, [pc, #68]	; (8003644 <MX_UART8_Init+0x4c>)
 80035fe:	4a12      	ldr	r2, [pc, #72]	; (8003648 <MX_UART8_Init+0x50>)
 8003600:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 8003602:	4b10      	ldr	r3, [pc, #64]	; (8003644 <MX_UART8_Init+0x4c>)
 8003604:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003608:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 800360a:	4b0e      	ldr	r3, [pc, #56]	; (8003644 <MX_UART8_Init+0x4c>)
 800360c:	2200      	movs	r2, #0
 800360e:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8003610:	4b0c      	ldr	r3, [pc, #48]	; (8003644 <MX_UART8_Init+0x4c>)
 8003612:	2200      	movs	r2, #0
 8003614:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8003616:	4b0b      	ldr	r3, [pc, #44]	; (8003644 <MX_UART8_Init+0x4c>)
 8003618:	2200      	movs	r2, #0
 800361a:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 800361c:	4b09      	ldr	r3, [pc, #36]	; (8003644 <MX_UART8_Init+0x4c>)
 800361e:	220c      	movs	r2, #12
 8003620:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003622:	4b08      	ldr	r3, [pc, #32]	; (8003644 <MX_UART8_Init+0x4c>)
 8003624:	2200      	movs	r2, #0
 8003626:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8003628:	4b06      	ldr	r3, [pc, #24]	; (8003644 <MX_UART8_Init+0x4c>)
 800362a:	2200      	movs	r2, #0
 800362c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 800362e:	4805      	ldr	r0, [pc, #20]	; (8003644 <MX_UART8_Init+0x4c>)
 8003630:	f00d fcba 	bl	8010fa8 <HAL_UART_Init>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <MX_UART8_Init+0x46>
  {
    Error_Handler();
 800363a:	f7ff f9cf 	bl	80029dc <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 800363e:	bf00      	nop
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	20005ea0 	.word	0x20005ea0
 8003648:	40007c00 	.word	0x40007c00

0800364c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003650:	4b11      	ldr	r3, [pc, #68]	; (8003698 <MX_USART3_UART_Init+0x4c>)
 8003652:	4a12      	ldr	r2, [pc, #72]	; (800369c <MX_USART3_UART_Init+0x50>)
 8003654:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8003656:	4b10      	ldr	r3, [pc, #64]	; (8003698 <MX_USART3_UART_Init+0x4c>)
 8003658:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800365c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800365e:	4b0e      	ldr	r3, [pc, #56]	; (8003698 <MX_USART3_UART_Init+0x4c>)
 8003660:	2200      	movs	r2, #0
 8003662:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003664:	4b0c      	ldr	r3, [pc, #48]	; (8003698 <MX_USART3_UART_Init+0x4c>)
 8003666:	2200      	movs	r2, #0
 8003668:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800366a:	4b0b      	ldr	r3, [pc, #44]	; (8003698 <MX_USART3_UART_Init+0x4c>)
 800366c:	2200      	movs	r2, #0
 800366e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003670:	4b09      	ldr	r3, [pc, #36]	; (8003698 <MX_USART3_UART_Init+0x4c>)
 8003672:	220c      	movs	r2, #12
 8003674:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003676:	4b08      	ldr	r3, [pc, #32]	; (8003698 <MX_USART3_UART_Init+0x4c>)
 8003678:	2200      	movs	r2, #0
 800367a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800367c:	4b06      	ldr	r3, [pc, #24]	; (8003698 <MX_USART3_UART_Init+0x4c>)
 800367e:	2200      	movs	r2, #0
 8003680:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003682:	4805      	ldr	r0, [pc, #20]	; (8003698 <MX_USART3_UART_Init+0x4c>)
 8003684:	f00d fc90 	bl	8010fa8 <HAL_UART_Init>
 8003688:	4603      	mov	r3, r0
 800368a:	2b00      	cmp	r3, #0
 800368c:	d001      	beq.n	8003692 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800368e:	f7ff f9a5 	bl	80029dc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003692:	bf00      	nop
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	20005e5c 	.word	0x20005e5c
 800369c:	40004800 	.word	0x40004800

080036a0 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80036a4:	4b11      	ldr	r3, [pc, #68]	; (80036ec <MX_USART6_UART_Init+0x4c>)
 80036a6:	4a12      	ldr	r2, [pc, #72]	; (80036f0 <MX_USART6_UART_Init+0x50>)
 80036a8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80036aa:	4b10      	ldr	r3, [pc, #64]	; (80036ec <MX_USART6_UART_Init+0x4c>)
 80036ac:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80036b0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80036b2:	4b0e      	ldr	r3, [pc, #56]	; (80036ec <MX_USART6_UART_Init+0x4c>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80036b8:	4b0c      	ldr	r3, [pc, #48]	; (80036ec <MX_USART6_UART_Init+0x4c>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80036be:	4b0b      	ldr	r3, [pc, #44]	; (80036ec <MX_USART6_UART_Init+0x4c>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80036c4:	4b09      	ldr	r3, [pc, #36]	; (80036ec <MX_USART6_UART_Init+0x4c>)
 80036c6:	220c      	movs	r2, #12
 80036c8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036ca:	4b08      	ldr	r3, [pc, #32]	; (80036ec <MX_USART6_UART_Init+0x4c>)
 80036cc:	2200      	movs	r2, #0
 80036ce:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80036d0:	4b06      	ldr	r3, [pc, #24]	; (80036ec <MX_USART6_UART_Init+0x4c>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80036d6:	4805      	ldr	r0, [pc, #20]	; (80036ec <MX_USART6_UART_Init+0x4c>)
 80036d8:	f00d fc66 	bl	8010fa8 <HAL_UART_Init>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80036e2:	f7ff f97b 	bl	80029dc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80036e6:	bf00      	nop
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	20005ee4 	.word	0x20005ee4
 80036f0:	40011400 	.word	0x40011400

080036f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b08e      	sub	sp, #56	; 0x38
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003700:	2200      	movs	r2, #0
 8003702:	601a      	str	r2, [r3, #0]
 8003704:	605a      	str	r2, [r3, #4]
 8003706:	609a      	str	r2, [r3, #8]
 8003708:	60da      	str	r2, [r3, #12]
 800370a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART8)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a4b      	ldr	r2, [pc, #300]	; (8003840 <HAL_UART_MspInit+0x14c>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d12c      	bne.n	8003770 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART8_MspInit 0 */

  /* USER CODE END UART8_MspInit 0 */
    /* UART8 clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 8003716:	2300      	movs	r3, #0
 8003718:	623b      	str	r3, [r7, #32]
 800371a:	4b4a      	ldr	r3, [pc, #296]	; (8003844 <HAL_UART_MspInit+0x150>)
 800371c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371e:	4a49      	ldr	r2, [pc, #292]	; (8003844 <HAL_UART_MspInit+0x150>)
 8003720:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003724:	6413      	str	r3, [r2, #64]	; 0x40
 8003726:	4b47      	ldr	r3, [pc, #284]	; (8003844 <HAL_UART_MspInit+0x150>)
 8003728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800372e:	623b      	str	r3, [r7, #32]
 8003730:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003732:	2300      	movs	r3, #0
 8003734:	61fb      	str	r3, [r7, #28]
 8003736:	4b43      	ldr	r3, [pc, #268]	; (8003844 <HAL_UART_MspInit+0x150>)
 8003738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800373a:	4a42      	ldr	r2, [pc, #264]	; (8003844 <HAL_UART_MspInit+0x150>)
 800373c:	f043 0310 	orr.w	r3, r3, #16
 8003740:	6313      	str	r3, [r2, #48]	; 0x30
 8003742:	4b40      	ldr	r3, [pc, #256]	; (8003844 <HAL_UART_MspInit+0x150>)
 8003744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003746:	f003 0310 	and.w	r3, r3, #16
 800374a:	61fb      	str	r3, [r7, #28]
 800374c:	69fb      	ldr	r3, [r7, #28]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = UART8_RX_Debug_Pin|UART8_TX_Debug_Pin;
 800374e:	2303      	movs	r3, #3
 8003750:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003752:	2302      	movs	r3, #2
 8003754:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003756:	2300      	movs	r3, #0
 8003758:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800375a:	2303      	movs	r3, #3
 800375c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 800375e:	2308      	movs	r3, #8
 8003760:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003762:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003766:	4619      	mov	r1, r3
 8003768:	4837      	ldr	r0, [pc, #220]	; (8003848 <HAL_UART_MspInit+0x154>)
 800376a:	f008 fe65 	bl	800c438 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800376e:	e063      	b.n	8003838 <HAL_UART_MspInit+0x144>
  else if(uartHandle->Instance==USART3)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a35      	ldr	r2, [pc, #212]	; (800384c <HAL_UART_MspInit+0x158>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d12d      	bne.n	80037d6 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 800377a:	2300      	movs	r3, #0
 800377c:	61bb      	str	r3, [r7, #24]
 800377e:	4b31      	ldr	r3, [pc, #196]	; (8003844 <HAL_UART_MspInit+0x150>)
 8003780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003782:	4a30      	ldr	r2, [pc, #192]	; (8003844 <HAL_UART_MspInit+0x150>)
 8003784:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003788:	6413      	str	r3, [r2, #64]	; 0x40
 800378a:	4b2e      	ldr	r3, [pc, #184]	; (8003844 <HAL_UART_MspInit+0x150>)
 800378c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800378e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003792:	61bb      	str	r3, [r7, #24]
 8003794:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003796:	2300      	movs	r3, #0
 8003798:	617b      	str	r3, [r7, #20]
 800379a:	4b2a      	ldr	r3, [pc, #168]	; (8003844 <HAL_UART_MspInit+0x150>)
 800379c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379e:	4a29      	ldr	r2, [pc, #164]	; (8003844 <HAL_UART_MspInit+0x150>)
 80037a0:	f043 0308 	orr.w	r3, r3, #8
 80037a4:	6313      	str	r3, [r2, #48]	; 0x30
 80037a6:	4b27      	ldr	r3, [pc, #156]	; (8003844 <HAL_UART_MspInit+0x150>)
 80037a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037aa:	f003 0308 	and.w	r3, r3, #8
 80037ae:	617b      	str	r3, [r7, #20]
 80037b0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART3_TX_XTend_Pin|USART3_RX_XTend_Pin;
 80037b2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80037b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037b8:	2302      	movs	r3, #2
 80037ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037bc:	2300      	movs	r3, #0
 80037be:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037c0:	2303      	movs	r3, #3
 80037c2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80037c4:	2307      	movs	r3, #7
 80037c6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80037c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037cc:	4619      	mov	r1, r3
 80037ce:	4820      	ldr	r0, [pc, #128]	; (8003850 <HAL_UART_MspInit+0x15c>)
 80037d0:	f008 fe32 	bl	800c438 <HAL_GPIO_Init>
}
 80037d4:	e030      	b.n	8003838 <HAL_UART_MspInit+0x144>
  else if(uartHandle->Instance==USART6)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a1e      	ldr	r2, [pc, #120]	; (8003854 <HAL_UART_MspInit+0x160>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d12b      	bne.n	8003838 <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART6_CLK_ENABLE();
 80037e0:	2300      	movs	r3, #0
 80037e2:	613b      	str	r3, [r7, #16]
 80037e4:	4b17      	ldr	r3, [pc, #92]	; (8003844 <HAL_UART_MspInit+0x150>)
 80037e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037e8:	4a16      	ldr	r2, [pc, #88]	; (8003844 <HAL_UART_MspInit+0x150>)
 80037ea:	f043 0320 	orr.w	r3, r3, #32
 80037ee:	6453      	str	r3, [r2, #68]	; 0x44
 80037f0:	4b14      	ldr	r3, [pc, #80]	; (8003844 <HAL_UART_MspInit+0x150>)
 80037f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037f4:	f003 0320 	and.w	r3, r3, #32
 80037f8:	613b      	str	r3, [r7, #16]
 80037fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80037fc:	2300      	movs	r3, #0
 80037fe:	60fb      	str	r3, [r7, #12]
 8003800:	4b10      	ldr	r3, [pc, #64]	; (8003844 <HAL_UART_MspInit+0x150>)
 8003802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003804:	4a0f      	ldr	r2, [pc, #60]	; (8003844 <HAL_UART_MspInit+0x150>)
 8003806:	f043 0304 	orr.w	r3, r3, #4
 800380a:	6313      	str	r3, [r2, #48]	; 0x30
 800380c:	4b0d      	ldr	r3, [pc, #52]	; (8003844 <HAL_UART_MspInit+0x150>)
 800380e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003810:	f003 0304 	and.w	r3, r3, #4
 8003814:	60fb      	str	r3, [r7, #12]
 8003816:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART6_TX_GPS_Pin|USART6_RX_GPS_Pin;
 8003818:	23c0      	movs	r3, #192	; 0xc0
 800381a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800381c:	2302      	movs	r3, #2
 800381e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003820:	2300      	movs	r3, #0
 8003822:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003824:	2303      	movs	r3, #3
 8003826:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003828:	2308      	movs	r3, #8
 800382a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800382c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003830:	4619      	mov	r1, r3
 8003832:	4809      	ldr	r0, [pc, #36]	; (8003858 <HAL_UART_MspInit+0x164>)
 8003834:	f008 fe00 	bl	800c438 <HAL_GPIO_Init>
}
 8003838:	bf00      	nop
 800383a:	3738      	adds	r7, #56	; 0x38
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}
 8003840:	40007c00 	.word	0x40007c00
 8003844:	40023800 	.word	0x40023800
 8003848:	40021000 	.word	0x40021000
 800384c:	40004800 	.word	0x40004800
 8003850:	40020c00 	.word	0x40020c00
 8003854:	40011400 	.word	0x40011400
 8003858:	40020800 	.word	0x40020800

0800385c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800385c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003894 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003860:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003862:	e003      	b.n	800386c <LoopCopyDataInit>

08003864 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003864:	4b0c      	ldr	r3, [pc, #48]	; (8003898 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003866:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003868:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800386a:	3104      	adds	r1, #4

0800386c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800386c:	480b      	ldr	r0, [pc, #44]	; (800389c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800386e:	4b0c      	ldr	r3, [pc, #48]	; (80038a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003870:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003872:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003874:	d3f6      	bcc.n	8003864 <CopyDataInit>
  ldr  r2, =_sbss
 8003876:	4a0b      	ldr	r2, [pc, #44]	; (80038a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003878:	e002      	b.n	8003880 <LoopFillZerobss>

0800387a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800387a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800387c:	f842 3b04 	str.w	r3, [r2], #4

08003880 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003880:	4b09      	ldr	r3, [pc, #36]	; (80038a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003882:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003884:	d3f9      	bcc.n	800387a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003886:	f7ff fdd7 	bl	8003438 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800388a:	f012 f8cf 	bl	8015a2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800388e:	f7fe feed 	bl	800266c <main>
  bx  lr    
 8003892:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003894:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003898:	0801e18c 	.word	0x0801e18c
  ldr  r0, =_sdata
 800389c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80038a0:	2000032c 	.word	0x2000032c
  ldr  r2, =_sbss
 80038a4:	2000032c 	.word	0x2000032c
  ldr  r3, = _ebss
 80038a8:	200065f4 	.word	0x200065f4

080038ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038ac:	e7fe      	b.n	80038ac <ADC_IRQHandler>
	...

080038b0 <MRT_getAltitude>:

/*
 * Gets the altitude using temperature, pressure and sea-level pressure
 *https://www.mide.com/air-pressure-at-altitude-calculator
 */
float MRT_getAltitude(float pressure){
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	ed87 0a01 	vstr	s0, [r7, #4]
	return BASE_HEIGHT+(SEA_LEVEL_TEMPERATURE/-0.0065)*(pow(pressure/SEA_LEVEL_PRESSURE,0.190263236)-1); //(-R*-0.0065/(go*M)) = 0.190263236
 80038ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80038be:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8003940 <MRT_getAltitude+0x90>
 80038c2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80038c6:	ee16 0a90 	vmov	r0, s13
 80038ca:	f7fc fe5d 	bl	8000588 <__aeabi_f2d>
 80038ce:	4602      	mov	r2, r0
 80038d0:	460b      	mov	r3, r1
 80038d2:	ed9f 1b17 	vldr	d1, [pc, #92]	; 8003930 <MRT_getAltitude+0x80>
 80038d6:	ec43 2b10 	vmov	d0, r2, r3
 80038da:	f010 ffe7 	bl	80148ac <pow>
 80038de:	ec51 0b10 	vmov	r0, r1, d0
 80038e2:	f04f 0200 	mov.w	r2, #0
 80038e6:	4b17      	ldr	r3, [pc, #92]	; (8003944 <MRT_getAltitude+0x94>)
 80038e8:	f7fc fcee 	bl	80002c8 <__aeabi_dsub>
 80038ec:	4602      	mov	r2, r0
 80038ee:	460b      	mov	r3, r1
 80038f0:	4610      	mov	r0, r2
 80038f2:	4619      	mov	r1, r3
 80038f4:	a310      	add	r3, pc, #64	; (adr r3, 8003938 <MRT_getAltitude+0x88>)
 80038f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038fa:	f7fc fe9d 	bl	8000638 <__aeabi_dmul>
 80038fe:	4602      	mov	r2, r0
 8003900:	460b      	mov	r3, r1
 8003902:	4610      	mov	r0, r2
 8003904:	4619      	mov	r1, r3
 8003906:	f04f 0200 	mov.w	r2, #0
 800390a:	4b0f      	ldr	r3, [pc, #60]	; (8003948 <MRT_getAltitude+0x98>)
 800390c:	f7fc fcde 	bl	80002cc <__adddf3>
 8003910:	4602      	mov	r2, r0
 8003912:	460b      	mov	r3, r1
 8003914:	4610      	mov	r0, r2
 8003916:	4619      	mov	r1, r3
 8003918:	f7fd f986 	bl	8000c28 <__aeabi_d2f>
 800391c:	4603      	mov	r3, r0
 800391e:	ee07 3a90 	vmov	s15, r3
}
 8003922:	eeb0 0a67 	vmov.f32	s0, s15
 8003926:	3708      	adds	r7, #8
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}
 800392c:	f3af 8000 	nop.w
 8003930:	b4202506 	.word	0xb4202506
 8003934:	3fc85a8b 	.word	0x3fc85a8b
 8003938:	76276276 	.word	0x76276276
 800393c:	c0e481c2 	.word	0xc0e481c2
 8003940:	447d8000 	.word	0x447d8000
 8003944:	3ff00000 	.word	0x3ff00000
 8003948:	40590000 	.word	0x40590000

0800394c <MRT_getContinuity>:
 * Checks the continuity of the gates
 *
 * returns a binary number in its decimal form. Each bit is the state of a gate.
 * bit3 bit2 bit1 bit0 = drogue1 drogue2 prop1 prop2
 */
uint8_t MRT_getContinuity(void){
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
	uint8_t drogue1 = HAL_GPIO_ReadPin(IN_EJ_Drogue_Cont_GPIO_Port, IN_EJ_Drogue_Cont_Pin);
 8003952:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003956:	4815      	ldr	r0, [pc, #84]	; (80039ac <MRT_getContinuity+0x60>)
 8003958:	f008 ff1a 	bl	800c790 <HAL_GPIO_ReadPin>
 800395c:	4603      	mov	r3, r0
 800395e:	71fb      	strb	r3, [r7, #7]
	uint8_t drogue2 = HAL_GPIO_ReadPin(IN_EJ_Main_Cont_GPIO_Port, IN_EJ_Main_Cont_Pin);
 8003960:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003964:	4811      	ldr	r0, [pc, #68]	; (80039ac <MRT_getContinuity+0x60>)
 8003966:	f008 ff13 	bl	800c790 <HAL_GPIO_ReadPin>
 800396a:	4603      	mov	r3, r0
 800396c:	71bb      	strb	r3, [r7, #6]
	uint8_t prop1 = HAL_GPIO_ReadPin(IN_PyroValve_Cont_1_GPIO_Port, IN_PyroValve_Cont_1_Pin);
 800396e:	2101      	movs	r1, #1
 8003970:	480e      	ldr	r0, [pc, #56]	; (80039ac <MRT_getContinuity+0x60>)
 8003972:	f008 ff0d 	bl	800c790 <HAL_GPIO_ReadPin>
 8003976:	4603      	mov	r3, r0
 8003978:	717b      	strb	r3, [r7, #5]
	uint8_t prop2 = HAL_GPIO_ReadPin(IN_PyroValve_Cont_2_GPIO_Port, IN_PyroValve_Cont_2_Pin);
 800397a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800397e:	480c      	ldr	r0, [pc, #48]	; (80039b0 <MRT_getContinuity+0x64>)
 8003980:	f008 ff06 	bl	800c790 <HAL_GPIO_ReadPin>
 8003984:	4603      	mov	r3, r0
 8003986:	713b      	strb	r3, [r7, #4]
	uint8_t continuity = 8*drogue1 + 4*drogue2 + 2*prop1 + prop2;
 8003988:	79fb      	ldrb	r3, [r7, #7]
 800398a:	005a      	lsls	r2, r3, #1
 800398c:	79bb      	ldrb	r3, [r7, #6]
 800398e:	4413      	add	r3, r2
 8003990:	005a      	lsls	r2, r3, #1
 8003992:	797b      	ldrb	r3, [r7, #5]
 8003994:	4413      	add	r3, r2
 8003996:	b2db      	uxtb	r3, r3
 8003998:	005b      	lsls	r3, r3, #1
 800399a:	b2da      	uxtb	r2, r3
 800399c:	793b      	ldrb	r3, [r7, #4]
 800399e:	4413      	add	r3, r2
 80039a0:	70fb      	strb	r3, [r7, #3]
	return continuity;
 80039a2:	78fb      	ldrb	r3, [r7, #3]
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3708      	adds	r7, #8
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	40021800 	.word	0x40021800
 80039b0:	40021400 	.word	0x40021400

080039b4 <MRT_formatAvionics>:


// formats avionics telemetry string using sprintf
void MRT_formatAvionics(void) {
 80039b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039b8:	b0a3      	sub	sp, #140	; 0x8c
 80039ba:	af16      	add	r7, sp, #88	; 0x58
	memset(msg_buffer_av, 0, 200);
 80039bc:	22c8      	movs	r2, #200	; 0xc8
 80039be:	2100      	movs	r1, #0
 80039c0:	483c      	ldr	r0, [pc, #240]	; (8003ab4 <MRT_formatAvionics+0x100>)
 80039c2:	f012 f9b1 	bl	8015d28 <memset>
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E",
		hlsm6dsr.acceleration_mg[0],	hlsm6dsr.acceleration_mg[1],	hlsm6dsr.acceleration_mg[2],
 80039c6:	4b3c      	ldr	r3, [pc, #240]	; (8003ab8 <MRT_formatAvionics+0x104>)
 80039c8:	681b      	ldr	r3, [r3, #0]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E",
 80039ca:	4618      	mov	r0, r3
 80039cc:	f7fc fddc 	bl	8000588 <__aeabi_f2d>
 80039d0:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
		hlsm6dsr.acceleration_mg[0],	hlsm6dsr.acceleration_mg[1],	hlsm6dsr.acceleration_mg[2],
 80039d4:	4b38      	ldr	r3, [pc, #224]	; (8003ab8 <MRT_formatAvionics+0x104>)
 80039d6:	685b      	ldr	r3, [r3, #4]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E",
 80039d8:	4618      	mov	r0, r3
 80039da:	f7fc fdd5 	bl	8000588 <__aeabi_f2d>
 80039de:	e9c7 0108 	strd	r0, r1, [r7, #32]
		hlsm6dsr.acceleration_mg[0],	hlsm6dsr.acceleration_mg[1],	hlsm6dsr.acceleration_mg[2],
 80039e2:	4b35      	ldr	r3, [pc, #212]	; (8003ab8 <MRT_formatAvionics+0x104>)
 80039e4:	689b      	ldr	r3, [r3, #8]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E",
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7fc fdce 	bl	8000588 <__aeabi_f2d>
 80039ec:	e9c7 0106 	strd	r0, r1, [r7, #24]
		hlsm6dsr.angular_rate_mdps[0],	hlsm6dsr.angular_rate_mdps[1],	hlsm6dsr.angular_rate_mdps[2],
 80039f0:	4b31      	ldr	r3, [pc, #196]	; (8003ab8 <MRT_formatAvionics+0x104>)
 80039f2:	68db      	ldr	r3, [r3, #12]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E",
 80039f4:	4618      	mov	r0, r3
 80039f6:	f7fc fdc7 	bl	8000588 <__aeabi_f2d>
 80039fa:	e9c7 0104 	strd	r0, r1, [r7, #16]
		hlsm6dsr.angular_rate_mdps[0],	hlsm6dsr.angular_rate_mdps[1],	hlsm6dsr.angular_rate_mdps[2],
 80039fe:	4b2e      	ldr	r3, [pc, #184]	; (8003ab8 <MRT_formatAvionics+0x104>)
 8003a00:	691b      	ldr	r3, [r3, #16]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E",
 8003a02:	4618      	mov	r0, r3
 8003a04:	f7fc fdc0 	bl	8000588 <__aeabi_f2d>
 8003a08:	e9c7 0102 	strd	r0, r1, [r7, #8]
		hlsm6dsr.angular_rate_mdps[0],	hlsm6dsr.angular_rate_mdps[1],	hlsm6dsr.angular_rate_mdps[2],
 8003a0c:	4b2a      	ldr	r3, [pc, #168]	; (8003ab8 <MRT_formatAvionics+0x104>)
 8003a0e:	695b      	ldr	r3, [r3, #20]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E",
 8003a10:	4618      	mov	r0, r3
 8003a12:	f7fc fdb9 	bl	8000588 <__aeabi_f2d>
 8003a16:	e9c7 0100 	strd	r0, r1, [r7]
		hlps22hh.pressure_hPa,	hgps.latitude,	hgps.longitude,
 8003a1a:	4b28      	ldr	r3, [pc, #160]	; (8003abc <MRT_formatAvionics+0x108>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E",
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7fc fdb2 	bl	8000588 <__aeabi_f2d>
 8003a24:	4682      	mov	sl, r0
 8003a26:	468b      	mov	fp, r1
		hlps22hh.pressure_hPa,	hgps.latitude,	hgps.longitude,
 8003a28:	4b25      	ldr	r3, [pc, #148]	; (8003ac0 <MRT_formatAvionics+0x10c>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E",
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7fc fdab 	bl	8000588 <__aeabi_f2d>
 8003a32:	4680      	mov	r8, r0
 8003a34:	4689      	mov	r9, r1
		hlps22hh.pressure_hPa,	hgps.latitude,	hgps.longitude,
 8003a36:	4b22      	ldr	r3, [pc, #136]	; (8003ac0 <MRT_formatAvionics+0x10c>)
 8003a38:	685b      	ldr	r3, [r3, #4]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E",
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7fc fda4 	bl	8000588 <__aeabi_f2d>
 8003a40:	4604      	mov	r4, r0
 8003a42:	460d      	mov	r5, r1
 8003a44:	4b1f      	ldr	r3, [pc, #124]	; (8003ac4 <MRT_formatAvionics+0x110>)
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	461e      	mov	r6, r3
 8003a4a:	4b1f      	ldr	r3, [pc, #124]	; (8003ac8 <MRT_formatAvionics+0x114>)
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	4618      	mov	r0, r3
 8003a50:	4b1e      	ldr	r3, [pc, #120]	; (8003acc <MRT_formatAvionics+0x118>)
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	4b1e      	ldr	r3, [pc, #120]	; (8003ad0 <MRT_formatAvionics+0x11c>)
 8003a56:	781b      	ldrb	r3, [r3, #0]
 8003a58:	4619      	mov	r1, r3
 8003a5a:	4b1e      	ldr	r3, [pc, #120]	; (8003ad4 <MRT_formatAvionics+0x120>)
 8003a5c:	781b      	ldrb	r3, [r3, #0]
 8003a5e:	9314      	str	r3, [sp, #80]	; 0x50
 8003a60:	9113      	str	r1, [sp, #76]	; 0x4c
 8003a62:	9212      	str	r2, [sp, #72]	; 0x48
 8003a64:	9011      	str	r0, [sp, #68]	; 0x44
 8003a66:	9610      	str	r6, [sp, #64]	; 0x40
 8003a68:	e9cd 450e 	strd	r4, r5, [sp, #56]	; 0x38
 8003a6c:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8003a70:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8003a74:	ed97 7b00 	vldr	d7, [r7]
 8003a78:	ed8d 7b08 	vstr	d7, [sp, #32]
 8003a7c:	ed97 7b02 	vldr	d7, [r7, #8]
 8003a80:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003a84:	ed97 7b04 	vldr	d7, [r7, #16]
 8003a88:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003a8c:	ed97 7b06 	vldr	d7, [r7, #24]
 8003a90:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003a94:	ed97 7b08 	vldr	d7, [r7, #32]
 8003a98:	ed8d 7b00 	vstr	d7, [sp]
 8003a9c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003aa0:	490d      	ldr	r1, [pc, #52]	; (8003ad8 <MRT_formatAvionics+0x124>)
 8003aa2:	4804      	ldr	r0, [pc, #16]	; (8003ab4 <MRT_formatAvionics+0x100>)
 8003aa4:	f013 fc3c 	bl	8017320 <siprintf>
		prev_min, prev_sec, prev_subsec,
		gates_continuity,	ejection_stage_flag);
}
 8003aa8:	bf00      	nop
 8003aaa:	3734      	adds	r7, #52	; 0x34
 8003aac:	46bd      	mov	sp, r7
 8003aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ab2:	bf00      	nop
 8003ab4:	20005f28 	.word	0x20005f28
 8003ab8:	2000040c 	.word	0x2000040c
 8003abc:	20000438 	.word	0x20000438
 8003ac0:	2000044c 	.word	0x2000044c
 8003ac4:	200003f6 	.word	0x200003f6
 8003ac8:	200003f7 	.word	0x200003f7
 8003acc:	200003f8 	.word	0x200003f8
 8003ad0:	200003dd 	.word	0x200003dd
 8003ad4:	200003f4 	.word	0x200003f4
 8003ad8:	0801bf78 	.word	0x0801bf78

08003adc <MRT_external_flash_Init>:


//**************************************************//
//FUNCTIONS

void MRT_external_flash_Init(void){
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0

	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	607b      	str	r3, [r7, #4]
 8003ae6:	e007      	b.n	8003af8 <MRT_external_flash_Init+0x1c>
		FLAGS_NULL_BUFFER[i] = 0; //Setup the flags null buffer for the correct number of values
 8003ae8:	4a13      	ldr	r2, [pc, #76]	; (8003b38 <MRT_external_flash_Init+0x5c>)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4413      	add	r3, r2
 8003aee:	2200      	movs	r2, #0
 8003af0:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	3301      	adds	r3, #1
 8003af6:	607b      	str	r3, [r7, #4]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2b04      	cmp	r3, #4
 8003afc:	ddf4      	ble.n	8003ae8 <MRT_external_flash_Init+0xc>
	}

	if (!W25qxx_Init()) {
 8003afe:	f000 fc83 	bl	8004408 <W25qxx_Init>
 8003b02:	4603      	mov	r3, r0
 8003b04:	f083 0301 	eor.w	r3, r3, #1
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d001      	beq.n	8003b12 <MRT_external_flash_Init+0x36>
		Error_Handler(); // hangs and blinks LEDF
 8003b0e:	f7fe ff65 	bl	80029dc <Error_Handler>
	}

	//Retrieve flags
	W25qxx_ReadSector(ext_flash_flags_buffer, FLAGS_SECTOR, FLAGS_OFFSET, NB_OF_FLAGS);
 8003b12:	2305      	movs	r3, #5
 8003b14:	2200      	movs	r2, #0
 8003b16:	2101      	movs	r1, #1
 8003b18:	4808      	ldr	r0, [pc, #32]	; (8003b3c <MRT_external_flash_Init+0x60>)
 8003b1a:	f001 f84f 	bl	8004bbc <W25qxx_ReadSector>

	//Retrieve RTC time (last recorded)
	W25qxx_ReadSector(ext_flash_time_buffer, RTC_SECTOR, RTC_TIME_OFFSET, RTC_NB_OF_VAR);
 8003b1e:	2304      	movs	r3, #4
 8003b20:	2200      	movs	r2, #0
 8003b22:	2102      	movs	r1, #2
 8003b24:	4806      	ldr	r0, [pc, #24]	; (8003b40 <MRT_external_flash_Init+0x64>)
 8003b26:	f001 f849 	bl	8004bbc <W25qxx_ReadSector>

	//Assign each value read to their variable
	MRT_updateExternalFlashValues();
 8003b2a:	f000 f843 	bl	8003bb4 <MRT_updateExternalFlashValues>
}
 8003b2e:	bf00      	nop
 8003b30:	3708      	adds	r7, #8
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	20005ff0 	.word	0x20005ff0
 8003b3c:	20005ffc 	.word	0x20005ffc
 8003b40:	20005ff8 	.word	0x20005ff8

08003b44 <MRT_updateExternalFlashBuffers>:


void MRT_updateExternalFlashBuffers(void){
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	607b      	str	r3, [r7, #4]
 8003b4e:	e00c      	b.n	8003b6a <MRT_updateExternalFlashBuffers+0x26>
		ext_flash_flags_buffer[i] = *ext_flash_flags[i];
 8003b50:	4a14      	ldr	r2, [pc, #80]	; (8003ba4 <MRT_updateExternalFlashBuffers+0x60>)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b58:	7819      	ldrb	r1, [r3, #0]
 8003b5a:	4a13      	ldr	r2, [pc, #76]	; (8003ba8 <MRT_updateExternalFlashBuffers+0x64>)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	4413      	add	r3, r2
 8003b60:	460a      	mov	r2, r1
 8003b62:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	3301      	adds	r3, #1
 8003b68:	607b      	str	r3, [r7, #4]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2b04      	cmp	r3, #4
 8003b6e:	ddef      	ble.n	8003b50 <MRT_updateExternalFlashBuffers+0xc>
	}
	for (int i = 0; i < RTC_NB_OF_VAR; i++){
 8003b70:	2300      	movs	r3, #0
 8003b72:	603b      	str	r3, [r7, #0]
 8003b74:	e00c      	b.n	8003b90 <MRT_updateExternalFlashBuffers+0x4c>
		ext_flash_time_buffer[i] = *ext_flash_time[i];
 8003b76:	4a0d      	ldr	r2, [pc, #52]	; (8003bac <MRT_updateExternalFlashBuffers+0x68>)
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b7e:	7819      	ldrb	r1, [r3, #0]
 8003b80:	4a0b      	ldr	r2, [pc, #44]	; (8003bb0 <MRT_updateExternalFlashBuffers+0x6c>)
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	4413      	add	r3, r2
 8003b86:	460a      	mov	r2, r1
 8003b88:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < RTC_NB_OF_VAR; i++){
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	603b      	str	r3, [r7, #0]
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	2b03      	cmp	r3, #3
 8003b94:	ddef      	ble.n	8003b76 <MRT_updateExternalFlashBuffers+0x32>
	}
}
 8003b96:	bf00      	nop
 8003b98:	bf00      	nop
 8003b9a:	370c      	adds	r7, #12
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr
 8003ba4:	2000008c 	.word	0x2000008c
 8003ba8:	20005ffc 	.word	0x20005ffc
 8003bac:	200000a0 	.word	0x200000a0
 8003bb0:	20005ff8 	.word	0x20005ff8

08003bb4 <MRT_updateExternalFlashValues>:


void MRT_updateExternalFlashValues(void){
 8003bb4:	b480      	push	{r7}
 8003bb6:	b083      	sub	sp, #12
 8003bb8:	af00      	add	r7, sp, #0
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003bba:	2300      	movs	r3, #0
 8003bbc:	607b      	str	r3, [r7, #4]
 8003bbe:	e00b      	b.n	8003bd8 <MRT_updateExternalFlashValues+0x24>
		*ext_flash_flags[i] = ext_flash_flags_buffer[i];
 8003bc0:	4a13      	ldr	r2, [pc, #76]	; (8003c10 <MRT_updateExternalFlashValues+0x5c>)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bc8:	4912      	ldr	r1, [pc, #72]	; (8003c14 <MRT_updateExternalFlashValues+0x60>)
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	440a      	add	r2, r1
 8003bce:	7812      	ldrb	r2, [r2, #0]
 8003bd0:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	3301      	adds	r3, #1
 8003bd6:	607b      	str	r3, [r7, #4]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2b04      	cmp	r3, #4
 8003bdc:	ddf0      	ble.n	8003bc0 <MRT_updateExternalFlashValues+0xc>
	}
	for (int i = 0; i < RTC_NB_OF_VAR; i++){
 8003bde:	2300      	movs	r3, #0
 8003be0:	603b      	str	r3, [r7, #0]
 8003be2:	e00b      	b.n	8003bfc <MRT_updateExternalFlashValues+0x48>
		*ext_flash_time[i] = ext_flash_time_buffer[i];
 8003be4:	4a0c      	ldr	r2, [pc, #48]	; (8003c18 <MRT_updateExternalFlashValues+0x64>)
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bec:	490b      	ldr	r1, [pc, #44]	; (8003c1c <MRT_updateExternalFlashValues+0x68>)
 8003bee:	683a      	ldr	r2, [r7, #0]
 8003bf0:	440a      	add	r2, r1
 8003bf2:	7812      	ldrb	r2, [r2, #0]
 8003bf4:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < RTC_NB_OF_VAR; i++){
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	603b      	str	r3, [r7, #0]
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	2b03      	cmp	r3, #3
 8003c00:	ddf0      	ble.n	8003be4 <MRT_updateExternalFlashValues+0x30>
	}
}
 8003c02:	bf00      	nop
 8003c04:	bf00      	nop
 8003c06:	370c      	adds	r7, #12
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr
 8003c10:	2000008c 	.word	0x2000008c
 8003c14:	20005ffc 	.word	0x20005ffc
 8003c18:	200000a0 	.word	0x200000a0
 8003c1c:	20005ff8 	.word	0x20005ff8

08003c20 <MRT_clearExternalFlash>:


void MRT_clearExternalFlash(void){
 8003c20:	b580      	push	{r7, lr}
 8003c22:	af00      	add	r7, sp, #0
	//Clear flags
	W25qxx_EraseSector(FLAGS_SECTOR);
 8003c24:	2001      	movs	r0, #1
 8003c26:	f000 fd41 	bl	80046ac <W25qxx_EraseSector>
	W25qxx_WriteSector(FLAGS_NULL_BUFFER, FLAGS_SECTOR, FLAGS_OFFSET, NB_OF_FLAGS);
 8003c2a:	2305      	movs	r3, #5
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	2101      	movs	r1, #1
 8003c30:	4806      	ldr	r0, [pc, #24]	; (8003c4c <MRT_clearExternalFlash+0x2c>)
 8003c32:	f000 fe85 	bl	8004940 <W25qxx_WriteSector>

	//Clear RTC time (last recorded)
	W25qxx_EraseSector(RTC_SECTOR);
 8003c36:	2002      	movs	r0, #2
 8003c38:	f000 fd38 	bl	80046ac <W25qxx_EraseSector>
	W25qxx_WriteSector(RTC_TIME_NULL_BUFFER, RTC_SECTOR, RTC_TIME_OFFSET, RTC_NB_OF_VAR);
 8003c3c:	2304      	movs	r3, #4
 8003c3e:	2200      	movs	r2, #0
 8003c40:	2102      	movs	r1, #2
 8003c42:	4803      	ldr	r0, [pc, #12]	; (8003c50 <MRT_clearExternalFlash+0x30>)
 8003c44:	f000 fe7c 	bl	8004940 <W25qxx_WriteSector>
}
 8003c48:	bf00      	nop
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	20005ff0 	.word	0x20005ff0
 8003c50:	200003ec 	.word	0x200003ec

08003c54 <MRT_saveFlagValue>:
//Public functions

/*
 * Save a flag value (value updated outside the function)
 */
void MRT_saveFlagValue(rtc_backup_reg state){
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b082      	sub	sp, #8
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	71fb      	strb	r3, [r7, #7]
	//Write new flags to flash memory
	MRT_updateExternalFlashBuffers();
 8003c5e:	f7ff ff71 	bl	8003b44 <MRT_updateExternalFlashBuffers>
	W25qxx_EraseSector(FLAGS_SECTOR);
 8003c62:	2001      	movs	r0, #1
 8003c64:	f000 fd22 	bl	80046ac <W25qxx_EraseSector>
	W25qxx_WriteSector(ext_flash_flags_buffer, FLAGS_SECTOR, FLAGS_OFFSET, NB_OF_FLAGS);
 8003c68:	2305      	movs	r3, #5
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	2101      	movs	r1, #1
 8003c6e:	4808      	ldr	r0, [pc, #32]	; (8003c90 <MRT_saveFlagValue+0x3c>)
 8003c70:	f000 fe66 	bl	8004940 <W25qxx_WriteSector>

	//Write new flag to RTC backup register
	MRT_RTC_setBackupReg(state, *rtc_bckp_regs[state]);
 8003c74:	79fb      	ldrb	r3, [r7, #7]
 8003c76:	4a07      	ldr	r2, [pc, #28]	; (8003c94 <MRT_saveFlagValue+0x40>)
 8003c78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	79fb      	ldrb	r3, [r7, #7]
 8003c80:	4611      	mov	r1, r2
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7ff f97c 	bl	8002f80 <MRT_RTC_setBackupReg>
}
 8003c88:	bf00      	nop
 8003c8a:	3708      	adds	r7, #8
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	20005ffc 	.word	0x20005ffc
 8003c94:	20000000 	.word	0x20000000

08003c98 <MRT_checkFlagsValues>:


/*
 * Check for memory issues
 */
uint8_t MRT_checkFlagsValues(rtc_backup_reg val_index, uint32_t max_val){
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	6039      	str	r1, [r7, #0]
 8003ca2:	71fb      	strb	r3, [r7, #7]

	uint8_t ret = true;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	73fb      	strb	r3, [r7, #15]

	//Check for a random value (unsigned int so can't be negative)
	if (*rtc_bckp_regs[val_index] > max_val){
 8003ca8:	79fb      	ldrb	r3, [r7, #7]
 8003caa:	4a2e      	ldr	r2, [pc, #184]	; (8003d64 <MRT_checkFlagsValues+0xcc>)
 8003cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	683a      	ldr	r2, [r7, #0]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d207      	bcs.n	8003cc8 <MRT_checkFlagsValues+0x30>
		*rtc_bckp_regs[val_index] = 0;
 8003cb8:	79fb      	ldrb	r3, [r7, #7]
 8003cba:	4a2a      	ldr	r2, [pc, #168]	; (8003d64 <MRT_checkFlagsValues+0xcc>)
 8003cbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	601a      	str	r2, [r3, #0]
		ret = false;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	73fb      	strb	r3, [r7, #15]
	}
	if (*ext_flash_flags[val_index] > max_val){
 8003cc8:	79fb      	ldrb	r3, [r7, #7]
 8003cca:	4a27      	ldr	r2, [pc, #156]	; (8003d68 <MRT_checkFlagsValues+0xd0>)
 8003ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d207      	bcs.n	8003cea <MRT_checkFlagsValues+0x52>
		*ext_flash_flags[val_index] = 0;
 8003cda:	79fb      	ldrb	r3, [r7, #7]
 8003cdc:	4a22      	ldr	r2, [pc, #136]	; (8003d68 <MRT_checkFlagsValues+0xd0>)
 8003cde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	701a      	strb	r2, [r3, #0]
		ret = false;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	73fb      	strb	r3, [r7, #15]
	}

	if (*rtc_bckp_regs[val_index] != *ext_flash_flags[val_index]){
 8003cea:	79fb      	ldrb	r3, [r7, #7]
 8003cec:	4a1d      	ldr	r2, [pc, #116]	; (8003d64 <MRT_checkFlagsValues+0xcc>)
 8003cee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	79fa      	ldrb	r2, [r7, #7]
 8003cf6:	491c      	ldr	r1, [pc, #112]	; (8003d68 <MRT_checkFlagsValues+0xd0>)
 8003cf8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003cfc:	7812      	ldrb	r2, [r2, #0]
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d028      	beq.n	8003d54 <MRT_checkFlagsValues+0xbc>
		*rtc_bckp_regs[val_index] = MAX(*rtc_bckp_regs[val_index], *ext_flash_flags[val_index]);
 8003d02:	79fb      	ldrb	r3, [r7, #7]
 8003d04:	4a18      	ldr	r2, [pc, #96]	; (8003d68 <MRT_checkFlagsValues+0xd0>)
 8003d06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	79fb      	ldrb	r3, [r7, #7]
 8003d10:	4a14      	ldr	r2, [pc, #80]	; (8003d64 <MRT_checkFlagsValues+0xcc>)
 8003d12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	79fb      	ldrb	r3, [r7, #7]
 8003d1a:	4912      	ldr	r1, [pc, #72]	; (8003d64 <MRT_checkFlagsValues+0xcc>)
 8003d1c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003d20:	4282      	cmp	r2, r0
 8003d22:	bf38      	it	cc
 8003d24:	4602      	movcc	r2, r0
 8003d26:	601a      	str	r2, [r3, #0]
		*ext_flash_flags[val_index] = MAX(*rtc_bckp_regs[val_index], *ext_flash_flags[val_index]);
 8003d28:	79fb      	ldrb	r3, [r7, #7]
 8003d2a:	4a0f      	ldr	r2, [pc, #60]	; (8003d68 <MRT_checkFlagsValues+0xd0>)
 8003d2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	4619      	mov	r1, r3
 8003d34:	79fb      	ldrb	r3, [r7, #7]
 8003d36:	4a0b      	ldr	r2, [pc, #44]	; (8003d64 <MRT_checkFlagsValues+0xcc>)
 8003d38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4299      	cmp	r1, r3
 8003d40:	bf38      	it	cc
 8003d42:	4619      	movcc	r1, r3
 8003d44:	79fb      	ldrb	r3, [r7, #7]
 8003d46:	4a08      	ldr	r2, [pc, #32]	; (8003d68 <MRT_checkFlagsValues+0xd0>)
 8003d48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d4c:	b2ca      	uxtb	r2, r1
 8003d4e:	701a      	strb	r2, [r3, #0]
		ret = false;
 8003d50:	2300      	movs	r3, #0
 8003d52:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 8003d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3714      	adds	r7, #20
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	20000000 	.word	0x20000000
 8003d68:	2000008c 	.word	0x2000008c

08003d6c <MRT_saveTotalTime>:
//Public functions

/*
 * Update every time values in memory
 */
void MRT_saveTotalTime(void){
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	af00      	add	r7, sp, #0

	//Update variables
	MRT_updateTimeValues();
 8003d70:	f000 f890 	bl	8003e94 <MRT_updateTimeValues>

	//Write new RTC time to external flash
	MRT_updateExternalFlashBuffers();
 8003d74:	f7ff fee6 	bl	8003b44 <MRT_updateExternalFlashBuffers>
	W25qxx_EraseSector(RTC_SECTOR);
 8003d78:	2002      	movs	r0, #2
 8003d7a:	f000 fc97 	bl	80046ac <W25qxx_EraseSector>
	W25qxx_WriteSector(ext_flash_time_buffer, RTC_SECTOR, RTC_TIME_OFFSET, RTC_NB_OF_VAR);
 8003d7e:	2304      	movs	r3, #4
 8003d80:	2200      	movs	r2, #0
 8003d82:	2102      	movs	r1, #2
 8003d84:	480e      	ldr	r0, [pc, #56]	; (8003dc0 <MRT_saveTotalTime+0x54>)
 8003d86:	f000 fddb 	bl	8004940 <W25qxx_WriteSector>

	//Write new RTC time to backup registers
	MRT_RTC_setBackupReg(RTC_HOUR, rtc_bckp_reg_hour);
 8003d8a:	4b0e      	ldr	r3, [pc, #56]	; (8003dc4 <MRT_saveTotalTime+0x58>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4619      	mov	r1, r3
 8003d90:	2005      	movs	r0, #5
 8003d92:	f7ff f8f5 	bl	8002f80 <MRT_RTC_setBackupReg>
	MRT_RTC_setBackupReg(RTC_MINUTE, rtc_bckp_reg_min);
 8003d96:	4b0c      	ldr	r3, [pc, #48]	; (8003dc8 <MRT_saveTotalTime+0x5c>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4619      	mov	r1, r3
 8003d9c:	2006      	movs	r0, #6
 8003d9e:	f7ff f8ef 	bl	8002f80 <MRT_RTC_setBackupReg>
	MRT_RTC_setBackupReg(RTC_SECOND, rtc_bckp_reg_sec);
 8003da2:	4b0a      	ldr	r3, [pc, #40]	; (8003dcc <MRT_saveTotalTime+0x60>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4619      	mov	r1, r3
 8003da8:	2007      	movs	r0, #7
 8003daa:	f7ff f8e9 	bl	8002f80 <MRT_RTC_setBackupReg>
	MRT_RTC_setBackupReg(RTC_SUBSEC, rtc_bckp_reg_subsec);
 8003dae:	4b08      	ldr	r3, [pc, #32]	; (8003dd0 <MRT_saveTotalTime+0x64>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4619      	mov	r1, r3
 8003db4:	2008      	movs	r0, #8
 8003db6:	f7ff f8e3 	bl	8002f80 <MRT_RTC_setBackupReg>
}
 8003dba:	bf00      	nop
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	20005ff8 	.word	0x20005ff8
 8003dc4:	200003a4 	.word	0x200003a4
 8003dc8:	200003a8 	.word	0x200003a8
 8003dcc:	200003ac 	.word	0x200003ac
 8003dd0:	200003b0 	.word	0x200003b0

08003dd4 <MRT_resetTotalTime>:


void MRT_resetTotalTime(void){
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0

	//Clear RTC time (last recorded) in external flash
	W25qxx_EraseSector(RTC_SECTOR);
 8003dda:	2002      	movs	r0, #2
 8003ddc:	f000 fc66 	bl	80046ac <W25qxx_EraseSector>
	W25qxx_WriteSector(RTC_TIME_NULL_BUFFER, RTC_SECTOR, RTC_TIME_OFFSET, RTC_NB_OF_VAR);
 8003de0:	2304      	movs	r3, #4
 8003de2:	2200      	movs	r2, #0
 8003de4:	2102      	movs	r1, #2
 8003de6:	4817      	ldr	r0, [pc, #92]	; (8003e44 <MRT_resetTotalTime+0x70>)
 8003de8:	f000 fdaa 	bl	8004940 <W25qxx_WriteSector>

	//Clear RTC time in backup registers
	MRT_RTC_setBackupReg(RTC_HOUR, 0);
 8003dec:	2100      	movs	r1, #0
 8003dee:	2005      	movs	r0, #5
 8003df0:	f7ff f8c6 	bl	8002f80 <MRT_RTC_setBackupReg>
	MRT_RTC_setBackupReg(RTC_MINUTE, 0);
 8003df4:	2100      	movs	r1, #0
 8003df6:	2006      	movs	r0, #6
 8003df8:	f7ff f8c2 	bl	8002f80 <MRT_RTC_setBackupReg>
	MRT_RTC_setBackupReg(RTC_SECOND, 0);
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	2007      	movs	r0, #7
 8003e00:	f7ff f8be 	bl	8002f80 <MRT_RTC_setBackupReg>
	MRT_RTC_setBackupReg(RTC_SUBSEC, 0);
 8003e04:	2100      	movs	r1, #0
 8003e06:	2008      	movs	r0, #8
 8003e08:	f7ff f8ba 	bl	8002f80 <MRT_RTC_setBackupReg>

	//Update variables (to 0)
	for (int i = 0; i < RTC_NB_OF_VAR; i++){
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	607b      	str	r3, [r7, #4]
 8003e10:	e00f      	b.n	8003e32 <MRT_resetTotalTime+0x5e>
	  *ext_flash_time[i] = 0x0;
 8003e12:	4a0d      	ldr	r2, [pc, #52]	; (8003e48 <MRT_resetTotalTime+0x74>)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	701a      	strb	r2, [r3, #0]
	  *rtc_bckp_regs[i + NB_OF_FLAGS] = 0x0;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	3305      	adds	r3, #5
 8003e22:	4a0a      	ldr	r2, [pc, #40]	; (8003e4c <MRT_resetTotalTime+0x78>)
 8003e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < RTC_NB_OF_VAR; i++){
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	3301      	adds	r3, #1
 8003e30:	607b      	str	r3, [r7, #4]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2b03      	cmp	r3, #3
 8003e36:	ddec      	ble.n	8003e12 <MRT_resetTotalTime+0x3e>
	}
}
 8003e38:	bf00      	nop
 8003e3a:	bf00      	nop
 8003e3c:	3708      	adds	r7, #8
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	bf00      	nop
 8003e44:	200003ec 	.word	0x200003ec
 8003e48:	200000a0 	.word	0x200000a0
 8003e4c:	20000000 	.word	0x20000000

08003e50 <MRT_saveTimeValue>:
//Private functions

/*
 * Save an RTC value (value updated outside the function)
 */
void MRT_saveTimeValue(rtc_backup_reg state){
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	4603      	mov	r3, r0
 8003e58:	71fb      	strb	r3, [r7, #7]

	//Write new RTC time to flash memory
	MRT_updateExternalFlashBuffers();
 8003e5a:	f7ff fe73 	bl	8003b44 <MRT_updateExternalFlashBuffers>
	W25qxx_EraseSector(RTC_SECTOR);
 8003e5e:	2002      	movs	r0, #2
 8003e60:	f000 fc24 	bl	80046ac <W25qxx_EraseSector>
	W25qxx_WriteSector(ext_flash_time_buffer, RTC_SECTOR, RTC_TIME_OFFSET, RTC_NB_OF_VAR);
 8003e64:	2304      	movs	r3, #4
 8003e66:	2200      	movs	r2, #0
 8003e68:	2102      	movs	r1, #2
 8003e6a:	4808      	ldr	r0, [pc, #32]	; (8003e8c <MRT_saveTimeValue+0x3c>)
 8003e6c:	f000 fd68 	bl	8004940 <W25qxx_WriteSector>

	//Write new RTC time to backup registers
	MRT_RTC_setBackupReg(state, *rtc_bckp_regs[state]);
 8003e70:	79fb      	ldrb	r3, [r7, #7]
 8003e72:	4a07      	ldr	r2, [pc, #28]	; (8003e90 <MRT_saveTimeValue+0x40>)
 8003e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	79fb      	ldrb	r3, [r7, #7]
 8003e7c:	4611      	mov	r1, r2
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f7ff f87e 	bl	8002f80 <MRT_RTC_setBackupReg>
}
 8003e84:	bf00      	nop
 8003e86:	3708      	adds	r7, #8
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	20005ff8 	.word	0x20005ff8
 8003e90:	20000000 	.word	0x20000000

08003e94 <MRT_updateTimeValues>:


/*
 * Update all time values
 */
void MRT_updateTimeValues(void){
 8003e94:	b480      	push	{r7}
 8003e96:	af00      	add	r7, sp, #0
	//External Flash
	ext_flash_hour = prev_hour;
 8003e98:	4b13      	ldr	r3, [pc, #76]	; (8003ee8 <MRT_updateTimeValues+0x54>)
 8003e9a:	781a      	ldrb	r2, [r3, #0]
 8003e9c:	4b13      	ldr	r3, [pc, #76]	; (8003eec <MRT_updateTimeValues+0x58>)
 8003e9e:	701a      	strb	r2, [r3, #0]
	ext_flash_min = prev_min;
 8003ea0:	4b13      	ldr	r3, [pc, #76]	; (8003ef0 <MRT_updateTimeValues+0x5c>)
 8003ea2:	781a      	ldrb	r2, [r3, #0]
 8003ea4:	4b13      	ldr	r3, [pc, #76]	; (8003ef4 <MRT_updateTimeValues+0x60>)
 8003ea6:	701a      	strb	r2, [r3, #0]
	ext_flash_sec = prev_sec;
 8003ea8:	4b13      	ldr	r3, [pc, #76]	; (8003ef8 <MRT_updateTimeValues+0x64>)
 8003eaa:	781a      	ldrb	r2, [r3, #0]
 8003eac:	4b13      	ldr	r3, [pc, #76]	; (8003efc <MRT_updateTimeValues+0x68>)
 8003eae:	701a      	strb	r2, [r3, #0]
	ext_flash_subsec = prev_subsec;
 8003eb0:	4b13      	ldr	r3, [pc, #76]	; (8003f00 <MRT_updateTimeValues+0x6c>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a13      	ldr	r2, [pc, #76]	; (8003f04 <MRT_updateTimeValues+0x70>)
 8003eb6:	6013      	str	r3, [r2, #0]

	//RTC backup registers
	rtc_bckp_reg_hour = prev_hour;
 8003eb8:	4b0b      	ldr	r3, [pc, #44]	; (8003ee8 <MRT_updateTimeValues+0x54>)
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	4b12      	ldr	r3, [pc, #72]	; (8003f08 <MRT_updateTimeValues+0x74>)
 8003ec0:	601a      	str	r2, [r3, #0]
	rtc_bckp_reg_min = prev_min;
 8003ec2:	4b0b      	ldr	r3, [pc, #44]	; (8003ef0 <MRT_updateTimeValues+0x5c>)
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	4b10      	ldr	r3, [pc, #64]	; (8003f0c <MRT_updateTimeValues+0x78>)
 8003eca:	601a      	str	r2, [r3, #0]
	rtc_bckp_reg_sec = prev_sec;
 8003ecc:	4b0a      	ldr	r3, [pc, #40]	; (8003ef8 <MRT_updateTimeValues+0x64>)
 8003ece:	781b      	ldrb	r3, [r3, #0]
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	4b0f      	ldr	r3, [pc, #60]	; (8003f10 <MRT_updateTimeValues+0x7c>)
 8003ed4:	601a      	str	r2, [r3, #0]
	rtc_bckp_reg_subsec = prev_subsec;
 8003ed6:	4b0a      	ldr	r3, [pc, #40]	; (8003f00 <MRT_updateTimeValues+0x6c>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a0e      	ldr	r2, [pc, #56]	; (8003f14 <MRT_updateTimeValues+0x80>)
 8003edc:	6013      	str	r3, [r2, #0]
}
 8003ede:	bf00      	nop
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr
 8003ee8:	200003f5 	.word	0x200003f5
 8003eec:	200003e3 	.word	0x200003e3
 8003ef0:	200003f6 	.word	0x200003f6
 8003ef4:	200003e4 	.word	0x200003e4
 8003ef8:	200003f7 	.word	0x200003f7
 8003efc:	200003e5 	.word	0x200003e5
 8003f00:	200003f8 	.word	0x200003f8
 8003f04:	200003e8 	.word	0x200003e8
 8003f08:	200003a4 	.word	0x200003a4
 8003f0c:	200003a8 	.word	0x200003a8
 8003f10:	200003ac 	.word	0x200003ac
 8003f14:	200003b0 	.word	0x200003b0

08003f18 <MRT_checkTimeValues>:


/*
 * Check for memory issues
 */
uint8_t MRT_checkTimeValues(rtc_backup_reg val_index, uint32_t max_val){
 8003f18:	b480      	push	{r7}
 8003f1a:	b085      	sub	sp, #20
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	4603      	mov	r3, r0
 8003f20:	6039      	str	r1, [r7, #0]
 8003f22:	71fb      	strb	r3, [r7, #7]

	uint8_t ret = true;
 8003f24:	2301      	movs	r3, #1
 8003f26:	73fb      	strb	r3, [r7, #15]

	//Check for a random value (unsigned int so can't be negative)
	if (*rtc_bckp_regs[val_index] > max_val){
 8003f28:	79fb      	ldrb	r3, [r7, #7]
 8003f2a:	4a31      	ldr	r2, [pc, #196]	; (8003ff0 <MRT_checkTimeValues+0xd8>)
 8003f2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	683a      	ldr	r2, [r7, #0]
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d207      	bcs.n	8003f48 <MRT_checkTimeValues+0x30>
		*rtc_bckp_regs[val_index] = 0;
 8003f38:	79fb      	ldrb	r3, [r7, #7]
 8003f3a:	4a2d      	ldr	r2, [pc, #180]	; (8003ff0 <MRT_checkTimeValues+0xd8>)
 8003f3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f40:	2200      	movs	r2, #0
 8003f42:	601a      	str	r2, [r3, #0]
		ret = false;
 8003f44:	2300      	movs	r3, #0
 8003f46:	73fb      	strb	r3, [r7, #15]
	}
	if (*ext_flash_time[val_index - NB_OF_FLAGS] > max_val){
 8003f48:	79fb      	ldrb	r3, [r7, #7]
 8003f4a:	3b05      	subs	r3, #5
 8003f4c:	4a29      	ldr	r2, [pc, #164]	; (8003ff4 <MRT_checkTimeValues+0xdc>)
 8003f4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	461a      	mov	r2, r3
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d208      	bcs.n	8003f6e <MRT_checkTimeValues+0x56>
		*ext_flash_time[val_index - NB_OF_FLAGS] = 0;
 8003f5c:	79fb      	ldrb	r3, [r7, #7]
 8003f5e:	3b05      	subs	r3, #5
 8003f60:	4a24      	ldr	r2, [pc, #144]	; (8003ff4 <MRT_checkTimeValues+0xdc>)
 8003f62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f66:	2200      	movs	r2, #0
 8003f68:	701a      	strb	r2, [r3, #0]
		ret = false;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	73fb      	strb	r3, [r7, #15]
	}

	if (*rtc_bckp_regs[val_index] != *ext_flash_time[val_index - NB_OF_FLAGS]){
 8003f6e:	79fb      	ldrb	r3, [r7, #7]
 8003f70:	4a1f      	ldr	r2, [pc, #124]	; (8003ff0 <MRT_checkTimeValues+0xd8>)
 8003f72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	79fa      	ldrb	r2, [r7, #7]
 8003f7a:	3a05      	subs	r2, #5
 8003f7c:	491d      	ldr	r1, [pc, #116]	; (8003ff4 <MRT_checkTimeValues+0xdc>)
 8003f7e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003f82:	7812      	ldrb	r2, [r2, #0]
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d02b      	beq.n	8003fe0 <MRT_checkTimeValues+0xc8>
		*rtc_bckp_regs[val_index] = MAX(*rtc_bckp_regs[val_index], *ext_flash_time[val_index - NB_OF_FLAGS]);
 8003f88:	79fb      	ldrb	r3, [r7, #7]
 8003f8a:	3b05      	subs	r3, #5
 8003f8c:	4a19      	ldr	r2, [pc, #100]	; (8003ff4 <MRT_checkTimeValues+0xdc>)
 8003f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	4618      	mov	r0, r3
 8003f96:	79fb      	ldrb	r3, [r7, #7]
 8003f98:	4a15      	ldr	r2, [pc, #84]	; (8003ff0 <MRT_checkTimeValues+0xd8>)
 8003f9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	79fb      	ldrb	r3, [r7, #7]
 8003fa2:	4913      	ldr	r1, [pc, #76]	; (8003ff0 <MRT_checkTimeValues+0xd8>)
 8003fa4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003fa8:	4282      	cmp	r2, r0
 8003faa:	bf38      	it	cc
 8003fac:	4602      	movcc	r2, r0
 8003fae:	601a      	str	r2, [r3, #0]
		*ext_flash_time[val_index - NB_OF_FLAGS] = MAX(*rtc_bckp_regs[val_index], *ext_flash_time[val_index - NB_OF_FLAGS]);
 8003fb0:	79fb      	ldrb	r3, [r7, #7]
 8003fb2:	3b05      	subs	r3, #5
 8003fb4:	4a0f      	ldr	r2, [pc, #60]	; (8003ff4 <MRT_checkTimeValues+0xdc>)
 8003fb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	4619      	mov	r1, r3
 8003fbe:	79fb      	ldrb	r3, [r7, #7]
 8003fc0:	4a0b      	ldr	r2, [pc, #44]	; (8003ff0 <MRT_checkTimeValues+0xd8>)
 8003fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4299      	cmp	r1, r3
 8003fca:	bf38      	it	cc
 8003fcc:	4619      	movcc	r1, r3
 8003fce:	79fb      	ldrb	r3, [r7, #7]
 8003fd0:	3b05      	subs	r3, #5
 8003fd2:	4a08      	ldr	r2, [pc, #32]	; (8003ff4 <MRT_checkTimeValues+0xdc>)
 8003fd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fd8:	b2ca      	uxtb	r2, r1
 8003fda:	701a      	strb	r2, [r3, #0]
		ret = false;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 8003fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3714      	adds	r7, #20
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr
 8003fee:	bf00      	nop
 8003ff0:	20000000 	.word	0x20000000
 8003ff4:	200000a0 	.word	0x200000a0

08003ff8 <MRT_MEMORY_Init>:
//**************************************************//
//MISC


//Public
void MRT_MEMORY_Init(void){
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	af00      	add	r7, sp, #0

	//External flash
	MRT_external_flash_Init();
 8003ffc:	f7ff fd6e 	bl	8003adc <MRT_external_flash_Init>

	//Backup registers
	MRT_RTC_backup_regs_Init();
 8004000:	f7fe ff10 	bl	8002e24 <MRT_RTC_backup_regs_Init>

	//Get the previous flags and rtc time from memory
	MRT_stateRestoration();
 8004004:	f000 f802 	bl	800400c <MRT_stateRestoration>
			else {
			  Error_Handler();
			}
		#endif
	#endif
}
 8004008:	bf00      	nop
 800400a:	bd80      	pop	{r7, pc}

0800400c <MRT_stateRestoration>:


//Private

//Get the flags values and RTC time
void MRT_stateRestoration(void){
 800400c:	b580      	push	{r7, lr}
 800400e:	af00      	add	r7, sp, #0

	//Check for a wakeup
	MRT_checkWakeUp();
 8004010:	f000 f8ca 	bl	80041a8 <MRT_checkWakeUp>

	//If RTC detected a wake up, update the flash memory and the backup registers
	if (wu_flag == 1){
 8004014:	4b51      	ldr	r3, [pc, #324]	; (800415c <MRT_stateRestoration+0x150>)
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d111      	bne.n	8004040 <MRT_stateRestoration+0x34>

		//Update values
		ext_flash_wu += 1;
 800401c:	4b50      	ldr	r3, [pc, #320]	; (8004160 <MRT_stateRestoration+0x154>)
 800401e:	781b      	ldrb	r3, [r3, #0]
 8004020:	3301      	adds	r3, #1
 8004022:	b2da      	uxtb	r2, r3
 8004024:	4b4e      	ldr	r3, [pc, #312]	; (8004160 <MRT_stateRestoration+0x154>)
 8004026:	701a      	strb	r2, [r3, #0]
		rtc_bckp_reg_wu += 1;
 8004028:	4b4e      	ldr	r3, [pc, #312]	; (8004164 <MRT_stateRestoration+0x158>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	3301      	adds	r3, #1
 800402e:	4a4d      	ldr	r2, [pc, #308]	; (8004164 <MRT_stateRestoration+0x158>)
 8004030:	6013      	str	r3, [r2, #0]

		//Check for memory issues
		MRT_checkFlagsValues(FC_STATE_WU, 2);
 8004032:	2102      	movs	r1, #2
 8004034:	2001      	movs	r0, #1
 8004036:	f7ff fe2f 	bl	8003c98 <MRT_checkFlagsValues>

		//Update memory
		MRT_saveFlagValue(FC_STATE_WU);
 800403a:	2001      	movs	r0, #1
 800403c:	f7ff fe0a 	bl	8003c54 <MRT_saveFlagValue>
	}
	//Update the wu_flag value
	wu_flag = rtc_bckp_reg_wu;
 8004040:	4b48      	ldr	r3, [pc, #288]	; (8004164 <MRT_stateRestoration+0x158>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	b2da      	uxtb	r2, r3
 8004046:	4b45      	ldr	r3, [pc, #276]	; (800415c <MRT_stateRestoration+0x150>)
 8004048:	701a      	strb	r2, [r3, #0]


	//Check flags values

	//Reset flag
	if(MRT_checkFlagsValues(FC_STATE_RESET, 1) == false)	MRT_saveFlagValue(FC_STATE_RESET);
 800404a:	2101      	movs	r1, #1
 800404c:	2000      	movs	r0, #0
 800404e:	f7ff fe23 	bl	8003c98 <MRT_checkFlagsValues>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d102      	bne.n	800405e <MRT_stateRestoration+0x52>
 8004058:	2000      	movs	r0, #0
 800405a:	f7ff fdfb 	bl	8003c54 <MRT_saveFlagValue>
	reset_flag = rtc_bckp_reg_reset;
 800405e:	4b42      	ldr	r3, [pc, #264]	; (8004168 <MRT_stateRestoration+0x15c>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	b2da      	uxtb	r2, r3
 8004064:	4b41      	ldr	r3, [pc, #260]	; (800416c <MRT_stateRestoration+0x160>)
 8004066:	701a      	strb	r2, [r3, #0]

	//Wake up flag (TODO double check??)
	if(MRT_checkFlagsValues(FC_STATE_WU, 1) == false)	MRT_saveFlagValue(FC_STATE_WU);
 8004068:	2101      	movs	r1, #1
 800406a:	2001      	movs	r0, #1
 800406c:	f7ff fe14 	bl	8003c98 <MRT_checkFlagsValues>
 8004070:	4603      	mov	r3, r0
 8004072:	2b00      	cmp	r3, #0
 8004074:	d102      	bne.n	800407c <MRT_stateRestoration+0x70>
 8004076:	2001      	movs	r0, #1
 8004078:	f7ff fdec 	bl	8003c54 <MRT_saveFlagValue>
	wu_flag = rtc_bckp_reg_wu;
 800407c:	4b39      	ldr	r3, [pc, #228]	; (8004164 <MRT_stateRestoration+0x158>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	b2da      	uxtb	r2, r3
 8004082:	4b36      	ldr	r3, [pc, #216]	; (800415c <MRT_stateRestoration+0x150>)
 8004084:	701a      	strb	r2, [r3, #0]

	//IWDG flag
	if(MRT_checkFlagsValues(FC_STATE_IWDG, 1) == false)	MRT_saveFlagValue(FC_STATE_IWDG);
 8004086:	2101      	movs	r1, #1
 8004088:	2002      	movs	r0, #2
 800408a:	f7ff fe05 	bl	8003c98 <MRT_checkFlagsValues>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d102      	bne.n	800409a <MRT_stateRestoration+0x8e>
 8004094:	2002      	movs	r0, #2
 8004096:	f7ff fddd 	bl	8003c54 <MRT_saveFlagValue>
	iwdg_flag = rtc_bckp_reg_iwdg;
 800409a:	4b35      	ldr	r3, [pc, #212]	; (8004170 <MRT_stateRestoration+0x164>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	b2da      	uxtb	r2, r3
 80040a0:	4b34      	ldr	r3, [pc, #208]	; (8004174 <MRT_stateRestoration+0x168>)
 80040a2:	701a      	strb	r2, [r3, #0]

	//Apogee flag
	if(MRT_checkFlagsValues(FC_STATE_APOGEE, 1) == false)	MRT_saveFlagValue(FC_STATE_APOGEE);
 80040a4:	2101      	movs	r1, #1
 80040a6:	2003      	movs	r0, #3
 80040a8:	f7ff fdf6 	bl	8003c98 <MRT_checkFlagsValues>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d102      	bne.n	80040b8 <MRT_stateRestoration+0xac>
 80040b2:	2003      	movs	r0, #3
 80040b4:	f7ff fdce 	bl	8003c54 <MRT_saveFlagValue>
	apogee_flag = rtc_bckp_reg_apogee;
 80040b8:	4b2f      	ldr	r3, [pc, #188]	; (8004178 <MRT_stateRestoration+0x16c>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	b2da      	uxtb	r2, r3
 80040be:	4b2f      	ldr	r3, [pc, #188]	; (800417c <MRT_stateRestoration+0x170>)
 80040c0:	701a      	strb	r2, [r3, #0]

	//Ejection state flag
	if(MRT_checkFlagsValues(FC_STATE_FLIGHT, 4) == false)	MRT_saveFlagValue(FC_STATE_FLIGHT);
 80040c2:	2104      	movs	r1, #4
 80040c4:	2004      	movs	r0, #4
 80040c6:	f7ff fde7 	bl	8003c98 <MRT_checkFlagsValues>
 80040ca:	4603      	mov	r3, r0
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d102      	bne.n	80040d6 <MRT_stateRestoration+0xca>
 80040d0:	2004      	movs	r0, #4
 80040d2:	f7ff fdbf 	bl	8003c54 <MRT_saveFlagValue>
	ejection_stage_flag = rtc_bckp_reg_ejection_stage;
 80040d6:	4b2a      	ldr	r3, [pc, #168]	; (8004180 <MRT_stateRestoration+0x174>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	b2da      	uxtb	r2, r3
 80040dc:	4b29      	ldr	r3, [pc, #164]	; (8004184 <MRT_stateRestoration+0x178>)
 80040de:	701a      	strb	r2, [r3, #0]


	//Check RTC time values
	//Hours
	if(MRT_checkTimeValues(RTC_HOUR, 23) == false)	MRT_saveTimeValue(RTC_HOUR);
 80040e0:	2117      	movs	r1, #23
 80040e2:	2005      	movs	r0, #5
 80040e4:	f7ff ff18 	bl	8003f18 <MRT_checkTimeValues>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d102      	bne.n	80040f4 <MRT_stateRestoration+0xe8>
 80040ee:	2005      	movs	r0, #5
 80040f0:	f7ff feae 	bl	8003e50 <MRT_saveTimeValue>
	prev_hour = rtc_bckp_reg_hour;
 80040f4:	4b24      	ldr	r3, [pc, #144]	; (8004188 <MRT_stateRestoration+0x17c>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	b2da      	uxtb	r2, r3
 80040fa:	4b24      	ldr	r3, [pc, #144]	; (800418c <MRT_stateRestoration+0x180>)
 80040fc:	701a      	strb	r2, [r3, #0]

	//Minutes
	if(MRT_checkTimeValues(RTC_MINUTE, 59) == false)	MRT_saveTimeValue(RTC_MINUTE);
 80040fe:	213b      	movs	r1, #59	; 0x3b
 8004100:	2006      	movs	r0, #6
 8004102:	f7ff ff09 	bl	8003f18 <MRT_checkTimeValues>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d102      	bne.n	8004112 <MRT_stateRestoration+0x106>
 800410c:	2006      	movs	r0, #6
 800410e:	f7ff fe9f 	bl	8003e50 <MRT_saveTimeValue>
	prev_min = rtc_bckp_reg_min;
 8004112:	4b1f      	ldr	r3, [pc, #124]	; (8004190 <MRT_stateRestoration+0x184>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	b2da      	uxtb	r2, r3
 8004118:	4b1e      	ldr	r3, [pc, #120]	; (8004194 <MRT_stateRestoration+0x188>)
 800411a:	701a      	strb	r2, [r3, #0]

	//Seconds
	if(MRT_checkTimeValues(RTC_SECOND, 59) == false)	MRT_saveTimeValue(RTC_SECOND);
 800411c:	213b      	movs	r1, #59	; 0x3b
 800411e:	2007      	movs	r0, #7
 8004120:	f7ff fefa 	bl	8003f18 <MRT_checkTimeValues>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d102      	bne.n	8004130 <MRT_stateRestoration+0x124>
 800412a:	2007      	movs	r0, #7
 800412c:	f7ff fe90 	bl	8003e50 <MRT_saveTimeValue>
	prev_sec = rtc_bckp_reg_sec;
 8004130:	4b19      	ldr	r3, [pc, #100]	; (8004198 <MRT_stateRestoration+0x18c>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	b2da      	uxtb	r2, r3
 8004136:	4b19      	ldr	r3, [pc, #100]	; (800419c <MRT_stateRestoration+0x190>)
 8004138:	701a      	strb	r2, [r3, #0]

	//Sub-Seconds
	if(MRT_checkTimeValues(RTC_SUBSEC, 999) == false)	MRT_saveTimeValue(RTC_SUBSEC);
 800413a:	f240 31e7 	movw	r1, #999	; 0x3e7
 800413e:	2008      	movs	r0, #8
 8004140:	f7ff feea 	bl	8003f18 <MRT_checkTimeValues>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d102      	bne.n	8004150 <MRT_stateRestoration+0x144>
 800414a:	2008      	movs	r0, #8
 800414c:	f7ff fe80 	bl	8003e50 <MRT_saveTimeValue>
	prev_subsec = rtc_bckp_reg_subsec;
 8004150:	4b13      	ldr	r3, [pc, #76]	; (80041a0 <MRT_stateRestoration+0x194>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a13      	ldr	r2, [pc, #76]	; (80041a4 <MRT_stateRestoration+0x198>)
 8004156:	6013      	str	r3, [r2, #0]
}
 8004158:	bf00      	nop
 800415a:	bd80      	pop	{r7, pc}
 800415c:	200003f1 	.word	0x200003f1
 8004160:	200003df 	.word	0x200003df
 8004164:	20000394 	.word	0x20000394
 8004168:	20000390 	.word	0x20000390
 800416c:	200003f0 	.word	0x200003f0
 8004170:	20000398 	.word	0x20000398
 8004174:	200003f2 	.word	0x200003f2
 8004178:	2000039c 	.word	0x2000039c
 800417c:	200003f3 	.word	0x200003f3
 8004180:	200003a0 	.word	0x200003a0
 8004184:	200003f4 	.word	0x200003f4
 8004188:	200003a4 	.word	0x200003a4
 800418c:	200003f5 	.word	0x200003f5
 8004190:	200003a8 	.word	0x200003a8
 8004194:	200003f6 	.word	0x200003f6
 8004198:	200003ac 	.word	0x200003ac
 800419c:	200003f7 	.word	0x200003f7
 80041a0:	200003b0 	.word	0x200003b0
 80041a4:	200003f8 	.word	0x200003f8

080041a8 <MRT_checkWakeUp>:


/*
 * Check if FC is back from wakeup
 */
void MRT_checkWakeUp(void){
 80041a8:	b580      	push	{r7, lr}
 80041aa:	af00      	add	r7, sp, #0
	//If WU flag set, wake up procedure
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 80041ac:	4b0e      	ldr	r3, [pc, #56]	; (80041e8 <MRT_checkWakeUp+0x40>)
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b02      	cmp	r3, #2
 80041b6:	d112      	bne.n	80041de <MRT_checkWakeUp+0x36>
	{

		wu_flag = 1;
 80041b8:	4b0c      	ldr	r3, [pc, #48]	; (80041ec <MRT_checkWakeUp+0x44>)
 80041ba:	2201      	movs	r2, #1
 80041bc:	701a      	strb	r2, [r3, #0]

		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 80041be:	4b0a      	ldr	r3, [pc, #40]	; (80041e8 <MRT_checkWakeUp+0x40>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a09      	ldr	r2, [pc, #36]	; (80041e8 <MRT_checkWakeUp+0x40>)
 80041c4:	f043 0308 	orr.w	r3, r3, #8
 80041c8:	6013      	str	r3, [r2, #0]

		println("Wakeup from STANDBY MODE");
 80041ca:	4809      	ldr	r0, [pc, #36]	; (80041f0 <MRT_checkWakeUp+0x48>)
 80041cc:	f7fc ff7e 	bl	80010cc <println>

		/** Disable the WWAKEUP PIN **/
		HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 80041d0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80041d4:	f009 fba8 	bl	800d928 <HAL_PWR_DisableWakeUpPin>

		/** Deactivate the RTC wakeup  **/
		HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 80041d8:	4806      	ldr	r0, [pc, #24]	; (80041f4 <MRT_checkWakeUp+0x4c>)
 80041da:	f00a fffd 	bl	800f1d8 <HAL_RTCEx_DeactivateWakeUpTimer>
	}

	MRT_clear_alarms_flags();
 80041de:	f7fe fd01 	bl	8002be4 <MRT_clear_alarms_flags>
}
 80041e2:	bf00      	nop
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	40007000 	.word	0x40007000
 80041ec:	200003f1 	.word	0x200003f1
 80041f0:	0801bfd0 	.word	0x0801bfd0
 80041f4:	20005ca4 	.word	0x20005ca4

080041f8 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b086      	sub	sp, #24
 80041fc:	af02      	add	r7, sp, #8
 80041fe:	4603      	mov	r3, r0
 8004200:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 8004202:	f107 020f 	add.w	r2, r7, #15
 8004206:	1df9      	adds	r1, r7, #7
 8004208:	2364      	movs	r3, #100	; 0x64
 800420a:	9300      	str	r3, [sp, #0]
 800420c:	2301      	movs	r3, #1
 800420e:	4804      	ldr	r0, [pc, #16]	; (8004220 <W25qxx_Spi+0x28>)
 8004210:	f00b fb4c 	bl	800f8ac <HAL_SPI_TransmitReceive>
	return ret;
 8004214:	7bfb      	ldrb	r3, [r7, #15]
}
 8004216:	4618      	mov	r0, r3
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	20005d1c 	.word	0x20005d1c

08004224 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b084      	sub	sp, #16
 8004228:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 800422a:	2300      	movs	r3, #0
 800422c:	60fb      	str	r3, [r7, #12]
 800422e:	2300      	movs	r3, #0
 8004230:	60bb      	str	r3, [r7, #8]
 8004232:	2300      	movs	r3, #0
 8004234:	607b      	str	r3, [r7, #4]
 8004236:	2300      	movs	r3, #0
 8004238:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800423a:	2200      	movs	r2, #0
 800423c:	2140      	movs	r1, #64	; 0x40
 800423e:	4813      	ldr	r0, [pc, #76]	; (800428c <W25qxx_ReadID+0x68>)
 8004240:	f008 fabe 	bl	800c7c0 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 8004244:	209f      	movs	r0, #159	; 0x9f
 8004246:	f7ff ffd7 	bl	80041f8 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800424a:	20a5      	movs	r0, #165	; 0xa5
 800424c:	f7ff ffd4 	bl	80041f8 <W25qxx_Spi>
 8004250:	4603      	mov	r3, r0
 8004252:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004254:	20a5      	movs	r0, #165	; 0xa5
 8004256:	f7ff ffcf 	bl	80041f8 <W25qxx_Spi>
 800425a:	4603      	mov	r3, r0
 800425c:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800425e:	20a5      	movs	r0, #165	; 0xa5
 8004260:	f7ff ffca 	bl	80041f8 <W25qxx_Spi>
 8004264:	4603      	mov	r3, r0
 8004266:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004268:	2201      	movs	r2, #1
 800426a:	2140      	movs	r1, #64	; 0x40
 800426c:	4807      	ldr	r0, [pc, #28]	; (800428c <W25qxx_ReadID+0x68>)
 800426e:	f008 faa7 	bl	800c7c0 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	041a      	lsls	r2, r3, #16
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	021b      	lsls	r3, r3, #8
 800427a:	4313      	orrs	r3, r2
 800427c:	683a      	ldr	r2, [r7, #0]
 800427e:	4313      	orrs	r3, r2
 8004280:	60fb      	str	r3, [r7, #12]
	return Temp;
 8004282:	68fb      	ldr	r3, [r7, #12]
}
 8004284:	4618      	mov	r0, r3
 8004286:	3710      	adds	r7, #16
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}
 800428c:	40020c00 	.word	0x40020c00

08004290 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8004290:	b590      	push	{r4, r7, lr}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004296:	2200      	movs	r2, #0
 8004298:	2140      	movs	r1, #64	; 0x40
 800429a:	4816      	ldr	r0, [pc, #88]	; (80042f4 <W25qxx_ReadUniqID+0x64>)
 800429c:	f008 fa90 	bl	800c7c0 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 80042a0:	204b      	movs	r0, #75	; 0x4b
 80042a2:	f7ff ffa9 	bl	80041f8 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80042a6:	2300      	movs	r3, #0
 80042a8:	71fb      	strb	r3, [r7, #7]
 80042aa:	e005      	b.n	80042b8 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80042ac:	20a5      	movs	r0, #165	; 0xa5
 80042ae:	f7ff ffa3 	bl	80041f8 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80042b2:	79fb      	ldrb	r3, [r7, #7]
 80042b4:	3301      	adds	r3, #1
 80042b6:	71fb      	strb	r3, [r7, #7]
 80042b8:	79fb      	ldrb	r3, [r7, #7]
 80042ba:	2b03      	cmp	r3, #3
 80042bc:	d9f6      	bls.n	80042ac <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 80042be:	2300      	movs	r3, #0
 80042c0:	71bb      	strb	r3, [r7, #6]
 80042c2:	e00b      	b.n	80042dc <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80042c4:	79bc      	ldrb	r4, [r7, #6]
 80042c6:	20a5      	movs	r0, #165	; 0xa5
 80042c8:	f7ff ff96 	bl	80041f8 <W25qxx_Spi>
 80042cc:	4603      	mov	r3, r0
 80042ce:	461a      	mov	r2, r3
 80042d0:	4b09      	ldr	r3, [pc, #36]	; (80042f8 <W25qxx_ReadUniqID+0x68>)
 80042d2:	4423      	add	r3, r4
 80042d4:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 80042d6:	79bb      	ldrb	r3, [r7, #6]
 80042d8:	3301      	adds	r3, #1
 80042da:	71bb      	strb	r3, [r7, #6]
 80042dc:	79bb      	ldrb	r3, [r7, #6]
 80042de:	2b07      	cmp	r3, #7
 80042e0:	d9f0      	bls.n	80042c4 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80042e2:	2201      	movs	r2, #1
 80042e4:	2140      	movs	r1, #64	; 0x40
 80042e6:	4803      	ldr	r0, [pc, #12]	; (80042f4 <W25qxx_ReadUniqID+0x64>)
 80042e8:	f008 fa6a 	bl	800c7c0 <HAL_GPIO_WritePin>
}
 80042ec:	bf00      	nop
 80042ee:	370c      	adds	r7, #12
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd90      	pop	{r4, r7, pc}
 80042f4:	40020c00 	.word	0x40020c00
 80042f8:	20006004 	.word	0x20006004

080042fc <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004300:	2200      	movs	r2, #0
 8004302:	2140      	movs	r1, #64	; 0x40
 8004304:	4807      	ldr	r0, [pc, #28]	; (8004324 <W25qxx_WriteEnable+0x28>)
 8004306:	f008 fa5b 	bl	800c7c0 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 800430a:	2006      	movs	r0, #6
 800430c:	f7ff ff74 	bl	80041f8 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004310:	2201      	movs	r2, #1
 8004312:	2140      	movs	r1, #64	; 0x40
 8004314:	4803      	ldr	r0, [pc, #12]	; (8004324 <W25qxx_WriteEnable+0x28>)
 8004316:	f008 fa53 	bl	800c7c0 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 800431a:	2001      	movs	r0, #1
 800431c:	f00d fc7e 	bl	8011c1c <osDelay>
}
 8004320:	bf00      	nop
 8004322:	bd80      	pop	{r7, pc}
 8004324:	40020c00 	.word	0x40020c00

08004328 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	4603      	mov	r3, r0
 8004330:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 8004332:	2300      	movs	r3, #0
 8004334:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004336:	2200      	movs	r2, #0
 8004338:	2140      	movs	r1, #64	; 0x40
 800433a:	481c      	ldr	r0, [pc, #112]	; (80043ac <W25qxx_ReadStatusRegister+0x84>)
 800433c:	f008 fa40 	bl	800c7c0 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8004340:	79fb      	ldrb	r3, [r7, #7]
 8004342:	2b01      	cmp	r3, #1
 8004344:	d10c      	bne.n	8004360 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 8004346:	2005      	movs	r0, #5
 8004348:	f7ff ff56 	bl	80041f8 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800434c:	20a5      	movs	r0, #165	; 0xa5
 800434e:	f7ff ff53 	bl	80041f8 <W25qxx_Spi>
 8004352:	4603      	mov	r3, r0
 8004354:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 8004356:	4a16      	ldr	r2, [pc, #88]	; (80043b0 <W25qxx_ReadStatusRegister+0x88>)
 8004358:	7bfb      	ldrb	r3, [r7, #15]
 800435a:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 800435e:	e01b      	b.n	8004398 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 8004360:	79fb      	ldrb	r3, [r7, #7]
 8004362:	2b02      	cmp	r3, #2
 8004364:	d10c      	bne.n	8004380 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 8004366:	2035      	movs	r0, #53	; 0x35
 8004368:	f7ff ff46 	bl	80041f8 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800436c:	20a5      	movs	r0, #165	; 0xa5
 800436e:	f7ff ff43 	bl	80041f8 <W25qxx_Spi>
 8004372:	4603      	mov	r3, r0
 8004374:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 8004376:	4a0e      	ldr	r2, [pc, #56]	; (80043b0 <W25qxx_ReadStatusRegister+0x88>)
 8004378:	7bfb      	ldrb	r3, [r7, #15]
 800437a:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 800437e:	e00b      	b.n	8004398 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 8004380:	2015      	movs	r0, #21
 8004382:	f7ff ff39 	bl	80041f8 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004386:	20a5      	movs	r0, #165	; 0xa5
 8004388:	f7ff ff36 	bl	80041f8 <W25qxx_Spi>
 800438c:	4603      	mov	r3, r0
 800438e:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 8004390:	4a07      	ldr	r2, [pc, #28]	; (80043b0 <W25qxx_ReadStatusRegister+0x88>)
 8004392:	7bfb      	ldrb	r3, [r7, #15]
 8004394:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004398:	2201      	movs	r2, #1
 800439a:	2140      	movs	r1, #64	; 0x40
 800439c:	4803      	ldr	r0, [pc, #12]	; (80043ac <W25qxx_ReadStatusRegister+0x84>)
 800439e:	f008 fa0f 	bl	800c7c0 <HAL_GPIO_WritePin>
	return status;
 80043a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3710      	adds	r7, #16
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}
 80043ac:	40020c00 	.word	0x40020c00
 80043b0:	20006004 	.word	0x20006004

080043b4 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 80043b8:	2001      	movs	r0, #1
 80043ba:	f00d fc2f 	bl	8011c1c <osDelay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80043be:	2200      	movs	r2, #0
 80043c0:	2140      	movs	r1, #64	; 0x40
 80043c2:	480f      	ldr	r0, [pc, #60]	; (8004400 <W25qxx_WaitForWriteEnd+0x4c>)
 80043c4:	f008 f9fc 	bl	800c7c0 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 80043c8:	2005      	movs	r0, #5
 80043ca:	f7ff ff15 	bl	80041f8 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80043ce:	20a5      	movs	r0, #165	; 0xa5
 80043d0:	f7ff ff12 	bl	80041f8 <W25qxx_Spi>
 80043d4:	4603      	mov	r3, r0
 80043d6:	461a      	mov	r2, r3
 80043d8:	4b0a      	ldr	r3, [pc, #40]	; (8004404 <W25qxx_WaitForWriteEnd+0x50>)
 80043da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 80043de:	2001      	movs	r0, #1
 80043e0:	f00d fc1c 	bl	8011c1c <osDelay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 80043e4:	4b07      	ldr	r3, [pc, #28]	; (8004404 <W25qxx_WaitForWriteEnd+0x50>)
 80043e6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1ed      	bne.n	80043ce <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80043f2:	2201      	movs	r2, #1
 80043f4:	2140      	movs	r1, #64	; 0x40
 80043f6:	4802      	ldr	r0, [pc, #8]	; (8004400 <W25qxx_WaitForWriteEnd+0x4c>)
 80043f8:	f008 f9e2 	bl	800c7c0 <HAL_GPIO_WritePin>
}
 80043fc:	bf00      	nop
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	40020c00 	.word	0x40020c00
 8004404:	20006004 	.word	0x20006004

08004408 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b082      	sub	sp, #8
 800440c:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 800440e:	4b90      	ldr	r3, [pc, #576]	; (8004650 <W25qxx_Init+0x248>)
 8004410:	2201      	movs	r2, #1
 8004412:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 8004416:	e002      	b.n	800441e <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 8004418:	2001      	movs	r0, #1
 800441a:	f00d fbff 	bl	8011c1c <osDelay>
	while (HAL_GetTick() < 100)
 800441e:	f007 fab7 	bl	800b990 <HAL_GetTick>
 8004422:	4603      	mov	r3, r0
 8004424:	2b63      	cmp	r3, #99	; 0x63
 8004426:	d9f7      	bls.n	8004418 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004428:	2201      	movs	r2, #1
 800442a:	2140      	movs	r1, #64	; 0x40
 800442c:	4889      	ldr	r0, [pc, #548]	; (8004654 <W25qxx_Init+0x24c>)
 800442e:	f008 f9c7 	bl	800c7c0 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 8004432:	2064      	movs	r0, #100	; 0x64
 8004434:	f00d fbf2 	bl	8011c1c <osDelay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
 8004438:	4887      	ldr	r0, [pc, #540]	; (8004658 <W25qxx_Init+0x250>)
 800443a:	f012 fea5 	bl	8017188 <puts>
#endif
	id = W25qxx_ReadID();
 800443e:	f7ff fef1 	bl	8004224 <W25qxx_ReadID>
 8004442:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
 8004444:	6879      	ldr	r1, [r7, #4]
 8004446:	4885      	ldr	r0, [pc, #532]	; (800465c <W25qxx_Init+0x254>)
 8004448:	f012 fe18 	bl	801707c <iprintf>
#endif
	switch (id & 0x000000FF)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	b2db      	uxtb	r3, r3
 8004450:	3b11      	subs	r3, #17
 8004452:	2b0f      	cmp	r3, #15
 8004454:	f200 808b 	bhi.w	800456e <W25qxx_Init+0x166>
 8004458:	a201      	add	r2, pc, #4	; (adr r2, 8004460 <W25qxx_Init+0x58>)
 800445a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800445e:	bf00      	nop
 8004460:	0800455b 	.word	0x0800455b
 8004464:	08004547 	.word	0x08004547
 8004468:	08004533 	.word	0x08004533
 800446c:	0800451f 	.word	0x0800451f
 8004470:	0800450b 	.word	0x0800450b
 8004474:	080044f7 	.word	0x080044f7
 8004478:	080044e3 	.word	0x080044e3
 800447c:	080044cd 	.word	0x080044cd
 8004480:	080044b7 	.word	0x080044b7
 8004484:	0800456f 	.word	0x0800456f
 8004488:	0800456f 	.word	0x0800456f
 800448c:	0800456f 	.word	0x0800456f
 8004490:	0800456f 	.word	0x0800456f
 8004494:	0800456f 	.word	0x0800456f
 8004498:	0800456f 	.word	0x0800456f
 800449c:	080044a1 	.word	0x080044a1
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 80044a0:	4b6b      	ldr	r3, [pc, #428]	; (8004650 <W25qxx_Init+0x248>)
 80044a2:	220a      	movs	r2, #10
 80044a4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 80044a6:	4b6a      	ldr	r3, [pc, #424]	; (8004650 <W25qxx_Init+0x248>)
 80044a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80044ac:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
 80044ae:	486c      	ldr	r0, [pc, #432]	; (8004660 <W25qxx_Init+0x258>)
 80044b0:	f012 fe6a 	bl	8017188 <puts>
#endif
		break;
 80044b4:	e064      	b.n	8004580 <W25qxx_Init+0x178>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 80044b6:	4b66      	ldr	r3, [pc, #408]	; (8004650 <W25qxx_Init+0x248>)
 80044b8:	2209      	movs	r2, #9
 80044ba:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 80044bc:	4b64      	ldr	r3, [pc, #400]	; (8004650 <W25qxx_Init+0x248>)
 80044be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044c2:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
 80044c4:	4867      	ldr	r0, [pc, #412]	; (8004664 <W25qxx_Init+0x25c>)
 80044c6:	f012 fe5f 	bl	8017188 <puts>
#endif
		break;
 80044ca:	e059      	b.n	8004580 <W25qxx_Init+0x178>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 80044cc:	4b60      	ldr	r3, [pc, #384]	; (8004650 <W25qxx_Init+0x248>)
 80044ce:	2208      	movs	r2, #8
 80044d0:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 80044d2:	4b5f      	ldr	r3, [pc, #380]	; (8004650 <W25qxx_Init+0x248>)
 80044d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80044d8:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
 80044da:	4863      	ldr	r0, [pc, #396]	; (8004668 <W25qxx_Init+0x260>)
 80044dc:	f012 fe54 	bl	8017188 <puts>
#endif
		break;
 80044e0:	e04e      	b.n	8004580 <W25qxx_Init+0x178>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 80044e2:	4b5b      	ldr	r3, [pc, #364]	; (8004650 <W25qxx_Init+0x248>)
 80044e4:	2207      	movs	r2, #7
 80044e6:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 80044e8:	4b59      	ldr	r3, [pc, #356]	; (8004650 <W25qxx_Init+0x248>)
 80044ea:	2280      	movs	r2, #128	; 0x80
 80044ec:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
 80044ee:	485f      	ldr	r0, [pc, #380]	; (800466c <W25qxx_Init+0x264>)
 80044f0:	f012 fe4a 	bl	8017188 <puts>
#endif
		break;
 80044f4:	e044      	b.n	8004580 <W25qxx_Init+0x178>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 80044f6:	4b56      	ldr	r3, [pc, #344]	; (8004650 <W25qxx_Init+0x248>)
 80044f8:	2206      	movs	r2, #6
 80044fa:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 80044fc:	4b54      	ldr	r3, [pc, #336]	; (8004650 <W25qxx_Init+0x248>)
 80044fe:	2240      	movs	r2, #64	; 0x40
 8004500:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
 8004502:	485b      	ldr	r0, [pc, #364]	; (8004670 <W25qxx_Init+0x268>)
 8004504:	f012 fe40 	bl	8017188 <puts>
#endif
		break;
 8004508:	e03a      	b.n	8004580 <W25qxx_Init+0x178>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 800450a:	4b51      	ldr	r3, [pc, #324]	; (8004650 <W25qxx_Init+0x248>)
 800450c:	2205      	movs	r2, #5
 800450e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8004510:	4b4f      	ldr	r3, [pc, #316]	; (8004650 <W25qxx_Init+0x248>)
 8004512:	2220      	movs	r2, #32
 8004514:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
 8004516:	4857      	ldr	r0, [pc, #348]	; (8004674 <W25qxx_Init+0x26c>)
 8004518:	f012 fe36 	bl	8017188 <puts>
#endif
		break;
 800451c:	e030      	b.n	8004580 <W25qxx_Init+0x178>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 800451e:	4b4c      	ldr	r3, [pc, #304]	; (8004650 <W25qxx_Init+0x248>)
 8004520:	2204      	movs	r2, #4
 8004522:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8004524:	4b4a      	ldr	r3, [pc, #296]	; (8004650 <W25qxx_Init+0x248>)
 8004526:	2210      	movs	r2, #16
 8004528:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
 800452a:	4853      	ldr	r0, [pc, #332]	; (8004678 <W25qxx_Init+0x270>)
 800452c:	f012 fe2c 	bl	8017188 <puts>
#endif
		break;
 8004530:	e026      	b.n	8004580 <W25qxx_Init+0x178>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8004532:	4b47      	ldr	r3, [pc, #284]	; (8004650 <W25qxx_Init+0x248>)
 8004534:	2203      	movs	r2, #3
 8004536:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 8004538:	4b45      	ldr	r3, [pc, #276]	; (8004650 <W25qxx_Init+0x248>)
 800453a:	2208      	movs	r2, #8
 800453c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
 800453e:	484f      	ldr	r0, [pc, #316]	; (800467c <W25qxx_Init+0x274>)
 8004540:	f012 fe22 	bl	8017188 <puts>
#endif
		break;
 8004544:	e01c      	b.n	8004580 <W25qxx_Init+0x178>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 8004546:	4b42      	ldr	r3, [pc, #264]	; (8004650 <W25qxx_Init+0x248>)
 8004548:	2202      	movs	r2, #2
 800454a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 800454c:	4b40      	ldr	r3, [pc, #256]	; (8004650 <W25qxx_Init+0x248>)
 800454e:	2204      	movs	r2, #4
 8004550:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
 8004552:	484b      	ldr	r0, [pc, #300]	; (8004680 <W25qxx_Init+0x278>)
 8004554:	f012 fe18 	bl	8017188 <puts>
#endif
		break;
 8004558:	e012      	b.n	8004580 <W25qxx_Init+0x178>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 800455a:	4b3d      	ldr	r3, [pc, #244]	; (8004650 <W25qxx_Init+0x248>)
 800455c:	2201      	movs	r2, #1
 800455e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 8004560:	4b3b      	ldr	r3, [pc, #236]	; (8004650 <W25qxx_Init+0x248>)
 8004562:	2202      	movs	r2, #2
 8004564:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
 8004566:	4847      	ldr	r0, [pc, #284]	; (8004684 <W25qxx_Init+0x27c>)
 8004568:	f012 fe0e 	bl	8017188 <puts>
#endif
		break;
 800456c:	e008      	b.n	8004580 <W25qxx_Init+0x178>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
 800456e:	4846      	ldr	r0, [pc, #280]	; (8004688 <W25qxx_Init+0x280>)
 8004570:	f012 fe0a 	bl	8017188 <puts>
#endif
		w25qxx.Lock = 0;
 8004574:	4b36      	ldr	r3, [pc, #216]	; (8004650 <W25qxx_Init+0x248>)
 8004576:	2200      	movs	r2, #0
 8004578:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 800457c:	2300      	movs	r3, #0
 800457e:	e063      	b.n	8004648 <W25qxx_Init+0x240>
	}
	w25qxx.PageSize = 256;
 8004580:	4b33      	ldr	r3, [pc, #204]	; (8004650 <W25qxx_Init+0x248>)
 8004582:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004586:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 8004588:	4b31      	ldr	r3, [pc, #196]	; (8004650 <W25qxx_Init+0x248>)
 800458a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800458e:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8004590:	4b2f      	ldr	r3, [pc, #188]	; (8004650 <W25qxx_Init+0x248>)
 8004592:	69db      	ldr	r3, [r3, #28]
 8004594:	011b      	lsls	r3, r3, #4
 8004596:	4a2e      	ldr	r2, [pc, #184]	; (8004650 <W25qxx_Init+0x248>)
 8004598:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 800459a:	4b2d      	ldr	r3, [pc, #180]	; (8004650 <W25qxx_Init+0x248>)
 800459c:	695b      	ldr	r3, [r3, #20]
 800459e:	4a2c      	ldr	r2, [pc, #176]	; (8004650 <W25qxx_Init+0x248>)
 80045a0:	6912      	ldr	r2, [r2, #16]
 80045a2:	fb02 f303 	mul.w	r3, r2, r3
 80045a6:	4a2a      	ldr	r2, [pc, #168]	; (8004650 <W25qxx_Init+0x248>)
 80045a8:	8952      	ldrh	r2, [r2, #10]
 80045aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80045ae:	4a28      	ldr	r2, [pc, #160]	; (8004650 <W25qxx_Init+0x248>)
 80045b0:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 80045b2:	4b27      	ldr	r3, [pc, #156]	; (8004650 <W25qxx_Init+0x248>)
 80045b4:	691b      	ldr	r3, [r3, #16]
 80045b6:	011b      	lsls	r3, r3, #4
 80045b8:	4a25      	ldr	r2, [pc, #148]	; (8004650 <W25qxx_Init+0x248>)
 80045ba:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 80045bc:	4b24      	ldr	r3, [pc, #144]	; (8004650 <W25qxx_Init+0x248>)
 80045be:	695b      	ldr	r3, [r3, #20]
 80045c0:	4a23      	ldr	r2, [pc, #140]	; (8004650 <W25qxx_Init+0x248>)
 80045c2:	6912      	ldr	r2, [r2, #16]
 80045c4:	fb02 f303 	mul.w	r3, r2, r3
 80045c8:	0a9b      	lsrs	r3, r3, #10
 80045ca:	4a21      	ldr	r2, [pc, #132]	; (8004650 <W25qxx_Init+0x248>)
 80045cc:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 80045ce:	f7ff fe5f 	bl	8004290 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 80045d2:	2001      	movs	r0, #1
 80045d4:	f7ff fea8 	bl	8004328 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 80045d8:	2002      	movs	r0, #2
 80045da:	f7ff fea5 	bl	8004328 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 80045de:	2003      	movs	r0, #3
 80045e0:	f7ff fea2 	bl	8004328 <W25qxx_ReadStatusRegister>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Page Size: %d Bytes\r\n", w25qxx.PageSize);
 80045e4:	4b1a      	ldr	r3, [pc, #104]	; (8004650 <W25qxx_Init+0x248>)
 80045e6:	895b      	ldrh	r3, [r3, #10]
 80045e8:	4619      	mov	r1, r3
 80045ea:	4828      	ldr	r0, [pc, #160]	; (800468c <W25qxx_Init+0x284>)
 80045ec:	f012 fd46 	bl	801707c <iprintf>
	printf("w25qxx Page Count: %d\r\n", w25qxx.PageCount);
 80045f0:	4b17      	ldr	r3, [pc, #92]	; (8004650 <W25qxx_Init+0x248>)
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	4619      	mov	r1, r3
 80045f6:	4826      	ldr	r0, [pc, #152]	; (8004690 <W25qxx_Init+0x288>)
 80045f8:	f012 fd40 	bl	801707c <iprintf>
	printf("w25qxx Sector Size: %d Bytes\r\n", w25qxx.SectorSize);
 80045fc:	4b14      	ldr	r3, [pc, #80]	; (8004650 <W25qxx_Init+0x248>)
 80045fe:	691b      	ldr	r3, [r3, #16]
 8004600:	4619      	mov	r1, r3
 8004602:	4824      	ldr	r0, [pc, #144]	; (8004694 <W25qxx_Init+0x28c>)
 8004604:	f012 fd3a 	bl	801707c <iprintf>
	printf("w25qxx Sector Count: %d\r\n", w25qxx.SectorCount);
 8004608:	4b11      	ldr	r3, [pc, #68]	; (8004650 <W25qxx_Init+0x248>)
 800460a:	695b      	ldr	r3, [r3, #20]
 800460c:	4619      	mov	r1, r3
 800460e:	4822      	ldr	r0, [pc, #136]	; (8004698 <W25qxx_Init+0x290>)
 8004610:	f012 fd34 	bl	801707c <iprintf>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
 8004614:	4b0e      	ldr	r3, [pc, #56]	; (8004650 <W25qxx_Init+0x248>)
 8004616:	699b      	ldr	r3, [r3, #24]
 8004618:	4619      	mov	r1, r3
 800461a:	4820      	ldr	r0, [pc, #128]	; (800469c <W25qxx_Init+0x294>)
 800461c:	f012 fd2e 	bl	801707c <iprintf>
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
 8004620:	4b0b      	ldr	r3, [pc, #44]	; (8004650 <W25qxx_Init+0x248>)
 8004622:	69db      	ldr	r3, [r3, #28]
 8004624:	4619      	mov	r1, r3
 8004626:	481e      	ldr	r0, [pc, #120]	; (80046a0 <W25qxx_Init+0x298>)
 8004628:	f012 fd28 	bl	801707c <iprintf>
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
 800462c:	4b08      	ldr	r3, [pc, #32]	; (8004650 <W25qxx_Init+0x248>)
 800462e:	6a1b      	ldr	r3, [r3, #32]
 8004630:	4619      	mov	r1, r3
 8004632:	481c      	ldr	r0, [pc, #112]	; (80046a4 <W25qxx_Init+0x29c>)
 8004634:	f012 fd22 	bl	801707c <iprintf>
	printf("w25qxx Init Done\r\n");
 8004638:	481b      	ldr	r0, [pc, #108]	; (80046a8 <W25qxx_Init+0x2a0>)
 800463a:	f012 fda5 	bl	8017188 <puts>
#endif
	w25qxx.Lock = 0;
 800463e:	4b04      	ldr	r3, [pc, #16]	; (8004650 <W25qxx_Init+0x248>)
 8004640:	2200      	movs	r2, #0
 8004642:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8004646:	2301      	movs	r3, #1
}
 8004648:	4618      	mov	r0, r3
 800464a:	3708      	adds	r7, #8
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	20006004 	.word	0x20006004
 8004654:	40020c00 	.word	0x40020c00
 8004658:	0801bfec 	.word	0x0801bfec
 800465c:	0801c004 	.word	0x0801c004
 8004660:	0801c018 	.word	0x0801c018
 8004664:	0801c030 	.word	0x0801c030
 8004668:	0801c048 	.word	0x0801c048
 800466c:	0801c060 	.word	0x0801c060
 8004670:	0801c078 	.word	0x0801c078
 8004674:	0801c090 	.word	0x0801c090
 8004678:	0801c0a8 	.word	0x0801c0a8
 800467c:	0801c0c0 	.word	0x0801c0c0
 8004680:	0801c0d8 	.word	0x0801c0d8
 8004684:	0801c0f0 	.word	0x0801c0f0
 8004688:	0801c108 	.word	0x0801c108
 800468c:	0801c11c 	.word	0x0801c11c
 8004690:	0801c13c 	.word	0x0801c13c
 8004694:	0801c154 	.word	0x0801c154
 8004698:	0801c174 	.word	0x0801c174
 800469c:	0801c190 	.word	0x0801c190
 80046a0:	0801c1b0 	.word	0x0801c1b0
 80046a4:	0801c1cc 	.word	0x0801c1cc
 80046a8:	0801c1ec 	.word	0x0801c1ec

080046ac <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 80046b4:	e002      	b.n	80046bc <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 80046b6:	2001      	movs	r0, #1
 80046b8:	f00d fab0 	bl	8011c1c <osDelay>
	while (w25qxx.Lock == 1)
 80046bc:	4b2d      	ldr	r3, [pc, #180]	; (8004774 <W25qxx_EraseSector+0xc8>)
 80046be:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d0f7      	beq.n	80046b6 <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 80046c6:	4b2b      	ldr	r3, [pc, #172]	; (8004774 <W25qxx_EraseSector+0xc8>)
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
 80046ce:	f007 f95f 	bl	800b990 <HAL_GetTick>
 80046d2:	60f8      	str	r0, [r7, #12]
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
 80046d4:	6879      	ldr	r1, [r7, #4]
 80046d6:	4828      	ldr	r0, [pc, #160]	; (8004778 <W25qxx_EraseSector+0xcc>)
 80046d8:	f012 fcd0 	bl	801707c <iprintf>
#endif
	W25qxx_WaitForWriteEnd();
 80046dc:	f7ff fe6a 	bl	80043b4 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 80046e0:	4b24      	ldr	r3, [pc, #144]	; (8004774 <W25qxx_EraseSector+0xc8>)
 80046e2:	691a      	ldr	r2, [r3, #16]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	fb02 f303 	mul.w	r3, r2, r3
 80046ea:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 80046ec:	f7ff fe06 	bl	80042fc <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80046f0:	2200      	movs	r2, #0
 80046f2:	2140      	movs	r1, #64	; 0x40
 80046f4:	4821      	ldr	r0, [pc, #132]	; (800477c <W25qxx_EraseSector+0xd0>)
 80046f6:	f008 f863 	bl	800c7c0 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 80046fa:	4b1e      	ldr	r3, [pc, #120]	; (8004774 <W25qxx_EraseSector+0xc8>)
 80046fc:	781b      	ldrb	r3, [r3, #0]
 80046fe:	2b08      	cmp	r3, #8
 8004700:	d909      	bls.n	8004716 <W25qxx_EraseSector+0x6a>
	{
		W25qxx_Spi(0x21);
 8004702:	2021      	movs	r0, #33	; 0x21
 8004704:	f7ff fd78 	bl	80041f8 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	0e1b      	lsrs	r3, r3, #24
 800470c:	b2db      	uxtb	r3, r3
 800470e:	4618      	mov	r0, r3
 8004710:	f7ff fd72 	bl	80041f8 <W25qxx_Spi>
 8004714:	e002      	b.n	800471c <W25qxx_EraseSector+0x70>
	}
	else
	{
		W25qxx_Spi(0x20);
 8004716:	2020      	movs	r0, #32
 8004718:	f7ff fd6e 	bl	80041f8 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	0c1b      	lsrs	r3, r3, #16
 8004720:	b2db      	uxtb	r3, r3
 8004722:	4618      	mov	r0, r3
 8004724:	f7ff fd68 	bl	80041f8 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	0a1b      	lsrs	r3, r3, #8
 800472c:	b2db      	uxtb	r3, r3
 800472e:	4618      	mov	r0, r3
 8004730:	f7ff fd62 	bl	80041f8 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	b2db      	uxtb	r3, r3
 8004738:	4618      	mov	r0, r3
 800473a:	f7ff fd5d 	bl	80041f8 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800473e:	2201      	movs	r2, #1
 8004740:	2140      	movs	r1, #64	; 0x40
 8004742:	480e      	ldr	r0, [pc, #56]	; (800477c <W25qxx_EraseSector+0xd0>)
 8004744:	f008 f83c 	bl	800c7c0 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8004748:	f7ff fe34 	bl	80043b4 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
 800474c:	f007 f920 	bl	800b990 <HAL_GetTick>
 8004750:	4602      	mov	r2, r0
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	1ad3      	subs	r3, r2, r3
 8004756:	4619      	mov	r1, r3
 8004758:	4809      	ldr	r0, [pc, #36]	; (8004780 <W25qxx_EraseSector+0xd4>)
 800475a:	f012 fc8f 	bl	801707c <iprintf>
#endif
	W25qxx_Delay(1);
 800475e:	2001      	movs	r0, #1
 8004760:	f00d fa5c 	bl	8011c1c <osDelay>
	w25qxx.Lock = 0;
 8004764:	4b03      	ldr	r3, [pc, #12]	; (8004774 <W25qxx_EraseSector+0xc8>)
 8004766:	2200      	movs	r2, #0
 8004768:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 800476c:	bf00      	nop
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}
 8004774:	20006004 	.word	0x20006004
 8004778:	0801c244 	.word	0x0801c244
 800477c:	40020c00 	.word	0x40020c00
 8004780:	0801c268 	.word	0x0801c268

08004784 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 800478c:	4b07      	ldr	r3, [pc, #28]	; (80047ac <W25qxx_SectorToPage+0x28>)
 800478e:	691b      	ldr	r3, [r3, #16]
 8004790:	687a      	ldr	r2, [r7, #4]
 8004792:	fb02 f303 	mul.w	r3, r2, r3
 8004796:	4a05      	ldr	r2, [pc, #20]	; (80047ac <W25qxx_SectorToPage+0x28>)
 8004798:	8952      	ldrh	r2, [r2, #10]
 800479a:	fbb3 f3f2 	udiv	r3, r3, r2
}
 800479e:	4618      	mov	r0, r3
 80047a0:	370c      	adds	r7, #12
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr
 80047aa:	bf00      	nop
 80047ac:	20006004 	.word	0x20006004

080047b0 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b086      	sub	sp, #24
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
 80047bc:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 80047be:	e002      	b.n	80047c6 <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 80047c0:	2001      	movs	r0, #1
 80047c2:	f00d fa2b 	bl	8011c1c <osDelay>
	while (w25qxx.Lock == 1)
 80047c6:	4b57      	ldr	r3, [pc, #348]	; (8004924 <W25qxx_WritePage+0x174>)
 80047c8:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d0f7      	beq.n	80047c0 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 80047d0:	4b54      	ldr	r3, [pc, #336]	; (8004924 <W25qxx_WritePage+0x174>)
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 80047d8:	683a      	ldr	r2, [r7, #0]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4413      	add	r3, r2
 80047de:	4a51      	ldr	r2, [pc, #324]	; (8004924 <W25qxx_WritePage+0x174>)
 80047e0:	8952      	ldrh	r2, [r2, #10]
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d802      	bhi.n	80047ec <W25qxx_WritePage+0x3c>
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d105      	bne.n	80047f8 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80047ec:	4b4d      	ldr	r3, [pc, #308]	; (8004924 <W25qxx_WritePage+0x174>)
 80047ee:	895b      	ldrh	r3, [r3, #10]
 80047f0:	461a      	mov	r2, r3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	4413      	add	r3, r2
 80047fe:	4a49      	ldr	r2, [pc, #292]	; (8004924 <W25qxx_WritePage+0x174>)
 8004800:	8952      	ldrh	r2, [r2, #10]
 8004802:	4293      	cmp	r3, r2
 8004804:	d905      	bls.n	8004812 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8004806:	4b47      	ldr	r3, [pc, #284]	; (8004924 <W25qxx_WritePage+0x174>)
 8004808:	895b      	ldrh	r3, [r3, #10]
 800480a:	461a      	mov	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	68b9      	ldr	r1, [r7, #8]
 8004818:	4843      	ldr	r0, [pc, #268]	; (8004928 <W25qxx_WritePage+0x178>)
 800481a:	f012 fc2f 	bl	801707c <iprintf>
	W25qxx_Delay(100);
 800481e:	2064      	movs	r0, #100	; 0x64
 8004820:	f00d f9fc 	bl	8011c1c <osDelay>
	uint32_t StartTime = HAL_GetTick();
 8004824:	f007 f8b4 	bl	800b990 <HAL_GetTick>
 8004828:	6138      	str	r0, [r7, #16]
#endif
	W25qxx_WaitForWriteEnd();
 800482a:	f7ff fdc3 	bl	80043b4 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 800482e:	f7ff fd65 	bl	80042fc <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004832:	2200      	movs	r2, #0
 8004834:	2140      	movs	r1, #64	; 0x40
 8004836:	483d      	ldr	r0, [pc, #244]	; (800492c <W25qxx_WritePage+0x17c>)
 8004838:	f007 ffc2 	bl	800c7c0 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 800483c:	4b39      	ldr	r3, [pc, #228]	; (8004924 <W25qxx_WritePage+0x174>)
 800483e:	895b      	ldrh	r3, [r3, #10]
 8004840:	461a      	mov	r2, r3
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	fb03 f302 	mul.w	r3, r3, r2
 8004848:	687a      	ldr	r2, [r7, #4]
 800484a:	4413      	add	r3, r2
 800484c:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 800484e:	4b35      	ldr	r3, [pc, #212]	; (8004924 <W25qxx_WritePage+0x174>)
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	2b08      	cmp	r3, #8
 8004854:	d909      	bls.n	800486a <W25qxx_WritePage+0xba>
	{
		W25qxx_Spi(0x12);
 8004856:	2012      	movs	r0, #18
 8004858:	f7ff fcce 	bl	80041f8 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	0e1b      	lsrs	r3, r3, #24
 8004860:	b2db      	uxtb	r3, r3
 8004862:	4618      	mov	r0, r3
 8004864:	f7ff fcc8 	bl	80041f8 <W25qxx_Spi>
 8004868:	e002      	b.n	8004870 <W25qxx_WritePage+0xc0>
	}
	else
	{
		W25qxx_Spi(0x02);
 800486a:	2002      	movs	r0, #2
 800486c:	f7ff fcc4 	bl	80041f8 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	0c1b      	lsrs	r3, r3, #16
 8004874:	b2db      	uxtb	r3, r3
 8004876:	4618      	mov	r0, r3
 8004878:	f7ff fcbe 	bl	80041f8 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	0a1b      	lsrs	r3, r3, #8
 8004880:	b2db      	uxtb	r3, r3
 8004882:	4618      	mov	r0, r3
 8004884:	f7ff fcb8 	bl	80041f8 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	b2db      	uxtb	r3, r3
 800488c:	4618      	mov	r0, r3
 800488e:	f7ff fcb3 	bl	80041f8 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	b29a      	uxth	r2, r3
 8004896:	2364      	movs	r3, #100	; 0x64
 8004898:	68f9      	ldr	r1, [r7, #12]
 800489a:	4825      	ldr	r0, [pc, #148]	; (8004930 <W25qxx_WritePage+0x180>)
 800489c:	f00a fdb9 	bl	800f412 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80048a0:	2201      	movs	r2, #1
 80048a2:	2140      	movs	r1, #64	; 0x40
 80048a4:	4821      	ldr	r0, [pc, #132]	; (800492c <W25qxx_WritePage+0x17c>)
 80048a6:	f007 ff8b 	bl	800c7c0 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 80048aa:	f7ff fd83 	bl	80043b4 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 80048ae:	f007 f86f 	bl	800b990 <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 80048ba:	2300      	movs	r3, #0
 80048bc:	617b      	str	r3, [r7, #20]
 80048be:	e018      	b.n	80048f2 <W25qxx_WritePage+0x142>
	{
		if ((i % 8 == 0) && (i > 2))
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	f003 0307 	and.w	r3, r3, #7
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d108      	bne.n	80048dc <W25qxx_WritePage+0x12c>
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	d905      	bls.n	80048dc <W25qxx_WritePage+0x12c>
		{
			printf("\r\n");
 80048d0:	4818      	ldr	r0, [pc, #96]	; (8004934 <W25qxx_WritePage+0x184>)
 80048d2:	f012 fc59 	bl	8017188 <puts>
			W25qxx_Delay(10);
 80048d6:	200a      	movs	r0, #10
 80048d8:	f00d f9a0 	bl	8011c1c <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 80048dc:	68fa      	ldr	r2, [r7, #12]
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	4413      	add	r3, r2
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	4619      	mov	r1, r3
 80048e6:	4814      	ldr	r0, [pc, #80]	; (8004938 <W25qxx_WritePage+0x188>)
 80048e8:	f012 fbc8 	bl	801707c <iprintf>
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	3301      	adds	r3, #1
 80048f0:	617b      	str	r3, [r7, #20]
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d3e2      	bcc.n	80048c0 <W25qxx_WritePage+0x110>
	}
	printf("\r\n");
 80048fa:	480e      	ldr	r0, [pc, #56]	; (8004934 <W25qxx_WritePage+0x184>)
 80048fc:	f012 fc44 	bl	8017188 <puts>
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
 8004900:	6939      	ldr	r1, [r7, #16]
 8004902:	480e      	ldr	r0, [pc, #56]	; (800493c <W25qxx_WritePage+0x18c>)
 8004904:	f012 fbba 	bl	801707c <iprintf>
	W25qxx_Delay(100);
 8004908:	2064      	movs	r0, #100	; 0x64
 800490a:	f00d f987 	bl	8011c1c <osDelay>
#endif
	W25qxx_Delay(1);
 800490e:	2001      	movs	r0, #1
 8004910:	f00d f984 	bl	8011c1c <osDelay>
	w25qxx.Lock = 0;
 8004914:	4b03      	ldr	r3, [pc, #12]	; (8004924 <W25qxx_WritePage+0x174>)
 8004916:	2200      	movs	r2, #0
 8004918:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 800491c:	bf00      	nop
 800491e:	3718      	adds	r7, #24
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}
 8004924:	20006004 	.word	0x20006004
 8004928:	0801c4cc 	.word	0x0801c4cc
 800492c:	40020c00 	.word	0x40020c00
 8004930:	20005d1c 	.word	0x20005d1c
 8004934:	0801c508 	.word	0x0801c508
 8004938:	0801c50c 	.word	0x0801c50c
 800493c:	0801c514 	.word	0x0801c514

08004940 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b088      	sub	sp, #32
 8004944:	af00      	add	r7, sp, #0
 8004946:	60f8      	str	r0, [r7, #12]
 8004948:	60b9      	str	r1, [r7, #8]
 800494a:	607a      	str	r2, [r7, #4]
 800494c:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 800494e:	4b36      	ldr	r3, [pc, #216]	; (8004a28 <W25qxx_WriteSector+0xe8>)
 8004950:	691b      	ldr	r3, [r3, #16]
 8004952:	683a      	ldr	r2, [r7, #0]
 8004954:	429a      	cmp	r2, r3
 8004956:	d802      	bhi.n	800495e <W25qxx_WriteSector+0x1e>
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d102      	bne.n	8004964 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 800495e:	4b32      	ldr	r3, [pc, #200]	; (8004a28 <W25qxx_WriteSector+0xe8>)
 8004960:	691b      	ldr	r3, [r3, #16]
 8004962:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	68b9      	ldr	r1, [r7, #8]
 800496a:	4830      	ldr	r0, [pc, #192]	; (8004a2c <W25qxx_WriteSector+0xec>)
 800496c:	f012 fb86 	bl	801707c <iprintf>
	W25qxx_Delay(100);
 8004970:	2064      	movs	r0, #100	; 0x64
 8004972:	f00d f953 	bl	8011c1c <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8004976:	4b2c      	ldr	r3, [pc, #176]	; (8004a28 <W25qxx_WriteSector+0xe8>)
 8004978:	691b      	ldr	r3, [r3, #16]
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	429a      	cmp	r2, r3
 800497e:	d306      	bcc.n	800498e <W25qxx_WriteSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx WriteSector Faild!\r\n");
 8004980:	482b      	ldr	r0, [pc, #172]	; (8004a30 <W25qxx_WriteSector+0xf0>)
 8004982:	f012 fc01 	bl	8017188 <puts>
		W25qxx_Delay(100);
 8004986:	2064      	movs	r0, #100	; 0x64
 8004988:	f00d f948 	bl	8011c1c <osDelay>
#endif
		return;
 800498c:	e048      	b.n	8004a20 <W25qxx_WriteSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	441a      	add	r2, r3
 8004994:	4b24      	ldr	r3, [pc, #144]	; (8004a28 <W25qxx_WriteSector+0xe8>)
 8004996:	691b      	ldr	r3, [r3, #16]
 8004998:	429a      	cmp	r2, r3
 800499a:	d905      	bls.n	80049a8 <W25qxx_WriteSector+0x68>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 800499c:	4b22      	ldr	r3, [pc, #136]	; (8004a28 <W25qxx_WriteSector+0xe8>)
 800499e:	691a      	ldr	r2, [r3, #16]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	61bb      	str	r3, [r7, #24]
 80049a6:	e001      	b.n	80049ac <W25qxx_WriteSector+0x6c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 80049ac:	68b8      	ldr	r0, [r7, #8]
 80049ae:	f7ff fee9 	bl	8004784 <W25qxx_SectorToPage>
 80049b2:	4602      	mov	r2, r0
 80049b4:	4b1c      	ldr	r3, [pc, #112]	; (8004a28 <W25qxx_WriteSector+0xe8>)
 80049b6:	895b      	ldrh	r3, [r3, #10]
 80049b8:	4619      	mov	r1, r3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	fbb3 f3f1 	udiv	r3, r3, r1
 80049c0:	4413      	add	r3, r2
 80049c2:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 80049c4:	4b18      	ldr	r3, [pc, #96]	; (8004a28 <W25qxx_WriteSector+0xe8>)
 80049c6:	895b      	ldrh	r3, [r3, #10]
 80049c8:	461a      	mov	r2, r3
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	fbb3 f1f2 	udiv	r1, r3, r2
 80049d0:	fb02 f201 	mul.w	r2, r2, r1
 80049d4:	1a9b      	subs	r3, r3, r2
 80049d6:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 80049d8:	69bb      	ldr	r3, [r7, #24]
 80049da:	697a      	ldr	r2, [r7, #20]
 80049dc:	69f9      	ldr	r1, [r7, #28]
 80049de:	68f8      	ldr	r0, [r7, #12]
 80049e0:	f7ff fee6 	bl	80047b0 <W25qxx_WritePage>
		StartPage++;
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	3301      	adds	r3, #1
 80049e8:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 80049ea:	4b0f      	ldr	r3, [pc, #60]	; (8004a28 <W25qxx_WriteSector+0xe8>)
 80049ec:	895b      	ldrh	r3, [r3, #10]
 80049ee:	461a      	mov	r2, r3
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	1a9a      	subs	r2, r3, r2
 80049f4:	69bb      	ldr	r3, [r7, #24]
 80049f6:	4413      	add	r3, r2
 80049f8:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 80049fa:	4b0b      	ldr	r3, [pc, #44]	; (8004a28 <W25qxx_WriteSector+0xe8>)
 80049fc:	895b      	ldrh	r3, [r3, #10]
 80049fe:	461a      	mov	r2, r3
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	68fa      	ldr	r2, [r7, #12]
 8004a06:	4413      	add	r3, r2
 8004a08:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	dce1      	bgt.n	80049d8 <W25qxx_WriteSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
 8004a14:	4807      	ldr	r0, [pc, #28]	; (8004a34 <W25qxx_WriteSector+0xf4>)
 8004a16:	f012 fbb7 	bl	8017188 <puts>
	W25qxx_Delay(100);
 8004a1a:	2064      	movs	r0, #100	; 0x64
 8004a1c:	f00d f8fe 	bl	8011c1c <osDelay>
#endif
}
 8004a20:	3720      	adds	r7, #32
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	20006004 	.word	0x20006004
 8004a2c:	0801c538 	.word	0x0801c538
 8004a30:	0801c578 	.word	0x0801c578
 8004a34:	0801c598 	.word	0x0801c598

08004a38 <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b086      	sub	sp, #24
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	60f8      	str	r0, [r7, #12]
 8004a40:	60b9      	str	r1, [r7, #8]
 8004a42:	607a      	str	r2, [r7, #4]
 8004a44:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8004a46:	e002      	b.n	8004a4e <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8004a48:	2001      	movs	r0, #1
 8004a4a:	f00d f8e7 	bl	8011c1c <osDelay>
	while (w25qxx.Lock == 1)
 8004a4e:	4b54      	ldr	r3, [pc, #336]	; (8004ba0 <W25qxx_ReadPage+0x168>)
 8004a50:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d0f7      	beq.n	8004a48 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 8004a58:	4b51      	ldr	r3, [pc, #324]	; (8004ba0 <W25qxx_ReadPage+0x168>)
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8004a60:	4b4f      	ldr	r3, [pc, #316]	; (8004ba0 <W25qxx_ReadPage+0x168>)
 8004a62:	895b      	ldrh	r3, [r3, #10]
 8004a64:	461a      	mov	r2, r3
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d802      	bhi.n	8004a72 <W25qxx_ReadPage+0x3a>
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d102      	bne.n	8004a78 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8004a72:	4b4b      	ldr	r3, [pc, #300]	; (8004ba0 <W25qxx_ReadPage+0x168>)
 8004a74:	895b      	ldrh	r3, [r3, #10]
 8004a76:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8004a78:	687a      	ldr	r2, [r7, #4]
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	4413      	add	r3, r2
 8004a7e:	4a48      	ldr	r2, [pc, #288]	; (8004ba0 <W25qxx_ReadPage+0x168>)
 8004a80:	8952      	ldrh	r2, [r2, #10]
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d905      	bls.n	8004a92 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8004a86:	4b46      	ldr	r3, [pc, #280]	; (8004ba0 <W25qxx_ReadPage+0x168>)
 8004a88:	895b      	ldrh	r3, [r3, #10]
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	68b9      	ldr	r1, [r7, #8]
 8004a98:	4842      	ldr	r0, [pc, #264]	; (8004ba4 <W25qxx_ReadPage+0x16c>)
 8004a9a:	f012 faef 	bl	801707c <iprintf>
	W25qxx_Delay(100);
 8004a9e:	2064      	movs	r0, #100	; 0x64
 8004aa0:	f00d f8bc 	bl	8011c1c <osDelay>
	uint32_t StartTime = HAL_GetTick();
 8004aa4:	f006 ff74 	bl	800b990 <HAL_GetTick>
 8004aa8:	6138      	str	r0, [r7, #16]
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8004aaa:	4b3d      	ldr	r3, [pc, #244]	; (8004ba0 <W25qxx_ReadPage+0x168>)
 8004aac:	895b      	ldrh	r3, [r3, #10]
 8004aae:	461a      	mov	r2, r3
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	fb03 f302 	mul.w	r3, r3, r2
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	4413      	add	r3, r2
 8004aba:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004abc:	2200      	movs	r2, #0
 8004abe:	2140      	movs	r1, #64	; 0x40
 8004ac0:	4839      	ldr	r0, [pc, #228]	; (8004ba8 <W25qxx_ReadPage+0x170>)
 8004ac2:	f007 fe7d 	bl	800c7c0 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8004ac6:	4b36      	ldr	r3, [pc, #216]	; (8004ba0 <W25qxx_ReadPage+0x168>)
 8004ac8:	781b      	ldrb	r3, [r3, #0]
 8004aca:	2b08      	cmp	r3, #8
 8004acc:	d909      	bls.n	8004ae2 <W25qxx_ReadPage+0xaa>
	{
		W25qxx_Spi(0x0C);
 8004ace:	200c      	movs	r0, #12
 8004ad0:	f7ff fb92 	bl	80041f8 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	0e1b      	lsrs	r3, r3, #24
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	4618      	mov	r0, r3
 8004adc:	f7ff fb8c 	bl	80041f8 <W25qxx_Spi>
 8004ae0:	e002      	b.n	8004ae8 <W25qxx_ReadPage+0xb0>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8004ae2:	200b      	movs	r0, #11
 8004ae4:	f7ff fb88 	bl	80041f8 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	0c1b      	lsrs	r3, r3, #16
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	4618      	mov	r0, r3
 8004af0:	f7ff fb82 	bl	80041f8 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	0a1b      	lsrs	r3, r3, #8
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	4618      	mov	r0, r3
 8004afc:	f7ff fb7c 	bl	80041f8 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	4618      	mov	r0, r3
 8004b06:	f7ff fb77 	bl	80041f8 <W25qxx_Spi>
	W25qxx_Spi(0);
 8004b0a:	2000      	movs	r0, #0
 8004b0c:	f7ff fb74 	bl	80041f8 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	b29a      	uxth	r2, r3
 8004b14:	2364      	movs	r3, #100	; 0x64
 8004b16:	68f9      	ldr	r1, [r7, #12]
 8004b18:	4824      	ldr	r0, [pc, #144]	; (8004bac <W25qxx_ReadPage+0x174>)
 8004b1a:	f00a fdb6 	bl	800f68a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004b1e:	2201      	movs	r2, #1
 8004b20:	2140      	movs	r1, #64	; 0x40
 8004b22:	4821      	ldr	r0, [pc, #132]	; (8004ba8 <W25qxx_ReadPage+0x170>)
 8004b24:	f007 fe4c 	bl	800c7c0 <HAL_GPIO_WritePin>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 8004b28:	f006 ff32 	bl	800b990 <HAL_GetTick>
 8004b2c:	4602      	mov	r2, r0
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 8004b34:	2300      	movs	r3, #0
 8004b36:	617b      	str	r3, [r7, #20]
 8004b38:	e018      	b.n	8004b6c <W25qxx_ReadPage+0x134>
	{
		if ((i % 8 == 0) && (i > 2))
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	f003 0307 	and.w	r3, r3, #7
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d108      	bne.n	8004b56 <W25qxx_ReadPage+0x11e>
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	2b02      	cmp	r3, #2
 8004b48:	d905      	bls.n	8004b56 <W25qxx_ReadPage+0x11e>
		{
			printf("\r\n");
 8004b4a:	4819      	ldr	r0, [pc, #100]	; (8004bb0 <W25qxx_ReadPage+0x178>)
 8004b4c:	f012 fb1c 	bl	8017188 <puts>
			W25qxx_Delay(10);
 8004b50:	200a      	movs	r0, #10
 8004b52:	f00d f863 	bl	8011c1c <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	4413      	add	r3, r2
 8004b5c:	781b      	ldrb	r3, [r3, #0]
 8004b5e:	4619      	mov	r1, r3
 8004b60:	4814      	ldr	r0, [pc, #80]	; (8004bb4 <W25qxx_ReadPage+0x17c>)
 8004b62:	f012 fa8b 	bl	801707c <iprintf>
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	3301      	adds	r3, #1
 8004b6a:	617b      	str	r3, [r7, #20]
 8004b6c:	697a      	ldr	r2, [r7, #20]
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d3e2      	bcc.n	8004b3a <W25qxx_ReadPage+0x102>
	}
	printf("\r\n");
 8004b74:	480e      	ldr	r0, [pc, #56]	; (8004bb0 <W25qxx_ReadPage+0x178>)
 8004b76:	f012 fb07 	bl	8017188 <puts>
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
 8004b7a:	6939      	ldr	r1, [r7, #16]
 8004b7c:	480e      	ldr	r0, [pc, #56]	; (8004bb8 <W25qxx_ReadPage+0x180>)
 8004b7e:	f012 fa7d 	bl	801707c <iprintf>
	W25qxx_Delay(100);
 8004b82:	2064      	movs	r0, #100	; 0x64
 8004b84:	f00d f84a 	bl	8011c1c <osDelay>
#endif
	W25qxx_Delay(1);
 8004b88:	2001      	movs	r0, #1
 8004b8a:	f00d f847 	bl	8011c1c <osDelay>
	w25qxx.Lock = 0;
 8004b8e:	4b04      	ldr	r3, [pc, #16]	; (8004ba0 <W25qxx_ReadPage+0x168>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8004b96:	bf00      	nop
 8004b98:	3718      	adds	r7, #24
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	bf00      	nop
 8004ba0:	20006004 	.word	0x20006004
 8004ba4:	0801c6e4 	.word	0x0801c6e4
 8004ba8:	40020c00 	.word	0x40020c00
 8004bac:	20005d1c 	.word	0x20005d1c
 8004bb0:	0801c508 	.word	0x0801c508
 8004bb4:	0801c50c 	.word	0x0801c50c
 8004bb8:	0801c720 	.word	0x0801c720

08004bbc <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b088      	sub	sp, #32
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	60b9      	str	r1, [r7, #8]
 8004bc6:	607a      	str	r2, [r7, #4]
 8004bc8:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 8004bca:	4b36      	ldr	r3, [pc, #216]	; (8004ca4 <W25qxx_ReadSector+0xe8>)
 8004bcc:	691b      	ldr	r3, [r3, #16]
 8004bce:	683a      	ldr	r2, [r7, #0]
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	d802      	bhi.n	8004bda <W25qxx_ReadSector+0x1e>
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d102      	bne.n	8004be0 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8004bda:	4b32      	ldr	r3, [pc, #200]	; (8004ca4 <W25qxx_ReadSector+0xe8>)
 8004bdc:	691b      	ldr	r3, [r3, #16]
 8004bde:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	68b9      	ldr	r1, [r7, #8]
 8004be6:	4830      	ldr	r0, [pc, #192]	; (8004ca8 <W25qxx_ReadSector+0xec>)
 8004be8:	f012 fa48 	bl	801707c <iprintf>
	W25qxx_Delay(100);
 8004bec:	2064      	movs	r0, #100	; 0x64
 8004bee:	f00d f815 	bl	8011c1c <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8004bf2:	4b2c      	ldr	r3, [pc, #176]	; (8004ca4 <W25qxx_ReadSector+0xe8>)
 8004bf4:	691b      	ldr	r3, [r3, #16]
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d306      	bcc.n	8004c0a <W25qxx_ReadSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx ReadSector Faild!\r\n");
 8004bfc:	482b      	ldr	r0, [pc, #172]	; (8004cac <W25qxx_ReadSector+0xf0>)
 8004bfe:	f012 fac3 	bl	8017188 <puts>
		W25qxx_Delay(100);
 8004c02:	2064      	movs	r0, #100	; 0x64
 8004c04:	f00d f80a 	bl	8011c1c <osDelay>
#endif
		return;
 8004c08:	e048      	b.n	8004c9c <W25qxx_ReadSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	441a      	add	r2, r3
 8004c10:	4b24      	ldr	r3, [pc, #144]	; (8004ca4 <W25qxx_ReadSector+0xe8>)
 8004c12:	691b      	ldr	r3, [r3, #16]
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d905      	bls.n	8004c24 <W25qxx_ReadSector+0x68>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8004c18:	4b22      	ldr	r3, [pc, #136]	; (8004ca4 <W25qxx_ReadSector+0xe8>)
 8004c1a:	691a      	ldr	r2, [r3, #16]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	61bb      	str	r3, [r7, #24]
 8004c22:	e001      	b.n	8004c28 <W25qxx_ReadSector+0x6c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8004c28:	68b8      	ldr	r0, [r7, #8]
 8004c2a:	f7ff fdab 	bl	8004784 <W25qxx_SectorToPage>
 8004c2e:	4602      	mov	r2, r0
 8004c30:	4b1c      	ldr	r3, [pc, #112]	; (8004ca4 <W25qxx_ReadSector+0xe8>)
 8004c32:	895b      	ldrh	r3, [r3, #10]
 8004c34:	4619      	mov	r1, r3
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c3c:	4413      	add	r3, r2
 8004c3e:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8004c40:	4b18      	ldr	r3, [pc, #96]	; (8004ca4 <W25qxx_ReadSector+0xe8>)
 8004c42:	895b      	ldrh	r3, [r3, #10]
 8004c44:	461a      	mov	r2, r3
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	fbb3 f1f2 	udiv	r1, r3, r2
 8004c4c:	fb02 f201 	mul.w	r2, r2, r1
 8004c50:	1a9b      	subs	r3, r3, r2
 8004c52:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8004c54:	69bb      	ldr	r3, [r7, #24]
 8004c56:	697a      	ldr	r2, [r7, #20]
 8004c58:	69f9      	ldr	r1, [r7, #28]
 8004c5a:	68f8      	ldr	r0, [r7, #12]
 8004c5c:	f7ff feec 	bl	8004a38 <W25qxx_ReadPage>
		StartPage++;
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	3301      	adds	r3, #1
 8004c64:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8004c66:	4b0f      	ldr	r3, [pc, #60]	; (8004ca4 <W25qxx_ReadSector+0xe8>)
 8004c68:	895b      	ldrh	r3, [r3, #10]
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	1a9a      	subs	r2, r3, r2
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	4413      	add	r3, r2
 8004c74:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8004c76:	4b0b      	ldr	r3, [pc, #44]	; (8004ca4 <W25qxx_ReadSector+0xe8>)
 8004c78:	895b      	ldrh	r3, [r3, #10]
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	4413      	add	r3, r2
 8004c84:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8004c86:	2300      	movs	r3, #0
 8004c88:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	dce1      	bgt.n	8004c54 <W25qxx_ReadSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
 8004c90:	4807      	ldr	r0, [pc, #28]	; (8004cb0 <W25qxx_ReadSector+0xf4>)
 8004c92:	f012 fa79 	bl	8017188 <puts>
	W25qxx_Delay(100);
 8004c96:	2064      	movs	r0, #100	; 0x64
 8004c98:	f00c ffc0 	bl	8011c1c <osDelay>
#endif
}
 8004c9c:	3720      	adds	r7, #32
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	20006004 	.word	0x20006004
 8004ca8:	0801c744 	.word	0x0801c744
 8004cac:	0801c784 	.word	0x0801c784
 8004cb0:	0801c7a4 	.word	0x0801c7a4

08004cb4 <VR_Power_On>:


#include "main.h"


void VR_Power_On(void) {
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_VR_PWR_GPIO_Port, OUT_VR_PWR_Pin, SET);
 8004cb8:	2201      	movs	r2, #1
 8004cba:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004cbe:	4804      	ldr	r0, [pc, #16]	; (8004cd0 <VR_Power_On+0x1c>)
 8004cc0:	f007 fd7e 	bl	800c7c0 <HAL_GPIO_WritePin>
	// note that runcam needs around 3-5 seconds to fully power on
	HAL_Delay(5000);
 8004cc4:	f241 3088 	movw	r0, #5000	; 0x1388
 8004cc8:	f006 fe6e 	bl	800b9a8 <HAL_Delay>
}
 8004ccc:	bf00      	nop
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	40021800 	.word	0x40021800

08004cd4 <VR_Power_Off>:

void VR_Power_Off(void) {
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_VR_PWR_GPIO_Port, OUT_VR_PWR_Pin, RESET);
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004cde:	4802      	ldr	r0, [pc, #8]	; (8004ce8 <VR_Power_Off+0x14>)
 8004ce0:	f007 fd6e 	bl	800c7c0 <HAL_GPIO_WritePin>
}
 8004ce4:	bf00      	nop
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	40021800 	.word	0x40021800

08004cec <VR_Start_Rec>:

void VR_Start_Rec(void) {
 8004cec:	b580      	push	{r7, lr}
 8004cee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_VR_REC_GPIO_Port, OUT_VR_REC_Pin, SET); // HIGH = start record
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	2180      	movs	r1, #128	; 0x80
 8004cf4:	4802      	ldr	r0, [pc, #8]	; (8004d00 <VR_Start_Rec+0x14>)
 8004cf6:	f007 fd63 	bl	800c7c0 <HAL_GPIO_WritePin>
}
 8004cfa:	bf00      	nop
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	40020c00 	.word	0x40020c00

08004d04 <VR_Stop_Rec>:

void VR_Stop_Rec(void) {
 8004d04:	b580      	push	{r7, lr}
 8004d06:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_VR_REC_GPIO_Port, OUT_VR_REC_Pin, RESET); // LOW = stop recording
 8004d08:	2200      	movs	r2, #0
 8004d0a:	2180      	movs	r1, #128	; 0x80
 8004d0c:	4802      	ldr	r0, [pc, #8]	; (8004d18 <VR_Stop_Rec+0x14>)
 8004d0e:	f007 fd57 	bl	800c7c0 <HAL_GPIO_WritePin>
}
 8004d12:	bf00      	nop
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	40020c00 	.word	0x40020c00

08004d1c <Max31855_Read_Temp>:
uint32_t sign=0;									  // Sign bit
uint8_t DATARX[4];                                    // Raw Data from MAX6675
//uint8_t DATATX = {0xFF, 0xFF, 0xFF, 0xFF};                                    // Raw Data from MAX6675

// ------------------- Functions ----------------
float Max31855_Read_Temp(void) {
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b082      	sub	sp, #8
 8004d20:	af00      	add	r7, sp, #0
	int Temp = 0;                                        // Temperature Variable
 8004d22:	2300      	movs	r3, #0
 8004d24:	607b      	str	r3, [r7, #4]
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_RESET); // Low State for SPI Communication
 8004d26:	2200      	movs	r2, #0
 8004d28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004d2c:	483b      	ldr	r0, [pc, #236]	; (8004e1c <Max31855_Read_Temp+0x100>)
 8004d2e:	f007 fd47 	bl	800c7c0 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi4, DATARX, 4, 1000);                // DATA Transfer
 8004d32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004d36:	2204      	movs	r2, #4
 8004d38:	4939      	ldr	r1, [pc, #228]	; (8004e20 <Max31855_Read_Temp+0x104>)
 8004d3a:	483a      	ldr	r0, [pc, #232]	; (8004e24 <Max31855_Read_Temp+0x108>)
 8004d3c:	f00a fca5 	bl	800f68a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_SET); // High State for SPI Communication
 8004d40:	2201      	movs	r2, #1
 8004d42:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004d46:	4835      	ldr	r0, [pc, #212]	; (8004e1c <Max31855_Read_Temp+0x100>)
 8004d48:	f007 fd3a 	bl	800c7c0 <HAL_GPIO_WritePin>


	uint32_t v = DATARX[3] | (DATARX[2] << 8) | (DATARX[1] << 16) | (DATARX[0] << 24);
 8004d4c:	4b34      	ldr	r3, [pc, #208]	; (8004e20 <Max31855_Read_Temp+0x104>)
 8004d4e:	78db      	ldrb	r3, [r3, #3]
 8004d50:	461a      	mov	r2, r3
 8004d52:	4b33      	ldr	r3, [pc, #204]	; (8004e20 <Max31855_Read_Temp+0x104>)
 8004d54:	789b      	ldrb	r3, [r3, #2]
 8004d56:	021b      	lsls	r3, r3, #8
 8004d58:	431a      	orrs	r2, r3
 8004d5a:	4b31      	ldr	r3, [pc, #196]	; (8004e20 <Max31855_Read_Temp+0x104>)
 8004d5c:	785b      	ldrb	r3, [r3, #1]
 8004d5e:	041b      	lsls	r3, r3, #16
 8004d60:	431a      	orrs	r2, r3
 8004d62:	4b2f      	ldr	r3, [pc, #188]	; (8004e20 <Max31855_Read_Temp+0x104>)
 8004d64:	781b      	ldrb	r3, [r3, #0]
 8004d66:	061b      	lsls	r3, r3, #24
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	603b      	str	r3, [r7, #0]

	Error = v & 0x07;								  // Error Detection
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	f003 0307 	and.w	r3, r3, #7
 8004d74:	b2da      	uxtb	r2, r3
 8004d76:	4b2c      	ldr	r3, [pc, #176]	; (8004e28 <Max31855_Read_Temp+0x10c>)
 8004d78:	701a      	strb	r2, [r3, #0]



		sign = (DATARX[0] & (0x80)) >> 7;					// Sign Bit calculation
 8004d7a:	4b29      	ldr	r3, [pc, #164]	; (8004e20 <Max31855_Read_Temp+0x104>)
 8004d7c:	781b      	ldrb	r3, [r3, #0]
 8004d7e:	09db      	lsrs	r3, r3, #7
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	461a      	mov	r2, r3
 8004d84:	4b29      	ldr	r3, [pc, #164]	; (8004e2c <Max31855_Read_Temp+0x110>)
 8004d86:	601a      	str	r2, [r3, #0]

		if (DATARX[3] & 0x07)								 // Returns Error Number
 8004d88:	4b25      	ldr	r3, [pc, #148]	; (8004e20 <Max31855_Read_Temp+0x104>)
 8004d8a:	78db      	ldrb	r3, [r3, #3]
 8004d8c:	f003 0307 	and.w	r3, r3, #7
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d009      	beq.n	8004da8 <Max31855_Read_Temp+0x8c>
			return (-1 * (DATARX[3] & 0x07));
 8004d94:	4b22      	ldr	r3, [pc, #136]	; (8004e20 <Max31855_Read_Temp+0x104>)
 8004d96:	78db      	ldrb	r3, [r3, #3]
 8004d98:	f003 0307 	and.w	r3, r3, #7
 8004d9c:	425b      	negs	r3, r3
 8004d9e:	ee07 3a90 	vmov	s15, r3
 8004da2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004da6:	e033      	b.n	8004e10 <Max31855_Read_Temp+0xf4>

		else if (sign == 1) {								// Negative Temperature
 8004da8:	4b20      	ldr	r3, [pc, #128]	; (8004e2c <Max31855_Read_Temp+0x110>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d11d      	bne.n	8004dec <Max31855_Read_Temp+0xd0>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 8004db0:	4b1b      	ldr	r3, [pc, #108]	; (8004e20 <Max31855_Read_Temp+0x104>)
 8004db2:	781b      	ldrb	r3, [r3, #0]
 8004db4:	019b      	lsls	r3, r3, #6
 8004db6:	4a1a      	ldr	r2, [pc, #104]	; (8004e20 <Max31855_Read_Temp+0x104>)
 8004db8:	7852      	ldrb	r2, [r2, #1]
 8004dba:	0892      	lsrs	r2, r2, #2
 8004dbc:	b2d2      	uxtb	r2, r2
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	607b      	str	r3, [r7, #4]
			Temp &= 0b01111111111111;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004dc8:	607b      	str	r3, [r7, #4]
			Temp ^= 0b01111111111111;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f483 53ff 	eor.w	r3, r3, #8160	; 0x1fe0
 8004dd0:	f083 031f 	eor.w	r3, r3, #31
 8004dd4:	607b      	str	r3, [r7, #4]
			return ((float) -Temp / 4);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	425b      	negs	r3, r3
 8004dda:	ee07 3a90 	vmov	s15, r3
 8004dde:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004de2:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8004de6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004dea:	e011      	b.n	8004e10 <Max31855_Read_Temp+0xf4>
		}

		else												 // Positive Temperature
		{
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 8004dec:	4b0c      	ldr	r3, [pc, #48]	; (8004e20 <Max31855_Read_Temp+0x104>)
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	019b      	lsls	r3, r3, #6
 8004df2:	4a0b      	ldr	r2, [pc, #44]	; (8004e20 <Max31855_Read_Temp+0x104>)
 8004df4:	7852      	ldrb	r2, [r2, #1]
 8004df6:	0892      	lsrs	r2, r2, #2
 8004df8:	b2d2      	uxtb	r2, r2
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	607b      	str	r3, [r7, #4]
			return ((float) Temp / 4.0);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	ee07 3a90 	vmov	s15, r3
 8004e04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004e08:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8004e0c:	eec7 7a26 	vdiv.f32	s15, s14, s13

	// LSB = 0.25 degrees C
	centigrade *= 0.25;
	return centigrade;
	*/
}
 8004e10:	eeb0 0a67 	vmov.f32	s0, s15
 8004e14:	3708      	adds	r7, #8
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop
 8004e1c:	40021000 	.word	0x40021000
 8004e20:	2000602c 	.word	0x2000602c
 8004e24:	20005d74 	.word	0x20005d74
 8004e28:	200003fc 	.word	0x200003fc
 8004e2c:	20000400 	.word	0x20000400

08004e30 <MRT_pollPropulsion>:


//**************************************************//
//PUBLIC FUNCTIONS

void MRT_pollPropulsion(void){
 8004e30:	b580      	push	{r7, lr}
 8004e32:	af00      	add	r7, sp, #0
	MRT_getThermoTemp();
 8004e34:	f000 f806 	bl	8004e44 <MRT_getThermoTemp>
	MRT_getTransducerVoltage();
 8004e38:	f000 f812 	bl	8004e60 <MRT_getTransducerVoltage>
	MRT_getValveStatus();
 8004e3c:	f000 f820 	bl	8004e80 <MRT_getValveStatus>
}
 8004e40:	bf00      	nop
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <MRT_getThermoTemp>:

void MRT_getThermoTemp(void){
 8004e44:	b580      	push	{r7, lr}
 8004e46:	af00      	add	r7, sp, #0
	thermocouple_temperature = Max31855_Read_Temp();
 8004e48:	f7ff ff68 	bl	8004d1c <Max31855_Read_Temp>
 8004e4c:	eef0 7a40 	vmov.f32	s15, s0
 8004e50:	4b02      	ldr	r3, [pc, #8]	; (8004e5c <MRT_getThermoTemp+0x18>)
 8004e52:	edc3 7a00 	vstr	s15, [r3]
}
 8004e56:	bf00      	nop
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	20006064 	.word	0x20006064

08004e60 <MRT_getTransducerVoltage>:

void MRT_getTransducerVoltage(void){
 8004e60:	b580      	push	{r7, lr}
 8004e62:	af00      	add	r7, sp, #0
	transducer_voltage = MRT_prop_poll_pressure_transducer(&TRANSDUCER_ADC);
 8004e64:	4804      	ldr	r0, [pc, #16]	; (8004e78 <MRT_getTransducerVoltage+0x18>)
 8004e66:	f000 f85f 	bl	8004f28 <MRT_prop_poll_pressure_transducer>
 8004e6a:	eef0 7a40 	vmov.f32	s15, s0
 8004e6e:	4b03      	ldr	r3, [pc, #12]	; (8004e7c <MRT_getTransducerVoltage+0x1c>)
 8004e70:	edc3 7a00 	vstr	s15, [r3]
}
 8004e74:	bf00      	nop
 8004e76:	bd80      	pop	{r7, pc}
 8004e78:	20005b88 	.word	0x20005b88
 8004e7c:	20006068 	.word	0x20006068

08004e80 <MRT_getValveStatus>:

void MRT_getValveStatus(void){
 8004e80:	b580      	push	{r7, lr}
 8004e82:	af00      	add	r7, sp, #0
	valve_status = HAL_GPIO_ReadPin(IN_Prop_ActuatedVent_Feedback_GPIO_Port,IN_Prop_ActuatedVent_Feedback_Pin);
 8004e84:	2102      	movs	r1, #2
 8004e86:	4804      	ldr	r0, [pc, #16]	; (8004e98 <MRT_getValveStatus+0x18>)
 8004e88:	f007 fc82 	bl	800c790 <HAL_GPIO_ReadPin>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	461a      	mov	r2, r3
 8004e90:	4b02      	ldr	r3, [pc, #8]	; (8004e9c <MRT_getValveStatus+0x1c>)
 8004e92:	701a      	strb	r2, [r3, #0]
}
 8004e94:	bf00      	nop
 8004e96:	bd80      	pop	{r7, pc}
 8004e98:	40020400 	.word	0x40020400
 8004e9c:	20006062 	.word	0x20006062

08004ea0 <MRT_formatPropulsion>:

// formats propulsion telemetry string using sprintf
void MRT_formatPropulsion(void) {
 8004ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ea2:	b089      	sub	sp, #36	; 0x24
 8004ea4:	af06      	add	r7, sp, #24
	memset(msg_buffer_pr, 0, 50);
 8004ea6:	2232      	movs	r2, #50	; 0x32
 8004ea8:	2100      	movs	r1, #0
 8004eaa:	4816      	ldr	r0, [pc, #88]	; (8004f04 <MRT_formatPropulsion+0x64>)
 8004eac:	f010 ff3c 	bl	8015d28 <memset>
	//tank_pressure = convert_prop_tank_pressure(); // convert buffered readings to voltage TODO??
	sprintf(msg_buffer_pr, "P,%03.2f,%03.2f,%d,%02d,%02d,%lu,E\r\n",
 8004eb0:	4b15      	ldr	r3, [pc, #84]	; (8004f08 <MRT_formatPropulsion+0x68>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f7fb fb67 	bl	8000588 <__aeabi_f2d>
 8004eba:	4604      	mov	r4, r0
 8004ebc:	460d      	mov	r5, r1
 8004ebe:	4b13      	ldr	r3, [pc, #76]	; (8004f0c <MRT_formatPropulsion+0x6c>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f7fb fb60 	bl	8000588 <__aeabi_f2d>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	460b      	mov	r3, r1
 8004ecc:	4910      	ldr	r1, [pc, #64]	; (8004f10 <MRT_formatPropulsion+0x70>)
 8004ece:	7809      	ldrb	r1, [r1, #0]
 8004ed0:	4608      	mov	r0, r1
 8004ed2:	4910      	ldr	r1, [pc, #64]	; (8004f14 <MRT_formatPropulsion+0x74>)
 8004ed4:	7809      	ldrb	r1, [r1, #0]
 8004ed6:	460e      	mov	r6, r1
 8004ed8:	490f      	ldr	r1, [pc, #60]	; (8004f18 <MRT_formatPropulsion+0x78>)
 8004eda:	7809      	ldrb	r1, [r1, #0]
 8004edc:	6079      	str	r1, [r7, #4]
 8004ede:	490f      	ldr	r1, [pc, #60]	; (8004f1c <MRT_formatPropulsion+0x7c>)
 8004ee0:	6809      	ldr	r1, [r1, #0]
 8004ee2:	9105      	str	r1, [sp, #20]
 8004ee4:	6879      	ldr	r1, [r7, #4]
 8004ee6:	9104      	str	r1, [sp, #16]
 8004ee8:	9603      	str	r6, [sp, #12]
 8004eea:	9002      	str	r0, [sp, #8]
 8004eec:	e9cd 2300 	strd	r2, r3, [sp]
 8004ef0:	4622      	mov	r2, r4
 8004ef2:	462b      	mov	r3, r5
 8004ef4:	490a      	ldr	r1, [pc, #40]	; (8004f20 <MRT_formatPropulsion+0x80>)
 8004ef6:	4803      	ldr	r0, [pc, #12]	; (8004f04 <MRT_formatPropulsion+0x64>)
 8004ef8:	f012 fa12 	bl	8017320 <siprintf>
			transducer_voltage, thermocouple_temperature, valve_status,
			prev_min, prev_sec, prev_subsec);
}
 8004efc:	bf00      	nop
 8004efe:	370c      	adds	r7, #12
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f04:	20006030 	.word	0x20006030
 8004f08:	20006068 	.word	0x20006068
 8004f0c:	20006064 	.word	0x20006064
 8004f10:	20006062 	.word	0x20006062
 8004f14:	200003f6 	.word	0x200003f6
 8004f18:	200003f7 	.word	0x200003f7
 8004f1c:	200003f8 	.word	0x200003f8
 8004f20:	0801c838 	.word	0x0801c838
 8004f24:	00000000 	.word	0x00000000

08004f28 <MRT_prop_poll_pressure_transducer>:
//PRIVATE FUNCTIONS

/*
 * Get the pressure transducer voltage (poll ADC)
 */
float MRT_prop_poll_pressure_transducer(ADC_HandleTypeDef* hadc) {
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b084      	sub	sp, #16
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
	// reading adc
	HAL_ADC_Start(hadc);
 8004f30:	6878      	ldr	r0, [r7, #4]
 8004f32:	f006 fda1 	bl	800ba78 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc, 1000);
 8004f36:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f006 fea1 	bl	800bc82 <HAL_ADC_PollForConversion>
	uint32_t pressure_sensor_raw = HAL_ADC_GetValue(hadc);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f006 ff29 	bl	800bd98 <HAL_ADC_GetValue>
 8004f46:	60f8      	str	r0, [r7, #12]
	HAL_ADC_Stop(hadc);
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f006 fe67 	bl	800bc1c <HAL_ADC_Stop>

	float voltage = (float) (pressure_sensor_raw / 4095.0) * 3.3; // assuming 12 bits
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f7fb faf8 	bl	8000544 <__aeabi_ui2d>
 8004f54:	a312      	add	r3, pc, #72	; (adr r3, 8004fa0 <MRT_prop_poll_pressure_transducer+0x78>)
 8004f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f5a:	f7fb fc97 	bl	800088c <__aeabi_ddiv>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	460b      	mov	r3, r1
 8004f62:	4610      	mov	r0, r2
 8004f64:	4619      	mov	r1, r3
 8004f66:	f7fb fe5f 	bl	8000c28 <__aeabi_d2f>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f7fb fb0b 	bl	8000588 <__aeabi_f2d>
 8004f72:	a30d      	add	r3, pc, #52	; (adr r3, 8004fa8 <MRT_prop_poll_pressure_transducer+0x80>)
 8004f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f78:	f7fb fb5e 	bl	8000638 <__aeabi_dmul>
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	460b      	mov	r3, r1
 8004f80:	4610      	mov	r0, r2
 8004f82:	4619      	mov	r1, r3
 8004f84:	f7fb fe50 	bl	8000c28 <__aeabi_d2f>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	60bb      	str	r3, [r7, #8]

	return voltage;
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	ee07 3a90 	vmov	s15, r3
}
 8004f92:	eeb0 0a67 	vmov.f32	s0, s15
 8004f96:	3710      	adds	r7, #16
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	f3af 8000 	nop.w
 8004fa0:	00000000 	.word	0x00000000
 8004fa4:	40affe00 	.word	0x40affe00
 8004fa8:	66666666 	.word	0x66666666
 8004fac:	400a6666 	.word	0x400a6666

08004fb0 <MRT_LSM6DSR_Constructor>:


//**************************************************//
/*****LSM6DSR STATIC FUNCTIONS*****/

void MRT_LSM6DSR_Constructor(){
 8004fb0:	b598      	push	{r3, r4, r7, lr}
 8004fb2:	af00      	add	r7, sp, #0
	if (lsm6dsr==NULL){
 8004fb4:	4b08      	ldr	r3, [pc, #32]	; (8004fd8 <MRT_LSM6DSR_Constructor+0x28>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d10b      	bne.n	8004fd4 <MRT_LSM6DSR_Constructor+0x24>
		lsm6dsr = new LSM6DSR(&LSM6DSR_I2C, (uint8_t) MRT_LSM6DSR_ADDRESS);
 8004fbc:	203c      	movs	r0, #60	; 0x3c
 8004fbe:	f00f fc45 	bl	801484c <_Znwj>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	461c      	mov	r4, r3
 8004fc6:	226a      	movs	r2, #106	; 0x6a
 8004fc8:	4904      	ldr	r1, [pc, #16]	; (8004fdc <MRT_LSM6DSR_Constructor+0x2c>)
 8004fca:	4620      	mov	r0, r4
 8004fcc:	f000 f990 	bl	80052f0 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh>
 8004fd0:	4b01      	ldr	r3, [pc, #4]	; (8004fd8 <MRT_LSM6DSR_Constructor+0x28>)
 8004fd2:	601c      	str	r4, [r3, #0]
	}
}
 8004fd4:	bf00      	nop
 8004fd6:	bd98      	pop	{r3, r4, r7, pc}
 8004fd8:	20000404 	.word	0x20000404
 8004fdc:	20005bfc 	.word	0x20005bfc

08004fe0 <MRT_LSM6DSR_Destructor>:

void MRT_LSM6DSR_Destructor(){
 8004fe0:	b480      	push	{r7}
 8004fe2:	af00      	add	r7, sp, #0
	if (lsm6dsr!=NULL){
 8004fe4:	4b05      	ldr	r3, [pc, #20]	; (8004ffc <MRT_LSM6DSR_Destructor+0x1c>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d002      	beq.n	8004ff2 <MRT_LSM6DSR_Destructor+0x12>
		lsm6dsr = NULL;
 8004fec:	4b03      	ldr	r3, [pc, #12]	; (8004ffc <MRT_LSM6DSR_Destructor+0x1c>)
 8004fee:	2200      	movs	r2, #0
 8004ff0:	601a      	str	r2, [r3, #0]
	}
}
 8004ff2:	bf00      	nop
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr
 8004ffc:	20000404 	.word	0x20000404

08005000 <MRT_LSM6DSR_getAcceleration>:

void MRT_LSM6DSR_getAcceleration(void){
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
	float* temp_array = lsm6dsr->getAcceleration();
 8005006:	4b0b      	ldr	r3, [pc, #44]	; (8005034 <MRT_LSM6DSR_getAcceleration+0x34>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4618      	mov	r0, r3
 800500c:	f000 fa1c 	bl	8005448 <_ZN7LSM6DSR15getAccelerationEv>
 8005010:	6078      	str	r0, [r7, #4]
	hlsm6dsr.acceleration_mg[0] = temp_array[0];
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a08      	ldr	r2, [pc, #32]	; (8005038 <MRT_LSM6DSR_getAcceleration+0x38>)
 8005018:	6013      	str	r3, [r2, #0]
	hlsm6dsr.acceleration_mg[1] = temp_array[1];
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	4a06      	ldr	r2, [pc, #24]	; (8005038 <MRT_LSM6DSR_getAcceleration+0x38>)
 8005020:	6053      	str	r3, [r2, #4]
	hlsm6dsr.acceleration_mg[2] = temp_array[2];
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	4a04      	ldr	r2, [pc, #16]	; (8005038 <MRT_LSM6DSR_getAcceleration+0x38>)
 8005028:	6093      	str	r3, [r2, #8]
}
 800502a:	bf00      	nop
 800502c:	3708      	adds	r7, #8
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}
 8005032:	bf00      	nop
 8005034:	20000404 	.word	0x20000404
 8005038:	2000040c 	.word	0x2000040c

0800503c <MRT_LSM6DSR_getAngularRate>:
void MRT_LSM6DSR_getAngularRate(void){
 800503c:	b580      	push	{r7, lr}
 800503e:	b082      	sub	sp, #8
 8005040:	af00      	add	r7, sp, #0
	float* temp_array = lsm6dsr->getAngularRate();
 8005042:	4b0b      	ldr	r3, [pc, #44]	; (8005070 <MRT_LSM6DSR_getAngularRate+0x34>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4618      	mov	r0, r3
 8005048:	f000 fa7c 	bl	8005544 <_ZN7LSM6DSR14getAngularRateEv>
 800504c:	6078      	str	r0, [r7, #4]
	hlsm6dsr.angular_rate_mdps[0] = temp_array[0];
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a08      	ldr	r2, [pc, #32]	; (8005074 <MRT_LSM6DSR_getAngularRate+0x38>)
 8005054:	60d3      	str	r3, [r2, #12]
	hlsm6dsr.angular_rate_mdps[1] = temp_array[1];
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	4a06      	ldr	r2, [pc, #24]	; (8005074 <MRT_LSM6DSR_getAngularRate+0x38>)
 800505c:	6113      	str	r3, [r2, #16]
	hlsm6dsr.angular_rate_mdps[2] = temp_array[2];
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	4a04      	ldr	r2, [pc, #16]	; (8005074 <MRT_LSM6DSR_getAngularRate+0x38>)
 8005064:	6153      	str	r3, [r2, #20]
}
 8005066:	bf00      	nop
 8005068:	3708      	adds	r7, #8
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	20000404 	.word	0x20000404
 8005074:	2000040c 	.word	0x2000040c

08005078 <MRT_LSM6DSR_getTemperature>:
void MRT_LSM6DSR_getTemperature(void){
 8005078:	b580      	push	{r7, lr}
 800507a:	af00      	add	r7, sp, #0
	lsm6dsr->getTemperature();
 800507c:	4b05      	ldr	r3, [pc, #20]	; (8005094 <MRT_LSM6DSR_getTemperature+0x1c>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4618      	mov	r0, r3
 8005082:	f000 fa29 	bl	80054d8 <_ZN7LSM6DSR14getTemperatureEv>
	hlsm6dsr.temperature_degC = lsm6dsr->temperature_degC;
 8005086:	4b03      	ldr	r3, [pc, #12]	; (8005094 <MRT_LSM6DSR_getTemperature+0x1c>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	699b      	ldr	r3, [r3, #24]
 800508c:	4a02      	ldr	r2, [pc, #8]	; (8005098 <MRT_LSM6DSR_getTemperature+0x20>)
 800508e:	6193      	str	r3, [r2, #24]
}
 8005090:	bf00      	nop
 8005092:	bd80      	pop	{r7, pc}
 8005094:	20000404 	.word	0x20000404
 8005098:	2000040c 	.word	0x2000040c

0800509c <MRT_LSM6DSR_pollAll>:

void MRT_LSM6DSR_pollAll(void){
 800509c:	b580      	push	{r7, lr}
 800509e:	af00      	add	r7, sp, #0
	MRT_LSM6DSR_getAcceleration();
 80050a0:	f7ff ffae 	bl	8005000 <MRT_LSM6DSR_getAcceleration>
	MRT_LSM6DSR_getAngularRate();
 80050a4:	f7ff ffca 	bl	800503c <MRT_LSM6DSR_getAngularRate>
	MRT_LSM6DSR_getTemperature();
 80050a8:	f7ff ffe6 	bl	8005078 <MRT_LSM6DSR_getTemperature>
}
 80050ac:	bf00      	nop
 80050ae:	bd80      	pop	{r7, pc}

080050b0 <MRT_LPS22HH_Constructor>:


//**************************************************//
/*****LPS22HH STATIC FUNCTIONS*****/

void MRT_LPS22HH_Constructor(){
 80050b0:	b598      	push	{r3, r4, r7, lr}
 80050b2:	af00      	add	r7, sp, #0
	if (lps22hh==NULL){
 80050b4:	4b08      	ldr	r3, [pc, #32]	; (80050d8 <MRT_LPS22HH_Constructor+0x28>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d10b      	bne.n	80050d4 <MRT_LPS22HH_Constructor+0x24>
		lps22hh = new LPS22HH(&LPS22HH_I2C, (uint8_t) MRT_LPS22HH_ADDRESS);
 80050bc:	2020      	movs	r0, #32
 80050be:	f00f fbc5 	bl	801484c <_Znwj>
 80050c2:	4603      	mov	r3, r0
 80050c4:	461c      	mov	r4, r3
 80050c6:	22b3      	movs	r2, #179	; 0xb3
 80050c8:	4904      	ldr	r1, [pc, #16]	; (80050dc <MRT_LPS22HH_Constructor+0x2c>)
 80050ca:	4620      	mov	r0, r4
 80050cc:	f000 fabe 	bl	800564c <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh>
 80050d0:	4b01      	ldr	r3, [pc, #4]	; (80050d8 <MRT_LPS22HH_Constructor+0x28>)
 80050d2:	601c      	str	r4, [r3, #0]
	}
}
 80050d4:	bf00      	nop
 80050d6:	bd98      	pop	{r3, r4, r7, pc}
 80050d8:	20000408 	.word	0x20000408
 80050dc:	20005bfc 	.word	0x20005bfc

080050e0 <MRT_LPS22HH_Destructor>:

void MRT_LPS22HH_Destructor(){
 80050e0:	b480      	push	{r7}
 80050e2:	af00      	add	r7, sp, #0
	if (lps22hh!=NULL){
 80050e4:	4b05      	ldr	r3, [pc, #20]	; (80050fc <MRT_LPS22HH_Destructor+0x1c>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d002      	beq.n	80050f2 <MRT_LPS22HH_Destructor+0x12>
		lps22hh = NULL;
 80050ec:	4b03      	ldr	r3, [pc, #12]	; (80050fc <MRT_LPS22HH_Destructor+0x1c>)
 80050ee:	2200      	movs	r2, #0
 80050f0:	601a      	str	r2, [r3, #0]
	}
}
 80050f2:	bf00      	nop
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr
 80050fc:	20000408 	.word	0x20000408

08005100 <MRT_LPS22HH_getPressure>:

void MRT_LPS22HH_getPressure(void){
 8005100:	b580      	push	{r7, lr}
 8005102:	af00      	add	r7, sp, #0
	hlps22hh.pressure_hPa = lps22hh->getPressure();
 8005104:	4b05      	ldr	r3, [pc, #20]	; (800511c <MRT_LPS22HH_getPressure+0x1c>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4618      	mov	r0, r3
 800510a:	f000 fb27 	bl	800575c <_ZN7LPS22HH11getPressureEv>
 800510e:	eef0 7a40 	vmov.f32	s15, s0
 8005112:	4b03      	ldr	r3, [pc, #12]	; (8005120 <MRT_LPS22HH_getPressure+0x20>)
 8005114:	edc3 7a00 	vstr	s15, [r3]
}
 8005118:	bf00      	nop
 800511a:	bd80      	pop	{r7, pc}
 800511c:	20000408 	.word	0x20000408
 8005120:	20000438 	.word	0x20000438

08005124 <MRT_LPS22HH_getTemperature>:

void MRT_LPS22HH_getTemperature(void){
 8005124:	b580      	push	{r7, lr}
 8005126:	af00      	add	r7, sp, #0
	hlps22hh.temperature_degC = lps22hh->getTemperature();
 8005128:	4b05      	ldr	r3, [pc, #20]	; (8005140 <MRT_LPS22HH_getTemperature+0x1c>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4618      	mov	r0, r3
 800512e:	f000 fb49 	bl	80057c4 <_ZN7LPS22HH14getTemperatureEv>
 8005132:	eef0 7a40 	vmov.f32	s15, s0
 8005136:	4b03      	ldr	r3, [pc, #12]	; (8005144 <MRT_LPS22HH_getTemperature+0x20>)
 8005138:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800513c:	bf00      	nop
 800513e:	bd80      	pop	{r7, pc}
 8005140:	20000408 	.word	0x20000408
 8005144:	20000438 	.word	0x20000438

08005148 <MRT_LPS22HH_pollAll>:

void MRT_LPS22HH_pollAll(void){
 8005148:	b580      	push	{r7, lr}
 800514a:	af00      	add	r7, sp, #0
	MRT_LPS22HH_getPressure();
 800514c:	f7ff ffd8 	bl	8005100 <MRT_LPS22HH_getPressure>
	MRT_LPS22HH_getTemperature();
 8005150:	f7ff ffe8 	bl	8005124 <MRT_LPS22HH_getTemperature>
}
 8005154:	bf00      	nop
 8005156:	bd80      	pop	{r7, pc}

08005158 <MRT_GPS_pollAll>:


//**************************************************//
/*****GPS STATIC FUNCTIONS*****/

void MRT_GPS_pollAll(void){
 8005158:	b580      	push	{r7, lr}
 800515a:	af00      	add	r7, sp, #0
	GPS_Poll(&hgps.latitude, &hgps.longitude, &hgps.time);
 800515c:	4a03      	ldr	r2, [pc, #12]	; (800516c <MRT_GPS_pollAll+0x14>)
 800515e:	4904      	ldr	r1, [pc, #16]	; (8005170 <MRT_GPS_pollAll+0x18>)
 8005160:	4804      	ldr	r0, [pc, #16]	; (8005174 <MRT_GPS_pollAll+0x1c>)
 8005162:	f000 fb9f 	bl	80058a4 <GPS_Poll>
}
 8005166:	bf00      	nop
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	20000454 	.word	0x20000454
 8005170:	20000450 	.word	0x20000450
 8005174:	2000044c 	.word	0x2000044c

08005178 <MRT_LSM6DSR_Init>:


//**************************************************//
/*****PUBLIC STATIC FUNCTIONS*****/

HLSM6DSR MRT_LSM6DSR_Init(void){
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
	MRT_LSM6DSR_Constructor();
 8005180:	f7ff ff16 	bl	8004fb0 <MRT_LSM6DSR_Constructor>
	HLSM6DSR lsm6dsr_handler;
	lsm6dsr_handler.getAcceleration = &MRT_LSM6DSR_getAcceleration;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	4a16      	ldr	r2, [pc, #88]	; (80051e0 <MRT_LSM6DSR_Init+0x68>)
 8005188:	61da      	str	r2, [r3, #28]
	lsm6dsr_handler.getAngularRate = &MRT_LSM6DSR_getAngularRate;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a15      	ldr	r2, [pc, #84]	; (80051e4 <MRT_LSM6DSR_Init+0x6c>)
 800518e:	621a      	str	r2, [r3, #32]
	lsm6dsr_handler.getTemperature = &MRT_LSM6DSR_getTemperature;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	4a15      	ldr	r2, [pc, #84]	; (80051e8 <MRT_LSM6DSR_Init+0x70>)
 8005194:	625a      	str	r2, [r3, #36]	; 0x24
	lsm6dsr_handler.pollAll = &MRT_LSM6DSR_pollAll;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a14      	ldr	r2, [pc, #80]	; (80051ec <MRT_LSM6DSR_Init+0x74>)
 800519a:	629a      	str	r2, [r3, #40]	; 0x28

	lsm6dsr_handler.acceleration_mg[0] = 0;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f04f 0200 	mov.w	r2, #0
 80051a2:	601a      	str	r2, [r3, #0]
	lsm6dsr_handler.acceleration_mg[1] = 0;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f04f 0200 	mov.w	r2, #0
 80051aa:	605a      	str	r2, [r3, #4]
	lsm6dsr_handler.acceleration_mg[2] = 0;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f04f 0200 	mov.w	r2, #0
 80051b2:	609a      	str	r2, [r3, #8]
	lsm6dsr_handler.angular_rate_mdps[0] = 0;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f04f 0200 	mov.w	r2, #0
 80051ba:	60da      	str	r2, [r3, #12]
	lsm6dsr_handler.angular_rate_mdps[1] = 0;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f04f 0200 	mov.w	r2, #0
 80051c2:	611a      	str	r2, [r3, #16]
	lsm6dsr_handler.angular_rate_mdps[2] = 0;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	f04f 0200 	mov.w	r2, #0
 80051ca:	615a      	str	r2, [r3, #20]
	lsm6dsr_handler.temperature_degC = 0;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	f04f 0200 	mov.w	r2, #0
 80051d2:	619a      	str	r2, [r3, #24]
	return lsm6dsr_handler;
 80051d4:	bf00      	nop
}
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	3708      	adds	r7, #8
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	08005001 	.word	0x08005001
 80051e4:	0800503d 	.word	0x0800503d
 80051e8:	08005079 	.word	0x08005079
 80051ec:	0800509d 	.word	0x0800509d

080051f0 <MRT_LPS22HH_Init>:

struct HLPS22HH MRT_LPS22HH_Init(void){
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b082      	sub	sp, #8
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
	MRT_LPS22HH_Constructor();
 80051f8:	f7ff ff5a 	bl	80050b0 <MRT_LPS22HH_Constructor>
	struct HLPS22HH lps22hh_handler;
	lps22hh_handler.getPressure = &MRT_LPS22HH_getPressure;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4a0a      	ldr	r2, [pc, #40]	; (8005228 <MRT_LPS22HH_Init+0x38>)
 8005200:	609a      	str	r2, [r3, #8]
	lps22hh_handler.getTemperature = &MRT_LPS22HH_getTemperature;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	4a09      	ldr	r2, [pc, #36]	; (800522c <MRT_LPS22HH_Init+0x3c>)
 8005206:	60da      	str	r2, [r3, #12]
	lps22hh_handler.pollAll = &MRT_LPS22HH_pollAll;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4a09      	ldr	r2, [pc, #36]	; (8005230 <MRT_LPS22HH_Init+0x40>)
 800520c:	611a      	str	r2, [r3, #16]

	lps22hh_handler.pressure_hPa = 0;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f04f 0200 	mov.w	r2, #0
 8005214:	601a      	str	r2, [r3, #0]
	lps22hh_handler.temperature_degC = 0;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f04f 0200 	mov.w	r2, #0
 800521c:	605a      	str	r2, [r3, #4]
	return lps22hh_handler;
 800521e:	bf00      	nop
}
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	3708      	adds	r7, #8
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}
 8005228:	08005101 	.word	0x08005101
 800522c:	08005125 	.word	0x08005125
 8005230:	08005149 	.word	0x08005149

08005234 <MRT_GPS_Init>:

struct HGPS MRT_GPS_Init(void){
 8005234:	b580      	push	{r7, lr}
 8005236:	b082      	sub	sp, #8
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
	struct HGPS gps_handler;
	gps_handler.pollAll = &MRT_GPS_pollAll;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	4a0c      	ldr	r2, [pc, #48]	; (8005270 <MRT_GPS_Init+0x3c>)
 8005240:	60da      	str	r2, [r3, #12]
	GPS_Init(&GPS_UART, print, tone_freq);
 8005242:	4a0c      	ldr	r2, [pc, #48]	; (8005274 <MRT_GPS_Init+0x40>)
 8005244:	490c      	ldr	r1, [pc, #48]	; (8005278 <MRT_GPS_Init+0x44>)
 8005246:	480d      	ldr	r0, [pc, #52]	; (800527c <MRT_GPS_Init+0x48>)
 8005248:	f000 fd8c 	bl	8005d64 <GPS_Init>
	gps_handler.latitude = 0;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f04f 0200 	mov.w	r2, #0
 8005252:	601a      	str	r2, [r3, #0]
	gps_handler.longitude = 0;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	f04f 0200 	mov.w	r2, #0
 800525a:	605a      	str	r2, [r3, #4]
	gps_handler.time = 0;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	f04f 0200 	mov.w	r2, #0
 8005262:	609a      	str	r2, [r3, #8]
	return gps_handler;
 8005264:	bf00      	nop
}
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	3708      	adds	r7, #8
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	08005159 	.word	0x08005159
 8005274:	08001135 	.word	0x08001135
 8005278:	08001109 	.word	0x08001109
 800527c:	20005ee4 	.word	0x20005ee4

08005280 <MRT_i2c_sensors_Init>:

void MRT_i2c_sensors_Init(void){
 8005280:	b5b0      	push	{r4, r5, r7, lr}
 8005282:	b08c      	sub	sp, #48	; 0x30
 8005284:	af00      	add	r7, sp, #0

	//LSM6DSR
	#if LSM6DSR_
	HAL_IWDG_Refresh(&hiwdg);
	hlsm6dsr = MRT_LSM6DSR_Init();
 8005286:	4c13      	ldr	r4, [pc, #76]	; (80052d4 <MRT_i2c_sensors_Init+0x54>)
 8005288:	463b      	mov	r3, r7
 800528a:	4618      	mov	r0, r3
 800528c:	f7ff ff74 	bl	8005178 <MRT_LSM6DSR_Init>
 8005290:	4625      	mov	r5, r4
 8005292:	463c      	mov	r4, r7
 8005294:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005296:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005298:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800529a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800529c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80052a0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	#endif

	//LPS22HH
	#if LPS22HH_
	HAL_IWDG_Refresh(&hiwdg);
	hlps22hh = MRT_LPS22HH_Init();
 80052a4:	4c0c      	ldr	r4, [pc, #48]	; (80052d8 <MRT_i2c_sensors_Init+0x58>)
 80052a6:	463b      	mov	r3, r7
 80052a8:	4618      	mov	r0, r3
 80052aa:	f7ff ffa1 	bl	80051f0 <MRT_LPS22HH_Init>
 80052ae:	4625      	mov	r5, r4
 80052b0:	463c      	mov	r4, r7
 80052b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80052b6:	6823      	ldr	r3, [r4, #0]
 80052b8:	602b      	str	r3, [r5, #0]
	#endif

	//GPS
	#if GPS_
	HAL_IWDG_Refresh(&hiwdg);
	hgps = MRT_GPS_Init();
 80052ba:	4c08      	ldr	r4, [pc, #32]	; (80052dc <MRT_i2c_sensors_Init+0x5c>)
 80052bc:	463b      	mov	r3, r7
 80052be:	4618      	mov	r0, r3
 80052c0:	f7ff ffb8 	bl	8005234 <MRT_GPS_Init>
 80052c4:	463b      	mov	r3, r7
 80052c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80052c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	#endif

}
 80052cc:	bf00      	nop
 80052ce:	3730      	adds	r7, #48	; 0x30
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bdb0      	pop	{r4, r5, r7, pc}
 80052d4:	2000040c 	.word	0x2000040c
 80052d8:	20000438 	.word	0x20000438
 80052dc:	2000044c 	.word	0x2000044c

080052e0 <MRT_i2c_sensors_Deinit>:


void MRT_i2c_sensors_Deinit(void){
 80052e0:	b580      	push	{r7, lr}
 80052e2:	af00      	add	r7, sp, #0

	//LSM6DSR
	#if LSM6DSR_
	MRT_LSM6DSR_Destructor();
 80052e4:	f7ff fe7c 	bl	8004fe0 <MRT_LSM6DSR_Destructor>
	#endif

	//LPS22HH
	#if LPS22HH_
	MRT_LPS22HH_Destructor();
 80052e8:	f7ff fefa 	bl	80050e0 <MRT_LPS22HH_Destructor>
	#endif

	//GPS
	//NO DEINIT NEEDED HERE
}
 80052ec:	bf00      	nop
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh>:


//**************************************************//
/*****LSM6DSR*****/

LSM6DSR::LSM6DSR(I2C_HandleTypeDef* i2c_bus, uint8_t address){
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b088      	sub	sp, #32
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	4613      	mov	r3, r2
 80052fc:	71fb      	strb	r3, [r7, #7]
	println((char*) "\r\nLSM6DSR Init");
 80052fe:	4848      	ldr	r0, [pc, #288]	; (8005420 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x130>)
 8005300:	f7fb fee4 	bl	80010cc <println>

	/* Initialize mems driver interface */
	ctx.write_reg = write;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	4a47      	ldr	r2, [pc, #284]	; (8005424 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x134>)
 8005308:	61da      	str	r2, [r3, #28]
	ctx.read_reg = read;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	4a46      	ldr	r2, [pc, #280]	; (8005428 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x138>)
 800530e:	621a      	str	r2, [r3, #32]
	ctx.handle = i2c_bus;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	68ba      	ldr	r2, [r7, #8]
 8005314:	625a      	str	r2, [r3, #36]	; 0x24
	/* Wait sensor boot time */
	HAL_Delay(LSM6DSR_BOOT_TIME);
 8005316:	2064      	movs	r0, #100	; 0x64
 8005318:	f006 fb46 	bl	800b9a8 <HAL_Delay>
	/* Check device ID */
	lsm6dsr_device_id_get(&ctx, &whoamI);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f103 021c 	add.w	r2, r3, #28
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	3338      	adds	r3, #56	; 0x38
 8005326:	4619      	mov	r1, r3
 8005328:	4610      	mov	r0, r2
 800532a:	f001 faf1 	bl	8006910 <lsm6dsr_device_id_get>

	print((char*) "\tChecking Sensor ID...");
 800532e:	483f      	ldr	r0, [pc, #252]	; (800542c <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x13c>)
 8005330:	f7fb feea 	bl	8001108 <print>
	if (whoamI != address){
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800533a:	79fa      	ldrb	r2, [r7, #7]
 800533c:	429a      	cmp	r2, r3
 800533e:	d018      	beq.n	8005372 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x82>
	  println((char*) "NOT OK");
 8005340:	483b      	ldr	r0, [pc, #236]	; (8005430 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x140>)
 8005342:	f7fb fec3 	bl	80010cc <println>
	  print((char*) "\tThis Device is: ");
 8005346:	483b      	ldr	r0, [pc, #236]	; (8005434 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x144>)
 8005348:	f7fb fede 	bl	8001108 <print>

	  char buffer[10];
	  sprintf(buffer, "%X\r\n", whoamI);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005352:	461a      	mov	r2, r3
 8005354:	f107 0314 	add.w	r3, r7, #20
 8005358:	4937      	ldr	r1, [pc, #220]	; (8005438 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x148>)
 800535a:	4618      	mov	r0, r3
 800535c:	f011 ffe0 	bl	8017320 <siprintf>
	  print(buffer);
 8005360:	f107 0314 	add.w	r3, r7, #20
 8005364:	4618      	mov	r0, r3
 8005366:	f7fb fecf 	bl	8001108 <print>

	  println((char*) "\n\rProgram Terminated\n\r");
 800536a:	4834      	ldr	r0, [pc, #208]	; (800543c <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x14c>)
 800536c:	f7fb feae 	bl	80010cc <println>
	  while(1);
 8005370:	e7fe      	b.n	8005370 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x80>
	}
	println((char*) "OK");
 8005372:	4833      	ldr	r0, [pc, #204]	; (8005440 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x150>)
 8005374:	f7fb feaa 	bl	80010cc <println>

	/* Restore default configuration */
	print((char*) "\tRestore default configuration...");
 8005378:	4832      	ldr	r0, [pc, #200]	; (8005444 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x154>)
 800537a:	f7fb fec5 	bl	8001108 <print>
	lsm6dsr_reset_set(&ctx, PROPERTY_ENABLE);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	331c      	adds	r3, #28
 8005382:	2101      	movs	r1, #1
 8005384:	4618      	mov	r0, r3
 8005386:	f001 fad4 	bl	8006932 <lsm6dsr_reset_set>
	HAL_Delay(500);
 800538a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800538e:	f006 fb0b 	bl	800b9a8 <HAL_Delay>
	do {
	lsm6dsr_reset_get(&ctx, &rst);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	f103 021c 	add.w	r2, r3, #28
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	3339      	adds	r3, #57	; 0x39
 800539c:	4619      	mov	r1, r3
 800539e:	4610      	mov	r0, r2
 80053a0:	f001 faed 	bl	800697e <lsm6dsr_reset_get>
	} while (rst);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d000      	beq.n	80053b0 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0xc0>
	do {
 80053ae:	e7f0      	b.n	8005392 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0xa2>
	println((char*) "OK");
 80053b0:	4823      	ldr	r0, [pc, #140]	; (8005440 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x150>)
 80053b2:	f7fb fe8b 	bl	80010cc <println>

	/* Disable I3C interface */
    lsm6dsr_i3c_disable_set(&ctx, LSM6DSR_I3C_DISABLE);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	331c      	adds	r3, #28
 80053ba:	2180      	movs	r1, #128	; 0x80
 80053bc:	4618      	mov	r0, r3
 80053be:	f001 fb55 	bl	8006a6c <lsm6dsr_i3c_disable_set>

	/* Enable Block Data Update */
	lsm6dsr_block_data_update_set(&ctx, PROPERTY_ENABLE);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	331c      	adds	r3, #28
 80053c6:	2101      	movs	r1, #1
 80053c8:	4618      	mov	r0, r3
 80053ca:	f001 f951 	bl	8006670 <lsm6dsr_block_data_update_set>
	/* Set Output Data Rate */
	lsm6dsr_xl_data_rate_set(&ctx, LSM6DSR_XL_ODR_12Hz5);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	331c      	adds	r3, #28
 80053d2:	2101      	movs	r1, #1
 80053d4:	4618      	mov	r0, r3
 80053d6:	f000 ff2d 	bl	8006234 <lsm6dsr_xl_data_rate_set>
	lsm6dsr_gy_data_rate_set(&ctx, LSM6DSR_GY_ODR_12Hz5);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	331c      	adds	r3, #28
 80053de:	2101      	movs	r1, #1
 80053e0:	4618      	mov	r0, r3
 80053e2:	f001 f849 	bl	8006478 <lsm6dsr_gy_data_rate_set>
	/* Set full scale */
	lsm6dsr_xl_full_scale_set(&ctx, LSM6DSR_2g);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	331c      	adds	r3, #28
 80053ea:	2100      	movs	r1, #0
 80053ec:	4618      	mov	r0, r3
 80053ee:	f000 fefb 	bl	80061e8 <lsm6dsr_xl_full_scale_set>
	lsm6dsr_gy_full_scale_set(&ctx, LSM6DSR_2000dps);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	331c      	adds	r3, #28
 80053f6:	210c      	movs	r1, #12
 80053f8:	4618      	mov	r0, r3
 80053fa:	f001 f817 	bl	800642c <lsm6dsr_gy_full_scale_set>
	/* Configure filtering chain(No aux interface)
	* Accelerometer - LPF1 + LPF2 path
	*/
	lsm6dsr_xl_hp_path_on_out_set(&ctx, LSM6DSR_LP_ODR_DIV_100);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	331c      	adds	r3, #28
 8005402:	2104      	movs	r1, #4
 8005404:	4618      	mov	r0, r3
 8005406:	f001 faf9 	bl	80069fc <lsm6dsr_xl_hp_path_on_out_set>
	lsm6dsr_xl_filter_lp2_set(&ctx, PROPERTY_ENABLE);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	331c      	adds	r3, #28
 800540e:	2101      	movs	r1, #1
 8005410:	4618      	mov	r0, r3
 8005412:	f001 facd 	bl	80069b0 <lsm6dsr_xl_filter_lp2_set>
}
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	4618      	mov	r0, r3
 800541a:	3720      	adds	r7, #32
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}
 8005420:	0801c860 	.word	0x0801c860
 8005424:	080055d7 	.word	0x080055d7
 8005428:	08005611 	.word	0x08005611
 800542c:	0801c870 	.word	0x0801c870
 8005430:	0801c888 	.word	0x0801c888
 8005434:	0801c890 	.word	0x0801c890
 8005438:	0801c8a4 	.word	0x0801c8a4
 800543c:	0801c8ac 	.word	0x0801c8ac
 8005440:	0801c8c4 	.word	0x0801c8c4
 8005444:	0801c8c8 	.word	0x0801c8c8

08005448 <_ZN7LSM6DSR15getAccelerationEv>:


float* LSM6DSR::getAcceleration(void){
 8005448:	b580      	push	{r7, lr}
 800544a:	b082      	sub	sp, #8
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
	lsm6dsr_xl_flag_data_ready_get(&ctx, &reg);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f103 021c 	add.w	r2, r3, #28
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	3328      	adds	r3, #40	; 0x28
 800545a:	4619      	mov	r1, r3
 800545c:	4610      	mov	r0, r2
 800545e:	f001 f92d 	bl	80066bc <lsm6dsr_xl_flag_data_ready_get>

	if (reg){
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005468:	2b00      	cmp	r3, #0
 800546a:	d030      	beq.n	80054ce <_ZN7LSM6DSR15getAccelerationEv+0x86>
		// Read magnetic field data
		memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	332a      	adds	r3, #42	; 0x2a
 8005470:	2206      	movs	r2, #6
 8005472:	2100      	movs	r1, #0
 8005474:	4618      	mov	r0, r3
 8005476:	f010 fc57 	bl	8015d28 <memset>
		lsm6dsr_acceleration_raw_get(&ctx, data_raw_acceleration);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f103 021c 	add.w	r2, r3, #28
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	332a      	adds	r3, #42	; 0x2a
 8005484:	4619      	mov	r1, r3
 8005486:	4610      	mov	r0, r2
 8005488:	f001 f9d1 	bl	800682e <lsm6dsr_acceleration_raw_get>
		acceleration_mg[0] = lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[0]);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8005492:	4618      	mov	r0, r3
 8005494:	f000 fe5c 	bl	8006150 <lsm6dsr_from_fs2g_to_mg>
 8005498:	eef0 7a40 	vmov.f32	s15, s0
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	edc3 7a00 	vstr	s15, [r3]
		acceleration_mg[1] = lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[1]);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 80054a8:	4618      	mov	r0, r3
 80054aa:	f000 fe51 	bl	8006150 <lsm6dsr_from_fs2g_to_mg>
 80054ae:	eef0 7a40 	vmov.f32	s15, s0
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	edc3 7a01 	vstr	s15, [r3, #4]
		acceleration_mg[2] = lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[2]);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 80054be:	4618      	mov	r0, r3
 80054c0:	f000 fe46 	bl	8006150 <lsm6dsr_from_fs2g_to_mg>
 80054c4:	eef0 7a40 	vmov.f32	s15, s0
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	edc3 7a02 	vstr	s15, [r3, #8]
	}
	return acceleration_mg;
 80054ce:	687b      	ldr	r3, [r7, #4]
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3708      	adds	r7, #8
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <_ZN7LSM6DSR14getTemperatureEv>:


float LSM6DSR::getTemperature(void){
 80054d8:	b580      	push	{r7, lr}
 80054da:	b082      	sub	sp, #8
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
    lsm6dsr_temp_flag_data_ready_get(&ctx, &reg);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f103 021c 	add.w	r2, r3, #28
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	3328      	adds	r3, #40	; 0x28
 80054ea:	4619      	mov	r1, r3
 80054ec:	4610      	mov	r0, r2
 80054ee:	f001 f917 	bl	8006720 <lsm6dsr_temp_flag_data_ready_get>

    if (reg){
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d01a      	beq.n	8005532 <_ZN7LSM6DSR14getTemperatureEv+0x5a>
		// Read temperature data
		memset(&data_raw_temperature, 0x00, sizeof(int16_t));
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	3336      	adds	r3, #54	; 0x36
 8005500:	2202      	movs	r2, #2
 8005502:	2100      	movs	r1, #0
 8005504:	4618      	mov	r0, r3
 8005506:	f010 fc0f 	bl	8015d28 <memset>
		lsm6dsr_temperature_raw_get(&ctx, &data_raw_temperature);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f103 021c 	add.w	r2, r3, #28
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	3336      	adds	r3, #54	; 0x36
 8005514:	4619      	mov	r1, r3
 8005516:	4610      	mov	r0, r2
 8005518:	f001 f91b 	bl	8006752 <lsm6dsr_temperature_raw_get>
		temperature_degC = lsm6dsr_from_lsb_to_celsius(data_raw_temperature);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	; 0x36
 8005522:	4618      	mov	r0, r3
 8005524:	f000 fe44 	bl	80061b0 <lsm6dsr_from_lsb_to_celsius>
 8005528:	eef0 7a40 	vmov.f32	s15, s0
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	edc3 7a06 	vstr	s15, [r3, #24]
	}
    return temperature_degC;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	699b      	ldr	r3, [r3, #24]
 8005536:	ee07 3a90 	vmov	s15, r3
}
 800553a:	eeb0 0a67 	vmov.f32	s0, s15
 800553e:	3708      	adds	r7, #8
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}

08005544 <_ZN7LSM6DSR14getAngularRateEv>:


float* LSM6DSR::getAngularRate(void){
 8005544:	b580      	push	{r7, lr}
 8005546:	b082      	sub	sp, #8
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
    lsm6dsr_gy_flag_data_ready_get(&ctx, &reg);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	f103 021c 	add.w	r2, r3, #28
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	3328      	adds	r3, #40	; 0x28
 8005556:	4619      	mov	r1, r3
 8005558:	4610      	mov	r0, r2
 800555a:	f001 f8c8 	bl	80066ee <lsm6dsr_gy_flag_data_ready_get>

    if (reg){
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005564:	2b00      	cmp	r3, #0
 8005566:	d030      	beq.n	80055ca <_ZN7LSM6DSR14getAngularRateEv+0x86>
		// Read magnetic field data
		memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	3330      	adds	r3, #48	; 0x30
 800556c:	2206      	movs	r2, #6
 800556e:	2100      	movs	r1, #0
 8005570:	4618      	mov	r0, r3
 8005572:	f010 fbd9 	bl	8015d28 <memset>
		lsm6dsr_angular_rate_raw_get(&ctx, data_raw_angular_rate);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f103 021c 	add.w	r2, r3, #28
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	3330      	adds	r3, #48	; 0x30
 8005580:	4619      	mov	r1, r3
 8005582:	4610      	mov	r0, r2
 8005584:	f001 f908 	bl	8006798 <lsm6dsr_angular_rate_raw_get>
		angular_rate_mdps[0] = lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800558e:	4618      	mov	r0, r3
 8005590:	f000 fdf6 	bl	8006180 <lsm6dsr_from_fs2000dps_to_mdps>
 8005594:	eef0 7a40 	vmov.f32	s15, s0
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	edc3 7a03 	vstr	s15, [r3, #12]
		angular_rate_mdps[1] = lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 80055a4:	4618      	mov	r0, r3
 80055a6:	f000 fdeb 	bl	8006180 <lsm6dsr_from_fs2000dps_to_mdps>
 80055aa:	eef0 7a40 	vmov.f32	s15, s0
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	edc3 7a04 	vstr	s15, [r3, #16]
		angular_rate_mdps[2] = lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 80055ba:	4618      	mov	r0, r3
 80055bc:	f000 fde0 	bl	8006180 <lsm6dsr_from_fs2000dps_to_mdps>
 80055c0:	eef0 7a40 	vmov.f32	s15, s0
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	edc3 7a05 	vstr	s15, [r3, #20]
		fs500dps_to_mdps
		fs1000dps_to_mdps
		fs2000dps_to_mdps
		*/
	}
    return angular_rate_mdps;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	330c      	adds	r3, #12
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3708      	adds	r7, #8
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}

080055d6 <_ZN7LSM6DSR5writeEPvhPKht>:


int32_t LSM6DSR::write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len) {
 80055d6:	b580      	push	{r7, lr}
 80055d8:	b088      	sub	sp, #32
 80055da:	af04      	add	r7, sp, #16
 80055dc:	60f8      	str	r0, [r7, #12]
 80055de:	607a      	str	r2, [r7, #4]
 80055e0:	461a      	mov	r2, r3
 80055e2:	460b      	mov	r3, r1
 80055e4:	72fb      	strb	r3, [r7, #11]
 80055e6:	4613      	mov	r3, r2
 80055e8:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write((I2C_HandleTypeDef*) handle, LSM6DSR_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 80055ea:	7afb      	ldrb	r3, [r7, #11]
 80055ec:	b29a      	uxth	r2, r3
 80055ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80055f2:	9302      	str	r3, [sp, #8]
 80055f4:	893b      	ldrh	r3, [r7, #8]
 80055f6:	9301      	str	r3, [sp, #4]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	9300      	str	r3, [sp, #0]
 80055fc:	2301      	movs	r3, #1
 80055fe:	21d5      	movs	r1, #213	; 0xd5
 8005600:	68f8      	ldr	r0, [r7, #12]
 8005602:	f007 fa53 	bl	800caac <HAL_I2C_Mem_Write>
  return 0;
 8005606:	2300      	movs	r3, #0
}
 8005608:	4618      	mov	r0, r3
 800560a:	3710      	adds	r7, #16
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}

08005610 <_ZN7LSM6DSR4readEPvhPht>:

int32_t LSM6DSR::read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len) {
 8005610:	b580      	push	{r7, lr}
 8005612:	b088      	sub	sp, #32
 8005614:	af04      	add	r7, sp, #16
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	607a      	str	r2, [r7, #4]
 800561a:	461a      	mov	r2, r3
 800561c:	460b      	mov	r3, r1
 800561e:	72fb      	strb	r3, [r7, #11]
 8005620:	4613      	mov	r3, r2
 8005622:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read((I2C_HandleTypeDef*) handle, LSM6DSR_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 8005624:	7afb      	ldrb	r3, [r7, #11]
 8005626:	b29a      	uxth	r2, r3
 8005628:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800562c:	9302      	str	r3, [sp, #8]
 800562e:	893b      	ldrh	r3, [r7, #8]
 8005630:	9301      	str	r3, [sp, #4]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	9300      	str	r3, [sp, #0]
 8005636:	2301      	movs	r3, #1
 8005638:	21d5      	movs	r1, #213	; 0xd5
 800563a:	68f8      	ldr	r0, [r7, #12]
 800563c:	f007 fb30 	bl	800cca0 <HAL_I2C_Mem_Read>
  return 0;
 8005640:	2300      	movs	r3, #0
}
 8005642:	4618      	mov	r0, r3
 8005644:	3710      	adds	r7, #16
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
	...

0800564c <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh>:

//**************************************************//
/*****LPS22HH*****/


LPS22HH::LPS22HH(I2C_HandleTypeDef* i2c_bus, uint8_t address){
 800564c:	b580      	push	{r7, lr}
 800564e:	b088      	sub	sp, #32
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	60b9      	str	r1, [r7, #8]
 8005656:	4613      	mov	r3, r2
 8005658:	71fb      	strb	r3, [r7, #7]
	println((char*) "\r\nLPS22HH Init");
 800565a:	4836      	ldr	r0, [pc, #216]	; (8005734 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xe8>)
 800565c:	f7fb fd36 	bl	80010cc <println>

	/* Initialize mems driver interface */
	ctx.write_reg = write;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	4a35      	ldr	r2, [pc, #212]	; (8005738 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xec>)
 8005664:	609a      	str	r2, [r3, #8]
	ctx.read_reg = read;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	4a34      	ldr	r2, [pc, #208]	; (800573c <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xf0>)
 800566a:	60da      	str	r2, [r3, #12]
	ctx.handle = i2c_bus;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	68ba      	ldr	r2, [r7, #8]
 8005670:	611a      	str	r2, [r3, #16]
	/* Wait sensor boot time */
	HAL_Delay(LPS22HH_BOOT_TIME);
 8005672:	2064      	movs	r0, #100	; 0x64
 8005674:	f006 f998 	bl	800b9a8 <HAL_Delay>
	/* Check device ID */
	whoamI = 0;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2200      	movs	r2, #0
 800567c:	779a      	strb	r2, [r3, #30]
	lps22hh_device_id_get(&ctx, &whoamI);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	f103 0208 	add.w	r2, r3, #8
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	331e      	adds	r3, #30
 8005688:	4619      	mov	r1, r3
 800568a:	4610      	mov	r0, r2
 800568c:	f000 fce0 	bl	8006050 <lps22hh_device_id_get>


	print((char*) "\tChecking Sensor ID...");
 8005690:	482b      	ldr	r0, [pc, #172]	; (8005740 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xf4>)
 8005692:	f7fb fd39 	bl	8001108 <print>
	if ( whoamI != address ){
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	7f9b      	ldrb	r3, [r3, #30]
 800569a:	79fa      	ldrb	r2, [r7, #7]
 800569c:	429a      	cmp	r2, r3
 800569e:	d017      	beq.n	80056d0 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0x84>
	  println((char*) "NOT OK");
 80056a0:	4828      	ldr	r0, [pc, #160]	; (8005744 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xf8>)
 80056a2:	f7fb fd13 	bl	80010cc <println>
	  print((char*) "\tThis Device is: ");
 80056a6:	4828      	ldr	r0, [pc, #160]	; (8005748 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xfc>)
 80056a8:	f7fb fd2e 	bl	8001108 <print>

	  char buffer[10];
	  sprintf(buffer, "%X\r\n", whoamI);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	7f9b      	ldrb	r3, [r3, #30]
 80056b0:	461a      	mov	r2, r3
 80056b2:	f107 0314 	add.w	r3, r7, #20
 80056b6:	4925      	ldr	r1, [pc, #148]	; (800574c <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0x100>)
 80056b8:	4618      	mov	r0, r3
 80056ba:	f011 fe31 	bl	8017320 <siprintf>
	  print(buffer);
 80056be:	f107 0314 	add.w	r3, r7, #20
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7fb fd20 	bl	8001108 <print>

	  println((char*) "\n\rProgram Terminated\n\r");
 80056c8:	4821      	ldr	r0, [pc, #132]	; (8005750 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0x104>)
 80056ca:	f7fb fcff 	bl	80010cc <println>
	  while(1);
 80056ce:	e7fe      	b.n	80056ce <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0x82>
	}
	println((char*) "OK");
 80056d0:	4820      	ldr	r0, [pc, #128]	; (8005754 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0x108>)
 80056d2:	f7fb fcfb 	bl	80010cc <println>

	/* Restore default configuration */
	print((char*) "\tRestore default configuration...");
 80056d6:	4820      	ldr	r0, [pc, #128]	; (8005758 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0x10c>)
 80056d8:	f7fb fd16 	bl	8001108 <print>
	lps22hh_reset_set(&ctx, PROPERTY_ENABLE);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	3308      	adds	r3, #8
 80056e0:	2101      	movs	r1, #1
 80056e2:	4618      	mov	r0, r3
 80056e4:	f000 fcc5 	bl	8006072 <lps22hh_reset_set>
	HAL_Delay(500);
 80056e8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80056ec:	f006 f95c 	bl	800b9a8 <HAL_Delay>
	do {
	lps22hh_reset_get(&ctx, &rst);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f103 0208 	add.w	r2, r3, #8
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	331f      	adds	r3, #31
 80056fa:	4619      	mov	r1, r3
 80056fc:	4610      	mov	r0, r2
 80056fe:	f000 fcde 	bl	80060be <lps22hh_reset_get>
	} while (rst);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	7fdb      	ldrb	r3, [r3, #31]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d000      	beq.n	800570c <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xc0>
	do {
 800570a:	e7f1      	b.n	80056f0 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xa4>
	println((char*) "OK");
 800570c:	4811      	ldr	r0, [pc, #68]	; (8005754 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0x108>)
 800570e:	f7fb fcdd 	bl	80010cc <println>

	/* Enable Block Data Update */
	lps22hh_block_data_update_set(&ctx, PROPERTY_ENABLE);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	3308      	adds	r3, #8
 8005716:	2101      	movs	r1, #1
 8005718:	4618      	mov	r0, r3
 800571a:	f000 fba7 	bl	8005e6c <lps22hh_block_data_update_set>

	/* Set Output Data Rate */
	lps22hh_data_rate_set(&ctx, LPS22HH_75_Hz_LOW_NOISE);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	3308      	adds	r3, #8
 8005722:	2115      	movs	r1, #21
 8005724:	4618      	mov	r0, r3
 8005726:	f000 fbc7 	bl	8005eb8 <lps22hh_data_rate_set>
}
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	4618      	mov	r0, r3
 800572e:	3720      	adds	r7, #32
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}
 8005734:	0801c8ec 	.word	0x0801c8ec
 8005738:	0800582f 	.word	0x0800582f
 800573c:	08005869 	.word	0x08005869
 8005740:	0801c870 	.word	0x0801c870
 8005744:	0801c888 	.word	0x0801c888
 8005748:	0801c890 	.word	0x0801c890
 800574c:	0801c8a4 	.word	0x0801c8a4
 8005750:	0801c8ac 	.word	0x0801c8ac
 8005754:	0801c8c4 	.word	0x0801c8c4
 8005758:	0801c8c8 	.word	0x0801c8c8

0800575c <_ZN7LPS22HH11getPressureEv>:



float LPS22HH::getPressure(void){
 800575c:	b580      	push	{r7, lr}
 800575e:	b082      	sub	sp, #8
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
	/* Read output only if new value is available */
	lps22hh_press_flag_data_ready_get(&ctx, &reg);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f103 0208 	add.w	r2, r3, #8
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	3314      	adds	r3, #20
 800576e:	4619      	mov	r1, r3
 8005770:	4610      	mov	r0, r2
 8005772:	f000 fbef 	bl	8005f54 <lps22hh_press_flag_data_ready_get>

	if (reg) {
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	7d1b      	ldrb	r3, [r3, #20]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d019      	beq.n	80057b2 <_ZN7LPS22HH11getPressureEv+0x56>
	  memset(&data_raw_pressure, 0x00, sizeof(uint32_t));
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	3318      	adds	r3, #24
 8005782:	2204      	movs	r2, #4
 8005784:	2100      	movs	r1, #0
 8005786:	4618      	mov	r0, r3
 8005788:	f010 face 	bl	8015d28 <memset>
	  lps22hh_pressure_raw_get(&ctx, &data_raw_pressure);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f103 0208 	add.w	r2, r3, #8
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	3318      	adds	r3, #24
 8005796:	4619      	mov	r1, r3
 8005798:	4610      	mov	r0, r2
 800579a:	f000 fc0d 	bl	8005fb8 <lps22hh_pressure_raw_get>
	  pressure_hPa = lps22hh_from_lsb_to_hpa(data_raw_pressure);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	699b      	ldr	r3, [r3, #24]
 80057a2:	4618      	mov	r0, r3
 80057a4:	f000 fb30 	bl	8005e08 <lps22hh_from_lsb_to_hpa>
 80057a8:	eef0 7a40 	vmov.f32	s15, s0
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	edc3 7a00 	vstr	s15, [r3]
	}
	return pressure_hPa;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	ee07 3a90 	vmov	s15, r3
}
 80057ba:	eeb0 0a67 	vmov.f32	s0, s15
 80057be:	3708      	adds	r7, #8
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <_ZN7LPS22HH14getTemperatureEv>:


float LPS22HH::getTemperature(void){
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b082      	sub	sp, #8
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
	/* Read output only if new value is available */
	lps22hh_temp_flag_data_ready_get(&ctx, &reg);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f103 0208 	add.w	r2, r3, #8
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	3314      	adds	r3, #20
 80057d6:	4619      	mov	r1, r3
 80057d8:	4610      	mov	r0, r2
 80057da:	f000 fbd4 	bl	8005f86 <lps22hh_temp_flag_data_ready_get>

	if (reg) {
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	7d1b      	ldrb	r3, [r3, #20]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d01a      	beq.n	800581c <_ZN7LPS22HH14getTemperatureEv+0x58>
	  memset(&data_raw_temperature, 0x00, sizeof(int16_t));
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	331c      	adds	r3, #28
 80057ea:	2202      	movs	r2, #2
 80057ec:	2100      	movs	r1, #0
 80057ee:	4618      	mov	r0, r3
 80057f0:	f010 fa9a 	bl	8015d28 <memset>
	  lps22hh_temperature_raw_get(&ctx, &data_raw_temperature);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f103 0208 	add.w	r2, r3, #8
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	331c      	adds	r3, #28
 80057fe:	4619      	mov	r1, r3
 8005800:	4610      	mov	r0, r2
 8005802:	f000 fc02 	bl	800600a <lps22hh_temperature_raw_get>
	  temperature_degC = lps22hh_from_lsb_to_celsius(data_raw_temperature);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800580c:	4618      	mov	r0, r3
 800580e:	f000 fb13 	bl	8005e38 <lps22hh_from_lsb_to_celsius>
 8005812:	eef0 7a40 	vmov.f32	s15, s0
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	edc3 7a01 	vstr	s15, [r3, #4]
	}
	return temperature_degC;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	ee07 3a90 	vmov	s15, r3
}
 8005824:	eeb0 0a67 	vmov.f32	s0, s15
 8005828:	3708      	adds	r7, #8
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}

0800582e <_ZN7LPS22HH5writeEPvhPKht>:



int32_t LPS22HH::write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len) {
 800582e:	b580      	push	{r7, lr}
 8005830:	b088      	sub	sp, #32
 8005832:	af04      	add	r7, sp, #16
 8005834:	60f8      	str	r0, [r7, #12]
 8005836:	607a      	str	r2, [r7, #4]
 8005838:	461a      	mov	r2, r3
 800583a:	460b      	mov	r3, r1
 800583c:	72fb      	strb	r3, [r7, #11]
 800583e:	4613      	mov	r3, r2
 8005840:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write((I2C_HandleTypeDef*) handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 8005842:	7afb      	ldrb	r3, [r7, #11]
 8005844:	b29a      	uxth	r2, r3
 8005846:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800584a:	9302      	str	r3, [sp, #8]
 800584c:	893b      	ldrh	r3, [r7, #8]
 800584e:	9301      	str	r3, [sp, #4]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	9300      	str	r3, [sp, #0]
 8005854:	2301      	movs	r3, #1
 8005856:	21b9      	movs	r1, #185	; 0xb9
 8005858:	68f8      	ldr	r0, [r7, #12]
 800585a:	f007 f927 	bl	800caac <HAL_I2C_Mem_Write>
  return 0;
 800585e:	2300      	movs	r3, #0
}
 8005860:	4618      	mov	r0, r3
 8005862:	3710      	adds	r7, #16
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}

08005868 <_ZN7LPS22HH4readEPvhPht>:

int32_t LPS22HH::read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len) {
 8005868:	b580      	push	{r7, lr}
 800586a:	b088      	sub	sp, #32
 800586c:	af04      	add	r7, sp, #16
 800586e:	60f8      	str	r0, [r7, #12]
 8005870:	607a      	str	r2, [r7, #4]
 8005872:	461a      	mov	r2, r3
 8005874:	460b      	mov	r3, r1
 8005876:	72fb      	strb	r3, [r7, #11]
 8005878:	4613      	mov	r3, r2
 800587a:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read((I2C_HandleTypeDef*) handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 800587c:	7afb      	ldrb	r3, [r7, #11]
 800587e:	b29a      	uxth	r2, r3
 8005880:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005884:	9302      	str	r3, [sp, #8]
 8005886:	893b      	ldrh	r3, [r7, #8]
 8005888:	9301      	str	r3, [sp, #4]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	9300      	str	r3, [sp, #0]
 800588e:	2301      	movs	r3, #1
 8005890:	21b9      	movs	r1, #185	; 0xb9
 8005892:	68f8      	ldr	r0, [r7, #12]
 8005894:	f007 fa04 	bl	800cca0 <HAL_I2C_Mem_Read>
  return 0;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3710      	adds	r7, #16
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}
	...

080058a4 <GPS_Poll>:
#define LED3_GPIO_Port	((GPIO_TypeDef *) ((0x40000000UL + 0x00020000UL) + 0x0800UL))//OUT_LED3_GPIO_Port
#define LED3_Pin	(uint16_t)0x0008//OUT_LED3_Pin


void GPS_Poll(float *latitude, float *longitude, float *time)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b08c      	sub	sp, #48	; 0x30
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	607a      	str	r2, [r7, #4]
	uint16_t max_loop_count = 100;
 80058b0:	2364      	movs	r3, #100	; 0x64
 80058b2:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t loop_count = 0;
 80058b4:	2300      	movs	r3, #0
 80058b6:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int done = 0;
 80058b8:	2300      	movs	r3, #0
 80058ba:	62bb      	str	r3, [r7, #40]	; 0x28
	while(loop_count < max_loop_count && !done){
 80058bc:	e073      	b.n	80059a6 <GPS_Poll+0x102>
		HAL_UART_Receive(GPS.uart, (uint8_t*)&rx_current, 1, 100);
 80058be:	4b3f      	ldr	r3, [pc, #252]	; (80059bc <GPS_Poll+0x118>)
 80058c0:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80058c2:	2364      	movs	r3, #100	; 0x64
 80058c4:	2201      	movs	r2, #1
 80058c6:	493e      	ldr	r1, [pc, #248]	; (80059c0 <GPS_Poll+0x11c>)
 80058c8:	f00b fc4d 	bl	8011166 <HAL_UART_Receive>
		//HAL_UART_Transmit(&huart1, (uint8_t*)&rx_current, 1, 100);
		if (rx_current != '\n' && rx_index < sizeof(rx_buffer)) {
 80058cc:	4b3c      	ldr	r3, [pc, #240]	; (80059c0 <GPS_Poll+0x11c>)
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	2b0a      	cmp	r3, #10
 80058d2:	d00f      	beq.n	80058f4 <GPS_Poll+0x50>
 80058d4:	4b3b      	ldr	r3, [pc, #236]	; (80059c4 <GPS_Poll+0x120>)
 80058d6:	781b      	ldrb	r3, [r3, #0]
 80058d8:	2b63      	cmp	r3, #99	; 0x63
 80058da:	d80b      	bhi.n	80058f4 <GPS_Poll+0x50>
			rx_buffer[rx_index++] = rx_current;
 80058dc:	4b39      	ldr	r3, [pc, #228]	; (80059c4 <GPS_Poll+0x120>)
 80058de:	781b      	ldrb	r3, [r3, #0]
 80058e0:	1c5a      	adds	r2, r3, #1
 80058e2:	b2d1      	uxtb	r1, r2
 80058e4:	4a37      	ldr	r2, [pc, #220]	; (80059c4 <GPS_Poll+0x120>)
 80058e6:	7011      	strb	r1, [r2, #0]
 80058e8:	461a      	mov	r2, r3
 80058ea:	4b35      	ldr	r3, [pc, #212]	; (80059c0 <GPS_Poll+0x11c>)
 80058ec:	7819      	ldrb	r1, [r3, #0]
 80058ee:	4b36      	ldr	r3, [pc, #216]	; (80059c8 <GPS_Poll+0x124>)
 80058f0:	5499      	strb	r1, [r3, r2]
 80058f2:	e021      	b.n	8005938 <GPS_Poll+0x94>
		} else {
			if(GPS_validate((char*) rx_buffer)){
 80058f4:	4834      	ldr	r0, [pc, #208]	; (80059c8 <GPS_Poll+0x124>)
 80058f6:	f000 f869 	bl	80059cc <GPS_validate>
 80058fa:	4603      	mov	r3, r0
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d013      	beq.n	8005928 <GPS_Poll+0x84>
				if(GPS_parse((char*) rx_buffer)){
 8005900:	4831      	ldr	r0, [pc, #196]	; (80059c8 <GPS_Poll+0x124>)
 8005902:	f000 f8c5 	bl	8005a90 <GPS_parse>
 8005906:	4603      	mov	r3, r0
 8005908:	2b00      	cmp	r3, #0
 800590a:	d00d      	beq.n	8005928 <GPS_Poll+0x84>
					*latitude = GPS.dec_latitude;
 800590c:	4b2b      	ldr	r3, [pc, #172]	; (80059bc <GPS_Poll+0x118>)
 800590e:	685a      	ldr	r2, [r3, #4]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	601a      	str	r2, [r3, #0]
					*longitude = GPS.dec_longitude;
 8005914:	4b29      	ldr	r3, [pc, #164]	; (80059bc <GPS_Poll+0x118>)
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	601a      	str	r2, [r3, #0]
					*time = GPS.utc_time;
 800591c:	4b27      	ldr	r3, [pc, #156]	; (80059bc <GPS_Poll+0x118>)
 800591e:	695a      	ldr	r2, [r3, #20]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	601a      	str	r2, [r3, #0]
					done = 1;
 8005924:	2301      	movs	r3, #1
 8005926:	62bb      	str	r3, [r7, #40]	; 0x28
				}
			}
			rx_index = 0;
 8005928:	4b26      	ldr	r3, [pc, #152]	; (80059c4 <GPS_Poll+0x120>)
 800592a:	2200      	movs	r2, #0
 800592c:	701a      	strb	r2, [r3, #0]
			memset(rx_buffer, 0, sizeof(rx_buffer));
 800592e:	2264      	movs	r2, #100	; 0x64
 8005930:	2100      	movs	r1, #0
 8005932:	4825      	ldr	r0, [pc, #148]	; (80059c8 <GPS_Poll+0x124>)
 8005934:	f010 f9f8 	bl	8015d28 <memset>
		}

		// f437 usart doesnt have these flags in hardware, use software to clear the flags
		// (check docstring for __HAL_UART_CLEAR_FLAG function)
		__HAL_UART_CLEAR_OREFLAG(GPS.uart);
 8005938:	2300      	movs	r3, #0
 800593a:	623b      	str	r3, [r7, #32]
 800593c:	4b1f      	ldr	r3, [pc, #124]	; (80059bc <GPS_Poll+0x118>)
 800593e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	623b      	str	r3, [r7, #32]
 8005946:	4b1d      	ldr	r3, [pc, #116]	; (80059bc <GPS_Poll+0x118>)
 8005948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	623b      	str	r3, [r7, #32]
 8005950:	6a3b      	ldr	r3, [r7, #32]
		__HAL_UART_CLEAR_NEFLAG(GPS.uart);
 8005952:	2300      	movs	r3, #0
 8005954:	61fb      	str	r3, [r7, #28]
 8005956:	4b19      	ldr	r3, [pc, #100]	; (80059bc <GPS_Poll+0x118>)
 8005958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	61fb      	str	r3, [r7, #28]
 8005960:	4b16      	ldr	r3, [pc, #88]	; (80059bc <GPS_Poll+0x118>)
 8005962:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	61fb      	str	r3, [r7, #28]
 800596a:	69fb      	ldr	r3, [r7, #28]
		__HAL_UART_CLEAR_PEFLAG(GPS.uart);
 800596c:	2300      	movs	r3, #0
 800596e:	61bb      	str	r3, [r7, #24]
 8005970:	4b12      	ldr	r3, [pc, #72]	; (80059bc <GPS_Poll+0x118>)
 8005972:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	61bb      	str	r3, [r7, #24]
 800597a:	4b10      	ldr	r3, [pc, #64]	; (80059bc <GPS_Poll+0x118>)
 800597c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	61bb      	str	r3, [r7, #24]
 8005984:	69bb      	ldr	r3, [r7, #24]
		__HAL_UART_CLEAR_FEFLAG(GPS.uart);
 8005986:	2300      	movs	r3, #0
 8005988:	617b      	str	r3, [r7, #20]
 800598a:	4b0c      	ldr	r3, [pc, #48]	; (80059bc <GPS_Poll+0x118>)
 800598c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	617b      	str	r3, [r7, #20]
 8005994:	4b09      	ldr	r3, [pc, #36]	; (80059bc <GPS_Poll+0x118>)
 8005996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	617b      	str	r3, [r7, #20]
 800599e:	697b      	ldr	r3, [r7, #20]

		loop_count++;
 80059a0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80059a2:	3301      	adds	r3, #1
 80059a4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	while(loop_count < max_loop_count && !done){
 80059a6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80059a8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80059aa:	429a      	cmp	r2, r3
 80059ac:	d202      	bcs.n	80059b4 <GPS_Poll+0x110>
 80059ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d084      	beq.n	80058be <GPS_Poll+0x1a>
	}
}
 80059b4:	bf00      	nop
 80059b6:	3730      	adds	r7, #48	; 0x30
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}
 80059bc:	2000606c 	.word	0x2000606c
 80059c0:	2000045c 	.word	0x2000045c
 80059c4:	2000045d 	.word	0x2000045d
 80059c8:	200060d0 	.word	0x200060d0

080059cc <GPS_validate>:

int GPS_validate(char *nmeastr){
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b086      	sub	sp, #24
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 80059d4:	2300      	movs	r3, #0
 80059d6:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 80059d8:	2300      	movs	r3, #0
 80059da:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	4413      	add	r3, r2
 80059e2:	781b      	ldrb	r3, [r3, #0]
 80059e4:	2b24      	cmp	r3, #36	; 0x24
 80059e6:	d103      	bne.n	80059f0 <GPS_validate+0x24>
        i++;
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	3301      	adds	r3, #1
 80059ec:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80059ee:	e00c      	b.n	8005a0a <GPS_validate+0x3e>
        return 0;
 80059f0:	2300      	movs	r3, #0
 80059f2:	e047      	b.n	8005a84 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	4413      	add	r3, r2
 80059fa:	781b      	ldrb	r3, [r3, #0]
 80059fc:	461a      	mov	r2, r3
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	4053      	eors	r3, r2
 8005a02:	613b      	str	r3, [r7, #16]
        i++;
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	3301      	adds	r3, #1
 8005a08:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	687a      	ldr	r2, [r7, #4]
 8005a0e:	4413      	add	r3, r2
 8005a10:	781b      	ldrb	r3, [r3, #0]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d008      	beq.n	8005a28 <GPS_validate+0x5c>
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	687a      	ldr	r2, [r7, #4]
 8005a1a:	4413      	add	r3, r2
 8005a1c:	781b      	ldrb	r3, [r3, #0]
 8005a1e:	2b2a      	cmp	r3, #42	; 0x2a
 8005a20:	d002      	beq.n	8005a28 <GPS_validate+0x5c>
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	2b4a      	cmp	r3, #74	; 0x4a
 8005a26:	dde5      	ble.n	80059f4 <GPS_validate+0x28>
    }

    if(i >= 75){
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	2b4a      	cmp	r3, #74	; 0x4a
 8005a2c:	dd01      	ble.n	8005a32 <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 8005a2e:	2300      	movs	r3, #0
 8005a30:	e028      	b.n	8005a84 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	4413      	add	r3, r2
 8005a38:	781b      	ldrb	r3, [r3, #0]
 8005a3a:	2b2a      	cmp	r3, #42	; 0x2a
 8005a3c:	d119      	bne.n	8005a72 <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	3301      	adds	r3, #1
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	4413      	add	r3, r2
 8005a46:	781b      	ldrb	r3, [r3, #0]
 8005a48:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	3302      	adds	r3, #2
 8005a4e:	687a      	ldr	r2, [r7, #4]
 8005a50:	4413      	add	r3, r2
 8005a52:	781b      	ldrb	r3, [r3, #0]
 8005a54:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 8005a56:	2300      	movs	r3, #0
 8005a58:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 8005a5a:	f107 0308 	add.w	r3, r7, #8
 8005a5e:	693a      	ldr	r2, [r7, #16]
 8005a60:	490a      	ldr	r1, [pc, #40]	; (8005a8c <GPS_validate+0xc0>)
 8005a62:	4618      	mov	r0, r3
 8005a64:	f011 fc5c 	bl	8017320 <siprintf>
    return((checkcalcstr[0] == check[0])
 8005a68:	7a3a      	ldrb	r2, [r7, #8]
 8005a6a:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d108      	bne.n	8005a82 <GPS_validate+0xb6>
 8005a70:	e001      	b.n	8005a76 <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 8005a72:	2300      	movs	r3, #0
 8005a74:	e006      	b.n	8005a84 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8005a76:	7a7a      	ldrb	r2, [r7, #9]
 8005a78:	7b7b      	ldrb	r3, [r7, #13]
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	d101      	bne.n	8005a82 <GPS_validate+0xb6>
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e000      	b.n	8005a84 <GPS_validate+0xb8>
 8005a82:	2300      	movs	r3, #0
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3718      	adds	r7, #24
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}
 8005a8c:	0801c8fc 	.word	0x0801c8fc

08005a90 <GPS_parse>:

int GPS_parse(char *GPSstrParse){
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b08a      	sub	sp, #40	; 0x28
 8005a94:	af08      	add	r7, sp, #32
 8005a96:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GNGGA", 6)){
 8005a98:	2206      	movs	r2, #6
 8005a9a:	496d      	ldr	r1, [pc, #436]	; (8005c50 <GPS_parse+0x1c0>)
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f011 fce5 	bl	801746c <strncmp>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d139      	bne.n	8005b1c <GPS_parse+0x8c>
    	if (sscanf(GPSstrParse, "$GNGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 8005aa8:	4b6a      	ldr	r3, [pc, #424]	; (8005c54 <GPS_parse+0x1c4>)
 8005aaa:	9307      	str	r3, [sp, #28]
 8005aac:	4b6a      	ldr	r3, [pc, #424]	; (8005c58 <GPS_parse+0x1c8>)
 8005aae:	9306      	str	r3, [sp, #24]
 8005ab0:	4b6a      	ldr	r3, [pc, #424]	; (8005c5c <GPS_parse+0x1cc>)
 8005ab2:	9305      	str	r3, [sp, #20]
 8005ab4:	4b6a      	ldr	r3, [pc, #424]	; (8005c60 <GPS_parse+0x1d0>)
 8005ab6:	9304      	str	r3, [sp, #16]
 8005ab8:	4b6a      	ldr	r3, [pc, #424]	; (8005c64 <GPS_parse+0x1d4>)
 8005aba:	9303      	str	r3, [sp, #12]
 8005abc:	4b6a      	ldr	r3, [pc, #424]	; (8005c68 <GPS_parse+0x1d8>)
 8005abe:	9302      	str	r3, [sp, #8]
 8005ac0:	4b6a      	ldr	r3, [pc, #424]	; (8005c6c <GPS_parse+0x1dc>)
 8005ac2:	9301      	str	r3, [sp, #4]
 8005ac4:	4b6a      	ldr	r3, [pc, #424]	; (8005c70 <GPS_parse+0x1e0>)
 8005ac6:	9300      	str	r3, [sp, #0]
 8005ac8:	4b6a      	ldr	r3, [pc, #424]	; (8005c74 <GPS_parse+0x1e4>)
 8005aca:	4a6b      	ldr	r2, [pc, #428]	; (8005c78 <GPS_parse+0x1e8>)
 8005acc:	496b      	ldr	r1, [pc, #428]	; (8005c7c <GPS_parse+0x1ec>)
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f011 fc46 	bl	8017360 <siscanf>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	f340 80b5 	ble.w	8005c46 <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8005adc:	4b68      	ldr	r3, [pc, #416]	; (8005c80 <GPS_parse+0x1f0>)
 8005ade:	edd3 7a04 	vldr	s15, [r3, #16]
 8005ae2:	4b67      	ldr	r3, [pc, #412]	; (8005c80 <GPS_parse+0x1f0>)
 8005ae4:	7e1b      	ldrb	r3, [r3, #24]
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	eeb0 0a67 	vmov.f32	s0, s15
 8005aec:	f000 f8ec 	bl	8005cc8 <GPS_nmea_to_dec>
 8005af0:	eef0 7a40 	vmov.f32	s15, s0
 8005af4:	4b62      	ldr	r3, [pc, #392]	; (8005c80 <GPS_parse+0x1f0>)
 8005af6:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8005afa:	4b61      	ldr	r3, [pc, #388]	; (8005c80 <GPS_parse+0x1f0>)
 8005afc:	edd3 7a03 	vldr	s15, [r3, #12]
 8005b00:	4b5f      	ldr	r3, [pc, #380]	; (8005c80 <GPS_parse+0x1f0>)
 8005b02:	7e5b      	ldrb	r3, [r3, #25]
 8005b04:	4618      	mov	r0, r3
 8005b06:	eeb0 0a67 	vmov.f32	s0, s15
 8005b0a:	f000 f8dd 	bl	8005cc8 <GPS_nmea_to_dec>
 8005b0e:	eef0 7a40 	vmov.f32	s15, s0
 8005b12:	4b5b      	ldr	r3, [pc, #364]	; (8005c80 <GPS_parse+0x1f0>)
 8005b14:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e095      	b.n	8005c48 <GPS_parse+0x1b8>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GNRMC", 6)){
 8005b1c:	2206      	movs	r2, #6
 8005b1e:	4959      	ldr	r1, [pc, #356]	; (8005c84 <GPS_parse+0x1f4>)
 8005b20:	6878      	ldr	r0, [r7, #4]
 8005b22:	f011 fca3 	bl	801746c <strncmp>
 8005b26:	4603      	mov	r3, r0
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d134      	bne.n	8005b96 <GPS_parse+0x106>
    	if(sscanf(GPSstrParse, "$GNRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1){
 8005b2c:	4b56      	ldr	r3, [pc, #344]	; (8005c88 <GPS_parse+0x1f8>)
 8005b2e:	9305      	str	r3, [sp, #20]
 8005b30:	4b56      	ldr	r3, [pc, #344]	; (8005c8c <GPS_parse+0x1fc>)
 8005b32:	9304      	str	r3, [sp, #16]
 8005b34:	4b56      	ldr	r3, [pc, #344]	; (8005c90 <GPS_parse+0x200>)
 8005b36:	9303      	str	r3, [sp, #12]
 8005b38:	4b4b      	ldr	r3, [pc, #300]	; (8005c68 <GPS_parse+0x1d8>)
 8005b3a:	9302      	str	r3, [sp, #8]
 8005b3c:	4b4b      	ldr	r3, [pc, #300]	; (8005c6c <GPS_parse+0x1dc>)
 8005b3e:	9301      	str	r3, [sp, #4]
 8005b40:	4b4b      	ldr	r3, [pc, #300]	; (8005c70 <GPS_parse+0x1e0>)
 8005b42:	9300      	str	r3, [sp, #0]
 8005b44:	4b4b      	ldr	r3, [pc, #300]	; (8005c74 <GPS_parse+0x1e4>)
 8005b46:	4a4c      	ldr	r2, [pc, #304]	; (8005c78 <GPS_parse+0x1e8>)
 8005b48:	4952      	ldr	r1, [pc, #328]	; (8005c94 <GPS_parse+0x204>)
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f011 fc08 	bl	8017360 <siscanf>
 8005b50:	4603      	mov	r3, r0
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	dd77      	ble.n	8005c46 <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8005b56:	4b4a      	ldr	r3, [pc, #296]	; (8005c80 <GPS_parse+0x1f0>)
 8005b58:	edd3 7a04 	vldr	s15, [r3, #16]
 8005b5c:	4b48      	ldr	r3, [pc, #288]	; (8005c80 <GPS_parse+0x1f0>)
 8005b5e:	7e1b      	ldrb	r3, [r3, #24]
 8005b60:	4618      	mov	r0, r3
 8005b62:	eeb0 0a67 	vmov.f32	s0, s15
 8005b66:	f000 f8af 	bl	8005cc8 <GPS_nmea_to_dec>
 8005b6a:	eef0 7a40 	vmov.f32	s15, s0
 8005b6e:	4b44      	ldr	r3, [pc, #272]	; (8005c80 <GPS_parse+0x1f0>)
 8005b70:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8005b74:	4b42      	ldr	r3, [pc, #264]	; (8005c80 <GPS_parse+0x1f0>)
 8005b76:	edd3 7a03 	vldr	s15, [r3, #12]
 8005b7a:	4b41      	ldr	r3, [pc, #260]	; (8005c80 <GPS_parse+0x1f0>)
 8005b7c:	7e5b      	ldrb	r3, [r3, #25]
 8005b7e:	4618      	mov	r0, r3
 8005b80:	eeb0 0a67 	vmov.f32	s0, s15
 8005b84:	f000 f8a0 	bl	8005cc8 <GPS_nmea_to_dec>
 8005b88:	eef0 7a40 	vmov.f32	s15, s0
 8005b8c:	4b3c      	ldr	r3, [pc, #240]	; (8005c80 <GPS_parse+0x1f0>)
 8005b8e:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e058      	b.n	8005c48 <GPS_parse+0x1b8>
    	}


    }
    else if (!strncmp(GPSstrParse, "$GNGLL", 6)){
 8005b96:	2206      	movs	r2, #6
 8005b98:	493f      	ldr	r1, [pc, #252]	; (8005c98 <GPS_parse+0x208>)
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f011 fc66 	bl	801746c <strncmp>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d130      	bne.n	8005c08 <GPS_parse+0x178>
        if(sscanf(GPSstrParse, "$GNGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1){
 8005ba6:	4b3d      	ldr	r3, [pc, #244]	; (8005c9c <GPS_parse+0x20c>)
 8005ba8:	9303      	str	r3, [sp, #12]
 8005baa:	4b33      	ldr	r3, [pc, #204]	; (8005c78 <GPS_parse+0x1e8>)
 8005bac:	9302      	str	r3, [sp, #8]
 8005bae:	4b2e      	ldr	r3, [pc, #184]	; (8005c68 <GPS_parse+0x1d8>)
 8005bb0:	9301      	str	r3, [sp, #4]
 8005bb2:	4b2e      	ldr	r3, [pc, #184]	; (8005c6c <GPS_parse+0x1dc>)
 8005bb4:	9300      	str	r3, [sp, #0]
 8005bb6:	4b2e      	ldr	r3, [pc, #184]	; (8005c70 <GPS_parse+0x1e0>)
 8005bb8:	4a2e      	ldr	r2, [pc, #184]	; (8005c74 <GPS_parse+0x1e4>)
 8005bba:	4939      	ldr	r1, [pc, #228]	; (8005ca0 <GPS_parse+0x210>)
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	f011 fbcf 	bl	8017360 <siscanf>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	dd3e      	ble.n	8005c46 <GPS_parse+0x1b6>
        	GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8005bc8:	4b2d      	ldr	r3, [pc, #180]	; (8005c80 <GPS_parse+0x1f0>)
 8005bca:	edd3 7a04 	vldr	s15, [r3, #16]
 8005bce:	4b2c      	ldr	r3, [pc, #176]	; (8005c80 <GPS_parse+0x1f0>)
 8005bd0:	7e1b      	ldrb	r3, [r3, #24]
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	eeb0 0a67 	vmov.f32	s0, s15
 8005bd8:	f000 f876 	bl	8005cc8 <GPS_nmea_to_dec>
 8005bdc:	eef0 7a40 	vmov.f32	s15, s0
 8005be0:	4b27      	ldr	r3, [pc, #156]	; (8005c80 <GPS_parse+0x1f0>)
 8005be2:	edc3 7a01 	vstr	s15, [r3, #4]
        	GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8005be6:	4b26      	ldr	r3, [pc, #152]	; (8005c80 <GPS_parse+0x1f0>)
 8005be8:	edd3 7a03 	vldr	s15, [r3, #12]
 8005bec:	4b24      	ldr	r3, [pc, #144]	; (8005c80 <GPS_parse+0x1f0>)
 8005bee:	7e5b      	ldrb	r3, [r3, #25]
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	eeb0 0a67 	vmov.f32	s0, s15
 8005bf6:	f000 f867 	bl	8005cc8 <GPS_nmea_to_dec>
 8005bfa:	eef0 7a40 	vmov.f32	s15, s0
 8005bfe:	4b20      	ldr	r3, [pc, #128]	; (8005c80 <GPS_parse+0x1f0>)
 8005c00:	edc3 7a00 	vstr	s15, [r3]
        	return 1;
 8005c04:	2301      	movs	r3, #1
 8005c06:	e01f      	b.n	8005c48 <GPS_parse+0x1b8>
        }

    }
    else if (!strncmp(GPSstrParse, "$GNVTG", 6)){
 8005c08:	2206      	movs	r2, #6
 8005c0a:	4926      	ldr	r1, [pc, #152]	; (8005ca4 <GPS_parse+0x214>)
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f011 fc2d 	bl	801746c <strncmp>
 8005c12:	4603      	mov	r3, r0
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d116      	bne.n	8005c46 <GPS_parse+0x1b6>
        if(sscanf(GPSstrParse, "$GNVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 8005c18:	4b23      	ldr	r3, [pc, #140]	; (8005ca8 <GPS_parse+0x218>)
 8005c1a:	9305      	str	r3, [sp, #20]
 8005c1c:	4b23      	ldr	r3, [pc, #140]	; (8005cac <GPS_parse+0x21c>)
 8005c1e:	9304      	str	r3, [sp, #16]
 8005c20:	4b23      	ldr	r3, [pc, #140]	; (8005cb0 <GPS_parse+0x220>)
 8005c22:	9303      	str	r3, [sp, #12]
 8005c24:	4b1a      	ldr	r3, [pc, #104]	; (8005c90 <GPS_parse+0x200>)
 8005c26:	9302      	str	r3, [sp, #8]
 8005c28:	4b22      	ldr	r3, [pc, #136]	; (8005cb4 <GPS_parse+0x224>)
 8005c2a:	9301      	str	r3, [sp, #4]
 8005c2c:	4b22      	ldr	r3, [pc, #136]	; (8005cb8 <GPS_parse+0x228>)
 8005c2e:	9300      	str	r3, [sp, #0]
 8005c30:	4b22      	ldr	r3, [pc, #136]	; (8005cbc <GPS_parse+0x22c>)
 8005c32:	4a23      	ldr	r2, [pc, #140]	; (8005cc0 <GPS_parse+0x230>)
 8005c34:	4923      	ldr	r1, [pc, #140]	; (8005cc4 <GPS_parse+0x234>)
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f011 fb92 	bl	8017360 <siscanf>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	dd01      	ble.n	8005c46 <GPS_parse+0x1b6>
            return 0;
 8005c42:	2300      	movs	r3, #0
 8005c44:	e000      	b.n	8005c48 <GPS_parse+0x1b8>
    }
    return 0;
 8005c46:	2300      	movs	r3, #0
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3708      	adds	r7, #8
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	0801c904 	.word	0x0801c904
 8005c54:	20006098 	.word	0x20006098
 8005c58:	20006094 	.word	0x20006094
 8005c5c:	20006090 	.word	0x20006090
 8005c60:	2000608c 	.word	0x2000608c
 8005c64:	20006088 	.word	0x20006088
 8005c68:	20006085 	.word	0x20006085
 8005c6c:	20006078 	.word	0x20006078
 8005c70:	20006084 	.word	0x20006084
 8005c74:	2000607c 	.word	0x2000607c
 8005c78:	20006080 	.word	0x20006080
 8005c7c:	0801c90c 	.word	0x0801c90c
 8005c80:	2000606c 	.word	0x2000606c
 8005c84:	0801c934 	.word	0x0801c934
 8005c88:	200060a4 	.word	0x200060a4
 8005c8c:	200060a0 	.word	0x200060a0
 8005c90:	2000609c 	.word	0x2000609c
 8005c94:	0801c93c 	.word	0x0801c93c
 8005c98:	0801c95c 	.word	0x0801c95c
 8005c9c:	200060a8 	.word	0x200060a8
 8005ca0:	0801c964 	.word	0x0801c964
 8005ca4:	0801c980 	.word	0x0801c980
 8005ca8:	200060c0 	.word	0x200060c0
 8005cac:	200060bc 	.word	0x200060bc
 8005cb0:	200060b9 	.word	0x200060b9
 8005cb4:	200060b8 	.word	0x200060b8
 8005cb8:	200060b4 	.word	0x200060b4
 8005cbc:	200060b0 	.word	0x200060b0
 8005cc0:	200060ac 	.word	0x200060ac
 8005cc4:	0801c988 	.word	0x0801c988

08005cc8 <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 8005cc8:	b480      	push	{r7}
 8005cca:	b087      	sub	sp, #28
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	ed87 0a01 	vstr	s0, [r7, #4]
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 8005cd6:	ed97 7a01 	vldr	s14, [r7, #4]
 8005cda:	eddf 6a20 	vldr	s13, [pc, #128]	; 8005d5c <GPS_nmea_to_dec+0x94>
 8005cde:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005ce2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005ce6:	ee17 3a90 	vmov	r3, s15
 8005cea:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	2264      	movs	r2, #100	; 0x64
 8005cf0:	fb02 f303 	mul.w	r3, r2, r3
 8005cf4:	ee07 3a90 	vmov	s15, r3
 8005cf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005cfc:	ed97 7a01 	vldr	s14, [r7, #4]
 8005d00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d04:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 8005d08:	ed97 7a03 	vldr	s14, [r7, #12]
 8005d0c:	eddf 6a14 	vldr	s13, [pc, #80]	; 8005d60 <GPS_nmea_to_dec+0x98>
 8005d10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005d14:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	ee07 3a90 	vmov	s15, r3
 8005d1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d22:	ed97 7a02 	vldr	s14, [r7, #8]
 8005d26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d2a:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 8005d2e:	78fb      	ldrb	r3, [r7, #3]
 8005d30:	2b53      	cmp	r3, #83	; 0x53
 8005d32:	d002      	beq.n	8005d3a <GPS_nmea_to_dec+0x72>
 8005d34:	78fb      	ldrb	r3, [r7, #3]
 8005d36:	2b57      	cmp	r3, #87	; 0x57
 8005d38:	d105      	bne.n	8005d46 <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 8005d3a:	edd7 7a05 	vldr	s15, [r7, #20]
 8005d3e:	eef1 7a67 	vneg.f32	s15, s15
 8005d42:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	ee07 3a90 	vmov	s15, r3
}
 8005d4c:	eeb0 0a67 	vmov.f32	s0, s15
 8005d50:	371c      	adds	r7, #28
 8005d52:	46bd      	mov	sp, r7
 8005d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d58:	4770      	bx	lr
 8005d5a:	bf00      	nop
 8005d5c:	42c80000 	.word	0x42c80000
 8005d60:	42700000 	.word	0x42700000

08005d64 <GPS_Init>:
	}
}


void GPS_Init(UART_HandleTypeDef* data_uart, void (*gps_print)(char*),
		void (*gps_tone_freq)(uint32_t duration, uint32_t repeats, uint32_t freq)){
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	607a      	str	r2, [r7, #4]
	GPS.print = gps_print;
 8005d70:	4a0a      	ldr	r2, [pc, #40]	; (8005d9c <GPS_Init+0x38>)
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	65d3      	str	r3, [r2, #92]	; 0x5c
	GPS.print((char*) "\r\nGPS Init...");
 8005d76:	4b09      	ldr	r3, [pc, #36]	; (8005d9c <GPS_Init+0x38>)
 8005d78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d7a:	4809      	ldr	r0, [pc, #36]	; (8005da0 <GPS_Init+0x3c>)
 8005d7c:	4798      	blx	r3
	GPS.uart = data_uart;
 8005d7e:	4a07      	ldr	r2, [pc, #28]	; (8005d9c <GPS_Init+0x38>)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6593      	str	r3, [r2, #88]	; 0x58
	GPS.tone_freq = gps_tone_freq;
 8005d84:	4a05      	ldr	r2, [pc, #20]	; (8005d9c <GPS_Init+0x38>)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6613      	str	r3, [r2, #96]	; 0x60
	GPS.print((char*) "OK\r\n");
 8005d8a:	4b04      	ldr	r3, [pc, #16]	; (8005d9c <GPS_Init+0x38>)
 8005d8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d8e:	4805      	ldr	r0, [pc, #20]	; (8005da4 <GPS_Init+0x40>)
 8005d90:	4798      	blx	r3
}
 8005d92:	bf00      	nop
 8005d94:	3710      	adds	r7, #16
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}
 8005d9a:	bf00      	nop
 8005d9c:	2000606c 	.word	0x2000606c
 8005da0:	0801c9a8 	.word	0x0801c9a8
 8005da4:	0801c9b8 	.word	0x0801c9b8

08005da8 <lps22hh_read_reg>:
  *
  */
int32_t lps22hh_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8005da8:	b590      	push	{r4, r7, lr}
 8005daa:	b087      	sub	sp, #28
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	607a      	str	r2, [r7, #4]
 8005db2:	461a      	mov	r2, r3
 8005db4:	460b      	mov	r3, r1
 8005db6:	72fb      	strb	r3, [r7, #11]
 8005db8:	4613      	mov	r3, r2
 8005dba:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	685c      	ldr	r4, [r3, #4]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6898      	ldr	r0, [r3, #8]
 8005dc4:	893b      	ldrh	r3, [r7, #8]
 8005dc6:	7af9      	ldrb	r1, [r7, #11]
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	47a0      	blx	r4
 8005dcc:	6178      	str	r0, [r7, #20]

  return ret;
 8005dce:	697b      	ldr	r3, [r7, #20]
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	371c      	adds	r7, #28
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd90      	pop	{r4, r7, pc}

08005dd8 <lps22hh_write_reg>:
  *
  */
int32_t lps22hh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8005dd8:	b590      	push	{r4, r7, lr}
 8005dda:	b087      	sub	sp, #28
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	607a      	str	r2, [r7, #4]
 8005de2:	461a      	mov	r2, r3
 8005de4:	460b      	mov	r3, r1
 8005de6:	72fb      	strb	r3, [r7, #11]
 8005de8:	4613      	mov	r3, r2
 8005dea:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681c      	ldr	r4, [r3, #0]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6898      	ldr	r0, [r3, #8]
 8005df4:	893b      	ldrh	r3, [r7, #8]
 8005df6:	7af9      	ldrb	r1, [r7, #11]
 8005df8:	687a      	ldr	r2, [r7, #4]
 8005dfa:	47a0      	blx	r4
 8005dfc:	6178      	str	r0, [r7, #20]

  return ret;
 8005dfe:	697b      	ldr	r3, [r7, #20]
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	371c      	adds	r7, #28
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd90      	pop	{r4, r7, pc}

08005e08 <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	ee07 3a90 	vmov	s15, r3
 8005e16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e1a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8005e34 <lps22hh_from_lsb_to_hpa+0x2c>
 8005e1e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005e22:	eef0 7a66 	vmov.f32	s15, s13
}
 8005e26:	eeb0 0a67 	vmov.f32	s0, s15
 8005e2a:	370c      	adds	r7, #12
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e32:	4770      	bx	lr
 8005e34:	49800000 	.word	0x49800000

08005e38 <lps22hh_from_lsb_to_celsius>:

float_t lps22hh_from_lsb_to_celsius(int16_t lsb)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b083      	sub	sp, #12
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	4603      	mov	r3, r0
 8005e40:	80fb      	strh	r3, [r7, #6]
  return ((float_t) lsb / 100.0f);
 8005e42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005e46:	ee07 3a90 	vmov	s15, r3
 8005e4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005e4e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8005e68 <lps22hh_from_lsb_to_celsius+0x30>
 8005e52:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005e56:	eef0 7a66 	vmov.f32	s15, s13
}
 8005e5a:	eeb0 0a67 	vmov.f32	s0, s15
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr
 8005e68:	42c80000 	.word	0x42c80000

08005e6c <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b084      	sub	sp, #16
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	460b      	mov	r3, r1
 8005e76:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8005e78:	f107 0208 	add.w	r2, r7, #8
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	2110      	movs	r1, #16
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f7ff ff91 	bl	8005da8 <lps22hh_read_reg>
 8005e86:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d10f      	bne.n	8005eae <lps22hh_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8005e8e:	78fb      	ldrb	r3, [r7, #3]
 8005e90:	f003 0301 	and.w	r3, r3, #1
 8005e94:	b2da      	uxtb	r2, r3
 8005e96:	7a3b      	ldrb	r3, [r7, #8]
 8005e98:	f362 0341 	bfi	r3, r2, #1, #1
 8005e9c:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8005e9e:	f107 0208 	add.w	r2, r7, #8
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	2110      	movs	r1, #16
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f7ff ff96 	bl	8005dd8 <lps22hh_write_reg>
 8005eac:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005eae:	68fb      	ldr	r3, [r7, #12]
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3710      	adds	r7, #16
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}

08005eb8 <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b086      	sub	sp, #24
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8005ec4:	f107 0210 	add.w	r2, r7, #16
 8005ec8:	2301      	movs	r3, #1
 8005eca:	2110      	movs	r1, #16
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f7ff ff6b 	bl	8005da8 <lps22hh_read_reg>
 8005ed2:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d107      	bne.n	8005eea <lps22hh_data_rate_set+0x32>
  {
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 8005eda:	f107 020c 	add.w	r2, r7, #12
 8005ede:	2301      	movs	r3, #1
 8005ee0:	2111      	movs	r1, #17
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f7ff ff60 	bl	8005da8 <lps22hh_read_reg>
 8005ee8:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d10f      	bne.n	8005f10 <lps22hh_data_rate_set+0x58>
  {
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 8005ef0:	78fb      	ldrb	r3, [r7, #3]
 8005ef2:	f003 0307 	and.w	r3, r3, #7
 8005ef6:	b2da      	uxtb	r2, r3
 8005ef8:	7c3b      	ldrb	r3, [r7, #16]
 8005efa:	f362 1306 	bfi	r3, r2, #4, #3
 8005efe:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8005f00:	f107 0210 	add.w	r2, r7, #16
 8005f04:	2301      	movs	r3, #1
 8005f06:	2110      	movs	r1, #16
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f7ff ff65 	bl	8005dd8 <lps22hh_write_reg>
 8005f0e:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8005f10:	697b      	ldr	r3, [r7, #20]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d119      	bne.n	8005f4a <lps22hh_data_rate_set+0x92>
  {
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 8005f16:	78fb      	ldrb	r3, [r7, #3]
 8005f18:	091b      	lsrs	r3, r3, #4
 8005f1a:	f003 0301 	and.w	r3, r3, #1
 8005f1e:	b2da      	uxtb	r2, r3
 8005f20:	7b3b      	ldrb	r3, [r7, #12]
 8005f22:	f362 0341 	bfi	r3, r2, #1, #1
 8005f26:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 8005f28:	78fb      	ldrb	r3, [r7, #3]
 8005f2a:	08db      	lsrs	r3, r3, #3
 8005f2c:	f003 0301 	and.w	r3, r3, #1
 8005f30:	b2da      	uxtb	r2, r3
 8005f32:	7b3b      	ldrb	r3, [r7, #12]
 8005f34:	f362 0300 	bfi	r3, r2, #0, #1
 8005f38:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 8005f3a:	f107 020c 	add.w	r2, r7, #12
 8005f3e:	2301      	movs	r3, #1
 8005f40:	2111      	movs	r1, #17
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f7ff ff48 	bl	8005dd8 <lps22hh_write_reg>
 8005f48:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8005f4a:	697b      	ldr	r3, [r7, #20]
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3718      	adds	r7, #24
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}

08005f54 <lps22hh_press_flag_data_ready_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_press_flag_data_ready_get(stmdev_ctx_t *ctx,
                                          uint8_t *val)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b084      	sub	sp, #16
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	6039      	str	r1, [r7, #0]
  lps22hh_status_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_STATUS, (uint8_t *) &reg, 1);
 8005f5e:	f107 0208 	add.w	r2, r7, #8
 8005f62:	2301      	movs	r3, #1
 8005f64:	2127      	movs	r1, #39	; 0x27
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f7ff ff1e 	bl	8005da8 <lps22hh_read_reg>
 8005f6c:	60f8      	str	r0, [r7, #12]
  *val = reg.p_da;
 8005f6e:	7a3b      	ldrb	r3, [r7, #8]
 8005f70:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	461a      	mov	r2, r3
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	701a      	strb	r2, [r3, #0]

  return ret;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3710      	adds	r7, #16
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}

08005f86 <lps22hh_temp_flag_data_ready_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8005f86:	b580      	push	{r7, lr}
 8005f88:	b084      	sub	sp, #16
 8005f8a:	af00      	add	r7, sp, #0
 8005f8c:	6078      	str	r0, [r7, #4]
 8005f8e:	6039      	str	r1, [r7, #0]
  lps22hh_status_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_STATUS, (uint8_t *) &reg, 1);
 8005f90:	f107 0208 	add.w	r2, r7, #8
 8005f94:	2301      	movs	r3, #1
 8005f96:	2127      	movs	r1, #39	; 0x27
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f7ff ff05 	bl	8005da8 <lps22hh_read_reg>
 8005f9e:	60f8      	str	r0, [r7, #12]
  *val = reg.t_da;
 8005fa0:	7a3b      	ldrb	r3, [r7, #8]
 8005fa2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	461a      	mov	r2, r3
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	701a      	strb	r2, [r3, #0]

  return ret;
 8005fae:	68fb      	ldr	r3, [r7, #12]
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3710      	adds	r7, #16
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}

08005fb8 <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b084      	sub	sp, #16
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
 8005fc0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 8005fc2:	f107 0208 	add.w	r2, r7, #8
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	2128      	movs	r1, #40	; 0x28
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f7ff feec 	bl	8005da8 <lps22hh_read_reg>
 8005fd0:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 8005fd2:	7abb      	ldrb	r3, [r7, #10]
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	021b      	lsls	r3, r3, #8
 8005fe0:	7a7a      	ldrb	r2, [r7, #9]
 8005fe2:	441a      	add	r2, r3
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	021b      	lsls	r3, r3, #8
 8005fee:	7a3a      	ldrb	r2, [r7, #8]
 8005ff0:	441a      	add	r2, r3
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	021a      	lsls	r2, r3, #8
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	601a      	str	r2, [r3, #0]

  return ret;
 8006000:	68fb      	ldr	r3, [r7, #12]
}
 8006002:	4618      	mov	r0, r3
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}

0800600a <lps22hh_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *buff)
{
 800600a:	b580      	push	{r7, lr}
 800600c:	b084      	sub	sp, #16
 800600e:	af00      	add	r7, sp, #0
 8006010:	6078      	str	r0, [r7, #4]
 8006012:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[2];
  ret =  lps22hh_read_reg(ctx, LPS22HH_TEMP_OUT_L, reg, 2);
 8006014:	f107 0208 	add.w	r2, r7, #8
 8006018:	2302      	movs	r3, #2
 800601a:	212b      	movs	r1, #43	; 0x2b
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f7ff fec3 	bl	8005da8 <lps22hh_read_reg>
 8006022:	60f8      	str	r0, [r7, #12]
  *buff = reg[1];
 8006024:	7a7b      	ldrb	r3, [r7, #9]
 8006026:	b21a      	sxth	r2, r3
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	801a      	strh	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006032:	b29b      	uxth	r3, r3
 8006034:	021b      	lsls	r3, r3, #8
 8006036:	b29a      	uxth	r2, r3
 8006038:	7a3b      	ldrb	r3, [r7, #8]
 800603a:	b29b      	uxth	r3, r3
 800603c:	4413      	add	r3, r2
 800603e:	b29b      	uxth	r3, r3
 8006040:	b21a      	sxth	r2, r3
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	801a      	strh	r2, [r3, #0]

  return ret;
 8006046:	68fb      	ldr	r3, [r7, #12]
}
 8006048:	4618      	mov	r0, r3
 800604a:	3710      	adds	r7, #16
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}

08006050 <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 800605a:	2301      	movs	r3, #1
 800605c:	683a      	ldr	r2, [r7, #0]
 800605e:	210f      	movs	r1, #15
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f7ff fea1 	bl	8005da8 <lps22hh_read_reg>
 8006066:	60f8      	str	r0, [r7, #12]

  return ret;
 8006068:	68fb      	ldr	r3, [r7, #12]
}
 800606a:	4618      	mov	r0, r3
 800606c:	3710      	adds	r7, #16
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}

08006072 <lps22hh_reset_set>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006072:	b580      	push	{r7, lr}
 8006074:	b084      	sub	sp, #16
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
 800607a:	460b      	mov	r3, r1
 800607c:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 800607e:	f107 0208 	add.w	r2, r7, #8
 8006082:	2301      	movs	r3, #1
 8006084:	2111      	movs	r1, #17
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f7ff fe8e 	bl	8005da8 <lps22hh_read_reg>
 800608c:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d10f      	bne.n	80060b4 <lps22hh_reset_set+0x42>
  {
    reg.swreset = val;
 8006094:	78fb      	ldrb	r3, [r7, #3]
 8006096:	f003 0301 	and.w	r3, r3, #1
 800609a:	b2da      	uxtb	r2, r3
 800609c:	7a3b      	ldrb	r3, [r7, #8]
 800609e:	f362 0382 	bfi	r3, r2, #2, #1
 80060a2:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 80060a4:	f107 0208 	add.w	r2, r7, #8
 80060a8:	2301      	movs	r3, #1
 80060aa:	2111      	movs	r1, #17
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	f7ff fe93 	bl	8005dd8 <lps22hh_write_reg>
 80060b2:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80060b4:	68fb      	ldr	r3, [r7, #12]
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3710      	adds	r7, #16
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}

080060be <lps22hh_reset_get>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80060be:	b580      	push	{r7, lr}
 80060c0:	b084      	sub	sp, #16
 80060c2:	af00      	add	r7, sp, #0
 80060c4:	6078      	str	r0, [r7, #4]
 80060c6:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 80060c8:	f107 0208 	add.w	r2, r7, #8
 80060cc:	2301      	movs	r3, #1
 80060ce:	2111      	movs	r1, #17
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f7ff fe69 	bl	8005da8 <lps22hh_read_reg>
 80060d6:	60f8      	str	r0, [r7, #12]
  *val = reg.swreset;
 80060d8:	7a3b      	ldrb	r3, [r7, #8]
 80060da:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	461a      	mov	r2, r3
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	701a      	strb	r2, [r3, #0]

  return ret;
 80060e6:	68fb      	ldr	r3, [r7, #12]
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3710      	adds	r7, #16
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <lsm6dsr_read_reg>:
  *
  */
int32_t lsm6dsr_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 80060f0:	b590      	push	{r4, r7, lr}
 80060f2:	b087      	sub	sp, #28
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	607a      	str	r2, [r7, #4]
 80060fa:	461a      	mov	r2, r3
 80060fc:	460b      	mov	r3, r1
 80060fe:	72fb      	strb	r3, [r7, #11]
 8006100:	4613      	mov	r3, r2
 8006102:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	685c      	ldr	r4, [r3, #4]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6898      	ldr	r0, [r3, #8]
 800610c:	893b      	ldrh	r3, [r7, #8]
 800610e:	7af9      	ldrb	r1, [r7, #11]
 8006110:	687a      	ldr	r2, [r7, #4]
 8006112:	47a0      	blx	r4
 8006114:	6178      	str	r0, [r7, #20]

  return ret;
 8006116:	697b      	ldr	r3, [r7, #20]
}
 8006118:	4618      	mov	r0, r3
 800611a:	371c      	adds	r7, #28
 800611c:	46bd      	mov	sp, r7
 800611e:	bd90      	pop	{r4, r7, pc}

08006120 <lsm6dsr_write_reg>:
  *
  */
int32_t lsm6dsr_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8006120:	b590      	push	{r4, r7, lr}
 8006122:	b087      	sub	sp, #28
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	607a      	str	r2, [r7, #4]
 800612a:	461a      	mov	r2, r3
 800612c:	460b      	mov	r3, r1
 800612e:	72fb      	strb	r3, [r7, #11]
 8006130:	4613      	mov	r3, r2
 8006132:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681c      	ldr	r4, [r3, #0]
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	6898      	ldr	r0, [r3, #8]
 800613c:	893b      	ldrh	r3, [r7, #8]
 800613e:	7af9      	ldrb	r1, [r7, #11]
 8006140:	687a      	ldr	r2, [r7, #4]
 8006142:	47a0      	blx	r4
 8006144:	6178      	str	r0, [r7, #20]

  return ret;
 8006146:	697b      	ldr	r3, [r7, #20]
}
 8006148:	4618      	mov	r0, r3
 800614a:	371c      	adds	r7, #28
 800614c:	46bd      	mov	sp, r7
 800614e:	bd90      	pop	{r4, r7, pc}

08006150 <lsm6dsr_from_fs2g_to_mg>:
  * @{
  *
  */

float_t lsm6dsr_from_fs2g_to_mg(int16_t lsb)
{
 8006150:	b480      	push	{r7}
 8006152:	b083      	sub	sp, #12
 8006154:	af00      	add	r7, sp, #0
 8006156:	4603      	mov	r3, r0
 8006158:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.061f);
 800615a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800615e:	ee07 3a90 	vmov	s15, r3
 8006162:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006166:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800617c <lsm6dsr_from_fs2g_to_mg+0x2c>
 800616a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800616e:	eeb0 0a67 	vmov.f32	s0, s15
 8006172:	370c      	adds	r7, #12
 8006174:	46bd      	mov	sp, r7
 8006176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617a:	4770      	bx	lr
 800617c:	3d79db23 	.word	0x3d79db23

08006180 <lsm6dsr_from_fs2000dps_to_mdps>:
{
  return ((float_t)lsb * 35.0f);
}

float_t lsm6dsr_from_fs2000dps_to_mdps(int16_t lsb)
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	4603      	mov	r3, r0
 8006188:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 70.0f);
 800618a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800618e:	ee07 3a90 	vmov	s15, r3
 8006192:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006196:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80061ac <lsm6dsr_from_fs2000dps_to_mdps+0x2c>
 800619a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800619e:	eeb0 0a67 	vmov.f32	s0, s15
 80061a2:	370c      	adds	r7, #12
 80061a4:	46bd      	mov	sp, r7
 80061a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061aa:	4770      	bx	lr
 80061ac:	428c0000 	.word	0x428c0000

080061b0 <lsm6dsr_from_lsb_to_celsius>:
{
  return ((float_t)lsb * 140.0f);
}

float_t lsm6dsr_from_lsb_to_celsius(int16_t lsb)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b083      	sub	sp, #12
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	4603      	mov	r3, r0
 80061b8:	80fb      	strh	r3, [r7, #6]
  return (((float_t)lsb / 256.0f) + 25.0f);
 80061ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80061be:	ee07 3a90 	vmov	s15, r3
 80061c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80061c6:	eddf 6a07 	vldr	s13, [pc, #28]	; 80061e4 <lsm6dsr_from_lsb_to_celsius+0x34>
 80061ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80061ce:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80061d2:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 80061d6:	eeb0 0a67 	vmov.f32	s0, s15
 80061da:	370c      	adds	r7, #12
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr
 80061e4:	43800000 	.word	0x43800000

080061e8 <lsm6dsr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_xl_t val)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b084      	sub	sp, #16
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
 80061f0:	460b      	mov	r3, r1
 80061f2:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80061f4:	f107 0208 	add.w	r2, r7, #8
 80061f8:	2301      	movs	r3, #1
 80061fa:	2110      	movs	r1, #16
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	f7ff ff77 	bl	80060f0 <lsm6dsr_read_reg>
 8006202:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d10f      	bne.n	800622a <lsm6dsr_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 800620a:	78fb      	ldrb	r3, [r7, #3]
 800620c:	f003 0303 	and.w	r3, r3, #3
 8006210:	b2da      	uxtb	r2, r3
 8006212:	7a3b      	ldrb	r3, [r7, #8]
 8006214:	f362 0383 	bfi	r3, r2, #2, #2
 8006218:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 800621a:	f107 0208 	add.w	r2, r7, #8
 800621e:	2301      	movs	r3, #1
 8006220:	2110      	movs	r1, #16
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f7ff ff7c 	bl	8006120 <lsm6dsr_write_reg>
 8006228:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 800622a:	68fb      	ldr	r3, [r7, #12]
}
 800622c:	4618      	mov	r0, r3
 800622e:	3710      	adds	r7, #16
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}

08006234 <lsm6dsr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_xl_t val)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b086      	sub	sp, #24
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
 800623c:	460b      	mov	r3, r1
 800623e:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_xl_t odr_xl =  val;
 8006240:	78fb      	ldrb	r3, [r7, #3]
 8006242:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8006244:	f107 030c 	add.w	r3, r7, #12
 8006248:	4619      	mov	r1, r3
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f000 fc54 	bl	8006af8 <lsm6dsr_fsm_enable_get>
 8006250:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	2b00      	cmp	r3, #0
 8006256:	f040 80c4 	bne.w	80063e2 <lsm6dsr_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800625a:	7b3b      	ldrb	r3, [r7, #12]
 800625c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006260:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8006262:	7b3b      	ldrb	r3, [r7, #12]
 8006264:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006268:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800626a:	4313      	orrs	r3, r2
 800626c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800626e:	7b3b      	ldrb	r3, [r7, #12]
 8006270:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006274:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8006276:	4313      	orrs	r3, r2
 8006278:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800627a:	7b3b      	ldrb	r3, [r7, #12]
 800627c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006280:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8006282:	4313      	orrs	r3, r2
 8006284:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8006286:	7b3b      	ldrb	r3, [r7, #12]
 8006288:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800628c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800628e:	4313      	orrs	r3, r2
 8006290:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8006292:	7b3b      	ldrb	r3, [r7, #12]
 8006294:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006298:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800629a:	4313      	orrs	r3, r2
 800629c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800629e:	7b3b      	ldrb	r3, [r7, #12]
 80062a0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80062a4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80062a6:	4313      	orrs	r3, r2
 80062a8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80062aa:	7b3b      	ldrb	r3, [r7, #12]
 80062ac:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80062b0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80062b2:	4313      	orrs	r3, r2
 80062b4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80062b6:	7b7b      	ldrb	r3, [r7, #13]
 80062b8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80062bc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80062be:	4313      	orrs	r3, r2
 80062c0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80062c2:	7b7b      	ldrb	r3, [r7, #13]
 80062c4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80062c8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80062ca:	4313      	orrs	r3, r2
 80062cc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80062ce:	7b7b      	ldrb	r3, [r7, #13]
 80062d0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80062d4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80062d6:	4313      	orrs	r3, r2
 80062d8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80062da:	7b7b      	ldrb	r3, [r7, #13]
 80062dc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80062e0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80062e2:	4313      	orrs	r3, r2
 80062e4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80062e6:	7b7b      	ldrb	r3, [r7, #13]
 80062e8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80062ec:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80062ee:	4313      	orrs	r3, r2
 80062f0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80062f2:	7b7b      	ldrb	r3, [r7, #13]
 80062f4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80062f8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80062fa:	4313      	orrs	r3, r2
 80062fc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80062fe:	7b7b      	ldrb	r3, [r7, #13]
 8006300:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006304:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8006306:	4313      	orrs	r3, r2
 8006308:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 800630a:	7b7b      	ldrb	r3, [r7, #13]
 800630c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006310:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006312:	4313      	orrs	r3, r2
 8006314:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006316:	2b01      	cmp	r3, #1
 8006318:	d163      	bne.n	80063e2 <lsm6dsr_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 800631a:	f107 030b 	add.w	r3, r7, #11
 800631e:	4619      	mov	r1, r3
 8006320:	6878      	ldr	r0, [r7, #4]
 8006322:	f000 fc15 	bl	8006b50 <lsm6dsr_fsm_data_rate_get>
 8006326:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d159      	bne.n	80063e2 <lsm6dsr_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 800632e:	7afb      	ldrb	r3, [r7, #11]
 8006330:	2b03      	cmp	r3, #3
 8006332:	d853      	bhi.n	80063dc <lsm6dsr_xl_data_rate_set+0x1a8>
 8006334:	a201      	add	r2, pc, #4	; (adr r2, 800633c <lsm6dsr_xl_data_rate_set+0x108>)
 8006336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800633a:	bf00      	nop
 800633c:	0800634d 	.word	0x0800634d
 8006340:	0800635f 	.word	0x0800635f
 8006344:	0800637d 	.word	0x0800637d
 8006348:	080063a7 	.word	0x080063a7
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_XL_ODR_OFF)
 800634c:	78fb      	ldrb	r3, [r7, #3]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d102      	bne.n	8006358 <lsm6dsr_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSR_XL_ODR_12Hz5;
 8006352:	2301      	movs	r3, #1
 8006354:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8006356:	e045      	b.n	80063e4 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8006358:	78fb      	ldrb	r3, [r7, #3]
 800635a:	75fb      	strb	r3, [r7, #23]
            break;
 800635c:	e042      	b.n	80063e4 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 800635e:	78fb      	ldrb	r3, [r7, #3]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d102      	bne.n	800636a <lsm6dsr_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8006364:	2302      	movs	r3, #2
 8006366:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8006368:	e03c      	b.n	80063e4 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 800636a:	78fb      	ldrb	r3, [r7, #3]
 800636c:	2b01      	cmp	r3, #1
 800636e:	d102      	bne.n	8006376 <lsm6dsr_xl_data_rate_set+0x142>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8006370:	2302      	movs	r3, #2
 8006372:	75fb      	strb	r3, [r7, #23]
            break;
 8006374:	e036      	b.n	80063e4 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8006376:	78fb      	ldrb	r3, [r7, #3]
 8006378:	75fb      	strb	r3, [r7, #23]
            break;
 800637a:	e033      	b.n	80063e4 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 800637c:	78fb      	ldrb	r3, [r7, #3]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d102      	bne.n	8006388 <lsm6dsr_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8006382:	2303      	movs	r3, #3
 8006384:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8006386:	e02d      	b.n	80063e4 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 8006388:	78fb      	ldrb	r3, [r7, #3]
 800638a:	2b01      	cmp	r3, #1
 800638c:	d102      	bne.n	8006394 <lsm6dsr_xl_data_rate_set+0x160>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 800638e:	2303      	movs	r3, #3
 8006390:	75fb      	strb	r3, [r7, #23]
            break;
 8006392:	e027      	b.n	80063e4 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 8006394:	78fb      	ldrb	r3, [r7, #3]
 8006396:	2b02      	cmp	r3, #2
 8006398:	d102      	bne.n	80063a0 <lsm6dsr_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 800639a:	2303      	movs	r3, #3
 800639c:	75fb      	strb	r3, [r7, #23]
            break;
 800639e:	e021      	b.n	80063e4 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80063a0:	78fb      	ldrb	r3, [r7, #3]
 80063a2:	75fb      	strb	r3, [r7, #23]
            break;
 80063a4:	e01e      	b.n	80063e4 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 80063a6:	78fb      	ldrb	r3, [r7, #3]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d102      	bne.n	80063b2 <lsm6dsr_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80063ac:	2304      	movs	r3, #4
 80063ae:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80063b0:	e018      	b.n	80063e4 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 80063b2:	78fb      	ldrb	r3, [r7, #3]
 80063b4:	2b01      	cmp	r3, #1
 80063b6:	d102      	bne.n	80063be <lsm6dsr_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80063b8:	2304      	movs	r3, #4
 80063ba:	75fb      	strb	r3, [r7, #23]
            break;
 80063bc:	e012      	b.n	80063e4 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 80063be:	78fb      	ldrb	r3, [r7, #3]
 80063c0:	2b02      	cmp	r3, #2
 80063c2:	d102      	bne.n	80063ca <lsm6dsr_xl_data_rate_set+0x196>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80063c4:	2304      	movs	r3, #4
 80063c6:	75fb      	strb	r3, [r7, #23]
            break;
 80063c8:	e00c      	b.n	80063e4 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_52Hz)
 80063ca:	78fb      	ldrb	r3, [r7, #3]
 80063cc:	2b03      	cmp	r3, #3
 80063ce:	d102      	bne.n	80063d6 <lsm6dsr_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80063d0:	2304      	movs	r3, #4
 80063d2:	75fb      	strb	r3, [r7, #23]
            break;
 80063d4:	e006      	b.n	80063e4 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80063d6:	78fb      	ldrb	r3, [r7, #3]
 80063d8:	75fb      	strb	r3, [r7, #23]
            break;
 80063da:	e003      	b.n	80063e4 <lsm6dsr_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 80063dc:	78fb      	ldrb	r3, [r7, #3]
 80063de:	75fb      	strb	r3, [r7, #23]
            break;
 80063e0:	e000      	b.n	80063e4 <lsm6dsr_xl_data_rate_set+0x1b0>
        }
      }
 80063e2:	bf00      	nop
    }
  }

  if (ret == 0)
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d107      	bne.n	80063fa <lsm6dsr_xl_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80063ea:	f107 0208 	add.w	r2, r7, #8
 80063ee:	2301      	movs	r3, #1
 80063f0:	2110      	movs	r1, #16
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f7ff fe7c 	bl	80060f0 <lsm6dsr_read_reg>
 80063f8:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d10f      	bne.n	8006420 <lsm6dsr_xl_data_rate_set+0x1ec>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 8006400:	7dfb      	ldrb	r3, [r7, #23]
 8006402:	f003 030f 	and.w	r3, r3, #15
 8006406:	b2da      	uxtb	r2, r3
 8006408:	7a3b      	ldrb	r3, [r7, #8]
 800640a:	f362 1307 	bfi	r3, r2, #4, #4
 800640e:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8006410:	f107 0208 	add.w	r2, r7, #8
 8006414:	2301      	movs	r3, #1
 8006416:	2110      	movs	r1, #16
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f7ff fe81 	bl	8006120 <lsm6dsr_write_reg>
 800641e:	6138      	str	r0, [r7, #16]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8006420:	693b      	ldr	r3, [r7, #16]
}
 8006422:	4618      	mov	r0, r3
 8006424:	3718      	adds	r7, #24
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop

0800642c <lsm6dsr_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_g_t val)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b084      	sub	sp, #16
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
 8006434:	460b      	mov	r3, r1
 8006436:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8006438:	f107 0208 	add.w	r2, r7, #8
 800643c:	2301      	movs	r3, #1
 800643e:	2111      	movs	r1, #17
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	f7ff fe55 	bl	80060f0 <lsm6dsr_read_reg>
 8006446:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d10f      	bne.n	800646e <lsm6dsr_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t)val;
 800644e:	78fb      	ldrb	r3, [r7, #3]
 8006450:	f003 030f 	and.w	r3, r3, #15
 8006454:	b2da      	uxtb	r2, r3
 8006456:	7a3b      	ldrb	r3, [r7, #8]
 8006458:	f362 0303 	bfi	r3, r2, #0, #4
 800645c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800645e:	f107 0208 	add.w	r2, r7, #8
 8006462:	2301      	movs	r3, #1
 8006464:	2111      	movs	r1, #17
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f7ff fe5a 	bl	8006120 <lsm6dsr_write_reg>
 800646c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800646e:	68fb      	ldr	r3, [r7, #12]
}
 8006470:	4618      	mov	r0, r3
 8006472:	3710      	adds	r7, #16
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}

08006478 <lsm6dsr_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_g_t val)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b086      	sub	sp, #24
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
 8006480:	460b      	mov	r3, r1
 8006482:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_g_t odr_gy =  val;
 8006484:	78fb      	ldrb	r3, [r7, #3]
 8006486:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8006488:	f107 030c 	add.w	r3, r7, #12
 800648c:	4619      	mov	r1, r3
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 fb32 	bl	8006af8 <lsm6dsr_fsm_enable_get>
 8006494:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8006496:	693b      	ldr	r3, [r7, #16]
 8006498:	2b00      	cmp	r3, #0
 800649a:	f040 80c4 	bne.w	8006626 <lsm6dsr_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800649e:	7b3b      	ldrb	r3, [r7, #12]
 80064a0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80064a4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80064a6:	7b3b      	ldrb	r3, [r7, #12]
 80064a8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80064ac:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80064ae:	4313      	orrs	r3, r2
 80064b0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80064b2:	7b3b      	ldrb	r3, [r7, #12]
 80064b4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80064b8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80064ba:	4313      	orrs	r3, r2
 80064bc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80064be:	7b3b      	ldrb	r3, [r7, #12]
 80064c0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80064c4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80064c6:	4313      	orrs	r3, r2
 80064c8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80064ca:	7b3b      	ldrb	r3, [r7, #12]
 80064cc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80064d0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80064d2:	4313      	orrs	r3, r2
 80064d4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80064d6:	7b3b      	ldrb	r3, [r7, #12]
 80064d8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80064dc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80064de:	4313      	orrs	r3, r2
 80064e0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80064e2:	7b3b      	ldrb	r3, [r7, #12]
 80064e4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80064e8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80064ea:	4313      	orrs	r3, r2
 80064ec:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80064ee:	7b3b      	ldrb	r3, [r7, #12]
 80064f0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80064f4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80064f6:	4313      	orrs	r3, r2
 80064f8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80064fa:	7b7b      	ldrb	r3, [r7, #13]
 80064fc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006500:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8006502:	4313      	orrs	r3, r2
 8006504:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8006506:	7b7b      	ldrb	r3, [r7, #13]
 8006508:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800650c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800650e:	4313      	orrs	r3, r2
 8006510:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8006512:	7b7b      	ldrb	r3, [r7, #13]
 8006514:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006518:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800651a:	4313      	orrs	r3, r2
 800651c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800651e:	7b7b      	ldrb	r3, [r7, #13]
 8006520:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006524:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8006526:	4313      	orrs	r3, r2
 8006528:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800652a:	7b7b      	ldrb	r3, [r7, #13]
 800652c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006530:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8006532:	4313      	orrs	r3, r2
 8006534:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8006536:	7b7b      	ldrb	r3, [r7, #13]
 8006538:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800653c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800653e:	4313      	orrs	r3, r2
 8006540:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006542:	7b7b      	ldrb	r3, [r7, #13]
 8006544:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006548:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800654a:	4313      	orrs	r3, r2
 800654c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 800654e:	7b7b      	ldrb	r3, [r7, #13]
 8006550:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006554:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006556:	4313      	orrs	r3, r2
 8006558:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800655a:	2b01      	cmp	r3, #1
 800655c:	d163      	bne.n	8006626 <lsm6dsr_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 800655e:	f107 030b 	add.w	r3, r7, #11
 8006562:	4619      	mov	r1, r3
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f000 faf3 	bl	8006b50 <lsm6dsr_fsm_data_rate_get>
 800656a:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d159      	bne.n	8006626 <lsm6dsr_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8006572:	7afb      	ldrb	r3, [r7, #11]
 8006574:	2b03      	cmp	r3, #3
 8006576:	d853      	bhi.n	8006620 <lsm6dsr_gy_data_rate_set+0x1a8>
 8006578:	a201      	add	r2, pc, #4	; (adr r2, 8006580 <lsm6dsr_gy_data_rate_set+0x108>)
 800657a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800657e:	bf00      	nop
 8006580:	08006591 	.word	0x08006591
 8006584:	080065a3 	.word	0x080065a3
 8006588:	080065c1 	.word	0x080065c1
 800658c:	080065eb 	.word	0x080065eb
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_GY_ODR_OFF)
 8006590:	78fb      	ldrb	r3, [r7, #3]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d102      	bne.n	800659c <lsm6dsr_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSR_GY_ODR_12Hz5;
 8006596:	2301      	movs	r3, #1
 8006598:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800659a:	e045      	b.n	8006628 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 800659c:	78fb      	ldrb	r3, [r7, #3]
 800659e:	75fb      	strb	r3, [r7, #23]
            break;
 80065a0:	e042      	b.n	8006628 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 80065a2:	78fb      	ldrb	r3, [r7, #3]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d102      	bne.n	80065ae <lsm6dsr_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 80065a8:	2302      	movs	r3, #2
 80065aa:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80065ac:	e03c      	b.n	8006628 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 80065ae:	78fb      	ldrb	r3, [r7, #3]
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	d102      	bne.n	80065ba <lsm6dsr_gy_data_rate_set+0x142>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 80065b4:	2302      	movs	r3, #2
 80065b6:	75fb      	strb	r3, [r7, #23]
            break;
 80065b8:	e036      	b.n	8006628 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80065ba:	78fb      	ldrb	r3, [r7, #3]
 80065bc:	75fb      	strb	r3, [r7, #23]
            break;
 80065be:	e033      	b.n	8006628 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 80065c0:	78fb      	ldrb	r3, [r7, #3]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d102      	bne.n	80065cc <lsm6dsr_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 80065c6:	2303      	movs	r3, #3
 80065c8:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80065ca:	e02d      	b.n	8006628 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 80065cc:	78fb      	ldrb	r3, [r7, #3]
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d102      	bne.n	80065d8 <lsm6dsr_gy_data_rate_set+0x160>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 80065d2:	2303      	movs	r3, #3
 80065d4:	75fb      	strb	r3, [r7, #23]
            break;
 80065d6:	e027      	b.n	8006628 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 80065d8:	78fb      	ldrb	r3, [r7, #3]
 80065da:	2b02      	cmp	r3, #2
 80065dc:	d102      	bne.n	80065e4 <lsm6dsr_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 80065de:	2303      	movs	r3, #3
 80065e0:	75fb      	strb	r3, [r7, #23]
            break;
 80065e2:	e021      	b.n	8006628 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80065e4:	78fb      	ldrb	r3, [r7, #3]
 80065e6:	75fb      	strb	r3, [r7, #23]
            break;
 80065e8:	e01e      	b.n	8006628 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 80065ea:	78fb      	ldrb	r3, [r7, #3]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d102      	bne.n	80065f6 <lsm6dsr_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 80065f0:	2304      	movs	r3, #4
 80065f2:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80065f4:	e018      	b.n	8006628 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 80065f6:	78fb      	ldrb	r3, [r7, #3]
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d102      	bne.n	8006602 <lsm6dsr_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 80065fc:	2304      	movs	r3, #4
 80065fe:	75fb      	strb	r3, [r7, #23]
            break;
 8006600:	e012      	b.n	8006628 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 8006602:	78fb      	ldrb	r3, [r7, #3]
 8006604:	2b02      	cmp	r3, #2
 8006606:	d102      	bne.n	800660e <lsm6dsr_gy_data_rate_set+0x196>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8006608:	2304      	movs	r3, #4
 800660a:	75fb      	strb	r3, [r7, #23]
            break;
 800660c:	e00c      	b.n	8006628 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_52Hz)
 800660e:	78fb      	ldrb	r3, [r7, #3]
 8006610:	2b03      	cmp	r3, #3
 8006612:	d102      	bne.n	800661a <lsm6dsr_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8006614:	2304      	movs	r3, #4
 8006616:	75fb      	strb	r3, [r7, #23]
            break;
 8006618:	e006      	b.n	8006628 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 800661a:	78fb      	ldrb	r3, [r7, #3]
 800661c:	75fb      	strb	r3, [r7, #23]
            break;
 800661e:	e003      	b.n	8006628 <lsm6dsr_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 8006620:	78fb      	ldrb	r3, [r7, #3]
 8006622:	75fb      	strb	r3, [r7, #23]
            break;
 8006624:	e000      	b.n	8006628 <lsm6dsr_gy_data_rate_set+0x1b0>
        }
      }
 8006626:	bf00      	nop
    }
  }

  if (ret == 0)
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d107      	bne.n	800663e <lsm6dsr_gy_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800662e:	f107 0208 	add.w	r2, r7, #8
 8006632:	2301      	movs	r3, #1
 8006634:	2111      	movs	r1, #17
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f7ff fd5a 	bl	80060f0 <lsm6dsr_read_reg>
 800663c:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d10f      	bne.n	8006664 <lsm6dsr_gy_data_rate_set+0x1ec>
  {
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 8006644:	7dfb      	ldrb	r3, [r7, #23]
 8006646:	f003 030f 	and.w	r3, r3, #15
 800664a:	b2da      	uxtb	r2, r3
 800664c:	7a3b      	ldrb	r3, [r7, #8]
 800664e:	f362 1307 	bfi	r3, r2, #4, #4
 8006652:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8006654:	f107 0208 	add.w	r2, r7, #8
 8006658:	2301      	movs	r3, #1
 800665a:	2111      	movs	r1, #17
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	f7ff fd5f 	bl	8006120 <lsm6dsr_write_reg>
 8006662:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8006664:	693b      	ldr	r3, [r7, #16]
}
 8006666:	4618      	mov	r0, r3
 8006668:	3718      	adds	r7, #24
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
 800666e:	bf00      	nop

08006670 <lsm6dsr_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b084      	sub	sp, #16
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	460b      	mov	r3, r1
 800667a:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 800667c:	f107 0208 	add.w	r2, r7, #8
 8006680:	2301      	movs	r3, #1
 8006682:	2112      	movs	r1, #18
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	f7ff fd33 	bl	80060f0 <lsm6dsr_read_reg>
 800668a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d10f      	bne.n	80066b2 <lsm6dsr_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = (uint8_t)val;
 8006692:	78fb      	ldrb	r3, [r7, #3]
 8006694:	f003 0301 	and.w	r3, r3, #1
 8006698:	b2da      	uxtb	r2, r3
 800669a:	7a3b      	ldrb	r3, [r7, #8]
 800669c:	f362 1386 	bfi	r3, r2, #6, #1
 80066a0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80066a2:	f107 0208 	add.w	r2, r7, #8
 80066a6:	2301      	movs	r3, #1
 80066a8:	2112      	movs	r1, #18
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f7ff fd38 	bl	8006120 <lsm6dsr_write_reg>
 80066b0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80066b2:	68fb      	ldr	r3, [r7, #12]
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3710      	adds	r7, #16
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <lsm6dsr_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b084      	sub	sp, #16
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
 80066c4:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 80066c6:	f107 0208 	add.w	r2, r7, #8
 80066ca:	2301      	movs	r3, #1
 80066cc:	211e      	movs	r1, #30
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f7ff fd0e 	bl	80060f0 <lsm6dsr_read_reg>
 80066d4:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 80066d6:	7a3b      	ldrb	r3, [r7, #8]
 80066d8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80066dc:	b2db      	uxtb	r3, r3
 80066de:	461a      	mov	r2, r3
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	701a      	strb	r2, [r3, #0]

  return ret;
 80066e4:	68fb      	ldr	r3, [r7, #12]
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3710      	adds	r7, #16
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}

080066ee <lsm6dsr_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 80066ee:	b580      	push	{r7, lr}
 80066f0:	b084      	sub	sp, #16
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	6078      	str	r0, [r7, #4]
 80066f6:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 80066f8:	f107 0208 	add.w	r2, r7, #8
 80066fc:	2301      	movs	r3, #1
 80066fe:	211e      	movs	r1, #30
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f7ff fcf5 	bl	80060f0 <lsm6dsr_read_reg>
 8006706:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 8006708:	7a3b      	ldrb	r3, [r7, #8]
 800670a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800670e:	b2db      	uxtb	r3, r3
 8006710:	461a      	mov	r2, r3
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	701a      	strb	r2, [r3, #0]

  return ret;
 8006716:	68fb      	ldr	r3, [r7, #12]
}
 8006718:	4618      	mov	r0, r3
 800671a:	3710      	adds	r7, #16
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}

08006720 <lsm6dsr_temp_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 800672a:	f107 0208 	add.w	r2, r7, #8
 800672e:	2301      	movs	r3, #1
 8006730:	211e      	movs	r1, #30
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f7ff fcdc 	bl	80060f0 <lsm6dsr_read_reg>
 8006738:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.tda;
 800673a:	7a3b      	ldrb	r3, [r7, #8]
 800673c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006740:	b2db      	uxtb	r3, r3
 8006742:	461a      	mov	r2, r3
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	701a      	strb	r2, [r3, #0]

  return ret;
 8006748:	68fb      	ldr	r3, [r7, #12]
}
 800674a:	4618      	mov	r0, r3
 800674c:	3710      	adds	r7, #16
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}

08006752 <lsm6dsr_temperature_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8006752:	b580      	push	{r7, lr}
 8006754:	b084      	sub	sp, #16
 8006756:	af00      	add	r7, sp, #0
 8006758:	6078      	str	r0, [r7, #4]
 800675a:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUT_TEMP_L, buff, 2);
 800675c:	f107 0208 	add.w	r2, r7, #8
 8006760:	2302      	movs	r3, #2
 8006762:	2120      	movs	r1, #32
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f7ff fcc3 	bl	80060f0 <lsm6dsr_read_reg>
 800676a:	60f8      	str	r0, [r7, #12]
  val[0] = (int16_t)buff[1];
 800676c:	7a7b      	ldrb	r3, [r7, #9]
 800676e:	b21a      	sxth	r2, r3
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	f9b3 3000 	ldrsh.w	r3, [r3]
 800677a:	b29b      	uxth	r3, r3
 800677c:	021b      	lsls	r3, r3, #8
 800677e:	b29a      	uxth	r2, r3
 8006780:	7a3b      	ldrb	r3, [r7, #8]
 8006782:	b29b      	uxth	r3, r3
 8006784:	4413      	add	r3, r2
 8006786:	b29b      	uxth	r3, r3
 8006788:	b21a      	sxth	r2, r3
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	801a      	strh	r2, [r3, #0]

  return ret;
 800678e:	68fb      	ldr	r3, [r7, #12]
}
 8006790:	4618      	mov	r0, r3
 8006792:	3710      	adds	r7, #16
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}

08006798 <lsm6dsr_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b086      	sub	sp, #24
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
 80067a0:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_G, buff, 6);
 80067a2:	f107 020c 	add.w	r2, r7, #12
 80067a6:	2306      	movs	r3, #6
 80067a8:	2122      	movs	r1, #34	; 0x22
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f7ff fca0 	bl	80060f0 <lsm6dsr_read_reg>
 80067b0:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80067b2:	7b7b      	ldrb	r3, [r7, #13]
 80067b4:	b21a      	sxth	r2, r3
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	021b      	lsls	r3, r3, #8
 80067c4:	b29a      	uxth	r2, r3
 80067c6:	7b3b      	ldrb	r3, [r7, #12]
 80067c8:	b29b      	uxth	r3, r3
 80067ca:	4413      	add	r3, r2
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	b21a      	sxth	r2, r3
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80067d4:	7bfa      	ldrb	r2, [r7, #15]
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	3302      	adds	r3, #2
 80067da:	b212      	sxth	r2, r2
 80067dc:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	3302      	adds	r3, #2
 80067e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80067e6:	b29b      	uxth	r3, r3
 80067e8:	021b      	lsls	r3, r3, #8
 80067ea:	b29a      	uxth	r2, r3
 80067ec:	7bbb      	ldrb	r3, [r7, #14]
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	4413      	add	r3, r2
 80067f2:	b29a      	uxth	r2, r3
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	3302      	adds	r3, #2
 80067f8:	b212      	sxth	r2, r2
 80067fa:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80067fc:	7c7a      	ldrb	r2, [r7, #17]
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	3304      	adds	r3, #4
 8006802:	b212      	sxth	r2, r2
 8006804:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	3304      	adds	r3, #4
 800680a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800680e:	b29b      	uxth	r3, r3
 8006810:	021b      	lsls	r3, r3, #8
 8006812:	b29a      	uxth	r2, r3
 8006814:	7c3b      	ldrb	r3, [r7, #16]
 8006816:	b29b      	uxth	r3, r3
 8006818:	4413      	add	r3, r2
 800681a:	b29a      	uxth	r2, r3
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	3304      	adds	r3, #4
 8006820:	b212      	sxth	r2, r2
 8006822:	801a      	strh	r2, [r3, #0]

  return ret;
 8006824:	697b      	ldr	r3, [r7, #20]
}
 8006826:	4618      	mov	r0, r3
 8006828:	3718      	adds	r7, #24
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}

0800682e <lsm6dsr_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800682e:	b580      	push	{r7, lr}
 8006830:	b086      	sub	sp, #24
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
 8006836:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_A, buff, 6);
 8006838:	f107 020c 	add.w	r2, r7, #12
 800683c:	2306      	movs	r3, #6
 800683e:	2128      	movs	r1, #40	; 0x28
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f7ff fc55 	bl	80060f0 <lsm6dsr_read_reg>
 8006846:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8006848:	7b7b      	ldrb	r3, [r7, #13]
 800684a:	b21a      	sxth	r2, r3
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006856:	b29b      	uxth	r3, r3
 8006858:	021b      	lsls	r3, r3, #8
 800685a:	b29a      	uxth	r2, r3
 800685c:	7b3b      	ldrb	r3, [r7, #12]
 800685e:	b29b      	uxth	r3, r3
 8006860:	4413      	add	r3, r2
 8006862:	b29b      	uxth	r3, r3
 8006864:	b21a      	sxth	r2, r3
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 800686a:	7bfa      	ldrb	r2, [r7, #15]
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	3302      	adds	r3, #2
 8006870:	b212      	sxth	r2, r2
 8006872:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	3302      	adds	r3, #2
 8006878:	f9b3 3000 	ldrsh.w	r3, [r3]
 800687c:	b29b      	uxth	r3, r3
 800687e:	021b      	lsls	r3, r3, #8
 8006880:	b29a      	uxth	r2, r3
 8006882:	7bbb      	ldrb	r3, [r7, #14]
 8006884:	b29b      	uxth	r3, r3
 8006886:	4413      	add	r3, r2
 8006888:	b29a      	uxth	r2, r3
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	3302      	adds	r3, #2
 800688e:	b212      	sxth	r2, r2
 8006890:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8006892:	7c7a      	ldrb	r2, [r7, #17]
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	3304      	adds	r3, #4
 8006898:	b212      	sxth	r2, r2
 800689a:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	3304      	adds	r3, #4
 80068a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	021b      	lsls	r3, r3, #8
 80068a8:	b29a      	uxth	r2, r3
 80068aa:	7c3b      	ldrb	r3, [r7, #16]
 80068ac:	b29b      	uxth	r3, r3
 80068ae:	4413      	add	r3, r2
 80068b0:	b29a      	uxth	r2, r3
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	3304      	adds	r3, #4
 80068b6:	b212      	sxth	r2, r2
 80068b8:	801a      	strh	r2, [r3, #0]

  return ret;
 80068ba:	697b      	ldr	r3, [r7, #20]
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3718      	adds	r7, #24
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}

080068c4 <lsm6dsr_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dsr_reg_access_t val)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b084      	sub	sp, #16
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
 80068cc:	460b      	mov	r3, r1
 80068ce:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 80068d0:	f107 0208 	add.w	r2, r7, #8
 80068d4:	2301      	movs	r3, #1
 80068d6:	2101      	movs	r1, #1
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	f7ff fc09 	bl	80060f0 <lsm6dsr_read_reg>
 80068de:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d10f      	bne.n	8006906 <lsm6dsr_mem_bank_set+0x42>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 80068e6:	78fb      	ldrb	r3, [r7, #3]
 80068e8:	f003 0303 	and.w	r3, r3, #3
 80068ec:	b2da      	uxtb	r2, r3
 80068ee:	7a3b      	ldrb	r3, [r7, #8]
 80068f0:	f362 1387 	bfi	r3, r2, #6, #2
 80068f4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 80068f6:	f107 0208 	add.w	r2, r7, #8
 80068fa:	2301      	movs	r3, #1
 80068fc:	2101      	movs	r1, #1
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f7ff fc0e 	bl	8006120 <lsm6dsr_write_reg>
 8006904:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 8006906:	68fb      	ldr	r3, [r7, #12]
}
 8006908:	4618      	mov	r0, r3
 800690a:	3710      	adds	r7, #16
 800690c:	46bd      	mov	sp, r7
 800690e:	bd80      	pop	{r7, pc}

08006910 <lsm6dsr_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b084      	sub	sp, #16
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_WHO_AM_I, buff, 1);
 800691a:	2301      	movs	r3, #1
 800691c:	683a      	ldr	r2, [r7, #0]
 800691e:	210f      	movs	r1, #15
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f7ff fbe5 	bl	80060f0 <lsm6dsr_read_reg>
 8006926:	60f8      	str	r0, [r7, #12]

  return ret;
 8006928:	68fb      	ldr	r3, [r7, #12]
}
 800692a:	4618      	mov	r0, r3
 800692c:	3710      	adds	r7, #16
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}

08006932 <lsm6dsr_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006932:	b580      	push	{r7, lr}
 8006934:	b084      	sub	sp, #16
 8006936:	af00      	add	r7, sp, #0
 8006938:	6078      	str	r0, [r7, #4]
 800693a:	460b      	mov	r3, r1
 800693c:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 800693e:	f107 0208 	add.w	r2, r7, #8
 8006942:	2301      	movs	r3, #1
 8006944:	2112      	movs	r1, #18
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f7ff fbd2 	bl	80060f0 <lsm6dsr_read_reg>
 800694c:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d10f      	bne.n	8006974 <lsm6dsr_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 8006954:	78fb      	ldrb	r3, [r7, #3]
 8006956:	f003 0301 	and.w	r3, r3, #1
 800695a:	b2da      	uxtb	r2, r3
 800695c:	7a3b      	ldrb	r3, [r7, #8]
 800695e:	f362 0300 	bfi	r3, r2, #0, #1
 8006962:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8006964:	f107 0208 	add.w	r2, r7, #8
 8006968:	2301      	movs	r3, #1
 800696a:	2112      	movs	r1, #18
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f7ff fbd7 	bl	8006120 <lsm6dsr_write_reg>
 8006972:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006974:	68fb      	ldr	r3, [r7, #12]
}
 8006976:	4618      	mov	r0, r3
 8006978:	3710      	adds	r7, #16
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}

0800697e <lsm6dsr_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 800697e:	b580      	push	{r7, lr}
 8006980:	b084      	sub	sp, #16
 8006982:	af00      	add	r7, sp, #0
 8006984:	6078      	str	r0, [r7, #4]
 8006986:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8006988:	f107 0208 	add.w	r2, r7, #8
 800698c:	2301      	movs	r3, #1
 800698e:	2112      	movs	r1, #18
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f7ff fbad 	bl	80060f0 <lsm6dsr_read_reg>
 8006996:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 8006998:	7a3b      	ldrb	r3, [r7, #8]
 800699a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	461a      	mov	r2, r3
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	701a      	strb	r2, [r3, #0]

  return ret;
 80069a6:	68fb      	ldr	r3, [r7, #12]
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3710      	adds	r7, #16
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}

080069b0 <lsm6dsr_xl_filter_lp2_set>:
  * @param  val    Change the values of lpf2_xl_en in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_filter_lp2_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b084      	sub	sp, #16
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	460b      	mov	r3, r1
 80069ba:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80069bc:	f107 0208 	add.w	r2, r7, #8
 80069c0:	2301      	movs	r3, #1
 80069c2:	2110      	movs	r1, #16
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f7ff fb93 	bl	80060f0 <lsm6dsr_read_reg>
 80069ca:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d10f      	bne.n	80069f2 <lsm6dsr_xl_filter_lp2_set+0x42>
  {
    ctrl1_xl.lpf2_xl_en = (uint8_t)val;
 80069d2:	78fb      	ldrb	r3, [r7, #3]
 80069d4:	f003 0301 	and.w	r3, r3, #1
 80069d8:	b2da      	uxtb	r2, r3
 80069da:	7a3b      	ldrb	r3, [r7, #8]
 80069dc:	f362 0341 	bfi	r3, r2, #1, #1
 80069e0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 80069e2:	f107 0208 	add.w	r2, r7, #8
 80069e6:	2301      	movs	r3, #1
 80069e8:	2110      	movs	r1, #16
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f7ff fb98 	bl	8006120 <lsm6dsr_write_reg>
 80069f0:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 80069f2:	68fb      	ldr	r3, [r7, #12]
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3710      	adds	r7, #16
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}

080069fc <lsm6dsr_xl_hp_path_on_out_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_hp_path_on_out_set(stmdev_ctx_t *ctx,
                                      lsm6dsr_hp_slope_xl_en_t val)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	460b      	mov	r3, r1
 8006a06:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl8_xl_t ctrl8_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL8_XL, (uint8_t *)&ctrl8_xl, 1);
 8006a08:	f107 0208 	add.w	r2, r7, #8
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	2117      	movs	r1, #23
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f7ff fb6d 	bl	80060f0 <lsm6dsr_read_reg>
 8006a16:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d121      	bne.n	8006a62 <lsm6dsr_xl_hp_path_on_out_set+0x66>
  {
    ctrl8_xl.hp_slope_xl_en = (((uint8_t)val & 0x10U) >> 4);
 8006a1e:	78fb      	ldrb	r3, [r7, #3]
 8006a20:	091b      	lsrs	r3, r3, #4
 8006a22:	f003 0301 	and.w	r3, r3, #1
 8006a26:	b2da      	uxtb	r2, r3
 8006a28:	7a3b      	ldrb	r3, [r7, #8]
 8006a2a:	f362 0382 	bfi	r3, r2, #2, #1
 8006a2e:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hp_ref_mode_xl = (((uint8_t)val & 0x20U) >> 5);
 8006a30:	78fb      	ldrb	r3, [r7, #3]
 8006a32:	095b      	lsrs	r3, r3, #5
 8006a34:	f003 0301 	and.w	r3, r3, #1
 8006a38:	b2da      	uxtb	r2, r3
 8006a3a:	7a3b      	ldrb	r3, [r7, #8]
 8006a3c:	f362 1304 	bfi	r3, r2, #4, #1
 8006a40:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hpcf_xl = (uint8_t)val & 0x07U;
 8006a42:	78fb      	ldrb	r3, [r7, #3]
 8006a44:	f003 0307 	and.w	r3, r3, #7
 8006a48:	b2da      	uxtb	r2, r3
 8006a4a:	7a3b      	ldrb	r3, [r7, #8]
 8006a4c:	f362 1347 	bfi	r3, r2, #5, #3
 8006a50:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL8_XL,
 8006a52:	f107 0208 	add.w	r2, r7, #8
 8006a56:	2301      	movs	r3, #1
 8006a58:	2117      	movs	r1, #23
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f7ff fb60 	bl	8006120 <lsm6dsr_write_reg>
 8006a60:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl8_xl, 1);
  }

  return ret;
 8006a62:	68fb      	ldr	r3, [r7, #12]
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3710      	adds	r7, #16
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <lsm6dsr_i3c_disable_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dsr_i3c_disable_t val)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b086      	sub	sp, #24
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	460b      	mov	r3, r1
 8006a76:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl9_xl_t ctrl9_xl;
  lsm6dsr_i3c_bus_avb_t i3c_bus_avb;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8006a78:	f107 0210 	add.w	r2, r7, #16
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	2118      	movs	r1, #24
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f7ff fb35 	bl	80060f0 <lsm6dsr_read_reg>
 8006a86:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d111      	bne.n	8006ab2 <lsm6dsr_i3c_disable_set+0x46>
  {
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 8006a8e:	78fb      	ldrb	r3, [r7, #3]
 8006a90:	09db      	lsrs	r3, r3, #7
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	f003 0301 	and.w	r3, r3, #1
 8006a98:	b2da      	uxtb	r2, r3
 8006a9a:	7c3b      	ldrb	r3, [r7, #16]
 8006a9c:	f362 0341 	bfi	r3, r2, #1, #1
 8006aa0:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL9_XL,
 8006aa2:	f107 0210 	add.w	r2, r7, #16
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	2118      	movs	r1, #24
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f7ff fb38 	bl	8006120 <lsm6dsr_write_reg>
 8006ab0:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&ctrl9_xl, 1);
  }

  if (ret == 0)
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d107      	bne.n	8006ac8 <lsm6dsr_i3c_disable_set+0x5c>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_I3C_BUS_AVB,
 8006ab8:	f107 020c 	add.w	r2, r7, #12
 8006abc:	2301      	movs	r3, #1
 8006abe:	2162      	movs	r1, #98	; 0x62
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f7ff fb15 	bl	80060f0 <lsm6dsr_read_reg>
 8006ac6:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0)
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d10f      	bne.n	8006aee <lsm6dsr_i3c_disable_set+0x82>
  {
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 8006ace:	78fb      	ldrb	r3, [r7, #3]
 8006ad0:	f003 0303 	and.w	r3, r3, #3
 8006ad4:	b2da      	uxtb	r2, r3
 8006ad6:	7b3b      	ldrb	r3, [r7, #12]
 8006ad8:	f362 03c4 	bfi	r3, r2, #3, #2
 8006adc:	733b      	strb	r3, [r7, #12]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_I3C_BUS_AVB,
 8006ade:	f107 020c 	add.w	r2, r7, #12
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	2162      	movs	r1, #98	; 0x62
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f7ff fb1a 	bl	8006120 <lsm6dsr_write_reg>
 8006aec:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
 8006aee:	697b      	ldr	r3, [r7, #20]
}
 8006af0:	4618      	mov	r0, r3
 8006af2:	3718      	adds	r7, #24
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}

08006af8 <lsm6dsr_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dsr_emb_fsm_enable_t *val)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b084      	sub	sp, #16
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
 8006b00:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8006b02:	2102      	movs	r1, #2
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f7ff fedd 	bl	80068c4 <lsm6dsr_mem_bank_set>
 8006b0a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d106      	bne.n	8006b20 <lsm6dsr_fsm_enable_get+0x28>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
                           (uint8_t *)&val->fsm_enable_a, 1);
 8006b12:	683a      	ldr	r2, [r7, #0]
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
 8006b14:	2301      	movs	r3, #1
 8006b16:	2146      	movs	r1, #70	; 0x46
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f7ff fae9 	bl	80060f0 <lsm6dsr_read_reg>
 8006b1e:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d107      	bne.n	8006b36 <lsm6dsr_fsm_enable_get+0x3e>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
                           (uint8_t *)&val->fsm_enable_b, 1);
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	1c5a      	adds	r2, r3, #1
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	2147      	movs	r1, #71	; 0x47
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f7ff fade 	bl	80060f0 <lsm6dsr_read_reg>
 8006b34:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d104      	bne.n	8006b46 <lsm6dsr_fsm_enable_get+0x4e>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8006b3c:	2100      	movs	r1, #0
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f7ff fec0 	bl	80068c4 <lsm6dsr_mem_bank_set>
 8006b44:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006b46:	68fb      	ldr	r3, [r7, #12]
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	3710      	adds	r7, #16
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	bd80      	pop	{r7, pc}

08006b50 <lsm6dsr_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dsr_fsm_odr_t *val)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b084      	sub	sp, #16
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	6039      	str	r1, [r7, #0]
  lsm6dsr_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8006b5a:	2102      	movs	r1, #2
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f7ff feb1 	bl	80068c4 <lsm6dsr_mem_bank_set>
 8006b62:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d107      	bne.n	8006b7a <lsm6dsr_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_EMB_FUNC_ODR_CFG_B,
 8006b6a:	f107 0208 	add.w	r2, r7, #8
 8006b6e:	2301      	movs	r3, #1
 8006b70:	215f      	movs	r1, #95	; 0x5f
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f7ff fabc 	bl	80060f0 <lsm6dsr_read_reg>
 8006b78:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d104      	bne.n	8006b8a <lsm6dsr_fsm_data_rate_get+0x3a>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8006b80:	2100      	movs	r1, #0
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f7ff fe9e 	bl	80068c4 <lsm6dsr_mem_bank_set>
 8006b88:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 8006b8a:	7a3b      	ldrb	r3, [r7, #8]
 8006b8c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	2b03      	cmp	r3, #3
 8006b94:	d81a      	bhi.n	8006bcc <lsm6dsr_fsm_data_rate_get+0x7c>
 8006b96:	a201      	add	r2, pc, #4	; (adr r2, 8006b9c <lsm6dsr_fsm_data_rate_get+0x4c>)
 8006b98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b9c:	08006bad 	.word	0x08006bad
 8006ba0:	08006bb5 	.word	0x08006bb5
 8006ba4:	08006bbd 	.word	0x08006bbd
 8006ba8:	08006bc5 	.word	0x08006bc5
  {
    case LSM6DSR_ODR_FSM_12Hz5:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	701a      	strb	r2, [r3, #0]
      break;
 8006bb2:	e00f      	b.n	8006bd4 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_26Hz:
      *val = LSM6DSR_ODR_FSM_26Hz;
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	2201      	movs	r2, #1
 8006bb8:	701a      	strb	r2, [r3, #0]
      break;
 8006bba:	e00b      	b.n	8006bd4 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_52Hz:
      *val = LSM6DSR_ODR_FSM_52Hz;
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	2202      	movs	r2, #2
 8006bc0:	701a      	strb	r2, [r3, #0]
      break;
 8006bc2:	e007      	b.n	8006bd4 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_104Hz:
      *val = LSM6DSR_ODR_FSM_104Hz;
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	2203      	movs	r2, #3
 8006bc8:	701a      	strb	r2, [r3, #0]
      break;
 8006bca:	e003      	b.n	8006bd4 <lsm6dsr_fsm_data_rate_get+0x84>

    default:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	701a      	strb	r2, [r3, #0]
      break;
 8006bd2:	bf00      	nop
  }

  return ret;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3710      	adds	r7, #16
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	bf00      	nop

08006be0 <_ZN7TwoWire5writeEi>:
    void onRequest( void (*)(void) );

    inline size_t write(unsigned long n) { return write((uint8_t)n); }
    inline size_t write(long n) { return write((uint8_t)n); }
    inline size_t write(unsigned int n) { return write((uint8_t)n); }
    inline size_t write(int n) { return write((uint8_t)n); }
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b082      	sub	sp, #8
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
 8006be8:	6039      	str	r1, [r7, #0]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	683a      	ldr	r2, [r7, #0]
 8006bf2:	b2d2      	uxtb	r2, r2
 8006bf4:	4611      	mov	r1, r2
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	4798      	blx	r3
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3708      	adds	r7, #8
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}

08006c04 <_Z12ISBDCallbackv>:

bool ISBDCallback() __attribute__((weak));
void ISBDConsoleCallback(IridiumSBD *device, char c) __attribute__((weak));
void ISBDDiagsCallback(IridiumSBD *device, char c) __attribute__((weak));

bool ISBDCallback() { return true; }
 8006c04:	b480      	push	{r7}
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	2301      	movs	r3, #1
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr

08006c14 <_Z19ISBDConsoleCallbackP10IridiumSBDc>:
void ISBDConsoleCallback(IridiumSBD *device, char c) { }
 8006c14:	b480      	push	{r7}
 8006c16:	b083      	sub	sp, #12
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
 8006c1c:	460b      	mov	r3, r1
 8006c1e:	70fb      	strb	r3, [r7, #3]
 8006c20:	bf00      	nop
 8006c22:	370c      	adds	r7, #12
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <_Z17ISBDDiagsCallbackP10IridiumSBDc>:
void ISBDDiagsCallback(IridiumSBD *device, char c) { }
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
 8006c34:	460b      	mov	r3, r1
 8006c36:	70fb      	strb	r3, [r7, #3]
 8006c38:	bf00      	nop
 8006c3a:	370c      	adds	r7, #12
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr

08006c44 <_ZN10IridiumSBD5beginEv>:



// Power on the RockBLOCK or return from sleep
int IridiumSBD::begin()
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b084      	sub	sp, #16
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
   if (this->reentrant)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d001      	beq.n	8006c5a <_ZN10IridiumSBD5beginEv+0x16>
      return ISBD_REENTRANT;
 8006c56:	2309      	movs	r3, #9
 8006c58:	e01a      	b.n	8006c90 <_ZN10IridiumSBD5beginEv+0x4c>

   this->reentrant = true;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
   int ret = internalBegin();
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f000 fb2a 	bl	80072bc <_ZN10IridiumSBD13internalBeginEv>
 8006c68:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79

   // Absent a successful startup, keep the device turned off
   if (ret != ISBD_SUCCESS)
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d00a      	beq.n	8006c8e <_ZN10IridiumSBD5beginEv+0x4a>
   {
      if (this->useSerial)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	7c5b      	ldrb	r3, [r3, #17]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d002      	beq.n	8006c86 <_ZN10IridiumSBD5beginEv+0x42>
         endSerialPort(); // Apollo3 v2.1 Serial fix
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f001 fc71 	bl	8008568 <_ZN10IridiumSBD13endSerialPortEv>
      power(false);
 8006c86:	2100      	movs	r1, #0
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f001 fbbf 	bl	800840c <_ZN10IridiumSBD5powerEb>
   }

   return ret;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3710      	adds	r7, #16
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <_ZN10IridiumSBD11sendSBDTextEPKc>:
   return ret;
}

// Transmit a text message
int IridiumSBD::sendSBDText(const char *message)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b086      	sub	sp, #24
 8006c9c:	af02      	add	r7, sp, #8
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	6039      	str	r1, [r7, #0]
   if (this->reentrant)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d001      	beq.n	8006cb0 <_ZN10IridiumSBD11sendSBDTextEPKc+0x18>
      return ISBD_REENTRANT;
 8006cac:	2309      	movs	r3, #9
 8006cae:	e013      	b.n	8006cd8 <_ZN10IridiumSBD11sendSBDTextEPKc+0x40>

   this->reentrant = true;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
   int ret = internalSendReceiveSBD(message, NULL, 0, NULL, NULL);
 8006cb8:	2300      	movs	r3, #0
 8006cba:	9301      	str	r3, [sp, #4]
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	9300      	str	r3, [sp, #0]
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	6839      	ldr	r1, [r7, #0]
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f000 fc80 	bl	80075cc <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj>
 8006ccc:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
   return ret;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3710      	adds	r7, #16
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}

08006ce0 <_ZN10IridiumSBD16getSignalQualityERi>:
   return ret;
}

// High-level wrapper for AT+CSQ
int IridiumSBD::getSignalQuality(int &quality)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b084      	sub	sp, #16
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]
   if (this->reentrant)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d001      	beq.n	8006cf8 <_ZN10IridiumSBD16getSignalQualityERi+0x18>
      return ISBD_REENTRANT;
 8006cf4:	2309      	movs	r3, #9
 8006cf6:	e00d      	b.n	8006d14 <_ZN10IridiumSBD16getSignalQualityERi+0x34>

   this->reentrant = true;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
   int ret = internalGetSignalQuality(quality);
 8006d00:	6839      	ldr	r1, [r7, #0]
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f000 ff1e 	bl	8007b44 <_ZN10IridiumSBD24internalGetSignalQualityERi>
 8006d08:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
   return ret;
 8006d12:	68fb      	ldr	r3, [r7, #12]
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	3710      	adds	r7, #16
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}

08006d1c <_ZN10IridiumSBD5sleepEv>:

// Gracefully put device to lower power mode (if sleep pin provided)
int IridiumSBD::sleep()
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b084      	sub	sp, #16
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
   if (this->reentrant)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d001      	beq.n	8006d32 <_ZN10IridiumSBD5sleepEv+0x16>
      return ISBD_REENTRANT;
 8006d2e:	2309      	movs	r3, #9
 8006d30:	e025      	b.n	8006d7e <_ZN10IridiumSBD5sleepEv+0x62>

   if (this->useSerial && (this->sleepPin == -1))
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	7c5b      	ldrb	r3, [r3, #17]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d006      	beq.n	8006d48 <_ZN10IridiumSBD5sleepEv+0x2c>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d42:	d101      	bne.n	8006d48 <_ZN10IridiumSBD5sleepEv+0x2c>
      return ISBD_NO_SLEEP_PIN;
 8006d44:	230b      	movs	r3, #11
 8006d46:	e01a      	b.n	8006d7e <_ZN10IridiumSBD5sleepEv+0x62>

   this->reentrant = true;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
   int ret = internalSleep();
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 ff7d 	bl	8007c50 <_ZN10IridiumSBD13internalSleepEv>
 8006d56:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79

   if (ret == ISBD_SUCCESS)
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d10a      	bne.n	8006d7c <_ZN10IridiumSBD5sleepEv+0x60>
   {
      if (this->useSerial)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	7c5b      	ldrb	r3, [r3, #17]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d002      	beq.n	8006d74 <_ZN10IridiumSBD5sleepEv+0x58>
         endSerialPort(); // Apollo3 v2.1 Serial fix
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f001 fbfa 	bl	8008568 <_ZN10IridiumSBD13endSerialPortEv>
      power(false); // power off
 8006d74:	2100      	movs	r1, #0
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f001 fb48 	bl	800840c <_ZN10IridiumSBD5powerEb>
   }

   return ret;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3710      	adds	r7, #16
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}

08006d86 <_ZN10IridiumSBD15adjustATTimeoutEi>:
   }
}

// Tweak AT timeout
void IridiumSBD::adjustATTimeout(int seconds)
{
 8006d86:	b480      	push	{r7}
 8006d88:	b083      	sub	sp, #12
 8006d8a:	af00      	add	r7, sp, #0
 8006d8c:	6078      	str	r0, [r7, #4]
 8006d8e:	6039      	str	r1, [r7, #0]
   this->atTimeout = seconds;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	683a      	ldr	r2, [r7, #0]
 8006d94:	661a      	str	r2, [r3, #96]	; 0x60
}
 8006d96:	bf00      	nop
 8006d98:	370c      	adds	r7, #12
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da0:	4770      	bx	lr

08006da2 <_ZN10IridiumSBD16enableRingAlertsEb>:
{
   this->msstmWorkaroundRequested = useWorkAround;
}

void IridiumSBD::enableRingAlerts(bool enable) // true to enable SBDRING alerts and RING signal pin
{
 8006da2:	b580      	push	{r7, lr}
 8006da4:	b082      	sub	sp, #8
 8006da6:	af00      	add	r7, sp, #0
 8006da8:	6078      	str	r0, [r7, #4]
 8006daa:	460b      	mov	r3, r1
 8006dac:	70fb      	strb	r3, [r7, #3]
   this->ringAlertsEnabled = enable;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	78fa      	ldrb	r2, [r7, #3]
 8006db2:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
   if (enable)
 8006db6:	78fb      	ldrb	r3, [r7, #3]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d00d      	beq.n	8006dd8 <_ZN10IridiumSBD16enableRingAlertsEb+0x36>
   {
      this->ringAsserted = false;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
      if (!this->useSerial) // If we are using I2C, clear the ring indicator flag
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	7c5b      	ldrb	r3, [r3, #17]
 8006dc8:	f083 0301 	eor.w	r3, r3, #1
 8006dcc:	b2db      	uxtb	r3, r3
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d002      	beq.n	8006dd8 <_ZN10IridiumSBD16enableRingAlertsEb+0x36>
      {
        clearRingIndicator();
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 f9b2 	bl	800713c <_ZN10IridiumSBD18clearRingIndicatorEv>
      }
   }
}
 8006dd8:	bf00      	nop
 8006dda:	3708      	adds	r7, #8
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}

08006de0 <_ZN10IridiumSBD13getSystemTimeER2tm>:

   return ret;
}

int IridiumSBD::getSystemTime(struct tm &tm)
{
 8006de0:	b5b0      	push	{r4, r5, r7, lr}
 8006de2:	b09c      	sub	sp, #112	; 0x70
 8006de4:	af02      	add	r7, sp, #8
 8006de6:	6078      	str	r0, [r7, #4]
 8006de8:	6039      	str	r1, [r7, #0]
   char msstmResponseBuf[24];

   send(F("AT-MSSTM\r"));
 8006dea:	2301      	movs	r3, #1
 8006dec:	2201      	movs	r2, #1
 8006dee:	493f      	ldr	r1, [pc, #252]	; (8006eec <_ZN10IridiumSBD13getSystemTimeER2tm+0x10c>)
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f001 fbc7 	bl	8008584 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(msstmResponseBuf, sizeof(msstmResponseBuf), "-MSSTM: "))
 8006df6:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8006dfa:	4b3d      	ldr	r3, [pc, #244]	; (8006ef0 <_ZN10IridiumSBD13getSystemTimeER2tm+0x110>)
 8006dfc:	9300      	str	r3, [sp, #0]
 8006dfe:	4b3d      	ldr	r3, [pc, #244]	; (8006ef4 <_ZN10IridiumSBD13getSystemTimeER2tm+0x114>)
 8006e00:	2218      	movs	r2, #24
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f000 ff5c 	bl	8007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	f083 0301 	eor.w	r3, r3, #1
 8006e0e:	b2db      	uxtb	r3, r3
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d009      	beq.n	8006e28 <_ZN10IridiumSBD13getSystemTimeER2tm+0x48>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8006e14:	6878      	ldr	r0, [r7, #4]
 8006e16:	f001 f811 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d001      	beq.n	8006e24 <_ZN10IridiumSBD13getSystemTimeER2tm+0x44>
 8006e20:	2304      	movs	r3, #4
 8006e22:	e05e      	b.n	8006ee2 <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>
 8006e24:	2303      	movs	r3, #3
 8006e26:	e05c      	b.n	8006ee2 <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>

   if (!isxdigit(msstmResponseBuf[0]))
 8006e28:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	f00e fe21 	bl	8015a74 <isxdigit>
 8006e32:	4603      	mov	r3, r0
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d101      	bne.n	8006e3c <_ZN10IridiumSBD13getSystemTimeER2tm+0x5c>
      return ISBD_NO_NETWORK;
 8006e38:	230c      	movs	r3, #12
 8006e3a:	e052      	b.n	8006ee2 <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>

   // Latest epoch began at May 11, 2014, at 14:23:55 UTC.
   struct tm epoch_start;
   epoch_start.tm_year = 2014 - 1900;
 8006e3c:	2372      	movs	r3, #114	; 0x72
 8006e3e:	62bb      	str	r3, [r7, #40]	; 0x28
   epoch_start.tm_mon = 5 - 1;
 8006e40:	2304      	movs	r3, #4
 8006e42:	627b      	str	r3, [r7, #36]	; 0x24
   epoch_start.tm_mday = 11;
 8006e44:	230b      	movs	r3, #11
 8006e46:	623b      	str	r3, [r7, #32]
   epoch_start.tm_hour = 14;
 8006e48:	230e      	movs	r3, #14
 8006e4a:	61fb      	str	r3, [r7, #28]
   epoch_start.tm_min = 23;
 8006e4c:	2317      	movs	r3, #23
 8006e4e:	61bb      	str	r3, [r7, #24]
   epoch_start.tm_sec = 55;
 8006e50:	2337      	movs	r3, #55	; 0x37
 8006e52:	617b      	str	r3, [r7, #20]

   unsigned long ticks_since_epoch = strtoul(msstmResponseBuf, NULL, 16);
 8006e54:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006e58:	2210      	movs	r2, #16
 8006e5a:	2100      	movs	r1, #0
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f011 faad 	bl	80183bc <strtoul>
 8006e62:	6678      	str	r0, [r7, #100]	; 0x64
      seconds less than the equivalent ticks_since_epoch. Subtract that away and
      we'll be left with a small number that won't overflow when we scale by 90/1000.

      Many thanks to Scott Weldon for this suggestion.
   */
   unsigned long secs_since_epoch = (ticks_since_epoch / 1000) * 90;
 8006e64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006e66:	4a24      	ldr	r2, [pc, #144]	; (8006ef8 <_ZN10IridiumSBD13getSystemTimeER2tm+0x118>)
 8006e68:	fba2 2303 	umull	r2, r3, r2, r3
 8006e6c:	099b      	lsrs	r3, r3, #6
 8006e6e:	225a      	movs	r2, #90	; 0x5a
 8006e70:	fb02 f303 	mul.w	r3, r2, r3
 8006e74:	663b      	str	r3, [r7, #96]	; 0x60
   unsigned long small_ticks = ticks_since_epoch - (secs_since_epoch / 90) * 1000;
 8006e76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006e78:	085b      	lsrs	r3, r3, #1
 8006e7a:	4a20      	ldr	r2, [pc, #128]	; (8006efc <_ZN10IridiumSBD13getSystemTimeER2tm+0x11c>)
 8006e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e80:	095b      	lsrs	r3, r3, #5
 8006e82:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006e86:	fb02 f303 	mul.w	r3, r2, r3
 8006e8a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006e8c:	1ad3      	subs	r3, r2, r3
 8006e8e:	65fb      	str	r3, [r7, #92]	; 0x5c
   secs_since_epoch += small_ticks * 90 / 1000;
 8006e90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006e92:	225a      	movs	r2, #90	; 0x5a
 8006e94:	fb02 f303 	mul.w	r3, r2, r3
 8006e98:	4a17      	ldr	r2, [pc, #92]	; (8006ef8 <_ZN10IridiumSBD13getSystemTimeER2tm+0x118>)
 8006e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8006e9e:	099b      	lsrs	r3, r3, #6
 8006ea0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006ea2:	4413      	add	r3, r2
 8006ea4:	663b      	str	r3, [r7, #96]	; 0x60

   time_t epoch_time = mktime(&epoch_start);
 8006ea6:	f107 0314 	add.w	r3, r7, #20
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f00f f81c 	bl	8015ee8 <mktime>
 8006eb0:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
   time_t now = epoch_time + secs_since_epoch;
 8006eb4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f04f 0100 	mov.w	r1, #0
 8006ebc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006ec0:	1884      	adds	r4, r0, r2
 8006ec2:	eb41 0503 	adc.w	r5, r1, r3
 8006ec6:	e9c7 4502 	strd	r4, r5, [r7, #8]
   memcpy(&tm, localtime(&now), sizeof tm);
 8006eca:	f107 0308 	add.w	r3, r7, #8
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f00e fdd8 	bl	8015a84 <localtime>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	2224      	movs	r2, #36	; 0x24
 8006ed8:	4619      	mov	r1, r3
 8006eda:	6838      	ldr	r0, [r7, #0]
 8006edc:	f00e fefc 	bl	8015cd8 <memcpy>
   return ISBD_SUCCESS;
 8006ee0:	2300      	movs	r3, #0
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	3768      	adds	r7, #104	; 0x68
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bdb0      	pop	{r4, r5, r7, pc}
 8006eea:	bf00      	nop
 8006eec:	0801c9e8 	.word	0x0801c9e8
 8006ef0:	0801ca00 	.word	0x0801ca00
 8006ef4:	0801c9f4 	.word	0x0801c9f4
 8006ef8:	10624dd3 	.word	0x10624dd3
 8006efc:	b60b60b7 	.word	0xb60b60b7

08006f00 <_ZN10IridiumSBD18getFirmwareVersionEPcj>:

int IridiumSBD::getFirmwareVersion(char *version, size_t bufferSize)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b086      	sub	sp, #24
 8006f04:	af02      	add	r7, sp, #8
 8006f06:	60f8      	str	r0, [r7, #12]
 8006f08:	60b9      	str	r1, [r7, #8]
 8006f0a:	607a      	str	r2, [r7, #4]
   if (bufferSize < 8)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2b07      	cmp	r3, #7
 8006f10:	d801      	bhi.n	8006f16 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x16>
      return ISBD_RX_OVERFLOW;
 8006f12:	2308      	movs	r3, #8
 8006f14:	e01e      	b.n	8006f54 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>

   send(F("AT+CGMR\r"));
 8006f16:	2301      	movs	r3, #1
 8006f18:	2201      	movs	r2, #1
 8006f1a:	4910      	ldr	r1, [pc, #64]	; (8006f5c <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x5c>)
 8006f1c:	68f8      	ldr	r0, [r7, #12]
 8006f1e:	f001 fb31 	bl	8008584 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(version, bufferSize, "Call Processor Version: "))
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	4b0e      	ldr	r3, [pc, #56]	; (8006f60 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x60>)
 8006f26:	9300      	str	r3, [sp, #0]
 8006f28:	4b0e      	ldr	r3, [pc, #56]	; (8006f64 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x64>)
 8006f2a:	68b9      	ldr	r1, [r7, #8]
 8006f2c:	68f8      	ldr	r0, [r7, #12]
 8006f2e:	f000 fec7 	bl	8007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8006f32:	4603      	mov	r3, r0
 8006f34:	f083 0301 	eor.w	r3, r3, #1
 8006f38:	b2db      	uxtb	r3, r3
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d009      	beq.n	8006f52 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x52>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8006f3e:	68f8      	ldr	r0, [r7, #12]
 8006f40:	f000 ff7c 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 8006f44:	4603      	mov	r3, r0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d001      	beq.n	8006f4e <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x4e>
 8006f4a:	2304      	movs	r3, #4
 8006f4c:	e002      	b.n	8006f54 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>
 8006f4e:	2303      	movs	r3, #3
 8006f50:	e000      	b.n	8006f54 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>

   return ISBD_SUCCESS;
 8006f52:	2300      	movs	r3, #0
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3710      	adds	r7, #16
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bd80      	pop	{r7, pc}
 8006f5c:	0801ca08 	.word	0x0801ca08
 8006f60:	0801ca00 	.word	0x0801ca00
 8006f64:	0801ca14 	.word	0x0801ca14

08006f68 <_ZN10IridiumSBD21enableSuperCapChargerEb>:

void IridiumSBD::enableSuperCapCharger(bool enable)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b082      	sub	sp, #8
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
 8006f70:	460b      	mov	r3, r1
 8006f72:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the charger manually)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	7c5b      	ldrb	r3, [r3, #17]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d004      	beq.n	8006f86 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x1e>
  {
    diagprint(F("enableSuperCapCharger is only valid when using I2C on the Qwiic Iridium\r\n"));
 8006f7c:	4918      	ldr	r1, [pc, #96]	; (8006fe0 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x78>)
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f001 fc7e 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8006f84:	e028      	b.n	8006fd8 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x70>
  }

  // Enable/disable the supercapacitor charger by pulling its SHDN pin high/low
  check9603pins(); // Update IO_REGISTER
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f001 ff6b 	bl	8008e62 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8006f8c:	78fb      	ldrb	r3, [r7, #3]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d00b      	beq.n	8006faa <_ZN10IridiumSBD21enableSuperCapChargerEb+0x42>
  {
    IO_REGISTER |= IO_SHDN; // Set the SHDN bit
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f893 209c 	ldrb.w	r2, [r3, #156]	; 0x9c
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	b2da      	uxtb	r2, r3
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 8006fa8:	e00f      	b.n	8006fca <_ZN10IridiumSBD21enableSuperCapChargerEb+0x62>
  }
  else
  {
    IO_REGISTER &= ~IO_SHDN; // Clear the SHDN bit
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8006fb0:	b25a      	sxtb	r2, r3
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8006fb8:	b25b      	sxtb	r3, r3
 8006fba:	43db      	mvns	r3, r3
 8006fbc:	b25b      	sxtb	r3, r3
 8006fbe:	4013      	ands	r3, r2
 8006fc0:	b25b      	sxtb	r3, r3
 8006fc2:	b2da      	uxtb	r2, r3
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
  }
  set9603pins(IO_REGISTER); // Update the pins
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8006fd0:	4619      	mov	r1, r3
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f001 ff7e 	bl	8008ed4 <_ZN10IridiumSBD11set9603pinsEh>
}
 8006fd8:	3708      	adds	r7, #8
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}
 8006fde:	bf00      	nop
 8006fe0:	0801ca30 	.word	0x0801ca30

08006fe4 <_ZN10IridiumSBD20checkSuperCapChargerEv>:

bool IridiumSBD::checkSuperCapCharger()
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b082      	sub	sp, #8
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  if (useSerial) // Do nothing if we are using serial (the user will have to check PGOOD manually)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	7c5b      	ldrb	r3, [r3, #17]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d005      	beq.n	8007000 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x1c>
  {
    diagprint(F("checkSuperCapCharger is only valid when using I2C on the Qwiic Iridium\r\n"));
 8006ff4:	4912      	ldr	r1, [pc, #72]	; (8007040 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x5c>)
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f001 fc42 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return(false);
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	e01a      	b.n	8007036 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x52>
  }

  // Check the status of the supercapacitor charger PGOOD pin
  check9603pins(); // Update IO_REGISTER
 8007000:	6878      	ldr	r0, [r7, #4]
 8007002:	f001 ff2e 	bl	8008e62 <_ZN10IridiumSBD13check9603pinsEv>
  if (IO_REGISTER &= IO_PGOOD) // If the PGOOD bit is set, return true
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f893 209c 	ldrb.w	r2, [r3, #156]	; 0x9c
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 8007012:	4013      	ands	r3, r2
 8007014:	b2da      	uxtb	r2, r3
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8007022:	2b00      	cmp	r3, #0
 8007024:	bf14      	ite	ne
 8007026:	2301      	movne	r3, #1
 8007028:	2300      	moveq	r3, #0
 800702a:	b2db      	uxtb	r3, r3
 800702c:	2b00      	cmp	r3, #0
 800702e:	d001      	beq.n	8007034 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x50>
  {
    return(true);
 8007030:	2301      	movs	r3, #1
 8007032:	e000      	b.n	8007036 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x52>
  }
  else
  {
    return(false);
 8007034:	2300      	movs	r3, #0
  }
}
 8007036:	4618      	mov	r0, r3
 8007038:	3708      	adds	r7, #8
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}
 800703e:	bf00      	nop
 8007040:	0801ca7c 	.word	0x0801ca7c

08007044 <_ZN10IridiumSBD16enable9603NpowerEb>:

void IridiumSBD::enable9603Npower(bool enable)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b082      	sub	sp, #8
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
 800704c:	460b      	mov	r3, r1
 800704e:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N power manually)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	7c5b      	ldrb	r3, [r3, #17]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d004      	beq.n	8007062 <_ZN10IridiumSBD16enable9603NpowerEb+0x1e>
  {
    diagprint(F("enable9603Npower is only valid when using I2C on the Qwiic Iridium\r\n"));
 8007058:	4918      	ldr	r1, [pc, #96]	; (80070bc <_ZN10IridiumSBD16enable9603NpowerEb+0x78>)
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	f001 fc10 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8007060:	e028      	b.n	80070b4 <_ZN10IridiumSBD16enable9603NpowerEb+0x70>
  }

  // Enable/disable power to the 9603N by pulling PWR_EN high/low
  check9603pins(); // Update IO_REGISTER
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f001 fefd 	bl	8008e62 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8007068:	78fb      	ldrb	r3, [r7, #3]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d00b      	beq.n	8007086 <_ZN10IridiumSBD16enable9603NpowerEb+0x42>
  {
    IO_REGISTER |= IO_PWR_EN; // Set the PWR_EN bit
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f893 209c 	ldrb.w	r2, [r3, #156]	; 0x9c
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f893 309e 	ldrb.w	r3, [r3, #158]	; 0x9e
 800707a:	4313      	orrs	r3, r2
 800707c:	b2da      	uxtb	r2, r3
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 8007084:	e00f      	b.n	80070a6 <_ZN10IridiumSBD16enable9603NpowerEb+0x62>
  }
  else
  {
    IO_REGISTER &= ~IO_PWR_EN; // Clear the PWR_EN bit
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 800708c:	b25a      	sxtb	r2, r3
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f893 309e 	ldrb.w	r3, [r3, #158]	; 0x9e
 8007094:	b25b      	sxtb	r3, r3
 8007096:	43db      	mvns	r3, r3
 8007098:	b25b      	sxtb	r3, r3
 800709a:	4013      	ands	r3, r2
 800709c:	b25b      	sxtb	r3, r3
 800709e:	b2da      	uxtb	r2, r3
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
  }
  set9603pins(IO_REGISTER); // Update the pins
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 80070ac:	4619      	mov	r1, r3
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f001 ff10 	bl	8008ed4 <_ZN10IridiumSBD11set9603pinsEh>
}
 80070b4:	3708      	adds	r7, #8
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}
 80070ba:	bf00      	nop
 80070bc:	0801cac8 	.word	0x0801cac8

080070c0 <_ZN10IridiumSBD10enable9603Eb>:

void IridiumSBD::enable9603(bool enable)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b082      	sub	sp, #8
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	460b      	mov	r3, r1
 80070ca:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N manually)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	7c5b      	ldrb	r3, [r3, #17]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d004      	beq.n	80070de <_ZN10IridiumSBD10enable9603Eb+0x1e>
  {
    diagprint(F("enable9603 is only valid when using I2C on the Qwiic Iridium\r\n"));
 80070d4:	4918      	ldr	r1, [pc, #96]	; (8007138 <_ZN10IridiumSBD10enable9603Eb+0x78>)
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f001 fbd2 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 80070dc:	e028      	b.n	8007130 <_ZN10IridiumSBD10enable9603Eb+0x70>
  }

  // Enable/disable the 9603 by pulling ON_OFF high/low
  check9603pins(); // Update IO_REGISTER
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f001 febf 	bl	8008e62 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 80070e4:	78fb      	ldrb	r3, [r7, #3]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d00b      	beq.n	8007102 <_ZN10IridiumSBD10enable9603Eb+0x42>
  {
    IO_REGISTER |= IO_ON_OFF; // Set the ON_OFF bit
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f893 209c 	ldrb.w	r2, [r3, #156]	; 0x9c
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f893 309f 	ldrb.w	r3, [r3, #159]	; 0x9f
 80070f6:	4313      	orrs	r3, r2
 80070f8:	b2da      	uxtb	r2, r3
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 8007100:	e00f      	b.n	8007122 <_ZN10IridiumSBD10enable9603Eb+0x62>
  }
  else
  {
    IO_REGISTER &= ~IO_ON_OFF; // Clear the ON_OFF bit
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8007108:	b25a      	sxtb	r2, r3
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f893 309f 	ldrb.w	r3, [r3, #159]	; 0x9f
 8007110:	b25b      	sxtb	r3, r3
 8007112:	43db      	mvns	r3, r3
 8007114:	b25b      	sxtb	r3, r3
 8007116:	4013      	ands	r3, r2
 8007118:	b25b      	sxtb	r3, r3
 800711a:	b2da      	uxtb	r2, r3
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
  }
  set9603pins(IO_REGISTER); // Update the pins
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8007128:	4619      	mov	r1, r3
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f001 fed2 	bl	8008ed4 <_ZN10IridiumSBD11set9603pinsEh>
}
 8007130:	3708      	adds	r7, #8
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
 8007136:	bf00      	nop
 8007138:	0801cb10 	.word	0x0801cb10

0800713c <_ZN10IridiumSBD18clearRingIndicatorEv>:
    return(false);
  }
}

void IridiumSBD::clearRingIndicator()
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  if (useSerial) // Do nothing if we are using serial
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	7c5b      	ldrb	r3, [r3, #17]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d004      	beq.n	8007156 <_ZN10IridiumSBD18clearRingIndicatorEv+0x1a>
  {
    diagprint(F("clearRingIndicator is only valid when using I2C on the Qwiic Iridium\r\n"));
 800714c:	4912      	ldr	r1, [pc, #72]	; (8007198 <_ZN10IridiumSBD18clearRingIndicatorEv+0x5c>)
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f001 fb96 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8007154:	e01d      	b.n	8007192 <_ZN10IridiumSBD18clearRingIndicatorEv+0x56>
  }

  // Clear the 9603 RI flag
  check9603pins(); // Update IO_REGISTER
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f001 fe83 	bl	8008e62 <_ZN10IridiumSBD13check9603pinsEv>
  IO_REGISTER &= ~IO_RI; // Clear the RI bit
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8007162:	b25a      	sxtb	r2, r3
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800716a:	b25b      	sxtb	r3, r3
 800716c:	43db      	mvns	r3, r3
 800716e:	b25b      	sxtb	r3, r3
 8007170:	4013      	ands	r3, r2
 8007172:	b25b      	sxtb	r3, r3
 8007174:	b2da      	uxtb	r2, r3
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
  set9603pins(IO_REGISTER); // Update the pins
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8007182:	4619      	mov	r1, r3
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f001 fea5 	bl	8008ed4 <_ZN10IridiumSBD11set9603pinsEh>
  this->ringAsserted = false; // Also clear the ringAsserted flag
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2200      	movs	r2, #0
 800718e:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
}
 8007192:	3708      	adds	r7, #8
 8007194:	46bd      	mov	sp, r7
 8007196:	bd80      	pop	{r7, pc}
 8007198:	0801cbe0 	.word	0x0801cbe0

0800719c <_ZN10IridiumSBD21checkNetworkAvailableEv>:

bool IridiumSBD::checkNetworkAvailable()
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b082      	sub	sp, #8
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  if (useSerial) // Do nothing if we are using serial
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	7c5b      	ldrb	r3, [r3, #17]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d005      	beq.n	80071b8 <_ZN10IridiumSBD21checkNetworkAvailableEv+0x1c>
  {
    diagprint(F("checkNetworkAvailable is only valid when using I2C on the Qwiic Iridium\r\n"));
 80071ac:	4912      	ldr	r1, [pc, #72]	; (80071f8 <_ZN10IridiumSBD21checkNetworkAvailableEv+0x5c>)
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f001 fb66 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return(false);
 80071b4:	2300      	movs	r3, #0
 80071b6:	e01a      	b.n	80071ee <_ZN10IridiumSBD21checkNetworkAvailableEv+0x52>
  }

  // Check the status of the 9603 Network Available pin
  check9603pins(); // Update IO_REGISTER
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f001 fe52 	bl	8008e62 <_ZN10IridiumSBD13check9603pinsEv>
  if (IO_REGISTER &= IO_NA) // If the NA bit is set, return true
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	f893 209c 	ldrb.w	r2, [r3, #156]	; 0x9c
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80071ca:	4013      	ands	r3, r2
 80071cc:	b2da      	uxtb	r2, r3
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 80071da:	2b00      	cmp	r3, #0
 80071dc:	bf14      	ite	ne
 80071de:	2301      	movne	r3, #1
 80071e0:	2300      	moveq	r3, #0
 80071e2:	b2db      	uxtb	r3, r3
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d001      	beq.n	80071ec <_ZN10IridiumSBD21checkNetworkAvailableEv+0x50>
  {
    return(true);
 80071e8:	2301      	movs	r3, #1
 80071ea:	e000      	b.n	80071ee <_ZN10IridiumSBD21checkNetworkAvailableEv+0x52>
  }
  else
  {
    return(false);
 80071ec:	2300      	movs	r3, #0
  }
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3708      	adds	r7, #8
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
 80071f6:	bf00      	nop
 80071f8:	0801cc28 	.word	0x0801cc28

080071fc <_ZN10IridiumSBD12clearBuffersEi>:

// High-level wrapper for AT+SBDD
int IridiumSBD::clearBuffers(int buffers)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b084      	sub	sp, #16
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
 8007204:	6039      	str	r1, [r7, #0]
   if (this->reentrant)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 800720c:	2b00      	cmp	r3, #0
 800720e:	d001      	beq.n	8007214 <_ZN10IridiumSBD12clearBuffersEi+0x18>
      return ISBD_REENTRANT;
 8007210:	2309      	movs	r3, #9
 8007212:	e00d      	b.n	8007230 <_ZN10IridiumSBD12clearBuffersEi+0x34>

   this->reentrant = true;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2201      	movs	r2, #1
 8007218:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
   int ret = internalClearBuffers(buffers);
 800721c:	6839      	ldr	r1, [r7, #0]
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f001 fee2 	bl	8008fe8 <_ZN10IridiumSBD20internalClearBuffersEi>
 8007224:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
   return ret;
 800722e:	68fb      	ldr	r3, [r7, #12]
}
 8007230:	4618      	mov	r0, r3
 8007232:	3710      	adds	r7, #16
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}

08007238 <_ZN10IridiumSBD7getIMEIEPcj>:

// High-level wrapper for AT+CGSN
int IridiumSBD::getIMEI(char *IMEI, size_t bufferSize)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b086      	sub	sp, #24
 800723c:	af00      	add	r7, sp, #0
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	607a      	str	r2, [r7, #4]
   if (this->reentrant)
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 800724a:	2b00      	cmp	r3, #0
 800724c:	d001      	beq.n	8007252 <_ZN10IridiumSBD7getIMEIEPcj+0x1a>
      return ISBD_REENTRANT;
 800724e:	2309      	movs	r3, #9
 8007250:	e00e      	b.n	8007270 <_ZN10IridiumSBD7getIMEIEPcj+0x38>

   this->reentrant = true;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2201      	movs	r2, #1
 8007256:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
   int ret = internalGetIMEI(IMEI, bufferSize);
 800725a:	687a      	ldr	r2, [r7, #4]
 800725c:	68b9      	ldr	r1, [r7, #8]
 800725e:	68f8      	ldr	r0, [r7, #12]
 8007260:	f001 ff0e 	bl	8009080 <_ZN10IridiumSBD15internalGetIMEIEPcj>
 8007264:	6178      	str	r0, [r7, #20]
   this->reentrant = false;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2200      	movs	r2, #0
 800726a:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
   return ret;
 800726e:	697b      	ldr	r3, [r7, #20]
}
 8007270:	4618      	mov	r0, r3
 8007272:	3718      	adds	r7, #24
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}

08007278 <_ZN10IridiumSBD11isConnectedEv>:

//Returns true if the I2C device is connected
//Always returns true for serial
//boolean IridiumSBD::isConnected() TODO
bool IridiumSBD::isConnected()
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b082      	sub	sp, #8
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
   if (this->useSerial) // If we are using Serial
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	7c5b      	ldrb	r3, [r3, #17]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d001      	beq.n	800728c <_ZN10IridiumSBD11isConnectedEv+0x14>
   {
		return true;
 8007288:	2301      	movs	r3, #1
 800728a:	e012      	b.n	80072b2 <_ZN10IridiumSBD11isConnectedEv+0x3a>
   }
   else
   {
		wireport->beginTransmission((uint8_t)deviceaddress);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	68da      	ldr	r2, [r3, #12]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	7c1b      	ldrb	r3, [r3, #16]
 8007294:	4619      	mov	r1, r3
 8007296:	4610      	mov	r0, r2
 8007298:	f002 fd70 	bl	8009d7c <_ZN7TwoWire17beginTransmissionEh>
		return (wireport->endTransmission() == 0); // Check that the device ack's
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	68db      	ldr	r3, [r3, #12]
 80072a0:	4618      	mov	r0, r3
 80072a2:	f002 fdb5 	bl	8009e10 <_ZN7TwoWire15endTransmissionEv>
 80072a6:	4603      	mov	r3, r0
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	bf0c      	ite	eq
 80072ac:	2301      	moveq	r3, #1
 80072ae:	2300      	movne	r3, #0
 80072b0:	b2db      	uxtb	r3, r3
   }
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3708      	adds	r7, #8
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}
	...

080072bc <_ZN10IridiumSBD13internalBeginEv>:
/*
Private interface
*/

int IridiumSBD::internalBegin()
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b090      	sub	sp, #64	; 0x40
 80072c0:	af02      	add	r7, sp, #8
 80072c2:	6078      	str	r0, [r7, #4]
   diagprint(F("Calling internalBegin\r\n"));
 80072c4:	49b0      	ldr	r1, [pc, #704]	; (8007588 <_ZN10IridiumSBD13internalBeginEv+0x2cc>)
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f001 fada 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (!this->asleep)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 80072d2:	f083 0301 	eor.w	r3, r3, #1
 80072d6:	b2db      	uxtb	r3, r3
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d001      	beq.n	80072e0 <_ZN10IridiumSBD13internalBeginEv+0x24>
      return ISBD_ALREADY_AWAKE;
 80072dc:	2301      	movs	r3, #1
 80072de:	e14f      	b.n	8007580 <_ZN10IridiumSBD13internalBeginEv+0x2c4>

   if (!this->useSerial) // If we are using I2C
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	7c5b      	ldrb	r3, [r3, #17]
 80072e4:	f083 0301 	eor.w	r3, r3, #1
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d005      	beq.n	80072fa <_ZN10IridiumSBD13internalBeginEv+0x3e>
   {
      check9603pins(); // Update IO_REGISTER with the status of the 9603 pins
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f001 fdb7 	bl	8008e62 <_ZN10IridiumSBD13check9603pinsEv>
      check9603data(); // Get any waiting 9603 serial data
 80072f4:	6878      	ldr	r0, [r7, #4]
 80072f6:	f001 fce3 	bl	8008cc0 <_ZN10IridiumSBD13check9603dataEv>
   }

   power(true); // power on
 80072fa:	2101      	movs	r1, #1
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	f001 f885 	bl	800840c <_ZN10IridiumSBD5powerEb>

   bool modemAlive = false;
 8007302:	2300      	movs	r3, #0
 8007304:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

   unsigned long startupTime = 500; //ms
 8007308:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800730c:	62fb      	str	r3, [r7, #44]	; 0x2c
   for (unsigned long start = millis(); millis() - start < startupTime;)
 800730e:	f004 fb3f 	bl	800b990 <HAL_GetTick>
 8007312:	62b8      	str	r0, [r7, #40]	; 0x28
 8007314:	f004 fb3c 	bl	800b990 <HAL_GetTick>
 8007318:	4602      	mov	r2, r0
 800731a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800731c:	1ad3      	subs	r3, r2, r3
 800731e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007320:	429a      	cmp	r2, r3
 8007322:	bf8c      	ite	hi
 8007324:	2301      	movhi	r3, #1
 8007326:	2300      	movls	r3, #0
 8007328:	b2db      	uxtb	r3, r3
 800732a:	2b00      	cmp	r3, #0
 800732c:	d007      	beq.n	800733e <_ZN10IridiumSBD13internalBeginEv+0x82>
      if (cancelled())
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f000 fd84 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 8007334:	4603      	mov	r3, r0
 8007336:	2b00      	cmp	r3, #0
 8007338:	d0ec      	beq.n	8007314 <_ZN10IridiumSBD13internalBeginEv+0x58>
         return ISBD_CANCELLED;
 800733a:	2304      	movs	r3, #4
 800733c:	e120      	b.n	8007580 <_ZN10IridiumSBD13internalBeginEv+0x2c4>

   if (this->useSerial) // If we are using Serial
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	7c5b      	ldrb	r3, [r3, #17]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d002      	beq.n	800734c <_ZN10IridiumSBD13internalBeginEv+0x90>
      beginSerialPort(); // Apollo3 v2.1 Serial fix - begin the Serial port 500ms after power(true)
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f001 f900 	bl	800854c <_ZN10IridiumSBD15beginSerialPortEv>

   // Turn on modem and wait for a response from "AT" command to begin
   for (unsigned long start = millis(); !modemAlive && millis() - start < 1000UL * this->startupTimeout;)
 800734c:	f004 fb20 	bl	800b990 <HAL_GetTick>
 8007350:	6278      	str	r0, [r7, #36]	; 0x24
 8007352:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007356:	f083 0301 	eor.w	r3, r3, #1
 800735a:	b2db      	uxtb	r3, r3
 800735c:	2b00      	cmp	r3, #0
 800735e:	d00f      	beq.n	8007380 <_ZN10IridiumSBD13internalBeginEv+0xc4>
 8007360:	f004 fb16 	bl	800b990 <HAL_GetTick>
 8007364:	4602      	mov	r2, r0
 8007366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007368:	1ad2      	subs	r2, r2, r3
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800736e:	4619      	mov	r1, r3
 8007370:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007374:	fb03 f301 	mul.w	r3, r3, r1
 8007378:	429a      	cmp	r2, r3
 800737a:	d201      	bcs.n	8007380 <_ZN10IridiumSBD13internalBeginEv+0xc4>
 800737c:	2301      	movs	r3, #1
 800737e:	e000      	b.n	8007382 <_ZN10IridiumSBD13internalBeginEv+0xc6>
 8007380:	2300      	movs	r3, #0
 8007382:	2b00      	cmp	r3, #0
 8007384:	d018      	beq.n	80073b8 <_ZN10IridiumSBD13internalBeginEv+0xfc>
   {
      send(F("AT\r"));
 8007386:	2301      	movs	r3, #1
 8007388:	2201      	movs	r2, #1
 800738a:	4980      	ldr	r1, [pc, #512]	; (800758c <_ZN10IridiumSBD13internalBeginEv+0x2d0>)
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f001 f8f9 	bl	8008584 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
      modemAlive = waitForATResponse();
 8007392:	4b7f      	ldr	r3, [pc, #508]	; (8007590 <_ZN10IridiumSBD13internalBeginEv+0x2d4>)
 8007394:	9300      	str	r3, [sp, #0]
 8007396:	2300      	movs	r3, #0
 8007398:	2200      	movs	r2, #0
 800739a:	2100      	movs	r1, #0
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f000 fc8f 	bl	8007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 80073a2:	4603      	mov	r3, r0
 80073a4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      if (cancelled())
 80073a8:	6878      	ldr	r0, [r7, #4]
 80073aa:	f000 fd47 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 80073ae:	4603      	mov	r3, r0
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d0ce      	beq.n	8007352 <_ZN10IridiumSBD13internalBeginEv+0x96>
         return ISBD_CANCELLED;
 80073b4:	2304      	movs	r3, #4
 80073b6:	e0e3      	b.n	8007580 <_ZN10IridiumSBD13internalBeginEv+0x2c4>
   }

   if (!modemAlive)
 80073b8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80073bc:	f083 0301 	eor.w	r3, r3, #1
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d005      	beq.n	80073d2 <_ZN10IridiumSBD13internalBeginEv+0x116>
   {
      diagprint(F("No modem detected.\r\n"));
 80073c6:	4973      	ldr	r1, [pc, #460]	; (8007594 <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f001 fa59 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      return ISBD_NO_MODEM_DETECTED;
 80073ce:	2305      	movs	r3, #5
 80073d0:	e0d6      	b.n	8007580 <_ZN10IridiumSBD13internalBeginEv+0x2c4>
   }

   // The usual initialization sequence
   const char *strings[3] = { "ATE1\r", "AT&D0\r", "AT&K0\r" };
 80073d2:	4a71      	ldr	r2, [pc, #452]	; (8007598 <_ZN10IridiumSBD13internalBeginEv+0x2dc>)
 80073d4:	f107 0310 	add.w	r3, r7, #16
 80073d8:	ca07      	ldmia	r2, {r0, r1, r2}
 80073da:	e883 0007 	stmia.w	r3, {r0, r1, r2}
   for (int i=0; i<3; ++i)
 80073de:	2300      	movs	r3, #0
 80073e0:	633b      	str	r3, [r7, #48]	; 0x30
 80073e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073e4:	2b02      	cmp	r3, #2
 80073e6:	dc26      	bgt.n	8007436 <_ZN10IridiumSBD13internalBeginEv+0x17a>
   {
      send(strings[i]);
 80073e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80073f0:	4413      	add	r3, r2
 80073f2:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80073f6:	4619      	mov	r1, r3
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f001 f91f 	bl	800863c <_ZN10IridiumSBD4sendEPKc>
      if (!waitForATResponse())
 80073fe:	4b64      	ldr	r3, [pc, #400]	; (8007590 <_ZN10IridiumSBD13internalBeginEv+0x2d4>)
 8007400:	9300      	str	r3, [sp, #0]
 8007402:	2300      	movs	r3, #0
 8007404:	2200      	movs	r2, #0
 8007406:	2100      	movs	r1, #0
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f000 fc59 	bl	8007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 800740e:	4603      	mov	r3, r0
 8007410:	f083 0301 	eor.w	r3, r3, #1
 8007414:	b2db      	uxtb	r3, r3
 8007416:	2b00      	cmp	r3, #0
 8007418:	d009      	beq.n	800742e <_ZN10IridiumSBD13internalBeginEv+0x172>
         return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f000 fd0e 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 8007420:	4603      	mov	r3, r0
 8007422:	2b00      	cmp	r3, #0
 8007424:	d001      	beq.n	800742a <_ZN10IridiumSBD13internalBeginEv+0x16e>
 8007426:	2304      	movs	r3, #4
 8007428:	e0aa      	b.n	8007580 <_ZN10IridiumSBD13internalBeginEv+0x2c4>
 800742a:	2303      	movs	r3, #3
 800742c:	e0a8      	b.n	8007580 <_ZN10IridiumSBD13internalBeginEv+0x2c4>
   for (int i=0; i<3; ++i)
 800742e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007430:	3301      	adds	r3, #1
 8007432:	633b      	str	r3, [r7, #48]	; 0x30
 8007434:	e7d5      	b.n	80073e2 <_ZN10IridiumSBD13internalBeginEv+0x126>
   }

   // Enable or disable RING alerts as requested by user
   // By default they are on if a RING pin was supplied on constructor
   diagprint(F("Ring alerts are")); diagprint(ringAlertsEnabled ? F("") : F(" NOT")); diagprint(F(" enabled.\r\n"));
 8007436:	4959      	ldr	r1, [pc, #356]	; (800759c <_ZN10IridiumSBD13internalBeginEv+0x2e0>)
 8007438:	6878      	ldr	r0, [r7, #4]
 800743a:	f001 fa21 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 8007444:	2b00      	cmp	r3, #0
 8007446:	d001      	beq.n	800744c <_ZN10IridiumSBD13internalBeginEv+0x190>
 8007448:	4b55      	ldr	r3, [pc, #340]	; (80075a0 <_ZN10IridiumSBD13internalBeginEv+0x2e4>)
 800744a:	e000      	b.n	800744e <_ZN10IridiumSBD13internalBeginEv+0x192>
 800744c:	4b55      	ldr	r3, [pc, #340]	; (80075a4 <_ZN10IridiumSBD13internalBeginEv+0x2e8>)
 800744e:	4619      	mov	r1, r3
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f001 fa15 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8007456:	4954      	ldr	r1, [pc, #336]	; (80075a8 <_ZN10IridiumSBD13internalBeginEv+0x2ec>)
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f001 fa11 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (ringAlertsEnabled) enableRingAlerts(true); // This will clear ringAsserted and the Ring Indicator flag
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 8007464:	2b00      	cmp	r3, #0
 8007466:	d004      	beq.n	8007472 <_ZN10IridiumSBD13internalBeginEv+0x1b6>
 8007468:	2101      	movs	r1, #1
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f7ff fc99 	bl	8006da2 <_ZN10IridiumSBD16enableRingAlertsEb>
 8007470:	e009      	b.n	8007486 <_ZN10IridiumSBD13internalBeginEv+0x1ca>
   else {
	   if (!this->useSerial) clearRingIndicator(); // If ring alerts are not enabled and using I2C, make sure the Ring Indicator flag is clear
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	7c5b      	ldrb	r3, [r3, #17]
 8007476:	f083 0301 	eor.w	r3, r3, #1
 800747a:	b2db      	uxtb	r3, r3
 800747c:	2b00      	cmp	r3, #0
 800747e:	d002      	beq.n	8007486 <_ZN10IridiumSBD13internalBeginEv+0x1ca>
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f7ff fe5b 	bl	800713c <_ZN10IridiumSBD18clearRingIndicatorEv>
   }

   send(ringAlertsEnabled ? F("AT+SBDMTA=1\r") : F("AT+SBDMTA=0\r"));
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 800748c:	2b00      	cmp	r3, #0
 800748e:	d001      	beq.n	8007494 <_ZN10IridiumSBD13internalBeginEv+0x1d8>
 8007490:	4946      	ldr	r1, [pc, #280]	; (80075ac <_ZN10IridiumSBD13internalBeginEv+0x2f0>)
 8007492:	e000      	b.n	8007496 <_ZN10IridiumSBD13internalBeginEv+0x1da>
 8007494:	4946      	ldr	r1, [pc, #280]	; (80075b0 <_ZN10IridiumSBD13internalBeginEv+0x2f4>)
 8007496:	2301      	movs	r3, #1
 8007498:	2201      	movs	r2, #1
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f001 f872 	bl	8008584 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   HAL_Delay(10); //TODO Added
 80074a0:	200a      	movs	r0, #10
 80074a2:	f004 fa81 	bl	800b9a8 <HAL_Delay>
   if (!waitForATResponse())
 80074a6:	4b3a      	ldr	r3, [pc, #232]	; (8007590 <_ZN10IridiumSBD13internalBeginEv+0x2d4>)
 80074a8:	9300      	str	r3, [sp, #0]
 80074aa:	2300      	movs	r3, #0
 80074ac:	2200      	movs	r2, #0
 80074ae:	2100      	movs	r1, #0
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f000 fc05 	bl	8007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 80074b6:	4603      	mov	r3, r0
 80074b8:	f083 0301 	eor.w	r3, r3, #1
 80074bc:	b2db      	uxtb	r3, r3
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d009      	beq.n	80074d6 <_ZN10IridiumSBD13internalBeginEv+0x21a>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f000 fcba 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 80074c8:	4603      	mov	r3, r0
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d001      	beq.n	80074d2 <_ZN10IridiumSBD13internalBeginEv+0x216>
 80074ce:	2304      	movs	r3, #4
 80074d0:	e056      	b.n	8007580 <_ZN10IridiumSBD13internalBeginEv+0x2c4>
 80074d2:	2303      	movs	r3, #3
 80074d4:	e054      	b.n	8007580 <_ZN10IridiumSBD13internalBeginEv+0x2c4>

   // Decide whether the internal MSSTM workaround should be enforced on TX/RX
   // By default it is unless the firmware rev is >= TA13001
   char version[8];
   int ret = getFirmwareVersion(version, sizeof(version));
 80074d6:	f107 0308 	add.w	r3, r7, #8
 80074da:	2208      	movs	r2, #8
 80074dc:	4619      	mov	r1, r3
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f7ff fd0e 	bl	8006f00 <_ZN10IridiumSBD18getFirmwareVersionEPcj>
 80074e4:	6238      	str	r0, [r7, #32]
   if (ret != ISBD_SUCCESS)
 80074e6:	6a3b      	ldr	r3, [r7, #32]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d008      	beq.n	80074fe <_ZN10IridiumSBD13internalBeginEv+0x242>
   {
      diagprint(F("Unknown FW version\r\n"));
 80074ec:	4931      	ldr	r1, [pc, #196]	; (80075b4 <_ZN10IridiumSBD13internalBeginEv+0x2f8>)
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f001 f9c6 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      msstmWorkaroundRequested = true;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2201      	movs	r2, #1
 80074f8:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 80074fc:	e027      	b.n	800754e <_ZN10IridiumSBD13internalBeginEv+0x292>
   }
   else
   {
      diagprint(F("Firmware version is ")); diagprint(version); diagprint(F("\r\n"));
 80074fe:	492e      	ldr	r1, [pc, #184]	; (80075b8 <_ZN10IridiumSBD13internalBeginEv+0x2fc>)
 8007500:	6878      	ldr	r0, [r7, #4]
 8007502:	f001 f9bd 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8007506:	f107 0308 	add.w	r3, r7, #8
 800750a:	4619      	mov	r1, r3
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f001 f9d5 	bl	80088bc <_ZN10IridiumSBD9diagprintEPKc>
 8007512:	492a      	ldr	r1, [pc, #168]	; (80075bc <_ZN10IridiumSBD13internalBeginEv+0x300>)
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f001 f9b3 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (version[0] == 'T' && version[1] == 'A')
 800751a:	7a3b      	ldrb	r3, [r7, #8]
 800751c:	2b54      	cmp	r3, #84	; 0x54
 800751e:	d116      	bne.n	800754e <_ZN10IridiumSBD13internalBeginEv+0x292>
 8007520:	7a7b      	ldrb	r3, [r7, #9]
 8007522:	2b41      	cmp	r3, #65	; 0x41
 8007524:	d113      	bne.n	800754e <_ZN10IridiumSBD13internalBeginEv+0x292>
      {
         unsigned long ver = strtoul(version + 2, NULL, 10);
 8007526:	f107 0308 	add.w	r3, r7, #8
 800752a:	3302      	adds	r3, #2
 800752c:	220a      	movs	r2, #10
 800752e:	2100      	movs	r1, #0
 8007530:	4618      	mov	r0, r3
 8007532:	f010 ff43 	bl	80183bc <strtoul>
 8007536:	61f8      	str	r0, [r7, #28]
         msstmWorkaroundRequested = ver < ISBD_MSSTM_WORKAROUND_FW_VER;
 8007538:	69fb      	ldr	r3, [r7, #28]
 800753a:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800753e:	4293      	cmp	r3, r2
 8007540:	bf94      	ite	ls
 8007542:	2301      	movls	r3, #1
 8007544:	2300      	movhi	r3, #0
 8007546:	b2da      	uxtb	r2, r3
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
      }
   }
   diagprint(F("MSSTM workaround is")); diagprint(msstmWorkaroundRequested ? F("") : F(" NOT")); diagprint(F(" enforced.\r\n"));
 800754e:	491c      	ldr	r1, [pc, #112]	; (80075c0 <_ZN10IridiumSBD13internalBeginEv+0x304>)
 8007550:	6878      	ldr	r0, [r7, #4]
 8007552:	f001 f995 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800755c:	2b00      	cmp	r3, #0
 800755e:	d001      	beq.n	8007564 <_ZN10IridiumSBD13internalBeginEv+0x2a8>
 8007560:	4b0f      	ldr	r3, [pc, #60]	; (80075a0 <_ZN10IridiumSBD13internalBeginEv+0x2e4>)
 8007562:	e000      	b.n	8007566 <_ZN10IridiumSBD13internalBeginEv+0x2aa>
 8007564:	4b0f      	ldr	r3, [pc, #60]	; (80075a4 <_ZN10IridiumSBD13internalBeginEv+0x2e8>)
 8007566:	4619      	mov	r1, r3
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f001 f989 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 800756e:	4915      	ldr	r1, [pc, #84]	; (80075c4 <_ZN10IridiumSBD13internalBeginEv+0x308>)
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f001 f985 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   // Done!
   diagprint(F("InternalBegin: success!\r\n"));
 8007576:	4914      	ldr	r1, [pc, #80]	; (80075c8 <_ZN10IridiumSBD13internalBeginEv+0x30c>)
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f001 f981 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   return ISBD_SUCCESS;
 800757e:	2300      	movs	r3, #0
}
 8007580:	4618      	mov	r0, r3
 8007582:	3738      	adds	r7, #56	; 0x38
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}
 8007588:	0801cd00 	.word	0x0801cd00
 800758c:	0801cd18 	.word	0x0801cd18
 8007590:	0801ca00 	.word	0x0801ca00
 8007594:	0801cd1c 	.word	0x0801cd1c
 8007598:	0801cdf0 	.word	0x0801cdf0
 800759c:	0801cd34 	.word	0x0801cd34
 80075a0:	0801cd44 	.word	0x0801cd44
 80075a4:	0801cd48 	.word	0x0801cd48
 80075a8:	0801cd50 	.word	0x0801cd50
 80075ac:	0801cd5c 	.word	0x0801cd5c
 80075b0:	0801cd6c 	.word	0x0801cd6c
 80075b4:	0801cd7c 	.word	0x0801cd7c
 80075b8:	0801cd94 	.word	0x0801cd94
 80075bc:	0801cdac 	.word	0x0801cdac
 80075c0:	0801cdb0 	.word	0x0801cdb0
 80075c4:	0801cdc4 	.word	0x0801cdc4
 80075c8:	0801cdd4 	.word	0x0801cdd4

080075cc <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj>:

int IridiumSBD::internalSendReceiveSBD(const char *txTxtMessage, const uint8_t *txData, size_t txDataSize, uint8_t *rxBuffer, size_t *prxBufferSize)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b096      	sub	sp, #88	; 0x58
 80075d0:	af04      	add	r7, sp, #16
 80075d2:	60f8      	str	r0, [r7, #12]
 80075d4:	60b9      	str	r1, [r7, #8]
 80075d6:	607a      	str	r2, [r7, #4]
 80075d8:	603b      	str	r3, [r7, #0]
   diagprint(F("internalSendReceive\r\n"));
 80075da:	49a5      	ldr	r1, [pc, #660]	; (8007870 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x2a4>)
 80075dc:	68f8      	ldr	r0, [r7, #12]
 80075de:	f001 f94f 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (this->asleep)
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d001      	beq.n	80075f0 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x24>
      return ISBD_IS_ASLEEP;
 80075ec:	230a      	movs	r3, #10
 80075ee:	e289      	b.n	8007b04 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x538>

   // Binary transmission?
   if (txData && txDataSize)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	f000 8152 	beq.w	800789c <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x2d0>
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	f000 814e 	beq.w	800789c <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x2d0>
   {
      if (txDataSize > ISBD_MAX_MESSAGE_LENGTH)
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8007606:	d901      	bls.n	800760c <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x40>
         return ISBD_MSG_TOO_LONG;
 8007608:	230d      	movs	r3, #13
 800760a:	e27b      	b.n	8007b04 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x538>

      // send will use serial or wire as appropriate
      send(F("AT+SBDWB="), true, false);
 800760c:	2300      	movs	r3, #0
 800760e:	2201      	movs	r2, #1
 8007610:	4998      	ldr	r1, [pc, #608]	; (8007874 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x2a8>)
 8007612:	68f8      	ldr	r0, [r7, #12]
 8007614:	f000 ffb6 	bl	8008584 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
      send(txDataSize);
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	b29b      	uxth	r3, r3
 800761c:	4619      	mov	r1, r3
 800761e:	68f8      	ldr	r0, [r7, #12]
 8007620:	f001 f8e8 	bl	80087f4 <_ZN10IridiumSBD4sendEt>
      send(F("\r"), false);
 8007624:	2301      	movs	r3, #1
 8007626:	2200      	movs	r2, #0
 8007628:	4993      	ldr	r1, [pc, #588]	; (8007878 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x2ac>)
 800762a:	68f8      	ldr	r0, [r7, #12]
 800762c:	f000 ffaa 	bl	8008584 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
      if (!waitForATResponse(NULL, 0, NULL, "READY\r\n"))
 8007630:	4b92      	ldr	r3, [pc, #584]	; (800787c <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x2b0>)
 8007632:	9300      	str	r3, [sp, #0]
 8007634:	2300      	movs	r3, #0
 8007636:	2200      	movs	r2, #0
 8007638:	2100      	movs	r1, #0
 800763a:	68f8      	ldr	r0, [r7, #12]
 800763c:	f000 fb40 	bl	8007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8007640:	4603      	mov	r3, r0
 8007642:	f083 0301 	eor.w	r3, r3, #1
 8007646:	b2db      	uxtb	r3, r3
 8007648:	2b00      	cmp	r3, #0
 800764a:	d009      	beq.n	8007660 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x94>
         return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 800764c:	68f8      	ldr	r0, [r7, #12]
 800764e:	f000 fbf5 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 8007652:	4603      	mov	r3, r0
 8007654:	2b00      	cmp	r3, #0
 8007656:	d001      	beq.n	800765c <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x90>
 8007658:	2304      	movs	r3, #4
 800765a:	e253      	b.n	8007b04 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x538>
 800765c:	2303      	movs	r3, #3
 800765e:	e251      	b.n	8007b04 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x538>

      uint16_t checksum = 0;
 8007660:	2300      	movs	r3, #0
 8007662:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

      if (this->useSerial)
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	7c5b      	ldrb	r3, [r3, #17]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d03a      	beq.n	80076e4 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x118>
      {
         for (size_t i=0; i<txDataSize; ++i)
 800766e:	2300      	movs	r3, #0
 8007670:	643b      	str	r3, [r7, #64]	; 0x40
 8007672:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	429a      	cmp	r2, r3
 8007678:	d21a      	bcs.n	80076b0 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0xe4>
         {
            stream->write(txData[i]);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	4618      	mov	r0, r3
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	6879      	ldr	r1, [r7, #4]
 800768a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800768c:	440a      	add	r2, r1
 800768e:	7812      	ldrb	r2, [r2, #0]
 8007690:	4611      	mov	r1, r2
 8007692:	4798      	blx	r3
            checksum += (uint16_t)txData[i];
 8007694:	687a      	ldr	r2, [r7, #4]
 8007696:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007698:	4413      	add	r3, r2
 800769a:	781b      	ldrb	r3, [r3, #0]
 800769c:	b29a      	uxth	r2, r3
 800769e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80076a2:	4413      	add	r3, r2
 80076a4:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
         for (size_t i=0; i<txDataSize; ++i)
 80076a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076aa:	3301      	adds	r3, #1
 80076ac:	643b      	str	r3, [r7, #64]	; 0x40
 80076ae:	e7e0      	b.n	8007672 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0xa6>
         }
         stream->write((uint8_t)(checksum >> 8));
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	689b      	ldr	r3, [r3, #8]
 80076b4:	4618      	mov	r0, r3
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	689b      	ldr	r3, [r3, #8]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80076c2:	1212      	asrs	r2, r2, #8
 80076c4:	b2d2      	uxtb	r2, r2
 80076c6:	4611      	mov	r1, r2
 80076c8:	4798      	blx	r3
         stream->write((uint8_t)(checksum & 0xFF));
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	4618      	mov	r0, r3
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80076dc:	b2d2      	uxtb	r2, r2
 80076de:	4611      	mov	r1, r2
 80076e0:	4798      	blx	r3
 80076e2:	e092      	b.n	800780a <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x23e>
      }
      else
      {
         //lastCheck = millis(); // Update lastCheck so we enforce a full I2C_POLLING_WAIT
         // We need to make sure we don't send too much I2C data in one go (otherwise we will overflow the ATtiny841's I2C buffer)
         size_t bytes_to_send = txDataSize; // Send this many bytes in total
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	63fb      	str	r3, [r7, #60]	; 0x3c
         size_t i=0;
 80076e8:	2300      	movs	r3, #0
 80076ea:	63bb      	str	r3, [r7, #56]	; 0x38
         size_t nexti;
         while (bytes_to_send > (TINY_I2C_BUFFER_LENGTH - 3)) // If there are too many bytes to send all in one go
 80076ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076ee:	2b1d      	cmp	r3, #29
 80076f0:	d937      	bls.n	8007762 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x196>
         {
            nexti = i + (TINY_I2C_BUFFER_LENGTH - 3);
 80076f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076f4:	331d      	adds	r3, #29
 80076f6:	637b      	str	r3, [r7, #52]	; 0x34
            wireport->beginTransmission((uint8_t)deviceaddress);
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	68da      	ldr	r2, [r3, #12]
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	7c1b      	ldrb	r3, [r3, #16]
 8007700:	4619      	mov	r1, r3
 8007702:	4610      	mov	r0, r2
 8007704:	f002 fb3a 	bl	8009d7c <_ZN7TwoWire17beginTransmissionEh>
            wireport->write(DATA_REG); // Point to the serial data 'register'
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	68db      	ldr	r3, [r3, #12]
 800770c:	21ff      	movs	r1, #255	; 0xff
 800770e:	4618      	mov	r0, r3
 8007710:	f7ff fa66 	bl	8006be0 <_ZN7TwoWire5writeEi>
            for (; i<nexti; ++i)
 8007714:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007718:	429a      	cmp	r2, r3
 800771a:	d219      	bcs.n	8007750 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x184>
            {
               wireport->write(txData[i]); // Write each byte
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	68d8      	ldr	r0, [r3, #12]
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	6879      	ldr	r1, [r7, #4]
 800772a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800772c:	440a      	add	r2, r1
 800772e:	7812      	ldrb	r2, [r2, #0]
 8007730:	4611      	mov	r1, r2
 8007732:	4798      	blx	r3
               checksum += (uint16_t)txData[i];
 8007734:	687a      	ldr	r2, [r7, #4]
 8007736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007738:	4413      	add	r3, r2
 800773a:	781b      	ldrb	r3, [r3, #0]
 800773c:	b29a      	uxth	r2, r3
 800773e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8007742:	4413      	add	r3, r2
 8007744:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            for (; i<nexti; ++i)
 8007748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800774a:	3301      	adds	r3, #1
 800774c:	63bb      	str	r3, [r7, #56]	; 0x38
 800774e:	e7e1      	b.n	8007714 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x148>
            }
            bytes_to_send = bytes_to_send - (TINY_I2C_BUFFER_LENGTH - 3); // Decrease the number of bytes still to send
 8007750:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007752:	3b1d      	subs	r3, #29
 8007754:	63fb      	str	r3, [r7, #60]	; 0x3c
            wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	4618      	mov	r0, r3
 800775c:	f002 fb58 	bl	8009e10 <_ZN7TwoWire15endTransmissionEv>
         while (bytes_to_send > (TINY_I2C_BUFFER_LENGTH - 3)) // If there are too many bytes to send all in one go
 8007760:	e7c4      	b.n	80076ec <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x120>
         }
         // There are now <= (TINY_I2C_BUFFER_LENGTH - 3) bytes left to send, so send them and then release the bus
         wireport->beginTransmission((uint8_t)deviceaddress);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	68da      	ldr	r2, [r3, #12]
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	7c1b      	ldrb	r3, [r3, #16]
 800776a:	4619      	mov	r1, r3
 800776c:	4610      	mov	r0, r2
 800776e:	f002 fb05 	bl	8009d7c <_ZN7TwoWire17beginTransmissionEh>
         wireport->write(DATA_REG); // Point to the 'serial register'
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	68db      	ldr	r3, [r3, #12]
 8007776:	21ff      	movs	r1, #255	; 0xff
 8007778:	4618      	mov	r0, r3
 800777a:	f7ff fa31 	bl	8006be0 <_ZN7TwoWire5writeEi>
         for (; i<txDataSize; ++i)
 800777e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	429a      	cmp	r2, r3
 8007784:	d219      	bcs.n	80077ba <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x1ee>
         {
            wireport->write(txData[i]);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	68d8      	ldr	r0, [r3, #12]
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	68db      	ldr	r3, [r3, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	6879      	ldr	r1, [r7, #4]
 8007794:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007796:	440a      	add	r2, r1
 8007798:	7812      	ldrb	r2, [r2, #0]
 800779a:	4611      	mov	r1, r2
 800779c:	4798      	blx	r3
            checksum += (uint16_t)txData[i];
 800779e:	687a      	ldr	r2, [r7, #4]
 80077a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077a2:	4413      	add	r3, r2
 80077a4:	781b      	ldrb	r3, [r3, #0]
 80077a6:	b29a      	uxth	r2, r3
 80077a8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80077ac:	4413      	add	r3, r2
 80077ae:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
         for (; i<txDataSize; ++i)
 80077b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077b4:	3301      	adds	r3, #1
 80077b6:	63bb      	str	r3, [r7, #56]	; 0x38
 80077b8:	e7e1      	b.n	800777e <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x1b2>
         }
         wireport->write((uint8_t)(checksum >> 8));
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	68d8      	ldr	r0, [r3, #12]
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	68db      	ldr	r3, [r3, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80077ca:	1212      	asrs	r2, r2, #8
 80077cc:	b2d2      	uxtb	r2, r2
 80077ce:	4611      	mov	r1, r2
 80077d0:	4798      	blx	r3
         wireport->write((uint8_t)(checksum & 0xFF));
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	68da      	ldr	r2, [r3, #12]
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	68db      	ldr	r3, [r3, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 80077e2:	b2c9      	uxtb	r1, r1
 80077e4:	4610      	mov	r0, r2
 80077e6:	4798      	blx	r3
         if (wireport->endTransmission() != 0) //Send data and release bus
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	68db      	ldr	r3, [r3, #12]
 80077ec:	4618      	mov	r0, r3
 80077ee:	f002 fb0f 	bl	8009e10 <_ZN7TwoWire15endTransmissionEv>
 80077f2:	4603      	mov	r3, r0
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	bf14      	ite	ne
 80077f8:	2301      	movne	r3, #1
 80077fa:	2300      	moveq	r3, #0
 80077fc:	b2db      	uxtb	r3, r3
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d003      	beq.n	800780a <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x23e>
            diagprint(F("I2C write was not successful!\r\n"));
 8007802:	491f      	ldr	r1, [pc, #124]	; (8007880 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x2b4>)
 8007804:	68f8      	ldr	r0, [r7, #12]
 8007806:	f001 f83b 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      }

      consoleprint(F("["));
 800780a:	491e      	ldr	r1, [pc, #120]	; (8007884 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x2b8>)
 800780c:	68f8      	ldr	r0, [r7, #12]
 800780e:	f001 f88f 	bl	8008930 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
      consoleprint((uint16_t)txDataSize);
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	b29b      	uxth	r3, r3
 8007816:	4619      	mov	r1, r3
 8007818:	68f8      	ldr	r0, [r7, #12]
 800781a:	f001 f8c1 	bl	80089a0 <_ZN10IridiumSBD12consoleprintEt>
      consoleprint(F(" bytes]"));
 800781e:	491a      	ldr	r1, [pc, #104]	; (8007888 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x2bc>)
 8007820:	68f8      	ldr	r0, [r7, #12]
 8007822:	f001 f885 	bl	8008930 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>

      diagprint(F("Checksum:"));
 8007826:	4919      	ldr	r1, [pc, #100]	; (800788c <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x2c0>)
 8007828:	68f8      	ldr	r0, [r7, #12]
 800782a:	f001 f829 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      diagprint(checksum);
 800782e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8007832:	4619      	mov	r1, r3
 8007834:	68f8      	ldr	r0, [r7, #12]
 8007836:	f001 f85b 	bl	80088f0 <_ZN10IridiumSBD9diagprintEt>
      diagprint(F("\r\n"));
 800783a:	4915      	ldr	r1, [pc, #84]	; (8007890 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x2c4>)
 800783c:	68f8      	ldr	r0, [r7, #12]
 800783e:	f001 f81f 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

      if (!waitForATResponse(NULL, 0, NULL, "0\r\n\r\nOK\r\n"))
 8007842:	4b14      	ldr	r3, [pc, #80]	; (8007894 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x2c8>)
 8007844:	9300      	str	r3, [sp, #0]
 8007846:	2300      	movs	r3, #0
 8007848:	2200      	movs	r2, #0
 800784a:	2100      	movs	r1, #0
 800784c:	68f8      	ldr	r0, [r7, #12]
 800784e:	f000 fa37 	bl	8007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8007852:	4603      	mov	r3, r0
 8007854:	f083 0301 	eor.w	r3, r3, #1
 8007858:	b2db      	uxtb	r3, r3
 800785a:	2b00      	cmp	r3, #0
 800785c:	f000 8091 	beq.w	8007982 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x3b6>
         return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8007860:	68f8      	ldr	r0, [r7, #12]
 8007862:	f000 faeb 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 8007866:	4603      	mov	r3, r0
 8007868:	2b00      	cmp	r3, #0
 800786a:	d015      	beq.n	8007898 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x2cc>
 800786c:	2304      	movs	r3, #4
 800786e:	e149      	b.n	8007b04 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x538>
 8007870:	0801cdfc 	.word	0x0801cdfc
 8007874:	0801ce14 	.word	0x0801ce14
 8007878:	0801ce20 	.word	0x0801ce20
 800787c:	0801ce24 	.word	0x0801ce24
 8007880:	0801ce2c 	.word	0x0801ce2c
 8007884:	0801ce4c 	.word	0x0801ce4c
 8007888:	0801ce50 	.word	0x0801ce50
 800788c:	0801ce58 	.word	0x0801ce58
 8007890:	0801cdac 	.word	0x0801cdac
 8007894:	0801ce64 	.word	0x0801ce64
 8007898:	2303      	movs	r3, #3
 800789a:	e133      	b.n	8007b04 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x538>
   }

   else // Text transmission
   {
#if true // use long string implementation
      if (txTxtMessage == NULL) // It's ok to have a NULL txtTxtMessage if the transaction is RX only
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d11d      	bne.n	80078de <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x312>
      {
         send(F("AT+SBDWT=\r"));
 80078a2:	2301      	movs	r3, #1
 80078a4:	2201      	movs	r2, #1
 80078a6:	4999      	ldr	r1, [pc, #612]	; (8007b0c <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x540>)
 80078a8:	68f8      	ldr	r0, [r7, #12]
 80078aa:	f000 fe6b 	bl	8008584 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
         if (!waitForATResponse())
 80078ae:	4b98      	ldr	r3, [pc, #608]	; (8007b10 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x544>)
 80078b0:	9300      	str	r3, [sp, #0]
 80078b2:	2300      	movs	r3, #0
 80078b4:	2200      	movs	r2, #0
 80078b6:	2100      	movs	r1, #0
 80078b8:	68f8      	ldr	r0, [r7, #12]
 80078ba:	f000 fa01 	bl	8007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 80078be:	4603      	mov	r3, r0
 80078c0:	f083 0301 	eor.w	r3, r3, #1
 80078c4:	b2db      	uxtb	r3, r3
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d05c      	beq.n	8007984 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x3b8>
            return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 80078ca:	68f8      	ldr	r0, [r7, #12]
 80078cc:	f000 fab6 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 80078d0:	4603      	mov	r3, r0
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d001      	beq.n	80078da <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x30e>
 80078d6:	2304      	movs	r3, #4
 80078d8:	e114      	b.n	8007b04 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x538>
 80078da:	2303      	movs	r3, #3
 80078dc:	e112      	b.n	8007b04 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x538>
      }
      else
      {
         // remove any embedded \r
         char *p = strchr(txTxtMessage, '\r');
 80078de:	210d      	movs	r1, #13
 80078e0:	68b8      	ldr	r0, [r7, #8]
 80078e2:	f00f fdae 	bl	8017442 <strchr>
 80078e6:	6338      	str	r0, [r7, #48]	; 0x30
         if (p) *p = 0;
 80078e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d002      	beq.n	80078f4 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x328>
 80078ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078f0:	2200      	movs	r2, #0
 80078f2:	701a      	strb	r2, [r3, #0]
         if (strlen(txTxtMessage) > ISBD_MAX_MESSAGE_LENGTH)
 80078f4:	68b8      	ldr	r0, [r7, #8]
 80078f6:	f7f8 fc85 	bl	8000204 <strlen>
 80078fa:	4603      	mov	r3, r0
 80078fc:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8007900:	d901      	bls.n	8007906 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x33a>
            return ISBD_MSG_TOO_LONG;
 8007902:	230d      	movs	r3, #13
 8007904:	e0fe      	b.n	8007b04 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x538>
         send(F("AT+SBDWT\r"));
 8007906:	2301      	movs	r3, #1
 8007908:	2201      	movs	r2, #1
 800790a:	4982      	ldr	r1, [pc, #520]	; (8007b14 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x548>)
 800790c:	68f8      	ldr	r0, [r7, #12]
 800790e:	f000 fe39 	bl	8008584 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
         if (!waitForATResponse(NULL, 0, NULL, "READY\r\n"))
 8007912:	4b81      	ldr	r3, [pc, #516]	; (8007b18 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x54c>)
 8007914:	9300      	str	r3, [sp, #0]
 8007916:	2300      	movs	r3, #0
 8007918:	2200      	movs	r2, #0
 800791a:	2100      	movs	r1, #0
 800791c:	68f8      	ldr	r0, [r7, #12]
 800791e:	f000 f9cf 	bl	8007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8007922:	4603      	mov	r3, r0
 8007924:	f083 0301 	eor.w	r3, r3, #1
 8007928:	b2db      	uxtb	r3, r3
 800792a:	2b00      	cmp	r3, #0
 800792c:	d009      	beq.n	8007942 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x376>
            return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 800792e:	68f8      	ldr	r0, [r7, #12]
 8007930:	f000 fa84 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 8007934:	4603      	mov	r3, r0
 8007936:	2b00      	cmp	r3, #0
 8007938:	d001      	beq.n	800793e <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x372>
 800793a:	2304      	movs	r3, #4
 800793c:	e0e2      	b.n	8007b04 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x538>
 800793e:	2303      	movs	r3, #3
 8007940:	e0e0      	b.n	8007b04 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x538>
         sendlong(txTxtMessage);
 8007942:	68b9      	ldr	r1, [r7, #8]
 8007944:	68f8      	ldr	r0, [r7, #12]
 8007946:	f000 fec5 	bl	80086d4 <_ZN10IridiumSBD8sendlongEPKc>
         send("\r");
 800794a:	4974      	ldr	r1, [pc, #464]	; (8007b1c <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x550>)
 800794c:	68f8      	ldr	r0, [r7, #12]
 800794e:	f000 fe75 	bl	800863c <_ZN10IridiumSBD4sendEPKc>
         if (!waitForATResponse(NULL, 0, NULL, "0\r\n\r\nOK\r\n"))
 8007952:	4b73      	ldr	r3, [pc, #460]	; (8007b20 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x554>)
 8007954:	9300      	str	r3, [sp, #0]
 8007956:	2300      	movs	r3, #0
 8007958:	2200      	movs	r2, #0
 800795a:	2100      	movs	r1, #0
 800795c:	68f8      	ldr	r0, [r7, #12]
 800795e:	f000 f9af 	bl	8007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8007962:	4603      	mov	r3, r0
 8007964:	f083 0301 	eor.w	r3, r3, #1
 8007968:	b2db      	uxtb	r3, r3
 800796a:	2b00      	cmp	r3, #0
 800796c:	d00a      	beq.n	8007984 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x3b8>
            return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 800796e:	68f8      	ldr	r0, [r7, #12]
 8007970:	f000 fa64 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 8007974:	4603      	mov	r3, r0
 8007976:	2b00      	cmp	r3, #0
 8007978:	d001      	beq.n	800797e <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x3b2>
 800797a:	2304      	movs	r3, #4
 800797c:	e0c2      	b.n	8007b04 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x538>
 800797e:	2303      	movs	r3, #3
 8007980:	e0c0      	b.n	8007b04 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x538>
         return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8007982:	bf00      	nop
         return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
#endif
   }

   // Long SBDIX loop begins here
   for (unsigned long start = millis(); millis() - start < 1000UL * this->sendReceiveTimeout;)
 8007984:	f004 f804 	bl	800b990 <HAL_GetTick>
 8007988:	62f8      	str	r0, [r7, #44]	; 0x2c
 800798a:	f004 f801 	bl	800b990 <HAL_GetTick>
 800798e:	4602      	mov	r2, r0
 8007990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007992:	1ad2      	subs	r2, r2, r3
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007998:	4619      	mov	r1, r3
 800799a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800799e:	fb03 f301 	mul.w	r3, r3, r1
 80079a2:	429a      	cmp	r2, r3
 80079a4:	bf34      	ite	cc
 80079a6:	2301      	movcc	r3, #1
 80079a8:	2300      	movcs	r3, #0
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	f000 80a4 	beq.w	8007afa <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x52e>
   {
      bool okToProceed = true;
 80079b2:	2301      	movs	r3, #1
 80079b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      if (this->msstmWorkaroundRequested)
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d00e      	beq.n	80079e0 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x414>
      {
         okToProceed = false;
 80079c2:	2300      	movs	r3, #0
 80079c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
         int ret = internalMSSTMWorkaround(okToProceed);
 80079c8:	f107 0323 	add.w	r3, r7, #35	; 0x23
 80079cc:	4619      	mov	r1, r3
 80079ce:	68f8      	ldr	r0, [r7, #12]
 80079d0:	f000 f902 	bl	8007bd8 <_ZN10IridiumSBD23internalMSSTMWorkaroundERb>
 80079d4:	62b8      	str	r0, [r7, #40]	; 0x28
         if (ret != ISBD_SUCCESS)
 80079d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d001      	beq.n	80079e0 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x414>
            return ret;
 80079dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079de:	e091      	b.n	8007b04 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x538>
      }

      if (okToProceed)
 80079e0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d077      	beq.n	8007ad8 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x50c>
      {
         uint16_t moCode = 0, moMSN = 0, mtCode = 0, mtMSN = 0, mtLen = 0, mtRemaining = 0;
 80079e8:	2300      	movs	r3, #0
 80079ea:	843b      	strh	r3, [r7, #32]
 80079ec:	2300      	movs	r3, #0
 80079ee:	83fb      	strh	r3, [r7, #30]
 80079f0:	2300      	movs	r3, #0
 80079f2:	83bb      	strh	r3, [r7, #28]
 80079f4:	2300      	movs	r3, #0
 80079f6:	837b      	strh	r3, [r7, #26]
 80079f8:	2300      	movs	r3, #0
 80079fa:	833b      	strh	r3, [r7, #24]
 80079fc:	2300      	movs	r3, #0
 80079fe:	82fb      	strh	r3, [r7, #22]
         int ret = doSBDIX(moCode, moMSN, mtCode, mtMSN, mtLen, mtRemaining);
 8007a00:	f107 001c 	add.w	r0, r7, #28
 8007a04:	f107 021e 	add.w	r2, r7, #30
 8007a08:	f107 0120 	add.w	r1, r7, #32
 8007a0c:	f107 0316 	add.w	r3, r7, #22
 8007a10:	9302      	str	r3, [sp, #8]
 8007a12:	f107 0318 	add.w	r3, r7, #24
 8007a16:	9301      	str	r3, [sp, #4]
 8007a18:	f107 031a 	add.w	r3, r7, #26
 8007a1c:	9300      	str	r3, [sp, #0]
 8007a1e:	4603      	mov	r3, r0
 8007a20:	68f8      	ldr	r0, [r7, #12]
 8007a22:	f000 fa3b 	bl	8007e9c <_ZN10IridiumSBD7doSBDIXERtS0_S0_S0_S0_S0_>
 8007a26:	6278      	str	r0, [r7, #36]	; 0x24
         if (ret != ISBD_SUCCESS)
 8007a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d001      	beq.n	8007a32 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x466>
            return ret;
 8007a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a30:	e068      	b.n	8007b04 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x538>

         diagprint(F("SBDIX MO code: "));
 8007a32:	493c      	ldr	r1, [pc, #240]	; (8007b24 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x558>)
 8007a34:	68f8      	ldr	r0, [r7, #12]
 8007a36:	f000 ff23 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
         diagprint(moCode);
 8007a3a:	8c3b      	ldrh	r3, [r7, #32]
 8007a3c:	4619      	mov	r1, r3
 8007a3e:	68f8      	ldr	r0, [r7, #12]
 8007a40:	f000 ff56 	bl	80088f0 <_ZN10IridiumSBD9diagprintEt>
         diagprint(F("\r\n"));
 8007a44:	4938      	ldr	r1, [pc, #224]	; (8007b28 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x55c>)
 8007a46:	68f8      	ldr	r0, [r7, #12]
 8007a48:	f000 ff1a 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

         if (moCode <= 4) // this range indicates successful return!
 8007a4c:	8c3b      	ldrh	r3, [r7, #32]
 8007a4e:	2b04      	cmp	r3, #4
 8007a50:	d820      	bhi.n	8007a94 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x4c8>
         {
            diagprint(F("SBDIX success!\r\n"));
 8007a52:	4936      	ldr	r1, [pc, #216]	; (8007b2c <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x560>)
 8007a54:	68f8      	ldr	r0, [r7, #12]
 8007a56:	f000 ff13 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

            this->remainingMessages = mtRemaining;
 8007a5a:	8afb      	ldrh	r3, [r7, #22]
 8007a5c:	461a      	mov	r2, r3
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	675a      	str	r2, [r3, #116]	; 0x74
            if (mtCode == 1 && rxBuffer) // retrieved 1 message
 8007a62:	8bbb      	ldrh	r3, [r7, #28]
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d10d      	bne.n	8007a84 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x4b8>
 8007a68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d00a      	beq.n	8007a84 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x4b8>
            {
               diagprint(F("Incoming message!\r\n"));
 8007a6e:	4930      	ldr	r1, [pc, #192]	; (8007b30 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x564>)
 8007a70:	68f8      	ldr	r0, [r7, #12]
 8007a72:	f000 ff05 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
               return doSBDRB(rxBuffer, prxBufferSize);
 8007a76:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007a78:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007a7a:	68f8      	ldr	r0, [r7, #12]
 8007a7c:	f000 fa74 	bl	8007f68 <_ZN10IridiumSBD7doSBDRBEPhPj>
 8007a80:	4603      	mov	r3, r0
 8007a82:	e028      	b.n	8007ad6 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x50a>
            }

            else
            {
               // No data returned
               if (prxBufferSize)
 8007a84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d002      	beq.n	8007a90 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x4c4>
                  *prxBufferSize = 0;
 8007a8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	601a      	str	r2, [r3, #0]
            }
            return ISBD_SUCCESS;
 8007a90:	2300      	movs	r3, #0
 8007a92:	e020      	b.n	8007ad6 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x50a>
         }

         else if (moCode == 12 || moCode == 14 || moCode == 16) // fatal failure: no retry
 8007a94:	8c3b      	ldrh	r3, [r7, #32]
 8007a96:	2b0c      	cmp	r3, #12
 8007a98:	d005      	beq.n	8007aa6 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x4da>
 8007a9a:	8c3b      	ldrh	r3, [r7, #32]
 8007a9c:	2b0e      	cmp	r3, #14
 8007a9e:	d002      	beq.n	8007aa6 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x4da>
 8007aa0:	8c3b      	ldrh	r3, [r7, #32]
 8007aa2:	2b10      	cmp	r3, #16
 8007aa4:	d105      	bne.n	8007ab2 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x4e6>
         {
            diagprint(F("SBDIX fatal!\r\n"));
 8007aa6:	4923      	ldr	r1, [pc, #140]	; (8007b34 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x568>)
 8007aa8:	68f8      	ldr	r0, [r7, #12]
 8007aaa:	f000 fee9 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
            return ISBD_SBDIX_FATAL_ERROR;
 8007aae:	2306      	movs	r3, #6
 8007ab0:	e011      	b.n	8007ad6 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x50a>
         }

         else // retry
         {
            diagprint(F("Waiting for SBDIX retry...\r\n"));
 8007ab2:	4921      	ldr	r1, [pc, #132]	; (8007b38 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x56c>)
 8007ab4:	68f8      	ldr	r0, [r7, #12]
 8007ab6:	f000 fee3 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
            if (!noBlockWait(sbdixInterval))
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007abe:	4619      	mov	r1, r3
 8007ac0:	68f8      	ldr	r0, [r7, #12]
 8007ac2:	f000 f8d7 	bl	8007c74 <_ZN10IridiumSBD11noBlockWaitEi>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	f083 0301 	eor.w	r3, r3, #1
 8007acc:	b2db      	uxtb	r3, r3
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	f43f af5b 	beq.w	800798a <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x3be>
               return ISBD_CANCELLED;
 8007ad4:	2304      	movs	r3, #4
            return ret;
 8007ad6:	e015      	b.n	8007b04 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x538>
         }
      }

      else // MSSTM check fail
      {
         diagprint(F("Waiting for MSSTM retry...\r\n"));
 8007ad8:	4918      	ldr	r1, [pc, #96]	; (8007b3c <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x570>)
 8007ada:	68f8      	ldr	r0, [r7, #12]
 8007adc:	f000 fed0 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
         if (!noBlockWait(ISBD_MSSTM_RETRY_INTERVAL))
 8007ae0:	210a      	movs	r1, #10
 8007ae2:	68f8      	ldr	r0, [r7, #12]
 8007ae4:	f000 f8c6 	bl	8007c74 <_ZN10IridiumSBD11noBlockWaitEi>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	f083 0301 	eor.w	r3, r3, #1
 8007aee:	b2db      	uxtb	r3, r3
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	f43f af4a 	beq.w	800798a <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x3be>
            return ISBD_CANCELLED;
 8007af6:	2304      	movs	r3, #4
 8007af8:	e004      	b.n	8007b04 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x538>
      }
   } // big wait loop

   diagprint(F("SBDIX timeout!\r\n"));
 8007afa:	4911      	ldr	r1, [pc, #68]	; (8007b40 <_ZN10IridiumSBD22internalSendReceiveSBDEPKcPKhjPhPj+0x574>)
 8007afc:	68f8      	ldr	r0, [r7, #12]
 8007afe:	f000 febf 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   return ISBD_SENDRECEIVE_TIMEOUT;
 8007b02:	2307      	movs	r3, #7
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	3748      	adds	r7, #72	; 0x48
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bd80      	pop	{r7, pc}
 8007b0c:	0801ce70 	.word	0x0801ce70
 8007b10:	0801ca00 	.word	0x0801ca00
 8007b14:	0801ce7c 	.word	0x0801ce7c
 8007b18:	0801ce24 	.word	0x0801ce24
 8007b1c:	0801ce20 	.word	0x0801ce20
 8007b20:	0801ce64 	.word	0x0801ce64
 8007b24:	0801ce88 	.word	0x0801ce88
 8007b28:	0801cdac 	.word	0x0801cdac
 8007b2c:	0801ce98 	.word	0x0801ce98
 8007b30:	0801ceac 	.word	0x0801ceac
 8007b34:	0801cec0 	.word	0x0801cec0
 8007b38:	0801ced0 	.word	0x0801ced0
 8007b3c:	0801cef0 	.word	0x0801cef0
 8007b40:	0801cf10 	.word	0x0801cf10

08007b44 <_ZN10IridiumSBD24internalGetSignalQualityERi>:

int IridiumSBD::internalGetSignalQuality(int &quality)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b086      	sub	sp, #24
 8007b48:	af02      	add	r7, sp, #8
 8007b4a:	6078      	str	r0, [r7, #4]
 8007b4c:	6039      	str	r1, [r7, #0]
   if (this->asleep)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d001      	beq.n	8007b5c <_ZN10IridiumSBD24internalGetSignalQualityERi+0x18>
      return ISBD_IS_ASLEEP;
 8007b58:	230a      	movs	r3, #10
 8007b5a:	e032      	b.n	8007bc2 <_ZN10IridiumSBD24internalGetSignalQualityERi+0x7e>

   char csqResponseBuf[2];

   send(F("AT+CSQ\r"));
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	2201      	movs	r2, #1
 8007b60:	491a      	ldr	r1, [pc, #104]	; (8007bcc <_ZN10IridiumSBD24internalGetSignalQualityERi+0x88>)
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f000 fd0e 	bl	8008584 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(csqResponseBuf, sizeof(csqResponseBuf), "+CSQ:"))
 8007b68:	f107 010c 	add.w	r1, r7, #12
 8007b6c:	4b18      	ldr	r3, [pc, #96]	; (8007bd0 <_ZN10IridiumSBD24internalGetSignalQualityERi+0x8c>)
 8007b6e:	9300      	str	r3, [sp, #0]
 8007b70:	4b18      	ldr	r3, [pc, #96]	; (8007bd4 <_ZN10IridiumSBD24internalGetSignalQualityERi+0x90>)
 8007b72:	2202      	movs	r2, #2
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f000 f8a3 	bl	8007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8007b7a:	4603      	mov	r3, r0
 8007b7c:	f083 0301 	eor.w	r3, r3, #1
 8007b80:	b2db      	uxtb	r3, r3
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d009      	beq.n	8007b9a <_ZN10IridiumSBD24internalGetSignalQualityERi+0x56>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 f958 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d001      	beq.n	8007b96 <_ZN10IridiumSBD24internalGetSignalQualityERi+0x52>
 8007b92:	2304      	movs	r3, #4
 8007b94:	e015      	b.n	8007bc2 <_ZN10IridiumSBD24internalGetSignalQualityERi+0x7e>
 8007b96:	2303      	movs	r3, #3
 8007b98:	e013      	b.n	8007bc2 <_ZN10IridiumSBD24internalGetSignalQualityERi+0x7e>

   if (isdigit(csqResponseBuf[0]))
 8007b9a:	7b3b      	ldrb	r3, [r7, #12]
 8007b9c:	3b30      	subs	r3, #48	; 0x30
 8007b9e:	2b09      	cmp	r3, #9
 8007ba0:	bf94      	ite	ls
 8007ba2:	2301      	movls	r3, #1
 8007ba4:	2300      	movhi	r3, #0
 8007ba6:	b2db      	uxtb	r3, r3
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d009      	beq.n	8007bc0 <_ZN10IridiumSBD24internalGetSignalQualityERi+0x7c>
   {
      quality = atoi(csqResponseBuf);
 8007bac:	f107 030c 	add.w	r3, r7, #12
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f00d fe36 	bl	8015822 <atoi>
 8007bb6:	4602      	mov	r2, r0
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	601a      	str	r2, [r3, #0]
      return ISBD_SUCCESS;
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	e000      	b.n	8007bc2 <_ZN10IridiumSBD24internalGetSignalQualityERi+0x7e>
   }

   return ISBD_PROTOCOL_ERROR;
 8007bc0:	2303      	movs	r3, #3
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3710      	adds	r7, #16
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
 8007bca:	bf00      	nop
 8007bcc:	0801cf24 	.word	0x0801cf24
 8007bd0:	0801ca00 	.word	0x0801ca00
 8007bd4:	0801cf2c 	.word	0x0801cf2c

08007bd8 <_ZN10IridiumSBD23internalMSSTMWorkaroundERb>:

int IridiumSBD::internalMSSTMWorkaround(bool &okToProceed)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b08a      	sub	sp, #40	; 0x28
 8007bdc:	af02      	add	r7, sp, #8
 8007bde:	6078      	str	r0, [r7, #4]
 8007be0:	6039      	str	r1, [r7, #0]
   satellite. Ensuring that the received signal strength reported in response to AT command +CSQ and +CIER is above 2-3 bars
   before attempting SBD communication will protect against lockout.
   */
   char msstmResponseBuf[24];

   send(F("AT-MSSTM\r"));
 8007be2:	2301      	movs	r3, #1
 8007be4:	2201      	movs	r2, #1
 8007be6:	4917      	ldr	r1, [pc, #92]	; (8007c44 <_ZN10IridiumSBD23internalMSSTMWorkaroundERb+0x6c>)
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f000 fccb 	bl	8008584 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(msstmResponseBuf, sizeof(msstmResponseBuf), "-MSSTM: "))
 8007bee:	f107 0108 	add.w	r1, r7, #8
 8007bf2:	4b15      	ldr	r3, [pc, #84]	; (8007c48 <_ZN10IridiumSBD23internalMSSTMWorkaroundERb+0x70>)
 8007bf4:	9300      	str	r3, [sp, #0]
 8007bf6:	4b15      	ldr	r3, [pc, #84]	; (8007c4c <_ZN10IridiumSBD23internalMSSTMWorkaroundERb+0x74>)
 8007bf8:	2218      	movs	r2, #24
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f000 f860 	bl	8007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8007c00:	4603      	mov	r3, r0
 8007c02:	f083 0301 	eor.w	r3, r3, #1
 8007c06:	b2db      	uxtb	r3, r3
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d009      	beq.n	8007c20 <_ZN10IridiumSBD23internalMSSTMWorkaroundERb+0x48>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f000 f915 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 8007c12:	4603      	mov	r3, r0
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d001      	beq.n	8007c1c <_ZN10IridiumSBD23internalMSSTMWorkaroundERb+0x44>
 8007c18:	2304      	movs	r3, #4
 8007c1a:	e00e      	b.n	8007c3a <_ZN10IridiumSBD23internalMSSTMWorkaroundERb+0x62>
 8007c1c:	2303      	movs	r3, #3
 8007c1e:	e00c      	b.n	8007c3a <_ZN10IridiumSBD23internalMSSTMWorkaroundERb+0x62>

   // Response buf now contains either an 8-digit number or the string "no network service"
   okToProceed = isxdigit(msstmResponseBuf[0]);
 8007c20:	7a3b      	ldrb	r3, [r7, #8]
 8007c22:	4618      	mov	r0, r3
 8007c24:	f00d ff26 	bl	8015a74 <isxdigit>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	bf14      	ite	ne
 8007c2e:	2301      	movne	r3, #1
 8007c30:	2300      	moveq	r3, #0
 8007c32:	b2da      	uxtb	r2, r3
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	701a      	strb	r2, [r3, #0]
   return ISBD_SUCCESS;
 8007c38:	2300      	movs	r3, #0
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3720      	adds	r7, #32
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}
 8007c42:	bf00      	nop
 8007c44:	0801c9e8 	.word	0x0801c9e8
 8007c48:	0801ca00 	.word	0x0801ca00
 8007c4c:	0801c9f4 	.word	0x0801c9f4

08007c50 <_ZN10IridiumSBD13internalSleepEv>:

int IridiumSBD::internalSleep()
{
 8007c50:	b480      	push	{r7}
 8007c52:	b083      	sub	sp, #12
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
   if (this->asleep)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d001      	beq.n	8007c66 <_ZN10IridiumSBD13internalSleepEv+0x16>
      return ISBD_IS_ASLEEP;
 8007c62:	230a      	movs	r3, #10
 8007c64:	e000      	b.n	8007c68 <_ZN10IridiumSBD13internalSleepEv+0x18>

   if (!waitForATResponse())
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
#endif

   return ISBD_SUCCESS;
 8007c66:	2300      	movs	r3, #0
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	370c      	adds	r7, #12
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr

08007c74 <_ZN10IridiumSBD11noBlockWaitEi>:

bool IridiumSBD::noBlockWait(int seconds)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b084      	sub	sp, #16
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	6039      	str	r1, [r7, #0]
   for (unsigned long start=millis(); millis() - start < 1000UL * seconds;)
 8007c7e:	f003 fe87 	bl	800b990 <HAL_GetTick>
 8007c82:	60f8      	str	r0, [r7, #12]
 8007c84:	f003 fe84 	bl	800b990 <HAL_GetTick>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	1ad2      	subs	r2, r2, r3
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007c94:	fb01 f303 	mul.w	r3, r1, r3
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	bf34      	ite	cc
 8007c9c:	2301      	movcc	r3, #1
 8007c9e:	2300      	movcs	r3, #0
 8007ca0:	b2db      	uxtb	r3, r3
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d007      	beq.n	8007cb6 <_ZN10IridiumSBD11noBlockWaitEi+0x42>
      if (cancelled())
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f000 f8c8 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 8007cac:	4603      	mov	r3, r0
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d0e8      	beq.n	8007c84 <_ZN10IridiumSBD11noBlockWaitEi+0x10>
         return false;
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	e000      	b.n	8007cb8 <_ZN10IridiumSBD11noBlockWaitEi+0x44>

   return true;
 8007cb6:	2301      	movs	r3, #1
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3710      	adds	r7, #16
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}

08007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>:

// Wait for response from previous AT command.  This process terminates when "terminator" string is seen or upon timeout.
// If "prompt" string is provided (example "+CSQ:"), then all characters following prompt up to the next CRLF are
// stored in response buffer for later parsing by caller.
bool IridiumSBD::waitForATResponse(char *response, int responseSize, const char *prompt, const char *terminator)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b08a      	sub	sp, #40	; 0x28
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	60f8      	str	r0, [r7, #12]
 8007cc8:	60b9      	str	r1, [r7, #8]
 8007cca:	607a      	str	r2, [r7, #4]
 8007ccc:	603b      	str	r3, [r7, #0]
   diagprint(F("Waiting for response "));
 8007cce:	4959      	ldr	r1, [pc, #356]	; (8007e34 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x174>)
 8007cd0:	68f8      	ldr	r0, [r7, #12]
 8007cd2:	f000 fdd5 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   diagprint(terminator);
 8007cd6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007cd8:	68f8      	ldr	r0, [r7, #12]
 8007cda:	f000 fdef 	bl	80088bc <_ZN10IridiumSBD9diagprintEPKc>
   this->print((char*) terminator); //TODO doesn't print otherwise
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007ce4:	4798      	blx	r3
   diagprint(F("\r\n"));
 8007ce6:	4954      	ldr	r1, [pc, #336]	; (8007e38 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x178>)
 8007ce8:	68f8      	ldr	r0, [r7, #12]
 8007cea:	f000 fdc9 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (response)
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d005      	beq.n	8007d00 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x40>
      memset(response, 0, responseSize);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	461a      	mov	r2, r3
 8007cf8:	2100      	movs	r1, #0
 8007cfa:	68b8      	ldr	r0, [r7, #8]
 8007cfc:	f00e f814 	bl	8015d28 <memset>

   int matchPromptPos = 0; // Matches chars in prompt
 8007d00:	2300      	movs	r3, #0
 8007d02:	627b      	str	r3, [r7, #36]	; 0x24
   int matchTerminatorPos = 0; // Matches chars in terminator
 8007d04:	2300      	movs	r3, #0
 8007d06:	623b      	str	r3, [r7, #32]
   enum {LOOKING_FOR_PROMPT, GATHERING_RESPONSE, LOOKING_FOR_TERMINATOR};
   int promptState = prompt ? LOOKING_FOR_PROMPT : LOOKING_FOR_TERMINATOR;
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d001      	beq.n	8007d12 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x52>
 8007d0e:	2300      	movs	r3, #0
 8007d10:	e000      	b.n	8007d14 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x54>
 8007d12:	2302      	movs	r3, #2
 8007d14:	61fb      	str	r3, [r7, #28]
   //consoleprint(F("<< ")); //TODO If we comment out this it looks cleaner in the serial

   for (unsigned long start=millis(); millis() - start < 1000UL * atTimeout;)
 8007d16:	f003 fe3b 	bl	800b990 <HAL_GetTick>
 8007d1a:	61b8      	str	r0, [r7, #24]
 8007d1c:	f003 fe38 	bl	800b990 <HAL_GetTick>
 8007d20:	4602      	mov	r2, r0
 8007d22:	69bb      	ldr	r3, [r7, #24]
 8007d24:	1ad2      	subs	r2, r2, r3
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d2a:	4619      	mov	r1, r3
 8007d2c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007d30:	fb03 f301 	mul.w	r3, r3, r1
 8007d34:	429a      	cmp	r2, r3
 8007d36:	bf34      	ite	cc
 8007d38:	2301      	movcc	r3, #1
 8007d3a:	2300      	movcs	r3, #0
 8007d3c:	b2db      	uxtb	r3, r3
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d072      	beq.n	8007e28 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x168>
   {
      if (cancelled())
 8007d42:	68f8      	ldr	r0, [r7, #12]
 8007d44:	f000 f87a 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d001      	beq.n	8007d52 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x92>
         return false;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	e06b      	b.n	8007e2a <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x16a>

      while (filteredavailable() > 0)
 8007d52:	68f8      	ldr	r0, [r7, #12]
 8007d54:	f000 ff52 	bl	8008bfc <_ZN10IridiumSBD17filteredavailableEv>
 8007d58:	4603      	mov	r3, r0
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	bfcc      	ite	gt
 8007d5e:	2301      	movgt	r3, #1
 8007d60:	2300      	movle	r3, #0
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d0d9      	beq.n	8007d1c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x5c>
      {
         char c = filteredread();
 8007d68:	68f8      	ldr	r0, [r7, #12]
 8007d6a:	f000 ff63 	bl	8008c34 <_ZN10IridiumSBD12filteredreadEv>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	75fb      	strb	r3, [r7, #23]
         if (prompt)
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d03b      	beq.n	8007df0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x130>
         {
            switch (promptState)
 8007d78:	69fb      	ldr	r3, [r7, #28]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d003      	beq.n	8007d86 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xc6>
 8007d7e:	69fb      	ldr	r3, [r7, #28]
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	d01d      	beq.n	8007dc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x100>
 8007d84:	e034      	b.n	8007df0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x130>
            {
            case LOOKING_FOR_PROMPT:
               if (c == prompt[matchPromptPos])
 8007d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d88:	683a      	ldr	r2, [r7, #0]
 8007d8a:	4413      	add	r3, r2
 8007d8c:	781b      	ldrb	r3, [r3, #0]
 8007d8e:	7dfa      	ldrb	r2, [r7, #23]
 8007d90:	429a      	cmp	r2, r3
 8007d92:	d10b      	bne.n	8007dac <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xec>
               {
                  ++matchPromptPos;
 8007d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d96:	3301      	adds	r3, #1
 8007d98:	627b      	str	r3, [r7, #36]	; 0x24
                  if (prompt[matchPromptPos] == '\0')
 8007d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d9c:	683a      	ldr	r2, [r7, #0]
 8007d9e:	4413      	add	r3, r2
 8007da0:	781b      	ldrb	r3, [r3, #0]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d121      	bne.n	8007dea <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x12a>
                     promptState = GATHERING_RESPONSE;
 8007da6:	2301      	movs	r3, #1
 8007da8:	61fb      	str	r3, [r7, #28]
               else
               {
                  matchPromptPos = c == prompt[0] ? 1 : 0;
               }

               break;
 8007daa:	e01e      	b.n	8007dea <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x12a>
                  matchPromptPos = c == prompt[0] ? 1 : 0;
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	781b      	ldrb	r3, [r3, #0]
 8007db0:	7dfa      	ldrb	r2, [r7, #23]
 8007db2:	429a      	cmp	r2, r3
 8007db4:	d101      	bne.n	8007dba <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xfa>
 8007db6:	2301      	movs	r3, #1
 8007db8:	e000      	b.n	8007dbc <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xfc>
 8007dba:	2300      	movs	r3, #0
 8007dbc:	627b      	str	r3, [r7, #36]	; 0x24
               break;
 8007dbe:	e014      	b.n	8007dea <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x12a>
            case GATHERING_RESPONSE: // gathering response from end of prompt to first \r
               if (response)
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d013      	beq.n	8007dee <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x12e>
               {
                  if (c == '\r' || responseSize < 2)
 8007dc6:	7dfb      	ldrb	r3, [r7, #23]
 8007dc8:	2b0d      	cmp	r3, #13
 8007dca:	d002      	beq.n	8007dd2 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x112>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2b01      	cmp	r3, #1
 8007dd0:	dc02      	bgt.n	8007dd8 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x118>
                  {
                     promptState = LOOKING_FOR_TERMINATOR;
 8007dd2:	2302      	movs	r3, #2
 8007dd4:	61fb      	str	r3, [r7, #28]
                  {
                     *response++ = c;
                     responseSize--;
                  }
               }
               break;
 8007dd6:	e00a      	b.n	8007dee <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x12e>
                     *response++ = c;
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	1c5a      	adds	r2, r3, #1
 8007ddc:	60ba      	str	r2, [r7, #8]
 8007dde:	7dfa      	ldrb	r2, [r7, #23]
 8007de0:	701a      	strb	r2, [r3, #0]
                     responseSize--;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	3b01      	subs	r3, #1
 8007de6:	607b      	str	r3, [r7, #4]
               break;
 8007de8:	e001      	b.n	8007dee <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x12e>
               break;
 8007dea:	bf00      	nop
 8007dec:	e000      	b.n	8007df0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x130>
               break;
 8007dee:	bf00      	nop
            }
         }

         if (c == terminator[matchTerminatorPos])
 8007df0:	6a3b      	ldr	r3, [r7, #32]
 8007df2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007df4:	4413      	add	r3, r2
 8007df6:	781b      	ldrb	r3, [r3, #0]
 8007df8:	7dfa      	ldrb	r2, [r7, #23]
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d10a      	bne.n	8007e14 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x154>
         {
            ++matchTerminatorPos;
 8007dfe:	6a3b      	ldr	r3, [r7, #32]
 8007e00:	3301      	adds	r3, #1
 8007e02:	623b      	str	r3, [r7, #32]
            if (terminator[matchTerminatorPos] == '\0')
 8007e04:	6a3b      	ldr	r3, [r7, #32]
 8007e06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e08:	4413      	add	r3, r2
 8007e0a:	781b      	ldrb	r3, [r3, #0]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d1a0      	bne.n	8007d52 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x92>
               return true;
 8007e10:	2301      	movs	r3, #1
 8007e12:	e00a      	b.n	8007e2a <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x16a>
         }
         else
         {
            matchTerminatorPos = c == terminator[0] ? 1 : 0;
 8007e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e16:	781b      	ldrb	r3, [r3, #0]
 8007e18:	7dfa      	ldrb	r2, [r7, #23]
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d101      	bne.n	8007e22 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x162>
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e000      	b.n	8007e24 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x164>
 8007e22:	2300      	movs	r3, #0
 8007e24:	623b      	str	r3, [r7, #32]
      while (filteredavailable() > 0)
 8007e26:	e794      	b.n	8007d52 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x92>
         }
      } // while (filteredavailable() > 0)
   } // timer loop
   return false;
 8007e28:	2300      	movs	r3, #0
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3728      	adds	r7, #40	; 0x28
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}
 8007e32:	bf00      	nop
 8007e34:	0801cf34 	.word	0x0801cf34
 8007e38:	0801cdac 	.word	0x0801cdac

08007e3c <_ZN10IridiumSBD9cancelledEv>:

bool IridiumSBD::cancelled()
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b082      	sub	sp, #8
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
   if (this->useSerial)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	7c5b      	ldrb	r3, [r3, #17]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d019      	beq.n	8007e80 <_ZN10IridiumSBD9cancelledEv+0x44>
   {
	   //TODO For some reason when using digitalRead here it didn't work so simply replaced with HAL function
	   //if ((ringPin != -1) && digitalRead(ringPin) == LOW)
	     if ((ringPin != -1) && HAL_GPIO_ReadPin(ringPin_GPIO_Port,ringPin_Pin) == LOW)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e56:	d008      	beq.n	8007e6a <_ZN10IridiumSBD9cancelledEv+0x2e>
 8007e58:	2110      	movs	r1, #16
 8007e5a:	480e      	ldr	r0, [pc, #56]	; (8007e94 <_ZN10IridiumSBD9cancelledEv+0x58>)
 8007e5c:	f004 fc98 	bl	800c790 <HAL_GPIO_ReadPin>
 8007e60:	4603      	mov	r3, r0
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d101      	bne.n	8007e6a <_ZN10IridiumSBD9cancelledEv+0x2e>
 8007e66:	2301      	movs	r3, #1
 8007e68:	e000      	b.n	8007e6c <_ZN10IridiumSBD9cancelledEv+0x30>
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d007      	beq.n	8007e80 <_ZN10IridiumSBD9cancelledEv+0x44>
	  {
         ringAsserted = true;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2201      	movs	r2, #1
 8007e74:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
		 diagprint(F("ringPin seen!\r\n"));
 8007e78:	4907      	ldr	r1, [pc, #28]	; (8007e98 <_ZN10IridiumSBD9cancelledEv+0x5c>)
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f000 fd00 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
	  }
   }

   return !ISBDCallback();
 8007e80:	f7fe fec0 	bl	8006c04 <_Z12ISBDCallbackv>
 8007e84:	4603      	mov	r3, r0
 8007e86:	f083 0301 	eor.w	r3, r3, #1
 8007e8a:	b2db      	uxtb	r3, r3
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3708      	adds	r7, #8
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}
 8007e94:	40020800 	.word	0x40020800
 8007e98:	0801cf4c 	.word	0x0801cf4c

08007e9c <_ZN10IridiumSBD7doSBDIXERtS0_S0_S0_S0_S0_>:

int IridiumSBD::doSBDIX(uint16_t &moCode, uint16_t &moMSN, uint16_t &mtCode, uint16_t &mtMSN, uint16_t &mtLen, uint16_t &mtRemaining)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b096      	sub	sp, #88	; 0x58
 8007ea0:	af02      	add	r7, sp, #8
 8007ea2:	60f8      	str	r0, [r7, #12]
 8007ea4:	60b9      	str	r1, [r7, #8]
 8007ea6:	607a      	str	r2, [r7, #4]
 8007ea8:	603b      	str	r3, [r7, #0]
   // Returns xx,xxxxx,xx,xxxxx,xx,xxx
   char sbdixResponseBuf[32];
   send(F("AT+SBDIX\r"));
 8007eaa:	2301      	movs	r3, #1
 8007eac:	2201      	movs	r2, #1
 8007eae:	492a      	ldr	r1, [pc, #168]	; (8007f58 <_ZN10IridiumSBD7doSBDIXERtS0_S0_S0_S0_S0_+0xbc>)
 8007eb0:	68f8      	ldr	r0, [r7, #12]
 8007eb2:	f000 fb67 	bl	8008584 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(sbdixResponseBuf, sizeof(sbdixResponseBuf), "+SBDIX: "))
 8007eb6:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8007eba:	4b28      	ldr	r3, [pc, #160]	; (8007f5c <_ZN10IridiumSBD7doSBDIXERtS0_S0_S0_S0_S0_+0xc0>)
 8007ebc:	9300      	str	r3, [sp, #0]
 8007ebe:	4b28      	ldr	r3, [pc, #160]	; (8007f60 <_ZN10IridiumSBD7doSBDIXERtS0_S0_S0_S0_S0_+0xc4>)
 8007ec0:	2220      	movs	r2, #32
 8007ec2:	68f8      	ldr	r0, [r7, #12]
 8007ec4:	f7ff fefc 	bl	8007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8007ec8:	4603      	mov	r3, r0
 8007eca:	f083 0301 	eor.w	r3, r3, #1
 8007ece:	b2db      	uxtb	r3, r3
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d009      	beq.n	8007ee8 <_ZN10IridiumSBD7doSBDIXERtS0_S0_S0_S0_S0_+0x4c>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8007ed4:	68f8      	ldr	r0, [r7, #12]
 8007ed6:	f7ff ffb1 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 8007eda:	4603      	mov	r3, r0
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d001      	beq.n	8007ee4 <_ZN10IridiumSBD7doSBDIXERtS0_S0_S0_S0_S0_+0x48>
 8007ee0:	2304      	movs	r3, #4
 8007ee2:	e035      	b.n	8007f50 <_ZN10IridiumSBD7doSBDIXERtS0_S0_S0_S0_S0_+0xb4>
 8007ee4:	2303      	movs	r3, #3
 8007ee6:	e033      	b.n	8007f50 <_ZN10IridiumSBD7doSBDIXERtS0_S0_S0_S0_S0_+0xb4>

   uint16_t *values[6] = { &moCode, &moMSN, &mtCode, &mtMSN, &mtLen, &mtRemaining };
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	613b      	str	r3, [r7, #16]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	617b      	str	r3, [r7, #20]
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	61bb      	str	r3, [r7, #24]
 8007ef4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007ef6:	61fb      	str	r3, [r7, #28]
 8007ef8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007efa:	623b      	str	r3, [r7, #32]
 8007efc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007efe:	627b      	str	r3, [r7, #36]	; 0x24
   for (int i=0; i<6; ++i)
 8007f00:	2300      	movs	r3, #0
 8007f02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f06:	2b05      	cmp	r3, #5
 8007f08:	dc21      	bgt.n	8007f4e <_ZN10IridiumSBD7doSBDIXERtS0_S0_S0_S0_S0_+0xb2>
   {
      char *p = strtok(i == 0 ? sbdixResponseBuf : NULL, ", ");
 8007f0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d102      	bne.n	8007f16 <_ZN10IridiumSBD7doSBDIXERtS0_S0_S0_S0_S0_+0x7a>
 8007f10:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007f14:	e000      	b.n	8007f18 <_ZN10IridiumSBD7doSBDIXERtS0_S0_S0_S0_S0_+0x7c>
 8007f16:	2300      	movs	r3, #0
 8007f18:	4912      	ldr	r1, [pc, #72]	; (8007f64 <_ZN10IridiumSBD7doSBDIXERtS0_S0_S0_S0_S0_+0xc8>)
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	f010 f8e4 	bl	80180e8 <strtok>
 8007f20:	64b8      	str	r0, [r7, #72]	; 0x48
      if (p == NULL)
 8007f22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d101      	bne.n	8007f2c <_ZN10IridiumSBD7doSBDIXERtS0_S0_S0_S0_S0_+0x90>
         return ISBD_PROTOCOL_ERROR;
 8007f28:	2303      	movs	r3, #3
 8007f2a:	e011      	b.n	8007f50 <_ZN10IridiumSBD7doSBDIXERtS0_S0_S0_S0_S0_+0xb4>
      *values[i] = atol(p);
 8007f2c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8007f2e:	f00d fc7c 	bl	801582a <atol>
 8007f32:	4602      	mov	r2, r0
 8007f34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f36:	009b      	lsls	r3, r3, #2
 8007f38:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8007f3c:	440b      	add	r3, r1
 8007f3e:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8007f42:	b292      	uxth	r2, r2
 8007f44:	801a      	strh	r2, [r3, #0]
   for (int i=0; i<6; ++i)
 8007f46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f48:	3301      	adds	r3, #1
 8007f4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f4c:	e7da      	b.n	8007f04 <_ZN10IridiumSBD7doSBDIXERtS0_S0_S0_S0_S0_+0x68>
   }
   return ISBD_SUCCESS;
 8007f4e:	2300      	movs	r3, #0
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	3750      	adds	r7, #80	; 0x50
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}
 8007f58:	0801cf5c 	.word	0x0801cf5c
 8007f5c:	0801ca00 	.word	0x0801ca00
 8007f60:	0801cf68 	.word	0x0801cf68
 8007f64:	0801cf74 	.word	0x0801cf74

08007f68 <_ZN10IridiumSBD7doSBDRBEPhPj>:

int IridiumSBD::doSBDRB(uint8_t *rxBuffer, size_t *prxBufferSize)
{
 8007f68:	b590      	push	{r4, r7, lr}
 8007f6a:	b08b      	sub	sp, #44	; 0x2c
 8007f6c:	af02      	add	r7, sp, #8
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	607a      	str	r2, [r7, #4]
   bool rxOverflow = false;
 8007f74:	2300      	movs	r3, #0
 8007f76:	77fb      	strb	r3, [r7, #31]

   send(F("AT+SBDRB\r"));
 8007f78:	2301      	movs	r3, #1
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	49a2      	ldr	r1, [pc, #648]	; (8008208 <_ZN10IridiumSBD7doSBDRBEPhPj+0x2a0>)
 8007f7e:	68f8      	ldr	r0, [r7, #12]
 8007f80:	f000 fb00 	bl	8008584 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(NULL, 0, NULL, "AT+SBDRB\r")) // waits for its own echo
 8007f84:	4ba0      	ldr	r3, [pc, #640]	; (8008208 <_ZN10IridiumSBD7doSBDRBEPhPj+0x2a0>)
 8007f86:	9300      	str	r3, [sp, #0]
 8007f88:	2300      	movs	r3, #0
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	2100      	movs	r1, #0
 8007f8e:	68f8      	ldr	r0, [r7, #12]
 8007f90:	f7ff fe96 	bl	8007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8007f94:	4603      	mov	r3, r0
 8007f96:	f083 0301 	eor.w	r3, r3, #1
 8007f9a:	b2db      	uxtb	r3, r3
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d009      	beq.n	8007fb4 <_ZN10IridiumSBD7doSBDRBEPhPj+0x4c>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8007fa0:	68f8      	ldr	r0, [r7, #12]
 8007fa2:	f7ff ff4b 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d001      	beq.n	8007fb0 <_ZN10IridiumSBD7doSBDRBEPhPj+0x48>
 8007fac:	2304      	movs	r3, #4
 8007fae:	e223      	b.n	80083f8 <_ZN10IridiumSBD7doSBDRBEPhPj+0x490>
 8007fb0:	2303      	movs	r3, #3
 8007fb2:	e221      	b.n	80083f8 <_ZN10IridiumSBD7doSBDRBEPhPj+0x490>

   if(!this->useSerial) check9603data(); // Check for any 9603 serial data
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	7c5b      	ldrb	r3, [r3, #17]
 8007fb8:	f083 0301 	eor.w	r3, r3, #1
 8007fbc:	b2db      	uxtb	r3, r3
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d002      	beq.n	8007fc8 <_ZN10IridiumSBD7doSBDRBEPhPj+0x60>
 8007fc2:	68f8      	ldr	r0, [r7, #12]
 8007fc4:	f000 fe7c 	bl	8008cc0 <_ZN10IridiumSBD13check9603dataEv>

   // Time to read the binary data: size[2], body[size], checksum[2]
   unsigned long start = millis();
 8007fc8:	f003 fce2 	bl	800b990 <HAL_GetTick>
 8007fcc:	6138      	str	r0, [r7, #16]
   while (millis() - start < 1000UL * atTimeout)
 8007fce:	f003 fcdf 	bl	800b990 <HAL_GetTick>
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	1ad2      	subs	r2, r2, r3
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fdc:	4619      	mov	r1, r3
 8007fde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007fe2:	fb03 f301 	mul.w	r3, r3, r1
 8007fe6:	429a      	cmp	r2, r3
 8007fe8:	bf34      	ite	cc
 8007fea:	2301      	movcc	r3, #1
 8007fec:	2300      	movcs	r3, #0
 8007fee:	b2db      	uxtb	r3, r3
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d03c      	beq.n	800806e <_ZN10IridiumSBD7doSBDRBEPhPj+0x106>
   {
      if(!this->useSerial) check9603data(); // Keep checking for new 9603 serial data
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	7c5b      	ldrb	r3, [r3, #17]
 8007ff8:	f083 0301 	eor.w	r3, r3, #1
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d002      	beq.n	8008008 <_ZN10IridiumSBD7doSBDRBEPhPj+0xa0>
 8008002:	68f8      	ldr	r0, [r7, #12]
 8008004:	f000 fe5c 	bl	8008cc0 <_ZN10IridiumSBD13check9603dataEv>
      if (cancelled())
 8008008:	68f8      	ldr	r0, [r7, #12]
 800800a:	f7ff ff17 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 800800e:	4603      	mov	r3, r0
 8008010:	2b00      	cmp	r3, #0
 8008012:	d001      	beq.n	8008018 <_ZN10IridiumSBD7doSBDRBEPhPj+0xb0>
         return ISBD_CANCELLED;
 8008014:	2304      	movs	r3, #4
 8008016:	e1ef      	b.n	80083f8 <_ZN10IridiumSBD7doSBDRBEPhPj+0x490>
      if (this->useSerial && (stream->available() >= 2))
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	7c5b      	ldrb	r3, [r3, #17]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d00d      	beq.n	800803c <_ZN10IridiumSBD7doSBDRBEPhPj+0xd4>
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	689a      	ldr	r2, [r3, #8]
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	689b      	ldr	r3, [r3, #8]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	3308      	adds	r3, #8
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4610      	mov	r0, r2
 8008030:	4798      	blx	r3
 8008032:	4603      	mov	r3, r0
 8008034:	2b01      	cmp	r3, #1
 8008036:	dd01      	ble.n	800803c <_ZN10IridiumSBD7doSBDRBEPhPj+0xd4>
 8008038:	2301      	movs	r3, #1
 800803a:	e000      	b.n	800803e <_ZN10IridiumSBD7doSBDRBEPhPj+0xd6>
 800803c:	2300      	movs	r3, #0
 800803e:	2b00      	cmp	r3, #0
 8008040:	d112      	bne.n	8008068 <_ZN10IridiumSBD7doSBDRBEPhPj+0x100>
         break;
      if ((!this->useSerial) && (i2cSerAvailable() >= 2))
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	7c5b      	ldrb	r3, [r3, #17]
 8008046:	f083 0301 	eor.w	r3, r3, #1
 800804a:	b2db      	uxtb	r3, r3
 800804c:	2b00      	cmp	r3, #0
 800804e:	d007      	beq.n	8008060 <_ZN10IridiumSBD7doSBDRBEPhPj+0xf8>
 8008050:	68f8      	ldr	r0, [r7, #12]
 8008052:	f000 ff65 	bl	8008f20 <_ZN10IridiumSBD15i2cSerAvailableEv>
 8008056:	4603      	mov	r3, r0
 8008058:	2b01      	cmp	r3, #1
 800805a:	dd01      	ble.n	8008060 <_ZN10IridiumSBD7doSBDRBEPhPj+0xf8>
 800805c:	2301      	movs	r3, #1
 800805e:	e000      	b.n	8008062 <_ZN10IridiumSBD7doSBDRBEPhPj+0xfa>
 8008060:	2300      	movs	r3, #0
 8008062:	2b00      	cmp	r3, #0
 8008064:	d102      	bne.n	800806c <_ZN10IridiumSBD7doSBDRBEPhPj+0x104>
   while (millis() - start < 1000UL * atTimeout)
 8008066:	e7b2      	b.n	8007fce <_ZN10IridiumSBD7doSBDRBEPhPj+0x66>
         break;
 8008068:	bf00      	nop
 800806a:	e000      	b.n	800806e <_ZN10IridiumSBD7doSBDRBEPhPj+0x106>
         break;
 800806c:	bf00      	nop
   }

   if (this->useSerial && (stream->available() < 2))
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	7c5b      	ldrb	r3, [r3, #17]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d00d      	beq.n	8008092 <_ZN10IridiumSBD7doSBDRBEPhPj+0x12a>
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	689a      	ldr	r2, [r3, #8]
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	689b      	ldr	r3, [r3, #8]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	3308      	adds	r3, #8
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4610      	mov	r0, r2
 8008086:	4798      	blx	r3
 8008088:	4603      	mov	r3, r0
 800808a:	2b01      	cmp	r3, #1
 800808c:	dc01      	bgt.n	8008092 <_ZN10IridiumSBD7doSBDRBEPhPj+0x12a>
 800808e:	2301      	movs	r3, #1
 8008090:	e000      	b.n	8008094 <_ZN10IridiumSBD7doSBDRBEPhPj+0x12c>
 8008092:	2300      	movs	r3, #0
 8008094:	2b00      	cmp	r3, #0
 8008096:	d001      	beq.n	800809c <_ZN10IridiumSBD7doSBDRBEPhPj+0x134>
      return ISBD_SENDRECEIVE_TIMEOUT;
 8008098:	2307      	movs	r3, #7
 800809a:	e1ad      	b.n	80083f8 <_ZN10IridiumSBD7doSBDRBEPhPj+0x490>
   if ((!this->useSerial) && (i2cSerAvailable() < 2))
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	7c5b      	ldrb	r3, [r3, #17]
 80080a0:	f083 0301 	eor.w	r3, r3, #1
 80080a4:	b2db      	uxtb	r3, r3
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d007      	beq.n	80080ba <_ZN10IridiumSBD7doSBDRBEPhPj+0x152>
 80080aa:	68f8      	ldr	r0, [r7, #12]
 80080ac:	f000 ff38 	bl	8008f20 <_ZN10IridiumSBD15i2cSerAvailableEv>
 80080b0:	4603      	mov	r3, r0
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	dc01      	bgt.n	80080ba <_ZN10IridiumSBD7doSBDRBEPhPj+0x152>
 80080b6:	2301      	movs	r3, #1
 80080b8:	e000      	b.n	80080bc <_ZN10IridiumSBD7doSBDRBEPhPj+0x154>
 80080ba:	2300      	movs	r3, #0
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d001      	beq.n	80080c4 <_ZN10IridiumSBD7doSBDRBEPhPj+0x15c>
      return ISBD_SENDRECEIVE_TIMEOUT;
 80080c0:	2307      	movs	r3, #7
 80080c2:	e199      	b.n	80083f8 <_ZN10IridiumSBD7doSBDRBEPhPj+0x490>

   uint16_t size;
   if (this->useSerial)
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	7c5b      	ldrb	r3, [r3, #17]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d01a      	beq.n	8008102 <_ZN10IridiumSBD7doSBDRBEPhPj+0x19a>
   {
      size = 256 * stream->read() + stream->read();
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	689a      	ldr	r2, [r3, #8]
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	689b      	ldr	r3, [r3, #8]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	330c      	adds	r3, #12
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4610      	mov	r0, r2
 80080dc:	4798      	blx	r3
 80080de:	4603      	mov	r3, r0
 80080e0:	b29b      	uxth	r3, r3
 80080e2:	021b      	lsls	r3, r3, #8
 80080e4:	b29c      	uxth	r4, r3
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	689a      	ldr	r2, [r3, #8]
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	689b      	ldr	r3, [r3, #8]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	330c      	adds	r3, #12
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4610      	mov	r0, r2
 80080f6:	4798      	blx	r3
 80080f8:	4603      	mov	r3, r0
 80080fa:	b29b      	uxth	r3, r3
 80080fc:	4423      	add	r3, r4
 80080fe:	83bb      	strh	r3, [r7, #28]
 8008100:	e00d      	b.n	800811e <_ZN10IridiumSBD7doSBDRBEPhPj+0x1b6>
   }
   else
   {
      size = 256 * i2cSerRead() + i2cSerRead();
 8008102:	68f8      	ldr	r0, [r7, #12]
 8008104:	f000 ff24 	bl	8008f50 <_ZN10IridiumSBD10i2cSerReadEv>
 8008108:	4603      	mov	r3, r0
 800810a:	b29b      	uxth	r3, r3
 800810c:	021b      	lsls	r3, r3, #8
 800810e:	b29c      	uxth	r4, r3
 8008110:	68f8      	ldr	r0, [r7, #12]
 8008112:	f000 ff1d 	bl	8008f50 <_ZN10IridiumSBD10i2cSerReadEv>
 8008116:	4603      	mov	r3, r0
 8008118:	b29b      	uxth	r3, r3
 800811a:	4423      	add	r3, r4
 800811c:	83bb      	strh	r3, [r7, #28]
   }
   consoleprint(F("[Binary size:"));
 800811e:	493b      	ldr	r1, [pc, #236]	; (800820c <_ZN10IridiumSBD7doSBDRBEPhPj+0x2a4>)
 8008120:	68f8      	ldr	r0, [r7, #12]
 8008122:	f000 fc05 	bl	8008930 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(size);
 8008126:	8bbb      	ldrh	r3, [r7, #28]
 8008128:	4619      	mov	r1, r3
 800812a:	68f8      	ldr	r0, [r7, #12]
 800812c:	f000 fc38 	bl	80089a0 <_ZN10IridiumSBD12consoleprintEt>
   consoleprint(F("]"));
 8008130:	4937      	ldr	r1, [pc, #220]	; (8008210 <_ZN10IridiumSBD7doSBDRBEPhPj+0x2a8>)
 8008132:	68f8      	ldr	r0, [r7, #12]
 8008134:	f000 fbfc 	bl	8008930 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>

   for (uint16_t bytesRead = 0; bytesRead < size;)
 8008138:	2300      	movs	r3, #0
 800813a:	837b      	strh	r3, [r7, #26]
 800813c:	8b7a      	ldrh	r2, [r7, #26]
 800813e:	8bbb      	ldrh	r3, [r7, #28]
 8008140:	429a      	cmp	r2, r3
 8008142:	d27f      	bcs.n	8008244 <_ZN10IridiumSBD7doSBDRBEPhPj+0x2dc>
   {
      if (cancelled())
 8008144:	68f8      	ldr	r0, [r7, #12]
 8008146:	f7ff fe79 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 800814a:	4603      	mov	r3, r0
 800814c:	2b00      	cmp	r3, #0
 800814e:	d001      	beq.n	8008154 <_ZN10IridiumSBD7doSBDRBEPhPj+0x1ec>
         return ISBD_CANCELLED;
 8008150:	2304      	movs	r3, #4
 8008152:	e151      	b.n	80083f8 <_ZN10IridiumSBD7doSBDRBEPhPj+0x490>

      if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	7c5b      	ldrb	r3, [r3, #17]
 8008158:	f083 0301 	eor.w	r3, r3, #1
 800815c:	b2db      	uxtb	r3, r3
 800815e:	2b00      	cmp	r3, #0
 8008160:	d002      	beq.n	8008168 <_ZN10IridiumSBD7doSBDRBEPhPj+0x200>
 8008162:	68f8      	ldr	r0, [r7, #12]
 8008164:	f000 fdac 	bl	8008cc0 <_ZN10IridiumSBD13check9603dataEv>

      if ((this->useSerial && (stream->available())) || ((!this->useSerial) && i2cSerAvailable()))
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	7c5b      	ldrb	r3, [r3, #17]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d00b      	beq.n	8008188 <_ZN10IridiumSBD7doSBDRBEPhPj+0x220>
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	689a      	ldr	r2, [r3, #8]
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	3308      	adds	r3, #8
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4610      	mov	r0, r2
 8008180:	4798      	blx	r3
 8008182:	4603      	mov	r3, r0
 8008184:	2b00      	cmp	r3, #0
 8008186:	d10c      	bne.n	80081a2 <_ZN10IridiumSBD7doSBDRBEPhPj+0x23a>
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	7c5b      	ldrb	r3, [r3, #17]
 800818c:	f083 0301 	eor.w	r3, r3, #1
 8008190:	b2db      	uxtb	r3, r3
 8008192:	2b00      	cmp	r3, #0
 8008194:	d007      	beq.n	80081a6 <_ZN10IridiumSBD7doSBDRBEPhPj+0x23e>
 8008196:	68f8      	ldr	r0, [r7, #12]
 8008198:	f000 fec2 	bl	8008f20 <_ZN10IridiumSBD15i2cSerAvailableEv>
 800819c:	4603      	mov	r3, r0
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d001      	beq.n	80081a6 <_ZN10IridiumSBD7doSBDRBEPhPj+0x23e>
 80081a2:	2301      	movs	r3, #1
 80081a4:	e000      	b.n	80081a8 <_ZN10IridiumSBD7doSBDRBEPhPj+0x240>
 80081a6:	2300      	movs	r3, #0
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d035      	beq.n	8008218 <_ZN10IridiumSBD7doSBDRBEPhPj+0x2b0>
      {
         uint8_t c;
         if (this->useSerial)
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	7c5b      	ldrb	r3, [r3, #17]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d00b      	beq.n	80081cc <_ZN10IridiumSBD7doSBDRBEPhPj+0x264>
         {
            c = stream->read();
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	689a      	ldr	r2, [r3, #8]
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	330c      	adds	r3, #12
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4610      	mov	r0, r2
 80081c4:	4798      	blx	r3
 80081c6:	4603      	mov	r3, r0
 80081c8:	767b      	strb	r3, [r7, #25]
 80081ca:	e004      	b.n	80081d6 <_ZN10IridiumSBD7doSBDRBEPhPj+0x26e>
         }
         else
         {
            c = i2cSerRead();
 80081cc:	68f8      	ldr	r0, [r7, #12]
 80081ce:	f000 febf 	bl	8008f50 <_ZN10IridiumSBD10i2cSerReadEv>
 80081d2:	4603      	mov	r3, r0
 80081d4:	767b      	strb	r3, [r7, #25]
         }
         bytesRead++;
 80081d6:	8b7b      	ldrh	r3, [r7, #26]
 80081d8:	3301      	adds	r3, #1
 80081da:	837b      	strh	r3, [r7, #26]
         if (rxBuffer && prxBufferSize)
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d01a      	beq.n	8008218 <_ZN10IridiumSBD7doSBDRBEPhPj+0x2b0>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d017      	beq.n	8008218 <_ZN10IridiumSBD7doSBDRBEPhPj+0x2b0>
         {
            if (*prxBufferSize > 0)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d011      	beq.n	8008214 <_ZN10IridiumSBD7doSBDRBEPhPj+0x2ac>
            {
               *rxBuffer++ = c;
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	1c5a      	adds	r2, r3, #1
 80081f4:	60ba      	str	r2, [r7, #8]
 80081f6:	7e7a      	ldrb	r2, [r7, #25]
 80081f8:	701a      	strb	r2, [r3, #0]
               (*prxBufferSize)--;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	1e5a      	subs	r2, r3, #1
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	601a      	str	r2, [r3, #0]
 8008204:	e008      	b.n	8008218 <_ZN10IridiumSBD7doSBDRBEPhPj+0x2b0>
 8008206:	bf00      	nop
 8008208:	0801cf78 	.word	0x0801cf78
 800820c:	0801cf84 	.word	0x0801cf84
 8008210:	0801cf94 	.word	0x0801cf94
            }
            else
            {
               rxOverflow = true;
 8008214:	2301      	movs	r3, #1
 8008216:	77fb      	strb	r3, [r7, #31]
            }
         }
      }

      if (millis() - start >= 1000UL * atTimeout)
 8008218:	f003 fbba 	bl	800b990 <HAL_GetTick>
 800821c:	4602      	mov	r2, r0
 800821e:	693b      	ldr	r3, [r7, #16]
 8008220:	1ad2      	subs	r2, r2, r3
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008226:	4619      	mov	r1, r3
 8008228:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800822c:	fb03 f301 	mul.w	r3, r3, r1
 8008230:	429a      	cmp	r2, r3
 8008232:	bf2c      	ite	cs
 8008234:	2301      	movcs	r3, #1
 8008236:	2300      	movcc	r3, #0
 8008238:	b2db      	uxtb	r3, r3
 800823a:	2b00      	cmp	r3, #0
 800823c:	f43f af7e 	beq.w	800813c <_ZN10IridiumSBD7doSBDRBEPhPj+0x1d4>
         return ISBD_SENDRECEIVE_TIMEOUT;
 8008240:	2307      	movs	r3, #7
 8008242:	e0d9      	b.n	80083f8 <_ZN10IridiumSBD7doSBDRBEPhPj+0x490>
   }

   while (millis() - start < 1000UL * atTimeout)
 8008244:	f003 fba4 	bl	800b990 <HAL_GetTick>
 8008248:	4602      	mov	r2, r0
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	1ad2      	subs	r2, r2, r3
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008252:	4619      	mov	r1, r3
 8008254:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008258:	fb03 f301 	mul.w	r3, r3, r1
 800825c:	429a      	cmp	r2, r3
 800825e:	bf34      	ite	cc
 8008260:	2301      	movcc	r3, #1
 8008262:	2300      	movcs	r3, #0
 8008264:	b2db      	uxtb	r3, r3
 8008266:	2b00      	cmp	r3, #0
 8008268:	d03c      	beq.n	80082e4 <_ZN10IridiumSBD7doSBDRBEPhPj+0x37c>
   {
      if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	7c5b      	ldrb	r3, [r3, #17]
 800826e:	f083 0301 	eor.w	r3, r3, #1
 8008272:	b2db      	uxtb	r3, r3
 8008274:	2b00      	cmp	r3, #0
 8008276:	d002      	beq.n	800827e <_ZN10IridiumSBD7doSBDRBEPhPj+0x316>
 8008278:	68f8      	ldr	r0, [r7, #12]
 800827a:	f000 fd21 	bl	8008cc0 <_ZN10IridiumSBD13check9603dataEv>
      if (cancelled())
 800827e:	68f8      	ldr	r0, [r7, #12]
 8008280:	f7ff fddc 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 8008284:	4603      	mov	r3, r0
 8008286:	2b00      	cmp	r3, #0
 8008288:	d001      	beq.n	800828e <_ZN10IridiumSBD7doSBDRBEPhPj+0x326>
         return ISBD_CANCELLED;
 800828a:	2304      	movs	r3, #4
 800828c:	e0b4      	b.n	80083f8 <_ZN10IridiumSBD7doSBDRBEPhPj+0x490>
      if (this->useSerial && (stream->available() >= 2))
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	7c5b      	ldrb	r3, [r3, #17]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d00d      	beq.n	80082b2 <_ZN10IridiumSBD7doSBDRBEPhPj+0x34a>
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	689a      	ldr	r2, [r3, #8]
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	689b      	ldr	r3, [r3, #8]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	3308      	adds	r3, #8
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4610      	mov	r0, r2
 80082a6:	4798      	blx	r3
 80082a8:	4603      	mov	r3, r0
 80082aa:	2b01      	cmp	r3, #1
 80082ac:	dd01      	ble.n	80082b2 <_ZN10IridiumSBD7doSBDRBEPhPj+0x34a>
 80082ae:	2301      	movs	r3, #1
 80082b0:	e000      	b.n	80082b4 <_ZN10IridiumSBD7doSBDRBEPhPj+0x34c>
 80082b2:	2300      	movs	r3, #0
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d112      	bne.n	80082de <_ZN10IridiumSBD7doSBDRBEPhPj+0x376>
         break;
      if ((!this->useSerial) && (i2cSerAvailable() >= 2))
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	7c5b      	ldrb	r3, [r3, #17]
 80082bc:	f083 0301 	eor.w	r3, r3, #1
 80082c0:	b2db      	uxtb	r3, r3
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d007      	beq.n	80082d6 <_ZN10IridiumSBD7doSBDRBEPhPj+0x36e>
 80082c6:	68f8      	ldr	r0, [r7, #12]
 80082c8:	f000 fe2a 	bl	8008f20 <_ZN10IridiumSBD15i2cSerAvailableEv>
 80082cc:	4603      	mov	r3, r0
 80082ce:	2b01      	cmp	r3, #1
 80082d0:	dd01      	ble.n	80082d6 <_ZN10IridiumSBD7doSBDRBEPhPj+0x36e>
 80082d2:	2301      	movs	r3, #1
 80082d4:	e000      	b.n	80082d8 <_ZN10IridiumSBD7doSBDRBEPhPj+0x370>
 80082d6:	2300      	movs	r3, #0
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d102      	bne.n	80082e2 <_ZN10IridiumSBD7doSBDRBEPhPj+0x37a>
   while (millis() - start < 1000UL * atTimeout)
 80082dc:	e7b2      	b.n	8008244 <_ZN10IridiumSBD7doSBDRBEPhPj+0x2dc>
         break;
 80082de:	bf00      	nop
 80082e0:	e000      	b.n	80082e4 <_ZN10IridiumSBD7doSBDRBEPhPj+0x37c>
         break;
 80082e2:	bf00      	nop
   }

   if (this->useSerial && (stream->available() < 2))
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	7c5b      	ldrb	r3, [r3, #17]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d00d      	beq.n	8008308 <_ZN10IridiumSBD7doSBDRBEPhPj+0x3a0>
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	689a      	ldr	r2, [r3, #8]
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	689b      	ldr	r3, [r3, #8]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	3308      	adds	r3, #8
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4610      	mov	r0, r2
 80082fc:	4798      	blx	r3
 80082fe:	4603      	mov	r3, r0
 8008300:	2b01      	cmp	r3, #1
 8008302:	dc01      	bgt.n	8008308 <_ZN10IridiumSBD7doSBDRBEPhPj+0x3a0>
 8008304:	2301      	movs	r3, #1
 8008306:	e000      	b.n	800830a <_ZN10IridiumSBD7doSBDRBEPhPj+0x3a2>
 8008308:	2300      	movs	r3, #0
 800830a:	2b00      	cmp	r3, #0
 800830c:	d001      	beq.n	8008312 <_ZN10IridiumSBD7doSBDRBEPhPj+0x3aa>
      return ISBD_SENDRECEIVE_TIMEOUT;
 800830e:	2307      	movs	r3, #7
 8008310:	e072      	b.n	80083f8 <_ZN10IridiumSBD7doSBDRBEPhPj+0x490>
   if ((!this->useSerial) && (i2cSerAvailable() < 2))
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	7c5b      	ldrb	r3, [r3, #17]
 8008316:	f083 0301 	eor.w	r3, r3, #1
 800831a:	b2db      	uxtb	r3, r3
 800831c:	2b00      	cmp	r3, #0
 800831e:	d007      	beq.n	8008330 <_ZN10IridiumSBD7doSBDRBEPhPj+0x3c8>
 8008320:	68f8      	ldr	r0, [r7, #12]
 8008322:	f000 fdfd 	bl	8008f20 <_ZN10IridiumSBD15i2cSerAvailableEv>
 8008326:	4603      	mov	r3, r0
 8008328:	2b01      	cmp	r3, #1
 800832a:	dc01      	bgt.n	8008330 <_ZN10IridiumSBD7doSBDRBEPhPj+0x3c8>
 800832c:	2301      	movs	r3, #1
 800832e:	e000      	b.n	8008332 <_ZN10IridiumSBD7doSBDRBEPhPj+0x3ca>
 8008330:	2300      	movs	r3, #0
 8008332:	2b00      	cmp	r3, #0
 8008334:	d001      	beq.n	800833a <_ZN10IridiumSBD7doSBDRBEPhPj+0x3d2>
      return ISBD_SENDRECEIVE_TIMEOUT;
 8008336:	2307      	movs	r3, #7
 8008338:	e05e      	b.n	80083f8 <_ZN10IridiumSBD7doSBDRBEPhPj+0x490>

   uint16_t checksum;
   if (this->useSerial)
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	7c5b      	ldrb	r3, [r3, #17]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d01a      	beq.n	8008378 <_ZN10IridiumSBD7doSBDRBEPhPj+0x410>
   {
      checksum = 256 * stream->read() + stream->read();
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	689a      	ldr	r2, [r3, #8]
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	330c      	adds	r3, #12
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4610      	mov	r0, r2
 8008352:	4798      	blx	r3
 8008354:	4603      	mov	r3, r0
 8008356:	b29b      	uxth	r3, r3
 8008358:	021b      	lsls	r3, r3, #8
 800835a:	b29c      	uxth	r4, r3
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	689a      	ldr	r2, [r3, #8]
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	689b      	ldr	r3, [r3, #8]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	330c      	adds	r3, #12
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	4610      	mov	r0, r2
 800836c:	4798      	blx	r3
 800836e:	4603      	mov	r3, r0
 8008370:	b29b      	uxth	r3, r3
 8008372:	4423      	add	r3, r4
 8008374:	82fb      	strh	r3, [r7, #22]
 8008376:	e00d      	b.n	8008394 <_ZN10IridiumSBD7doSBDRBEPhPj+0x42c>
   }
   else
   {
      checksum = 256 * i2cSerRead() + i2cSerRead();
 8008378:	68f8      	ldr	r0, [r7, #12]
 800837a:	f000 fde9 	bl	8008f50 <_ZN10IridiumSBD10i2cSerReadEv>
 800837e:	4603      	mov	r3, r0
 8008380:	b29b      	uxth	r3, r3
 8008382:	021b      	lsls	r3, r3, #8
 8008384:	b29c      	uxth	r4, r3
 8008386:	68f8      	ldr	r0, [r7, #12]
 8008388:	f000 fde2 	bl	8008f50 <_ZN10IridiumSBD10i2cSerReadEv>
 800838c:	4603      	mov	r3, r0
 800838e:	b29b      	uxth	r3, r3
 8008390:	4423      	add	r3, r4
 8008392:	82fb      	strh	r3, [r7, #22]
   }
   consoleprint(F("[csum:"));
 8008394:	491a      	ldr	r1, [pc, #104]	; (8008400 <_ZN10IridiumSBD7doSBDRBEPhPj+0x498>)
 8008396:	68f8      	ldr	r0, [r7, #12]
 8008398:	f000 faca 	bl	8008930 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(checksum);
 800839c:	8afb      	ldrh	r3, [r7, #22]
 800839e:	4619      	mov	r1, r3
 80083a0:	68f8      	ldr	r0, [r7, #12]
 80083a2:	f000 fafd 	bl	80089a0 <_ZN10IridiumSBD12consoleprintEt>
   consoleprint(F("]"));
 80083a6:	4917      	ldr	r1, [pc, #92]	; (8008404 <_ZN10IridiumSBD7doSBDRBEPhPj+0x49c>)
 80083a8:	68f8      	ldr	r0, [r7, #12]
 80083aa:	f000 fac1 	bl	8008930 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>

   // Return actual size of returned buffer
   if (prxBufferSize)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d002      	beq.n	80083ba <_ZN10IridiumSBD7doSBDRBEPhPj+0x452>
      *prxBufferSize = (size_t)size;
 80083b4:	8bba      	ldrh	r2, [r7, #28]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	601a      	str	r2, [r3, #0]

   // Wait for final OK
   if (!waitForATResponse())
 80083ba:	4b13      	ldr	r3, [pc, #76]	; (8008408 <_ZN10IridiumSBD7doSBDRBEPhPj+0x4a0>)
 80083bc:	9300      	str	r3, [sp, #0]
 80083be:	2300      	movs	r3, #0
 80083c0:	2200      	movs	r2, #0
 80083c2:	2100      	movs	r1, #0
 80083c4:	68f8      	ldr	r0, [r7, #12]
 80083c6:	f7ff fc7b 	bl	8007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 80083ca:	4603      	mov	r3, r0
 80083cc:	f083 0301 	eor.w	r3, r3, #1
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d009      	beq.n	80083ea <_ZN10IridiumSBD7doSBDRBEPhPj+0x482>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 80083d6:	68f8      	ldr	r0, [r7, #12]
 80083d8:	f7ff fd30 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 80083dc:	4603      	mov	r3, r0
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d001      	beq.n	80083e6 <_ZN10IridiumSBD7doSBDRBEPhPj+0x47e>
 80083e2:	2304      	movs	r3, #4
 80083e4:	e008      	b.n	80083f8 <_ZN10IridiumSBD7doSBDRBEPhPj+0x490>
 80083e6:	2303      	movs	r3, #3
 80083e8:	e006      	b.n	80083f8 <_ZN10IridiumSBD7doSBDRBEPhPj+0x490>

   return rxOverflow ? ISBD_RX_OVERFLOW : ISBD_SUCCESS;
 80083ea:	7ffb      	ldrb	r3, [r7, #31]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d001      	beq.n	80083f4 <_ZN10IridiumSBD7doSBDRBEPhPj+0x48c>
 80083f0:	2308      	movs	r3, #8
 80083f2:	e000      	b.n	80083f6 <_ZN10IridiumSBD7doSBDRBEPhPj+0x48e>
 80083f4:	2300      	movs	r3, #0
 80083f6:	bf00      	nop
}
 80083f8:	4618      	mov	r0, r3
 80083fa:	3724      	adds	r7, #36	; 0x24
 80083fc:	46bd      	mov	sp, r7
 80083fe:	bd90      	pop	{r4, r7, pc}
 8008400:	0801cf98 	.word	0x0801cf98
 8008404:	0801cf94 	.word	0x0801cf94
 8008408:	0801ca00 	.word	0x0801ca00

0800840c <_ZN10IridiumSBD5powerEb>:

void IridiumSBD::power(bool on)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b084      	sub	sp, #16
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
 8008414:	460b      	mov	r3, r1
 8008416:	70fb      	strb	r3, [r7, #3]
   this->asleep = !on;
 8008418:	78fb      	ldrb	r3, [r7, #3]
 800841a:	f083 0301 	eor.w	r3, r3, #1
 800841e:	b2da      	uxtb	r2, r3
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

   if (this->useSerial)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	7c5b      	ldrb	r3, [r3, #17]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d010      	beq.n	8008450 <_ZN10IridiumSBD5powerEb+0x44>
   {
      if (this->sleepPin == -1)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008436:	d04a      	beq.n	80084ce <_ZN10IridiumSBD5powerEb+0xc2>
      {
         return;
      }
      else
      {
          if (this->sleepPinConfigured == false)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800843e:	2b00      	cmp	r3, #0
 8008440:	d106      	bne.n	8008450 <_ZN10IridiumSBD5powerEb+0x44>
          {
             configureSleepPin();
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f000 f84c 	bl	80084e0 <_ZN10IridiumSBD17configureSleepPinEv>
             this->sleepPinConfigured = true;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2201      	movs	r2, #1
 800844c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
          }
      }
   }

   if (on)
 8008450:	78fb      	ldrb	r3, [r7, #3]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d017      	beq.n	8008486 <_ZN10IridiumSBD5powerEb+0x7a>
   {
      diagprint(F("Powering on modem...\r\n"));
 8008456:	4920      	ldr	r1, [pc, #128]	; (80084d8 <_ZN10IridiumSBD5powerEb+0xcc>)
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f000 fa11 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	7c5b      	ldrb	r3, [r3, #17]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d004      	beq.n	8008470 <_ZN10IridiumSBD5powerEb+0x64>
      {
         setSleepPin(HIGH); // HIGH = awake
 8008466:	2101      	movs	r1, #1
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f000 f847 	bl	80084fc <_ZN10IridiumSBD11setSleepPinEh>
 800846e:	e003      	b.n	8008478 <_ZN10IridiumSBD5powerEb+0x6c>
      }
      else
      {
         enable9603(true);
 8008470:	2101      	movs	r1, #1
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f7fe fe24 	bl	80070c0 <_ZN10IridiumSBD10enable9603Eb>
      }
      lastPowerOnTime = millis();
 8008478:	f003 fa8a 	bl	800b990 <HAL_GetTick>
 800847c:	4602      	mov	r2, r0
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8008484:	e024      	b.n	80084d0 <_ZN10IridiumSBD5powerEb+0xc4>
   }
   else
   {
      // Best Practices Guide suggests waiting at least 2 seconds
      // before powering off again
      unsigned long elapsed = millis() - lastPowerOnTime;
 8008486:	f003 fa83 	bl	800b990 <HAL_GetTick>
 800848a:	4602      	mov	r2, r0
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008492:	1ad3      	subs	r3, r2, r3
 8008494:	60fb      	str	r3, [r7, #12]
      if (elapsed < 2000UL)
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800849c:	d205      	bcs.n	80084aa <_ZN10IridiumSBD5powerEb+0x9e>
         //delay(2000UL - elapsed); TODO
    	  HAL_Delay(2000UL - elapsed);
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	f5c3 63fa 	rsb	r3, r3, #2000	; 0x7d0
 80084a4:	4618      	mov	r0, r3
 80084a6:	f003 fa7f 	bl	800b9a8 <HAL_Delay>

      diagprint(F("Powering off modem...\r\n"));
 80084aa:	490c      	ldr	r1, [pc, #48]	; (80084dc <_ZN10IridiumSBD5powerEb+0xd0>)
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f000 f9e7 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	7c5b      	ldrb	r3, [r3, #17]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d004      	beq.n	80084c4 <_ZN10IridiumSBD5powerEb+0xb8>
      {
         setSleepPin(LOW); // LOW = asleep
 80084ba:	2100      	movs	r1, #0
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f000 f81d 	bl	80084fc <_ZN10IridiumSBD11setSleepPinEh>
 80084c2:	e005      	b.n	80084d0 <_ZN10IridiumSBD5powerEb+0xc4>
      }
      else
      {
         enable9603(false);
 80084c4:	2100      	movs	r1, #0
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f7fe fdfa 	bl	80070c0 <_ZN10IridiumSBD10enable9603Eb>
 80084cc:	e000      	b.n	80084d0 <_ZN10IridiumSBD5powerEb+0xc4>
         return;
 80084ce:	bf00      	nop
      }
   }
}
 80084d0:	3710      	adds	r7, #16
 80084d2:	46bd      	mov	sp, r7
 80084d4:	bd80      	pop	{r7, pc}
 80084d6:	bf00      	nop
 80084d8:	0801cfa0 	.word	0x0801cfa0
 80084dc:	0801cfb8 	.word	0x0801cfb8

080084e0 <_ZN10IridiumSBD17configureSleepPinEv>:

void IridiumSBD::configureSleepPin()
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b082      	sub	sp, #8
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
	//pinMode(sleepPin, OUTPUT); // Make the sleep pin an output TODO (doesnt work with this)
   //pinMode(sleepPin, OUTPUT_PP); // Make the sleep pin an output
   diagprint(F("configureSleepPin: sleepPin configured\r\n"));
 80084e8:	4903      	ldr	r1, [pc, #12]	; (80084f8 <_ZN10IridiumSBD17configureSleepPinEv+0x18>)
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 f9c8 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80084f0:	bf00      	nop
 80084f2:	3708      	adds	r7, #8
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}
 80084f8:	0801cfd0 	.word	0x0801cfd0

080084fc <_ZN10IridiumSBD11setSleepPinEh>:

void IridiumSBD::setSleepPin(uint8_t enable)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b082      	sub	sp, #8
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	460b      	mov	r3, r1
 8008506:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(sleepPin_GPIO_Port,sleepPin_Pin,GPIO_PIN_SET);
 8008508:	2201      	movs	r2, #1
 800850a:	2108      	movs	r1, #8
 800850c:	480b      	ldr	r0, [pc, #44]	; (800853c <_ZN10IridiumSBD11setSleepPinEh+0x40>)
 800850e:	f004 f957 	bl	800c7c0 <HAL_GPIO_WritePin>
   //digitalWrite(this->sleepPin, enable); // HIGH = awake, LOW = asleep TODO
   diagprint(F("setSleepPin: sleepPin set "));
 8008512:	490b      	ldr	r1, [pc, #44]	; (8008540 <_ZN10IridiumSBD11setSleepPinEh+0x44>)
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f000 f9b3 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   if (enable == HIGH)
 800851a:	78fb      	ldrb	r3, [r7, #3]
 800851c:	2b01      	cmp	r3, #1
 800851e:	d104      	bne.n	800852a <_ZN10IridiumSBD11setSleepPinEh+0x2e>
      diagprint(F("HIGH\r\n"));
 8008520:	4908      	ldr	r1, [pc, #32]	; (8008544 <_ZN10IridiumSBD11setSleepPinEh+0x48>)
 8008522:	6878      	ldr	r0, [r7, #4]
 8008524:	f000 f9ac 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   else
      diagprint(F("LOW\r\n"));
}
 8008528:	e003      	b.n	8008532 <_ZN10IridiumSBD11setSleepPinEh+0x36>
      diagprint(F("LOW\r\n"));
 800852a:	4907      	ldr	r1, [pc, #28]	; (8008548 <_ZN10IridiumSBD11setSleepPinEh+0x4c>)
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f000 f9a7 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8008532:	bf00      	nop
 8008534:	3708      	adds	r7, #8
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}
 800853a:	bf00      	nop
 800853c:	40020800 	.word	0x40020800
 8008540:	0801cffc 	.word	0x0801cffc
 8008544:	0801d018 	.word	0x0801d018
 8008548:	0801d020 	.word	0x0801d020

0800854c <_ZN10IridiumSBD15beginSerialPortEv>:

void IridiumSBD::beginSerialPort()
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b082      	sub	sp, #8
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
   diagprint(F("IridiumSBD::beginSerialPort\r\n"));
 8008554:	4903      	ldr	r1, [pc, #12]	; (8008564 <_ZN10IridiumSBD15beginSerialPortEv+0x18>)
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f000 f992 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 800855c:	bf00      	nop
 800855e:	3708      	adds	r7, #8
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}
 8008564:	0801d028 	.word	0x0801d028

08008568 <_ZN10IridiumSBD13endSerialPortEv>:

void IridiumSBD::endSerialPort()
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b082      	sub	sp, #8
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
   diagprint(F("IridiumSBD::endSerialPort\r\n"));
 8008570:	4903      	ldr	r1, [pc, #12]	; (8008580 <_ZN10IridiumSBD13endSerialPortEv+0x18>)
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f000 f984 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8008578:	bf00      	nop
 800857a:	3708      	adds	r7, #8
 800857c:	46bd      	mov	sp, r7
 800857e:	bd80      	pop	{r7, pc}
 8008580:	0801d048 	.word	0x0801d048

08008584 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>:

void IridiumSBD::send(FlashString str, bool beginLine, bool endLine)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b084      	sub	sp, #16
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	4611      	mov	r1, r2
 8008590:	461a      	mov	r2, r3
 8008592:	460b      	mov	r3, r1
 8008594:	71fb      	strb	r3, [r7, #7]
 8008596:	4613      	mov	r3, r2
 8008598:	71bb      	strb	r3, [r7, #6]
   if (beginLine)
 800859a:	79fb      	ldrb	r3, [r7, #7]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d003      	beq.n	80085a8 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x24>
      consoleprint(F(">> "));
 80085a0:	4923      	ldr	r1, [pc, #140]	; (8008630 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xac>)
 80085a2:	68f8      	ldr	r0, [r7, #12]
 80085a4:	f000 f9c4 	bl	8008930 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(str);
 80085a8:	68b9      	ldr	r1, [r7, #8]
 80085aa:	68f8      	ldr	r0, [r7, #12]
 80085ac:	f000 f9c0 	bl	8008930 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (endLine)
 80085b0:	79bb      	ldrb	r3, [r7, #6]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d003      	beq.n	80085be <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x3a>
      consoleprint(F("\r\n"));
 80085b6:	491f      	ldr	r1, [pc, #124]	; (8008634 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xb0>)
 80085b8:	68f8      	ldr	r0, [r7, #12]
 80085ba:	f000 f9b9 	bl	8008930 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (this->useSerial)
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	7c5b      	ldrb	r3, [r3, #17]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d006      	beq.n	80085d4 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x50>
   {
      stream->print(str);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	689b      	ldr	r3, [r3, #8]
 80085ca:	68b9      	ldr	r1, [r7, #8]
 80085cc:	4618      	mov	r0, r3
 80085ce:	f001 fa61 	bl	8009a94 <_ZN5Print5printEPK19__FlashStringHelper>
      wireport->write(DATA_REG); // Point to the 'serial register'
      wireport->print(str);
      if (wireport->endTransmission() != 0) //Release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 80085d2:	e029      	b.n	8008628 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xa4>
      lastCheck = millis(); // Update lastCheck so we enforce a full I2C_POLLING_WAIT //TODO Uncommented this line
 80085d4:	f003 f9dc 	bl	800b990 <HAL_GetTick>
 80085d8:	4602      	mov	r2, r0
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	66da      	str	r2, [r3, #108]	; 0x6c
      wireport->beginTransmission((uint8_t)deviceaddress);
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	68da      	ldr	r2, [r3, #12]
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	7c1b      	ldrb	r3, [r3, #16]
 80085e6:	4619      	mov	r1, r3
 80085e8:	4610      	mov	r0, r2
 80085ea:	f001 fbc7 	bl	8009d7c <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	68db      	ldr	r3, [r3, #12]
 80085f2:	21ff      	movs	r1, #255	; 0xff
 80085f4:	4618      	mov	r0, r3
 80085f6:	f7fe faf3 	bl	8006be0 <_ZN7TwoWire5writeEi>
      wireport->print(str);
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	68db      	ldr	r3, [r3, #12]
 80085fe:	68b9      	ldr	r1, [r7, #8]
 8008600:	4618      	mov	r0, r3
 8008602:	f001 fa47 	bl	8009a94 <_ZN5Print5printEPK19__FlashStringHelper>
      if (wireport->endTransmission() != 0) //Release bus
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	68db      	ldr	r3, [r3, #12]
 800860a:	4618      	mov	r0, r3
 800860c:	f001 fc00 	bl	8009e10 <_ZN7TwoWire15endTransmissionEv>
 8008610:	4603      	mov	r3, r0
 8008612:	2b00      	cmp	r3, #0
 8008614:	bf14      	ite	ne
 8008616:	2301      	movne	r3, #1
 8008618:	2300      	moveq	r3, #0
 800861a:	b2db      	uxtb	r3, r3
 800861c:	2b00      	cmp	r3, #0
 800861e:	d003      	beq.n	8008628 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xa4>
         diagprint(F("I2C write was not successful!\r\n"));
 8008620:	4905      	ldr	r1, [pc, #20]	; (8008638 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xb4>)
 8008622:	68f8      	ldr	r0, [r7, #12]
 8008624:	f000 f92c 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8008628:	bf00      	nop
 800862a:	3710      	adds	r7, #16
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}
 8008630:	0801d064 	.word	0x0801d064
 8008634:	0801cdac 	.word	0x0801cdac
 8008638:	0801ce2c 	.word	0x0801ce2c

0800863c <_ZN10IridiumSBD4sendEPKc>:

void IridiumSBD::send(const char *str)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b082      	sub	sp, #8
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	6039      	str	r1, [r7, #0]
   consoleprint(F(">> "));
 8008646:	4920      	ldr	r1, [pc, #128]	; (80086c8 <_ZN10IridiumSBD4sendEPKc+0x8c>)
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f000 f971 	bl	8008930 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(str);
 800864e:	6839      	ldr	r1, [r7, #0]
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f000 f98b 	bl	800896c <_ZN10IridiumSBD12consoleprintEPKc>
   consoleprint(F("\r\n"));
 8008656:	491d      	ldr	r1, [pc, #116]	; (80086cc <_ZN10IridiumSBD4sendEPKc+0x90>)
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f000 f969 	bl	8008930 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (this->useSerial)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	7c5b      	ldrb	r3, [r3, #17]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d006      	beq.n	8008674 <_ZN10IridiumSBD4sendEPKc+0x38>
   {
      stream->print(str);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	689b      	ldr	r3, [r3, #8]
 800866a:	6839      	ldr	r1, [r7, #0]
 800866c:	4618      	mov	r0, r3
 800866e:	f001 fa1f 	bl	8009ab0 <_ZN5Print5printEPKc>
      wireport->write(DATA_REG); // Point to the 'serial register'
      wireport->print(str);
      if (wireport->endTransmission() != 0) //Release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 8008672:	e024      	b.n	80086be <_ZN10IridiumSBD4sendEPKc+0x82>
      wireport->beginTransmission((uint8_t)deviceaddress);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	68da      	ldr	r2, [r3, #12]
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	7c1b      	ldrb	r3, [r3, #16]
 800867c:	4619      	mov	r1, r3
 800867e:	4610      	mov	r0, r2
 8008680:	f001 fb7c 	bl	8009d7c <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	68db      	ldr	r3, [r3, #12]
 8008688:	21ff      	movs	r1, #255	; 0xff
 800868a:	4618      	mov	r0, r3
 800868c:	f7fe faa8 	bl	8006be0 <_ZN7TwoWire5writeEi>
      wireport->print(str);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	68db      	ldr	r3, [r3, #12]
 8008694:	6839      	ldr	r1, [r7, #0]
 8008696:	4618      	mov	r0, r3
 8008698:	f001 fa0a 	bl	8009ab0 <_ZN5Print5printEPKc>
      if (wireport->endTransmission() != 0) //Release bus
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	68db      	ldr	r3, [r3, #12]
 80086a0:	4618      	mov	r0, r3
 80086a2:	f001 fbb5 	bl	8009e10 <_ZN7TwoWire15endTransmissionEv>
 80086a6:	4603      	mov	r3, r0
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	bf14      	ite	ne
 80086ac:	2301      	movne	r3, #1
 80086ae:	2300      	moveq	r3, #0
 80086b0:	b2db      	uxtb	r3, r3
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d003      	beq.n	80086be <_ZN10IridiumSBD4sendEPKc+0x82>
         diagprint(F("I2C write was not successful!\r\n"));
 80086b6:	4906      	ldr	r1, [pc, #24]	; (80086d0 <_ZN10IridiumSBD4sendEPKc+0x94>)
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	f000 f8e1 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80086be:	bf00      	nop
 80086c0:	3708      	adds	r7, #8
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bd80      	pop	{r7, pc}
 80086c6:	bf00      	nop
 80086c8:	0801d064 	.word	0x0801d064
 80086cc:	0801cdac 	.word	0x0801cdac
 80086d0:	0801ce2c 	.word	0x0801ce2c

080086d4 <_ZN10IridiumSBD8sendlongEPKc>:

void IridiumSBD::sendlong(const char *str)
// Send a long string that might need to be broken up for the I2C port
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b086      	sub	sp, #24
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]
   consoleprint(F(">> "));
 80086de:	4942      	ldr	r1, [pc, #264]	; (80087e8 <_ZN10IridiumSBD8sendlongEPKc+0x114>)
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f000 f925 	bl	8008930 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   this->print((char*) str);//TODO doesn't print otherwise
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	6838      	ldr	r0, [r7, #0]
 80086ec:	4798      	blx	r3
   consoleprint(str);
 80086ee:	6839      	ldr	r1, [r7, #0]
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	f000 f93b 	bl	800896c <_ZN10IridiumSBD12consoleprintEPKc>
   consoleprint(F("\r\n"));
 80086f6:	493d      	ldr	r1, [pc, #244]	; (80087ec <_ZN10IridiumSBD8sendlongEPKc+0x118>)
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f000 f919 	bl	8008930 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>

   if (this->useSerial)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	7c5b      	ldrb	r3, [r3, #17]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d006      	beq.n	8008714 <_ZN10IridiumSBD8sendlongEPKc+0x40>
   {
      stream->print(str); // If we are using serial then send it and don't worry about the long length
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	689b      	ldr	r3, [r3, #8]
 800870a:	6839      	ldr	r1, [r7, #0]
 800870c:	4618      	mov	r0, r3
 800870e:	f001 f9cf 	bl	8009ab0 <_ZN5Print5printEPKc>
         wireport->write(str[i]);
      }
      if (wireport->endTransmission() != 0) //Send data and release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 8008712:	e065      	b.n	80087e0 <_ZN10IridiumSBD8sendlongEPKc+0x10c>
      size_t bytes_to_send = strlen(str); // Send this many bytes in total
 8008714:	6838      	ldr	r0, [r7, #0]
 8008716:	f7f7 fd75 	bl	8000204 <strlen>
 800871a:	6178      	str	r0, [r7, #20]
      size_t txDataSize = bytes_to_send;
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	60fb      	str	r3, [r7, #12]
      size_t i=0;
 8008720:	2300      	movs	r3, #0
 8008722:	613b      	str	r3, [r7, #16]
      while (bytes_to_send > (TINY_I2C_BUFFER_LENGTH - 1)) // If there are too many bytes to send all in one go
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	2b1f      	cmp	r3, #31
 8008728:	d92a      	bls.n	8008780 <_ZN10IridiumSBD8sendlongEPKc+0xac>
         nexti = i + (TINY_I2C_BUFFER_LENGTH - 1);
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	331f      	adds	r3, #31
 800872e:	60bb      	str	r3, [r7, #8]
         wireport->beginTransmission((uint8_t)deviceaddress);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	68da      	ldr	r2, [r3, #12]
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	7c1b      	ldrb	r3, [r3, #16]
 8008738:	4619      	mov	r1, r3
 800873a:	4610      	mov	r0, r2
 800873c:	f001 fb1e 	bl	8009d7c <_ZN7TwoWire17beginTransmissionEh>
         wireport->write(DATA_REG); // Point to the 'serial register'
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	68db      	ldr	r3, [r3, #12]
 8008744:	21ff      	movs	r1, #255	; 0xff
 8008746:	4618      	mov	r0, r3
 8008748:	f7fe fa4a 	bl	8006be0 <_ZN7TwoWire5writeEi>
         for (; i<nexti; ++i)
 800874c:	693a      	ldr	r2, [r7, #16]
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	429a      	cmp	r2, r3
 8008752:	d20c      	bcs.n	800876e <_ZN10IridiumSBD8sendlongEPKc+0x9a>
            wireport->write(str[i]); // Write each byte
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	68d8      	ldr	r0, [r3, #12]
 8008758:	683a      	ldr	r2, [r7, #0]
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	4413      	add	r3, r2
 800875e:	781b      	ldrb	r3, [r3, #0]
 8008760:	4619      	mov	r1, r3
 8008762:	f7fe fa3d 	bl	8006be0 <_ZN7TwoWire5writeEi>
         for (; i<nexti; ++i)
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	3301      	adds	r3, #1
 800876a:	613b      	str	r3, [r7, #16]
 800876c:	e7ee      	b.n	800874c <_ZN10IridiumSBD8sendlongEPKc+0x78>
         bytes_to_send = bytes_to_send - (TINY_I2C_BUFFER_LENGTH - 1); // Decrease the number of bytes still to send
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	3b1f      	subs	r3, #31
 8008772:	617b      	str	r3, [r7, #20]
         wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	68db      	ldr	r3, [r3, #12]
 8008778:	4618      	mov	r0, r3
 800877a:	f001 fb49 	bl	8009e10 <_ZN7TwoWire15endTransmissionEv>
      while (bytes_to_send > (TINY_I2C_BUFFER_LENGTH - 1)) // If there are too many bytes to send all in one go
 800877e:	e7d1      	b.n	8008724 <_ZN10IridiumSBD8sendlongEPKc+0x50>
      wireport->beginTransmission((uint8_t)deviceaddress);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	68da      	ldr	r2, [r3, #12]
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	7c1b      	ldrb	r3, [r3, #16]
 8008788:	4619      	mov	r1, r3
 800878a:	4610      	mov	r0, r2
 800878c:	f001 faf6 	bl	8009d7c <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	68db      	ldr	r3, [r3, #12]
 8008794:	21ff      	movs	r1, #255	; 0xff
 8008796:	4618      	mov	r0, r3
 8008798:	f7fe fa22 	bl	8006be0 <_ZN7TwoWire5writeEi>
      for (; i<txDataSize; ++i)
 800879c:	693a      	ldr	r2, [r7, #16]
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d20c      	bcs.n	80087be <_ZN10IridiumSBD8sendlongEPKc+0xea>
         wireport->write(str[i]);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	68d8      	ldr	r0, [r3, #12]
 80087a8:	683a      	ldr	r2, [r7, #0]
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	4413      	add	r3, r2
 80087ae:	781b      	ldrb	r3, [r3, #0]
 80087b0:	4619      	mov	r1, r3
 80087b2:	f7fe fa15 	bl	8006be0 <_ZN7TwoWire5writeEi>
      for (; i<txDataSize; ++i)
 80087b6:	693b      	ldr	r3, [r7, #16]
 80087b8:	3301      	adds	r3, #1
 80087ba:	613b      	str	r3, [r7, #16]
 80087bc:	e7ee      	b.n	800879c <_ZN10IridiumSBD8sendlongEPKc+0xc8>
      if (wireport->endTransmission() != 0) //Send data and release bus
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	68db      	ldr	r3, [r3, #12]
 80087c2:	4618      	mov	r0, r3
 80087c4:	f001 fb24 	bl	8009e10 <_ZN7TwoWire15endTransmissionEv>
 80087c8:	4603      	mov	r3, r0
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	bf14      	ite	ne
 80087ce:	2301      	movne	r3, #1
 80087d0:	2300      	moveq	r3, #0
 80087d2:	b2db      	uxtb	r3, r3
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d003      	beq.n	80087e0 <_ZN10IridiumSBD8sendlongEPKc+0x10c>
         diagprint(F("I2C write was not successful!\r\n"));
 80087d8:	4905      	ldr	r1, [pc, #20]	; (80087f0 <_ZN10IridiumSBD8sendlongEPKc+0x11c>)
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f000 f850 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80087e0:	bf00      	nop
 80087e2:	3718      	adds	r7, #24
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}
 80087e8:	0801d064 	.word	0x0801d064
 80087ec:	0801cdac 	.word	0x0801cdac
 80087f0:	0801ce2c 	.word	0x0801ce2c

080087f4 <_ZN10IridiumSBD4sendEt>:

void IridiumSBD::send(uint16_t n)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b082      	sub	sp, #8
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
 80087fc:	460b      	mov	r3, r1
 80087fe:	807b      	strh	r3, [r7, #2]
   consoleprint(n);
 8008800:	887b      	ldrh	r3, [r7, #2]
 8008802:	4619      	mov	r1, r3
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f000 f8cb 	bl	80089a0 <_ZN10IridiumSBD12consoleprintEt>
   if (this->useSerial)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	7c5b      	ldrb	r3, [r3, #17]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d008      	beq.n	8008824 <_ZN10IridiumSBD4sendEt+0x30>
   {
      stream->print(n);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	689b      	ldr	r3, [r3, #8]
 8008816:	4618      	mov	r0, r3
 8008818:	887b      	ldrh	r3, [r7, #2]
 800881a:	220a      	movs	r2, #10
 800881c:	4619      	mov	r1, r3
 800881e:	f001 f967 	bl	8009af0 <_ZN5Print5printEii>
      wireport->write(DATA_REG); // Point to the 'serial register'
      wireport->print(n);
      if (wireport->endTransmission() != 0) //Send data and release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 8008822:	e026      	b.n	8008872 <_ZN10IridiumSBD4sendEt+0x7e>
      wireport->beginTransmission((uint8_t)deviceaddress);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	68da      	ldr	r2, [r3, #12]
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	7c1b      	ldrb	r3, [r3, #16]
 800882c:	4619      	mov	r1, r3
 800882e:	4610      	mov	r0, r2
 8008830:	f001 faa4 	bl	8009d7c <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	68db      	ldr	r3, [r3, #12]
 8008838:	21ff      	movs	r1, #255	; 0xff
 800883a:	4618      	mov	r0, r3
 800883c:	f7fe f9d0 	bl	8006be0 <_ZN7TwoWire5writeEi>
      wireport->print(n);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	68db      	ldr	r3, [r3, #12]
 8008844:	4618      	mov	r0, r3
 8008846:	887b      	ldrh	r3, [r7, #2]
 8008848:	220a      	movs	r2, #10
 800884a:	4619      	mov	r1, r3
 800884c:	f001 f950 	bl	8009af0 <_ZN5Print5printEii>
      if (wireport->endTransmission() != 0) //Send data and release bus
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	68db      	ldr	r3, [r3, #12]
 8008854:	4618      	mov	r0, r3
 8008856:	f001 fadb 	bl	8009e10 <_ZN7TwoWire15endTransmissionEv>
 800885a:	4603      	mov	r3, r0
 800885c:	2b00      	cmp	r3, #0
 800885e:	bf14      	ite	ne
 8008860:	2301      	movne	r3, #1
 8008862:	2300      	moveq	r3, #0
 8008864:	b2db      	uxtb	r3, r3
 8008866:	2b00      	cmp	r3, #0
 8008868:	d003      	beq.n	8008872 <_ZN10IridiumSBD4sendEt+0x7e>
         diagprint(F("I2C write was not successful!\r\n"));
 800886a:	4904      	ldr	r1, [pc, #16]	; (800887c <_ZN10IridiumSBD4sendEt+0x88>)
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f000 f807 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8008872:	bf00      	nop
 8008874:	3708      	adds	r7, #8
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}
 800887a:	bf00      	nop
 800887c:	0801ce2c 	.word	0x0801ce2c

08008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>:

void IridiumSBD::diagprint(FlashString str)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b084      	sub	sp, #16
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
 8008888:	6039      	str	r1, [r7, #0]
   PGM_P p = reinterpret_cast<PGM_P>(str);
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	60fb      	str	r3, [r7, #12]
   while (1)
   {
      char c = pgm_read_byte(p++);
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	1c5a      	adds	r2, r3, #1
 8008892:	60fa      	str	r2, [r7, #12]
 8008894:	781b      	ldrb	r3, [r3, #0]
 8008896:	72fb      	strb	r3, [r7, #11]
      if (c == 0) break;
 8008898:	7afb      	ldrb	r3, [r7, #11]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d005      	beq.n	80088aa <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0x2a>
      ISBDDiagsCallback(this, c);
 800889e:	7afb      	ldrb	r3, [r7, #11]
 80088a0:	4619      	mov	r1, r3
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f7fe f9c2 	bl	8006c2c <_Z17ISBDDiagsCallbackP10IridiumSBDc>
   }
 80088a8:	e7f1      	b.n	800888e <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0xe>
      if (c == 0) break;
 80088aa:	bf00      	nop

   //TODO
   this->print((char*) str);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	6838      	ldr	r0, [r7, #0]
 80088b2:	4798      	blx	r3
}
 80088b4:	bf00      	nop
 80088b6:	3710      	adds	r7, #16
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bd80      	pop	{r7, pc}

080088bc <_ZN10IridiumSBD9diagprintEPKc>:

void IridiumSBD::diagprint(const char *str)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b082      	sub	sp, #8
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	6039      	str	r1, [r7, #0]
   while (*str)
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	781b      	ldrb	r3, [r3, #0]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d008      	beq.n	80088e0 <_ZN10IridiumSBD9diagprintEPKc+0x24>
      ISBDDiagsCallback(this, *str++);
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	1c5a      	adds	r2, r3, #1
 80088d2:	603a      	str	r2, [r7, #0]
 80088d4:	781b      	ldrb	r3, [r3, #0]
 80088d6:	4619      	mov	r1, r3
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f7fe f9a7 	bl	8006c2c <_Z17ISBDDiagsCallbackP10IridiumSBDc>
   while (*str)
 80088de:	e7f2      	b.n	80088c6 <_ZN10IridiumSBD9diagprintEPKc+0xa>

   //TODO
   this->print((char*) str);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	6838      	ldr	r0, [r7, #0]
 80088e6:	4798      	blx	r3
}
 80088e8:	bf00      	nop
 80088ea:	3708      	adds	r7, #8
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}

080088f0 <_ZN10IridiumSBD9diagprintEt>:

void IridiumSBD::diagprint(uint16_t n)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b086      	sub	sp, #24
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
 80088f8:	460b      	mov	r3, r1
 80088fa:	807b      	strh	r3, [r7, #2]
   char str[10];
   sprintf(str, "%u", n);
 80088fc:	887a      	ldrh	r2, [r7, #2]
 80088fe:	f107 030c 	add.w	r3, r7, #12
 8008902:	490a      	ldr	r1, [pc, #40]	; (800892c <_ZN10IridiumSBD9diagprintEt+0x3c>)
 8008904:	4618      	mov	r0, r3
 8008906:	f00e fd0b 	bl	8017320 <siprintf>
   diagprint(str);
 800890a:	f107 030c 	add.w	r3, r7, #12
 800890e:	4619      	mov	r1, r3
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f7ff ffd3 	bl	80088bc <_ZN10IridiumSBD9diagprintEPKc>

   //TODO
   this->print((char*) str);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f107 020c 	add.w	r2, r7, #12
 800891e:	4610      	mov	r0, r2
 8008920:	4798      	blx	r3
}
 8008922:	bf00      	nop
 8008924:	3718      	adds	r7, #24
 8008926:	46bd      	mov	sp, r7
 8008928:	bd80      	pop	{r7, pc}
 800892a:	bf00      	nop
 800892c:	0801d068 	.word	0x0801d068

08008930 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>:

void IridiumSBD::consoleprint(FlashString str)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b084      	sub	sp, #16
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
 8008938:	6039      	str	r1, [r7, #0]
   PGM_P p = reinterpret_cast<PGM_P>(str);
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	60fb      	str	r3, [r7, #12]
   while (1)
   {
      char c = pgm_read_byte(p++);
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	1c5a      	adds	r2, r3, #1
 8008942:	60fa      	str	r2, [r7, #12]
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	72fb      	strb	r3, [r7, #11]
      if (c == 0) break;
 8008948:	7afb      	ldrb	r3, [r7, #11]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d005      	beq.n	800895a <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper+0x2a>
      ISBDConsoleCallback(this, c);
 800894e:	7afb      	ldrb	r3, [r7, #11]
 8008950:	4619      	mov	r1, r3
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f7fe f95e 	bl	8006c14 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
   }
 8008958:	e7f1      	b.n	800893e <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper+0xe>
      if (c == 0) break;
 800895a:	bf00      	nop

   //TODO
   this->print((char*) str);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	6838      	ldr	r0, [r7, #0]
 8008962:	4798      	blx	r3
}
 8008964:	bf00      	nop
 8008966:	3710      	adds	r7, #16
 8008968:	46bd      	mov	sp, r7
 800896a:	bd80      	pop	{r7, pc}

0800896c <_ZN10IridiumSBD12consoleprintEPKc>:

void IridiumSBD::consoleprint(const char *str)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b082      	sub	sp, #8
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
 8008974:	6039      	str	r1, [r7, #0]
   while (*str)
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	781b      	ldrb	r3, [r3, #0]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d008      	beq.n	8008990 <_ZN10IridiumSBD12consoleprintEPKc+0x24>
      ISBDConsoleCallback(this, *str++);
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	1c5a      	adds	r2, r3, #1
 8008982:	603a      	str	r2, [r7, #0]
 8008984:	781b      	ldrb	r3, [r3, #0]
 8008986:	4619      	mov	r1, r3
 8008988:	6878      	ldr	r0, [r7, #4]
 800898a:	f7fe f943 	bl	8006c14 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
   while (*str)
 800898e:	e7f2      	b.n	8008976 <_ZN10IridiumSBD12consoleprintEPKc+0xa>

   //TODO
   this->print((char*) str);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	6838      	ldr	r0, [r7, #0]
 8008996:	4798      	blx	r3
}
 8008998:	bf00      	nop
 800899a:	3708      	adds	r7, #8
 800899c:	46bd      	mov	sp, r7
 800899e:	bd80      	pop	{r7, pc}

080089a0 <_ZN10IridiumSBD12consoleprintEt>:

void IridiumSBD::consoleprint(uint16_t n)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b086      	sub	sp, #24
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	460b      	mov	r3, r1
 80089aa:	807b      	strh	r3, [r7, #2]
   char str[10];
   sprintf(str, "%u", n);
 80089ac:	887a      	ldrh	r2, [r7, #2]
 80089ae:	f107 030c 	add.w	r3, r7, #12
 80089b2:	490a      	ldr	r1, [pc, #40]	; (80089dc <_ZN10IridiumSBD12consoleprintEt+0x3c>)
 80089b4:	4618      	mov	r0, r3
 80089b6:	f00e fcb3 	bl	8017320 <siprintf>
   consoleprint(str); //TODO
 80089ba:	f107 030c 	add.w	r3, r7, #12
 80089be:	4619      	mov	r1, r3
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f7ff ffd3 	bl	800896c <_ZN10IridiumSBD12consoleprintEPKc>
   //consoleprint((const char*) str);
   this->print((char*) str);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	f107 020c 	add.w	r2, r7, #12
 80089ce:	4610      	mov	r0, r2
 80089d0:	4798      	blx	r3
}
 80089d2:	bf00      	nop
 80089d4:	3718      	adds	r7, #24
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}
 80089da:	bf00      	nop
 80089dc:	0801d068 	.word	0x0801d068

080089e0 <_ZN10IridiumSBD12consoleprintEc>:

void IridiumSBD::consoleprint(char c)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b082      	sub	sp, #8
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
 80089e8:	460b      	mov	r3, r1
 80089ea:	70fb      	strb	r3, [r7, #3]
   ISBDConsoleCallback(this, c);
 80089ec:	78fb      	ldrb	r3, [r7, #3]
 80089ee:	4619      	mov	r1, r3
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f7fe f90f 	bl	8006c14 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
}
 80089f6:	bf00      	nop
 80089f8:	3708      	adds	r7, #8
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}
	...

08008a00 <_ZN10IridiumSBD11SBDRINGSeenEv>:

void IridiumSBD::SBDRINGSeen()
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b082      	sub	sp, #8
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
   ringAsserted = true;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
   diagprint(F("SBDRING alert seen!\r\n"));
 8008a10:	4903      	ldr	r1, [pc, #12]	; (8008a20 <_ZN10IridiumSBD11SBDRINGSeenEv+0x20>)
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f7ff ff34 	bl	8008880 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8008a18:	bf00      	nop
 8008a1a:	3708      	adds	r7, #8
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd80      	pop	{r7, pc}
 8008a20:	0801d06c 	.word	0x0801d06c

08008a24 <_ZN10IridiumSBD13filterSBDRINGEv>:
// Read characters until we find one that doesn't match SBDRING
// If nextChar is -1 it means we are still entertaining a possible
// match with SBDRING\r\n.  Once we find a mismatch, stuff it into
// nextChar.
void IridiumSBD::filterSBDRING()
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b084      	sub	sp, #16
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
   if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	7c5b      	ldrb	r3, [r3, #17]
 8008a30:	f083 0301 	eor.w	r3, r3, #1
 8008a34:	b2db      	uxtb	r3, r3
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d002      	beq.n	8008a40 <_ZN10IridiumSBD13filterSBDRINGEv+0x1c>
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f000 f940 	bl	8008cc0 <_ZN10IridiumSBD13check9603dataEv>
   while (((this->useSerial && (stream->available() > 0)) || ((!this->useSerial) && (i2cSerAvailable() > 0))) && nextChar == -1)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	7c5b      	ldrb	r3, [r3, #17]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d00b      	beq.n	8008a60 <_ZN10IridiumSBD13filterSBDRINGEv+0x3c>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	689a      	ldr	r2, [r3, #8]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	689b      	ldr	r3, [r3, #8]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	3308      	adds	r3, #8
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4610      	mov	r0, r2
 8008a58:	4798      	blx	r3
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	dc0c      	bgt.n	8008a7a <_ZN10IridiumSBD13filterSBDRINGEv+0x56>
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	7c5b      	ldrb	r3, [r3, #17]
 8008a64:	f083 0301 	eor.w	r3, r3, #1
 8008a68:	b2db      	uxtb	r3, r3
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d00d      	beq.n	8008a8a <_ZN10IridiumSBD13filterSBDRINGEv+0x66>
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 fa56 	bl	8008f20 <_ZN10IridiumSBD15i2cSerAvailableEv>
 8008a74:	4603      	mov	r3, r0
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	dd07      	ble.n	8008a8a <_ZN10IridiumSBD13filterSBDRINGEv+0x66>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a84:	d101      	bne.n	8008a8a <_ZN10IridiumSBD13filterSBDRINGEv+0x66>
 8008a86:	2301      	movs	r3, #1
 8008a88:	e000      	b.n	8008a8c <_ZN10IridiumSBD13filterSBDRINGEv+0x68>
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	f000 80af 	beq.w	8008bf0 <_ZN10IridiumSBD13filterSBDRINGEv+0x1cc>
   {
      char c;
      if (this->useSerial)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	7c5b      	ldrb	r3, [r3, #17]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d00b      	beq.n	8008ab2 <_ZN10IridiumSBD13filterSBDRINGEv+0x8e>
      {
         c = stream->read();
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	689a      	ldr	r2, [r3, #8]
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	689b      	ldr	r3, [r3, #8]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	330c      	adds	r3, #12
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4610      	mov	r0, r2
 8008aaa:	4798      	blx	r3
 8008aac:	4603      	mov	r3, r0
 8008aae:	73fb      	strb	r3, [r7, #15]
 8008ab0:	e004      	b.n	8008abc <_ZN10IridiumSBD13filterSBDRINGEv+0x98>
      }
      else
      {
         c = i2cSerRead();
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f000 fa4c 	bl	8008f50 <_ZN10IridiumSBD10i2cSerReadEv>
 8008ab8:	4603      	mov	r3, r0
 8008aba:	73fb      	strb	r3, [r7, #15]
      }
      consoleprint(c);
 8008abc:	7bfb      	ldrb	r3, [r7, #15]
 8008abe:	4619      	mov	r1, r3
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	f7ff ff8d 	bl	80089e0 <_ZN10IridiumSBD12consoleprintEc>
      if (*head != 0 && c == *head)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008acc:	781b      	ldrb	r3, [r3, #0]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	f000 8087 	beq.w	8008be2 <_ZN10IridiumSBD13filterSBDRINGEv+0x1be>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ada:	781b      	ldrb	r3, [r3, #0]
 8008adc:	7bfa      	ldrb	r2, [r7, #15]
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	d17f      	bne.n	8008be2 <_ZN10IridiumSBD13filterSBDRINGEv+0x1be>
      {
         ++head;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ae8:	1c5a      	adds	r2, r3, #1
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
         if (*head == 0)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008af6:	781b      	ldrb	r3, [r3, #0]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d10d      	bne.n	8008b18 <_ZN10IridiumSBD13filterSBDRINGEv+0xf4>
         {
            SBDRINGSeen();
 8008afc:	6878      	ldr	r0, [r7, #4]
 8008afe:	f7ff ff7f 	bl	8008a00 <_ZN10IridiumSBD11SBDRINGSeenEv>
            head = tail = SBDRING;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	4a3c      	ldr	r2, [pc, #240]	; (8008bf8 <_ZN10IridiumSBD13filterSBDRINGEv+0x1d4>)
 8008b06:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
            if ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) // pop the character back into nextChar
            {
               --head;
               nextChar = c;
            }
         }
 8008b16:	e069      	b.n	8008bec <_ZN10IridiumSBD13filterSBDRINGEv+0x1c8>
            for (unsigned long start = millis(); ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) && millis() - start < FILTERTIMEOUT; );
 8008b18:	f002 ff3a 	bl	800b990 <HAL_GetTick>
 8008b1c:	60b8      	str	r0, [r7, #8]
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	7c5b      	ldrb	r3, [r3, #17]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d00b      	beq.n	8008b3e <_ZN10IridiumSBD13filterSBDRINGEv+0x11a>
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	689a      	ldr	r2, [r3, #8]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	689b      	ldr	r3, [r3, #8]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	3308      	adds	r3, #8
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	4610      	mov	r0, r2
 8008b36:	4798      	blx	r3
 8008b38:	4603      	mov	r3, r0
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d00c      	beq.n	8008b58 <_ZN10IridiumSBD13filterSBDRINGEv+0x134>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	7c5b      	ldrb	r3, [r3, #17]
 8008b42:	f083 0301 	eor.w	r3, r3, #1
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d00e      	beq.n	8008b6a <_ZN10IridiumSBD13filterSBDRINGEv+0x146>
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	f000 f9e7 	bl	8008f20 <_ZN10IridiumSBD15i2cSerAvailableEv>
 8008b52:	4603      	mov	r3, r0
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d108      	bne.n	8008b6a <_ZN10IridiumSBD13filterSBDRINGEv+0x146>
 8008b58:	f002 ff1a 	bl	800b990 <HAL_GetTick>
 8008b5c:	4602      	mov	r2, r0
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	1ad3      	subs	r3, r2, r3
 8008b62:	2b09      	cmp	r3, #9
 8008b64:	d801      	bhi.n	8008b6a <_ZN10IridiumSBD13filterSBDRINGEv+0x146>
 8008b66:	2301      	movs	r3, #1
 8008b68:	e000      	b.n	8008b6c <_ZN10IridiumSBD13filterSBDRINGEv+0x148>
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d000      	beq.n	8008b72 <_ZN10IridiumSBD13filterSBDRINGEv+0x14e>
 8008b70:	e7d5      	b.n	8008b1e <_ZN10IridiumSBD13filterSBDRINGEv+0xfa>
            if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	7c5b      	ldrb	r3, [r3, #17]
 8008b76:	f083 0301 	eor.w	r3, r3, #1
 8008b7a:	b2db      	uxtb	r3, r3
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d002      	beq.n	8008b86 <_ZN10IridiumSBD13filterSBDRINGEv+0x162>
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f000 f89d 	bl	8008cc0 <_ZN10IridiumSBD13check9603dataEv>
            if ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) // pop the character back into nextChar
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	7c5b      	ldrb	r3, [r3, #17]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d00b      	beq.n	8008ba6 <_ZN10IridiumSBD13filterSBDRINGEv+0x182>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	689a      	ldr	r2, [r3, #8]
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	689b      	ldr	r3, [r3, #8]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	3308      	adds	r3, #8
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	4610      	mov	r0, r2
 8008b9e:	4798      	blx	r3
 8008ba0:	4603      	mov	r3, r0
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d00c      	beq.n	8008bc0 <_ZN10IridiumSBD13filterSBDRINGEv+0x19c>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	7c5b      	ldrb	r3, [r3, #17]
 8008baa:	f083 0301 	eor.w	r3, r3, #1
 8008bae:	b2db      	uxtb	r3, r3
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d007      	beq.n	8008bc4 <_ZN10IridiumSBD13filterSBDRINGEv+0x1a0>
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f000 f9b3 	bl	8008f20 <_ZN10IridiumSBD15i2cSerAvailableEv>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d101      	bne.n	8008bc4 <_ZN10IridiumSBD13filterSBDRINGEv+0x1a0>
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e000      	b.n	8008bc6 <_ZN10IridiumSBD13filterSBDRINGEv+0x1a2>
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d010      	beq.n	8008bec <_ZN10IridiumSBD13filterSBDRINGEv+0x1c8>
               --head;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008bd0:	1e5a      	subs	r2, r3, #1
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
               nextChar = c;
 8008bd8:	7bfa      	ldrb	r2, [r7, #15]
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
         }
 8008be0:	e004      	b.n	8008bec <_ZN10IridiumSBD13filterSBDRINGEv+0x1c8>
      }
      else
      {
         nextChar = c;
 8008be2:	7bfa      	ldrb	r2, [r7, #15]
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8008bea:	e729      	b.n	8008a40 <_ZN10IridiumSBD13filterSBDRINGEv+0x1c>
         }
 8008bec:	bf00      	nop
   while (((this->useSerial && (stream->available() > 0)) || ((!this->useSerial) && (i2cSerAvailable() > 0))) && nextChar == -1)
 8008bee:	e727      	b.n	8008a40 <_ZN10IridiumSBD13filterSBDRINGEv+0x1c>
      }
   }
}
 8008bf0:	bf00      	nop
 8008bf2:	3710      	adds	r7, #16
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}
 8008bf8:	0801da54 	.word	0x0801da54

08008bfc <_ZN10IridiumSBD17filteredavailableEv>:

const char IridiumSBD::SBDRING[] = "SBDRING\r\n";

int IridiumSBD::filteredavailable()
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b082      	sub	sp, #8
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
   filterSBDRING();
 8008c04:	6878      	ldr	r0, [r7, #4]
 8008c06:	f7ff ff0d 	bl	8008a24 <_ZN10IridiumSBD13filterSBDRINGEv>
   return head - tail + (nextChar != -1 ? 1 : 0);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008c16:	1ad3      	subs	r3, r2, r3
 8008c18:	687a      	ldr	r2, [r7, #4]
 8008c1a:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
 8008c1e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008c22:	d001      	beq.n	8008c28 <_ZN10IridiumSBD17filteredavailableEv+0x2c>
 8008c24:	2201      	movs	r2, #1
 8008c26:	e000      	b.n	8008c2a <_ZN10IridiumSBD17filteredavailableEv+0x2e>
 8008c28:	2200      	movs	r2, #0
 8008c2a:	4413      	add	r3, r2
}
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	3708      	adds	r7, #8
 8008c30:	46bd      	mov	sp, r7
 8008c32:	bd80      	pop	{r7, pc}

08008c34 <_ZN10IridiumSBD12filteredreadEv>:

int IridiumSBD::filteredread()
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b084      	sub	sp, #16
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
   filterSBDRING();
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f7ff fef1 	bl	8008a24 <_ZN10IridiumSBD13filterSBDRINGEv>

   // Use up the queue first
   if (head > tail)
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008c4e:	429a      	cmp	r2, r3
 8008c50:	d91c      	bls.n	8008c8c <_ZN10IridiumSBD12filteredreadEv+0x58>
   {
      char c = *tail++;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008c58:	1c59      	adds	r1, r3, #1
 8008c5a:	687a      	ldr	r2, [r7, #4]
 8008c5c:	f8c2 1094 	str.w	r1, [r2, #148]	; 0x94
 8008c60:	781b      	ldrb	r3, [r3, #0]
 8008c62:	73bb      	strb	r3, [r7, #14]
      if (head == tail)
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008c70:	429a      	cmp	r2, r3
 8008c72:	d109      	bne.n	8008c88 <_ZN10IridiumSBD12filteredreadEv+0x54>
         head = tail = SBDRING;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	4a11      	ldr	r2, [pc, #68]	; (8008cbc <_ZN10IridiumSBD12filteredreadEv+0x88>)
 8008c78:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      return c;
 8008c88:	7bbb      	ldrb	r3, [r7, #14]
 8008c8a:	e012      	b.n	8008cb2 <_ZN10IridiumSBD12filteredreadEv+0x7e>
   }

   // Then the "extra" char
   else if (nextChar != -1)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c96:	d00a      	beq.n	8008cae <_ZN10IridiumSBD12filteredreadEv+0x7a>
   {
      char c = (char)nextChar;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008c9e:	73fb      	strb	r3, [r7, #15]
      nextChar = -1;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f04f 32ff 	mov.w	r2, #4294967295
 8008ca6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
      return c;
 8008caa:	7bfb      	ldrb	r3, [r7, #15]
 8008cac:	e001      	b.n	8008cb2 <_ZN10IridiumSBD12filteredreadEv+0x7e>
   }

   return -1;
 8008cae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3710      	adds	r7, #16
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}
 8008cba:	bf00      	nop
 8008cbc:	0801da54 	.word	0x0801da54

08008cc0 <_ZN10IridiumSBD13check9603dataEv>:

//Checks the number of available serial bytes
//Reads the available serial bytes (if any) and stores them in i2c_ser_buffer
void IridiumSBD::check9603data()
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b084      	sub	sp, #16
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
  if (millis() - lastCheck >= I2C_POLLING_WAIT_MS)
 8008cc8:	f002 fe62 	bl	800b990 <HAL_GetTick>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008cd2:	1ad3      	subs	r3, r2, r3
 8008cd4:	687a      	ldr	r2, [r7, #4]
 8008cd6:	f892 2070 	ldrb.w	r2, [r2, #112]	; 0x70
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	bf2c      	ite	cs
 8008cde:	2301      	movcs	r3, #1
 8008ce0:	2300      	movcc	r3, #0
 8008ce2:	b2db      	uxtb	r3, r3
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	f000 80b8 	beq.w	8008e5a <_ZN10IridiumSBD13check9603dataEv+0x19a>
  {
    //Check how many serial bytes are waiting to be read
    uint16_t bytesAvailable = 0;
 8008cea:	2300      	movs	r3, #0
 8008cec:	81fb      	strh	r3, [r7, #14]
    wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	68da      	ldr	r2, [r3, #12]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	7c1b      	ldrb	r3, [r3, #16]
 8008cf6:	4619      	mov	r1, r3
 8008cf8:	4610      	mov	r0, r2
 8008cfa:	f001 f83f 	bl	8009d7c <_ZN7TwoWire17beginTransmissionEh>
    wireport->write(LEN_REG); // Point to the serial buffer length
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	68db      	ldr	r3, [r3, #12]
 8008d02:	21fd      	movs	r1, #253	; 0xfd
 8008d04:	4618      	mov	r0, r3
 8008d06:	f7fd ff6b 	bl	8006be0 <_ZN7TwoWire5writeEi>
    wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	68db      	ldr	r3, [r3, #12]
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f001 f87e 	bl	8009e10 <_ZN7TwoWire15endTransmissionEv>
    if (wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)2) == 2) // Request two bytes
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	68d8      	ldr	r0, [r3, #12]
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	7c1b      	ldrb	r3, [r3, #16]
 8008d1c:	2202      	movs	r2, #2
 8008d1e:	4619      	mov	r1, r3
 8008d20:	f001 f819 	bl	8009d56 <_ZN7TwoWire11requestFromEhh>
 8008d24:	4603      	mov	r3, r0
 8008d26:	2b02      	cmp	r3, #2
 8008d28:	bf0c      	ite	eq
 8008d2a:	2301      	moveq	r3, #1
 8008d2c:	2300      	movne	r3, #0
 8008d2e:	b2db      	uxtb	r3, r3
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d01d      	beq.n	8008d70 <_ZN10IridiumSBD13check9603dataEv+0xb0>
    {
      uint8_t msb = wireport->read();
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	68da      	ldr	r2, [r3, #12]
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	68db      	ldr	r3, [r3, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	330c      	adds	r3, #12
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4610      	mov	r0, r2
 8008d44:	4798      	blx	r3
 8008d46:	4603      	mov	r3, r0
 8008d48:	737b      	strb	r3, [r7, #13]
      uint8_t lsb = wireport->read();
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	68da      	ldr	r2, [r3, #12]
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	68db      	ldr	r3, [r3, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	330c      	adds	r3, #12
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	4610      	mov	r0, r2
 8008d5a:	4798      	blx	r3
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	733b      	strb	r3, [r7, #12]
      bytesAvailable = (((uint16_t)msb) << 8) | lsb;
 8008d60:	7b7b      	ldrb	r3, [r7, #13]
 8008d62:	021b      	lsls	r3, r3, #8
 8008d64:	b21a      	sxth	r2, r3
 8008d66:	7b3b      	ldrb	r3, [r7, #12]
 8008d68:	b21b      	sxth	r3, r3
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	b21b      	sxth	r3, r3
 8008d6e:	81fb      	strh	r3, [r7, #14]
    }

    //Now read the serial bytes (if any)
    if (bytesAvailable > 0)
 8008d70:	89fb      	ldrh	r3, [r7, #14]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d06c      	beq.n	8008e50 <_ZN10IridiumSBD13check9603dataEv+0x190>
    {
      // Request the bytes
      // Poke them into the i2c_serial buffer
      // Release the bus afterwards
      wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	68da      	ldr	r2, [r3, #12]
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	7c1b      	ldrb	r3, [r3, #16]
 8008d7e:	4619      	mov	r1, r3
 8008d80:	4610      	mov	r0, r2
 8008d82:	f000 fffb 	bl	8009d7c <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the serial buffer
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	68db      	ldr	r3, [r3, #12]
 8008d8a:	21ff      	movs	r1, #255	; 0xff
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	f7fd ff27 	bl	8006be0 <_ZN7TwoWire5writeEi>
      wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	68db      	ldr	r3, [r3, #12]
 8008d96:	4618      	mov	r0, r3
 8008d98:	f001 f83a 	bl	8009e10 <_ZN7TwoWire15endTransmissionEv>
      while (bytesAvailable > SER_PACKET_SIZE) // If there are _more_ than SER_PACKET_SIZE bytes to be read
 8008d9c:	89fb      	ldrh	r3, [r7, #14]
 8008d9e:	2b08      	cmp	r3, #8
 8008da0:	d92c      	bls.n	8008dfc <_ZN10IridiumSBD13check9603dataEv+0x13c>
      {
        wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)SER_PACKET_SIZE, (uint8_t)false); // Request SER_PACKET_SIZE bytes, don't release the bus
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	68d8      	ldr	r0, [r3, #12]
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	7c19      	ldrb	r1, [r3, #16]
 8008daa:	2300      	movs	r3, #0
 8008dac:	2208      	movs	r2, #8
 8008dae:	f000 ff97 	bl	8009ce0 <_ZN7TwoWire11requestFromEhhh>
        while (wireport->available())
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	68da      	ldr	r2, [r3, #12]
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	68db      	ldr	r3, [r3, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	3308      	adds	r3, #8
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4610      	mov	r0, r2
 8008dc2:	4798      	blx	r3
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	bf14      	ite	ne
 8008dca:	2301      	movne	r3, #1
 8008dcc:	2300      	moveq	r3, #0
 8008dce:	b2db      	uxtb	r3, r3
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d00f      	beq.n	8008df4 <_ZN10IridiumSBD13check9603dataEv+0x134>
        {
          i2cSerPoke(wireport->read()); // Read and store each byte
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	68da      	ldr	r2, [r3, #12]
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	68db      	ldr	r3, [r3, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	330c      	adds	r3, #12
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	4610      	mov	r0, r2
 8008de4:	4798      	blx	r3
 8008de6:	4603      	mov	r3, r0
 8008de8:	b2db      	uxtb	r3, r3
 8008dea:	4619      	mov	r1, r3
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f000 f8d5 	bl	8008f9c <_ZN10IridiumSBD10i2cSerPokeEc>
        while (wireport->available())
 8008df2:	e7de      	b.n	8008db2 <_ZN10IridiumSBD13check9603dataEv+0xf2>
        }
        bytesAvailable -= SER_PACKET_SIZE; // Decrease the number of bytes available by SER_PACKET_SIZE
 8008df4:	89fb      	ldrh	r3, [r7, #14]
 8008df6:	3b08      	subs	r3, #8
 8008df8:	81fb      	strh	r3, [r7, #14]
      while (bytesAvailable > SER_PACKET_SIZE) // If there are _more_ than SER_PACKET_SIZE bytes to be read
 8008dfa:	e7cf      	b.n	8008d9c <_ZN10IridiumSBD13check9603dataEv+0xdc>
      }
      wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)bytesAvailable); // Request remaining bytes, release the bus
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	68d8      	ldr	r0, [r3, #12]
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	7c1b      	ldrb	r3, [r3, #16]
 8008e04:	89fa      	ldrh	r2, [r7, #14]
 8008e06:	b2d2      	uxtb	r2, r2
 8008e08:	4619      	mov	r1, r3
 8008e0a:	f000 ffa4 	bl	8009d56 <_ZN7TwoWire11requestFromEhh>
      while (wireport->available())
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	68da      	ldr	r2, [r3, #12]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	68db      	ldr	r3, [r3, #12]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	3308      	adds	r3, #8
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	4610      	mov	r0, r2
 8008e1e:	4798      	blx	r3
 8008e20:	4603      	mov	r3, r0
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	bf14      	ite	ne
 8008e26:	2301      	movne	r3, #1
 8008e28:	2300      	moveq	r3, #0
 8008e2a:	b2db      	uxtb	r3, r3
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d00f      	beq.n	8008e50 <_ZN10IridiumSBD13check9603dataEv+0x190>
      {
        i2cSerPoke(wireport->read()); // Read and store each byte
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	68da      	ldr	r2, [r3, #12]
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	68db      	ldr	r3, [r3, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	330c      	adds	r3, #12
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4610      	mov	r0, r2
 8008e40:	4798      	blx	r3
 8008e42:	4603      	mov	r3, r0
 8008e44:	b2db      	uxtb	r3, r3
 8008e46:	4619      	mov	r1, r3
 8008e48:	6878      	ldr	r0, [r7, #4]
 8008e4a:	f000 f8a7 	bl	8008f9c <_ZN10IridiumSBD10i2cSerPokeEc>
      while (wireport->available())
 8008e4e:	e7de      	b.n	8008e0e <_ZN10IridiumSBD13check9603dataEv+0x14e>
      }
    }

    lastCheck = millis(); //Put off checking to avoid excessive I2C bus traffic
 8008e50:	f002 fd9e 	bl	800b990 <HAL_GetTick>
 8008e54:	4602      	mov	r2, r0
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	66da      	str	r2, [r3, #108]	; 0x6c
  }
}
 8008e5a:	bf00      	nop
 8008e5c:	3710      	adds	r7, #16
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}

08008e62 <_ZN10IridiumSBD13check9603pinsEv>:

//Reads the IO pins and update IO_REGISTER
void IridiumSBD::check9603pins()
{
 8008e62:	b580      	push	{r7, lr}
 8008e64:	b082      	sub	sp, #8
 8008e66:	af00      	add	r7, sp, #0
 8008e68:	6078      	str	r0, [r7, #4]
  //Read the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	68da      	ldr	r2, [r3, #12]
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	7c1b      	ldrb	r3, [r3, #16]
 8008e72:	4619      	mov	r1, r3
 8008e74:	4610      	mov	r0, r2
 8008e76:	f000 ff81 	bl	8009d7c <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	68db      	ldr	r3, [r3, #12]
 8008e7e:	2110      	movs	r1, #16
 8008e80:	4618      	mov	r0, r3
 8008e82:	f7fd fead 	bl	8006be0 <_ZN7TwoWire5writeEi>
  wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	68db      	ldr	r3, [r3, #12]
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	f000 ffc0 	bl	8009e10 <_ZN7TwoWire15endTransmissionEv>
  if (wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)1) == 1) // Request one byte from the IO register
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	68d8      	ldr	r0, [r3, #12]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	7c1b      	ldrb	r3, [r3, #16]
 8008e98:	2201      	movs	r2, #1
 8008e9a:	4619      	mov	r1, r3
 8008e9c:	f000 ff5b 	bl	8009d56 <_ZN7TwoWire11requestFromEhh>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	2b01      	cmp	r3, #1
 8008ea4:	bf0c      	ite	eq
 8008ea6:	2301      	moveq	r3, #1
 8008ea8:	2300      	movne	r3, #0
 8008eaa:	b2db      	uxtb	r3, r3
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d00d      	beq.n	8008ecc <_ZN10IridiumSBD13check9603pinsEv+0x6a>
  {
    IO_REGISTER = wireport->read(); // Read the IO register
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	68da      	ldr	r2, [r3, #12]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	68db      	ldr	r3, [r3, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	330c      	adds	r3, #12
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4610      	mov	r0, r2
 8008ec0:	4798      	blx	r3
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	b2da      	uxtb	r2, r3
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
  }
}
 8008ecc:	bf00      	nop
 8008ece:	3708      	adds	r7, #8
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bd80      	pop	{r7, pc}

08008ed4 <_ZN10IridiumSBD11set9603pinsEh>:

//Set the IO pins
void IridiumSBD::set9603pins(uint8_t pins)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b082      	sub	sp, #8
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
 8008edc:	460b      	mov	r3, r1
 8008ede:	70fb      	strb	r3, [r7, #3]
  //Write to the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	68da      	ldr	r2, [r3, #12]
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	7c1b      	ldrb	r3, [r3, #16]
 8008ee8:	4619      	mov	r1, r3
 8008eea:	4610      	mov	r0, r2
 8008eec:	f000 ff46 	bl	8009d7c <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	68db      	ldr	r3, [r3, #12]
 8008ef4:	2110      	movs	r1, #16
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	f7fd fe72 	bl	8006be0 <_ZN7TwoWire5writeEi>
  wireport->write(pins); // Set the pins
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	68da      	ldr	r2, [r3, #12]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	68db      	ldr	r3, [r3, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	78f9      	ldrb	r1, [r7, #3]
 8008f0a:	4610      	mov	r0, r2
 8008f0c:	4798      	blx	r3
  wireport->endTransmission(); // Send data and surrender the bus
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	68db      	ldr	r3, [r3, #12]
 8008f12:	4618      	mov	r0, r3
 8008f14:	f000 ff7c 	bl	8009e10 <_ZN7TwoWire15endTransmissionEv>
}
 8008f18:	bf00      	nop
 8008f1a:	3708      	adds	r7, #8
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	bd80      	pop	{r7, pc}

08008f20 <_ZN10IridiumSBD15i2cSerAvailableEv>:
    return(ISBD_SUCCESS);
}

// I2C_SER functions
int IridiumSBD::i2cSerAvailable()
{
 8008f20:	b480      	push	{r7}
 8008f22:	b083      	sub	sp, #12
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
  return (i2c_ser_buffer_tail + I2C_SER_MAX_BUFF - i2c_ser_buffer_head) % I2C_SER_MAX_BUFF;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f2c:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f34:	1ad3      	subs	r3, r2, r3
 8008f36:	425a      	negs	r2, r3
 8008f38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008f3c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8008f40:	bf58      	it	pl
 8008f42:	4253      	negpl	r3, r2
}
 8008f44:	4618      	mov	r0, r3
 8008f46:	370c      	adds	r7, #12
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4e:	4770      	bx	lr

08008f50 <_ZN10IridiumSBD10i2cSerReadEv>:

int IridiumSBD::i2cSerRead()
{
 8008f50:	b480      	push	{r7}
 8008f52:	b085      	sub	sp, #20
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
  // Empty buffer?
  if (i2c_ser_buffer_head == i2c_ser_buffer_tail)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f60:	429a      	cmp	r2, r3
 8008f62:	d102      	bne.n	8008f6a <_ZN10IridiumSBD10i2cSerReadEv+0x1a>
    return -1;
 8008f64:	f04f 33ff 	mov.w	r3, #4294967295
 8008f68:	e012      	b.n	8008f90 <_ZN10IridiumSBD10i2cSerReadEv+0x40>

  // Read from "head"
  uint8_t d = i2c_ser_buffer[i2c_ser_buffer_head]; // grab next byte
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f6e:	687a      	ldr	r2, [r7, #4]
 8008f70:	4413      	add	r3, r2
 8008f72:	7c9b      	ldrb	r3, [r3, #18]
 8008f74:	73fb      	strb	r3, [r7, #15]
  i2c_ser_buffer_head = (i2c_ser_buffer_head + 1) % I2C_SER_MAX_BUFF; // update head
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f7a:	3301      	adds	r3, #1
 8008f7c:	425a      	negs	r2, r3
 8008f7e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008f82:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8008f86:	bf58      	it	pl
 8008f88:	4253      	negpl	r3, r2
 8008f8a:	687a      	ldr	r2, [r7, #4]
 8008f8c:	6593      	str	r3, [r2, #88]	; 0x58
  return d;
 8008f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3714      	adds	r7, #20
 8008f94:	46bd      	mov	sp, r7
 8008f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9a:	4770      	bx	lr

08008f9c <_ZN10IridiumSBD10i2cSerPokeEc>:

void IridiumSBD::i2cSerPoke(char serChar)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b085      	sub	sp, #20
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
 8008fa4:	460b      	mov	r3, r1
 8008fa6:	70fb      	strb	r3, [r7, #3]
  // Calculate the new value for the tail
  int next = (i2c_ser_buffer_tail + 1) % I2C_SER_MAX_BUFF;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fac:	3301      	adds	r3, #1
 8008fae:	425a      	negs	r2, r3
 8008fb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008fb4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8008fb8:	bf58      	it	pl
 8008fba:	4253      	negpl	r3, r2
 8008fbc:	60fb      	str	r3, [r7, #12]
  // If the buffer is not full (i.e. we are not about to overwrite the head byte)
  // If the buffer is full, the byte is lost
  if (next != i2c_ser_buffer_head)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008fc2:	68fa      	ldr	r2, [r7, #12]
 8008fc4:	429a      	cmp	r2, r3
 8008fc6:	d008      	beq.n	8008fda <_ZN10IridiumSBD10i2cSerPokeEc+0x3e>
  {
    // save new data in buffer: tail points to where byte goes
    i2c_ser_buffer[i2c_ser_buffer_tail] = serChar; // save new byte
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fcc:	687a      	ldr	r2, [r7, #4]
 8008fce:	4413      	add	r3, r2
 8008fd0:	78fa      	ldrb	r2, [r7, #3]
 8008fd2:	749a      	strb	r2, [r3, #18]
    i2c_ser_buffer_tail = next;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	68fa      	ldr	r2, [r7, #12]
 8008fd8:	655a      	str	r2, [r3, #84]	; 0x54
  }
}
 8008fda:	bf00      	nop
 8008fdc:	3714      	adds	r7, #20
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe4:	4770      	bx	lr
	...

08008fe8 <_ZN10IridiumSBD20internalClearBuffersEi>:

int IridiumSBD::internalClearBuffers(int buffers)
// Clear the MO/MT/Both buffers
// Defaults to clearing the MO buffer to avoid resending old messages
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b084      	sub	sp, #16
 8008fec:	af02      	add	r7, sp, #8
 8008fee:	6078      	str	r0, [r7, #4]
 8008ff0:	6039      	str	r1, [r7, #0]
   if (this->asleep)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d001      	beq.n	8009000 <_ZN10IridiumSBD20internalClearBuffersEi+0x18>
      return ISBD_IS_ASLEEP;
 8008ffc:	230a      	movs	r3, #10
 8008ffe:	e032      	b.n	8009066 <_ZN10IridiumSBD20internalClearBuffersEi+0x7e>

   if (buffers == ISBD_CLEAR_MT) // Clear MT buffer
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	2b01      	cmp	r3, #1
 8009004:	d106      	bne.n	8009014 <_ZN10IridiumSBD20internalClearBuffersEi+0x2c>
   {
      send(F("AT+SBDD1\r"));
 8009006:	2301      	movs	r3, #1
 8009008:	2201      	movs	r2, #1
 800900a:	4919      	ldr	r1, [pc, #100]	; (8009070 <_ZN10IridiumSBD20internalClearBuffersEi+0x88>)
 800900c:	6878      	ldr	r0, [r7, #4]
 800900e:	f7ff fab9 	bl	8008584 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
 8009012:	e00f      	b.n	8009034 <_ZN10IridiumSBD20internalClearBuffersEi+0x4c>
   }
   else if (buffers == ISBD_CLEAR_BOTH) // Clear both buffers
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	2b02      	cmp	r3, #2
 8009018:	d106      	bne.n	8009028 <_ZN10IridiumSBD20internalClearBuffersEi+0x40>
   {
      send(F("AT+SBDD2\r"));
 800901a:	2301      	movs	r3, #1
 800901c:	2201      	movs	r2, #1
 800901e:	4915      	ldr	r1, [pc, #84]	; (8009074 <_ZN10IridiumSBD20internalClearBuffersEi+0x8c>)
 8009020:	6878      	ldr	r0, [r7, #4]
 8009022:	f7ff faaf 	bl	8008584 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
 8009026:	e005      	b.n	8009034 <_ZN10IridiumSBD20internalClearBuffersEi+0x4c>
   }
   else // Clear MO buffer
   {
      send(F("AT+SBDD0\r"));
 8009028:	2301      	movs	r3, #1
 800902a:	2201      	movs	r2, #1
 800902c:	4912      	ldr	r1, [pc, #72]	; (8009078 <_ZN10IridiumSBD20internalClearBuffersEi+0x90>)
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	f7ff faa8 	bl	8008584 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   }
   if (!waitForATResponse())
 8009034:	4b11      	ldr	r3, [pc, #68]	; (800907c <_ZN10IridiumSBD20internalClearBuffersEi+0x94>)
 8009036:	9300      	str	r3, [sp, #0]
 8009038:	2300      	movs	r3, #0
 800903a:	2200      	movs	r2, #0
 800903c:	2100      	movs	r1, #0
 800903e:	6878      	ldr	r0, [r7, #4]
 8009040:	f7fe fe3e 	bl	8007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8009044:	4603      	mov	r3, r0
 8009046:	f083 0301 	eor.w	r3, r3, #1
 800904a:	b2db      	uxtb	r3, r3
 800904c:	2b00      	cmp	r3, #0
 800904e:	d009      	beq.n	8009064 <_ZN10IridiumSBD20internalClearBuffersEi+0x7c>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f7fe fef3 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 8009056:	4603      	mov	r3, r0
 8009058:	2b00      	cmp	r3, #0
 800905a:	d001      	beq.n	8009060 <_ZN10IridiumSBD20internalClearBuffersEi+0x78>
 800905c:	2304      	movs	r3, #4
 800905e:	e002      	b.n	8009066 <_ZN10IridiumSBD20internalClearBuffersEi+0x7e>
 8009060:	2303      	movs	r3, #3
 8009062:	e000      	b.n	8009066 <_ZN10IridiumSBD20internalClearBuffersEi+0x7e>

   return ISBD_SUCCESS;
 8009064:	2300      	movs	r3, #0
}
 8009066:	4618      	mov	r0, r3
 8009068:	3708      	adds	r7, #8
 800906a:	46bd      	mov	sp, r7
 800906c:	bd80      	pop	{r7, pc}
 800906e:	bf00      	nop
 8009070:	0801d0b8 	.word	0x0801d0b8
 8009074:	0801d0c4 	.word	0x0801d0c4
 8009078:	0801d0d0 	.word	0x0801d0d0
 800907c:	0801ca00 	.word	0x0801ca00

08009080 <_ZN10IridiumSBD15internalGetIMEIEPcj>:

int IridiumSBD::internalGetIMEI(char *IMEI, size_t bufferSize)
// Get the IMEI
// https://github.com/mikalhart/IridiumSBD/pull/21
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b086      	sub	sp, #24
 8009084:	af02      	add	r7, sp, #8
 8009086:	60f8      	str	r0, [r7, #12]
 8009088:	60b9      	str	r1, [r7, #8]
 800908a:	607a      	str	r2, [r7, #4]
   if (this->asleep)
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8009092:	2b00      	cmp	r3, #0
 8009094:	d001      	beq.n	800909a <_ZN10IridiumSBD15internalGetIMEIEPcj+0x1a>
      return ISBD_IS_ASLEEP;
 8009096:	230a      	movs	r3, #10
 8009098:	e023      	b.n	80090e2 <_ZN10IridiumSBD15internalGetIMEIEPcj+0x62>

   if (bufferSize < 16) // IMEI is 15 digits
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2b0f      	cmp	r3, #15
 800909e:	d801      	bhi.n	80090a4 <_ZN10IridiumSBD15internalGetIMEIEPcj+0x24>
      return ISBD_RX_OVERFLOW;
 80090a0:	2308      	movs	r3, #8
 80090a2:	e01e      	b.n	80090e2 <_ZN10IridiumSBD15internalGetIMEIEPcj+0x62>

   send(F("AT+CGSN\r"));
 80090a4:	2301      	movs	r3, #1
 80090a6:	2201      	movs	r2, #1
 80090a8:	4910      	ldr	r1, [pc, #64]	; (80090ec <_ZN10IridiumSBD15internalGetIMEIEPcj+0x6c>)
 80090aa:	68f8      	ldr	r0, [r7, #12]
 80090ac:	f7ff fa6a 	bl	8008584 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(IMEI, bufferSize, "\n"))
 80090b0:	687a      	ldr	r2, [r7, #4]
 80090b2:	4b0f      	ldr	r3, [pc, #60]	; (80090f0 <_ZN10IridiumSBD15internalGetIMEIEPcj+0x70>)
 80090b4:	9300      	str	r3, [sp, #0]
 80090b6:	4b0f      	ldr	r3, [pc, #60]	; (80090f4 <_ZN10IridiumSBD15internalGetIMEIEPcj+0x74>)
 80090b8:	68b9      	ldr	r1, [r7, #8]
 80090ba:	68f8      	ldr	r0, [r7, #12]
 80090bc:	f7fe fe00 	bl	8007cc0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 80090c0:	4603      	mov	r3, r0
 80090c2:	f083 0301 	eor.w	r3, r3, #1
 80090c6:	b2db      	uxtb	r3, r3
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d009      	beq.n	80090e0 <_ZN10IridiumSBD15internalGetIMEIEPcj+0x60>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 80090cc:	68f8      	ldr	r0, [r7, #12]
 80090ce:	f7fe feb5 	bl	8007e3c <_ZN10IridiumSBD9cancelledEv>
 80090d2:	4603      	mov	r3, r0
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d001      	beq.n	80090dc <_ZN10IridiumSBD15internalGetIMEIEPcj+0x5c>
 80090d8:	2304      	movs	r3, #4
 80090da:	e002      	b.n	80090e2 <_ZN10IridiumSBD15internalGetIMEIEPcj+0x62>
 80090dc:	2303      	movs	r3, #3
 80090de:	e000      	b.n	80090e2 <_ZN10IridiumSBD15internalGetIMEIEPcj+0x62>

   return ISBD_SUCCESS;
 80090e0:	2300      	movs	r3, #0
}
 80090e2:	4618      	mov	r0, r3
 80090e4:	3710      	adds	r7, #16
 80090e6:	46bd      	mov	sp, r7
 80090e8:	bd80      	pop	{r7, pc}
 80090ea:	bf00      	nop
 80090ec:	0801d0dc 	.word	0x0801d0dc
 80090f0:	0801ca00 	.word	0x0801ca00
 80090f4:	0801d0e8 	.word	0x0801d0e8

080090f8 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE>:
}
#endif


//uint8_t IridiumSBD::MRT_Iridium_setup(UART_HandleTypeDef huart,POWERPROFILE profile){ TODO??
uint8_t IridiumSBD::MRT_Iridium_setup(uint8_t timeout, uint8_t i2c_bus, void (*iridium_print)(char*)){
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b092      	sub	sp, #72	; 0x48
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	60f8      	str	r0, [r7, #12]
 8009100:	607b      	str	r3, [r7, #4]
 8009102:	460b      	mov	r3, r1
 8009104:	72fb      	strb	r3, [r7, #11]
 8009106:	4613      	mov	r3, r2
 8009108:	72bb      	strb	r3, [r7, #10]
	this->print = iridium_print;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	687a      	ldr	r2, [r7, #4]
 800910e:	601a      	str	r2, [r3, #0]
	this->print((char*) "\r\nIridium 9603N Init\r\n");
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	485b      	ldr	r0, [pc, #364]	; (8009284 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x18c>)
 8009116:	4798      	blx	r3

	this->print((char*) "\tSetting I2C bus...");
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	485a      	ldr	r0, [pc, #360]	; (8009288 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x190>)
 800911e:	4798      	blx	r3
	if (i2c_bus == 1){
 8009120:	7abb      	ldrb	r3, [r7, #10]
 8009122:	2b01      	cmp	r3, #1
 8009124:	d103      	bne.n	800912e <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x36>
		this->wireport = &Wire;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	4a58      	ldr	r2, [pc, #352]	; (800928c <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x194>)
 800912a:	60da      	str	r2, [r3, #12]
 800912c:	e00c      	b.n	8009148 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x50>
	}
	else if (i2c_bus == 2){
 800912e:	7abb      	ldrb	r3, [r7, #10]
 8009130:	2b02      	cmp	r3, #2
 8009132:	d103      	bne.n	800913c <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x44>
		this->wireport = &Wire1;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	4a56      	ldr	r2, [pc, #344]	; (8009290 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x198>)
 8009138:	60da      	str	r2, [r3, #12]
 800913a:	e005      	b.n	8009148 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x50>
	}
	else if (i2c_bus == 3){
 800913c:	7abb      	ldrb	r3, [r7, #10]
 800913e:	2b03      	cmp	r3, #3
 8009140:	d102      	bne.n	8009148 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x50>
		this->wireport = &Wire2;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	4a53      	ldr	r2, [pc, #332]	; (8009294 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x19c>)
 8009146:	60da      	str	r2, [r3, #12]
	}
	this->print((char*) "OK\r\n");
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	4852      	ldr	r0, [pc, #328]	; (8009298 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1a0>)
 800914e:	4798      	blx	r3

	this->print((char*) "\tChecking device connection...");
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	4851      	ldr	r0, [pc, #324]	; (800929c <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1a4>)
 8009156:	4798      	blx	r3
	while(!this->isConnected()){
 8009158:	68f8      	ldr	r0, [r7, #12]
 800915a:	f7fe f88d 	bl	8007278 <_ZN10IridiumSBD11isConnectedEv>
 800915e:	4603      	mov	r3, r0
 8009160:	f083 0301 	eor.w	r3, r3, #1
 8009164:	b2db      	uxtb	r3, r3
 8009166:	2b00      	cmp	r3, #0
 8009168:	d020      	beq.n	80091ac <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0xb4>
		HAL_Delay(300);
 800916a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800916e:	f002 fc1b 	bl	800b9a8 <HAL_Delay>
		this->print((char*) "\r\tChecking device connection   ");
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	484a      	ldr	r0, [pc, #296]	; (80092a0 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1a8>)
 8009178:	4798      	blx	r3
		HAL_Delay(300);
 800917a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800917e:	f002 fc13 	bl	800b9a8 <HAL_Delay>
		this->print((char*) "\r\tChecking device connection.  ");
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	4847      	ldr	r0, [pc, #284]	; (80092a4 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1ac>)
 8009188:	4798      	blx	r3
		HAL_Delay(300);
 800918a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800918e:	f002 fc0b 	bl	800b9a8 <HAL_Delay>
		this->print((char*) "\r\tChecking device connection.. ");
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	4844      	ldr	r0, [pc, #272]	; (80092a8 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1b0>)
 8009198:	4798      	blx	r3
		HAL_Delay(300);
 800919a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800919e:	f002 fc03 	bl	800b9a8 <HAL_Delay>
		this->print((char*) "\r\tChecking device connection...");
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	4841      	ldr	r0, [pc, #260]	; (80092ac <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1b4>)
 80091a8:	4798      	blx	r3
	while(!this->isConnected()){
 80091aa:	e7d5      	b.n	8009158 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x60>
	}
	this->print((char*) "OK\r\n");
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4839      	ldr	r0, [pc, #228]	; (8009298 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1a0>)
 80091b2:	4798      	blx	r3

	//Activate the superchargers
	this->print((char*) "\tActivating the superchargers...");
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	483d      	ldr	r0, [pc, #244]	; (80092b0 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1b8>)
 80091ba:	4798      	blx	r3
	this->enableSuperCapCharger(true);
 80091bc:	2101      	movs	r1, #1
 80091be:	68f8      	ldr	r0, [r7, #12]
 80091c0:	f7fd fed2 	bl	8006f68 <_ZN10IridiumSBD21enableSuperCapChargerEb>
	this->print((char*) "OK\r\n");
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	4833      	ldr	r0, [pc, #204]	; (8009298 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1a0>)
 80091ca:	4798      	blx	r3


	//Wait for the supercapacitors to charge
	//int start=millis();
	this->print((char*) "\tWaiting for the supercapacitors to charge...");
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	4838      	ldr	r0, [pc, #224]	; (80092b4 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1bc>)
 80091d2:	4798      	blx	r3
	while (!this->checkSuperCapCharger()){
 80091d4:	68f8      	ldr	r0, [r7, #12]
 80091d6:	f7fd ff05 	bl	8006fe4 <_ZN10IridiumSBD20checkSuperCapChargerEv>
 80091da:	4603      	mov	r3, r0
 80091dc:	f083 0301 	eor.w	r3, r3, #1
 80091e0:	b2db      	uxtb	r3, r3
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d004      	beq.n	80091f0 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0xf8>
		HAL_Delay(333);
 80091e6:	f240 104d 	movw	r0, #333	; 0x14d
 80091ea:	f002 fbdd 	bl	800b9a8 <HAL_Delay>
	while (!this->checkSuperCapCharger()){
 80091ee:	e7f1      	b.n	80091d4 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0xdc>
	}
	this->print((char*) "OK\r\n");
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	4828      	ldr	r0, [pc, #160]	; (8009298 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1a0>)
 80091f6:	4798      	blx	r3


	//Enable power for the 9603N
	this->print((char*) "\tEnabling 9603N power...");
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	482e      	ldr	r0, [pc, #184]	; (80092b8 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1c0>)
 80091fe:	4798      	blx	r3
	this->enable9603Npower(true);
 8009200:	2101      	movs	r1, #1
 8009202:	68f8      	ldr	r0, [r7, #12]
 8009204:	f7fd ff1e 	bl	8007044 <_ZN10IridiumSBD16enable9603NpowerEb>
	this->print((char*) "OK\r\n");
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	4822      	ldr	r0, [pc, #136]	; (8009298 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1a0>)
 800920e:	4798      	blx	r3
	/*
	 * Begin satellite modem operation
	 */

	//Power on the rockblock
	this->print((char*) "\tStarting Modem...");
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4829      	ldr	r0, [pc, #164]	; (80092bc <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1c4>)
 8009216:	4798      	blx	r3
	//this->setPowerProfile(profile);
	int err = this->begin();
 8009218:	68f8      	ldr	r0, [r7, #12]
 800921a:	f7fd fd13 	bl	8006c44 <_ZN10IridiumSBD5beginEv>
 800921e:	6478      	str	r0, [r7, #68]	; 0x44
	if (err != ISBD_SUCCESS)
 8009220:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009222:	2b00      	cmp	r3, #0
 8009224:	d00b      	beq.n	800923e <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x146>
	  {
		this->print((char*) "Failed: ");
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	4825      	ldr	r0, [pc, #148]	; (80092c0 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1c8>)
 800922c:	4798      	blx	r3
		this->MRT_Iridium_ErrorMessage(err);
 800922e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009230:	b2db      	uxtb	r3, r3
 8009232:	4619      	mov	r1, r3
 8009234:	68f8      	ldr	r0, [r7, #12]
 8009236:	f000 f89f 	bl	8009378 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>

	    return HAL_ERROR;
 800923a:	2301      	movs	r3, #1
 800923c:	e01d      	b.n	800927a <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x182>
	  }
	this->print((char*) "OK\r\n");
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	4815      	ldr	r0, [pc, #84]	; (8009298 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1a0>)
 8009244:	4798      	blx	r3

	//Setup default IMEI to 000000000000000 (no IMEI)
	IMEI= (char*) "000000000000000";
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	4a1e      	ldr	r2, [pc, #120]	; (80092c4 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1cc>)
 800924a:	605a      	str	r2, [r3, #4]

	char str[50];
	sprintf(str, "\tSetting timeout of %i seconds...", timeout);
 800924c:	7afa      	ldrb	r2, [r7, #11]
 800924e:	f107 0310 	add.w	r3, r7, #16
 8009252:	491d      	ldr	r1, [pc, #116]	; (80092c8 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1d0>)
 8009254:	4618      	mov	r0, r3
 8009256:	f00e f863 	bl	8017320 <siprintf>
	this->print((char*) str);
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	f107 0210 	add.w	r2, r7, #16
 8009262:	4610      	mov	r0, r2
 8009264:	4798      	blx	r3
	adjustATTimeout(timeout);
 8009266:	7afb      	ldrb	r3, [r7, #11]
 8009268:	4619      	mov	r1, r3
 800926a:	68f8      	ldr	r0, [r7, #12]
 800926c:	f7fd fd8b 	bl	8006d86 <_ZN10IridiumSBD15adjustATTimeoutEi>
	this->print((char*) "OK\r\n");
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	4808      	ldr	r0, [pc, #32]	; (8009298 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE+0x1a0>)
 8009276:	4798      	blx	r3

	return HAL_OK;
 8009278:	2300      	movs	r3, #0
}
 800927a:	4618      	mov	r0, r3
 800927c:	3748      	adds	r7, #72	; 0x48
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}
 8009282:	bf00      	nop
 8009284:	0801d0ec 	.word	0x0801d0ec
 8009288:	0801d104 	.word	0x0801d104
 800928c:	20000478 	.word	0x20000478
 8009290:	20000530 	.word	0x20000530
 8009294:	200005e8 	.word	0x200005e8
 8009298:	0801ca00 	.word	0x0801ca00
 800929c:	0801d118 	.word	0x0801d118
 80092a0:	0801d138 	.word	0x0801d138
 80092a4:	0801d158 	.word	0x0801d158
 80092a8:	0801d178 	.word	0x0801d178
 80092ac:	0801d198 	.word	0x0801d198
 80092b0:	0801d1b8 	.word	0x0801d1b8
 80092b4:	0801d1dc 	.word	0x0801d1dc
 80092b8:	0801d20c 	.word	0x0801d20c
 80092bc:	0801d228 	.word	0x0801d228
 80092c0:	0801d23c 	.word	0x0801d23c
 80092c4:	0801d248 	.word	0x0801d248
 80092c8:	0801d258 	.word	0x0801d258

080092cc <_ZN10IridiumSBD20MRT_Iridium_shutdownEv>:


boolean IridiumSBD::MRT_Iridium_shutdown(void){
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b08a      	sub	sp, #40	; 0x28
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]

	this->print((char*) "Iridium 9603N Deinit\r\n");
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	4820      	ldr	r0, [pc, #128]	; (800935c <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0x90>)
 80092da:	4798      	blx	r3

	// Power down the modem
	this->print((char*) "\tPutting the 9603N to sleep...");
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	481f      	ldr	r0, [pc, #124]	; (8009360 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0x94>)
 80092e2:	4798      	blx	r3
	int err = this->sleep();
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f7fd fd19 	bl	8006d1c <_ZN10IridiumSBD5sleepEv>
 80092ea:	6278      	str	r0, [r7, #36]	; 0x24
	if (err != ISBD_SUCCESS)
 80092ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d00e      	beq.n	8009310 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0x44>
	{
		char str[24+sizeof(int)];
		sprintf(str, "sleep failed: error  %i\r\n", err);
 80092f2:	f107 0308 	add.w	r3, r7, #8
 80092f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092f8:	491a      	ldr	r1, [pc, #104]	; (8009364 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0x98>)
 80092fa:	4618      	mov	r0, r3
 80092fc:	f00e f810 	bl	8017320 <siprintf>
		this->print((char*) str);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f107 0208 	add.w	r2, r7, #8
 8009308:	4610      	mov	r0, r2
 800930a:	4798      	blx	r3
		return false;
 800930c:	2300      	movs	r3, #0
 800930e:	e020      	b.n	8009352 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0x86>
	}
	this->print((char*) "OK\r\n");
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	4814      	ldr	r0, [pc, #80]	; (8009368 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0x9c>)
 8009316:	4798      	blx	r3

	// Disable 9603N power
	this->print((char*) "\tDisabling 9603N power...");
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	4813      	ldr	r0, [pc, #76]	; (800936c <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xa0>)
 800931e:	4798      	blx	r3
	this->enable9603Npower(false);
 8009320:	2100      	movs	r1, #0
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f7fd fe8e 	bl	8007044 <_ZN10IridiumSBD16enable9603NpowerEb>
	this->print((char*) "OK\r\n");
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	480e      	ldr	r0, [pc, #56]	; (8009368 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0x9c>)
 800932e:	4798      	blx	r3

	// Disable the supercapacitor charger
	this->print((char*) "\tDisabling the supercapacitor charger...");
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	480e      	ldr	r0, [pc, #56]	; (8009370 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xa4>)
 8009336:	4798      	blx	r3
	this->enableSuperCapCharger(false);
 8009338:	2100      	movs	r1, #0
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	f7fd fe14 	bl	8006f68 <_ZN10IridiumSBD21enableSuperCapChargerEb>
	this->print((char*) "OK\r\n");
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4808      	ldr	r0, [pc, #32]	; (8009368 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0x9c>)
 8009346:	4798      	blx	r3

	this->print((char*) "\tIridium successfully shutdown\r\n");
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	4809      	ldr	r0, [pc, #36]	; (8009374 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xa8>)
 800934e:	4798      	blx	r3
	return true;
 8009350:	2301      	movs	r3, #1
}
 8009352:	4618      	mov	r0, r3
 8009354:	3728      	adds	r7, #40	; 0x28
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}
 800935a:	bf00      	nop
 800935c:	0801d27c 	.word	0x0801d27c
 8009360:	0801d294 	.word	0x0801d294
 8009364:	0801d2b4 	.word	0x0801d2b4
 8009368:	0801ca00 	.word	0x0801ca00
 800936c:	0801d2d0 	.word	0x0801d2d0
 8009370:	0801d2ec 	.word	0x0801d2ec
 8009374:	0801d318 	.word	0x0801d318

08009378 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>:



void IridiumSBD::MRT_Iridium_ErrorMessage(uint8_t error){
 8009378:	b580      	push	{r7, lr}
 800937a:	b082      	sub	sp, #8
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
 8009380:	460b      	mov	r3, r1
 8009382:	70fb      	strb	r3, [r7, #3]
	this->print((char*) "\r\n\tError:\t");
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	4834      	ldr	r0, [pc, #208]	; (800945c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xe4>)
 800938a:	4798      	blx	r3
	if (error == ISBD_ALREADY_AWAKE){
 800938c:	78fb      	ldrb	r3, [r7, #3]
 800938e:	2b01      	cmp	r3, #1
 8009390:	d104      	bne.n	800939c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x24>
		this->print((char*) "\tAlready Awake\r\n");
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4832      	ldr	r0, [pc, #200]	; (8009460 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xe8>)
 8009398:	4798      	blx	r3
		this->print((char*) "\tDEBUG LINE REACHED\r\n");
	}
	else{
		this->print((char*) "\tUNKNOWN\r\n");
	}
}
 800939a:	e05b      	b.n	8009454 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xdc>
	else if (error == ISBD_SERIAL_FAILURE){
 800939c:	78fb      	ldrb	r3, [r7, #3]
 800939e:	2b02      	cmp	r3, #2
 80093a0:	d104      	bne.n	80093ac <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x34>
		this->print((char*) "\tSerial Failure\r\n");
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	482f      	ldr	r0, [pc, #188]	; (8009464 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xec>)
 80093a8:	4798      	blx	r3
}
 80093aa:	e053      	b.n	8009454 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xdc>
	else if (error == ISBD_PROTOCOL_ERROR){
 80093ac:	78fb      	ldrb	r3, [r7, #3]
 80093ae:	2b03      	cmp	r3, #3
 80093b0:	d104      	bne.n	80093bc <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x44>
		this->print((char*) "\tProtocol Error\r\n");
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	482c      	ldr	r0, [pc, #176]	; (8009468 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xf0>)
 80093b8:	4798      	blx	r3
}
 80093ba:	e04b      	b.n	8009454 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xdc>
	else if (error == ISBD_CANCELLED){
 80093bc:	78fb      	ldrb	r3, [r7, #3]
 80093be:	2b04      	cmp	r3, #4
 80093c0:	d104      	bne.n	80093cc <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x54>
		this->print((char*) "\tCancelled\r\n");
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4829      	ldr	r0, [pc, #164]	; (800946c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xf4>)
 80093c8:	4798      	blx	r3
}
 80093ca:	e043      	b.n	8009454 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xdc>
	else if (error == ISBD_NO_MODEM_DETECTED){
 80093cc:	78fb      	ldrb	r3, [r7, #3]
 80093ce:	2b05      	cmp	r3, #5
 80093d0:	d104      	bne.n	80093dc <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x64>
		this->print((char*) "\tNo modem detected: check wiring.\r\n");
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	4826      	ldr	r0, [pc, #152]	; (8009470 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xf8>)
 80093d8:	4798      	blx	r3
}
 80093da:	e03b      	b.n	8009454 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xdc>
	else if (error == ISBD_SBDIX_FATAL_ERROR){
 80093dc:	78fb      	ldrb	r3, [r7, #3]
 80093de:	2b06      	cmp	r3, #6
 80093e0:	d104      	bne.n	80093ec <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x74>
		this->print((char*) "\tSDBIX Fatal Error\r\n");
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	4823      	ldr	r0, [pc, #140]	; (8009474 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xfc>)
 80093e8:	4798      	blx	r3
}
 80093ea:	e033      	b.n	8009454 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xdc>
	else if (error == ISBD_SENDRECEIVE_TIMEOUT){
 80093ec:	78fb      	ldrb	r3, [r7, #3]
 80093ee:	2b07      	cmp	r3, #7
 80093f0:	d104      	bne.n	80093fc <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x84>
		this->print((char*) "\tSend-Receive Timeout\r\n");
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	4820      	ldr	r0, [pc, #128]	; (8009478 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x100>)
 80093f8:	4798      	blx	r3
}
 80093fa:	e02b      	b.n	8009454 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xdc>
	else if (error == ISBD_RX_OVERFLOW){
 80093fc:	78fb      	ldrb	r3, [r7, #3]
 80093fe:	2b08      	cmp	r3, #8
 8009400:	d104      	bne.n	800940c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x94>
		this->print((char*) "\tRX Overflow\r\n");
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	481d      	ldr	r0, [pc, #116]	; (800947c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x104>)
 8009408:	4798      	blx	r3
}
 800940a:	e023      	b.n	8009454 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xdc>
	else if (error == ISBD_REENTRANT){
 800940c:	78fb      	ldrb	r3, [r7, #3]
 800940e:	2b09      	cmp	r3, #9
 8009410:	d104      	bne.n	800941c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xa4>
		this->print((char*) "\tREENTRANT\r\n");
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	481a      	ldr	r0, [pc, #104]	; (8009480 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x108>)
 8009418:	4798      	blx	r3
}
 800941a:	e01b      	b.n	8009454 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xdc>
	else if (error == ISBD_IS_ASLEEP){
 800941c:	78fb      	ldrb	r3, [r7, #3]
 800941e:	2b0a      	cmp	r3, #10
 8009420:	d104      	bne.n	800942c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xb4>
		this->print((char*) "\tIs Asleep\r\n");
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	4817      	ldr	r0, [pc, #92]	; (8009484 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x10c>)
 8009428:	4798      	blx	r3
}
 800942a:	e013      	b.n	8009454 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xdc>
	else if (error == ISBD_NO_SLEEP_PIN){
 800942c:	78fb      	ldrb	r3, [r7, #3]
 800942e:	2b0b      	cmp	r3, #11
 8009430:	d104      	bne.n	800943c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xc4>
		this->print((char*) "\tNo Sleep Pin\r\n");
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	4814      	ldr	r0, [pc, #80]	; (8009488 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x110>)
 8009438:	4798      	blx	r3
}
 800943a:	e00b      	b.n	8009454 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xdc>
	else if(error == 20){
 800943c:	78fb      	ldrb	r3, [r7, #3]
 800943e:	2b14      	cmp	r3, #20
 8009440:	d104      	bne.n	800944c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xd4>
		this->print((char*) "\tDEBUG LINE REACHED\r\n");
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	4811      	ldr	r0, [pc, #68]	; (800948c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x114>)
 8009448:	4798      	blx	r3
}
 800944a:	e003      	b.n	8009454 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xdc>
		this->print((char*) "\tUNKNOWN\r\n");
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	480f      	ldr	r0, [pc, #60]	; (8009490 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x118>)
 8009452:	4798      	blx	r3
}
 8009454:	bf00      	nop
 8009456:	3708      	adds	r7, #8
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}
 800945c:	0801d33c 	.word	0x0801d33c
 8009460:	0801d348 	.word	0x0801d348
 8009464:	0801d35c 	.word	0x0801d35c
 8009468:	0801d370 	.word	0x0801d370
 800946c:	0801d384 	.word	0x0801d384
 8009470:	0801d394 	.word	0x0801d394
 8009474:	0801d3b8 	.word	0x0801d3b8
 8009478:	0801d3d0 	.word	0x0801d3d0
 800947c:	0801d3e8 	.word	0x0801d3e8
 8009480:	0801d3f8 	.word	0x0801d3f8
 8009484:	0801d408 	.word	0x0801d408
 8009488:	0801d418 	.word	0x0801d418
 800948c:	0801d428 	.word	0x0801d428
 8009490:	0801d440 	.word	0x0801d440

08009494 <_ZN10IridiumSBD19MRT_Iridium_getIMEIEv>:


/*
 * This function requests the satellite modem's IMEI number.
 */
boolean IridiumSBD::MRT_Iridium_getIMEI(void){
 8009494:	b580      	push	{r7, lr}
 8009496:	b092      	sub	sp, #72	; 0x48
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]

	//Check if we already have the IMEI
	if (strcmp(IMEI,"000000000000000")==0){
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	685b      	ldr	r3, [r3, #4]
 80094a0:	491f      	ldr	r1, [pc, #124]	; (8009520 <_ZN10IridiumSBD19MRT_Iridium_getIMEIEv+0x8c>)
 80094a2:	4618      	mov	r0, r3
 80094a4:	f7f6 fea4 	bl	80001f0 <strcmp>
 80094a8:	4603      	mov	r3, r0
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d124      	bne.n	80094f8 <_ZN10IridiumSBD19MRT_Iridium_getIMEIEv+0x64>

		//Reset the IMEI
		IMEI=new char[16];
 80094ae:	2010      	movs	r0, #16
 80094b0:	f00b f9dd 	bl	801486e <_Znaj>
 80094b4:	4603      	mov	r3, r0
 80094b6:	461a      	mov	r2, r3
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	605a      	str	r2, [r3, #4]

		// Get the IMEI
		this->print((char*) "\r\nIridium: Retrieving the IMEI\r\n");
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	4818      	ldr	r0, [pc, #96]	; (8009524 <_ZN10IridiumSBD19MRT_Iridium_getIMEIEv+0x90>)
 80094c2:	4798      	blx	r3
		int err = this->getIMEI(IMEI, 16);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	2210      	movs	r2, #16
 80094ca:	4619      	mov	r1, r3
 80094cc:	6878      	ldr	r0, [r7, #4]
 80094ce:	f7fd feb3 	bl	8007238 <_ZN10IridiumSBD7getIMEIEPcj>
 80094d2:	6478      	str	r0, [r7, #68]	; 0x44
		if (err != ISBD_SUCCESS)
 80094d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d00e      	beq.n	80094f8 <_ZN10IridiumSBD19MRT_Iridium_getIMEIEv+0x64>
		{
			char str[24+sizeof(int)];
		    sprintf(str, "\tgetIMEI failed: error %i\r\n", err);
 80094da:	f107 030c 	add.w	r3, r7, #12
 80094de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80094e0:	4911      	ldr	r1, [pc, #68]	; (8009528 <_ZN10IridiumSBD19MRT_Iridium_getIMEIEv+0x94>)
 80094e2:	4618      	mov	r0, r3
 80094e4:	f00d ff1c 	bl	8017320 <siprintf>
		    this->print((char*) str);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f107 020c 	add.w	r2, r7, #12
 80094f0:	4610      	mov	r0, r2
 80094f2:	4798      	blx	r3
		    return false;
 80094f4:	2300      	movs	r3, #0
 80094f6:	e00e      	b.n	8009516 <_ZN10IridiumSBD19MRT_Iridium_getIMEIEv+0x82>
		  }
	}

	char str[28];//IMEI is 15 integers long
	sprintf(str, "\tIMEI is %s\r\n", IMEI);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	685a      	ldr	r2, [r3, #4]
 80094fc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009500:	490a      	ldr	r1, [pc, #40]	; (800952c <_ZN10IridiumSBD19MRT_Iridium_getIMEIEv+0x98>)
 8009502:	4618      	mov	r0, r3
 8009504:	f00d ff0c 	bl	8017320 <siprintf>
	this->print((char*) str);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8009510:	4610      	mov	r0, r2
 8009512:	4798      	blx	r3
	return true;
 8009514:	2301      	movs	r3, #1
}
 8009516:	4618      	mov	r0, r3
 8009518:	3748      	adds	r7, #72	; 0x48
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}
 800951e:	bf00      	nop
 8009520:	0801d248 	.word	0x0801d248
 8009524:	0801d44c 	.word	0x0801d44c
 8009528:	0801d470 	.word	0x0801d470
 800952c:	0801d48c 	.word	0x0801d48c

08009530 <_ZN10IridiumSBD15MRT_Iridium_CSQEv>:
 * This sketch checks the Iridium signal quality and returns the status
 * of the Network Available signal.
 *
 * The boolean param is if you want to check for network availability
 */
int IridiumSBD::MRT_Iridium_CSQ(){
 8009530:	b580      	push	{r7, lr}
 8009532:	b09e      	sub	sp, #120	; 0x78
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
	this->print((char*) "\r\nIridium: Checking Signal Quality\r\n");
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	481c      	ldr	r0, [pc, #112]	; (80095b0 <_ZN10IridiumSBD15MRT_Iridium_CSQEv+0x80>)
 800953e:	4798      	blx	r3
	int signalQuality = -1;
 8009540:	f04f 33ff 	mov.w	r3, #4294967295
 8009544:	673b      	str	r3, [r7, #112]	; 0x70

	this->MRT_Iridium_getIMEI();
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f7ff ffa4 	bl	8009494 <_ZN10IridiumSBD19MRT_Iridium_getIMEIEv>

	// Check the signal quality.
	// This returns a number between 0 and 5.
	// 2 or better is preferred.
	int err = this->getSignalQuality(signalQuality);
 800954c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8009550:	4619      	mov	r1, r3
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f7fd fbc4 	bl	8006ce0 <_ZN10IridiumSBD16getSignalQualityERi>
 8009558:	6778      	str	r0, [r7, #116]	; 0x74
	if (err != ISBD_SUCCESS)
 800955a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800955c:	2b00      	cmp	r3, #0
 800955e:	d015      	beq.n	800958c <_ZN10IridiumSBD15MRT_Iridium_CSQEv+0x5c>
	{
	  char str[34+sizeof(int)];
	  sprintf(str, "\tSignalQuality failed: error  %i\r\n", err);
 8009560:	f107 030c 	add.w	r3, r7, #12
 8009564:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009566:	4913      	ldr	r1, [pc, #76]	; (80095b4 <_ZN10IridiumSBD15MRT_Iridium_CSQEv+0x84>)
 8009568:	4618      	mov	r0, r3
 800956a:	f00d fed9 	bl	8017320 <siprintf>
	  this->print((char*) str);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f107 020c 	add.w	r2, r7, #12
 8009576:	4610      	mov	r0, r2
 8009578:	4798      	blx	r3
	  this->MRT_Iridium_ErrorMessage(err);
 800957a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800957c:	b2db      	uxtb	r3, r3
 800957e:	4619      	mov	r1, r3
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f7ff fef9 	bl	8009378 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>
	  return -1;
 8009586:	f04f 33ff 	mov.w	r3, #4294967295
 800958a:	e00d      	b.n	80095a8 <_ZN10IridiumSBD15MRT_Iridium_CSQEv+0x78>
	}

	char str[56+sizeof(int)];
	sprintf(str, "\tOn a scale of 0 to 5, signal quality is currently  %i\r\n", signalQuality);
 800958c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800958e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8009592:	4909      	ldr	r1, [pc, #36]	; (80095b8 <_ZN10IridiumSBD15MRT_Iridium_CSQEv+0x88>)
 8009594:	4618      	mov	r0, r3
 8009596:	f00d fec3 	bl	8017320 <siprintf>
	this->print((char*) str);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80095a2:	4610      	mov	r0, r2
 80095a4:	4798      	blx	r3

	return signalQuality;
 80095a6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
}
 80095a8:	4618      	mov	r0, r3
 80095aa:	3778      	adds	r7, #120	; 0x78
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}
 80095b0:	0801d49c 	.word	0x0801d49c
 80095b4:	0801d4c4 	.word	0x0801d4c4
 80095b8:	0801d4e8 	.word	0x0801d4e8

080095bc <_ZN10IridiumSBD31MRT_Iridium_NetworkAvailabilityEv>:


/*
 * This function checks if a network is available
 */
boolean IridiumSBD::MRT_Iridium_NetworkAvailability(void){
 80095bc:	b580      	push	{r7, lr}
 80095be:	b082      	sub	sp, #8
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]

	// Check Network Available.
	this->print((char*) "\r\nIridium: Checking if Network is Available:\t");
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	480c      	ldr	r0, [pc, #48]	; (80095fc <_ZN10IridiumSBD31MRT_Iridium_NetworkAvailabilityEv+0x40>)
 80095ca:	4798      	blx	r3
	if (!this->checkNetworkAvailable()){
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f7fd fde5 	bl	800719c <_ZN10IridiumSBD21checkNetworkAvailableEv>
 80095d2:	4603      	mov	r3, r0
 80095d4:	f083 0301 	eor.w	r3, r3, #1
 80095d8:	b2db      	uxtb	r3, r3
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d005      	beq.n	80095ea <_ZN10IridiumSBD31MRT_Iridium_NetworkAvailabilityEv+0x2e>
		this->print((char*) "not available.\r\n");
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4807      	ldr	r0, [pc, #28]	; (8009600 <_ZN10IridiumSBD31MRT_Iridium_NetworkAvailabilityEv+0x44>)
 80095e4:	4798      	blx	r3
		//diagprint(F("(This might be because the 9603N has not yet aquired the ring channel.)\r\n"));
		return false;
 80095e6:	2300      	movs	r3, #0
 80095e8:	e004      	b.n	80095f4 <_ZN10IridiumSBD31MRT_Iridium_NetworkAvailabilityEv+0x38>
	}

	this->print((char*) "available.\r\n");
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4805      	ldr	r0, [pc, #20]	; (8009604 <_ZN10IridiumSBD31MRT_Iridium_NetworkAvailabilityEv+0x48>)
 80095f0:	4798      	blx	r3
	return true;
 80095f2:	2301      	movs	r3, #1
}
 80095f4:	4618      	mov	r0, r3
 80095f6:	3708      	adds	r7, #8
 80095f8:	46bd      	mov	sp, r7
 80095fa:	bd80      	pop	{r7, pc}
 80095fc:	0801d524 	.word	0x0801d524
 8009600:	0801d554 	.word	0x0801d554
 8009604:	0801d568 	.word	0x0801d568

08009608 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv>:


/*
 * This function requests the time
 */
boolean IridiumSBD::MRT_Iridium_getTime(void){
 8009608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800960a:	b0a1      	sub	sp, #132	; 0x84
 800960c:	af04      	add	r7, sp, #16
 800960e:	6078      	str	r0, [r7, #4]
	this->print((char*) "\r\nIridium: Retrieving time\r\n");
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4820      	ldr	r0, [pc, #128]	; (8009698 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x90>)
 8009616:	4798      	blx	r3
	struct tm t; // struct tm is defined in time.h
	int err = this->getSystemTime(t); // Ask the 9603N for the system time
 8009618:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800961c:	4619      	mov	r1, r3
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	f7fd fbde 	bl	8006de0 <_ZN10IridiumSBD13getSystemTimeER2tm>
 8009624:	66f8      	str	r0, [r7, #108]	; 0x6c
	if (err == ISBD_SUCCESS) // Was it successful?
 8009626:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009628:	2b00      	cmp	r3, #0
 800962a:	d11c      	bne.n	8009666 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x5e>
	    {
		char buf[61];
		sprintf(buf, "\r\n\t<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
				t.tm_year + 1900, t.tm_mon + 1, t.tm_mday, t.tm_hour, t.tm_min, t.tm_sec);
 800962c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
		sprintf(buf, "\r\n\t<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
 800962e:	f203 756c 	addw	r5, r3, #1900	; 0x76c
				t.tm_year + 1900, t.tm_mon + 1, t.tm_mday, t.tm_hour, t.tm_min, t.tm_sec);
 8009632:	6dbb      	ldr	r3, [r7, #88]	; 0x58
		sprintf(buf, "\r\n\t<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
 8009634:	1c5e      	adds	r6, r3, #1
 8009636:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009638:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800963a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800963c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800963e:	f107 0408 	add.w	r4, r7, #8
 8009642:	9003      	str	r0, [sp, #12]
 8009644:	9102      	str	r1, [sp, #8]
 8009646:	9201      	str	r2, [sp, #4]
 8009648:	9300      	str	r3, [sp, #0]
 800964a:	4633      	mov	r3, r6
 800964c:	462a      	mov	r2, r5
 800964e:	4913      	ldr	r1, [pc, #76]	; (800969c <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x94>)
 8009650:	4620      	mov	r0, r4
 8009652:	f00d fe65 	bl	8017320 <siprintf>
		this->print((char*) buf);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f107 0208 	add.w	r2, r7, #8
 800965e:	4610      	mov	r0, r2
 8009660:	4798      	blx	r3
		return true;
 8009662:	2301      	movs	r3, #1
 8009664:	e013      	b.n	800968e <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x86>
	}

	else if (err == ISBD_NO_NETWORK) // Did it fail because the 9603N has not yet seen the network?
 8009666:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009668:	2b0c      	cmp	r3, #12
 800966a:	d105      	bne.n	8009678 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x70>
	     {
		 this->print((char*) "\tNo network detected.\r\n");
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	480b      	ldr	r0, [pc, #44]	; (80096a0 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x98>)
 8009672:	4798      	blx	r3
	   	 return false;
 8009674:	2300      	movs	r3, #0
 8009676:	e00a      	b.n	800968e <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x86>
	}

	else
	    {
		this->print((char*) "\tUnexpected Error ");
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4809      	ldr	r0, [pc, #36]	; (80096a4 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x9c>)
 800967e:	4798      	blx	r3
		this->MRT_Iridium_ErrorMessage(err);
 8009680:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009682:	b2db      	uxtb	r3, r3
 8009684:	4619      	mov	r1, r3
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f7ff fe76 	bl	8009378 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>
		return false;
 800968c:	2300      	movs	r3, #0
	}
}
 800968e:	4618      	mov	r0, r3
 8009690:	3774      	adds	r7, #116	; 0x74
 8009692:	46bd      	mov	sp, r7
 8009694:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009696:	bf00      	nop
 8009698:	0801d578 	.word	0x0801d578
 800969c:	0801d598 	.word	0x0801d598
 80096a0:	0801d5d4 	.word	0x0801d5d4
 80096a4:	0801d5ec 	.word	0x0801d5ec

080096a8 <_ZN10IridiumSBD23MRT_Iridium_sendMessageEPc>:
 * This sketch sends a "Hello, world!" message from the satellite modem.
 * If you have activated your account and have credits, this message
 * should arrive at the endpoints (delivery group) you have configured
 * (email address or HTTP POST).
 */
boolean IridiumSBD::MRT_Iridium_sendMessage(char* msg){
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b090      	sub	sp, #64	; 0x40
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	6039      	str	r1, [r7, #0]
	int temp = this->atTimeout; //Save default atTimeout
	adjustATTimeout(timeout);
*/

	// Send the message
	this->print((char*) "\r\nIridium: Trying to send the message.  This might take several minutes.\r\n");
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	4828      	ldr	r0, [pc, #160]	; (8009758 <_ZN10IridiumSBD23MRT_Iridium_sendMessageEPc+0xb0>)
 80096b8:	4798      	blx	r3
	int err = this->sendSBDText((const char*) msg);
 80096ba:	6839      	ldr	r1, [r7, #0]
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f7fd faeb 	bl	8006c98 <_ZN10IridiumSBD11sendSBDTextEPKc>
 80096c2:	63f8      	str	r0, [r7, #60]	; 0x3c
	//int err = this->sendSBDText((const char*) "Hello, world!");
	//int err = ISBD_SENDRECEIVE_TIMEOUT;

	if (err != ISBD_SUCCESS){
 80096c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d01b      	beq.n	8009702 <_ZN10IridiumSBD23MRT_Iridium_sendMessageEPc+0x5a>
		char str[50];
		sprintf(str, "\tsendSBDText failed: error -> %i\r\n", err);
 80096ca:	f107 0308 	add.w	r3, r7, #8
 80096ce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80096d0:	4922      	ldr	r1, [pc, #136]	; (800975c <_ZN10IridiumSBD23MRT_Iridium_sendMessageEPc+0xb4>)
 80096d2:	4618      	mov	r0, r3
 80096d4:	f00d fe24 	bl	8017320 <siprintf>
		this->print((char*) str);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f107 0208 	add.w	r2, r7, #8
 80096e0:	4610      	mov	r0, r2
 80096e2:	4798      	blx	r3
	    if (err == ISBD_SENDRECEIVE_TIMEOUT){
 80096e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096e6:	2b07      	cmp	r3, #7
 80096e8:	d103      	bne.n	80096f2 <_ZN10IridiumSBD23MRT_Iridium_sendMessageEPc+0x4a>
	    	this->print((char*) "\tTry again with a better view of the sky.\r\n");
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	481c      	ldr	r0, [pc, #112]	; (8009760 <_ZN10IridiumSBD23MRT_Iridium_sendMessageEPc+0xb8>)
 80096f0:	4798      	blx	r3
	    }
	    this->MRT_Iridium_ErrorMessage((uint8_t) err);
 80096f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096f4:	b2db      	uxtb	r3, r3
 80096f6:	4619      	mov	r1, r3
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f7ff fe3d 	bl	8009378 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>
	    return false;
 80096fe:	2300      	movs	r3, #0
 8009700:	e025      	b.n	800974e <_ZN10IridiumSBD23MRT_Iridium_sendMessageEPc+0xa6>
	}

	else{
		this->print((char*) "\tMessage sent\r\n");
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	4817      	ldr	r0, [pc, #92]	; (8009764 <_ZN10IridiumSBD23MRT_Iridium_sendMessageEPc+0xbc>)
 8009708:	4798      	blx	r3
	}

	// Clear the Mobile Originated message buffer
	this->print((char*) "\tClearing the MO buffer.\r\n");
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	4816      	ldr	r0, [pc, #88]	; (8009768 <_ZN10IridiumSBD23MRT_Iridium_sendMessageEPc+0xc0>)
 8009710:	4798      	blx	r3
	err = this->clearBuffers(ISBD_CLEAR_MO); // Clear MO buffer
 8009712:	2100      	movs	r1, #0
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f7fd fd71 	bl	80071fc <_ZN10IridiumSBD12clearBuffersEi>
 800971a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (err != ISBD_SUCCESS){
 800971c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800971e:	2b00      	cmp	r3, #0
 8009720:	d014      	beq.n	800974c <_ZN10IridiumSBD23MRT_Iridium_sendMessageEPc+0xa4>
		char str[50];
		sprintf(str, "clearBuffers failed: error -> %i\r\n", err);
 8009722:	f107 0308 	add.w	r3, r7, #8
 8009726:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009728:	4910      	ldr	r1, [pc, #64]	; (800976c <_ZN10IridiumSBD23MRT_Iridium_sendMessageEPc+0xc4>)
 800972a:	4618      	mov	r0, r3
 800972c:	f00d fdf8 	bl	8017320 <siprintf>
		this->print((char*) str);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f107 0208 	add.w	r2, r7, #8
 8009738:	4610      	mov	r0, r2
 800973a:	4798      	blx	r3
		this->MRT_Iridium_ErrorMessage((uint8_t) err);
 800973c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800973e:	b2db      	uxtb	r3, r3
 8009740:	4619      	mov	r1, r3
 8009742:	6878      	ldr	r0, [r7, #4]
 8009744:	f7ff fe18 	bl	8009378 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>
		return false;
 8009748:	2300      	movs	r3, #0
 800974a:	e000      	b.n	800974e <_ZN10IridiumSBD23MRT_Iridium_sendMessageEPc+0xa6>
	}
	return true;
 800974c:	2301      	movs	r3, #1
}
 800974e:	4618      	mov	r0, r3
 8009750:	3740      	adds	r7, #64	; 0x40
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}
 8009756:	bf00      	nop
 8009758:	0801d600 	.word	0x0801d600
 800975c:	0801d64c 	.word	0x0801d64c
 8009760:	0801d670 	.word	0x0801d670
 8009764:	0801d69c 	.word	0x0801d69c
 8009768:	0801d6ac 	.word	0x0801d6ac
 800976c:	0801d6c8 	.word	0x0801d6c8

08009770 <_ZN10IridiumSBDC1ER7TwoWireh>:
      if (ringPin != -1)
         pinMode(ringPin, INPUT);
   }
   */

IridiumSBD(TwoWire &wirePort = IRIDIUM_I2C, uint8_t deviceAddress = 0x63)
 8009770:	b480      	push	{r7}
 8009772:	b085      	sub	sp, #20
 8009774:	af00      	add	r7, sp, #0
 8009776:	60f8      	str	r0, [r7, #12]
 8009778:	60b9      	str	r1, [r7, #8]
 800977a:	4613      	mov	r3, r2
 800977c:	71fb      	strb	r3, [r7, #7]
   {
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	2200      	movs	r2, #0
 8009782:	66da      	str	r2, [r3, #108]	; 0x6c
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	2205      	movs	r2, #5
 8009788:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	2201      	movs	r2, #1
 8009790:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	2202      	movs	r2, #2
 8009798:	f883 209e 	strb.w	r2, [r3, #158]	; 0x9e
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	2204      	movs	r2, #4
 80097a0:	f883 209f 	strb.w	r2, [r3, #159]	; 0x9f
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	2208      	movs	r2, #8
 80097a8:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	2210      	movs	r2, #16
 80097b0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	2220      	movs	r2, #32
 80097b8:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	2240      	movs	r2, #64	; 0x40
 80097c0:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
      useSerial = false;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	2200      	movs	r2, #0
 80097c8:	745a      	strb	r2, [r3, #17]
      wireport = &wirePort;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	68ba      	ldr	r2, [r7, #8]
 80097ce:	60da      	str	r2, [r3, #12]
      deviceaddress = deviceAddress;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	79fa      	ldrb	r2, [r7, #7]
 80097d4:	741a      	strb	r2, [r3, #16]
      sbdixInterval = ISBD_USB_SBDIX_INTERVAL;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	221e      	movs	r2, #30
 80097da:	65da      	str	r2, [r3, #92]	; 0x5c
      atTimeout = ISBD_DEFAULT_AT_TIMEOUT;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	221e      	movs	r2, #30
 80097e0:	661a      	str	r2, [r3, #96]	; 0x60
      sendReceiveTimeout = ISBD_DEFAULT_SENDRECEIVE_TIME;
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80097e8:	665a      	str	r2, [r3, #100]	; 0x64
      startupTimeout = ISBD_STARTUP_MAX_TIME;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	22f0      	movs	r2, #240	; 0xf0
 80097ee:	669a      	str	r2, [r3, #104]	; 0x68
      remainingMessages = -1;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	f04f 32ff 	mov.w	r2, #4294967295
 80097f6:	675a      	str	r2, [r3, #116]	; 0x74
      asleep = true;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	2201      	movs	r2, #1
 80097fc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
      reentrant = false;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2200      	movs	r2, #0
 8009804:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
      sleepPin = -1;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	f04f 32ff 	mov.w	r2, #4294967295
 800980e:	67da      	str	r2, [r3, #124]	; 0x7c
      sleepPinConfigured = false;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2200      	movs	r2, #0
 8009814:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
      ringPin = -1;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	f04f 32ff 	mov.w	r2, #4294967295
 800981e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      msstmWorkaroundRequested = false;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	2200      	movs	r2, #0
 8009826:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
      ringAlertsEnabled = true;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	2201      	movs	r2, #1
 800982e:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
      ringAsserted = false;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	2200      	movs	r2, #0
 8009836:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
      lastPowerOnTime = 0UL;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	2200      	movs	r2, #0
 800983e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      head = SBDRING;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	4a0c      	ldr	r2, [pc, #48]	; (8009878 <_ZN10IridiumSBDC1ER7TwoWireh+0x108>)
 8009846:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      tail = SBDRING;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	4a0a      	ldr	r2, [pc, #40]	; (8009878 <_ZN10IridiumSBDC1ER7TwoWireh+0x108>)
 800984e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      nextChar = -1;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	f04f 32ff 	mov.w	r2, #4294967295
 8009858:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
      i2c_ser_buffer_tail = 0;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	2200      	movs	r2, #0
 8009860:	655a      	str	r2, [r3, #84]	; 0x54
      i2c_ser_buffer_head = 0;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2200      	movs	r2, #0
 8009866:	659a      	str	r2, [r3, #88]	; 0x58
   }
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	4618      	mov	r0, r3
 800986c:	3714      	adds	r7, #20
 800986e:	46bd      	mov	sp, r7
 8009870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009874:	4770      	bx	lr
 8009876:	bf00      	nop
 8009878:	0801da54 	.word	0x0801da54

0800987c <MRT_Iridium_Constructor>:

//C structs
struct HIRIDIUM hiridium;


void MRT_Iridium_Constructor(){
 800987c:	b598      	push	{r3, r4, r7, lr}
 800987e:	af00      	add	r7, sp, #0
	if (E_T==NULL){
 8009880:	4b08      	ldr	r3, [pc, #32]	; (80098a4 <MRT_Iridium_Constructor+0x28>)
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d10b      	bne.n	80098a0 <MRT_Iridium_Constructor+0x24>
		E_T = new IridiumSBD();
 8009888:	20a4      	movs	r0, #164	; 0xa4
 800988a:	f00a ffdf 	bl	801484c <_Znwj>
 800988e:	4603      	mov	r3, r0
 8009890:	461c      	mov	r4, r3
 8009892:	2263      	movs	r2, #99	; 0x63
 8009894:	4904      	ldr	r1, [pc, #16]	; (80098a8 <MRT_Iridium_Constructor+0x2c>)
 8009896:	4620      	mov	r0, r4
 8009898:	f7ff ff6a 	bl	8009770 <_ZN10IridiumSBDC1ER7TwoWireh>
 800989c:	4b01      	ldr	r3, [pc, #4]	; (80098a4 <MRT_Iridium_Constructor+0x28>)
 800989e:	601c      	str	r4, [r3, #0]
	}
}
 80098a0:	bf00      	nop
 80098a2:	bd98      	pop	{r3, r4, r7, pc}
 80098a4:	20000460 	.word	0x20000460
 80098a8:	20000478 	.word	0x20000478

080098ac <MRT_Iridium_Destructor>:

void MRT_Iridium_Destructor(){
 80098ac:	b480      	push	{r7}
 80098ae:	af00      	add	r7, sp, #0
	if (E_T!=NULL){
 80098b0:	4b05      	ldr	r3, [pc, #20]	; (80098c8 <MRT_Iridium_Destructor+0x1c>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d002      	beq.n	80098be <MRT_Iridium_Destructor+0x12>
		E_T = NULL;
 80098b8:	4b03      	ldr	r3, [pc, #12]	; (80098c8 <MRT_Iridium_Destructor+0x1c>)
 80098ba:	2200      	movs	r2, #0
 80098bc:	601a      	str	r2, [r3, #0]
	}
}
 80098be:	bf00      	nop
 80098c0:	46bd      	mov	sp, r7
 80098c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c6:	4770      	bx	lr
 80098c8:	20000460 	.word	0x20000460

080098cc <MRT_Iridium_Init>:


struct HIRIDIUM MRT_Iridium_Init(uint8_t timeout, uint8_t i2c_bus, void (*iridium_print)(char*)){
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b084      	sub	sp, #16
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	60f8      	str	r0, [r7, #12]
 80098d4:	607b      	str	r3, [r7, #4]
 80098d6:	460b      	mov	r3, r1
 80098d8:	72fb      	strb	r3, [r7, #11]
 80098da:	4613      	mov	r3, r2
 80098dc:	72bb      	strb	r3, [r7, #10]
	MRT_Iridium_Constructor();
 80098de:	f7ff ffcd 	bl	800987c <MRT_Iridium_Constructor>
	E_T->MRT_Iridium_setup(timeout, i2c_bus, iridium_print);
 80098e2:	4b0d      	ldr	r3, [pc, #52]	; (8009918 <MRT_Iridium_Init+0x4c>)
 80098e4:	6818      	ldr	r0, [r3, #0]
 80098e6:	7aba      	ldrb	r2, [r7, #10]
 80098e8:	7af9      	ldrb	r1, [r7, #11]
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	f7ff fc04 	bl	80090f8 <_ZN10IridiumSBD17MRT_Iridium_setupEhhPFvPcE>
	HIRIDIUM iridium_handler;
	iridium_handler.CSQ = &MRT_Iridium_CSQ;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	4a0a      	ldr	r2, [pc, #40]	; (800991c <MRT_Iridium_Init+0x50>)
 80098f4:	60da      	str	r2, [r3, #12]
	iridium_handler.getIMEI = &MRT_Iridium_getIMEI;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	4a09      	ldr	r2, [pc, #36]	; (8009920 <MRT_Iridium_Init+0x54>)
 80098fa:	601a      	str	r2, [r3, #0]
	iridium_handler.getNetworkAvailability = &MRT_Iridium_NetworkAvailability;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	4a09      	ldr	r2, [pc, #36]	; (8009924 <MRT_Iridium_Init+0x58>)
 8009900:	609a      	str	r2, [r3, #8]
	iridium_handler.getTime = &MRT_Iridium_getTime;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	4a08      	ldr	r2, [pc, #32]	; (8009928 <MRT_Iridium_Init+0x5c>)
 8009906:	605a      	str	r2, [r3, #4]
	iridium_handler.sendMessage = &MRT_Iridium_sendMessage;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	4a08      	ldr	r2, [pc, #32]	; (800992c <MRT_Iridium_Init+0x60>)
 800990c:	611a      	str	r2, [r3, #16]
	return iridium_handler;
 800990e:	bf00      	nop
}
 8009910:	68f8      	ldr	r0, [r7, #12]
 8009912:	3710      	adds	r7, #16
 8009914:	46bd      	mov	sp, r7
 8009916:	bd80      	pop	{r7, pc}
 8009918:	20000460 	.word	0x20000460
 800991c:	08009985 	.word	0x08009985
 8009920:	08009961 	.word	0x08009961
 8009924:	0800999d 	.word	0x0800999d
 8009928:	080099c1 	.word	0x080099c1
 800992c:	080099e5 	.word	0x080099e5

08009930 <MRT_Iridium_Deinit>:

bool MRT_Iridium_Deinit(void){
 8009930:	b580      	push	{r7, lr}
 8009932:	b082      	sub	sp, #8
 8009934:	af00      	add	r7, sp, #0
	bool b = E_T->MRT_Iridium_shutdown();
 8009936:	4b09      	ldr	r3, [pc, #36]	; (800995c <MRT_Iridium_Deinit+0x2c>)
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	4618      	mov	r0, r3
 800993c:	f7ff fcc6 	bl	80092cc <_ZN10IridiumSBD20MRT_Iridium_shutdownEv>
 8009940:	4603      	mov	r3, r0
 8009942:	2b00      	cmp	r3, #0
 8009944:	bf14      	ite	ne
 8009946:	2301      	movne	r3, #1
 8009948:	2300      	moveq	r3, #0
 800994a:	71fb      	strb	r3, [r7, #7]
	MRT_Iridium_Destructor();
 800994c:	f7ff ffae 	bl	80098ac <MRT_Iridium_Destructor>
	return b;
 8009950:	79fb      	ldrb	r3, [r7, #7]
}
 8009952:	4618      	mov	r0, r3
 8009954:	3708      	adds	r7, #8
 8009956:	46bd      	mov	sp, r7
 8009958:	bd80      	pop	{r7, pc}
 800995a:	bf00      	nop
 800995c:	20000460 	.word	0x20000460

08009960 <MRT_Iridium_getIMEI>:

void MRT_Iridium_ErrorMessage(uint8_t error){
	return E_T->MRT_Iridium_ErrorMessage(error);
}

bool MRT_Iridium_getIMEI(void){
 8009960:	b580      	push	{r7, lr}
 8009962:	af00      	add	r7, sp, #0
	return E_T->MRT_Iridium_getIMEI();
 8009964:	4b06      	ldr	r3, [pc, #24]	; (8009980 <MRT_Iridium_getIMEI+0x20>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	4618      	mov	r0, r3
 800996a:	f7ff fd93 	bl	8009494 <_ZN10IridiumSBD19MRT_Iridium_getIMEIEv>
 800996e:	4603      	mov	r3, r0
 8009970:	2b00      	cmp	r3, #0
 8009972:	bf14      	ite	ne
 8009974:	2301      	movne	r3, #1
 8009976:	2300      	moveq	r3, #0
 8009978:	b2db      	uxtb	r3, r3
}
 800997a:	4618      	mov	r0, r3
 800997c:	bd80      	pop	{r7, pc}
 800997e:	bf00      	nop
 8009980:	20000460 	.word	0x20000460

08009984 <MRT_Iridium_CSQ>:


int MRT_Iridium_CSQ(){
 8009984:	b580      	push	{r7, lr}
 8009986:	af00      	add	r7, sp, #0
	return E_T->MRT_Iridium_CSQ();
 8009988:	4b03      	ldr	r3, [pc, #12]	; (8009998 <MRT_Iridium_CSQ+0x14>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	4618      	mov	r0, r3
 800998e:	f7ff fdcf 	bl	8009530 <_ZN10IridiumSBD15MRT_Iridium_CSQEv>
 8009992:	4603      	mov	r3, r0
}
 8009994:	4618      	mov	r0, r3
 8009996:	bd80      	pop	{r7, pc}
 8009998:	20000460 	.word	0x20000460

0800999c <MRT_Iridium_NetworkAvailability>:

bool MRT_Iridium_NetworkAvailability(){
 800999c:	b580      	push	{r7, lr}
 800999e:	af00      	add	r7, sp, #0
	return E_T->MRT_Iridium_NetworkAvailability();
 80099a0:	4b06      	ldr	r3, [pc, #24]	; (80099bc <MRT_Iridium_NetworkAvailability+0x20>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4618      	mov	r0, r3
 80099a6:	f7ff fe09 	bl	80095bc <_ZN10IridiumSBD31MRT_Iridium_NetworkAvailabilityEv>
 80099aa:	4603      	mov	r3, r0
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	bf14      	ite	ne
 80099b0:	2301      	movne	r3, #1
 80099b2:	2300      	moveq	r3, #0
 80099b4:	b2db      	uxtb	r3, r3
}
 80099b6:	4618      	mov	r0, r3
 80099b8:	bd80      	pop	{r7, pc}
 80099ba:	bf00      	nop
 80099bc:	20000460 	.word	0x20000460

080099c0 <MRT_Iridium_getTime>:


bool MRT_Iridium_getTime(void){
 80099c0:	b580      	push	{r7, lr}
 80099c2:	af00      	add	r7, sp, #0
	return E_T->MRT_Iridium_getTime();
 80099c4:	4b06      	ldr	r3, [pc, #24]	; (80099e0 <MRT_Iridium_getTime+0x20>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	4618      	mov	r0, r3
 80099ca:	f7ff fe1d 	bl	8009608 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv>
 80099ce:	4603      	mov	r3, r0
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	bf14      	ite	ne
 80099d4:	2301      	movne	r3, #1
 80099d6:	2300      	moveq	r3, #0
 80099d8:	b2db      	uxtb	r3, r3
}
 80099da:	4618      	mov	r0, r3
 80099dc:	bd80      	pop	{r7, pc}
 80099de:	bf00      	nop
 80099e0:	20000460 	.word	0x20000460

080099e4 <MRT_Iridium_sendMessage>:

bool MRT_Iridium_sendMessage(char* msg){
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b082      	sub	sp, #8
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
	return E_T->MRT_Iridium_sendMessage(msg);
 80099ec:	4b07      	ldr	r3, [pc, #28]	; (8009a0c <MRT_Iridium_sendMessage+0x28>)
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	6879      	ldr	r1, [r7, #4]
 80099f2:	4618      	mov	r0, r3
 80099f4:	f7ff fe58 	bl	80096a8 <_ZN10IridiumSBD23MRT_Iridium_sendMessageEPc>
 80099f8:	4603      	mov	r3, r0
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	bf14      	ite	ne
 80099fe:	2301      	movne	r3, #1
 8009a00:	2300      	moveq	r3, #0
 8009a02:	b2db      	uxtb	r3, r3
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	3708      	adds	r7, #8
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}
 8009a0c:	20000460 	.word	0x20000460

08009a10 <_ZN5Print5writeEPKc>:
  
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
 8009a10:	b590      	push	{r4, r7, lr}
 8009a12:	b083      	sub	sp, #12
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
 8009a18:	6039      	str	r1, [r7, #0]
      if (str == NULL) return 0;
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d101      	bne.n	8009a24 <_ZN5Print5writeEPKc+0x14>
 8009a20:	2300      	movs	r3, #0
 8009a22:	e00d      	b.n	8009a40 <_ZN5Print5writeEPKc+0x30>
      return write((const uint8_t *)str, strlen(str));
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	3304      	adds	r3, #4
 8009a2a:	681c      	ldr	r4, [r3, #0]
 8009a2c:	6838      	ldr	r0, [r7, #0]
 8009a2e:	f7f6 fbe9 	bl	8000204 <strlen>
 8009a32:	4603      	mov	r3, r0
 8009a34:	461a      	mov	r2, r3
 8009a36:	6839      	ldr	r1, [r7, #0]
 8009a38:	6878      	ldr	r0, [r7, #4]
 8009a3a:	47a0      	blx	r4
 8009a3c:	4603      	mov	r3, r0
 8009a3e:	bf00      	nop
    }
 8009a40:	4618      	mov	r0, r3
 8009a42:	370c      	adds	r7, #12
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd90      	pop	{r4, r7, pc}

08009a48 <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b086      	sub	sp, #24
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	60f8      	str	r0, [r7, #12]
 8009a50:	60b9      	str	r1, [r7, #8]
 8009a52:	607a      	str	r2, [r7, #4]
  size_t n = 0;
 8009a54:	2300      	movs	r3, #0
 8009a56:	617b      	str	r3, [r7, #20]
  while (size--) {
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	1e5a      	subs	r2, r3, #1
 8009a5c:	607a      	str	r2, [r7, #4]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	bf14      	ite	ne
 8009a62:	2301      	movne	r3, #1
 8009a64:	2300      	moveq	r3, #0
 8009a66:	b2db      	uxtb	r3, r3
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d00e      	beq.n	8009a8a <_ZN5Print5writeEPKhj+0x42>
    n += write(*buffer++);
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	681a      	ldr	r2, [r3, #0]
 8009a72:	68bb      	ldr	r3, [r7, #8]
 8009a74:	1c59      	adds	r1, r3, #1
 8009a76:	60b9      	str	r1, [r7, #8]
 8009a78:	781b      	ldrb	r3, [r3, #0]
 8009a7a:	4619      	mov	r1, r3
 8009a7c:	68f8      	ldr	r0, [r7, #12]
 8009a7e:	4790      	blx	r2
 8009a80:	4602      	mov	r2, r0
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	4413      	add	r3, r2
 8009a86:	617b      	str	r3, [r7, #20]
  while (size--) {
 8009a88:	e7e6      	b.n	8009a58 <_ZN5Print5writeEPKhj+0x10>
  }
  return n;
 8009a8a:	697b      	ldr	r3, [r7, #20]
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3718      	adds	r7, #24
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}

08009a94 <_ZN5Print5printEPK19__FlashStringHelper>:

size_t Print::print(const __FlashStringHelper *ifsh)
{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b082      	sub	sp, #8
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
 8009a9c:	6039      	str	r1, [r7, #0]
  return print(reinterpret_cast<const char *>(ifsh));
 8009a9e:	6839      	ldr	r1, [r7, #0]
 8009aa0:	6878      	ldr	r0, [r7, #4]
 8009aa2:	f000 f805 	bl	8009ab0 <_ZN5Print5printEPKc>
 8009aa6:	4603      	mov	r3, r0
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	3708      	adds	r7, #8
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}

08009ab0 <_ZN5Print5printEPKc>:
{
  return write(s.c_str(), s.length());
}

size_t Print::print(const char str[])
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b082      	sub	sp, #8
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
 8009ab8:	6039      	str	r1, [r7, #0]
  return write(str);
 8009aba:	6839      	ldr	r1, [r7, #0]
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f7ff ffa7 	bl	8009a10 <_ZN5Print5writeEPKc>
 8009ac2:	4603      	mov	r3, r0
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	3708      	adds	r7, #8
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}

08009acc <_ZN5Print5printEc>:

size_t Print::print(char c)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b082      	sub	sp, #8
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
 8009ad4:	460b      	mov	r3, r1
 8009ad6:	70fb      	strb	r3, [r7, #3]
  return write(c);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	78fa      	ldrb	r2, [r7, #3]
 8009ae0:	4611      	mov	r1, r2
 8009ae2:	6878      	ldr	r0, [r7, #4]
 8009ae4:	4798      	blx	r3
 8009ae6:	4603      	mov	r3, r0
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	3708      	adds	r7, #8
 8009aec:	46bd      	mov	sp, r7
 8009aee:	bd80      	pop	{r7, pc}

08009af0 <_ZN5Print5printEii>:
{
  return print((unsigned long) b, base);
}

size_t Print::print(int n, int base)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b084      	sub	sp, #16
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	60f8      	str	r0, [r7, #12]
 8009af8:	60b9      	str	r1, [r7, #8]
 8009afa:	607a      	str	r2, [r7, #4]
  return print((long) n, base);
 8009afc:	687a      	ldr	r2, [r7, #4]
 8009afe:	68b9      	ldr	r1, [r7, #8]
 8009b00:	68f8      	ldr	r0, [r7, #12]
 8009b02:	f000 f805 	bl	8009b10 <_ZN5Print5printEli>
 8009b06:	4603      	mov	r3, r0
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3710      	adds	r7, #16
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}

08009b10 <_ZN5Print5printEli>:
{
  return print((unsigned long) n, base);
}

size_t Print::print(long n, int base)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b086      	sub	sp, #24
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	60f8      	str	r0, [r7, #12]
 8009b18:	60b9      	str	r1, [r7, #8]
 8009b1a:	607a      	str	r2, [r7, #4]
  if (base == 0) {
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d109      	bne.n	8009b36 <_ZN5Print5printEli+0x26>
    return write(n);
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	68ba      	ldr	r2, [r7, #8]
 8009b2a:	b2d2      	uxtb	r2, r2
 8009b2c:	4611      	mov	r1, r2
 8009b2e:	68f8      	ldr	r0, [r7, #12]
 8009b30:	4798      	blx	r3
 8009b32:	4603      	mov	r3, r0
 8009b34:	e029      	b.n	8009b8a <_ZN5Print5printEli+0x7a>
  } else if (base == 10) {
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	2b0a      	cmp	r3, #10
 8009b3a:	d11d      	bne.n	8009b78 <_ZN5Print5printEli+0x68>
    if (n < 0) {
 8009b3c:	68bb      	ldr	r3, [r7, #8]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	da12      	bge.n	8009b68 <_ZN5Print5printEli+0x58>
      int t = print('-');
 8009b42:	212d      	movs	r1, #45	; 0x2d
 8009b44:	68f8      	ldr	r0, [r7, #12]
 8009b46:	f7ff ffc1 	bl	8009acc <_ZN5Print5printEc>
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	617b      	str	r3, [r7, #20]
      n = -n;
 8009b4e:	68bb      	ldr	r3, [r7, #8]
 8009b50:	425b      	negs	r3, r3
 8009b52:	60bb      	str	r3, [r7, #8]
      return printNumber(n, 10) + t;
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	220a      	movs	r2, #10
 8009b58:	4619      	mov	r1, r3
 8009b5a:	68f8      	ldr	r0, [r7, #12]
 8009b5c:	f000 f819 	bl	8009b92 <_ZN5Print11printNumberEmh>
 8009b60:	4602      	mov	r2, r0
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	4413      	add	r3, r2
 8009b66:	e010      	b.n	8009b8a <_ZN5Print5printEli+0x7a>
    }
    return printNumber(n, 10);
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	220a      	movs	r2, #10
 8009b6c:	4619      	mov	r1, r3
 8009b6e:	68f8      	ldr	r0, [r7, #12]
 8009b70:	f000 f80f 	bl	8009b92 <_ZN5Print11printNumberEmh>
 8009b74:	4603      	mov	r3, r0
 8009b76:	e008      	b.n	8009b8a <_ZN5Print5printEli+0x7a>
  } else {
    return printNumber(n, base);
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	687a      	ldr	r2, [r7, #4]
 8009b7c:	b2d2      	uxtb	r2, r2
 8009b7e:	4619      	mov	r1, r3
 8009b80:	68f8      	ldr	r0, [r7, #12]
 8009b82:	f000 f806 	bl	8009b92 <_ZN5Print11printNumberEmh>
 8009b86:	4603      	mov	r3, r0
 8009b88:	bf00      	nop
  }
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3718      	adds	r7, #24
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}

08009b92 <_ZN5Print11printNumberEmh>:
  return n;
}

// Private Methods /////////////////////////////////////////////////////////////

size_t Print::printNumber(unsigned long n, uint8_t base) {
 8009b92:	b580      	push	{r7, lr}
 8009b94:	b090      	sub	sp, #64	; 0x40
 8009b96:	af00      	add	r7, sp, #0
 8009b98:	60f8      	str	r0, [r7, #12]
 8009b9a:	60b9      	str	r1, [r7, #8]
 8009b9c:	4613      	mov	r3, r2
 8009b9e:	71fb      	strb	r3, [r7, #7]
  char buf[8 * sizeof(long) + 1]; // Assumes 8-bit chars plus zero byte.
  char *str = &buf[sizeof(buf) - 1];
 8009ba0:	f107 0314 	add.w	r3, r7, #20
 8009ba4:	3320      	adds	r3, #32
 8009ba6:	63fb      	str	r3, [r7, #60]	; 0x3c

  *str = '\0';
 8009ba8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009baa:	2200      	movs	r2, #0
 8009bac:	701a      	strb	r2, [r3, #0]

  // prevent crash if called with base == 1
  if (base < 2) base = 10;
 8009bae:	79fb      	ldrb	r3, [r7, #7]
 8009bb0:	2b01      	cmp	r3, #1
 8009bb2:	d801      	bhi.n	8009bb8 <_ZN5Print11printNumberEmh+0x26>
 8009bb4:	230a      	movs	r3, #10
 8009bb6:	71fb      	strb	r3, [r7, #7]

  do {
    unsigned long m = n;
 8009bb8:	68bb      	ldr	r3, [r7, #8]
 8009bba:	63bb      	str	r3, [r7, #56]	; 0x38
    n /= base;
 8009bbc:	79fb      	ldrb	r3, [r7, #7]
 8009bbe:	68ba      	ldr	r2, [r7, #8]
 8009bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bc4:	60bb      	str	r3, [r7, #8]
    char c = m - base * n;
 8009bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bc8:	b2da      	uxtb	r2, r3
 8009bca:	68bb      	ldr	r3, [r7, #8]
 8009bcc:	b2db      	uxtb	r3, r3
 8009bce:	79f9      	ldrb	r1, [r7, #7]
 8009bd0:	fb11 f303 	smulbb	r3, r1, r3
 8009bd4:	b2db      	uxtb	r3, r3
 8009bd6:	1ad3      	subs	r3, r2, r3
 8009bd8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
 8009bdc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009be0:	2b09      	cmp	r3, #9
 8009be2:	d804      	bhi.n	8009bee <_ZN5Print11printNumberEmh+0x5c>
 8009be4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009be8:	3330      	adds	r3, #48	; 0x30
 8009bea:	b2db      	uxtb	r3, r3
 8009bec:	e003      	b.n	8009bf6 <_ZN5Print11printNumberEmh+0x64>
 8009bee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009bf2:	3337      	adds	r3, #55	; 0x37
 8009bf4:	b2db      	uxtb	r3, r3
 8009bf6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009bf8:	3a01      	subs	r2, #1
 8009bfa:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009bfc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009bfe:	7013      	strb	r3, [r2, #0]
  } while(n);
 8009c00:	68bb      	ldr	r3, [r7, #8]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d000      	beq.n	8009c08 <_ZN5Print11printNumberEmh+0x76>
  do {
 8009c06:	e7d7      	b.n	8009bb8 <_ZN5Print11printNumberEmh+0x26>

  return write(str);
 8009c08:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009c0a:	68f8      	ldr	r0, [r7, #12]
 8009c0c:	f7ff ff00 	bl	8009a10 <_ZN5Print5writeEPKc>
 8009c10:	4603      	mov	r3, r0
}
 8009c12:	4618      	mov	r0, r3
 8009c14:	3740      	adds	r7, #64	; 0x40
 8009c16:	46bd      	mov	sp, r7
 8009c18:	bd80      	pop	{r7, pc}
	...

08009c1c <_ZN5PrintC1Ev>:
    Print() : write_error(0) {}
 8009c1c:	b480      	push	{r7}
 8009c1e:	b083      	sub	sp, #12
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
 8009c24:	4a06      	ldr	r2, [pc, #24]	; (8009c40 <_ZN5PrintC1Ev+0x24>)
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	601a      	str	r2, [r3, #0]
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2200      	movs	r2, #0
 8009c2e:	605a      	str	r2, [r3, #4]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	4618      	mov	r0, r3
 8009c34:	370c      	adds	r7, #12
 8009c36:	46bd      	mov	sp, r7
 8009c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3c:	4770      	bx	lr
 8009c3e:	bf00      	nop
 8009c40:	0801da68 	.word	0x0801da68

08009c44 <_ZN6StreamC1Ev>:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b082      	sub	sp, #8
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	4618      	mov	r0, r3
 8009c50:	f7ff ffe4 	bl	8009c1c <_ZN5PrintC1Ev>
 8009c54:	4a05      	ldr	r2, [pc, #20]	; (8009c6c <_ZN6StreamC1Ev+0x28>)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	601a      	str	r2, [r3, #0]
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009c60:	609a      	str	r2, [r3, #8]
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	4618      	mov	r0, r3
 8009c66:	3708      	adds	r7, #8
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}
 8009c6c:	0801da98 	.word	0x0801da98

08009c70 <_ZN7TwoWireC1EP11I2C_TypeDef>:

#define FLAG_TIMEOUT ((int)0x1000)
#define LONG_TIMEOUT ((int)0x8000)

// Constructors ////////////////////////////////////////////////////////////////
TwoWire::TwoWire(I2C_TypeDef *twi)
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b082      	sub	sp, #8
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
 8009c78:	6039      	str	r1, [r7, #0]
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	f7ff ffe1 	bl	8009c44 <_ZN6StreamC1Ev>
 8009c82:	4a16      	ldr	r2, [pc, #88]	; (8009cdc <_ZN7TwoWireC1EP11I2C_TypeDef+0x6c>)
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	601a      	str	r2, [r3, #0]
{
  I2cHandle.Instance = twi;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	683a      	ldr	r2, [r7, #0]
 8009c8c:	63da      	str	r2, [r3, #60]	; 0x3c
  memset(rxBuffer, 0, BUFFER_LENGTH);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	3390      	adds	r3, #144	; 0x90
 8009c92:	2220      	movs	r2, #32
 8009c94:	2100      	movs	r1, #0
 8009c96:	4618      	mov	r0, r3
 8009c98:	f00c f846 	bl	8015d28 <memset>
  rxBufferIndex = 0;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = 0;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
  txAddress = 0;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	741a      	strb	r2, [r3, #16]
  txBufferIndex = 0;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  transmitting = 0;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  defaultAddress = 0x00;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2200      	movs	r2, #0
 8009cce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	3708      	adds	r7, #8
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bd80      	pop	{r7, pc}
 8009cdc:	0801da78 	.word	0x0801da78

08009ce0 <_ZN7TwoWire11requestFromEhhh>:
  I2cHandle.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
  HAL_I2C_Init(&I2cHandle);
}

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity, uint8_t sendStop)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b086      	sub	sp, #24
 8009ce4:	af02      	add	r7, sp, #8
 8009ce6:	6078      	str	r0, [r7, #4]
 8009ce8:	4608      	mov	r0, r1
 8009cea:	4611      	mov	r1, r2
 8009cec:	461a      	mov	r2, r3
 8009cee:	4603      	mov	r3, r0
 8009cf0:	70fb      	strb	r3, [r7, #3]
 8009cf2:	460b      	mov	r3, r1
 8009cf4:	70bb      	strb	r3, [r7, #2]
 8009cf6:	4613      	mov	r3, r2
 8009cf8:	707b      	strb	r3, [r7, #1]
  uint8_t ret_val;

  disableInterrupt();
 8009cfa:	6878      	ldr	r0, [r7, #4]
 8009cfc:	f000 fc24 	bl	800a548 <_ZN7TwoWire16disableInterruptEv>

  // clamp to buffer length
  if(quantity > BUFFER_LENGTH){
 8009d00:	78bb      	ldrb	r3, [r7, #2]
 8009d02:	2b20      	cmp	r3, #32
 8009d04:	d901      	bls.n	8009d0a <_ZN7TwoWire11requestFromEhhh+0x2a>
    quantity = BUFFER_LENGTH;
 8009d06:	2320      	movs	r3, #32
 8009d08:	70bb      	strb	r3, [r7, #2]
  }
  // perform blocking read into buffer
  int read = i2c_master_read((address << 1), (char *)rxBuffer, quantity, sendStop);
 8009d0a:	78fb      	ldrb	r3, [r7, #3]
 8009d0c:	005b      	lsls	r3, r3, #1
 8009d0e:	b2d9      	uxtb	r1, r3
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	f103 0290 	add.w	r2, r3, #144	; 0x90
 8009d16:	78b8      	ldrb	r0, [r7, #2]
 8009d18:	787b      	ldrb	r3, [r7, #1]
 8009d1a:	9300      	str	r3, [sp, #0]
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	f000 f9cf 	bl	800a0c2 <_ZN7TwoWire15i2c_master_readEhPchh>
 8009d24:	60b8      	str	r0, [r7, #8]

  if(read < 0)
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	da02      	bge.n	8009d32 <_ZN7TwoWire11requestFromEhhh+0x52>
  {
    ret_val = 0;
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	73fb      	strb	r3, [r7, #15]
 8009d30:	e001      	b.n	8009d36 <_ZN7TwoWire11requestFromEhhh+0x56>
  }else
  {
    ret_val = read;
 8009d32:	68bb      	ldr	r3, [r7, #8]
 8009d34:	73fb      	strb	r3, [r7, #15]
  }

  // set rx buffer iterator vars
  rxBufferIndex = 0;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2200      	movs	r2, #0
 8009d3a:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = ret_val;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	7bfa      	ldrb	r2, [r7, #15]
 8009d42:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1

  enableInterrupt();
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f000 fbcc 	bl	800a4e4 <_ZN7TwoWire15enableInterruptEv>

  return ret_val;
 8009d4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d4e:	4618      	mov	r0, r3
 8009d50:	3710      	adds	r7, #16
 8009d52:	46bd      	mov	sp, r7
 8009d54:	bd80      	pop	{r7, pc}

08009d56 <_ZN7TwoWire11requestFromEhh>:

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity)
{
 8009d56:	b580      	push	{r7, lr}
 8009d58:	b082      	sub	sp, #8
 8009d5a:	af00      	add	r7, sp, #0
 8009d5c:	6078      	str	r0, [r7, #4]
 8009d5e:	460b      	mov	r3, r1
 8009d60:	70fb      	strb	r3, [r7, #3]
 8009d62:	4613      	mov	r3, r2
 8009d64:	70bb      	strb	r3, [r7, #2]
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
 8009d66:	78ba      	ldrb	r2, [r7, #2]
 8009d68:	78f9      	ldrb	r1, [r7, #3]
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	f7ff ffb7 	bl	8009ce0 <_ZN7TwoWire11requestFromEhhh>
 8009d72:	4603      	mov	r3, r0
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	3708      	adds	r7, #8
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd80      	pop	{r7, pc}

08009d7c <_ZN7TwoWire17beginTransmissionEh>:
{
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)sendStop);
}

void TwoWire::beginTransmission(uint8_t address)
{
 8009d7c:	b480      	push	{r7}
 8009d7e:	b083      	sub	sp, #12
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
 8009d84:	460b      	mov	r3, r1
 8009d86:	70fb      	strb	r3, [r7, #3]
  // indicate that we are transmitting
  transmitting = 1;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2201      	movs	r2, #1
 8009d8c:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  // set address of targeted slave
  txAddress = address;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	78fa      	ldrb	r2, [r7, #3]
 8009d94:	741a      	strb	r2, [r3, #16]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2200      	movs	r2, #0
 8009d9a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2200      	movs	r2, #0
 8009da2:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
}
 8009da6:	bf00      	nop
 8009da8:	370c      	adds	r7, #12
 8009daa:	46bd      	mov	sp, r7
 8009dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db0:	4770      	bx	lr

08009db2 <_ZN7TwoWire15endTransmissionEh>:
//  is very possible to leave the bus in a hung state if
//  no call to endTransmission(true) is made. Some I2C
//  devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
{
 8009db2:	b580      	push	{r7, lr}
 8009db4:	b086      	sub	sp, #24
 8009db6:	af02      	add	r7, sp, #8
 8009db8:	6078      	str	r0, [r7, #4]
 8009dba:	460b      	mov	r3, r1
 8009dbc:	70fb      	strb	r3, [r7, #3]
  // transmit buffer (blocking)
  disableInterrupt();
 8009dbe:	6878      	ldr	r0, [r7, #4]
 8009dc0:	f000 fbc2 	bl	800a548 <_ZN7TwoWire16disableInterruptEv>

  int8_t ret = i2c_master_write((txAddress << 1), (const char *)txBuffer, txBufferLength, sendStop);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	7c1b      	ldrb	r3, [r3, #16]
 8009dc8:	0059      	lsls	r1, r3, #1
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	f103 0211 	add.w	r2, r3, #17
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	78fb      	ldrb	r3, [r7, #3]
 8009dda:	9300      	str	r3, [sp, #0]
 8009ddc:	4603      	mov	r3, r0
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f000 fa00 	bl	800a1e4 <_ZN7TwoWire16i2c_master_writeEiPKcii>
 8009de4:	4603      	mov	r3, r0
 8009de6:	73fb      	strb	r3, [r7, #15]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2200      	movs	r2, #0
 8009dec:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2200      	movs	r2, #0
 8009df4:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  // indicate that we are done transmitting
  transmitting = 0;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  enableInterrupt();
 8009e00:	6878      	ldr	r0, [r7, #4]
 8009e02:	f000 fb6f 	bl	800a4e4 <_ZN7TwoWire15enableInterruptEv>

  return ret;
 8009e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e08:	4618      	mov	r0, r3
 8009e0a:	3710      	adds	r7, #16
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	bd80      	pop	{r7, pc}

08009e10 <_ZN7TwoWire15endTransmissionEv>:

//  This provides backwards compatibility with the original
//  definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b082      	sub	sp, #8
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]
  return endTransmission(true);
 8009e18:	2101      	movs	r1, #1
 8009e1a:	6878      	ldr	r0, [r7, #4]
 8009e1c:	f7ff ffc9 	bl	8009db2 <_ZN7TwoWire15endTransmissionEh>
 8009e20:	4603      	mov	r3, r0
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	3708      	adds	r7, #8
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd80      	pop	{r7, pc}

08009e2a <_ZN7TwoWire5writeEh>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
{
 8009e2a:	b580      	push	{r7, lr}
 8009e2c:	b082      	sub	sp, #8
 8009e2e:	af00      	add	r7, sp, #0
 8009e30:	6078      	str	r0, [r7, #4]
 8009e32:	460b      	mov	r3, r1
 8009e34:	70fb      	strb	r3, [r7, #3]
  if(transmitting){
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d01d      	beq.n	8009e7c <_ZN7TwoWire5writeEh+0x52>
    // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8009e46:	2b1f      	cmp	r3, #31
 8009e48:	d901      	bls.n	8009e4e <_ZN7TwoWire5writeEh+0x24>
      return 0;
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	e028      	b.n	8009ea0 <_ZN7TwoWire5writeEh+0x76>
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8009e54:	4619      	mov	r1, r3
 8009e56:	78fa      	ldrb	r2, [r7, #3]
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	440b      	add	r3, r1
 8009e5c:	745a      	strb	r2, [r3, #17]
    ++txBufferIndex;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8009e64:	3301      	adds	r3, #1
 8009e66:	b2da      	uxtb	r2, r3
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    // update amount in buffer
    txBufferLength = txBufferIndex;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8009e7a:	e010      	b.n	8009e9e <_ZN7TwoWire5writeEh+0x74>
  }else{
    // in slave send mode
  // transmit buffer (blocking)
    disableInterrupt();
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	f000 fb63 	bl	800a548 <_ZN7TwoWire16disableInterruptEv>

    // reply to master
  i2c_slave_write((const char *)&data, 1);
 8009e82:	1cfb      	adds	r3, r7, #3
 8009e84:	2201      	movs	r2, #1
 8009e86:	4619      	mov	r1, r3
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f000 fa95 	bl	800a3b8 <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f000 fb28 	bl	800a4e4 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	333c      	adds	r3, #60	; 0x3c
 8009e98:	4618      	mov	r0, r3
 8009e9a:	f003 f927 	bl	800d0ec <HAL_I2C_EnableListen_IT>
  }
  return 1;
 8009e9e:	2301      	movs	r3, #1
}
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	3708      	adds	r7, #8
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	bd80      	pop	{r7, pc}

08009ea8 <_ZN7TwoWire5writeEPKhj>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b086      	sub	sp, #24
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	60f8      	str	r0, [r7, #12]
 8009eb0:	60b9      	str	r1, [r7, #8]
 8009eb2:	607a      	str	r2, [r7, #4]
  if(transmitting){
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d013      	beq.n	8009ee6 <_ZN7TwoWire5writeEPKhj+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	617b      	str	r3, [r7, #20]
 8009ec2:	697a      	ldr	r2, [r7, #20]
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	429a      	cmp	r2, r3
 8009ec8:	d21e      	bcs.n	8009f08 <_ZN7TwoWire5writeEPKhj+0x60>
      write(data[i]);
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	68b9      	ldr	r1, [r7, #8]
 8009ed2:	697a      	ldr	r2, [r7, #20]
 8009ed4:	440a      	add	r2, r1
 8009ed6:	7812      	ldrb	r2, [r2, #0]
 8009ed8:	4611      	mov	r1, r2
 8009eda:	68f8      	ldr	r0, [r7, #12]
 8009edc:	4798      	blx	r3
    for(size_t i = 0; i < quantity; ++i){
 8009ede:	697b      	ldr	r3, [r7, #20]
 8009ee0:	3301      	adds	r3, #1
 8009ee2:	617b      	str	r3, [r7, #20]
 8009ee4:	e7ed      	b.n	8009ec2 <_ZN7TwoWire5writeEPKhj+0x1a>
    }
  }else{
    // in slave send mode
    // reply to master
  disableInterrupt();
 8009ee6:	68f8      	ldr	r0, [r7, #12]
 8009ee8:	f000 fb2e 	bl	800a548 <_ZN7TwoWire16disableInterruptEv>

  i2c_slave_write((const char *)data, quantity);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	461a      	mov	r2, r3
 8009ef0:	68b9      	ldr	r1, [r7, #8]
 8009ef2:	68f8      	ldr	r0, [r7, #12]
 8009ef4:	f000 fa60 	bl	800a3b8 <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 8009ef8:	68f8      	ldr	r0, [r7, #12]
 8009efa:	f000 faf3 	bl	800a4e4 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	333c      	adds	r3, #60	; 0x3c
 8009f02:	4618      	mov	r0, r3
 8009f04:	f003 f8f2 	bl	800d0ec <HAL_I2C_EnableListen_IT>
  }
  return quantity;
 8009f08:	687b      	ldr	r3, [r7, #4]
}
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	3718      	adds	r7, #24
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	bd80      	pop	{r7, pc}

08009f12 <_ZN7TwoWire9availableEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
{
 8009f12:	b480      	push	{r7}
 8009f14:	b083      	sub	sp, #12
 8009f16:	af00      	add	r7, sp, #0
 8009f18:	6078      	str	r0, [r7, #4]
  return rxBufferLength - rxBufferIndex;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8009f20:	b2db      	uxtb	r3, r3
 8009f22:	461a      	mov	r2, r3
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8009f2a:	b2db      	uxtb	r3, r3
 8009f2c:	1ad3      	subs	r3, r2, r3
}
 8009f2e:	4618      	mov	r0, r3
 8009f30:	370c      	adds	r7, #12
 8009f32:	46bd      	mov	sp, r7
 8009f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f38:	4770      	bx	lr

08009f3a <_ZN7TwoWire4readEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::read(void)
{
 8009f3a:	b480      	push	{r7}
 8009f3c:	b085      	sub	sp, #20
 8009f3e:	af00      	add	r7, sp, #0
 8009f40:	6078      	str	r0, [r7, #4]
  int value = -1;
 8009f42:	f04f 33ff 	mov.w	r3, #4294967295
 8009f46:	60fb      	str	r3, [r7, #12]

  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8009f4e:	b2da      	uxtb	r2, r3
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8009f56:	b2db      	uxtb	r3, r3
 8009f58:	429a      	cmp	r2, r3
 8009f5a:	bf34      	ite	cc
 8009f5c:	2301      	movcc	r3, #1
 8009f5e:	2300      	movcs	r3, #0
 8009f60:	b2db      	uxtb	r3, r3
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d012      	beq.n	8009f8c <_ZN7TwoWire4readEv+0x52>
    value = rxBuffer[rxBufferIndex];
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8009f6c:	b2db      	uxtb	r3, r3
 8009f6e:	461a      	mov	r2, r3
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	4413      	add	r3, r2
 8009f74:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8009f78:	60fb      	str	r3, [r7, #12]
    ++rxBufferIndex;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8009f80:	b2db      	uxtb	r3, r3
 8009f82:	3301      	adds	r3, #1
 8009f84:	b2da      	uxtb	r2, r3
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  }

  return value;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3714      	adds	r7, #20
 8009f92:	46bd      	mov	sp, r7
 8009f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f98:	4770      	bx	lr

08009f9a <_ZN7TwoWire4peekEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
 8009f9a:	b480      	push	{r7}
 8009f9c:	b085      	sub	sp, #20
 8009f9e:	af00      	add	r7, sp, #0
 8009fa0:	6078      	str	r0, [r7, #4]
  int value = -1;
 8009fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8009fa6:	60fb      	str	r3, [r7, #12]

  if(rxBufferIndex < rxBufferLength){
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8009fae:	b2da      	uxtb	r2, r3
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8009fb6:	b2db      	uxtb	r3, r3
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	bf34      	ite	cc
 8009fbc:	2301      	movcc	r3, #1
 8009fbe:	2300      	movcs	r3, #0
 8009fc0:	b2db      	uxtb	r3, r3
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d009      	beq.n	8009fda <_ZN7TwoWire4peekEv+0x40>
    value = rxBuffer[rxBufferIndex];
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8009fcc:	b2db      	uxtb	r3, r3
 8009fce:	461a      	mov	r2, r3
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	4413      	add	r3, r2
 8009fd4:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8009fd8:	60fb      	str	r3, [r7, #12]
  }

  return value;
 8009fda:	68fb      	ldr	r3, [r7, #12]
}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	3714      	adds	r7, #20
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe6:	4770      	bx	lr

08009fe8 <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
 8009fe8:	b480      	push	{r7}
 8009fea:	b083      	sub	sp, #12
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
  // XXX: to be implemented.
}
 8009ff0:	bf00      	nop
 8009ff2:	370c      	adds	r7, #12
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffa:	4770      	bx	lr

08009ffc <_ZN7TwoWire16i2c_master_startEv>:
{
  user_onRequest = function;
}

int TwoWire::i2c_master_start()
{
 8009ffc:	b480      	push	{r7}
 8009ffe:	b085      	sub	sp, #20
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a008:	60bb      	str	r3, [r7, #8]

    int timeout;

    // Clear Acknowledge failure flag
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a00e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a012:	615a      	str	r2, [r3, #20]

    // Wait the STOP condition has been previously correctly sent
  // This timeout can be avoid in some specific cases by simply clearing the STOP bit
    timeout = FLAG_TIMEOUT;
 800a014:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a018:	60fb      	str	r3, [r7, #12]
    while ((i2c->CR1 & I2C_CR1_STOP) == I2C_CR1_STOP) {
 800a01a:	68bb      	ldr	r3, [r7, #8]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a022:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a026:	bf0c      	ite	eq
 800a028:	2301      	moveq	r3, #1
 800a02a:	2300      	movne	r3, #0
 800a02c:	b2db      	uxtb	r3, r3
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d00b      	beq.n	800a04a <_ZN7TwoWire16i2c_master_startEv+0x4e>
        if ((timeout--) == 0) {
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	1e5a      	subs	r2, r3, #1
 800a036:	60fa      	str	r2, [r7, #12]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	bf0c      	ite	eq
 800a03c:	2301      	moveq	r3, #1
 800a03e:	2300      	movne	r3, #0
 800a040:	b2db      	uxtb	r3, r3
 800a042:	2b00      	cmp	r3, #0
 800a044:	d0e9      	beq.n	800a01a <_ZN7TwoWire16i2c_master_startEv+0x1e>
            return 1;
 800a046:	2301      	movs	r3, #1
 800a048:	e021      	b.n	800a08e <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    // Generate the START condition
    i2c->CR1 |= I2C_CR1_START;
 800a04a:	68bb      	ldr	r3, [r7, #8]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a052:	68bb      	ldr	r3, [r7, #8]
 800a054:	601a      	str	r2, [r3, #0]

    // Wait the START condition has been correctly sent
    timeout = FLAG_TIMEOUT;
 800a056:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a05a:	60fb      	str	r3, [r7, #12]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a060:	695b      	ldr	r3, [r3, #20]
 800a062:	f003 0301 	and.w	r3, r3, #1
 800a066:	2b01      	cmp	r3, #1
 800a068:	bf14      	ite	ne
 800a06a:	2301      	movne	r3, #1
 800a06c:	2300      	moveq	r3, #0
 800a06e:	b2db      	uxtb	r3, r3
 800a070:	2b00      	cmp	r3, #0
 800a072:	d00b      	beq.n	800a08c <_ZN7TwoWire16i2c_master_startEv+0x90>
        if ((timeout--) == 0) {
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	1e5a      	subs	r2, r3, #1
 800a078:	60fa      	str	r2, [r7, #12]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	bf0c      	ite	eq
 800a07e:	2301      	moveq	r3, #1
 800a080:	2300      	movne	r3, #0
 800a082:	b2db      	uxtb	r3, r3
 800a084:	2b00      	cmp	r3, #0
 800a086:	d0e9      	beq.n	800a05c <_ZN7TwoWire16i2c_master_startEv+0x60>
            return 1;
 800a088:	2301      	movs	r3, #1
 800a08a:	e000      	b.n	800a08e <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    return 0;
 800a08c:	2300      	movs	r3, #0
}
 800a08e:	4618      	mov	r0, r3
 800a090:	3714      	adds	r7, #20
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr

0800a09a <_ZN7TwoWire15i2c_master_stopEv>:

int TwoWire::i2c_master_stop()
{
 800a09a:	b480      	push	{r7}
 800a09c:	b085      	sub	sp, #20
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0a6:	60fb      	str	r3, [r7, #12]

    // Generate the STOP condition
    i2c->CR1 |= I2C_CR1_STOP;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	601a      	str	r2, [r3, #0]

    return 0;
 800a0b4:	2300      	movs	r3, #0
}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	3714      	adds	r7, #20
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c0:	4770      	bx	lr

0800a0c2 <_ZN7TwoWire15i2c_master_readEhPchh>:

int TwoWire::i2c_master_read(uint8_t address, char *data, uint8_t length, uint8_t stop)
{
 800a0c2:	b580      	push	{r7, lr}
 800a0c4:	b08a      	sub	sp, #40	; 0x28
 800a0c6:	af00      	add	r7, sp, #0
 800a0c8:	60f8      	str	r0, [r7, #12]
 800a0ca:	607a      	str	r2, [r7, #4]
 800a0cc:	461a      	mov	r2, r3
 800a0ce:	460b      	mov	r3, r1
 800a0d0:	72fb      	strb	r3, [r7, #11]
 800a0d2:	4613      	mov	r3, r2
 800a0d4:	72bb      	strb	r3, [r7, #10]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0da:	61fb      	str	r3, [r7, #28]
    int timeout;
    int count;
    int value;
    int ret;

    i2c_master_start();
 800a0dc:	68f8      	ldr	r0, [r7, #12]
 800a0de:	f7ff ff8d 	bl	8009ffc <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 800a0e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a0e6:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0ec:	695b      	ldr	r3, [r3, #20]
 800a0ee:	f003 0301 	and.w	r3, r3, #1
 800a0f2:	2b01      	cmp	r3, #1
 800a0f4:	bf14      	ite	ne
 800a0f6:	2301      	movne	r3, #1
 800a0f8:	2300      	moveq	r3, #0
 800a0fa:	b2db      	uxtb	r3, r3
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d008      	beq.n	800a112 <_ZN7TwoWire15i2c_master_readEhPchh+0x50>
        timeout--;
 800a100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a102:	3b01      	subs	r3, #1
 800a104:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 800a106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d1ed      	bne.n	800a0e8 <_ZN7TwoWire15i2c_master_readEhPchh+0x26>
            return -1;
 800a10c:	f04f 33ff 	mov.w	r3, #4294967295
 800a110:	e064      	b.n	800a1dc <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_READ(address);
 800a112:	7afb      	ldrb	r3, [r7, #11]
 800a114:	f043 0301 	orr.w	r3, r3, #1
 800a118:	b2db      	uxtb	r3, r3
 800a11a:	461a      	mov	r2, r3
 800a11c:	69fb      	ldr	r3, [r7, #28]
 800a11e:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 800a120:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a124:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a12a:	695b      	ldr	r3, [r3, #20]
 800a12c:	f003 0302 	and.w	r3, r3, #2
 800a130:	2b02      	cmp	r3, #2
 800a132:	bf14      	ite	ne
 800a134:	2301      	movne	r3, #1
 800a136:	2300      	moveq	r3, #0
 800a138:	b2db      	uxtb	r3, r3
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d008      	beq.n	800a150 <_ZN7TwoWire15i2c_master_readEhPchh+0x8e>
        timeout--;
 800a13e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a140:	3b01      	subs	r3, #1
 800a142:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 800a144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a146:	2b00      	cmp	r3, #0
 800a148:	d1ed      	bne.n	800a126 <_ZN7TwoWire15i2c_master_readEhPchh+0x64>
            return -1;
 800a14a:	f04f 33ff 	mov.w	r3, #4294967295
 800a14e:	e045      	b.n	800a1dc <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 800a150:	2300      	movs	r3, #0
 800a152:	613b      	str	r3, [r7, #16]
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a158:	695b      	ldr	r3, [r3, #20]
 800a15a:	613b      	str	r3, [r7, #16]
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a160:	699b      	ldr	r3, [r3, #24]
 800a162:	613b      	str	r3, [r7, #16]
 800a164:	693b      	ldr	r3, [r7, #16]

    // Read all bytes except last one
    for (count = 0; count < (length - 1); count++) {
 800a166:	2300      	movs	r3, #0
 800a168:	623b      	str	r3, [r7, #32]
 800a16a:	7abb      	ldrb	r3, [r7, #10]
 800a16c:	3b01      	subs	r3, #1
 800a16e:	6a3a      	ldr	r2, [r7, #32]
 800a170:	429a      	cmp	r2, r3
 800a172:	da17      	bge.n	800a1a4 <_ZN7TwoWire15i2c_master_readEhPchh+0xe2>
        ret = i2c_master_byte_read(&value, 0);
 800a174:	f107 0314 	add.w	r3, r7, #20
 800a178:	2200      	movs	r2, #0
 800a17a:	4619      	mov	r1, r3
 800a17c:	68f8      	ldr	r0, [r7, #12]
 800a17e:	f000 f8a4 	bl	800a2ca <_ZN7TwoWire20i2c_master_byte_readEPii>
 800a182:	61b8      	str	r0, [r7, #24]
        if(ret)
 800a184:	69bb      	ldr	r3, [r7, #24]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d002      	beq.n	800a190 <_ZN7TwoWire15i2c_master_readEhPchh+0xce>
        {
          return -1;
 800a18a:	f04f 33ff 	mov.w	r3, #4294967295
 800a18e:	e025      	b.n	800a1dc <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
        data[count] = (char)value;
 800a190:	6979      	ldr	r1, [r7, #20]
 800a192:	6a3b      	ldr	r3, [r7, #32]
 800a194:	687a      	ldr	r2, [r7, #4]
 800a196:	4413      	add	r3, r2
 800a198:	b2ca      	uxtb	r2, r1
 800a19a:	701a      	strb	r2, [r3, #0]
    for (count = 0; count < (length - 1); count++) {
 800a19c:	6a3b      	ldr	r3, [r7, #32]
 800a19e:	3301      	adds	r3, #1
 800a1a0:	623b      	str	r3, [r7, #32]
 800a1a2:	e7e2      	b.n	800a16a <_ZN7TwoWire15i2c_master_readEhPchh+0xa8>
    }

    // If not repeated start, send stop.
    // Warning: must be done BEFORE the data is read.
    if (stop) {
 800a1a4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d002      	beq.n	800a1b2 <_ZN7TwoWire15i2c_master_readEhPchh+0xf0>
        i2c_master_stop();
 800a1ac:	68f8      	ldr	r0, [r7, #12]
 800a1ae:	f7ff ff74 	bl	800a09a <_ZN7TwoWire15i2c_master_stopEv>
    }

    // Read the last byte
    ret = i2c_master_byte_read(&value, 1);
 800a1b2:	f107 0314 	add.w	r3, r7, #20
 800a1b6:	2201      	movs	r2, #1
 800a1b8:	4619      	mov	r1, r3
 800a1ba:	68f8      	ldr	r0, [r7, #12]
 800a1bc:	f000 f885 	bl	800a2ca <_ZN7TwoWire20i2c_master_byte_readEPii>
 800a1c0:	61b8      	str	r0, [r7, #24]
    if(ret)
 800a1c2:	69bb      	ldr	r3, [r7, #24]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d002      	beq.n	800a1ce <_ZN7TwoWire15i2c_master_readEhPchh+0x10c>
    {
      return -1;
 800a1c8:	f04f 33ff 	mov.w	r3, #4294967295
 800a1cc:	e006      	b.n	800a1dc <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
    }
    data[count] = (char)value;
 800a1ce:	6979      	ldr	r1, [r7, #20]
 800a1d0:	6a3b      	ldr	r3, [r7, #32]
 800a1d2:	687a      	ldr	r2, [r7, #4]
 800a1d4:	4413      	add	r3, r2
 800a1d6:	b2ca      	uxtb	r2, r1
 800a1d8:	701a      	strb	r2, [r3, #0]

    return length;
 800a1da:	7abb      	ldrb	r3, [r7, #10]
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	3728      	adds	r7, #40	; 0x28
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}

0800a1e4 <_ZN7TwoWire16i2c_master_writeEiPKcii>:

int TwoWire::i2c_master_write(int address, const char *data, int length, int stop)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b088      	sub	sp, #32
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	60f8      	str	r0, [r7, #12]
 800a1ec:	60b9      	str	r1, [r7, #8]
 800a1ee:	607a      	str	r2, [r7, #4]
 800a1f0:	603b      	str	r3, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a1f6:	617b      	str	r3, [r7, #20]
    int timeout;
    int count;

    i2c_master_start();
 800a1f8:	68f8      	ldr	r0, [r7, #12]
 800a1fa:	f7ff feff 	bl	8009ffc <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 800a1fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a202:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a208:	695b      	ldr	r3, [r3, #20]
 800a20a:	f003 0301 	and.w	r3, r3, #1
 800a20e:	2b01      	cmp	r3, #1
 800a210:	bf14      	ite	ne
 800a212:	2301      	movne	r3, #1
 800a214:	2300      	moveq	r3, #0
 800a216:	b2db      	uxtb	r3, r3
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d007      	beq.n	800a22c <_ZN7TwoWire16i2c_master_writeEiPKcii+0x48>
        timeout--;
 800a21c:	69fb      	ldr	r3, [r7, #28]
 800a21e:	3b01      	subs	r3, #1
 800a220:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 800a222:	69fb      	ldr	r3, [r7, #28]
 800a224:	2b00      	cmp	r3, #0
 800a226:	d1ed      	bne.n	800a204 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x20>
            return 4;
 800a228:	2304      	movs	r3, #4
 800a22a:	e04a      	b.n	800a2c2 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_WRITE(address);
 800a22c:	68bb      	ldr	r3, [r7, #8]
 800a22e:	b2db      	uxtb	r3, r3
 800a230:	f003 02fe 	and.w	r2, r3, #254	; 0xfe
 800a234:	697b      	ldr	r3, [r7, #20]
 800a236:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 800a238:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a23c:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a242:	695b      	ldr	r3, [r3, #20]
 800a244:	f003 0302 	and.w	r3, r3, #2
 800a248:	2b02      	cmp	r3, #2
 800a24a:	bf14      	ite	ne
 800a24c:	2301      	movne	r3, #1
 800a24e:	2300      	moveq	r3, #0
 800a250:	b2db      	uxtb	r3, r3
 800a252:	2b00      	cmp	r3, #0
 800a254:	d007      	beq.n	800a266 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x82>
        timeout--;
 800a256:	69fb      	ldr	r3, [r7, #28]
 800a258:	3b01      	subs	r3, #1
 800a25a:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 800a25c:	69fb      	ldr	r3, [r7, #28]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d1ed      	bne.n	800a23e <_ZN7TwoWire16i2c_master_writeEiPKcii+0x5a>
            return 2;
 800a262:	2302      	movs	r3, #2
 800a264:	e02d      	b.n	800a2c2 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 800a266:	2300      	movs	r3, #0
 800a268:	613b      	str	r3, [r7, #16]
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a26e:	695b      	ldr	r3, [r3, #20]
 800a270:	613b      	str	r3, [r7, #16]
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a276:	699b      	ldr	r3, [r3, #24]
 800a278:	613b      	str	r3, [r7, #16]
 800a27a:	693b      	ldr	r3, [r7, #16]

    for (count = 0; count < length; count++) {
 800a27c:	2300      	movs	r3, #0
 800a27e:	61bb      	str	r3, [r7, #24]
 800a280:	69ba      	ldr	r2, [r7, #24]
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	429a      	cmp	r2, r3
 800a286:	da15      	bge.n	800a2b4 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xd0>
        if (i2c_master_byte_write(data[count]) != 1) {
 800a288:	69bb      	ldr	r3, [r7, #24]
 800a28a:	687a      	ldr	r2, [r7, #4]
 800a28c:	4413      	add	r3, r2
 800a28e:	781b      	ldrb	r3, [r3, #0]
 800a290:	4619      	mov	r1, r3
 800a292:	68f8      	ldr	r0, [r7, #12]
 800a294:	f000 f85a 	bl	800a34c <_ZN7TwoWire21i2c_master_byte_writeEi>
 800a298:	4603      	mov	r3, r0
 800a29a:	2b01      	cmp	r3, #1
 800a29c:	bf14      	ite	ne
 800a29e:	2301      	movne	r3, #1
 800a2a0:	2300      	moveq	r3, #0
 800a2a2:	b2db      	uxtb	r3, r3
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d001      	beq.n	800a2ac <_ZN7TwoWire16i2c_master_writeEiPKcii+0xc8>
            return 3;
 800a2a8:	2303      	movs	r3, #3
 800a2aa:	e00a      	b.n	800a2c2 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
    for (count = 0; count < length; count++) {
 800a2ac:	69bb      	ldr	r3, [r7, #24]
 800a2ae:	3301      	adds	r3, #1
 800a2b0:	61bb      	str	r3, [r7, #24]
 800a2b2:	e7e5      	b.n	800a280 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x9c>
        }
    }

    // If not repeated start, send stop.
    if (stop) {
 800a2b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d002      	beq.n	800a2c0 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xdc>
        i2c_master_stop();
 800a2ba:	68f8      	ldr	r0, [r7, #12]
 800a2bc:	f7ff feed 	bl	800a09a <_ZN7TwoWire15i2c_master_stopEv>
    }

    return 0;
 800a2c0:	2300      	movs	r3, #0
}
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	3720      	adds	r7, #32
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}

0800a2ca <_ZN7TwoWire20i2c_master_byte_readEPii>:

int TwoWire::i2c_master_byte_read(int *value, int last)
{
 800a2ca:	b480      	push	{r7}
 800a2cc:	b087      	sub	sp, #28
 800a2ce:	af00      	add	r7, sp, #0
 800a2d0:	60f8      	str	r0, [r7, #12]
 800a2d2:	60b9      	str	r1, [r7, #8]
 800a2d4:	607a      	str	r2, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2da:	613b      	str	r3, [r7, #16]
    int timeout;

    if (last) {
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d006      	beq.n	800a2f0 <_ZN7TwoWire20i2c_master_byte_readEPii+0x26>
        // Don't acknowledge the last byte
        i2c->CR1 &= ~I2C_CR1_ACK;
 800a2e2:	693b      	ldr	r3, [r7, #16]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a2ea:	693b      	ldr	r3, [r7, #16]
 800a2ec:	601a      	str	r2, [r3, #0]
 800a2ee:	e005      	b.n	800a2fc <_ZN7TwoWire20i2c_master_byte_readEPii+0x32>
    } else {
        // Acknowledge the byte
        i2c->CR1 |= I2C_CR1_ACK;
 800a2f0:	693b      	ldr	r3, [r7, #16]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a2f8:	693b      	ldr	r3, [r7, #16]
 800a2fa:	601a      	str	r2, [r3, #0]
    }

    // Wait until the byte is received
    timeout = FLAG_TIMEOUT;
 800a2fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a300:	617b      	str	r3, [r7, #20]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_RXNE) == RESET) {
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a306:	695b      	ldr	r3, [r3, #20]
 800a308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a30c:	2b40      	cmp	r3, #64	; 0x40
 800a30e:	bf14      	ite	ne
 800a310:	2301      	movne	r3, #1
 800a312:	2300      	moveq	r3, #0
 800a314:	b2db      	uxtb	r3, r3
 800a316:	2b00      	cmp	r3, #0
 800a318:	d00c      	beq.n	800a334 <_ZN7TwoWire20i2c_master_byte_readEPii+0x6a>
        if ((timeout--) == 0) {
 800a31a:	697b      	ldr	r3, [r7, #20]
 800a31c:	1e5a      	subs	r2, r3, #1
 800a31e:	617a      	str	r2, [r7, #20]
 800a320:	2b00      	cmp	r3, #0
 800a322:	bf0c      	ite	eq
 800a324:	2301      	moveq	r3, #1
 800a326:	2300      	movne	r3, #0
 800a328:	b2db      	uxtb	r3, r3
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d0e9      	beq.n	800a302 <_ZN7TwoWire20i2c_master_byte_readEPii+0x38>
            return -1;
 800a32e:	f04f 33ff 	mov.w	r3, #4294967295
 800a332:	e005      	b.n	800a340 <_ZN7TwoWire20i2c_master_byte_readEPii+0x76>
        }
    }

    *value = (int)i2c->DR;
 800a334:	693b      	ldr	r3, [r7, #16]
 800a336:	691b      	ldr	r3, [r3, #16]
 800a338:	461a      	mov	r2, r3
 800a33a:	68bb      	ldr	r3, [r7, #8]
 800a33c:	601a      	str	r2, [r3, #0]

    return 0;
 800a33e:	2300      	movs	r3, #0
}
 800a340:	4618      	mov	r0, r3
 800a342:	371c      	adds	r7, #28
 800a344:	46bd      	mov	sp, r7
 800a346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34a:	4770      	bx	lr

0800a34c <_ZN7TwoWire21i2c_master_byte_writeEi>:

int TwoWire::i2c_master_byte_write(int data)
{
 800a34c:	b480      	push	{r7}
 800a34e:	b085      	sub	sp, #20
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
 800a354:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a35a:	60bb      	str	r3, [r7, #8]
    int timeout;

    i2c->DR = (uint8_t)data;
 800a35c:	683b      	ldr	r3, [r7, #0]
 800a35e:	b2db      	uxtb	r3, r3
 800a360:	461a      	mov	r2, r3
 800a362:	68bb      	ldr	r3, [r7, #8]
 800a364:	611a      	str	r2, [r3, #16]

    // Wait until the byte is transmitted
    timeout = FLAG_TIMEOUT;
 800a366:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a36a:	60fb      	str	r3, [r7, #12]
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a370:	695b      	ldr	r3, [r3, #20]
 800a372:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a376:	2b80      	cmp	r3, #128	; 0x80
 800a378:	d008      	beq.n	800a38c <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
            (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == RESET)) {
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a37e:	695b      	ldr	r3, [r3, #20]
 800a380:	f003 0304 	and.w	r3, r3, #4
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 800a384:	2b04      	cmp	r3, #4
 800a386:	d001      	beq.n	800a38c <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
 800a388:	2301      	movs	r3, #1
 800a38a:	e000      	b.n	800a38e <_ZN7TwoWire21i2c_master_byte_writeEi+0x42>
 800a38c:	2300      	movs	r3, #0
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d00b      	beq.n	800a3aa <_ZN7TwoWire21i2c_master_byte_writeEi+0x5e>
        if ((timeout--) == 0) {
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	1e5a      	subs	r2, r3, #1
 800a396:	60fa      	str	r2, [r7, #12]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	bf0c      	ite	eq
 800a39c:	2301      	moveq	r3, #1
 800a39e:	2300      	movne	r3, #0
 800a3a0:	b2db      	uxtb	r3, r3
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d0e2      	beq.n	800a36c <_ZN7TwoWire21i2c_master_byte_writeEi+0x20>
            return 0;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	e000      	b.n	800a3ac <_ZN7TwoWire21i2c_master_byte_writeEi+0x60>
        }
    }

    return 1;
 800a3aa:	2301      	movs	r3, #1
}
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	3714      	adds	r7, #20
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b6:	4770      	bx	lr

0800a3b8 <_ZN7TwoWire15i2c_slave_writeEPKci>:

int TwoWire::i2c_slave_write(const char *data, int length)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b089      	sub	sp, #36	; 0x24
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	60f8      	str	r0, [r7, #12]
 800a3c0:	60b9      	str	r1, [r7, #8]
 800a3c2:	607a      	str	r2, [r7, #4]
    uint32_t Timeout;
    int size = 0;
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	61bb      	str	r3, [r7, #24]

    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3cc:	617b      	str	r3, [r7, #20]

    while (length > 0) {
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	dd41      	ble.n	800a458 <_ZN7TwoWire15i2c_slave_writeEPKci+0xa0>
        /* Wait until TXE flag is set */
        Timeout = FLAG_TIMEOUT;
 800a3d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a3d8:	61fb      	str	r3, [r7, #28]
        while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) {
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3de:	695b      	ldr	r3, [r3, #20]
 800a3e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3e4:	2b80      	cmp	r3, #128	; 0x80
 800a3e6:	bf14      	ite	ne
 800a3e8:	2301      	movne	r3, #1
 800a3ea:	2300      	moveq	r3, #0
 800a3ec:	b2db      	uxtb	r3, r3
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d008      	beq.n	800a404 <_ZN7TwoWire15i2c_slave_writeEPKci+0x4c>
            Timeout--;
 800a3f2:	69fb      	ldr	r3, [r7, #28]
 800a3f4:	3b01      	subs	r3, #1
 800a3f6:	61fb      	str	r3, [r7, #28]
            if (Timeout == 0) {
 800a3f8:	69fb      	ldr	r3, [r7, #28]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d1ed      	bne.n	800a3da <_ZN7TwoWire15i2c_slave_writeEPKci+0x22>
                return -1;
 800a3fe:	f04f 33ff 	mov.w	r3, #4294967295
 800a402:	e068      	b.n	800a4d6 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
            }
        }

        /* Write data to DR */
        i2c->DR = (*data++);
 800a404:	68bb      	ldr	r3, [r7, #8]
 800a406:	1c5a      	adds	r2, r3, #1
 800a408:	60ba      	str	r2, [r7, #8]
 800a40a:	781b      	ldrb	r3, [r3, #0]
 800a40c:	461a      	mov	r2, r3
 800a40e:	697b      	ldr	r3, [r7, #20]
 800a410:	611a      	str	r2, [r3, #16]
        length--;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	3b01      	subs	r3, #1
 800a416:	607b      	str	r3, [r7, #4]
        size++;
 800a418:	69bb      	ldr	r3, [r7, #24]
 800a41a:	3301      	adds	r3, #1
 800a41c:	61bb      	str	r3, [r7, #24]

        if ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == SET) && (length != 0)) {
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a422:	695b      	ldr	r3, [r3, #20]
 800a424:	f003 0304 	and.w	r3, r3, #4
 800a428:	2b04      	cmp	r3, #4
 800a42a:	d104      	bne.n	800a436 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d001      	beq.n	800a436 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 800a432:	2301      	movs	r3, #1
 800a434:	e000      	b.n	800a438 <_ZN7TwoWire15i2c_slave_writeEPKci+0x80>
 800a436:	2300      	movs	r3, #0
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d0c8      	beq.n	800a3ce <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
            /* Write data to DR */
            i2c->DR = (*data++);
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	1c5a      	adds	r2, r3, #1
 800a440:	60ba      	str	r2, [r7, #8]
 800a442:	781b      	ldrb	r3, [r3, #0]
 800a444:	461a      	mov	r2, r3
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	611a      	str	r2, [r3, #16]
            length--;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	3b01      	subs	r3, #1
 800a44e:	607b      	str	r3, [r7, #4]
            size++;
 800a450:	69bb      	ldr	r3, [r7, #24]
 800a452:	3301      	adds	r3, #1
 800a454:	61bb      	str	r3, [r7, #24]
    while (length > 0) {
 800a456:	e7ba      	b.n	800a3ce <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
        }
    }

    /* Wait until AF flag is set */
    Timeout = FLAG_TIMEOUT;
 800a458:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a45c:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_AF) == RESET) {
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a462:	695b      	ldr	r3, [r3, #20]
 800a464:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a468:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a46c:	bf14      	ite	ne
 800a46e:	2301      	movne	r3, #1
 800a470:	2300      	moveq	r3, #0
 800a472:	b2db      	uxtb	r3, r3
 800a474:	2b00      	cmp	r3, #0
 800a476:	d008      	beq.n	800a48a <_ZN7TwoWire15i2c_slave_writeEPKci+0xd2>
        Timeout--;
 800a478:	69fb      	ldr	r3, [r7, #28]
 800a47a:	3b01      	subs	r3, #1
 800a47c:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 800a47e:	69fb      	ldr	r3, [r7, #28]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d1ec      	bne.n	800a45e <_ZN7TwoWire15i2c_slave_writeEPKci+0xa6>
            return -1;
 800a484:	f04f 33ff 	mov.w	r3, #4294967295
 800a488:	e025      	b.n	800a4d6 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a48e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a492:	615a      	str	r2, [r3, #20]

    /* Wait until BUSY flag is reset */
    Timeout = FLAG_TIMEOUT;
 800a494:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a498:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BUSY) == SET) {
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a49e:	699b      	ldr	r3, [r3, #24]
 800a4a0:	f003 0302 	and.w	r3, r3, #2
 800a4a4:	2b02      	cmp	r3, #2
 800a4a6:	bf0c      	ite	eq
 800a4a8:	2301      	moveq	r3, #1
 800a4aa:	2300      	movne	r3, #0
 800a4ac:	b2db      	uxtb	r3, r3
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d008      	beq.n	800a4c4 <_ZN7TwoWire15i2c_slave_writeEPKci+0x10c>
        Timeout--;
 800a4b2:	69fb      	ldr	r3, [r7, #28]
 800a4b4:	3b01      	subs	r3, #1
 800a4b6:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 800a4b8:	69fb      	ldr	r3, [r7, #28]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d1ed      	bne.n	800a49a <_ZN7TwoWire15i2c_slave_writeEPKci+0xe2>
            return -1;
 800a4be:	f04f 33ff 	mov.w	r3, #4294967295
 800a4c2:	e008      	b.n	800a4d6 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    I2cHandle.State = HAL_I2C_STATE_READY;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	2220      	movs	r2, #32
 800a4c8:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79

    /* Process Unlocked */
    __HAL_UNLOCK(&I2cHandle);
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    return size;
 800a4d4:	69bb      	ldr	r3, [r7, #24]
}
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	3724      	adds	r7, #36	; 0x24
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e0:	4770      	bx	lr
	...

0800a4e4 <_ZN7TwoWire15enableInterruptEv>:
      }
    }
}

void TwoWire::enableInterrupt(void)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b082      	sub	sp, #8
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4f0:	4a12      	ldr	r2, [pc, #72]	; (800a53c <_ZN7TwoWire15enableInterruptEv+0x58>)
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	d106      	bne.n	800a504 <_ZN7TwoWire15enableInterruptEv+0x20>
    {
      HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 800a4f6:	2049      	movs	r0, #73	; 0x49
 800a4f8:	f001 ff82 	bl	800c400 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 800a4fc:	2048      	movs	r0, #72	; 0x48
 800a4fe:	f001 ff7f 	bl	800c400 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 800a502:	e016      	b.n	800a532 <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a508:	4a0d      	ldr	r2, [pc, #52]	; (800a540 <_ZN7TwoWire15enableInterruptEv+0x5c>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d106      	bne.n	800a51c <_ZN7TwoWire15enableInterruptEv+0x38>
      HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 800a50e:	2022      	movs	r0, #34	; 0x22
 800a510:	f001 ff76 	bl	800c400 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800a514:	2021      	movs	r0, #33	; 0x21
 800a516:	f001 ff73 	bl	800c400 <HAL_NVIC_EnableIRQ>
}
 800a51a:	e00a      	b.n	800a532 <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a520:	4a08      	ldr	r2, [pc, #32]	; (800a544 <_ZN7TwoWire15enableInterruptEv+0x60>)
 800a522:	4293      	cmp	r3, r2
 800a524:	d105      	bne.n	800a532 <_ZN7TwoWire15enableInterruptEv+0x4e>
      HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800a526:	2020      	movs	r0, #32
 800a528:	f001 ff6a 	bl	800c400 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800a52c:	201f      	movs	r0, #31
 800a52e:	f001 ff67 	bl	800c400 <HAL_NVIC_EnableIRQ>
}
 800a532:	bf00      	nop
 800a534:	3708      	adds	r7, #8
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}
 800a53a:	bf00      	nop
 800a53c:	40005c00 	.word	0x40005c00
 800a540:	40005800 	.word	0x40005800
 800a544:	40005400 	.word	0x40005400

0800a548 <_ZN7TwoWire16disableInterruptEv>:

void TwoWire::disableInterrupt(void)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b082      	sub	sp, #8
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a554:	4a12      	ldr	r2, [pc, #72]	; (800a5a0 <_ZN7TwoWire16disableInterruptEv+0x58>)
 800a556:	4293      	cmp	r3, r2
 800a558:	d106      	bne.n	800a568 <_ZN7TwoWire16disableInterruptEv+0x20>
    {
      HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 800a55a:	2049      	movs	r0, #73	; 0x49
 800a55c:	f001 ff5e 	bl	800c41c <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 800a560:	2048      	movs	r0, #72	; 0x48
 800a562:	f001 ff5b 	bl	800c41c <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 800a566:	e016      	b.n	800a596 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a56c:	4a0d      	ldr	r2, [pc, #52]	; (800a5a4 <_ZN7TwoWire16disableInterruptEv+0x5c>)
 800a56e:	4293      	cmp	r3, r2
 800a570:	d106      	bne.n	800a580 <_ZN7TwoWire16disableInterruptEv+0x38>
      HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 800a572:	2022      	movs	r0, #34	; 0x22
 800a574:	f001 ff52 	bl	800c41c <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 800a578:	2021      	movs	r0, #33	; 0x21
 800a57a:	f001 ff4f 	bl	800c41c <HAL_NVIC_DisableIRQ>
}
 800a57e:	e00a      	b.n	800a596 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a584:	4a08      	ldr	r2, [pc, #32]	; (800a5a8 <_ZN7TwoWire16disableInterruptEv+0x60>)
 800a586:	4293      	cmp	r3, r2
 800a588:	d105      	bne.n	800a596 <_ZN7TwoWire16disableInterruptEv+0x4e>
      HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 800a58a:	2020      	movs	r0, #32
 800a58c:	f001 ff46 	bl	800c41c <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 800a590:	201f      	movs	r0, #31
 800a592:	f001 ff43 	bl	800c41c <HAL_NVIC_DisableIRQ>
}
 800a596:	bf00      	nop
 800a598:	3708      	adds	r7, #8
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}
 800a59e:	bf00      	nop
 800a5a0:	40005c00 	.word	0x40005c00
 800a5a4:	40005800 	.word	0x40005800
 800a5a8:	40005400 	.word	0x40005400

0800a5ac <_Z41__static_initialization_and_destruction_0ii>:

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire  = TwoWire(I2C1);
TwoWire Wire1 = TwoWire(I2C2);
TwoWire Wire2 = TwoWire(I2C3);
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b082      	sub	sp, #8
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
 800a5b4:	6039      	str	r1, [r7, #0]
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	2b01      	cmp	r3, #1
 800a5ba:	d110      	bne.n	800a5de <_Z41__static_initialization_and_destruction_0ii+0x32>
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a5c2:	4293      	cmp	r3, r2
 800a5c4:	d10b      	bne.n	800a5de <_Z41__static_initialization_and_destruction_0ii+0x32>
TwoWire Wire  = TwoWire(I2C1);
 800a5c6:	4908      	ldr	r1, [pc, #32]	; (800a5e8 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 800a5c8:	4808      	ldr	r0, [pc, #32]	; (800a5ec <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800a5ca:	f7ff fb51 	bl	8009c70 <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire1 = TwoWire(I2C2);
 800a5ce:	4908      	ldr	r1, [pc, #32]	; (800a5f0 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 800a5d0:	4808      	ldr	r0, [pc, #32]	; (800a5f4 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 800a5d2:	f7ff fb4d 	bl	8009c70 <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire2 = TwoWire(I2C3);
 800a5d6:	4908      	ldr	r1, [pc, #32]	; (800a5f8 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 800a5d8:	4808      	ldr	r0, [pc, #32]	; (800a5fc <_Z41__static_initialization_and_destruction_0ii+0x50>)
 800a5da:	f7ff fb49 	bl	8009c70 <_ZN7TwoWireC1EP11I2C_TypeDef>
 800a5de:	bf00      	nop
 800a5e0:	3708      	adds	r7, #8
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bd80      	pop	{r7, pc}
 800a5e6:	bf00      	nop
 800a5e8:	40005400 	.word	0x40005400
 800a5ec:	20000478 	.word	0x20000478
 800a5f0:	40005800 	.word	0x40005800
 800a5f4:	20000530 	.word	0x20000530
 800a5f8:	40005c00 	.word	0x40005c00
 800a5fc:	200005e8 	.word	0x200005e8

0800a600 <_GLOBAL__sub_I__ZN7TwoWireC2EP11I2C_TypeDef>:
 800a600:	b580      	push	{r7, lr}
 800a602:	af00      	add	r7, sp, #0
 800a604:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800a608:	2001      	movs	r0, #1
 800a60a:	f7ff ffcf 	bl	800a5ac <_Z41__static_initialization_and_destruction_0ii>
 800a60e:	bd80      	pop	{r7, pc}

0800a610 <MRT_radio_tx>:
#include <iwdg.h>
#include <string.h>
#include <sx126x.h>


void MRT_radio_tx(char* buffer){
 800a610:	b580      	push	{r7, lr}
 800a612:	b082      	sub	sp, #8
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
	#if XTEND_ //Xtend send
		if (strlen(buffer) < XTEND_BUFFER_SIZE)	HAL_UART_Transmit(&XTEND_UART,(uint8_t*) buffer, strlen(buffer), HAL_MAX_DELAY);
	#elif SRADIO_ //SRadio send TODO
		if (strlen(buffer) < SRADIO_BUFFER_SIZE){
 800a618:	6878      	ldr	r0, [r7, #4]
 800a61a:	f7f5 fdf3 	bl	8000204 <strlen>
 800a61e:	4603      	mov	r3, r0
 800a620:	2bff      	cmp	r3, #255	; 0xff
 800a622:	d80d      	bhi.n	800a640 <MRT_radio_tx+0x30>
			sx126x_set_tx(&SRADIO_SPI,100,SRADIO_BUFFER_SIZE);
 800a624:	2200      	movs	r2, #0
 800a626:	2164      	movs	r1, #100	; 0x64
 800a628:	480a      	ldr	r0, [pc, #40]	; (800a654 <MRT_radio_tx+0x44>)
 800a62a:	f000 fca1 	bl	800af70 <sx126x_set_tx>
			TxProtocol(buffer, strlen(buffer));
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f7f5 fde8 	bl	8000204 <strlen>
 800a634:	4603      	mov	r3, r0
 800a636:	b2db      	uxtb	r3, r3
 800a638:	4619      	mov	r1, r3
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f000 fbda 	bl	800adf4 <TxProtocol>
		}
	#endif

	print((char*) "Radio sending:\t");
 800a640:	4805      	ldr	r0, [pc, #20]	; (800a658 <MRT_radio_tx+0x48>)
 800a642:	f7f6 fd61 	bl	8001108 <print>
	println(buffer);
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	f7f6 fd40 	bl	80010cc <println>
}
 800a64c:	bf00      	nop
 800a64e:	3708      	adds	r7, #8
 800a650:	46bd      	mov	sp, r7
 800a652:	bd80      	pop	{r7, pc}
 800a654:	20005cc4 	.word	0x20005cc4
 800a658:	0801d87c 	.word	0x0801d87c

0800a65c <MRT_radio_rx>:


void MRT_radio_rx(char* buffer, uint8_t size, uint16_t timeout){
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b082      	sub	sp, #8
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
 800a664:	460b      	mov	r3, r1
 800a666:	70fb      	strb	r3, [r7, #3]
 800a668:	4613      	mov	r3, r2
 800a66a:	803b      	strh	r3, [r7, #0]
		if (size < XTEND_BUFFER_SIZE){
			HAL_UART_Receive(&XTEND_UART,(uint8_t*) buffer, sizeof(char) * size, timeout);
		}
	#elif SRADIO_ //SRadio receive TODO
		if (size < SRADIO_BUFFER_SIZE){
			sx126x_set_rx(&SRADIO_SPI,100);
 800a66c:	2164      	movs	r1, #100	; 0x64
 800a66e:	4808      	ldr	r0, [pc, #32]	; (800a690 <MRT_radio_rx+0x34>)
 800a670:	f000 fcea 	bl	800b048 <sx126x_set_rx>
			RxProtocol(buffer);
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	f000 fbf9 	bl	800ae6c <RxProtocol>
		}
	#endif

	print((char*) "Radio receiving:\t");
 800a67a:	4806      	ldr	r0, [pc, #24]	; (800a694 <MRT_radio_rx+0x38>)
 800a67c:	f7f6 fd44 	bl	8001108 <print>
	println(buffer);
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f7f6 fd23 	bl	80010cc <println>
}
 800a686:	bf00      	nop
 800a688:	3708      	adds	r7, #8
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd80      	pop	{r7, pc}
 800a68e:	bf00      	nop
 800a690:	20005cc4 	.word	0x20005cc4
 800a694:	0801d88c 	.word	0x0801d88c

0800a698 <MRT_radio_Init>:



void MRT_radio_Init(void){
 800a698:	b590      	push	{r4, r7, lr}
 800a69a:	b093      	sub	sp, #76	; 0x4c
 800a69c:	af12      	add	r7, sp, #72	; 0x48
	println("\r\nRadio Init");
 800a69e:	4816      	ldr	r0, [pc, #88]	; (800a6f8 <MRT_radio_Init+0x60>)
 800a6a0:	f7f6 fd14 	bl	80010cc <println>
	#if XTEND_
	print("\tXTEND Init...");
	HAL_GPIO_WritePin(XTend_CTS_Pin, GPIO_PIN_10, GPIO_PIN_RESET);
	println("OK");
	#elif SRADIO_
	print("\tSRADIO Init...");
 800a6a4:	4815      	ldr	r0, [pc, #84]	; (800a6fc <MRT_radio_Init+0x64>)
 800a6a6:	f7f6 fd2f 	bl	8001108 <print>
	set_hspi(SRADIO_SPI);
 800a6aa:	4c15      	ldr	r4, [pc, #84]	; (800a700 <MRT_radio_Init+0x68>)
 800a6ac:	4668      	mov	r0, sp
 800a6ae:	f104 0310 	add.w	r3, r4, #16
 800a6b2:	2248      	movs	r2, #72	; 0x48
 800a6b4:	4619      	mov	r1, r3
 800a6b6:	f00b fb0f 	bl	8015cd8 <memcpy>
 800a6ba:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800a6be:	f000 fa6d 	bl	800ab9c <set_hspi>
	// SPI2_SX_CS_GPIO_Port TODO ???
	set_NSS_pin(SPI2_SX_CS_GPIO_Port, SPI2_SX_CS_Pin);
 800a6c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800a6c6:	480f      	ldr	r0, [pc, #60]	; (800a704 <MRT_radio_Init+0x6c>)
 800a6c8:	f000 fa10 	bl	800aaec <set_NSS_pin>
	set_BUSY_pin(SX_BUSY_GPIO_Port, SX_BUSY_Pin);
 800a6cc:	2108      	movs	r1, #8
 800a6ce:	480e      	ldr	r0, [pc, #56]	; (800a708 <MRT_radio_Init+0x70>)
 800a6d0:	f000 fa22 	bl	800ab18 <set_BUSY_pin>
	set_NRESET_pin(SX_RST_GPIO_Port, SX_RST_Pin);
 800a6d4:	2104      	movs	r1, #4
 800a6d6:	480c      	ldr	r0, [pc, #48]	; (800a708 <MRT_radio_Init+0x70>)
 800a6d8:	f000 fa34 	bl	800ab44 <set_NRESET_pin>
	set_DIO1_pin(SX_DIO_GPIO_Port, SX_DIO_Pin);
 800a6dc:	2110      	movs	r1, #16
 800a6de:	480a      	ldr	r0, [pc, #40]	; (800a708 <MRT_radio_Init+0x70>)
 800a6e0:	f000 fa46 	bl	800ab70 <set_DIO1_pin>
	Tx_setup();
 800a6e4:	f000 fa72 	bl	800abcc <Tx_setup>
	println("OK");
 800a6e8:	4808      	ldr	r0, [pc, #32]	; (800a70c <MRT_radio_Init+0x74>)
 800a6ea:	f7f6 fcef 	bl	80010cc <println>
	#else
	println("\tNo radio currently in use");
	#endif
}
 800a6ee:	bf00      	nop
 800a6f0:	3704      	adds	r7, #4
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	bd90      	pop	{r4, r7, pc}
 800a6f6:	bf00      	nop
 800a6f8:	0801d8a0 	.word	0x0801d8a0
 800a6fc:	0801d8b0 	.word	0x0801d8b0
 800a700:	20005cc4 	.word	0x20005cc4
 800a704:	40020400 	.word	0x40020400
 800a708:	40021800 	.word	0x40021800
 800a70c:	0801d8c0 	.word	0x0801d8c0

0800a710 <MRT_TELEMETRY_Init>:


void MRT_TELEMETRY_Init(void){
 800a710:	b5b0      	push	{r4, r5, r7, lr}
 800a712:	b086      	sub	sp, #24
 800a714:	af00      	add	r7, sp, #0

	MRT_radio_Init();
 800a716:	f7ff ffbf 	bl	800a698 <MRT_radio_Init>

	HAL_IWDG_Refresh(&hiwdg);

	#if IRIDIUM_
		HAL_GPIO_WritePin(Iridium_RST_GPIO_Port, Iridium_RST_Pin, SET);
 800a71a:	2201      	movs	r2, #1
 800a71c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a720:	4809      	ldr	r0, [pc, #36]	; (800a748 <MRT_TELEMETRY_Init+0x38>)
 800a722:	f002 f84d 	bl	800c7c0 <HAL_GPIO_WritePin>
		#if IRIDIUM_INTERNAL_PRINT
		hiridium = MRT_Iridium_Init(IRIDIUM_TIMEOUT, IRIDIUM_I2C, print);
 800a726:	4c09      	ldr	r4, [pc, #36]	; (800a74c <MRT_TELEMETRY_Init+0x3c>)
 800a728:	4638      	mov	r0, r7
 800a72a:	4b09      	ldr	r3, [pc, #36]	; (800a750 <MRT_TELEMETRY_Init+0x40>)
 800a72c:	2202      	movs	r2, #2
 800a72e:	2101      	movs	r1, #1
 800a730:	f7ff f8cc 	bl	80098cc <MRT_Iridium_Init>
 800a734:	4625      	mov	r5, r4
 800a736:	463c      	mov	r4, r7
 800a738:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a73a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a73c:	6823      	ldr	r3, [r4, #0]
 800a73e:	602b      	str	r3, [r5, #0]
		#else
		hiridium = MRT_Iridium_Init(IRIDIUM_TIMEOUT, IRIDIUM_I2C, no_print); //Doesn't print the internal commands
		#endif
	#endif
}
 800a740:	bf00      	nop
 800a742:	3718      	adds	r7, #24
 800a744:	46bd      	mov	sp, r7
 800a746:	bdb0      	pop	{r4, r5, r7, pc}
 800a748:	40021000 	.word	0x40021000
 800a74c:	20000464 	.word	0x20000464
 800a750:	08001109 	.word	0x08001109

0800a754 <radio_parse_command>:
//extern volatile uint8_t state_arm_rcov; TODO NOT USED YET
//extern volatile uint8_t state_arm_prop; TODO NOT USED YET

//extern volatile char rx_buf[10]; // dma buffer NOT IN USE YET

radio_command radio_parse_command(char* rx_buf) {
 800a754:	b580      	push	{r7, lr}
 800a756:	b082      	sub	sp, #8
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]

	if (strcmp(rx_buf, "lr") == 0) { // launch command
 800a75c:	492a      	ldr	r1, [pc, #168]	; (800a808 <radio_parse_command+0xb4>)
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	f7f5 fd46 	bl	80001f0 <strcmp>
 800a764:	4603      	mov	r3, r0
 800a766:	2b00      	cmp	r3, #0
 800a768:	d101      	bne.n	800a76e <radio_parse_command+0x1a>
		return LAUNCH;
 800a76a:	2301      	movs	r3, #1
 800a76c:	e048      	b.n	800a800 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "ap") == 0) { // arm propulsion
 800a76e:	4927      	ldr	r1, [pc, #156]	; (800a80c <radio_parse_command+0xb8>)
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f7f5 fd3d 	bl	80001f0 <strcmp>
 800a776:	4603      	mov	r3, r0
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d101      	bne.n	800a780 <radio_parse_command+0x2c>
		return ARM_PROP;
 800a77c:	2302      	movs	r3, #2
 800a77e:	e03f      	b.n	800a800 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "ar") == 0) { // arm recovery
 800a780:	4923      	ldr	r1, [pc, #140]	; (800a810 <radio_parse_command+0xbc>)
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	f7f5 fd34 	bl	80001f0 <strcmp>
 800a788:	4603      	mov	r3, r0
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d101      	bne.n	800a792 <radio_parse_command+0x3e>
		return ARM_RCOV;
 800a78e:	2303      	movs	r3, #3
 800a790:	e036      	b.n	800a800 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "dp") == 0) { // disarm propulsion
 800a792:	4920      	ldr	r1, [pc, #128]	; (800a814 <radio_parse_command+0xc0>)
 800a794:	6878      	ldr	r0, [r7, #4]
 800a796:	f7f5 fd2b 	bl	80001f0 <strcmp>
 800a79a:	4603      	mov	r3, r0
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d101      	bne.n	800a7a4 <radio_parse_command+0x50>
		return DISARM_PROP;
 800a7a0:	2304      	movs	r3, #4
 800a7a2:	e02d      	b.n	800a800 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "dr") == 0) { // disarm recovery
 800a7a4:	491c      	ldr	r1, [pc, #112]	; (800a818 <radio_parse_command+0xc4>)
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	f7f5 fd22 	bl	80001f0 <strcmp>
 800a7ac:	4603      	mov	r3, r0
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d101      	bne.n	800a7b6 <radio_parse_command+0x62>
		return DISARM_RCOV;
 800a7b2:	2305      	movs	r3, #5
 800a7b4:	e024      	b.n	800a800 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "v1") == 0) { // vr power on
 800a7b6:	4919      	ldr	r1, [pc, #100]	; (800a81c <radio_parse_command+0xc8>)
 800a7b8:	6878      	ldr	r0, [r7, #4]
 800a7ba:	f7f5 fd19 	bl	80001f0 <strcmp>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d101      	bne.n	800a7c8 <radio_parse_command+0x74>
		return VR_POWER_ON;
 800a7c4:	2306      	movs	r3, #6
 800a7c6:	e01b      	b.n	800a800 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "v2") == 0) { // vr start
 800a7c8:	4915      	ldr	r1, [pc, #84]	; (800a820 <radio_parse_command+0xcc>)
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	f7f5 fd10 	bl	80001f0 <strcmp>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d101      	bne.n	800a7da <radio_parse_command+0x86>
		return VR_REC_START;
 800a7d6:	2307      	movs	r3, #7
 800a7d8:	e012      	b.n	800a800 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "v3") == 0) { // vr stop
 800a7da:	4912      	ldr	r1, [pc, #72]	; (800a824 <radio_parse_command+0xd0>)
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f7f5 fd07 	bl	80001f0 <strcmp>
 800a7e2:	4603      	mov	r3, r0
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d101      	bne.n	800a7ec <radio_parse_command+0x98>
		return VR_REC_STOP;
 800a7e8:	2308      	movs	r3, #8
 800a7ea:	e009      	b.n	800a800 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "v4") == 0) { // vr power off
 800a7ec:	490e      	ldr	r1, [pc, #56]	; (800a828 <radio_parse_command+0xd4>)
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f7f5 fcfe 	bl	80001f0 <strcmp>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d101      	bne.n	800a7fe <radio_parse_command+0xaa>
		return VR_POWER_OFF;
 800a7fa:	2309      	movs	r3, #9
 800a7fc:	e000      	b.n	800a800 <radio_parse_command+0xac>
	}

	// all other commands are invalid, ignore.
	else{
		return -1;
 800a7fe:	23ff      	movs	r3, #255	; 0xff
	}
}
 800a800:	4618      	mov	r0, r3
 800a802:	3708      	adds	r7, #8
 800a804:	46bd      	mov	sp, r7
 800a806:	bd80      	pop	{r7, pc}
 800a808:	0801d8c4 	.word	0x0801d8c4
 800a80c:	0801d8c8 	.word	0x0801d8c8
 800a810:	0801d8cc 	.word	0x0801d8cc
 800a814:	0801d8d0 	.word	0x0801d8d0
 800a818:	0801d8d4 	.word	0x0801d8d4
 800a81c:	0801d8d8 	.word	0x0801d8d8
 800a820:	0801d8dc 	.word	0x0801d8dc
 800a824:	0801d8e0 	.word	0x0801d8e0
 800a828:	0801d8e4 	.word	0x0801d8e4

0800a82c <execute_parsed_command>:

void execute_parsed_command(radio_command cmd) {
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b082      	sub	sp, #8
 800a830:	af00      	add	r7, sp, #0
 800a832:	4603      	mov	r3, r0
 800a834:	71fb      	strb	r3, [r7, #7]
	// TODO: decide whether we want to send an ack back to ground station, maybe as special event message
	switch (cmd) {
 800a836:	79fb      	ldrb	r3, [r7, #7]
 800a838:	3b01      	subs	r3, #1
 800a83a:	2b08      	cmp	r3, #8
 800a83c:	d84a      	bhi.n	800a8d4 <execute_parsed_command+0xa8>
 800a83e:	a201      	add	r2, pc, #4	; (adr r2, 800a844 <execute_parsed_command+0x18>)
 800a840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a844:	0800a869 	.word	0x0800a869
 800a848:	0800a875 	.word	0x0800a875
 800a84c:	0800a881 	.word	0x0800a881
 800a850:	0800a88d 	.word	0x0800a88d
 800a854:	0800a899 	.word	0x0800a899
 800a858:	0800a8a5 	.word	0x0800a8a5
 800a85c:	0800a8b1 	.word	0x0800a8b1
 800a860:	0800a8bd 	.word	0x0800a8bd
 800a864:	0800a8c9 	.word	0x0800a8c9
	case LAUNCH:
		rocket_launch();
 800a868:	f000 f84c 	bl	800a904 <rocket_launch>
		println((char*) "launch");
 800a86c:	481c      	ldr	r0, [pc, #112]	; (800a8e0 <execute_parsed_command+0xb4>)
 800a86e:	f7f6 fc2d 	bl	80010cc <println>
		break;
 800a872:	e030      	b.n	800a8d6 <execute_parsed_command+0xaa>

	case ARM_PROP:
		arming_propulsion();
 800a874:	f000 f860 	bl	800a938 <arming_propulsion>
		println((char*) "arm pr");
 800a878:	481a      	ldr	r0, [pc, #104]	; (800a8e4 <execute_parsed_command+0xb8>)
 800a87a:	f7f6 fc27 	bl	80010cc <println>
		break;
 800a87e:	e02a      	b.n	800a8d6 <execute_parsed_command+0xaa>

	case ARM_RCOV:
		arming_recovery();
 800a880:	f000 f866 	bl	800a950 <arming_recovery>
		println((char*) "arm rc");
 800a884:	4818      	ldr	r0, [pc, #96]	; (800a8e8 <execute_parsed_command+0xbc>)
 800a886:	f7f6 fc21 	bl	80010cc <println>
		break;
 800a88a:	e024      	b.n	800a8d6 <execute_parsed_command+0xaa>

	case DISARM_PROP:
		disarm_propulsion();
 800a88c:	f000 f86c 	bl	800a968 <disarm_propulsion>
		println((char*) "disarm pr");
 800a890:	4816      	ldr	r0, [pc, #88]	; (800a8ec <execute_parsed_command+0xc0>)
 800a892:	f7f6 fc1b 	bl	80010cc <println>
		break;
 800a896:	e01e      	b.n	800a8d6 <execute_parsed_command+0xaa>

	case DISARM_RCOV:
		disarm_recovery();
 800a898:	f000 f880 	bl	800a99c <disarm_recovery>
		println((char*) "disarm rc");
 800a89c:	4814      	ldr	r0, [pc, #80]	; (800a8f0 <execute_parsed_command+0xc4>)
 800a89e:	f7f6 fc15 	bl	80010cc <println>
		break;
 800a8a2:	e018      	b.n	800a8d6 <execute_parsed_command+0xaa>

	case VR_POWER_ON:
		VR_Power_On();
 800a8a4:	f7fa fa06 	bl	8004cb4 <VR_Power_On>
		println((char*) "vr on");
 800a8a8:	4812      	ldr	r0, [pc, #72]	; (800a8f4 <execute_parsed_command+0xc8>)
 800a8aa:	f7f6 fc0f 	bl	80010cc <println>
		break;
 800a8ae:	e012      	b.n	800a8d6 <execute_parsed_command+0xaa>

	case VR_REC_START:
		VR_Start_Rec();
 800a8b0:	f7fa fa1c 	bl	8004cec <VR_Start_Rec>
		println((char*) "vr start");
 800a8b4:	4810      	ldr	r0, [pc, #64]	; (800a8f8 <execute_parsed_command+0xcc>)
 800a8b6:	f7f6 fc09 	bl	80010cc <println>
		break;
 800a8ba:	e00c      	b.n	800a8d6 <execute_parsed_command+0xaa>

	case VR_REC_STOP:
		VR_Stop_Rec();
 800a8bc:	f7fa fa22 	bl	8004d04 <VR_Stop_Rec>
		println((char*) "vr stop");
 800a8c0:	480e      	ldr	r0, [pc, #56]	; (800a8fc <execute_parsed_command+0xd0>)
 800a8c2:	f7f6 fc03 	bl	80010cc <println>
		break;
 800a8c6:	e006      	b.n	800a8d6 <execute_parsed_command+0xaa>

	case VR_POWER_OFF:
		VR_Power_Off();
 800a8c8:	f7fa fa04 	bl	8004cd4 <VR_Power_Off>
		println((char*) "vr off");
 800a8cc:	480c      	ldr	r0, [pc, #48]	; (800a900 <execute_parsed_command+0xd4>)
 800a8ce:	f7f6 fbfd 	bl	80010cc <println>
		break;
 800a8d2:	e000      	b.n	800a8d6 <execute_parsed_command+0xaa>

	default:
		break;
 800a8d4:	bf00      	nop
	}
}
 800a8d6:	bf00      	nop
 800a8d8:	3708      	adds	r7, #8
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	bd80      	pop	{r7, pc}
 800a8de:	bf00      	nop
 800a8e0:	0801d8e8 	.word	0x0801d8e8
 800a8e4:	0801d8f0 	.word	0x0801d8f0
 800a8e8:	0801d8f8 	.word	0x0801d8f8
 800a8ec:	0801d900 	.word	0x0801d900
 800a8f0:	0801d90c 	.word	0x0801d90c
 800a8f4:	0801d918 	.word	0x0801d918
 800a8f8:	0801d920 	.word	0x0801d920
 800a8fc:	0801d92c 	.word	0x0801d92c
 800a900:	0801d934 	.word	0x0801d934

0800a904 <rocket_launch>:

void rocket_launch(void) {
 800a904:	b580      	push	{r7, lr}
 800a906:	af00      	add	r7, sp, #0
	// just to be safe, set arming pin high to ensure pyro channels are armed
	HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, SET);
 800a908:	2201      	movs	r2, #1
 800a90a:	2102      	movs	r1, #2
 800a90c:	4808      	ldr	r0, [pc, #32]	; (800a930 <rocket_launch+0x2c>)
 800a90e:	f001 ff57 	bl	800c7c0 <HAL_GPIO_WritePin>

	// open valve by firing the prop pyro ejection channels
	HAL_GPIO_WritePin(OUT_PyroValve_Gate_1_GPIO_Port, OUT_PyroValve_Gate_1_Pin, SET);
 800a912:	2201      	movs	r2, #1
 800a914:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a918:	4806      	ldr	r0, [pc, #24]	; (800a934 <rocket_launch+0x30>)
 800a91a:	f001 ff51 	bl	800c7c0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_PyroValve_Gate_2_GPIO_Port, OUT_PyroValve_Gate_2_Pin, SET);
 800a91e:	2201      	movs	r2, #1
 800a920:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800a924:	4803      	ldr	r0, [pc, #12]	; (800a934 <rocket_launch+0x30>)
 800a926:	f001 ff4b 	bl	800c7c0 <HAL_GPIO_WritePin>
}
 800a92a:	bf00      	nop
 800a92c:	bd80      	pop	{r7, pc}
 800a92e:	bf00      	nop
 800a930:	40021800 	.word	0x40021800
 800a934:	40021400 	.word	0x40021400

0800a938 <arming_propulsion>:

void arming_propulsion(void) {
 800a938:	b580      	push	{r7, lr}
 800a93a:	af00      	add	r7, sp, #0
	// arm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, SET);
 800a93c:	2201      	movs	r2, #1
 800a93e:	2102      	movs	r1, #2
 800a940:	4802      	ldr	r0, [pc, #8]	; (800a94c <arming_propulsion+0x14>)
 800a942:	f001 ff3d 	bl	800c7c0 <HAL_GPIO_WritePin>
	//state_arm_prop = 1;
	//set_backup_state(FC_STATE_ARM_PROP, //state_arm_prop);
}
 800a946:	bf00      	nop
 800a948:	bd80      	pop	{r7, pc}
 800a94a:	bf00      	nop
 800a94c:	40021800 	.word	0x40021800

0800a950 <arming_recovery>:

void arming_recovery(void) {
 800a950:	b580      	push	{r7, lr}
 800a952:	af00      	add	r7, sp, #0
	// arm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET);
 800a954:	2201      	movs	r2, #1
 800a956:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800a95a:	4802      	ldr	r0, [pc, #8]	; (800a964 <arming_recovery+0x14>)
 800a95c:	f001 ff30 	bl	800c7c0 <HAL_GPIO_WritePin>
	//state_arm_rcov = 1;
	//set_backup_state(FC_STATE_ARM_RCOV, //state_arm_rcov);
}
 800a960:	bf00      	nop
 800a962:	bd80      	pop	{r7, pc}
 800a964:	40021800 	.word	0x40021800

0800a968 <disarm_propulsion>:

void disarm_propulsion(void) {
 800a968:	b580      	push	{r7, lr}
 800a96a:	af00      	add	r7, sp, #0
	// disarm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, RESET);
 800a96c:	2200      	movs	r2, #0
 800a96e:	2102      	movs	r1, #2
 800a970:	4808      	ldr	r0, [pc, #32]	; (800a994 <disarm_propulsion+0x2c>)
 800a972:	f001 ff25 	bl	800c7c0 <HAL_GPIO_WritePin>

	// also reset the gates in case they were high
	HAL_GPIO_WritePin(OUT_PyroValve_Gate_1_GPIO_Port, OUT_PyroValve_Gate_1_Pin, RESET);
 800a976:	2200      	movs	r2, #0
 800a978:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a97c:	4806      	ldr	r0, [pc, #24]	; (800a998 <disarm_propulsion+0x30>)
 800a97e:	f001 ff1f 	bl	800c7c0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_PyroValve_Gate_2_GPIO_Port, OUT_PyroValve_Gate_2_Pin, RESET);
 800a982:	2200      	movs	r2, #0
 800a984:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800a988:	4803      	ldr	r0, [pc, #12]	; (800a998 <disarm_propulsion+0x30>)
 800a98a:	f001 ff19 	bl	800c7c0 <HAL_GPIO_WritePin>

	//state_arm_prop = 0;
	//set_backup_state(FC_STATE_ARM_PROP, //state_arm_prop);
}
 800a98e:	bf00      	nop
 800a990:	bd80      	pop	{r7, pc}
 800a992:	bf00      	nop
 800a994:	40021800 	.word	0x40021800
 800a998:	40021400 	.word	0x40021400

0800a99c <disarm_recovery>:

void disarm_recovery(void) {
 800a99c:	b580      	push	{r7, lr}
 800a99e:	af00      	add	r7, sp, #0
	// disarm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, RESET);
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800a9a6:	4808      	ldr	r0, [pc, #32]	; (800a9c8 <disarm_recovery+0x2c>)
 800a9a8:	f001 ff0a 	bl	800c7c0 <HAL_GPIO_WritePin>

	// also reset the gates in case they were high
	HAL_GPIO_WritePin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin, RESET);
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800a9b2:	4805      	ldr	r0, [pc, #20]	; (800a9c8 <disarm_recovery+0x2c>)
 800a9b4:	f001 ff04 	bl	800c7c0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin, RESET);
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a9be:	4802      	ldr	r0, [pc, #8]	; (800a9c8 <disarm_recovery+0x2c>)
 800a9c0:	f001 fefe 	bl	800c7c0 <HAL_GPIO_WritePin>

	//state_arm_rcov = 0;
	//set_backup_state(FC_STATE_ARM_RCOV, //state_arm_rcov);
}
 800a9c4:	bf00      	nop
 800a9c6:	bd80      	pop	{r7, pc}
 800a9c8:	40021800 	.word	0x40021800

0800a9cc <sx126x_hal_write>:
 * @returns Operation status
 */


sx126x_hal_status_t sx126x_hal_write( const void* hspi, const uint8_t* command, const uint16_t command_length,
                                      const uint8_t* data, const uint16_t data_length ){
 800a9cc:	b580      	push	{r7, lr}
 800a9ce:	b086      	sub	sp, #24
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	60f8      	str	r0, [r7, #12]
 800a9d4:	60b9      	str	r1, [r7, #8]
 800a9d6:	603b      	str	r3, [r7, #0]
 800a9d8:	4613      	mov	r3, r2
 800a9da:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef status;
    while(HAL_GPIO_ReadPin(BUSY_GPIO,BUSY) == GPIO_PIN_SET);
 800a9dc:	bf00      	nop
 800a9de:	4b18      	ldr	r3, [pc, #96]	; (800aa40 <sx126x_hal_write+0x74>)
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	4a18      	ldr	r2, [pc, #96]	; (800aa44 <sx126x_hal_write+0x78>)
 800a9e4:	8812      	ldrh	r2, [r2, #0]
 800a9e6:	4611      	mov	r1, r2
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	f001 fed1 	bl	800c790 <HAL_GPIO_ReadPin>
 800a9ee:	4603      	mov	r3, r0
 800a9f0:	2b01      	cmp	r3, #1
 800a9f2:	d0f4      	beq.n	800a9de <sx126x_hal_write+0x12>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 800a9f4:	4b14      	ldr	r3, [pc, #80]	; (800aa48 <sx126x_hal_write+0x7c>)
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	4a14      	ldr	r2, [pc, #80]	; (800aa4c <sx126x_hal_write+0x80>)
 800a9fa:	8811      	ldrh	r1, [r2, #0]
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	4618      	mov	r0, r3
 800aa00:	f001 fede 	bl	800c7c0 <HAL_GPIO_WritePin>
    status = HAL_SPI_Transmit(hspi, command, command_length, 100);
 800aa04:	88fa      	ldrh	r2, [r7, #6]
 800aa06:	2364      	movs	r3, #100	; 0x64
 800aa08:	68b9      	ldr	r1, [r7, #8]
 800aa0a:	68f8      	ldr	r0, [r7, #12]
 800aa0c:	f004 fd01 	bl	800f412 <HAL_SPI_Transmit>
 800aa10:	4603      	mov	r3, r0
 800aa12:	75fb      	strb	r3, [r7, #23]
    status = HAL_SPI_Transmit(hspi, data, data_length, 100);
 800aa14:	8c3a      	ldrh	r2, [r7, #32]
 800aa16:	2364      	movs	r3, #100	; 0x64
 800aa18:	6839      	ldr	r1, [r7, #0]
 800aa1a:	68f8      	ldr	r0, [r7, #12]
 800aa1c:	f004 fcf9 	bl	800f412 <HAL_SPI_Transmit>
 800aa20:	4603      	mov	r3, r0
 800aa22:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
 800aa24:	4b08      	ldr	r3, [pc, #32]	; (800aa48 <sx126x_hal_write+0x7c>)
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	4a08      	ldr	r2, [pc, #32]	; (800aa4c <sx126x_hal_write+0x80>)
 800aa2a:	8811      	ldrh	r1, [r2, #0]
 800aa2c:	2201      	movs	r2, #1
 800aa2e:	4618      	mov	r0, r3
 800aa30:	f001 fec6 	bl	800c7c0 <HAL_GPIO_WritePin>
    return status;
 800aa34:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa36:	4618      	mov	r0, r3
 800aa38:	3718      	adds	r7, #24
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bd80      	pop	{r7, pc}
 800aa3e:	bf00      	nop
 800aa40:	200006b4 	.word	0x200006b4
 800aa44:	200006b0 	.word	0x200006b0
 800aa48:	200006a4 	.word	0x200006a4
 800aa4c:	200006a0 	.word	0x200006a0

0800aa50 <sx126x_hal_read>:
 * @param [in] data_length      Buffer size to be received
 *
 * @returns Operation status
 */
sx126x_hal_status_t sx126x_hal_read( const void* hspi, const uint8_t* command, const uint16_t command_length,
                                     uint8_t* data, const uint8_t offset ){
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b088      	sub	sp, #32
 800aa54:	af02      	add	r7, sp, #8
 800aa56:	60f8      	str	r0, [r7, #12]
 800aa58:	60b9      	str	r1, [r7, #8]
 800aa5a:	603b      	str	r3, [r7, #0]
 800aa5c:	4613      	mov	r3, r2
 800aa5e:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef status;
    while(HAL_GPIO_ReadPin(BUSY_GPIO, BUSY) == GPIO_PIN_SET);
 800aa60:	bf00      	nop
 800aa62:	4b1e      	ldr	r3, [pc, #120]	; (800aadc <sx126x_hal_read+0x8c>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	4a1e      	ldr	r2, [pc, #120]	; (800aae0 <sx126x_hal_read+0x90>)
 800aa68:	8812      	ldrh	r2, [r2, #0]
 800aa6a:	4611      	mov	r1, r2
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	f001 fe8f 	bl	800c790 <HAL_GPIO_ReadPin>
 800aa72:	4603      	mov	r3, r0
 800aa74:	2b01      	cmp	r3, #1
 800aa76:	d0f4      	beq.n	800aa62 <sx126x_hal_read+0x12>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 800aa78:	4b1a      	ldr	r3, [pc, #104]	; (800aae4 <sx126x_hal_read+0x94>)
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	4a1a      	ldr	r2, [pc, #104]	; (800aae8 <sx126x_hal_read+0x98>)
 800aa7e:	8811      	ldrh	r1, [r2, #0]
 800aa80:	2200      	movs	r2, #0
 800aa82:	4618      	mov	r0, r3
 800aa84:	f001 fe9c 	bl	800c7c0 <HAL_GPIO_WritePin>
    status = HAL_SPI_Transmit(hspi, command, offset, 100);
 800aa88:	f897 3020 	ldrb.w	r3, [r7, #32]
 800aa8c:	b29a      	uxth	r2, r3
 800aa8e:	2364      	movs	r3, #100	; 0x64
 800aa90:	68b9      	ldr	r1, [r7, #8]
 800aa92:	68f8      	ldr	r0, [r7, #12]
 800aa94:	f004 fcbd 	bl	800f412 <HAL_SPI_Transmit>
 800aa98:	4603      	mov	r3, r0
 800aa9a:	75fb      	strb	r3, [r7, #23]
    status = HAL_SPI_TransmitReceive(hspi, command+offset, data, command_length-offset, 100);
 800aa9c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800aaa0:	68ba      	ldr	r2, [r7, #8]
 800aaa2:	18d1      	adds	r1, r2, r3
 800aaa4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800aaa8:	b29b      	uxth	r3, r3
 800aaaa:	88fa      	ldrh	r2, [r7, #6]
 800aaac:	1ad3      	subs	r3, r2, r3
 800aaae:	b29b      	uxth	r3, r3
 800aab0:	2264      	movs	r2, #100	; 0x64
 800aab2:	9200      	str	r2, [sp, #0]
 800aab4:	683a      	ldr	r2, [r7, #0]
 800aab6:	68f8      	ldr	r0, [r7, #12]
 800aab8:	f004 fef8 	bl	800f8ac <HAL_SPI_TransmitReceive>
 800aabc:	4603      	mov	r3, r0
 800aabe:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
 800aac0:	4b08      	ldr	r3, [pc, #32]	; (800aae4 <sx126x_hal_read+0x94>)
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	4a08      	ldr	r2, [pc, #32]	; (800aae8 <sx126x_hal_read+0x98>)
 800aac6:	8811      	ldrh	r1, [r2, #0]
 800aac8:	2201      	movs	r2, #1
 800aaca:	4618      	mov	r0, r3
 800aacc:	f001 fe78 	bl	800c7c0 <HAL_GPIO_WritePin>
    return status;
 800aad0:	7dfb      	ldrb	r3, [r7, #23]
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3718      	adds	r7, #24
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd80      	pop	{r7, pc}
 800aada:	bf00      	nop
 800aadc:	200006b4 	.word	0x200006b4
 800aae0:	200006b0 	.word	0x200006b0
 800aae4:	200006a4 	.word	0x200006a4
 800aae8:	200006a0 	.word	0x200006a0

0800aaec <set_NSS_pin>:
    status = HAL_SPI_TransmitReceive(&hspi, (uint8_t*)params, (uint8_t*)response, numOfParams, 100);
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
    return status;
}

void set_NSS_pin(GPIO_TypeDef* _NSS_GPIO, uint16_t _NSS){
 800aaec:	b480      	push	{r7}
 800aaee:	b083      	sub	sp, #12
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
 800aaf4:	460b      	mov	r3, r1
 800aaf6:	807b      	strh	r3, [r7, #2]
    NSS = _NSS;
 800aaf8:	4a05      	ldr	r2, [pc, #20]	; (800ab10 <set_NSS_pin+0x24>)
 800aafa:	887b      	ldrh	r3, [r7, #2]
 800aafc:	8013      	strh	r3, [r2, #0]
    NSS_GPIO = _NSS_GPIO;
 800aafe:	4a05      	ldr	r2, [pc, #20]	; (800ab14 <set_NSS_pin+0x28>)
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	6013      	str	r3, [r2, #0]
}
 800ab04:	bf00      	nop
 800ab06:	370c      	adds	r7, #12
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0e:	4770      	bx	lr
 800ab10:	200006a0 	.word	0x200006a0
 800ab14:	200006a4 	.word	0x200006a4

0800ab18 <set_BUSY_pin>:

void set_BUSY_pin(GPIO_TypeDef* _BUSY_GPIO, uint16_t _BUSY){
 800ab18:	b480      	push	{r7}
 800ab1a:	b083      	sub	sp, #12
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
 800ab20:	460b      	mov	r3, r1
 800ab22:	807b      	strh	r3, [r7, #2]
    BUSY = _BUSY;
 800ab24:	4a05      	ldr	r2, [pc, #20]	; (800ab3c <set_BUSY_pin+0x24>)
 800ab26:	887b      	ldrh	r3, [r7, #2]
 800ab28:	8013      	strh	r3, [r2, #0]
    BUSY_GPIO = _BUSY_GPIO;
 800ab2a:	4a05      	ldr	r2, [pc, #20]	; (800ab40 <set_BUSY_pin+0x28>)
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	6013      	str	r3, [r2, #0]
}
 800ab30:	bf00      	nop
 800ab32:	370c      	adds	r7, #12
 800ab34:	46bd      	mov	sp, r7
 800ab36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3a:	4770      	bx	lr
 800ab3c:	200006b0 	.word	0x200006b0
 800ab40:	200006b4 	.word	0x200006b4

0800ab44 <set_NRESET_pin>:

void set_NRESET_pin(GPIO_TypeDef* _NRESET_GPIO, uint16_t _NRESET){
 800ab44:	b480      	push	{r7}
 800ab46:	b083      	sub	sp, #12
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
 800ab4c:	460b      	mov	r3, r1
 800ab4e:	807b      	strh	r3, [r7, #2]
    NRESET = _NRESET;
 800ab50:	4a05      	ldr	r2, [pc, #20]	; (800ab68 <set_NRESET_pin+0x24>)
 800ab52:	887b      	ldrh	r3, [r7, #2]
 800ab54:	8013      	strh	r3, [r2, #0]
    NRESET_GPIO = _NRESET_GPIO;
 800ab56:	4a05      	ldr	r2, [pc, #20]	; (800ab6c <set_NRESET_pin+0x28>)
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	6013      	str	r3, [r2, #0]
}
 800ab5c:	bf00      	nop
 800ab5e:	370c      	adds	r7, #12
 800ab60:	46bd      	mov	sp, r7
 800ab62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab66:	4770      	bx	lr
 800ab68:	200006a8 	.word	0x200006a8
 800ab6c:	200006ac 	.word	0x200006ac

0800ab70 <set_DIO1_pin>:

void set_DIO1_pin(GPIO_TypeDef* _DIO1_GPIO, uint16_t _DIO1){
 800ab70:	b480      	push	{r7}
 800ab72:	b083      	sub	sp, #12
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
 800ab78:	460b      	mov	r3, r1
 800ab7a:	807b      	strh	r3, [r7, #2]
    DIO1 = _DIO1;
 800ab7c:	4a05      	ldr	r2, [pc, #20]	; (800ab94 <set_DIO1_pin+0x24>)
 800ab7e:	887b      	ldrh	r3, [r7, #2]
 800ab80:	8013      	strh	r3, [r2, #0]
    DIO1_GPIO = _DIO1_GPIO;
 800ab82:	4a05      	ldr	r2, [pc, #20]	; (800ab98 <set_DIO1_pin+0x28>)
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6013      	str	r3, [r2, #0]
}
 800ab88:	bf00      	nop
 800ab8a:	370c      	adds	r7, #12
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab92:	4770      	bx	lr
 800ab94:	200006b8 	.word	0x200006b8
 800ab98:	200006bc 	.word	0x200006bc

0800ab9c <set_hspi>:
void set_DIO3_pin(GPIO_TypeDef* _DIO3_GPIO, uint16_t _DIO3){
    DIO3 = _DIO3;
    DIO3_GPIO = _DIO3_GPIO;
}

void set_hspi(SPI_HandleTypeDef _hspi){
 800ab9c:	b084      	sub	sp, #16
 800ab9e:	b580      	push	{r7, lr}
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	f107 0c08 	add.w	ip, r7, #8
 800aba6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    hspi = _hspi;
 800abaa:	4b07      	ldr	r3, [pc, #28]	; (800abc8 <set_hspi+0x2c>)
 800abac:	4618      	mov	r0, r3
 800abae:	f107 0308 	add.w	r3, r7, #8
 800abb2:	2258      	movs	r2, #88	; 0x58
 800abb4:	4619      	mov	r1, r3
 800abb6:	f00b f88f 	bl	8015cd8 <memcpy>
}
 800abba:	bf00      	nop
 800abbc:	46bd      	mov	sp, r7
 800abbe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800abc2:	b004      	add	sp, #16
 800abc4:	4770      	bx	lr
 800abc6:	bf00      	nop
 800abc8:	200006c0 	.word	0x200006c0

0800abcc <Tx_setup>:

void Tx_setup(){
 800abcc:	b580      	push	{r7, lr}
 800abce:	b086      	sub	sp, #24
 800abd0:	af02      	add	r7, sp, #8
    //NEED TO ADD COMMAND ERROR HANDLING
    HAL_GPIO_WritePin(NRESET_GPIO, NRESET, GPIO_PIN_SET);
 800abd2:	4b66      	ldr	r3, [pc, #408]	; (800ad6c <Tx_setup+0x1a0>)
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	4a66      	ldr	r2, [pc, #408]	; (800ad70 <Tx_setup+0x1a4>)
 800abd8:	8811      	ldrh	r1, [r2, #0]
 800abda:	2201      	movs	r2, #1
 800abdc:	4618      	mov	r0, r3
 800abde:	f001 fdef 	bl	800c7c0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 800abe2:	4b64      	ldr	r3, [pc, #400]	; (800ad74 <Tx_setup+0x1a8>)
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	4a64      	ldr	r2, [pc, #400]	; (800ad78 <Tx_setup+0x1ac>)
 800abe8:	8811      	ldrh	r1, [r2, #0]
 800abea:	2200      	movs	r2, #0
 800abec:	4618      	mov	r0, r3
 800abee:	f001 fde7 	bl	800c7c0 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800abf2:	2032      	movs	r0, #50	; 0x32
 800abf4:	f000 fed8 	bl	800b9a8 <HAL_Delay>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);             //make sure chip select is off
 800abf8:	4b5e      	ldr	r3, [pc, #376]	; (800ad74 <Tx_setup+0x1a8>)
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	4a5e      	ldr	r2, [pc, #376]	; (800ad78 <Tx_setup+0x1ac>)
 800abfe:	8811      	ldrh	r1, [r2, #0]
 800ac00:	2201      	movs	r2, #1
 800ac02:	4618      	mov	r0, r3
 800ac04:	f001 fddc 	bl	800c7c0 <HAL_GPIO_WritePin>

    //set to standby for setup
    sx126x_set_standby(&hspi, 0);
 800ac08:	2100      	movs	r1, #0
 800ac0a:	485c      	ldr	r0, [pc, #368]	; (800ad7c <Tx_setup+0x1b0>)
 800ac0c:	f000 f996 	bl	800af3c <sx126x_set_standby>

    //set general parameters
    sx126x_set_rf_freq(&hspi, frequency);                       //set rf frequency
 800ac10:	4b5b      	ldr	r3, [pc, #364]	; (800ad80 <Tx_setup+0x1b4>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	4619      	mov	r1, r3
 800ac16:	4859      	ldr	r0, [pc, #356]	; (800ad7c <Tx_setup+0x1b0>)
 800ac18:	f000 fcf0 	bl	800b5fc <sx126x_set_rf_freq>
    sx126x_set_pkt_type(&hspi, packet_type);                    //set packet type
 800ac1c:	4b59      	ldr	r3, [pc, #356]	; (800ad84 <Tx_setup+0x1b8>)
 800ac1e:	781b      	ldrb	r3, [r3, #0]
 800ac20:	4619      	mov	r1, r3
 800ac22:	4856      	ldr	r0, [pc, #344]	; (800ad7c <Tx_setup+0x1b0>)
 800ac24:	f000 fd24 	bl	800b670 <sx126x_set_pkt_type>
    sx126x_set_rx_tx_fallback_mode(&hspi, fallback_mode);       //set rx tx fallback mode
 800ac28:	4b57      	ldr	r3, [pc, #348]	; (800ad88 <Tx_setup+0x1bc>)
 800ac2a:	781b      	ldrb	r3, [r3, #0]
 800ac2c:	4619      	mov	r1, r3
 800ac2e:	4853      	ldr	r0, [pc, #332]	; (800ad7c <Tx_setup+0x1b0>)
 800ac30:	f000 fac1 	bl	800b1b6 <sx126x_set_rx_tx_fallback_mode>
    sx126x_set_dio2_as_rf_sw_ctrl(&hspi, 1);                    //set dio2 as rf sw -> 1 is to activate it 0 would be to have it as regular irq
 800ac34:	2101      	movs	r1, #1
 800ac36:	4851      	ldr	r0, [pc, #324]	; (800ad7c <Tx_setup+0x1b0>)
 800ac38:	f000 fc9e 	bl	800b578 <sx126x_set_dio2_as_rf_sw_ctrl>
    sx126x_set_dio3_as_tcxo_ctrl(&hspi, tcxo_voltage_ctrl, 100);//set dio3 as tcxo ctrl, 100 is for the delay in ms
 800ac3c:	4b53      	ldr	r3, [pc, #332]	; (800ad8c <Tx_setup+0x1c0>)
 800ac3e:	781b      	ldrb	r3, [r3, #0]
 800ac40:	2264      	movs	r2, #100	; 0x64
 800ac42:	4619      	mov	r1, r3
 800ac44:	484d      	ldr	r0, [pc, #308]	; (800ad7c <Tx_setup+0x1b0>)
 800ac46:	f000 fcb1 	bl	800b5ac <sx126x_set_dio3_as_tcxo_ctrl>

    //calibrate functions
    sx126x_cal(&hspi, cal_mask);                                //calibrate radio, mask chooses what to calibrate
 800ac4a:	4b51      	ldr	r3, [pc, #324]	; (800ad90 <Tx_setup+0x1c4>)
 800ac4c:	781b      	ldrb	r3, [r3, #0]
 800ac4e:	4619      	mov	r1, r3
 800ac50:	484a      	ldr	r0, [pc, #296]	; (800ad7c <Tx_setup+0x1b0>)
 800ac52:	f000 fa4d 	bl	800b0f0 <sx126x_cal>
    HAL_Delay(50);
 800ac56:	2032      	movs	r0, #50	; 0x32
 800ac58:	f000 fea6 	bl	800b9a8 <HAL_Delay>
    sx126x_set_reg_mode(&hspi, regulator_mode);                 //ldo or dc-dc
 800ac5c:	4b4d      	ldr	r3, [pc, #308]	; (800ad94 <Tx_setup+0x1c8>)
 800ac5e:	781b      	ldrb	r3, [r3, #0]
 800ac60:	4619      	mov	r1, r3
 800ac62:	4846      	ldr	r0, [pc, #280]	; (800ad7c <Tx_setup+0x1b0>)
 800ac64:	f000 fa2a 	bl	800b0bc <sx126x_set_reg_mode>
    sx126x_cal_img_hex(&hspi, cal_low_freq, cal_hi_freq);       //image calibration frequencies
 800ac68:	4b4b      	ldr	r3, [pc, #300]	; (800ad98 <Tx_setup+0x1cc>)
 800ac6a:	781b      	ldrb	r3, [r3, #0]
 800ac6c:	4a4b      	ldr	r2, [pc, #300]	; (800ad9c <Tx_setup+0x1d0>)
 800ac6e:	7812      	ldrb	r2, [r2, #0]
 800ac70:	4619      	mov	r1, r3
 800ac72:	4842      	ldr	r0, [pc, #264]	; (800ad7c <Tx_setup+0x1b0>)
 800ac74:	f000 fa56 	bl	800b124 <sx126x_cal_img_hex>

    //set pa config
    struct sx126x_pa_cfg_params_s *params = malloc(sizeof(sx126x_pa_cfg_params_t));
 800ac78:	2004      	movs	r0, #4
 800ac7a:	f00b f81d 	bl	8015cb8 <malloc>
 800ac7e:	4603      	mov	r3, r0
 800ac80:	60fb      	str	r3, [r7, #12]
    params->pa_duty_cycle=pa_duty_cyc;
 800ac82:	4b47      	ldr	r3, [pc, #284]	; (800ada0 <Tx_setup+0x1d4>)
 800ac84:	781a      	ldrb	r2, [r3, #0]
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	701a      	strb	r2, [r3, #0]
    params->hp_max=pa_hp_max;
 800ac8a:	4b46      	ldr	r3, [pc, #280]	; (800ada4 <Tx_setup+0x1d8>)
 800ac8c:	781a      	ldrb	r2, [r3, #0]
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	705a      	strb	r2, [r3, #1]
    params->device_sel=pa_device_sel;
 800ac92:	4b45      	ldr	r3, [pc, #276]	; (800ada8 <Tx_setup+0x1dc>)
 800ac94:	781a      	ldrb	r2, [r3, #0]
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	709a      	strb	r2, [r3, #2]
    params->pa_lut=pa_lut;
 800ac9a:	4b44      	ldr	r3, [pc, #272]	; (800adac <Tx_setup+0x1e0>)
 800ac9c:	781a      	ldrb	r2, [r3, #0]
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	70da      	strb	r2, [r3, #3]
    sx126x_set_pa_cfg(&hspi, params);
 800aca2:	68f9      	ldr	r1, [r7, #12]
 800aca4:	4835      	ldr	r0, [pc, #212]	; (800ad7c <Tx_setup+0x1b0>)
 800aca6:	f000 fa61 	bl	800b16c <sx126x_set_pa_cfg>
    free(params);
 800acaa:	68f8      	ldr	r0, [r7, #12]
 800acac:	f00b f80c 	bl	8015cc8 <free>

    //set transmission parameters
    sx126x_set_tx_params(&hspi, tx_power, ramp_time);
 800acb0:	4b3f      	ldr	r3, [pc, #252]	; (800adb0 <Tx_setup+0x1e4>)
 800acb2:	781b      	ldrb	r3, [r3, #0]
 800acb4:	b25b      	sxtb	r3, r3
 800acb6:	4a3f      	ldr	r2, [pc, #252]	; (800adb4 <Tx_setup+0x1e8>)
 800acb8:	7812      	ldrb	r2, [r2, #0]
 800acba:	4619      	mov	r1, r3
 800acbc:	482f      	ldr	r0, [pc, #188]	; (800ad7c <Tx_setup+0x1b0>)
 800acbe:	f000 fcf1 	bl	800b6a4 <sx126x_set_tx_params>
    sx126x_set_buffer_base_address(&hspi, tx_address_base, rx_address_base);
 800acc2:	4b3d      	ldr	r3, [pc, #244]	; (800adb8 <Tx_setup+0x1ec>)
 800acc4:	781b      	ldrb	r3, [r3, #0]
 800acc6:	4a3d      	ldr	r2, [pc, #244]	; (800adbc <Tx_setup+0x1f0>)
 800acc8:	7812      	ldrb	r2, [r2, #0]
 800acca:	4619      	mov	r1, r3
 800accc:	482b      	ldr	r0, [pc, #172]	; (800ad7c <Tx_setup+0x1b0>)
 800acce:	f000 fda7 	bl	800b820 <sx126x_set_buffer_base_address>

    //set modulation parameters
    struct sx126x_mod_params_lora_s *mod_params = malloc(sizeof(sx126x_mod_params_lora_t));
 800acd2:	2004      	movs	r0, #4
 800acd4:	f00a fff0 	bl	8015cb8 <malloc>
 800acd8:	4603      	mov	r3, r0
 800acda:	60bb      	str	r3, [r7, #8]
    mod_params->sf=lora_sf;
 800acdc:	4b38      	ldr	r3, [pc, #224]	; (800adc0 <Tx_setup+0x1f4>)
 800acde:	781a      	ldrb	r2, [r3, #0]
 800ace0:	68bb      	ldr	r3, [r7, #8]
 800ace2:	701a      	strb	r2, [r3, #0]
    mod_params->bw=lora_bw;
 800ace4:	4b37      	ldr	r3, [pc, #220]	; (800adc4 <Tx_setup+0x1f8>)
 800ace6:	781a      	ldrb	r2, [r3, #0]
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	705a      	strb	r2, [r3, #1]
    mod_params->cr=lora_cr;
 800acec:	4b36      	ldr	r3, [pc, #216]	; (800adc8 <Tx_setup+0x1fc>)
 800acee:	781a      	ldrb	r2, [r3, #0]
 800acf0:	68bb      	ldr	r3, [r7, #8]
 800acf2:	709a      	strb	r2, [r3, #2]
    mod_params->ldro=lora_ldro;
 800acf4:	4b35      	ldr	r3, [pc, #212]	; (800adcc <Tx_setup+0x200>)
 800acf6:	781a      	ldrb	r2, [r3, #0]
 800acf8:	68bb      	ldr	r3, [r7, #8]
 800acfa:	70da      	strb	r2, [r3, #3]
    sx126x_set_lora_mod_params(&hspi, mod_params);
 800acfc:	68b9      	ldr	r1, [r7, #8]
 800acfe:	481f      	ldr	r0, [pc, #124]	; (800ad7c <Tx_setup+0x1b0>)
 800ad00:	f000 fcf4 	bl	800b6ec <sx126x_set_lora_mod_params>
    free(mod_params);
 800ad04:	68b8      	ldr	r0, [r7, #8]
 800ad06:	f00a ffdf 	bl	8015cc8 <free>

    //set lora packet params
    struct sx126x_pkt_params_lora_s *lora_params = malloc(sizeof(sx126x_pkt_params_lora_t));
 800ad0a:	2006      	movs	r0, #6
 800ad0c:	f00a ffd4 	bl	8015cb8 <malloc>
 800ad10:	4603      	mov	r3, r0
 800ad12:	607b      	str	r3, [r7, #4]
    lora_params->preamble_len_in_symb=pkt_preamble_len;
 800ad14:	4b2e      	ldr	r3, [pc, #184]	; (800add0 <Tx_setup+0x204>)
 800ad16:	881a      	ldrh	r2, [r3, #0]
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	801a      	strh	r2, [r3, #0]
    lora_params->header_type=header_type;
 800ad1c:	4b2d      	ldr	r3, [pc, #180]	; (800add4 <Tx_setup+0x208>)
 800ad1e:	781a      	ldrb	r2, [r3, #0]
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	709a      	strb	r2, [r3, #2]
    lora_params->pld_len_in_bytes=payload_len;
 800ad24:	4b2c      	ldr	r3, [pc, #176]	; (800add8 <Tx_setup+0x20c>)
 800ad26:	781a      	ldrb	r2, [r3, #0]
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	70da      	strb	r2, [r3, #3]
    lora_params->crc_is_on=crc_is_on;
 800ad2c:	4b2b      	ldr	r3, [pc, #172]	; (800addc <Tx_setup+0x210>)
 800ad2e:	781a      	ldrb	r2, [r3, #0]
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	711a      	strb	r2, [r3, #4]
    lora_params->invert_iq_is_on=invert_iq_is_on;
 800ad34:	4b2a      	ldr	r3, [pc, #168]	; (800ade0 <Tx_setup+0x214>)
 800ad36:	781a      	ldrb	r2, [r3, #0]
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	715a      	strb	r2, [r3, #5]
    sx126x_set_lora_pkt_params(&hspi, lora_params);
 800ad3c:	6879      	ldr	r1, [r7, #4]
 800ad3e:	480f      	ldr	r0, [pc, #60]	; (800ad7c <Tx_setup+0x1b0>)
 800ad40:	f000 fd00 	bl	800b744 <sx126x_set_lora_pkt_params>
    free(lora_params);
 800ad44:	6878      	ldr	r0, [r7, #4]
 800ad46:	f00a ffbf 	bl	8015cc8 <free>

    //set dio and irq parameters
    sx126x_set_dio_irq_params(&hspi, irq_mask, dio1_mask, dio2_mask, dio3_mask);
 800ad4a:	4b26      	ldr	r3, [pc, #152]	; (800ade4 <Tx_setup+0x218>)
 800ad4c:	8819      	ldrh	r1, [r3, #0]
 800ad4e:	4b26      	ldr	r3, [pc, #152]	; (800ade8 <Tx_setup+0x21c>)
 800ad50:	881a      	ldrh	r2, [r3, #0]
 800ad52:	4b26      	ldr	r3, [pc, #152]	; (800adec <Tx_setup+0x220>)
 800ad54:	8818      	ldrh	r0, [r3, #0]
 800ad56:	4b26      	ldr	r3, [pc, #152]	; (800adf0 <Tx_setup+0x224>)
 800ad58:	881b      	ldrh	r3, [r3, #0]
 800ad5a:	9300      	str	r3, [sp, #0]
 800ad5c:	4603      	mov	r3, r0
 800ad5e:	4807      	ldr	r0, [pc, #28]	; (800ad7c <Tx_setup+0x1b0>)
 800ad60:	f000 fb6e 	bl	800b440 <sx126x_set_dio_irq_params>

}
 800ad64:	bf00      	nop
 800ad66:	3710      	adds	r7, #16
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bd80      	pop	{r7, pc}
 800ad6c:	200006ac 	.word	0x200006ac
 800ad70:	200006a8 	.word	0x200006a8
 800ad74:	200006a4 	.word	0x200006a4
 800ad78:	200006a0 	.word	0x200006a0
 800ad7c:	200006c0 	.word	0x200006c0
 800ad80:	200000b0 	.word	0x200000b0
 800ad84:	200000b4 	.word	0x200000b4
 800ad88:	200000b5 	.word	0x200000b5
 800ad8c:	200000b6 	.word	0x200000b6
 800ad90:	200000b8 	.word	0x200000b8
 800ad94:	200000b7 	.word	0x200000b7
 800ad98:	200000b9 	.word	0x200000b9
 800ad9c:	200000ba 	.word	0x200000ba
 800ada0:	200000bb 	.word	0x200000bb
 800ada4:	200000bc 	.word	0x200000bc
 800ada8:	20000718 	.word	0x20000718
 800adac:	200000bd 	.word	0x200000bd
 800adb0:	200000be 	.word	0x200000be
 800adb4:	200000bf 	.word	0x200000bf
 800adb8:	20000719 	.word	0x20000719
 800adbc:	2000071a 	.word	0x2000071a
 800adc0:	200000c0 	.word	0x200000c0
 800adc4:	200000c1 	.word	0x200000c1
 800adc8:	200000c2 	.word	0x200000c2
 800adcc:	2000071b 	.word	0x2000071b
 800add0:	200000c4 	.word	0x200000c4
 800add4:	2000071c 	.word	0x2000071c
 800add8:	200000c6 	.word	0x200000c6
 800addc:	200000c7 	.word	0x200000c7
 800ade0:	2000071d 	.word	0x2000071d
 800ade4:	200000c8 	.word	0x200000c8
 800ade8:	200000ca 	.word	0x200000ca
 800adec:	2000071e 	.word	0x2000071e
 800adf0:	20000720 	.word	0x20000720

0800adf4 <TxProtocol>:

void TxProtocol(uint8_t data[], uint8_t data_length){
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b084      	sub	sp, #16
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
 800adfc:	460b      	mov	r3, r1
 800adfe:	70fb      	strb	r3, [r7, #3]

    HAL_StatusTypeDef command_status;
    command_status = sx126x_clear_irq_status(&hspi, dio1_mask);
 800ae00:	4b18      	ldr	r3, [pc, #96]	; (800ae64 <TxProtocol+0x70>)
 800ae02:	881b      	ldrh	r3, [r3, #0]
 800ae04:	4619      	mov	r1, r3
 800ae06:	4818      	ldr	r0, [pc, #96]	; (800ae68 <TxProtocol+0x74>)
 800ae08:	f000 fb90 	bl	800b52c <sx126x_clear_irq_status>
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	73fb      	strb	r3, [r7, #15]
    command_status = sx126x_write_buffer(&hspi, 0, data, data_length); // 0 is the offset
 800ae10:	78fb      	ldrb	r3, [r7, #3]
 800ae12:	687a      	ldr	r2, [r7, #4]
 800ae14:	2100      	movs	r1, #0
 800ae16:	4814      	ldr	r0, [pc, #80]	; (800ae68 <TxProtocol+0x74>)
 800ae18:	f000 fa3a 	bl	800b290 <sx126x_write_buffer>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	73fb      	strb	r3, [r7, #15]
    command_status = sx126x_set_tx(&hspi, 6000, data_length);
 800ae20:	78fb      	ldrb	r3, [r7, #3]
 800ae22:	461a      	mov	r2, r3
 800ae24:	f241 7170 	movw	r1, #6000	; 0x1770
 800ae28:	480f      	ldr	r0, [pc, #60]	; (800ae68 <TxProtocol+0x74>)
 800ae2a:	f000 f8a1 	bl	800af70 <sx126x_set_tx>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	73fb      	strb	r3, [r7, #15]
    osDelay(100);
 800ae32:	2064      	movs	r0, #100	; 0x64
 800ae34:	f006 fef2 	bl	8011c1c <osDelay>

    sx126x_irq_mask_t irq;
    do {
        command_status = sx126x_get_irq_status(&hspi, &irq); //reading the irq into irq
 800ae38:	f107 030c 	add.w	r3, r7, #12
 800ae3c:	4619      	mov	r1, r3
 800ae3e:	480a      	ldr	r0, [pc, #40]	; (800ae68 <TxProtocol+0x74>)
 800ae40:	f000 fb42 	bl	800b4c8 <sx126x_get_irq_status>
 800ae44:	4603      	mov	r3, r0
 800ae46:	73fb      	strb	r3, [r7, #15]
    } while ( (!(irq & SX126X_IRQ_TX_DONE)) && (!(irq & SX126X_IRQ_TIMEOUT)) );
 800ae48:	89bb      	ldrh	r3, [r7, #12]
 800ae4a:	f003 0301 	and.w	r3, r3, #1
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d104      	bne.n	800ae5c <TxProtocol+0x68>
 800ae52:	89bb      	ldrh	r3, [r7, #12]
 800ae54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d0ed      	beq.n	800ae38 <TxProtocol+0x44>
}
 800ae5c:	bf00      	nop
 800ae5e:	3710      	adds	r7, #16
 800ae60:	46bd      	mov	sp, r7
 800ae62:	bd80      	pop	{r7, pc}
 800ae64:	200000ca 	.word	0x200000ca
 800ae68:	200006c0 	.word	0x200006c0

0800ae6c <RxProtocol>:
    sx126x_set_lora_symb_nb_timeout(&hspi, nb_symbols_for_valid_rx);


}

void RxProtocol(uint8_t buffer_received[]){
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b084      	sub	sp, #16
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]

    HAL_StatusTypeDef command_status;
    command_status = sx126x_clear_irq_status(&hspi, dio1_mask);
 800ae74:	4b2f      	ldr	r3, [pc, #188]	; (800af34 <RxProtocol+0xc8>)
 800ae76:	881b      	ldrh	r3, [r3, #0]
 800ae78:	4619      	mov	r1, r3
 800ae7a:	482f      	ldr	r0, [pc, #188]	; (800af38 <RxProtocol+0xcc>)
 800ae7c:	f000 fb56 	bl	800b52c <sx126x_clear_irq_status>
 800ae80:	4603      	mov	r3, r0
 800ae82:	73fb      	strb	r3, [r7, #15]
    command_status = sx126x_set_rx(&hspi, 3000);
 800ae84:	f640 31b8 	movw	r1, #3000	; 0xbb8
 800ae88:	482b      	ldr	r0, [pc, #172]	; (800af38 <RxProtocol+0xcc>)
 800ae8a:	f000 f8dd 	bl	800b048 <sx126x_set_rx>
 800ae8e:	4603      	mov	r3, r0
 800ae90:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(1400);
 800ae92:	f44f 60af 	mov.w	r0, #1400	; 0x578
 800ae96:	f000 fd87 	bl	800b9a8 <HAL_Delay>

    sx126x_irq_mask_t irq;
    command_status = sx126x_get_irq_status(&hspi, &irq); //reading the irq into irq
 800ae9a:	f107 030c 	add.w	r3, r7, #12
 800ae9e:	4619      	mov	r1, r3
 800aea0:	4825      	ldr	r0, [pc, #148]	; (800af38 <RxProtocol+0xcc>)
 800aea2:	f000 fb11 	bl	800b4c8 <sx126x_get_irq_status>
 800aea6:	4603      	mov	r3, r0
 800aea8:	73fb      	strb	r3, [r7, #15]
    do {
        command_status = sx126x_get_irq_status(&hspi, &irq); //reading the irq into irq
 800aeaa:	f107 030c 	add.w	r3, r7, #12
 800aeae:	4619      	mov	r1, r3
 800aeb0:	4821      	ldr	r0, [pc, #132]	; (800af38 <RxProtocol+0xcc>)
 800aeb2:	f000 fb09 	bl	800b4c8 <sx126x_get_irq_status>
 800aeb6:	4603      	mov	r3, r0
 800aeb8:	73fb      	strb	r3, [r7, #15]
    } while ( (!(irq & SX126X_IRQ_RX_DONE)) && (!(irq & SX126X_IRQ_TIMEOUT)) );
 800aeba:	89bb      	ldrh	r3, [r7, #12]
 800aebc:	f003 0302 	and.w	r3, r3, #2
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d104      	bne.n	800aece <RxProtocol+0x62>
 800aec4:	89bb      	ldrh	r3, [r7, #12]
 800aec6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d0ed      	beq.n	800aeaa <RxProtocol+0x3e>

    if (irq & SX126X_IRQ_TIMEOUT) {
 800aece:	89bb      	ldrh	r3, [r7, #12]
 800aed0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d005      	beq.n	800aee4 <RxProtocol+0x78>
        //transmitBuffer("RX TIMEOUT!");
        sx126x_clear_irq_status(&hspi, SX126X_IRQ_TIMEOUT);
 800aed8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800aedc:	4816      	ldr	r0, [pc, #88]	; (800af38 <RxProtocol+0xcc>)
 800aede:	f000 fb25 	bl	800b52c <sx126x_clear_irq_status>
                //transmitBuffer("----- RECEIVED DATA -----");
                //transmitBuffer(buffer_received);
            }
        }
    }
}
 800aee2:	e022      	b.n	800af2a <RxProtocol+0xbe>
        if (irq & SX126X_IRQ_HEADER_ERROR || irq & SX126X_IRQ_CRC_ERROR) {
 800aee4:	89bb      	ldrh	r3, [r7, #12]
 800aee6:	f003 0320 	and.w	r3, r3, #32
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d104      	bne.n	800aef8 <RxProtocol+0x8c>
 800aeee:	89bb      	ldrh	r3, [r7, #12]
 800aef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d004      	beq.n	800af02 <RxProtocol+0x96>
            sx126x_clear_irq_status(&hspi, SX126X_IRQ_HEADER_ERROR | SX126X_IRQ_CRC_ERROR);
 800aef8:	2160      	movs	r1, #96	; 0x60
 800aefa:	480f      	ldr	r0, [pc, #60]	; (800af38 <RxProtocol+0xcc>)
 800aefc:	f000 fb16 	bl	800b52c <sx126x_clear_irq_status>
}
 800af00:	e013      	b.n	800af2a <RxProtocol+0xbe>
        } else if (irq & SX126X_IRQ_RX_DONE) {
 800af02:	89bb      	ldrh	r3, [r7, #12]
 800af04:	f003 0302 	and.w	r3, r3, #2
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d00e      	beq.n	800af2a <RxProtocol+0xbe>
            command_status = sx126x_read_buffer(&hspi, buffer_received);
 800af0c:	6879      	ldr	r1, [r7, #4]
 800af0e:	480a      	ldr	r0, [pc, #40]	; (800af38 <RxProtocol+0xcc>)
 800af10:	f000 f9de 	bl	800b2d0 <sx126x_read_buffer>
 800af14:	4603      	mov	r3, r0
 800af16:	73fb      	strb	r3, [r7, #15]
            if (command_status != SX126X_STATUS_OK) {
 800af18:	7bfb      	ldrb	r3, [r7, #15]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d105      	bne.n	800af2a <RxProtocol+0xbe>
                sx126x_get_irq_status(&hspi, &irq);
 800af1e:	f107 030c 	add.w	r3, r7, #12
 800af22:	4619      	mov	r1, r3
 800af24:	4804      	ldr	r0, [pc, #16]	; (800af38 <RxProtocol+0xcc>)
 800af26:	f000 facf 	bl	800b4c8 <sx126x_get_irq_status>
}
 800af2a:	bf00      	nop
 800af2c:	3710      	adds	r7, #16
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}
 800af32:	bf00      	nop
 800af34:	200000ca 	.word	0x200000ca
 800af38:	200006c0 	.word	0x200006c0

0800af3c <sx126x_set_standby>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_SLEEP, 0, 0 );
}

sx126x_status_t sx126x_set_standby( const void* context, const sx126x_standby_cfg_t cfg )
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b086      	sub	sp, #24
 800af40:	af02      	add	r7, sp, #8
 800af42:	6078      	str	r0, [r7, #4]
 800af44:	460b      	mov	r3, r1
 800af46:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_STANDBY] = { 0 };
 800af48:	2300      	movs	r3, #0
 800af4a:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_STANDBY;
 800af4c:	2380      	movs	r3, #128	; 0x80
 800af4e:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) cfg;
 800af50:	78fb      	ldrb	r3, [r7, #3]
 800af52:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_STANDBY, 0, 0 );
 800af54:	f107 010c 	add.w	r1, r7, #12
 800af58:	2300      	movs	r3, #0
 800af5a:	9300      	str	r3, [sp, #0]
 800af5c:	2300      	movs	r3, #0
 800af5e:	2202      	movs	r2, #2
 800af60:	6878      	ldr	r0, [r7, #4]
 800af62:	f7ff fd33 	bl	800a9cc <sx126x_hal_write>
 800af66:	4603      	mov	r3, r0
}
 800af68:	4618      	mov	r0, r3
 800af6a:	3710      	adds	r7, #16
 800af6c:	46bd      	mov	sp, r7
 800af6e:	bd80      	pop	{r7, pc}

0800af70 <sx126x_set_tx>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_FS, 0, 0 );
}

sx126x_status_t sx126x_set_tx( const void* context, const uint32_t timeout_in_ms , uint8_t lora_data_length)
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b086      	sub	sp, #24
 800af74:	af00      	add	r7, sp, #0
 800af76:	60f8      	str	r0, [r7, #12]
 800af78:	60b9      	str	r1, [r7, #8]
 800af7a:	4613      	mov	r3, r2
 800af7c:	71fb      	strb	r3, [r7, #7]
    if (packet_type == SX126X_PKT_TYPE_LORA) {
 800af7e:	4b1b      	ldr	r3, [pc, #108]	; (800afec <sx126x_set_tx+0x7c>)
 800af80:	781b      	ldrb	r3, [r3, #0]
 800af82:	2b01      	cmp	r3, #1
 800af84:	d11e      	bne.n	800afc4 <sx126x_set_tx+0x54>
        struct sx126x_pkt_params_lora_s *lora_params = malloc(sizeof(sx126x_pkt_params_lora_t));
 800af86:	2006      	movs	r0, #6
 800af88:	f00a fe96 	bl	8015cb8 <malloc>
 800af8c:	4603      	mov	r3, r0
 800af8e:	617b      	str	r3, [r7, #20]
        lora_params->preamble_len_in_symb=pkt_preamble_len;
 800af90:	4b17      	ldr	r3, [pc, #92]	; (800aff0 <sx126x_set_tx+0x80>)
 800af92:	881a      	ldrh	r2, [r3, #0]
 800af94:	697b      	ldr	r3, [r7, #20]
 800af96:	801a      	strh	r2, [r3, #0]
        lora_params->header_type=header_type;
 800af98:	4b16      	ldr	r3, [pc, #88]	; (800aff4 <sx126x_set_tx+0x84>)
 800af9a:	781a      	ldrb	r2, [r3, #0]
 800af9c:	697b      	ldr	r3, [r7, #20]
 800af9e:	709a      	strb	r2, [r3, #2]
        lora_params->pld_len_in_bytes=lora_data_length;
 800afa0:	697b      	ldr	r3, [r7, #20]
 800afa2:	79fa      	ldrb	r2, [r7, #7]
 800afa4:	70da      	strb	r2, [r3, #3]
        lora_params->crc_is_on=crc_is_on;
 800afa6:	4b14      	ldr	r3, [pc, #80]	; (800aff8 <sx126x_set_tx+0x88>)
 800afa8:	781a      	ldrb	r2, [r3, #0]
 800afaa:	697b      	ldr	r3, [r7, #20]
 800afac:	711a      	strb	r2, [r3, #4]
        lora_params->invert_iq_is_on=invert_iq_is_on;
 800afae:	4b13      	ldr	r3, [pc, #76]	; (800affc <sx126x_set_tx+0x8c>)
 800afb0:	781a      	ldrb	r2, [r3, #0]
 800afb2:	697b      	ldr	r3, [r7, #20]
 800afb4:	715a      	strb	r2, [r3, #5]
        sx126x_set_lora_pkt_params(&hspi, lora_params);
 800afb6:	6979      	ldr	r1, [r7, #20]
 800afb8:	4811      	ldr	r0, [pc, #68]	; (800b000 <sx126x_set_tx+0x90>)
 800afba:	f000 fbc3 	bl	800b744 <sx126x_set_lora_pkt_params>
        free(lora_params);
 800afbe:	6978      	ldr	r0, [r7, #20]
 800afc0:	f00a fe82 	bl	8015cc8 <free>
    }

    if( timeout_in_ms > SX126X_MAX_TIMEOUT_IN_MS )
 800afc4:	68bb      	ldr	r3, [r7, #8]
 800afc6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800afca:	d301      	bcc.n	800afd0 <sx126x_set_tx+0x60>
    {
        return SX126X_STATUS_UNKNOWN_VALUE;
 800afcc:	2302      	movs	r3, #2
 800afce:	e008      	b.n	800afe2 <sx126x_set_tx+0x72>
    }

    const uint32_t timeout_in_rtc_step = sx126x_convert_timeout_in_ms_to_rtc_step( timeout_in_ms );
 800afd0:	68b8      	ldr	r0, [r7, #8]
 800afd2:	f000 fc9b 	bl	800b90c <sx126x_convert_timeout_in_ms_to_rtc_step>
 800afd6:	6138      	str	r0, [r7, #16]

    return sx126x_set_tx_with_timeout_in_rtc_step( context, timeout_in_rtc_step );
 800afd8:	6939      	ldr	r1, [r7, #16]
 800afda:	68f8      	ldr	r0, [r7, #12]
 800afdc:	f000 f812 	bl	800b004 <sx126x_set_tx_with_timeout_in_rtc_step>
 800afe0:	4603      	mov	r3, r0
}
 800afe2:	4618      	mov	r0, r3
 800afe4:	3718      	adds	r7, #24
 800afe6:	46bd      	mov	sp, r7
 800afe8:	bd80      	pop	{r7, pc}
 800afea:	bf00      	nop
 800afec:	200000b4 	.word	0x200000b4
 800aff0:	200000c4 	.word	0x200000c4
 800aff4:	2000071c 	.word	0x2000071c
 800aff8:	200000c7 	.word	0x200000c7
 800affc:	2000071d 	.word	0x2000071d
 800b000:	200006c0 	.word	0x200006c0

0800b004 <sx126x_set_tx_with_timeout_in_rtc_step>:

sx126x_status_t sx126x_set_tx_with_timeout_in_rtc_step( const void* context, const uint32_t timeout_in_rtc_step )
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b086      	sub	sp, #24
 800b008:	af02      	add	r7, sp, #8
 800b00a:	6078      	str	r0, [r7, #4]
 800b00c:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_TX] = { 0 };
 800b00e:	2300      	movs	r3, #0
 800b010:	60fb      	str	r3, [r7, #12]

    buf[0] = SX126X_SET_TX;
 800b012:	2383      	movs	r3, #131	; 0x83
 800b014:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t )( timeout_in_rtc_step >> 16 );
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	0c1b      	lsrs	r3, r3, #16
 800b01a:	b2db      	uxtb	r3, r3
 800b01c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout_in_rtc_step >> 8 );
 800b01e:	683b      	ldr	r3, [r7, #0]
 800b020:	0a1b      	lsrs	r3, r3, #8
 800b022:	b2db      	uxtb	r3, r3
 800b024:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout_in_rtc_step >> 0 );
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	b2db      	uxtb	r3, r3
 800b02a:	73fb      	strb	r3, [r7, #15]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX, 0, 0 );
 800b02c:	f107 010c 	add.w	r1, r7, #12
 800b030:	2300      	movs	r3, #0
 800b032:	9300      	str	r3, [sp, #0]
 800b034:	2300      	movs	r3, #0
 800b036:	2204      	movs	r2, #4
 800b038:	6878      	ldr	r0, [r7, #4]
 800b03a:	f7ff fcc7 	bl	800a9cc <sx126x_hal_write>
 800b03e:	4603      	mov	r3, r0
}
 800b040:	4618      	mov	r0, r3
 800b042:	3710      	adds	r7, #16
 800b044:	46bd      	mov	sp, r7
 800b046:	bd80      	pop	{r7, pc}

0800b048 <sx126x_set_rx>:

sx126x_status_t sx126x_set_rx( const void* context, const uint32_t timeout_in_ms )
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b084      	sub	sp, #16
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
 800b050:	6039      	str	r1, [r7, #0]
    if( timeout_in_ms > SX126X_MAX_TIMEOUT_IN_MS )
 800b052:	683b      	ldr	r3, [r7, #0]
 800b054:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b058:	d301      	bcc.n	800b05e <sx126x_set_rx+0x16>
    {
        return SX126X_STATUS_UNKNOWN_VALUE;
 800b05a:	2302      	movs	r3, #2
 800b05c:	e008      	b.n	800b070 <sx126x_set_rx+0x28>
    }

    const uint32_t timeout_in_rtc_step = sx126x_convert_timeout_in_ms_to_rtc_step( timeout_in_ms );
 800b05e:	6838      	ldr	r0, [r7, #0]
 800b060:	f000 fc54 	bl	800b90c <sx126x_convert_timeout_in_ms_to_rtc_step>
 800b064:	60f8      	str	r0, [r7, #12]

    return sx126x_set_rx_with_timeout_in_rtc_step( context, timeout_in_rtc_step );
 800b066:	68f9      	ldr	r1, [r7, #12]
 800b068:	6878      	ldr	r0, [r7, #4]
 800b06a:	f000 f805 	bl	800b078 <sx126x_set_rx_with_timeout_in_rtc_step>
 800b06e:	4603      	mov	r3, r0
}
 800b070:	4618      	mov	r0, r3
 800b072:	3710      	adds	r7, #16
 800b074:	46bd      	mov	sp, r7
 800b076:	bd80      	pop	{r7, pc}

0800b078 <sx126x_set_rx_with_timeout_in_rtc_step>:

sx126x_status_t sx126x_set_rx_with_timeout_in_rtc_step( const void* context, const uint32_t timeout_in_rtc_step )
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b086      	sub	sp, #24
 800b07c:	af02      	add	r7, sp, #8
 800b07e:	6078      	str	r0, [r7, #4]
 800b080:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_RX] = { 0 };
 800b082:	2300      	movs	r3, #0
 800b084:	60fb      	str	r3, [r7, #12]

    buf[0] = SX126X_SET_RX;
 800b086:	2382      	movs	r3, #130	; 0x82
 800b088:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t )( timeout_in_rtc_step >> 16 );
 800b08a:	683b      	ldr	r3, [r7, #0]
 800b08c:	0c1b      	lsrs	r3, r3, #16
 800b08e:	b2db      	uxtb	r3, r3
 800b090:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout_in_rtc_step >> 8 );
 800b092:	683b      	ldr	r3, [r7, #0]
 800b094:	0a1b      	lsrs	r3, r3, #8
 800b096:	b2db      	uxtb	r3, r3
 800b098:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout_in_rtc_step >> 0 );
 800b09a:	683b      	ldr	r3, [r7, #0]
 800b09c:	b2db      	uxtb	r3, r3
 800b09e:	73fb      	strb	r3, [r7, #15]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RX, 0, 0 );
 800b0a0:	f107 010c 	add.w	r1, r7, #12
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	9300      	str	r3, [sp, #0]
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	2204      	movs	r2, #4
 800b0ac:	6878      	ldr	r0, [r7, #4]
 800b0ae:	f7ff fc8d 	bl	800a9cc <sx126x_hal_write>
 800b0b2:	4603      	mov	r3, r0
}
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	3710      	adds	r7, #16
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}

0800b0bc <sx126x_set_reg_mode>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_INFINITE_PREAMBLE, 0, 0 );
}

sx126x_status_t sx126x_set_reg_mode( const void* context, const sx126x_reg_mod_t mode )
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b086      	sub	sp, #24
 800b0c0:	af02      	add	r7, sp, #8
 800b0c2:	6078      	str	r0, [r7, #4]
 800b0c4:	460b      	mov	r3, r1
 800b0c6:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_REGULATOR_MODE] = { 0 };
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_REGULATOR_MODE;
 800b0cc:	2396      	movs	r3, #150	; 0x96
 800b0ce:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) mode;
 800b0d0:	78fb      	ldrb	r3, [r7, #3]
 800b0d2:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_REGULATOR_MODE, 0, 0 );
 800b0d4:	f107 010c 	add.w	r1, r7, #12
 800b0d8:	2300      	movs	r3, #0
 800b0da:	9300      	str	r3, [sp, #0]
 800b0dc:	2300      	movs	r3, #0
 800b0de:	2202      	movs	r2, #2
 800b0e0:	6878      	ldr	r0, [r7, #4]
 800b0e2:	f7ff fc73 	bl	800a9cc <sx126x_hal_write>
 800b0e6:	4603      	mov	r3, r0
}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	3710      	adds	r7, #16
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	bd80      	pop	{r7, pc}

0800b0f0 <sx126x_cal>:

sx126x_status_t sx126x_cal( const void* context, const sx126x_cal_mask_t param )
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b086      	sub	sp, #24
 800b0f4:	af02      	add	r7, sp, #8
 800b0f6:	6078      	str	r0, [r7, #4]
 800b0f8:	460b      	mov	r3, r1
 800b0fa:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_CALIBRATE] = { 0 };
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_CALIBRATE;
 800b100:	2389      	movs	r3, #137	; 0x89
 800b102:	733b      	strb	r3, [r7, #12]

    buf[1] = param;
 800b104:	78fb      	ldrb	r3, [r7, #3]
 800b106:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE, 0, 0 );
 800b108:	f107 010c 	add.w	r1, r7, #12
 800b10c:	2300      	movs	r3, #0
 800b10e:	9300      	str	r3, [sp, #0]
 800b110:	2300      	movs	r3, #0
 800b112:	2202      	movs	r2, #2
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	f7ff fc59 	bl	800a9cc <sx126x_hal_write>
 800b11a:	4603      	mov	r3, r0
}
 800b11c:	4618      	mov	r0, r3
 800b11e:	3710      	adds	r7, #16
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}

0800b124 <sx126x_cal_img_hex>:

sx126x_status_t sx126x_cal_img_hex( const void* context, const uint8_t low_freq, const uint8_t high_freq)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b086      	sub	sp, #24
 800b128:	af02      	add	r7, sp, #8
 800b12a:	6078      	str	r0, [r7, #4]
 800b12c:	460b      	mov	r3, r1
 800b12e:	70fb      	strb	r3, [r7, #3]
 800b130:	4613      	mov	r3, r2
 800b132:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_CALIBRATE_IMAGE] = { 0 };
 800b134:	4b0c      	ldr	r3, [pc, #48]	; (800b168 <sx126x_cal_img_hex+0x44>)
 800b136:	881b      	ldrh	r3, [r3, #0]
 800b138:	81bb      	strh	r3, [r7, #12]
 800b13a:	2300      	movs	r3, #0
 800b13c:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_CALIBRATE_IMAGE;
 800b13e:	2398      	movs	r3, #152	; 0x98
 800b140:	733b      	strb	r3, [r7, #12]
    buf[1] = low_freq;
 800b142:	78fb      	ldrb	r3, [r7, #3]
 800b144:	737b      	strb	r3, [r7, #13]
    buf[2] = high_freq;
 800b146:	78bb      	ldrb	r3, [r7, #2]
 800b148:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE_IMAGE, 0, 0 );
 800b14a:	f107 010c 	add.w	r1, r7, #12
 800b14e:	2300      	movs	r3, #0
 800b150:	9300      	str	r3, [sp, #0]
 800b152:	2300      	movs	r3, #0
 800b154:	2203      	movs	r2, #3
 800b156:	6878      	ldr	r0, [r7, #4]
 800b158:	f7ff fc38 	bl	800a9cc <sx126x_hal_write>
 800b15c:	4603      	mov	r3, r0
}
 800b15e:	4618      	mov	r0, r3
 800b160:	3710      	adds	r7, #16
 800b162:	46bd      	mov	sp, r7
 800b164:	bd80      	pop	{r7, pc}
 800b166:	bf00      	nop
 800b168:	0801d93c 	.word	0x0801d93c

0800b16c <sx126x_set_pa_cfg>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE_IMAGE, 0, 0 );
}

sx126x_status_t sx126x_set_pa_cfg( const void* context, const sx126x_pa_cfg_params_t* params )
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b086      	sub	sp, #24
 800b170:	af02      	add	r7, sp, #8
 800b172:	6078      	str	r0, [r7, #4]
 800b174:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_PA_CFG] = { 0 };
 800b176:	2300      	movs	r3, #0
 800b178:	60bb      	str	r3, [r7, #8]
 800b17a:	2300      	movs	r3, #0
 800b17c:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_PA_CFG;
 800b17e:	2395      	movs	r3, #149	; 0x95
 800b180:	723b      	strb	r3, [r7, #8]
    buf[1] = params->pa_duty_cycle;
 800b182:	683b      	ldr	r3, [r7, #0]
 800b184:	781b      	ldrb	r3, [r3, #0]
 800b186:	727b      	strb	r3, [r7, #9]
    buf[2] = params->hp_max;
 800b188:	683b      	ldr	r3, [r7, #0]
 800b18a:	785b      	ldrb	r3, [r3, #1]
 800b18c:	72bb      	strb	r3, [r7, #10]
    buf[3] = params->device_sel;
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	789b      	ldrb	r3, [r3, #2]
 800b192:	72fb      	strb	r3, [r7, #11]
    buf[4] = params->pa_lut;
 800b194:	683b      	ldr	r3, [r7, #0]
 800b196:	78db      	ldrb	r3, [r3, #3]
 800b198:	733b      	strb	r3, [r7, #12]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PA_CFG, 0, 0 );
 800b19a:	f107 0108 	add.w	r1, r7, #8
 800b19e:	2300      	movs	r3, #0
 800b1a0:	9300      	str	r3, [sp, #0]
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	2205      	movs	r2, #5
 800b1a6:	6878      	ldr	r0, [r7, #4]
 800b1a8:	f7ff fc10 	bl	800a9cc <sx126x_hal_write>
 800b1ac:	4603      	mov	r3, r0
}
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	3710      	adds	r7, #16
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	bd80      	pop	{r7, pc}

0800b1b6 <sx126x_set_rx_tx_fallback_mode>:

sx126x_status_t sx126x_set_rx_tx_fallback_mode( const void* context, const sx126x_fallback_modes_t fallback_mode )
{
 800b1b6:	b580      	push	{r7, lr}
 800b1b8:	b086      	sub	sp, #24
 800b1ba:	af02      	add	r7, sp, #8
 800b1bc:	6078      	str	r0, [r7, #4]
 800b1be:	460b      	mov	r3, r1
 800b1c0:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_RX_TX_FALLBACK_MODE] = { 0 };
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_RX_TX_FALLBACK_MODE;
 800b1c6:	2393      	movs	r3, #147	; 0x93
 800b1c8:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) fallback_mode;
 800b1ca:	78fb      	ldrb	r3, [r7, #3]
 800b1cc:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RX_TX_FALLBACK_MODE, 0, 0 );
 800b1ce:	f107 010c 	add.w	r1, r7, #12
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	9300      	str	r3, [sp, #0]
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	2202      	movs	r2, #2
 800b1da:	6878      	ldr	r0, [r7, #4]
 800b1dc:	f7ff fbf6 	bl	800a9cc <sx126x_hal_write>
 800b1e0:	4603      	mov	r3, r0
}
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	3710      	adds	r7, #16
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	bd80      	pop	{r7, pc}
	...

0800b1ec <sx126x_write_register>:
// Registers and buffer Access
//

sx126x_status_t sx126x_write_register( const void* context, const uint16_t address, const uint8_t* buffer,
                                       const uint8_t size )
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b088      	sub	sp, #32
 800b1f0:	af02      	add	r7, sp, #8
 800b1f2:	60f8      	str	r0, [r7, #12]
 800b1f4:	607a      	str	r2, [r7, #4]
 800b1f6:	461a      	mov	r2, r3
 800b1f8:	460b      	mov	r3, r1
 800b1fa:	817b      	strh	r3, [r7, #10]
 800b1fc:	4613      	mov	r3, r2
 800b1fe:	727b      	strb	r3, [r7, #9]
    uint8_t buf[SX126X_SIZE_WRITE_REGISTER] = { 0 };
 800b200:	4b0e      	ldr	r3, [pc, #56]	; (800b23c <sx126x_write_register+0x50>)
 800b202:	881b      	ldrh	r3, [r3, #0]
 800b204:	82bb      	strh	r3, [r7, #20]
 800b206:	2300      	movs	r3, #0
 800b208:	75bb      	strb	r3, [r7, #22]

    buf[0] = SX126X_WRITE_REGISTER;
 800b20a:	230d      	movs	r3, #13
 800b20c:	753b      	strb	r3, [r7, #20]

    buf[1] = ( uint8_t )( address >> 8 );
 800b20e:	897b      	ldrh	r3, [r7, #10]
 800b210:	0a1b      	lsrs	r3, r3, #8
 800b212:	b29b      	uxth	r3, r3
 800b214:	b2db      	uxtb	r3, r3
 800b216:	757b      	strb	r3, [r7, #21]
    buf[2] = ( uint8_t )( address >> 0 );
 800b218:	897b      	ldrh	r3, [r7, #10]
 800b21a:	b2db      	uxtb	r3, r3
 800b21c:	75bb      	strb	r3, [r7, #22]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_WRITE_REGISTER, buffer, size );
 800b21e:	7a7b      	ldrb	r3, [r7, #9]
 800b220:	b29b      	uxth	r3, r3
 800b222:	f107 0114 	add.w	r1, r7, #20
 800b226:	9300      	str	r3, [sp, #0]
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2203      	movs	r2, #3
 800b22c:	68f8      	ldr	r0, [r7, #12]
 800b22e:	f7ff fbcd 	bl	800a9cc <sx126x_hal_write>
 800b232:	4603      	mov	r3, r0
}
 800b234:	4618      	mov	r0, r3
 800b236:	3718      	adds	r7, #24
 800b238:	46bd      	mov	sp, r7
 800b23a:	bd80      	pop	{r7, pc}
 800b23c:	0801d93c 	.word	0x0801d93c

0800b240 <sx126x_read_register>:

sx126x_status_t sx126x_read_register( const void* context, const uint16_t address, uint8_t* buffer, const uint8_t size )
{
 800b240:	b580      	push	{r7, lr}
 800b242:	b088      	sub	sp, #32
 800b244:	af02      	add	r7, sp, #8
 800b246:	60f8      	str	r0, [r7, #12]
 800b248:	607a      	str	r2, [r7, #4]
 800b24a:	461a      	mov	r2, r3
 800b24c:	460b      	mov	r3, r1
 800b24e:	817b      	strh	r3, [r7, #10]
 800b250:	4613      	mov	r3, r2
 800b252:	727b      	strb	r3, [r7, #9]
    uint8_t         buf[SX126X_SIZE_READ_REGISTER] = { 0 };
 800b254:	2300      	movs	r3, #0
 800b256:	613b      	str	r3, [r7, #16]
    sx126x_status_t status                         = SX126X_STATUS_ERROR;
 800b258:	2303      	movs	r3, #3
 800b25a:	75fb      	strb	r3, [r7, #23]

    buf[0] = SX126X_READ_REGISTER;
 800b25c:	231d      	movs	r3, #29
 800b25e:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t )( address >> 8 );
 800b260:	897b      	ldrh	r3, [r7, #10]
 800b262:	0a1b      	lsrs	r3, r3, #8
 800b264:	b29b      	uxth	r3, r3
 800b266:	b2db      	uxtb	r3, r3
 800b268:	747b      	strb	r3, [r7, #17]
    buf[2] = ( uint8_t )( address >> 0 );
 800b26a:	897b      	ldrh	r3, [r7, #10]
 800b26c:	b2db      	uxtb	r3, r3
 800b26e:	74bb      	strb	r3, [r7, #18]

    status = ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_READ_REGISTER, buffer, size );
 800b270:	f107 0110 	add.w	r1, r7, #16
 800b274:	7a7b      	ldrb	r3, [r7, #9]
 800b276:	9300      	str	r3, [sp, #0]
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2204      	movs	r2, #4
 800b27c:	68f8      	ldr	r0, [r7, #12]
 800b27e:	f7ff fbe7 	bl	800aa50 <sx126x_hal_read>
 800b282:	4603      	mov	r3, r0
 800b284:	75fb      	strb	r3, [r7, #23]

    return status;
 800b286:	7dfb      	ldrb	r3, [r7, #23]
}
 800b288:	4618      	mov	r0, r3
 800b28a:	3718      	adds	r7, #24
 800b28c:	46bd      	mov	sp, r7
 800b28e:	bd80      	pop	{r7, pc}

0800b290 <sx126x_write_buffer>:

sx126x_status_t sx126x_write_buffer( const void* context, const uint8_t buffer_offset, const uint8_t* buffer,
                                     const uint8_t size )
{
 800b290:	b580      	push	{r7, lr}
 800b292:	b088      	sub	sp, #32
 800b294:	af02      	add	r7, sp, #8
 800b296:	60f8      	str	r0, [r7, #12]
 800b298:	607a      	str	r2, [r7, #4]
 800b29a:	461a      	mov	r2, r3
 800b29c:	460b      	mov	r3, r1
 800b29e:	72fb      	strb	r3, [r7, #11]
 800b2a0:	4613      	mov	r3, r2
 800b2a2:	72bb      	strb	r3, [r7, #10]
    uint8_t buf[SX126X_SIZE_WRITE_BUFFER] = { 0 };
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	82bb      	strh	r3, [r7, #20]

    buf[0] = SX126X_WRITE_BUFFER;
 800b2a8:	230e      	movs	r3, #14
 800b2aa:	753b      	strb	r3, [r7, #20]

    buf[1] = buffer_offset;
 800b2ac:	7afb      	ldrb	r3, [r7, #11]
 800b2ae:	757b      	strb	r3, [r7, #21]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_WRITE_BUFFER, buffer, size );
 800b2b0:	7abb      	ldrb	r3, [r7, #10]
 800b2b2:	b29b      	uxth	r3, r3
 800b2b4:	f107 0114 	add.w	r1, r7, #20
 800b2b8:	9300      	str	r3, [sp, #0]
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2202      	movs	r2, #2
 800b2be:	68f8      	ldr	r0, [r7, #12]
 800b2c0:	f7ff fb84 	bl	800a9cc <sx126x_hal_write>
 800b2c4:	4603      	mov	r3, r0
}
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	3718      	adds	r7, #24
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	bd80      	pop	{r7, pc}
	...

0800b2d0 <sx126x_read_buffer>:

sx126x_status_t sx126x_read_buffer( const void* context, uint8_t* buffer)
{
 800b2d0:	b5b0      	push	{r4, r5, r7, lr}
 800b2d2:	b08c      	sub	sp, #48	; 0x30
 800b2d4:	af02      	add	r7, sp, #8
 800b2d6:	6078      	str	r0, [r7, #4]
 800b2d8:	6039      	str	r1, [r7, #0]
 800b2da:	466b      	mov	r3, sp
 800b2dc:	461d      	mov	r5, r3
    sx126x_status_t status                       = SX126X_STATUS_ERROR;
 800b2de:	2303      	movs	r3, #3
 800b2e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	sx126x_rx_buffer_status_t buffer_status;
    sx126x_get_rx_buffer_status(&hspi, &buffer_status);
 800b2e4:	f107 030c 	add.w	r3, r7, #12
 800b2e8:	4619      	mov	r1, r3
 800b2ea:	4854      	ldr	r0, [pc, #336]	; (800b43c <sx126x_read_buffer+0x16c>)
 800b2ec:	f000 fabc 	bl	800b868 <sx126x_get_rx_buffer_status>
    uint8_t size = buffer_status.pld_len_in_bytes;
 800b2f0:	7b3b      	ldrb	r3, [r7, #12]
 800b2f2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    uint8_t offset = buffer_status.buffer_start_pointer;
 800b2f6:	7b7b      	ldrb	r3, [r7, #13]
 800b2f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    uint8_t received_buf[size + 1];
 800b2fc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b300:	1c5c      	adds	r4, r3, #1
 800b302:	1e63      	subs	r3, r4, #1
 800b304:	61fb      	str	r3, [r7, #28]
 800b306:	4623      	mov	r3, r4
 800b308:	4618      	mov	r0, r3
 800b30a:	f04f 0100 	mov.w	r1, #0
 800b30e:	f04f 0200 	mov.w	r2, #0
 800b312:	f04f 0300 	mov.w	r3, #0
 800b316:	00cb      	lsls	r3, r1, #3
 800b318:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800b31c:	00c2      	lsls	r2, r0, #3
 800b31e:	4623      	mov	r3, r4
 800b320:	4618      	mov	r0, r3
 800b322:	f04f 0100 	mov.w	r1, #0
 800b326:	f04f 0200 	mov.w	r2, #0
 800b32a:	f04f 0300 	mov.w	r3, #0
 800b32e:	00cb      	lsls	r3, r1, #3
 800b330:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800b334:	00c2      	lsls	r2, r0, #3
 800b336:	4623      	mov	r3, r4
 800b338:	3307      	adds	r3, #7
 800b33a:	08db      	lsrs	r3, r3, #3
 800b33c:	00db      	lsls	r3, r3, #3
 800b33e:	ebad 0d03 	sub.w	sp, sp, r3
 800b342:	ab02      	add	r3, sp, #8
 800b344:	3300      	adds	r3, #0
 800b346:	61bb      	str	r3, [r7, #24]
    uint8_t cmd_buf[size + 1 + SX126X_OFFSET_READ_BUFFER];
 800b348:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b34c:	1cdc      	adds	r4, r3, #3
 800b34e:	1e63      	subs	r3, r4, #1
 800b350:	617b      	str	r3, [r7, #20]
 800b352:	4623      	mov	r3, r4
 800b354:	4618      	mov	r0, r3
 800b356:	f04f 0100 	mov.w	r1, #0
 800b35a:	f04f 0200 	mov.w	r2, #0
 800b35e:	f04f 0300 	mov.w	r3, #0
 800b362:	00cb      	lsls	r3, r1, #3
 800b364:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800b368:	00c2      	lsls	r2, r0, #3
 800b36a:	4623      	mov	r3, r4
 800b36c:	4618      	mov	r0, r3
 800b36e:	f04f 0100 	mov.w	r1, #0
 800b372:	f04f 0200 	mov.w	r2, #0
 800b376:	f04f 0300 	mov.w	r3, #0
 800b37a:	00cb      	lsls	r3, r1, #3
 800b37c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800b380:	00c2      	lsls	r2, r0, #3
 800b382:	4623      	mov	r3, r4
 800b384:	3307      	adds	r3, #7
 800b386:	08db      	lsrs	r3, r3, #3
 800b388:	00db      	lsls	r3, r3, #3
 800b38a:	ebad 0d03 	sub.w	sp, sp, r3
 800b38e:	ab02      	add	r3, sp, #8
 800b390:	3300      	adds	r3, #0
 800b392:	613b      	str	r3, [r7, #16]

    for (uint8_t i=2; i<size+1+SX126X_OFFSET_READ_BUFFER; i++){
 800b394:	2302      	movs	r3, #2
 800b396:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800b39a:	e009      	b.n	800b3b0 <sx126x_read_buffer+0xe0>
        cmd_buf[i] = 0x00;
 800b39c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800b3a0:	693a      	ldr	r2, [r7, #16]
 800b3a2:	2100      	movs	r1, #0
 800b3a4:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i=2; i<size+1+SX126X_OFFSET_READ_BUFFER; i++){
 800b3a6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800b3aa:	3301      	adds	r3, #1
 800b3ac:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800b3b0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b3b4:	1c9a      	adds	r2, r3, #2
 800b3b6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800b3ba:	429a      	cmp	r2, r3
 800b3bc:	daee      	bge.n	800b39c <sx126x_read_buffer+0xcc>
    }

    cmd_buf[0] = SX126X_READ_BUFFER;
 800b3be:	693b      	ldr	r3, [r7, #16]
 800b3c0:	221e      	movs	r2, #30
 800b3c2:	701a      	strb	r2, [r3, #0]
    cmd_buf[1] = offset;
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800b3ca:	705a      	strb	r2, [r3, #1]

    status = ( sx126x_status_t ) sx126x_hal_read( context, cmd_buf, SX126X_OFFSET_READ_BUFFER + size, received_buf,  SX126X_OFFSET_READ_BUFFER);
 800b3cc:	6939      	ldr	r1, [r7, #16]
 800b3ce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b3d2:	b29b      	uxth	r3, r3
 800b3d4:	3302      	adds	r3, #2
 800b3d6:	b29a      	uxth	r2, r3
 800b3d8:	69bb      	ldr	r3, [r7, #24]
 800b3da:	2002      	movs	r0, #2
 800b3dc:	9000      	str	r0, [sp, #0]
 800b3de:	6878      	ldr	r0, [r7, #4]
 800b3e0:	f7ff fb36 	bl	800aa50 <sx126x_hal_read>
 800b3e4:	4603      	mov	r3, r0
 800b3e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if (status == SX126X_STATUS_OK) {
 800b3ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d11c      	bne.n	800b42c <sx126x_read_buffer+0x15c>
        status = received_buf[0];
 800b3f2:	69bb      	ldr	r3, [r7, #24]
 800b3f4:	781b      	ldrb	r3, [r3, #0]
 800b3f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        //CO U LD T R Y T O U SE SPRINTF
        for (uint8_t i=1; i<=size; i++){
 800b3fa:	2301      	movs	r3, #1
 800b3fc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b400:	e00e      	b.n	800b420 <sx126x_read_buffer+0x150>
            buffer[i-1] = received_buf[i];
 800b402:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800b406:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b40a:	3b01      	subs	r3, #1
 800b40c:	6839      	ldr	r1, [r7, #0]
 800b40e:	440b      	add	r3, r1
 800b410:	69b9      	ldr	r1, [r7, #24]
 800b412:	5c8a      	ldrb	r2, [r1, r2]
 800b414:	701a      	strb	r2, [r3, #0]
        for (uint8_t i=1; i<=size; i++){
 800b416:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b41a:	3301      	adds	r3, #1
 800b41c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b420:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800b424:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b428:	429a      	cmp	r2, r3
 800b42a:	d9ea      	bls.n	800b402 <sx126x_read_buffer+0x132>
        }
    }
    //ADD FUCKING RETURN STATUS FROM RECEIVED_BUF[0]
    return status;
 800b42c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b430:	46ad      	mov	sp, r5
}
 800b432:	4618      	mov	r0, r3
 800b434:	3728      	adds	r7, #40	; 0x28
 800b436:	46bd      	mov	sp, r7
 800b438:	bdb0      	pop	{r4, r5, r7, pc}
 800b43a:	bf00      	nop
 800b43c:	200006c0 	.word	0x200006c0

0800b440 <sx126x_set_dio_irq_params>:
//
// DIO and IRQ Control Functions
//
sx126x_status_t sx126x_set_dio_irq_params( const void* context, const uint16_t irq_mask, const uint16_t dio1_mask,
                                           const uint16_t dio2_mask, const uint16_t dio3_mask )
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b08a      	sub	sp, #40	; 0x28
 800b444:	af02      	add	r7, sp, #8
 800b446:	60f8      	str	r0, [r7, #12]
 800b448:	4608      	mov	r0, r1
 800b44a:	4611      	mov	r1, r2
 800b44c:	461a      	mov	r2, r3
 800b44e:	4603      	mov	r3, r0
 800b450:	817b      	strh	r3, [r7, #10]
 800b452:	460b      	mov	r3, r1
 800b454:	813b      	strh	r3, [r7, #8]
 800b456:	4613      	mov	r3, r2
 800b458:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = { 0 };
 800b45a:	2300      	movs	r3, #0
 800b45c:	617b      	str	r3, [r7, #20]
 800b45e:	f107 0318 	add.w	r3, r7, #24
 800b462:	2200      	movs	r2, #0
 800b464:	601a      	str	r2, [r3, #0]
 800b466:	711a      	strb	r2, [r3, #4]

    buf[0] = SX126X_SET_DIO_IRQ_PARAMS;
 800b468:	2308      	movs	r3, #8
 800b46a:	753b      	strb	r3, [r7, #20]

    buf[1] = ( uint8_t )( irq_mask >> 8 );
 800b46c:	897b      	ldrh	r3, [r7, #10]
 800b46e:	0a1b      	lsrs	r3, r3, #8
 800b470:	b29b      	uxth	r3, r3
 800b472:	b2db      	uxtb	r3, r3
 800b474:	757b      	strb	r3, [r7, #21]
    buf[2] = ( uint8_t )( irq_mask >> 0 );
 800b476:	897b      	ldrh	r3, [r7, #10]
 800b478:	b2db      	uxtb	r3, r3
 800b47a:	75bb      	strb	r3, [r7, #22]

    buf[3] = ( uint8_t )( dio1_mask >> 8 );
 800b47c:	893b      	ldrh	r3, [r7, #8]
 800b47e:	0a1b      	lsrs	r3, r3, #8
 800b480:	b29b      	uxth	r3, r3
 800b482:	b2db      	uxtb	r3, r3
 800b484:	75fb      	strb	r3, [r7, #23]
    buf[4] = ( uint8_t )( dio1_mask >> 0 );
 800b486:	893b      	ldrh	r3, [r7, #8]
 800b488:	b2db      	uxtb	r3, r3
 800b48a:	763b      	strb	r3, [r7, #24]

    buf[5] = ( uint8_t )( dio2_mask >> 8 );
 800b48c:	88fb      	ldrh	r3, [r7, #6]
 800b48e:	0a1b      	lsrs	r3, r3, #8
 800b490:	b29b      	uxth	r3, r3
 800b492:	b2db      	uxtb	r3, r3
 800b494:	767b      	strb	r3, [r7, #25]
    buf[6] = ( uint8_t )( dio2_mask >> 0 );
 800b496:	88fb      	ldrh	r3, [r7, #6]
 800b498:	b2db      	uxtb	r3, r3
 800b49a:	76bb      	strb	r3, [r7, #26]

    buf[7] = ( uint8_t )( dio3_mask >> 8 );
 800b49c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b49e:	0a1b      	lsrs	r3, r3, #8
 800b4a0:	b29b      	uxth	r3, r3
 800b4a2:	b2db      	uxtb	r3, r3
 800b4a4:	76fb      	strb	r3, [r7, #27]
    buf[8] = ( uint8_t )( dio3_mask >> 0 );
 800b4a6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b4a8:	b2db      	uxtb	r3, r3
 800b4aa:	773b      	strb	r3, [r7, #28]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO_IRQ_PARAMS, 0, 0 );
 800b4ac:	f107 0114 	add.w	r1, r7, #20
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	9300      	str	r3, [sp, #0]
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	2209      	movs	r2, #9
 800b4b8:	68f8      	ldr	r0, [r7, #12]
 800b4ba:	f7ff fa87 	bl	800a9cc <sx126x_hal_write>
 800b4be:	4603      	mov	r3, r0
}
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	3720      	adds	r7, #32
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	bd80      	pop	{r7, pc}

0800b4c8 <sx126x_get_irq_status>:

sx126x_status_t sx126x_get_irq_status( const void* context, sx126x_irq_mask_t* irq )
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	b088      	sub	sp, #32
 800b4cc:	af02      	add	r7, sp, #8
 800b4ce:	6078      	str	r0, [r7, #4]
 800b4d0:	6039      	str	r1, [r7, #0]
    uint8_t         buf[SX126X_SIZE_GET_IRQ_STATUS]             = { 0x00 }; //0x00 is no operational, its just so that theyre equal
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	613b      	str	r3, [r7, #16]
    uint8_t         received_buf[sizeof( sx126x_irq_mask_t )+1] = { 0x00 };
 800b4d6:	4b14      	ldr	r3, [pc, #80]	; (800b528 <sx126x_get_irq_status+0x60>)
 800b4d8:	881b      	ldrh	r3, [r3, #0]
 800b4da:	81bb      	strh	r3, [r7, #12]
 800b4dc:	2300      	movs	r3, #0
 800b4de:	73bb      	strb	r3, [r7, #14]
    sx126x_status_t status                                      = SX126X_STATUS_ERROR;
 800b4e0:	2303      	movs	r3, #3
 800b4e2:	75fb      	strb	r3, [r7, #23]

    buf[0] = SX126X_GET_IRQ_STATUS;
 800b4e4:	2312      	movs	r3, #18
 800b4e6:	743b      	strb	r3, [r7, #16]

    status = ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_GET_IRQ_STATUS, received_buf,
 800b4e8:	f107 030c 	add.w	r3, r7, #12
 800b4ec:	f107 0110 	add.w	r1, r7, #16
 800b4f0:	2201      	movs	r2, #1
 800b4f2:	9200      	str	r2, [sp, #0]
 800b4f4:	2204      	movs	r2, #4
 800b4f6:	6878      	ldr	r0, [r7, #4]
 800b4f8:	f7ff faaa 	bl	800aa50 <sx126x_hal_read>
 800b4fc:	4603      	mov	r3, r0
 800b4fe:	75fb      	strb	r3, [r7, #23]
                                                  SX126X_OFFSET_GET_IRQ_STATUS );

    if( status == SX126X_STATUS_OK )
 800b500:	7dfb      	ldrb	r3, [r7, #23]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d10b      	bne.n	800b51e <sx126x_get_irq_status+0x56>
    {
        *irq = ( ( sx126x_irq_mask_t ) received_buf[1] << 8 ) | ( ( sx126x_irq_mask_t ) received_buf[2] << 0 );
 800b506:	7b7b      	ldrb	r3, [r7, #13]
 800b508:	021b      	lsls	r3, r3, #8
 800b50a:	b21a      	sxth	r2, r3
 800b50c:	7bbb      	ldrb	r3, [r7, #14]
 800b50e:	b21b      	sxth	r3, r3
 800b510:	4313      	orrs	r3, r2
 800b512:	b21b      	sxth	r3, r3
 800b514:	b29a      	uxth	r2, r3
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	801a      	strh	r2, [r3, #0]
        status = received_buf[0]; //its the status
 800b51a:	7b3b      	ldrb	r3, [r7, #12]
 800b51c:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800b51e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b520:	4618      	mov	r0, r3
 800b522:	3718      	adds	r7, #24
 800b524:	46bd      	mov	sp, r7
 800b526:	bd80      	pop	{r7, pc}
 800b528:	0801d93c 	.word	0x0801d93c

0800b52c <sx126x_clear_irq_status>:

sx126x_status_t sx126x_clear_irq_status( const void* context, const sx126x_irq_mask_t irq_mask )
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b086      	sub	sp, #24
 800b530:	af02      	add	r7, sp, #8
 800b532:	6078      	str	r0, [r7, #4]
 800b534:	460b      	mov	r3, r1
 800b536:	807b      	strh	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_CLR_IRQ_STATUS] = { 0 };
 800b538:	4b0e      	ldr	r3, [pc, #56]	; (800b574 <sx126x_clear_irq_status+0x48>)
 800b53a:	881b      	ldrh	r3, [r3, #0]
 800b53c:	81bb      	strh	r3, [r7, #12]
 800b53e:	2300      	movs	r3, #0
 800b540:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_CLR_IRQ_STATUS;
 800b542:	2302      	movs	r3, #2
 800b544:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t )( irq_mask >> 8 );
 800b546:	887b      	ldrh	r3, [r7, #2]
 800b548:	0a1b      	lsrs	r3, r3, #8
 800b54a:	b29b      	uxth	r3, r3
 800b54c:	b2db      	uxtb	r3, r3
 800b54e:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( irq_mask >> 0 );
 800b550:	887b      	ldrh	r3, [r7, #2]
 800b552:	b2db      	uxtb	r3, r3
 800b554:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CLR_IRQ_STATUS, 0, 0 );
 800b556:	f107 010c 	add.w	r1, r7, #12
 800b55a:	2300      	movs	r3, #0
 800b55c:	9300      	str	r3, [sp, #0]
 800b55e:	2300      	movs	r3, #0
 800b560:	2203      	movs	r2, #3
 800b562:	6878      	ldr	r0, [r7, #4]
 800b564:	f7ff fa32 	bl	800a9cc <sx126x_hal_write>
 800b568:	4603      	mov	r3, r0
}
 800b56a:	4618      	mov	r0, r3
 800b56c:	3710      	adds	r7, #16
 800b56e:	46bd      	mov	sp, r7
 800b570:	bd80      	pop	{r7, pc}
 800b572:	bf00      	nop
 800b574:	0801d93c 	.word	0x0801d93c

0800b578 <sx126x_set_dio2_as_rf_sw_ctrl>:
    }
    return status;
}

sx126x_status_t sx126x_set_dio2_as_rf_sw_ctrl( const void* context, const bool enable )
{
 800b578:	b580      	push	{r7, lr}
 800b57a:	b086      	sub	sp, #24
 800b57c:	af02      	add	r7, sp, #8
 800b57e:	6078      	str	r0, [r7, #4]
 800b580:	460b      	mov	r3, r1
 800b582:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL] = { 0 };
 800b584:	2300      	movs	r3, #0
 800b586:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_DIO2_AS_RF_SWITCH_CTRL;
 800b588:	239d      	movs	r3, #157	; 0x9d
 800b58a:	733b      	strb	r3, [r7, #12]

    buf[1] = ( enable == true ) ? 1 : 0;
 800b58c:	78fb      	ldrb	r3, [r7, #3]
 800b58e:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL, 0, 0 );
 800b590:	f107 010c 	add.w	r1, r7, #12
 800b594:	2300      	movs	r3, #0
 800b596:	9300      	str	r3, [sp, #0]
 800b598:	2300      	movs	r3, #0
 800b59a:	2202      	movs	r2, #2
 800b59c:	6878      	ldr	r0, [r7, #4]
 800b59e:	f7ff fa15 	bl	800a9cc <sx126x_hal_write>
 800b5a2:	4603      	mov	r3, r0
}
 800b5a4:	4618      	mov	r0, r3
 800b5a6:	3710      	adds	r7, #16
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	bd80      	pop	{r7, pc}

0800b5ac <sx126x_set_dio3_as_tcxo_ctrl>:

sx126x_status_t sx126x_set_dio3_as_tcxo_ctrl( const void* context, const sx126x_tcxo_ctrl_voltages_t tcxo_voltage,
                                              const uint32_t timeout )
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b088      	sub	sp, #32
 800b5b0:	af02      	add	r7, sp, #8
 800b5b2:	60f8      	str	r0, [r7, #12]
 800b5b4:	460b      	mov	r3, r1
 800b5b6:	607a      	str	r2, [r7, #4]
 800b5b8:	72fb      	strb	r3, [r7, #11]
    uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = { 0 };
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	613b      	str	r3, [r7, #16]
 800b5be:	2300      	movs	r3, #0
 800b5c0:	753b      	strb	r3, [r7, #20]

    buf[0] = SX126X_SET_DIO3_AS_TCXO_CTRL;
 800b5c2:	2397      	movs	r3, #151	; 0x97
 800b5c4:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t ) tcxo_voltage;
 800b5c6:	7afb      	ldrb	r3, [r7, #11]
 800b5c8:	747b      	strb	r3, [r7, #17]

    buf[2] = ( uint8_t )( timeout >> 16 );
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	0c1b      	lsrs	r3, r3, #16
 800b5ce:	b2db      	uxtb	r3, r3
 800b5d0:	74bb      	strb	r3, [r7, #18]
    buf[3] = ( uint8_t )( timeout >> 8 );
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	0a1b      	lsrs	r3, r3, #8
 800b5d6:	b2db      	uxtb	r3, r3
 800b5d8:	74fb      	strb	r3, [r7, #19]
    buf[4] = ( uint8_t )( timeout >> 0 );
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	b2db      	uxtb	r3, r3
 800b5de:	753b      	strb	r3, [r7, #20]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL, 0, 0 );
 800b5e0:	f107 0110 	add.w	r1, r7, #16
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	9300      	str	r3, [sp, #0]
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	2205      	movs	r2, #5
 800b5ec:	68f8      	ldr	r0, [r7, #12]
 800b5ee:	f7ff f9ed 	bl	800a9cc <sx126x_hal_write>
 800b5f2:	4603      	mov	r3, r0
}
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	3718      	adds	r7, #24
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	bd80      	pop	{r7, pc}

0800b5fc <sx126x_set_rf_freq>:
//
// RF Modulation and Packet-Related Functions
//

sx126x_status_t sx126x_set_rf_freq( const void* context, const uint32_t freq_in_hz )
{
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b084      	sub	sp, #16
 800b600:	af00      	add	r7, sp, #0
 800b602:	6078      	str	r0, [r7, #4]
 800b604:	6039      	str	r1, [r7, #0]
    const uint32_t freq = sx126x_convert_freq_in_hz_to_pll_step( freq_in_hz );
 800b606:	6838      	ldr	r0, [r7, #0]
 800b608:	f000 f95a 	bl	800b8c0 <sx126x_convert_freq_in_hz_to_pll_step>
 800b60c:	60f8      	str	r0, [r7, #12]

    return sx126x_set_rf_freq_in_pll_steps( context, freq );
 800b60e:	68f9      	ldr	r1, [r7, #12]
 800b610:	6878      	ldr	r0, [r7, #4]
 800b612:	f000 f805 	bl	800b620 <sx126x_set_rf_freq_in_pll_steps>
 800b616:	4603      	mov	r3, r0
}
 800b618:	4618      	mov	r0, r3
 800b61a:	3710      	adds	r7, #16
 800b61c:	46bd      	mov	sp, r7
 800b61e:	bd80      	pop	{r7, pc}

0800b620 <sx126x_set_rf_freq_in_pll_steps>:

sx126x_status_t sx126x_set_rf_freq_in_pll_steps( const void* context, const uint32_t freq )
{
 800b620:	b580      	push	{r7, lr}
 800b622:	b086      	sub	sp, #24
 800b624:	af02      	add	r7, sp, #8
 800b626:	6078      	str	r0, [r7, #4]
 800b628:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = { 0 };
 800b62a:	2300      	movs	r3, #0
 800b62c:	60bb      	str	r3, [r7, #8]
 800b62e:	2300      	movs	r3, #0
 800b630:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_RF_FREQUENCY;
 800b632:	2386      	movs	r3, #134	; 0x86
 800b634:	723b      	strb	r3, [r7, #8]

    buf[1] = ( uint8_t )( freq >> 24 );
 800b636:	683b      	ldr	r3, [r7, #0]
 800b638:	0e1b      	lsrs	r3, r3, #24
 800b63a:	b2db      	uxtb	r3, r3
 800b63c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( freq >> 16 );
 800b63e:	683b      	ldr	r3, [r7, #0]
 800b640:	0c1b      	lsrs	r3, r3, #16
 800b642:	b2db      	uxtb	r3, r3
 800b644:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( freq >> 8 );
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	0a1b      	lsrs	r3, r3, #8
 800b64a:	b2db      	uxtb	r3, r3
 800b64c:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( freq >> 0 );
 800b64e:	683b      	ldr	r3, [r7, #0]
 800b650:	b2db      	uxtb	r3, r3
 800b652:	733b      	strb	r3, [r7, #12]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RF_FREQUENCY, 0, 0 );
 800b654:	f107 0108 	add.w	r1, r7, #8
 800b658:	2300      	movs	r3, #0
 800b65a:	9300      	str	r3, [sp, #0]
 800b65c:	2300      	movs	r3, #0
 800b65e:	2205      	movs	r2, #5
 800b660:	6878      	ldr	r0, [r7, #4]
 800b662:	f7ff f9b3 	bl	800a9cc <sx126x_hal_write>
 800b666:	4603      	mov	r3, r0
}
 800b668:	4618      	mov	r0, r3
 800b66a:	3710      	adds	r7, #16
 800b66c:	46bd      	mov	sp, r7
 800b66e:	bd80      	pop	{r7, pc}

0800b670 <sx126x_set_pkt_type>:

sx126x_status_t sx126x_set_pkt_type( const void* context, const sx126x_pkt_type_t pkt_type )
{
 800b670:	b580      	push	{r7, lr}
 800b672:	b086      	sub	sp, #24
 800b674:	af02      	add	r7, sp, #8
 800b676:	6078      	str	r0, [r7, #4]
 800b678:	460b      	mov	r3, r1
 800b67a:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_PKT_TYPE] = { 0 };
 800b67c:	2300      	movs	r3, #0
 800b67e:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_PKT_TYPE;
 800b680:	238a      	movs	r3, #138	; 0x8a
 800b682:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) pkt_type;
 800b684:	78fb      	ldrb	r3, [r7, #3]
 800b686:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_TYPE, 0, 0 );
 800b688:	f107 010c 	add.w	r1, r7, #12
 800b68c:	2300      	movs	r3, #0
 800b68e:	9300      	str	r3, [sp, #0]
 800b690:	2300      	movs	r3, #0
 800b692:	2202      	movs	r2, #2
 800b694:	6878      	ldr	r0, [r7, #4]
 800b696:	f7ff f999 	bl	800a9cc <sx126x_hal_write>
 800b69a:	4603      	mov	r3, r0
}
 800b69c:	4618      	mov	r0, r3
 800b69e:	3710      	adds	r7, #16
 800b6a0:	46bd      	mov	sp, r7
 800b6a2:	bd80      	pop	{r7, pc}

0800b6a4 <sx126x_set_tx_params>:

    return status;
}

sx126x_status_t sx126x_set_tx_params( const void* context, const int8_t pwr_in_dbm, const sx126x_ramp_time_t ramp_time )
{
 800b6a4:	b580      	push	{r7, lr}
 800b6a6:	b086      	sub	sp, #24
 800b6a8:	af02      	add	r7, sp, #8
 800b6aa:	6078      	str	r0, [r7, #4]
 800b6ac:	460b      	mov	r3, r1
 800b6ae:	70fb      	strb	r3, [r7, #3]
 800b6b0:	4613      	mov	r3, r2
 800b6b2:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_SET_TX_PARAMS] = { 0 };
 800b6b4:	4b0c      	ldr	r3, [pc, #48]	; (800b6e8 <sx126x_set_tx_params+0x44>)
 800b6b6:	881b      	ldrh	r3, [r3, #0]
 800b6b8:	81bb      	strh	r3, [r7, #12]
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_SET_TX_PARAMS;
 800b6be:	238e      	movs	r3, #142	; 0x8e
 800b6c0:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) pwr_in_dbm;
 800b6c2:	78fb      	ldrb	r3, [r7, #3]
 800b6c4:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t ) ramp_time;
 800b6c6:	78bb      	ldrb	r3, [r7, #2]
 800b6c8:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_PARAMS, 0, 0 );
 800b6ca:	f107 010c 	add.w	r1, r7, #12
 800b6ce:	2300      	movs	r3, #0
 800b6d0:	9300      	str	r3, [sp, #0]
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	2203      	movs	r2, #3
 800b6d6:	6878      	ldr	r0, [r7, #4]
 800b6d8:	f7ff f978 	bl	800a9cc <sx126x_hal_write>
 800b6dc:	4603      	mov	r3, r0
}
 800b6de:	4618      	mov	r0, r3
 800b6e0:	3710      	adds	r7, #16
 800b6e2:	46bd      	mov	sp, r7
 800b6e4:	bd80      	pop	{r7, pc}
 800b6e6:	bf00      	nop
 800b6e8:	0801d93c 	.word	0x0801d93c

0800b6ec <sx126x_set_lora_mod_params>:
    }
    return status;
}

sx126x_status_t sx126x_set_lora_mod_params( const void* context, const sx126x_mod_params_lora_t* params )
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b086      	sub	sp, #24
 800b6f0:	af02      	add	r7, sp, #8
 800b6f2:	6078      	str	r0, [r7, #4]
 800b6f4:	6039      	str	r1, [r7, #0]
    sx126x_status_t status = SX126X_STATUS_ERROR;
 800b6f6:	2303      	movs	r3, #3
 800b6f8:	73fb      	strb	r3, [r7, #15]

    uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = { 0 };
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	60bb      	str	r3, [r7, #8]
 800b6fe:	2300      	movs	r3, #0
 800b700:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_MODULATION_PARAMS;
 800b702:	238b      	movs	r3, #139	; 0x8b
 800b704:	723b      	strb	r3, [r7, #8]

    buf[1] = ( uint8_t )( params->sf );
 800b706:	683b      	ldr	r3, [r7, #0]
 800b708:	781b      	ldrb	r3, [r3, #0]
 800b70a:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( params->bw );
 800b70c:	683b      	ldr	r3, [r7, #0]
 800b70e:	785b      	ldrb	r3, [r3, #1]
 800b710:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( params->cr );
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	789b      	ldrb	r3, [r3, #2]
 800b716:	72fb      	strb	r3, [r7, #11]
    buf[4] = params->ldro & 0x01;
 800b718:	683b      	ldr	r3, [r7, #0]
 800b71a:	78db      	ldrb	r3, [r3, #3]
 800b71c:	f003 0301 	and.w	r3, r3, #1
 800b720:	b2db      	uxtb	r3, r3
 800b722:	733b      	strb	r3, [r7, #12]

    status = ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_MODULATION_PARAMS_LORA, 0, 0 );
 800b724:	f107 0108 	add.w	r1, r7, #8
 800b728:	2300      	movs	r3, #0
 800b72a:	9300      	str	r3, [sp, #0]
 800b72c:	2300      	movs	r3, #0
 800b72e:	2205      	movs	r2, #5
 800b730:	6878      	ldr	r0, [r7, #4]
 800b732:	f7ff f94b 	bl	800a9cc <sx126x_hal_write>
 800b736:	4603      	mov	r3, r0
 800b738:	73fb      	strb	r3, [r7, #15]
        status = sx126x_tx_modulation_workaround( context, SX126X_PKT_TYPE_LORA, params->bw );
        // WORKAROUND END
    }
    */

    return status;
 800b73a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b73c:	4618      	mov	r0, r3
 800b73e:	3710      	adds	r7, #16
 800b740:	46bd      	mov	sp, r7
 800b742:	bd80      	pop	{r7, pc}

0800b744 <sx126x_set_lora_pkt_params>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_PARAMS_GFSK, 0, 0 );
}

sx126x_status_t sx126x_set_lora_pkt_params( const void* context, const sx126x_pkt_params_lora_t* params )
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b088      	sub	sp, #32
 800b748:	af02      	add	r7, sp, #8
 800b74a:	6078      	str	r0, [r7, #4]
 800b74c:	6039      	str	r1, [r7, #0]
    sx126x_status_t status = SX126X_STATUS_ERROR;
 800b74e:	2303      	movs	r3, #3
 800b750:	75fb      	strb	r3, [r7, #23]

    uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = { 0 };
 800b752:	2300      	movs	r3, #0
 800b754:	613b      	str	r3, [r7, #16]
 800b756:	f107 0314 	add.w	r3, r7, #20
 800b75a:	2100      	movs	r1, #0
 800b75c:	460a      	mov	r2, r1
 800b75e:	801a      	strh	r2, [r3, #0]
 800b760:	460a      	mov	r2, r1
 800b762:	709a      	strb	r2, [r3, #2]

    buf[0] = SX126X_SET_PKT_PARAMS;
 800b764:	238c      	movs	r3, #140	; 0x8c
 800b766:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t )( params->preamble_len_in_symb >> 8 );
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	881b      	ldrh	r3, [r3, #0]
 800b76c:	0a1b      	lsrs	r3, r3, #8
 800b76e:	b29b      	uxth	r3, r3
 800b770:	b2db      	uxtb	r3, r3
 800b772:	747b      	strb	r3, [r7, #17]
    buf[2] = ( uint8_t )( params->preamble_len_in_symb >> 0 );
 800b774:	683b      	ldr	r3, [r7, #0]
 800b776:	881b      	ldrh	r3, [r3, #0]
 800b778:	b2db      	uxtb	r3, r3
 800b77a:	74bb      	strb	r3, [r7, #18]
    buf[3] = ( uint8_t )( params->header_type );
 800b77c:	683b      	ldr	r3, [r7, #0]
 800b77e:	789b      	ldrb	r3, [r3, #2]
 800b780:	74fb      	strb	r3, [r7, #19]
    buf[4] = params->pld_len_in_bytes;
 800b782:	683b      	ldr	r3, [r7, #0]
 800b784:	78db      	ldrb	r3, [r3, #3]
 800b786:	753b      	strb	r3, [r7, #20]
    buf[5] = ( uint8_t )( params->crc_is_on ? 1 : 0 );
 800b788:	683b      	ldr	r3, [r7, #0]
 800b78a:	791b      	ldrb	r3, [r3, #4]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d001      	beq.n	800b794 <sx126x_set_lora_pkt_params+0x50>
 800b790:	2301      	movs	r3, #1
 800b792:	e000      	b.n	800b796 <sx126x_set_lora_pkt_params+0x52>
 800b794:	2300      	movs	r3, #0
 800b796:	757b      	strb	r3, [r7, #21]
    buf[6] = ( uint8_t )( params->invert_iq_is_on ? 1 : 0 );
 800b798:	683b      	ldr	r3, [r7, #0]
 800b79a:	795b      	ldrb	r3, [r3, #5]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d001      	beq.n	800b7a4 <sx126x_set_lora_pkt_params+0x60>
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	e000      	b.n	800b7a6 <sx126x_set_lora_pkt_params+0x62>
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	75bb      	strb	r3, [r7, #22]

    status = ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_PARAMS_LORA, 0, 0 );
 800b7a8:	f107 0110 	add.w	r1, r7, #16
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	9300      	str	r3, [sp, #0]
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	2207      	movs	r2, #7
 800b7b4:	6878      	ldr	r0, [r7, #4]
 800b7b6:	f7ff f909 	bl	800a9cc <sx126x_hal_write>
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	75fb      	strb	r3, [r7, #23]

    // WORKAROUND - Optimizing the Inverted IQ Operation, see datasheet DS_SX1261-2_V1.2 15.4
    if( status == SX126X_STATUS_OK )
 800b7be:	7dfb      	ldrb	r3, [r7, #23]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d127      	bne.n	800b814 <sx126x_set_lora_pkt_params+0xd0>
    {
        uint8_t reg_value = 0;
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	73fb      	strb	r3, [r7, #15]

        status = sx126x_read_register( context, SX126X_REG_IRQ_POLARITY, &reg_value, 1 );
 800b7c8:	f107 020f 	add.w	r2, r7, #15
 800b7cc:	2301      	movs	r3, #1
 800b7ce:	f240 7136 	movw	r1, #1846	; 0x736
 800b7d2:	6878      	ldr	r0, [r7, #4]
 800b7d4:	f7ff fd34 	bl	800b240 <sx126x_read_register>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	75fb      	strb	r3, [r7, #23]
        if( status == SX126X_STATUS_OK )
 800b7dc:	7dfb      	ldrb	r3, [r7, #23]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d118      	bne.n	800b814 <sx126x_set_lora_pkt_params+0xd0>
        {
            if( params->invert_iq_is_on == true )
 800b7e2:	683b      	ldr	r3, [r7, #0]
 800b7e4:	795b      	ldrb	r3, [r3, #5]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d005      	beq.n	800b7f6 <sx126x_set_lora_pkt_params+0xb2>
            {
                reg_value &= ~( 1 << 2 );  // Bit 2 set to 0 when using inverted IQ polarity
 800b7ea:	7bfb      	ldrb	r3, [r7, #15]
 800b7ec:	f023 0304 	bic.w	r3, r3, #4
 800b7f0:	b2db      	uxtb	r3, r3
 800b7f2:	73fb      	strb	r3, [r7, #15]
 800b7f4:	e004      	b.n	800b800 <sx126x_set_lora_pkt_params+0xbc>
            }
            else
            {
                reg_value |= ( 1 << 2 );  // Bit 2 set to 1 when using standard IQ polarity
 800b7f6:	7bfb      	ldrb	r3, [r7, #15]
 800b7f8:	f043 0304 	orr.w	r3, r3, #4
 800b7fc:	b2db      	uxtb	r3, r3
 800b7fe:	73fb      	strb	r3, [r7, #15]
            }
            status = sx126x_write_register( context, SX126X_REG_IRQ_POLARITY, &reg_value, 1 );
 800b800:	f107 020f 	add.w	r2, r7, #15
 800b804:	2301      	movs	r3, #1
 800b806:	f240 7136 	movw	r1, #1846	; 0x736
 800b80a:	6878      	ldr	r0, [r7, #4]
 800b80c:	f7ff fcee 	bl	800b1ec <sx126x_write_register>
 800b810:	4603      	mov	r3, r0
 800b812:	75fb      	strb	r3, [r7, #23]
        }
    }
    // WORKAROUND END

    return status;
 800b814:	7dfb      	ldrb	r3, [r7, #23]
}
 800b816:	4618      	mov	r0, r3
 800b818:	3718      	adds	r7, #24
 800b81a:	46bd      	mov	sp, r7
 800b81c:	bd80      	pop	{r7, pc}
	...

0800b820 <sx126x_set_buffer_base_address>:
    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_CAD_PARAMS, 0, 0 );
}

sx126x_status_t sx126x_set_buffer_base_address( const void* context, const uint8_t tx_base_address,
                                                const uint8_t rx_base_address )
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b086      	sub	sp, #24
 800b824:	af02      	add	r7, sp, #8
 800b826:	6078      	str	r0, [r7, #4]
 800b828:	460b      	mov	r3, r1
 800b82a:	70fb      	strb	r3, [r7, #3]
 800b82c:	4613      	mov	r3, r2
 800b82e:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_SET_BUFFER_BASE_ADDRESS] = { 0 };
 800b830:	4b0c      	ldr	r3, [pc, #48]	; (800b864 <sx126x_set_buffer_base_address+0x44>)
 800b832:	881b      	ldrh	r3, [r3, #0]
 800b834:	81bb      	strh	r3, [r7, #12]
 800b836:	2300      	movs	r3, #0
 800b838:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_SET_BUFFER_BASE_ADDRESS;
 800b83a:	238f      	movs	r3, #143	; 0x8f
 800b83c:	733b      	strb	r3, [r7, #12]

    buf[1] = tx_base_address;
 800b83e:	78fb      	ldrb	r3, [r7, #3]
 800b840:	737b      	strb	r3, [r7, #13]
    buf[2] = rx_base_address;
 800b842:	78bb      	ldrb	r3, [r7, #2]
 800b844:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_BUFFER_BASE_ADDRESS, 0, 0 );
 800b846:	f107 010c 	add.w	r1, r7, #12
 800b84a:	2300      	movs	r3, #0
 800b84c:	9300      	str	r3, [sp, #0]
 800b84e:	2300      	movs	r3, #0
 800b850:	2203      	movs	r2, #3
 800b852:	6878      	ldr	r0, [r7, #4]
 800b854:	f7ff f8ba 	bl	800a9cc <sx126x_hal_write>
 800b858:	4603      	mov	r3, r0
}
 800b85a:	4618      	mov	r0, r3
 800b85c:	3710      	adds	r7, #16
 800b85e:	46bd      	mov	sp, r7
 800b860:	bd80      	pop	{r7, pc}
 800b862:	bf00      	nop
 800b864:	0801d93c 	.word	0x0801d93c

0800b868 <sx126x_get_rx_buffer_status>:

    return status;
}

sx126x_status_t sx126x_get_rx_buffer_status( const void* context, sx126x_rx_buffer_status_t* rx_buffer_status )
{
 800b868:	b580      	push	{r7, lr}
 800b86a:	b088      	sub	sp, #32
 800b86c:	af02      	add	r7, sp, #8
 800b86e:	6078      	str	r0, [r7, #4]
 800b870:	6039      	str	r1, [r7, #0]
    uint8_t         buf[SX126X_SIZE_GET_RX_BUFFER_STATUS]               = { 0x00 };
 800b872:	2300      	movs	r3, #0
 800b874:	613b      	str	r3, [r7, #16]
    uint8_t         status_local[sizeof( sx126x_rx_buffer_status_t )+1] = { 0x00 };
 800b876:	4b11      	ldr	r3, [pc, #68]	; (800b8bc <sx126x_get_rx_buffer_status+0x54>)
 800b878:	881b      	ldrh	r3, [r3, #0]
 800b87a:	81bb      	strh	r3, [r7, #12]
 800b87c:	2300      	movs	r3, #0
 800b87e:	73bb      	strb	r3, [r7, #14]
    sx126x_status_t status                                              = SX126X_STATUS_ERROR;
 800b880:	2303      	movs	r3, #3
 800b882:	75fb      	strb	r3, [r7, #23]

    buf[0] = SX126X_GET_RX_BUFFER_STATUS;
 800b884:	2313      	movs	r3, #19
 800b886:	743b      	strb	r3, [r7, #16]

    status = ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_GET_RX_BUFFER_STATUS, status_local,
 800b888:	f107 030c 	add.w	r3, r7, #12
 800b88c:	f107 0110 	add.w	r1, r7, #16
 800b890:	2201      	movs	r2, #1
 800b892:	9200      	str	r2, [sp, #0]
 800b894:	2204      	movs	r2, #4
 800b896:	6878      	ldr	r0, [r7, #4]
 800b898:	f7ff f8da 	bl	800aa50 <sx126x_hal_read>
 800b89c:	4603      	mov	r3, r0
 800b89e:	75fb      	strb	r3, [r7, #23]
                                                  SX126X_OFFSET_GET_RX_BUFFER_STATUS );

    if( status == SX126X_STATUS_OK )
 800b8a0:	7dfb      	ldrb	r3, [r7, #23]
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d105      	bne.n	800b8b2 <sx126x_get_rx_buffer_status+0x4a>
    {
        rx_buffer_status->pld_len_in_bytes     = status_local[1];
 800b8a6:	7b7a      	ldrb	r2, [r7, #13]
 800b8a8:	683b      	ldr	r3, [r7, #0]
 800b8aa:	701a      	strb	r2, [r3, #0]
        rx_buffer_status->buffer_start_pointer = status_local[2];
 800b8ac:	7bba      	ldrb	r2, [r7, #14]
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	705a      	strb	r2, [r3, #1]
    }

    return (sx126x_status_t) status_local[0];
 800b8b2:	7b3b      	ldrb	r3, [r7, #12]
}
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	3718      	adds	r7, #24
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	bd80      	pop	{r7, pc}
 800b8bc:	0801d93c 	.word	0x0801d93c

0800b8c0 <sx126x_convert_freq_in_hz_to_pll_step>:

    return status;
}

uint32_t sx126x_convert_freq_in_hz_to_pll_step( uint32_t freq_in_hz )
{
 800b8c0:	b480      	push	{r7}
 800b8c2:	b085      	sub	sp, #20
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
    uint32_t steps_int;
    uint32_t steps_frac;

    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    steps_int  = freq_in_hz / SX126X_PLL_STEP_SCALED;
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	4a0f      	ldr	r2, [pc, #60]	; (800b908 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 800b8cc:	fba2 2303 	umull	r2, r3, r2, r3
 800b8d0:	0b1b      	lsrs	r3, r3, #12
 800b8d2:	60fb      	str	r3, [r7, #12]
    steps_frac = freq_in_hz - ( steps_int * SX126X_PLL_STEP_SCALED );
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	f643 5209 	movw	r2, #15625	; 0x3d09
 800b8da:	fb02 f303 	mul.w	r3, r2, r3
 800b8de:	687a      	ldr	r2, [r7, #4]
 800b8e0:	1ad3      	subs	r3, r2, r3
 800b8e2:	60bb      	str	r3, [r7, #8]

    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	039a      	lsls	r2, r3, #14
           ( ( ( steps_frac << SX126X_PLL_STEP_SHIFT_AMOUNT ) + ( SX126X_PLL_STEP_SCALED >> 1 ) ) /
 800b8e8:	68bb      	ldr	r3, [r7, #8]
 800b8ea:	039b      	lsls	r3, r3, #14
 800b8ec:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 800b8f0:	3304      	adds	r3, #4
 800b8f2:	4905      	ldr	r1, [pc, #20]	; (800b908 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 800b8f4:	fba1 1303 	umull	r1, r3, r1, r3
 800b8f8:	0b1b      	lsrs	r3, r3, #12
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 800b8fa:	4413      	add	r3, r2
             SX126X_PLL_STEP_SCALED );
}
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	3714      	adds	r7, #20
 800b900:	46bd      	mov	sp, r7
 800b902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b906:	4770      	bx	lr
 800b908:	431bde83 	.word	0x431bde83

0800b90c <sx126x_convert_timeout_in_ms_to_rtc_step>:

uint32_t sx126x_convert_timeout_in_ms_to_rtc_step( uint32_t timeout_in_ms )
{
 800b90c:	b480      	push	{r7}
 800b90e:	b083      	sub	sp, #12
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
    return ( uint32_t )( timeout_in_ms * ( SX126X_RTC_FREQ_IN_HZ / 1000 ) );
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	019b      	lsls	r3, r3, #6
}
 800b918:	4618      	mov	r0, r3
 800b91a:	370c      	adds	r7, #12
 800b91c:	46bd      	mov	sp, r7
 800b91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b922:	4770      	bx	lr

0800b924 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b924:	b580      	push	{r7, lr}
 800b926:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800b928:	4b0e      	ldr	r3, [pc, #56]	; (800b964 <HAL_Init+0x40>)
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	4a0d      	ldr	r2, [pc, #52]	; (800b964 <HAL_Init+0x40>)
 800b92e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b932:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800b934:	4b0b      	ldr	r3, [pc, #44]	; (800b964 <HAL_Init+0x40>)
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	4a0a      	ldr	r2, [pc, #40]	; (800b964 <HAL_Init+0x40>)
 800b93a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b93e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800b940:	4b08      	ldr	r3, [pc, #32]	; (800b964 <HAL_Init+0x40>)
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	4a07      	ldr	r2, [pc, #28]	; (800b964 <HAL_Init+0x40>)
 800b946:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b94a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b94c:	2003      	movs	r0, #3
 800b94e:	f000 fd30 	bl	800c3b2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800b952:	2000      	movs	r0, #0
 800b954:	f7f7 fcb6 	bl	80032c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800b958:	f7f7 fc88 	bl	800326c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800b95c:	2300      	movs	r3, #0
}
 800b95e:	4618      	mov	r0, r3
 800b960:	bd80      	pop	{r7, pc}
 800b962:	bf00      	nop
 800b964:	40023c00 	.word	0x40023c00

0800b968 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b968:	b480      	push	{r7}
 800b96a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800b96c:	4b06      	ldr	r3, [pc, #24]	; (800b988 <HAL_IncTick+0x20>)
 800b96e:	781b      	ldrb	r3, [r3, #0]
 800b970:	461a      	mov	r2, r3
 800b972:	4b06      	ldr	r3, [pc, #24]	; (800b98c <HAL_IncTick+0x24>)
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	4413      	add	r3, r2
 800b978:	4a04      	ldr	r2, [pc, #16]	; (800b98c <HAL_IncTick+0x24>)
 800b97a:	6013      	str	r3, [r2, #0]
}
 800b97c:	bf00      	nop
 800b97e:	46bd      	mov	sp, r7
 800b980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b984:	4770      	bx	lr
 800b986:	bf00      	nop
 800b988:	200000d0 	.word	0x200000d0
 800b98c:	20006134 	.word	0x20006134

0800b990 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b990:	b480      	push	{r7}
 800b992:	af00      	add	r7, sp, #0
  return uwTick;
 800b994:	4b03      	ldr	r3, [pc, #12]	; (800b9a4 <HAL_GetTick+0x14>)
 800b996:	681b      	ldr	r3, [r3, #0]
}
 800b998:	4618      	mov	r0, r3
 800b99a:	46bd      	mov	sp, r7
 800b99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a0:	4770      	bx	lr
 800b9a2:	bf00      	nop
 800b9a4:	20006134 	.word	0x20006134

0800b9a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b084      	sub	sp, #16
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b9b0:	f7ff ffee 	bl	800b990 <HAL_GetTick>
 800b9b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9c0:	d005      	beq.n	800b9ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800b9c2:	4b0a      	ldr	r3, [pc, #40]	; (800b9ec <HAL_Delay+0x44>)
 800b9c4:	781b      	ldrb	r3, [r3, #0]
 800b9c6:	461a      	mov	r2, r3
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	4413      	add	r3, r2
 800b9cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800b9ce:	bf00      	nop
 800b9d0:	f7ff ffde 	bl	800b990 <HAL_GetTick>
 800b9d4:	4602      	mov	r2, r0
 800b9d6:	68bb      	ldr	r3, [r7, #8]
 800b9d8:	1ad3      	subs	r3, r2, r3
 800b9da:	68fa      	ldr	r2, [r7, #12]
 800b9dc:	429a      	cmp	r2, r3
 800b9de:	d8f7      	bhi.n	800b9d0 <HAL_Delay+0x28>
  {
  }
}
 800b9e0:	bf00      	nop
 800b9e2:	bf00      	nop
 800b9e4:	3710      	adds	r7, #16
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	bd80      	pop	{r7, pc}
 800b9ea:	bf00      	nop
 800b9ec:	200000d0 	.word	0x200000d0

0800b9f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b084      	sub	sp, #16
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d101      	bne.n	800ba06 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800ba02:	2301      	movs	r3, #1
 800ba04:	e033      	b.n	800ba6e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d109      	bne.n	800ba22 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800ba0e:	6878      	ldr	r0, [r7, #4]
 800ba10:	f7f5 fdb6 	bl	8001580 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2200      	movs	r2, #0
 800ba18:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	2200      	movs	r2, #0
 800ba1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba26:	f003 0310 	and.w	r3, r3, #16
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d118      	bne.n	800ba60 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba32:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800ba36:	f023 0302 	bic.w	r3, r3, #2
 800ba3a:	f043 0202 	orr.w	r2, r3, #2
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800ba42:	6878      	ldr	r0, [r7, #4]
 800ba44:	f000 fae8 	bl	800c018 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba52:	f023 0303 	bic.w	r3, r3, #3
 800ba56:	f043 0201 	orr.w	r2, r3, #1
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	641a      	str	r2, [r3, #64]	; 0x40
 800ba5e:	e001      	b.n	800ba64 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800ba60:	2301      	movs	r3, #1
 800ba62:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	2200      	movs	r2, #0
 800ba68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800ba6c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba6e:	4618      	mov	r0, r3
 800ba70:	3710      	adds	r7, #16
 800ba72:	46bd      	mov	sp, r7
 800ba74:	bd80      	pop	{r7, pc}
	...

0800ba78 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800ba78:	b480      	push	{r7}
 800ba7a:	b085      	sub	sp, #20
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800ba80:	2300      	movs	r3, #0
 800ba82:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ba8a:	2b01      	cmp	r3, #1
 800ba8c:	d101      	bne.n	800ba92 <HAL_ADC_Start+0x1a>
 800ba8e:	2302      	movs	r3, #2
 800ba90:	e0b2      	b.n	800bbf8 <HAL_ADC_Start+0x180>
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	2201      	movs	r2, #1
 800ba96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	689b      	ldr	r3, [r3, #8]
 800baa0:	f003 0301 	and.w	r3, r3, #1
 800baa4:	2b01      	cmp	r3, #1
 800baa6:	d018      	beq.n	800bada <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	689a      	ldr	r2, [r3, #8]
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	f042 0201 	orr.w	r2, r2, #1
 800bab6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800bab8:	4b52      	ldr	r3, [pc, #328]	; (800bc04 <HAL_ADC_Start+0x18c>)
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	4a52      	ldr	r2, [pc, #328]	; (800bc08 <HAL_ADC_Start+0x190>)
 800babe:	fba2 2303 	umull	r2, r3, r2, r3
 800bac2:	0c9a      	lsrs	r2, r3, #18
 800bac4:	4613      	mov	r3, r2
 800bac6:	005b      	lsls	r3, r3, #1
 800bac8:	4413      	add	r3, r2
 800baca:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800bacc:	e002      	b.n	800bad4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800bace:	68bb      	ldr	r3, [r7, #8]
 800bad0:	3b01      	subs	r3, #1
 800bad2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800bad4:	68bb      	ldr	r3, [r7, #8]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d1f9      	bne.n	800bace <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	689b      	ldr	r3, [r3, #8]
 800bae0:	f003 0301 	and.w	r3, r3, #1
 800bae4:	2b01      	cmp	r3, #1
 800bae6:	d17a      	bne.n	800bbde <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800baec:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800baf0:	f023 0301 	bic.w	r3, r3, #1
 800baf4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	685b      	ldr	r3, [r3, #4]
 800bb02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d007      	beq.n	800bb1a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb0e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800bb12:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb1e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bb22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb26:	d106      	bne.n	800bb36 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb2c:	f023 0206 	bic.w	r2, r3, #6
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	645a      	str	r2, [r3, #68]	; 0x44
 800bb34:	e002      	b.n	800bb3c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	2200      	movs	r2, #0
 800bb3a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	2200      	movs	r2, #0
 800bb40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800bb44:	4b31      	ldr	r3, [pc, #196]	; (800bc0c <HAL_ADC_Start+0x194>)
 800bb46:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800bb50:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	685b      	ldr	r3, [r3, #4]
 800bb56:	f003 031f 	and.w	r3, r3, #31
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d12a      	bne.n	800bbb4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	4a2b      	ldr	r2, [pc, #172]	; (800bc10 <HAL_ADC_Start+0x198>)
 800bb64:	4293      	cmp	r3, r2
 800bb66:	d015      	beq.n	800bb94 <HAL_ADC_Start+0x11c>
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	4a29      	ldr	r2, [pc, #164]	; (800bc14 <HAL_ADC_Start+0x19c>)
 800bb6e:	4293      	cmp	r3, r2
 800bb70:	d105      	bne.n	800bb7e <HAL_ADC_Start+0x106>
 800bb72:	4b26      	ldr	r3, [pc, #152]	; (800bc0c <HAL_ADC_Start+0x194>)
 800bb74:	685b      	ldr	r3, [r3, #4]
 800bb76:	f003 031f 	and.w	r3, r3, #31
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d00a      	beq.n	800bb94 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	4a25      	ldr	r2, [pc, #148]	; (800bc18 <HAL_ADC_Start+0x1a0>)
 800bb84:	4293      	cmp	r3, r2
 800bb86:	d136      	bne.n	800bbf6 <HAL_ADC_Start+0x17e>
 800bb88:	4b20      	ldr	r3, [pc, #128]	; (800bc0c <HAL_ADC_Start+0x194>)
 800bb8a:	685b      	ldr	r3, [r3, #4]
 800bb8c:	f003 0310 	and.w	r3, r3, #16
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d130      	bne.n	800bbf6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	689b      	ldr	r3, [r3, #8]
 800bb9a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d129      	bne.n	800bbf6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	689a      	ldr	r2, [r3, #8]
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800bbb0:	609a      	str	r2, [r3, #8]
 800bbb2:	e020      	b.n	800bbf6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	4a15      	ldr	r2, [pc, #84]	; (800bc10 <HAL_ADC_Start+0x198>)
 800bbba:	4293      	cmp	r3, r2
 800bbbc:	d11b      	bne.n	800bbf6 <HAL_ADC_Start+0x17e>
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	689b      	ldr	r3, [r3, #8]
 800bbc4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d114      	bne.n	800bbf6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	689a      	ldr	r2, [r3, #8]
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800bbda:	609a      	str	r2, [r3, #8]
 800bbdc:	e00b      	b.n	800bbf6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbe2:	f043 0210 	orr.w	r2, r3, #16
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bbee:	f043 0201 	orr.w	r2, r3, #1
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800bbf6:	2300      	movs	r3, #0
}
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	3714      	adds	r7, #20
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc02:	4770      	bx	lr
 800bc04:	20000088 	.word	0x20000088
 800bc08:	431bde83 	.word	0x431bde83
 800bc0c:	40012300 	.word	0x40012300
 800bc10:	40012000 	.word	0x40012000
 800bc14:	40012100 	.word	0x40012100
 800bc18:	40012200 	.word	0x40012200

0800bc1c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800bc1c:	b480      	push	{r7}
 800bc1e:	b083      	sub	sp, #12
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bc2a:	2b01      	cmp	r3, #1
 800bc2c:	d101      	bne.n	800bc32 <HAL_ADC_Stop+0x16>
 800bc2e:	2302      	movs	r3, #2
 800bc30:	e021      	b.n	800bc76 <HAL_ADC_Stop+0x5a>
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	2201      	movs	r2, #1
 800bc36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	689a      	ldr	r2, [r3, #8]
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	f022 0201 	bic.w	r2, r2, #1
 800bc48:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	689b      	ldr	r3, [r3, #8]
 800bc50:	f003 0301 	and.w	r3, r3, #1
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d109      	bne.n	800bc6c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc5c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800bc60:	f023 0301 	bic.w	r3, r3, #1
 800bc64:	f043 0201 	orr.w	r2, r3, #1
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2200      	movs	r2, #0
 800bc70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800bc74:	2300      	movs	r3, #0
}
 800bc76:	4618      	mov	r0, r3
 800bc78:	370c      	adds	r7, #12
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc80:	4770      	bx	lr

0800bc82 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800bc82:	b580      	push	{r7, lr}
 800bc84:	b084      	sub	sp, #16
 800bc86:	af00      	add	r7, sp, #0
 800bc88:	6078      	str	r0, [r7, #4]
 800bc8a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	689b      	ldr	r3, [r3, #8]
 800bc96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bc9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bc9e:	d113      	bne.n	800bcc8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	689b      	ldr	r3, [r3, #8]
 800bca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800bcaa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bcae:	d10b      	bne.n	800bcc8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcb4:	f043 0220 	orr.w	r2, r3, #32
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800bcc4:	2301      	movs	r3, #1
 800bcc6:	e063      	b.n	800bd90 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800bcc8:	f7ff fe62 	bl	800b990 <HAL_GetTick>
 800bccc:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800bcce:	e021      	b.n	800bd14 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800bcd0:	683b      	ldr	r3, [r7, #0]
 800bcd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcd6:	d01d      	beq.n	800bd14 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800bcd8:	683b      	ldr	r3, [r7, #0]
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d007      	beq.n	800bcee <HAL_ADC_PollForConversion+0x6c>
 800bcde:	f7ff fe57 	bl	800b990 <HAL_GetTick>
 800bce2:	4602      	mov	r2, r0
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	1ad3      	subs	r3, r2, r3
 800bce8:	683a      	ldr	r2, [r7, #0]
 800bcea:	429a      	cmp	r2, r3
 800bcec:	d212      	bcs.n	800bd14 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	f003 0302 	and.w	r3, r3, #2
 800bcf8:	2b02      	cmp	r3, #2
 800bcfa:	d00b      	beq.n	800bd14 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd00:	f043 0204 	orr.w	r2, r3, #4
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	2200      	movs	r2, #0
 800bd0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800bd10:	2303      	movs	r3, #3
 800bd12:	e03d      	b.n	800bd90 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	f003 0302 	and.w	r3, r3, #2
 800bd1e:	2b02      	cmp	r3, #2
 800bd20:	d1d6      	bne.n	800bcd0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	f06f 0212 	mvn.w	r2, #18
 800bd2a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd30:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	689b      	ldr	r3, [r3, #8]
 800bd3e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d123      	bne.n	800bd8e <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d11f      	bne.n	800bd8e <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd54:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d006      	beq.n	800bd6a <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	689b      	ldr	r3, [r3, #8]
 800bd62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d111      	bne.n	800bd8e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd6e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d105      	bne.n	800bd8e <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd86:	f043 0201 	orr.w	r2, r3, #1
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800bd8e:	2300      	movs	r3, #0
}
 800bd90:	4618      	mov	r0, r3
 800bd92:	3710      	adds	r7, #16
 800bd94:	46bd      	mov	sp, r7
 800bd96:	bd80      	pop	{r7, pc}

0800bd98 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800bd98:	b480      	push	{r7}
 800bd9a:	b083      	sub	sp, #12
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800bda6:	4618      	mov	r0, r3
 800bda8:	370c      	adds	r7, #12
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb0:	4770      	bx	lr
	...

0800bdb4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800bdb4:	b480      	push	{r7}
 800bdb6:	b085      	sub	sp, #20
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	6078      	str	r0, [r7, #4]
 800bdbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bdc8:	2b01      	cmp	r3, #1
 800bdca:	d101      	bne.n	800bdd0 <HAL_ADC_ConfigChannel+0x1c>
 800bdcc:	2302      	movs	r3, #2
 800bdce:	e113      	b.n	800bff8 <HAL_ADC_ConfigChannel+0x244>
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	2201      	movs	r2, #1
 800bdd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800bdd8:	683b      	ldr	r3, [r7, #0]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	2b09      	cmp	r3, #9
 800bdde:	d925      	bls.n	800be2c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	68d9      	ldr	r1, [r3, #12]
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	b29b      	uxth	r3, r3
 800bdec:	461a      	mov	r2, r3
 800bdee:	4613      	mov	r3, r2
 800bdf0:	005b      	lsls	r3, r3, #1
 800bdf2:	4413      	add	r3, r2
 800bdf4:	3b1e      	subs	r3, #30
 800bdf6:	2207      	movs	r2, #7
 800bdf8:	fa02 f303 	lsl.w	r3, r2, r3
 800bdfc:	43da      	mvns	r2, r3
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	400a      	ands	r2, r1
 800be04:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	68d9      	ldr	r1, [r3, #12]
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	689a      	ldr	r2, [r3, #8]
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	b29b      	uxth	r3, r3
 800be16:	4618      	mov	r0, r3
 800be18:	4603      	mov	r3, r0
 800be1a:	005b      	lsls	r3, r3, #1
 800be1c:	4403      	add	r3, r0
 800be1e:	3b1e      	subs	r3, #30
 800be20:	409a      	lsls	r2, r3
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	430a      	orrs	r2, r1
 800be28:	60da      	str	r2, [r3, #12]
 800be2a:	e022      	b.n	800be72 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	6919      	ldr	r1, [r3, #16]
 800be32:	683b      	ldr	r3, [r7, #0]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	b29b      	uxth	r3, r3
 800be38:	461a      	mov	r2, r3
 800be3a:	4613      	mov	r3, r2
 800be3c:	005b      	lsls	r3, r3, #1
 800be3e:	4413      	add	r3, r2
 800be40:	2207      	movs	r2, #7
 800be42:	fa02 f303 	lsl.w	r3, r2, r3
 800be46:	43da      	mvns	r2, r3
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	400a      	ands	r2, r1
 800be4e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	6919      	ldr	r1, [r3, #16]
 800be56:	683b      	ldr	r3, [r7, #0]
 800be58:	689a      	ldr	r2, [r3, #8]
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	b29b      	uxth	r3, r3
 800be60:	4618      	mov	r0, r3
 800be62:	4603      	mov	r3, r0
 800be64:	005b      	lsls	r3, r3, #1
 800be66:	4403      	add	r3, r0
 800be68:	409a      	lsls	r2, r3
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	430a      	orrs	r2, r1
 800be70:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800be72:	683b      	ldr	r3, [r7, #0]
 800be74:	685b      	ldr	r3, [r3, #4]
 800be76:	2b06      	cmp	r3, #6
 800be78:	d824      	bhi.n	800bec4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	685a      	ldr	r2, [r3, #4]
 800be84:	4613      	mov	r3, r2
 800be86:	009b      	lsls	r3, r3, #2
 800be88:	4413      	add	r3, r2
 800be8a:	3b05      	subs	r3, #5
 800be8c:	221f      	movs	r2, #31
 800be8e:	fa02 f303 	lsl.w	r3, r2, r3
 800be92:	43da      	mvns	r2, r3
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	400a      	ands	r2, r1
 800be9a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	b29b      	uxth	r3, r3
 800bea8:	4618      	mov	r0, r3
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	685a      	ldr	r2, [r3, #4]
 800beae:	4613      	mov	r3, r2
 800beb0:	009b      	lsls	r3, r3, #2
 800beb2:	4413      	add	r3, r2
 800beb4:	3b05      	subs	r3, #5
 800beb6:	fa00 f203 	lsl.w	r2, r0, r3
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	430a      	orrs	r2, r1
 800bec0:	635a      	str	r2, [r3, #52]	; 0x34
 800bec2:	e04c      	b.n	800bf5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	685b      	ldr	r3, [r3, #4]
 800bec8:	2b0c      	cmp	r3, #12
 800beca:	d824      	bhi.n	800bf16 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800bed2:	683b      	ldr	r3, [r7, #0]
 800bed4:	685a      	ldr	r2, [r3, #4]
 800bed6:	4613      	mov	r3, r2
 800bed8:	009b      	lsls	r3, r3, #2
 800beda:	4413      	add	r3, r2
 800bedc:	3b23      	subs	r3, #35	; 0x23
 800bede:	221f      	movs	r2, #31
 800bee0:	fa02 f303 	lsl.w	r3, r2, r3
 800bee4:	43da      	mvns	r2, r3
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	400a      	ands	r2, r1
 800beec:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800bef4:	683b      	ldr	r3, [r7, #0]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	b29b      	uxth	r3, r3
 800befa:	4618      	mov	r0, r3
 800befc:	683b      	ldr	r3, [r7, #0]
 800befe:	685a      	ldr	r2, [r3, #4]
 800bf00:	4613      	mov	r3, r2
 800bf02:	009b      	lsls	r3, r3, #2
 800bf04:	4413      	add	r3, r2
 800bf06:	3b23      	subs	r3, #35	; 0x23
 800bf08:	fa00 f203 	lsl.w	r2, r0, r3
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	430a      	orrs	r2, r1
 800bf12:	631a      	str	r2, [r3, #48]	; 0x30
 800bf14:	e023      	b.n	800bf5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800bf1c:	683b      	ldr	r3, [r7, #0]
 800bf1e:	685a      	ldr	r2, [r3, #4]
 800bf20:	4613      	mov	r3, r2
 800bf22:	009b      	lsls	r3, r3, #2
 800bf24:	4413      	add	r3, r2
 800bf26:	3b41      	subs	r3, #65	; 0x41
 800bf28:	221f      	movs	r2, #31
 800bf2a:	fa02 f303 	lsl.w	r3, r2, r3
 800bf2e:	43da      	mvns	r2, r3
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	400a      	ands	r2, r1
 800bf36:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800bf3e:	683b      	ldr	r3, [r7, #0]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	b29b      	uxth	r3, r3
 800bf44:	4618      	mov	r0, r3
 800bf46:	683b      	ldr	r3, [r7, #0]
 800bf48:	685a      	ldr	r2, [r3, #4]
 800bf4a:	4613      	mov	r3, r2
 800bf4c:	009b      	lsls	r3, r3, #2
 800bf4e:	4413      	add	r3, r2
 800bf50:	3b41      	subs	r3, #65	; 0x41
 800bf52:	fa00 f203 	lsl.w	r2, r0, r3
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	430a      	orrs	r2, r1
 800bf5c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800bf5e:	4b29      	ldr	r3, [pc, #164]	; (800c004 <HAL_ADC_ConfigChannel+0x250>)
 800bf60:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	4a28      	ldr	r2, [pc, #160]	; (800c008 <HAL_ADC_ConfigChannel+0x254>)
 800bf68:	4293      	cmp	r3, r2
 800bf6a:	d10f      	bne.n	800bf8c <HAL_ADC_ConfigChannel+0x1d8>
 800bf6c:	683b      	ldr	r3, [r7, #0]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	2b12      	cmp	r3, #18
 800bf72:	d10b      	bne.n	800bf8c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	685b      	ldr	r3, [r3, #4]
 800bf78:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	685b      	ldr	r3, [r3, #4]
 800bf84:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	4a1d      	ldr	r2, [pc, #116]	; (800c008 <HAL_ADC_ConfigChannel+0x254>)
 800bf92:	4293      	cmp	r3, r2
 800bf94:	d12b      	bne.n	800bfee <HAL_ADC_ConfigChannel+0x23a>
 800bf96:	683b      	ldr	r3, [r7, #0]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	4a1c      	ldr	r2, [pc, #112]	; (800c00c <HAL_ADC_ConfigChannel+0x258>)
 800bf9c:	4293      	cmp	r3, r2
 800bf9e:	d003      	beq.n	800bfa8 <HAL_ADC_ConfigChannel+0x1f4>
 800bfa0:	683b      	ldr	r3, [r7, #0]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	2b11      	cmp	r3, #17
 800bfa6:	d122      	bne.n	800bfee <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	685b      	ldr	r3, [r3, #4]
 800bfac:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	685b      	ldr	r3, [r3, #4]
 800bfb8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800bfc0:	683b      	ldr	r3, [r7, #0]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	4a11      	ldr	r2, [pc, #68]	; (800c00c <HAL_ADC_ConfigChannel+0x258>)
 800bfc6:	4293      	cmp	r3, r2
 800bfc8:	d111      	bne.n	800bfee <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800bfca:	4b11      	ldr	r3, [pc, #68]	; (800c010 <HAL_ADC_ConfigChannel+0x25c>)
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	4a11      	ldr	r2, [pc, #68]	; (800c014 <HAL_ADC_ConfigChannel+0x260>)
 800bfd0:	fba2 2303 	umull	r2, r3, r2, r3
 800bfd4:	0c9a      	lsrs	r2, r3, #18
 800bfd6:	4613      	mov	r3, r2
 800bfd8:	009b      	lsls	r3, r3, #2
 800bfda:	4413      	add	r3, r2
 800bfdc:	005b      	lsls	r3, r3, #1
 800bfde:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800bfe0:	e002      	b.n	800bfe8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800bfe2:	68bb      	ldr	r3, [r7, #8]
 800bfe4:	3b01      	subs	r3, #1
 800bfe6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800bfe8:	68bb      	ldr	r3, [r7, #8]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d1f9      	bne.n	800bfe2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	2200      	movs	r2, #0
 800bff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800bff6:	2300      	movs	r3, #0
}
 800bff8:	4618      	mov	r0, r3
 800bffa:	3714      	adds	r7, #20
 800bffc:	46bd      	mov	sp, r7
 800bffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c002:	4770      	bx	lr
 800c004:	40012300 	.word	0x40012300
 800c008:	40012000 	.word	0x40012000
 800c00c:	10000012 	.word	0x10000012
 800c010:	20000088 	.word	0x20000088
 800c014:	431bde83 	.word	0x431bde83

0800c018 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800c018:	b480      	push	{r7}
 800c01a:	b085      	sub	sp, #20
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800c020:	4b79      	ldr	r3, [pc, #484]	; (800c208 <ADC_Init+0x1f0>)
 800c022:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	685b      	ldr	r3, [r3, #4]
 800c028:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	685a      	ldr	r2, [r3, #4]
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	685b      	ldr	r3, [r3, #4]
 800c038:	431a      	orrs	r2, r3
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	685a      	ldr	r2, [r3, #4]
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c04c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	6859      	ldr	r1, [r3, #4]
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	691b      	ldr	r3, [r3, #16]
 800c058:	021a      	lsls	r2, r3, #8
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	430a      	orrs	r2, r1
 800c060:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	685a      	ldr	r2, [r3, #4]
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800c070:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	6859      	ldr	r1, [r3, #4]
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	689a      	ldr	r2, [r3, #8]
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	430a      	orrs	r2, r1
 800c082:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	689a      	ldr	r2, [r3, #8]
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c092:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	6899      	ldr	r1, [r3, #8]
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	68da      	ldr	r2, [r3, #12]
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	430a      	orrs	r2, r1
 800c0a4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0aa:	4a58      	ldr	r2, [pc, #352]	; (800c20c <ADC_Init+0x1f4>)
 800c0ac:	4293      	cmp	r3, r2
 800c0ae:	d022      	beq.n	800c0f6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	689a      	ldr	r2, [r3, #8]
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800c0be:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	6899      	ldr	r1, [r3, #8]
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	430a      	orrs	r2, r1
 800c0d0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	689a      	ldr	r2, [r3, #8]
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800c0e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	6899      	ldr	r1, [r3, #8]
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	430a      	orrs	r2, r1
 800c0f2:	609a      	str	r2, [r3, #8]
 800c0f4:	e00f      	b.n	800c116 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	689a      	ldr	r2, [r3, #8]
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800c104:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	689a      	ldr	r2, [r3, #8]
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800c114:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	689a      	ldr	r2, [r3, #8]
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	f022 0202 	bic.w	r2, r2, #2
 800c124:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	6899      	ldr	r1, [r3, #8]
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	7e1b      	ldrb	r3, [r3, #24]
 800c130:	005a      	lsls	r2, r3, #1
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	430a      	orrs	r2, r1
 800c138:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d01b      	beq.n	800c17c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	685a      	ldr	r2, [r3, #4]
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c152:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	685a      	ldr	r2, [r3, #4]
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800c162:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	6859      	ldr	r1, [r3, #4]
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c16e:	3b01      	subs	r3, #1
 800c170:	035a      	lsls	r2, r3, #13
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	430a      	orrs	r2, r1
 800c178:	605a      	str	r2, [r3, #4]
 800c17a:	e007      	b.n	800c18c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	685a      	ldr	r2, [r3, #4]
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c18a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800c19a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	69db      	ldr	r3, [r3, #28]
 800c1a6:	3b01      	subs	r3, #1
 800c1a8:	051a      	lsls	r2, r3, #20
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	430a      	orrs	r2, r1
 800c1b0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	689a      	ldr	r2, [r3, #8]
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800c1c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	6899      	ldr	r1, [r3, #8]
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c1ce:	025a      	lsls	r2, r3, #9
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	430a      	orrs	r2, r1
 800c1d6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	689a      	ldr	r2, [r3, #8]
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c1e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	6899      	ldr	r1, [r3, #8]
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	695b      	ldr	r3, [r3, #20]
 800c1f2:	029a      	lsls	r2, r3, #10
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	430a      	orrs	r2, r1
 800c1fa:	609a      	str	r2, [r3, #8]
}
 800c1fc:	bf00      	nop
 800c1fe:	3714      	adds	r7, #20
 800c200:	46bd      	mov	sp, r7
 800c202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c206:	4770      	bx	lr
 800c208:	40012300 	.word	0x40012300
 800c20c:	0f000001 	.word	0x0f000001

0800c210 <__NVIC_SetPriorityGrouping>:
{
 800c210:	b480      	push	{r7}
 800c212:	b085      	sub	sp, #20
 800c214:	af00      	add	r7, sp, #0
 800c216:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	f003 0307 	and.w	r3, r3, #7
 800c21e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800c220:	4b0c      	ldr	r3, [pc, #48]	; (800c254 <__NVIC_SetPriorityGrouping+0x44>)
 800c222:	68db      	ldr	r3, [r3, #12]
 800c224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800c226:	68ba      	ldr	r2, [r7, #8]
 800c228:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800c22c:	4013      	ands	r3, r2
 800c22e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800c234:	68bb      	ldr	r3, [r7, #8]
 800c236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800c238:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800c23c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800c242:	4a04      	ldr	r2, [pc, #16]	; (800c254 <__NVIC_SetPriorityGrouping+0x44>)
 800c244:	68bb      	ldr	r3, [r7, #8]
 800c246:	60d3      	str	r3, [r2, #12]
}
 800c248:	bf00      	nop
 800c24a:	3714      	adds	r7, #20
 800c24c:	46bd      	mov	sp, r7
 800c24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c252:	4770      	bx	lr
 800c254:	e000ed00 	.word	0xe000ed00

0800c258 <__NVIC_GetPriorityGrouping>:
{
 800c258:	b480      	push	{r7}
 800c25a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800c25c:	4b04      	ldr	r3, [pc, #16]	; (800c270 <__NVIC_GetPriorityGrouping+0x18>)
 800c25e:	68db      	ldr	r3, [r3, #12]
 800c260:	0a1b      	lsrs	r3, r3, #8
 800c262:	f003 0307 	and.w	r3, r3, #7
}
 800c266:	4618      	mov	r0, r3
 800c268:	46bd      	mov	sp, r7
 800c26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26e:	4770      	bx	lr
 800c270:	e000ed00 	.word	0xe000ed00

0800c274 <__NVIC_EnableIRQ>:
{
 800c274:	b480      	push	{r7}
 800c276:	b083      	sub	sp, #12
 800c278:	af00      	add	r7, sp, #0
 800c27a:	4603      	mov	r3, r0
 800c27c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c27e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c282:	2b00      	cmp	r3, #0
 800c284:	db0b      	blt.n	800c29e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c286:	79fb      	ldrb	r3, [r7, #7]
 800c288:	f003 021f 	and.w	r2, r3, #31
 800c28c:	4907      	ldr	r1, [pc, #28]	; (800c2ac <__NVIC_EnableIRQ+0x38>)
 800c28e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c292:	095b      	lsrs	r3, r3, #5
 800c294:	2001      	movs	r0, #1
 800c296:	fa00 f202 	lsl.w	r2, r0, r2
 800c29a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800c29e:	bf00      	nop
 800c2a0:	370c      	adds	r7, #12
 800c2a2:	46bd      	mov	sp, r7
 800c2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a8:	4770      	bx	lr
 800c2aa:	bf00      	nop
 800c2ac:	e000e100 	.word	0xe000e100

0800c2b0 <__NVIC_DisableIRQ>:
{
 800c2b0:	b480      	push	{r7}
 800c2b2:	b083      	sub	sp, #12
 800c2b4:	af00      	add	r7, sp, #0
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c2ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	db12      	blt.n	800c2e8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c2c2:	79fb      	ldrb	r3, [r7, #7]
 800c2c4:	f003 021f 	and.w	r2, r3, #31
 800c2c8:	490a      	ldr	r1, [pc, #40]	; (800c2f4 <__NVIC_DisableIRQ+0x44>)
 800c2ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c2ce:	095b      	lsrs	r3, r3, #5
 800c2d0:	2001      	movs	r0, #1
 800c2d2:	fa00 f202 	lsl.w	r2, r0, r2
 800c2d6:	3320      	adds	r3, #32
 800c2d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800c2dc:	f3bf 8f4f 	dsb	sy
}
 800c2e0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800c2e2:	f3bf 8f6f 	isb	sy
}
 800c2e6:	bf00      	nop
}
 800c2e8:	bf00      	nop
 800c2ea:	370c      	adds	r7, #12
 800c2ec:	46bd      	mov	sp, r7
 800c2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f2:	4770      	bx	lr
 800c2f4:	e000e100 	.word	0xe000e100

0800c2f8 <__NVIC_SetPriority>:
{
 800c2f8:	b480      	push	{r7}
 800c2fa:	b083      	sub	sp, #12
 800c2fc:	af00      	add	r7, sp, #0
 800c2fe:	4603      	mov	r3, r0
 800c300:	6039      	str	r1, [r7, #0]
 800c302:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c304:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	db0a      	blt.n	800c322 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c30c:	683b      	ldr	r3, [r7, #0]
 800c30e:	b2da      	uxtb	r2, r3
 800c310:	490c      	ldr	r1, [pc, #48]	; (800c344 <__NVIC_SetPriority+0x4c>)
 800c312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c316:	0112      	lsls	r2, r2, #4
 800c318:	b2d2      	uxtb	r2, r2
 800c31a:	440b      	add	r3, r1
 800c31c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800c320:	e00a      	b.n	800c338 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c322:	683b      	ldr	r3, [r7, #0]
 800c324:	b2da      	uxtb	r2, r3
 800c326:	4908      	ldr	r1, [pc, #32]	; (800c348 <__NVIC_SetPriority+0x50>)
 800c328:	79fb      	ldrb	r3, [r7, #7]
 800c32a:	f003 030f 	and.w	r3, r3, #15
 800c32e:	3b04      	subs	r3, #4
 800c330:	0112      	lsls	r2, r2, #4
 800c332:	b2d2      	uxtb	r2, r2
 800c334:	440b      	add	r3, r1
 800c336:	761a      	strb	r2, [r3, #24]
}
 800c338:	bf00      	nop
 800c33a:	370c      	adds	r7, #12
 800c33c:	46bd      	mov	sp, r7
 800c33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c342:	4770      	bx	lr
 800c344:	e000e100 	.word	0xe000e100
 800c348:	e000ed00 	.word	0xe000ed00

0800c34c <NVIC_EncodePriority>:
{
 800c34c:	b480      	push	{r7}
 800c34e:	b089      	sub	sp, #36	; 0x24
 800c350:	af00      	add	r7, sp, #0
 800c352:	60f8      	str	r0, [r7, #12]
 800c354:	60b9      	str	r1, [r7, #8]
 800c356:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	f003 0307 	and.w	r3, r3, #7
 800c35e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c360:	69fb      	ldr	r3, [r7, #28]
 800c362:	f1c3 0307 	rsb	r3, r3, #7
 800c366:	2b04      	cmp	r3, #4
 800c368:	bf28      	it	cs
 800c36a:	2304      	movcs	r3, #4
 800c36c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c36e:	69fb      	ldr	r3, [r7, #28]
 800c370:	3304      	adds	r3, #4
 800c372:	2b06      	cmp	r3, #6
 800c374:	d902      	bls.n	800c37c <NVIC_EncodePriority+0x30>
 800c376:	69fb      	ldr	r3, [r7, #28]
 800c378:	3b03      	subs	r3, #3
 800c37a:	e000      	b.n	800c37e <NVIC_EncodePriority+0x32>
 800c37c:	2300      	movs	r3, #0
 800c37e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c380:	f04f 32ff 	mov.w	r2, #4294967295
 800c384:	69bb      	ldr	r3, [r7, #24]
 800c386:	fa02 f303 	lsl.w	r3, r2, r3
 800c38a:	43da      	mvns	r2, r3
 800c38c:	68bb      	ldr	r3, [r7, #8]
 800c38e:	401a      	ands	r2, r3
 800c390:	697b      	ldr	r3, [r7, #20]
 800c392:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c394:	f04f 31ff 	mov.w	r1, #4294967295
 800c398:	697b      	ldr	r3, [r7, #20]
 800c39a:	fa01 f303 	lsl.w	r3, r1, r3
 800c39e:	43d9      	mvns	r1, r3
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c3a4:	4313      	orrs	r3, r2
}
 800c3a6:	4618      	mov	r0, r3
 800c3a8:	3724      	adds	r7, #36	; 0x24
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b0:	4770      	bx	lr

0800c3b2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c3b2:	b580      	push	{r7, lr}
 800c3b4:	b082      	sub	sp, #8
 800c3b6:	af00      	add	r7, sp, #0
 800c3b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800c3ba:	6878      	ldr	r0, [r7, #4]
 800c3bc:	f7ff ff28 	bl	800c210 <__NVIC_SetPriorityGrouping>
}
 800c3c0:	bf00      	nop
 800c3c2:	3708      	adds	r7, #8
 800c3c4:	46bd      	mov	sp, r7
 800c3c6:	bd80      	pop	{r7, pc}

0800c3c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b086      	sub	sp, #24
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	4603      	mov	r3, r0
 800c3d0:	60b9      	str	r1, [r7, #8]
 800c3d2:	607a      	str	r2, [r7, #4]
 800c3d4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800c3da:	f7ff ff3d 	bl	800c258 <__NVIC_GetPriorityGrouping>
 800c3de:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c3e0:	687a      	ldr	r2, [r7, #4]
 800c3e2:	68b9      	ldr	r1, [r7, #8]
 800c3e4:	6978      	ldr	r0, [r7, #20]
 800c3e6:	f7ff ffb1 	bl	800c34c <NVIC_EncodePriority>
 800c3ea:	4602      	mov	r2, r0
 800c3ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c3f0:	4611      	mov	r1, r2
 800c3f2:	4618      	mov	r0, r3
 800c3f4:	f7ff ff80 	bl	800c2f8 <__NVIC_SetPriority>
}
 800c3f8:	bf00      	nop
 800c3fa:	3718      	adds	r7, #24
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	bd80      	pop	{r7, pc}

0800c400 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b082      	sub	sp, #8
 800c404:	af00      	add	r7, sp, #0
 800c406:	4603      	mov	r3, r0
 800c408:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c40a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c40e:	4618      	mov	r0, r3
 800c410:	f7ff ff30 	bl	800c274 <__NVIC_EnableIRQ>
}
 800c414:	bf00      	nop
 800c416:	3708      	adds	r7, #8
 800c418:	46bd      	mov	sp, r7
 800c41a:	bd80      	pop	{r7, pc}

0800c41c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800c41c:	b580      	push	{r7, lr}
 800c41e:	b082      	sub	sp, #8
 800c420:	af00      	add	r7, sp, #0
 800c422:	4603      	mov	r3, r0
 800c424:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800c426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c42a:	4618      	mov	r0, r3
 800c42c:	f7ff ff40 	bl	800c2b0 <__NVIC_DisableIRQ>
}
 800c430:	bf00      	nop
 800c432:	3708      	adds	r7, #8
 800c434:	46bd      	mov	sp, r7
 800c436:	bd80      	pop	{r7, pc}

0800c438 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800c438:	b480      	push	{r7}
 800c43a:	b089      	sub	sp, #36	; 0x24
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]
 800c440:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800c442:	2300      	movs	r3, #0
 800c444:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800c446:	2300      	movs	r3, #0
 800c448:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800c44a:	2300      	movs	r3, #0
 800c44c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800c44e:	2300      	movs	r3, #0
 800c450:	61fb      	str	r3, [r7, #28]
 800c452:	e177      	b.n	800c744 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800c454:	2201      	movs	r2, #1
 800c456:	69fb      	ldr	r3, [r7, #28]
 800c458:	fa02 f303 	lsl.w	r3, r2, r3
 800c45c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800c45e:	683b      	ldr	r3, [r7, #0]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	697a      	ldr	r2, [r7, #20]
 800c464:	4013      	ands	r3, r2
 800c466:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800c468:	693a      	ldr	r2, [r7, #16]
 800c46a:	697b      	ldr	r3, [r7, #20]
 800c46c:	429a      	cmp	r2, r3
 800c46e:	f040 8166 	bne.w	800c73e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800c472:	683b      	ldr	r3, [r7, #0]
 800c474:	685b      	ldr	r3, [r3, #4]
 800c476:	f003 0303 	and.w	r3, r3, #3
 800c47a:	2b01      	cmp	r3, #1
 800c47c:	d005      	beq.n	800c48a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800c47e:	683b      	ldr	r3, [r7, #0]
 800c480:	685b      	ldr	r3, [r3, #4]
 800c482:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800c486:	2b02      	cmp	r3, #2
 800c488:	d130      	bne.n	800c4ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	689b      	ldr	r3, [r3, #8]
 800c48e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800c490:	69fb      	ldr	r3, [r7, #28]
 800c492:	005b      	lsls	r3, r3, #1
 800c494:	2203      	movs	r2, #3
 800c496:	fa02 f303 	lsl.w	r3, r2, r3
 800c49a:	43db      	mvns	r3, r3
 800c49c:	69ba      	ldr	r2, [r7, #24]
 800c49e:	4013      	ands	r3, r2
 800c4a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800c4a2:	683b      	ldr	r3, [r7, #0]
 800c4a4:	68da      	ldr	r2, [r3, #12]
 800c4a6:	69fb      	ldr	r3, [r7, #28]
 800c4a8:	005b      	lsls	r3, r3, #1
 800c4aa:	fa02 f303 	lsl.w	r3, r2, r3
 800c4ae:	69ba      	ldr	r2, [r7, #24]
 800c4b0:	4313      	orrs	r3, r2
 800c4b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	69ba      	ldr	r2, [r7, #24]
 800c4b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	685b      	ldr	r3, [r3, #4]
 800c4be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800c4c0:	2201      	movs	r2, #1
 800c4c2:	69fb      	ldr	r3, [r7, #28]
 800c4c4:	fa02 f303 	lsl.w	r3, r2, r3
 800c4c8:	43db      	mvns	r3, r3
 800c4ca:	69ba      	ldr	r2, [r7, #24]
 800c4cc:	4013      	ands	r3, r2
 800c4ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800c4d0:	683b      	ldr	r3, [r7, #0]
 800c4d2:	685b      	ldr	r3, [r3, #4]
 800c4d4:	091b      	lsrs	r3, r3, #4
 800c4d6:	f003 0201 	and.w	r2, r3, #1
 800c4da:	69fb      	ldr	r3, [r7, #28]
 800c4dc:	fa02 f303 	lsl.w	r3, r2, r3
 800c4e0:	69ba      	ldr	r2, [r7, #24]
 800c4e2:	4313      	orrs	r3, r2
 800c4e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	69ba      	ldr	r2, [r7, #24]
 800c4ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800c4ec:	683b      	ldr	r3, [r7, #0]
 800c4ee:	685b      	ldr	r3, [r3, #4]
 800c4f0:	f003 0303 	and.w	r3, r3, #3
 800c4f4:	2b03      	cmp	r3, #3
 800c4f6:	d017      	beq.n	800c528 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	68db      	ldr	r3, [r3, #12]
 800c4fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800c4fe:	69fb      	ldr	r3, [r7, #28]
 800c500:	005b      	lsls	r3, r3, #1
 800c502:	2203      	movs	r2, #3
 800c504:	fa02 f303 	lsl.w	r3, r2, r3
 800c508:	43db      	mvns	r3, r3
 800c50a:	69ba      	ldr	r2, [r7, #24]
 800c50c:	4013      	ands	r3, r2
 800c50e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	689a      	ldr	r2, [r3, #8]
 800c514:	69fb      	ldr	r3, [r7, #28]
 800c516:	005b      	lsls	r3, r3, #1
 800c518:	fa02 f303 	lsl.w	r3, r2, r3
 800c51c:	69ba      	ldr	r2, [r7, #24]
 800c51e:	4313      	orrs	r3, r2
 800c520:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	69ba      	ldr	r2, [r7, #24]
 800c526:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800c528:	683b      	ldr	r3, [r7, #0]
 800c52a:	685b      	ldr	r3, [r3, #4]
 800c52c:	f003 0303 	and.w	r3, r3, #3
 800c530:	2b02      	cmp	r3, #2
 800c532:	d123      	bne.n	800c57c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800c534:	69fb      	ldr	r3, [r7, #28]
 800c536:	08da      	lsrs	r2, r3, #3
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	3208      	adds	r2, #8
 800c53c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c540:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800c542:	69fb      	ldr	r3, [r7, #28]
 800c544:	f003 0307 	and.w	r3, r3, #7
 800c548:	009b      	lsls	r3, r3, #2
 800c54a:	220f      	movs	r2, #15
 800c54c:	fa02 f303 	lsl.w	r3, r2, r3
 800c550:	43db      	mvns	r3, r3
 800c552:	69ba      	ldr	r2, [r7, #24]
 800c554:	4013      	ands	r3, r2
 800c556:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	691a      	ldr	r2, [r3, #16]
 800c55c:	69fb      	ldr	r3, [r7, #28]
 800c55e:	f003 0307 	and.w	r3, r3, #7
 800c562:	009b      	lsls	r3, r3, #2
 800c564:	fa02 f303 	lsl.w	r3, r2, r3
 800c568:	69ba      	ldr	r2, [r7, #24]
 800c56a:	4313      	orrs	r3, r2
 800c56c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800c56e:	69fb      	ldr	r3, [r7, #28]
 800c570:	08da      	lsrs	r2, r3, #3
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	3208      	adds	r2, #8
 800c576:	69b9      	ldr	r1, [r7, #24]
 800c578:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800c582:	69fb      	ldr	r3, [r7, #28]
 800c584:	005b      	lsls	r3, r3, #1
 800c586:	2203      	movs	r2, #3
 800c588:	fa02 f303 	lsl.w	r3, r2, r3
 800c58c:	43db      	mvns	r3, r3
 800c58e:	69ba      	ldr	r2, [r7, #24]
 800c590:	4013      	ands	r3, r2
 800c592:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800c594:	683b      	ldr	r3, [r7, #0]
 800c596:	685b      	ldr	r3, [r3, #4]
 800c598:	f003 0203 	and.w	r2, r3, #3
 800c59c:	69fb      	ldr	r3, [r7, #28]
 800c59e:	005b      	lsls	r3, r3, #1
 800c5a0:	fa02 f303 	lsl.w	r3, r2, r3
 800c5a4:	69ba      	ldr	r2, [r7, #24]
 800c5a6:	4313      	orrs	r3, r2
 800c5a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	69ba      	ldr	r2, [r7, #24]
 800c5ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800c5b0:	683b      	ldr	r3, [r7, #0]
 800c5b2:	685b      	ldr	r3, [r3, #4]
 800c5b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	f000 80c0 	beq.w	800c73e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c5be:	2300      	movs	r3, #0
 800c5c0:	60fb      	str	r3, [r7, #12]
 800c5c2:	4b66      	ldr	r3, [pc, #408]	; (800c75c <HAL_GPIO_Init+0x324>)
 800c5c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c5c6:	4a65      	ldr	r2, [pc, #404]	; (800c75c <HAL_GPIO_Init+0x324>)
 800c5c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c5cc:	6453      	str	r3, [r2, #68]	; 0x44
 800c5ce:	4b63      	ldr	r3, [pc, #396]	; (800c75c <HAL_GPIO_Init+0x324>)
 800c5d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c5d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c5d6:	60fb      	str	r3, [r7, #12]
 800c5d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800c5da:	4a61      	ldr	r2, [pc, #388]	; (800c760 <HAL_GPIO_Init+0x328>)
 800c5dc:	69fb      	ldr	r3, [r7, #28]
 800c5de:	089b      	lsrs	r3, r3, #2
 800c5e0:	3302      	adds	r3, #2
 800c5e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c5e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800c5e8:	69fb      	ldr	r3, [r7, #28]
 800c5ea:	f003 0303 	and.w	r3, r3, #3
 800c5ee:	009b      	lsls	r3, r3, #2
 800c5f0:	220f      	movs	r2, #15
 800c5f2:	fa02 f303 	lsl.w	r3, r2, r3
 800c5f6:	43db      	mvns	r3, r3
 800c5f8:	69ba      	ldr	r2, [r7, #24]
 800c5fa:	4013      	ands	r3, r2
 800c5fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	4a58      	ldr	r2, [pc, #352]	; (800c764 <HAL_GPIO_Init+0x32c>)
 800c602:	4293      	cmp	r3, r2
 800c604:	d037      	beq.n	800c676 <HAL_GPIO_Init+0x23e>
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	4a57      	ldr	r2, [pc, #348]	; (800c768 <HAL_GPIO_Init+0x330>)
 800c60a:	4293      	cmp	r3, r2
 800c60c:	d031      	beq.n	800c672 <HAL_GPIO_Init+0x23a>
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	4a56      	ldr	r2, [pc, #344]	; (800c76c <HAL_GPIO_Init+0x334>)
 800c612:	4293      	cmp	r3, r2
 800c614:	d02b      	beq.n	800c66e <HAL_GPIO_Init+0x236>
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	4a55      	ldr	r2, [pc, #340]	; (800c770 <HAL_GPIO_Init+0x338>)
 800c61a:	4293      	cmp	r3, r2
 800c61c:	d025      	beq.n	800c66a <HAL_GPIO_Init+0x232>
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	4a54      	ldr	r2, [pc, #336]	; (800c774 <HAL_GPIO_Init+0x33c>)
 800c622:	4293      	cmp	r3, r2
 800c624:	d01f      	beq.n	800c666 <HAL_GPIO_Init+0x22e>
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	4a53      	ldr	r2, [pc, #332]	; (800c778 <HAL_GPIO_Init+0x340>)
 800c62a:	4293      	cmp	r3, r2
 800c62c:	d019      	beq.n	800c662 <HAL_GPIO_Init+0x22a>
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	4a52      	ldr	r2, [pc, #328]	; (800c77c <HAL_GPIO_Init+0x344>)
 800c632:	4293      	cmp	r3, r2
 800c634:	d013      	beq.n	800c65e <HAL_GPIO_Init+0x226>
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	4a51      	ldr	r2, [pc, #324]	; (800c780 <HAL_GPIO_Init+0x348>)
 800c63a:	4293      	cmp	r3, r2
 800c63c:	d00d      	beq.n	800c65a <HAL_GPIO_Init+0x222>
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	4a50      	ldr	r2, [pc, #320]	; (800c784 <HAL_GPIO_Init+0x34c>)
 800c642:	4293      	cmp	r3, r2
 800c644:	d007      	beq.n	800c656 <HAL_GPIO_Init+0x21e>
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	4a4f      	ldr	r2, [pc, #316]	; (800c788 <HAL_GPIO_Init+0x350>)
 800c64a:	4293      	cmp	r3, r2
 800c64c:	d101      	bne.n	800c652 <HAL_GPIO_Init+0x21a>
 800c64e:	2309      	movs	r3, #9
 800c650:	e012      	b.n	800c678 <HAL_GPIO_Init+0x240>
 800c652:	230a      	movs	r3, #10
 800c654:	e010      	b.n	800c678 <HAL_GPIO_Init+0x240>
 800c656:	2308      	movs	r3, #8
 800c658:	e00e      	b.n	800c678 <HAL_GPIO_Init+0x240>
 800c65a:	2307      	movs	r3, #7
 800c65c:	e00c      	b.n	800c678 <HAL_GPIO_Init+0x240>
 800c65e:	2306      	movs	r3, #6
 800c660:	e00a      	b.n	800c678 <HAL_GPIO_Init+0x240>
 800c662:	2305      	movs	r3, #5
 800c664:	e008      	b.n	800c678 <HAL_GPIO_Init+0x240>
 800c666:	2304      	movs	r3, #4
 800c668:	e006      	b.n	800c678 <HAL_GPIO_Init+0x240>
 800c66a:	2303      	movs	r3, #3
 800c66c:	e004      	b.n	800c678 <HAL_GPIO_Init+0x240>
 800c66e:	2302      	movs	r3, #2
 800c670:	e002      	b.n	800c678 <HAL_GPIO_Init+0x240>
 800c672:	2301      	movs	r3, #1
 800c674:	e000      	b.n	800c678 <HAL_GPIO_Init+0x240>
 800c676:	2300      	movs	r3, #0
 800c678:	69fa      	ldr	r2, [r7, #28]
 800c67a:	f002 0203 	and.w	r2, r2, #3
 800c67e:	0092      	lsls	r2, r2, #2
 800c680:	4093      	lsls	r3, r2
 800c682:	69ba      	ldr	r2, [r7, #24]
 800c684:	4313      	orrs	r3, r2
 800c686:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c688:	4935      	ldr	r1, [pc, #212]	; (800c760 <HAL_GPIO_Init+0x328>)
 800c68a:	69fb      	ldr	r3, [r7, #28]
 800c68c:	089b      	lsrs	r3, r3, #2
 800c68e:	3302      	adds	r3, #2
 800c690:	69ba      	ldr	r2, [r7, #24]
 800c692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800c696:	4b3d      	ldr	r3, [pc, #244]	; (800c78c <HAL_GPIO_Init+0x354>)
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c69c:	693b      	ldr	r3, [r7, #16]
 800c69e:	43db      	mvns	r3, r3
 800c6a0:	69ba      	ldr	r2, [r7, #24]
 800c6a2:	4013      	ands	r3, r2
 800c6a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	685b      	ldr	r3, [r3, #4]
 800c6aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d003      	beq.n	800c6ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800c6b2:	69ba      	ldr	r2, [r7, #24]
 800c6b4:	693b      	ldr	r3, [r7, #16]
 800c6b6:	4313      	orrs	r3, r2
 800c6b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800c6ba:	4a34      	ldr	r2, [pc, #208]	; (800c78c <HAL_GPIO_Init+0x354>)
 800c6bc:	69bb      	ldr	r3, [r7, #24]
 800c6be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800c6c0:	4b32      	ldr	r3, [pc, #200]	; (800c78c <HAL_GPIO_Init+0x354>)
 800c6c2:	685b      	ldr	r3, [r3, #4]
 800c6c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c6c6:	693b      	ldr	r3, [r7, #16]
 800c6c8:	43db      	mvns	r3, r3
 800c6ca:	69ba      	ldr	r2, [r7, #24]
 800c6cc:	4013      	ands	r3, r2
 800c6ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800c6d0:	683b      	ldr	r3, [r7, #0]
 800c6d2:	685b      	ldr	r3, [r3, #4]
 800c6d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d003      	beq.n	800c6e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800c6dc:	69ba      	ldr	r2, [r7, #24]
 800c6de:	693b      	ldr	r3, [r7, #16]
 800c6e0:	4313      	orrs	r3, r2
 800c6e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800c6e4:	4a29      	ldr	r2, [pc, #164]	; (800c78c <HAL_GPIO_Init+0x354>)
 800c6e6:	69bb      	ldr	r3, [r7, #24]
 800c6e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800c6ea:	4b28      	ldr	r3, [pc, #160]	; (800c78c <HAL_GPIO_Init+0x354>)
 800c6ec:	689b      	ldr	r3, [r3, #8]
 800c6ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c6f0:	693b      	ldr	r3, [r7, #16]
 800c6f2:	43db      	mvns	r3, r3
 800c6f4:	69ba      	ldr	r2, [r7, #24]
 800c6f6:	4013      	ands	r3, r2
 800c6f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800c6fa:	683b      	ldr	r3, [r7, #0]
 800c6fc:	685b      	ldr	r3, [r3, #4]
 800c6fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c702:	2b00      	cmp	r3, #0
 800c704:	d003      	beq.n	800c70e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800c706:	69ba      	ldr	r2, [r7, #24]
 800c708:	693b      	ldr	r3, [r7, #16]
 800c70a:	4313      	orrs	r3, r2
 800c70c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800c70e:	4a1f      	ldr	r2, [pc, #124]	; (800c78c <HAL_GPIO_Init+0x354>)
 800c710:	69bb      	ldr	r3, [r7, #24]
 800c712:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800c714:	4b1d      	ldr	r3, [pc, #116]	; (800c78c <HAL_GPIO_Init+0x354>)
 800c716:	68db      	ldr	r3, [r3, #12]
 800c718:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c71a:	693b      	ldr	r3, [r7, #16]
 800c71c:	43db      	mvns	r3, r3
 800c71e:	69ba      	ldr	r2, [r7, #24]
 800c720:	4013      	ands	r3, r2
 800c722:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800c724:	683b      	ldr	r3, [r7, #0]
 800c726:	685b      	ldr	r3, [r3, #4]
 800c728:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d003      	beq.n	800c738 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800c730:	69ba      	ldr	r2, [r7, #24]
 800c732:	693b      	ldr	r3, [r7, #16]
 800c734:	4313      	orrs	r3, r2
 800c736:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800c738:	4a14      	ldr	r2, [pc, #80]	; (800c78c <HAL_GPIO_Init+0x354>)
 800c73a:	69bb      	ldr	r3, [r7, #24]
 800c73c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800c73e:	69fb      	ldr	r3, [r7, #28]
 800c740:	3301      	adds	r3, #1
 800c742:	61fb      	str	r3, [r7, #28]
 800c744:	69fb      	ldr	r3, [r7, #28]
 800c746:	2b0f      	cmp	r3, #15
 800c748:	f67f ae84 	bls.w	800c454 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800c74c:	bf00      	nop
 800c74e:	bf00      	nop
 800c750:	3724      	adds	r7, #36	; 0x24
 800c752:	46bd      	mov	sp, r7
 800c754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c758:	4770      	bx	lr
 800c75a:	bf00      	nop
 800c75c:	40023800 	.word	0x40023800
 800c760:	40013800 	.word	0x40013800
 800c764:	40020000 	.word	0x40020000
 800c768:	40020400 	.word	0x40020400
 800c76c:	40020800 	.word	0x40020800
 800c770:	40020c00 	.word	0x40020c00
 800c774:	40021000 	.word	0x40021000
 800c778:	40021400 	.word	0x40021400
 800c77c:	40021800 	.word	0x40021800
 800c780:	40021c00 	.word	0x40021c00
 800c784:	40022000 	.word	0x40022000
 800c788:	40022400 	.word	0x40022400
 800c78c:	40013c00 	.word	0x40013c00

0800c790 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800c790:	b480      	push	{r7}
 800c792:	b085      	sub	sp, #20
 800c794:	af00      	add	r7, sp, #0
 800c796:	6078      	str	r0, [r7, #4]
 800c798:	460b      	mov	r3, r1
 800c79a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	691a      	ldr	r2, [r3, #16]
 800c7a0:	887b      	ldrh	r3, [r7, #2]
 800c7a2:	4013      	ands	r3, r2
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d002      	beq.n	800c7ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800c7a8:	2301      	movs	r3, #1
 800c7aa:	73fb      	strb	r3, [r7, #15]
 800c7ac:	e001      	b.n	800c7b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800c7b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	3714      	adds	r7, #20
 800c7b8:	46bd      	mov	sp, r7
 800c7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7be:	4770      	bx	lr

0800c7c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c7c0:	b480      	push	{r7}
 800c7c2:	b083      	sub	sp, #12
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
 800c7c8:	460b      	mov	r3, r1
 800c7ca:	807b      	strh	r3, [r7, #2]
 800c7cc:	4613      	mov	r3, r2
 800c7ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800c7d0:	787b      	ldrb	r3, [r7, #1]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d003      	beq.n	800c7de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800c7d6:	887a      	ldrh	r2, [r7, #2]
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800c7dc:	e003      	b.n	800c7e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800c7de:	887b      	ldrh	r3, [r7, #2]
 800c7e0:	041a      	lsls	r2, r3, #16
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	619a      	str	r2, [r3, #24]
}
 800c7e6:	bf00      	nop
 800c7e8:	370c      	adds	r7, #12
 800c7ea:	46bd      	mov	sp, r7
 800c7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f0:	4770      	bx	lr
	...

0800c7f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800c7f4:	b580      	push	{r7, lr}
 800c7f6:	b082      	sub	sp, #8
 800c7f8:	af00      	add	r7, sp, #0
 800c7fa:	4603      	mov	r3, r0
 800c7fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800c7fe:	4b08      	ldr	r3, [pc, #32]	; (800c820 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800c800:	695a      	ldr	r2, [r3, #20]
 800c802:	88fb      	ldrh	r3, [r7, #6]
 800c804:	4013      	ands	r3, r2
 800c806:	2b00      	cmp	r3, #0
 800c808:	d006      	beq.n	800c818 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800c80a:	4a05      	ldr	r2, [pc, #20]	; (800c820 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800c80c:	88fb      	ldrh	r3, [r7, #6]
 800c80e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800c810:	88fb      	ldrh	r3, [r7, #6]
 800c812:	4618      	mov	r0, r3
 800c814:	f7f6 fdf8 	bl	8003408 <HAL_GPIO_EXTI_Callback>
  }
}
 800c818:	bf00      	nop
 800c81a:	3708      	adds	r7, #8
 800c81c:	46bd      	mov	sp, r7
 800c81e:	bd80      	pop	{r7, pc}
 800c820:	40013c00 	.word	0x40013c00

0800c824 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800c824:	b580      	push	{r7, lr}
 800c826:	b084      	sub	sp, #16
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d101      	bne.n	800c836 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800c832:	2301      	movs	r3, #1
 800c834:	e12b      	b.n	800ca8e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c83c:	b2db      	uxtb	r3, r3
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d106      	bne.n	800c850 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	2200      	movs	r2, #0
 800c846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800c84a:	6878      	ldr	r0, [r7, #4]
 800c84c:	f7f5 fe6e 	bl	800252c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	2224      	movs	r2, #36	; 0x24
 800c854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	681a      	ldr	r2, [r3, #0]
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	f022 0201 	bic.w	r2, r2, #1
 800c866:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	681a      	ldr	r2, [r3, #0]
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c876:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	681a      	ldr	r2, [r3, #0]
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c886:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800c888:	f001 fd14 	bl	800e2b4 <HAL_RCC_GetPCLK1Freq>
 800c88c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	685b      	ldr	r3, [r3, #4]
 800c892:	4a81      	ldr	r2, [pc, #516]	; (800ca98 <HAL_I2C_Init+0x274>)
 800c894:	4293      	cmp	r3, r2
 800c896:	d807      	bhi.n	800c8a8 <HAL_I2C_Init+0x84>
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	4a80      	ldr	r2, [pc, #512]	; (800ca9c <HAL_I2C_Init+0x278>)
 800c89c:	4293      	cmp	r3, r2
 800c89e:	bf94      	ite	ls
 800c8a0:	2301      	movls	r3, #1
 800c8a2:	2300      	movhi	r3, #0
 800c8a4:	b2db      	uxtb	r3, r3
 800c8a6:	e006      	b.n	800c8b6 <HAL_I2C_Init+0x92>
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	4a7d      	ldr	r2, [pc, #500]	; (800caa0 <HAL_I2C_Init+0x27c>)
 800c8ac:	4293      	cmp	r3, r2
 800c8ae:	bf94      	ite	ls
 800c8b0:	2301      	movls	r3, #1
 800c8b2:	2300      	movhi	r3, #0
 800c8b4:	b2db      	uxtb	r3, r3
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d001      	beq.n	800c8be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800c8ba:	2301      	movs	r3, #1
 800c8bc:	e0e7      	b.n	800ca8e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	4a78      	ldr	r2, [pc, #480]	; (800caa4 <HAL_I2C_Init+0x280>)
 800c8c2:	fba2 2303 	umull	r2, r3, r2, r3
 800c8c6:	0c9b      	lsrs	r3, r3, #18
 800c8c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	685b      	ldr	r3, [r3, #4]
 800c8d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	68ba      	ldr	r2, [r7, #8]
 800c8da:	430a      	orrs	r2, r1
 800c8dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	6a1b      	ldr	r3, [r3, #32]
 800c8e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	685b      	ldr	r3, [r3, #4]
 800c8ec:	4a6a      	ldr	r2, [pc, #424]	; (800ca98 <HAL_I2C_Init+0x274>)
 800c8ee:	4293      	cmp	r3, r2
 800c8f0:	d802      	bhi.n	800c8f8 <HAL_I2C_Init+0xd4>
 800c8f2:	68bb      	ldr	r3, [r7, #8]
 800c8f4:	3301      	adds	r3, #1
 800c8f6:	e009      	b.n	800c90c <HAL_I2C_Init+0xe8>
 800c8f8:	68bb      	ldr	r3, [r7, #8]
 800c8fa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800c8fe:	fb02 f303 	mul.w	r3, r2, r3
 800c902:	4a69      	ldr	r2, [pc, #420]	; (800caa8 <HAL_I2C_Init+0x284>)
 800c904:	fba2 2303 	umull	r2, r3, r2, r3
 800c908:	099b      	lsrs	r3, r3, #6
 800c90a:	3301      	adds	r3, #1
 800c90c:	687a      	ldr	r2, [r7, #4]
 800c90e:	6812      	ldr	r2, [r2, #0]
 800c910:	430b      	orrs	r3, r1
 800c912:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	69db      	ldr	r3, [r3, #28]
 800c91a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800c91e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	685b      	ldr	r3, [r3, #4]
 800c926:	495c      	ldr	r1, [pc, #368]	; (800ca98 <HAL_I2C_Init+0x274>)
 800c928:	428b      	cmp	r3, r1
 800c92a:	d819      	bhi.n	800c960 <HAL_I2C_Init+0x13c>
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	1e59      	subs	r1, r3, #1
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	685b      	ldr	r3, [r3, #4]
 800c934:	005b      	lsls	r3, r3, #1
 800c936:	fbb1 f3f3 	udiv	r3, r1, r3
 800c93a:	1c59      	adds	r1, r3, #1
 800c93c:	f640 73fc 	movw	r3, #4092	; 0xffc
 800c940:	400b      	ands	r3, r1
 800c942:	2b00      	cmp	r3, #0
 800c944:	d00a      	beq.n	800c95c <HAL_I2C_Init+0x138>
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	1e59      	subs	r1, r3, #1
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	685b      	ldr	r3, [r3, #4]
 800c94e:	005b      	lsls	r3, r3, #1
 800c950:	fbb1 f3f3 	udiv	r3, r1, r3
 800c954:	3301      	adds	r3, #1
 800c956:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c95a:	e051      	b.n	800ca00 <HAL_I2C_Init+0x1dc>
 800c95c:	2304      	movs	r3, #4
 800c95e:	e04f      	b.n	800ca00 <HAL_I2C_Init+0x1dc>
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	689b      	ldr	r3, [r3, #8]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d111      	bne.n	800c98c <HAL_I2C_Init+0x168>
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	1e58      	subs	r0, r3, #1
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	6859      	ldr	r1, [r3, #4]
 800c970:	460b      	mov	r3, r1
 800c972:	005b      	lsls	r3, r3, #1
 800c974:	440b      	add	r3, r1
 800c976:	fbb0 f3f3 	udiv	r3, r0, r3
 800c97a:	3301      	adds	r3, #1
 800c97c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c980:	2b00      	cmp	r3, #0
 800c982:	bf0c      	ite	eq
 800c984:	2301      	moveq	r3, #1
 800c986:	2300      	movne	r3, #0
 800c988:	b2db      	uxtb	r3, r3
 800c98a:	e012      	b.n	800c9b2 <HAL_I2C_Init+0x18e>
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	1e58      	subs	r0, r3, #1
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	6859      	ldr	r1, [r3, #4]
 800c994:	460b      	mov	r3, r1
 800c996:	009b      	lsls	r3, r3, #2
 800c998:	440b      	add	r3, r1
 800c99a:	0099      	lsls	r1, r3, #2
 800c99c:	440b      	add	r3, r1
 800c99e:	fbb0 f3f3 	udiv	r3, r0, r3
 800c9a2:	3301      	adds	r3, #1
 800c9a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	bf0c      	ite	eq
 800c9ac:	2301      	moveq	r3, #1
 800c9ae:	2300      	movne	r3, #0
 800c9b0:	b2db      	uxtb	r3, r3
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d001      	beq.n	800c9ba <HAL_I2C_Init+0x196>
 800c9b6:	2301      	movs	r3, #1
 800c9b8:	e022      	b.n	800ca00 <HAL_I2C_Init+0x1dc>
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	689b      	ldr	r3, [r3, #8]
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d10e      	bne.n	800c9e0 <HAL_I2C_Init+0x1bc>
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	1e58      	subs	r0, r3, #1
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	6859      	ldr	r1, [r3, #4]
 800c9ca:	460b      	mov	r3, r1
 800c9cc:	005b      	lsls	r3, r3, #1
 800c9ce:	440b      	add	r3, r1
 800c9d0:	fbb0 f3f3 	udiv	r3, r0, r3
 800c9d4:	3301      	adds	r3, #1
 800c9d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c9da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c9de:	e00f      	b.n	800ca00 <HAL_I2C_Init+0x1dc>
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	1e58      	subs	r0, r3, #1
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	6859      	ldr	r1, [r3, #4]
 800c9e8:	460b      	mov	r3, r1
 800c9ea:	009b      	lsls	r3, r3, #2
 800c9ec:	440b      	add	r3, r1
 800c9ee:	0099      	lsls	r1, r3, #2
 800c9f0:	440b      	add	r3, r1
 800c9f2:	fbb0 f3f3 	udiv	r3, r0, r3
 800c9f6:	3301      	adds	r3, #1
 800c9f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c9fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ca00:	6879      	ldr	r1, [r7, #4]
 800ca02:	6809      	ldr	r1, [r1, #0]
 800ca04:	4313      	orrs	r3, r2
 800ca06:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	69da      	ldr	r2, [r3, #28]
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	6a1b      	ldr	r3, [r3, #32]
 800ca1a:	431a      	orrs	r2, r3
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	430a      	orrs	r2, r1
 800ca22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	689b      	ldr	r3, [r3, #8]
 800ca2a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800ca2e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800ca32:	687a      	ldr	r2, [r7, #4]
 800ca34:	6911      	ldr	r1, [r2, #16]
 800ca36:	687a      	ldr	r2, [r7, #4]
 800ca38:	68d2      	ldr	r2, [r2, #12]
 800ca3a:	4311      	orrs	r1, r2
 800ca3c:	687a      	ldr	r2, [r7, #4]
 800ca3e:	6812      	ldr	r2, [r2, #0]
 800ca40:	430b      	orrs	r3, r1
 800ca42:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	68db      	ldr	r3, [r3, #12]
 800ca4a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	695a      	ldr	r2, [r3, #20]
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	699b      	ldr	r3, [r3, #24]
 800ca56:	431a      	orrs	r2, r3
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	430a      	orrs	r2, r1
 800ca5e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	681a      	ldr	r2, [r3, #0]
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	f042 0201 	orr.w	r2, r2, #1
 800ca6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2200      	movs	r2, #0
 800ca74:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	2220      	movs	r2, #32
 800ca7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	2200      	movs	r2, #0
 800ca82:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	2200      	movs	r2, #0
 800ca88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ca8c:	2300      	movs	r3, #0
}
 800ca8e:	4618      	mov	r0, r3
 800ca90:	3710      	adds	r7, #16
 800ca92:	46bd      	mov	sp, r7
 800ca94:	bd80      	pop	{r7, pc}
 800ca96:	bf00      	nop
 800ca98:	000186a0 	.word	0x000186a0
 800ca9c:	001e847f 	.word	0x001e847f
 800caa0:	003d08ff 	.word	0x003d08ff
 800caa4:	431bde83 	.word	0x431bde83
 800caa8:	10624dd3 	.word	0x10624dd3

0800caac <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800caac:	b580      	push	{r7, lr}
 800caae:	b088      	sub	sp, #32
 800cab0:	af02      	add	r7, sp, #8
 800cab2:	60f8      	str	r0, [r7, #12]
 800cab4:	4608      	mov	r0, r1
 800cab6:	4611      	mov	r1, r2
 800cab8:	461a      	mov	r2, r3
 800caba:	4603      	mov	r3, r0
 800cabc:	817b      	strh	r3, [r7, #10]
 800cabe:	460b      	mov	r3, r1
 800cac0:	813b      	strh	r3, [r7, #8]
 800cac2:	4613      	mov	r3, r2
 800cac4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800cac6:	f7fe ff63 	bl	800b990 <HAL_GetTick>
 800caca:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cad2:	b2db      	uxtb	r3, r3
 800cad4:	2b20      	cmp	r3, #32
 800cad6:	f040 80d9 	bne.w	800cc8c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800cada:	697b      	ldr	r3, [r7, #20]
 800cadc:	9300      	str	r3, [sp, #0]
 800cade:	2319      	movs	r3, #25
 800cae0:	2201      	movs	r2, #1
 800cae2:	496d      	ldr	r1, [pc, #436]	; (800cc98 <HAL_I2C_Mem_Write+0x1ec>)
 800cae4:	68f8      	ldr	r0, [r7, #12]
 800cae6:	f000 fcb5 	bl	800d454 <I2C_WaitOnFlagUntilTimeout>
 800caea:	4603      	mov	r3, r0
 800caec:	2b00      	cmp	r3, #0
 800caee:	d001      	beq.n	800caf4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800caf0:	2302      	movs	r3, #2
 800caf2:	e0cc      	b.n	800cc8e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cafa:	2b01      	cmp	r3, #1
 800cafc:	d101      	bne.n	800cb02 <HAL_I2C_Mem_Write+0x56>
 800cafe:	2302      	movs	r3, #2
 800cb00:	e0c5      	b.n	800cc8e <HAL_I2C_Mem_Write+0x1e2>
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	2201      	movs	r2, #1
 800cb06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	f003 0301 	and.w	r3, r3, #1
 800cb14:	2b01      	cmp	r3, #1
 800cb16:	d007      	beq.n	800cb28 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	681a      	ldr	r2, [r3, #0]
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	f042 0201 	orr.w	r2, r2, #1
 800cb26:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	681a      	ldr	r2, [r3, #0]
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800cb36:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	2221      	movs	r2, #33	; 0x21
 800cb3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	2240      	movs	r2, #64	; 0x40
 800cb44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	6a3a      	ldr	r2, [r7, #32]
 800cb52:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800cb58:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cb5e:	b29a      	uxth	r2, r3
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	4a4d      	ldr	r2, [pc, #308]	; (800cc9c <HAL_I2C_Mem_Write+0x1f0>)
 800cb68:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800cb6a:	88f8      	ldrh	r0, [r7, #6]
 800cb6c:	893a      	ldrh	r2, [r7, #8]
 800cb6e:	8979      	ldrh	r1, [r7, #10]
 800cb70:	697b      	ldr	r3, [r7, #20]
 800cb72:	9301      	str	r3, [sp, #4]
 800cb74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb76:	9300      	str	r3, [sp, #0]
 800cb78:	4603      	mov	r3, r0
 800cb7a:	68f8      	ldr	r0, [r7, #12]
 800cb7c:	f000 faec 	bl	800d158 <I2C_RequestMemoryWrite>
 800cb80:	4603      	mov	r3, r0
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d052      	beq.n	800cc2c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800cb86:	2301      	movs	r3, #1
 800cb88:	e081      	b.n	800cc8e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800cb8a:	697a      	ldr	r2, [r7, #20]
 800cb8c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cb8e:	68f8      	ldr	r0, [r7, #12]
 800cb90:	f000 fd36 	bl	800d600 <I2C_WaitOnTXEFlagUntilTimeout>
 800cb94:	4603      	mov	r3, r0
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d00d      	beq.n	800cbb6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb9e:	2b04      	cmp	r3, #4
 800cba0:	d107      	bne.n	800cbb2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	681a      	ldr	r2, [r3, #0]
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cbb0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800cbb2:	2301      	movs	r3, #1
 800cbb4:	e06b      	b.n	800cc8e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbba:	781a      	ldrb	r2, [r3, #0]
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbc6:	1c5a      	adds	r2, r3, #1
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cbd0:	3b01      	subs	r3, #1
 800cbd2:	b29a      	uxth	r2, r3
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cbdc:	b29b      	uxth	r3, r3
 800cbde:	3b01      	subs	r3, #1
 800cbe0:	b29a      	uxth	r2, r3
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	695b      	ldr	r3, [r3, #20]
 800cbec:	f003 0304 	and.w	r3, r3, #4
 800cbf0:	2b04      	cmp	r3, #4
 800cbf2:	d11b      	bne.n	800cc2c <HAL_I2C_Mem_Write+0x180>
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d017      	beq.n	800cc2c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc00:	781a      	ldrb	r2, [r3, #0]
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc0c:	1c5a      	adds	r2, r3, #1
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cc16:	3b01      	subs	r3, #1
 800cc18:	b29a      	uxth	r2, r3
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cc22:	b29b      	uxth	r3, r3
 800cc24:	3b01      	subs	r3, #1
 800cc26:	b29a      	uxth	r2, r3
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d1aa      	bne.n	800cb8a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800cc34:	697a      	ldr	r2, [r7, #20]
 800cc36:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cc38:	68f8      	ldr	r0, [r7, #12]
 800cc3a:	f000 fd22 	bl	800d682 <I2C_WaitOnBTFFlagUntilTimeout>
 800cc3e:	4603      	mov	r3, r0
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d00d      	beq.n	800cc60 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc48:	2b04      	cmp	r3, #4
 800cc4a:	d107      	bne.n	800cc5c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	681a      	ldr	r2, [r3, #0]
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cc5a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800cc5c:	2301      	movs	r3, #1
 800cc5e:	e016      	b.n	800cc8e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	681a      	ldr	r2, [r3, #0]
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cc6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	2220      	movs	r2, #32
 800cc74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	2200      	movs	r2, #0
 800cc7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	2200      	movs	r2, #0
 800cc84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800cc88:	2300      	movs	r3, #0
 800cc8a:	e000      	b.n	800cc8e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800cc8c:	2302      	movs	r3, #2
  }
}
 800cc8e:	4618      	mov	r0, r3
 800cc90:	3718      	adds	r7, #24
 800cc92:	46bd      	mov	sp, r7
 800cc94:	bd80      	pop	{r7, pc}
 800cc96:	bf00      	nop
 800cc98:	00100002 	.word	0x00100002
 800cc9c:	ffff0000 	.word	0xffff0000

0800cca0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b08c      	sub	sp, #48	; 0x30
 800cca4:	af02      	add	r7, sp, #8
 800cca6:	60f8      	str	r0, [r7, #12]
 800cca8:	4608      	mov	r0, r1
 800ccaa:	4611      	mov	r1, r2
 800ccac:	461a      	mov	r2, r3
 800ccae:	4603      	mov	r3, r0
 800ccb0:	817b      	strh	r3, [r7, #10]
 800ccb2:	460b      	mov	r3, r1
 800ccb4:	813b      	strh	r3, [r7, #8]
 800ccb6:	4613      	mov	r3, r2
 800ccb8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800ccba:	f7fe fe69 	bl	800b990 <HAL_GetTick>
 800ccbe:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ccc6:	b2db      	uxtb	r3, r3
 800ccc8:	2b20      	cmp	r3, #32
 800ccca:	f040 8208 	bne.w	800d0de <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800ccce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccd0:	9300      	str	r3, [sp, #0]
 800ccd2:	2319      	movs	r3, #25
 800ccd4:	2201      	movs	r2, #1
 800ccd6:	497b      	ldr	r1, [pc, #492]	; (800cec4 <HAL_I2C_Mem_Read+0x224>)
 800ccd8:	68f8      	ldr	r0, [r7, #12]
 800ccda:	f000 fbbb 	bl	800d454 <I2C_WaitOnFlagUntilTimeout>
 800ccde:	4603      	mov	r3, r0
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d001      	beq.n	800cce8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800cce4:	2302      	movs	r3, #2
 800cce6:	e1fb      	b.n	800d0e0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ccee:	2b01      	cmp	r3, #1
 800ccf0:	d101      	bne.n	800ccf6 <HAL_I2C_Mem_Read+0x56>
 800ccf2:	2302      	movs	r3, #2
 800ccf4:	e1f4      	b.n	800d0e0 <HAL_I2C_Mem_Read+0x440>
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	2201      	movs	r2, #1
 800ccfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	f003 0301 	and.w	r3, r3, #1
 800cd08:	2b01      	cmp	r3, #1
 800cd0a:	d007      	beq.n	800cd1c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	681a      	ldr	r2, [r3, #0]
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	f042 0201 	orr.w	r2, r2, #1
 800cd1a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	681a      	ldr	r2, [r3, #0]
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800cd2a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	2222      	movs	r2, #34	; 0x22
 800cd30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	2240      	movs	r2, #64	; 0x40
 800cd38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	2200      	movs	r2, #0
 800cd40:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cd46:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800cd4c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cd52:	b29a      	uxth	r2, r3
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	4a5b      	ldr	r2, [pc, #364]	; (800cec8 <HAL_I2C_Mem_Read+0x228>)
 800cd5c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800cd5e:	88f8      	ldrh	r0, [r7, #6]
 800cd60:	893a      	ldrh	r2, [r7, #8]
 800cd62:	8979      	ldrh	r1, [r7, #10]
 800cd64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd66:	9301      	str	r3, [sp, #4]
 800cd68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd6a:	9300      	str	r3, [sp, #0]
 800cd6c:	4603      	mov	r3, r0
 800cd6e:	68f8      	ldr	r0, [r7, #12]
 800cd70:	f000 fa88 	bl	800d284 <I2C_RequestMemoryRead>
 800cd74:	4603      	mov	r3, r0
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d001      	beq.n	800cd7e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800cd7a:	2301      	movs	r3, #1
 800cd7c:	e1b0      	b.n	800d0e0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d113      	bne.n	800cdae <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800cd86:	2300      	movs	r3, #0
 800cd88:	623b      	str	r3, [r7, #32]
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	695b      	ldr	r3, [r3, #20]
 800cd90:	623b      	str	r3, [r7, #32]
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	699b      	ldr	r3, [r3, #24]
 800cd98:	623b      	str	r3, [r7, #32]
 800cd9a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	681a      	ldr	r2, [r3, #0]
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cdaa:	601a      	str	r2, [r3, #0]
 800cdac:	e184      	b.n	800d0b8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cdb2:	2b01      	cmp	r3, #1
 800cdb4:	d11b      	bne.n	800cdee <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	681a      	ldr	r2, [r3, #0]
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cdc4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	61fb      	str	r3, [r7, #28]
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	695b      	ldr	r3, [r3, #20]
 800cdd0:	61fb      	str	r3, [r7, #28]
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	699b      	ldr	r3, [r3, #24]
 800cdd8:	61fb      	str	r3, [r7, #28]
 800cdda:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	681a      	ldr	r2, [r3, #0]
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cdea:	601a      	str	r2, [r3, #0]
 800cdec:	e164      	b.n	800d0b8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cdf2:	2b02      	cmp	r3, #2
 800cdf4:	d11b      	bne.n	800ce2e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	681a      	ldr	r2, [r3, #0]
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ce04:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	681a      	ldr	r2, [r3, #0]
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ce14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ce16:	2300      	movs	r3, #0
 800ce18:	61bb      	str	r3, [r7, #24]
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	695b      	ldr	r3, [r3, #20]
 800ce20:	61bb      	str	r3, [r7, #24]
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	699b      	ldr	r3, [r3, #24]
 800ce28:	61bb      	str	r3, [r7, #24]
 800ce2a:	69bb      	ldr	r3, [r7, #24]
 800ce2c:	e144      	b.n	800d0b8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ce2e:	2300      	movs	r3, #0
 800ce30:	617b      	str	r3, [r7, #20]
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	695b      	ldr	r3, [r3, #20]
 800ce38:	617b      	str	r3, [r7, #20]
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	699b      	ldr	r3, [r3, #24]
 800ce40:	617b      	str	r3, [r7, #20]
 800ce42:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800ce44:	e138      	b.n	800d0b8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ce4a:	2b03      	cmp	r3, #3
 800ce4c:	f200 80f1 	bhi.w	800d032 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ce54:	2b01      	cmp	r3, #1
 800ce56:	d123      	bne.n	800cea0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ce58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ce5a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ce5c:	68f8      	ldr	r0, [r7, #12]
 800ce5e:	f000 fc51 	bl	800d704 <I2C_WaitOnRXNEFlagUntilTimeout>
 800ce62:	4603      	mov	r3, r0
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d001      	beq.n	800ce6c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800ce68:	2301      	movs	r3, #1
 800ce6a:	e139      	b.n	800d0e0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	691a      	ldr	r2, [r3, #16]
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce76:	b2d2      	uxtb	r2, r2
 800ce78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce7e:	1c5a      	adds	r2, r3, #1
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ce88:	3b01      	subs	r3, #1
 800ce8a:	b29a      	uxth	r2, r3
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ce94:	b29b      	uxth	r3, r3
 800ce96:	3b01      	subs	r3, #1
 800ce98:	b29a      	uxth	r2, r3
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800ce9e:	e10b      	b.n	800d0b8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cea4:	2b02      	cmp	r3, #2
 800cea6:	d14e      	bne.n	800cf46 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800cea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ceaa:	9300      	str	r3, [sp, #0]
 800ceac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ceae:	2200      	movs	r2, #0
 800ceb0:	4906      	ldr	r1, [pc, #24]	; (800cecc <HAL_I2C_Mem_Read+0x22c>)
 800ceb2:	68f8      	ldr	r0, [r7, #12]
 800ceb4:	f000 face 	bl	800d454 <I2C_WaitOnFlagUntilTimeout>
 800ceb8:	4603      	mov	r3, r0
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d008      	beq.n	800ced0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800cebe:	2301      	movs	r3, #1
 800cec0:	e10e      	b.n	800d0e0 <HAL_I2C_Mem_Read+0x440>
 800cec2:	bf00      	nop
 800cec4:	00100002 	.word	0x00100002
 800cec8:	ffff0000 	.word	0xffff0000
 800cecc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	681a      	ldr	r2, [r3, #0]
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cede:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	691a      	ldr	r2, [r3, #16]
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ceea:	b2d2      	uxtb	r2, r2
 800ceec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cef2:	1c5a      	adds	r2, r3, #1
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cefc:	3b01      	subs	r3, #1
 800cefe:	b29a      	uxth	r2, r3
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cf08:	b29b      	uxth	r3, r3
 800cf0a:	3b01      	subs	r3, #1
 800cf0c:	b29a      	uxth	r2, r3
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	691a      	ldr	r2, [r3, #16]
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf1c:	b2d2      	uxtb	r2, r2
 800cf1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf24:	1c5a      	adds	r2, r3, #1
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cf2e:	3b01      	subs	r3, #1
 800cf30:	b29a      	uxth	r2, r3
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cf3a:	b29b      	uxth	r3, r3
 800cf3c:	3b01      	subs	r3, #1
 800cf3e:	b29a      	uxth	r2, r3
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	855a      	strh	r2, [r3, #42]	; 0x2a
 800cf44:	e0b8      	b.n	800d0b8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800cf46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf48:	9300      	str	r3, [sp, #0]
 800cf4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf4c:	2200      	movs	r2, #0
 800cf4e:	4966      	ldr	r1, [pc, #408]	; (800d0e8 <HAL_I2C_Mem_Read+0x448>)
 800cf50:	68f8      	ldr	r0, [r7, #12]
 800cf52:	f000 fa7f 	bl	800d454 <I2C_WaitOnFlagUntilTimeout>
 800cf56:	4603      	mov	r3, r0
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d001      	beq.n	800cf60 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800cf5c:	2301      	movs	r3, #1
 800cf5e:	e0bf      	b.n	800d0e0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	681a      	ldr	r2, [r3, #0]
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cf6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	691a      	ldr	r2, [r3, #16]
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf7a:	b2d2      	uxtb	r2, r2
 800cf7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf82:	1c5a      	adds	r2, r3, #1
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cf8c:	3b01      	subs	r3, #1
 800cf8e:	b29a      	uxth	r2, r3
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cf98:	b29b      	uxth	r3, r3
 800cf9a:	3b01      	subs	r3, #1
 800cf9c:	b29a      	uxth	r2, r3
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800cfa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfa4:	9300      	str	r3, [sp, #0]
 800cfa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	494f      	ldr	r1, [pc, #316]	; (800d0e8 <HAL_I2C_Mem_Read+0x448>)
 800cfac:	68f8      	ldr	r0, [r7, #12]
 800cfae:	f000 fa51 	bl	800d454 <I2C_WaitOnFlagUntilTimeout>
 800cfb2:	4603      	mov	r3, r0
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d001      	beq.n	800cfbc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800cfb8:	2301      	movs	r3, #1
 800cfba:	e091      	b.n	800d0e0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	681a      	ldr	r2, [r3, #0]
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cfca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	691a      	ldr	r2, [r3, #16]
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfd6:	b2d2      	uxtb	r2, r2
 800cfd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfde:	1c5a      	adds	r2, r3, #1
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cfe8:	3b01      	subs	r3, #1
 800cfea:	b29a      	uxth	r2, r3
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cff4:	b29b      	uxth	r3, r3
 800cff6:	3b01      	subs	r3, #1
 800cff8:	b29a      	uxth	r2, r3
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	691a      	ldr	r2, [r3, #16]
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d008:	b2d2      	uxtb	r2, r2
 800d00a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d010:	1c5a      	adds	r2, r3, #1
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d01a:	3b01      	subs	r3, #1
 800d01c:	b29a      	uxth	r2, r3
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d026:	b29b      	uxth	r3, r3
 800d028:	3b01      	subs	r3, #1
 800d02a:	b29a      	uxth	r2, r3
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	855a      	strh	r2, [r3, #42]	; 0x2a
 800d030:	e042      	b.n	800d0b8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d032:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d034:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d036:	68f8      	ldr	r0, [r7, #12]
 800d038:	f000 fb64 	bl	800d704 <I2C_WaitOnRXNEFlagUntilTimeout>
 800d03c:	4603      	mov	r3, r0
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d001      	beq.n	800d046 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800d042:	2301      	movs	r3, #1
 800d044:	e04c      	b.n	800d0e0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	691a      	ldr	r2, [r3, #16]
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d050:	b2d2      	uxtb	r2, r2
 800d052:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d058:	1c5a      	adds	r2, r3, #1
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d062:	3b01      	subs	r3, #1
 800d064:	b29a      	uxth	r2, r3
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d06e:	b29b      	uxth	r3, r3
 800d070:	3b01      	subs	r3, #1
 800d072:	b29a      	uxth	r2, r3
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	695b      	ldr	r3, [r3, #20]
 800d07e:	f003 0304 	and.w	r3, r3, #4
 800d082:	2b04      	cmp	r3, #4
 800d084:	d118      	bne.n	800d0b8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	691a      	ldr	r2, [r3, #16]
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d090:	b2d2      	uxtb	r2, r2
 800d092:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d098:	1c5a      	adds	r2, r3, #1
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d0a2:	3b01      	subs	r3, #1
 800d0a4:	b29a      	uxth	r2, r3
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d0ae:	b29b      	uxth	r3, r3
 800d0b0:	3b01      	subs	r3, #1
 800d0b2:	b29a      	uxth	r2, r3
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	f47f aec2 	bne.w	800ce46 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	2220      	movs	r2, #32
 800d0c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	2200      	movs	r2, #0
 800d0ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	2200      	movs	r2, #0
 800d0d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800d0da:	2300      	movs	r3, #0
 800d0dc:	e000      	b.n	800d0e0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800d0de:	2302      	movs	r3, #2
  }
}
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	3728      	adds	r7, #40	; 0x28
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	bd80      	pop	{r7, pc}
 800d0e8:	00010004 	.word	0x00010004

0800d0ec <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 800d0ec:	b480      	push	{r7}
 800d0ee:	b083      	sub	sp, #12
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d0fa:	b2db      	uxtb	r3, r3
 800d0fc:	2b20      	cmp	r3, #32
 800d0fe:	d124      	bne.n	800d14a <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	2228      	movs	r2, #40	; 0x28
 800d104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	f003 0301 	and.w	r3, r3, #1
 800d112:	2b01      	cmp	r3, #1
 800d114:	d007      	beq.n	800d126 <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	681a      	ldr	r2, [r3, #0]
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	f042 0201 	orr.w	r2, r2, #1
 800d124:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	681a      	ldr	r2, [r3, #0]
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800d134:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	685a      	ldr	r2, [r3, #4]
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800d144:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800d146:	2300      	movs	r3, #0
 800d148:	e000      	b.n	800d14c <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800d14a:	2302      	movs	r3, #2
  }
}
 800d14c:	4618      	mov	r0, r3
 800d14e:	370c      	adds	r7, #12
 800d150:	46bd      	mov	sp, r7
 800d152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d156:	4770      	bx	lr

0800d158 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800d158:	b580      	push	{r7, lr}
 800d15a:	b088      	sub	sp, #32
 800d15c:	af02      	add	r7, sp, #8
 800d15e:	60f8      	str	r0, [r7, #12]
 800d160:	4608      	mov	r0, r1
 800d162:	4611      	mov	r1, r2
 800d164:	461a      	mov	r2, r3
 800d166:	4603      	mov	r3, r0
 800d168:	817b      	strh	r3, [r7, #10]
 800d16a:	460b      	mov	r3, r1
 800d16c:	813b      	strh	r3, [r7, #8]
 800d16e:	4613      	mov	r3, r2
 800d170:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	681a      	ldr	r2, [r3, #0]
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d180:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800d182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d184:	9300      	str	r3, [sp, #0]
 800d186:	6a3b      	ldr	r3, [r7, #32]
 800d188:	2200      	movs	r2, #0
 800d18a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800d18e:	68f8      	ldr	r0, [r7, #12]
 800d190:	f000 f960 	bl	800d454 <I2C_WaitOnFlagUntilTimeout>
 800d194:	4603      	mov	r3, r0
 800d196:	2b00      	cmp	r3, #0
 800d198:	d00d      	beq.n	800d1b6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d1a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d1a8:	d103      	bne.n	800d1b2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d1b0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800d1b2:	2303      	movs	r3, #3
 800d1b4:	e05f      	b.n	800d276 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800d1b6:	897b      	ldrh	r3, [r7, #10]
 800d1b8:	b2db      	uxtb	r3, r3
 800d1ba:	461a      	mov	r2, r3
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800d1c4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800d1c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1c8:	6a3a      	ldr	r2, [r7, #32]
 800d1ca:	492d      	ldr	r1, [pc, #180]	; (800d280 <I2C_RequestMemoryWrite+0x128>)
 800d1cc:	68f8      	ldr	r0, [r7, #12]
 800d1ce:	f000 f998 	bl	800d502 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800d1d2:	4603      	mov	r3, r0
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d001      	beq.n	800d1dc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800d1d8:	2301      	movs	r3, #1
 800d1da:	e04c      	b.n	800d276 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d1dc:	2300      	movs	r3, #0
 800d1de:	617b      	str	r3, [r7, #20]
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	695b      	ldr	r3, [r3, #20]
 800d1e6:	617b      	str	r3, [r7, #20]
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	699b      	ldr	r3, [r3, #24]
 800d1ee:	617b      	str	r3, [r7, #20]
 800d1f0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d1f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d1f4:	6a39      	ldr	r1, [r7, #32]
 800d1f6:	68f8      	ldr	r0, [r7, #12]
 800d1f8:	f000 fa02 	bl	800d600 <I2C_WaitOnTXEFlagUntilTimeout>
 800d1fc:	4603      	mov	r3, r0
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d00d      	beq.n	800d21e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d206:	2b04      	cmp	r3, #4
 800d208:	d107      	bne.n	800d21a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	681a      	ldr	r2, [r3, #0]
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d218:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800d21a:	2301      	movs	r3, #1
 800d21c:	e02b      	b.n	800d276 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800d21e:	88fb      	ldrh	r3, [r7, #6]
 800d220:	2b01      	cmp	r3, #1
 800d222:	d105      	bne.n	800d230 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800d224:	893b      	ldrh	r3, [r7, #8]
 800d226:	b2da      	uxtb	r2, r3
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	611a      	str	r2, [r3, #16]
 800d22e:	e021      	b.n	800d274 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800d230:	893b      	ldrh	r3, [r7, #8]
 800d232:	0a1b      	lsrs	r3, r3, #8
 800d234:	b29b      	uxth	r3, r3
 800d236:	b2da      	uxtb	r2, r3
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d23e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d240:	6a39      	ldr	r1, [r7, #32]
 800d242:	68f8      	ldr	r0, [r7, #12]
 800d244:	f000 f9dc 	bl	800d600 <I2C_WaitOnTXEFlagUntilTimeout>
 800d248:	4603      	mov	r3, r0
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d00d      	beq.n	800d26a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d252:	2b04      	cmp	r3, #4
 800d254:	d107      	bne.n	800d266 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	681a      	ldr	r2, [r3, #0]
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d264:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800d266:	2301      	movs	r3, #1
 800d268:	e005      	b.n	800d276 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800d26a:	893b      	ldrh	r3, [r7, #8]
 800d26c:	b2da      	uxtb	r2, r3
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800d274:	2300      	movs	r3, #0
}
 800d276:	4618      	mov	r0, r3
 800d278:	3718      	adds	r7, #24
 800d27a:	46bd      	mov	sp, r7
 800d27c:	bd80      	pop	{r7, pc}
 800d27e:	bf00      	nop
 800d280:	00010002 	.word	0x00010002

0800d284 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800d284:	b580      	push	{r7, lr}
 800d286:	b088      	sub	sp, #32
 800d288:	af02      	add	r7, sp, #8
 800d28a:	60f8      	str	r0, [r7, #12]
 800d28c:	4608      	mov	r0, r1
 800d28e:	4611      	mov	r1, r2
 800d290:	461a      	mov	r2, r3
 800d292:	4603      	mov	r3, r0
 800d294:	817b      	strh	r3, [r7, #10]
 800d296:	460b      	mov	r3, r1
 800d298:	813b      	strh	r3, [r7, #8]
 800d29a:	4613      	mov	r3, r2
 800d29c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	681a      	ldr	r2, [r3, #0]
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800d2ac:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	681a      	ldr	r2, [r3, #0]
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d2bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800d2be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2c0:	9300      	str	r3, [sp, #0]
 800d2c2:	6a3b      	ldr	r3, [r7, #32]
 800d2c4:	2200      	movs	r2, #0
 800d2c6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800d2ca:	68f8      	ldr	r0, [r7, #12]
 800d2cc:	f000 f8c2 	bl	800d454 <I2C_WaitOnFlagUntilTimeout>
 800d2d0:	4603      	mov	r3, r0
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d00d      	beq.n	800d2f2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d2e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d2e4:	d103      	bne.n	800d2ee <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d2ec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800d2ee:	2303      	movs	r3, #3
 800d2f0:	e0aa      	b.n	800d448 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800d2f2:	897b      	ldrh	r3, [r7, #10]
 800d2f4:	b2db      	uxtb	r3, r3
 800d2f6:	461a      	mov	r2, r3
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800d300:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800d302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d304:	6a3a      	ldr	r2, [r7, #32]
 800d306:	4952      	ldr	r1, [pc, #328]	; (800d450 <I2C_RequestMemoryRead+0x1cc>)
 800d308:	68f8      	ldr	r0, [r7, #12]
 800d30a:	f000 f8fa 	bl	800d502 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800d30e:	4603      	mov	r3, r0
 800d310:	2b00      	cmp	r3, #0
 800d312:	d001      	beq.n	800d318 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800d314:	2301      	movs	r3, #1
 800d316:	e097      	b.n	800d448 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d318:	2300      	movs	r3, #0
 800d31a:	617b      	str	r3, [r7, #20]
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	695b      	ldr	r3, [r3, #20]
 800d322:	617b      	str	r3, [r7, #20]
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	699b      	ldr	r3, [r3, #24]
 800d32a:	617b      	str	r3, [r7, #20]
 800d32c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d32e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d330:	6a39      	ldr	r1, [r7, #32]
 800d332:	68f8      	ldr	r0, [r7, #12]
 800d334:	f000 f964 	bl	800d600 <I2C_WaitOnTXEFlagUntilTimeout>
 800d338:	4603      	mov	r3, r0
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d00d      	beq.n	800d35a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d342:	2b04      	cmp	r3, #4
 800d344:	d107      	bne.n	800d356 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	681a      	ldr	r2, [r3, #0]
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d354:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800d356:	2301      	movs	r3, #1
 800d358:	e076      	b.n	800d448 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800d35a:	88fb      	ldrh	r3, [r7, #6]
 800d35c:	2b01      	cmp	r3, #1
 800d35e:	d105      	bne.n	800d36c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800d360:	893b      	ldrh	r3, [r7, #8]
 800d362:	b2da      	uxtb	r2, r3
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	611a      	str	r2, [r3, #16]
 800d36a:	e021      	b.n	800d3b0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800d36c:	893b      	ldrh	r3, [r7, #8]
 800d36e:	0a1b      	lsrs	r3, r3, #8
 800d370:	b29b      	uxth	r3, r3
 800d372:	b2da      	uxtb	r2, r3
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d37a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d37c:	6a39      	ldr	r1, [r7, #32]
 800d37e:	68f8      	ldr	r0, [r7, #12]
 800d380:	f000 f93e 	bl	800d600 <I2C_WaitOnTXEFlagUntilTimeout>
 800d384:	4603      	mov	r3, r0
 800d386:	2b00      	cmp	r3, #0
 800d388:	d00d      	beq.n	800d3a6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d38e:	2b04      	cmp	r3, #4
 800d390:	d107      	bne.n	800d3a2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	681a      	ldr	r2, [r3, #0]
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d3a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800d3a2:	2301      	movs	r3, #1
 800d3a4:	e050      	b.n	800d448 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800d3a6:	893b      	ldrh	r3, [r7, #8]
 800d3a8:	b2da      	uxtb	r2, r3
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d3b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d3b2:	6a39      	ldr	r1, [r7, #32]
 800d3b4:	68f8      	ldr	r0, [r7, #12]
 800d3b6:	f000 f923 	bl	800d600 <I2C_WaitOnTXEFlagUntilTimeout>
 800d3ba:	4603      	mov	r3, r0
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d00d      	beq.n	800d3dc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d3c4:	2b04      	cmp	r3, #4
 800d3c6:	d107      	bne.n	800d3d8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	681a      	ldr	r2, [r3, #0]
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d3d6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800d3d8:	2301      	movs	r3, #1
 800d3da:	e035      	b.n	800d448 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	681a      	ldr	r2, [r3, #0]
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d3ea:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800d3ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3ee:	9300      	str	r3, [sp, #0]
 800d3f0:	6a3b      	ldr	r3, [r7, #32]
 800d3f2:	2200      	movs	r2, #0
 800d3f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800d3f8:	68f8      	ldr	r0, [r7, #12]
 800d3fa:	f000 f82b 	bl	800d454 <I2C_WaitOnFlagUntilTimeout>
 800d3fe:	4603      	mov	r3, r0
 800d400:	2b00      	cmp	r3, #0
 800d402:	d00d      	beq.n	800d420 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d40e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d412:	d103      	bne.n	800d41c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d41a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800d41c:	2303      	movs	r3, #3
 800d41e:	e013      	b.n	800d448 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800d420:	897b      	ldrh	r3, [r7, #10]
 800d422:	b2db      	uxtb	r3, r3
 800d424:	f043 0301 	orr.w	r3, r3, #1
 800d428:	b2da      	uxtb	r2, r3
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800d430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d432:	6a3a      	ldr	r2, [r7, #32]
 800d434:	4906      	ldr	r1, [pc, #24]	; (800d450 <I2C_RequestMemoryRead+0x1cc>)
 800d436:	68f8      	ldr	r0, [r7, #12]
 800d438:	f000 f863 	bl	800d502 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800d43c:	4603      	mov	r3, r0
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d001      	beq.n	800d446 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800d442:	2301      	movs	r3, #1
 800d444:	e000      	b.n	800d448 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800d446:	2300      	movs	r3, #0
}
 800d448:	4618      	mov	r0, r3
 800d44a:	3718      	adds	r7, #24
 800d44c:	46bd      	mov	sp, r7
 800d44e:	bd80      	pop	{r7, pc}
 800d450:	00010002 	.word	0x00010002

0800d454 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800d454:	b580      	push	{r7, lr}
 800d456:	b084      	sub	sp, #16
 800d458:	af00      	add	r7, sp, #0
 800d45a:	60f8      	str	r0, [r7, #12]
 800d45c:	60b9      	str	r1, [r7, #8]
 800d45e:	603b      	str	r3, [r7, #0]
 800d460:	4613      	mov	r3, r2
 800d462:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d464:	e025      	b.n	800d4b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d466:	683b      	ldr	r3, [r7, #0]
 800d468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d46c:	d021      	beq.n	800d4b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d46e:	f7fe fa8f 	bl	800b990 <HAL_GetTick>
 800d472:	4602      	mov	r2, r0
 800d474:	69bb      	ldr	r3, [r7, #24]
 800d476:	1ad3      	subs	r3, r2, r3
 800d478:	683a      	ldr	r2, [r7, #0]
 800d47a:	429a      	cmp	r2, r3
 800d47c:	d302      	bcc.n	800d484 <I2C_WaitOnFlagUntilTimeout+0x30>
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	2b00      	cmp	r3, #0
 800d482:	d116      	bne.n	800d4b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	2200      	movs	r2, #0
 800d488:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	2220      	movs	r2, #32
 800d48e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	2200      	movs	r2, #0
 800d496:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d49e:	f043 0220 	orr.w	r2, r3, #32
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	2200      	movs	r2, #0
 800d4aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d4ae:	2301      	movs	r3, #1
 800d4b0:	e023      	b.n	800d4fa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d4b2:	68bb      	ldr	r3, [r7, #8]
 800d4b4:	0c1b      	lsrs	r3, r3, #16
 800d4b6:	b2db      	uxtb	r3, r3
 800d4b8:	2b01      	cmp	r3, #1
 800d4ba:	d10d      	bne.n	800d4d8 <I2C_WaitOnFlagUntilTimeout+0x84>
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	695b      	ldr	r3, [r3, #20]
 800d4c2:	43da      	mvns	r2, r3
 800d4c4:	68bb      	ldr	r3, [r7, #8]
 800d4c6:	4013      	ands	r3, r2
 800d4c8:	b29b      	uxth	r3, r3
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	bf0c      	ite	eq
 800d4ce:	2301      	moveq	r3, #1
 800d4d0:	2300      	movne	r3, #0
 800d4d2:	b2db      	uxtb	r3, r3
 800d4d4:	461a      	mov	r2, r3
 800d4d6:	e00c      	b.n	800d4f2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	699b      	ldr	r3, [r3, #24]
 800d4de:	43da      	mvns	r2, r3
 800d4e0:	68bb      	ldr	r3, [r7, #8]
 800d4e2:	4013      	ands	r3, r2
 800d4e4:	b29b      	uxth	r3, r3
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	bf0c      	ite	eq
 800d4ea:	2301      	moveq	r3, #1
 800d4ec:	2300      	movne	r3, #0
 800d4ee:	b2db      	uxtb	r3, r3
 800d4f0:	461a      	mov	r2, r3
 800d4f2:	79fb      	ldrb	r3, [r7, #7]
 800d4f4:	429a      	cmp	r2, r3
 800d4f6:	d0b6      	beq.n	800d466 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800d4f8:	2300      	movs	r3, #0
}
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	3710      	adds	r7, #16
 800d4fe:	46bd      	mov	sp, r7
 800d500:	bd80      	pop	{r7, pc}

0800d502 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800d502:	b580      	push	{r7, lr}
 800d504:	b084      	sub	sp, #16
 800d506:	af00      	add	r7, sp, #0
 800d508:	60f8      	str	r0, [r7, #12]
 800d50a:	60b9      	str	r1, [r7, #8]
 800d50c:	607a      	str	r2, [r7, #4]
 800d50e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800d510:	e051      	b.n	800d5b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	695b      	ldr	r3, [r3, #20]
 800d518:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d51c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d520:	d123      	bne.n	800d56a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	681a      	ldr	r2, [r3, #0]
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d530:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800d53a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	2200      	movs	r2, #0
 800d540:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	2220      	movs	r2, #32
 800d546:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	2200      	movs	r2, #0
 800d54e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d556:	f043 0204 	orr.w	r2, r3, #4
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	2200      	movs	r2, #0
 800d562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d566:	2301      	movs	r3, #1
 800d568:	e046      	b.n	800d5f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d570:	d021      	beq.n	800d5b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d572:	f7fe fa0d 	bl	800b990 <HAL_GetTick>
 800d576:	4602      	mov	r2, r0
 800d578:	683b      	ldr	r3, [r7, #0]
 800d57a:	1ad3      	subs	r3, r2, r3
 800d57c:	687a      	ldr	r2, [r7, #4]
 800d57e:	429a      	cmp	r2, r3
 800d580:	d302      	bcc.n	800d588 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	2b00      	cmp	r3, #0
 800d586:	d116      	bne.n	800d5b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	2200      	movs	r2, #0
 800d58c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	2220      	movs	r2, #32
 800d592:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	2200      	movs	r2, #0
 800d59a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5a2:	f043 0220 	orr.w	r2, r3, #32
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	2200      	movs	r2, #0
 800d5ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d5b2:	2301      	movs	r3, #1
 800d5b4:	e020      	b.n	800d5f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800d5b6:	68bb      	ldr	r3, [r7, #8]
 800d5b8:	0c1b      	lsrs	r3, r3, #16
 800d5ba:	b2db      	uxtb	r3, r3
 800d5bc:	2b01      	cmp	r3, #1
 800d5be:	d10c      	bne.n	800d5da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	695b      	ldr	r3, [r3, #20]
 800d5c6:	43da      	mvns	r2, r3
 800d5c8:	68bb      	ldr	r3, [r7, #8]
 800d5ca:	4013      	ands	r3, r2
 800d5cc:	b29b      	uxth	r3, r3
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	bf14      	ite	ne
 800d5d2:	2301      	movne	r3, #1
 800d5d4:	2300      	moveq	r3, #0
 800d5d6:	b2db      	uxtb	r3, r3
 800d5d8:	e00b      	b.n	800d5f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	699b      	ldr	r3, [r3, #24]
 800d5e0:	43da      	mvns	r2, r3
 800d5e2:	68bb      	ldr	r3, [r7, #8]
 800d5e4:	4013      	ands	r3, r2
 800d5e6:	b29b      	uxth	r3, r3
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	bf14      	ite	ne
 800d5ec:	2301      	movne	r3, #1
 800d5ee:	2300      	moveq	r3, #0
 800d5f0:	b2db      	uxtb	r3, r3
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d18d      	bne.n	800d512 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800d5f6:	2300      	movs	r3, #0
}
 800d5f8:	4618      	mov	r0, r3
 800d5fa:	3710      	adds	r7, #16
 800d5fc:	46bd      	mov	sp, r7
 800d5fe:	bd80      	pop	{r7, pc}

0800d600 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d600:	b580      	push	{r7, lr}
 800d602:	b084      	sub	sp, #16
 800d604:	af00      	add	r7, sp, #0
 800d606:	60f8      	str	r0, [r7, #12]
 800d608:	60b9      	str	r1, [r7, #8]
 800d60a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800d60c:	e02d      	b.n	800d66a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800d60e:	68f8      	ldr	r0, [r7, #12]
 800d610:	f000 f8ce 	bl	800d7b0 <I2C_IsAcknowledgeFailed>
 800d614:	4603      	mov	r3, r0
 800d616:	2b00      	cmp	r3, #0
 800d618:	d001      	beq.n	800d61e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800d61a:	2301      	movs	r3, #1
 800d61c:	e02d      	b.n	800d67a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d61e:	68bb      	ldr	r3, [r7, #8]
 800d620:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d624:	d021      	beq.n	800d66a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d626:	f7fe f9b3 	bl	800b990 <HAL_GetTick>
 800d62a:	4602      	mov	r2, r0
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	1ad3      	subs	r3, r2, r3
 800d630:	68ba      	ldr	r2, [r7, #8]
 800d632:	429a      	cmp	r2, r3
 800d634:	d302      	bcc.n	800d63c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800d636:	68bb      	ldr	r3, [r7, #8]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d116      	bne.n	800d66a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	2200      	movs	r2, #0
 800d640:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	2220      	movs	r2, #32
 800d646:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	2200      	movs	r2, #0
 800d64e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d656:	f043 0220 	orr.w	r2, r3, #32
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	2200      	movs	r2, #0
 800d662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d666:	2301      	movs	r3, #1
 800d668:	e007      	b.n	800d67a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	695b      	ldr	r3, [r3, #20]
 800d670:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d674:	2b80      	cmp	r3, #128	; 0x80
 800d676:	d1ca      	bne.n	800d60e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800d678:	2300      	movs	r3, #0
}
 800d67a:	4618      	mov	r0, r3
 800d67c:	3710      	adds	r7, #16
 800d67e:	46bd      	mov	sp, r7
 800d680:	bd80      	pop	{r7, pc}

0800d682 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d682:	b580      	push	{r7, lr}
 800d684:	b084      	sub	sp, #16
 800d686:	af00      	add	r7, sp, #0
 800d688:	60f8      	str	r0, [r7, #12]
 800d68a:	60b9      	str	r1, [r7, #8]
 800d68c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800d68e:	e02d      	b.n	800d6ec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800d690:	68f8      	ldr	r0, [r7, #12]
 800d692:	f000 f88d 	bl	800d7b0 <I2C_IsAcknowledgeFailed>
 800d696:	4603      	mov	r3, r0
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d001      	beq.n	800d6a0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800d69c:	2301      	movs	r3, #1
 800d69e:	e02d      	b.n	800d6fc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d6a0:	68bb      	ldr	r3, [r7, #8]
 800d6a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6a6:	d021      	beq.n	800d6ec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d6a8:	f7fe f972 	bl	800b990 <HAL_GetTick>
 800d6ac:	4602      	mov	r2, r0
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	1ad3      	subs	r3, r2, r3
 800d6b2:	68ba      	ldr	r2, [r7, #8]
 800d6b4:	429a      	cmp	r2, r3
 800d6b6:	d302      	bcc.n	800d6be <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800d6b8:	68bb      	ldr	r3, [r7, #8]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d116      	bne.n	800d6ec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	2200      	movs	r2, #0
 800d6c2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	2220      	movs	r2, #32
 800d6c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	2200      	movs	r2, #0
 800d6d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6d8:	f043 0220 	orr.w	r2, r3, #32
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	2200      	movs	r2, #0
 800d6e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d6e8:	2301      	movs	r3, #1
 800d6ea:	e007      	b.n	800d6fc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	695b      	ldr	r3, [r3, #20]
 800d6f2:	f003 0304 	and.w	r3, r3, #4
 800d6f6:	2b04      	cmp	r3, #4
 800d6f8:	d1ca      	bne.n	800d690 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800d6fa:	2300      	movs	r3, #0
}
 800d6fc:	4618      	mov	r0, r3
 800d6fe:	3710      	adds	r7, #16
 800d700:	46bd      	mov	sp, r7
 800d702:	bd80      	pop	{r7, pc}

0800d704 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d704:	b580      	push	{r7, lr}
 800d706:	b084      	sub	sp, #16
 800d708:	af00      	add	r7, sp, #0
 800d70a:	60f8      	str	r0, [r7, #12]
 800d70c:	60b9      	str	r1, [r7, #8]
 800d70e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800d710:	e042      	b.n	800d798 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	695b      	ldr	r3, [r3, #20]
 800d718:	f003 0310 	and.w	r3, r3, #16
 800d71c:	2b10      	cmp	r3, #16
 800d71e:	d119      	bne.n	800d754 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	f06f 0210 	mvn.w	r2, #16
 800d728:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	2200      	movs	r2, #0
 800d72e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	2220      	movs	r2, #32
 800d734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	2200      	movs	r2, #0
 800d73c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	2200      	movs	r2, #0
 800d74c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d750:	2301      	movs	r3, #1
 800d752:	e029      	b.n	800d7a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d754:	f7fe f91c 	bl	800b990 <HAL_GetTick>
 800d758:	4602      	mov	r2, r0
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	1ad3      	subs	r3, r2, r3
 800d75e:	68ba      	ldr	r2, [r7, #8]
 800d760:	429a      	cmp	r2, r3
 800d762:	d302      	bcc.n	800d76a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800d764:	68bb      	ldr	r3, [r7, #8]
 800d766:	2b00      	cmp	r3, #0
 800d768:	d116      	bne.n	800d798 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	2200      	movs	r2, #0
 800d76e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	2220      	movs	r2, #32
 800d774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d778:	68fb      	ldr	r3, [r7, #12]
 800d77a:	2200      	movs	r2, #0
 800d77c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d784:	f043 0220 	orr.w	r2, r3, #32
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	2200      	movs	r2, #0
 800d790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d794:	2301      	movs	r3, #1
 800d796:	e007      	b.n	800d7a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	695b      	ldr	r3, [r3, #20]
 800d79e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7a2:	2b40      	cmp	r3, #64	; 0x40
 800d7a4:	d1b5      	bne.n	800d712 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800d7a6:	2300      	movs	r3, #0
}
 800d7a8:	4618      	mov	r0, r3
 800d7aa:	3710      	adds	r7, #16
 800d7ac:	46bd      	mov	sp, r7
 800d7ae:	bd80      	pop	{r7, pc}

0800d7b0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800d7b0:	b480      	push	{r7}
 800d7b2:	b083      	sub	sp, #12
 800d7b4:	af00      	add	r7, sp, #0
 800d7b6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	695b      	ldr	r3, [r3, #20]
 800d7be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d7c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d7c6:	d11b      	bne.n	800d800 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800d7d0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	2200      	movs	r2, #0
 800d7d6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	2220      	movs	r2, #32
 800d7dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	2200      	movs	r2, #0
 800d7e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7ec:	f043 0204 	orr.w	r2, r3, #4
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	2200      	movs	r2, #0
 800d7f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800d7fc:	2301      	movs	r3, #1
 800d7fe:	e000      	b.n	800d802 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800d800:	2300      	movs	r3, #0
}
 800d802:	4618      	mov	r0, r3
 800d804:	370c      	adds	r7, #12
 800d806:	46bd      	mov	sp, r7
 800d808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d80c:	4770      	bx	lr

0800d80e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800d80e:	b480      	push	{r7}
 800d810:	b083      	sub	sp, #12
 800d812:	af00      	add	r7, sp, #0
 800d814:	6078      	str	r0, [r7, #4]
 800d816:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d81e:	b2db      	uxtb	r3, r3
 800d820:	2b20      	cmp	r3, #32
 800d822:	d129      	bne.n	800d878 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	2224      	movs	r2, #36	; 0x24
 800d828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	681a      	ldr	r2, [r3, #0]
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	f022 0201 	bic.w	r2, r2, #1
 800d83a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	f022 0210 	bic.w	r2, r2, #16
 800d84a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	683a      	ldr	r2, [r7, #0]
 800d858:	430a      	orrs	r2, r1
 800d85a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	681a      	ldr	r2, [r3, #0]
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	f042 0201 	orr.w	r2, r2, #1
 800d86a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	2220      	movs	r2, #32
 800d870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800d874:	2300      	movs	r3, #0
 800d876:	e000      	b.n	800d87a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800d878:	2302      	movs	r3, #2
  }
}
 800d87a:	4618      	mov	r0, r3
 800d87c:	370c      	adds	r7, #12
 800d87e:	46bd      	mov	sp, r7
 800d880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d884:	4770      	bx	lr

0800d886 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800d886:	b480      	push	{r7}
 800d888:	b085      	sub	sp, #20
 800d88a:	af00      	add	r7, sp, #0
 800d88c:	6078      	str	r0, [r7, #4]
 800d88e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800d890:	2300      	movs	r3, #0
 800d892:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d89a:	b2db      	uxtb	r3, r3
 800d89c:	2b20      	cmp	r3, #32
 800d89e:	d12a      	bne.n	800d8f6 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	2224      	movs	r2, #36	; 0x24
 800d8a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	681a      	ldr	r2, [r3, #0]
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	f022 0201 	bic.w	r2, r2, #1
 800d8b6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8be:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800d8c0:	89fb      	ldrh	r3, [r7, #14]
 800d8c2:	f023 030f 	bic.w	r3, r3, #15
 800d8c6:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800d8c8:	683b      	ldr	r3, [r7, #0]
 800d8ca:	b29a      	uxth	r2, r3
 800d8cc:	89fb      	ldrh	r3, [r7, #14]
 800d8ce:	4313      	orrs	r3, r2
 800d8d0:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	89fa      	ldrh	r2, [r7, #14]
 800d8d8:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	681a      	ldr	r2, [r3, #0]
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	f042 0201 	orr.w	r2, r2, #1
 800d8e8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	2220      	movs	r2, #32
 800d8ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	e000      	b.n	800d8f8 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800d8f6:	2302      	movs	r3, #2
  }
}
 800d8f8:	4618      	mov	r0, r3
 800d8fa:	3714      	adds	r7, #20
 800d8fc:	46bd      	mov	sp, r7
 800d8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d902:	4770      	bx	lr

0800d904 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 800d904:	b480      	push	{r7}
 800d906:	b083      	sub	sp, #12
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 800d90c:	4b05      	ldr	r3, [pc, #20]	; (800d924 <HAL_PWR_EnableWakeUpPin+0x20>)
 800d90e:	685a      	ldr	r2, [r3, #4]
 800d910:	4904      	ldr	r1, [pc, #16]	; (800d924 <HAL_PWR_EnableWakeUpPin+0x20>)
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	4313      	orrs	r3, r2
 800d916:	604b      	str	r3, [r1, #4]
}
 800d918:	bf00      	nop
 800d91a:	370c      	adds	r7, #12
 800d91c:	46bd      	mov	sp, r7
 800d91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d922:	4770      	bx	lr
 800d924:	40007000 	.word	0x40007000

0800d928 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 800d928:	b480      	push	{r7}
 800d92a:	b083      	sub	sp, #12
 800d92c:	af00      	add	r7, sp, #0
 800d92e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 800d930:	4b06      	ldr	r3, [pc, #24]	; (800d94c <HAL_PWR_DisableWakeUpPin+0x24>)
 800d932:	685a      	ldr	r2, [r3, #4]
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	43db      	mvns	r3, r3
 800d938:	4904      	ldr	r1, [pc, #16]	; (800d94c <HAL_PWR_DisableWakeUpPin+0x24>)
 800d93a:	4013      	ands	r3, r2
 800d93c:	604b      	str	r3, [r1, #4]
}
 800d93e:	bf00      	nop
 800d940:	370c      	adds	r7, #12
 800d942:	46bd      	mov	sp, r7
 800d944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d948:	4770      	bx	lr
 800d94a:	bf00      	nop
 800d94c:	40007000 	.word	0x40007000

0800d950 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 800d950:	b480      	push	{r7}
 800d952:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 800d954:	4b08      	ldr	r3, [pc, #32]	; (800d978 <HAL_PWR_EnterSTANDBYMode+0x28>)
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	4a07      	ldr	r2, [pc, #28]	; (800d978 <HAL_PWR_EnterSTANDBYMode+0x28>)
 800d95a:	f043 0302 	orr.w	r3, r3, #2
 800d95e:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800d960:	4b06      	ldr	r3, [pc, #24]	; (800d97c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800d962:	691b      	ldr	r3, [r3, #16]
 800d964:	4a05      	ldr	r2, [pc, #20]	; (800d97c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800d966:	f043 0304 	orr.w	r3, r3, #4
 800d96a:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800d96c:	bf30      	wfi
}
 800d96e:	bf00      	nop
 800d970:	46bd      	mov	sp, r7
 800d972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d976:	4770      	bx	lr
 800d978:	40007000 	.word	0x40007000
 800d97c:	e000ed00 	.word	0xe000ed00

0800d980 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800d980:	b580      	push	{r7, lr}
 800d982:	b082      	sub	sp, #8
 800d984:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800d986:	2300      	movs	r3, #0
 800d988:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800d98a:	2300      	movs	r3, #0
 800d98c:	603b      	str	r3, [r7, #0]
 800d98e:	4b20      	ldr	r3, [pc, #128]	; (800da10 <HAL_PWREx_EnableOverDrive+0x90>)
 800d990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d992:	4a1f      	ldr	r2, [pc, #124]	; (800da10 <HAL_PWREx_EnableOverDrive+0x90>)
 800d994:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d998:	6413      	str	r3, [r2, #64]	; 0x40
 800d99a:	4b1d      	ldr	r3, [pc, #116]	; (800da10 <HAL_PWREx_EnableOverDrive+0x90>)
 800d99c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d99e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d9a2:	603b      	str	r3, [r7, #0]
 800d9a4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800d9a6:	4b1b      	ldr	r3, [pc, #108]	; (800da14 <HAL_PWREx_EnableOverDrive+0x94>)
 800d9a8:	2201      	movs	r2, #1
 800d9aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800d9ac:	f7fd fff0 	bl	800b990 <HAL_GetTick>
 800d9b0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800d9b2:	e009      	b.n	800d9c8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800d9b4:	f7fd ffec 	bl	800b990 <HAL_GetTick>
 800d9b8:	4602      	mov	r2, r0
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	1ad3      	subs	r3, r2, r3
 800d9be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d9c2:	d901      	bls.n	800d9c8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800d9c4:	2303      	movs	r3, #3
 800d9c6:	e01f      	b.n	800da08 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800d9c8:	4b13      	ldr	r3, [pc, #76]	; (800da18 <HAL_PWREx_EnableOverDrive+0x98>)
 800d9ca:	685b      	ldr	r3, [r3, #4]
 800d9cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d9d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d9d4:	d1ee      	bne.n	800d9b4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800d9d6:	4b11      	ldr	r3, [pc, #68]	; (800da1c <HAL_PWREx_EnableOverDrive+0x9c>)
 800d9d8:	2201      	movs	r2, #1
 800d9da:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800d9dc:	f7fd ffd8 	bl	800b990 <HAL_GetTick>
 800d9e0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800d9e2:	e009      	b.n	800d9f8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800d9e4:	f7fd ffd4 	bl	800b990 <HAL_GetTick>
 800d9e8:	4602      	mov	r2, r0
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	1ad3      	subs	r3, r2, r3
 800d9ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d9f2:	d901      	bls.n	800d9f8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800d9f4:	2303      	movs	r3, #3
 800d9f6:	e007      	b.n	800da08 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800d9f8:	4b07      	ldr	r3, [pc, #28]	; (800da18 <HAL_PWREx_EnableOverDrive+0x98>)
 800d9fa:	685b      	ldr	r3, [r3, #4]
 800d9fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800da00:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800da04:	d1ee      	bne.n	800d9e4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800da06:	2300      	movs	r3, #0
}
 800da08:	4618      	mov	r0, r3
 800da0a:	3708      	adds	r7, #8
 800da0c:	46bd      	mov	sp, r7
 800da0e:	bd80      	pop	{r7, pc}
 800da10:	40023800 	.word	0x40023800
 800da14:	420e0040 	.word	0x420e0040
 800da18:	40007000 	.word	0x40007000
 800da1c:	420e0044 	.word	0x420e0044

0800da20 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800da20:	b580      	push	{r7, lr}
 800da22:	b086      	sub	sp, #24
 800da24:	af00      	add	r7, sp, #0
 800da26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d101      	bne.n	800da32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800da2e:	2301      	movs	r3, #1
 800da30:	e264      	b.n	800defc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	f003 0301 	and.w	r3, r3, #1
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d075      	beq.n	800db2a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800da3e:	4ba3      	ldr	r3, [pc, #652]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800da40:	689b      	ldr	r3, [r3, #8]
 800da42:	f003 030c 	and.w	r3, r3, #12
 800da46:	2b04      	cmp	r3, #4
 800da48:	d00c      	beq.n	800da64 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800da4a:	4ba0      	ldr	r3, [pc, #640]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800da4c:	689b      	ldr	r3, [r3, #8]
 800da4e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800da52:	2b08      	cmp	r3, #8
 800da54:	d112      	bne.n	800da7c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800da56:	4b9d      	ldr	r3, [pc, #628]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800da58:	685b      	ldr	r3, [r3, #4]
 800da5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800da5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800da62:	d10b      	bne.n	800da7c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800da64:	4b99      	ldr	r3, [pc, #612]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d05b      	beq.n	800db28 <HAL_RCC_OscConfig+0x108>
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	685b      	ldr	r3, [r3, #4]
 800da74:	2b00      	cmp	r3, #0
 800da76:	d157      	bne.n	800db28 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800da78:	2301      	movs	r3, #1
 800da7a:	e23f      	b.n	800defc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	685b      	ldr	r3, [r3, #4]
 800da80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800da84:	d106      	bne.n	800da94 <HAL_RCC_OscConfig+0x74>
 800da86:	4b91      	ldr	r3, [pc, #580]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	4a90      	ldr	r2, [pc, #576]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800da8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800da90:	6013      	str	r3, [r2, #0]
 800da92:	e01d      	b.n	800dad0 <HAL_RCC_OscConfig+0xb0>
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	685b      	ldr	r3, [r3, #4]
 800da98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800da9c:	d10c      	bne.n	800dab8 <HAL_RCC_OscConfig+0x98>
 800da9e:	4b8b      	ldr	r3, [pc, #556]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	4a8a      	ldr	r2, [pc, #552]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800daa4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800daa8:	6013      	str	r3, [r2, #0]
 800daaa:	4b88      	ldr	r3, [pc, #544]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	4a87      	ldr	r2, [pc, #540]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800dab0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dab4:	6013      	str	r3, [r2, #0]
 800dab6:	e00b      	b.n	800dad0 <HAL_RCC_OscConfig+0xb0>
 800dab8:	4b84      	ldr	r3, [pc, #528]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	4a83      	ldr	r2, [pc, #524]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800dabe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dac2:	6013      	str	r3, [r2, #0]
 800dac4:	4b81      	ldr	r3, [pc, #516]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	4a80      	ldr	r2, [pc, #512]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800daca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800dace:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	685b      	ldr	r3, [r3, #4]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d013      	beq.n	800db00 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800dad8:	f7fd ff5a 	bl	800b990 <HAL_GetTick>
 800dadc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dade:	e008      	b.n	800daf2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800dae0:	f7fd ff56 	bl	800b990 <HAL_GetTick>
 800dae4:	4602      	mov	r2, r0
 800dae6:	693b      	ldr	r3, [r7, #16]
 800dae8:	1ad3      	subs	r3, r2, r3
 800daea:	2b64      	cmp	r3, #100	; 0x64
 800daec:	d901      	bls.n	800daf2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800daee:	2303      	movs	r3, #3
 800daf0:	e204      	b.n	800defc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800daf2:	4b76      	ldr	r3, [pc, #472]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d0f0      	beq.n	800dae0 <HAL_RCC_OscConfig+0xc0>
 800dafe:	e014      	b.n	800db2a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800db00:	f7fd ff46 	bl	800b990 <HAL_GetTick>
 800db04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800db06:	e008      	b.n	800db1a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800db08:	f7fd ff42 	bl	800b990 <HAL_GetTick>
 800db0c:	4602      	mov	r2, r0
 800db0e:	693b      	ldr	r3, [r7, #16]
 800db10:	1ad3      	subs	r3, r2, r3
 800db12:	2b64      	cmp	r3, #100	; 0x64
 800db14:	d901      	bls.n	800db1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800db16:	2303      	movs	r3, #3
 800db18:	e1f0      	b.n	800defc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800db1a:	4b6c      	ldr	r3, [pc, #432]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800db22:	2b00      	cmp	r3, #0
 800db24:	d1f0      	bne.n	800db08 <HAL_RCC_OscConfig+0xe8>
 800db26:	e000      	b.n	800db2a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800db28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	f003 0302 	and.w	r3, r3, #2
 800db32:	2b00      	cmp	r3, #0
 800db34:	d063      	beq.n	800dbfe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800db36:	4b65      	ldr	r3, [pc, #404]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800db38:	689b      	ldr	r3, [r3, #8]
 800db3a:	f003 030c 	and.w	r3, r3, #12
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d00b      	beq.n	800db5a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800db42:	4b62      	ldr	r3, [pc, #392]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800db44:	689b      	ldr	r3, [r3, #8]
 800db46:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800db4a:	2b08      	cmp	r3, #8
 800db4c:	d11c      	bne.n	800db88 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800db4e:	4b5f      	ldr	r3, [pc, #380]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800db50:	685b      	ldr	r3, [r3, #4]
 800db52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800db56:	2b00      	cmp	r3, #0
 800db58:	d116      	bne.n	800db88 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800db5a:	4b5c      	ldr	r3, [pc, #368]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	f003 0302 	and.w	r3, r3, #2
 800db62:	2b00      	cmp	r3, #0
 800db64:	d005      	beq.n	800db72 <HAL_RCC_OscConfig+0x152>
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	68db      	ldr	r3, [r3, #12]
 800db6a:	2b01      	cmp	r3, #1
 800db6c:	d001      	beq.n	800db72 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800db6e:	2301      	movs	r3, #1
 800db70:	e1c4      	b.n	800defc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800db72:	4b56      	ldr	r3, [pc, #344]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	691b      	ldr	r3, [r3, #16]
 800db7e:	00db      	lsls	r3, r3, #3
 800db80:	4952      	ldr	r1, [pc, #328]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800db82:	4313      	orrs	r3, r2
 800db84:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800db86:	e03a      	b.n	800dbfe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	68db      	ldr	r3, [r3, #12]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d020      	beq.n	800dbd2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800db90:	4b4f      	ldr	r3, [pc, #316]	; (800dcd0 <HAL_RCC_OscConfig+0x2b0>)
 800db92:	2201      	movs	r2, #1
 800db94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800db96:	f7fd fefb 	bl	800b990 <HAL_GetTick>
 800db9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800db9c:	e008      	b.n	800dbb0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800db9e:	f7fd fef7 	bl	800b990 <HAL_GetTick>
 800dba2:	4602      	mov	r2, r0
 800dba4:	693b      	ldr	r3, [r7, #16]
 800dba6:	1ad3      	subs	r3, r2, r3
 800dba8:	2b02      	cmp	r3, #2
 800dbaa:	d901      	bls.n	800dbb0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800dbac:	2303      	movs	r3, #3
 800dbae:	e1a5      	b.n	800defc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800dbb0:	4b46      	ldr	r3, [pc, #280]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	f003 0302 	and.w	r3, r3, #2
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d0f0      	beq.n	800db9e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800dbbc:	4b43      	ldr	r3, [pc, #268]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	691b      	ldr	r3, [r3, #16]
 800dbc8:	00db      	lsls	r3, r3, #3
 800dbca:	4940      	ldr	r1, [pc, #256]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800dbcc:	4313      	orrs	r3, r2
 800dbce:	600b      	str	r3, [r1, #0]
 800dbd0:	e015      	b.n	800dbfe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800dbd2:	4b3f      	ldr	r3, [pc, #252]	; (800dcd0 <HAL_RCC_OscConfig+0x2b0>)
 800dbd4:	2200      	movs	r2, #0
 800dbd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dbd8:	f7fd feda 	bl	800b990 <HAL_GetTick>
 800dbdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800dbde:	e008      	b.n	800dbf2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800dbe0:	f7fd fed6 	bl	800b990 <HAL_GetTick>
 800dbe4:	4602      	mov	r2, r0
 800dbe6:	693b      	ldr	r3, [r7, #16]
 800dbe8:	1ad3      	subs	r3, r2, r3
 800dbea:	2b02      	cmp	r3, #2
 800dbec:	d901      	bls.n	800dbf2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800dbee:	2303      	movs	r3, #3
 800dbf0:	e184      	b.n	800defc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800dbf2:	4b36      	ldr	r3, [pc, #216]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	f003 0302 	and.w	r3, r3, #2
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d1f0      	bne.n	800dbe0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	f003 0308 	and.w	r3, r3, #8
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d030      	beq.n	800dc6c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	695b      	ldr	r3, [r3, #20]
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d016      	beq.n	800dc40 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800dc12:	4b30      	ldr	r3, [pc, #192]	; (800dcd4 <HAL_RCC_OscConfig+0x2b4>)
 800dc14:	2201      	movs	r2, #1
 800dc16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dc18:	f7fd feba 	bl	800b990 <HAL_GetTick>
 800dc1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800dc1e:	e008      	b.n	800dc32 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800dc20:	f7fd feb6 	bl	800b990 <HAL_GetTick>
 800dc24:	4602      	mov	r2, r0
 800dc26:	693b      	ldr	r3, [r7, #16]
 800dc28:	1ad3      	subs	r3, r2, r3
 800dc2a:	2b02      	cmp	r3, #2
 800dc2c:	d901      	bls.n	800dc32 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800dc2e:	2303      	movs	r3, #3
 800dc30:	e164      	b.n	800defc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800dc32:	4b26      	ldr	r3, [pc, #152]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800dc34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dc36:	f003 0302 	and.w	r3, r3, #2
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d0f0      	beq.n	800dc20 <HAL_RCC_OscConfig+0x200>
 800dc3e:	e015      	b.n	800dc6c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800dc40:	4b24      	ldr	r3, [pc, #144]	; (800dcd4 <HAL_RCC_OscConfig+0x2b4>)
 800dc42:	2200      	movs	r2, #0
 800dc44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800dc46:	f7fd fea3 	bl	800b990 <HAL_GetTick>
 800dc4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800dc4c:	e008      	b.n	800dc60 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800dc4e:	f7fd fe9f 	bl	800b990 <HAL_GetTick>
 800dc52:	4602      	mov	r2, r0
 800dc54:	693b      	ldr	r3, [r7, #16]
 800dc56:	1ad3      	subs	r3, r2, r3
 800dc58:	2b02      	cmp	r3, #2
 800dc5a:	d901      	bls.n	800dc60 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800dc5c:	2303      	movs	r3, #3
 800dc5e:	e14d      	b.n	800defc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800dc60:	4b1a      	ldr	r3, [pc, #104]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800dc62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dc64:	f003 0302 	and.w	r3, r3, #2
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d1f0      	bne.n	800dc4e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	f003 0304 	and.w	r3, r3, #4
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	f000 80a0 	beq.w	800ddba <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800dc7a:	2300      	movs	r3, #0
 800dc7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800dc7e:	4b13      	ldr	r3, [pc, #76]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800dc80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d10f      	bne.n	800dcaa <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800dc8a:	2300      	movs	r3, #0
 800dc8c:	60bb      	str	r3, [r7, #8]
 800dc8e:	4b0f      	ldr	r3, [pc, #60]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800dc90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc92:	4a0e      	ldr	r2, [pc, #56]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800dc94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800dc98:	6413      	str	r3, [r2, #64]	; 0x40
 800dc9a:	4b0c      	ldr	r3, [pc, #48]	; (800dccc <HAL_RCC_OscConfig+0x2ac>)
 800dc9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dca2:	60bb      	str	r3, [r7, #8]
 800dca4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800dca6:	2301      	movs	r3, #1
 800dca8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800dcaa:	4b0b      	ldr	r3, [pc, #44]	; (800dcd8 <HAL_RCC_OscConfig+0x2b8>)
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d121      	bne.n	800dcfa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800dcb6:	4b08      	ldr	r3, [pc, #32]	; (800dcd8 <HAL_RCC_OscConfig+0x2b8>)
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	4a07      	ldr	r2, [pc, #28]	; (800dcd8 <HAL_RCC_OscConfig+0x2b8>)
 800dcbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800dcc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800dcc2:	f7fd fe65 	bl	800b990 <HAL_GetTick>
 800dcc6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800dcc8:	e011      	b.n	800dcee <HAL_RCC_OscConfig+0x2ce>
 800dcca:	bf00      	nop
 800dccc:	40023800 	.word	0x40023800
 800dcd0:	42470000 	.word	0x42470000
 800dcd4:	42470e80 	.word	0x42470e80
 800dcd8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800dcdc:	f7fd fe58 	bl	800b990 <HAL_GetTick>
 800dce0:	4602      	mov	r2, r0
 800dce2:	693b      	ldr	r3, [r7, #16]
 800dce4:	1ad3      	subs	r3, r2, r3
 800dce6:	2b02      	cmp	r3, #2
 800dce8:	d901      	bls.n	800dcee <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800dcea:	2303      	movs	r3, #3
 800dcec:	e106      	b.n	800defc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800dcee:	4b85      	ldr	r3, [pc, #532]	; (800df04 <HAL_RCC_OscConfig+0x4e4>)
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d0f0      	beq.n	800dcdc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	689b      	ldr	r3, [r3, #8]
 800dcfe:	2b01      	cmp	r3, #1
 800dd00:	d106      	bne.n	800dd10 <HAL_RCC_OscConfig+0x2f0>
 800dd02:	4b81      	ldr	r3, [pc, #516]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800dd04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dd06:	4a80      	ldr	r2, [pc, #512]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800dd08:	f043 0301 	orr.w	r3, r3, #1
 800dd0c:	6713      	str	r3, [r2, #112]	; 0x70
 800dd0e:	e01c      	b.n	800dd4a <HAL_RCC_OscConfig+0x32a>
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	689b      	ldr	r3, [r3, #8]
 800dd14:	2b05      	cmp	r3, #5
 800dd16:	d10c      	bne.n	800dd32 <HAL_RCC_OscConfig+0x312>
 800dd18:	4b7b      	ldr	r3, [pc, #492]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800dd1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dd1c:	4a7a      	ldr	r2, [pc, #488]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800dd1e:	f043 0304 	orr.w	r3, r3, #4
 800dd22:	6713      	str	r3, [r2, #112]	; 0x70
 800dd24:	4b78      	ldr	r3, [pc, #480]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800dd26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dd28:	4a77      	ldr	r2, [pc, #476]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800dd2a:	f043 0301 	orr.w	r3, r3, #1
 800dd2e:	6713      	str	r3, [r2, #112]	; 0x70
 800dd30:	e00b      	b.n	800dd4a <HAL_RCC_OscConfig+0x32a>
 800dd32:	4b75      	ldr	r3, [pc, #468]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800dd34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dd36:	4a74      	ldr	r2, [pc, #464]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800dd38:	f023 0301 	bic.w	r3, r3, #1
 800dd3c:	6713      	str	r3, [r2, #112]	; 0x70
 800dd3e:	4b72      	ldr	r3, [pc, #456]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800dd40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dd42:	4a71      	ldr	r2, [pc, #452]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800dd44:	f023 0304 	bic.w	r3, r3, #4
 800dd48:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	689b      	ldr	r3, [r3, #8]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d015      	beq.n	800dd7e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dd52:	f7fd fe1d 	bl	800b990 <HAL_GetTick>
 800dd56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800dd58:	e00a      	b.n	800dd70 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800dd5a:	f7fd fe19 	bl	800b990 <HAL_GetTick>
 800dd5e:	4602      	mov	r2, r0
 800dd60:	693b      	ldr	r3, [r7, #16]
 800dd62:	1ad3      	subs	r3, r2, r3
 800dd64:	f241 3288 	movw	r2, #5000	; 0x1388
 800dd68:	4293      	cmp	r3, r2
 800dd6a:	d901      	bls.n	800dd70 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800dd6c:	2303      	movs	r3, #3
 800dd6e:	e0c5      	b.n	800defc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800dd70:	4b65      	ldr	r3, [pc, #404]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800dd72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dd74:	f003 0302 	and.w	r3, r3, #2
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d0ee      	beq.n	800dd5a <HAL_RCC_OscConfig+0x33a>
 800dd7c:	e014      	b.n	800dda8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800dd7e:	f7fd fe07 	bl	800b990 <HAL_GetTick>
 800dd82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800dd84:	e00a      	b.n	800dd9c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800dd86:	f7fd fe03 	bl	800b990 <HAL_GetTick>
 800dd8a:	4602      	mov	r2, r0
 800dd8c:	693b      	ldr	r3, [r7, #16]
 800dd8e:	1ad3      	subs	r3, r2, r3
 800dd90:	f241 3288 	movw	r2, #5000	; 0x1388
 800dd94:	4293      	cmp	r3, r2
 800dd96:	d901      	bls.n	800dd9c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800dd98:	2303      	movs	r3, #3
 800dd9a:	e0af      	b.n	800defc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800dd9c:	4b5a      	ldr	r3, [pc, #360]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800dd9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dda0:	f003 0302 	and.w	r3, r3, #2
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d1ee      	bne.n	800dd86 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800dda8:	7dfb      	ldrb	r3, [r7, #23]
 800ddaa:	2b01      	cmp	r3, #1
 800ddac:	d105      	bne.n	800ddba <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ddae:	4b56      	ldr	r3, [pc, #344]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800ddb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ddb2:	4a55      	ldr	r2, [pc, #340]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800ddb4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ddb8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	699b      	ldr	r3, [r3, #24]
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	f000 809b 	beq.w	800defa <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ddc4:	4b50      	ldr	r3, [pc, #320]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800ddc6:	689b      	ldr	r3, [r3, #8]
 800ddc8:	f003 030c 	and.w	r3, r3, #12
 800ddcc:	2b08      	cmp	r3, #8
 800ddce:	d05c      	beq.n	800de8a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	699b      	ldr	r3, [r3, #24]
 800ddd4:	2b02      	cmp	r3, #2
 800ddd6:	d141      	bne.n	800de5c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ddd8:	4b4c      	ldr	r3, [pc, #304]	; (800df0c <HAL_RCC_OscConfig+0x4ec>)
 800ddda:	2200      	movs	r2, #0
 800dddc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ddde:	f7fd fdd7 	bl	800b990 <HAL_GetTick>
 800dde2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dde4:	e008      	b.n	800ddf8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800dde6:	f7fd fdd3 	bl	800b990 <HAL_GetTick>
 800ddea:	4602      	mov	r2, r0
 800ddec:	693b      	ldr	r3, [r7, #16]
 800ddee:	1ad3      	subs	r3, r2, r3
 800ddf0:	2b02      	cmp	r3, #2
 800ddf2:	d901      	bls.n	800ddf8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800ddf4:	2303      	movs	r3, #3
 800ddf6:	e081      	b.n	800defc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ddf8:	4b43      	ldr	r3, [pc, #268]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800de00:	2b00      	cmp	r3, #0
 800de02:	d1f0      	bne.n	800dde6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	69da      	ldr	r2, [r3, #28]
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	6a1b      	ldr	r3, [r3, #32]
 800de0c:	431a      	orrs	r2, r3
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de12:	019b      	lsls	r3, r3, #6
 800de14:	431a      	orrs	r2, r3
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de1a:	085b      	lsrs	r3, r3, #1
 800de1c:	3b01      	subs	r3, #1
 800de1e:	041b      	lsls	r3, r3, #16
 800de20:	431a      	orrs	r2, r3
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de26:	061b      	lsls	r3, r3, #24
 800de28:	4937      	ldr	r1, [pc, #220]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800de2a:	4313      	orrs	r3, r2
 800de2c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800de2e:	4b37      	ldr	r3, [pc, #220]	; (800df0c <HAL_RCC_OscConfig+0x4ec>)
 800de30:	2201      	movs	r2, #1
 800de32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800de34:	f7fd fdac 	bl	800b990 <HAL_GetTick>
 800de38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800de3a:	e008      	b.n	800de4e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800de3c:	f7fd fda8 	bl	800b990 <HAL_GetTick>
 800de40:	4602      	mov	r2, r0
 800de42:	693b      	ldr	r3, [r7, #16]
 800de44:	1ad3      	subs	r3, r2, r3
 800de46:	2b02      	cmp	r3, #2
 800de48:	d901      	bls.n	800de4e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800de4a:	2303      	movs	r3, #3
 800de4c:	e056      	b.n	800defc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800de4e:	4b2e      	ldr	r3, [pc, #184]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800de56:	2b00      	cmp	r3, #0
 800de58:	d0f0      	beq.n	800de3c <HAL_RCC_OscConfig+0x41c>
 800de5a:	e04e      	b.n	800defa <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800de5c:	4b2b      	ldr	r3, [pc, #172]	; (800df0c <HAL_RCC_OscConfig+0x4ec>)
 800de5e:	2200      	movs	r2, #0
 800de60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800de62:	f7fd fd95 	bl	800b990 <HAL_GetTick>
 800de66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800de68:	e008      	b.n	800de7c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800de6a:	f7fd fd91 	bl	800b990 <HAL_GetTick>
 800de6e:	4602      	mov	r2, r0
 800de70:	693b      	ldr	r3, [r7, #16]
 800de72:	1ad3      	subs	r3, r2, r3
 800de74:	2b02      	cmp	r3, #2
 800de76:	d901      	bls.n	800de7c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800de78:	2303      	movs	r3, #3
 800de7a:	e03f      	b.n	800defc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800de7c:	4b22      	ldr	r3, [pc, #136]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800de84:	2b00      	cmp	r3, #0
 800de86:	d1f0      	bne.n	800de6a <HAL_RCC_OscConfig+0x44a>
 800de88:	e037      	b.n	800defa <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	699b      	ldr	r3, [r3, #24]
 800de8e:	2b01      	cmp	r3, #1
 800de90:	d101      	bne.n	800de96 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800de92:	2301      	movs	r3, #1
 800de94:	e032      	b.n	800defc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800de96:	4b1c      	ldr	r3, [pc, #112]	; (800df08 <HAL_RCC_OscConfig+0x4e8>)
 800de98:	685b      	ldr	r3, [r3, #4]
 800de9a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	699b      	ldr	r3, [r3, #24]
 800dea0:	2b01      	cmp	r3, #1
 800dea2:	d028      	beq.n	800def6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800deae:	429a      	cmp	r2, r3
 800deb0:	d121      	bne.n	800def6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800debc:	429a      	cmp	r2, r3
 800debe:	d11a      	bne.n	800def6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800dec0:	68fa      	ldr	r2, [r7, #12]
 800dec2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800dec6:	4013      	ands	r3, r2
 800dec8:	687a      	ldr	r2, [r7, #4]
 800deca:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800decc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800dece:	4293      	cmp	r3, r2
 800ded0:	d111      	bne.n	800def6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dedc:	085b      	lsrs	r3, r3, #1
 800dede:	3b01      	subs	r3, #1
 800dee0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800dee2:	429a      	cmp	r2, r3
 800dee4:	d107      	bne.n	800def6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800def0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800def2:	429a      	cmp	r2, r3
 800def4:	d001      	beq.n	800defa <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800def6:	2301      	movs	r3, #1
 800def8:	e000      	b.n	800defc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800defa:	2300      	movs	r3, #0
}
 800defc:	4618      	mov	r0, r3
 800defe:	3718      	adds	r7, #24
 800df00:	46bd      	mov	sp, r7
 800df02:	bd80      	pop	{r7, pc}
 800df04:	40007000 	.word	0x40007000
 800df08:	40023800 	.word	0x40023800
 800df0c:	42470060 	.word	0x42470060

0800df10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800df10:	b580      	push	{r7, lr}
 800df12:	b084      	sub	sp, #16
 800df14:	af00      	add	r7, sp, #0
 800df16:	6078      	str	r0, [r7, #4]
 800df18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d101      	bne.n	800df24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800df20:	2301      	movs	r3, #1
 800df22:	e0cc      	b.n	800e0be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800df24:	4b68      	ldr	r3, [pc, #416]	; (800e0c8 <HAL_RCC_ClockConfig+0x1b8>)
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	f003 030f 	and.w	r3, r3, #15
 800df2c:	683a      	ldr	r2, [r7, #0]
 800df2e:	429a      	cmp	r2, r3
 800df30:	d90c      	bls.n	800df4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800df32:	4b65      	ldr	r3, [pc, #404]	; (800e0c8 <HAL_RCC_ClockConfig+0x1b8>)
 800df34:	683a      	ldr	r2, [r7, #0]
 800df36:	b2d2      	uxtb	r2, r2
 800df38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800df3a:	4b63      	ldr	r3, [pc, #396]	; (800e0c8 <HAL_RCC_ClockConfig+0x1b8>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	f003 030f 	and.w	r3, r3, #15
 800df42:	683a      	ldr	r2, [r7, #0]
 800df44:	429a      	cmp	r2, r3
 800df46:	d001      	beq.n	800df4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800df48:	2301      	movs	r3, #1
 800df4a:	e0b8      	b.n	800e0be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	f003 0302 	and.w	r3, r3, #2
 800df54:	2b00      	cmp	r3, #0
 800df56:	d020      	beq.n	800df9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	f003 0304 	and.w	r3, r3, #4
 800df60:	2b00      	cmp	r3, #0
 800df62:	d005      	beq.n	800df70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800df64:	4b59      	ldr	r3, [pc, #356]	; (800e0cc <HAL_RCC_ClockConfig+0x1bc>)
 800df66:	689b      	ldr	r3, [r3, #8]
 800df68:	4a58      	ldr	r2, [pc, #352]	; (800e0cc <HAL_RCC_ClockConfig+0x1bc>)
 800df6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800df6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	f003 0308 	and.w	r3, r3, #8
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d005      	beq.n	800df88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800df7c:	4b53      	ldr	r3, [pc, #332]	; (800e0cc <HAL_RCC_ClockConfig+0x1bc>)
 800df7e:	689b      	ldr	r3, [r3, #8]
 800df80:	4a52      	ldr	r2, [pc, #328]	; (800e0cc <HAL_RCC_ClockConfig+0x1bc>)
 800df82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800df86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800df88:	4b50      	ldr	r3, [pc, #320]	; (800e0cc <HAL_RCC_ClockConfig+0x1bc>)
 800df8a:	689b      	ldr	r3, [r3, #8]
 800df8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	689b      	ldr	r3, [r3, #8]
 800df94:	494d      	ldr	r1, [pc, #308]	; (800e0cc <HAL_RCC_ClockConfig+0x1bc>)
 800df96:	4313      	orrs	r3, r2
 800df98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	f003 0301 	and.w	r3, r3, #1
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	d044      	beq.n	800e030 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	685b      	ldr	r3, [r3, #4]
 800dfaa:	2b01      	cmp	r3, #1
 800dfac:	d107      	bne.n	800dfbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dfae:	4b47      	ldr	r3, [pc, #284]	; (800e0cc <HAL_RCC_ClockConfig+0x1bc>)
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d119      	bne.n	800dfee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dfba:	2301      	movs	r3, #1
 800dfbc:	e07f      	b.n	800e0be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	685b      	ldr	r3, [r3, #4]
 800dfc2:	2b02      	cmp	r3, #2
 800dfc4:	d003      	beq.n	800dfce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800dfca:	2b03      	cmp	r3, #3
 800dfcc:	d107      	bne.n	800dfde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dfce:	4b3f      	ldr	r3, [pc, #252]	; (800e0cc <HAL_RCC_ClockConfig+0x1bc>)
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d109      	bne.n	800dfee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dfda:	2301      	movs	r3, #1
 800dfdc:	e06f      	b.n	800e0be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800dfde:	4b3b      	ldr	r3, [pc, #236]	; (800e0cc <HAL_RCC_ClockConfig+0x1bc>)
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	f003 0302 	and.w	r3, r3, #2
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d101      	bne.n	800dfee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dfea:	2301      	movs	r3, #1
 800dfec:	e067      	b.n	800e0be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800dfee:	4b37      	ldr	r3, [pc, #220]	; (800e0cc <HAL_RCC_ClockConfig+0x1bc>)
 800dff0:	689b      	ldr	r3, [r3, #8]
 800dff2:	f023 0203 	bic.w	r2, r3, #3
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	685b      	ldr	r3, [r3, #4]
 800dffa:	4934      	ldr	r1, [pc, #208]	; (800e0cc <HAL_RCC_ClockConfig+0x1bc>)
 800dffc:	4313      	orrs	r3, r2
 800dffe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800e000:	f7fd fcc6 	bl	800b990 <HAL_GetTick>
 800e004:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e006:	e00a      	b.n	800e01e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e008:	f7fd fcc2 	bl	800b990 <HAL_GetTick>
 800e00c:	4602      	mov	r2, r0
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	1ad3      	subs	r3, r2, r3
 800e012:	f241 3288 	movw	r2, #5000	; 0x1388
 800e016:	4293      	cmp	r3, r2
 800e018:	d901      	bls.n	800e01e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800e01a:	2303      	movs	r3, #3
 800e01c:	e04f      	b.n	800e0be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e01e:	4b2b      	ldr	r3, [pc, #172]	; (800e0cc <HAL_RCC_ClockConfig+0x1bc>)
 800e020:	689b      	ldr	r3, [r3, #8]
 800e022:	f003 020c 	and.w	r2, r3, #12
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	685b      	ldr	r3, [r3, #4]
 800e02a:	009b      	lsls	r3, r3, #2
 800e02c:	429a      	cmp	r2, r3
 800e02e:	d1eb      	bne.n	800e008 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800e030:	4b25      	ldr	r3, [pc, #148]	; (800e0c8 <HAL_RCC_ClockConfig+0x1b8>)
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	f003 030f 	and.w	r3, r3, #15
 800e038:	683a      	ldr	r2, [r7, #0]
 800e03a:	429a      	cmp	r2, r3
 800e03c:	d20c      	bcs.n	800e058 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e03e:	4b22      	ldr	r3, [pc, #136]	; (800e0c8 <HAL_RCC_ClockConfig+0x1b8>)
 800e040:	683a      	ldr	r2, [r7, #0]
 800e042:	b2d2      	uxtb	r2, r2
 800e044:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800e046:	4b20      	ldr	r3, [pc, #128]	; (800e0c8 <HAL_RCC_ClockConfig+0x1b8>)
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	f003 030f 	and.w	r3, r3, #15
 800e04e:	683a      	ldr	r2, [r7, #0]
 800e050:	429a      	cmp	r2, r3
 800e052:	d001      	beq.n	800e058 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800e054:	2301      	movs	r3, #1
 800e056:	e032      	b.n	800e0be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	f003 0304 	and.w	r3, r3, #4
 800e060:	2b00      	cmp	r3, #0
 800e062:	d008      	beq.n	800e076 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800e064:	4b19      	ldr	r3, [pc, #100]	; (800e0cc <HAL_RCC_ClockConfig+0x1bc>)
 800e066:	689b      	ldr	r3, [r3, #8]
 800e068:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	68db      	ldr	r3, [r3, #12]
 800e070:	4916      	ldr	r1, [pc, #88]	; (800e0cc <HAL_RCC_ClockConfig+0x1bc>)
 800e072:	4313      	orrs	r3, r2
 800e074:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	f003 0308 	and.w	r3, r3, #8
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d009      	beq.n	800e096 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800e082:	4b12      	ldr	r3, [pc, #72]	; (800e0cc <HAL_RCC_ClockConfig+0x1bc>)
 800e084:	689b      	ldr	r3, [r3, #8]
 800e086:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	691b      	ldr	r3, [r3, #16]
 800e08e:	00db      	lsls	r3, r3, #3
 800e090:	490e      	ldr	r1, [pc, #56]	; (800e0cc <HAL_RCC_ClockConfig+0x1bc>)
 800e092:	4313      	orrs	r3, r2
 800e094:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800e096:	f000 f821 	bl	800e0dc <HAL_RCC_GetSysClockFreq>
 800e09a:	4602      	mov	r2, r0
 800e09c:	4b0b      	ldr	r3, [pc, #44]	; (800e0cc <HAL_RCC_ClockConfig+0x1bc>)
 800e09e:	689b      	ldr	r3, [r3, #8]
 800e0a0:	091b      	lsrs	r3, r3, #4
 800e0a2:	f003 030f 	and.w	r3, r3, #15
 800e0a6:	490a      	ldr	r1, [pc, #40]	; (800e0d0 <HAL_RCC_ClockConfig+0x1c0>)
 800e0a8:	5ccb      	ldrb	r3, [r1, r3]
 800e0aa:	fa22 f303 	lsr.w	r3, r2, r3
 800e0ae:	4a09      	ldr	r2, [pc, #36]	; (800e0d4 <HAL_RCC_ClockConfig+0x1c4>)
 800e0b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800e0b2:	4b09      	ldr	r3, [pc, #36]	; (800e0d8 <HAL_RCC_ClockConfig+0x1c8>)
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	4618      	mov	r0, r3
 800e0b8:	f7f5 f904 	bl	80032c4 <HAL_InitTick>

  return HAL_OK;
 800e0bc:	2300      	movs	r3, #0
}
 800e0be:	4618      	mov	r0, r3
 800e0c0:	3710      	adds	r7, #16
 800e0c2:	46bd      	mov	sp, r7
 800e0c4:	bd80      	pop	{r7, pc}
 800e0c6:	bf00      	nop
 800e0c8:	40023c00 	.word	0x40023c00
 800e0cc:	40023800 	.word	0x40023800
 800e0d0:	0801da3c 	.word	0x0801da3c
 800e0d4:	20000088 	.word	0x20000088
 800e0d8:	200000cc 	.word	0x200000cc

0800e0dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e0dc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800e0e0:	b084      	sub	sp, #16
 800e0e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	607b      	str	r3, [r7, #4]
 800e0e8:	2300      	movs	r3, #0
 800e0ea:	60fb      	str	r3, [r7, #12]
 800e0ec:	2300      	movs	r3, #0
 800e0ee:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800e0f0:	2300      	movs	r3, #0
 800e0f2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800e0f4:	4b67      	ldr	r3, [pc, #412]	; (800e294 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800e0f6:	689b      	ldr	r3, [r3, #8]
 800e0f8:	f003 030c 	and.w	r3, r3, #12
 800e0fc:	2b08      	cmp	r3, #8
 800e0fe:	d00d      	beq.n	800e11c <HAL_RCC_GetSysClockFreq+0x40>
 800e100:	2b08      	cmp	r3, #8
 800e102:	f200 80bd 	bhi.w	800e280 <HAL_RCC_GetSysClockFreq+0x1a4>
 800e106:	2b00      	cmp	r3, #0
 800e108:	d002      	beq.n	800e110 <HAL_RCC_GetSysClockFreq+0x34>
 800e10a:	2b04      	cmp	r3, #4
 800e10c:	d003      	beq.n	800e116 <HAL_RCC_GetSysClockFreq+0x3a>
 800e10e:	e0b7      	b.n	800e280 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800e110:	4b61      	ldr	r3, [pc, #388]	; (800e298 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800e112:	60bb      	str	r3, [r7, #8]
       break;
 800e114:	e0b7      	b.n	800e286 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800e116:	4b60      	ldr	r3, [pc, #384]	; (800e298 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800e118:	60bb      	str	r3, [r7, #8]
      break;
 800e11a:	e0b4      	b.n	800e286 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800e11c:	4b5d      	ldr	r3, [pc, #372]	; (800e294 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800e11e:	685b      	ldr	r3, [r3, #4]
 800e120:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e124:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800e126:	4b5b      	ldr	r3, [pc, #364]	; (800e294 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800e128:	685b      	ldr	r3, [r3, #4]
 800e12a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d04d      	beq.n	800e1ce <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800e132:	4b58      	ldr	r3, [pc, #352]	; (800e294 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800e134:	685b      	ldr	r3, [r3, #4]
 800e136:	099b      	lsrs	r3, r3, #6
 800e138:	461a      	mov	r2, r3
 800e13a:	f04f 0300 	mov.w	r3, #0
 800e13e:	f240 10ff 	movw	r0, #511	; 0x1ff
 800e142:	f04f 0100 	mov.w	r1, #0
 800e146:	ea02 0800 	and.w	r8, r2, r0
 800e14a:	ea03 0901 	and.w	r9, r3, r1
 800e14e:	4640      	mov	r0, r8
 800e150:	4649      	mov	r1, r9
 800e152:	f04f 0200 	mov.w	r2, #0
 800e156:	f04f 0300 	mov.w	r3, #0
 800e15a:	014b      	lsls	r3, r1, #5
 800e15c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800e160:	0142      	lsls	r2, r0, #5
 800e162:	4610      	mov	r0, r2
 800e164:	4619      	mov	r1, r3
 800e166:	ebb0 0008 	subs.w	r0, r0, r8
 800e16a:	eb61 0109 	sbc.w	r1, r1, r9
 800e16e:	f04f 0200 	mov.w	r2, #0
 800e172:	f04f 0300 	mov.w	r3, #0
 800e176:	018b      	lsls	r3, r1, #6
 800e178:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800e17c:	0182      	lsls	r2, r0, #6
 800e17e:	1a12      	subs	r2, r2, r0
 800e180:	eb63 0301 	sbc.w	r3, r3, r1
 800e184:	f04f 0000 	mov.w	r0, #0
 800e188:	f04f 0100 	mov.w	r1, #0
 800e18c:	00d9      	lsls	r1, r3, #3
 800e18e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e192:	00d0      	lsls	r0, r2, #3
 800e194:	4602      	mov	r2, r0
 800e196:	460b      	mov	r3, r1
 800e198:	eb12 0208 	adds.w	r2, r2, r8
 800e19c:	eb43 0309 	adc.w	r3, r3, r9
 800e1a0:	f04f 0000 	mov.w	r0, #0
 800e1a4:	f04f 0100 	mov.w	r1, #0
 800e1a8:	0299      	lsls	r1, r3, #10
 800e1aa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800e1ae:	0290      	lsls	r0, r2, #10
 800e1b0:	4602      	mov	r2, r0
 800e1b2:	460b      	mov	r3, r1
 800e1b4:	4610      	mov	r0, r2
 800e1b6:	4619      	mov	r1, r3
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	461a      	mov	r2, r3
 800e1bc:	f04f 0300 	mov.w	r3, #0
 800e1c0:	f7f2 fdd2 	bl	8000d68 <__aeabi_uldivmod>
 800e1c4:	4602      	mov	r2, r0
 800e1c6:	460b      	mov	r3, r1
 800e1c8:	4613      	mov	r3, r2
 800e1ca:	60fb      	str	r3, [r7, #12]
 800e1cc:	e04a      	b.n	800e264 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800e1ce:	4b31      	ldr	r3, [pc, #196]	; (800e294 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800e1d0:	685b      	ldr	r3, [r3, #4]
 800e1d2:	099b      	lsrs	r3, r3, #6
 800e1d4:	461a      	mov	r2, r3
 800e1d6:	f04f 0300 	mov.w	r3, #0
 800e1da:	f240 10ff 	movw	r0, #511	; 0x1ff
 800e1de:	f04f 0100 	mov.w	r1, #0
 800e1e2:	ea02 0400 	and.w	r4, r2, r0
 800e1e6:	ea03 0501 	and.w	r5, r3, r1
 800e1ea:	4620      	mov	r0, r4
 800e1ec:	4629      	mov	r1, r5
 800e1ee:	f04f 0200 	mov.w	r2, #0
 800e1f2:	f04f 0300 	mov.w	r3, #0
 800e1f6:	014b      	lsls	r3, r1, #5
 800e1f8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800e1fc:	0142      	lsls	r2, r0, #5
 800e1fe:	4610      	mov	r0, r2
 800e200:	4619      	mov	r1, r3
 800e202:	1b00      	subs	r0, r0, r4
 800e204:	eb61 0105 	sbc.w	r1, r1, r5
 800e208:	f04f 0200 	mov.w	r2, #0
 800e20c:	f04f 0300 	mov.w	r3, #0
 800e210:	018b      	lsls	r3, r1, #6
 800e212:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800e216:	0182      	lsls	r2, r0, #6
 800e218:	1a12      	subs	r2, r2, r0
 800e21a:	eb63 0301 	sbc.w	r3, r3, r1
 800e21e:	f04f 0000 	mov.w	r0, #0
 800e222:	f04f 0100 	mov.w	r1, #0
 800e226:	00d9      	lsls	r1, r3, #3
 800e228:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e22c:	00d0      	lsls	r0, r2, #3
 800e22e:	4602      	mov	r2, r0
 800e230:	460b      	mov	r3, r1
 800e232:	1912      	adds	r2, r2, r4
 800e234:	eb45 0303 	adc.w	r3, r5, r3
 800e238:	f04f 0000 	mov.w	r0, #0
 800e23c:	f04f 0100 	mov.w	r1, #0
 800e240:	0299      	lsls	r1, r3, #10
 800e242:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800e246:	0290      	lsls	r0, r2, #10
 800e248:	4602      	mov	r2, r0
 800e24a:	460b      	mov	r3, r1
 800e24c:	4610      	mov	r0, r2
 800e24e:	4619      	mov	r1, r3
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	461a      	mov	r2, r3
 800e254:	f04f 0300 	mov.w	r3, #0
 800e258:	f7f2 fd86 	bl	8000d68 <__aeabi_uldivmod>
 800e25c:	4602      	mov	r2, r0
 800e25e:	460b      	mov	r3, r1
 800e260:	4613      	mov	r3, r2
 800e262:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800e264:	4b0b      	ldr	r3, [pc, #44]	; (800e294 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800e266:	685b      	ldr	r3, [r3, #4]
 800e268:	0c1b      	lsrs	r3, r3, #16
 800e26a:	f003 0303 	and.w	r3, r3, #3
 800e26e:	3301      	adds	r3, #1
 800e270:	005b      	lsls	r3, r3, #1
 800e272:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800e274:	68fa      	ldr	r2, [r7, #12]
 800e276:	683b      	ldr	r3, [r7, #0]
 800e278:	fbb2 f3f3 	udiv	r3, r2, r3
 800e27c:	60bb      	str	r3, [r7, #8]
      break;
 800e27e:	e002      	b.n	800e286 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800e280:	4b05      	ldr	r3, [pc, #20]	; (800e298 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800e282:	60bb      	str	r3, [r7, #8]
      break;
 800e284:	bf00      	nop
    }
  }
  return sysclockfreq;
 800e286:	68bb      	ldr	r3, [r7, #8]
}
 800e288:	4618      	mov	r0, r3
 800e28a:	3710      	adds	r7, #16
 800e28c:	46bd      	mov	sp, r7
 800e28e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800e292:	bf00      	nop
 800e294:	40023800 	.word	0x40023800
 800e298:	00f42400 	.word	0x00f42400

0800e29c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e29c:	b480      	push	{r7}
 800e29e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e2a0:	4b03      	ldr	r3, [pc, #12]	; (800e2b0 <HAL_RCC_GetHCLKFreq+0x14>)
 800e2a2:	681b      	ldr	r3, [r3, #0]
}
 800e2a4:	4618      	mov	r0, r3
 800e2a6:	46bd      	mov	sp, r7
 800e2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ac:	4770      	bx	lr
 800e2ae:	bf00      	nop
 800e2b0:	20000088 	.word	0x20000088

0800e2b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800e2b8:	f7ff fff0 	bl	800e29c <HAL_RCC_GetHCLKFreq>
 800e2bc:	4602      	mov	r2, r0
 800e2be:	4b05      	ldr	r3, [pc, #20]	; (800e2d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800e2c0:	689b      	ldr	r3, [r3, #8]
 800e2c2:	0a9b      	lsrs	r3, r3, #10
 800e2c4:	f003 0307 	and.w	r3, r3, #7
 800e2c8:	4903      	ldr	r1, [pc, #12]	; (800e2d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e2ca:	5ccb      	ldrb	r3, [r1, r3]
 800e2cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e2d0:	4618      	mov	r0, r3
 800e2d2:	bd80      	pop	{r7, pc}
 800e2d4:	40023800 	.word	0x40023800
 800e2d8:	0801da4c 	.word	0x0801da4c

0800e2dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e2dc:	b580      	push	{r7, lr}
 800e2de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800e2e0:	f7ff ffdc 	bl	800e29c <HAL_RCC_GetHCLKFreq>
 800e2e4:	4602      	mov	r2, r0
 800e2e6:	4b05      	ldr	r3, [pc, #20]	; (800e2fc <HAL_RCC_GetPCLK2Freq+0x20>)
 800e2e8:	689b      	ldr	r3, [r3, #8]
 800e2ea:	0b5b      	lsrs	r3, r3, #13
 800e2ec:	f003 0307 	and.w	r3, r3, #7
 800e2f0:	4903      	ldr	r1, [pc, #12]	; (800e300 <HAL_RCC_GetPCLK2Freq+0x24>)
 800e2f2:	5ccb      	ldrb	r3, [r1, r3]
 800e2f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e2f8:	4618      	mov	r0, r3
 800e2fa:	bd80      	pop	{r7, pc}
 800e2fc:	40023800 	.word	0x40023800
 800e300:	0801da4c 	.word	0x0801da4c

0800e304 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800e304:	b480      	push	{r7}
 800e306:	b083      	sub	sp, #12
 800e308:	af00      	add	r7, sp, #0
 800e30a:	6078      	str	r0, [r7, #4]
 800e30c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	220f      	movs	r2, #15
 800e312:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800e314:	4b12      	ldr	r3, [pc, #72]	; (800e360 <HAL_RCC_GetClockConfig+0x5c>)
 800e316:	689b      	ldr	r3, [r3, #8]
 800e318:	f003 0203 	and.w	r2, r3, #3
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800e320:	4b0f      	ldr	r3, [pc, #60]	; (800e360 <HAL_RCC_GetClockConfig+0x5c>)
 800e322:	689b      	ldr	r3, [r3, #8]
 800e324:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800e32c:	4b0c      	ldr	r3, [pc, #48]	; (800e360 <HAL_RCC_GetClockConfig+0x5c>)
 800e32e:	689b      	ldr	r3, [r3, #8]
 800e330:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800e338:	4b09      	ldr	r3, [pc, #36]	; (800e360 <HAL_RCC_GetClockConfig+0x5c>)
 800e33a:	689b      	ldr	r3, [r3, #8]
 800e33c:	08db      	lsrs	r3, r3, #3
 800e33e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800e346:	4b07      	ldr	r3, [pc, #28]	; (800e364 <HAL_RCC_GetClockConfig+0x60>)
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	f003 020f 	and.w	r2, r3, #15
 800e34e:	683b      	ldr	r3, [r7, #0]
 800e350:	601a      	str	r2, [r3, #0]
}
 800e352:	bf00      	nop
 800e354:	370c      	adds	r7, #12
 800e356:	46bd      	mov	sp, r7
 800e358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e35c:	4770      	bx	lr
 800e35e:	bf00      	nop
 800e360:	40023800 	.word	0x40023800
 800e364:	40023c00 	.word	0x40023c00

0800e368 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e368:	b580      	push	{r7, lr}
 800e36a:	b086      	sub	sp, #24
 800e36c:	af00      	add	r7, sp, #0
 800e36e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800e370:	2300      	movs	r3, #0
 800e372:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800e374:	2300      	movs	r3, #0
 800e376:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	f003 0301 	and.w	r3, r3, #1
 800e380:	2b00      	cmp	r3, #0
 800e382:	d10b      	bne.n	800e39c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	681b      	ldr	r3, [r3, #0]
 800e388:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d105      	bne.n	800e39c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d075      	beq.n	800e488 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800e39c:	4bad      	ldr	r3, [pc, #692]	; (800e654 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800e39e:	2200      	movs	r2, #0
 800e3a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800e3a2:	f7fd faf5 	bl	800b990 <HAL_GetTick>
 800e3a6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800e3a8:	e008      	b.n	800e3bc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800e3aa:	f7fd faf1 	bl	800b990 <HAL_GetTick>
 800e3ae:	4602      	mov	r2, r0
 800e3b0:	697b      	ldr	r3, [r7, #20]
 800e3b2:	1ad3      	subs	r3, r2, r3
 800e3b4:	2b02      	cmp	r3, #2
 800e3b6:	d901      	bls.n	800e3bc <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800e3b8:	2303      	movs	r3, #3
 800e3ba:	e18b      	b.n	800e6d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800e3bc:	4ba6      	ldr	r3, [pc, #664]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d1f0      	bne.n	800e3aa <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	f003 0301 	and.w	r3, r3, #1
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d009      	beq.n	800e3e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	685b      	ldr	r3, [r3, #4]
 800e3d8:	019a      	lsls	r2, r3, #6
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	689b      	ldr	r3, [r3, #8]
 800e3de:	071b      	lsls	r3, r3, #28
 800e3e0:	499d      	ldr	r1, [pc, #628]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e3e2:	4313      	orrs	r3, r2
 800e3e4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	f003 0302 	and.w	r3, r3, #2
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d01f      	beq.n	800e434 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800e3f4:	4b98      	ldr	r3, [pc, #608]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e3f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e3fa:	0f1b      	lsrs	r3, r3, #28
 800e3fc:	f003 0307 	and.w	r3, r3, #7
 800e400:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	685b      	ldr	r3, [r3, #4]
 800e406:	019a      	lsls	r2, r3, #6
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	68db      	ldr	r3, [r3, #12]
 800e40c:	061b      	lsls	r3, r3, #24
 800e40e:	431a      	orrs	r2, r3
 800e410:	693b      	ldr	r3, [r7, #16]
 800e412:	071b      	lsls	r3, r3, #28
 800e414:	4990      	ldr	r1, [pc, #576]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e416:	4313      	orrs	r3, r2
 800e418:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800e41c:	4b8e      	ldr	r3, [pc, #568]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e41e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e422:	f023 021f 	bic.w	r2, r3, #31
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	69db      	ldr	r3, [r3, #28]
 800e42a:	3b01      	subs	r3, #1
 800e42c:	498a      	ldr	r1, [pc, #552]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e42e:	4313      	orrs	r3, r2
 800e430:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d00d      	beq.n	800e45c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	685b      	ldr	r3, [r3, #4]
 800e444:	019a      	lsls	r2, r3, #6
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	68db      	ldr	r3, [r3, #12]
 800e44a:	061b      	lsls	r3, r3, #24
 800e44c:	431a      	orrs	r2, r3
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	689b      	ldr	r3, [r3, #8]
 800e452:	071b      	lsls	r3, r3, #28
 800e454:	4980      	ldr	r1, [pc, #512]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e456:	4313      	orrs	r3, r2
 800e458:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800e45c:	4b7d      	ldr	r3, [pc, #500]	; (800e654 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800e45e:	2201      	movs	r2, #1
 800e460:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800e462:	f7fd fa95 	bl	800b990 <HAL_GetTick>
 800e466:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800e468:	e008      	b.n	800e47c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800e46a:	f7fd fa91 	bl	800b990 <HAL_GetTick>
 800e46e:	4602      	mov	r2, r0
 800e470:	697b      	ldr	r3, [r7, #20]
 800e472:	1ad3      	subs	r3, r2, r3
 800e474:	2b02      	cmp	r3, #2
 800e476:	d901      	bls.n	800e47c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800e478:	2303      	movs	r3, #3
 800e47a:	e12b      	b.n	800e6d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800e47c:	4b76      	ldr	r3, [pc, #472]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e484:	2b00      	cmp	r3, #0
 800e486:	d0f0      	beq.n	800e46a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	f003 0304 	and.w	r3, r3, #4
 800e490:	2b00      	cmp	r3, #0
 800e492:	d105      	bne.n	800e4a0 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d079      	beq.n	800e594 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800e4a0:	4b6e      	ldr	r3, [pc, #440]	; (800e65c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800e4a6:	f7fd fa73 	bl	800b990 <HAL_GetTick>
 800e4aa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800e4ac:	e008      	b.n	800e4c0 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800e4ae:	f7fd fa6f 	bl	800b990 <HAL_GetTick>
 800e4b2:	4602      	mov	r2, r0
 800e4b4:	697b      	ldr	r3, [r7, #20]
 800e4b6:	1ad3      	subs	r3, r2, r3
 800e4b8:	2b02      	cmp	r3, #2
 800e4ba:	d901      	bls.n	800e4c0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800e4bc:	2303      	movs	r3, #3
 800e4be:	e109      	b.n	800e6d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800e4c0:	4b65      	ldr	r3, [pc, #404]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e4c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e4cc:	d0ef      	beq.n	800e4ae <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	f003 0304 	and.w	r3, r3, #4
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d020      	beq.n	800e51c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800e4da:	4b5f      	ldr	r3, [pc, #380]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e4dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e4e0:	0f1b      	lsrs	r3, r3, #28
 800e4e2:	f003 0307 	and.w	r3, r3, #7
 800e4e6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	691b      	ldr	r3, [r3, #16]
 800e4ec:	019a      	lsls	r2, r3, #6
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	695b      	ldr	r3, [r3, #20]
 800e4f2:	061b      	lsls	r3, r3, #24
 800e4f4:	431a      	orrs	r2, r3
 800e4f6:	693b      	ldr	r3, [r7, #16]
 800e4f8:	071b      	lsls	r3, r3, #28
 800e4fa:	4957      	ldr	r1, [pc, #348]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e4fc:	4313      	orrs	r3, r2
 800e4fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800e502:	4b55      	ldr	r3, [pc, #340]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e504:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e508:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	6a1b      	ldr	r3, [r3, #32]
 800e510:	3b01      	subs	r3, #1
 800e512:	021b      	lsls	r3, r3, #8
 800e514:	4950      	ldr	r1, [pc, #320]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e516:	4313      	orrs	r3, r2
 800e518:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	681b      	ldr	r3, [r3, #0]
 800e520:	f003 0308 	and.w	r3, r3, #8
 800e524:	2b00      	cmp	r3, #0
 800e526:	d01e      	beq.n	800e566 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800e528:	4b4b      	ldr	r3, [pc, #300]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e52a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e52e:	0e1b      	lsrs	r3, r3, #24
 800e530:	f003 030f 	and.w	r3, r3, #15
 800e534:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	691b      	ldr	r3, [r3, #16]
 800e53a:	019a      	lsls	r2, r3, #6
 800e53c:	693b      	ldr	r3, [r7, #16]
 800e53e:	061b      	lsls	r3, r3, #24
 800e540:	431a      	orrs	r2, r3
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	699b      	ldr	r3, [r3, #24]
 800e546:	071b      	lsls	r3, r3, #28
 800e548:	4943      	ldr	r1, [pc, #268]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e54a:	4313      	orrs	r3, r2
 800e54c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800e550:	4b41      	ldr	r3, [pc, #260]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e552:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e556:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e55e:	493e      	ldr	r1, [pc, #248]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e560:	4313      	orrs	r3, r2
 800e562:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800e566:	4b3d      	ldr	r3, [pc, #244]	; (800e65c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800e568:	2201      	movs	r2, #1
 800e56a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800e56c:	f7fd fa10 	bl	800b990 <HAL_GetTick>
 800e570:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800e572:	e008      	b.n	800e586 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800e574:	f7fd fa0c 	bl	800b990 <HAL_GetTick>
 800e578:	4602      	mov	r2, r0
 800e57a:	697b      	ldr	r3, [r7, #20]
 800e57c:	1ad3      	subs	r3, r2, r3
 800e57e:	2b02      	cmp	r3, #2
 800e580:	d901      	bls.n	800e586 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800e582:	2303      	movs	r3, #3
 800e584:	e0a6      	b.n	800e6d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800e586:	4b34      	ldr	r3, [pc, #208]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e58e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e592:	d1ef      	bne.n	800e574 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	f003 0320 	and.w	r3, r3, #32
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	f000 808d 	beq.w	800e6bc <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800e5a2:	2300      	movs	r3, #0
 800e5a4:	60fb      	str	r3, [r7, #12]
 800e5a6:	4b2c      	ldr	r3, [pc, #176]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e5a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5aa:	4a2b      	ldr	r2, [pc, #172]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e5ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e5b0:	6413      	str	r3, [r2, #64]	; 0x40
 800e5b2:	4b29      	ldr	r3, [pc, #164]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e5b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e5ba:	60fb      	str	r3, [r7, #12]
 800e5bc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800e5be:	4b28      	ldr	r3, [pc, #160]	; (800e660 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	4a27      	ldr	r2, [pc, #156]	; (800e660 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800e5c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e5c8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800e5ca:	f7fd f9e1 	bl	800b990 <HAL_GetTick>
 800e5ce:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800e5d0:	e008      	b.n	800e5e4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800e5d2:	f7fd f9dd 	bl	800b990 <HAL_GetTick>
 800e5d6:	4602      	mov	r2, r0
 800e5d8:	697b      	ldr	r3, [r7, #20]
 800e5da:	1ad3      	subs	r3, r2, r3
 800e5dc:	2b02      	cmp	r3, #2
 800e5de:	d901      	bls.n	800e5e4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 800e5e0:	2303      	movs	r3, #3
 800e5e2:	e077      	b.n	800e6d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800e5e4:	4b1e      	ldr	r3, [pc, #120]	; (800e660 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d0f0      	beq.n	800e5d2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800e5f0:	4b19      	ldr	r3, [pc, #100]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e5f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e5f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e5f8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800e5fa:	693b      	ldr	r3, [r7, #16]
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d039      	beq.n	800e674 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e604:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e608:	693a      	ldr	r2, [r7, #16]
 800e60a:	429a      	cmp	r2, r3
 800e60c:	d032      	beq.n	800e674 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800e60e:	4b12      	ldr	r3, [pc, #72]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e612:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e616:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800e618:	4b12      	ldr	r3, [pc, #72]	; (800e664 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800e61a:	2201      	movs	r2, #1
 800e61c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800e61e:	4b11      	ldr	r3, [pc, #68]	; (800e664 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800e620:	2200      	movs	r2, #0
 800e622:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800e624:	4a0c      	ldr	r2, [pc, #48]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e626:	693b      	ldr	r3, [r7, #16]
 800e628:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800e62a:	4b0b      	ldr	r3, [pc, #44]	; (800e658 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800e62c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e62e:	f003 0301 	and.w	r3, r3, #1
 800e632:	2b01      	cmp	r3, #1
 800e634:	d11e      	bne.n	800e674 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800e636:	f7fd f9ab 	bl	800b990 <HAL_GetTick>
 800e63a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e63c:	e014      	b.n	800e668 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800e63e:	f7fd f9a7 	bl	800b990 <HAL_GetTick>
 800e642:	4602      	mov	r2, r0
 800e644:	697b      	ldr	r3, [r7, #20]
 800e646:	1ad3      	subs	r3, r2, r3
 800e648:	f241 3288 	movw	r2, #5000	; 0x1388
 800e64c:	4293      	cmp	r3, r2
 800e64e:	d90b      	bls.n	800e668 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 800e650:	2303      	movs	r3, #3
 800e652:	e03f      	b.n	800e6d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800e654:	42470068 	.word	0x42470068
 800e658:	40023800 	.word	0x40023800
 800e65c:	42470070 	.word	0x42470070
 800e660:	40007000 	.word	0x40007000
 800e664:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e668:	4b1c      	ldr	r3, [pc, #112]	; (800e6dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e66a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e66c:	f003 0302 	and.w	r3, r3, #2
 800e670:	2b00      	cmp	r3, #0
 800e672:	d0e4      	beq.n	800e63e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e678:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e67c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e680:	d10d      	bne.n	800e69e <HAL_RCCEx_PeriphCLKConfig+0x336>
 800e682:	4b16      	ldr	r3, [pc, #88]	; (800e6dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e684:	689b      	ldr	r3, [r3, #8]
 800e686:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e68e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800e692:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e696:	4911      	ldr	r1, [pc, #68]	; (800e6dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e698:	4313      	orrs	r3, r2
 800e69a:	608b      	str	r3, [r1, #8]
 800e69c:	e005      	b.n	800e6aa <HAL_RCCEx_PeriphCLKConfig+0x342>
 800e69e:	4b0f      	ldr	r3, [pc, #60]	; (800e6dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e6a0:	689b      	ldr	r3, [r3, #8]
 800e6a2:	4a0e      	ldr	r2, [pc, #56]	; (800e6dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e6a4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800e6a8:	6093      	str	r3, [r2, #8]
 800e6aa:	4b0c      	ldr	r3, [pc, #48]	; (800e6dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e6ac:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e6b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e6b6:	4909      	ldr	r1, [pc, #36]	; (800e6dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e6b8:	4313      	orrs	r3, r2
 800e6ba:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	f003 0310 	and.w	r3, r3, #16
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d004      	beq.n	800e6d2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800e6ce:	4b04      	ldr	r3, [pc, #16]	; (800e6e0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800e6d0:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800e6d2:	2300      	movs	r3, #0
}
 800e6d4:	4618      	mov	r0, r3
 800e6d6:	3718      	adds	r7, #24
 800e6d8:	46bd      	mov	sp, r7
 800e6da:	bd80      	pop	{r7, pc}
 800e6dc:	40023800 	.word	0x40023800
 800e6e0:	424711e0 	.word	0x424711e0

0800e6e4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800e6e4:	b580      	push	{r7, lr}
 800e6e6:	b082      	sub	sp, #8
 800e6e8:	af00      	add	r7, sp, #0
 800e6ea:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d101      	bne.n	800e6f6 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800e6f2:	2301      	movs	r3, #1
 800e6f4:	e083      	b.n	800e7fe <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	7f5b      	ldrb	r3, [r3, #29]
 800e6fa:	b2db      	uxtb	r3, r3
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d105      	bne.n	800e70c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	2200      	movs	r2, #0
 800e704:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800e706:	6878      	ldr	r0, [r7, #4]
 800e708:	f7f4 f9fa 	bl	8002b00 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	2202      	movs	r2, #2
 800e710:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	22ca      	movs	r2, #202	; 0xca
 800e718:	625a      	str	r2, [r3, #36]	; 0x24
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	2253      	movs	r2, #83	; 0x53
 800e720:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800e722:	6878      	ldr	r0, [r7, #4]
 800e724:	f000 fc30 	bl	800ef88 <RTC_EnterInitMode>
 800e728:	4603      	mov	r3, r0
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d008      	beq.n	800e740 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	22ff      	movs	r2, #255	; 0xff
 800e734:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	2204      	movs	r2, #4
 800e73a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800e73c:	2301      	movs	r3, #1
 800e73e:	e05e      	b.n	800e7fe <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	689b      	ldr	r3, [r3, #8]
 800e746:	687a      	ldr	r2, [r7, #4]
 800e748:	6812      	ldr	r2, [r2, #0]
 800e74a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e74e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e752:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	6899      	ldr	r1, [r3, #8]
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	685a      	ldr	r2, [r3, #4]
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	691b      	ldr	r3, [r3, #16]
 800e762:	431a      	orrs	r2, r3
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	695b      	ldr	r3, [r3, #20]
 800e768:	431a      	orrs	r2, r3
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	430a      	orrs	r2, r1
 800e770:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	687a      	ldr	r2, [r7, #4]
 800e778:	68d2      	ldr	r2, [r2, #12]
 800e77a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	6919      	ldr	r1, [r3, #16]
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	689b      	ldr	r3, [r3, #8]
 800e786:	041a      	lsls	r2, r3, #16
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	430a      	orrs	r2, r1
 800e78e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	68da      	ldr	r2, [r3, #12]
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e79e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	689b      	ldr	r3, [r3, #8]
 800e7a6:	f003 0320 	and.w	r3, r3, #32
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d10e      	bne.n	800e7cc <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800e7ae:	6878      	ldr	r0, [r7, #4]
 800e7b0:	f000 fbc2 	bl	800ef38 <HAL_RTC_WaitForSynchro>
 800e7b4:	4603      	mov	r3, r0
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d008      	beq.n	800e7cc <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	22ff      	movs	r2, #255	; 0xff
 800e7c0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	2204      	movs	r2, #4
 800e7c6:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800e7c8:	2301      	movs	r3, #1
 800e7ca:	e018      	b.n	800e7fe <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800e7da:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	699a      	ldr	r2, [r3, #24]
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	430a      	orrs	r2, r1
 800e7ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	22ff      	movs	r2, #255	; 0xff
 800e7f4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	2201      	movs	r2, #1
 800e7fa:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800e7fc:	2300      	movs	r3, #0
  }
}
 800e7fe:	4618      	mov	r0, r3
 800e800:	3708      	adds	r7, #8
 800e802:	46bd      	mov	sp, r7
 800e804:	bd80      	pop	{r7, pc}

0800e806 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800e806:	b590      	push	{r4, r7, lr}
 800e808:	b087      	sub	sp, #28
 800e80a:	af00      	add	r7, sp, #0
 800e80c:	60f8      	str	r0, [r7, #12]
 800e80e:	60b9      	str	r1, [r7, #8]
 800e810:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800e812:	2300      	movs	r3, #0
 800e814:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800e816:	68fb      	ldr	r3, [r7, #12]
 800e818:	7f1b      	ldrb	r3, [r3, #28]
 800e81a:	2b01      	cmp	r3, #1
 800e81c:	d101      	bne.n	800e822 <HAL_RTC_SetTime+0x1c>
 800e81e:	2302      	movs	r3, #2
 800e820:	e0aa      	b.n	800e978 <HAL_RTC_SetTime+0x172>
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	2201      	movs	r2, #1
 800e826:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	2202      	movs	r2, #2
 800e82c:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	2b00      	cmp	r3, #0
 800e832:	d126      	bne.n	800e882 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	689b      	ldr	r3, [r3, #8]
 800e83a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d102      	bne.n	800e848 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800e842:	68bb      	ldr	r3, [r7, #8]
 800e844:	2200      	movs	r2, #0
 800e846:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800e848:	68bb      	ldr	r3, [r7, #8]
 800e84a:	781b      	ldrb	r3, [r3, #0]
 800e84c:	4618      	mov	r0, r3
 800e84e:	f000 fbc7 	bl	800efe0 <RTC_ByteToBcd2>
 800e852:	4603      	mov	r3, r0
 800e854:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800e856:	68bb      	ldr	r3, [r7, #8]
 800e858:	785b      	ldrb	r3, [r3, #1]
 800e85a:	4618      	mov	r0, r3
 800e85c:	f000 fbc0 	bl	800efe0 <RTC_ByteToBcd2>
 800e860:	4603      	mov	r3, r0
 800e862:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800e864:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800e866:	68bb      	ldr	r3, [r7, #8]
 800e868:	789b      	ldrb	r3, [r3, #2]
 800e86a:	4618      	mov	r0, r3
 800e86c:	f000 fbb8 	bl	800efe0 <RTC_ByteToBcd2>
 800e870:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800e872:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800e876:	68bb      	ldr	r3, [r7, #8]
 800e878:	78db      	ldrb	r3, [r3, #3]
 800e87a:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800e87c:	4313      	orrs	r3, r2
 800e87e:	617b      	str	r3, [r7, #20]
 800e880:	e018      	b.n	800e8b4 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	689b      	ldr	r3, [r3, #8]
 800e888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d102      	bne.n	800e896 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800e890:	68bb      	ldr	r3, [r7, #8]
 800e892:	2200      	movs	r2, #0
 800e894:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800e896:	68bb      	ldr	r3, [r7, #8]
 800e898:	781b      	ldrb	r3, [r3, #0]
 800e89a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800e89c:	68bb      	ldr	r3, [r7, #8]
 800e89e:	785b      	ldrb	r3, [r3, #1]
 800e8a0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800e8a2:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800e8a4:	68ba      	ldr	r2, [r7, #8]
 800e8a6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800e8a8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800e8aa:	68bb      	ldr	r3, [r7, #8]
 800e8ac:	78db      	ldrb	r3, [r3, #3]
 800e8ae:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800e8b0:	4313      	orrs	r3, r2
 800e8b2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	22ca      	movs	r2, #202	; 0xca
 800e8ba:	625a      	str	r2, [r3, #36]	; 0x24
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	2253      	movs	r2, #83	; 0x53
 800e8c2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800e8c4:	68f8      	ldr	r0, [r7, #12]
 800e8c6:	f000 fb5f 	bl	800ef88 <RTC_EnterInitMode>
 800e8ca:	4603      	mov	r3, r0
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d00b      	beq.n	800e8e8 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	22ff      	movs	r2, #255	; 0xff
 800e8d6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	2204      	movs	r2, #4
 800e8dc:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	2200      	movs	r2, #0
 800e8e2:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800e8e4:	2301      	movs	r3, #1
 800e8e6:	e047      	b.n	800e978 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	681a      	ldr	r2, [r3, #0]
 800e8ec:	697b      	ldr	r3, [r7, #20]
 800e8ee:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800e8f2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800e8f6:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	689a      	ldr	r2, [r3, #8]
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800e906:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	6899      	ldr	r1, [r3, #8]
 800e90e:	68bb      	ldr	r3, [r7, #8]
 800e910:	68da      	ldr	r2, [r3, #12]
 800e912:	68bb      	ldr	r3, [r7, #8]
 800e914:	691b      	ldr	r3, [r3, #16]
 800e916:	431a      	orrs	r2, r3
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	430a      	orrs	r2, r1
 800e91e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	68da      	ldr	r2, [r3, #12]
 800e926:	68fb      	ldr	r3, [r7, #12]
 800e928:	681b      	ldr	r3, [r3, #0]
 800e92a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e92e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	689b      	ldr	r3, [r3, #8]
 800e936:	f003 0320 	and.w	r3, r3, #32
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d111      	bne.n	800e962 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800e93e:	68f8      	ldr	r0, [r7, #12]
 800e940:	f000 fafa 	bl	800ef38 <HAL_RTC_WaitForSynchro>
 800e944:	4603      	mov	r3, r0
 800e946:	2b00      	cmp	r3, #0
 800e948:	d00b      	beq.n	800e962 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	22ff      	movs	r2, #255	; 0xff
 800e950:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	2204      	movs	r2, #4
 800e956:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	2200      	movs	r2, #0
 800e95c:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800e95e:	2301      	movs	r3, #1
 800e960:	e00a      	b.n	800e978 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	22ff      	movs	r2, #255	; 0xff
 800e968:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	2201      	movs	r2, #1
 800e96e:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	2200      	movs	r2, #0
 800e974:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800e976:	2300      	movs	r3, #0
  }
}
 800e978:	4618      	mov	r0, r3
 800e97a:	371c      	adds	r7, #28
 800e97c:	46bd      	mov	sp, r7
 800e97e:	bd90      	pop	{r4, r7, pc}

0800e980 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800e980:	b580      	push	{r7, lr}
 800e982:	b086      	sub	sp, #24
 800e984:	af00      	add	r7, sp, #0
 800e986:	60f8      	str	r0, [r7, #12]
 800e988:	60b9      	str	r1, [r7, #8]
 800e98a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800e98c:	2300      	movs	r3, #0
 800e98e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e996:	68bb      	ldr	r3, [r7, #8]
 800e998:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	691b      	ldr	r3, [r3, #16]
 800e9a0:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800e9a4:	68bb      	ldr	r3, [r7, #8]
 800e9a6:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800e9b2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800e9b6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800e9b8:	697b      	ldr	r3, [r7, #20]
 800e9ba:	0c1b      	lsrs	r3, r3, #16
 800e9bc:	b2db      	uxtb	r3, r3
 800e9be:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e9c2:	b2da      	uxtb	r2, r3
 800e9c4:	68bb      	ldr	r3, [r7, #8]
 800e9c6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800e9c8:	697b      	ldr	r3, [r7, #20]
 800e9ca:	0a1b      	lsrs	r3, r3, #8
 800e9cc:	b2db      	uxtb	r3, r3
 800e9ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e9d2:	b2da      	uxtb	r2, r3
 800e9d4:	68bb      	ldr	r3, [r7, #8]
 800e9d6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800e9d8:	697b      	ldr	r3, [r7, #20]
 800e9da:	b2db      	uxtb	r3, r3
 800e9dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e9e0:	b2da      	uxtb	r2, r3
 800e9e2:	68bb      	ldr	r3, [r7, #8]
 800e9e4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800e9e6:	697b      	ldr	r3, [r7, #20]
 800e9e8:	0c1b      	lsrs	r3, r3, #16
 800e9ea:	b2db      	uxtb	r3, r3
 800e9ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e9f0:	b2da      	uxtb	r2, r3
 800e9f2:	68bb      	ldr	r3, [r7, #8]
 800e9f4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d11a      	bne.n	800ea32 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800e9fc:	68bb      	ldr	r3, [r7, #8]
 800e9fe:	781b      	ldrb	r3, [r3, #0]
 800ea00:	4618      	mov	r0, r3
 800ea02:	f000 fb0b 	bl	800f01c <RTC_Bcd2ToByte>
 800ea06:	4603      	mov	r3, r0
 800ea08:	461a      	mov	r2, r3
 800ea0a:	68bb      	ldr	r3, [r7, #8]
 800ea0c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800ea0e:	68bb      	ldr	r3, [r7, #8]
 800ea10:	785b      	ldrb	r3, [r3, #1]
 800ea12:	4618      	mov	r0, r3
 800ea14:	f000 fb02 	bl	800f01c <RTC_Bcd2ToByte>
 800ea18:	4603      	mov	r3, r0
 800ea1a:	461a      	mov	r2, r3
 800ea1c:	68bb      	ldr	r3, [r7, #8]
 800ea1e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800ea20:	68bb      	ldr	r3, [r7, #8]
 800ea22:	789b      	ldrb	r3, [r3, #2]
 800ea24:	4618      	mov	r0, r3
 800ea26:	f000 faf9 	bl	800f01c <RTC_Bcd2ToByte>
 800ea2a:	4603      	mov	r3, r0
 800ea2c:	461a      	mov	r2, r3
 800ea2e:	68bb      	ldr	r3, [r7, #8]
 800ea30:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800ea32:	2300      	movs	r3, #0
}
 800ea34:	4618      	mov	r0, r3
 800ea36:	3718      	adds	r7, #24
 800ea38:	46bd      	mov	sp, r7
 800ea3a:	bd80      	pop	{r7, pc}

0800ea3c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800ea3c:	b590      	push	{r4, r7, lr}
 800ea3e:	b087      	sub	sp, #28
 800ea40:	af00      	add	r7, sp, #0
 800ea42:	60f8      	str	r0, [r7, #12]
 800ea44:	60b9      	str	r1, [r7, #8]
 800ea46:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800ea48:	2300      	movs	r3, #0
 800ea4a:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	7f1b      	ldrb	r3, [r3, #28]
 800ea50:	2b01      	cmp	r3, #1
 800ea52:	d101      	bne.n	800ea58 <HAL_RTC_SetDate+0x1c>
 800ea54:	2302      	movs	r3, #2
 800ea56:	e094      	b.n	800eb82 <HAL_RTC_SetDate+0x146>
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	2201      	movs	r2, #1
 800ea5c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	2202      	movs	r2, #2
 800ea62:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d10e      	bne.n	800ea88 <HAL_RTC_SetDate+0x4c>
 800ea6a:	68bb      	ldr	r3, [r7, #8]
 800ea6c:	785b      	ldrb	r3, [r3, #1]
 800ea6e:	f003 0310 	and.w	r3, r3, #16
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d008      	beq.n	800ea88 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800ea76:	68bb      	ldr	r3, [r7, #8]
 800ea78:	785b      	ldrb	r3, [r3, #1]
 800ea7a:	f023 0310 	bic.w	r3, r3, #16
 800ea7e:	b2db      	uxtb	r3, r3
 800ea80:	330a      	adds	r3, #10
 800ea82:	b2da      	uxtb	r2, r3
 800ea84:	68bb      	ldr	r3, [r7, #8]
 800ea86:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d11c      	bne.n	800eac8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800ea8e:	68bb      	ldr	r3, [r7, #8]
 800ea90:	78db      	ldrb	r3, [r3, #3]
 800ea92:	4618      	mov	r0, r3
 800ea94:	f000 faa4 	bl	800efe0 <RTC_ByteToBcd2>
 800ea98:	4603      	mov	r3, r0
 800ea9a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800ea9c:	68bb      	ldr	r3, [r7, #8]
 800ea9e:	785b      	ldrb	r3, [r3, #1]
 800eaa0:	4618      	mov	r0, r3
 800eaa2:	f000 fa9d 	bl	800efe0 <RTC_ByteToBcd2>
 800eaa6:	4603      	mov	r3, r0
 800eaa8:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800eaaa:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800eaac:	68bb      	ldr	r3, [r7, #8]
 800eaae:	789b      	ldrb	r3, [r3, #2]
 800eab0:	4618      	mov	r0, r3
 800eab2:	f000 fa95 	bl	800efe0 <RTC_ByteToBcd2>
 800eab6:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800eab8:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800eabc:	68bb      	ldr	r3, [r7, #8]
 800eabe:	781b      	ldrb	r3, [r3, #0]
 800eac0:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800eac2:	4313      	orrs	r3, r2
 800eac4:	617b      	str	r3, [r7, #20]
 800eac6:	e00e      	b.n	800eae6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800eac8:	68bb      	ldr	r3, [r7, #8]
 800eaca:	78db      	ldrb	r3, [r3, #3]
 800eacc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800eace:	68bb      	ldr	r3, [r7, #8]
 800ead0:	785b      	ldrb	r3, [r3, #1]
 800ead2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800ead4:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800ead6:	68ba      	ldr	r2, [r7, #8]
 800ead8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800eada:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800eadc:	68bb      	ldr	r3, [r7, #8]
 800eade:	781b      	ldrb	r3, [r3, #0]
 800eae0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800eae2:	4313      	orrs	r3, r2
 800eae4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	22ca      	movs	r2, #202	; 0xca
 800eaec:	625a      	str	r2, [r3, #36]	; 0x24
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	2253      	movs	r2, #83	; 0x53
 800eaf4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800eaf6:	68f8      	ldr	r0, [r7, #12]
 800eaf8:	f000 fa46 	bl	800ef88 <RTC_EnterInitMode>
 800eafc:	4603      	mov	r3, r0
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d00b      	beq.n	800eb1a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	681b      	ldr	r3, [r3, #0]
 800eb06:	22ff      	movs	r2, #255	; 0xff
 800eb08:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	2204      	movs	r2, #4
 800eb0e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	2200      	movs	r2, #0
 800eb14:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800eb16:	2301      	movs	r3, #1
 800eb18:	e033      	b.n	800eb82 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	681a      	ldr	r2, [r3, #0]
 800eb1e:	697b      	ldr	r3, [r7, #20]
 800eb20:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800eb24:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800eb28:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	68da      	ldr	r2, [r3, #12]
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800eb38:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	689b      	ldr	r3, [r3, #8]
 800eb40:	f003 0320 	and.w	r3, r3, #32
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	d111      	bne.n	800eb6c <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800eb48:	68f8      	ldr	r0, [r7, #12]
 800eb4a:	f000 f9f5 	bl	800ef38 <HAL_RTC_WaitForSynchro>
 800eb4e:	4603      	mov	r3, r0
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d00b      	beq.n	800eb6c <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	22ff      	movs	r2, #255	; 0xff
 800eb5a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	2204      	movs	r2, #4
 800eb60:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	2200      	movs	r2, #0
 800eb66:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800eb68:	2301      	movs	r3, #1
 800eb6a:	e00a      	b.n	800eb82 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	22ff      	movs	r2, #255	; 0xff
 800eb72:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	2201      	movs	r2, #1
 800eb78:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	2200      	movs	r2, #0
 800eb7e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800eb80:	2300      	movs	r3, #0
  }
}
 800eb82:	4618      	mov	r0, r3
 800eb84:	371c      	adds	r7, #28
 800eb86:	46bd      	mov	sp, r7
 800eb88:	bd90      	pop	{r4, r7, pc}

0800eb8a <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800eb8a:	b580      	push	{r7, lr}
 800eb8c:	b086      	sub	sp, #24
 800eb8e:	af00      	add	r7, sp, #0
 800eb90:	60f8      	str	r0, [r7, #12]
 800eb92:	60b9      	str	r1, [r7, #8]
 800eb94:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800eb96:	2300      	movs	r3, #0
 800eb98:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	685b      	ldr	r3, [r3, #4]
 800eba0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800eba4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800eba8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800ebaa:	697b      	ldr	r3, [r7, #20]
 800ebac:	0c1b      	lsrs	r3, r3, #16
 800ebae:	b2da      	uxtb	r2, r3
 800ebb0:	68bb      	ldr	r3, [r7, #8]
 800ebb2:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800ebb4:	697b      	ldr	r3, [r7, #20]
 800ebb6:	0a1b      	lsrs	r3, r3, #8
 800ebb8:	b2db      	uxtb	r3, r3
 800ebba:	f003 031f 	and.w	r3, r3, #31
 800ebbe:	b2da      	uxtb	r2, r3
 800ebc0:	68bb      	ldr	r3, [r7, #8]
 800ebc2:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800ebc4:	697b      	ldr	r3, [r7, #20]
 800ebc6:	b2db      	uxtb	r3, r3
 800ebc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ebcc:	b2da      	uxtb	r2, r3
 800ebce:	68bb      	ldr	r3, [r7, #8]
 800ebd0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800ebd2:	697b      	ldr	r3, [r7, #20]
 800ebd4:	0b5b      	lsrs	r3, r3, #13
 800ebd6:	b2db      	uxtb	r3, r3
 800ebd8:	f003 0307 	and.w	r3, r3, #7
 800ebdc:	b2da      	uxtb	r2, r3
 800ebde:	68bb      	ldr	r3, [r7, #8]
 800ebe0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d11a      	bne.n	800ec1e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800ebe8:	68bb      	ldr	r3, [r7, #8]
 800ebea:	78db      	ldrb	r3, [r3, #3]
 800ebec:	4618      	mov	r0, r3
 800ebee:	f000 fa15 	bl	800f01c <RTC_Bcd2ToByte>
 800ebf2:	4603      	mov	r3, r0
 800ebf4:	461a      	mov	r2, r3
 800ebf6:	68bb      	ldr	r3, [r7, #8]
 800ebf8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800ebfa:	68bb      	ldr	r3, [r7, #8]
 800ebfc:	785b      	ldrb	r3, [r3, #1]
 800ebfe:	4618      	mov	r0, r3
 800ec00:	f000 fa0c 	bl	800f01c <RTC_Bcd2ToByte>
 800ec04:	4603      	mov	r3, r0
 800ec06:	461a      	mov	r2, r3
 800ec08:	68bb      	ldr	r3, [r7, #8]
 800ec0a:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800ec0c:	68bb      	ldr	r3, [r7, #8]
 800ec0e:	789b      	ldrb	r3, [r3, #2]
 800ec10:	4618      	mov	r0, r3
 800ec12:	f000 fa03 	bl	800f01c <RTC_Bcd2ToByte>
 800ec16:	4603      	mov	r3, r0
 800ec18:	461a      	mov	r2, r3
 800ec1a:	68bb      	ldr	r3, [r7, #8]
 800ec1c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800ec1e:	2300      	movs	r3, #0
}
 800ec20:	4618      	mov	r0, r3
 800ec22:	3718      	adds	r7, #24
 800ec24:	46bd      	mov	sp, r7
 800ec26:	bd80      	pop	{r7, pc}

0800ec28 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800ec28:	b590      	push	{r4, r7, lr}
 800ec2a:	b089      	sub	sp, #36	; 0x24
 800ec2c:	af00      	add	r7, sp, #0
 800ec2e:	60f8      	str	r0, [r7, #12]
 800ec30:	60b9      	str	r1, [r7, #8]
 800ec32:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 800ec34:	2300      	movs	r3, #0
 800ec36:	61fb      	str	r3, [r7, #28]
 800ec38:	2300      	movs	r3, #0
 800ec3a:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 800ec3c:	4b93      	ldr	r3, [pc, #588]	; (800ee8c <HAL_RTC_SetAlarm_IT+0x264>)
 800ec3e:	681b      	ldr	r3, [r3, #0]
 800ec40:	4a93      	ldr	r2, [pc, #588]	; (800ee90 <HAL_RTC_SetAlarm_IT+0x268>)
 800ec42:	fba2 2303 	umull	r2, r3, r2, r3
 800ec46:	0adb      	lsrs	r3, r3, #11
 800ec48:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ec4c:	fb02 f303 	mul.w	r3, r2, r3
 800ec50:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	7f1b      	ldrb	r3, [r3, #28]
 800ec56:	2b01      	cmp	r3, #1
 800ec58:	d101      	bne.n	800ec5e <HAL_RTC_SetAlarm_IT+0x36>
 800ec5a:	2302      	movs	r3, #2
 800ec5c:	e111      	b.n	800ee82 <HAL_RTC_SetAlarm_IT+0x25a>
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	2201      	movs	r2, #1
 800ec62:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ec64:	68fb      	ldr	r3, [r7, #12]
 800ec66:	2202      	movs	r2, #2
 800ec68:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d137      	bne.n	800ece0 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	689b      	ldr	r3, [r3, #8]
 800ec76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d102      	bne.n	800ec84 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ec7e:	68bb      	ldr	r3, [r7, #8]
 800ec80:	2200      	movs	r2, #0
 800ec82:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800ec84:	68bb      	ldr	r3, [r7, #8]
 800ec86:	781b      	ldrb	r3, [r3, #0]
 800ec88:	4618      	mov	r0, r3
 800ec8a:	f000 f9a9 	bl	800efe0 <RTC_ByteToBcd2>
 800ec8e:	4603      	mov	r3, r0
 800ec90:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800ec92:	68bb      	ldr	r3, [r7, #8]
 800ec94:	785b      	ldrb	r3, [r3, #1]
 800ec96:	4618      	mov	r0, r3
 800ec98:	f000 f9a2 	bl	800efe0 <RTC_ByteToBcd2>
 800ec9c:	4603      	mov	r3, r0
 800ec9e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800eca0:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800eca2:	68bb      	ldr	r3, [r7, #8]
 800eca4:	789b      	ldrb	r3, [r3, #2]
 800eca6:	4618      	mov	r0, r3
 800eca8:	f000 f99a 	bl	800efe0 <RTC_ByteToBcd2>
 800ecac:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800ecae:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800ecb2:	68bb      	ldr	r3, [r7, #8]
 800ecb4:	78db      	ldrb	r3, [r3, #3]
 800ecb6:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800ecb8:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800ecbc:	68bb      	ldr	r3, [r7, #8]
 800ecbe:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ecc2:	4618      	mov	r0, r3
 800ecc4:	f000 f98c 	bl	800efe0 <RTC_ByteToBcd2>
 800ecc8:	4603      	mov	r3, r0
 800ecca:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800eccc:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800ecd0:	68bb      	ldr	r3, [r7, #8]
 800ecd2:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800ecd4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800ecd6:	68bb      	ldr	r3, [r7, #8]
 800ecd8:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800ecda:	4313      	orrs	r3, r2
 800ecdc:	61fb      	str	r3, [r7, #28]
 800ecde:	e023      	b.n	800ed28 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	689b      	ldr	r3, [r3, #8]
 800ece6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d102      	bne.n	800ecf4 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ecee:	68bb      	ldr	r3, [r7, #8]
 800ecf0:	2200      	movs	r2, #0
 800ecf2:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800ecf4:	68bb      	ldr	r3, [r7, #8]
 800ecf6:	781b      	ldrb	r3, [r3, #0]
 800ecf8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800ecfa:	68bb      	ldr	r3, [r7, #8]
 800ecfc:	785b      	ldrb	r3, [r3, #1]
 800ecfe:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800ed00:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800ed02:	68ba      	ldr	r2, [r7, #8]
 800ed04:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800ed06:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800ed08:	68bb      	ldr	r3, [r7, #8]
 800ed0a:	78db      	ldrb	r3, [r3, #3]
 800ed0c:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800ed0e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800ed10:	68bb      	ldr	r3, [r7, #8]
 800ed12:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ed16:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800ed18:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800ed1a:	68bb      	ldr	r3, [r7, #8]
 800ed1c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800ed1e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800ed20:	68bb      	ldr	r3, [r7, #8]
 800ed22:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800ed24:	4313      	orrs	r3, r2
 800ed26:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800ed28:	68bb      	ldr	r3, [r7, #8]
 800ed2a:	685a      	ldr	r2, [r3, #4]
 800ed2c:	68bb      	ldr	r3, [r7, #8]
 800ed2e:	699b      	ldr	r3, [r3, #24]
 800ed30:	4313      	orrs	r3, r2
 800ed32:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	22ca      	movs	r2, #202	; 0xca
 800ed3a:	625a      	str	r2, [r3, #36]	; 0x24
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	2253      	movs	r2, #83	; 0x53
 800ed42:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800ed44:	68bb      	ldr	r3, [r7, #8]
 800ed46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ed4c:	d141      	bne.n	800edd2 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	689a      	ldr	r2, [r3, #8]
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ed5c:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	68db      	ldr	r3, [r3, #12]
 800ed64:	b2da      	uxtb	r2, r3
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800ed6e:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800ed70:	697b      	ldr	r3, [r7, #20]
 800ed72:	1e5a      	subs	r2, r3, #1
 800ed74:	617a      	str	r2, [r7, #20]
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d10b      	bne.n	800ed92 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	22ff      	movs	r2, #255	; 0xff
 800ed80:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	2203      	movs	r2, #3
 800ed86:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	2200      	movs	r2, #0
 800ed8c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800ed8e:	2303      	movs	r3, #3
 800ed90:	e077      	b.n	800ee82 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	68db      	ldr	r3, [r3, #12]
 800ed98:	f003 0301 	and.w	r3, r3, #1
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d0e7      	beq.n	800ed70 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	69fa      	ldr	r2, [r7, #28]
 800eda6:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	681b      	ldr	r3, [r3, #0]
 800edac:	69ba      	ldr	r2, [r7, #24]
 800edae:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	689a      	ldr	r2, [r3, #8]
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800edbe:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	689a      	ldr	r2, [r3, #8]
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800edce:	609a      	str	r2, [r3, #8]
 800edd0:	e040      	b.n	800ee54 <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	689a      	ldr	r2, [r3, #8]
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	681b      	ldr	r3, [r3, #0]
 800eddc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800ede0:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	68db      	ldr	r3, [r3, #12]
 800ede8:	b2da      	uxtb	r2, r3
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	f462 7220 	orn	r2, r2, #640	; 0x280
 800edf2:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800edf4:	697b      	ldr	r3, [r7, #20]
 800edf6:	1e5a      	subs	r2, r3, #1
 800edf8:	617a      	str	r2, [r7, #20]
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d10b      	bne.n	800ee16 <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	22ff      	movs	r2, #255	; 0xff
 800ee04:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	2203      	movs	r2, #3
 800ee0a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	2200      	movs	r2, #0
 800ee10:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800ee12:	2303      	movs	r3, #3
 800ee14:	e035      	b.n	800ee82 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	68db      	ldr	r3, [r3, #12]
 800ee1c:	f003 0302 	and.w	r3, r3, #2
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d0e7      	beq.n	800edf4 <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	69fa      	ldr	r2, [r7, #28]
 800ee2a:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	69ba      	ldr	r2, [r7, #24]
 800ee32:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	681b      	ldr	r3, [r3, #0]
 800ee38:	689a      	ldr	r2, [r3, #8]
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ee42:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	689a      	ldr	r2, [r3, #8]
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ee52:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800ee54:	4b0f      	ldr	r3, [pc, #60]	; (800ee94 <HAL_RTC_SetAlarm_IT+0x26c>)
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	4a0e      	ldr	r2, [pc, #56]	; (800ee94 <HAL_RTC_SetAlarm_IT+0x26c>)
 800ee5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ee5e:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 800ee60:	4b0c      	ldr	r3, [pc, #48]	; (800ee94 <HAL_RTC_SetAlarm_IT+0x26c>)
 800ee62:	689b      	ldr	r3, [r3, #8]
 800ee64:	4a0b      	ldr	r2, [pc, #44]	; (800ee94 <HAL_RTC_SetAlarm_IT+0x26c>)
 800ee66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ee6a:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	22ff      	movs	r2, #255	; 0xff
 800ee72:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	2201      	movs	r2, #1
 800ee78:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	2200      	movs	r2, #0
 800ee7e:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800ee80:	2300      	movs	r3, #0
}
 800ee82:	4618      	mov	r0, r3
 800ee84:	3724      	adds	r7, #36	; 0x24
 800ee86:	46bd      	mov	sp, r7
 800ee88:	bd90      	pop	{r4, r7, pc}
 800ee8a:	bf00      	nop
 800ee8c:	20000088 	.word	0x20000088
 800ee90:	10624dd3 	.word	0x10624dd3
 800ee94:	40013c00 	.word	0x40013c00

0800ee98 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 800ee98:	b580      	push	{r7, lr}
 800ee9a:	b082      	sub	sp, #8
 800ee9c:	af00      	add	r7, sp, #0
 800ee9e:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	689b      	ldr	r3, [r3, #8]
 800eea6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d012      	beq.n	800eed4 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	68db      	ldr	r3, [r3, #12]
 800eeb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d00b      	beq.n	800eed4 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800eebc:	6878      	ldr	r0, [r7, #4]
 800eebe:	f000 f831 	bl	800ef24 <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	68db      	ldr	r3, [r3, #12]
 800eec8:	b2da      	uxtb	r2, r3
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800eed2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	689b      	ldr	r3, [r3, #8]
 800eeda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d012      	beq.n	800ef08 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	68db      	ldr	r3, [r3, #12]
 800eee8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d00b      	beq.n	800ef08 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800eef0:	6878      	ldr	r0, [r7, #4]
 800eef2:	f000 f9fb 	bl	800f2ec <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	68db      	ldr	r3, [r3, #12]
 800eefc:	b2da      	uxtb	r2, r3
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	f462 7220 	orn	r2, r2, #640	; 0x280
 800ef06:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800ef08:	4b05      	ldr	r3, [pc, #20]	; (800ef20 <HAL_RTC_AlarmIRQHandler+0x88>)
 800ef0a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800ef0e:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	2201      	movs	r2, #1
 800ef14:	775a      	strb	r2, [r3, #29]
}
 800ef16:	bf00      	nop
 800ef18:	3708      	adds	r7, #8
 800ef1a:	46bd      	mov	sp, r7
 800ef1c:	bd80      	pop	{r7, pc}
 800ef1e:	bf00      	nop
 800ef20:	40013c00 	.word	0x40013c00

0800ef24 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800ef24:	b480      	push	{r7}
 800ef26:	b083      	sub	sp, #12
 800ef28:	af00      	add	r7, sp, #0
 800ef2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 800ef2c:	bf00      	nop
 800ef2e:	370c      	adds	r7, #12
 800ef30:	46bd      	mov	sp, r7
 800ef32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef36:	4770      	bx	lr

0800ef38 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800ef38:	b580      	push	{r7, lr}
 800ef3a:	b084      	sub	sp, #16
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ef40:	2300      	movs	r3, #0
 800ef42:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	681b      	ldr	r3, [r3, #0]
 800ef48:	68da      	ldr	r2, [r3, #12]
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ef52:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ef54:	f7fc fd1c 	bl	800b990 <HAL_GetTick>
 800ef58:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800ef5a:	e009      	b.n	800ef70 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ef5c:	f7fc fd18 	bl	800b990 <HAL_GetTick>
 800ef60:	4602      	mov	r2, r0
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	1ad3      	subs	r3, r2, r3
 800ef66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ef6a:	d901      	bls.n	800ef70 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800ef6c:	2303      	movs	r3, #3
 800ef6e:	e007      	b.n	800ef80 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	68db      	ldr	r3, [r3, #12]
 800ef76:	f003 0320 	and.w	r3, r3, #32
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d0ee      	beq.n	800ef5c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800ef7e:	2300      	movs	r3, #0
}
 800ef80:	4618      	mov	r0, r3
 800ef82:	3710      	adds	r7, #16
 800ef84:	46bd      	mov	sp, r7
 800ef86:	bd80      	pop	{r7, pc}

0800ef88 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800ef88:	b580      	push	{r7, lr}
 800ef8a:	b084      	sub	sp, #16
 800ef8c:	af00      	add	r7, sp, #0
 800ef8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ef90:	2300      	movs	r3, #0
 800ef92:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	68db      	ldr	r3, [r3, #12]
 800ef9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d119      	bne.n	800efd6 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	f04f 32ff 	mov.w	r2, #4294967295
 800efaa:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800efac:	f7fc fcf0 	bl	800b990 <HAL_GetTick>
 800efb0:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800efb2:	e009      	b.n	800efc8 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800efb4:	f7fc fcec 	bl	800b990 <HAL_GetTick>
 800efb8:	4602      	mov	r2, r0
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	1ad3      	subs	r3, r2, r3
 800efbe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800efc2:	d901      	bls.n	800efc8 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800efc4:	2303      	movs	r3, #3
 800efc6:	e007      	b.n	800efd8 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	68db      	ldr	r3, [r3, #12]
 800efce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d0ee      	beq.n	800efb4 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800efd6:	2300      	movs	r3, #0
}
 800efd8:	4618      	mov	r0, r3
 800efda:	3710      	adds	r7, #16
 800efdc:	46bd      	mov	sp, r7
 800efde:	bd80      	pop	{r7, pc}

0800efe0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800efe0:	b480      	push	{r7}
 800efe2:	b085      	sub	sp, #20
 800efe4:	af00      	add	r7, sp, #0
 800efe6:	4603      	mov	r3, r0
 800efe8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800efea:	2300      	movs	r3, #0
 800efec:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800efee:	e005      	b.n	800effc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	3301      	adds	r3, #1
 800eff4:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800eff6:	79fb      	ldrb	r3, [r7, #7]
 800eff8:	3b0a      	subs	r3, #10
 800effa:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800effc:	79fb      	ldrb	r3, [r7, #7]
 800effe:	2b09      	cmp	r3, #9
 800f000:	d8f6      	bhi.n	800eff0 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	b2db      	uxtb	r3, r3
 800f006:	011b      	lsls	r3, r3, #4
 800f008:	b2da      	uxtb	r2, r3
 800f00a:	79fb      	ldrb	r3, [r7, #7]
 800f00c:	4313      	orrs	r3, r2
 800f00e:	b2db      	uxtb	r3, r3
}
 800f010:	4618      	mov	r0, r3
 800f012:	3714      	adds	r7, #20
 800f014:	46bd      	mov	sp, r7
 800f016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f01a:	4770      	bx	lr

0800f01c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800f01c:	b480      	push	{r7}
 800f01e:	b085      	sub	sp, #20
 800f020:	af00      	add	r7, sp, #0
 800f022:	4603      	mov	r3, r0
 800f024:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800f026:	2300      	movs	r3, #0
 800f028:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800f02a:	79fb      	ldrb	r3, [r7, #7]
 800f02c:	091b      	lsrs	r3, r3, #4
 800f02e:	b2db      	uxtb	r3, r3
 800f030:	461a      	mov	r2, r3
 800f032:	4613      	mov	r3, r2
 800f034:	009b      	lsls	r3, r3, #2
 800f036:	4413      	add	r3, r2
 800f038:	005b      	lsls	r3, r3, #1
 800f03a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800f03c:	79fb      	ldrb	r3, [r7, #7]
 800f03e:	f003 030f 	and.w	r3, r3, #15
 800f042:	b2da      	uxtb	r2, r3
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	b2db      	uxtb	r3, r3
 800f048:	4413      	add	r3, r2
 800f04a:	b2db      	uxtb	r3, r3
}
 800f04c:	4618      	mov	r0, r3
 800f04e:	3714      	adds	r7, #20
 800f050:	46bd      	mov	sp, r7
 800f052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f056:	4770      	bx	lr

0800f058 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800f058:	b480      	push	{r7}
 800f05a:	b087      	sub	sp, #28
 800f05c:	af00      	add	r7, sp, #0
 800f05e:	60f8      	str	r0, [r7, #12]
 800f060:	60b9      	str	r1, [r7, #8]
 800f062:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800f064:	68fb      	ldr	r3, [r7, #12]
 800f066:	7f1b      	ldrb	r3, [r3, #28]
 800f068:	2b01      	cmp	r3, #1
 800f06a:	d101      	bne.n	800f070 <HAL_RTCEx_SetWakeUpTimer_IT+0x18>
 800f06c:	2302      	movs	r3, #2
 800f06e:	e0a6      	b.n	800f1be <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	2201      	movs	r2, #1
 800f074:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	2202      	movs	r2, #2
 800f07a:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	22ca      	movs	r2, #202	; 0xca
 800f082:	625a      	str	r2, [r3, #36]	; 0x24
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	2253      	movs	r2, #83	; 0x53
 800f08a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wake up timer enabled */
  if((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	689b      	ldr	r3, [r3, #8]
 800f092:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800f096:	2b00      	cmp	r3, #0
 800f098:	d022      	beq.n	800f0e0 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 800f09a:	4b4c      	ldr	r3, [pc, #304]	; (800f1cc <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800f09c:	681b      	ldr	r3, [r3, #0]
 800f09e:	4a4c      	ldr	r2, [pc, #304]	; (800f1d0 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800f0a0:	fba2 2303 	umull	r2, r3, r2, r3
 800f0a4:	0adb      	lsrs	r3, r3, #11
 800f0a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f0aa:	fb02 f303 	mul.w	r3, r2, r3
 800f0ae:	617b      	str	r3, [r7, #20]
    do
    {
      if(count-- == 0U)
 800f0b0:	697b      	ldr	r3, [r7, #20]
 800f0b2:	1e5a      	subs	r2, r3, #1
 800f0b4:	617a      	str	r2, [r7, #20]
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d10b      	bne.n	800f0d2 <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	22ff      	movs	r2, #255	; 0xff
 800f0c0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	2203      	movs	r2, #3
 800f0c6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800f0c8:	68fb      	ldr	r3, [r7, #12]
 800f0ca:	2200      	movs	r2, #0
 800f0cc:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800f0ce:	2303      	movs	r3, #3
 800f0d0:	e075      	b.n	800f1be <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    }
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET);
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	681b      	ldr	r3, [r3, #0]
 800f0d6:	68db      	ldr	r3, [r3, #12]
 800f0d8:	f003 0304 	and.w	r3, r3, #4
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d1e7      	bne.n	800f0b0 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	689a      	ldr	r2, [r3, #8]
 800f0e6:	68fb      	ldr	r3, [r7, #12]
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f0ee:	609a      	str	r2, [r3, #8]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 800f0f0:	4b36      	ldr	r3, [pc, #216]	; (800f1cc <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800f0f2:	681b      	ldr	r3, [r3, #0]
 800f0f4:	4a36      	ldr	r2, [pc, #216]	; (800f1d0 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800f0f6:	fba2 2303 	umull	r2, r3, r2, r3
 800f0fa:	0adb      	lsrs	r3, r3, #11
 800f0fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f100:	fb02 f303 	mul.w	r3, r2, r3
 800f104:	617b      	str	r3, [r7, #20]
  do
  {
    if(count-- == 0U)
 800f106:	697b      	ldr	r3, [r7, #20]
 800f108:	1e5a      	subs	r2, r3, #1
 800f10a:	617a      	str	r2, [r7, #20]
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d10b      	bne.n	800f128 <HAL_RTCEx_SetWakeUpTimer_IT+0xd0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	22ff      	movs	r2, #255	; 0xff
 800f116:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	2203      	movs	r2, #3
 800f11c:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	2200      	movs	r2, #0
 800f122:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800f124:	2303      	movs	r3, #3
 800f126:	e04a      	b.n	800f1be <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  }
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET);
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	68db      	ldr	r3, [r3, #12]
 800f12e:	f003 0304 	and.w	r3, r3, #4
 800f132:	2b00      	cmp	r3, #0
 800f134:	d0e7      	beq.n	800f106 <HAL_RTCEx_SetWakeUpTimer_IT+0xae>

  /* Configure the Wake-up Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	68ba      	ldr	r2, [r7, #8]
 800f13c:	615a      	str	r2, [r3, #20]

  /* Clear the Wake-up Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	689a      	ldr	r2, [r3, #8]
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	f022 0207 	bic.w	r2, r2, #7
 800f14c:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	6899      	ldr	r1, [r3, #8]
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	687a      	ldr	r2, [r7, #4]
 800f15a:	430a      	orrs	r2, r1
 800f15c:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800f15e:	4b1d      	ldr	r3, [pc, #116]	; (800f1d4 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	4a1c      	ldr	r2, [pc, #112]	; (800f1d4 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800f164:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800f168:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT;
 800f16a:	4b1a      	ldr	r3, [pc, #104]	; (800f1d4 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800f16c:	689b      	ldr	r3, [r3, #8]
 800f16e:	4a19      	ldr	r2, [pc, #100]	; (800f1d4 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800f170:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800f174:	6093      	str	r3, [r2, #8]

  /* Clear RTC Wake Up timer Flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	68db      	ldr	r3, [r3, #12]
 800f17c:	b2da      	uxtb	r2, r3
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800f186:	60da      	str	r2, [r3, #12]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	689a      	ldr	r2, [r3, #8]
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f196:	609a      	str	r2, [r3, #8]

  /* Enable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	689a      	ldr	r2, [r3, #8]
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800f1a6:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	22ff      	movs	r2, #255	; 0xff
 800f1ae:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	2201      	movs	r2, #1
 800f1b4:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	2200      	movs	r2, #0
 800f1ba:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800f1bc:	2300      	movs	r3, #0
}
 800f1be:	4618      	mov	r0, r3
 800f1c0:	371c      	adds	r7, #28
 800f1c2:	46bd      	mov	sp, r7
 800f1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1c8:	4770      	bx	lr
 800f1ca:	bf00      	nop
 800f1cc:	20000088 	.word	0x20000088
 800f1d0:	10624dd3 	.word	0x10624dd3
 800f1d4:	40013c00 	.word	0x40013c00

0800f1d8 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
uint32_t HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 800f1d8:	b580      	push	{r7, lr}
 800f1da:	b084      	sub	sp, #16
 800f1dc:	af00      	add	r7, sp, #0
 800f1de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800f1e0:	2300      	movs	r3, #0
 800f1e2:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	7f1b      	ldrb	r3, [r3, #28]
 800f1e8:	2b01      	cmp	r3, #1
 800f1ea:	d101      	bne.n	800f1f0 <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 800f1ec:	2302      	movs	r3, #2
 800f1ee:	e047      	b.n	800f280 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	2201      	movs	r2, #1
 800f1f4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	2202      	movs	r2, #2
 800f1fa:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	22ca      	movs	r2, #202	; 0xca
 800f202:	625a      	str	r2, [r3, #36]	; 0x24
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	2253      	movs	r2, #83	; 0x53
 800f20a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	689a      	ldr	r2, [r3, #8]
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	681b      	ldr	r3, [r3, #0]
 800f216:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f21a:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc,RTC_IT_WUT);
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	689a      	ldr	r2, [r3, #8]
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800f22a:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 800f22c:	f7fc fbb0 	bl	800b990 <HAL_GetTick>
 800f230:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800f232:	e013      	b.n	800f25c <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800f234:	f7fc fbac 	bl	800b990 <HAL_GetTick>
 800f238:	4602      	mov	r2, r0
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	1ad3      	subs	r3, r2, r3
 800f23e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800f242:	d90b      	bls.n	800f25c <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	22ff      	movs	r2, #255	; 0xff
 800f24a:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	2203      	movs	r2, #3
 800f250:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	2200      	movs	r2, #0
 800f256:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800f258:	2303      	movs	r3, #3
 800f25a:	e011      	b.n	800f280 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	68db      	ldr	r3, [r3, #12]
 800f262:	f003 0304 	and.w	r3, r3, #4
 800f266:	2b00      	cmp	r3, #0
 800f268:	d0e4      	beq.n	800f234 <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	22ff      	movs	r2, #255	; 0xff
 800f270:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	2201      	movs	r2, #1
 800f276:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	2200      	movs	r2, #0
 800f27c:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800f27e:	2300      	movs	r3, #0
}
 800f280:	4618      	mov	r0, r3
 800f282:	3710      	adds	r7, #16
 800f284:	46bd      	mov	sp, r7
 800f286:	bd80      	pop	{r7, pc}

0800f288 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800f288:	b480      	push	{r7}
 800f28a:	b087      	sub	sp, #28
 800f28c:	af00      	add	r7, sp, #0
 800f28e:	60f8      	str	r0, [r7, #12]
 800f290:	60b9      	str	r1, [r7, #8]
 800f292:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800f294:	2300      	movs	r3, #0
 800f296:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	3350      	adds	r3, #80	; 0x50
 800f29e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800f2a0:	68bb      	ldr	r3, [r7, #8]
 800f2a2:	009b      	lsls	r3, r3, #2
 800f2a4:	697a      	ldr	r2, [r7, #20]
 800f2a6:	4413      	add	r3, r2
 800f2a8:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800f2aa:	697b      	ldr	r3, [r7, #20]
 800f2ac:	687a      	ldr	r2, [r7, #4]
 800f2ae:	601a      	str	r2, [r3, #0]
}
 800f2b0:	bf00      	nop
 800f2b2:	371c      	adds	r7, #28
 800f2b4:	46bd      	mov	sp, r7
 800f2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ba:	4770      	bx	lr

0800f2bc <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800f2bc:	b480      	push	{r7}
 800f2be:	b085      	sub	sp, #20
 800f2c0:	af00      	add	r7, sp, #0
 800f2c2:	6078      	str	r0, [r7, #4]
 800f2c4:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800f2c6:	2300      	movs	r3, #0
 800f2c8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	3350      	adds	r3, #80	; 0x50
 800f2d0:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800f2d2:	683b      	ldr	r3, [r7, #0]
 800f2d4:	009b      	lsls	r3, r3, #2
 800f2d6:	68fa      	ldr	r2, [r7, #12]
 800f2d8:	4413      	add	r3, r2
 800f2da:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	681b      	ldr	r3, [r3, #0]
}
 800f2e0:	4618      	mov	r0, r3
 800f2e2:	3714      	adds	r7, #20
 800f2e4:	46bd      	mov	sp, r7
 800f2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ea:	4770      	bx	lr

0800f2ec <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800f2ec:	b480      	push	{r7}
 800f2ee:	b083      	sub	sp, #12
 800f2f0:	af00      	add	r7, sp, #0
 800f2f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 800f2f4:	bf00      	nop
 800f2f6:	370c      	adds	r7, #12
 800f2f8:	46bd      	mov	sp, r7
 800f2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2fe:	4770      	bx	lr

0800f300 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f300:	b580      	push	{r7, lr}
 800f302:	b082      	sub	sp, #8
 800f304:	af00      	add	r7, sp, #0
 800f306:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d101      	bne.n	800f312 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f30e:	2301      	movs	r3, #1
 800f310:	e07b      	b.n	800f40a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f316:	2b00      	cmp	r3, #0
 800f318:	d108      	bne.n	800f32c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	685b      	ldr	r3, [r3, #4]
 800f31e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f322:	d009      	beq.n	800f338 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	2200      	movs	r2, #0
 800f328:	61da      	str	r2, [r3, #28]
 800f32a:	e005      	b.n	800f338 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	2200      	movs	r2, #0
 800f330:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	2200      	movs	r2, #0
 800f336:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	2200      	movs	r2, #0
 800f33c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f344:	b2db      	uxtb	r3, r3
 800f346:	2b00      	cmp	r3, #0
 800f348:	d106      	bne.n	800f358 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	2200      	movs	r2, #0
 800f34e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f352:	6878      	ldr	r0, [r7, #4]
 800f354:	f7f3 fed4 	bl	8003100 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	2202      	movs	r2, #2
 800f35c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	681a      	ldr	r2, [r3, #0]
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f36e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	685b      	ldr	r3, [r3, #4]
 800f374:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	689b      	ldr	r3, [r3, #8]
 800f37c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800f380:	431a      	orrs	r2, r3
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	68db      	ldr	r3, [r3, #12]
 800f386:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f38a:	431a      	orrs	r2, r3
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	691b      	ldr	r3, [r3, #16]
 800f390:	f003 0302 	and.w	r3, r3, #2
 800f394:	431a      	orrs	r2, r3
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	695b      	ldr	r3, [r3, #20]
 800f39a:	f003 0301 	and.w	r3, r3, #1
 800f39e:	431a      	orrs	r2, r3
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	699b      	ldr	r3, [r3, #24]
 800f3a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f3a8:	431a      	orrs	r2, r3
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	69db      	ldr	r3, [r3, #28]
 800f3ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800f3b2:	431a      	orrs	r2, r3
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	6a1b      	ldr	r3, [r3, #32]
 800f3b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f3bc:	ea42 0103 	orr.w	r1, r2, r3
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f3c4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	430a      	orrs	r2, r1
 800f3ce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	699b      	ldr	r3, [r3, #24]
 800f3d4:	0c1b      	lsrs	r3, r3, #16
 800f3d6:	f003 0104 	and.w	r1, r3, #4
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f3de:	f003 0210 	and.w	r2, r3, #16
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	430a      	orrs	r2, r1
 800f3e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	69da      	ldr	r2, [r3, #28]
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f3f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	2200      	movs	r2, #0
 800f3fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	2201      	movs	r2, #1
 800f404:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800f408:	2300      	movs	r3, #0
}
 800f40a:	4618      	mov	r0, r3
 800f40c:	3708      	adds	r7, #8
 800f40e:	46bd      	mov	sp, r7
 800f410:	bd80      	pop	{r7, pc}

0800f412 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f412:	b580      	push	{r7, lr}
 800f414:	b088      	sub	sp, #32
 800f416:	af00      	add	r7, sp, #0
 800f418:	60f8      	str	r0, [r7, #12]
 800f41a:	60b9      	str	r1, [r7, #8]
 800f41c:	603b      	str	r3, [r7, #0]
 800f41e:	4613      	mov	r3, r2
 800f420:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800f422:	2300      	movs	r3, #0
 800f424:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800f42c:	2b01      	cmp	r3, #1
 800f42e:	d101      	bne.n	800f434 <HAL_SPI_Transmit+0x22>
 800f430:	2302      	movs	r3, #2
 800f432:	e126      	b.n	800f682 <HAL_SPI_Transmit+0x270>
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	2201      	movs	r2, #1
 800f438:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f43c:	f7fc faa8 	bl	800b990 <HAL_GetTick>
 800f440:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800f442:	88fb      	ldrh	r3, [r7, #6]
 800f444:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f44c:	b2db      	uxtb	r3, r3
 800f44e:	2b01      	cmp	r3, #1
 800f450:	d002      	beq.n	800f458 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800f452:	2302      	movs	r3, #2
 800f454:	77fb      	strb	r3, [r7, #31]
    goto error;
 800f456:	e10b      	b.n	800f670 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800f458:	68bb      	ldr	r3, [r7, #8]
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d002      	beq.n	800f464 <HAL_SPI_Transmit+0x52>
 800f45e:	88fb      	ldrh	r3, [r7, #6]
 800f460:	2b00      	cmp	r3, #0
 800f462:	d102      	bne.n	800f46a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800f464:	2301      	movs	r3, #1
 800f466:	77fb      	strb	r3, [r7, #31]
    goto error;
 800f468:	e102      	b.n	800f670 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	2203      	movs	r2, #3
 800f46e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f472:	68fb      	ldr	r3, [r7, #12]
 800f474:	2200      	movs	r2, #0
 800f476:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	68ba      	ldr	r2, [r7, #8]
 800f47c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	88fa      	ldrh	r2, [r7, #6]
 800f482:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	88fa      	ldrh	r2, [r7, #6]
 800f488:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800f48a:	68fb      	ldr	r3, [r7, #12]
 800f48c:	2200      	movs	r2, #0
 800f48e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	2200      	movs	r2, #0
 800f494:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	2200      	movs	r2, #0
 800f49a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	2200      	movs	r2, #0
 800f4a0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800f4a2:	68fb      	ldr	r3, [r7, #12]
 800f4a4:	2200      	movs	r2, #0
 800f4a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	689b      	ldr	r3, [r3, #8]
 800f4ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f4b0:	d10f      	bne.n	800f4d2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	681a      	ldr	r2, [r3, #0]
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f4c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800f4c2:	68fb      	ldr	r3, [r7, #12]
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	681a      	ldr	r2, [r3, #0]
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f4d0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f4dc:	2b40      	cmp	r3, #64	; 0x40
 800f4de:	d007      	beq.n	800f4f0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f4e0:	68fb      	ldr	r3, [r7, #12]
 800f4e2:	681b      	ldr	r3, [r3, #0]
 800f4e4:	681a      	ldr	r2, [r3, #0]
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	681b      	ldr	r3, [r3, #0]
 800f4ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f4ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800f4f0:	68fb      	ldr	r3, [r7, #12]
 800f4f2:	68db      	ldr	r3, [r3, #12]
 800f4f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f4f8:	d14b      	bne.n	800f592 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	685b      	ldr	r3, [r3, #4]
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d002      	beq.n	800f508 <HAL_SPI_Transmit+0xf6>
 800f502:	8afb      	ldrh	r3, [r7, #22]
 800f504:	2b01      	cmp	r3, #1
 800f506:	d13e      	bne.n	800f586 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f50c:	881a      	ldrh	r2, [r3, #0]
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f518:	1c9a      	adds	r2, r3, #2
 800f51a:	68fb      	ldr	r3, [r7, #12]
 800f51c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f522:	b29b      	uxth	r3, r3
 800f524:	3b01      	subs	r3, #1
 800f526:	b29a      	uxth	r2, r3
 800f528:	68fb      	ldr	r3, [r7, #12]
 800f52a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800f52c:	e02b      	b.n	800f586 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	689b      	ldr	r3, [r3, #8]
 800f534:	f003 0302 	and.w	r3, r3, #2
 800f538:	2b02      	cmp	r3, #2
 800f53a:	d112      	bne.n	800f562 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f540:	881a      	ldrh	r2, [r3, #0]
 800f542:	68fb      	ldr	r3, [r7, #12]
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f54c:	1c9a      	adds	r2, r3, #2
 800f54e:	68fb      	ldr	r3, [r7, #12]
 800f550:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f556:	b29b      	uxth	r3, r3
 800f558:	3b01      	subs	r3, #1
 800f55a:	b29a      	uxth	r2, r3
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	86da      	strh	r2, [r3, #54]	; 0x36
 800f560:	e011      	b.n	800f586 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f562:	f7fc fa15 	bl	800b990 <HAL_GetTick>
 800f566:	4602      	mov	r2, r0
 800f568:	69bb      	ldr	r3, [r7, #24]
 800f56a:	1ad3      	subs	r3, r2, r3
 800f56c:	683a      	ldr	r2, [r7, #0]
 800f56e:	429a      	cmp	r2, r3
 800f570:	d803      	bhi.n	800f57a <HAL_SPI_Transmit+0x168>
 800f572:	683b      	ldr	r3, [r7, #0]
 800f574:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f578:	d102      	bne.n	800f580 <HAL_SPI_Transmit+0x16e>
 800f57a:	683b      	ldr	r3, [r7, #0]
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d102      	bne.n	800f586 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800f580:	2303      	movs	r3, #3
 800f582:	77fb      	strb	r3, [r7, #31]
          goto error;
 800f584:	e074      	b.n	800f670 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f58a:	b29b      	uxth	r3, r3
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d1ce      	bne.n	800f52e <HAL_SPI_Transmit+0x11c>
 800f590:	e04c      	b.n	800f62c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	685b      	ldr	r3, [r3, #4]
 800f596:	2b00      	cmp	r3, #0
 800f598:	d002      	beq.n	800f5a0 <HAL_SPI_Transmit+0x18e>
 800f59a:	8afb      	ldrh	r3, [r7, #22]
 800f59c:	2b01      	cmp	r3, #1
 800f59e:	d140      	bne.n	800f622 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	330c      	adds	r3, #12
 800f5aa:	7812      	ldrb	r2, [r2, #0]
 800f5ac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f5b2:	1c5a      	adds	r2, r3, #1
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f5bc:	b29b      	uxth	r3, r3
 800f5be:	3b01      	subs	r3, #1
 800f5c0:	b29a      	uxth	r2, r3
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800f5c6:	e02c      	b.n	800f622 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800f5c8:	68fb      	ldr	r3, [r7, #12]
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	689b      	ldr	r3, [r3, #8]
 800f5ce:	f003 0302 	and.w	r3, r3, #2
 800f5d2:	2b02      	cmp	r3, #2
 800f5d4:	d113      	bne.n	800f5fe <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	330c      	adds	r3, #12
 800f5e0:	7812      	ldrb	r2, [r2, #0]
 800f5e2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800f5e4:	68fb      	ldr	r3, [r7, #12]
 800f5e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f5e8:	1c5a      	adds	r2, r3, #1
 800f5ea:	68fb      	ldr	r3, [r7, #12]
 800f5ec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f5f2:	b29b      	uxth	r3, r3
 800f5f4:	3b01      	subs	r3, #1
 800f5f6:	b29a      	uxth	r2, r3
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	86da      	strh	r2, [r3, #54]	; 0x36
 800f5fc:	e011      	b.n	800f622 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f5fe:	f7fc f9c7 	bl	800b990 <HAL_GetTick>
 800f602:	4602      	mov	r2, r0
 800f604:	69bb      	ldr	r3, [r7, #24]
 800f606:	1ad3      	subs	r3, r2, r3
 800f608:	683a      	ldr	r2, [r7, #0]
 800f60a:	429a      	cmp	r2, r3
 800f60c:	d803      	bhi.n	800f616 <HAL_SPI_Transmit+0x204>
 800f60e:	683b      	ldr	r3, [r7, #0]
 800f610:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f614:	d102      	bne.n	800f61c <HAL_SPI_Transmit+0x20a>
 800f616:	683b      	ldr	r3, [r7, #0]
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d102      	bne.n	800f622 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800f61c:	2303      	movs	r3, #3
 800f61e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800f620:	e026      	b.n	800f670 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f626:	b29b      	uxth	r3, r3
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d1cd      	bne.n	800f5c8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f62c:	69ba      	ldr	r2, [r7, #24]
 800f62e:	6839      	ldr	r1, [r7, #0]
 800f630:	68f8      	ldr	r0, [r7, #12]
 800f632:	f000 fbcb 	bl	800fdcc <SPI_EndRxTxTransaction>
 800f636:	4603      	mov	r3, r0
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d002      	beq.n	800f642 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	2220      	movs	r2, #32
 800f640:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	689b      	ldr	r3, [r3, #8]
 800f646:	2b00      	cmp	r3, #0
 800f648:	d10a      	bne.n	800f660 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f64a:	2300      	movs	r3, #0
 800f64c:	613b      	str	r3, [r7, #16]
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	681b      	ldr	r3, [r3, #0]
 800f652:	68db      	ldr	r3, [r3, #12]
 800f654:	613b      	str	r3, [r7, #16]
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	681b      	ldr	r3, [r3, #0]
 800f65a:	689b      	ldr	r3, [r3, #8]
 800f65c:	613b      	str	r3, [r7, #16]
 800f65e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f664:	2b00      	cmp	r3, #0
 800f666:	d002      	beq.n	800f66e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800f668:	2301      	movs	r3, #1
 800f66a:	77fb      	strb	r3, [r7, #31]
 800f66c:	e000      	b.n	800f670 <HAL_SPI_Transmit+0x25e>
  }

error:
 800f66e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800f670:	68fb      	ldr	r3, [r7, #12]
 800f672:	2201      	movs	r2, #1
 800f674:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	2200      	movs	r2, #0
 800f67c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800f680:	7ffb      	ldrb	r3, [r7, #31]
}
 800f682:	4618      	mov	r0, r3
 800f684:	3720      	adds	r7, #32
 800f686:	46bd      	mov	sp, r7
 800f688:	bd80      	pop	{r7, pc}

0800f68a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f68a:	b580      	push	{r7, lr}
 800f68c:	b088      	sub	sp, #32
 800f68e:	af02      	add	r7, sp, #8
 800f690:	60f8      	str	r0, [r7, #12]
 800f692:	60b9      	str	r1, [r7, #8]
 800f694:	603b      	str	r3, [r7, #0]
 800f696:	4613      	mov	r3, r2
 800f698:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800f69a:	2300      	movs	r3, #0
 800f69c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	685b      	ldr	r3, [r3, #4]
 800f6a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f6a6:	d112      	bne.n	800f6ce <HAL_SPI_Receive+0x44>
 800f6a8:	68fb      	ldr	r3, [r7, #12]
 800f6aa:	689b      	ldr	r3, [r3, #8]
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d10e      	bne.n	800f6ce <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	2204      	movs	r2, #4
 800f6b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800f6b8:	88fa      	ldrh	r2, [r7, #6]
 800f6ba:	683b      	ldr	r3, [r7, #0]
 800f6bc:	9300      	str	r3, [sp, #0]
 800f6be:	4613      	mov	r3, r2
 800f6c0:	68ba      	ldr	r2, [r7, #8]
 800f6c2:	68b9      	ldr	r1, [r7, #8]
 800f6c4:	68f8      	ldr	r0, [r7, #12]
 800f6c6:	f000 f8f1 	bl	800f8ac <HAL_SPI_TransmitReceive>
 800f6ca:	4603      	mov	r3, r0
 800f6cc:	e0ea      	b.n	800f8a4 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f6ce:	68fb      	ldr	r3, [r7, #12]
 800f6d0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800f6d4:	2b01      	cmp	r3, #1
 800f6d6:	d101      	bne.n	800f6dc <HAL_SPI_Receive+0x52>
 800f6d8:	2302      	movs	r3, #2
 800f6da:	e0e3      	b.n	800f8a4 <HAL_SPI_Receive+0x21a>
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	2201      	movs	r2, #1
 800f6e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f6e4:	f7fc f954 	bl	800b990 <HAL_GetTick>
 800f6e8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f6f0:	b2db      	uxtb	r3, r3
 800f6f2:	2b01      	cmp	r3, #1
 800f6f4:	d002      	beq.n	800f6fc <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800f6f6:	2302      	movs	r3, #2
 800f6f8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800f6fa:	e0ca      	b.n	800f892 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800f6fc:	68bb      	ldr	r3, [r7, #8]
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d002      	beq.n	800f708 <HAL_SPI_Receive+0x7e>
 800f702:	88fb      	ldrh	r3, [r7, #6]
 800f704:	2b00      	cmp	r3, #0
 800f706:	d102      	bne.n	800f70e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800f708:	2301      	movs	r3, #1
 800f70a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800f70c:	e0c1      	b.n	800f892 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800f70e:	68fb      	ldr	r3, [r7, #12]
 800f710:	2204      	movs	r2, #4
 800f712:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	2200      	movs	r2, #0
 800f71a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	68ba      	ldr	r2, [r7, #8]
 800f720:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800f722:	68fb      	ldr	r3, [r7, #12]
 800f724:	88fa      	ldrh	r2, [r7, #6]
 800f726:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	88fa      	ldrh	r2, [r7, #6]
 800f72c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	2200      	movs	r2, #0
 800f732:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	2200      	movs	r2, #0
 800f738:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	2200      	movs	r2, #0
 800f73e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800f740:	68fb      	ldr	r3, [r7, #12]
 800f742:	2200      	movs	r2, #0
 800f744:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800f746:	68fb      	ldr	r3, [r7, #12]
 800f748:	2200      	movs	r2, #0
 800f74a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	689b      	ldr	r3, [r3, #8]
 800f750:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f754:	d10f      	bne.n	800f776 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	681a      	ldr	r2, [r3, #0]
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f764:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800f766:	68fb      	ldr	r3, [r7, #12]
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	681a      	ldr	r2, [r3, #0]
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800f774:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	681b      	ldr	r3, [r3, #0]
 800f77c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f780:	2b40      	cmp	r3, #64	; 0x40
 800f782:	d007      	beq.n	800f794 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	681a      	ldr	r2, [r3, #0]
 800f78a:	68fb      	ldr	r3, [r7, #12]
 800f78c:	681b      	ldr	r3, [r3, #0]
 800f78e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f792:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	68db      	ldr	r3, [r3, #12]
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d162      	bne.n	800f862 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800f79c:	e02e      	b.n	800f7fc <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	681b      	ldr	r3, [r3, #0]
 800f7a2:	689b      	ldr	r3, [r3, #8]
 800f7a4:	f003 0301 	and.w	r3, r3, #1
 800f7a8:	2b01      	cmp	r3, #1
 800f7aa:	d115      	bne.n	800f7d8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800f7ac:	68fb      	ldr	r3, [r7, #12]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	f103 020c 	add.w	r2, r3, #12
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f7b8:	7812      	ldrb	r2, [r2, #0]
 800f7ba:	b2d2      	uxtb	r2, r2
 800f7bc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f7c2:	1c5a      	adds	r2, r3, #1
 800f7c4:	68fb      	ldr	r3, [r7, #12]
 800f7c6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800f7c8:	68fb      	ldr	r3, [r7, #12]
 800f7ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f7cc:	b29b      	uxth	r3, r3
 800f7ce:	3b01      	subs	r3, #1
 800f7d0:	b29a      	uxth	r2, r3
 800f7d2:	68fb      	ldr	r3, [r7, #12]
 800f7d4:	87da      	strh	r2, [r3, #62]	; 0x3e
 800f7d6:	e011      	b.n	800f7fc <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f7d8:	f7fc f8da 	bl	800b990 <HAL_GetTick>
 800f7dc:	4602      	mov	r2, r0
 800f7de:	693b      	ldr	r3, [r7, #16]
 800f7e0:	1ad3      	subs	r3, r2, r3
 800f7e2:	683a      	ldr	r2, [r7, #0]
 800f7e4:	429a      	cmp	r2, r3
 800f7e6:	d803      	bhi.n	800f7f0 <HAL_SPI_Receive+0x166>
 800f7e8:	683b      	ldr	r3, [r7, #0]
 800f7ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f7ee:	d102      	bne.n	800f7f6 <HAL_SPI_Receive+0x16c>
 800f7f0:	683b      	ldr	r3, [r7, #0]
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d102      	bne.n	800f7fc <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800f7f6:	2303      	movs	r3, #3
 800f7f8:	75fb      	strb	r3, [r7, #23]
          goto error;
 800f7fa:	e04a      	b.n	800f892 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800f7fc:	68fb      	ldr	r3, [r7, #12]
 800f7fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f800:	b29b      	uxth	r3, r3
 800f802:	2b00      	cmp	r3, #0
 800f804:	d1cb      	bne.n	800f79e <HAL_SPI_Receive+0x114>
 800f806:	e031      	b.n	800f86c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	689b      	ldr	r3, [r3, #8]
 800f80e:	f003 0301 	and.w	r3, r3, #1
 800f812:	2b01      	cmp	r3, #1
 800f814:	d113      	bne.n	800f83e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	68da      	ldr	r2, [r3, #12]
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f820:	b292      	uxth	r2, r2
 800f822:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f828:	1c9a      	adds	r2, r3, #2
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800f82e:	68fb      	ldr	r3, [r7, #12]
 800f830:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f832:	b29b      	uxth	r3, r3
 800f834:	3b01      	subs	r3, #1
 800f836:	b29a      	uxth	r2, r3
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800f83c:	e011      	b.n	800f862 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f83e:	f7fc f8a7 	bl	800b990 <HAL_GetTick>
 800f842:	4602      	mov	r2, r0
 800f844:	693b      	ldr	r3, [r7, #16]
 800f846:	1ad3      	subs	r3, r2, r3
 800f848:	683a      	ldr	r2, [r7, #0]
 800f84a:	429a      	cmp	r2, r3
 800f84c:	d803      	bhi.n	800f856 <HAL_SPI_Receive+0x1cc>
 800f84e:	683b      	ldr	r3, [r7, #0]
 800f850:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f854:	d102      	bne.n	800f85c <HAL_SPI_Receive+0x1d2>
 800f856:	683b      	ldr	r3, [r7, #0]
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d102      	bne.n	800f862 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800f85c:	2303      	movs	r3, #3
 800f85e:	75fb      	strb	r3, [r7, #23]
          goto error;
 800f860:	e017      	b.n	800f892 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f866:	b29b      	uxth	r3, r3
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d1cd      	bne.n	800f808 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f86c:	693a      	ldr	r2, [r7, #16]
 800f86e:	6839      	ldr	r1, [r7, #0]
 800f870:	68f8      	ldr	r0, [r7, #12]
 800f872:	f000 fa45 	bl	800fd00 <SPI_EndRxTransaction>
 800f876:	4603      	mov	r3, r0
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d002      	beq.n	800f882 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f87c:	68fb      	ldr	r3, [r7, #12]
 800f87e:	2220      	movs	r2, #32
 800f880:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f886:	2b00      	cmp	r3, #0
 800f888:	d002      	beq.n	800f890 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800f88a:	2301      	movs	r3, #1
 800f88c:	75fb      	strb	r3, [r7, #23]
 800f88e:	e000      	b.n	800f892 <HAL_SPI_Receive+0x208>
  }

error :
 800f890:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800f892:	68fb      	ldr	r3, [r7, #12]
 800f894:	2201      	movs	r2, #1
 800f896:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800f89a:	68fb      	ldr	r3, [r7, #12]
 800f89c:	2200      	movs	r2, #0
 800f89e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800f8a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800f8a4:	4618      	mov	r0, r3
 800f8a6:	3718      	adds	r7, #24
 800f8a8:	46bd      	mov	sp, r7
 800f8aa:	bd80      	pop	{r7, pc}

0800f8ac <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800f8ac:	b580      	push	{r7, lr}
 800f8ae:	b08c      	sub	sp, #48	; 0x30
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	60f8      	str	r0, [r7, #12]
 800f8b4:	60b9      	str	r1, [r7, #8]
 800f8b6:	607a      	str	r2, [r7, #4]
 800f8b8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800f8ba:	2301      	movs	r3, #1
 800f8bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800f8be:	2300      	movs	r3, #0
 800f8c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f8c4:	68fb      	ldr	r3, [r7, #12]
 800f8c6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800f8ca:	2b01      	cmp	r3, #1
 800f8cc:	d101      	bne.n	800f8d2 <HAL_SPI_TransmitReceive+0x26>
 800f8ce:	2302      	movs	r3, #2
 800f8d0:	e18a      	b.n	800fbe8 <HAL_SPI_TransmitReceive+0x33c>
 800f8d2:	68fb      	ldr	r3, [r7, #12]
 800f8d4:	2201      	movs	r2, #1
 800f8d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f8da:	f7fc f859 	bl	800b990 <HAL_GetTick>
 800f8de:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f8e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800f8ea:	68fb      	ldr	r3, [r7, #12]
 800f8ec:	685b      	ldr	r3, [r3, #4]
 800f8ee:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800f8f0:	887b      	ldrh	r3, [r7, #2]
 800f8f2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800f8f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f8f8:	2b01      	cmp	r3, #1
 800f8fa:	d00f      	beq.n	800f91c <HAL_SPI_TransmitReceive+0x70>
 800f8fc:	69fb      	ldr	r3, [r7, #28]
 800f8fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f902:	d107      	bne.n	800f914 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	689b      	ldr	r3, [r3, #8]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d103      	bne.n	800f914 <HAL_SPI_TransmitReceive+0x68>
 800f90c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f910:	2b04      	cmp	r3, #4
 800f912:	d003      	beq.n	800f91c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800f914:	2302      	movs	r3, #2
 800f916:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800f91a:	e15b      	b.n	800fbd4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800f91c:	68bb      	ldr	r3, [r7, #8]
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d005      	beq.n	800f92e <HAL_SPI_TransmitReceive+0x82>
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	2b00      	cmp	r3, #0
 800f926:	d002      	beq.n	800f92e <HAL_SPI_TransmitReceive+0x82>
 800f928:	887b      	ldrh	r3, [r7, #2]
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d103      	bne.n	800f936 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800f92e:	2301      	movs	r3, #1
 800f930:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800f934:	e14e      	b.n	800fbd4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f93c:	b2db      	uxtb	r3, r3
 800f93e:	2b04      	cmp	r3, #4
 800f940:	d003      	beq.n	800f94a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	2205      	movs	r2, #5
 800f946:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	2200      	movs	r2, #0
 800f94e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	687a      	ldr	r2, [r7, #4]
 800f954:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800f956:	68fb      	ldr	r3, [r7, #12]
 800f958:	887a      	ldrh	r2, [r7, #2]
 800f95a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	887a      	ldrh	r2, [r7, #2]
 800f960:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	68ba      	ldr	r2, [r7, #8]
 800f966:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	887a      	ldrh	r2, [r7, #2]
 800f96c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	887a      	ldrh	r2, [r7, #2]
 800f972:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800f974:	68fb      	ldr	r3, [r7, #12]
 800f976:	2200      	movs	r2, #0
 800f978:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	2200      	movs	r2, #0
 800f97e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	681b      	ldr	r3, [r3, #0]
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f98a:	2b40      	cmp	r3, #64	; 0x40
 800f98c:	d007      	beq.n	800f99e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	681a      	ldr	r2, [r3, #0]
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f99c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800f99e:	68fb      	ldr	r3, [r7, #12]
 800f9a0:	68db      	ldr	r3, [r3, #12]
 800f9a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f9a6:	d178      	bne.n	800fa9a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	685b      	ldr	r3, [r3, #4]
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d002      	beq.n	800f9b6 <HAL_SPI_TransmitReceive+0x10a>
 800f9b0:	8b7b      	ldrh	r3, [r7, #26]
 800f9b2:	2b01      	cmp	r3, #1
 800f9b4:	d166      	bne.n	800fa84 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f9b6:	68fb      	ldr	r3, [r7, #12]
 800f9b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f9ba:	881a      	ldrh	r2, [r3, #0]
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f9c6:	1c9a      	adds	r2, r3, #2
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f9d0:	b29b      	uxth	r3, r3
 800f9d2:	3b01      	subs	r3, #1
 800f9d4:	b29a      	uxth	r2, r3
 800f9d6:	68fb      	ldr	r3, [r7, #12]
 800f9d8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f9da:	e053      	b.n	800fa84 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f9dc:	68fb      	ldr	r3, [r7, #12]
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	689b      	ldr	r3, [r3, #8]
 800f9e2:	f003 0302 	and.w	r3, r3, #2
 800f9e6:	2b02      	cmp	r3, #2
 800f9e8:	d11b      	bne.n	800fa22 <HAL_SPI_TransmitReceive+0x176>
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f9ee:	b29b      	uxth	r3, r3
 800f9f0:	2b00      	cmp	r3, #0
 800f9f2:	d016      	beq.n	800fa22 <HAL_SPI_TransmitReceive+0x176>
 800f9f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f9f6:	2b01      	cmp	r3, #1
 800f9f8:	d113      	bne.n	800fa22 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f9fe:	881a      	ldrh	r2, [r3, #0]
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fa0a:	1c9a      	adds	r2, r3, #2
 800fa0c:	68fb      	ldr	r3, [r7, #12]
 800fa0e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800fa14:	b29b      	uxth	r3, r3
 800fa16:	3b01      	subs	r3, #1
 800fa18:	b29a      	uxth	r2, r3
 800fa1a:	68fb      	ldr	r3, [r7, #12]
 800fa1c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800fa1e:	2300      	movs	r3, #0
 800fa20:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	689b      	ldr	r3, [r3, #8]
 800fa28:	f003 0301 	and.w	r3, r3, #1
 800fa2c:	2b01      	cmp	r3, #1
 800fa2e:	d119      	bne.n	800fa64 <HAL_SPI_TransmitReceive+0x1b8>
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800fa34:	b29b      	uxth	r3, r3
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d014      	beq.n	800fa64 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	68da      	ldr	r2, [r3, #12]
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fa44:	b292      	uxth	r2, r2
 800fa46:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fa4c:	1c9a      	adds	r2, r3, #2
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800fa56:	b29b      	uxth	r3, r3
 800fa58:	3b01      	subs	r3, #1
 800fa5a:	b29a      	uxth	r2, r3
 800fa5c:	68fb      	ldr	r3, [r7, #12]
 800fa5e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800fa60:	2301      	movs	r3, #1
 800fa62:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800fa64:	f7fb ff94 	bl	800b990 <HAL_GetTick>
 800fa68:	4602      	mov	r2, r0
 800fa6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa6c:	1ad3      	subs	r3, r2, r3
 800fa6e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fa70:	429a      	cmp	r2, r3
 800fa72:	d807      	bhi.n	800fa84 <HAL_SPI_TransmitReceive+0x1d8>
 800fa74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa7a:	d003      	beq.n	800fa84 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800fa7c:	2303      	movs	r3, #3
 800fa7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800fa82:	e0a7      	b.n	800fbd4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800fa88:	b29b      	uxth	r3, r3
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d1a6      	bne.n	800f9dc <HAL_SPI_TransmitReceive+0x130>
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800fa92:	b29b      	uxth	r3, r3
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	d1a1      	bne.n	800f9dc <HAL_SPI_TransmitReceive+0x130>
 800fa98:	e07c      	b.n	800fb94 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	685b      	ldr	r3, [r3, #4]
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d002      	beq.n	800faa8 <HAL_SPI_TransmitReceive+0x1fc>
 800faa2:	8b7b      	ldrh	r3, [r7, #26]
 800faa4:	2b01      	cmp	r3, #1
 800faa6:	d16b      	bne.n	800fb80 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800faac:	68fb      	ldr	r3, [r7, #12]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	330c      	adds	r3, #12
 800fab2:	7812      	ldrb	r2, [r2, #0]
 800fab4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800fab6:	68fb      	ldr	r3, [r7, #12]
 800fab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800faba:	1c5a      	adds	r2, r3, #1
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800fac4:	b29b      	uxth	r3, r3
 800fac6:	3b01      	subs	r3, #1
 800fac8:	b29a      	uxth	r2, r3
 800faca:	68fb      	ldr	r3, [r7, #12]
 800facc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800face:	e057      	b.n	800fb80 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	689b      	ldr	r3, [r3, #8]
 800fad6:	f003 0302 	and.w	r3, r3, #2
 800fada:	2b02      	cmp	r3, #2
 800fadc:	d11c      	bne.n	800fb18 <HAL_SPI_TransmitReceive+0x26c>
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800fae2:	b29b      	uxth	r3, r3
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d017      	beq.n	800fb18 <HAL_SPI_TransmitReceive+0x26c>
 800fae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800faea:	2b01      	cmp	r3, #1
 800faec:	d114      	bne.n	800fb18 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800faf2:	68fb      	ldr	r3, [r7, #12]
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	330c      	adds	r3, #12
 800faf8:	7812      	ldrb	r2, [r2, #0]
 800fafa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800fafc:	68fb      	ldr	r3, [r7, #12]
 800fafe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb00:	1c5a      	adds	r2, r3, #1
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800fb0a:	b29b      	uxth	r3, r3
 800fb0c:	3b01      	subs	r3, #1
 800fb0e:	b29a      	uxth	r2, r3
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800fb14:	2300      	movs	r3, #0
 800fb16:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800fb18:	68fb      	ldr	r3, [r7, #12]
 800fb1a:	681b      	ldr	r3, [r3, #0]
 800fb1c:	689b      	ldr	r3, [r3, #8]
 800fb1e:	f003 0301 	and.w	r3, r3, #1
 800fb22:	2b01      	cmp	r3, #1
 800fb24:	d119      	bne.n	800fb5a <HAL_SPI_TransmitReceive+0x2ae>
 800fb26:	68fb      	ldr	r3, [r7, #12]
 800fb28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800fb2a:	b29b      	uxth	r3, r3
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	d014      	beq.n	800fb5a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800fb30:	68fb      	ldr	r3, [r7, #12]
 800fb32:	681b      	ldr	r3, [r3, #0]
 800fb34:	68da      	ldr	r2, [r3, #12]
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fb3a:	b2d2      	uxtb	r2, r2
 800fb3c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800fb3e:	68fb      	ldr	r3, [r7, #12]
 800fb40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fb42:	1c5a      	adds	r2, r3, #1
 800fb44:	68fb      	ldr	r3, [r7, #12]
 800fb46:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800fb4c:	b29b      	uxth	r3, r3
 800fb4e:	3b01      	subs	r3, #1
 800fb50:	b29a      	uxth	r2, r3
 800fb52:	68fb      	ldr	r3, [r7, #12]
 800fb54:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800fb56:	2301      	movs	r3, #1
 800fb58:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800fb5a:	f7fb ff19 	bl	800b990 <HAL_GetTick>
 800fb5e:	4602      	mov	r2, r0
 800fb60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb62:	1ad3      	subs	r3, r2, r3
 800fb64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fb66:	429a      	cmp	r2, r3
 800fb68:	d803      	bhi.n	800fb72 <HAL_SPI_TransmitReceive+0x2c6>
 800fb6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb70:	d102      	bne.n	800fb78 <HAL_SPI_TransmitReceive+0x2cc>
 800fb72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d103      	bne.n	800fb80 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800fb78:	2303      	movs	r3, #3
 800fb7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800fb7e:	e029      	b.n	800fbd4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800fb84:	b29b      	uxth	r3, r3
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d1a2      	bne.n	800fad0 <HAL_SPI_TransmitReceive+0x224>
 800fb8a:	68fb      	ldr	r3, [r7, #12]
 800fb8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800fb8e:	b29b      	uxth	r3, r3
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	d19d      	bne.n	800fad0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800fb94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fb96:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800fb98:	68f8      	ldr	r0, [r7, #12]
 800fb9a:	f000 f917 	bl	800fdcc <SPI_EndRxTxTransaction>
 800fb9e:	4603      	mov	r3, r0
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	d006      	beq.n	800fbb2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800fba4:	2301      	movs	r3, #1
 800fba6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	2220      	movs	r2, #32
 800fbae:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800fbb0:	e010      	b.n	800fbd4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800fbb2:	68fb      	ldr	r3, [r7, #12]
 800fbb4:	689b      	ldr	r3, [r3, #8]
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d10b      	bne.n	800fbd2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800fbba:	2300      	movs	r3, #0
 800fbbc:	617b      	str	r3, [r7, #20]
 800fbbe:	68fb      	ldr	r3, [r7, #12]
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	68db      	ldr	r3, [r3, #12]
 800fbc4:	617b      	str	r3, [r7, #20]
 800fbc6:	68fb      	ldr	r3, [r7, #12]
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	689b      	ldr	r3, [r3, #8]
 800fbcc:	617b      	str	r3, [r7, #20]
 800fbce:	697b      	ldr	r3, [r7, #20]
 800fbd0:	e000      	b.n	800fbd4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800fbd2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800fbd4:	68fb      	ldr	r3, [r7, #12]
 800fbd6:	2201      	movs	r2, #1
 800fbd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	2200      	movs	r2, #0
 800fbe0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800fbe4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800fbe8:	4618      	mov	r0, r3
 800fbea:	3730      	adds	r7, #48	; 0x30
 800fbec:	46bd      	mov	sp, r7
 800fbee:	bd80      	pop	{r7, pc}

0800fbf0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800fbf0:	b580      	push	{r7, lr}
 800fbf2:	b088      	sub	sp, #32
 800fbf4:	af00      	add	r7, sp, #0
 800fbf6:	60f8      	str	r0, [r7, #12]
 800fbf8:	60b9      	str	r1, [r7, #8]
 800fbfa:	603b      	str	r3, [r7, #0]
 800fbfc:	4613      	mov	r3, r2
 800fbfe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800fc00:	f7fb fec6 	bl	800b990 <HAL_GetTick>
 800fc04:	4602      	mov	r2, r0
 800fc06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc08:	1a9b      	subs	r3, r3, r2
 800fc0a:	683a      	ldr	r2, [r7, #0]
 800fc0c:	4413      	add	r3, r2
 800fc0e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800fc10:	f7fb febe 	bl	800b990 <HAL_GetTick>
 800fc14:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800fc16:	4b39      	ldr	r3, [pc, #228]	; (800fcfc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	015b      	lsls	r3, r3, #5
 800fc1c:	0d1b      	lsrs	r3, r3, #20
 800fc1e:	69fa      	ldr	r2, [r7, #28]
 800fc20:	fb02 f303 	mul.w	r3, r2, r3
 800fc24:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800fc26:	e054      	b.n	800fcd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800fc28:	683b      	ldr	r3, [r7, #0]
 800fc2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc2e:	d050      	beq.n	800fcd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800fc30:	f7fb feae 	bl	800b990 <HAL_GetTick>
 800fc34:	4602      	mov	r2, r0
 800fc36:	69bb      	ldr	r3, [r7, #24]
 800fc38:	1ad3      	subs	r3, r2, r3
 800fc3a:	69fa      	ldr	r2, [r7, #28]
 800fc3c:	429a      	cmp	r2, r3
 800fc3e:	d902      	bls.n	800fc46 <SPI_WaitFlagStateUntilTimeout+0x56>
 800fc40:	69fb      	ldr	r3, [r7, #28]
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d13d      	bne.n	800fcc2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	681b      	ldr	r3, [r3, #0]
 800fc4a:	685a      	ldr	r2, [r3, #4]
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800fc54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	685b      	ldr	r3, [r3, #4]
 800fc5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800fc5e:	d111      	bne.n	800fc84 <SPI_WaitFlagStateUntilTimeout+0x94>
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	689b      	ldr	r3, [r3, #8]
 800fc64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fc68:	d004      	beq.n	800fc74 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	689b      	ldr	r3, [r3, #8]
 800fc6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fc72:	d107      	bne.n	800fc84 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	681a      	ldr	r2, [r3, #0]
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800fc82:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800fc84:	68fb      	ldr	r3, [r7, #12]
 800fc86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800fc8c:	d10f      	bne.n	800fcae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	681a      	ldr	r2, [r3, #0]
 800fc94:	68fb      	ldr	r3, [r7, #12]
 800fc96:	681b      	ldr	r3, [r3, #0]
 800fc98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800fc9c:	601a      	str	r2, [r3, #0]
 800fc9e:	68fb      	ldr	r3, [r7, #12]
 800fca0:	681b      	ldr	r3, [r3, #0]
 800fca2:	681a      	ldr	r2, [r3, #0]
 800fca4:	68fb      	ldr	r3, [r7, #12]
 800fca6:	681b      	ldr	r3, [r3, #0]
 800fca8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800fcac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	2201      	movs	r2, #1
 800fcb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	2200      	movs	r2, #0
 800fcba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800fcbe:	2303      	movs	r3, #3
 800fcc0:	e017      	b.n	800fcf2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800fcc2:	697b      	ldr	r3, [r7, #20]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d101      	bne.n	800fccc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800fcc8:	2300      	movs	r3, #0
 800fcca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800fccc:	697b      	ldr	r3, [r7, #20]
 800fcce:	3b01      	subs	r3, #1
 800fcd0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	689a      	ldr	r2, [r3, #8]
 800fcd8:	68bb      	ldr	r3, [r7, #8]
 800fcda:	4013      	ands	r3, r2
 800fcdc:	68ba      	ldr	r2, [r7, #8]
 800fcde:	429a      	cmp	r2, r3
 800fce0:	bf0c      	ite	eq
 800fce2:	2301      	moveq	r3, #1
 800fce4:	2300      	movne	r3, #0
 800fce6:	b2db      	uxtb	r3, r3
 800fce8:	461a      	mov	r2, r3
 800fcea:	79fb      	ldrb	r3, [r7, #7]
 800fcec:	429a      	cmp	r2, r3
 800fcee:	d19b      	bne.n	800fc28 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800fcf0:	2300      	movs	r3, #0
}
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	3720      	adds	r7, #32
 800fcf6:	46bd      	mov	sp, r7
 800fcf8:	bd80      	pop	{r7, pc}
 800fcfa:	bf00      	nop
 800fcfc:	20000088 	.word	0x20000088

0800fd00 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800fd00:	b580      	push	{r7, lr}
 800fd02:	b086      	sub	sp, #24
 800fd04:	af02      	add	r7, sp, #8
 800fd06:	60f8      	str	r0, [r7, #12]
 800fd08:	60b9      	str	r1, [r7, #8]
 800fd0a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fd0c:	68fb      	ldr	r3, [r7, #12]
 800fd0e:	685b      	ldr	r3, [r3, #4]
 800fd10:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800fd14:	d111      	bne.n	800fd3a <SPI_EndRxTransaction+0x3a>
 800fd16:	68fb      	ldr	r3, [r7, #12]
 800fd18:	689b      	ldr	r3, [r3, #8]
 800fd1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fd1e:	d004      	beq.n	800fd2a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800fd20:	68fb      	ldr	r3, [r7, #12]
 800fd22:	689b      	ldr	r3, [r3, #8]
 800fd24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fd28:	d107      	bne.n	800fd3a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	681b      	ldr	r3, [r3, #0]
 800fd2e:	681a      	ldr	r2, [r3, #0]
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800fd38:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	685b      	ldr	r3, [r3, #4]
 800fd3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800fd42:	d12a      	bne.n	800fd9a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800fd44:	68fb      	ldr	r3, [r7, #12]
 800fd46:	689b      	ldr	r3, [r3, #8]
 800fd48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fd4c:	d012      	beq.n	800fd74 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	9300      	str	r3, [sp, #0]
 800fd52:	68bb      	ldr	r3, [r7, #8]
 800fd54:	2200      	movs	r2, #0
 800fd56:	2180      	movs	r1, #128	; 0x80
 800fd58:	68f8      	ldr	r0, [r7, #12]
 800fd5a:	f7ff ff49 	bl	800fbf0 <SPI_WaitFlagStateUntilTimeout>
 800fd5e:	4603      	mov	r3, r0
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	d02d      	beq.n	800fdc0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fd68:	f043 0220 	orr.w	r2, r3, #32
 800fd6c:	68fb      	ldr	r3, [r7, #12]
 800fd6e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800fd70:	2303      	movs	r3, #3
 800fd72:	e026      	b.n	800fdc2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	9300      	str	r3, [sp, #0]
 800fd78:	68bb      	ldr	r3, [r7, #8]
 800fd7a:	2200      	movs	r2, #0
 800fd7c:	2101      	movs	r1, #1
 800fd7e:	68f8      	ldr	r0, [r7, #12]
 800fd80:	f7ff ff36 	bl	800fbf0 <SPI_WaitFlagStateUntilTimeout>
 800fd84:	4603      	mov	r3, r0
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d01a      	beq.n	800fdc0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fd8e:	f043 0220 	orr.w	r2, r3, #32
 800fd92:	68fb      	ldr	r3, [r7, #12]
 800fd94:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800fd96:	2303      	movs	r3, #3
 800fd98:	e013      	b.n	800fdc2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	9300      	str	r3, [sp, #0]
 800fd9e:	68bb      	ldr	r3, [r7, #8]
 800fda0:	2200      	movs	r2, #0
 800fda2:	2101      	movs	r1, #1
 800fda4:	68f8      	ldr	r0, [r7, #12]
 800fda6:	f7ff ff23 	bl	800fbf0 <SPI_WaitFlagStateUntilTimeout>
 800fdaa:	4603      	mov	r3, r0
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	d007      	beq.n	800fdc0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fdb4:	f043 0220 	orr.w	r2, r3, #32
 800fdb8:	68fb      	ldr	r3, [r7, #12]
 800fdba:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800fdbc:	2303      	movs	r3, #3
 800fdbe:	e000      	b.n	800fdc2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800fdc0:	2300      	movs	r3, #0
}
 800fdc2:	4618      	mov	r0, r3
 800fdc4:	3710      	adds	r7, #16
 800fdc6:	46bd      	mov	sp, r7
 800fdc8:	bd80      	pop	{r7, pc}
	...

0800fdcc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800fdcc:	b580      	push	{r7, lr}
 800fdce:	b088      	sub	sp, #32
 800fdd0:	af02      	add	r7, sp, #8
 800fdd2:	60f8      	str	r0, [r7, #12]
 800fdd4:	60b9      	str	r1, [r7, #8]
 800fdd6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800fdd8:	4b1b      	ldr	r3, [pc, #108]	; (800fe48 <SPI_EndRxTxTransaction+0x7c>)
 800fdda:	681b      	ldr	r3, [r3, #0]
 800fddc:	4a1b      	ldr	r2, [pc, #108]	; (800fe4c <SPI_EndRxTxTransaction+0x80>)
 800fdde:	fba2 2303 	umull	r2, r3, r2, r3
 800fde2:	0d5b      	lsrs	r3, r3, #21
 800fde4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800fde8:	fb02 f303 	mul.w	r3, r2, r3
 800fdec:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800fdee:	68fb      	ldr	r3, [r7, #12]
 800fdf0:	685b      	ldr	r3, [r3, #4]
 800fdf2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800fdf6:	d112      	bne.n	800fe1e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	9300      	str	r3, [sp, #0]
 800fdfc:	68bb      	ldr	r3, [r7, #8]
 800fdfe:	2200      	movs	r2, #0
 800fe00:	2180      	movs	r1, #128	; 0x80
 800fe02:	68f8      	ldr	r0, [r7, #12]
 800fe04:	f7ff fef4 	bl	800fbf0 <SPI_WaitFlagStateUntilTimeout>
 800fe08:	4603      	mov	r3, r0
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d016      	beq.n	800fe3c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fe0e:	68fb      	ldr	r3, [r7, #12]
 800fe10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fe12:	f043 0220 	orr.w	r2, r3, #32
 800fe16:	68fb      	ldr	r3, [r7, #12]
 800fe18:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800fe1a:	2303      	movs	r3, #3
 800fe1c:	e00f      	b.n	800fe3e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800fe1e:	697b      	ldr	r3, [r7, #20]
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d00a      	beq.n	800fe3a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800fe24:	697b      	ldr	r3, [r7, #20]
 800fe26:	3b01      	subs	r3, #1
 800fe28:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800fe2a:	68fb      	ldr	r3, [r7, #12]
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	689b      	ldr	r3, [r3, #8]
 800fe30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fe34:	2b80      	cmp	r3, #128	; 0x80
 800fe36:	d0f2      	beq.n	800fe1e <SPI_EndRxTxTransaction+0x52>
 800fe38:	e000      	b.n	800fe3c <SPI_EndRxTxTransaction+0x70>
        break;
 800fe3a:	bf00      	nop
  }

  return HAL_OK;
 800fe3c:	2300      	movs	r3, #0
}
 800fe3e:	4618      	mov	r0, r3
 800fe40:	3718      	adds	r7, #24
 800fe42:	46bd      	mov	sp, r7
 800fe44:	bd80      	pop	{r7, pc}
 800fe46:	bf00      	nop
 800fe48:	20000088 	.word	0x20000088
 800fe4c:	165e9f81 	.word	0x165e9f81

0800fe50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800fe50:	b580      	push	{r7, lr}
 800fe52:	b082      	sub	sp, #8
 800fe54:	af00      	add	r7, sp, #0
 800fe56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d101      	bne.n	800fe62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800fe5e:	2301      	movs	r3, #1
 800fe60:	e041      	b.n	800fee6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fe68:	b2db      	uxtb	r3, r3
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d106      	bne.n	800fe7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	2200      	movs	r2, #0
 800fe72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800fe76:	6878      	ldr	r0, [r7, #4]
 800fe78:	f7f3 fb66 	bl	8003548 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	2202      	movs	r2, #2
 800fe80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	681a      	ldr	r2, [r3, #0]
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	3304      	adds	r3, #4
 800fe8c:	4619      	mov	r1, r3
 800fe8e:	4610      	mov	r0, r2
 800fe90:	f000 fcea 	bl	8010868 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	2201      	movs	r2, #1
 800fe98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	2201      	movs	r2, #1
 800fea0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	2201      	movs	r2, #1
 800fea8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	2201      	movs	r2, #1
 800feb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	2201      	movs	r2, #1
 800feb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	2201      	movs	r2, #1
 800fec0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	2201      	movs	r2, #1
 800fec8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	2201      	movs	r2, #1
 800fed0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	2201      	movs	r2, #1
 800fed8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	2201      	movs	r2, #1
 800fee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800fee4:	2300      	movs	r3, #0
}
 800fee6:	4618      	mov	r0, r3
 800fee8:	3708      	adds	r7, #8
 800feea:	46bd      	mov	sp, r7
 800feec:	bd80      	pop	{r7, pc}
	...

0800fef0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800fef0:	b480      	push	{r7}
 800fef2:	b085      	sub	sp, #20
 800fef4:	af00      	add	r7, sp, #0
 800fef6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fefe:	b2db      	uxtb	r3, r3
 800ff00:	2b01      	cmp	r3, #1
 800ff02:	d001      	beq.n	800ff08 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ff04:	2301      	movs	r3, #1
 800ff06:	e04e      	b.n	800ffa6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	2202      	movs	r2, #2
 800ff0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	681b      	ldr	r3, [r3, #0]
 800ff14:	68da      	ldr	r2, [r3, #12]
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	f042 0201 	orr.w	r2, r2, #1
 800ff1e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	681b      	ldr	r3, [r3, #0]
 800ff24:	4a23      	ldr	r2, [pc, #140]	; (800ffb4 <HAL_TIM_Base_Start_IT+0xc4>)
 800ff26:	4293      	cmp	r3, r2
 800ff28:	d022      	beq.n	800ff70 <HAL_TIM_Base_Start_IT+0x80>
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	681b      	ldr	r3, [r3, #0]
 800ff2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ff32:	d01d      	beq.n	800ff70 <HAL_TIM_Base_Start_IT+0x80>
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	4a1f      	ldr	r2, [pc, #124]	; (800ffb8 <HAL_TIM_Base_Start_IT+0xc8>)
 800ff3a:	4293      	cmp	r3, r2
 800ff3c:	d018      	beq.n	800ff70 <HAL_TIM_Base_Start_IT+0x80>
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	4a1e      	ldr	r2, [pc, #120]	; (800ffbc <HAL_TIM_Base_Start_IT+0xcc>)
 800ff44:	4293      	cmp	r3, r2
 800ff46:	d013      	beq.n	800ff70 <HAL_TIM_Base_Start_IT+0x80>
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	4a1c      	ldr	r2, [pc, #112]	; (800ffc0 <HAL_TIM_Base_Start_IT+0xd0>)
 800ff4e:	4293      	cmp	r3, r2
 800ff50:	d00e      	beq.n	800ff70 <HAL_TIM_Base_Start_IT+0x80>
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	4a1b      	ldr	r2, [pc, #108]	; (800ffc4 <HAL_TIM_Base_Start_IT+0xd4>)
 800ff58:	4293      	cmp	r3, r2
 800ff5a:	d009      	beq.n	800ff70 <HAL_TIM_Base_Start_IT+0x80>
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	4a19      	ldr	r2, [pc, #100]	; (800ffc8 <HAL_TIM_Base_Start_IT+0xd8>)
 800ff62:	4293      	cmp	r3, r2
 800ff64:	d004      	beq.n	800ff70 <HAL_TIM_Base_Start_IT+0x80>
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	4a18      	ldr	r2, [pc, #96]	; (800ffcc <HAL_TIM_Base_Start_IT+0xdc>)
 800ff6c:	4293      	cmp	r3, r2
 800ff6e:	d111      	bne.n	800ff94 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	689b      	ldr	r3, [r3, #8]
 800ff76:	f003 0307 	and.w	r3, r3, #7
 800ff7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ff7c:	68fb      	ldr	r3, [r7, #12]
 800ff7e:	2b06      	cmp	r3, #6
 800ff80:	d010      	beq.n	800ffa4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	681a      	ldr	r2, [r3, #0]
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	f042 0201 	orr.w	r2, r2, #1
 800ff90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ff92:	e007      	b.n	800ffa4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	681a      	ldr	r2, [r3, #0]
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	f042 0201 	orr.w	r2, r2, #1
 800ffa2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ffa4:	2300      	movs	r3, #0
}
 800ffa6:	4618      	mov	r0, r3
 800ffa8:	3714      	adds	r7, #20
 800ffaa:	46bd      	mov	sp, r7
 800ffac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb0:	4770      	bx	lr
 800ffb2:	bf00      	nop
 800ffb4:	40010000 	.word	0x40010000
 800ffb8:	40000400 	.word	0x40000400
 800ffbc:	40000800 	.word	0x40000800
 800ffc0:	40000c00 	.word	0x40000c00
 800ffc4:	40010400 	.word	0x40010400
 800ffc8:	40014000 	.word	0x40014000
 800ffcc:	40001800 	.word	0x40001800

0800ffd0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ffd0:	b580      	push	{r7, lr}
 800ffd2:	b082      	sub	sp, #8
 800ffd4:	af00      	add	r7, sp, #0
 800ffd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d101      	bne.n	800ffe2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ffde:	2301      	movs	r3, #1
 800ffe0:	e041      	b.n	8010066 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ffe8:	b2db      	uxtb	r3, r3
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d106      	bne.n	800fffc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	2200      	movs	r2, #0
 800fff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800fff6:	6878      	ldr	r0, [r7, #4]
 800fff8:	f000 f839 	bl	801006e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	2202      	movs	r2, #2
 8010000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	681a      	ldr	r2, [r3, #0]
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	3304      	adds	r3, #4
 801000c:	4619      	mov	r1, r3
 801000e:	4610      	mov	r0, r2
 8010010:	f000 fc2a 	bl	8010868 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	2201      	movs	r2, #1
 8010018:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	2201      	movs	r2, #1
 8010020:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	2201      	movs	r2, #1
 8010028:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	2201      	movs	r2, #1
 8010030:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	2201      	movs	r2, #1
 8010038:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	2201      	movs	r2, #1
 8010040:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	2201      	movs	r2, #1
 8010048:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	2201      	movs	r2, #1
 8010050:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	2201      	movs	r2, #1
 8010058:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	2201      	movs	r2, #1
 8010060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8010064:	2300      	movs	r3, #0
}
 8010066:	4618      	mov	r0, r3
 8010068:	3708      	adds	r7, #8
 801006a:	46bd      	mov	sp, r7
 801006c:	bd80      	pop	{r7, pc}

0801006e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 801006e:	b480      	push	{r7}
 8010070:	b083      	sub	sp, #12
 8010072:	af00      	add	r7, sp, #0
 8010074:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8010076:	bf00      	nop
 8010078:	370c      	adds	r7, #12
 801007a:	46bd      	mov	sp, r7
 801007c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010080:	4770      	bx	lr
	...

08010084 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8010084:	b580      	push	{r7, lr}
 8010086:	b084      	sub	sp, #16
 8010088:	af00      	add	r7, sp, #0
 801008a:	6078      	str	r0, [r7, #4]
 801008c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 801008e:	683b      	ldr	r3, [r7, #0]
 8010090:	2b00      	cmp	r3, #0
 8010092:	d109      	bne.n	80100a8 <HAL_TIM_PWM_Start+0x24>
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 801009a:	b2db      	uxtb	r3, r3
 801009c:	2b01      	cmp	r3, #1
 801009e:	bf14      	ite	ne
 80100a0:	2301      	movne	r3, #1
 80100a2:	2300      	moveq	r3, #0
 80100a4:	b2db      	uxtb	r3, r3
 80100a6:	e022      	b.n	80100ee <HAL_TIM_PWM_Start+0x6a>
 80100a8:	683b      	ldr	r3, [r7, #0]
 80100aa:	2b04      	cmp	r3, #4
 80100ac:	d109      	bne.n	80100c2 <HAL_TIM_PWM_Start+0x3e>
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80100b4:	b2db      	uxtb	r3, r3
 80100b6:	2b01      	cmp	r3, #1
 80100b8:	bf14      	ite	ne
 80100ba:	2301      	movne	r3, #1
 80100bc:	2300      	moveq	r3, #0
 80100be:	b2db      	uxtb	r3, r3
 80100c0:	e015      	b.n	80100ee <HAL_TIM_PWM_Start+0x6a>
 80100c2:	683b      	ldr	r3, [r7, #0]
 80100c4:	2b08      	cmp	r3, #8
 80100c6:	d109      	bne.n	80100dc <HAL_TIM_PWM_Start+0x58>
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80100ce:	b2db      	uxtb	r3, r3
 80100d0:	2b01      	cmp	r3, #1
 80100d2:	bf14      	ite	ne
 80100d4:	2301      	movne	r3, #1
 80100d6:	2300      	moveq	r3, #0
 80100d8:	b2db      	uxtb	r3, r3
 80100da:	e008      	b.n	80100ee <HAL_TIM_PWM_Start+0x6a>
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80100e2:	b2db      	uxtb	r3, r3
 80100e4:	2b01      	cmp	r3, #1
 80100e6:	bf14      	ite	ne
 80100e8:	2301      	movne	r3, #1
 80100ea:	2300      	moveq	r3, #0
 80100ec:	b2db      	uxtb	r3, r3
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d001      	beq.n	80100f6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80100f2:	2301      	movs	r3, #1
 80100f4:	e07c      	b.n	80101f0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80100f6:	683b      	ldr	r3, [r7, #0]
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d104      	bne.n	8010106 <HAL_TIM_PWM_Start+0x82>
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	2202      	movs	r2, #2
 8010100:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8010104:	e013      	b.n	801012e <HAL_TIM_PWM_Start+0xaa>
 8010106:	683b      	ldr	r3, [r7, #0]
 8010108:	2b04      	cmp	r3, #4
 801010a:	d104      	bne.n	8010116 <HAL_TIM_PWM_Start+0x92>
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	2202      	movs	r2, #2
 8010110:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8010114:	e00b      	b.n	801012e <HAL_TIM_PWM_Start+0xaa>
 8010116:	683b      	ldr	r3, [r7, #0]
 8010118:	2b08      	cmp	r3, #8
 801011a:	d104      	bne.n	8010126 <HAL_TIM_PWM_Start+0xa2>
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	2202      	movs	r2, #2
 8010120:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8010124:	e003      	b.n	801012e <HAL_TIM_PWM_Start+0xaa>
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	2202      	movs	r2, #2
 801012a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	681b      	ldr	r3, [r3, #0]
 8010132:	2201      	movs	r2, #1
 8010134:	6839      	ldr	r1, [r7, #0]
 8010136:	4618      	mov	r0, r3
 8010138:	f000 fe80 	bl	8010e3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	681b      	ldr	r3, [r3, #0]
 8010140:	4a2d      	ldr	r2, [pc, #180]	; (80101f8 <HAL_TIM_PWM_Start+0x174>)
 8010142:	4293      	cmp	r3, r2
 8010144:	d004      	beq.n	8010150 <HAL_TIM_PWM_Start+0xcc>
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	681b      	ldr	r3, [r3, #0]
 801014a:	4a2c      	ldr	r2, [pc, #176]	; (80101fc <HAL_TIM_PWM_Start+0x178>)
 801014c:	4293      	cmp	r3, r2
 801014e:	d101      	bne.n	8010154 <HAL_TIM_PWM_Start+0xd0>
 8010150:	2301      	movs	r3, #1
 8010152:	e000      	b.n	8010156 <HAL_TIM_PWM_Start+0xd2>
 8010154:	2300      	movs	r3, #0
 8010156:	2b00      	cmp	r3, #0
 8010158:	d007      	beq.n	801016a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	681b      	ldr	r3, [r3, #0]
 801015e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	681b      	ldr	r3, [r3, #0]
 8010164:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8010168:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	681b      	ldr	r3, [r3, #0]
 801016e:	4a22      	ldr	r2, [pc, #136]	; (80101f8 <HAL_TIM_PWM_Start+0x174>)
 8010170:	4293      	cmp	r3, r2
 8010172:	d022      	beq.n	80101ba <HAL_TIM_PWM_Start+0x136>
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801017c:	d01d      	beq.n	80101ba <HAL_TIM_PWM_Start+0x136>
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	681b      	ldr	r3, [r3, #0]
 8010182:	4a1f      	ldr	r2, [pc, #124]	; (8010200 <HAL_TIM_PWM_Start+0x17c>)
 8010184:	4293      	cmp	r3, r2
 8010186:	d018      	beq.n	80101ba <HAL_TIM_PWM_Start+0x136>
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	4a1d      	ldr	r2, [pc, #116]	; (8010204 <HAL_TIM_PWM_Start+0x180>)
 801018e:	4293      	cmp	r3, r2
 8010190:	d013      	beq.n	80101ba <HAL_TIM_PWM_Start+0x136>
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	681b      	ldr	r3, [r3, #0]
 8010196:	4a1c      	ldr	r2, [pc, #112]	; (8010208 <HAL_TIM_PWM_Start+0x184>)
 8010198:	4293      	cmp	r3, r2
 801019a:	d00e      	beq.n	80101ba <HAL_TIM_PWM_Start+0x136>
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	4a16      	ldr	r2, [pc, #88]	; (80101fc <HAL_TIM_PWM_Start+0x178>)
 80101a2:	4293      	cmp	r3, r2
 80101a4:	d009      	beq.n	80101ba <HAL_TIM_PWM_Start+0x136>
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	681b      	ldr	r3, [r3, #0]
 80101aa:	4a18      	ldr	r2, [pc, #96]	; (801020c <HAL_TIM_PWM_Start+0x188>)
 80101ac:	4293      	cmp	r3, r2
 80101ae:	d004      	beq.n	80101ba <HAL_TIM_PWM_Start+0x136>
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	681b      	ldr	r3, [r3, #0]
 80101b4:	4a16      	ldr	r2, [pc, #88]	; (8010210 <HAL_TIM_PWM_Start+0x18c>)
 80101b6:	4293      	cmp	r3, r2
 80101b8:	d111      	bne.n	80101de <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	681b      	ldr	r3, [r3, #0]
 80101be:	689b      	ldr	r3, [r3, #8]
 80101c0:	f003 0307 	and.w	r3, r3, #7
 80101c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80101c6:	68fb      	ldr	r3, [r7, #12]
 80101c8:	2b06      	cmp	r3, #6
 80101ca:	d010      	beq.n	80101ee <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	681a      	ldr	r2, [r3, #0]
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	681b      	ldr	r3, [r3, #0]
 80101d6:	f042 0201 	orr.w	r2, r2, #1
 80101da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80101dc:	e007      	b.n	80101ee <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	681b      	ldr	r3, [r3, #0]
 80101e2:	681a      	ldr	r2, [r3, #0]
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	681b      	ldr	r3, [r3, #0]
 80101e8:	f042 0201 	orr.w	r2, r2, #1
 80101ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80101ee:	2300      	movs	r3, #0
}
 80101f0:	4618      	mov	r0, r3
 80101f2:	3710      	adds	r7, #16
 80101f4:	46bd      	mov	sp, r7
 80101f6:	bd80      	pop	{r7, pc}
 80101f8:	40010000 	.word	0x40010000
 80101fc:	40010400 	.word	0x40010400
 8010200:	40000400 	.word	0x40000400
 8010204:	40000800 	.word	0x40000800
 8010208:	40000c00 	.word	0x40000c00
 801020c:	40014000 	.word	0x40014000
 8010210:	40001800 	.word	0x40001800

08010214 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8010214:	b580      	push	{r7, lr}
 8010216:	b082      	sub	sp, #8
 8010218:	af00      	add	r7, sp, #0
 801021a:	6078      	str	r0, [r7, #4]
 801021c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	681b      	ldr	r3, [r3, #0]
 8010222:	2200      	movs	r2, #0
 8010224:	6839      	ldr	r1, [r7, #0]
 8010226:	4618      	mov	r0, r3
 8010228:	f000 fe08 	bl	8010e3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	4a2e      	ldr	r2, [pc, #184]	; (80102ec <HAL_TIM_PWM_Stop+0xd8>)
 8010232:	4293      	cmp	r3, r2
 8010234:	d004      	beq.n	8010240 <HAL_TIM_PWM_Stop+0x2c>
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	4a2d      	ldr	r2, [pc, #180]	; (80102f0 <HAL_TIM_PWM_Stop+0xdc>)
 801023c:	4293      	cmp	r3, r2
 801023e:	d101      	bne.n	8010244 <HAL_TIM_PWM_Stop+0x30>
 8010240:	2301      	movs	r3, #1
 8010242:	e000      	b.n	8010246 <HAL_TIM_PWM_Stop+0x32>
 8010244:	2300      	movs	r3, #0
 8010246:	2b00      	cmp	r3, #0
 8010248:	d017      	beq.n	801027a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	6a1a      	ldr	r2, [r3, #32]
 8010250:	f241 1311 	movw	r3, #4369	; 0x1111
 8010254:	4013      	ands	r3, r2
 8010256:	2b00      	cmp	r3, #0
 8010258:	d10f      	bne.n	801027a <HAL_TIM_PWM_Stop+0x66>
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	681b      	ldr	r3, [r3, #0]
 801025e:	6a1a      	ldr	r2, [r3, #32]
 8010260:	f240 4344 	movw	r3, #1092	; 0x444
 8010264:	4013      	ands	r3, r2
 8010266:	2b00      	cmp	r3, #0
 8010268:	d107      	bne.n	801027a <HAL_TIM_PWM_Stop+0x66>
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	681b      	ldr	r3, [r3, #0]
 801026e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8010278:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	681b      	ldr	r3, [r3, #0]
 801027e:	6a1a      	ldr	r2, [r3, #32]
 8010280:	f241 1311 	movw	r3, #4369	; 0x1111
 8010284:	4013      	ands	r3, r2
 8010286:	2b00      	cmp	r3, #0
 8010288:	d10f      	bne.n	80102aa <HAL_TIM_PWM_Stop+0x96>
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	681b      	ldr	r3, [r3, #0]
 801028e:	6a1a      	ldr	r2, [r3, #32]
 8010290:	f240 4344 	movw	r3, #1092	; 0x444
 8010294:	4013      	ands	r3, r2
 8010296:	2b00      	cmp	r3, #0
 8010298:	d107      	bne.n	80102aa <HAL_TIM_PWM_Stop+0x96>
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	681b      	ldr	r3, [r3, #0]
 801029e:	681a      	ldr	r2, [r3, #0]
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	681b      	ldr	r3, [r3, #0]
 80102a4:	f022 0201 	bic.w	r2, r2, #1
 80102a8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80102aa:	683b      	ldr	r3, [r7, #0]
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d104      	bne.n	80102ba <HAL_TIM_PWM_Stop+0xa6>
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	2201      	movs	r2, #1
 80102b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80102b8:	e013      	b.n	80102e2 <HAL_TIM_PWM_Stop+0xce>
 80102ba:	683b      	ldr	r3, [r7, #0]
 80102bc:	2b04      	cmp	r3, #4
 80102be:	d104      	bne.n	80102ca <HAL_TIM_PWM_Stop+0xb6>
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	2201      	movs	r2, #1
 80102c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80102c8:	e00b      	b.n	80102e2 <HAL_TIM_PWM_Stop+0xce>
 80102ca:	683b      	ldr	r3, [r7, #0]
 80102cc:	2b08      	cmp	r3, #8
 80102ce:	d104      	bne.n	80102da <HAL_TIM_PWM_Stop+0xc6>
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	2201      	movs	r2, #1
 80102d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80102d8:	e003      	b.n	80102e2 <HAL_TIM_PWM_Stop+0xce>
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	2201      	movs	r2, #1
 80102de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80102e2:	2300      	movs	r3, #0
}
 80102e4:	4618      	mov	r0, r3
 80102e6:	3708      	adds	r7, #8
 80102e8:	46bd      	mov	sp, r7
 80102ea:	bd80      	pop	{r7, pc}
 80102ec:	40010000 	.word	0x40010000
 80102f0:	40010400 	.word	0x40010400

080102f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80102f4:	b580      	push	{r7, lr}
 80102f6:	b082      	sub	sp, #8
 80102f8:	af00      	add	r7, sp, #0
 80102fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80102fc:	687b      	ldr	r3, [r7, #4]
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	691b      	ldr	r3, [r3, #16]
 8010302:	f003 0302 	and.w	r3, r3, #2
 8010306:	2b02      	cmp	r3, #2
 8010308:	d122      	bne.n	8010350 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	68db      	ldr	r3, [r3, #12]
 8010310:	f003 0302 	and.w	r3, r3, #2
 8010314:	2b02      	cmp	r3, #2
 8010316:	d11b      	bne.n	8010350 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	f06f 0202 	mvn.w	r2, #2
 8010320:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	2201      	movs	r2, #1
 8010326:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	681b      	ldr	r3, [r3, #0]
 801032c:	699b      	ldr	r3, [r3, #24]
 801032e:	f003 0303 	and.w	r3, r3, #3
 8010332:	2b00      	cmp	r3, #0
 8010334:	d003      	beq.n	801033e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8010336:	6878      	ldr	r0, [r7, #4]
 8010338:	f000 fa77 	bl	801082a <HAL_TIM_IC_CaptureCallback>
 801033c:	e005      	b.n	801034a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801033e:	6878      	ldr	r0, [r7, #4]
 8010340:	f000 fa69 	bl	8010816 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010344:	6878      	ldr	r0, [r7, #4]
 8010346:	f000 fa7a 	bl	801083e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	2200      	movs	r2, #0
 801034e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	691b      	ldr	r3, [r3, #16]
 8010356:	f003 0304 	and.w	r3, r3, #4
 801035a:	2b04      	cmp	r3, #4
 801035c:	d122      	bne.n	80103a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	681b      	ldr	r3, [r3, #0]
 8010362:	68db      	ldr	r3, [r3, #12]
 8010364:	f003 0304 	and.w	r3, r3, #4
 8010368:	2b04      	cmp	r3, #4
 801036a:	d11b      	bne.n	80103a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	f06f 0204 	mvn.w	r2, #4
 8010374:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	2202      	movs	r2, #2
 801037a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	699b      	ldr	r3, [r3, #24]
 8010382:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010386:	2b00      	cmp	r3, #0
 8010388:	d003      	beq.n	8010392 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801038a:	6878      	ldr	r0, [r7, #4]
 801038c:	f000 fa4d 	bl	801082a <HAL_TIM_IC_CaptureCallback>
 8010390:	e005      	b.n	801039e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010392:	6878      	ldr	r0, [r7, #4]
 8010394:	f000 fa3f 	bl	8010816 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010398:	6878      	ldr	r0, [r7, #4]
 801039a:	f000 fa50 	bl	801083e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	2200      	movs	r2, #0
 80103a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	691b      	ldr	r3, [r3, #16]
 80103aa:	f003 0308 	and.w	r3, r3, #8
 80103ae:	2b08      	cmp	r3, #8
 80103b0:	d122      	bne.n	80103f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	681b      	ldr	r3, [r3, #0]
 80103b6:	68db      	ldr	r3, [r3, #12]
 80103b8:	f003 0308 	and.w	r3, r3, #8
 80103bc:	2b08      	cmp	r3, #8
 80103be:	d11b      	bne.n	80103f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	f06f 0208 	mvn.w	r2, #8
 80103c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	2204      	movs	r2, #4
 80103ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	681b      	ldr	r3, [r3, #0]
 80103d4:	69db      	ldr	r3, [r3, #28]
 80103d6:	f003 0303 	and.w	r3, r3, #3
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d003      	beq.n	80103e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80103de:	6878      	ldr	r0, [r7, #4]
 80103e0:	f000 fa23 	bl	801082a <HAL_TIM_IC_CaptureCallback>
 80103e4:	e005      	b.n	80103f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80103e6:	6878      	ldr	r0, [r7, #4]
 80103e8:	f000 fa15 	bl	8010816 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80103ec:	6878      	ldr	r0, [r7, #4]
 80103ee:	f000 fa26 	bl	801083e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	2200      	movs	r2, #0
 80103f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	691b      	ldr	r3, [r3, #16]
 80103fe:	f003 0310 	and.w	r3, r3, #16
 8010402:	2b10      	cmp	r3, #16
 8010404:	d122      	bne.n	801044c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	68db      	ldr	r3, [r3, #12]
 801040c:	f003 0310 	and.w	r3, r3, #16
 8010410:	2b10      	cmp	r3, #16
 8010412:	d11b      	bne.n	801044c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	f06f 0210 	mvn.w	r2, #16
 801041c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	2208      	movs	r2, #8
 8010422:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	681b      	ldr	r3, [r3, #0]
 8010428:	69db      	ldr	r3, [r3, #28]
 801042a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801042e:	2b00      	cmp	r3, #0
 8010430:	d003      	beq.n	801043a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010432:	6878      	ldr	r0, [r7, #4]
 8010434:	f000 f9f9 	bl	801082a <HAL_TIM_IC_CaptureCallback>
 8010438:	e005      	b.n	8010446 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801043a:	6878      	ldr	r0, [r7, #4]
 801043c:	f000 f9eb 	bl	8010816 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010440:	6878      	ldr	r0, [r7, #4]
 8010442:	f000 f9fc 	bl	801083e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	2200      	movs	r2, #0
 801044a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	691b      	ldr	r3, [r3, #16]
 8010452:	f003 0301 	and.w	r3, r3, #1
 8010456:	2b01      	cmp	r3, #1
 8010458:	d10e      	bne.n	8010478 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	681b      	ldr	r3, [r3, #0]
 801045e:	68db      	ldr	r3, [r3, #12]
 8010460:	f003 0301 	and.w	r3, r3, #1
 8010464:	2b01      	cmp	r3, #1
 8010466:	d107      	bne.n	8010478 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	f06f 0201 	mvn.w	r2, #1
 8010470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8010472:	6878      	ldr	r0, [r7, #4]
 8010474:	f7f2 faa0 	bl	80029b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	681b      	ldr	r3, [r3, #0]
 801047c:	691b      	ldr	r3, [r3, #16]
 801047e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010482:	2b80      	cmp	r3, #128	; 0x80
 8010484:	d10e      	bne.n	80104a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	68db      	ldr	r3, [r3, #12]
 801048c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010490:	2b80      	cmp	r3, #128	; 0x80
 8010492:	d107      	bne.n	80104a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	f06f 0280 	mvn.w	r2, #128	; 0x80
 801049c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801049e:	6878      	ldr	r0, [r7, #4]
 80104a0:	f000 fd78 	bl	8010f94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	691b      	ldr	r3, [r3, #16]
 80104aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80104ae:	2b40      	cmp	r3, #64	; 0x40
 80104b0:	d10e      	bne.n	80104d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	681b      	ldr	r3, [r3, #0]
 80104b6:	68db      	ldr	r3, [r3, #12]
 80104b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80104bc:	2b40      	cmp	r3, #64	; 0x40
 80104be:	d107      	bne.n	80104d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	681b      	ldr	r3, [r3, #0]
 80104c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80104c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80104ca:	6878      	ldr	r0, [r7, #4]
 80104cc:	f000 f9c1 	bl	8010852 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	691b      	ldr	r3, [r3, #16]
 80104d6:	f003 0320 	and.w	r3, r3, #32
 80104da:	2b20      	cmp	r3, #32
 80104dc:	d10e      	bne.n	80104fc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	68db      	ldr	r3, [r3, #12]
 80104e4:	f003 0320 	and.w	r3, r3, #32
 80104e8:	2b20      	cmp	r3, #32
 80104ea:	d107      	bne.n	80104fc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	681b      	ldr	r3, [r3, #0]
 80104f0:	f06f 0220 	mvn.w	r2, #32
 80104f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80104f6:	6878      	ldr	r0, [r7, #4]
 80104f8:	f000 fd42 	bl	8010f80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80104fc:	bf00      	nop
 80104fe:	3708      	adds	r7, #8
 8010500:	46bd      	mov	sp, r7
 8010502:	bd80      	pop	{r7, pc}

08010504 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8010504:	b580      	push	{r7, lr}
 8010506:	b086      	sub	sp, #24
 8010508:	af00      	add	r7, sp, #0
 801050a:	60f8      	str	r0, [r7, #12]
 801050c:	60b9      	str	r1, [r7, #8]
 801050e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010510:	2300      	movs	r3, #0
 8010512:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8010514:	68fb      	ldr	r3, [r7, #12]
 8010516:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801051a:	2b01      	cmp	r3, #1
 801051c:	d101      	bne.n	8010522 <HAL_TIM_PWM_ConfigChannel+0x1e>
 801051e:	2302      	movs	r3, #2
 8010520:	e0ae      	b.n	8010680 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	2201      	movs	r2, #1
 8010526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	2b0c      	cmp	r3, #12
 801052e:	f200 809f 	bhi.w	8010670 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8010532:	a201      	add	r2, pc, #4	; (adr r2, 8010538 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8010534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010538:	0801056d 	.word	0x0801056d
 801053c:	08010671 	.word	0x08010671
 8010540:	08010671 	.word	0x08010671
 8010544:	08010671 	.word	0x08010671
 8010548:	080105ad 	.word	0x080105ad
 801054c:	08010671 	.word	0x08010671
 8010550:	08010671 	.word	0x08010671
 8010554:	08010671 	.word	0x08010671
 8010558:	080105ef 	.word	0x080105ef
 801055c:	08010671 	.word	0x08010671
 8010560:	08010671 	.word	0x08010671
 8010564:	08010671 	.word	0x08010671
 8010568:	0801062f 	.word	0x0801062f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 801056c:	68fb      	ldr	r3, [r7, #12]
 801056e:	681b      	ldr	r3, [r3, #0]
 8010570:	68b9      	ldr	r1, [r7, #8]
 8010572:	4618      	mov	r0, r3
 8010574:	f000 fa18 	bl	80109a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8010578:	68fb      	ldr	r3, [r7, #12]
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	699a      	ldr	r2, [r3, #24]
 801057e:	68fb      	ldr	r3, [r7, #12]
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	f042 0208 	orr.w	r2, r2, #8
 8010586:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8010588:	68fb      	ldr	r3, [r7, #12]
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	699a      	ldr	r2, [r3, #24]
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	681b      	ldr	r3, [r3, #0]
 8010592:	f022 0204 	bic.w	r2, r2, #4
 8010596:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8010598:	68fb      	ldr	r3, [r7, #12]
 801059a:	681b      	ldr	r3, [r3, #0]
 801059c:	6999      	ldr	r1, [r3, #24]
 801059e:	68bb      	ldr	r3, [r7, #8]
 80105a0:	691a      	ldr	r2, [r3, #16]
 80105a2:	68fb      	ldr	r3, [r7, #12]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	430a      	orrs	r2, r1
 80105a8:	619a      	str	r2, [r3, #24]
      break;
 80105aa:	e064      	b.n	8010676 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80105ac:	68fb      	ldr	r3, [r7, #12]
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	68b9      	ldr	r1, [r7, #8]
 80105b2:	4618      	mov	r0, r3
 80105b4:	f000 fa68 	bl	8010a88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80105b8:	68fb      	ldr	r3, [r7, #12]
 80105ba:	681b      	ldr	r3, [r3, #0]
 80105bc:	699a      	ldr	r2, [r3, #24]
 80105be:	68fb      	ldr	r3, [r7, #12]
 80105c0:	681b      	ldr	r3, [r3, #0]
 80105c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80105c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80105c8:	68fb      	ldr	r3, [r7, #12]
 80105ca:	681b      	ldr	r3, [r3, #0]
 80105cc:	699a      	ldr	r2, [r3, #24]
 80105ce:	68fb      	ldr	r3, [r7, #12]
 80105d0:	681b      	ldr	r3, [r3, #0]
 80105d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80105d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80105d8:	68fb      	ldr	r3, [r7, #12]
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	6999      	ldr	r1, [r3, #24]
 80105de:	68bb      	ldr	r3, [r7, #8]
 80105e0:	691b      	ldr	r3, [r3, #16]
 80105e2:	021a      	lsls	r2, r3, #8
 80105e4:	68fb      	ldr	r3, [r7, #12]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	430a      	orrs	r2, r1
 80105ea:	619a      	str	r2, [r3, #24]
      break;
 80105ec:	e043      	b.n	8010676 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80105ee:	68fb      	ldr	r3, [r7, #12]
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	68b9      	ldr	r1, [r7, #8]
 80105f4:	4618      	mov	r0, r3
 80105f6:	f000 fabd 	bl	8010b74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80105fa:	68fb      	ldr	r3, [r7, #12]
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	69da      	ldr	r2, [r3, #28]
 8010600:	68fb      	ldr	r3, [r7, #12]
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	f042 0208 	orr.w	r2, r2, #8
 8010608:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	69da      	ldr	r2, [r3, #28]
 8010610:	68fb      	ldr	r3, [r7, #12]
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	f022 0204 	bic.w	r2, r2, #4
 8010618:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	69d9      	ldr	r1, [r3, #28]
 8010620:	68bb      	ldr	r3, [r7, #8]
 8010622:	691a      	ldr	r2, [r3, #16]
 8010624:	68fb      	ldr	r3, [r7, #12]
 8010626:	681b      	ldr	r3, [r3, #0]
 8010628:	430a      	orrs	r2, r1
 801062a:	61da      	str	r2, [r3, #28]
      break;
 801062c:	e023      	b.n	8010676 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801062e:	68fb      	ldr	r3, [r7, #12]
 8010630:	681b      	ldr	r3, [r3, #0]
 8010632:	68b9      	ldr	r1, [r7, #8]
 8010634:	4618      	mov	r0, r3
 8010636:	f000 fb11 	bl	8010c5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801063a:	68fb      	ldr	r3, [r7, #12]
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	69da      	ldr	r2, [r3, #28]
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	681b      	ldr	r3, [r3, #0]
 8010644:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010648:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801064a:	68fb      	ldr	r3, [r7, #12]
 801064c:	681b      	ldr	r3, [r3, #0]
 801064e:	69da      	ldr	r2, [r3, #28]
 8010650:	68fb      	ldr	r3, [r7, #12]
 8010652:	681b      	ldr	r3, [r3, #0]
 8010654:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010658:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801065a:	68fb      	ldr	r3, [r7, #12]
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	69d9      	ldr	r1, [r3, #28]
 8010660:	68bb      	ldr	r3, [r7, #8]
 8010662:	691b      	ldr	r3, [r3, #16]
 8010664:	021a      	lsls	r2, r3, #8
 8010666:	68fb      	ldr	r3, [r7, #12]
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	430a      	orrs	r2, r1
 801066c:	61da      	str	r2, [r3, #28]
      break;
 801066e:	e002      	b.n	8010676 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8010670:	2301      	movs	r3, #1
 8010672:	75fb      	strb	r3, [r7, #23]
      break;
 8010674:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8010676:	68fb      	ldr	r3, [r7, #12]
 8010678:	2200      	movs	r2, #0
 801067a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 801067e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010680:	4618      	mov	r0, r3
 8010682:	3718      	adds	r7, #24
 8010684:	46bd      	mov	sp, r7
 8010686:	bd80      	pop	{r7, pc}

08010688 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8010688:	b580      	push	{r7, lr}
 801068a:	b084      	sub	sp, #16
 801068c:	af00      	add	r7, sp, #0
 801068e:	6078      	str	r0, [r7, #4]
 8010690:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010692:	2300      	movs	r3, #0
 8010694:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801069c:	2b01      	cmp	r3, #1
 801069e:	d101      	bne.n	80106a4 <HAL_TIM_ConfigClockSource+0x1c>
 80106a0:	2302      	movs	r3, #2
 80106a2:	e0b4      	b.n	801080e <HAL_TIM_ConfigClockSource+0x186>
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	2201      	movs	r2, #1
 80106a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	2202      	movs	r2, #2
 80106b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	689b      	ldr	r3, [r3, #8]
 80106ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80106bc:	68bb      	ldr	r3, [r7, #8]
 80106be:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80106c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80106c4:	68bb      	ldr	r3, [r7, #8]
 80106c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80106ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	68ba      	ldr	r2, [r7, #8]
 80106d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80106d4:	683b      	ldr	r3, [r7, #0]
 80106d6:	681b      	ldr	r3, [r3, #0]
 80106d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80106dc:	d03e      	beq.n	801075c <HAL_TIM_ConfigClockSource+0xd4>
 80106de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80106e2:	f200 8087 	bhi.w	80107f4 <HAL_TIM_ConfigClockSource+0x16c>
 80106e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80106ea:	f000 8086 	beq.w	80107fa <HAL_TIM_ConfigClockSource+0x172>
 80106ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80106f2:	d87f      	bhi.n	80107f4 <HAL_TIM_ConfigClockSource+0x16c>
 80106f4:	2b70      	cmp	r3, #112	; 0x70
 80106f6:	d01a      	beq.n	801072e <HAL_TIM_ConfigClockSource+0xa6>
 80106f8:	2b70      	cmp	r3, #112	; 0x70
 80106fa:	d87b      	bhi.n	80107f4 <HAL_TIM_ConfigClockSource+0x16c>
 80106fc:	2b60      	cmp	r3, #96	; 0x60
 80106fe:	d050      	beq.n	80107a2 <HAL_TIM_ConfigClockSource+0x11a>
 8010700:	2b60      	cmp	r3, #96	; 0x60
 8010702:	d877      	bhi.n	80107f4 <HAL_TIM_ConfigClockSource+0x16c>
 8010704:	2b50      	cmp	r3, #80	; 0x50
 8010706:	d03c      	beq.n	8010782 <HAL_TIM_ConfigClockSource+0xfa>
 8010708:	2b50      	cmp	r3, #80	; 0x50
 801070a:	d873      	bhi.n	80107f4 <HAL_TIM_ConfigClockSource+0x16c>
 801070c:	2b40      	cmp	r3, #64	; 0x40
 801070e:	d058      	beq.n	80107c2 <HAL_TIM_ConfigClockSource+0x13a>
 8010710:	2b40      	cmp	r3, #64	; 0x40
 8010712:	d86f      	bhi.n	80107f4 <HAL_TIM_ConfigClockSource+0x16c>
 8010714:	2b30      	cmp	r3, #48	; 0x30
 8010716:	d064      	beq.n	80107e2 <HAL_TIM_ConfigClockSource+0x15a>
 8010718:	2b30      	cmp	r3, #48	; 0x30
 801071a:	d86b      	bhi.n	80107f4 <HAL_TIM_ConfigClockSource+0x16c>
 801071c:	2b20      	cmp	r3, #32
 801071e:	d060      	beq.n	80107e2 <HAL_TIM_ConfigClockSource+0x15a>
 8010720:	2b20      	cmp	r3, #32
 8010722:	d867      	bhi.n	80107f4 <HAL_TIM_ConfigClockSource+0x16c>
 8010724:	2b00      	cmp	r3, #0
 8010726:	d05c      	beq.n	80107e2 <HAL_TIM_ConfigClockSource+0x15a>
 8010728:	2b10      	cmp	r3, #16
 801072a:	d05a      	beq.n	80107e2 <HAL_TIM_ConfigClockSource+0x15a>
 801072c:	e062      	b.n	80107f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	6818      	ldr	r0, [r3, #0]
 8010732:	683b      	ldr	r3, [r7, #0]
 8010734:	6899      	ldr	r1, [r3, #8]
 8010736:	683b      	ldr	r3, [r7, #0]
 8010738:	685a      	ldr	r2, [r3, #4]
 801073a:	683b      	ldr	r3, [r7, #0]
 801073c:	68db      	ldr	r3, [r3, #12]
 801073e:	f000 fb5d 	bl	8010dfc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	689b      	ldr	r3, [r3, #8]
 8010748:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801074a:	68bb      	ldr	r3, [r7, #8]
 801074c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8010750:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	68ba      	ldr	r2, [r7, #8]
 8010758:	609a      	str	r2, [r3, #8]
      break;
 801075a:	e04f      	b.n	80107fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	6818      	ldr	r0, [r3, #0]
 8010760:	683b      	ldr	r3, [r7, #0]
 8010762:	6899      	ldr	r1, [r3, #8]
 8010764:	683b      	ldr	r3, [r7, #0]
 8010766:	685a      	ldr	r2, [r3, #4]
 8010768:	683b      	ldr	r3, [r7, #0]
 801076a:	68db      	ldr	r3, [r3, #12]
 801076c:	f000 fb46 	bl	8010dfc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	689a      	ldr	r2, [r3, #8]
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 801077e:	609a      	str	r2, [r3, #8]
      break;
 8010780:	e03c      	b.n	80107fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	6818      	ldr	r0, [r3, #0]
 8010786:	683b      	ldr	r3, [r7, #0]
 8010788:	6859      	ldr	r1, [r3, #4]
 801078a:	683b      	ldr	r3, [r7, #0]
 801078c:	68db      	ldr	r3, [r3, #12]
 801078e:	461a      	mov	r2, r3
 8010790:	f000 faba 	bl	8010d08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	681b      	ldr	r3, [r3, #0]
 8010798:	2150      	movs	r1, #80	; 0x50
 801079a:	4618      	mov	r0, r3
 801079c:	f000 fb13 	bl	8010dc6 <TIM_ITRx_SetConfig>
      break;
 80107a0:	e02c      	b.n	80107fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	6818      	ldr	r0, [r3, #0]
 80107a6:	683b      	ldr	r3, [r7, #0]
 80107a8:	6859      	ldr	r1, [r3, #4]
 80107aa:	683b      	ldr	r3, [r7, #0]
 80107ac:	68db      	ldr	r3, [r3, #12]
 80107ae:	461a      	mov	r2, r3
 80107b0:	f000 fad9 	bl	8010d66 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	681b      	ldr	r3, [r3, #0]
 80107b8:	2160      	movs	r1, #96	; 0x60
 80107ba:	4618      	mov	r0, r3
 80107bc:	f000 fb03 	bl	8010dc6 <TIM_ITRx_SetConfig>
      break;
 80107c0:	e01c      	b.n	80107fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	6818      	ldr	r0, [r3, #0]
 80107c6:	683b      	ldr	r3, [r7, #0]
 80107c8:	6859      	ldr	r1, [r3, #4]
 80107ca:	683b      	ldr	r3, [r7, #0]
 80107cc:	68db      	ldr	r3, [r3, #12]
 80107ce:	461a      	mov	r2, r3
 80107d0:	f000 fa9a 	bl	8010d08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	681b      	ldr	r3, [r3, #0]
 80107d8:	2140      	movs	r1, #64	; 0x40
 80107da:	4618      	mov	r0, r3
 80107dc:	f000 faf3 	bl	8010dc6 <TIM_ITRx_SetConfig>
      break;
 80107e0:	e00c      	b.n	80107fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	681a      	ldr	r2, [r3, #0]
 80107e6:	683b      	ldr	r3, [r7, #0]
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	4619      	mov	r1, r3
 80107ec:	4610      	mov	r0, r2
 80107ee:	f000 faea 	bl	8010dc6 <TIM_ITRx_SetConfig>
      break;
 80107f2:	e003      	b.n	80107fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80107f4:	2301      	movs	r3, #1
 80107f6:	73fb      	strb	r3, [r7, #15]
      break;
 80107f8:	e000      	b.n	80107fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80107fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	2201      	movs	r2, #1
 8010800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	2200      	movs	r2, #0
 8010808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 801080c:	7bfb      	ldrb	r3, [r7, #15]
}
 801080e:	4618      	mov	r0, r3
 8010810:	3710      	adds	r7, #16
 8010812:	46bd      	mov	sp, r7
 8010814:	bd80      	pop	{r7, pc}

08010816 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010816:	b480      	push	{r7}
 8010818:	b083      	sub	sp, #12
 801081a:	af00      	add	r7, sp, #0
 801081c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801081e:	bf00      	nop
 8010820:	370c      	adds	r7, #12
 8010822:	46bd      	mov	sp, r7
 8010824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010828:	4770      	bx	lr

0801082a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 801082a:	b480      	push	{r7}
 801082c:	b083      	sub	sp, #12
 801082e:	af00      	add	r7, sp, #0
 8010830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8010832:	bf00      	nop
 8010834:	370c      	adds	r7, #12
 8010836:	46bd      	mov	sp, r7
 8010838:	f85d 7b04 	ldr.w	r7, [sp], #4
 801083c:	4770      	bx	lr

0801083e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801083e:	b480      	push	{r7}
 8010840:	b083      	sub	sp, #12
 8010842:	af00      	add	r7, sp, #0
 8010844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8010846:	bf00      	nop
 8010848:	370c      	adds	r7, #12
 801084a:	46bd      	mov	sp, r7
 801084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010850:	4770      	bx	lr

08010852 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8010852:	b480      	push	{r7}
 8010854:	b083      	sub	sp, #12
 8010856:	af00      	add	r7, sp, #0
 8010858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 801085a:	bf00      	nop
 801085c:	370c      	adds	r7, #12
 801085e:	46bd      	mov	sp, r7
 8010860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010864:	4770      	bx	lr
	...

08010868 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8010868:	b480      	push	{r7}
 801086a:	b085      	sub	sp, #20
 801086c:	af00      	add	r7, sp, #0
 801086e:	6078      	str	r0, [r7, #4]
 8010870:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	4a40      	ldr	r2, [pc, #256]	; (801097c <TIM_Base_SetConfig+0x114>)
 801087c:	4293      	cmp	r3, r2
 801087e:	d013      	beq.n	80108a8 <TIM_Base_SetConfig+0x40>
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010886:	d00f      	beq.n	80108a8 <TIM_Base_SetConfig+0x40>
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	4a3d      	ldr	r2, [pc, #244]	; (8010980 <TIM_Base_SetConfig+0x118>)
 801088c:	4293      	cmp	r3, r2
 801088e:	d00b      	beq.n	80108a8 <TIM_Base_SetConfig+0x40>
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	4a3c      	ldr	r2, [pc, #240]	; (8010984 <TIM_Base_SetConfig+0x11c>)
 8010894:	4293      	cmp	r3, r2
 8010896:	d007      	beq.n	80108a8 <TIM_Base_SetConfig+0x40>
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	4a3b      	ldr	r2, [pc, #236]	; (8010988 <TIM_Base_SetConfig+0x120>)
 801089c:	4293      	cmp	r3, r2
 801089e:	d003      	beq.n	80108a8 <TIM_Base_SetConfig+0x40>
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	4a3a      	ldr	r2, [pc, #232]	; (801098c <TIM_Base_SetConfig+0x124>)
 80108a4:	4293      	cmp	r3, r2
 80108a6:	d108      	bne.n	80108ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80108ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80108b0:	683b      	ldr	r3, [r7, #0]
 80108b2:	685b      	ldr	r3, [r3, #4]
 80108b4:	68fa      	ldr	r2, [r7, #12]
 80108b6:	4313      	orrs	r3, r2
 80108b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	4a2f      	ldr	r2, [pc, #188]	; (801097c <TIM_Base_SetConfig+0x114>)
 80108be:	4293      	cmp	r3, r2
 80108c0:	d02b      	beq.n	801091a <TIM_Base_SetConfig+0xb2>
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80108c8:	d027      	beq.n	801091a <TIM_Base_SetConfig+0xb2>
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	4a2c      	ldr	r2, [pc, #176]	; (8010980 <TIM_Base_SetConfig+0x118>)
 80108ce:	4293      	cmp	r3, r2
 80108d0:	d023      	beq.n	801091a <TIM_Base_SetConfig+0xb2>
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	4a2b      	ldr	r2, [pc, #172]	; (8010984 <TIM_Base_SetConfig+0x11c>)
 80108d6:	4293      	cmp	r3, r2
 80108d8:	d01f      	beq.n	801091a <TIM_Base_SetConfig+0xb2>
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	4a2a      	ldr	r2, [pc, #168]	; (8010988 <TIM_Base_SetConfig+0x120>)
 80108de:	4293      	cmp	r3, r2
 80108e0:	d01b      	beq.n	801091a <TIM_Base_SetConfig+0xb2>
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	4a29      	ldr	r2, [pc, #164]	; (801098c <TIM_Base_SetConfig+0x124>)
 80108e6:	4293      	cmp	r3, r2
 80108e8:	d017      	beq.n	801091a <TIM_Base_SetConfig+0xb2>
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	4a28      	ldr	r2, [pc, #160]	; (8010990 <TIM_Base_SetConfig+0x128>)
 80108ee:	4293      	cmp	r3, r2
 80108f0:	d013      	beq.n	801091a <TIM_Base_SetConfig+0xb2>
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	4a27      	ldr	r2, [pc, #156]	; (8010994 <TIM_Base_SetConfig+0x12c>)
 80108f6:	4293      	cmp	r3, r2
 80108f8:	d00f      	beq.n	801091a <TIM_Base_SetConfig+0xb2>
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	4a26      	ldr	r2, [pc, #152]	; (8010998 <TIM_Base_SetConfig+0x130>)
 80108fe:	4293      	cmp	r3, r2
 8010900:	d00b      	beq.n	801091a <TIM_Base_SetConfig+0xb2>
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	4a25      	ldr	r2, [pc, #148]	; (801099c <TIM_Base_SetConfig+0x134>)
 8010906:	4293      	cmp	r3, r2
 8010908:	d007      	beq.n	801091a <TIM_Base_SetConfig+0xb2>
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	4a24      	ldr	r2, [pc, #144]	; (80109a0 <TIM_Base_SetConfig+0x138>)
 801090e:	4293      	cmp	r3, r2
 8010910:	d003      	beq.n	801091a <TIM_Base_SetConfig+0xb2>
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	4a23      	ldr	r2, [pc, #140]	; (80109a4 <TIM_Base_SetConfig+0x13c>)
 8010916:	4293      	cmp	r3, r2
 8010918:	d108      	bne.n	801092c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010920:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010922:	683b      	ldr	r3, [r7, #0]
 8010924:	68db      	ldr	r3, [r3, #12]
 8010926:	68fa      	ldr	r2, [r7, #12]
 8010928:	4313      	orrs	r3, r2
 801092a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801092c:	68fb      	ldr	r3, [r7, #12]
 801092e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8010932:	683b      	ldr	r3, [r7, #0]
 8010934:	695b      	ldr	r3, [r3, #20]
 8010936:	4313      	orrs	r3, r2
 8010938:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	68fa      	ldr	r2, [r7, #12]
 801093e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010940:	683b      	ldr	r3, [r7, #0]
 8010942:	689a      	ldr	r2, [r3, #8]
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010948:	683b      	ldr	r3, [r7, #0]
 801094a:	681a      	ldr	r2, [r3, #0]
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	4a0a      	ldr	r2, [pc, #40]	; (801097c <TIM_Base_SetConfig+0x114>)
 8010954:	4293      	cmp	r3, r2
 8010956:	d003      	beq.n	8010960 <TIM_Base_SetConfig+0xf8>
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	4a0c      	ldr	r2, [pc, #48]	; (801098c <TIM_Base_SetConfig+0x124>)
 801095c:	4293      	cmp	r3, r2
 801095e:	d103      	bne.n	8010968 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8010960:	683b      	ldr	r3, [r7, #0]
 8010962:	691a      	ldr	r2, [r3, #16]
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	2201      	movs	r2, #1
 801096c:	615a      	str	r2, [r3, #20]
}
 801096e:	bf00      	nop
 8010970:	3714      	adds	r7, #20
 8010972:	46bd      	mov	sp, r7
 8010974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010978:	4770      	bx	lr
 801097a:	bf00      	nop
 801097c:	40010000 	.word	0x40010000
 8010980:	40000400 	.word	0x40000400
 8010984:	40000800 	.word	0x40000800
 8010988:	40000c00 	.word	0x40000c00
 801098c:	40010400 	.word	0x40010400
 8010990:	40014000 	.word	0x40014000
 8010994:	40014400 	.word	0x40014400
 8010998:	40014800 	.word	0x40014800
 801099c:	40001800 	.word	0x40001800
 80109a0:	40001c00 	.word	0x40001c00
 80109a4:	40002000 	.word	0x40002000

080109a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80109a8:	b480      	push	{r7}
 80109aa:	b087      	sub	sp, #28
 80109ac:	af00      	add	r7, sp, #0
 80109ae:	6078      	str	r0, [r7, #4]
 80109b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	6a1b      	ldr	r3, [r3, #32]
 80109b6:	f023 0201 	bic.w	r2, r3, #1
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	6a1b      	ldr	r3, [r3, #32]
 80109c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	685b      	ldr	r3, [r3, #4]
 80109c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	699b      	ldr	r3, [r3, #24]
 80109ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80109d0:	68fb      	ldr	r3, [r7, #12]
 80109d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80109d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	f023 0303 	bic.w	r3, r3, #3
 80109de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80109e0:	683b      	ldr	r3, [r7, #0]
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	68fa      	ldr	r2, [r7, #12]
 80109e6:	4313      	orrs	r3, r2
 80109e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80109ea:	697b      	ldr	r3, [r7, #20]
 80109ec:	f023 0302 	bic.w	r3, r3, #2
 80109f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80109f2:	683b      	ldr	r3, [r7, #0]
 80109f4:	689b      	ldr	r3, [r3, #8]
 80109f6:	697a      	ldr	r2, [r7, #20]
 80109f8:	4313      	orrs	r3, r2
 80109fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	4a20      	ldr	r2, [pc, #128]	; (8010a80 <TIM_OC1_SetConfig+0xd8>)
 8010a00:	4293      	cmp	r3, r2
 8010a02:	d003      	beq.n	8010a0c <TIM_OC1_SetConfig+0x64>
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	4a1f      	ldr	r2, [pc, #124]	; (8010a84 <TIM_OC1_SetConfig+0xdc>)
 8010a08:	4293      	cmp	r3, r2
 8010a0a:	d10c      	bne.n	8010a26 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8010a0c:	697b      	ldr	r3, [r7, #20]
 8010a0e:	f023 0308 	bic.w	r3, r3, #8
 8010a12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8010a14:	683b      	ldr	r3, [r7, #0]
 8010a16:	68db      	ldr	r3, [r3, #12]
 8010a18:	697a      	ldr	r2, [r7, #20]
 8010a1a:	4313      	orrs	r3, r2
 8010a1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8010a1e:	697b      	ldr	r3, [r7, #20]
 8010a20:	f023 0304 	bic.w	r3, r3, #4
 8010a24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	4a15      	ldr	r2, [pc, #84]	; (8010a80 <TIM_OC1_SetConfig+0xd8>)
 8010a2a:	4293      	cmp	r3, r2
 8010a2c:	d003      	beq.n	8010a36 <TIM_OC1_SetConfig+0x8e>
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	4a14      	ldr	r2, [pc, #80]	; (8010a84 <TIM_OC1_SetConfig+0xdc>)
 8010a32:	4293      	cmp	r3, r2
 8010a34:	d111      	bne.n	8010a5a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8010a36:	693b      	ldr	r3, [r7, #16]
 8010a38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010a3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8010a3e:	693b      	ldr	r3, [r7, #16]
 8010a40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010a44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8010a46:	683b      	ldr	r3, [r7, #0]
 8010a48:	695b      	ldr	r3, [r3, #20]
 8010a4a:	693a      	ldr	r2, [r7, #16]
 8010a4c:	4313      	orrs	r3, r2
 8010a4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8010a50:	683b      	ldr	r3, [r7, #0]
 8010a52:	699b      	ldr	r3, [r3, #24]
 8010a54:	693a      	ldr	r2, [r7, #16]
 8010a56:	4313      	orrs	r3, r2
 8010a58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	693a      	ldr	r2, [r7, #16]
 8010a5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	68fa      	ldr	r2, [r7, #12]
 8010a64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8010a66:	683b      	ldr	r3, [r7, #0]
 8010a68:	685a      	ldr	r2, [r3, #4]
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	697a      	ldr	r2, [r7, #20]
 8010a72:	621a      	str	r2, [r3, #32]
}
 8010a74:	bf00      	nop
 8010a76:	371c      	adds	r7, #28
 8010a78:	46bd      	mov	sp, r7
 8010a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a7e:	4770      	bx	lr
 8010a80:	40010000 	.word	0x40010000
 8010a84:	40010400 	.word	0x40010400

08010a88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010a88:	b480      	push	{r7}
 8010a8a:	b087      	sub	sp, #28
 8010a8c:	af00      	add	r7, sp, #0
 8010a8e:	6078      	str	r0, [r7, #4]
 8010a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	6a1b      	ldr	r3, [r3, #32]
 8010a96:	f023 0210 	bic.w	r2, r3, #16
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	6a1b      	ldr	r3, [r3, #32]
 8010aa2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	685b      	ldr	r3, [r3, #4]
 8010aa8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	699b      	ldr	r3, [r3, #24]
 8010aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8010ab0:	68fb      	ldr	r3, [r7, #12]
 8010ab2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010ab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8010ab8:	68fb      	ldr	r3, [r7, #12]
 8010aba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010abe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010ac0:	683b      	ldr	r3, [r7, #0]
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	021b      	lsls	r3, r3, #8
 8010ac6:	68fa      	ldr	r2, [r7, #12]
 8010ac8:	4313      	orrs	r3, r2
 8010aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8010acc:	697b      	ldr	r3, [r7, #20]
 8010ace:	f023 0320 	bic.w	r3, r3, #32
 8010ad2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8010ad4:	683b      	ldr	r3, [r7, #0]
 8010ad6:	689b      	ldr	r3, [r3, #8]
 8010ad8:	011b      	lsls	r3, r3, #4
 8010ada:	697a      	ldr	r2, [r7, #20]
 8010adc:	4313      	orrs	r3, r2
 8010ade:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	4a22      	ldr	r2, [pc, #136]	; (8010b6c <TIM_OC2_SetConfig+0xe4>)
 8010ae4:	4293      	cmp	r3, r2
 8010ae6:	d003      	beq.n	8010af0 <TIM_OC2_SetConfig+0x68>
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	4a21      	ldr	r2, [pc, #132]	; (8010b70 <TIM_OC2_SetConfig+0xe8>)
 8010aec:	4293      	cmp	r3, r2
 8010aee:	d10d      	bne.n	8010b0c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8010af0:	697b      	ldr	r3, [r7, #20]
 8010af2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010af6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8010af8:	683b      	ldr	r3, [r7, #0]
 8010afa:	68db      	ldr	r3, [r3, #12]
 8010afc:	011b      	lsls	r3, r3, #4
 8010afe:	697a      	ldr	r2, [r7, #20]
 8010b00:	4313      	orrs	r3, r2
 8010b02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8010b04:	697b      	ldr	r3, [r7, #20]
 8010b06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010b0a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	4a17      	ldr	r2, [pc, #92]	; (8010b6c <TIM_OC2_SetConfig+0xe4>)
 8010b10:	4293      	cmp	r3, r2
 8010b12:	d003      	beq.n	8010b1c <TIM_OC2_SetConfig+0x94>
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	4a16      	ldr	r2, [pc, #88]	; (8010b70 <TIM_OC2_SetConfig+0xe8>)
 8010b18:	4293      	cmp	r3, r2
 8010b1a:	d113      	bne.n	8010b44 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8010b1c:	693b      	ldr	r3, [r7, #16]
 8010b1e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010b22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8010b24:	693b      	ldr	r3, [r7, #16]
 8010b26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010b2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8010b2c:	683b      	ldr	r3, [r7, #0]
 8010b2e:	695b      	ldr	r3, [r3, #20]
 8010b30:	009b      	lsls	r3, r3, #2
 8010b32:	693a      	ldr	r2, [r7, #16]
 8010b34:	4313      	orrs	r3, r2
 8010b36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8010b38:	683b      	ldr	r3, [r7, #0]
 8010b3a:	699b      	ldr	r3, [r3, #24]
 8010b3c:	009b      	lsls	r3, r3, #2
 8010b3e:	693a      	ldr	r2, [r7, #16]
 8010b40:	4313      	orrs	r3, r2
 8010b42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	693a      	ldr	r2, [r7, #16]
 8010b48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	68fa      	ldr	r2, [r7, #12]
 8010b4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8010b50:	683b      	ldr	r3, [r7, #0]
 8010b52:	685a      	ldr	r2, [r3, #4]
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	697a      	ldr	r2, [r7, #20]
 8010b5c:	621a      	str	r2, [r3, #32]
}
 8010b5e:	bf00      	nop
 8010b60:	371c      	adds	r7, #28
 8010b62:	46bd      	mov	sp, r7
 8010b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b68:	4770      	bx	lr
 8010b6a:	bf00      	nop
 8010b6c:	40010000 	.word	0x40010000
 8010b70:	40010400 	.word	0x40010400

08010b74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010b74:	b480      	push	{r7}
 8010b76:	b087      	sub	sp, #28
 8010b78:	af00      	add	r7, sp, #0
 8010b7a:	6078      	str	r0, [r7, #4]
 8010b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	6a1b      	ldr	r3, [r3, #32]
 8010b82:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	6a1b      	ldr	r3, [r3, #32]
 8010b8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	685b      	ldr	r3, [r3, #4]
 8010b94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	69db      	ldr	r3, [r3, #28]
 8010b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8010b9c:	68fb      	ldr	r3, [r7, #12]
 8010b9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010ba2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	f023 0303 	bic.w	r3, r3, #3
 8010baa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010bac:	683b      	ldr	r3, [r7, #0]
 8010bae:	681b      	ldr	r3, [r3, #0]
 8010bb0:	68fa      	ldr	r2, [r7, #12]
 8010bb2:	4313      	orrs	r3, r2
 8010bb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8010bb6:	697b      	ldr	r3, [r7, #20]
 8010bb8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010bbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8010bbe:	683b      	ldr	r3, [r7, #0]
 8010bc0:	689b      	ldr	r3, [r3, #8]
 8010bc2:	021b      	lsls	r3, r3, #8
 8010bc4:	697a      	ldr	r2, [r7, #20]
 8010bc6:	4313      	orrs	r3, r2
 8010bc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	4a21      	ldr	r2, [pc, #132]	; (8010c54 <TIM_OC3_SetConfig+0xe0>)
 8010bce:	4293      	cmp	r3, r2
 8010bd0:	d003      	beq.n	8010bda <TIM_OC3_SetConfig+0x66>
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	4a20      	ldr	r2, [pc, #128]	; (8010c58 <TIM_OC3_SetConfig+0xe4>)
 8010bd6:	4293      	cmp	r3, r2
 8010bd8:	d10d      	bne.n	8010bf6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8010bda:	697b      	ldr	r3, [r7, #20]
 8010bdc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010be0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8010be2:	683b      	ldr	r3, [r7, #0]
 8010be4:	68db      	ldr	r3, [r3, #12]
 8010be6:	021b      	lsls	r3, r3, #8
 8010be8:	697a      	ldr	r2, [r7, #20]
 8010bea:	4313      	orrs	r3, r2
 8010bec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8010bee:	697b      	ldr	r3, [r7, #20]
 8010bf0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010bf4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010bf6:	687b      	ldr	r3, [r7, #4]
 8010bf8:	4a16      	ldr	r2, [pc, #88]	; (8010c54 <TIM_OC3_SetConfig+0xe0>)
 8010bfa:	4293      	cmp	r3, r2
 8010bfc:	d003      	beq.n	8010c06 <TIM_OC3_SetConfig+0x92>
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	4a15      	ldr	r2, [pc, #84]	; (8010c58 <TIM_OC3_SetConfig+0xe4>)
 8010c02:	4293      	cmp	r3, r2
 8010c04:	d113      	bne.n	8010c2e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8010c06:	693b      	ldr	r3, [r7, #16]
 8010c08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010c0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8010c0e:	693b      	ldr	r3, [r7, #16]
 8010c10:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010c14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8010c16:	683b      	ldr	r3, [r7, #0]
 8010c18:	695b      	ldr	r3, [r3, #20]
 8010c1a:	011b      	lsls	r3, r3, #4
 8010c1c:	693a      	ldr	r2, [r7, #16]
 8010c1e:	4313      	orrs	r3, r2
 8010c20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8010c22:	683b      	ldr	r3, [r7, #0]
 8010c24:	699b      	ldr	r3, [r3, #24]
 8010c26:	011b      	lsls	r3, r3, #4
 8010c28:	693a      	ldr	r2, [r7, #16]
 8010c2a:	4313      	orrs	r3, r2
 8010c2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	693a      	ldr	r2, [r7, #16]
 8010c32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	68fa      	ldr	r2, [r7, #12]
 8010c38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8010c3a:	683b      	ldr	r3, [r7, #0]
 8010c3c:	685a      	ldr	r2, [r3, #4]
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	697a      	ldr	r2, [r7, #20]
 8010c46:	621a      	str	r2, [r3, #32]
}
 8010c48:	bf00      	nop
 8010c4a:	371c      	adds	r7, #28
 8010c4c:	46bd      	mov	sp, r7
 8010c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c52:	4770      	bx	lr
 8010c54:	40010000 	.word	0x40010000
 8010c58:	40010400 	.word	0x40010400

08010c5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010c5c:	b480      	push	{r7}
 8010c5e:	b087      	sub	sp, #28
 8010c60:	af00      	add	r7, sp, #0
 8010c62:	6078      	str	r0, [r7, #4]
 8010c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	6a1b      	ldr	r3, [r3, #32]
 8010c6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	6a1b      	ldr	r3, [r3, #32]
 8010c76:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	685b      	ldr	r3, [r3, #4]
 8010c7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	69db      	ldr	r3, [r3, #28]
 8010c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8010c84:	68fb      	ldr	r3, [r7, #12]
 8010c86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010c8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010c92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010c94:	683b      	ldr	r3, [r7, #0]
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	021b      	lsls	r3, r3, #8
 8010c9a:	68fa      	ldr	r2, [r7, #12]
 8010c9c:	4313      	orrs	r3, r2
 8010c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8010ca0:	693b      	ldr	r3, [r7, #16]
 8010ca2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010ca6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8010ca8:	683b      	ldr	r3, [r7, #0]
 8010caa:	689b      	ldr	r3, [r3, #8]
 8010cac:	031b      	lsls	r3, r3, #12
 8010cae:	693a      	ldr	r2, [r7, #16]
 8010cb0:	4313      	orrs	r3, r2
 8010cb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	4a12      	ldr	r2, [pc, #72]	; (8010d00 <TIM_OC4_SetConfig+0xa4>)
 8010cb8:	4293      	cmp	r3, r2
 8010cba:	d003      	beq.n	8010cc4 <TIM_OC4_SetConfig+0x68>
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	4a11      	ldr	r2, [pc, #68]	; (8010d04 <TIM_OC4_SetConfig+0xa8>)
 8010cc0:	4293      	cmp	r3, r2
 8010cc2:	d109      	bne.n	8010cd8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010cc4:	697b      	ldr	r3, [r7, #20]
 8010cc6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010cca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010ccc:	683b      	ldr	r3, [r7, #0]
 8010cce:	695b      	ldr	r3, [r3, #20]
 8010cd0:	019b      	lsls	r3, r3, #6
 8010cd2:	697a      	ldr	r2, [r7, #20]
 8010cd4:	4313      	orrs	r3, r2
 8010cd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	697a      	ldr	r2, [r7, #20]
 8010cdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	68fa      	ldr	r2, [r7, #12]
 8010ce2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8010ce4:	683b      	ldr	r3, [r7, #0]
 8010ce6:	685a      	ldr	r2, [r3, #4]
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	693a      	ldr	r2, [r7, #16]
 8010cf0:	621a      	str	r2, [r3, #32]
}
 8010cf2:	bf00      	nop
 8010cf4:	371c      	adds	r7, #28
 8010cf6:	46bd      	mov	sp, r7
 8010cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cfc:	4770      	bx	lr
 8010cfe:	bf00      	nop
 8010d00:	40010000 	.word	0x40010000
 8010d04:	40010400 	.word	0x40010400

08010d08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010d08:	b480      	push	{r7}
 8010d0a:	b087      	sub	sp, #28
 8010d0c:	af00      	add	r7, sp, #0
 8010d0e:	60f8      	str	r0, [r7, #12]
 8010d10:	60b9      	str	r1, [r7, #8]
 8010d12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010d14:	68fb      	ldr	r3, [r7, #12]
 8010d16:	6a1b      	ldr	r3, [r3, #32]
 8010d18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010d1a:	68fb      	ldr	r3, [r7, #12]
 8010d1c:	6a1b      	ldr	r3, [r3, #32]
 8010d1e:	f023 0201 	bic.w	r2, r3, #1
 8010d22:	68fb      	ldr	r3, [r7, #12]
 8010d24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010d26:	68fb      	ldr	r3, [r7, #12]
 8010d28:	699b      	ldr	r3, [r3, #24]
 8010d2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010d2c:	693b      	ldr	r3, [r7, #16]
 8010d2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8010d32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	011b      	lsls	r3, r3, #4
 8010d38:	693a      	ldr	r2, [r7, #16]
 8010d3a:	4313      	orrs	r3, r2
 8010d3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010d3e:	697b      	ldr	r3, [r7, #20]
 8010d40:	f023 030a 	bic.w	r3, r3, #10
 8010d44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8010d46:	697a      	ldr	r2, [r7, #20]
 8010d48:	68bb      	ldr	r3, [r7, #8]
 8010d4a:	4313      	orrs	r3, r2
 8010d4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	693a      	ldr	r2, [r7, #16]
 8010d52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010d54:	68fb      	ldr	r3, [r7, #12]
 8010d56:	697a      	ldr	r2, [r7, #20]
 8010d58:	621a      	str	r2, [r3, #32]
}
 8010d5a:	bf00      	nop
 8010d5c:	371c      	adds	r7, #28
 8010d5e:	46bd      	mov	sp, r7
 8010d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d64:	4770      	bx	lr

08010d66 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010d66:	b480      	push	{r7}
 8010d68:	b087      	sub	sp, #28
 8010d6a:	af00      	add	r7, sp, #0
 8010d6c:	60f8      	str	r0, [r7, #12]
 8010d6e:	60b9      	str	r1, [r7, #8]
 8010d70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010d72:	68fb      	ldr	r3, [r7, #12]
 8010d74:	6a1b      	ldr	r3, [r3, #32]
 8010d76:	f023 0210 	bic.w	r2, r3, #16
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010d7e:	68fb      	ldr	r3, [r7, #12]
 8010d80:	699b      	ldr	r3, [r3, #24]
 8010d82:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	6a1b      	ldr	r3, [r3, #32]
 8010d88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010d8a:	697b      	ldr	r3, [r7, #20]
 8010d8c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8010d90:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010d92:	687b      	ldr	r3, [r7, #4]
 8010d94:	031b      	lsls	r3, r3, #12
 8010d96:	697a      	ldr	r2, [r7, #20]
 8010d98:	4313      	orrs	r3, r2
 8010d9a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010d9c:	693b      	ldr	r3, [r7, #16]
 8010d9e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010da2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010da4:	68bb      	ldr	r3, [r7, #8]
 8010da6:	011b      	lsls	r3, r3, #4
 8010da8:	693a      	ldr	r2, [r7, #16]
 8010daa:	4313      	orrs	r3, r2
 8010dac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010dae:	68fb      	ldr	r3, [r7, #12]
 8010db0:	697a      	ldr	r2, [r7, #20]
 8010db2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010db4:	68fb      	ldr	r3, [r7, #12]
 8010db6:	693a      	ldr	r2, [r7, #16]
 8010db8:	621a      	str	r2, [r3, #32]
}
 8010dba:	bf00      	nop
 8010dbc:	371c      	adds	r7, #28
 8010dbe:	46bd      	mov	sp, r7
 8010dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dc4:	4770      	bx	lr

08010dc6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8010dc6:	b480      	push	{r7}
 8010dc8:	b085      	sub	sp, #20
 8010dca:	af00      	add	r7, sp, #0
 8010dcc:	6078      	str	r0, [r7, #4]
 8010dce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	689b      	ldr	r3, [r3, #8]
 8010dd4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8010dd6:	68fb      	ldr	r3, [r7, #12]
 8010dd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010ddc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010dde:	683a      	ldr	r2, [r7, #0]
 8010de0:	68fb      	ldr	r3, [r7, #12]
 8010de2:	4313      	orrs	r3, r2
 8010de4:	f043 0307 	orr.w	r3, r3, #7
 8010de8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	68fa      	ldr	r2, [r7, #12]
 8010dee:	609a      	str	r2, [r3, #8]
}
 8010df0:	bf00      	nop
 8010df2:	3714      	adds	r7, #20
 8010df4:	46bd      	mov	sp, r7
 8010df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dfa:	4770      	bx	lr

08010dfc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010dfc:	b480      	push	{r7}
 8010dfe:	b087      	sub	sp, #28
 8010e00:	af00      	add	r7, sp, #0
 8010e02:	60f8      	str	r0, [r7, #12]
 8010e04:	60b9      	str	r1, [r7, #8]
 8010e06:	607a      	str	r2, [r7, #4]
 8010e08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8010e0a:	68fb      	ldr	r3, [r7, #12]
 8010e0c:	689b      	ldr	r3, [r3, #8]
 8010e0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010e10:	697b      	ldr	r3, [r7, #20]
 8010e12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8010e16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010e18:	683b      	ldr	r3, [r7, #0]
 8010e1a:	021a      	lsls	r2, r3, #8
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	431a      	orrs	r2, r3
 8010e20:	68bb      	ldr	r3, [r7, #8]
 8010e22:	4313      	orrs	r3, r2
 8010e24:	697a      	ldr	r2, [r7, #20]
 8010e26:	4313      	orrs	r3, r2
 8010e28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010e2a:	68fb      	ldr	r3, [r7, #12]
 8010e2c:	697a      	ldr	r2, [r7, #20]
 8010e2e:	609a      	str	r2, [r3, #8]
}
 8010e30:	bf00      	nop
 8010e32:	371c      	adds	r7, #28
 8010e34:	46bd      	mov	sp, r7
 8010e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e3a:	4770      	bx	lr

08010e3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8010e3c:	b480      	push	{r7}
 8010e3e:	b087      	sub	sp, #28
 8010e40:	af00      	add	r7, sp, #0
 8010e42:	60f8      	str	r0, [r7, #12]
 8010e44:	60b9      	str	r1, [r7, #8]
 8010e46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010e48:	68bb      	ldr	r3, [r7, #8]
 8010e4a:	f003 031f 	and.w	r3, r3, #31
 8010e4e:	2201      	movs	r2, #1
 8010e50:	fa02 f303 	lsl.w	r3, r2, r3
 8010e54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8010e56:	68fb      	ldr	r3, [r7, #12]
 8010e58:	6a1a      	ldr	r2, [r3, #32]
 8010e5a:	697b      	ldr	r3, [r7, #20]
 8010e5c:	43db      	mvns	r3, r3
 8010e5e:	401a      	ands	r2, r3
 8010e60:	68fb      	ldr	r3, [r7, #12]
 8010e62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010e64:	68fb      	ldr	r3, [r7, #12]
 8010e66:	6a1a      	ldr	r2, [r3, #32]
 8010e68:	68bb      	ldr	r3, [r7, #8]
 8010e6a:	f003 031f 	and.w	r3, r3, #31
 8010e6e:	6879      	ldr	r1, [r7, #4]
 8010e70:	fa01 f303 	lsl.w	r3, r1, r3
 8010e74:	431a      	orrs	r2, r3
 8010e76:	68fb      	ldr	r3, [r7, #12]
 8010e78:	621a      	str	r2, [r3, #32]
}
 8010e7a:	bf00      	nop
 8010e7c:	371c      	adds	r7, #28
 8010e7e:	46bd      	mov	sp, r7
 8010e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e84:	4770      	bx	lr
	...

08010e88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010e88:	b480      	push	{r7}
 8010e8a:	b085      	sub	sp, #20
 8010e8c:	af00      	add	r7, sp, #0
 8010e8e:	6078      	str	r0, [r7, #4]
 8010e90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010e98:	2b01      	cmp	r3, #1
 8010e9a:	d101      	bne.n	8010ea0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010e9c:	2302      	movs	r3, #2
 8010e9e:	e05a      	b.n	8010f56 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	2201      	movs	r2, #1
 8010ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	2202      	movs	r2, #2
 8010eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	681b      	ldr	r3, [r3, #0]
 8010eb4:	685b      	ldr	r3, [r3, #4]
 8010eb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	689b      	ldr	r3, [r3, #8]
 8010ebe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010ec0:	68fb      	ldr	r3, [r7, #12]
 8010ec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010ec6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010ec8:	683b      	ldr	r3, [r7, #0]
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	68fa      	ldr	r2, [r7, #12]
 8010ece:	4313      	orrs	r3, r2
 8010ed0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	681b      	ldr	r3, [r3, #0]
 8010ed6:	68fa      	ldr	r2, [r7, #12]
 8010ed8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	4a21      	ldr	r2, [pc, #132]	; (8010f64 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8010ee0:	4293      	cmp	r3, r2
 8010ee2:	d022      	beq.n	8010f2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010eec:	d01d      	beq.n	8010f2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	681b      	ldr	r3, [r3, #0]
 8010ef2:	4a1d      	ldr	r2, [pc, #116]	; (8010f68 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8010ef4:	4293      	cmp	r3, r2
 8010ef6:	d018      	beq.n	8010f2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	681b      	ldr	r3, [r3, #0]
 8010efc:	4a1b      	ldr	r2, [pc, #108]	; (8010f6c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8010efe:	4293      	cmp	r3, r2
 8010f00:	d013      	beq.n	8010f2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	681b      	ldr	r3, [r3, #0]
 8010f06:	4a1a      	ldr	r2, [pc, #104]	; (8010f70 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8010f08:	4293      	cmp	r3, r2
 8010f0a:	d00e      	beq.n	8010f2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	4a18      	ldr	r2, [pc, #96]	; (8010f74 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8010f12:	4293      	cmp	r3, r2
 8010f14:	d009      	beq.n	8010f2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	681b      	ldr	r3, [r3, #0]
 8010f1a:	4a17      	ldr	r2, [pc, #92]	; (8010f78 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8010f1c:	4293      	cmp	r3, r2
 8010f1e:	d004      	beq.n	8010f2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	681b      	ldr	r3, [r3, #0]
 8010f24:	4a15      	ldr	r2, [pc, #84]	; (8010f7c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8010f26:	4293      	cmp	r3, r2
 8010f28:	d10c      	bne.n	8010f44 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010f2a:	68bb      	ldr	r3, [r7, #8]
 8010f2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010f30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010f32:	683b      	ldr	r3, [r7, #0]
 8010f34:	685b      	ldr	r3, [r3, #4]
 8010f36:	68ba      	ldr	r2, [r7, #8]
 8010f38:	4313      	orrs	r3, r2
 8010f3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	68ba      	ldr	r2, [r7, #8]
 8010f42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	2201      	movs	r2, #1
 8010f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	2200      	movs	r2, #0
 8010f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8010f54:	2300      	movs	r3, #0
}
 8010f56:	4618      	mov	r0, r3
 8010f58:	3714      	adds	r7, #20
 8010f5a:	46bd      	mov	sp, r7
 8010f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f60:	4770      	bx	lr
 8010f62:	bf00      	nop
 8010f64:	40010000 	.word	0x40010000
 8010f68:	40000400 	.word	0x40000400
 8010f6c:	40000800 	.word	0x40000800
 8010f70:	40000c00 	.word	0x40000c00
 8010f74:	40010400 	.word	0x40010400
 8010f78:	40014000 	.word	0x40014000
 8010f7c:	40001800 	.word	0x40001800

08010f80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010f80:	b480      	push	{r7}
 8010f82:	b083      	sub	sp, #12
 8010f84:	af00      	add	r7, sp, #0
 8010f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010f88:	bf00      	nop
 8010f8a:	370c      	adds	r7, #12
 8010f8c:	46bd      	mov	sp, r7
 8010f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f92:	4770      	bx	lr

08010f94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010f94:	b480      	push	{r7}
 8010f96:	b083      	sub	sp, #12
 8010f98:	af00      	add	r7, sp, #0
 8010f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010f9c:	bf00      	nop
 8010f9e:	370c      	adds	r7, #12
 8010fa0:	46bd      	mov	sp, r7
 8010fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fa6:	4770      	bx	lr

08010fa8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010fa8:	b580      	push	{r7, lr}
 8010faa:	b082      	sub	sp, #8
 8010fac:	af00      	add	r7, sp, #0
 8010fae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	d101      	bne.n	8010fba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010fb6:	2301      	movs	r3, #1
 8010fb8:	e03f      	b.n	801103a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010fc0:	b2db      	uxtb	r3, r3
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d106      	bne.n	8010fd4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	2200      	movs	r2, #0
 8010fca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010fce:	6878      	ldr	r0, [r7, #4]
 8010fd0:	f7f2 fb90 	bl	80036f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	2224      	movs	r2, #36	; 0x24
 8010fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	681b      	ldr	r3, [r3, #0]
 8010fe0:	68da      	ldr	r2, [r3, #12]
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	681b      	ldr	r3, [r3, #0]
 8010fe6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8010fea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8010fec:	6878      	ldr	r0, [r7, #4]
 8010fee:	f000 f9cb 	bl	8011388 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	691a      	ldr	r2, [r3, #16]
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	681b      	ldr	r3, [r3, #0]
 8010ffc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8011000:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	681b      	ldr	r3, [r3, #0]
 8011006:	695a      	ldr	r2, [r3, #20]
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8011010:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	68da      	ldr	r2, [r3, #12]
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	681b      	ldr	r3, [r3, #0]
 801101c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8011020:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	2200      	movs	r2, #0
 8011026:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	2220      	movs	r2, #32
 801102c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	2220      	movs	r2, #32
 8011034:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8011038:	2300      	movs	r3, #0
}
 801103a:	4618      	mov	r0, r3
 801103c:	3708      	adds	r7, #8
 801103e:	46bd      	mov	sp, r7
 8011040:	bd80      	pop	{r7, pc}

08011042 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011042:	b580      	push	{r7, lr}
 8011044:	b08a      	sub	sp, #40	; 0x28
 8011046:	af02      	add	r7, sp, #8
 8011048:	60f8      	str	r0, [r7, #12]
 801104a:	60b9      	str	r1, [r7, #8]
 801104c:	603b      	str	r3, [r7, #0]
 801104e:	4613      	mov	r3, r2
 8011050:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8011052:	2300      	movs	r3, #0
 8011054:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8011056:	68fb      	ldr	r3, [r7, #12]
 8011058:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801105c:	b2db      	uxtb	r3, r3
 801105e:	2b20      	cmp	r3, #32
 8011060:	d17c      	bne.n	801115c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8011062:	68bb      	ldr	r3, [r7, #8]
 8011064:	2b00      	cmp	r3, #0
 8011066:	d002      	beq.n	801106e <HAL_UART_Transmit+0x2c>
 8011068:	88fb      	ldrh	r3, [r7, #6]
 801106a:	2b00      	cmp	r3, #0
 801106c:	d101      	bne.n	8011072 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 801106e:	2301      	movs	r3, #1
 8011070:	e075      	b.n	801115e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8011072:	68fb      	ldr	r3, [r7, #12]
 8011074:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8011078:	2b01      	cmp	r3, #1
 801107a:	d101      	bne.n	8011080 <HAL_UART_Transmit+0x3e>
 801107c:	2302      	movs	r3, #2
 801107e:	e06e      	b.n	801115e <HAL_UART_Transmit+0x11c>
 8011080:	68fb      	ldr	r3, [r7, #12]
 8011082:	2201      	movs	r2, #1
 8011084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011088:	68fb      	ldr	r3, [r7, #12]
 801108a:	2200      	movs	r2, #0
 801108c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	2221      	movs	r2, #33	; 0x21
 8011092:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8011096:	f7fa fc7b 	bl	800b990 <HAL_GetTick>
 801109a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 801109c:	68fb      	ldr	r3, [r7, #12]
 801109e:	88fa      	ldrh	r2, [r7, #6]
 80110a0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80110a2:	68fb      	ldr	r3, [r7, #12]
 80110a4:	88fa      	ldrh	r2, [r7, #6]
 80110a6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80110a8:	68fb      	ldr	r3, [r7, #12]
 80110aa:	689b      	ldr	r3, [r3, #8]
 80110ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80110b0:	d108      	bne.n	80110c4 <HAL_UART_Transmit+0x82>
 80110b2:	68fb      	ldr	r3, [r7, #12]
 80110b4:	691b      	ldr	r3, [r3, #16]
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d104      	bne.n	80110c4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80110ba:	2300      	movs	r3, #0
 80110bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80110be:	68bb      	ldr	r3, [r7, #8]
 80110c0:	61bb      	str	r3, [r7, #24]
 80110c2:	e003      	b.n	80110cc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80110c4:	68bb      	ldr	r3, [r7, #8]
 80110c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80110c8:	2300      	movs	r3, #0
 80110ca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80110cc:	68fb      	ldr	r3, [r7, #12]
 80110ce:	2200      	movs	r2, #0
 80110d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80110d4:	e02a      	b.n	801112c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80110d6:	683b      	ldr	r3, [r7, #0]
 80110d8:	9300      	str	r3, [sp, #0]
 80110da:	697b      	ldr	r3, [r7, #20]
 80110dc:	2200      	movs	r2, #0
 80110de:	2180      	movs	r1, #128	; 0x80
 80110e0:	68f8      	ldr	r0, [r7, #12]
 80110e2:	f000 f8e2 	bl	80112aa <UART_WaitOnFlagUntilTimeout>
 80110e6:	4603      	mov	r3, r0
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d001      	beq.n	80110f0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80110ec:	2303      	movs	r3, #3
 80110ee:	e036      	b.n	801115e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80110f0:	69fb      	ldr	r3, [r7, #28]
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d10b      	bne.n	801110e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80110f6:	69bb      	ldr	r3, [r7, #24]
 80110f8:	881b      	ldrh	r3, [r3, #0]
 80110fa:	461a      	mov	r2, r3
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	681b      	ldr	r3, [r3, #0]
 8011100:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8011104:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8011106:	69bb      	ldr	r3, [r7, #24]
 8011108:	3302      	adds	r3, #2
 801110a:	61bb      	str	r3, [r7, #24]
 801110c:	e007      	b.n	801111e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 801110e:	69fb      	ldr	r3, [r7, #28]
 8011110:	781a      	ldrb	r2, [r3, #0]
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	681b      	ldr	r3, [r3, #0]
 8011116:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8011118:	69fb      	ldr	r3, [r7, #28]
 801111a:	3301      	adds	r3, #1
 801111c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 801111e:	68fb      	ldr	r3, [r7, #12]
 8011120:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8011122:	b29b      	uxth	r3, r3
 8011124:	3b01      	subs	r3, #1
 8011126:	b29a      	uxth	r2, r3
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 801112c:	68fb      	ldr	r3, [r7, #12]
 801112e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8011130:	b29b      	uxth	r3, r3
 8011132:	2b00      	cmp	r3, #0
 8011134:	d1cf      	bne.n	80110d6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8011136:	683b      	ldr	r3, [r7, #0]
 8011138:	9300      	str	r3, [sp, #0]
 801113a:	697b      	ldr	r3, [r7, #20]
 801113c:	2200      	movs	r2, #0
 801113e:	2140      	movs	r1, #64	; 0x40
 8011140:	68f8      	ldr	r0, [r7, #12]
 8011142:	f000 f8b2 	bl	80112aa <UART_WaitOnFlagUntilTimeout>
 8011146:	4603      	mov	r3, r0
 8011148:	2b00      	cmp	r3, #0
 801114a:	d001      	beq.n	8011150 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 801114c:	2303      	movs	r3, #3
 801114e:	e006      	b.n	801115e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8011150:	68fb      	ldr	r3, [r7, #12]
 8011152:	2220      	movs	r2, #32
 8011154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8011158:	2300      	movs	r3, #0
 801115a:	e000      	b.n	801115e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 801115c:	2302      	movs	r3, #2
  }
}
 801115e:	4618      	mov	r0, r3
 8011160:	3720      	adds	r7, #32
 8011162:	46bd      	mov	sp, r7
 8011164:	bd80      	pop	{r7, pc}

08011166 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011166:	b580      	push	{r7, lr}
 8011168:	b08a      	sub	sp, #40	; 0x28
 801116a:	af02      	add	r7, sp, #8
 801116c:	60f8      	str	r0, [r7, #12]
 801116e:	60b9      	str	r1, [r7, #8]
 8011170:	603b      	str	r3, [r7, #0]
 8011172:	4613      	mov	r3, r2
 8011174:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8011176:	2300      	movs	r3, #0
 8011178:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801117a:	68fb      	ldr	r3, [r7, #12]
 801117c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8011180:	b2db      	uxtb	r3, r3
 8011182:	2b20      	cmp	r3, #32
 8011184:	f040 808c 	bne.w	80112a0 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8011188:	68bb      	ldr	r3, [r7, #8]
 801118a:	2b00      	cmp	r3, #0
 801118c:	d002      	beq.n	8011194 <HAL_UART_Receive+0x2e>
 801118e:	88fb      	ldrh	r3, [r7, #6]
 8011190:	2b00      	cmp	r3, #0
 8011192:	d101      	bne.n	8011198 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8011194:	2301      	movs	r3, #1
 8011196:	e084      	b.n	80112a2 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8011198:	68fb      	ldr	r3, [r7, #12]
 801119a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801119e:	2b01      	cmp	r3, #1
 80111a0:	d101      	bne.n	80111a6 <HAL_UART_Receive+0x40>
 80111a2:	2302      	movs	r3, #2
 80111a4:	e07d      	b.n	80112a2 <HAL_UART_Receive+0x13c>
 80111a6:	68fb      	ldr	r3, [r7, #12]
 80111a8:	2201      	movs	r2, #1
 80111aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80111ae:	68fb      	ldr	r3, [r7, #12]
 80111b0:	2200      	movs	r2, #0
 80111b2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80111b4:	68fb      	ldr	r3, [r7, #12]
 80111b6:	2222      	movs	r2, #34	; 0x22
 80111b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80111bc:	68fb      	ldr	r3, [r7, #12]
 80111be:	2200      	movs	r2, #0
 80111c0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80111c2:	f7fa fbe5 	bl	800b990 <HAL_GetTick>
 80111c6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80111c8:	68fb      	ldr	r3, [r7, #12]
 80111ca:	88fa      	ldrh	r2, [r7, #6]
 80111cc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80111ce:	68fb      	ldr	r3, [r7, #12]
 80111d0:	88fa      	ldrh	r2, [r7, #6]
 80111d2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80111d4:	68fb      	ldr	r3, [r7, #12]
 80111d6:	689b      	ldr	r3, [r3, #8]
 80111d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80111dc:	d108      	bne.n	80111f0 <HAL_UART_Receive+0x8a>
 80111de:	68fb      	ldr	r3, [r7, #12]
 80111e0:	691b      	ldr	r3, [r3, #16]
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d104      	bne.n	80111f0 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80111e6:	2300      	movs	r3, #0
 80111e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80111ea:	68bb      	ldr	r3, [r7, #8]
 80111ec:	61bb      	str	r3, [r7, #24]
 80111ee:	e003      	b.n	80111f8 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80111f0:	68bb      	ldr	r3, [r7, #8]
 80111f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80111f4:	2300      	movs	r3, #0
 80111f6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80111f8:	68fb      	ldr	r3, [r7, #12]
 80111fa:	2200      	movs	r2, #0
 80111fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8011200:	e043      	b.n	801128a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8011202:	683b      	ldr	r3, [r7, #0]
 8011204:	9300      	str	r3, [sp, #0]
 8011206:	697b      	ldr	r3, [r7, #20]
 8011208:	2200      	movs	r2, #0
 801120a:	2120      	movs	r1, #32
 801120c:	68f8      	ldr	r0, [r7, #12]
 801120e:	f000 f84c 	bl	80112aa <UART_WaitOnFlagUntilTimeout>
 8011212:	4603      	mov	r3, r0
 8011214:	2b00      	cmp	r3, #0
 8011216:	d001      	beq.n	801121c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8011218:	2303      	movs	r3, #3
 801121a:	e042      	b.n	80112a2 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 801121c:	69fb      	ldr	r3, [r7, #28]
 801121e:	2b00      	cmp	r3, #0
 8011220:	d10c      	bne.n	801123c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8011222:	68fb      	ldr	r3, [r7, #12]
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	685b      	ldr	r3, [r3, #4]
 8011228:	b29b      	uxth	r3, r3
 801122a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801122e:	b29a      	uxth	r2, r3
 8011230:	69bb      	ldr	r3, [r7, #24]
 8011232:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8011234:	69bb      	ldr	r3, [r7, #24]
 8011236:	3302      	adds	r3, #2
 8011238:	61bb      	str	r3, [r7, #24]
 801123a:	e01f      	b.n	801127c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 801123c:	68fb      	ldr	r3, [r7, #12]
 801123e:	689b      	ldr	r3, [r3, #8]
 8011240:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011244:	d007      	beq.n	8011256 <HAL_UART_Receive+0xf0>
 8011246:	68fb      	ldr	r3, [r7, #12]
 8011248:	689b      	ldr	r3, [r3, #8]
 801124a:	2b00      	cmp	r3, #0
 801124c:	d10a      	bne.n	8011264 <HAL_UART_Receive+0xfe>
 801124e:	68fb      	ldr	r3, [r7, #12]
 8011250:	691b      	ldr	r3, [r3, #16]
 8011252:	2b00      	cmp	r3, #0
 8011254:	d106      	bne.n	8011264 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8011256:	68fb      	ldr	r3, [r7, #12]
 8011258:	681b      	ldr	r3, [r3, #0]
 801125a:	685b      	ldr	r3, [r3, #4]
 801125c:	b2da      	uxtb	r2, r3
 801125e:	69fb      	ldr	r3, [r7, #28]
 8011260:	701a      	strb	r2, [r3, #0]
 8011262:	e008      	b.n	8011276 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	685b      	ldr	r3, [r3, #4]
 801126a:	b2db      	uxtb	r3, r3
 801126c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011270:	b2da      	uxtb	r2, r3
 8011272:	69fb      	ldr	r3, [r7, #28]
 8011274:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8011276:	69fb      	ldr	r3, [r7, #28]
 8011278:	3301      	adds	r3, #1
 801127a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 801127c:	68fb      	ldr	r3, [r7, #12]
 801127e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8011280:	b29b      	uxth	r3, r3
 8011282:	3b01      	subs	r3, #1
 8011284:	b29a      	uxth	r2, r3
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 801128a:	68fb      	ldr	r3, [r7, #12]
 801128c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 801128e:	b29b      	uxth	r3, r3
 8011290:	2b00      	cmp	r3, #0
 8011292:	d1b6      	bne.n	8011202 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	2220      	movs	r2, #32
 8011298:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 801129c:	2300      	movs	r3, #0
 801129e:	e000      	b.n	80112a2 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80112a0:	2302      	movs	r3, #2
  }
}
 80112a2:	4618      	mov	r0, r3
 80112a4:	3720      	adds	r7, #32
 80112a6:	46bd      	mov	sp, r7
 80112a8:	bd80      	pop	{r7, pc}

080112aa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80112aa:	b580      	push	{r7, lr}
 80112ac:	b090      	sub	sp, #64	; 0x40
 80112ae:	af00      	add	r7, sp, #0
 80112b0:	60f8      	str	r0, [r7, #12]
 80112b2:	60b9      	str	r1, [r7, #8]
 80112b4:	603b      	str	r3, [r7, #0]
 80112b6:	4613      	mov	r3, r2
 80112b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80112ba:	e050      	b.n	801135e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80112bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80112be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112c2:	d04c      	beq.n	801135e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80112c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	d007      	beq.n	80112da <UART_WaitOnFlagUntilTimeout+0x30>
 80112ca:	f7fa fb61 	bl	800b990 <HAL_GetTick>
 80112ce:	4602      	mov	r2, r0
 80112d0:	683b      	ldr	r3, [r7, #0]
 80112d2:	1ad3      	subs	r3, r2, r3
 80112d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80112d6:	429a      	cmp	r2, r3
 80112d8:	d241      	bcs.n	801135e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80112da:	68fb      	ldr	r3, [r7, #12]
 80112dc:	681b      	ldr	r3, [r3, #0]
 80112de:	330c      	adds	r3, #12
 80112e0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112e4:	e853 3f00 	ldrex	r3, [r3]
 80112e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80112ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112ec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80112f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80112f2:	68fb      	ldr	r3, [r7, #12]
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	330c      	adds	r3, #12
 80112f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80112fa:	637a      	str	r2, [r7, #52]	; 0x34
 80112fc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011300:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011302:	e841 2300 	strex	r3, r2, [r1]
 8011306:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8011308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801130a:	2b00      	cmp	r3, #0
 801130c:	d1e5      	bne.n	80112da <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	681b      	ldr	r3, [r3, #0]
 8011312:	3314      	adds	r3, #20
 8011314:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011316:	697b      	ldr	r3, [r7, #20]
 8011318:	e853 3f00 	ldrex	r3, [r3]
 801131c:	613b      	str	r3, [r7, #16]
   return(result);
 801131e:	693b      	ldr	r3, [r7, #16]
 8011320:	f023 0301 	bic.w	r3, r3, #1
 8011324:	63bb      	str	r3, [r7, #56]	; 0x38
 8011326:	68fb      	ldr	r3, [r7, #12]
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	3314      	adds	r3, #20
 801132c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801132e:	623a      	str	r2, [r7, #32]
 8011330:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011332:	69f9      	ldr	r1, [r7, #28]
 8011334:	6a3a      	ldr	r2, [r7, #32]
 8011336:	e841 2300 	strex	r3, r2, [r1]
 801133a:	61bb      	str	r3, [r7, #24]
   return(result);
 801133c:	69bb      	ldr	r3, [r7, #24]
 801133e:	2b00      	cmp	r3, #0
 8011340:	d1e5      	bne.n	801130e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8011342:	68fb      	ldr	r3, [r7, #12]
 8011344:	2220      	movs	r2, #32
 8011346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 801134a:	68fb      	ldr	r3, [r7, #12]
 801134c:	2220      	movs	r2, #32
 801134e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8011352:	68fb      	ldr	r3, [r7, #12]
 8011354:	2200      	movs	r2, #0
 8011356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 801135a:	2303      	movs	r3, #3
 801135c:	e00f      	b.n	801137e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801135e:	68fb      	ldr	r3, [r7, #12]
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	681a      	ldr	r2, [r3, #0]
 8011364:	68bb      	ldr	r3, [r7, #8]
 8011366:	4013      	ands	r3, r2
 8011368:	68ba      	ldr	r2, [r7, #8]
 801136a:	429a      	cmp	r2, r3
 801136c:	bf0c      	ite	eq
 801136e:	2301      	moveq	r3, #1
 8011370:	2300      	movne	r3, #0
 8011372:	b2db      	uxtb	r3, r3
 8011374:	461a      	mov	r2, r3
 8011376:	79fb      	ldrb	r3, [r7, #7]
 8011378:	429a      	cmp	r2, r3
 801137a:	d09f      	beq.n	80112bc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 801137c:	2300      	movs	r3, #0
}
 801137e:	4618      	mov	r0, r3
 8011380:	3740      	adds	r7, #64	; 0x40
 8011382:	46bd      	mov	sp, r7
 8011384:	bd80      	pop	{r7, pc}
	...

08011388 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801138c:	b09f      	sub	sp, #124	; 0x7c
 801138e:	af00      	add	r7, sp, #0
 8011390:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011392:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8011394:	681b      	ldr	r3, [r3, #0]
 8011396:	691b      	ldr	r3, [r3, #16]
 8011398:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 801139c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801139e:	68d9      	ldr	r1, [r3, #12]
 80113a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80113a2:	681a      	ldr	r2, [r3, #0]
 80113a4:	ea40 0301 	orr.w	r3, r0, r1
 80113a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80113aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80113ac:	689a      	ldr	r2, [r3, #8]
 80113ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80113b0:	691b      	ldr	r3, [r3, #16]
 80113b2:	431a      	orrs	r2, r3
 80113b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80113b6:	695b      	ldr	r3, [r3, #20]
 80113b8:	431a      	orrs	r2, r3
 80113ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80113bc:	69db      	ldr	r3, [r3, #28]
 80113be:	4313      	orrs	r3, r2
 80113c0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80113c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	68db      	ldr	r3, [r3, #12]
 80113c8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80113cc:	f021 010c 	bic.w	r1, r1, #12
 80113d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80113d2:	681a      	ldr	r2, [r3, #0]
 80113d4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80113d6:	430b      	orrs	r3, r1
 80113d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80113da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80113dc:	681b      	ldr	r3, [r3, #0]
 80113de:	695b      	ldr	r3, [r3, #20]
 80113e0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80113e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80113e6:	6999      	ldr	r1, [r3, #24]
 80113e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80113ea:	681a      	ldr	r2, [r3, #0]
 80113ec:	ea40 0301 	orr.w	r3, r0, r1
 80113f0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80113f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80113f4:	681a      	ldr	r2, [r3, #0]
 80113f6:	4bc5      	ldr	r3, [pc, #788]	; (801170c <UART_SetConfig+0x384>)
 80113f8:	429a      	cmp	r2, r3
 80113fa:	d004      	beq.n	8011406 <UART_SetConfig+0x7e>
 80113fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80113fe:	681a      	ldr	r2, [r3, #0]
 8011400:	4bc3      	ldr	r3, [pc, #780]	; (8011710 <UART_SetConfig+0x388>)
 8011402:	429a      	cmp	r2, r3
 8011404:	d103      	bne.n	801140e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8011406:	f7fc ff69 	bl	800e2dc <HAL_RCC_GetPCLK2Freq>
 801140a:	6778      	str	r0, [r7, #116]	; 0x74
 801140c:	e002      	b.n	8011414 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 801140e:	f7fc ff51 	bl	800e2b4 <HAL_RCC_GetPCLK1Freq>
 8011412:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011414:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8011416:	69db      	ldr	r3, [r3, #28]
 8011418:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801141c:	f040 80b6 	bne.w	801158c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8011420:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8011422:	461c      	mov	r4, r3
 8011424:	f04f 0500 	mov.w	r5, #0
 8011428:	4622      	mov	r2, r4
 801142a:	462b      	mov	r3, r5
 801142c:	1891      	adds	r1, r2, r2
 801142e:	6439      	str	r1, [r7, #64]	; 0x40
 8011430:	415b      	adcs	r3, r3
 8011432:	647b      	str	r3, [r7, #68]	; 0x44
 8011434:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8011438:	1912      	adds	r2, r2, r4
 801143a:	eb45 0303 	adc.w	r3, r5, r3
 801143e:	f04f 0000 	mov.w	r0, #0
 8011442:	f04f 0100 	mov.w	r1, #0
 8011446:	00d9      	lsls	r1, r3, #3
 8011448:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 801144c:	00d0      	lsls	r0, r2, #3
 801144e:	4602      	mov	r2, r0
 8011450:	460b      	mov	r3, r1
 8011452:	1911      	adds	r1, r2, r4
 8011454:	6639      	str	r1, [r7, #96]	; 0x60
 8011456:	416b      	adcs	r3, r5
 8011458:	667b      	str	r3, [r7, #100]	; 0x64
 801145a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801145c:	685b      	ldr	r3, [r3, #4]
 801145e:	461a      	mov	r2, r3
 8011460:	f04f 0300 	mov.w	r3, #0
 8011464:	1891      	adds	r1, r2, r2
 8011466:	63b9      	str	r1, [r7, #56]	; 0x38
 8011468:	415b      	adcs	r3, r3
 801146a:	63fb      	str	r3, [r7, #60]	; 0x3c
 801146c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8011470:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8011474:	f7ef fc78 	bl	8000d68 <__aeabi_uldivmod>
 8011478:	4602      	mov	r2, r0
 801147a:	460b      	mov	r3, r1
 801147c:	4ba5      	ldr	r3, [pc, #660]	; (8011714 <UART_SetConfig+0x38c>)
 801147e:	fba3 2302 	umull	r2, r3, r3, r2
 8011482:	095b      	lsrs	r3, r3, #5
 8011484:	011e      	lsls	r6, r3, #4
 8011486:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8011488:	461c      	mov	r4, r3
 801148a:	f04f 0500 	mov.w	r5, #0
 801148e:	4622      	mov	r2, r4
 8011490:	462b      	mov	r3, r5
 8011492:	1891      	adds	r1, r2, r2
 8011494:	6339      	str	r1, [r7, #48]	; 0x30
 8011496:	415b      	adcs	r3, r3
 8011498:	637b      	str	r3, [r7, #52]	; 0x34
 801149a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 801149e:	1912      	adds	r2, r2, r4
 80114a0:	eb45 0303 	adc.w	r3, r5, r3
 80114a4:	f04f 0000 	mov.w	r0, #0
 80114a8:	f04f 0100 	mov.w	r1, #0
 80114ac:	00d9      	lsls	r1, r3, #3
 80114ae:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80114b2:	00d0      	lsls	r0, r2, #3
 80114b4:	4602      	mov	r2, r0
 80114b6:	460b      	mov	r3, r1
 80114b8:	1911      	adds	r1, r2, r4
 80114ba:	65b9      	str	r1, [r7, #88]	; 0x58
 80114bc:	416b      	adcs	r3, r5
 80114be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80114c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80114c2:	685b      	ldr	r3, [r3, #4]
 80114c4:	461a      	mov	r2, r3
 80114c6:	f04f 0300 	mov.w	r3, #0
 80114ca:	1891      	adds	r1, r2, r2
 80114cc:	62b9      	str	r1, [r7, #40]	; 0x28
 80114ce:	415b      	adcs	r3, r3
 80114d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80114d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80114d6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80114da:	f7ef fc45 	bl	8000d68 <__aeabi_uldivmod>
 80114de:	4602      	mov	r2, r0
 80114e0:	460b      	mov	r3, r1
 80114e2:	4b8c      	ldr	r3, [pc, #560]	; (8011714 <UART_SetConfig+0x38c>)
 80114e4:	fba3 1302 	umull	r1, r3, r3, r2
 80114e8:	095b      	lsrs	r3, r3, #5
 80114ea:	2164      	movs	r1, #100	; 0x64
 80114ec:	fb01 f303 	mul.w	r3, r1, r3
 80114f0:	1ad3      	subs	r3, r2, r3
 80114f2:	00db      	lsls	r3, r3, #3
 80114f4:	3332      	adds	r3, #50	; 0x32
 80114f6:	4a87      	ldr	r2, [pc, #540]	; (8011714 <UART_SetConfig+0x38c>)
 80114f8:	fba2 2303 	umull	r2, r3, r2, r3
 80114fc:	095b      	lsrs	r3, r3, #5
 80114fe:	005b      	lsls	r3, r3, #1
 8011500:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8011504:	441e      	add	r6, r3
 8011506:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8011508:	4618      	mov	r0, r3
 801150a:	f04f 0100 	mov.w	r1, #0
 801150e:	4602      	mov	r2, r0
 8011510:	460b      	mov	r3, r1
 8011512:	1894      	adds	r4, r2, r2
 8011514:	623c      	str	r4, [r7, #32]
 8011516:	415b      	adcs	r3, r3
 8011518:	627b      	str	r3, [r7, #36]	; 0x24
 801151a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801151e:	1812      	adds	r2, r2, r0
 8011520:	eb41 0303 	adc.w	r3, r1, r3
 8011524:	f04f 0400 	mov.w	r4, #0
 8011528:	f04f 0500 	mov.w	r5, #0
 801152c:	00dd      	lsls	r5, r3, #3
 801152e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8011532:	00d4      	lsls	r4, r2, #3
 8011534:	4622      	mov	r2, r4
 8011536:	462b      	mov	r3, r5
 8011538:	1814      	adds	r4, r2, r0
 801153a:	653c      	str	r4, [r7, #80]	; 0x50
 801153c:	414b      	adcs	r3, r1
 801153e:	657b      	str	r3, [r7, #84]	; 0x54
 8011540:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8011542:	685b      	ldr	r3, [r3, #4]
 8011544:	461a      	mov	r2, r3
 8011546:	f04f 0300 	mov.w	r3, #0
 801154a:	1891      	adds	r1, r2, r2
 801154c:	61b9      	str	r1, [r7, #24]
 801154e:	415b      	adcs	r3, r3
 8011550:	61fb      	str	r3, [r7, #28]
 8011552:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8011556:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 801155a:	f7ef fc05 	bl	8000d68 <__aeabi_uldivmod>
 801155e:	4602      	mov	r2, r0
 8011560:	460b      	mov	r3, r1
 8011562:	4b6c      	ldr	r3, [pc, #432]	; (8011714 <UART_SetConfig+0x38c>)
 8011564:	fba3 1302 	umull	r1, r3, r3, r2
 8011568:	095b      	lsrs	r3, r3, #5
 801156a:	2164      	movs	r1, #100	; 0x64
 801156c:	fb01 f303 	mul.w	r3, r1, r3
 8011570:	1ad3      	subs	r3, r2, r3
 8011572:	00db      	lsls	r3, r3, #3
 8011574:	3332      	adds	r3, #50	; 0x32
 8011576:	4a67      	ldr	r2, [pc, #412]	; (8011714 <UART_SetConfig+0x38c>)
 8011578:	fba2 2303 	umull	r2, r3, r2, r3
 801157c:	095b      	lsrs	r3, r3, #5
 801157e:	f003 0207 	and.w	r2, r3, #7
 8011582:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8011584:	681b      	ldr	r3, [r3, #0]
 8011586:	4432      	add	r2, r6
 8011588:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 801158a:	e0b9      	b.n	8011700 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 801158c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801158e:	461c      	mov	r4, r3
 8011590:	f04f 0500 	mov.w	r5, #0
 8011594:	4622      	mov	r2, r4
 8011596:	462b      	mov	r3, r5
 8011598:	1891      	adds	r1, r2, r2
 801159a:	6139      	str	r1, [r7, #16]
 801159c:	415b      	adcs	r3, r3
 801159e:	617b      	str	r3, [r7, #20]
 80115a0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80115a4:	1912      	adds	r2, r2, r4
 80115a6:	eb45 0303 	adc.w	r3, r5, r3
 80115aa:	f04f 0000 	mov.w	r0, #0
 80115ae:	f04f 0100 	mov.w	r1, #0
 80115b2:	00d9      	lsls	r1, r3, #3
 80115b4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80115b8:	00d0      	lsls	r0, r2, #3
 80115ba:	4602      	mov	r2, r0
 80115bc:	460b      	mov	r3, r1
 80115be:	eb12 0804 	adds.w	r8, r2, r4
 80115c2:	eb43 0905 	adc.w	r9, r3, r5
 80115c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80115c8:	685b      	ldr	r3, [r3, #4]
 80115ca:	4618      	mov	r0, r3
 80115cc:	f04f 0100 	mov.w	r1, #0
 80115d0:	f04f 0200 	mov.w	r2, #0
 80115d4:	f04f 0300 	mov.w	r3, #0
 80115d8:	008b      	lsls	r3, r1, #2
 80115da:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80115de:	0082      	lsls	r2, r0, #2
 80115e0:	4640      	mov	r0, r8
 80115e2:	4649      	mov	r1, r9
 80115e4:	f7ef fbc0 	bl	8000d68 <__aeabi_uldivmod>
 80115e8:	4602      	mov	r2, r0
 80115ea:	460b      	mov	r3, r1
 80115ec:	4b49      	ldr	r3, [pc, #292]	; (8011714 <UART_SetConfig+0x38c>)
 80115ee:	fba3 2302 	umull	r2, r3, r3, r2
 80115f2:	095b      	lsrs	r3, r3, #5
 80115f4:	011e      	lsls	r6, r3, #4
 80115f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80115f8:	4618      	mov	r0, r3
 80115fa:	f04f 0100 	mov.w	r1, #0
 80115fe:	4602      	mov	r2, r0
 8011600:	460b      	mov	r3, r1
 8011602:	1894      	adds	r4, r2, r2
 8011604:	60bc      	str	r4, [r7, #8]
 8011606:	415b      	adcs	r3, r3
 8011608:	60fb      	str	r3, [r7, #12]
 801160a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 801160e:	1812      	adds	r2, r2, r0
 8011610:	eb41 0303 	adc.w	r3, r1, r3
 8011614:	f04f 0400 	mov.w	r4, #0
 8011618:	f04f 0500 	mov.w	r5, #0
 801161c:	00dd      	lsls	r5, r3, #3
 801161e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8011622:	00d4      	lsls	r4, r2, #3
 8011624:	4622      	mov	r2, r4
 8011626:	462b      	mov	r3, r5
 8011628:	1814      	adds	r4, r2, r0
 801162a:	64bc      	str	r4, [r7, #72]	; 0x48
 801162c:	414b      	adcs	r3, r1
 801162e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011630:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8011632:	685b      	ldr	r3, [r3, #4]
 8011634:	4618      	mov	r0, r3
 8011636:	f04f 0100 	mov.w	r1, #0
 801163a:	f04f 0200 	mov.w	r2, #0
 801163e:	f04f 0300 	mov.w	r3, #0
 8011642:	008b      	lsls	r3, r1, #2
 8011644:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8011648:	0082      	lsls	r2, r0, #2
 801164a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 801164e:	f7ef fb8b 	bl	8000d68 <__aeabi_uldivmod>
 8011652:	4602      	mov	r2, r0
 8011654:	460b      	mov	r3, r1
 8011656:	4b2f      	ldr	r3, [pc, #188]	; (8011714 <UART_SetConfig+0x38c>)
 8011658:	fba3 1302 	umull	r1, r3, r3, r2
 801165c:	095b      	lsrs	r3, r3, #5
 801165e:	2164      	movs	r1, #100	; 0x64
 8011660:	fb01 f303 	mul.w	r3, r1, r3
 8011664:	1ad3      	subs	r3, r2, r3
 8011666:	011b      	lsls	r3, r3, #4
 8011668:	3332      	adds	r3, #50	; 0x32
 801166a:	4a2a      	ldr	r2, [pc, #168]	; (8011714 <UART_SetConfig+0x38c>)
 801166c:	fba2 2303 	umull	r2, r3, r2, r3
 8011670:	095b      	lsrs	r3, r3, #5
 8011672:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011676:	441e      	add	r6, r3
 8011678:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801167a:	4618      	mov	r0, r3
 801167c:	f04f 0100 	mov.w	r1, #0
 8011680:	4602      	mov	r2, r0
 8011682:	460b      	mov	r3, r1
 8011684:	1894      	adds	r4, r2, r2
 8011686:	603c      	str	r4, [r7, #0]
 8011688:	415b      	adcs	r3, r3
 801168a:	607b      	str	r3, [r7, #4]
 801168c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011690:	1812      	adds	r2, r2, r0
 8011692:	eb41 0303 	adc.w	r3, r1, r3
 8011696:	f04f 0400 	mov.w	r4, #0
 801169a:	f04f 0500 	mov.w	r5, #0
 801169e:	00dd      	lsls	r5, r3, #3
 80116a0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80116a4:	00d4      	lsls	r4, r2, #3
 80116a6:	4622      	mov	r2, r4
 80116a8:	462b      	mov	r3, r5
 80116aa:	eb12 0a00 	adds.w	sl, r2, r0
 80116ae:	eb43 0b01 	adc.w	fp, r3, r1
 80116b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80116b4:	685b      	ldr	r3, [r3, #4]
 80116b6:	4618      	mov	r0, r3
 80116b8:	f04f 0100 	mov.w	r1, #0
 80116bc:	f04f 0200 	mov.w	r2, #0
 80116c0:	f04f 0300 	mov.w	r3, #0
 80116c4:	008b      	lsls	r3, r1, #2
 80116c6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80116ca:	0082      	lsls	r2, r0, #2
 80116cc:	4650      	mov	r0, sl
 80116ce:	4659      	mov	r1, fp
 80116d0:	f7ef fb4a 	bl	8000d68 <__aeabi_uldivmod>
 80116d4:	4602      	mov	r2, r0
 80116d6:	460b      	mov	r3, r1
 80116d8:	4b0e      	ldr	r3, [pc, #56]	; (8011714 <UART_SetConfig+0x38c>)
 80116da:	fba3 1302 	umull	r1, r3, r3, r2
 80116de:	095b      	lsrs	r3, r3, #5
 80116e0:	2164      	movs	r1, #100	; 0x64
 80116e2:	fb01 f303 	mul.w	r3, r1, r3
 80116e6:	1ad3      	subs	r3, r2, r3
 80116e8:	011b      	lsls	r3, r3, #4
 80116ea:	3332      	adds	r3, #50	; 0x32
 80116ec:	4a09      	ldr	r2, [pc, #36]	; (8011714 <UART_SetConfig+0x38c>)
 80116ee:	fba2 2303 	umull	r2, r3, r2, r3
 80116f2:	095b      	lsrs	r3, r3, #5
 80116f4:	f003 020f 	and.w	r2, r3, #15
 80116f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80116fa:	681b      	ldr	r3, [r3, #0]
 80116fc:	4432      	add	r2, r6
 80116fe:	609a      	str	r2, [r3, #8]
}
 8011700:	bf00      	nop
 8011702:	377c      	adds	r7, #124	; 0x7c
 8011704:	46bd      	mov	sp, r7
 8011706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801170a:	bf00      	nop
 801170c:	40011000 	.word	0x40011000
 8011710:	40011400 	.word	0x40011400
 8011714:	51eb851f 	.word	0x51eb851f

08011718 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8011718:	b580      	push	{r7, lr}
 801171a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 801171c:	4904      	ldr	r1, [pc, #16]	; (8011730 <MX_FATFS_Init+0x18>)
 801171e:	4805      	ldr	r0, [pc, #20]	; (8011734 <MX_FATFS_Init+0x1c>)
 8011720:	f000 f8b0 	bl	8011884 <FATFS_LinkDriver>
 8011724:	4603      	mov	r3, r0
 8011726:	461a      	mov	r2, r3
 8011728:	4b03      	ldr	r3, [pc, #12]	; (8011738 <MX_FATFS_Init+0x20>)
 801172a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 801172c:	bf00      	nop
 801172e:	bd80      	pop	{r7, pc}
 8011730:	20006138 	.word	0x20006138
 8011734:	200000d4 	.word	0x200000d4
 8011738:	2000613c 	.word	0x2000613c

0801173c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 801173c:	b480      	push	{r7}
 801173e:	b083      	sub	sp, #12
 8011740:	af00      	add	r7, sp, #0
 8011742:	4603      	mov	r3, r0
 8011744:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8011746:	4b06      	ldr	r3, [pc, #24]	; (8011760 <USER_initialize+0x24>)
 8011748:	2201      	movs	r2, #1
 801174a:	701a      	strb	r2, [r3, #0]
    return Stat;
 801174c:	4b04      	ldr	r3, [pc, #16]	; (8011760 <USER_initialize+0x24>)
 801174e:	781b      	ldrb	r3, [r3, #0]
 8011750:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8011752:	4618      	mov	r0, r3
 8011754:	370c      	adds	r7, #12
 8011756:	46bd      	mov	sp, r7
 8011758:	f85d 7b04 	ldr.w	r7, [sp], #4
 801175c:	4770      	bx	lr
 801175e:	bf00      	nop
 8011760:	200000d1 	.word	0x200000d1

08011764 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8011764:	b480      	push	{r7}
 8011766:	b083      	sub	sp, #12
 8011768:	af00      	add	r7, sp, #0
 801176a:	4603      	mov	r3, r0
 801176c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 801176e:	4b06      	ldr	r3, [pc, #24]	; (8011788 <USER_status+0x24>)
 8011770:	2201      	movs	r2, #1
 8011772:	701a      	strb	r2, [r3, #0]
    return Stat;
 8011774:	4b04      	ldr	r3, [pc, #16]	; (8011788 <USER_status+0x24>)
 8011776:	781b      	ldrb	r3, [r3, #0]
 8011778:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 801177a:	4618      	mov	r0, r3
 801177c:	370c      	adds	r7, #12
 801177e:	46bd      	mov	sp, r7
 8011780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011784:	4770      	bx	lr
 8011786:	bf00      	nop
 8011788:	200000d1 	.word	0x200000d1

0801178c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 801178c:	b480      	push	{r7}
 801178e:	b085      	sub	sp, #20
 8011790:	af00      	add	r7, sp, #0
 8011792:	60b9      	str	r1, [r7, #8]
 8011794:	607a      	str	r2, [r7, #4]
 8011796:	603b      	str	r3, [r7, #0]
 8011798:	4603      	mov	r3, r0
 801179a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 801179c:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 801179e:	4618      	mov	r0, r3
 80117a0:	3714      	adds	r7, #20
 80117a2:	46bd      	mov	sp, r7
 80117a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117a8:	4770      	bx	lr

080117aa <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80117aa:	b480      	push	{r7}
 80117ac:	b085      	sub	sp, #20
 80117ae:	af00      	add	r7, sp, #0
 80117b0:	60b9      	str	r1, [r7, #8]
 80117b2:	607a      	str	r2, [r7, #4]
 80117b4:	603b      	str	r3, [r7, #0]
 80117b6:	4603      	mov	r3, r0
 80117b8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 80117ba:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 80117bc:	4618      	mov	r0, r3
 80117be:	3714      	adds	r7, #20
 80117c0:	46bd      	mov	sp, r7
 80117c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117c6:	4770      	bx	lr

080117c8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80117c8:	b480      	push	{r7}
 80117ca:	b085      	sub	sp, #20
 80117cc:	af00      	add	r7, sp, #0
 80117ce:	4603      	mov	r3, r0
 80117d0:	603a      	str	r2, [r7, #0]
 80117d2:	71fb      	strb	r3, [r7, #7]
 80117d4:	460b      	mov	r3, r1
 80117d6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 80117d8:	2301      	movs	r3, #1
 80117da:	73fb      	strb	r3, [r7, #15]
    return res;
 80117dc:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 80117de:	4618      	mov	r0, r3
 80117e0:	3714      	adds	r7, #20
 80117e2:	46bd      	mov	sp, r7
 80117e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117e8:	4770      	bx	lr
	...

080117ec <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80117ec:	b480      	push	{r7}
 80117ee:	b087      	sub	sp, #28
 80117f0:	af00      	add	r7, sp, #0
 80117f2:	60f8      	str	r0, [r7, #12]
 80117f4:	60b9      	str	r1, [r7, #8]
 80117f6:	4613      	mov	r3, r2
 80117f8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80117fa:	2301      	movs	r3, #1
 80117fc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80117fe:	2300      	movs	r3, #0
 8011800:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011802:	4b1f      	ldr	r3, [pc, #124]	; (8011880 <FATFS_LinkDriverEx+0x94>)
 8011804:	7a5b      	ldrb	r3, [r3, #9]
 8011806:	b2db      	uxtb	r3, r3
 8011808:	2b00      	cmp	r3, #0
 801180a:	d131      	bne.n	8011870 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801180c:	4b1c      	ldr	r3, [pc, #112]	; (8011880 <FATFS_LinkDriverEx+0x94>)
 801180e:	7a5b      	ldrb	r3, [r3, #9]
 8011810:	b2db      	uxtb	r3, r3
 8011812:	461a      	mov	r2, r3
 8011814:	4b1a      	ldr	r3, [pc, #104]	; (8011880 <FATFS_LinkDriverEx+0x94>)
 8011816:	2100      	movs	r1, #0
 8011818:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801181a:	4b19      	ldr	r3, [pc, #100]	; (8011880 <FATFS_LinkDriverEx+0x94>)
 801181c:	7a5b      	ldrb	r3, [r3, #9]
 801181e:	b2db      	uxtb	r3, r3
 8011820:	4a17      	ldr	r2, [pc, #92]	; (8011880 <FATFS_LinkDriverEx+0x94>)
 8011822:	009b      	lsls	r3, r3, #2
 8011824:	4413      	add	r3, r2
 8011826:	68fa      	ldr	r2, [r7, #12]
 8011828:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801182a:	4b15      	ldr	r3, [pc, #84]	; (8011880 <FATFS_LinkDriverEx+0x94>)
 801182c:	7a5b      	ldrb	r3, [r3, #9]
 801182e:	b2db      	uxtb	r3, r3
 8011830:	461a      	mov	r2, r3
 8011832:	4b13      	ldr	r3, [pc, #76]	; (8011880 <FATFS_LinkDriverEx+0x94>)
 8011834:	4413      	add	r3, r2
 8011836:	79fa      	ldrb	r2, [r7, #7]
 8011838:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801183a:	4b11      	ldr	r3, [pc, #68]	; (8011880 <FATFS_LinkDriverEx+0x94>)
 801183c:	7a5b      	ldrb	r3, [r3, #9]
 801183e:	b2db      	uxtb	r3, r3
 8011840:	1c5a      	adds	r2, r3, #1
 8011842:	b2d1      	uxtb	r1, r2
 8011844:	4a0e      	ldr	r2, [pc, #56]	; (8011880 <FATFS_LinkDriverEx+0x94>)
 8011846:	7251      	strb	r1, [r2, #9]
 8011848:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801184a:	7dbb      	ldrb	r3, [r7, #22]
 801184c:	3330      	adds	r3, #48	; 0x30
 801184e:	b2da      	uxtb	r2, r3
 8011850:	68bb      	ldr	r3, [r7, #8]
 8011852:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011854:	68bb      	ldr	r3, [r7, #8]
 8011856:	3301      	adds	r3, #1
 8011858:	223a      	movs	r2, #58	; 0x3a
 801185a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801185c:	68bb      	ldr	r3, [r7, #8]
 801185e:	3302      	adds	r3, #2
 8011860:	222f      	movs	r2, #47	; 0x2f
 8011862:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011864:	68bb      	ldr	r3, [r7, #8]
 8011866:	3303      	adds	r3, #3
 8011868:	2200      	movs	r2, #0
 801186a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801186c:	2300      	movs	r3, #0
 801186e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011870:	7dfb      	ldrb	r3, [r7, #23]
}
 8011872:	4618      	mov	r0, r3
 8011874:	371c      	adds	r7, #28
 8011876:	46bd      	mov	sp, r7
 8011878:	f85d 7b04 	ldr.w	r7, [sp], #4
 801187c:	4770      	bx	lr
 801187e:	bf00      	nop
 8011880:	20000724 	.word	0x20000724

08011884 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011884:	b580      	push	{r7, lr}
 8011886:	b082      	sub	sp, #8
 8011888:	af00      	add	r7, sp, #0
 801188a:	6078      	str	r0, [r7, #4]
 801188c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801188e:	2200      	movs	r2, #0
 8011890:	6839      	ldr	r1, [r7, #0]
 8011892:	6878      	ldr	r0, [r7, #4]
 8011894:	f7ff ffaa 	bl	80117ec <FATFS_LinkDriverEx>
 8011898:	4603      	mov	r3, r0
}
 801189a:	4618      	mov	r0, r3
 801189c:	3708      	adds	r7, #8
 801189e:	46bd      	mov	sp, r7
 80118a0:	bd80      	pop	{r7, pc}
	...

080118a4 <__NVIC_SetPriority>:
{
 80118a4:	b480      	push	{r7}
 80118a6:	b083      	sub	sp, #12
 80118a8:	af00      	add	r7, sp, #0
 80118aa:	4603      	mov	r3, r0
 80118ac:	6039      	str	r1, [r7, #0]
 80118ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80118b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80118b4:	2b00      	cmp	r3, #0
 80118b6:	db0a      	blt.n	80118ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80118b8:	683b      	ldr	r3, [r7, #0]
 80118ba:	b2da      	uxtb	r2, r3
 80118bc:	490c      	ldr	r1, [pc, #48]	; (80118f0 <__NVIC_SetPriority+0x4c>)
 80118be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80118c2:	0112      	lsls	r2, r2, #4
 80118c4:	b2d2      	uxtb	r2, r2
 80118c6:	440b      	add	r3, r1
 80118c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80118cc:	e00a      	b.n	80118e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80118ce:	683b      	ldr	r3, [r7, #0]
 80118d0:	b2da      	uxtb	r2, r3
 80118d2:	4908      	ldr	r1, [pc, #32]	; (80118f4 <__NVIC_SetPriority+0x50>)
 80118d4:	79fb      	ldrb	r3, [r7, #7]
 80118d6:	f003 030f 	and.w	r3, r3, #15
 80118da:	3b04      	subs	r3, #4
 80118dc:	0112      	lsls	r2, r2, #4
 80118de:	b2d2      	uxtb	r2, r2
 80118e0:	440b      	add	r3, r1
 80118e2:	761a      	strb	r2, [r3, #24]
}
 80118e4:	bf00      	nop
 80118e6:	370c      	adds	r7, #12
 80118e8:	46bd      	mov	sp, r7
 80118ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ee:	4770      	bx	lr
 80118f0:	e000e100 	.word	0xe000e100
 80118f4:	e000ed00 	.word	0xe000ed00

080118f8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80118f8:	b580      	push	{r7, lr}
 80118fa:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80118fc:	4b05      	ldr	r3, [pc, #20]	; (8011914 <SysTick_Handler+0x1c>)
 80118fe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8011900:	f001 ff3c 	bl	801377c <xTaskGetSchedulerState>
 8011904:	4603      	mov	r3, r0
 8011906:	2b01      	cmp	r3, #1
 8011908:	d001      	beq.n	801190e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 801190a:	f002 fd25 	bl	8014358 <xPortSysTickHandler>
  }
}
 801190e:	bf00      	nop
 8011910:	bd80      	pop	{r7, pc}
 8011912:	bf00      	nop
 8011914:	e000e010 	.word	0xe000e010

08011918 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8011918:	b580      	push	{r7, lr}
 801191a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 801191c:	2100      	movs	r1, #0
 801191e:	f06f 0004 	mvn.w	r0, #4
 8011922:	f7ff ffbf 	bl	80118a4 <__NVIC_SetPriority>
#endif
}
 8011926:	bf00      	nop
 8011928:	bd80      	pop	{r7, pc}
	...

0801192c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 801192c:	b480      	push	{r7}
 801192e:	b083      	sub	sp, #12
 8011930:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011932:	f3ef 8305 	mrs	r3, IPSR
 8011936:	603b      	str	r3, [r7, #0]
  return(result);
 8011938:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801193a:	2b00      	cmp	r3, #0
 801193c:	d003      	beq.n	8011946 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 801193e:	f06f 0305 	mvn.w	r3, #5
 8011942:	607b      	str	r3, [r7, #4]
 8011944:	e00c      	b.n	8011960 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8011946:	4b0a      	ldr	r3, [pc, #40]	; (8011970 <osKernelInitialize+0x44>)
 8011948:	681b      	ldr	r3, [r3, #0]
 801194a:	2b00      	cmp	r3, #0
 801194c:	d105      	bne.n	801195a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801194e:	4b08      	ldr	r3, [pc, #32]	; (8011970 <osKernelInitialize+0x44>)
 8011950:	2201      	movs	r2, #1
 8011952:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8011954:	2300      	movs	r3, #0
 8011956:	607b      	str	r3, [r7, #4]
 8011958:	e002      	b.n	8011960 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 801195a:	f04f 33ff 	mov.w	r3, #4294967295
 801195e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8011960:	687b      	ldr	r3, [r7, #4]
}
 8011962:	4618      	mov	r0, r3
 8011964:	370c      	adds	r7, #12
 8011966:	46bd      	mov	sp, r7
 8011968:	f85d 7b04 	ldr.w	r7, [sp], #4
 801196c:	4770      	bx	lr
 801196e:	bf00      	nop
 8011970:	20000730 	.word	0x20000730

08011974 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8011974:	b580      	push	{r7, lr}
 8011976:	b082      	sub	sp, #8
 8011978:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801197a:	f3ef 8305 	mrs	r3, IPSR
 801197e:	603b      	str	r3, [r7, #0]
  return(result);
 8011980:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8011982:	2b00      	cmp	r3, #0
 8011984:	d003      	beq.n	801198e <osKernelStart+0x1a>
    stat = osErrorISR;
 8011986:	f06f 0305 	mvn.w	r3, #5
 801198a:	607b      	str	r3, [r7, #4]
 801198c:	e010      	b.n	80119b0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 801198e:	4b0b      	ldr	r3, [pc, #44]	; (80119bc <osKernelStart+0x48>)
 8011990:	681b      	ldr	r3, [r3, #0]
 8011992:	2b01      	cmp	r3, #1
 8011994:	d109      	bne.n	80119aa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8011996:	f7ff ffbf 	bl	8011918 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801199a:	4b08      	ldr	r3, [pc, #32]	; (80119bc <osKernelStart+0x48>)
 801199c:	2202      	movs	r2, #2
 801199e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80119a0:	f001 fa80 	bl	8012ea4 <vTaskStartScheduler>
      stat = osOK;
 80119a4:	2300      	movs	r3, #0
 80119a6:	607b      	str	r3, [r7, #4]
 80119a8:	e002      	b.n	80119b0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80119aa:	f04f 33ff 	mov.w	r3, #4294967295
 80119ae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80119b0:	687b      	ldr	r3, [r7, #4]
}
 80119b2:	4618      	mov	r0, r3
 80119b4:	3708      	adds	r7, #8
 80119b6:	46bd      	mov	sp, r7
 80119b8:	bd80      	pop	{r7, pc}
 80119ba:	bf00      	nop
 80119bc:	20000730 	.word	0x20000730

080119c0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80119c0:	b580      	push	{r7, lr}
 80119c2:	b08e      	sub	sp, #56	; 0x38
 80119c4:	af04      	add	r7, sp, #16
 80119c6:	60f8      	str	r0, [r7, #12]
 80119c8:	60b9      	str	r1, [r7, #8]
 80119ca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80119cc:	2300      	movs	r3, #0
 80119ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80119d0:	f3ef 8305 	mrs	r3, IPSR
 80119d4:	617b      	str	r3, [r7, #20]
  return(result);
 80119d6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d17e      	bne.n	8011ada <osThreadNew+0x11a>
 80119dc:	68fb      	ldr	r3, [r7, #12]
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d07b      	beq.n	8011ada <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80119e2:	2380      	movs	r3, #128	; 0x80
 80119e4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80119e6:	2318      	movs	r3, #24
 80119e8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80119ea:	2300      	movs	r3, #0
 80119ec:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80119ee:	f04f 33ff 	mov.w	r3, #4294967295
 80119f2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	2b00      	cmp	r3, #0
 80119f8:	d045      	beq.n	8011a86 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	681b      	ldr	r3, [r3, #0]
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	d002      	beq.n	8011a08 <osThreadNew+0x48>
        name = attr->name;
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	681b      	ldr	r3, [r3, #0]
 8011a06:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	699b      	ldr	r3, [r3, #24]
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d002      	beq.n	8011a16 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	699b      	ldr	r3, [r3, #24]
 8011a14:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8011a16:	69fb      	ldr	r3, [r7, #28]
 8011a18:	2b00      	cmp	r3, #0
 8011a1a:	d008      	beq.n	8011a2e <osThreadNew+0x6e>
 8011a1c:	69fb      	ldr	r3, [r7, #28]
 8011a1e:	2b38      	cmp	r3, #56	; 0x38
 8011a20:	d805      	bhi.n	8011a2e <osThreadNew+0x6e>
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	685b      	ldr	r3, [r3, #4]
 8011a26:	f003 0301 	and.w	r3, r3, #1
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d001      	beq.n	8011a32 <osThreadNew+0x72>
        return (NULL);
 8011a2e:	2300      	movs	r3, #0
 8011a30:	e054      	b.n	8011adc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8011a32:	687b      	ldr	r3, [r7, #4]
 8011a34:	695b      	ldr	r3, [r3, #20]
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d003      	beq.n	8011a42 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	695b      	ldr	r3, [r3, #20]
 8011a3e:	089b      	lsrs	r3, r3, #2
 8011a40:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	689b      	ldr	r3, [r3, #8]
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	d00e      	beq.n	8011a68 <osThreadNew+0xa8>
 8011a4a:	687b      	ldr	r3, [r7, #4]
 8011a4c:	68db      	ldr	r3, [r3, #12]
 8011a4e:	2bbb      	cmp	r3, #187	; 0xbb
 8011a50:	d90a      	bls.n	8011a68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	d006      	beq.n	8011a68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	695b      	ldr	r3, [r3, #20]
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d002      	beq.n	8011a68 <osThreadNew+0xa8>
        mem = 1;
 8011a62:	2301      	movs	r3, #1
 8011a64:	61bb      	str	r3, [r7, #24]
 8011a66:	e010      	b.n	8011a8a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	689b      	ldr	r3, [r3, #8]
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d10c      	bne.n	8011a8a <osThreadNew+0xca>
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	68db      	ldr	r3, [r3, #12]
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d108      	bne.n	8011a8a <osThreadNew+0xca>
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	691b      	ldr	r3, [r3, #16]
 8011a7c:	2b00      	cmp	r3, #0
 8011a7e:	d104      	bne.n	8011a8a <osThreadNew+0xca>
          mem = 0;
 8011a80:	2300      	movs	r3, #0
 8011a82:	61bb      	str	r3, [r7, #24]
 8011a84:	e001      	b.n	8011a8a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8011a86:	2300      	movs	r3, #0
 8011a88:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8011a8a:	69bb      	ldr	r3, [r7, #24]
 8011a8c:	2b01      	cmp	r3, #1
 8011a8e:	d110      	bne.n	8011ab2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8011a94:	687a      	ldr	r2, [r7, #4]
 8011a96:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8011a98:	9202      	str	r2, [sp, #8]
 8011a9a:	9301      	str	r3, [sp, #4]
 8011a9c:	69fb      	ldr	r3, [r7, #28]
 8011a9e:	9300      	str	r3, [sp, #0]
 8011aa0:	68bb      	ldr	r3, [r7, #8]
 8011aa2:	6a3a      	ldr	r2, [r7, #32]
 8011aa4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011aa6:	68f8      	ldr	r0, [r7, #12]
 8011aa8:	f000 fea8 	bl	80127fc <xTaskCreateStatic>
 8011aac:	4603      	mov	r3, r0
 8011aae:	613b      	str	r3, [r7, #16]
 8011ab0:	e013      	b.n	8011ada <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8011ab2:	69bb      	ldr	r3, [r7, #24]
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	d110      	bne.n	8011ada <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8011ab8:	6a3b      	ldr	r3, [r7, #32]
 8011aba:	b29a      	uxth	r2, r3
 8011abc:	f107 0310 	add.w	r3, r7, #16
 8011ac0:	9301      	str	r3, [sp, #4]
 8011ac2:	69fb      	ldr	r3, [r7, #28]
 8011ac4:	9300      	str	r3, [sp, #0]
 8011ac6:	68bb      	ldr	r3, [r7, #8]
 8011ac8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011aca:	68f8      	ldr	r0, [r7, #12]
 8011acc:	f000 fef3 	bl	80128b6 <xTaskCreate>
 8011ad0:	4603      	mov	r3, r0
 8011ad2:	2b01      	cmp	r3, #1
 8011ad4:	d001      	beq.n	8011ada <osThreadNew+0x11a>
            hTask = NULL;
 8011ad6:	2300      	movs	r3, #0
 8011ad8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8011ada:	693b      	ldr	r3, [r7, #16]
}
 8011adc:	4618      	mov	r0, r3
 8011ade:	3728      	adds	r7, #40	; 0x28
 8011ae0:	46bd      	mov	sp, r7
 8011ae2:	bd80      	pop	{r7, pc}

08011ae4 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 8011ae4:	b580      	push	{r7, lr}
 8011ae6:	b082      	sub	sp, #8
 8011ae8:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 8011aea:	f001 fe37 	bl	801375c <xTaskGetCurrentTaskHandle>
 8011aee:	6078      	str	r0, [r7, #4]

  return (id);
 8011af0:	687b      	ldr	r3, [r7, #4]
}
 8011af2:	4618      	mov	r0, r3
 8011af4:	3708      	adds	r7, #8
 8011af6:	46bd      	mov	sp, r7
 8011af8:	bd80      	pop	{r7, pc}
	...

08011afc <osThreadGetState>:

osThreadState_t osThreadGetState (osThreadId_t thread_id) {
 8011afc:	b580      	push	{r7, lr}
 8011afe:	b086      	sub	sp, #24
 8011b00:	af00      	add	r7, sp, #0
 8011b02:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011b08:	f3ef 8305 	mrs	r3, IPSR
 8011b0c:	60fb      	str	r3, [r7, #12]
  return(result);
 8011b0e:	68fb      	ldr	r3, [r7, #12]
  osThreadState_t state;

  if (IS_IRQ() || (hTask == NULL)) {
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	d102      	bne.n	8011b1a <osThreadGetState+0x1e>
 8011b14:	693b      	ldr	r3, [r7, #16]
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	d103      	bne.n	8011b22 <osThreadGetState+0x26>
    state = osThreadError;
 8011b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8011b1e:	617b      	str	r3, [r7, #20]
 8011b20:	e022      	b.n	8011b68 <osThreadGetState+0x6c>
  }
  else {
    switch (eTaskGetState (hTask)) {
 8011b22:	6938      	ldr	r0, [r7, #16]
 8011b24:	f001 f8c8 	bl	8012cb8 <eTaskGetState>
 8011b28:	4603      	mov	r3, r0
 8011b2a:	2b04      	cmp	r3, #4
 8011b2c:	d818      	bhi.n	8011b60 <osThreadGetState+0x64>
 8011b2e:	a201      	add	r2, pc, #4	; (adr r2, 8011b34 <osThreadGetState+0x38>)
 8011b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b34:	08011b49 	.word	0x08011b49
 8011b38:	08011b4f 	.word	0x08011b4f
 8011b3c:	08011b55 	.word	0x08011b55
 8011b40:	08011b55 	.word	0x08011b55
 8011b44:	08011b5b 	.word	0x08011b5b
      case eRunning:   state = osThreadRunning;    break;
 8011b48:	2302      	movs	r3, #2
 8011b4a:	617b      	str	r3, [r7, #20]
 8011b4c:	e00c      	b.n	8011b68 <osThreadGetState+0x6c>
      case eReady:     state = osThreadReady;      break;
 8011b4e:	2301      	movs	r3, #1
 8011b50:	617b      	str	r3, [r7, #20]
 8011b52:	e009      	b.n	8011b68 <osThreadGetState+0x6c>
      case eBlocked:
      case eSuspended: state = osThreadBlocked;    break;
 8011b54:	2303      	movs	r3, #3
 8011b56:	617b      	str	r3, [r7, #20]
 8011b58:	e006      	b.n	8011b68 <osThreadGetState+0x6c>
      case eDeleted:   state = osThreadTerminated; break;
 8011b5a:	2304      	movs	r3, #4
 8011b5c:	617b      	str	r3, [r7, #20]
 8011b5e:	e003      	b.n	8011b68 <osThreadGetState+0x6c>
      case eInvalid:
      default:         state = osThreadError;      break;
 8011b60:	f04f 33ff 	mov.w	r3, #4294967295
 8011b64:	617b      	str	r3, [r7, #20]
 8011b66:	bf00      	nop
    }
  }

  return (state);
 8011b68:	697b      	ldr	r3, [r7, #20]
}
 8011b6a:	4618      	mov	r0, r3
 8011b6c:	3718      	adds	r7, #24
 8011b6e:	46bd      	mov	sp, r7
 8011b70:	bd80      	pop	{r7, pc}
 8011b72:	bf00      	nop

08011b74 <osThreadResume>:
  }

  return (stat);
}

osStatus_t osThreadResume (osThreadId_t thread_id) {
 8011b74:	b580      	push	{r7, lr}
 8011b76:	b086      	sub	sp, #24
 8011b78:	af00      	add	r7, sp, #0
 8011b7a:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011b80:	f3ef 8305 	mrs	r3, IPSR
 8011b84:	60fb      	str	r3, [r7, #12]
  return(result);
 8011b86:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d003      	beq.n	8011b94 <osThreadResume+0x20>
    stat = osErrorISR;
 8011b8c:	f06f 0305 	mvn.w	r3, #5
 8011b90:	617b      	str	r3, [r7, #20]
 8011b92:	e00b      	b.n	8011bac <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 8011b94:	693b      	ldr	r3, [r7, #16]
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d103      	bne.n	8011ba2 <osThreadResume+0x2e>
    stat = osErrorParameter;
 8011b9a:	f06f 0303 	mvn.w	r3, #3
 8011b9e:	617b      	str	r3, [r7, #20]
 8011ba0:	e004      	b.n	8011bac <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 8011ba2:	2300      	movs	r3, #0
 8011ba4:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 8011ba6:	6938      	ldr	r0, [r7, #16]
 8011ba8:	f001 f91e 	bl	8012de8 <vTaskResume>
  }

  return (stat);
 8011bac:	697b      	ldr	r3, [r7, #20]
}
 8011bae:	4618      	mov	r0, r3
 8011bb0:	3718      	adds	r7, #24
 8011bb2:	46bd      	mov	sp, r7
 8011bb4:	bd80      	pop	{r7, pc}

08011bb6 <osThreadExit>:
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 8011bb6:	b580      	push	{r7, lr}
 8011bb8:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 8011bba:	2000      	movs	r0, #0
 8011bbc:	f000 ffd6 	bl	8012b6c <vTaskDelete>
#endif
  for (;;);
 8011bc0:	e7fe      	b.n	8011bc0 <osThreadExit+0xa>

08011bc2 <osThreadTerminate>:
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 8011bc2:	b580      	push	{r7, lr}
 8011bc4:	b086      	sub	sp, #24
 8011bc6:	af00      	add	r7, sp, #0
 8011bc8:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011bce:	f3ef 8305 	mrs	r3, IPSR
 8011bd2:	60bb      	str	r3, [r7, #8]
  return(result);
 8011bd4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	d003      	beq.n	8011be2 <osThreadTerminate+0x20>
    stat = osErrorISR;
 8011bda:	f06f 0305 	mvn.w	r3, #5
 8011bde:	617b      	str	r3, [r7, #20]
 8011be0:	e017      	b.n	8011c12 <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 8011be2:	693b      	ldr	r3, [r7, #16]
 8011be4:	2b00      	cmp	r3, #0
 8011be6:	d103      	bne.n	8011bf0 <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 8011be8:	f06f 0303 	mvn.w	r3, #3
 8011bec:	617b      	str	r3, [r7, #20]
 8011bee:	e010      	b.n	8011c12 <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 8011bf0:	6938      	ldr	r0, [r7, #16]
 8011bf2:	f001 f861 	bl	8012cb8 <eTaskGetState>
 8011bf6:	4603      	mov	r3, r0
 8011bf8:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 8011bfa:	7bfb      	ldrb	r3, [r7, #15]
 8011bfc:	2b04      	cmp	r3, #4
 8011bfe:	d005      	beq.n	8011c0c <osThreadTerminate+0x4a>
      stat = osOK;
 8011c00:	2300      	movs	r3, #0
 8011c02:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 8011c04:	6938      	ldr	r0, [r7, #16]
 8011c06:	f000 ffb1 	bl	8012b6c <vTaskDelete>
 8011c0a:	e002      	b.n	8011c12 <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 8011c0c:	f06f 0302 	mvn.w	r3, #2
 8011c10:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 8011c12:	697b      	ldr	r3, [r7, #20]
}
 8011c14:	4618      	mov	r0, r3
 8011c16:	3718      	adds	r7, #24
 8011c18:	46bd      	mov	sp, r7
 8011c1a:	bd80      	pop	{r7, pc}

08011c1c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8011c1c:	b580      	push	{r7, lr}
 8011c1e:	b084      	sub	sp, #16
 8011c20:	af00      	add	r7, sp, #0
 8011c22:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011c24:	f3ef 8305 	mrs	r3, IPSR
 8011c28:	60bb      	str	r3, [r7, #8]
  return(result);
 8011c2a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	d003      	beq.n	8011c38 <osDelay+0x1c>
    stat = osErrorISR;
 8011c30:	f06f 0305 	mvn.w	r3, #5
 8011c34:	60fb      	str	r3, [r7, #12]
 8011c36:	e007      	b.n	8011c48 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8011c38:	2300      	movs	r3, #0
 8011c3a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	d002      	beq.n	8011c48 <osDelay+0x2c>
      vTaskDelay(ticks);
 8011c42:	6878      	ldr	r0, [r7, #4]
 8011c44:	f001 f804 	bl	8012c50 <vTaskDelay>
    }
  }

  return (stat);
 8011c48:	68fb      	ldr	r3, [r7, #12]
}
 8011c4a:	4618      	mov	r0, r3
 8011c4c:	3710      	adds	r7, #16
 8011c4e:	46bd      	mov	sp, r7
 8011c50:	bd80      	pop	{r7, pc}
	...

08011c54 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8011c54:	b480      	push	{r7}
 8011c56:	b085      	sub	sp, #20
 8011c58:	af00      	add	r7, sp, #0
 8011c5a:	60f8      	str	r0, [r7, #12]
 8011c5c:	60b9      	str	r1, [r7, #8]
 8011c5e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8011c60:	68fb      	ldr	r3, [r7, #12]
 8011c62:	4a07      	ldr	r2, [pc, #28]	; (8011c80 <vApplicationGetIdleTaskMemory+0x2c>)
 8011c64:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8011c66:	68bb      	ldr	r3, [r7, #8]
 8011c68:	4a06      	ldr	r2, [pc, #24]	; (8011c84 <vApplicationGetIdleTaskMemory+0x30>)
 8011c6a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	2280      	movs	r2, #128	; 0x80
 8011c70:	601a      	str	r2, [r3, #0]
}
 8011c72:	bf00      	nop
 8011c74:	3714      	adds	r7, #20
 8011c76:	46bd      	mov	sp, r7
 8011c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c7c:	4770      	bx	lr
 8011c7e:	bf00      	nop
 8011c80:	20000734 	.word	0x20000734
 8011c84:	200007f0 	.word	0x200007f0

08011c88 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8011c88:	b480      	push	{r7}
 8011c8a:	b085      	sub	sp, #20
 8011c8c:	af00      	add	r7, sp, #0
 8011c8e:	60f8      	str	r0, [r7, #12]
 8011c90:	60b9      	str	r1, [r7, #8]
 8011c92:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8011c94:	68fb      	ldr	r3, [r7, #12]
 8011c96:	4a07      	ldr	r2, [pc, #28]	; (8011cb4 <vApplicationGetTimerTaskMemory+0x2c>)
 8011c98:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8011c9a:	68bb      	ldr	r3, [r7, #8]
 8011c9c:	4a06      	ldr	r2, [pc, #24]	; (8011cb8 <vApplicationGetTimerTaskMemory+0x30>)
 8011c9e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011ca6:	601a      	str	r2, [r3, #0]
}
 8011ca8:	bf00      	nop
 8011caa:	3714      	adds	r7, #20
 8011cac:	46bd      	mov	sp, r7
 8011cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cb2:	4770      	bx	lr
 8011cb4:	200009f0 	.word	0x200009f0
 8011cb8:	20000aac 	.word	0x20000aac

08011cbc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8011cbc:	b480      	push	{r7}
 8011cbe:	b083      	sub	sp, #12
 8011cc0:	af00      	add	r7, sp, #0
 8011cc2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011cc4:	687b      	ldr	r3, [r7, #4]
 8011cc6:	f103 0208 	add.w	r2, r3, #8
 8011cca:	687b      	ldr	r3, [r7, #4]
 8011ccc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8011cd4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	f103 0208 	add.w	r2, r3, #8
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	f103 0208 	add.w	r2, r3, #8
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	2200      	movs	r2, #0
 8011cee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8011cf0:	bf00      	nop
 8011cf2:	370c      	adds	r7, #12
 8011cf4:	46bd      	mov	sp, r7
 8011cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cfa:	4770      	bx	lr

08011cfc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8011cfc:	b480      	push	{r7}
 8011cfe:	b083      	sub	sp, #12
 8011d00:	af00      	add	r7, sp, #0
 8011d02:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	2200      	movs	r2, #0
 8011d08:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8011d0a:	bf00      	nop
 8011d0c:	370c      	adds	r7, #12
 8011d0e:	46bd      	mov	sp, r7
 8011d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d14:	4770      	bx	lr

08011d16 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011d16:	b480      	push	{r7}
 8011d18:	b085      	sub	sp, #20
 8011d1a:	af00      	add	r7, sp, #0
 8011d1c:	6078      	str	r0, [r7, #4]
 8011d1e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	685b      	ldr	r3, [r3, #4]
 8011d24:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8011d26:	683b      	ldr	r3, [r7, #0]
 8011d28:	68fa      	ldr	r2, [r7, #12]
 8011d2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011d2c:	68fb      	ldr	r3, [r7, #12]
 8011d2e:	689a      	ldr	r2, [r3, #8]
 8011d30:	683b      	ldr	r3, [r7, #0]
 8011d32:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8011d34:	68fb      	ldr	r3, [r7, #12]
 8011d36:	689b      	ldr	r3, [r3, #8]
 8011d38:	683a      	ldr	r2, [r7, #0]
 8011d3a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011d3c:	68fb      	ldr	r3, [r7, #12]
 8011d3e:	683a      	ldr	r2, [r7, #0]
 8011d40:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8011d42:	683b      	ldr	r3, [r7, #0]
 8011d44:	687a      	ldr	r2, [r7, #4]
 8011d46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	681b      	ldr	r3, [r3, #0]
 8011d4c:	1c5a      	adds	r2, r3, #1
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	601a      	str	r2, [r3, #0]
}
 8011d52:	bf00      	nop
 8011d54:	3714      	adds	r7, #20
 8011d56:	46bd      	mov	sp, r7
 8011d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d5c:	4770      	bx	lr

08011d5e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011d5e:	b480      	push	{r7}
 8011d60:	b085      	sub	sp, #20
 8011d62:	af00      	add	r7, sp, #0
 8011d64:	6078      	str	r0, [r7, #4]
 8011d66:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011d68:	683b      	ldr	r3, [r7, #0]
 8011d6a:	681b      	ldr	r3, [r3, #0]
 8011d6c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011d6e:	68bb      	ldr	r3, [r7, #8]
 8011d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d74:	d103      	bne.n	8011d7e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	691b      	ldr	r3, [r3, #16]
 8011d7a:	60fb      	str	r3, [r7, #12]
 8011d7c:	e00c      	b.n	8011d98 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	3308      	adds	r3, #8
 8011d82:	60fb      	str	r3, [r7, #12]
 8011d84:	e002      	b.n	8011d8c <vListInsert+0x2e>
 8011d86:	68fb      	ldr	r3, [r7, #12]
 8011d88:	685b      	ldr	r3, [r3, #4]
 8011d8a:	60fb      	str	r3, [r7, #12]
 8011d8c:	68fb      	ldr	r3, [r7, #12]
 8011d8e:	685b      	ldr	r3, [r3, #4]
 8011d90:	681b      	ldr	r3, [r3, #0]
 8011d92:	68ba      	ldr	r2, [r7, #8]
 8011d94:	429a      	cmp	r2, r3
 8011d96:	d2f6      	bcs.n	8011d86 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011d98:	68fb      	ldr	r3, [r7, #12]
 8011d9a:	685a      	ldr	r2, [r3, #4]
 8011d9c:	683b      	ldr	r3, [r7, #0]
 8011d9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011da0:	683b      	ldr	r3, [r7, #0]
 8011da2:	685b      	ldr	r3, [r3, #4]
 8011da4:	683a      	ldr	r2, [r7, #0]
 8011da6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011da8:	683b      	ldr	r3, [r7, #0]
 8011daa:	68fa      	ldr	r2, [r7, #12]
 8011dac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8011dae:	68fb      	ldr	r3, [r7, #12]
 8011db0:	683a      	ldr	r2, [r7, #0]
 8011db2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8011db4:	683b      	ldr	r3, [r7, #0]
 8011db6:	687a      	ldr	r2, [r7, #4]
 8011db8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	681b      	ldr	r3, [r3, #0]
 8011dbe:	1c5a      	adds	r2, r3, #1
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	601a      	str	r2, [r3, #0]
}
 8011dc4:	bf00      	nop
 8011dc6:	3714      	adds	r7, #20
 8011dc8:	46bd      	mov	sp, r7
 8011dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dce:	4770      	bx	lr

08011dd0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8011dd0:	b480      	push	{r7}
 8011dd2:	b085      	sub	sp, #20
 8011dd4:	af00      	add	r7, sp, #0
 8011dd6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	691b      	ldr	r3, [r3, #16]
 8011ddc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	685b      	ldr	r3, [r3, #4]
 8011de2:	687a      	ldr	r2, [r7, #4]
 8011de4:	6892      	ldr	r2, [r2, #8]
 8011de6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	689b      	ldr	r3, [r3, #8]
 8011dec:	687a      	ldr	r2, [r7, #4]
 8011dee:	6852      	ldr	r2, [r2, #4]
 8011df0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011df2:	68fb      	ldr	r3, [r7, #12]
 8011df4:	685b      	ldr	r3, [r3, #4]
 8011df6:	687a      	ldr	r2, [r7, #4]
 8011df8:	429a      	cmp	r2, r3
 8011dfa:	d103      	bne.n	8011e04 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	689a      	ldr	r2, [r3, #8]
 8011e00:	68fb      	ldr	r3, [r7, #12]
 8011e02:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	2200      	movs	r2, #0
 8011e08:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8011e0a:	68fb      	ldr	r3, [r7, #12]
 8011e0c:	681b      	ldr	r3, [r3, #0]
 8011e0e:	1e5a      	subs	r2, r3, #1
 8011e10:	68fb      	ldr	r3, [r7, #12]
 8011e12:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011e14:	68fb      	ldr	r3, [r7, #12]
 8011e16:	681b      	ldr	r3, [r3, #0]
}
 8011e18:	4618      	mov	r0, r3
 8011e1a:	3714      	adds	r7, #20
 8011e1c:	46bd      	mov	sp, r7
 8011e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e22:	4770      	bx	lr

08011e24 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011e24:	b580      	push	{r7, lr}
 8011e26:	b084      	sub	sp, #16
 8011e28:	af00      	add	r7, sp, #0
 8011e2a:	6078      	str	r0, [r7, #4]
 8011e2c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011e32:	68fb      	ldr	r3, [r7, #12]
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	d10a      	bne.n	8011e4e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8011e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e3c:	f383 8811 	msr	BASEPRI, r3
 8011e40:	f3bf 8f6f 	isb	sy
 8011e44:	f3bf 8f4f 	dsb	sy
 8011e48:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8011e4a:	bf00      	nop
 8011e4c:	e7fe      	b.n	8011e4c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8011e4e:	f002 f9f1 	bl	8014234 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011e52:	68fb      	ldr	r3, [r7, #12]
 8011e54:	681a      	ldr	r2, [r3, #0]
 8011e56:	68fb      	ldr	r3, [r7, #12]
 8011e58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011e5a:	68f9      	ldr	r1, [r7, #12]
 8011e5c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8011e5e:	fb01 f303 	mul.w	r3, r1, r3
 8011e62:	441a      	add	r2, r3
 8011e64:	68fb      	ldr	r3, [r7, #12]
 8011e66:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011e68:	68fb      	ldr	r3, [r7, #12]
 8011e6a:	2200      	movs	r2, #0
 8011e6c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011e6e:	68fb      	ldr	r3, [r7, #12]
 8011e70:	681a      	ldr	r2, [r3, #0]
 8011e72:	68fb      	ldr	r3, [r7, #12]
 8011e74:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011e76:	68fb      	ldr	r3, [r7, #12]
 8011e78:	681a      	ldr	r2, [r3, #0]
 8011e7a:	68fb      	ldr	r3, [r7, #12]
 8011e7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011e7e:	3b01      	subs	r3, #1
 8011e80:	68f9      	ldr	r1, [r7, #12]
 8011e82:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8011e84:	fb01 f303 	mul.w	r3, r1, r3
 8011e88:	441a      	add	r2, r3
 8011e8a:	68fb      	ldr	r3, [r7, #12]
 8011e8c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011e8e:	68fb      	ldr	r3, [r7, #12]
 8011e90:	22ff      	movs	r2, #255	; 0xff
 8011e92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8011e96:	68fb      	ldr	r3, [r7, #12]
 8011e98:	22ff      	movs	r2, #255	; 0xff
 8011e9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8011e9e:	683b      	ldr	r3, [r7, #0]
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d114      	bne.n	8011ece <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011ea4:	68fb      	ldr	r3, [r7, #12]
 8011ea6:	691b      	ldr	r3, [r3, #16]
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d01a      	beq.n	8011ee2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011eac:	68fb      	ldr	r3, [r7, #12]
 8011eae:	3310      	adds	r3, #16
 8011eb0:	4618      	mov	r0, r3
 8011eb2:	f001 fa91 	bl	80133d8 <xTaskRemoveFromEventList>
 8011eb6:	4603      	mov	r3, r0
 8011eb8:	2b00      	cmp	r3, #0
 8011eba:	d012      	beq.n	8011ee2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011ebc:	4b0c      	ldr	r3, [pc, #48]	; (8011ef0 <xQueueGenericReset+0xcc>)
 8011ebe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011ec2:	601a      	str	r2, [r3, #0]
 8011ec4:	f3bf 8f4f 	dsb	sy
 8011ec8:	f3bf 8f6f 	isb	sy
 8011ecc:	e009      	b.n	8011ee2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011ece:	68fb      	ldr	r3, [r7, #12]
 8011ed0:	3310      	adds	r3, #16
 8011ed2:	4618      	mov	r0, r3
 8011ed4:	f7ff fef2 	bl	8011cbc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011ed8:	68fb      	ldr	r3, [r7, #12]
 8011eda:	3324      	adds	r3, #36	; 0x24
 8011edc:	4618      	mov	r0, r3
 8011ede:	f7ff feed 	bl	8011cbc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011ee2:	f002 f9d7 	bl	8014294 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011ee6:	2301      	movs	r3, #1
}
 8011ee8:	4618      	mov	r0, r3
 8011eea:	3710      	adds	r7, #16
 8011eec:	46bd      	mov	sp, r7
 8011eee:	bd80      	pop	{r7, pc}
 8011ef0:	e000ed04 	.word	0xe000ed04

08011ef4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8011ef4:	b580      	push	{r7, lr}
 8011ef6:	b08e      	sub	sp, #56	; 0x38
 8011ef8:	af02      	add	r7, sp, #8
 8011efa:	60f8      	str	r0, [r7, #12]
 8011efc:	60b9      	str	r1, [r7, #8]
 8011efe:	607a      	str	r2, [r7, #4]
 8011f00:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011f02:	68fb      	ldr	r3, [r7, #12]
 8011f04:	2b00      	cmp	r3, #0
 8011f06:	d10a      	bne.n	8011f1e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8011f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f0c:	f383 8811 	msr	BASEPRI, r3
 8011f10:	f3bf 8f6f 	isb	sy
 8011f14:	f3bf 8f4f 	dsb	sy
 8011f18:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8011f1a:	bf00      	nop
 8011f1c:	e7fe      	b.n	8011f1c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011f1e:	683b      	ldr	r3, [r7, #0]
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d10a      	bne.n	8011f3a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8011f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f28:	f383 8811 	msr	BASEPRI, r3
 8011f2c:	f3bf 8f6f 	isb	sy
 8011f30:	f3bf 8f4f 	dsb	sy
 8011f34:	627b      	str	r3, [r7, #36]	; 0x24
}
 8011f36:	bf00      	nop
 8011f38:	e7fe      	b.n	8011f38 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d002      	beq.n	8011f46 <xQueueGenericCreateStatic+0x52>
 8011f40:	68bb      	ldr	r3, [r7, #8]
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	d001      	beq.n	8011f4a <xQueueGenericCreateStatic+0x56>
 8011f46:	2301      	movs	r3, #1
 8011f48:	e000      	b.n	8011f4c <xQueueGenericCreateStatic+0x58>
 8011f4a:	2300      	movs	r3, #0
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	d10a      	bne.n	8011f66 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8011f50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f54:	f383 8811 	msr	BASEPRI, r3
 8011f58:	f3bf 8f6f 	isb	sy
 8011f5c:	f3bf 8f4f 	dsb	sy
 8011f60:	623b      	str	r3, [r7, #32]
}
 8011f62:	bf00      	nop
 8011f64:	e7fe      	b.n	8011f64 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	d102      	bne.n	8011f72 <xQueueGenericCreateStatic+0x7e>
 8011f6c:	68bb      	ldr	r3, [r7, #8]
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d101      	bne.n	8011f76 <xQueueGenericCreateStatic+0x82>
 8011f72:	2301      	movs	r3, #1
 8011f74:	e000      	b.n	8011f78 <xQueueGenericCreateStatic+0x84>
 8011f76:	2300      	movs	r3, #0
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d10a      	bne.n	8011f92 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8011f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f80:	f383 8811 	msr	BASEPRI, r3
 8011f84:	f3bf 8f6f 	isb	sy
 8011f88:	f3bf 8f4f 	dsb	sy
 8011f8c:	61fb      	str	r3, [r7, #28]
}
 8011f8e:	bf00      	nop
 8011f90:	e7fe      	b.n	8011f90 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8011f92:	2350      	movs	r3, #80	; 0x50
 8011f94:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8011f96:	697b      	ldr	r3, [r7, #20]
 8011f98:	2b50      	cmp	r3, #80	; 0x50
 8011f9a:	d00a      	beq.n	8011fb2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8011f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fa0:	f383 8811 	msr	BASEPRI, r3
 8011fa4:	f3bf 8f6f 	isb	sy
 8011fa8:	f3bf 8f4f 	dsb	sy
 8011fac:	61bb      	str	r3, [r7, #24]
}
 8011fae:	bf00      	nop
 8011fb0:	e7fe      	b.n	8011fb0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8011fb2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011fb4:	683b      	ldr	r3, [r7, #0]
 8011fb6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8011fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	d00d      	beq.n	8011fda <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8011fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fc0:	2201      	movs	r2, #1
 8011fc2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011fc6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8011fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fcc:	9300      	str	r3, [sp, #0]
 8011fce:	4613      	mov	r3, r2
 8011fd0:	687a      	ldr	r2, [r7, #4]
 8011fd2:	68b9      	ldr	r1, [r7, #8]
 8011fd4:	68f8      	ldr	r0, [r7, #12]
 8011fd6:	f000 f805 	bl	8011fe4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8011fdc:	4618      	mov	r0, r3
 8011fde:	3730      	adds	r7, #48	; 0x30
 8011fe0:	46bd      	mov	sp, r7
 8011fe2:	bd80      	pop	{r7, pc}

08011fe4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011fe4:	b580      	push	{r7, lr}
 8011fe6:	b084      	sub	sp, #16
 8011fe8:	af00      	add	r7, sp, #0
 8011fea:	60f8      	str	r0, [r7, #12]
 8011fec:	60b9      	str	r1, [r7, #8]
 8011fee:	607a      	str	r2, [r7, #4]
 8011ff0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8011ff2:	68bb      	ldr	r3, [r7, #8]
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d103      	bne.n	8012000 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011ff8:	69bb      	ldr	r3, [r7, #24]
 8011ffa:	69ba      	ldr	r2, [r7, #24]
 8011ffc:	601a      	str	r2, [r3, #0]
 8011ffe:	e002      	b.n	8012006 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8012000:	69bb      	ldr	r3, [r7, #24]
 8012002:	687a      	ldr	r2, [r7, #4]
 8012004:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8012006:	69bb      	ldr	r3, [r7, #24]
 8012008:	68fa      	ldr	r2, [r7, #12]
 801200a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 801200c:	69bb      	ldr	r3, [r7, #24]
 801200e:	68ba      	ldr	r2, [r7, #8]
 8012010:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8012012:	2101      	movs	r1, #1
 8012014:	69b8      	ldr	r0, [r7, #24]
 8012016:	f7ff ff05 	bl	8011e24 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 801201a:	69bb      	ldr	r3, [r7, #24]
 801201c:	78fa      	ldrb	r2, [r7, #3]
 801201e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8012022:	bf00      	nop
 8012024:	3710      	adds	r7, #16
 8012026:	46bd      	mov	sp, r7
 8012028:	bd80      	pop	{r7, pc}
	...

0801202c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 801202c:	b580      	push	{r7, lr}
 801202e:	b08e      	sub	sp, #56	; 0x38
 8012030:	af00      	add	r7, sp, #0
 8012032:	60f8      	str	r0, [r7, #12]
 8012034:	60b9      	str	r1, [r7, #8]
 8012036:	607a      	str	r2, [r7, #4]
 8012038:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801203a:	2300      	movs	r3, #0
 801203c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801203e:	68fb      	ldr	r3, [r7, #12]
 8012040:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8012042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012044:	2b00      	cmp	r3, #0
 8012046:	d10a      	bne.n	801205e <xQueueGenericSend+0x32>
	__asm volatile
 8012048:	f04f 0350 	mov.w	r3, #80	; 0x50
 801204c:	f383 8811 	msr	BASEPRI, r3
 8012050:	f3bf 8f6f 	isb	sy
 8012054:	f3bf 8f4f 	dsb	sy
 8012058:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801205a:	bf00      	nop
 801205c:	e7fe      	b.n	801205c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801205e:	68bb      	ldr	r3, [r7, #8]
 8012060:	2b00      	cmp	r3, #0
 8012062:	d103      	bne.n	801206c <xQueueGenericSend+0x40>
 8012064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012068:	2b00      	cmp	r3, #0
 801206a:	d101      	bne.n	8012070 <xQueueGenericSend+0x44>
 801206c:	2301      	movs	r3, #1
 801206e:	e000      	b.n	8012072 <xQueueGenericSend+0x46>
 8012070:	2300      	movs	r3, #0
 8012072:	2b00      	cmp	r3, #0
 8012074:	d10a      	bne.n	801208c <xQueueGenericSend+0x60>
	__asm volatile
 8012076:	f04f 0350 	mov.w	r3, #80	; 0x50
 801207a:	f383 8811 	msr	BASEPRI, r3
 801207e:	f3bf 8f6f 	isb	sy
 8012082:	f3bf 8f4f 	dsb	sy
 8012086:	627b      	str	r3, [r7, #36]	; 0x24
}
 8012088:	bf00      	nop
 801208a:	e7fe      	b.n	801208a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801208c:	683b      	ldr	r3, [r7, #0]
 801208e:	2b02      	cmp	r3, #2
 8012090:	d103      	bne.n	801209a <xQueueGenericSend+0x6e>
 8012092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012096:	2b01      	cmp	r3, #1
 8012098:	d101      	bne.n	801209e <xQueueGenericSend+0x72>
 801209a:	2301      	movs	r3, #1
 801209c:	e000      	b.n	80120a0 <xQueueGenericSend+0x74>
 801209e:	2300      	movs	r3, #0
 80120a0:	2b00      	cmp	r3, #0
 80120a2:	d10a      	bne.n	80120ba <xQueueGenericSend+0x8e>
	__asm volatile
 80120a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80120a8:	f383 8811 	msr	BASEPRI, r3
 80120ac:	f3bf 8f6f 	isb	sy
 80120b0:	f3bf 8f4f 	dsb	sy
 80120b4:	623b      	str	r3, [r7, #32]
}
 80120b6:	bf00      	nop
 80120b8:	e7fe      	b.n	80120b8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80120ba:	f001 fb5f 	bl	801377c <xTaskGetSchedulerState>
 80120be:	4603      	mov	r3, r0
 80120c0:	2b00      	cmp	r3, #0
 80120c2:	d102      	bne.n	80120ca <xQueueGenericSend+0x9e>
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d101      	bne.n	80120ce <xQueueGenericSend+0xa2>
 80120ca:	2301      	movs	r3, #1
 80120cc:	e000      	b.n	80120d0 <xQueueGenericSend+0xa4>
 80120ce:	2300      	movs	r3, #0
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	d10a      	bne.n	80120ea <xQueueGenericSend+0xbe>
	__asm volatile
 80120d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80120d8:	f383 8811 	msr	BASEPRI, r3
 80120dc:	f3bf 8f6f 	isb	sy
 80120e0:	f3bf 8f4f 	dsb	sy
 80120e4:	61fb      	str	r3, [r7, #28]
}
 80120e6:	bf00      	nop
 80120e8:	e7fe      	b.n	80120e8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80120ea:	f002 f8a3 	bl	8014234 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80120ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80120f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80120f6:	429a      	cmp	r2, r3
 80120f8:	d302      	bcc.n	8012100 <xQueueGenericSend+0xd4>
 80120fa:	683b      	ldr	r3, [r7, #0]
 80120fc:	2b02      	cmp	r3, #2
 80120fe:	d129      	bne.n	8012154 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012100:	683a      	ldr	r2, [r7, #0]
 8012102:	68b9      	ldr	r1, [r7, #8]
 8012104:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012106:	f000 fa0b 	bl	8012520 <prvCopyDataToQueue>
 801210a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801210c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801210e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012110:	2b00      	cmp	r3, #0
 8012112:	d010      	beq.n	8012136 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012116:	3324      	adds	r3, #36	; 0x24
 8012118:	4618      	mov	r0, r3
 801211a:	f001 f95d 	bl	80133d8 <xTaskRemoveFromEventList>
 801211e:	4603      	mov	r3, r0
 8012120:	2b00      	cmp	r3, #0
 8012122:	d013      	beq.n	801214c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8012124:	4b3f      	ldr	r3, [pc, #252]	; (8012224 <xQueueGenericSend+0x1f8>)
 8012126:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801212a:	601a      	str	r2, [r3, #0]
 801212c:	f3bf 8f4f 	dsb	sy
 8012130:	f3bf 8f6f 	isb	sy
 8012134:	e00a      	b.n	801214c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8012136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012138:	2b00      	cmp	r3, #0
 801213a:	d007      	beq.n	801214c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801213c:	4b39      	ldr	r3, [pc, #228]	; (8012224 <xQueueGenericSend+0x1f8>)
 801213e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012142:	601a      	str	r2, [r3, #0]
 8012144:	f3bf 8f4f 	dsb	sy
 8012148:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801214c:	f002 f8a2 	bl	8014294 <vPortExitCritical>
				return pdPASS;
 8012150:	2301      	movs	r3, #1
 8012152:	e063      	b.n	801221c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	2b00      	cmp	r3, #0
 8012158:	d103      	bne.n	8012162 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801215a:	f002 f89b 	bl	8014294 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801215e:	2300      	movs	r3, #0
 8012160:	e05c      	b.n	801221c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012162:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012164:	2b00      	cmp	r3, #0
 8012166:	d106      	bne.n	8012176 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012168:	f107 0314 	add.w	r3, r7, #20
 801216c:	4618      	mov	r0, r3
 801216e:	f001 f997 	bl	80134a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012172:	2301      	movs	r3, #1
 8012174:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012176:	f002 f88d 	bl	8014294 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801217a:	f000 ff03 	bl	8012f84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801217e:	f002 f859 	bl	8014234 <vPortEnterCritical>
 8012182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012184:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012188:	b25b      	sxtb	r3, r3
 801218a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801218e:	d103      	bne.n	8012198 <xQueueGenericSend+0x16c>
 8012190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012192:	2200      	movs	r2, #0
 8012194:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8012198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801219a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801219e:	b25b      	sxtb	r3, r3
 80121a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80121a4:	d103      	bne.n	80121ae <xQueueGenericSend+0x182>
 80121a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121a8:	2200      	movs	r2, #0
 80121aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80121ae:	f002 f871 	bl	8014294 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80121b2:	1d3a      	adds	r2, r7, #4
 80121b4:	f107 0314 	add.w	r3, r7, #20
 80121b8:	4611      	mov	r1, r2
 80121ba:	4618      	mov	r0, r3
 80121bc:	f001 f986 	bl	80134cc <xTaskCheckForTimeOut>
 80121c0:	4603      	mov	r3, r0
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	d124      	bne.n	8012210 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80121c6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80121c8:	f000 faa2 	bl	8012710 <prvIsQueueFull>
 80121cc:	4603      	mov	r3, r0
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	d018      	beq.n	8012204 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80121d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121d4:	3310      	adds	r3, #16
 80121d6:	687a      	ldr	r2, [r7, #4]
 80121d8:	4611      	mov	r1, r2
 80121da:	4618      	mov	r0, r3
 80121dc:	f001 f8ac 	bl	8013338 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80121e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80121e2:	f000 fa2d 	bl	8012640 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80121e6:	f000 fedb 	bl	8012fa0 <xTaskResumeAll>
 80121ea:	4603      	mov	r3, r0
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	f47f af7c 	bne.w	80120ea <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80121f2:	4b0c      	ldr	r3, [pc, #48]	; (8012224 <xQueueGenericSend+0x1f8>)
 80121f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80121f8:	601a      	str	r2, [r3, #0]
 80121fa:	f3bf 8f4f 	dsb	sy
 80121fe:	f3bf 8f6f 	isb	sy
 8012202:	e772      	b.n	80120ea <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8012204:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012206:	f000 fa1b 	bl	8012640 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801220a:	f000 fec9 	bl	8012fa0 <xTaskResumeAll>
 801220e:	e76c      	b.n	80120ea <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8012210:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012212:	f000 fa15 	bl	8012640 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012216:	f000 fec3 	bl	8012fa0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801221a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 801221c:	4618      	mov	r0, r3
 801221e:	3738      	adds	r7, #56	; 0x38
 8012220:	46bd      	mov	sp, r7
 8012222:	bd80      	pop	{r7, pc}
 8012224:	e000ed04 	.word	0xe000ed04

08012228 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8012228:	b580      	push	{r7, lr}
 801222a:	b090      	sub	sp, #64	; 0x40
 801222c:	af00      	add	r7, sp, #0
 801222e:	60f8      	str	r0, [r7, #12]
 8012230:	60b9      	str	r1, [r7, #8]
 8012232:	607a      	str	r2, [r7, #4]
 8012234:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012236:	68fb      	ldr	r3, [r7, #12]
 8012238:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 801223a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801223c:	2b00      	cmp	r3, #0
 801223e:	d10a      	bne.n	8012256 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8012240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012244:	f383 8811 	msr	BASEPRI, r3
 8012248:	f3bf 8f6f 	isb	sy
 801224c:	f3bf 8f4f 	dsb	sy
 8012250:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8012252:	bf00      	nop
 8012254:	e7fe      	b.n	8012254 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012256:	68bb      	ldr	r3, [r7, #8]
 8012258:	2b00      	cmp	r3, #0
 801225a:	d103      	bne.n	8012264 <xQueueGenericSendFromISR+0x3c>
 801225c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801225e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012260:	2b00      	cmp	r3, #0
 8012262:	d101      	bne.n	8012268 <xQueueGenericSendFromISR+0x40>
 8012264:	2301      	movs	r3, #1
 8012266:	e000      	b.n	801226a <xQueueGenericSendFromISR+0x42>
 8012268:	2300      	movs	r3, #0
 801226a:	2b00      	cmp	r3, #0
 801226c:	d10a      	bne.n	8012284 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 801226e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012272:	f383 8811 	msr	BASEPRI, r3
 8012276:	f3bf 8f6f 	isb	sy
 801227a:	f3bf 8f4f 	dsb	sy
 801227e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8012280:	bf00      	nop
 8012282:	e7fe      	b.n	8012282 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012284:	683b      	ldr	r3, [r7, #0]
 8012286:	2b02      	cmp	r3, #2
 8012288:	d103      	bne.n	8012292 <xQueueGenericSendFromISR+0x6a>
 801228a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801228c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801228e:	2b01      	cmp	r3, #1
 8012290:	d101      	bne.n	8012296 <xQueueGenericSendFromISR+0x6e>
 8012292:	2301      	movs	r3, #1
 8012294:	e000      	b.n	8012298 <xQueueGenericSendFromISR+0x70>
 8012296:	2300      	movs	r3, #0
 8012298:	2b00      	cmp	r3, #0
 801229a:	d10a      	bne.n	80122b2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 801229c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122a0:	f383 8811 	msr	BASEPRI, r3
 80122a4:	f3bf 8f6f 	isb	sy
 80122a8:	f3bf 8f4f 	dsb	sy
 80122ac:	623b      	str	r3, [r7, #32]
}
 80122ae:	bf00      	nop
 80122b0:	e7fe      	b.n	80122b0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80122b2:	f002 f8a1 	bl	80143f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80122b6:	f3ef 8211 	mrs	r2, BASEPRI
 80122ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122be:	f383 8811 	msr	BASEPRI, r3
 80122c2:	f3bf 8f6f 	isb	sy
 80122c6:	f3bf 8f4f 	dsb	sy
 80122ca:	61fa      	str	r2, [r7, #28]
 80122cc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80122ce:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80122d0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80122d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80122d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80122d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80122d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80122da:	429a      	cmp	r2, r3
 80122dc:	d302      	bcc.n	80122e4 <xQueueGenericSendFromISR+0xbc>
 80122de:	683b      	ldr	r3, [r7, #0]
 80122e0:	2b02      	cmp	r3, #2
 80122e2:	d12f      	bne.n	8012344 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80122e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80122e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80122ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80122ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80122f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80122f2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80122f4:	683a      	ldr	r2, [r7, #0]
 80122f6:	68b9      	ldr	r1, [r7, #8]
 80122f8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80122fa:	f000 f911 	bl	8012520 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80122fe:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8012302:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012306:	d112      	bne.n	801232e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012308:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801230a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801230c:	2b00      	cmp	r3, #0
 801230e:	d016      	beq.n	801233e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012310:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012312:	3324      	adds	r3, #36	; 0x24
 8012314:	4618      	mov	r0, r3
 8012316:	f001 f85f 	bl	80133d8 <xTaskRemoveFromEventList>
 801231a:	4603      	mov	r3, r0
 801231c:	2b00      	cmp	r3, #0
 801231e:	d00e      	beq.n	801233e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	2b00      	cmp	r3, #0
 8012324:	d00b      	beq.n	801233e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	2201      	movs	r2, #1
 801232a:	601a      	str	r2, [r3, #0]
 801232c:	e007      	b.n	801233e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801232e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8012332:	3301      	adds	r3, #1
 8012334:	b2db      	uxtb	r3, r3
 8012336:	b25a      	sxtb	r2, r3
 8012338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801233a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 801233e:	2301      	movs	r3, #1
 8012340:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8012342:	e001      	b.n	8012348 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012344:	2300      	movs	r3, #0
 8012346:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801234a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 801234c:	697b      	ldr	r3, [r7, #20]
 801234e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8012352:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012354:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8012356:	4618      	mov	r0, r3
 8012358:	3740      	adds	r7, #64	; 0x40
 801235a:	46bd      	mov	sp, r7
 801235c:	bd80      	pop	{r7, pc}
	...

08012360 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8012360:	b580      	push	{r7, lr}
 8012362:	b08c      	sub	sp, #48	; 0x30
 8012364:	af00      	add	r7, sp, #0
 8012366:	60f8      	str	r0, [r7, #12]
 8012368:	60b9      	str	r1, [r7, #8]
 801236a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801236c:	2300      	movs	r3, #0
 801236e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012370:	68fb      	ldr	r3, [r7, #12]
 8012372:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012376:	2b00      	cmp	r3, #0
 8012378:	d10a      	bne.n	8012390 <xQueueReceive+0x30>
	__asm volatile
 801237a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801237e:	f383 8811 	msr	BASEPRI, r3
 8012382:	f3bf 8f6f 	isb	sy
 8012386:	f3bf 8f4f 	dsb	sy
 801238a:	623b      	str	r3, [r7, #32]
}
 801238c:	bf00      	nop
 801238e:	e7fe      	b.n	801238e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012390:	68bb      	ldr	r3, [r7, #8]
 8012392:	2b00      	cmp	r3, #0
 8012394:	d103      	bne.n	801239e <xQueueReceive+0x3e>
 8012396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801239a:	2b00      	cmp	r3, #0
 801239c:	d101      	bne.n	80123a2 <xQueueReceive+0x42>
 801239e:	2301      	movs	r3, #1
 80123a0:	e000      	b.n	80123a4 <xQueueReceive+0x44>
 80123a2:	2300      	movs	r3, #0
 80123a4:	2b00      	cmp	r3, #0
 80123a6:	d10a      	bne.n	80123be <xQueueReceive+0x5e>
	__asm volatile
 80123a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80123ac:	f383 8811 	msr	BASEPRI, r3
 80123b0:	f3bf 8f6f 	isb	sy
 80123b4:	f3bf 8f4f 	dsb	sy
 80123b8:	61fb      	str	r3, [r7, #28]
}
 80123ba:	bf00      	nop
 80123bc:	e7fe      	b.n	80123bc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80123be:	f001 f9dd 	bl	801377c <xTaskGetSchedulerState>
 80123c2:	4603      	mov	r3, r0
 80123c4:	2b00      	cmp	r3, #0
 80123c6:	d102      	bne.n	80123ce <xQueueReceive+0x6e>
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	d101      	bne.n	80123d2 <xQueueReceive+0x72>
 80123ce:	2301      	movs	r3, #1
 80123d0:	e000      	b.n	80123d4 <xQueueReceive+0x74>
 80123d2:	2300      	movs	r3, #0
 80123d4:	2b00      	cmp	r3, #0
 80123d6:	d10a      	bne.n	80123ee <xQueueReceive+0x8e>
	__asm volatile
 80123d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80123dc:	f383 8811 	msr	BASEPRI, r3
 80123e0:	f3bf 8f6f 	isb	sy
 80123e4:	f3bf 8f4f 	dsb	sy
 80123e8:	61bb      	str	r3, [r7, #24]
}
 80123ea:	bf00      	nop
 80123ec:	e7fe      	b.n	80123ec <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80123ee:	f001 ff21 	bl	8014234 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80123f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80123f6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80123f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	d01f      	beq.n	801243e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80123fe:	68b9      	ldr	r1, [r7, #8]
 8012400:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012402:	f000 f8f7 	bl	80125f4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012408:	1e5a      	subs	r2, r3, #1
 801240a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801240c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801240e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012410:	691b      	ldr	r3, [r3, #16]
 8012412:	2b00      	cmp	r3, #0
 8012414:	d00f      	beq.n	8012436 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012418:	3310      	adds	r3, #16
 801241a:	4618      	mov	r0, r3
 801241c:	f000 ffdc 	bl	80133d8 <xTaskRemoveFromEventList>
 8012420:	4603      	mov	r3, r0
 8012422:	2b00      	cmp	r3, #0
 8012424:	d007      	beq.n	8012436 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012426:	4b3d      	ldr	r3, [pc, #244]	; (801251c <xQueueReceive+0x1bc>)
 8012428:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801242c:	601a      	str	r2, [r3, #0]
 801242e:	f3bf 8f4f 	dsb	sy
 8012432:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012436:	f001 ff2d 	bl	8014294 <vPortExitCritical>
				return pdPASS;
 801243a:	2301      	movs	r3, #1
 801243c:	e069      	b.n	8012512 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	2b00      	cmp	r3, #0
 8012442:	d103      	bne.n	801244c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8012444:	f001 ff26 	bl	8014294 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012448:	2300      	movs	r3, #0
 801244a:	e062      	b.n	8012512 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 801244c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801244e:	2b00      	cmp	r3, #0
 8012450:	d106      	bne.n	8012460 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012452:	f107 0310 	add.w	r3, r7, #16
 8012456:	4618      	mov	r0, r3
 8012458:	f001 f822 	bl	80134a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801245c:	2301      	movs	r3, #1
 801245e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012460:	f001 ff18 	bl	8014294 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012464:	f000 fd8e 	bl	8012f84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012468:	f001 fee4 	bl	8014234 <vPortEnterCritical>
 801246c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801246e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012472:	b25b      	sxtb	r3, r3
 8012474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012478:	d103      	bne.n	8012482 <xQueueReceive+0x122>
 801247a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801247c:	2200      	movs	r2, #0
 801247e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8012482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012484:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012488:	b25b      	sxtb	r3, r3
 801248a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801248e:	d103      	bne.n	8012498 <xQueueReceive+0x138>
 8012490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012492:	2200      	movs	r2, #0
 8012494:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012498:	f001 fefc 	bl	8014294 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801249c:	1d3a      	adds	r2, r7, #4
 801249e:	f107 0310 	add.w	r3, r7, #16
 80124a2:	4611      	mov	r1, r2
 80124a4:	4618      	mov	r0, r3
 80124a6:	f001 f811 	bl	80134cc <xTaskCheckForTimeOut>
 80124aa:	4603      	mov	r3, r0
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d123      	bne.n	80124f8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80124b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80124b2:	f000 f917 	bl	80126e4 <prvIsQueueEmpty>
 80124b6:	4603      	mov	r3, r0
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	d017      	beq.n	80124ec <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80124bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80124be:	3324      	adds	r3, #36	; 0x24
 80124c0:	687a      	ldr	r2, [r7, #4]
 80124c2:	4611      	mov	r1, r2
 80124c4:	4618      	mov	r0, r3
 80124c6:	f000 ff37 	bl	8013338 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80124ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80124cc:	f000 f8b8 	bl	8012640 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80124d0:	f000 fd66 	bl	8012fa0 <xTaskResumeAll>
 80124d4:	4603      	mov	r3, r0
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d189      	bne.n	80123ee <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80124da:	4b10      	ldr	r3, [pc, #64]	; (801251c <xQueueReceive+0x1bc>)
 80124dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80124e0:	601a      	str	r2, [r3, #0]
 80124e2:	f3bf 8f4f 	dsb	sy
 80124e6:	f3bf 8f6f 	isb	sy
 80124ea:	e780      	b.n	80123ee <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80124ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80124ee:	f000 f8a7 	bl	8012640 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80124f2:	f000 fd55 	bl	8012fa0 <xTaskResumeAll>
 80124f6:	e77a      	b.n	80123ee <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80124f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80124fa:	f000 f8a1 	bl	8012640 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80124fe:	f000 fd4f 	bl	8012fa0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012502:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012504:	f000 f8ee 	bl	80126e4 <prvIsQueueEmpty>
 8012508:	4603      	mov	r3, r0
 801250a:	2b00      	cmp	r3, #0
 801250c:	f43f af6f 	beq.w	80123ee <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012510:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8012512:	4618      	mov	r0, r3
 8012514:	3730      	adds	r7, #48	; 0x30
 8012516:	46bd      	mov	sp, r7
 8012518:	bd80      	pop	{r7, pc}
 801251a:	bf00      	nop
 801251c:	e000ed04 	.word	0xe000ed04

08012520 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8012520:	b580      	push	{r7, lr}
 8012522:	b086      	sub	sp, #24
 8012524:	af00      	add	r7, sp, #0
 8012526:	60f8      	str	r0, [r7, #12]
 8012528:	60b9      	str	r1, [r7, #8]
 801252a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801252c:	2300      	movs	r3, #0
 801252e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012534:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8012536:	68fb      	ldr	r3, [r7, #12]
 8012538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801253a:	2b00      	cmp	r3, #0
 801253c:	d10d      	bne.n	801255a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801253e:	68fb      	ldr	r3, [r7, #12]
 8012540:	681b      	ldr	r3, [r3, #0]
 8012542:	2b00      	cmp	r3, #0
 8012544:	d14d      	bne.n	80125e2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8012546:	68fb      	ldr	r3, [r7, #12]
 8012548:	689b      	ldr	r3, [r3, #8]
 801254a:	4618      	mov	r0, r3
 801254c:	f001 f934 	bl	80137b8 <xTaskPriorityDisinherit>
 8012550:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8012552:	68fb      	ldr	r3, [r7, #12]
 8012554:	2200      	movs	r2, #0
 8012556:	609a      	str	r2, [r3, #8]
 8012558:	e043      	b.n	80125e2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	2b00      	cmp	r3, #0
 801255e:	d119      	bne.n	8012594 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012560:	68fb      	ldr	r3, [r7, #12]
 8012562:	6858      	ldr	r0, [r3, #4]
 8012564:	68fb      	ldr	r3, [r7, #12]
 8012566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012568:	461a      	mov	r2, r3
 801256a:	68b9      	ldr	r1, [r7, #8]
 801256c:	f003 fbb4 	bl	8015cd8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012570:	68fb      	ldr	r3, [r7, #12]
 8012572:	685a      	ldr	r2, [r3, #4]
 8012574:	68fb      	ldr	r3, [r7, #12]
 8012576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012578:	441a      	add	r2, r3
 801257a:	68fb      	ldr	r3, [r7, #12]
 801257c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801257e:	68fb      	ldr	r3, [r7, #12]
 8012580:	685a      	ldr	r2, [r3, #4]
 8012582:	68fb      	ldr	r3, [r7, #12]
 8012584:	689b      	ldr	r3, [r3, #8]
 8012586:	429a      	cmp	r2, r3
 8012588:	d32b      	bcc.n	80125e2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801258a:	68fb      	ldr	r3, [r7, #12]
 801258c:	681a      	ldr	r2, [r3, #0]
 801258e:	68fb      	ldr	r3, [r7, #12]
 8012590:	605a      	str	r2, [r3, #4]
 8012592:	e026      	b.n	80125e2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8012594:	68fb      	ldr	r3, [r7, #12]
 8012596:	68d8      	ldr	r0, [r3, #12]
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801259c:	461a      	mov	r2, r3
 801259e:	68b9      	ldr	r1, [r7, #8]
 80125a0:	f003 fb9a 	bl	8015cd8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80125a4:	68fb      	ldr	r3, [r7, #12]
 80125a6:	68da      	ldr	r2, [r3, #12]
 80125a8:	68fb      	ldr	r3, [r7, #12]
 80125aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80125ac:	425b      	negs	r3, r3
 80125ae:	441a      	add	r2, r3
 80125b0:	68fb      	ldr	r3, [r7, #12]
 80125b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80125b4:	68fb      	ldr	r3, [r7, #12]
 80125b6:	68da      	ldr	r2, [r3, #12]
 80125b8:	68fb      	ldr	r3, [r7, #12]
 80125ba:	681b      	ldr	r3, [r3, #0]
 80125bc:	429a      	cmp	r2, r3
 80125be:	d207      	bcs.n	80125d0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80125c0:	68fb      	ldr	r3, [r7, #12]
 80125c2:	689a      	ldr	r2, [r3, #8]
 80125c4:	68fb      	ldr	r3, [r7, #12]
 80125c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80125c8:	425b      	negs	r3, r3
 80125ca:	441a      	add	r2, r3
 80125cc:	68fb      	ldr	r3, [r7, #12]
 80125ce:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	2b02      	cmp	r3, #2
 80125d4:	d105      	bne.n	80125e2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80125d6:	693b      	ldr	r3, [r7, #16]
 80125d8:	2b00      	cmp	r3, #0
 80125da:	d002      	beq.n	80125e2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80125dc:	693b      	ldr	r3, [r7, #16]
 80125de:	3b01      	subs	r3, #1
 80125e0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80125e2:	693b      	ldr	r3, [r7, #16]
 80125e4:	1c5a      	adds	r2, r3, #1
 80125e6:	68fb      	ldr	r3, [r7, #12]
 80125e8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80125ea:	697b      	ldr	r3, [r7, #20]
}
 80125ec:	4618      	mov	r0, r3
 80125ee:	3718      	adds	r7, #24
 80125f0:	46bd      	mov	sp, r7
 80125f2:	bd80      	pop	{r7, pc}

080125f4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80125f4:	b580      	push	{r7, lr}
 80125f6:	b082      	sub	sp, #8
 80125f8:	af00      	add	r7, sp, #0
 80125fa:	6078      	str	r0, [r7, #4]
 80125fc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012602:	2b00      	cmp	r3, #0
 8012604:	d018      	beq.n	8012638 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	68da      	ldr	r2, [r3, #12]
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801260e:	441a      	add	r2, r3
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	68da      	ldr	r2, [r3, #12]
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	689b      	ldr	r3, [r3, #8]
 801261c:	429a      	cmp	r2, r3
 801261e:	d303      	bcc.n	8012628 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	681a      	ldr	r2, [r3, #0]
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	68d9      	ldr	r1, [r3, #12]
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012630:	461a      	mov	r2, r3
 8012632:	6838      	ldr	r0, [r7, #0]
 8012634:	f003 fb50 	bl	8015cd8 <memcpy>
	}
}
 8012638:	bf00      	nop
 801263a:	3708      	adds	r7, #8
 801263c:	46bd      	mov	sp, r7
 801263e:	bd80      	pop	{r7, pc}

08012640 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8012640:	b580      	push	{r7, lr}
 8012642:	b084      	sub	sp, #16
 8012644:	af00      	add	r7, sp, #0
 8012646:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8012648:	f001 fdf4 	bl	8014234 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801264c:	687b      	ldr	r3, [r7, #4]
 801264e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012652:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012654:	e011      	b.n	801267a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801265a:	2b00      	cmp	r3, #0
 801265c:	d012      	beq.n	8012684 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	3324      	adds	r3, #36	; 0x24
 8012662:	4618      	mov	r0, r3
 8012664:	f000 feb8 	bl	80133d8 <xTaskRemoveFromEventList>
 8012668:	4603      	mov	r3, r0
 801266a:	2b00      	cmp	r3, #0
 801266c:	d001      	beq.n	8012672 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801266e:	f000 ff8f 	bl	8013590 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8012672:	7bfb      	ldrb	r3, [r7, #15]
 8012674:	3b01      	subs	r3, #1
 8012676:	b2db      	uxtb	r3, r3
 8012678:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801267a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801267e:	2b00      	cmp	r3, #0
 8012680:	dce9      	bgt.n	8012656 <prvUnlockQueue+0x16>
 8012682:	e000      	b.n	8012686 <prvUnlockQueue+0x46>
					break;
 8012684:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8012686:	687b      	ldr	r3, [r7, #4]
 8012688:	22ff      	movs	r2, #255	; 0xff
 801268a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 801268e:	f001 fe01 	bl	8014294 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8012692:	f001 fdcf 	bl	8014234 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8012696:	687b      	ldr	r3, [r7, #4]
 8012698:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801269c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801269e:	e011      	b.n	80126c4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	691b      	ldr	r3, [r3, #16]
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	d012      	beq.n	80126ce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80126a8:	687b      	ldr	r3, [r7, #4]
 80126aa:	3310      	adds	r3, #16
 80126ac:	4618      	mov	r0, r3
 80126ae:	f000 fe93 	bl	80133d8 <xTaskRemoveFromEventList>
 80126b2:	4603      	mov	r3, r0
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d001      	beq.n	80126bc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80126b8:	f000 ff6a 	bl	8013590 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80126bc:	7bbb      	ldrb	r3, [r7, #14]
 80126be:	3b01      	subs	r3, #1
 80126c0:	b2db      	uxtb	r3, r3
 80126c2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80126c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	dce9      	bgt.n	80126a0 <prvUnlockQueue+0x60>
 80126cc:	e000      	b.n	80126d0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80126ce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	22ff      	movs	r2, #255	; 0xff
 80126d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80126d8:	f001 fddc 	bl	8014294 <vPortExitCritical>
}
 80126dc:	bf00      	nop
 80126de:	3710      	adds	r7, #16
 80126e0:	46bd      	mov	sp, r7
 80126e2:	bd80      	pop	{r7, pc}

080126e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80126e4:	b580      	push	{r7, lr}
 80126e6:	b084      	sub	sp, #16
 80126e8:	af00      	add	r7, sp, #0
 80126ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80126ec:	f001 fda2 	bl	8014234 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	d102      	bne.n	80126fe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80126f8:	2301      	movs	r3, #1
 80126fa:	60fb      	str	r3, [r7, #12]
 80126fc:	e001      	b.n	8012702 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80126fe:	2300      	movs	r3, #0
 8012700:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012702:	f001 fdc7 	bl	8014294 <vPortExitCritical>

	return xReturn;
 8012706:	68fb      	ldr	r3, [r7, #12]
}
 8012708:	4618      	mov	r0, r3
 801270a:	3710      	adds	r7, #16
 801270c:	46bd      	mov	sp, r7
 801270e:	bd80      	pop	{r7, pc}

08012710 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8012710:	b580      	push	{r7, lr}
 8012712:	b084      	sub	sp, #16
 8012714:	af00      	add	r7, sp, #0
 8012716:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012718:	f001 fd8c 	bl	8014234 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012724:	429a      	cmp	r2, r3
 8012726:	d102      	bne.n	801272e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8012728:	2301      	movs	r3, #1
 801272a:	60fb      	str	r3, [r7, #12]
 801272c:	e001      	b.n	8012732 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801272e:	2300      	movs	r3, #0
 8012730:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012732:	f001 fdaf 	bl	8014294 <vPortExitCritical>

	return xReturn;
 8012736:	68fb      	ldr	r3, [r7, #12]
}
 8012738:	4618      	mov	r0, r3
 801273a:	3710      	adds	r7, #16
 801273c:	46bd      	mov	sp, r7
 801273e:	bd80      	pop	{r7, pc}

08012740 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8012740:	b480      	push	{r7}
 8012742:	b085      	sub	sp, #20
 8012744:	af00      	add	r7, sp, #0
 8012746:	6078      	str	r0, [r7, #4]
 8012748:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801274a:	2300      	movs	r3, #0
 801274c:	60fb      	str	r3, [r7, #12]
 801274e:	e014      	b.n	801277a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8012750:	4a0f      	ldr	r2, [pc, #60]	; (8012790 <vQueueAddToRegistry+0x50>)
 8012752:	68fb      	ldr	r3, [r7, #12]
 8012754:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8012758:	2b00      	cmp	r3, #0
 801275a:	d10b      	bne.n	8012774 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 801275c:	490c      	ldr	r1, [pc, #48]	; (8012790 <vQueueAddToRegistry+0x50>)
 801275e:	68fb      	ldr	r3, [r7, #12]
 8012760:	683a      	ldr	r2, [r7, #0]
 8012762:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8012766:	4a0a      	ldr	r2, [pc, #40]	; (8012790 <vQueueAddToRegistry+0x50>)
 8012768:	68fb      	ldr	r3, [r7, #12]
 801276a:	00db      	lsls	r3, r3, #3
 801276c:	4413      	add	r3, r2
 801276e:	687a      	ldr	r2, [r7, #4]
 8012770:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8012772:	e006      	b.n	8012782 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012774:	68fb      	ldr	r3, [r7, #12]
 8012776:	3301      	adds	r3, #1
 8012778:	60fb      	str	r3, [r7, #12]
 801277a:	68fb      	ldr	r3, [r7, #12]
 801277c:	2b07      	cmp	r3, #7
 801277e:	d9e7      	bls.n	8012750 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012780:	bf00      	nop
 8012782:	bf00      	nop
 8012784:	3714      	adds	r7, #20
 8012786:	46bd      	mov	sp, r7
 8012788:	f85d 7b04 	ldr.w	r7, [sp], #4
 801278c:	4770      	bx	lr
 801278e:	bf00      	nop
 8012790:	200065a4 	.word	0x200065a4

08012794 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012794:	b580      	push	{r7, lr}
 8012796:	b086      	sub	sp, #24
 8012798:	af00      	add	r7, sp, #0
 801279a:	60f8      	str	r0, [r7, #12]
 801279c:	60b9      	str	r1, [r7, #8]
 801279e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80127a0:	68fb      	ldr	r3, [r7, #12]
 80127a2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80127a4:	f001 fd46 	bl	8014234 <vPortEnterCritical>
 80127a8:	697b      	ldr	r3, [r7, #20]
 80127aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80127ae:	b25b      	sxtb	r3, r3
 80127b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80127b4:	d103      	bne.n	80127be <vQueueWaitForMessageRestricted+0x2a>
 80127b6:	697b      	ldr	r3, [r7, #20]
 80127b8:	2200      	movs	r2, #0
 80127ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80127be:	697b      	ldr	r3, [r7, #20]
 80127c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80127c4:	b25b      	sxtb	r3, r3
 80127c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80127ca:	d103      	bne.n	80127d4 <vQueueWaitForMessageRestricted+0x40>
 80127cc:	697b      	ldr	r3, [r7, #20]
 80127ce:	2200      	movs	r2, #0
 80127d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80127d4:	f001 fd5e 	bl	8014294 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80127d8:	697b      	ldr	r3, [r7, #20]
 80127da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80127dc:	2b00      	cmp	r3, #0
 80127de:	d106      	bne.n	80127ee <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80127e0:	697b      	ldr	r3, [r7, #20]
 80127e2:	3324      	adds	r3, #36	; 0x24
 80127e4:	687a      	ldr	r2, [r7, #4]
 80127e6:	68b9      	ldr	r1, [r7, #8]
 80127e8:	4618      	mov	r0, r3
 80127ea:	f000 fdc9 	bl	8013380 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80127ee:	6978      	ldr	r0, [r7, #20]
 80127f0:	f7ff ff26 	bl	8012640 <prvUnlockQueue>
	}
 80127f4:	bf00      	nop
 80127f6:	3718      	adds	r7, #24
 80127f8:	46bd      	mov	sp, r7
 80127fa:	bd80      	pop	{r7, pc}

080127fc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80127fc:	b580      	push	{r7, lr}
 80127fe:	b08e      	sub	sp, #56	; 0x38
 8012800:	af04      	add	r7, sp, #16
 8012802:	60f8      	str	r0, [r7, #12]
 8012804:	60b9      	str	r1, [r7, #8]
 8012806:	607a      	str	r2, [r7, #4]
 8012808:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801280a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801280c:	2b00      	cmp	r3, #0
 801280e:	d10a      	bne.n	8012826 <xTaskCreateStatic+0x2a>
	__asm volatile
 8012810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012814:	f383 8811 	msr	BASEPRI, r3
 8012818:	f3bf 8f6f 	isb	sy
 801281c:	f3bf 8f4f 	dsb	sy
 8012820:	623b      	str	r3, [r7, #32]
}
 8012822:	bf00      	nop
 8012824:	e7fe      	b.n	8012824 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8012826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012828:	2b00      	cmp	r3, #0
 801282a:	d10a      	bne.n	8012842 <xTaskCreateStatic+0x46>
	__asm volatile
 801282c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012830:	f383 8811 	msr	BASEPRI, r3
 8012834:	f3bf 8f6f 	isb	sy
 8012838:	f3bf 8f4f 	dsb	sy
 801283c:	61fb      	str	r3, [r7, #28]
}
 801283e:	bf00      	nop
 8012840:	e7fe      	b.n	8012840 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8012842:	23bc      	movs	r3, #188	; 0xbc
 8012844:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8012846:	693b      	ldr	r3, [r7, #16]
 8012848:	2bbc      	cmp	r3, #188	; 0xbc
 801284a:	d00a      	beq.n	8012862 <xTaskCreateStatic+0x66>
	__asm volatile
 801284c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012850:	f383 8811 	msr	BASEPRI, r3
 8012854:	f3bf 8f6f 	isb	sy
 8012858:	f3bf 8f4f 	dsb	sy
 801285c:	61bb      	str	r3, [r7, #24]
}
 801285e:	bf00      	nop
 8012860:	e7fe      	b.n	8012860 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8012862:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8012864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012866:	2b00      	cmp	r3, #0
 8012868:	d01e      	beq.n	80128a8 <xTaskCreateStatic+0xac>
 801286a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801286c:	2b00      	cmp	r3, #0
 801286e:	d01b      	beq.n	80128a8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012872:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8012874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012876:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012878:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801287a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801287c:	2202      	movs	r2, #2
 801287e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012882:	2300      	movs	r3, #0
 8012884:	9303      	str	r3, [sp, #12]
 8012886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012888:	9302      	str	r3, [sp, #8]
 801288a:	f107 0314 	add.w	r3, r7, #20
 801288e:	9301      	str	r3, [sp, #4]
 8012890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012892:	9300      	str	r3, [sp, #0]
 8012894:	683b      	ldr	r3, [r7, #0]
 8012896:	687a      	ldr	r2, [r7, #4]
 8012898:	68b9      	ldr	r1, [r7, #8]
 801289a:	68f8      	ldr	r0, [r7, #12]
 801289c:	f000 f850 	bl	8012940 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80128a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80128a2:	f000 f8f3 	bl	8012a8c <prvAddNewTaskToReadyList>
 80128a6:	e001      	b.n	80128ac <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80128a8:	2300      	movs	r3, #0
 80128aa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80128ac:	697b      	ldr	r3, [r7, #20]
	}
 80128ae:	4618      	mov	r0, r3
 80128b0:	3728      	adds	r7, #40	; 0x28
 80128b2:	46bd      	mov	sp, r7
 80128b4:	bd80      	pop	{r7, pc}

080128b6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80128b6:	b580      	push	{r7, lr}
 80128b8:	b08c      	sub	sp, #48	; 0x30
 80128ba:	af04      	add	r7, sp, #16
 80128bc:	60f8      	str	r0, [r7, #12]
 80128be:	60b9      	str	r1, [r7, #8]
 80128c0:	603b      	str	r3, [r7, #0]
 80128c2:	4613      	mov	r3, r2
 80128c4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80128c6:	88fb      	ldrh	r3, [r7, #6]
 80128c8:	009b      	lsls	r3, r3, #2
 80128ca:	4618      	mov	r0, r3
 80128cc:	f001 fdd4 	bl	8014478 <pvPortMalloc>
 80128d0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80128d2:	697b      	ldr	r3, [r7, #20]
 80128d4:	2b00      	cmp	r3, #0
 80128d6:	d00e      	beq.n	80128f6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80128d8:	20bc      	movs	r0, #188	; 0xbc
 80128da:	f001 fdcd 	bl	8014478 <pvPortMalloc>
 80128de:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80128e0:	69fb      	ldr	r3, [r7, #28]
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d003      	beq.n	80128ee <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80128e6:	69fb      	ldr	r3, [r7, #28]
 80128e8:	697a      	ldr	r2, [r7, #20]
 80128ea:	631a      	str	r2, [r3, #48]	; 0x30
 80128ec:	e005      	b.n	80128fa <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80128ee:	6978      	ldr	r0, [r7, #20]
 80128f0:	f001 fe8e 	bl	8014610 <vPortFree>
 80128f4:	e001      	b.n	80128fa <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80128f6:	2300      	movs	r3, #0
 80128f8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80128fa:	69fb      	ldr	r3, [r7, #28]
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	d017      	beq.n	8012930 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8012900:	69fb      	ldr	r3, [r7, #28]
 8012902:	2200      	movs	r2, #0
 8012904:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012908:	88fa      	ldrh	r2, [r7, #6]
 801290a:	2300      	movs	r3, #0
 801290c:	9303      	str	r3, [sp, #12]
 801290e:	69fb      	ldr	r3, [r7, #28]
 8012910:	9302      	str	r3, [sp, #8]
 8012912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012914:	9301      	str	r3, [sp, #4]
 8012916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012918:	9300      	str	r3, [sp, #0]
 801291a:	683b      	ldr	r3, [r7, #0]
 801291c:	68b9      	ldr	r1, [r7, #8]
 801291e:	68f8      	ldr	r0, [r7, #12]
 8012920:	f000 f80e 	bl	8012940 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012924:	69f8      	ldr	r0, [r7, #28]
 8012926:	f000 f8b1 	bl	8012a8c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801292a:	2301      	movs	r3, #1
 801292c:	61bb      	str	r3, [r7, #24]
 801292e:	e002      	b.n	8012936 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012930:	f04f 33ff 	mov.w	r3, #4294967295
 8012934:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012936:	69bb      	ldr	r3, [r7, #24]
	}
 8012938:	4618      	mov	r0, r3
 801293a:	3720      	adds	r7, #32
 801293c:	46bd      	mov	sp, r7
 801293e:	bd80      	pop	{r7, pc}

08012940 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012940:	b580      	push	{r7, lr}
 8012942:	b088      	sub	sp, #32
 8012944:	af00      	add	r7, sp, #0
 8012946:	60f8      	str	r0, [r7, #12]
 8012948:	60b9      	str	r1, [r7, #8]
 801294a:	607a      	str	r2, [r7, #4]
 801294c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801294e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012950:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	009b      	lsls	r3, r3, #2
 8012956:	461a      	mov	r2, r3
 8012958:	21a5      	movs	r1, #165	; 0xa5
 801295a:	f003 f9e5 	bl	8015d28 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801295e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012960:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8012968:	3b01      	subs	r3, #1
 801296a:	009b      	lsls	r3, r3, #2
 801296c:	4413      	add	r3, r2
 801296e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012970:	69bb      	ldr	r3, [r7, #24]
 8012972:	f023 0307 	bic.w	r3, r3, #7
 8012976:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012978:	69bb      	ldr	r3, [r7, #24]
 801297a:	f003 0307 	and.w	r3, r3, #7
 801297e:	2b00      	cmp	r3, #0
 8012980:	d00a      	beq.n	8012998 <prvInitialiseNewTask+0x58>
	__asm volatile
 8012982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012986:	f383 8811 	msr	BASEPRI, r3
 801298a:	f3bf 8f6f 	isb	sy
 801298e:	f3bf 8f4f 	dsb	sy
 8012992:	617b      	str	r3, [r7, #20]
}
 8012994:	bf00      	nop
 8012996:	e7fe      	b.n	8012996 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012998:	68bb      	ldr	r3, [r7, #8]
 801299a:	2b00      	cmp	r3, #0
 801299c:	d01f      	beq.n	80129de <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801299e:	2300      	movs	r3, #0
 80129a0:	61fb      	str	r3, [r7, #28]
 80129a2:	e012      	b.n	80129ca <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80129a4:	68ba      	ldr	r2, [r7, #8]
 80129a6:	69fb      	ldr	r3, [r7, #28]
 80129a8:	4413      	add	r3, r2
 80129aa:	7819      	ldrb	r1, [r3, #0]
 80129ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80129ae:	69fb      	ldr	r3, [r7, #28]
 80129b0:	4413      	add	r3, r2
 80129b2:	3334      	adds	r3, #52	; 0x34
 80129b4:	460a      	mov	r2, r1
 80129b6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80129b8:	68ba      	ldr	r2, [r7, #8]
 80129ba:	69fb      	ldr	r3, [r7, #28]
 80129bc:	4413      	add	r3, r2
 80129be:	781b      	ldrb	r3, [r3, #0]
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	d006      	beq.n	80129d2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80129c4:	69fb      	ldr	r3, [r7, #28]
 80129c6:	3301      	adds	r3, #1
 80129c8:	61fb      	str	r3, [r7, #28]
 80129ca:	69fb      	ldr	r3, [r7, #28]
 80129cc:	2b0f      	cmp	r3, #15
 80129ce:	d9e9      	bls.n	80129a4 <prvInitialiseNewTask+0x64>
 80129d0:	e000      	b.n	80129d4 <prvInitialiseNewTask+0x94>
			{
				break;
 80129d2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80129d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80129d6:	2200      	movs	r2, #0
 80129d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80129dc:	e003      	b.n	80129e6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80129de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80129e0:	2200      	movs	r2, #0
 80129e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80129e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129e8:	2b37      	cmp	r3, #55	; 0x37
 80129ea:	d901      	bls.n	80129f0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80129ec:	2337      	movs	r3, #55	; 0x37
 80129ee:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80129f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80129f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80129f4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80129f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80129f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80129fa:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80129fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80129fe:	2200      	movs	r2, #0
 8012a00:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a04:	3304      	adds	r3, #4
 8012a06:	4618      	mov	r0, r3
 8012a08:	f7ff f978 	bl	8011cfc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a0e:	3318      	adds	r3, #24
 8012a10:	4618      	mov	r0, r3
 8012a12:	f7ff f973 	bl	8011cfc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012a1a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a1e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8012a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a24:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012a2a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a2e:	2200      	movs	r2, #0
 8012a30:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012a34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a36:	2200      	movs	r2, #0
 8012a38:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8012a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a3e:	3354      	adds	r3, #84	; 0x54
 8012a40:	2260      	movs	r2, #96	; 0x60
 8012a42:	2100      	movs	r1, #0
 8012a44:	4618      	mov	r0, r3
 8012a46:	f003 f96f 	bl	8015d28 <memset>
 8012a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a4c:	4a0c      	ldr	r2, [pc, #48]	; (8012a80 <prvInitialiseNewTask+0x140>)
 8012a4e:	659a      	str	r2, [r3, #88]	; 0x58
 8012a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a52:	4a0c      	ldr	r2, [pc, #48]	; (8012a84 <prvInitialiseNewTask+0x144>)
 8012a54:	65da      	str	r2, [r3, #92]	; 0x5c
 8012a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a58:	4a0b      	ldr	r2, [pc, #44]	; (8012a88 <prvInitialiseNewTask+0x148>)
 8012a5a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012a5c:	683a      	ldr	r2, [r7, #0]
 8012a5e:	68f9      	ldr	r1, [r7, #12]
 8012a60:	69b8      	ldr	r0, [r7, #24]
 8012a62:	f001 fab9 	bl	8013fd8 <pxPortInitialiseStack>
 8012a66:	4602      	mov	r2, r0
 8012a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a6a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a6e:	2b00      	cmp	r3, #0
 8012a70:	d002      	beq.n	8012a78 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012a76:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012a78:	bf00      	nop
 8012a7a:	3720      	adds	r7, #32
 8012a7c:	46bd      	mov	sp, r7
 8012a7e:	bd80      	pop	{r7, pc}
 8012a80:	0801dc14 	.word	0x0801dc14
 8012a84:	0801dc34 	.word	0x0801dc34
 8012a88:	0801dbf4 	.word	0x0801dbf4

08012a8c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012a8c:	b580      	push	{r7, lr}
 8012a8e:	b082      	sub	sp, #8
 8012a90:	af00      	add	r7, sp, #0
 8012a92:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012a94:	f001 fbce 	bl	8014234 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012a98:	4b2d      	ldr	r3, [pc, #180]	; (8012b50 <prvAddNewTaskToReadyList+0xc4>)
 8012a9a:	681b      	ldr	r3, [r3, #0]
 8012a9c:	3301      	adds	r3, #1
 8012a9e:	4a2c      	ldr	r2, [pc, #176]	; (8012b50 <prvAddNewTaskToReadyList+0xc4>)
 8012aa0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012aa2:	4b2c      	ldr	r3, [pc, #176]	; (8012b54 <prvAddNewTaskToReadyList+0xc8>)
 8012aa4:	681b      	ldr	r3, [r3, #0]
 8012aa6:	2b00      	cmp	r3, #0
 8012aa8:	d109      	bne.n	8012abe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8012aaa:	4a2a      	ldr	r2, [pc, #168]	; (8012b54 <prvAddNewTaskToReadyList+0xc8>)
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012ab0:	4b27      	ldr	r3, [pc, #156]	; (8012b50 <prvAddNewTaskToReadyList+0xc4>)
 8012ab2:	681b      	ldr	r3, [r3, #0]
 8012ab4:	2b01      	cmp	r3, #1
 8012ab6:	d110      	bne.n	8012ada <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012ab8:	f000 fd8e 	bl	80135d8 <prvInitialiseTaskLists>
 8012abc:	e00d      	b.n	8012ada <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012abe:	4b26      	ldr	r3, [pc, #152]	; (8012b58 <prvAddNewTaskToReadyList+0xcc>)
 8012ac0:	681b      	ldr	r3, [r3, #0]
 8012ac2:	2b00      	cmp	r3, #0
 8012ac4:	d109      	bne.n	8012ada <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012ac6:	4b23      	ldr	r3, [pc, #140]	; (8012b54 <prvAddNewTaskToReadyList+0xc8>)
 8012ac8:	681b      	ldr	r3, [r3, #0]
 8012aca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ad0:	429a      	cmp	r2, r3
 8012ad2:	d802      	bhi.n	8012ada <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012ad4:	4a1f      	ldr	r2, [pc, #124]	; (8012b54 <prvAddNewTaskToReadyList+0xc8>)
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012ada:	4b20      	ldr	r3, [pc, #128]	; (8012b5c <prvAddNewTaskToReadyList+0xd0>)
 8012adc:	681b      	ldr	r3, [r3, #0]
 8012ade:	3301      	adds	r3, #1
 8012ae0:	4a1e      	ldr	r2, [pc, #120]	; (8012b5c <prvAddNewTaskToReadyList+0xd0>)
 8012ae2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8012ae4:	4b1d      	ldr	r3, [pc, #116]	; (8012b5c <prvAddNewTaskToReadyList+0xd0>)
 8012ae6:	681a      	ldr	r2, [r3, #0]
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012aec:	687b      	ldr	r3, [r7, #4]
 8012aee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012af0:	4b1b      	ldr	r3, [pc, #108]	; (8012b60 <prvAddNewTaskToReadyList+0xd4>)
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	429a      	cmp	r2, r3
 8012af6:	d903      	bls.n	8012b00 <prvAddNewTaskToReadyList+0x74>
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012afc:	4a18      	ldr	r2, [pc, #96]	; (8012b60 <prvAddNewTaskToReadyList+0xd4>)
 8012afe:	6013      	str	r3, [r2, #0]
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012b04:	4613      	mov	r3, r2
 8012b06:	009b      	lsls	r3, r3, #2
 8012b08:	4413      	add	r3, r2
 8012b0a:	009b      	lsls	r3, r3, #2
 8012b0c:	4a15      	ldr	r2, [pc, #84]	; (8012b64 <prvAddNewTaskToReadyList+0xd8>)
 8012b0e:	441a      	add	r2, r3
 8012b10:	687b      	ldr	r3, [r7, #4]
 8012b12:	3304      	adds	r3, #4
 8012b14:	4619      	mov	r1, r3
 8012b16:	4610      	mov	r0, r2
 8012b18:	f7ff f8fd 	bl	8011d16 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012b1c:	f001 fbba 	bl	8014294 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012b20:	4b0d      	ldr	r3, [pc, #52]	; (8012b58 <prvAddNewTaskToReadyList+0xcc>)
 8012b22:	681b      	ldr	r3, [r3, #0]
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d00e      	beq.n	8012b46 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012b28:	4b0a      	ldr	r3, [pc, #40]	; (8012b54 <prvAddNewTaskToReadyList+0xc8>)
 8012b2a:	681b      	ldr	r3, [r3, #0]
 8012b2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012b32:	429a      	cmp	r2, r3
 8012b34:	d207      	bcs.n	8012b46 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012b36:	4b0c      	ldr	r3, [pc, #48]	; (8012b68 <prvAddNewTaskToReadyList+0xdc>)
 8012b38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012b3c:	601a      	str	r2, [r3, #0]
 8012b3e:	f3bf 8f4f 	dsb	sy
 8012b42:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012b46:	bf00      	nop
 8012b48:	3708      	adds	r7, #8
 8012b4a:	46bd      	mov	sp, r7
 8012b4c:	bd80      	pop	{r7, pc}
 8012b4e:	bf00      	nop
 8012b50:	20001380 	.word	0x20001380
 8012b54:	20000eac 	.word	0x20000eac
 8012b58:	2000138c 	.word	0x2000138c
 8012b5c:	2000139c 	.word	0x2000139c
 8012b60:	20001388 	.word	0x20001388
 8012b64:	20000eb0 	.word	0x20000eb0
 8012b68:	e000ed04 	.word	0xe000ed04

08012b6c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8012b6c:	b580      	push	{r7, lr}
 8012b6e:	b084      	sub	sp, #16
 8012b70:	af00      	add	r7, sp, #0
 8012b72:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8012b74:	f001 fb5e 	bl	8014234 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	2b00      	cmp	r3, #0
 8012b7c:	d102      	bne.n	8012b84 <vTaskDelete+0x18>
 8012b7e:	4b2c      	ldr	r3, [pc, #176]	; (8012c30 <vTaskDelete+0xc4>)
 8012b80:	681b      	ldr	r3, [r3, #0]
 8012b82:	e000      	b.n	8012b86 <vTaskDelete+0x1a>
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012b88:	68fb      	ldr	r3, [r7, #12]
 8012b8a:	3304      	adds	r3, #4
 8012b8c:	4618      	mov	r0, r3
 8012b8e:	f7ff f91f 	bl	8011dd0 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012b92:	68fb      	ldr	r3, [r7, #12]
 8012b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012b96:	2b00      	cmp	r3, #0
 8012b98:	d004      	beq.n	8012ba4 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012b9a:	68fb      	ldr	r3, [r7, #12]
 8012b9c:	3318      	adds	r3, #24
 8012b9e:	4618      	mov	r0, r3
 8012ba0:	f7ff f916 	bl	8011dd0 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8012ba4:	4b23      	ldr	r3, [pc, #140]	; (8012c34 <vTaskDelete+0xc8>)
 8012ba6:	681b      	ldr	r3, [r3, #0]
 8012ba8:	3301      	adds	r3, #1
 8012baa:	4a22      	ldr	r2, [pc, #136]	; (8012c34 <vTaskDelete+0xc8>)
 8012bac:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8012bae:	4b20      	ldr	r3, [pc, #128]	; (8012c30 <vTaskDelete+0xc4>)
 8012bb0:	681b      	ldr	r3, [r3, #0]
 8012bb2:	68fa      	ldr	r2, [r7, #12]
 8012bb4:	429a      	cmp	r2, r3
 8012bb6:	d10b      	bne.n	8012bd0 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8012bb8:	68fb      	ldr	r3, [r7, #12]
 8012bba:	3304      	adds	r3, #4
 8012bbc:	4619      	mov	r1, r3
 8012bbe:	481e      	ldr	r0, [pc, #120]	; (8012c38 <vTaskDelete+0xcc>)
 8012bc0:	f7ff f8a9 	bl	8011d16 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8012bc4:	4b1d      	ldr	r3, [pc, #116]	; (8012c3c <vTaskDelete+0xd0>)
 8012bc6:	681b      	ldr	r3, [r3, #0]
 8012bc8:	3301      	adds	r3, #1
 8012bca:	4a1c      	ldr	r2, [pc, #112]	; (8012c3c <vTaskDelete+0xd0>)
 8012bcc:	6013      	str	r3, [r2, #0]
 8012bce:	e009      	b.n	8012be4 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8012bd0:	4b1b      	ldr	r3, [pc, #108]	; (8012c40 <vTaskDelete+0xd4>)
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	3b01      	subs	r3, #1
 8012bd6:	4a1a      	ldr	r2, [pc, #104]	; (8012c40 <vTaskDelete+0xd4>)
 8012bd8:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8012bda:	68f8      	ldr	r0, [r7, #12]
 8012bdc:	f000 fd6a 	bl	80136b4 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8012be0:	f000 fd9c 	bl	801371c <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8012be4:	f001 fb56 	bl	8014294 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8012be8:	4b16      	ldr	r3, [pc, #88]	; (8012c44 <vTaskDelete+0xd8>)
 8012bea:	681b      	ldr	r3, [r3, #0]
 8012bec:	2b00      	cmp	r3, #0
 8012bee:	d01b      	beq.n	8012c28 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8012bf0:	4b0f      	ldr	r3, [pc, #60]	; (8012c30 <vTaskDelete+0xc4>)
 8012bf2:	681b      	ldr	r3, [r3, #0]
 8012bf4:	68fa      	ldr	r2, [r7, #12]
 8012bf6:	429a      	cmp	r2, r3
 8012bf8:	d116      	bne.n	8012c28 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8012bfa:	4b13      	ldr	r3, [pc, #76]	; (8012c48 <vTaskDelete+0xdc>)
 8012bfc:	681b      	ldr	r3, [r3, #0]
 8012bfe:	2b00      	cmp	r3, #0
 8012c00:	d00a      	beq.n	8012c18 <vTaskDelete+0xac>
	__asm volatile
 8012c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c06:	f383 8811 	msr	BASEPRI, r3
 8012c0a:	f3bf 8f6f 	isb	sy
 8012c0e:	f3bf 8f4f 	dsb	sy
 8012c12:	60bb      	str	r3, [r7, #8]
}
 8012c14:	bf00      	nop
 8012c16:	e7fe      	b.n	8012c16 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8012c18:	4b0c      	ldr	r3, [pc, #48]	; (8012c4c <vTaskDelete+0xe0>)
 8012c1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012c1e:	601a      	str	r2, [r3, #0]
 8012c20:	f3bf 8f4f 	dsb	sy
 8012c24:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012c28:	bf00      	nop
 8012c2a:	3710      	adds	r7, #16
 8012c2c:	46bd      	mov	sp, r7
 8012c2e:	bd80      	pop	{r7, pc}
 8012c30:	20000eac 	.word	0x20000eac
 8012c34:	2000139c 	.word	0x2000139c
 8012c38:	20001354 	.word	0x20001354
 8012c3c:	20001368 	.word	0x20001368
 8012c40:	20001380 	.word	0x20001380
 8012c44:	2000138c 	.word	0x2000138c
 8012c48:	200013a8 	.word	0x200013a8
 8012c4c:	e000ed04 	.word	0xe000ed04

08012c50 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012c50:	b580      	push	{r7, lr}
 8012c52:	b084      	sub	sp, #16
 8012c54:	af00      	add	r7, sp, #0
 8012c56:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012c58:	2300      	movs	r3, #0
 8012c5a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	d017      	beq.n	8012c92 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012c62:	4b13      	ldr	r3, [pc, #76]	; (8012cb0 <vTaskDelay+0x60>)
 8012c64:	681b      	ldr	r3, [r3, #0]
 8012c66:	2b00      	cmp	r3, #0
 8012c68:	d00a      	beq.n	8012c80 <vTaskDelay+0x30>
	__asm volatile
 8012c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c6e:	f383 8811 	msr	BASEPRI, r3
 8012c72:	f3bf 8f6f 	isb	sy
 8012c76:	f3bf 8f4f 	dsb	sy
 8012c7a:	60bb      	str	r3, [r7, #8]
}
 8012c7c:	bf00      	nop
 8012c7e:	e7fe      	b.n	8012c7e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8012c80:	f000 f980 	bl	8012f84 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012c84:	2100      	movs	r1, #0
 8012c86:	6878      	ldr	r0, [r7, #4]
 8012c88:	f000 fe04 	bl	8013894 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8012c8c:	f000 f988 	bl	8012fa0 <xTaskResumeAll>
 8012c90:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012c92:	68fb      	ldr	r3, [r7, #12]
 8012c94:	2b00      	cmp	r3, #0
 8012c96:	d107      	bne.n	8012ca8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8012c98:	4b06      	ldr	r3, [pc, #24]	; (8012cb4 <vTaskDelay+0x64>)
 8012c9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012c9e:	601a      	str	r2, [r3, #0]
 8012ca0:	f3bf 8f4f 	dsb	sy
 8012ca4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012ca8:	bf00      	nop
 8012caa:	3710      	adds	r7, #16
 8012cac:	46bd      	mov	sp, r7
 8012cae:	bd80      	pop	{r7, pc}
 8012cb0:	200013a8 	.word	0x200013a8
 8012cb4:	e000ed04 	.word	0xe000ed04

08012cb8 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8012cb8:	b580      	push	{r7, lr}
 8012cba:	b088      	sub	sp, #32
 8012cbc:	af00      	add	r7, sp, #0
 8012cbe:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8012cc0:	687b      	ldr	r3, [r7, #4]
 8012cc2:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8012cc4:	69bb      	ldr	r3, [r7, #24]
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	d10a      	bne.n	8012ce0 <eTaskGetState+0x28>
	__asm volatile
 8012cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012cce:	f383 8811 	msr	BASEPRI, r3
 8012cd2:	f3bf 8f6f 	isb	sy
 8012cd6:	f3bf 8f4f 	dsb	sy
 8012cda:	60bb      	str	r3, [r7, #8]
}
 8012cdc:	bf00      	nop
 8012cde:	e7fe      	b.n	8012cde <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8012ce0:	4b23      	ldr	r3, [pc, #140]	; (8012d70 <eTaskGetState+0xb8>)
 8012ce2:	681b      	ldr	r3, [r3, #0]
 8012ce4:	69ba      	ldr	r2, [r7, #24]
 8012ce6:	429a      	cmp	r2, r3
 8012ce8:	d102      	bne.n	8012cf0 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8012cea:	2300      	movs	r3, #0
 8012cec:	77fb      	strb	r3, [r7, #31]
 8012cee:	e03a      	b.n	8012d66 <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 8012cf0:	f001 faa0 	bl	8014234 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8012cf4:	69bb      	ldr	r3, [r7, #24]
 8012cf6:	695b      	ldr	r3, [r3, #20]
 8012cf8:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8012cfa:	4b1e      	ldr	r3, [pc, #120]	; (8012d74 <eTaskGetState+0xbc>)
 8012cfc:	681b      	ldr	r3, [r3, #0]
 8012cfe:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8012d00:	4b1d      	ldr	r3, [pc, #116]	; (8012d78 <eTaskGetState+0xc0>)
 8012d02:	681b      	ldr	r3, [r3, #0]
 8012d04:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8012d06:	f001 fac5 	bl	8014294 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8012d0a:	697a      	ldr	r2, [r7, #20]
 8012d0c:	693b      	ldr	r3, [r7, #16]
 8012d0e:	429a      	cmp	r2, r3
 8012d10:	d003      	beq.n	8012d1a <eTaskGetState+0x62>
 8012d12:	697a      	ldr	r2, [r7, #20]
 8012d14:	68fb      	ldr	r3, [r7, #12]
 8012d16:	429a      	cmp	r2, r3
 8012d18:	d102      	bne.n	8012d20 <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8012d1a:	2302      	movs	r3, #2
 8012d1c:	77fb      	strb	r3, [r7, #31]
 8012d1e:	e022      	b.n	8012d66 <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8012d20:	697b      	ldr	r3, [r7, #20]
 8012d22:	4a16      	ldr	r2, [pc, #88]	; (8012d7c <eTaskGetState+0xc4>)
 8012d24:	4293      	cmp	r3, r2
 8012d26:	d112      	bne.n	8012d4e <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8012d28:	69bb      	ldr	r3, [r7, #24]
 8012d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	d10b      	bne.n	8012d48 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8012d30:	69bb      	ldr	r3, [r7, #24]
 8012d32:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8012d36:	b2db      	uxtb	r3, r3
 8012d38:	2b01      	cmp	r3, #1
 8012d3a:	d102      	bne.n	8012d42 <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 8012d3c:	2302      	movs	r3, #2
 8012d3e:	77fb      	strb	r3, [r7, #31]
 8012d40:	e011      	b.n	8012d66 <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 8012d42:	2303      	movs	r3, #3
 8012d44:	77fb      	strb	r3, [r7, #31]
 8012d46:	e00e      	b.n	8012d66 <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8012d48:	2302      	movs	r3, #2
 8012d4a:	77fb      	strb	r3, [r7, #31]
 8012d4c:	e00b      	b.n	8012d66 <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8012d4e:	697b      	ldr	r3, [r7, #20]
 8012d50:	4a0b      	ldr	r2, [pc, #44]	; (8012d80 <eTaskGetState+0xc8>)
 8012d52:	4293      	cmp	r3, r2
 8012d54:	d002      	beq.n	8012d5c <eTaskGetState+0xa4>
 8012d56:	697b      	ldr	r3, [r7, #20]
 8012d58:	2b00      	cmp	r3, #0
 8012d5a:	d102      	bne.n	8012d62 <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8012d5c:	2304      	movs	r3, #4
 8012d5e:	77fb      	strb	r3, [r7, #31]
 8012d60:	e001      	b.n	8012d66 <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8012d62:	2301      	movs	r3, #1
 8012d64:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8012d66:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8012d68:	4618      	mov	r0, r3
 8012d6a:	3720      	adds	r7, #32
 8012d6c:	46bd      	mov	sp, r7
 8012d6e:	bd80      	pop	{r7, pc}
 8012d70:	20000eac 	.word	0x20000eac
 8012d74:	20001338 	.word	0x20001338
 8012d78:	2000133c 	.word	0x2000133c
 8012d7c:	2000136c 	.word	0x2000136c
 8012d80:	20001354 	.word	0x20001354

08012d84 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8012d84:	b480      	push	{r7}
 8012d86:	b087      	sub	sp, #28
 8012d88:	af00      	add	r7, sp, #0
 8012d8a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8012d8c:	2300      	movs	r3, #0
 8012d8e:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	2b00      	cmp	r3, #0
 8012d98:	d10a      	bne.n	8012db0 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 8012d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d9e:	f383 8811 	msr	BASEPRI, r3
 8012da2:	f3bf 8f6f 	isb	sy
 8012da6:	f3bf 8f4f 	dsb	sy
 8012daa:	60fb      	str	r3, [r7, #12]
}
 8012dac:	bf00      	nop
 8012dae:	e7fe      	b.n	8012dae <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8012db0:	693b      	ldr	r3, [r7, #16]
 8012db2:	695b      	ldr	r3, [r3, #20]
 8012db4:	4a0a      	ldr	r2, [pc, #40]	; (8012de0 <prvTaskIsTaskSuspended+0x5c>)
 8012db6:	4293      	cmp	r3, r2
 8012db8:	d10a      	bne.n	8012dd0 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8012dba:	693b      	ldr	r3, [r7, #16]
 8012dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012dbe:	4a09      	ldr	r2, [pc, #36]	; (8012de4 <prvTaskIsTaskSuspended+0x60>)
 8012dc0:	4293      	cmp	r3, r2
 8012dc2:	d005      	beq.n	8012dd0 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8012dc4:	693b      	ldr	r3, [r7, #16]
 8012dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012dc8:	2b00      	cmp	r3, #0
 8012dca:	d101      	bne.n	8012dd0 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 8012dcc:	2301      	movs	r3, #1
 8012dce:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012dd0:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8012dd2:	4618      	mov	r0, r3
 8012dd4:	371c      	adds	r7, #28
 8012dd6:	46bd      	mov	sp, r7
 8012dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ddc:	4770      	bx	lr
 8012dde:	bf00      	nop
 8012de0:	2000136c 	.word	0x2000136c
 8012de4:	20001340 	.word	0x20001340

08012de8 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8012de8:	b580      	push	{r7, lr}
 8012dea:	b084      	sub	sp, #16
 8012dec:	af00      	add	r7, sp, #0
 8012dee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8012df0:	687b      	ldr	r3, [r7, #4]
 8012df2:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	2b00      	cmp	r3, #0
 8012df8:	d10a      	bne.n	8012e10 <vTaskResume+0x28>
	__asm volatile
 8012dfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012dfe:	f383 8811 	msr	BASEPRI, r3
 8012e02:	f3bf 8f6f 	isb	sy
 8012e06:	f3bf 8f4f 	dsb	sy
 8012e0a:	60bb      	str	r3, [r7, #8]
}
 8012e0c:	bf00      	nop
 8012e0e:	e7fe      	b.n	8012e0e <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8012e10:	4b20      	ldr	r3, [pc, #128]	; (8012e94 <vTaskResume+0xac>)
 8012e12:	681b      	ldr	r3, [r3, #0]
 8012e14:	68fa      	ldr	r2, [r7, #12]
 8012e16:	429a      	cmp	r2, r3
 8012e18:	d038      	beq.n	8012e8c <vTaskResume+0xa4>
 8012e1a:	68fb      	ldr	r3, [r7, #12]
 8012e1c:	2b00      	cmp	r3, #0
 8012e1e:	d035      	beq.n	8012e8c <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 8012e20:	f001 fa08 	bl	8014234 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8012e24:	68f8      	ldr	r0, [r7, #12]
 8012e26:	f7ff ffad 	bl	8012d84 <prvTaskIsTaskSuspended>
 8012e2a:	4603      	mov	r3, r0
 8012e2c:	2b00      	cmp	r3, #0
 8012e2e:	d02b      	beq.n	8012e88 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8012e30:	68fb      	ldr	r3, [r7, #12]
 8012e32:	3304      	adds	r3, #4
 8012e34:	4618      	mov	r0, r3
 8012e36:	f7fe ffcb 	bl	8011dd0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012e3a:	68fb      	ldr	r3, [r7, #12]
 8012e3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012e3e:	4b16      	ldr	r3, [pc, #88]	; (8012e98 <vTaskResume+0xb0>)
 8012e40:	681b      	ldr	r3, [r3, #0]
 8012e42:	429a      	cmp	r2, r3
 8012e44:	d903      	bls.n	8012e4e <vTaskResume+0x66>
 8012e46:	68fb      	ldr	r3, [r7, #12]
 8012e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012e4a:	4a13      	ldr	r2, [pc, #76]	; (8012e98 <vTaskResume+0xb0>)
 8012e4c:	6013      	str	r3, [r2, #0]
 8012e4e:	68fb      	ldr	r3, [r7, #12]
 8012e50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012e52:	4613      	mov	r3, r2
 8012e54:	009b      	lsls	r3, r3, #2
 8012e56:	4413      	add	r3, r2
 8012e58:	009b      	lsls	r3, r3, #2
 8012e5a:	4a10      	ldr	r2, [pc, #64]	; (8012e9c <vTaskResume+0xb4>)
 8012e5c:	441a      	add	r2, r3
 8012e5e:	68fb      	ldr	r3, [r7, #12]
 8012e60:	3304      	adds	r3, #4
 8012e62:	4619      	mov	r1, r3
 8012e64:	4610      	mov	r0, r2
 8012e66:	f7fe ff56 	bl	8011d16 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012e6a:	68fb      	ldr	r3, [r7, #12]
 8012e6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012e6e:	4b09      	ldr	r3, [pc, #36]	; (8012e94 <vTaskResume+0xac>)
 8012e70:	681b      	ldr	r3, [r3, #0]
 8012e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012e74:	429a      	cmp	r2, r3
 8012e76:	d307      	bcc.n	8012e88 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8012e78:	4b09      	ldr	r3, [pc, #36]	; (8012ea0 <vTaskResume+0xb8>)
 8012e7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012e7e:	601a      	str	r2, [r3, #0]
 8012e80:	f3bf 8f4f 	dsb	sy
 8012e84:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8012e88:	f001 fa04 	bl	8014294 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012e8c:	bf00      	nop
 8012e8e:	3710      	adds	r7, #16
 8012e90:	46bd      	mov	sp, r7
 8012e92:	bd80      	pop	{r7, pc}
 8012e94:	20000eac 	.word	0x20000eac
 8012e98:	20001388 	.word	0x20001388
 8012e9c:	20000eb0 	.word	0x20000eb0
 8012ea0:	e000ed04 	.word	0xe000ed04

08012ea4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012ea4:	b580      	push	{r7, lr}
 8012ea6:	b08a      	sub	sp, #40	; 0x28
 8012ea8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012eaa:	2300      	movs	r3, #0
 8012eac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012eae:	2300      	movs	r3, #0
 8012eb0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012eb2:	463a      	mov	r2, r7
 8012eb4:	1d39      	adds	r1, r7, #4
 8012eb6:	f107 0308 	add.w	r3, r7, #8
 8012eba:	4618      	mov	r0, r3
 8012ebc:	f7fe feca 	bl	8011c54 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012ec0:	6839      	ldr	r1, [r7, #0]
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	68ba      	ldr	r2, [r7, #8]
 8012ec6:	9202      	str	r2, [sp, #8]
 8012ec8:	9301      	str	r3, [sp, #4]
 8012eca:	2300      	movs	r3, #0
 8012ecc:	9300      	str	r3, [sp, #0]
 8012ece:	2300      	movs	r3, #0
 8012ed0:	460a      	mov	r2, r1
 8012ed2:	4924      	ldr	r1, [pc, #144]	; (8012f64 <vTaskStartScheduler+0xc0>)
 8012ed4:	4824      	ldr	r0, [pc, #144]	; (8012f68 <vTaskStartScheduler+0xc4>)
 8012ed6:	f7ff fc91 	bl	80127fc <xTaskCreateStatic>
 8012eda:	4603      	mov	r3, r0
 8012edc:	4a23      	ldr	r2, [pc, #140]	; (8012f6c <vTaskStartScheduler+0xc8>)
 8012ede:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012ee0:	4b22      	ldr	r3, [pc, #136]	; (8012f6c <vTaskStartScheduler+0xc8>)
 8012ee2:	681b      	ldr	r3, [r3, #0]
 8012ee4:	2b00      	cmp	r3, #0
 8012ee6:	d002      	beq.n	8012eee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012ee8:	2301      	movs	r3, #1
 8012eea:	617b      	str	r3, [r7, #20]
 8012eec:	e001      	b.n	8012ef2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012eee:	2300      	movs	r3, #0
 8012ef0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8012ef2:	697b      	ldr	r3, [r7, #20]
 8012ef4:	2b01      	cmp	r3, #1
 8012ef6:	d102      	bne.n	8012efe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8012ef8:	f000 fd20 	bl	801393c <xTimerCreateTimerTask>
 8012efc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012efe:	697b      	ldr	r3, [r7, #20]
 8012f00:	2b01      	cmp	r3, #1
 8012f02:	d11b      	bne.n	8012f3c <vTaskStartScheduler+0x98>
	__asm volatile
 8012f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f08:	f383 8811 	msr	BASEPRI, r3
 8012f0c:	f3bf 8f6f 	isb	sy
 8012f10:	f3bf 8f4f 	dsb	sy
 8012f14:	613b      	str	r3, [r7, #16]
}
 8012f16:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012f18:	4b15      	ldr	r3, [pc, #84]	; (8012f70 <vTaskStartScheduler+0xcc>)
 8012f1a:	681b      	ldr	r3, [r3, #0]
 8012f1c:	3354      	adds	r3, #84	; 0x54
 8012f1e:	4a15      	ldr	r2, [pc, #84]	; (8012f74 <vTaskStartScheduler+0xd0>)
 8012f20:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012f22:	4b15      	ldr	r3, [pc, #84]	; (8012f78 <vTaskStartScheduler+0xd4>)
 8012f24:	f04f 32ff 	mov.w	r2, #4294967295
 8012f28:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012f2a:	4b14      	ldr	r3, [pc, #80]	; (8012f7c <vTaskStartScheduler+0xd8>)
 8012f2c:	2201      	movs	r2, #1
 8012f2e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012f30:	4b13      	ldr	r3, [pc, #76]	; (8012f80 <vTaskStartScheduler+0xdc>)
 8012f32:	2200      	movs	r2, #0
 8012f34:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012f36:	f001 f8db 	bl	80140f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012f3a:	e00e      	b.n	8012f5a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012f3c:	697b      	ldr	r3, [r7, #20]
 8012f3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f42:	d10a      	bne.n	8012f5a <vTaskStartScheduler+0xb6>
	__asm volatile
 8012f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f48:	f383 8811 	msr	BASEPRI, r3
 8012f4c:	f3bf 8f6f 	isb	sy
 8012f50:	f3bf 8f4f 	dsb	sy
 8012f54:	60fb      	str	r3, [r7, #12]
}
 8012f56:	bf00      	nop
 8012f58:	e7fe      	b.n	8012f58 <vTaskStartScheduler+0xb4>
}
 8012f5a:	bf00      	nop
 8012f5c:	3718      	adds	r7, #24
 8012f5e:	46bd      	mov	sp, r7
 8012f60:	bd80      	pop	{r7, pc}
 8012f62:	bf00      	nop
 8012f64:	0801d940 	.word	0x0801d940
 8012f68:	080135a9 	.word	0x080135a9
 8012f6c:	200013a4 	.word	0x200013a4
 8012f70:	20000eac 	.word	0x20000eac
 8012f74:	200000f4 	.word	0x200000f4
 8012f78:	200013a0 	.word	0x200013a0
 8012f7c:	2000138c 	.word	0x2000138c
 8012f80:	20001384 	.word	0x20001384

08012f84 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012f84:	b480      	push	{r7}
 8012f86:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012f88:	4b04      	ldr	r3, [pc, #16]	; (8012f9c <vTaskSuspendAll+0x18>)
 8012f8a:	681b      	ldr	r3, [r3, #0]
 8012f8c:	3301      	adds	r3, #1
 8012f8e:	4a03      	ldr	r2, [pc, #12]	; (8012f9c <vTaskSuspendAll+0x18>)
 8012f90:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8012f92:	bf00      	nop
 8012f94:	46bd      	mov	sp, r7
 8012f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f9a:	4770      	bx	lr
 8012f9c:	200013a8 	.word	0x200013a8

08012fa0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012fa0:	b580      	push	{r7, lr}
 8012fa2:	b084      	sub	sp, #16
 8012fa4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012fa6:	2300      	movs	r3, #0
 8012fa8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012faa:	2300      	movs	r3, #0
 8012fac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012fae:	4b42      	ldr	r3, [pc, #264]	; (80130b8 <xTaskResumeAll+0x118>)
 8012fb0:	681b      	ldr	r3, [r3, #0]
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	d10a      	bne.n	8012fcc <xTaskResumeAll+0x2c>
	__asm volatile
 8012fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012fba:	f383 8811 	msr	BASEPRI, r3
 8012fbe:	f3bf 8f6f 	isb	sy
 8012fc2:	f3bf 8f4f 	dsb	sy
 8012fc6:	603b      	str	r3, [r7, #0]
}
 8012fc8:	bf00      	nop
 8012fca:	e7fe      	b.n	8012fca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012fcc:	f001 f932 	bl	8014234 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012fd0:	4b39      	ldr	r3, [pc, #228]	; (80130b8 <xTaskResumeAll+0x118>)
 8012fd2:	681b      	ldr	r3, [r3, #0]
 8012fd4:	3b01      	subs	r3, #1
 8012fd6:	4a38      	ldr	r2, [pc, #224]	; (80130b8 <xTaskResumeAll+0x118>)
 8012fd8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012fda:	4b37      	ldr	r3, [pc, #220]	; (80130b8 <xTaskResumeAll+0x118>)
 8012fdc:	681b      	ldr	r3, [r3, #0]
 8012fde:	2b00      	cmp	r3, #0
 8012fe0:	d162      	bne.n	80130a8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012fe2:	4b36      	ldr	r3, [pc, #216]	; (80130bc <xTaskResumeAll+0x11c>)
 8012fe4:	681b      	ldr	r3, [r3, #0]
 8012fe6:	2b00      	cmp	r3, #0
 8012fe8:	d05e      	beq.n	80130a8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012fea:	e02f      	b.n	801304c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012fec:	4b34      	ldr	r3, [pc, #208]	; (80130c0 <xTaskResumeAll+0x120>)
 8012fee:	68db      	ldr	r3, [r3, #12]
 8012ff0:	68db      	ldr	r3, [r3, #12]
 8012ff2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012ff4:	68fb      	ldr	r3, [r7, #12]
 8012ff6:	3318      	adds	r3, #24
 8012ff8:	4618      	mov	r0, r3
 8012ffa:	f7fe fee9 	bl	8011dd0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012ffe:	68fb      	ldr	r3, [r7, #12]
 8013000:	3304      	adds	r3, #4
 8013002:	4618      	mov	r0, r3
 8013004:	f7fe fee4 	bl	8011dd0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013008:	68fb      	ldr	r3, [r7, #12]
 801300a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801300c:	4b2d      	ldr	r3, [pc, #180]	; (80130c4 <xTaskResumeAll+0x124>)
 801300e:	681b      	ldr	r3, [r3, #0]
 8013010:	429a      	cmp	r2, r3
 8013012:	d903      	bls.n	801301c <xTaskResumeAll+0x7c>
 8013014:	68fb      	ldr	r3, [r7, #12]
 8013016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013018:	4a2a      	ldr	r2, [pc, #168]	; (80130c4 <xTaskResumeAll+0x124>)
 801301a:	6013      	str	r3, [r2, #0]
 801301c:	68fb      	ldr	r3, [r7, #12]
 801301e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013020:	4613      	mov	r3, r2
 8013022:	009b      	lsls	r3, r3, #2
 8013024:	4413      	add	r3, r2
 8013026:	009b      	lsls	r3, r3, #2
 8013028:	4a27      	ldr	r2, [pc, #156]	; (80130c8 <xTaskResumeAll+0x128>)
 801302a:	441a      	add	r2, r3
 801302c:	68fb      	ldr	r3, [r7, #12]
 801302e:	3304      	adds	r3, #4
 8013030:	4619      	mov	r1, r3
 8013032:	4610      	mov	r0, r2
 8013034:	f7fe fe6f 	bl	8011d16 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013038:	68fb      	ldr	r3, [r7, #12]
 801303a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801303c:	4b23      	ldr	r3, [pc, #140]	; (80130cc <xTaskResumeAll+0x12c>)
 801303e:	681b      	ldr	r3, [r3, #0]
 8013040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013042:	429a      	cmp	r2, r3
 8013044:	d302      	bcc.n	801304c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8013046:	4b22      	ldr	r3, [pc, #136]	; (80130d0 <xTaskResumeAll+0x130>)
 8013048:	2201      	movs	r2, #1
 801304a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801304c:	4b1c      	ldr	r3, [pc, #112]	; (80130c0 <xTaskResumeAll+0x120>)
 801304e:	681b      	ldr	r3, [r3, #0]
 8013050:	2b00      	cmp	r3, #0
 8013052:	d1cb      	bne.n	8012fec <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8013054:	68fb      	ldr	r3, [r7, #12]
 8013056:	2b00      	cmp	r3, #0
 8013058:	d001      	beq.n	801305e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801305a:	f000 fb5f 	bl	801371c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801305e:	4b1d      	ldr	r3, [pc, #116]	; (80130d4 <xTaskResumeAll+0x134>)
 8013060:	681b      	ldr	r3, [r3, #0]
 8013062:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8013064:	687b      	ldr	r3, [r7, #4]
 8013066:	2b00      	cmp	r3, #0
 8013068:	d010      	beq.n	801308c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801306a:	f000 f847 	bl	80130fc <xTaskIncrementTick>
 801306e:	4603      	mov	r3, r0
 8013070:	2b00      	cmp	r3, #0
 8013072:	d002      	beq.n	801307a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8013074:	4b16      	ldr	r3, [pc, #88]	; (80130d0 <xTaskResumeAll+0x130>)
 8013076:	2201      	movs	r2, #1
 8013078:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	3b01      	subs	r3, #1
 801307e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8013080:	687b      	ldr	r3, [r7, #4]
 8013082:	2b00      	cmp	r3, #0
 8013084:	d1f1      	bne.n	801306a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8013086:	4b13      	ldr	r3, [pc, #76]	; (80130d4 <xTaskResumeAll+0x134>)
 8013088:	2200      	movs	r2, #0
 801308a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801308c:	4b10      	ldr	r3, [pc, #64]	; (80130d0 <xTaskResumeAll+0x130>)
 801308e:	681b      	ldr	r3, [r3, #0]
 8013090:	2b00      	cmp	r3, #0
 8013092:	d009      	beq.n	80130a8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013094:	2301      	movs	r3, #1
 8013096:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013098:	4b0f      	ldr	r3, [pc, #60]	; (80130d8 <xTaskResumeAll+0x138>)
 801309a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801309e:	601a      	str	r2, [r3, #0]
 80130a0:	f3bf 8f4f 	dsb	sy
 80130a4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80130a8:	f001 f8f4 	bl	8014294 <vPortExitCritical>

	return xAlreadyYielded;
 80130ac:	68bb      	ldr	r3, [r7, #8]
}
 80130ae:	4618      	mov	r0, r3
 80130b0:	3710      	adds	r7, #16
 80130b2:	46bd      	mov	sp, r7
 80130b4:	bd80      	pop	{r7, pc}
 80130b6:	bf00      	nop
 80130b8:	200013a8 	.word	0x200013a8
 80130bc:	20001380 	.word	0x20001380
 80130c0:	20001340 	.word	0x20001340
 80130c4:	20001388 	.word	0x20001388
 80130c8:	20000eb0 	.word	0x20000eb0
 80130cc:	20000eac 	.word	0x20000eac
 80130d0:	20001394 	.word	0x20001394
 80130d4:	20001390 	.word	0x20001390
 80130d8:	e000ed04 	.word	0xe000ed04

080130dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80130dc:	b480      	push	{r7}
 80130de:	b083      	sub	sp, #12
 80130e0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80130e2:	4b05      	ldr	r3, [pc, #20]	; (80130f8 <xTaskGetTickCount+0x1c>)
 80130e4:	681b      	ldr	r3, [r3, #0]
 80130e6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80130e8:	687b      	ldr	r3, [r7, #4]
}
 80130ea:	4618      	mov	r0, r3
 80130ec:	370c      	adds	r7, #12
 80130ee:	46bd      	mov	sp, r7
 80130f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130f4:	4770      	bx	lr
 80130f6:	bf00      	nop
 80130f8:	20001384 	.word	0x20001384

080130fc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80130fc:	b580      	push	{r7, lr}
 80130fe:	b086      	sub	sp, #24
 8013100:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8013102:	2300      	movs	r3, #0
 8013104:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013106:	4b4f      	ldr	r3, [pc, #316]	; (8013244 <xTaskIncrementTick+0x148>)
 8013108:	681b      	ldr	r3, [r3, #0]
 801310a:	2b00      	cmp	r3, #0
 801310c:	f040 808f 	bne.w	801322e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8013110:	4b4d      	ldr	r3, [pc, #308]	; (8013248 <xTaskIncrementTick+0x14c>)
 8013112:	681b      	ldr	r3, [r3, #0]
 8013114:	3301      	adds	r3, #1
 8013116:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8013118:	4a4b      	ldr	r2, [pc, #300]	; (8013248 <xTaskIncrementTick+0x14c>)
 801311a:	693b      	ldr	r3, [r7, #16]
 801311c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801311e:	693b      	ldr	r3, [r7, #16]
 8013120:	2b00      	cmp	r3, #0
 8013122:	d120      	bne.n	8013166 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8013124:	4b49      	ldr	r3, [pc, #292]	; (801324c <xTaskIncrementTick+0x150>)
 8013126:	681b      	ldr	r3, [r3, #0]
 8013128:	681b      	ldr	r3, [r3, #0]
 801312a:	2b00      	cmp	r3, #0
 801312c:	d00a      	beq.n	8013144 <xTaskIncrementTick+0x48>
	__asm volatile
 801312e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013132:	f383 8811 	msr	BASEPRI, r3
 8013136:	f3bf 8f6f 	isb	sy
 801313a:	f3bf 8f4f 	dsb	sy
 801313e:	603b      	str	r3, [r7, #0]
}
 8013140:	bf00      	nop
 8013142:	e7fe      	b.n	8013142 <xTaskIncrementTick+0x46>
 8013144:	4b41      	ldr	r3, [pc, #260]	; (801324c <xTaskIncrementTick+0x150>)
 8013146:	681b      	ldr	r3, [r3, #0]
 8013148:	60fb      	str	r3, [r7, #12]
 801314a:	4b41      	ldr	r3, [pc, #260]	; (8013250 <xTaskIncrementTick+0x154>)
 801314c:	681b      	ldr	r3, [r3, #0]
 801314e:	4a3f      	ldr	r2, [pc, #252]	; (801324c <xTaskIncrementTick+0x150>)
 8013150:	6013      	str	r3, [r2, #0]
 8013152:	4a3f      	ldr	r2, [pc, #252]	; (8013250 <xTaskIncrementTick+0x154>)
 8013154:	68fb      	ldr	r3, [r7, #12]
 8013156:	6013      	str	r3, [r2, #0]
 8013158:	4b3e      	ldr	r3, [pc, #248]	; (8013254 <xTaskIncrementTick+0x158>)
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	3301      	adds	r3, #1
 801315e:	4a3d      	ldr	r2, [pc, #244]	; (8013254 <xTaskIncrementTick+0x158>)
 8013160:	6013      	str	r3, [r2, #0]
 8013162:	f000 fadb 	bl	801371c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013166:	4b3c      	ldr	r3, [pc, #240]	; (8013258 <xTaskIncrementTick+0x15c>)
 8013168:	681b      	ldr	r3, [r3, #0]
 801316a:	693a      	ldr	r2, [r7, #16]
 801316c:	429a      	cmp	r2, r3
 801316e:	d349      	bcc.n	8013204 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013170:	4b36      	ldr	r3, [pc, #216]	; (801324c <xTaskIncrementTick+0x150>)
 8013172:	681b      	ldr	r3, [r3, #0]
 8013174:	681b      	ldr	r3, [r3, #0]
 8013176:	2b00      	cmp	r3, #0
 8013178:	d104      	bne.n	8013184 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801317a:	4b37      	ldr	r3, [pc, #220]	; (8013258 <xTaskIncrementTick+0x15c>)
 801317c:	f04f 32ff 	mov.w	r2, #4294967295
 8013180:	601a      	str	r2, [r3, #0]
					break;
 8013182:	e03f      	b.n	8013204 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013184:	4b31      	ldr	r3, [pc, #196]	; (801324c <xTaskIncrementTick+0x150>)
 8013186:	681b      	ldr	r3, [r3, #0]
 8013188:	68db      	ldr	r3, [r3, #12]
 801318a:	68db      	ldr	r3, [r3, #12]
 801318c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801318e:	68bb      	ldr	r3, [r7, #8]
 8013190:	685b      	ldr	r3, [r3, #4]
 8013192:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013194:	693a      	ldr	r2, [r7, #16]
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	429a      	cmp	r2, r3
 801319a:	d203      	bcs.n	80131a4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801319c:	4a2e      	ldr	r2, [pc, #184]	; (8013258 <xTaskIncrementTick+0x15c>)
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80131a2:	e02f      	b.n	8013204 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80131a4:	68bb      	ldr	r3, [r7, #8]
 80131a6:	3304      	adds	r3, #4
 80131a8:	4618      	mov	r0, r3
 80131aa:	f7fe fe11 	bl	8011dd0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80131ae:	68bb      	ldr	r3, [r7, #8]
 80131b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	d004      	beq.n	80131c0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80131b6:	68bb      	ldr	r3, [r7, #8]
 80131b8:	3318      	adds	r3, #24
 80131ba:	4618      	mov	r0, r3
 80131bc:	f7fe fe08 	bl	8011dd0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80131c0:	68bb      	ldr	r3, [r7, #8]
 80131c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80131c4:	4b25      	ldr	r3, [pc, #148]	; (801325c <xTaskIncrementTick+0x160>)
 80131c6:	681b      	ldr	r3, [r3, #0]
 80131c8:	429a      	cmp	r2, r3
 80131ca:	d903      	bls.n	80131d4 <xTaskIncrementTick+0xd8>
 80131cc:	68bb      	ldr	r3, [r7, #8]
 80131ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80131d0:	4a22      	ldr	r2, [pc, #136]	; (801325c <xTaskIncrementTick+0x160>)
 80131d2:	6013      	str	r3, [r2, #0]
 80131d4:	68bb      	ldr	r3, [r7, #8]
 80131d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80131d8:	4613      	mov	r3, r2
 80131da:	009b      	lsls	r3, r3, #2
 80131dc:	4413      	add	r3, r2
 80131de:	009b      	lsls	r3, r3, #2
 80131e0:	4a1f      	ldr	r2, [pc, #124]	; (8013260 <xTaskIncrementTick+0x164>)
 80131e2:	441a      	add	r2, r3
 80131e4:	68bb      	ldr	r3, [r7, #8]
 80131e6:	3304      	adds	r3, #4
 80131e8:	4619      	mov	r1, r3
 80131ea:	4610      	mov	r0, r2
 80131ec:	f7fe fd93 	bl	8011d16 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80131f0:	68bb      	ldr	r3, [r7, #8]
 80131f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80131f4:	4b1b      	ldr	r3, [pc, #108]	; (8013264 <xTaskIncrementTick+0x168>)
 80131f6:	681b      	ldr	r3, [r3, #0]
 80131f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80131fa:	429a      	cmp	r2, r3
 80131fc:	d3b8      	bcc.n	8013170 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80131fe:	2301      	movs	r3, #1
 8013200:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013202:	e7b5      	b.n	8013170 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8013204:	4b17      	ldr	r3, [pc, #92]	; (8013264 <xTaskIncrementTick+0x168>)
 8013206:	681b      	ldr	r3, [r3, #0]
 8013208:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801320a:	4915      	ldr	r1, [pc, #84]	; (8013260 <xTaskIncrementTick+0x164>)
 801320c:	4613      	mov	r3, r2
 801320e:	009b      	lsls	r3, r3, #2
 8013210:	4413      	add	r3, r2
 8013212:	009b      	lsls	r3, r3, #2
 8013214:	440b      	add	r3, r1
 8013216:	681b      	ldr	r3, [r3, #0]
 8013218:	2b01      	cmp	r3, #1
 801321a:	d901      	bls.n	8013220 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 801321c:	2301      	movs	r3, #1
 801321e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8013220:	4b11      	ldr	r3, [pc, #68]	; (8013268 <xTaskIncrementTick+0x16c>)
 8013222:	681b      	ldr	r3, [r3, #0]
 8013224:	2b00      	cmp	r3, #0
 8013226:	d007      	beq.n	8013238 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8013228:	2301      	movs	r3, #1
 801322a:	617b      	str	r3, [r7, #20]
 801322c:	e004      	b.n	8013238 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801322e:	4b0f      	ldr	r3, [pc, #60]	; (801326c <xTaskIncrementTick+0x170>)
 8013230:	681b      	ldr	r3, [r3, #0]
 8013232:	3301      	adds	r3, #1
 8013234:	4a0d      	ldr	r2, [pc, #52]	; (801326c <xTaskIncrementTick+0x170>)
 8013236:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8013238:	697b      	ldr	r3, [r7, #20]
}
 801323a:	4618      	mov	r0, r3
 801323c:	3718      	adds	r7, #24
 801323e:	46bd      	mov	sp, r7
 8013240:	bd80      	pop	{r7, pc}
 8013242:	bf00      	nop
 8013244:	200013a8 	.word	0x200013a8
 8013248:	20001384 	.word	0x20001384
 801324c:	20001338 	.word	0x20001338
 8013250:	2000133c 	.word	0x2000133c
 8013254:	20001398 	.word	0x20001398
 8013258:	200013a0 	.word	0x200013a0
 801325c:	20001388 	.word	0x20001388
 8013260:	20000eb0 	.word	0x20000eb0
 8013264:	20000eac 	.word	0x20000eac
 8013268:	20001394 	.word	0x20001394
 801326c:	20001390 	.word	0x20001390

08013270 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013270:	b480      	push	{r7}
 8013272:	b085      	sub	sp, #20
 8013274:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013276:	4b2a      	ldr	r3, [pc, #168]	; (8013320 <vTaskSwitchContext+0xb0>)
 8013278:	681b      	ldr	r3, [r3, #0]
 801327a:	2b00      	cmp	r3, #0
 801327c:	d003      	beq.n	8013286 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801327e:	4b29      	ldr	r3, [pc, #164]	; (8013324 <vTaskSwitchContext+0xb4>)
 8013280:	2201      	movs	r2, #1
 8013282:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013284:	e046      	b.n	8013314 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8013286:	4b27      	ldr	r3, [pc, #156]	; (8013324 <vTaskSwitchContext+0xb4>)
 8013288:	2200      	movs	r2, #0
 801328a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801328c:	4b26      	ldr	r3, [pc, #152]	; (8013328 <vTaskSwitchContext+0xb8>)
 801328e:	681b      	ldr	r3, [r3, #0]
 8013290:	60fb      	str	r3, [r7, #12]
 8013292:	e010      	b.n	80132b6 <vTaskSwitchContext+0x46>
 8013294:	68fb      	ldr	r3, [r7, #12]
 8013296:	2b00      	cmp	r3, #0
 8013298:	d10a      	bne.n	80132b0 <vTaskSwitchContext+0x40>
	__asm volatile
 801329a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801329e:	f383 8811 	msr	BASEPRI, r3
 80132a2:	f3bf 8f6f 	isb	sy
 80132a6:	f3bf 8f4f 	dsb	sy
 80132aa:	607b      	str	r3, [r7, #4]
}
 80132ac:	bf00      	nop
 80132ae:	e7fe      	b.n	80132ae <vTaskSwitchContext+0x3e>
 80132b0:	68fb      	ldr	r3, [r7, #12]
 80132b2:	3b01      	subs	r3, #1
 80132b4:	60fb      	str	r3, [r7, #12]
 80132b6:	491d      	ldr	r1, [pc, #116]	; (801332c <vTaskSwitchContext+0xbc>)
 80132b8:	68fa      	ldr	r2, [r7, #12]
 80132ba:	4613      	mov	r3, r2
 80132bc:	009b      	lsls	r3, r3, #2
 80132be:	4413      	add	r3, r2
 80132c0:	009b      	lsls	r3, r3, #2
 80132c2:	440b      	add	r3, r1
 80132c4:	681b      	ldr	r3, [r3, #0]
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	d0e4      	beq.n	8013294 <vTaskSwitchContext+0x24>
 80132ca:	68fa      	ldr	r2, [r7, #12]
 80132cc:	4613      	mov	r3, r2
 80132ce:	009b      	lsls	r3, r3, #2
 80132d0:	4413      	add	r3, r2
 80132d2:	009b      	lsls	r3, r3, #2
 80132d4:	4a15      	ldr	r2, [pc, #84]	; (801332c <vTaskSwitchContext+0xbc>)
 80132d6:	4413      	add	r3, r2
 80132d8:	60bb      	str	r3, [r7, #8]
 80132da:	68bb      	ldr	r3, [r7, #8]
 80132dc:	685b      	ldr	r3, [r3, #4]
 80132de:	685a      	ldr	r2, [r3, #4]
 80132e0:	68bb      	ldr	r3, [r7, #8]
 80132e2:	605a      	str	r2, [r3, #4]
 80132e4:	68bb      	ldr	r3, [r7, #8]
 80132e6:	685a      	ldr	r2, [r3, #4]
 80132e8:	68bb      	ldr	r3, [r7, #8]
 80132ea:	3308      	adds	r3, #8
 80132ec:	429a      	cmp	r2, r3
 80132ee:	d104      	bne.n	80132fa <vTaskSwitchContext+0x8a>
 80132f0:	68bb      	ldr	r3, [r7, #8]
 80132f2:	685b      	ldr	r3, [r3, #4]
 80132f4:	685a      	ldr	r2, [r3, #4]
 80132f6:	68bb      	ldr	r3, [r7, #8]
 80132f8:	605a      	str	r2, [r3, #4]
 80132fa:	68bb      	ldr	r3, [r7, #8]
 80132fc:	685b      	ldr	r3, [r3, #4]
 80132fe:	68db      	ldr	r3, [r3, #12]
 8013300:	4a0b      	ldr	r2, [pc, #44]	; (8013330 <vTaskSwitchContext+0xc0>)
 8013302:	6013      	str	r3, [r2, #0]
 8013304:	4a08      	ldr	r2, [pc, #32]	; (8013328 <vTaskSwitchContext+0xb8>)
 8013306:	68fb      	ldr	r3, [r7, #12]
 8013308:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801330a:	4b09      	ldr	r3, [pc, #36]	; (8013330 <vTaskSwitchContext+0xc0>)
 801330c:	681b      	ldr	r3, [r3, #0]
 801330e:	3354      	adds	r3, #84	; 0x54
 8013310:	4a08      	ldr	r2, [pc, #32]	; (8013334 <vTaskSwitchContext+0xc4>)
 8013312:	6013      	str	r3, [r2, #0]
}
 8013314:	bf00      	nop
 8013316:	3714      	adds	r7, #20
 8013318:	46bd      	mov	sp, r7
 801331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801331e:	4770      	bx	lr
 8013320:	200013a8 	.word	0x200013a8
 8013324:	20001394 	.word	0x20001394
 8013328:	20001388 	.word	0x20001388
 801332c:	20000eb0 	.word	0x20000eb0
 8013330:	20000eac 	.word	0x20000eac
 8013334:	200000f4 	.word	0x200000f4

08013338 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013338:	b580      	push	{r7, lr}
 801333a:	b084      	sub	sp, #16
 801333c:	af00      	add	r7, sp, #0
 801333e:	6078      	str	r0, [r7, #4]
 8013340:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	2b00      	cmp	r3, #0
 8013346:	d10a      	bne.n	801335e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8013348:	f04f 0350 	mov.w	r3, #80	; 0x50
 801334c:	f383 8811 	msr	BASEPRI, r3
 8013350:	f3bf 8f6f 	isb	sy
 8013354:	f3bf 8f4f 	dsb	sy
 8013358:	60fb      	str	r3, [r7, #12]
}
 801335a:	bf00      	nop
 801335c:	e7fe      	b.n	801335c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801335e:	4b07      	ldr	r3, [pc, #28]	; (801337c <vTaskPlaceOnEventList+0x44>)
 8013360:	681b      	ldr	r3, [r3, #0]
 8013362:	3318      	adds	r3, #24
 8013364:	4619      	mov	r1, r3
 8013366:	6878      	ldr	r0, [r7, #4]
 8013368:	f7fe fcf9 	bl	8011d5e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801336c:	2101      	movs	r1, #1
 801336e:	6838      	ldr	r0, [r7, #0]
 8013370:	f000 fa90 	bl	8013894 <prvAddCurrentTaskToDelayedList>
}
 8013374:	bf00      	nop
 8013376:	3710      	adds	r7, #16
 8013378:	46bd      	mov	sp, r7
 801337a:	bd80      	pop	{r7, pc}
 801337c:	20000eac 	.word	0x20000eac

08013380 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013380:	b580      	push	{r7, lr}
 8013382:	b086      	sub	sp, #24
 8013384:	af00      	add	r7, sp, #0
 8013386:	60f8      	str	r0, [r7, #12]
 8013388:	60b9      	str	r1, [r7, #8]
 801338a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 801338c:	68fb      	ldr	r3, [r7, #12]
 801338e:	2b00      	cmp	r3, #0
 8013390:	d10a      	bne.n	80133a8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8013392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013396:	f383 8811 	msr	BASEPRI, r3
 801339a:	f3bf 8f6f 	isb	sy
 801339e:	f3bf 8f4f 	dsb	sy
 80133a2:	617b      	str	r3, [r7, #20]
}
 80133a4:	bf00      	nop
 80133a6:	e7fe      	b.n	80133a6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80133a8:	4b0a      	ldr	r3, [pc, #40]	; (80133d4 <vTaskPlaceOnEventListRestricted+0x54>)
 80133aa:	681b      	ldr	r3, [r3, #0]
 80133ac:	3318      	adds	r3, #24
 80133ae:	4619      	mov	r1, r3
 80133b0:	68f8      	ldr	r0, [r7, #12]
 80133b2:	f7fe fcb0 	bl	8011d16 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	2b00      	cmp	r3, #0
 80133ba:	d002      	beq.n	80133c2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80133bc:	f04f 33ff 	mov.w	r3, #4294967295
 80133c0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80133c2:	6879      	ldr	r1, [r7, #4]
 80133c4:	68b8      	ldr	r0, [r7, #8]
 80133c6:	f000 fa65 	bl	8013894 <prvAddCurrentTaskToDelayedList>
	}
 80133ca:	bf00      	nop
 80133cc:	3718      	adds	r7, #24
 80133ce:	46bd      	mov	sp, r7
 80133d0:	bd80      	pop	{r7, pc}
 80133d2:	bf00      	nop
 80133d4:	20000eac 	.word	0x20000eac

080133d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80133d8:	b580      	push	{r7, lr}
 80133da:	b086      	sub	sp, #24
 80133dc:	af00      	add	r7, sp, #0
 80133de:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	68db      	ldr	r3, [r3, #12]
 80133e4:	68db      	ldr	r3, [r3, #12]
 80133e6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80133e8:	693b      	ldr	r3, [r7, #16]
 80133ea:	2b00      	cmp	r3, #0
 80133ec:	d10a      	bne.n	8013404 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80133ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80133f2:	f383 8811 	msr	BASEPRI, r3
 80133f6:	f3bf 8f6f 	isb	sy
 80133fa:	f3bf 8f4f 	dsb	sy
 80133fe:	60fb      	str	r3, [r7, #12]
}
 8013400:	bf00      	nop
 8013402:	e7fe      	b.n	8013402 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8013404:	693b      	ldr	r3, [r7, #16]
 8013406:	3318      	adds	r3, #24
 8013408:	4618      	mov	r0, r3
 801340a:	f7fe fce1 	bl	8011dd0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801340e:	4b1e      	ldr	r3, [pc, #120]	; (8013488 <xTaskRemoveFromEventList+0xb0>)
 8013410:	681b      	ldr	r3, [r3, #0]
 8013412:	2b00      	cmp	r3, #0
 8013414:	d11d      	bne.n	8013452 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013416:	693b      	ldr	r3, [r7, #16]
 8013418:	3304      	adds	r3, #4
 801341a:	4618      	mov	r0, r3
 801341c:	f7fe fcd8 	bl	8011dd0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8013420:	693b      	ldr	r3, [r7, #16]
 8013422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013424:	4b19      	ldr	r3, [pc, #100]	; (801348c <xTaskRemoveFromEventList+0xb4>)
 8013426:	681b      	ldr	r3, [r3, #0]
 8013428:	429a      	cmp	r2, r3
 801342a:	d903      	bls.n	8013434 <xTaskRemoveFromEventList+0x5c>
 801342c:	693b      	ldr	r3, [r7, #16]
 801342e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013430:	4a16      	ldr	r2, [pc, #88]	; (801348c <xTaskRemoveFromEventList+0xb4>)
 8013432:	6013      	str	r3, [r2, #0]
 8013434:	693b      	ldr	r3, [r7, #16]
 8013436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013438:	4613      	mov	r3, r2
 801343a:	009b      	lsls	r3, r3, #2
 801343c:	4413      	add	r3, r2
 801343e:	009b      	lsls	r3, r3, #2
 8013440:	4a13      	ldr	r2, [pc, #76]	; (8013490 <xTaskRemoveFromEventList+0xb8>)
 8013442:	441a      	add	r2, r3
 8013444:	693b      	ldr	r3, [r7, #16]
 8013446:	3304      	adds	r3, #4
 8013448:	4619      	mov	r1, r3
 801344a:	4610      	mov	r0, r2
 801344c:	f7fe fc63 	bl	8011d16 <vListInsertEnd>
 8013450:	e005      	b.n	801345e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8013452:	693b      	ldr	r3, [r7, #16]
 8013454:	3318      	adds	r3, #24
 8013456:	4619      	mov	r1, r3
 8013458:	480e      	ldr	r0, [pc, #56]	; (8013494 <xTaskRemoveFromEventList+0xbc>)
 801345a:	f7fe fc5c 	bl	8011d16 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801345e:	693b      	ldr	r3, [r7, #16]
 8013460:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013462:	4b0d      	ldr	r3, [pc, #52]	; (8013498 <xTaskRemoveFromEventList+0xc0>)
 8013464:	681b      	ldr	r3, [r3, #0]
 8013466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013468:	429a      	cmp	r2, r3
 801346a:	d905      	bls.n	8013478 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801346c:	2301      	movs	r3, #1
 801346e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8013470:	4b0a      	ldr	r3, [pc, #40]	; (801349c <xTaskRemoveFromEventList+0xc4>)
 8013472:	2201      	movs	r2, #1
 8013474:	601a      	str	r2, [r3, #0]
 8013476:	e001      	b.n	801347c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8013478:	2300      	movs	r3, #0
 801347a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801347c:	697b      	ldr	r3, [r7, #20]
}
 801347e:	4618      	mov	r0, r3
 8013480:	3718      	adds	r7, #24
 8013482:	46bd      	mov	sp, r7
 8013484:	bd80      	pop	{r7, pc}
 8013486:	bf00      	nop
 8013488:	200013a8 	.word	0x200013a8
 801348c:	20001388 	.word	0x20001388
 8013490:	20000eb0 	.word	0x20000eb0
 8013494:	20001340 	.word	0x20001340
 8013498:	20000eac 	.word	0x20000eac
 801349c:	20001394 	.word	0x20001394

080134a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80134a0:	b480      	push	{r7}
 80134a2:	b083      	sub	sp, #12
 80134a4:	af00      	add	r7, sp, #0
 80134a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80134a8:	4b06      	ldr	r3, [pc, #24]	; (80134c4 <vTaskInternalSetTimeOutState+0x24>)
 80134aa:	681a      	ldr	r2, [r3, #0]
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80134b0:	4b05      	ldr	r3, [pc, #20]	; (80134c8 <vTaskInternalSetTimeOutState+0x28>)
 80134b2:	681a      	ldr	r2, [r3, #0]
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	605a      	str	r2, [r3, #4]
}
 80134b8:	bf00      	nop
 80134ba:	370c      	adds	r7, #12
 80134bc:	46bd      	mov	sp, r7
 80134be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134c2:	4770      	bx	lr
 80134c4:	20001398 	.word	0x20001398
 80134c8:	20001384 	.word	0x20001384

080134cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80134cc:	b580      	push	{r7, lr}
 80134ce:	b088      	sub	sp, #32
 80134d0:	af00      	add	r7, sp, #0
 80134d2:	6078      	str	r0, [r7, #4]
 80134d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80134d6:	687b      	ldr	r3, [r7, #4]
 80134d8:	2b00      	cmp	r3, #0
 80134da:	d10a      	bne.n	80134f2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80134dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80134e0:	f383 8811 	msr	BASEPRI, r3
 80134e4:	f3bf 8f6f 	isb	sy
 80134e8:	f3bf 8f4f 	dsb	sy
 80134ec:	613b      	str	r3, [r7, #16]
}
 80134ee:	bf00      	nop
 80134f0:	e7fe      	b.n	80134f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80134f2:	683b      	ldr	r3, [r7, #0]
 80134f4:	2b00      	cmp	r3, #0
 80134f6:	d10a      	bne.n	801350e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80134f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80134fc:	f383 8811 	msr	BASEPRI, r3
 8013500:	f3bf 8f6f 	isb	sy
 8013504:	f3bf 8f4f 	dsb	sy
 8013508:	60fb      	str	r3, [r7, #12]
}
 801350a:	bf00      	nop
 801350c:	e7fe      	b.n	801350c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 801350e:	f000 fe91 	bl	8014234 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8013512:	4b1d      	ldr	r3, [pc, #116]	; (8013588 <xTaskCheckForTimeOut+0xbc>)
 8013514:	681b      	ldr	r3, [r3, #0]
 8013516:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	685b      	ldr	r3, [r3, #4]
 801351c:	69ba      	ldr	r2, [r7, #24]
 801351e:	1ad3      	subs	r3, r2, r3
 8013520:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8013522:	683b      	ldr	r3, [r7, #0]
 8013524:	681b      	ldr	r3, [r3, #0]
 8013526:	f1b3 3fff 	cmp.w	r3, #4294967295
 801352a:	d102      	bne.n	8013532 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801352c:	2300      	movs	r3, #0
 801352e:	61fb      	str	r3, [r7, #28]
 8013530:	e023      	b.n	801357a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8013532:	687b      	ldr	r3, [r7, #4]
 8013534:	681a      	ldr	r2, [r3, #0]
 8013536:	4b15      	ldr	r3, [pc, #84]	; (801358c <xTaskCheckForTimeOut+0xc0>)
 8013538:	681b      	ldr	r3, [r3, #0]
 801353a:	429a      	cmp	r2, r3
 801353c:	d007      	beq.n	801354e <xTaskCheckForTimeOut+0x82>
 801353e:	687b      	ldr	r3, [r7, #4]
 8013540:	685b      	ldr	r3, [r3, #4]
 8013542:	69ba      	ldr	r2, [r7, #24]
 8013544:	429a      	cmp	r2, r3
 8013546:	d302      	bcc.n	801354e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8013548:	2301      	movs	r3, #1
 801354a:	61fb      	str	r3, [r7, #28]
 801354c:	e015      	b.n	801357a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801354e:	683b      	ldr	r3, [r7, #0]
 8013550:	681b      	ldr	r3, [r3, #0]
 8013552:	697a      	ldr	r2, [r7, #20]
 8013554:	429a      	cmp	r2, r3
 8013556:	d20b      	bcs.n	8013570 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8013558:	683b      	ldr	r3, [r7, #0]
 801355a:	681a      	ldr	r2, [r3, #0]
 801355c:	697b      	ldr	r3, [r7, #20]
 801355e:	1ad2      	subs	r2, r2, r3
 8013560:	683b      	ldr	r3, [r7, #0]
 8013562:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8013564:	6878      	ldr	r0, [r7, #4]
 8013566:	f7ff ff9b 	bl	80134a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801356a:	2300      	movs	r3, #0
 801356c:	61fb      	str	r3, [r7, #28]
 801356e:	e004      	b.n	801357a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8013570:	683b      	ldr	r3, [r7, #0]
 8013572:	2200      	movs	r2, #0
 8013574:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8013576:	2301      	movs	r3, #1
 8013578:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801357a:	f000 fe8b 	bl	8014294 <vPortExitCritical>

	return xReturn;
 801357e:	69fb      	ldr	r3, [r7, #28]
}
 8013580:	4618      	mov	r0, r3
 8013582:	3720      	adds	r7, #32
 8013584:	46bd      	mov	sp, r7
 8013586:	bd80      	pop	{r7, pc}
 8013588:	20001384 	.word	0x20001384
 801358c:	20001398 	.word	0x20001398

08013590 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8013590:	b480      	push	{r7}
 8013592:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8013594:	4b03      	ldr	r3, [pc, #12]	; (80135a4 <vTaskMissedYield+0x14>)
 8013596:	2201      	movs	r2, #1
 8013598:	601a      	str	r2, [r3, #0]
}
 801359a:	bf00      	nop
 801359c:	46bd      	mov	sp, r7
 801359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135a2:	4770      	bx	lr
 80135a4:	20001394 	.word	0x20001394

080135a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80135a8:	b580      	push	{r7, lr}
 80135aa:	b082      	sub	sp, #8
 80135ac:	af00      	add	r7, sp, #0
 80135ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80135b0:	f000 f852 	bl	8013658 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80135b4:	4b06      	ldr	r3, [pc, #24]	; (80135d0 <prvIdleTask+0x28>)
 80135b6:	681b      	ldr	r3, [r3, #0]
 80135b8:	2b01      	cmp	r3, #1
 80135ba:	d9f9      	bls.n	80135b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80135bc:	4b05      	ldr	r3, [pc, #20]	; (80135d4 <prvIdleTask+0x2c>)
 80135be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80135c2:	601a      	str	r2, [r3, #0]
 80135c4:	f3bf 8f4f 	dsb	sy
 80135c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80135cc:	e7f0      	b.n	80135b0 <prvIdleTask+0x8>
 80135ce:	bf00      	nop
 80135d0:	20000eb0 	.word	0x20000eb0
 80135d4:	e000ed04 	.word	0xe000ed04

080135d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80135d8:	b580      	push	{r7, lr}
 80135da:	b082      	sub	sp, #8
 80135dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80135de:	2300      	movs	r3, #0
 80135e0:	607b      	str	r3, [r7, #4]
 80135e2:	e00c      	b.n	80135fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80135e4:	687a      	ldr	r2, [r7, #4]
 80135e6:	4613      	mov	r3, r2
 80135e8:	009b      	lsls	r3, r3, #2
 80135ea:	4413      	add	r3, r2
 80135ec:	009b      	lsls	r3, r3, #2
 80135ee:	4a12      	ldr	r2, [pc, #72]	; (8013638 <prvInitialiseTaskLists+0x60>)
 80135f0:	4413      	add	r3, r2
 80135f2:	4618      	mov	r0, r3
 80135f4:	f7fe fb62 	bl	8011cbc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	3301      	adds	r3, #1
 80135fc:	607b      	str	r3, [r7, #4]
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	2b37      	cmp	r3, #55	; 0x37
 8013602:	d9ef      	bls.n	80135e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013604:	480d      	ldr	r0, [pc, #52]	; (801363c <prvInitialiseTaskLists+0x64>)
 8013606:	f7fe fb59 	bl	8011cbc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801360a:	480d      	ldr	r0, [pc, #52]	; (8013640 <prvInitialiseTaskLists+0x68>)
 801360c:	f7fe fb56 	bl	8011cbc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013610:	480c      	ldr	r0, [pc, #48]	; (8013644 <prvInitialiseTaskLists+0x6c>)
 8013612:	f7fe fb53 	bl	8011cbc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013616:	480c      	ldr	r0, [pc, #48]	; (8013648 <prvInitialiseTaskLists+0x70>)
 8013618:	f7fe fb50 	bl	8011cbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801361c:	480b      	ldr	r0, [pc, #44]	; (801364c <prvInitialiseTaskLists+0x74>)
 801361e:	f7fe fb4d 	bl	8011cbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013622:	4b0b      	ldr	r3, [pc, #44]	; (8013650 <prvInitialiseTaskLists+0x78>)
 8013624:	4a05      	ldr	r2, [pc, #20]	; (801363c <prvInitialiseTaskLists+0x64>)
 8013626:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013628:	4b0a      	ldr	r3, [pc, #40]	; (8013654 <prvInitialiseTaskLists+0x7c>)
 801362a:	4a05      	ldr	r2, [pc, #20]	; (8013640 <prvInitialiseTaskLists+0x68>)
 801362c:	601a      	str	r2, [r3, #0]
}
 801362e:	bf00      	nop
 8013630:	3708      	adds	r7, #8
 8013632:	46bd      	mov	sp, r7
 8013634:	bd80      	pop	{r7, pc}
 8013636:	bf00      	nop
 8013638:	20000eb0 	.word	0x20000eb0
 801363c:	20001310 	.word	0x20001310
 8013640:	20001324 	.word	0x20001324
 8013644:	20001340 	.word	0x20001340
 8013648:	20001354 	.word	0x20001354
 801364c:	2000136c 	.word	0x2000136c
 8013650:	20001338 	.word	0x20001338
 8013654:	2000133c 	.word	0x2000133c

08013658 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013658:	b580      	push	{r7, lr}
 801365a:	b082      	sub	sp, #8
 801365c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801365e:	e019      	b.n	8013694 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8013660:	f000 fde8 	bl	8014234 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013664:	4b10      	ldr	r3, [pc, #64]	; (80136a8 <prvCheckTasksWaitingTermination+0x50>)
 8013666:	68db      	ldr	r3, [r3, #12]
 8013668:	68db      	ldr	r3, [r3, #12]
 801366a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801366c:	687b      	ldr	r3, [r7, #4]
 801366e:	3304      	adds	r3, #4
 8013670:	4618      	mov	r0, r3
 8013672:	f7fe fbad 	bl	8011dd0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8013676:	4b0d      	ldr	r3, [pc, #52]	; (80136ac <prvCheckTasksWaitingTermination+0x54>)
 8013678:	681b      	ldr	r3, [r3, #0]
 801367a:	3b01      	subs	r3, #1
 801367c:	4a0b      	ldr	r2, [pc, #44]	; (80136ac <prvCheckTasksWaitingTermination+0x54>)
 801367e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8013680:	4b0b      	ldr	r3, [pc, #44]	; (80136b0 <prvCheckTasksWaitingTermination+0x58>)
 8013682:	681b      	ldr	r3, [r3, #0]
 8013684:	3b01      	subs	r3, #1
 8013686:	4a0a      	ldr	r2, [pc, #40]	; (80136b0 <prvCheckTasksWaitingTermination+0x58>)
 8013688:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801368a:	f000 fe03 	bl	8014294 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801368e:	6878      	ldr	r0, [r7, #4]
 8013690:	f000 f810 	bl	80136b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013694:	4b06      	ldr	r3, [pc, #24]	; (80136b0 <prvCheckTasksWaitingTermination+0x58>)
 8013696:	681b      	ldr	r3, [r3, #0]
 8013698:	2b00      	cmp	r3, #0
 801369a:	d1e1      	bne.n	8013660 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801369c:	bf00      	nop
 801369e:	bf00      	nop
 80136a0:	3708      	adds	r7, #8
 80136a2:	46bd      	mov	sp, r7
 80136a4:	bd80      	pop	{r7, pc}
 80136a6:	bf00      	nop
 80136a8:	20001354 	.word	0x20001354
 80136ac:	20001380 	.word	0x20001380
 80136b0:	20001368 	.word	0x20001368

080136b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80136b4:	b580      	push	{r7, lr}
 80136b6:	b084      	sub	sp, #16
 80136b8:	af00      	add	r7, sp, #0
 80136ba:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80136bc:	687b      	ldr	r3, [r7, #4]
 80136be:	3354      	adds	r3, #84	; 0x54
 80136c0:	4618      	mov	r0, r3
 80136c2:	f003 fd77 	bl	80171b4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80136c6:	687b      	ldr	r3, [r7, #4]
 80136c8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80136cc:	2b00      	cmp	r3, #0
 80136ce:	d108      	bne.n	80136e2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80136d0:	687b      	ldr	r3, [r7, #4]
 80136d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80136d4:	4618      	mov	r0, r3
 80136d6:	f000 ff9b 	bl	8014610 <vPortFree>
				vPortFree( pxTCB );
 80136da:	6878      	ldr	r0, [r7, #4]
 80136dc:	f000 ff98 	bl	8014610 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80136e0:	e018      	b.n	8013714 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80136e8:	2b01      	cmp	r3, #1
 80136ea:	d103      	bne.n	80136f4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80136ec:	6878      	ldr	r0, [r7, #4]
 80136ee:	f000 ff8f 	bl	8014610 <vPortFree>
	}
 80136f2:	e00f      	b.n	8013714 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80136f4:	687b      	ldr	r3, [r7, #4]
 80136f6:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80136fa:	2b02      	cmp	r3, #2
 80136fc:	d00a      	beq.n	8013714 <prvDeleteTCB+0x60>
	__asm volatile
 80136fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013702:	f383 8811 	msr	BASEPRI, r3
 8013706:	f3bf 8f6f 	isb	sy
 801370a:	f3bf 8f4f 	dsb	sy
 801370e:	60fb      	str	r3, [r7, #12]
}
 8013710:	bf00      	nop
 8013712:	e7fe      	b.n	8013712 <prvDeleteTCB+0x5e>
	}
 8013714:	bf00      	nop
 8013716:	3710      	adds	r7, #16
 8013718:	46bd      	mov	sp, r7
 801371a:	bd80      	pop	{r7, pc}

0801371c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801371c:	b480      	push	{r7}
 801371e:	b083      	sub	sp, #12
 8013720:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013722:	4b0c      	ldr	r3, [pc, #48]	; (8013754 <prvResetNextTaskUnblockTime+0x38>)
 8013724:	681b      	ldr	r3, [r3, #0]
 8013726:	681b      	ldr	r3, [r3, #0]
 8013728:	2b00      	cmp	r3, #0
 801372a:	d104      	bne.n	8013736 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801372c:	4b0a      	ldr	r3, [pc, #40]	; (8013758 <prvResetNextTaskUnblockTime+0x3c>)
 801372e:	f04f 32ff 	mov.w	r2, #4294967295
 8013732:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013734:	e008      	b.n	8013748 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013736:	4b07      	ldr	r3, [pc, #28]	; (8013754 <prvResetNextTaskUnblockTime+0x38>)
 8013738:	681b      	ldr	r3, [r3, #0]
 801373a:	68db      	ldr	r3, [r3, #12]
 801373c:	68db      	ldr	r3, [r3, #12]
 801373e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013740:	687b      	ldr	r3, [r7, #4]
 8013742:	685b      	ldr	r3, [r3, #4]
 8013744:	4a04      	ldr	r2, [pc, #16]	; (8013758 <prvResetNextTaskUnblockTime+0x3c>)
 8013746:	6013      	str	r3, [r2, #0]
}
 8013748:	bf00      	nop
 801374a:	370c      	adds	r7, #12
 801374c:	46bd      	mov	sp, r7
 801374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013752:	4770      	bx	lr
 8013754:	20001338 	.word	0x20001338
 8013758:	200013a0 	.word	0x200013a0

0801375c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 801375c:	b480      	push	{r7}
 801375e:	b083      	sub	sp, #12
 8013760:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8013762:	4b05      	ldr	r3, [pc, #20]	; (8013778 <xTaskGetCurrentTaskHandle+0x1c>)
 8013764:	681b      	ldr	r3, [r3, #0]
 8013766:	607b      	str	r3, [r7, #4]

		return xReturn;
 8013768:	687b      	ldr	r3, [r7, #4]
	}
 801376a:	4618      	mov	r0, r3
 801376c:	370c      	adds	r7, #12
 801376e:	46bd      	mov	sp, r7
 8013770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013774:	4770      	bx	lr
 8013776:	bf00      	nop
 8013778:	20000eac 	.word	0x20000eac

0801377c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 801377c:	b480      	push	{r7}
 801377e:	b083      	sub	sp, #12
 8013780:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8013782:	4b0b      	ldr	r3, [pc, #44]	; (80137b0 <xTaskGetSchedulerState+0x34>)
 8013784:	681b      	ldr	r3, [r3, #0]
 8013786:	2b00      	cmp	r3, #0
 8013788:	d102      	bne.n	8013790 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801378a:	2301      	movs	r3, #1
 801378c:	607b      	str	r3, [r7, #4]
 801378e:	e008      	b.n	80137a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013790:	4b08      	ldr	r3, [pc, #32]	; (80137b4 <xTaskGetSchedulerState+0x38>)
 8013792:	681b      	ldr	r3, [r3, #0]
 8013794:	2b00      	cmp	r3, #0
 8013796:	d102      	bne.n	801379e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8013798:	2302      	movs	r3, #2
 801379a:	607b      	str	r3, [r7, #4]
 801379c:	e001      	b.n	80137a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801379e:	2300      	movs	r3, #0
 80137a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80137a2:	687b      	ldr	r3, [r7, #4]
	}
 80137a4:	4618      	mov	r0, r3
 80137a6:	370c      	adds	r7, #12
 80137a8:	46bd      	mov	sp, r7
 80137aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137ae:	4770      	bx	lr
 80137b0:	2000138c 	.word	0x2000138c
 80137b4:	200013a8 	.word	0x200013a8

080137b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80137b8:	b580      	push	{r7, lr}
 80137ba:	b086      	sub	sp, #24
 80137bc:	af00      	add	r7, sp, #0
 80137be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80137c4:	2300      	movs	r3, #0
 80137c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80137c8:	687b      	ldr	r3, [r7, #4]
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	d056      	beq.n	801387c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80137ce:	4b2e      	ldr	r3, [pc, #184]	; (8013888 <xTaskPriorityDisinherit+0xd0>)
 80137d0:	681b      	ldr	r3, [r3, #0]
 80137d2:	693a      	ldr	r2, [r7, #16]
 80137d4:	429a      	cmp	r2, r3
 80137d6:	d00a      	beq.n	80137ee <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80137d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80137dc:	f383 8811 	msr	BASEPRI, r3
 80137e0:	f3bf 8f6f 	isb	sy
 80137e4:	f3bf 8f4f 	dsb	sy
 80137e8:	60fb      	str	r3, [r7, #12]
}
 80137ea:	bf00      	nop
 80137ec:	e7fe      	b.n	80137ec <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80137ee:	693b      	ldr	r3, [r7, #16]
 80137f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80137f2:	2b00      	cmp	r3, #0
 80137f4:	d10a      	bne.n	801380c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80137f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80137fa:	f383 8811 	msr	BASEPRI, r3
 80137fe:	f3bf 8f6f 	isb	sy
 8013802:	f3bf 8f4f 	dsb	sy
 8013806:	60bb      	str	r3, [r7, #8]
}
 8013808:	bf00      	nop
 801380a:	e7fe      	b.n	801380a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 801380c:	693b      	ldr	r3, [r7, #16]
 801380e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013810:	1e5a      	subs	r2, r3, #1
 8013812:	693b      	ldr	r3, [r7, #16]
 8013814:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8013816:	693b      	ldr	r3, [r7, #16]
 8013818:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801381a:	693b      	ldr	r3, [r7, #16]
 801381c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801381e:	429a      	cmp	r2, r3
 8013820:	d02c      	beq.n	801387c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8013822:	693b      	ldr	r3, [r7, #16]
 8013824:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013826:	2b00      	cmp	r3, #0
 8013828:	d128      	bne.n	801387c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801382a:	693b      	ldr	r3, [r7, #16]
 801382c:	3304      	adds	r3, #4
 801382e:	4618      	mov	r0, r3
 8013830:	f7fe face 	bl	8011dd0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8013834:	693b      	ldr	r3, [r7, #16]
 8013836:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8013838:	693b      	ldr	r3, [r7, #16]
 801383a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801383c:	693b      	ldr	r3, [r7, #16]
 801383e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013840:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8013844:	693b      	ldr	r3, [r7, #16]
 8013846:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8013848:	693b      	ldr	r3, [r7, #16]
 801384a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801384c:	4b0f      	ldr	r3, [pc, #60]	; (801388c <xTaskPriorityDisinherit+0xd4>)
 801384e:	681b      	ldr	r3, [r3, #0]
 8013850:	429a      	cmp	r2, r3
 8013852:	d903      	bls.n	801385c <xTaskPriorityDisinherit+0xa4>
 8013854:	693b      	ldr	r3, [r7, #16]
 8013856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013858:	4a0c      	ldr	r2, [pc, #48]	; (801388c <xTaskPriorityDisinherit+0xd4>)
 801385a:	6013      	str	r3, [r2, #0]
 801385c:	693b      	ldr	r3, [r7, #16]
 801385e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013860:	4613      	mov	r3, r2
 8013862:	009b      	lsls	r3, r3, #2
 8013864:	4413      	add	r3, r2
 8013866:	009b      	lsls	r3, r3, #2
 8013868:	4a09      	ldr	r2, [pc, #36]	; (8013890 <xTaskPriorityDisinherit+0xd8>)
 801386a:	441a      	add	r2, r3
 801386c:	693b      	ldr	r3, [r7, #16]
 801386e:	3304      	adds	r3, #4
 8013870:	4619      	mov	r1, r3
 8013872:	4610      	mov	r0, r2
 8013874:	f7fe fa4f 	bl	8011d16 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8013878:	2301      	movs	r3, #1
 801387a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801387c:	697b      	ldr	r3, [r7, #20]
	}
 801387e:	4618      	mov	r0, r3
 8013880:	3718      	adds	r7, #24
 8013882:	46bd      	mov	sp, r7
 8013884:	bd80      	pop	{r7, pc}
 8013886:	bf00      	nop
 8013888:	20000eac 	.word	0x20000eac
 801388c:	20001388 	.word	0x20001388
 8013890:	20000eb0 	.word	0x20000eb0

08013894 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8013894:	b580      	push	{r7, lr}
 8013896:	b084      	sub	sp, #16
 8013898:	af00      	add	r7, sp, #0
 801389a:	6078      	str	r0, [r7, #4]
 801389c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801389e:	4b21      	ldr	r3, [pc, #132]	; (8013924 <prvAddCurrentTaskToDelayedList+0x90>)
 80138a0:	681b      	ldr	r3, [r3, #0]
 80138a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80138a4:	4b20      	ldr	r3, [pc, #128]	; (8013928 <prvAddCurrentTaskToDelayedList+0x94>)
 80138a6:	681b      	ldr	r3, [r3, #0]
 80138a8:	3304      	adds	r3, #4
 80138aa:	4618      	mov	r0, r3
 80138ac:	f7fe fa90 	bl	8011dd0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80138b6:	d10a      	bne.n	80138ce <prvAddCurrentTaskToDelayedList+0x3a>
 80138b8:	683b      	ldr	r3, [r7, #0]
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d007      	beq.n	80138ce <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80138be:	4b1a      	ldr	r3, [pc, #104]	; (8013928 <prvAddCurrentTaskToDelayedList+0x94>)
 80138c0:	681b      	ldr	r3, [r3, #0]
 80138c2:	3304      	adds	r3, #4
 80138c4:	4619      	mov	r1, r3
 80138c6:	4819      	ldr	r0, [pc, #100]	; (801392c <prvAddCurrentTaskToDelayedList+0x98>)
 80138c8:	f7fe fa25 	bl	8011d16 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80138cc:	e026      	b.n	801391c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80138ce:	68fa      	ldr	r2, [r7, #12]
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	4413      	add	r3, r2
 80138d4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80138d6:	4b14      	ldr	r3, [pc, #80]	; (8013928 <prvAddCurrentTaskToDelayedList+0x94>)
 80138d8:	681b      	ldr	r3, [r3, #0]
 80138da:	68ba      	ldr	r2, [r7, #8]
 80138dc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80138de:	68ba      	ldr	r2, [r7, #8]
 80138e0:	68fb      	ldr	r3, [r7, #12]
 80138e2:	429a      	cmp	r2, r3
 80138e4:	d209      	bcs.n	80138fa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80138e6:	4b12      	ldr	r3, [pc, #72]	; (8013930 <prvAddCurrentTaskToDelayedList+0x9c>)
 80138e8:	681a      	ldr	r2, [r3, #0]
 80138ea:	4b0f      	ldr	r3, [pc, #60]	; (8013928 <prvAddCurrentTaskToDelayedList+0x94>)
 80138ec:	681b      	ldr	r3, [r3, #0]
 80138ee:	3304      	adds	r3, #4
 80138f0:	4619      	mov	r1, r3
 80138f2:	4610      	mov	r0, r2
 80138f4:	f7fe fa33 	bl	8011d5e <vListInsert>
}
 80138f8:	e010      	b.n	801391c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80138fa:	4b0e      	ldr	r3, [pc, #56]	; (8013934 <prvAddCurrentTaskToDelayedList+0xa0>)
 80138fc:	681a      	ldr	r2, [r3, #0]
 80138fe:	4b0a      	ldr	r3, [pc, #40]	; (8013928 <prvAddCurrentTaskToDelayedList+0x94>)
 8013900:	681b      	ldr	r3, [r3, #0]
 8013902:	3304      	adds	r3, #4
 8013904:	4619      	mov	r1, r3
 8013906:	4610      	mov	r0, r2
 8013908:	f7fe fa29 	bl	8011d5e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801390c:	4b0a      	ldr	r3, [pc, #40]	; (8013938 <prvAddCurrentTaskToDelayedList+0xa4>)
 801390e:	681b      	ldr	r3, [r3, #0]
 8013910:	68ba      	ldr	r2, [r7, #8]
 8013912:	429a      	cmp	r2, r3
 8013914:	d202      	bcs.n	801391c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8013916:	4a08      	ldr	r2, [pc, #32]	; (8013938 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013918:	68bb      	ldr	r3, [r7, #8]
 801391a:	6013      	str	r3, [r2, #0]
}
 801391c:	bf00      	nop
 801391e:	3710      	adds	r7, #16
 8013920:	46bd      	mov	sp, r7
 8013922:	bd80      	pop	{r7, pc}
 8013924:	20001384 	.word	0x20001384
 8013928:	20000eac 	.word	0x20000eac
 801392c:	2000136c 	.word	0x2000136c
 8013930:	2000133c 	.word	0x2000133c
 8013934:	20001338 	.word	0x20001338
 8013938:	200013a0 	.word	0x200013a0

0801393c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801393c:	b580      	push	{r7, lr}
 801393e:	b08a      	sub	sp, #40	; 0x28
 8013940:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8013942:	2300      	movs	r3, #0
 8013944:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8013946:	f000 fb07 	bl	8013f58 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801394a:	4b1c      	ldr	r3, [pc, #112]	; (80139bc <xTimerCreateTimerTask+0x80>)
 801394c:	681b      	ldr	r3, [r3, #0]
 801394e:	2b00      	cmp	r3, #0
 8013950:	d021      	beq.n	8013996 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8013952:	2300      	movs	r3, #0
 8013954:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8013956:	2300      	movs	r3, #0
 8013958:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801395a:	1d3a      	adds	r2, r7, #4
 801395c:	f107 0108 	add.w	r1, r7, #8
 8013960:	f107 030c 	add.w	r3, r7, #12
 8013964:	4618      	mov	r0, r3
 8013966:	f7fe f98f 	bl	8011c88 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801396a:	6879      	ldr	r1, [r7, #4]
 801396c:	68bb      	ldr	r3, [r7, #8]
 801396e:	68fa      	ldr	r2, [r7, #12]
 8013970:	9202      	str	r2, [sp, #8]
 8013972:	9301      	str	r3, [sp, #4]
 8013974:	2302      	movs	r3, #2
 8013976:	9300      	str	r3, [sp, #0]
 8013978:	2300      	movs	r3, #0
 801397a:	460a      	mov	r2, r1
 801397c:	4910      	ldr	r1, [pc, #64]	; (80139c0 <xTimerCreateTimerTask+0x84>)
 801397e:	4811      	ldr	r0, [pc, #68]	; (80139c4 <xTimerCreateTimerTask+0x88>)
 8013980:	f7fe ff3c 	bl	80127fc <xTaskCreateStatic>
 8013984:	4603      	mov	r3, r0
 8013986:	4a10      	ldr	r2, [pc, #64]	; (80139c8 <xTimerCreateTimerTask+0x8c>)
 8013988:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801398a:	4b0f      	ldr	r3, [pc, #60]	; (80139c8 <xTimerCreateTimerTask+0x8c>)
 801398c:	681b      	ldr	r3, [r3, #0]
 801398e:	2b00      	cmp	r3, #0
 8013990:	d001      	beq.n	8013996 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8013992:	2301      	movs	r3, #1
 8013994:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8013996:	697b      	ldr	r3, [r7, #20]
 8013998:	2b00      	cmp	r3, #0
 801399a:	d10a      	bne.n	80139b2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 801399c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80139a0:	f383 8811 	msr	BASEPRI, r3
 80139a4:	f3bf 8f6f 	isb	sy
 80139a8:	f3bf 8f4f 	dsb	sy
 80139ac:	613b      	str	r3, [r7, #16]
}
 80139ae:	bf00      	nop
 80139b0:	e7fe      	b.n	80139b0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80139b2:	697b      	ldr	r3, [r7, #20]
}
 80139b4:	4618      	mov	r0, r3
 80139b6:	3718      	adds	r7, #24
 80139b8:	46bd      	mov	sp, r7
 80139ba:	bd80      	pop	{r7, pc}
 80139bc:	200013dc 	.word	0x200013dc
 80139c0:	0801d948 	.word	0x0801d948
 80139c4:	08013b01 	.word	0x08013b01
 80139c8:	200013e0 	.word	0x200013e0

080139cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80139cc:	b580      	push	{r7, lr}
 80139ce:	b08a      	sub	sp, #40	; 0x28
 80139d0:	af00      	add	r7, sp, #0
 80139d2:	60f8      	str	r0, [r7, #12]
 80139d4:	60b9      	str	r1, [r7, #8]
 80139d6:	607a      	str	r2, [r7, #4]
 80139d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80139da:	2300      	movs	r3, #0
 80139dc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80139de:	68fb      	ldr	r3, [r7, #12]
 80139e0:	2b00      	cmp	r3, #0
 80139e2:	d10a      	bne.n	80139fa <xTimerGenericCommand+0x2e>
	__asm volatile
 80139e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80139e8:	f383 8811 	msr	BASEPRI, r3
 80139ec:	f3bf 8f6f 	isb	sy
 80139f0:	f3bf 8f4f 	dsb	sy
 80139f4:	623b      	str	r3, [r7, #32]
}
 80139f6:	bf00      	nop
 80139f8:	e7fe      	b.n	80139f8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80139fa:	4b1a      	ldr	r3, [pc, #104]	; (8013a64 <xTimerGenericCommand+0x98>)
 80139fc:	681b      	ldr	r3, [r3, #0]
 80139fe:	2b00      	cmp	r3, #0
 8013a00:	d02a      	beq.n	8013a58 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8013a02:	68bb      	ldr	r3, [r7, #8]
 8013a04:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8013a06:	687b      	ldr	r3, [r7, #4]
 8013a08:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8013a0a:	68fb      	ldr	r3, [r7, #12]
 8013a0c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8013a0e:	68bb      	ldr	r3, [r7, #8]
 8013a10:	2b05      	cmp	r3, #5
 8013a12:	dc18      	bgt.n	8013a46 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8013a14:	f7ff feb2 	bl	801377c <xTaskGetSchedulerState>
 8013a18:	4603      	mov	r3, r0
 8013a1a:	2b02      	cmp	r3, #2
 8013a1c:	d109      	bne.n	8013a32 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8013a1e:	4b11      	ldr	r3, [pc, #68]	; (8013a64 <xTimerGenericCommand+0x98>)
 8013a20:	6818      	ldr	r0, [r3, #0]
 8013a22:	f107 0110 	add.w	r1, r7, #16
 8013a26:	2300      	movs	r3, #0
 8013a28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013a2a:	f7fe faff 	bl	801202c <xQueueGenericSend>
 8013a2e:	6278      	str	r0, [r7, #36]	; 0x24
 8013a30:	e012      	b.n	8013a58 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8013a32:	4b0c      	ldr	r3, [pc, #48]	; (8013a64 <xTimerGenericCommand+0x98>)
 8013a34:	6818      	ldr	r0, [r3, #0]
 8013a36:	f107 0110 	add.w	r1, r7, #16
 8013a3a:	2300      	movs	r3, #0
 8013a3c:	2200      	movs	r2, #0
 8013a3e:	f7fe faf5 	bl	801202c <xQueueGenericSend>
 8013a42:	6278      	str	r0, [r7, #36]	; 0x24
 8013a44:	e008      	b.n	8013a58 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8013a46:	4b07      	ldr	r3, [pc, #28]	; (8013a64 <xTimerGenericCommand+0x98>)
 8013a48:	6818      	ldr	r0, [r3, #0]
 8013a4a:	f107 0110 	add.w	r1, r7, #16
 8013a4e:	2300      	movs	r3, #0
 8013a50:	683a      	ldr	r2, [r7, #0]
 8013a52:	f7fe fbe9 	bl	8012228 <xQueueGenericSendFromISR>
 8013a56:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8013a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8013a5a:	4618      	mov	r0, r3
 8013a5c:	3728      	adds	r7, #40	; 0x28
 8013a5e:	46bd      	mov	sp, r7
 8013a60:	bd80      	pop	{r7, pc}
 8013a62:	bf00      	nop
 8013a64:	200013dc 	.word	0x200013dc

08013a68 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8013a68:	b580      	push	{r7, lr}
 8013a6a:	b088      	sub	sp, #32
 8013a6c:	af02      	add	r7, sp, #8
 8013a6e:	6078      	str	r0, [r7, #4]
 8013a70:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013a72:	4b22      	ldr	r3, [pc, #136]	; (8013afc <prvProcessExpiredTimer+0x94>)
 8013a74:	681b      	ldr	r3, [r3, #0]
 8013a76:	68db      	ldr	r3, [r3, #12]
 8013a78:	68db      	ldr	r3, [r3, #12]
 8013a7a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013a7c:	697b      	ldr	r3, [r7, #20]
 8013a7e:	3304      	adds	r3, #4
 8013a80:	4618      	mov	r0, r3
 8013a82:	f7fe f9a5 	bl	8011dd0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013a86:	697b      	ldr	r3, [r7, #20]
 8013a88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013a8c:	f003 0304 	and.w	r3, r3, #4
 8013a90:	2b00      	cmp	r3, #0
 8013a92:	d022      	beq.n	8013ada <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8013a94:	697b      	ldr	r3, [r7, #20]
 8013a96:	699a      	ldr	r2, [r3, #24]
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	18d1      	adds	r1, r2, r3
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	683a      	ldr	r2, [r7, #0]
 8013aa0:	6978      	ldr	r0, [r7, #20]
 8013aa2:	f000 f8d1 	bl	8013c48 <prvInsertTimerInActiveList>
 8013aa6:	4603      	mov	r3, r0
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	d01f      	beq.n	8013aec <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013aac:	2300      	movs	r3, #0
 8013aae:	9300      	str	r3, [sp, #0]
 8013ab0:	2300      	movs	r3, #0
 8013ab2:	687a      	ldr	r2, [r7, #4]
 8013ab4:	2100      	movs	r1, #0
 8013ab6:	6978      	ldr	r0, [r7, #20]
 8013ab8:	f7ff ff88 	bl	80139cc <xTimerGenericCommand>
 8013abc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8013abe:	693b      	ldr	r3, [r7, #16]
 8013ac0:	2b00      	cmp	r3, #0
 8013ac2:	d113      	bne.n	8013aec <prvProcessExpiredTimer+0x84>
	__asm volatile
 8013ac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ac8:	f383 8811 	msr	BASEPRI, r3
 8013acc:	f3bf 8f6f 	isb	sy
 8013ad0:	f3bf 8f4f 	dsb	sy
 8013ad4:	60fb      	str	r3, [r7, #12]
}
 8013ad6:	bf00      	nop
 8013ad8:	e7fe      	b.n	8013ad8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013ada:	697b      	ldr	r3, [r7, #20]
 8013adc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013ae0:	f023 0301 	bic.w	r3, r3, #1
 8013ae4:	b2da      	uxtb	r2, r3
 8013ae6:	697b      	ldr	r3, [r7, #20]
 8013ae8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013aec:	697b      	ldr	r3, [r7, #20]
 8013aee:	6a1b      	ldr	r3, [r3, #32]
 8013af0:	6978      	ldr	r0, [r7, #20]
 8013af2:	4798      	blx	r3
}
 8013af4:	bf00      	nop
 8013af6:	3718      	adds	r7, #24
 8013af8:	46bd      	mov	sp, r7
 8013afa:	bd80      	pop	{r7, pc}
 8013afc:	200013d4 	.word	0x200013d4

08013b00 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8013b00:	b580      	push	{r7, lr}
 8013b02:	b084      	sub	sp, #16
 8013b04:	af00      	add	r7, sp, #0
 8013b06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013b08:	f107 0308 	add.w	r3, r7, #8
 8013b0c:	4618      	mov	r0, r3
 8013b0e:	f000 f857 	bl	8013bc0 <prvGetNextExpireTime>
 8013b12:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8013b14:	68bb      	ldr	r3, [r7, #8]
 8013b16:	4619      	mov	r1, r3
 8013b18:	68f8      	ldr	r0, [r7, #12]
 8013b1a:	f000 f803 	bl	8013b24 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8013b1e:	f000 f8d5 	bl	8013ccc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013b22:	e7f1      	b.n	8013b08 <prvTimerTask+0x8>

08013b24 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8013b24:	b580      	push	{r7, lr}
 8013b26:	b084      	sub	sp, #16
 8013b28:	af00      	add	r7, sp, #0
 8013b2a:	6078      	str	r0, [r7, #4]
 8013b2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8013b2e:	f7ff fa29 	bl	8012f84 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013b32:	f107 0308 	add.w	r3, r7, #8
 8013b36:	4618      	mov	r0, r3
 8013b38:	f000 f866 	bl	8013c08 <prvSampleTimeNow>
 8013b3c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8013b3e:	68bb      	ldr	r3, [r7, #8]
 8013b40:	2b00      	cmp	r3, #0
 8013b42:	d130      	bne.n	8013ba6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8013b44:	683b      	ldr	r3, [r7, #0]
 8013b46:	2b00      	cmp	r3, #0
 8013b48:	d10a      	bne.n	8013b60 <prvProcessTimerOrBlockTask+0x3c>
 8013b4a:	687a      	ldr	r2, [r7, #4]
 8013b4c:	68fb      	ldr	r3, [r7, #12]
 8013b4e:	429a      	cmp	r2, r3
 8013b50:	d806      	bhi.n	8013b60 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8013b52:	f7ff fa25 	bl	8012fa0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8013b56:	68f9      	ldr	r1, [r7, #12]
 8013b58:	6878      	ldr	r0, [r7, #4]
 8013b5a:	f7ff ff85 	bl	8013a68 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8013b5e:	e024      	b.n	8013baa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8013b60:	683b      	ldr	r3, [r7, #0]
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d008      	beq.n	8013b78 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8013b66:	4b13      	ldr	r3, [pc, #76]	; (8013bb4 <prvProcessTimerOrBlockTask+0x90>)
 8013b68:	681b      	ldr	r3, [r3, #0]
 8013b6a:	681b      	ldr	r3, [r3, #0]
 8013b6c:	2b00      	cmp	r3, #0
 8013b6e:	d101      	bne.n	8013b74 <prvProcessTimerOrBlockTask+0x50>
 8013b70:	2301      	movs	r3, #1
 8013b72:	e000      	b.n	8013b76 <prvProcessTimerOrBlockTask+0x52>
 8013b74:	2300      	movs	r3, #0
 8013b76:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8013b78:	4b0f      	ldr	r3, [pc, #60]	; (8013bb8 <prvProcessTimerOrBlockTask+0x94>)
 8013b7a:	6818      	ldr	r0, [r3, #0]
 8013b7c:	687a      	ldr	r2, [r7, #4]
 8013b7e:	68fb      	ldr	r3, [r7, #12]
 8013b80:	1ad3      	subs	r3, r2, r3
 8013b82:	683a      	ldr	r2, [r7, #0]
 8013b84:	4619      	mov	r1, r3
 8013b86:	f7fe fe05 	bl	8012794 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8013b8a:	f7ff fa09 	bl	8012fa0 <xTaskResumeAll>
 8013b8e:	4603      	mov	r3, r0
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d10a      	bne.n	8013baa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8013b94:	4b09      	ldr	r3, [pc, #36]	; (8013bbc <prvProcessTimerOrBlockTask+0x98>)
 8013b96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013b9a:	601a      	str	r2, [r3, #0]
 8013b9c:	f3bf 8f4f 	dsb	sy
 8013ba0:	f3bf 8f6f 	isb	sy
}
 8013ba4:	e001      	b.n	8013baa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8013ba6:	f7ff f9fb 	bl	8012fa0 <xTaskResumeAll>
}
 8013baa:	bf00      	nop
 8013bac:	3710      	adds	r7, #16
 8013bae:	46bd      	mov	sp, r7
 8013bb0:	bd80      	pop	{r7, pc}
 8013bb2:	bf00      	nop
 8013bb4:	200013d8 	.word	0x200013d8
 8013bb8:	200013dc 	.word	0x200013dc
 8013bbc:	e000ed04 	.word	0xe000ed04

08013bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8013bc0:	b480      	push	{r7}
 8013bc2:	b085      	sub	sp, #20
 8013bc4:	af00      	add	r7, sp, #0
 8013bc6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8013bc8:	4b0e      	ldr	r3, [pc, #56]	; (8013c04 <prvGetNextExpireTime+0x44>)
 8013bca:	681b      	ldr	r3, [r3, #0]
 8013bcc:	681b      	ldr	r3, [r3, #0]
 8013bce:	2b00      	cmp	r3, #0
 8013bd0:	d101      	bne.n	8013bd6 <prvGetNextExpireTime+0x16>
 8013bd2:	2201      	movs	r2, #1
 8013bd4:	e000      	b.n	8013bd8 <prvGetNextExpireTime+0x18>
 8013bd6:	2200      	movs	r2, #0
 8013bd8:	687b      	ldr	r3, [r7, #4]
 8013bda:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8013bdc:	687b      	ldr	r3, [r7, #4]
 8013bde:	681b      	ldr	r3, [r3, #0]
 8013be0:	2b00      	cmp	r3, #0
 8013be2:	d105      	bne.n	8013bf0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013be4:	4b07      	ldr	r3, [pc, #28]	; (8013c04 <prvGetNextExpireTime+0x44>)
 8013be6:	681b      	ldr	r3, [r3, #0]
 8013be8:	68db      	ldr	r3, [r3, #12]
 8013bea:	681b      	ldr	r3, [r3, #0]
 8013bec:	60fb      	str	r3, [r7, #12]
 8013bee:	e001      	b.n	8013bf4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8013bf0:	2300      	movs	r3, #0
 8013bf2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8013bf4:	68fb      	ldr	r3, [r7, #12]
}
 8013bf6:	4618      	mov	r0, r3
 8013bf8:	3714      	adds	r7, #20
 8013bfa:	46bd      	mov	sp, r7
 8013bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c00:	4770      	bx	lr
 8013c02:	bf00      	nop
 8013c04:	200013d4 	.word	0x200013d4

08013c08 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8013c08:	b580      	push	{r7, lr}
 8013c0a:	b084      	sub	sp, #16
 8013c0c:	af00      	add	r7, sp, #0
 8013c0e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8013c10:	f7ff fa64 	bl	80130dc <xTaskGetTickCount>
 8013c14:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8013c16:	4b0b      	ldr	r3, [pc, #44]	; (8013c44 <prvSampleTimeNow+0x3c>)
 8013c18:	681b      	ldr	r3, [r3, #0]
 8013c1a:	68fa      	ldr	r2, [r7, #12]
 8013c1c:	429a      	cmp	r2, r3
 8013c1e:	d205      	bcs.n	8013c2c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8013c20:	f000 f936 	bl	8013e90 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	2201      	movs	r2, #1
 8013c28:	601a      	str	r2, [r3, #0]
 8013c2a:	e002      	b.n	8013c32 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8013c2c:	687b      	ldr	r3, [r7, #4]
 8013c2e:	2200      	movs	r2, #0
 8013c30:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8013c32:	4a04      	ldr	r2, [pc, #16]	; (8013c44 <prvSampleTimeNow+0x3c>)
 8013c34:	68fb      	ldr	r3, [r7, #12]
 8013c36:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8013c38:	68fb      	ldr	r3, [r7, #12]
}
 8013c3a:	4618      	mov	r0, r3
 8013c3c:	3710      	adds	r7, #16
 8013c3e:	46bd      	mov	sp, r7
 8013c40:	bd80      	pop	{r7, pc}
 8013c42:	bf00      	nop
 8013c44:	200013e4 	.word	0x200013e4

08013c48 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8013c48:	b580      	push	{r7, lr}
 8013c4a:	b086      	sub	sp, #24
 8013c4c:	af00      	add	r7, sp, #0
 8013c4e:	60f8      	str	r0, [r7, #12]
 8013c50:	60b9      	str	r1, [r7, #8]
 8013c52:	607a      	str	r2, [r7, #4]
 8013c54:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8013c56:	2300      	movs	r3, #0
 8013c58:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8013c5a:	68fb      	ldr	r3, [r7, #12]
 8013c5c:	68ba      	ldr	r2, [r7, #8]
 8013c5e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013c60:	68fb      	ldr	r3, [r7, #12]
 8013c62:	68fa      	ldr	r2, [r7, #12]
 8013c64:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8013c66:	68ba      	ldr	r2, [r7, #8]
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	429a      	cmp	r2, r3
 8013c6c:	d812      	bhi.n	8013c94 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013c6e:	687a      	ldr	r2, [r7, #4]
 8013c70:	683b      	ldr	r3, [r7, #0]
 8013c72:	1ad2      	subs	r2, r2, r3
 8013c74:	68fb      	ldr	r3, [r7, #12]
 8013c76:	699b      	ldr	r3, [r3, #24]
 8013c78:	429a      	cmp	r2, r3
 8013c7a:	d302      	bcc.n	8013c82 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8013c7c:	2301      	movs	r3, #1
 8013c7e:	617b      	str	r3, [r7, #20]
 8013c80:	e01b      	b.n	8013cba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8013c82:	4b10      	ldr	r3, [pc, #64]	; (8013cc4 <prvInsertTimerInActiveList+0x7c>)
 8013c84:	681a      	ldr	r2, [r3, #0]
 8013c86:	68fb      	ldr	r3, [r7, #12]
 8013c88:	3304      	adds	r3, #4
 8013c8a:	4619      	mov	r1, r3
 8013c8c:	4610      	mov	r0, r2
 8013c8e:	f7fe f866 	bl	8011d5e <vListInsert>
 8013c92:	e012      	b.n	8013cba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8013c94:	687a      	ldr	r2, [r7, #4]
 8013c96:	683b      	ldr	r3, [r7, #0]
 8013c98:	429a      	cmp	r2, r3
 8013c9a:	d206      	bcs.n	8013caa <prvInsertTimerInActiveList+0x62>
 8013c9c:	68ba      	ldr	r2, [r7, #8]
 8013c9e:	683b      	ldr	r3, [r7, #0]
 8013ca0:	429a      	cmp	r2, r3
 8013ca2:	d302      	bcc.n	8013caa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8013ca4:	2301      	movs	r3, #1
 8013ca6:	617b      	str	r3, [r7, #20]
 8013ca8:	e007      	b.n	8013cba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013caa:	4b07      	ldr	r3, [pc, #28]	; (8013cc8 <prvInsertTimerInActiveList+0x80>)
 8013cac:	681a      	ldr	r2, [r3, #0]
 8013cae:	68fb      	ldr	r3, [r7, #12]
 8013cb0:	3304      	adds	r3, #4
 8013cb2:	4619      	mov	r1, r3
 8013cb4:	4610      	mov	r0, r2
 8013cb6:	f7fe f852 	bl	8011d5e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8013cba:	697b      	ldr	r3, [r7, #20]
}
 8013cbc:	4618      	mov	r0, r3
 8013cbe:	3718      	adds	r7, #24
 8013cc0:	46bd      	mov	sp, r7
 8013cc2:	bd80      	pop	{r7, pc}
 8013cc4:	200013d8 	.word	0x200013d8
 8013cc8:	200013d4 	.word	0x200013d4

08013ccc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8013ccc:	b580      	push	{r7, lr}
 8013cce:	b08e      	sub	sp, #56	; 0x38
 8013cd0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013cd2:	e0ca      	b.n	8013e6a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	da18      	bge.n	8013d0c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8013cda:	1d3b      	adds	r3, r7, #4
 8013cdc:	3304      	adds	r3, #4
 8013cde:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8013ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ce2:	2b00      	cmp	r3, #0
 8013ce4:	d10a      	bne.n	8013cfc <prvProcessReceivedCommands+0x30>
	__asm volatile
 8013ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013cea:	f383 8811 	msr	BASEPRI, r3
 8013cee:	f3bf 8f6f 	isb	sy
 8013cf2:	f3bf 8f4f 	dsb	sy
 8013cf6:	61fb      	str	r3, [r7, #28]
}
 8013cf8:	bf00      	nop
 8013cfa:	e7fe      	b.n	8013cfa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8013cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013cfe:	681b      	ldr	r3, [r3, #0]
 8013d00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013d02:	6850      	ldr	r0, [r2, #4]
 8013d04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013d06:	6892      	ldr	r2, [r2, #8]
 8013d08:	4611      	mov	r1, r2
 8013d0a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8013d0c:	687b      	ldr	r3, [r7, #4]
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	f2c0 80aa 	blt.w	8013e68 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8013d14:	68fb      	ldr	r3, [r7, #12]
 8013d16:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8013d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d1a:	695b      	ldr	r3, [r3, #20]
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	d004      	beq.n	8013d2a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d22:	3304      	adds	r3, #4
 8013d24:	4618      	mov	r0, r3
 8013d26:	f7fe f853 	bl	8011dd0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013d2a:	463b      	mov	r3, r7
 8013d2c:	4618      	mov	r0, r3
 8013d2e:	f7ff ff6b 	bl	8013c08 <prvSampleTimeNow>
 8013d32:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8013d34:	687b      	ldr	r3, [r7, #4]
 8013d36:	2b09      	cmp	r3, #9
 8013d38:	f200 8097 	bhi.w	8013e6a <prvProcessReceivedCommands+0x19e>
 8013d3c:	a201      	add	r2, pc, #4	; (adr r2, 8013d44 <prvProcessReceivedCommands+0x78>)
 8013d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013d42:	bf00      	nop
 8013d44:	08013d6d 	.word	0x08013d6d
 8013d48:	08013d6d 	.word	0x08013d6d
 8013d4c:	08013d6d 	.word	0x08013d6d
 8013d50:	08013de1 	.word	0x08013de1
 8013d54:	08013df5 	.word	0x08013df5
 8013d58:	08013e3f 	.word	0x08013e3f
 8013d5c:	08013d6d 	.word	0x08013d6d
 8013d60:	08013d6d 	.word	0x08013d6d
 8013d64:	08013de1 	.word	0x08013de1
 8013d68:	08013df5 	.word	0x08013df5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d6e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013d72:	f043 0301 	orr.w	r3, r3, #1
 8013d76:	b2da      	uxtb	r2, r3
 8013d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d7a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8013d7e:	68ba      	ldr	r2, [r7, #8]
 8013d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d82:	699b      	ldr	r3, [r3, #24]
 8013d84:	18d1      	adds	r1, r2, r3
 8013d86:	68bb      	ldr	r3, [r7, #8]
 8013d88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013d8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013d8c:	f7ff ff5c 	bl	8013c48 <prvInsertTimerInActiveList>
 8013d90:	4603      	mov	r3, r0
 8013d92:	2b00      	cmp	r3, #0
 8013d94:	d069      	beq.n	8013e6a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d98:	6a1b      	ldr	r3, [r3, #32]
 8013d9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013d9c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013da0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013da4:	f003 0304 	and.w	r3, r3, #4
 8013da8:	2b00      	cmp	r3, #0
 8013daa:	d05e      	beq.n	8013e6a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8013dac:	68ba      	ldr	r2, [r7, #8]
 8013dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013db0:	699b      	ldr	r3, [r3, #24]
 8013db2:	441a      	add	r2, r3
 8013db4:	2300      	movs	r3, #0
 8013db6:	9300      	str	r3, [sp, #0]
 8013db8:	2300      	movs	r3, #0
 8013dba:	2100      	movs	r1, #0
 8013dbc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013dbe:	f7ff fe05 	bl	80139cc <xTimerGenericCommand>
 8013dc2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8013dc4:	6a3b      	ldr	r3, [r7, #32]
 8013dc6:	2b00      	cmp	r3, #0
 8013dc8:	d14f      	bne.n	8013e6a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8013dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013dce:	f383 8811 	msr	BASEPRI, r3
 8013dd2:	f3bf 8f6f 	isb	sy
 8013dd6:	f3bf 8f4f 	dsb	sy
 8013dda:	61bb      	str	r3, [r7, #24]
}
 8013ddc:	bf00      	nop
 8013dde:	e7fe      	b.n	8013dde <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013de2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013de6:	f023 0301 	bic.w	r3, r3, #1
 8013dea:	b2da      	uxtb	r2, r3
 8013dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013dee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8013df2:	e03a      	b.n	8013e6a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013df6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013dfa:	f043 0301 	orr.w	r3, r3, #1
 8013dfe:	b2da      	uxtb	r2, r3
 8013e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e02:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8013e06:	68ba      	ldr	r2, [r7, #8]
 8013e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e0a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8013e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e0e:	699b      	ldr	r3, [r3, #24]
 8013e10:	2b00      	cmp	r3, #0
 8013e12:	d10a      	bne.n	8013e2a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8013e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e18:	f383 8811 	msr	BASEPRI, r3
 8013e1c:	f3bf 8f6f 	isb	sy
 8013e20:	f3bf 8f4f 	dsb	sy
 8013e24:	617b      	str	r3, [r7, #20]
}
 8013e26:	bf00      	nop
 8013e28:	e7fe      	b.n	8013e28 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8013e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e2c:	699a      	ldr	r2, [r3, #24]
 8013e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013e30:	18d1      	adds	r1, r2, r3
 8013e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013e34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013e36:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013e38:	f7ff ff06 	bl	8013c48 <prvInsertTimerInActiveList>
					break;
 8013e3c:	e015      	b.n	8013e6a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8013e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013e44:	f003 0302 	and.w	r3, r3, #2
 8013e48:	2b00      	cmp	r3, #0
 8013e4a:	d103      	bne.n	8013e54 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8013e4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013e4e:	f000 fbdf 	bl	8014610 <vPortFree>
 8013e52:	e00a      	b.n	8013e6a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e56:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013e5a:	f023 0301 	bic.w	r3, r3, #1
 8013e5e:	b2da      	uxtb	r2, r3
 8013e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8013e66:	e000      	b.n	8013e6a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8013e68:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013e6a:	4b08      	ldr	r3, [pc, #32]	; (8013e8c <prvProcessReceivedCommands+0x1c0>)
 8013e6c:	681b      	ldr	r3, [r3, #0]
 8013e6e:	1d39      	adds	r1, r7, #4
 8013e70:	2200      	movs	r2, #0
 8013e72:	4618      	mov	r0, r3
 8013e74:	f7fe fa74 	bl	8012360 <xQueueReceive>
 8013e78:	4603      	mov	r3, r0
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	f47f af2a 	bne.w	8013cd4 <prvProcessReceivedCommands+0x8>
	}
}
 8013e80:	bf00      	nop
 8013e82:	bf00      	nop
 8013e84:	3730      	adds	r7, #48	; 0x30
 8013e86:	46bd      	mov	sp, r7
 8013e88:	bd80      	pop	{r7, pc}
 8013e8a:	bf00      	nop
 8013e8c:	200013dc 	.word	0x200013dc

08013e90 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8013e90:	b580      	push	{r7, lr}
 8013e92:	b088      	sub	sp, #32
 8013e94:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013e96:	e048      	b.n	8013f2a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013e98:	4b2d      	ldr	r3, [pc, #180]	; (8013f50 <prvSwitchTimerLists+0xc0>)
 8013e9a:	681b      	ldr	r3, [r3, #0]
 8013e9c:	68db      	ldr	r3, [r3, #12]
 8013e9e:	681b      	ldr	r3, [r3, #0]
 8013ea0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013ea2:	4b2b      	ldr	r3, [pc, #172]	; (8013f50 <prvSwitchTimerLists+0xc0>)
 8013ea4:	681b      	ldr	r3, [r3, #0]
 8013ea6:	68db      	ldr	r3, [r3, #12]
 8013ea8:	68db      	ldr	r3, [r3, #12]
 8013eaa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013eac:	68fb      	ldr	r3, [r7, #12]
 8013eae:	3304      	adds	r3, #4
 8013eb0:	4618      	mov	r0, r3
 8013eb2:	f7fd ff8d 	bl	8011dd0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013eb6:	68fb      	ldr	r3, [r7, #12]
 8013eb8:	6a1b      	ldr	r3, [r3, #32]
 8013eba:	68f8      	ldr	r0, [r7, #12]
 8013ebc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013ebe:	68fb      	ldr	r3, [r7, #12]
 8013ec0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013ec4:	f003 0304 	and.w	r3, r3, #4
 8013ec8:	2b00      	cmp	r3, #0
 8013eca:	d02e      	beq.n	8013f2a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8013ecc:	68fb      	ldr	r3, [r7, #12]
 8013ece:	699b      	ldr	r3, [r3, #24]
 8013ed0:	693a      	ldr	r2, [r7, #16]
 8013ed2:	4413      	add	r3, r2
 8013ed4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8013ed6:	68ba      	ldr	r2, [r7, #8]
 8013ed8:	693b      	ldr	r3, [r7, #16]
 8013eda:	429a      	cmp	r2, r3
 8013edc:	d90e      	bls.n	8013efc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8013ede:	68fb      	ldr	r3, [r7, #12]
 8013ee0:	68ba      	ldr	r2, [r7, #8]
 8013ee2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013ee4:	68fb      	ldr	r3, [r7, #12]
 8013ee6:	68fa      	ldr	r2, [r7, #12]
 8013ee8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013eea:	4b19      	ldr	r3, [pc, #100]	; (8013f50 <prvSwitchTimerLists+0xc0>)
 8013eec:	681a      	ldr	r2, [r3, #0]
 8013eee:	68fb      	ldr	r3, [r7, #12]
 8013ef0:	3304      	adds	r3, #4
 8013ef2:	4619      	mov	r1, r3
 8013ef4:	4610      	mov	r0, r2
 8013ef6:	f7fd ff32 	bl	8011d5e <vListInsert>
 8013efa:	e016      	b.n	8013f2a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013efc:	2300      	movs	r3, #0
 8013efe:	9300      	str	r3, [sp, #0]
 8013f00:	2300      	movs	r3, #0
 8013f02:	693a      	ldr	r2, [r7, #16]
 8013f04:	2100      	movs	r1, #0
 8013f06:	68f8      	ldr	r0, [r7, #12]
 8013f08:	f7ff fd60 	bl	80139cc <xTimerGenericCommand>
 8013f0c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8013f0e:	687b      	ldr	r3, [r7, #4]
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	d10a      	bne.n	8013f2a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8013f14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f18:	f383 8811 	msr	BASEPRI, r3
 8013f1c:	f3bf 8f6f 	isb	sy
 8013f20:	f3bf 8f4f 	dsb	sy
 8013f24:	603b      	str	r3, [r7, #0]
}
 8013f26:	bf00      	nop
 8013f28:	e7fe      	b.n	8013f28 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013f2a:	4b09      	ldr	r3, [pc, #36]	; (8013f50 <prvSwitchTimerLists+0xc0>)
 8013f2c:	681b      	ldr	r3, [r3, #0]
 8013f2e:	681b      	ldr	r3, [r3, #0]
 8013f30:	2b00      	cmp	r3, #0
 8013f32:	d1b1      	bne.n	8013e98 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8013f34:	4b06      	ldr	r3, [pc, #24]	; (8013f50 <prvSwitchTimerLists+0xc0>)
 8013f36:	681b      	ldr	r3, [r3, #0]
 8013f38:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8013f3a:	4b06      	ldr	r3, [pc, #24]	; (8013f54 <prvSwitchTimerLists+0xc4>)
 8013f3c:	681b      	ldr	r3, [r3, #0]
 8013f3e:	4a04      	ldr	r2, [pc, #16]	; (8013f50 <prvSwitchTimerLists+0xc0>)
 8013f40:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8013f42:	4a04      	ldr	r2, [pc, #16]	; (8013f54 <prvSwitchTimerLists+0xc4>)
 8013f44:	697b      	ldr	r3, [r7, #20]
 8013f46:	6013      	str	r3, [r2, #0]
}
 8013f48:	bf00      	nop
 8013f4a:	3718      	adds	r7, #24
 8013f4c:	46bd      	mov	sp, r7
 8013f4e:	bd80      	pop	{r7, pc}
 8013f50:	200013d4 	.word	0x200013d4
 8013f54:	200013d8 	.word	0x200013d8

08013f58 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8013f58:	b580      	push	{r7, lr}
 8013f5a:	b082      	sub	sp, #8
 8013f5c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8013f5e:	f000 f969 	bl	8014234 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8013f62:	4b15      	ldr	r3, [pc, #84]	; (8013fb8 <prvCheckForValidListAndQueue+0x60>)
 8013f64:	681b      	ldr	r3, [r3, #0]
 8013f66:	2b00      	cmp	r3, #0
 8013f68:	d120      	bne.n	8013fac <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8013f6a:	4814      	ldr	r0, [pc, #80]	; (8013fbc <prvCheckForValidListAndQueue+0x64>)
 8013f6c:	f7fd fea6 	bl	8011cbc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8013f70:	4813      	ldr	r0, [pc, #76]	; (8013fc0 <prvCheckForValidListAndQueue+0x68>)
 8013f72:	f7fd fea3 	bl	8011cbc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8013f76:	4b13      	ldr	r3, [pc, #76]	; (8013fc4 <prvCheckForValidListAndQueue+0x6c>)
 8013f78:	4a10      	ldr	r2, [pc, #64]	; (8013fbc <prvCheckForValidListAndQueue+0x64>)
 8013f7a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8013f7c:	4b12      	ldr	r3, [pc, #72]	; (8013fc8 <prvCheckForValidListAndQueue+0x70>)
 8013f7e:	4a10      	ldr	r2, [pc, #64]	; (8013fc0 <prvCheckForValidListAndQueue+0x68>)
 8013f80:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8013f82:	2300      	movs	r3, #0
 8013f84:	9300      	str	r3, [sp, #0]
 8013f86:	4b11      	ldr	r3, [pc, #68]	; (8013fcc <prvCheckForValidListAndQueue+0x74>)
 8013f88:	4a11      	ldr	r2, [pc, #68]	; (8013fd0 <prvCheckForValidListAndQueue+0x78>)
 8013f8a:	2110      	movs	r1, #16
 8013f8c:	200a      	movs	r0, #10
 8013f8e:	f7fd ffb1 	bl	8011ef4 <xQueueGenericCreateStatic>
 8013f92:	4603      	mov	r3, r0
 8013f94:	4a08      	ldr	r2, [pc, #32]	; (8013fb8 <prvCheckForValidListAndQueue+0x60>)
 8013f96:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8013f98:	4b07      	ldr	r3, [pc, #28]	; (8013fb8 <prvCheckForValidListAndQueue+0x60>)
 8013f9a:	681b      	ldr	r3, [r3, #0]
 8013f9c:	2b00      	cmp	r3, #0
 8013f9e:	d005      	beq.n	8013fac <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8013fa0:	4b05      	ldr	r3, [pc, #20]	; (8013fb8 <prvCheckForValidListAndQueue+0x60>)
 8013fa2:	681b      	ldr	r3, [r3, #0]
 8013fa4:	490b      	ldr	r1, [pc, #44]	; (8013fd4 <prvCheckForValidListAndQueue+0x7c>)
 8013fa6:	4618      	mov	r0, r3
 8013fa8:	f7fe fbca 	bl	8012740 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013fac:	f000 f972 	bl	8014294 <vPortExitCritical>
}
 8013fb0:	bf00      	nop
 8013fb2:	46bd      	mov	sp, r7
 8013fb4:	bd80      	pop	{r7, pc}
 8013fb6:	bf00      	nop
 8013fb8:	200013dc 	.word	0x200013dc
 8013fbc:	200013ac 	.word	0x200013ac
 8013fc0:	200013c0 	.word	0x200013c0
 8013fc4:	200013d4 	.word	0x200013d4
 8013fc8:	200013d8 	.word	0x200013d8
 8013fcc:	20001488 	.word	0x20001488
 8013fd0:	200013e8 	.word	0x200013e8
 8013fd4:	0801d950 	.word	0x0801d950

08013fd8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013fd8:	b480      	push	{r7}
 8013fda:	b085      	sub	sp, #20
 8013fdc:	af00      	add	r7, sp, #0
 8013fde:	60f8      	str	r0, [r7, #12]
 8013fe0:	60b9      	str	r1, [r7, #8]
 8013fe2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013fe4:	68fb      	ldr	r3, [r7, #12]
 8013fe6:	3b04      	subs	r3, #4
 8013fe8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8013fea:	68fb      	ldr	r3, [r7, #12]
 8013fec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8013ff0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013ff2:	68fb      	ldr	r3, [r7, #12]
 8013ff4:	3b04      	subs	r3, #4
 8013ff6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013ff8:	68bb      	ldr	r3, [r7, #8]
 8013ffa:	f023 0201 	bic.w	r2, r3, #1
 8013ffe:	68fb      	ldr	r3, [r7, #12]
 8014000:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014002:	68fb      	ldr	r3, [r7, #12]
 8014004:	3b04      	subs	r3, #4
 8014006:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8014008:	4a0c      	ldr	r2, [pc, #48]	; (801403c <pxPortInitialiseStack+0x64>)
 801400a:	68fb      	ldr	r3, [r7, #12]
 801400c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801400e:	68fb      	ldr	r3, [r7, #12]
 8014010:	3b14      	subs	r3, #20
 8014012:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8014014:	687a      	ldr	r2, [r7, #4]
 8014016:	68fb      	ldr	r3, [r7, #12]
 8014018:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801401a:	68fb      	ldr	r3, [r7, #12]
 801401c:	3b04      	subs	r3, #4
 801401e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8014020:	68fb      	ldr	r3, [r7, #12]
 8014022:	f06f 0202 	mvn.w	r2, #2
 8014026:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8014028:	68fb      	ldr	r3, [r7, #12]
 801402a:	3b20      	subs	r3, #32
 801402c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801402e:	68fb      	ldr	r3, [r7, #12]
}
 8014030:	4618      	mov	r0, r3
 8014032:	3714      	adds	r7, #20
 8014034:	46bd      	mov	sp, r7
 8014036:	f85d 7b04 	ldr.w	r7, [sp], #4
 801403a:	4770      	bx	lr
 801403c:	08014041 	.word	0x08014041

08014040 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8014040:	b480      	push	{r7}
 8014042:	b085      	sub	sp, #20
 8014044:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8014046:	2300      	movs	r3, #0
 8014048:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801404a:	4b12      	ldr	r3, [pc, #72]	; (8014094 <prvTaskExitError+0x54>)
 801404c:	681b      	ldr	r3, [r3, #0]
 801404e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014052:	d00a      	beq.n	801406a <prvTaskExitError+0x2a>
	__asm volatile
 8014054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014058:	f383 8811 	msr	BASEPRI, r3
 801405c:	f3bf 8f6f 	isb	sy
 8014060:	f3bf 8f4f 	dsb	sy
 8014064:	60fb      	str	r3, [r7, #12]
}
 8014066:	bf00      	nop
 8014068:	e7fe      	b.n	8014068 <prvTaskExitError+0x28>
	__asm volatile
 801406a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801406e:	f383 8811 	msr	BASEPRI, r3
 8014072:	f3bf 8f6f 	isb	sy
 8014076:	f3bf 8f4f 	dsb	sy
 801407a:	60bb      	str	r3, [r7, #8]
}
 801407c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801407e:	bf00      	nop
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	2b00      	cmp	r3, #0
 8014084:	d0fc      	beq.n	8014080 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8014086:	bf00      	nop
 8014088:	bf00      	nop
 801408a:	3714      	adds	r7, #20
 801408c:	46bd      	mov	sp, r7
 801408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014092:	4770      	bx	lr
 8014094:	200000e8 	.word	0x200000e8
	...

080140a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80140a0:	4b07      	ldr	r3, [pc, #28]	; (80140c0 <pxCurrentTCBConst2>)
 80140a2:	6819      	ldr	r1, [r3, #0]
 80140a4:	6808      	ldr	r0, [r1, #0]
 80140a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140aa:	f380 8809 	msr	PSP, r0
 80140ae:	f3bf 8f6f 	isb	sy
 80140b2:	f04f 0000 	mov.w	r0, #0
 80140b6:	f380 8811 	msr	BASEPRI, r0
 80140ba:	4770      	bx	lr
 80140bc:	f3af 8000 	nop.w

080140c0 <pxCurrentTCBConst2>:
 80140c0:	20000eac 	.word	0x20000eac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80140c4:	bf00      	nop
 80140c6:	bf00      	nop

080140c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80140c8:	4808      	ldr	r0, [pc, #32]	; (80140ec <prvPortStartFirstTask+0x24>)
 80140ca:	6800      	ldr	r0, [r0, #0]
 80140cc:	6800      	ldr	r0, [r0, #0]
 80140ce:	f380 8808 	msr	MSP, r0
 80140d2:	f04f 0000 	mov.w	r0, #0
 80140d6:	f380 8814 	msr	CONTROL, r0
 80140da:	b662      	cpsie	i
 80140dc:	b661      	cpsie	f
 80140de:	f3bf 8f4f 	dsb	sy
 80140e2:	f3bf 8f6f 	isb	sy
 80140e6:	df00      	svc	0
 80140e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80140ea:	bf00      	nop
 80140ec:	e000ed08 	.word	0xe000ed08

080140f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80140f0:	b580      	push	{r7, lr}
 80140f2:	b086      	sub	sp, #24
 80140f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80140f6:	4b46      	ldr	r3, [pc, #280]	; (8014210 <xPortStartScheduler+0x120>)
 80140f8:	681b      	ldr	r3, [r3, #0]
 80140fa:	4a46      	ldr	r2, [pc, #280]	; (8014214 <xPortStartScheduler+0x124>)
 80140fc:	4293      	cmp	r3, r2
 80140fe:	d10a      	bne.n	8014116 <xPortStartScheduler+0x26>
	__asm volatile
 8014100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014104:	f383 8811 	msr	BASEPRI, r3
 8014108:	f3bf 8f6f 	isb	sy
 801410c:	f3bf 8f4f 	dsb	sy
 8014110:	613b      	str	r3, [r7, #16]
}
 8014112:	bf00      	nop
 8014114:	e7fe      	b.n	8014114 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8014116:	4b3e      	ldr	r3, [pc, #248]	; (8014210 <xPortStartScheduler+0x120>)
 8014118:	681b      	ldr	r3, [r3, #0]
 801411a:	4a3f      	ldr	r2, [pc, #252]	; (8014218 <xPortStartScheduler+0x128>)
 801411c:	4293      	cmp	r3, r2
 801411e:	d10a      	bne.n	8014136 <xPortStartScheduler+0x46>
	__asm volatile
 8014120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014124:	f383 8811 	msr	BASEPRI, r3
 8014128:	f3bf 8f6f 	isb	sy
 801412c:	f3bf 8f4f 	dsb	sy
 8014130:	60fb      	str	r3, [r7, #12]
}
 8014132:	bf00      	nop
 8014134:	e7fe      	b.n	8014134 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8014136:	4b39      	ldr	r3, [pc, #228]	; (801421c <xPortStartScheduler+0x12c>)
 8014138:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801413a:	697b      	ldr	r3, [r7, #20]
 801413c:	781b      	ldrb	r3, [r3, #0]
 801413e:	b2db      	uxtb	r3, r3
 8014140:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014142:	697b      	ldr	r3, [r7, #20]
 8014144:	22ff      	movs	r2, #255	; 0xff
 8014146:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014148:	697b      	ldr	r3, [r7, #20]
 801414a:	781b      	ldrb	r3, [r3, #0]
 801414c:	b2db      	uxtb	r3, r3
 801414e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014150:	78fb      	ldrb	r3, [r7, #3]
 8014152:	b2db      	uxtb	r3, r3
 8014154:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8014158:	b2da      	uxtb	r2, r3
 801415a:	4b31      	ldr	r3, [pc, #196]	; (8014220 <xPortStartScheduler+0x130>)
 801415c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801415e:	4b31      	ldr	r3, [pc, #196]	; (8014224 <xPortStartScheduler+0x134>)
 8014160:	2207      	movs	r2, #7
 8014162:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014164:	e009      	b.n	801417a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8014166:	4b2f      	ldr	r3, [pc, #188]	; (8014224 <xPortStartScheduler+0x134>)
 8014168:	681b      	ldr	r3, [r3, #0]
 801416a:	3b01      	subs	r3, #1
 801416c:	4a2d      	ldr	r2, [pc, #180]	; (8014224 <xPortStartScheduler+0x134>)
 801416e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014170:	78fb      	ldrb	r3, [r7, #3]
 8014172:	b2db      	uxtb	r3, r3
 8014174:	005b      	lsls	r3, r3, #1
 8014176:	b2db      	uxtb	r3, r3
 8014178:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801417a:	78fb      	ldrb	r3, [r7, #3]
 801417c:	b2db      	uxtb	r3, r3
 801417e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014182:	2b80      	cmp	r3, #128	; 0x80
 8014184:	d0ef      	beq.n	8014166 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8014186:	4b27      	ldr	r3, [pc, #156]	; (8014224 <xPortStartScheduler+0x134>)
 8014188:	681b      	ldr	r3, [r3, #0]
 801418a:	f1c3 0307 	rsb	r3, r3, #7
 801418e:	2b04      	cmp	r3, #4
 8014190:	d00a      	beq.n	80141a8 <xPortStartScheduler+0xb8>
	__asm volatile
 8014192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014196:	f383 8811 	msr	BASEPRI, r3
 801419a:	f3bf 8f6f 	isb	sy
 801419e:	f3bf 8f4f 	dsb	sy
 80141a2:	60bb      	str	r3, [r7, #8]
}
 80141a4:	bf00      	nop
 80141a6:	e7fe      	b.n	80141a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80141a8:	4b1e      	ldr	r3, [pc, #120]	; (8014224 <xPortStartScheduler+0x134>)
 80141aa:	681b      	ldr	r3, [r3, #0]
 80141ac:	021b      	lsls	r3, r3, #8
 80141ae:	4a1d      	ldr	r2, [pc, #116]	; (8014224 <xPortStartScheduler+0x134>)
 80141b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80141b2:	4b1c      	ldr	r3, [pc, #112]	; (8014224 <xPortStartScheduler+0x134>)
 80141b4:	681b      	ldr	r3, [r3, #0]
 80141b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80141ba:	4a1a      	ldr	r2, [pc, #104]	; (8014224 <xPortStartScheduler+0x134>)
 80141bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	b2da      	uxtb	r2, r3
 80141c2:	697b      	ldr	r3, [r7, #20]
 80141c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80141c6:	4b18      	ldr	r3, [pc, #96]	; (8014228 <xPortStartScheduler+0x138>)
 80141c8:	681b      	ldr	r3, [r3, #0]
 80141ca:	4a17      	ldr	r2, [pc, #92]	; (8014228 <xPortStartScheduler+0x138>)
 80141cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80141d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80141d2:	4b15      	ldr	r3, [pc, #84]	; (8014228 <xPortStartScheduler+0x138>)
 80141d4:	681b      	ldr	r3, [r3, #0]
 80141d6:	4a14      	ldr	r2, [pc, #80]	; (8014228 <xPortStartScheduler+0x138>)
 80141d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80141dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80141de:	f000 f8dd 	bl	801439c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80141e2:	4b12      	ldr	r3, [pc, #72]	; (801422c <xPortStartScheduler+0x13c>)
 80141e4:	2200      	movs	r2, #0
 80141e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80141e8:	f000 f8fc 	bl	80143e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80141ec:	4b10      	ldr	r3, [pc, #64]	; (8014230 <xPortStartScheduler+0x140>)
 80141ee:	681b      	ldr	r3, [r3, #0]
 80141f0:	4a0f      	ldr	r2, [pc, #60]	; (8014230 <xPortStartScheduler+0x140>)
 80141f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80141f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80141f8:	f7ff ff66 	bl	80140c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80141fc:	f7ff f838 	bl	8013270 <vTaskSwitchContext>
	prvTaskExitError();
 8014200:	f7ff ff1e 	bl	8014040 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8014204:	2300      	movs	r3, #0
}
 8014206:	4618      	mov	r0, r3
 8014208:	3718      	adds	r7, #24
 801420a:	46bd      	mov	sp, r7
 801420c:	bd80      	pop	{r7, pc}
 801420e:	bf00      	nop
 8014210:	e000ed00 	.word	0xe000ed00
 8014214:	410fc271 	.word	0x410fc271
 8014218:	410fc270 	.word	0x410fc270
 801421c:	e000e400 	.word	0xe000e400
 8014220:	200014d8 	.word	0x200014d8
 8014224:	200014dc 	.word	0x200014dc
 8014228:	e000ed20 	.word	0xe000ed20
 801422c:	200000e8 	.word	0x200000e8
 8014230:	e000ef34 	.word	0xe000ef34

08014234 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8014234:	b480      	push	{r7}
 8014236:	b083      	sub	sp, #12
 8014238:	af00      	add	r7, sp, #0
	__asm volatile
 801423a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801423e:	f383 8811 	msr	BASEPRI, r3
 8014242:	f3bf 8f6f 	isb	sy
 8014246:	f3bf 8f4f 	dsb	sy
 801424a:	607b      	str	r3, [r7, #4]
}
 801424c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801424e:	4b0f      	ldr	r3, [pc, #60]	; (801428c <vPortEnterCritical+0x58>)
 8014250:	681b      	ldr	r3, [r3, #0]
 8014252:	3301      	adds	r3, #1
 8014254:	4a0d      	ldr	r2, [pc, #52]	; (801428c <vPortEnterCritical+0x58>)
 8014256:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8014258:	4b0c      	ldr	r3, [pc, #48]	; (801428c <vPortEnterCritical+0x58>)
 801425a:	681b      	ldr	r3, [r3, #0]
 801425c:	2b01      	cmp	r3, #1
 801425e:	d10f      	bne.n	8014280 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8014260:	4b0b      	ldr	r3, [pc, #44]	; (8014290 <vPortEnterCritical+0x5c>)
 8014262:	681b      	ldr	r3, [r3, #0]
 8014264:	b2db      	uxtb	r3, r3
 8014266:	2b00      	cmp	r3, #0
 8014268:	d00a      	beq.n	8014280 <vPortEnterCritical+0x4c>
	__asm volatile
 801426a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801426e:	f383 8811 	msr	BASEPRI, r3
 8014272:	f3bf 8f6f 	isb	sy
 8014276:	f3bf 8f4f 	dsb	sy
 801427a:	603b      	str	r3, [r7, #0]
}
 801427c:	bf00      	nop
 801427e:	e7fe      	b.n	801427e <vPortEnterCritical+0x4a>
	}
}
 8014280:	bf00      	nop
 8014282:	370c      	adds	r7, #12
 8014284:	46bd      	mov	sp, r7
 8014286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801428a:	4770      	bx	lr
 801428c:	200000e8 	.word	0x200000e8
 8014290:	e000ed04 	.word	0xe000ed04

08014294 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8014294:	b480      	push	{r7}
 8014296:	b083      	sub	sp, #12
 8014298:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801429a:	4b12      	ldr	r3, [pc, #72]	; (80142e4 <vPortExitCritical+0x50>)
 801429c:	681b      	ldr	r3, [r3, #0]
 801429e:	2b00      	cmp	r3, #0
 80142a0:	d10a      	bne.n	80142b8 <vPortExitCritical+0x24>
	__asm volatile
 80142a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80142a6:	f383 8811 	msr	BASEPRI, r3
 80142aa:	f3bf 8f6f 	isb	sy
 80142ae:	f3bf 8f4f 	dsb	sy
 80142b2:	607b      	str	r3, [r7, #4]
}
 80142b4:	bf00      	nop
 80142b6:	e7fe      	b.n	80142b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80142b8:	4b0a      	ldr	r3, [pc, #40]	; (80142e4 <vPortExitCritical+0x50>)
 80142ba:	681b      	ldr	r3, [r3, #0]
 80142bc:	3b01      	subs	r3, #1
 80142be:	4a09      	ldr	r2, [pc, #36]	; (80142e4 <vPortExitCritical+0x50>)
 80142c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80142c2:	4b08      	ldr	r3, [pc, #32]	; (80142e4 <vPortExitCritical+0x50>)
 80142c4:	681b      	ldr	r3, [r3, #0]
 80142c6:	2b00      	cmp	r3, #0
 80142c8:	d105      	bne.n	80142d6 <vPortExitCritical+0x42>
 80142ca:	2300      	movs	r3, #0
 80142cc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80142ce:	683b      	ldr	r3, [r7, #0]
 80142d0:	f383 8811 	msr	BASEPRI, r3
}
 80142d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80142d6:	bf00      	nop
 80142d8:	370c      	adds	r7, #12
 80142da:	46bd      	mov	sp, r7
 80142dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142e0:	4770      	bx	lr
 80142e2:	bf00      	nop
 80142e4:	200000e8 	.word	0x200000e8
	...

080142f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80142f0:	f3ef 8009 	mrs	r0, PSP
 80142f4:	f3bf 8f6f 	isb	sy
 80142f8:	4b15      	ldr	r3, [pc, #84]	; (8014350 <pxCurrentTCBConst>)
 80142fa:	681a      	ldr	r2, [r3, #0]
 80142fc:	f01e 0f10 	tst.w	lr, #16
 8014300:	bf08      	it	eq
 8014302:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8014306:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801430a:	6010      	str	r0, [r2, #0]
 801430c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014310:	f04f 0050 	mov.w	r0, #80	; 0x50
 8014314:	f380 8811 	msr	BASEPRI, r0
 8014318:	f3bf 8f4f 	dsb	sy
 801431c:	f3bf 8f6f 	isb	sy
 8014320:	f7fe ffa6 	bl	8013270 <vTaskSwitchContext>
 8014324:	f04f 0000 	mov.w	r0, #0
 8014328:	f380 8811 	msr	BASEPRI, r0
 801432c:	bc09      	pop	{r0, r3}
 801432e:	6819      	ldr	r1, [r3, #0]
 8014330:	6808      	ldr	r0, [r1, #0]
 8014332:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014336:	f01e 0f10 	tst.w	lr, #16
 801433a:	bf08      	it	eq
 801433c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014340:	f380 8809 	msr	PSP, r0
 8014344:	f3bf 8f6f 	isb	sy
 8014348:	4770      	bx	lr
 801434a:	bf00      	nop
 801434c:	f3af 8000 	nop.w

08014350 <pxCurrentTCBConst>:
 8014350:	20000eac 	.word	0x20000eac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014354:	bf00      	nop
 8014356:	bf00      	nop

08014358 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014358:	b580      	push	{r7, lr}
 801435a:	b082      	sub	sp, #8
 801435c:	af00      	add	r7, sp, #0
	__asm volatile
 801435e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014362:	f383 8811 	msr	BASEPRI, r3
 8014366:	f3bf 8f6f 	isb	sy
 801436a:	f3bf 8f4f 	dsb	sy
 801436e:	607b      	str	r3, [r7, #4]
}
 8014370:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8014372:	f7fe fec3 	bl	80130fc <xTaskIncrementTick>
 8014376:	4603      	mov	r3, r0
 8014378:	2b00      	cmp	r3, #0
 801437a:	d003      	beq.n	8014384 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801437c:	4b06      	ldr	r3, [pc, #24]	; (8014398 <xPortSysTickHandler+0x40>)
 801437e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014382:	601a      	str	r2, [r3, #0]
 8014384:	2300      	movs	r3, #0
 8014386:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014388:	683b      	ldr	r3, [r7, #0]
 801438a:	f383 8811 	msr	BASEPRI, r3
}
 801438e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8014390:	bf00      	nop
 8014392:	3708      	adds	r7, #8
 8014394:	46bd      	mov	sp, r7
 8014396:	bd80      	pop	{r7, pc}
 8014398:	e000ed04 	.word	0xe000ed04

0801439c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801439c:	b480      	push	{r7}
 801439e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80143a0:	4b0b      	ldr	r3, [pc, #44]	; (80143d0 <vPortSetupTimerInterrupt+0x34>)
 80143a2:	2200      	movs	r2, #0
 80143a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80143a6:	4b0b      	ldr	r3, [pc, #44]	; (80143d4 <vPortSetupTimerInterrupt+0x38>)
 80143a8:	2200      	movs	r2, #0
 80143aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80143ac:	4b0a      	ldr	r3, [pc, #40]	; (80143d8 <vPortSetupTimerInterrupt+0x3c>)
 80143ae:	681b      	ldr	r3, [r3, #0]
 80143b0:	4a0a      	ldr	r2, [pc, #40]	; (80143dc <vPortSetupTimerInterrupt+0x40>)
 80143b2:	fba2 2303 	umull	r2, r3, r2, r3
 80143b6:	099b      	lsrs	r3, r3, #6
 80143b8:	4a09      	ldr	r2, [pc, #36]	; (80143e0 <vPortSetupTimerInterrupt+0x44>)
 80143ba:	3b01      	subs	r3, #1
 80143bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80143be:	4b04      	ldr	r3, [pc, #16]	; (80143d0 <vPortSetupTimerInterrupt+0x34>)
 80143c0:	2207      	movs	r2, #7
 80143c2:	601a      	str	r2, [r3, #0]
}
 80143c4:	bf00      	nop
 80143c6:	46bd      	mov	sp, r7
 80143c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143cc:	4770      	bx	lr
 80143ce:	bf00      	nop
 80143d0:	e000e010 	.word	0xe000e010
 80143d4:	e000e018 	.word	0xe000e018
 80143d8:	20000088 	.word	0x20000088
 80143dc:	10624dd3 	.word	0x10624dd3
 80143e0:	e000e014 	.word	0xe000e014

080143e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80143e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80143f4 <vPortEnableVFP+0x10>
 80143e8:	6801      	ldr	r1, [r0, #0]
 80143ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80143ee:	6001      	str	r1, [r0, #0]
 80143f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80143f2:	bf00      	nop
 80143f4:	e000ed88 	.word	0xe000ed88

080143f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80143f8:	b480      	push	{r7}
 80143fa:	b085      	sub	sp, #20
 80143fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80143fe:	f3ef 8305 	mrs	r3, IPSR
 8014402:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8014404:	68fb      	ldr	r3, [r7, #12]
 8014406:	2b0f      	cmp	r3, #15
 8014408:	d914      	bls.n	8014434 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801440a:	4a17      	ldr	r2, [pc, #92]	; (8014468 <vPortValidateInterruptPriority+0x70>)
 801440c:	68fb      	ldr	r3, [r7, #12]
 801440e:	4413      	add	r3, r2
 8014410:	781b      	ldrb	r3, [r3, #0]
 8014412:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8014414:	4b15      	ldr	r3, [pc, #84]	; (801446c <vPortValidateInterruptPriority+0x74>)
 8014416:	781b      	ldrb	r3, [r3, #0]
 8014418:	7afa      	ldrb	r2, [r7, #11]
 801441a:	429a      	cmp	r2, r3
 801441c:	d20a      	bcs.n	8014434 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801441e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014422:	f383 8811 	msr	BASEPRI, r3
 8014426:	f3bf 8f6f 	isb	sy
 801442a:	f3bf 8f4f 	dsb	sy
 801442e:	607b      	str	r3, [r7, #4]
}
 8014430:	bf00      	nop
 8014432:	e7fe      	b.n	8014432 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8014434:	4b0e      	ldr	r3, [pc, #56]	; (8014470 <vPortValidateInterruptPriority+0x78>)
 8014436:	681b      	ldr	r3, [r3, #0]
 8014438:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801443c:	4b0d      	ldr	r3, [pc, #52]	; (8014474 <vPortValidateInterruptPriority+0x7c>)
 801443e:	681b      	ldr	r3, [r3, #0]
 8014440:	429a      	cmp	r2, r3
 8014442:	d90a      	bls.n	801445a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8014444:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014448:	f383 8811 	msr	BASEPRI, r3
 801444c:	f3bf 8f6f 	isb	sy
 8014450:	f3bf 8f4f 	dsb	sy
 8014454:	603b      	str	r3, [r7, #0]
}
 8014456:	bf00      	nop
 8014458:	e7fe      	b.n	8014458 <vPortValidateInterruptPriority+0x60>
	}
 801445a:	bf00      	nop
 801445c:	3714      	adds	r7, #20
 801445e:	46bd      	mov	sp, r7
 8014460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014464:	4770      	bx	lr
 8014466:	bf00      	nop
 8014468:	e000e3f0 	.word	0xe000e3f0
 801446c:	200014d8 	.word	0x200014d8
 8014470:	e000ed0c 	.word	0xe000ed0c
 8014474:	200014dc 	.word	0x200014dc

08014478 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8014478:	b580      	push	{r7, lr}
 801447a:	b08a      	sub	sp, #40	; 0x28
 801447c:	af00      	add	r7, sp, #0
 801447e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8014480:	2300      	movs	r3, #0
 8014482:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8014484:	f7fe fd7e 	bl	8012f84 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8014488:	4b5b      	ldr	r3, [pc, #364]	; (80145f8 <pvPortMalloc+0x180>)
 801448a:	681b      	ldr	r3, [r3, #0]
 801448c:	2b00      	cmp	r3, #0
 801448e:	d101      	bne.n	8014494 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8014490:	f000 f920 	bl	80146d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8014494:	4b59      	ldr	r3, [pc, #356]	; (80145fc <pvPortMalloc+0x184>)
 8014496:	681a      	ldr	r2, [r3, #0]
 8014498:	687b      	ldr	r3, [r7, #4]
 801449a:	4013      	ands	r3, r2
 801449c:	2b00      	cmp	r3, #0
 801449e:	f040 8093 	bne.w	80145c8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80144a2:	687b      	ldr	r3, [r7, #4]
 80144a4:	2b00      	cmp	r3, #0
 80144a6:	d01d      	beq.n	80144e4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80144a8:	2208      	movs	r2, #8
 80144aa:	687b      	ldr	r3, [r7, #4]
 80144ac:	4413      	add	r3, r2
 80144ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80144b0:	687b      	ldr	r3, [r7, #4]
 80144b2:	f003 0307 	and.w	r3, r3, #7
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	d014      	beq.n	80144e4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80144ba:	687b      	ldr	r3, [r7, #4]
 80144bc:	f023 0307 	bic.w	r3, r3, #7
 80144c0:	3308      	adds	r3, #8
 80144c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80144c4:	687b      	ldr	r3, [r7, #4]
 80144c6:	f003 0307 	and.w	r3, r3, #7
 80144ca:	2b00      	cmp	r3, #0
 80144cc:	d00a      	beq.n	80144e4 <pvPortMalloc+0x6c>
	__asm volatile
 80144ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80144d2:	f383 8811 	msr	BASEPRI, r3
 80144d6:	f3bf 8f6f 	isb	sy
 80144da:	f3bf 8f4f 	dsb	sy
 80144de:	617b      	str	r3, [r7, #20]
}
 80144e0:	bf00      	nop
 80144e2:	e7fe      	b.n	80144e2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	2b00      	cmp	r3, #0
 80144e8:	d06e      	beq.n	80145c8 <pvPortMalloc+0x150>
 80144ea:	4b45      	ldr	r3, [pc, #276]	; (8014600 <pvPortMalloc+0x188>)
 80144ec:	681b      	ldr	r3, [r3, #0]
 80144ee:	687a      	ldr	r2, [r7, #4]
 80144f0:	429a      	cmp	r2, r3
 80144f2:	d869      	bhi.n	80145c8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80144f4:	4b43      	ldr	r3, [pc, #268]	; (8014604 <pvPortMalloc+0x18c>)
 80144f6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80144f8:	4b42      	ldr	r3, [pc, #264]	; (8014604 <pvPortMalloc+0x18c>)
 80144fa:	681b      	ldr	r3, [r3, #0]
 80144fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80144fe:	e004      	b.n	801450a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8014500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014502:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8014504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014506:	681b      	ldr	r3, [r3, #0]
 8014508:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801450a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801450c:	685b      	ldr	r3, [r3, #4]
 801450e:	687a      	ldr	r2, [r7, #4]
 8014510:	429a      	cmp	r2, r3
 8014512:	d903      	bls.n	801451c <pvPortMalloc+0xa4>
 8014514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014516:	681b      	ldr	r3, [r3, #0]
 8014518:	2b00      	cmp	r3, #0
 801451a:	d1f1      	bne.n	8014500 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801451c:	4b36      	ldr	r3, [pc, #216]	; (80145f8 <pvPortMalloc+0x180>)
 801451e:	681b      	ldr	r3, [r3, #0]
 8014520:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014522:	429a      	cmp	r2, r3
 8014524:	d050      	beq.n	80145c8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8014526:	6a3b      	ldr	r3, [r7, #32]
 8014528:	681b      	ldr	r3, [r3, #0]
 801452a:	2208      	movs	r2, #8
 801452c:	4413      	add	r3, r2
 801452e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014532:	681a      	ldr	r2, [r3, #0]
 8014534:	6a3b      	ldr	r3, [r7, #32]
 8014536:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8014538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801453a:	685a      	ldr	r2, [r3, #4]
 801453c:	687b      	ldr	r3, [r7, #4]
 801453e:	1ad2      	subs	r2, r2, r3
 8014540:	2308      	movs	r3, #8
 8014542:	005b      	lsls	r3, r3, #1
 8014544:	429a      	cmp	r2, r3
 8014546:	d91f      	bls.n	8014588 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8014548:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801454a:	687b      	ldr	r3, [r7, #4]
 801454c:	4413      	add	r3, r2
 801454e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014550:	69bb      	ldr	r3, [r7, #24]
 8014552:	f003 0307 	and.w	r3, r3, #7
 8014556:	2b00      	cmp	r3, #0
 8014558:	d00a      	beq.n	8014570 <pvPortMalloc+0xf8>
	__asm volatile
 801455a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801455e:	f383 8811 	msr	BASEPRI, r3
 8014562:	f3bf 8f6f 	isb	sy
 8014566:	f3bf 8f4f 	dsb	sy
 801456a:	613b      	str	r3, [r7, #16]
}
 801456c:	bf00      	nop
 801456e:	e7fe      	b.n	801456e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8014570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014572:	685a      	ldr	r2, [r3, #4]
 8014574:	687b      	ldr	r3, [r7, #4]
 8014576:	1ad2      	subs	r2, r2, r3
 8014578:	69bb      	ldr	r3, [r7, #24]
 801457a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801457c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801457e:	687a      	ldr	r2, [r7, #4]
 8014580:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8014582:	69b8      	ldr	r0, [r7, #24]
 8014584:	f000 f908 	bl	8014798 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8014588:	4b1d      	ldr	r3, [pc, #116]	; (8014600 <pvPortMalloc+0x188>)
 801458a:	681a      	ldr	r2, [r3, #0]
 801458c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801458e:	685b      	ldr	r3, [r3, #4]
 8014590:	1ad3      	subs	r3, r2, r3
 8014592:	4a1b      	ldr	r2, [pc, #108]	; (8014600 <pvPortMalloc+0x188>)
 8014594:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8014596:	4b1a      	ldr	r3, [pc, #104]	; (8014600 <pvPortMalloc+0x188>)
 8014598:	681a      	ldr	r2, [r3, #0]
 801459a:	4b1b      	ldr	r3, [pc, #108]	; (8014608 <pvPortMalloc+0x190>)
 801459c:	681b      	ldr	r3, [r3, #0]
 801459e:	429a      	cmp	r2, r3
 80145a0:	d203      	bcs.n	80145aa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80145a2:	4b17      	ldr	r3, [pc, #92]	; (8014600 <pvPortMalloc+0x188>)
 80145a4:	681b      	ldr	r3, [r3, #0]
 80145a6:	4a18      	ldr	r2, [pc, #96]	; (8014608 <pvPortMalloc+0x190>)
 80145a8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80145aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80145ac:	685a      	ldr	r2, [r3, #4]
 80145ae:	4b13      	ldr	r3, [pc, #76]	; (80145fc <pvPortMalloc+0x184>)
 80145b0:	681b      	ldr	r3, [r3, #0]
 80145b2:	431a      	orrs	r2, r3
 80145b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80145b6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80145b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80145ba:	2200      	movs	r2, #0
 80145bc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80145be:	4b13      	ldr	r3, [pc, #76]	; (801460c <pvPortMalloc+0x194>)
 80145c0:	681b      	ldr	r3, [r3, #0]
 80145c2:	3301      	adds	r3, #1
 80145c4:	4a11      	ldr	r2, [pc, #68]	; (801460c <pvPortMalloc+0x194>)
 80145c6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80145c8:	f7fe fcea 	bl	8012fa0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80145cc:	69fb      	ldr	r3, [r7, #28]
 80145ce:	f003 0307 	and.w	r3, r3, #7
 80145d2:	2b00      	cmp	r3, #0
 80145d4:	d00a      	beq.n	80145ec <pvPortMalloc+0x174>
	__asm volatile
 80145d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80145da:	f383 8811 	msr	BASEPRI, r3
 80145de:	f3bf 8f6f 	isb	sy
 80145e2:	f3bf 8f4f 	dsb	sy
 80145e6:	60fb      	str	r3, [r7, #12]
}
 80145e8:	bf00      	nop
 80145ea:	e7fe      	b.n	80145ea <pvPortMalloc+0x172>
	return pvReturn;
 80145ec:	69fb      	ldr	r3, [r7, #28]
}
 80145ee:	4618      	mov	r0, r3
 80145f0:	3728      	adds	r7, #40	; 0x28
 80145f2:	46bd      	mov	sp, r7
 80145f4:	bd80      	pop	{r7, pc}
 80145f6:	bf00      	nop
 80145f8:	20005b38 	.word	0x20005b38
 80145fc:	20005b4c 	.word	0x20005b4c
 8014600:	20005b3c 	.word	0x20005b3c
 8014604:	20005b30 	.word	0x20005b30
 8014608:	20005b40 	.word	0x20005b40
 801460c:	20005b44 	.word	0x20005b44

08014610 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014610:	b580      	push	{r7, lr}
 8014612:	b086      	sub	sp, #24
 8014614:	af00      	add	r7, sp, #0
 8014616:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014618:	687b      	ldr	r3, [r7, #4]
 801461a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	2b00      	cmp	r3, #0
 8014620:	d04d      	beq.n	80146be <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8014622:	2308      	movs	r3, #8
 8014624:	425b      	negs	r3, r3
 8014626:	697a      	ldr	r2, [r7, #20]
 8014628:	4413      	add	r3, r2
 801462a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801462c:	697b      	ldr	r3, [r7, #20]
 801462e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8014630:	693b      	ldr	r3, [r7, #16]
 8014632:	685a      	ldr	r2, [r3, #4]
 8014634:	4b24      	ldr	r3, [pc, #144]	; (80146c8 <vPortFree+0xb8>)
 8014636:	681b      	ldr	r3, [r3, #0]
 8014638:	4013      	ands	r3, r2
 801463a:	2b00      	cmp	r3, #0
 801463c:	d10a      	bne.n	8014654 <vPortFree+0x44>
	__asm volatile
 801463e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014642:	f383 8811 	msr	BASEPRI, r3
 8014646:	f3bf 8f6f 	isb	sy
 801464a:	f3bf 8f4f 	dsb	sy
 801464e:	60fb      	str	r3, [r7, #12]
}
 8014650:	bf00      	nop
 8014652:	e7fe      	b.n	8014652 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8014654:	693b      	ldr	r3, [r7, #16]
 8014656:	681b      	ldr	r3, [r3, #0]
 8014658:	2b00      	cmp	r3, #0
 801465a:	d00a      	beq.n	8014672 <vPortFree+0x62>
	__asm volatile
 801465c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014660:	f383 8811 	msr	BASEPRI, r3
 8014664:	f3bf 8f6f 	isb	sy
 8014668:	f3bf 8f4f 	dsb	sy
 801466c:	60bb      	str	r3, [r7, #8]
}
 801466e:	bf00      	nop
 8014670:	e7fe      	b.n	8014670 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8014672:	693b      	ldr	r3, [r7, #16]
 8014674:	685a      	ldr	r2, [r3, #4]
 8014676:	4b14      	ldr	r3, [pc, #80]	; (80146c8 <vPortFree+0xb8>)
 8014678:	681b      	ldr	r3, [r3, #0]
 801467a:	4013      	ands	r3, r2
 801467c:	2b00      	cmp	r3, #0
 801467e:	d01e      	beq.n	80146be <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8014680:	693b      	ldr	r3, [r7, #16]
 8014682:	681b      	ldr	r3, [r3, #0]
 8014684:	2b00      	cmp	r3, #0
 8014686:	d11a      	bne.n	80146be <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014688:	693b      	ldr	r3, [r7, #16]
 801468a:	685a      	ldr	r2, [r3, #4]
 801468c:	4b0e      	ldr	r3, [pc, #56]	; (80146c8 <vPortFree+0xb8>)
 801468e:	681b      	ldr	r3, [r3, #0]
 8014690:	43db      	mvns	r3, r3
 8014692:	401a      	ands	r2, r3
 8014694:	693b      	ldr	r3, [r7, #16]
 8014696:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014698:	f7fe fc74 	bl	8012f84 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801469c:	693b      	ldr	r3, [r7, #16]
 801469e:	685a      	ldr	r2, [r3, #4]
 80146a0:	4b0a      	ldr	r3, [pc, #40]	; (80146cc <vPortFree+0xbc>)
 80146a2:	681b      	ldr	r3, [r3, #0]
 80146a4:	4413      	add	r3, r2
 80146a6:	4a09      	ldr	r2, [pc, #36]	; (80146cc <vPortFree+0xbc>)
 80146a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80146aa:	6938      	ldr	r0, [r7, #16]
 80146ac:	f000 f874 	bl	8014798 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80146b0:	4b07      	ldr	r3, [pc, #28]	; (80146d0 <vPortFree+0xc0>)
 80146b2:	681b      	ldr	r3, [r3, #0]
 80146b4:	3301      	adds	r3, #1
 80146b6:	4a06      	ldr	r2, [pc, #24]	; (80146d0 <vPortFree+0xc0>)
 80146b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80146ba:	f7fe fc71 	bl	8012fa0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80146be:	bf00      	nop
 80146c0:	3718      	adds	r7, #24
 80146c2:	46bd      	mov	sp, r7
 80146c4:	bd80      	pop	{r7, pc}
 80146c6:	bf00      	nop
 80146c8:	20005b4c 	.word	0x20005b4c
 80146cc:	20005b3c 	.word	0x20005b3c
 80146d0:	20005b48 	.word	0x20005b48

080146d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80146d4:	b480      	push	{r7}
 80146d6:	b085      	sub	sp, #20
 80146d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80146da:	f244 6350 	movw	r3, #18000	; 0x4650
 80146de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80146e0:	4b27      	ldr	r3, [pc, #156]	; (8014780 <prvHeapInit+0xac>)
 80146e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80146e4:	68fb      	ldr	r3, [r7, #12]
 80146e6:	f003 0307 	and.w	r3, r3, #7
 80146ea:	2b00      	cmp	r3, #0
 80146ec:	d00c      	beq.n	8014708 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80146ee:	68fb      	ldr	r3, [r7, #12]
 80146f0:	3307      	adds	r3, #7
 80146f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80146f4:	68fb      	ldr	r3, [r7, #12]
 80146f6:	f023 0307 	bic.w	r3, r3, #7
 80146fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80146fc:	68ba      	ldr	r2, [r7, #8]
 80146fe:	68fb      	ldr	r3, [r7, #12]
 8014700:	1ad3      	subs	r3, r2, r3
 8014702:	4a1f      	ldr	r2, [pc, #124]	; (8014780 <prvHeapInit+0xac>)
 8014704:	4413      	add	r3, r2
 8014706:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014708:	68fb      	ldr	r3, [r7, #12]
 801470a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801470c:	4a1d      	ldr	r2, [pc, #116]	; (8014784 <prvHeapInit+0xb0>)
 801470e:	687b      	ldr	r3, [r7, #4]
 8014710:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8014712:	4b1c      	ldr	r3, [pc, #112]	; (8014784 <prvHeapInit+0xb0>)
 8014714:	2200      	movs	r2, #0
 8014716:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014718:	687b      	ldr	r3, [r7, #4]
 801471a:	68ba      	ldr	r2, [r7, #8]
 801471c:	4413      	add	r3, r2
 801471e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014720:	2208      	movs	r2, #8
 8014722:	68fb      	ldr	r3, [r7, #12]
 8014724:	1a9b      	subs	r3, r3, r2
 8014726:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014728:	68fb      	ldr	r3, [r7, #12]
 801472a:	f023 0307 	bic.w	r3, r3, #7
 801472e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8014730:	68fb      	ldr	r3, [r7, #12]
 8014732:	4a15      	ldr	r2, [pc, #84]	; (8014788 <prvHeapInit+0xb4>)
 8014734:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014736:	4b14      	ldr	r3, [pc, #80]	; (8014788 <prvHeapInit+0xb4>)
 8014738:	681b      	ldr	r3, [r3, #0]
 801473a:	2200      	movs	r2, #0
 801473c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801473e:	4b12      	ldr	r3, [pc, #72]	; (8014788 <prvHeapInit+0xb4>)
 8014740:	681b      	ldr	r3, [r3, #0]
 8014742:	2200      	movs	r2, #0
 8014744:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014746:	687b      	ldr	r3, [r7, #4]
 8014748:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801474a:	683b      	ldr	r3, [r7, #0]
 801474c:	68fa      	ldr	r2, [r7, #12]
 801474e:	1ad2      	subs	r2, r2, r3
 8014750:	683b      	ldr	r3, [r7, #0]
 8014752:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014754:	4b0c      	ldr	r3, [pc, #48]	; (8014788 <prvHeapInit+0xb4>)
 8014756:	681a      	ldr	r2, [r3, #0]
 8014758:	683b      	ldr	r3, [r7, #0]
 801475a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801475c:	683b      	ldr	r3, [r7, #0]
 801475e:	685b      	ldr	r3, [r3, #4]
 8014760:	4a0a      	ldr	r2, [pc, #40]	; (801478c <prvHeapInit+0xb8>)
 8014762:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014764:	683b      	ldr	r3, [r7, #0]
 8014766:	685b      	ldr	r3, [r3, #4]
 8014768:	4a09      	ldr	r2, [pc, #36]	; (8014790 <prvHeapInit+0xbc>)
 801476a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801476c:	4b09      	ldr	r3, [pc, #36]	; (8014794 <prvHeapInit+0xc0>)
 801476e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8014772:	601a      	str	r2, [r3, #0]
}
 8014774:	bf00      	nop
 8014776:	3714      	adds	r7, #20
 8014778:	46bd      	mov	sp, r7
 801477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801477e:	4770      	bx	lr
 8014780:	200014e0 	.word	0x200014e0
 8014784:	20005b30 	.word	0x20005b30
 8014788:	20005b38 	.word	0x20005b38
 801478c:	20005b40 	.word	0x20005b40
 8014790:	20005b3c 	.word	0x20005b3c
 8014794:	20005b4c 	.word	0x20005b4c

08014798 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014798:	b480      	push	{r7}
 801479a:	b085      	sub	sp, #20
 801479c:	af00      	add	r7, sp, #0
 801479e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80147a0:	4b28      	ldr	r3, [pc, #160]	; (8014844 <prvInsertBlockIntoFreeList+0xac>)
 80147a2:	60fb      	str	r3, [r7, #12]
 80147a4:	e002      	b.n	80147ac <prvInsertBlockIntoFreeList+0x14>
 80147a6:	68fb      	ldr	r3, [r7, #12]
 80147a8:	681b      	ldr	r3, [r3, #0]
 80147aa:	60fb      	str	r3, [r7, #12]
 80147ac:	68fb      	ldr	r3, [r7, #12]
 80147ae:	681b      	ldr	r3, [r3, #0]
 80147b0:	687a      	ldr	r2, [r7, #4]
 80147b2:	429a      	cmp	r2, r3
 80147b4:	d8f7      	bhi.n	80147a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80147b6:	68fb      	ldr	r3, [r7, #12]
 80147b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80147ba:	68fb      	ldr	r3, [r7, #12]
 80147bc:	685b      	ldr	r3, [r3, #4]
 80147be:	68ba      	ldr	r2, [r7, #8]
 80147c0:	4413      	add	r3, r2
 80147c2:	687a      	ldr	r2, [r7, #4]
 80147c4:	429a      	cmp	r2, r3
 80147c6:	d108      	bne.n	80147da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80147c8:	68fb      	ldr	r3, [r7, #12]
 80147ca:	685a      	ldr	r2, [r3, #4]
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	685b      	ldr	r3, [r3, #4]
 80147d0:	441a      	add	r2, r3
 80147d2:	68fb      	ldr	r3, [r7, #12]
 80147d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80147d6:	68fb      	ldr	r3, [r7, #12]
 80147d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80147de:	687b      	ldr	r3, [r7, #4]
 80147e0:	685b      	ldr	r3, [r3, #4]
 80147e2:	68ba      	ldr	r2, [r7, #8]
 80147e4:	441a      	add	r2, r3
 80147e6:	68fb      	ldr	r3, [r7, #12]
 80147e8:	681b      	ldr	r3, [r3, #0]
 80147ea:	429a      	cmp	r2, r3
 80147ec:	d118      	bne.n	8014820 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80147ee:	68fb      	ldr	r3, [r7, #12]
 80147f0:	681a      	ldr	r2, [r3, #0]
 80147f2:	4b15      	ldr	r3, [pc, #84]	; (8014848 <prvInsertBlockIntoFreeList+0xb0>)
 80147f4:	681b      	ldr	r3, [r3, #0]
 80147f6:	429a      	cmp	r2, r3
 80147f8:	d00d      	beq.n	8014816 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80147fa:	687b      	ldr	r3, [r7, #4]
 80147fc:	685a      	ldr	r2, [r3, #4]
 80147fe:	68fb      	ldr	r3, [r7, #12]
 8014800:	681b      	ldr	r3, [r3, #0]
 8014802:	685b      	ldr	r3, [r3, #4]
 8014804:	441a      	add	r2, r3
 8014806:	687b      	ldr	r3, [r7, #4]
 8014808:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801480a:	68fb      	ldr	r3, [r7, #12]
 801480c:	681b      	ldr	r3, [r3, #0]
 801480e:	681a      	ldr	r2, [r3, #0]
 8014810:	687b      	ldr	r3, [r7, #4]
 8014812:	601a      	str	r2, [r3, #0]
 8014814:	e008      	b.n	8014828 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014816:	4b0c      	ldr	r3, [pc, #48]	; (8014848 <prvInsertBlockIntoFreeList+0xb0>)
 8014818:	681a      	ldr	r2, [r3, #0]
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	601a      	str	r2, [r3, #0]
 801481e:	e003      	b.n	8014828 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014820:	68fb      	ldr	r3, [r7, #12]
 8014822:	681a      	ldr	r2, [r3, #0]
 8014824:	687b      	ldr	r3, [r7, #4]
 8014826:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014828:	68fa      	ldr	r2, [r7, #12]
 801482a:	687b      	ldr	r3, [r7, #4]
 801482c:	429a      	cmp	r2, r3
 801482e:	d002      	beq.n	8014836 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8014830:	68fb      	ldr	r3, [r7, #12]
 8014832:	687a      	ldr	r2, [r7, #4]
 8014834:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014836:	bf00      	nop
 8014838:	3714      	adds	r7, #20
 801483a:	46bd      	mov	sp, r7
 801483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014840:	4770      	bx	lr
 8014842:	bf00      	nop
 8014844:	20005b30 	.word	0x20005b30
 8014848:	20005b38 	.word	0x20005b38

0801484c <_Znwj>:
 801484c:	2801      	cmp	r0, #1
 801484e:	bf38      	it	cc
 8014850:	2001      	movcc	r0, #1
 8014852:	b510      	push	{r4, lr}
 8014854:	4604      	mov	r4, r0
 8014856:	4620      	mov	r0, r4
 8014858:	f001 fa2e 	bl	8015cb8 <malloc>
 801485c:	b930      	cbnz	r0, 801486c <_Znwj+0x20>
 801485e:	f000 f81d 	bl	801489c <_ZSt15get_new_handlerv>
 8014862:	b908      	cbnz	r0, 8014868 <_Znwj+0x1c>
 8014864:	f000 ffd6 	bl	8015814 <abort>
 8014868:	4780      	blx	r0
 801486a:	e7f4      	b.n	8014856 <_Znwj+0xa>
 801486c:	bd10      	pop	{r4, pc}

0801486e <_Znaj>:
 801486e:	f7ff bfed 	b.w	801484c <_Znwj>

08014872 <__cxa_pure_virtual>:
 8014872:	b508      	push	{r3, lr}
 8014874:	f000 f80c 	bl	8014890 <_ZSt9terminatev>

08014878 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8014878:	b508      	push	{r3, lr}
 801487a:	4780      	blx	r0
 801487c:	f000 ffca 	bl	8015814 <abort>

08014880 <_ZSt13get_terminatev>:
 8014880:	4b02      	ldr	r3, [pc, #8]	; (801488c <_ZSt13get_terminatev+0xc>)
 8014882:	6818      	ldr	r0, [r3, #0]
 8014884:	f3bf 8f5b 	dmb	ish
 8014888:	4770      	bx	lr
 801488a:	bf00      	nop
 801488c:	200000ec 	.word	0x200000ec

08014890 <_ZSt9terminatev>:
 8014890:	b508      	push	{r3, lr}
 8014892:	f7ff fff5 	bl	8014880 <_ZSt13get_terminatev>
 8014896:	f7ff ffef 	bl	8014878 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

0801489c <_ZSt15get_new_handlerv>:
 801489c:	4b02      	ldr	r3, [pc, #8]	; (80148a8 <_ZSt15get_new_handlerv+0xc>)
 801489e:	6818      	ldr	r0, [r3, #0]
 80148a0:	f3bf 8f5b 	dmb	ish
 80148a4:	4770      	bx	lr
 80148a6:	bf00      	nop
 80148a8:	20005b50 	.word	0x20005b50

080148ac <pow>:
 80148ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80148b0:	ec59 8b10 	vmov	r8, r9, d0
 80148b4:	ec57 6b11 	vmov	r6, r7, d1
 80148b8:	f000 f8a6 	bl	8014a08 <__ieee754_pow>
 80148bc:	4b4e      	ldr	r3, [pc, #312]	; (80149f8 <pow+0x14c>)
 80148be:	f993 3000 	ldrsb.w	r3, [r3]
 80148c2:	3301      	adds	r3, #1
 80148c4:	ec55 4b10 	vmov	r4, r5, d0
 80148c8:	d015      	beq.n	80148f6 <pow+0x4a>
 80148ca:	4632      	mov	r2, r6
 80148cc:	463b      	mov	r3, r7
 80148ce:	4630      	mov	r0, r6
 80148d0:	4639      	mov	r1, r7
 80148d2:	f7ec f94b 	bl	8000b6c <__aeabi_dcmpun>
 80148d6:	b970      	cbnz	r0, 80148f6 <pow+0x4a>
 80148d8:	4642      	mov	r2, r8
 80148da:	464b      	mov	r3, r9
 80148dc:	4640      	mov	r0, r8
 80148de:	4649      	mov	r1, r9
 80148e0:	f7ec f944 	bl	8000b6c <__aeabi_dcmpun>
 80148e4:	2200      	movs	r2, #0
 80148e6:	2300      	movs	r3, #0
 80148e8:	b148      	cbz	r0, 80148fe <pow+0x52>
 80148ea:	4630      	mov	r0, r6
 80148ec:	4639      	mov	r1, r7
 80148ee:	f7ec f90b 	bl	8000b08 <__aeabi_dcmpeq>
 80148f2:	2800      	cmp	r0, #0
 80148f4:	d17d      	bne.n	80149f2 <pow+0x146>
 80148f6:	ec45 4b10 	vmov	d0, r4, r5
 80148fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80148fe:	4640      	mov	r0, r8
 8014900:	4649      	mov	r1, r9
 8014902:	f7ec f901 	bl	8000b08 <__aeabi_dcmpeq>
 8014906:	b1e0      	cbz	r0, 8014942 <pow+0x96>
 8014908:	2200      	movs	r2, #0
 801490a:	2300      	movs	r3, #0
 801490c:	4630      	mov	r0, r6
 801490e:	4639      	mov	r1, r7
 8014910:	f7ec f8fa 	bl	8000b08 <__aeabi_dcmpeq>
 8014914:	2800      	cmp	r0, #0
 8014916:	d16c      	bne.n	80149f2 <pow+0x146>
 8014918:	ec47 6b10 	vmov	d0, r6, r7
 801491c:	f000 fe53 	bl	80155c6 <finite>
 8014920:	2800      	cmp	r0, #0
 8014922:	d0e8      	beq.n	80148f6 <pow+0x4a>
 8014924:	2200      	movs	r2, #0
 8014926:	2300      	movs	r3, #0
 8014928:	4630      	mov	r0, r6
 801492a:	4639      	mov	r1, r7
 801492c:	f7ec f8f6 	bl	8000b1c <__aeabi_dcmplt>
 8014930:	2800      	cmp	r0, #0
 8014932:	d0e0      	beq.n	80148f6 <pow+0x4a>
 8014934:	f000 ff7e 	bl	8015834 <__errno>
 8014938:	2321      	movs	r3, #33	; 0x21
 801493a:	6003      	str	r3, [r0, #0]
 801493c:	2400      	movs	r4, #0
 801493e:	4d2f      	ldr	r5, [pc, #188]	; (80149fc <pow+0x150>)
 8014940:	e7d9      	b.n	80148f6 <pow+0x4a>
 8014942:	ec45 4b10 	vmov	d0, r4, r5
 8014946:	f000 fe3e 	bl	80155c6 <finite>
 801494a:	bbb8      	cbnz	r0, 80149bc <pow+0x110>
 801494c:	ec49 8b10 	vmov	d0, r8, r9
 8014950:	f000 fe39 	bl	80155c6 <finite>
 8014954:	b390      	cbz	r0, 80149bc <pow+0x110>
 8014956:	ec47 6b10 	vmov	d0, r6, r7
 801495a:	f000 fe34 	bl	80155c6 <finite>
 801495e:	b368      	cbz	r0, 80149bc <pow+0x110>
 8014960:	4622      	mov	r2, r4
 8014962:	462b      	mov	r3, r5
 8014964:	4620      	mov	r0, r4
 8014966:	4629      	mov	r1, r5
 8014968:	f7ec f900 	bl	8000b6c <__aeabi_dcmpun>
 801496c:	b160      	cbz	r0, 8014988 <pow+0xdc>
 801496e:	f000 ff61 	bl	8015834 <__errno>
 8014972:	2321      	movs	r3, #33	; 0x21
 8014974:	6003      	str	r3, [r0, #0]
 8014976:	2200      	movs	r2, #0
 8014978:	2300      	movs	r3, #0
 801497a:	4610      	mov	r0, r2
 801497c:	4619      	mov	r1, r3
 801497e:	f7eb ff85 	bl	800088c <__aeabi_ddiv>
 8014982:	4604      	mov	r4, r0
 8014984:	460d      	mov	r5, r1
 8014986:	e7b6      	b.n	80148f6 <pow+0x4a>
 8014988:	f000 ff54 	bl	8015834 <__errno>
 801498c:	2322      	movs	r3, #34	; 0x22
 801498e:	6003      	str	r3, [r0, #0]
 8014990:	2200      	movs	r2, #0
 8014992:	2300      	movs	r3, #0
 8014994:	4640      	mov	r0, r8
 8014996:	4649      	mov	r1, r9
 8014998:	f7ec f8c0 	bl	8000b1c <__aeabi_dcmplt>
 801499c:	2400      	movs	r4, #0
 801499e:	b158      	cbz	r0, 80149b8 <pow+0x10c>
 80149a0:	ec47 6b10 	vmov	d0, r6, r7
 80149a4:	f000 fe24 	bl	80155f0 <rint>
 80149a8:	4632      	mov	r2, r6
 80149aa:	ec51 0b10 	vmov	r0, r1, d0
 80149ae:	463b      	mov	r3, r7
 80149b0:	f7ec f8aa 	bl	8000b08 <__aeabi_dcmpeq>
 80149b4:	2800      	cmp	r0, #0
 80149b6:	d0c2      	beq.n	801493e <pow+0x92>
 80149b8:	4d11      	ldr	r5, [pc, #68]	; (8014a00 <pow+0x154>)
 80149ba:	e79c      	b.n	80148f6 <pow+0x4a>
 80149bc:	2200      	movs	r2, #0
 80149be:	2300      	movs	r3, #0
 80149c0:	4620      	mov	r0, r4
 80149c2:	4629      	mov	r1, r5
 80149c4:	f7ec f8a0 	bl	8000b08 <__aeabi_dcmpeq>
 80149c8:	2800      	cmp	r0, #0
 80149ca:	d094      	beq.n	80148f6 <pow+0x4a>
 80149cc:	ec49 8b10 	vmov	d0, r8, r9
 80149d0:	f000 fdf9 	bl	80155c6 <finite>
 80149d4:	2800      	cmp	r0, #0
 80149d6:	d08e      	beq.n	80148f6 <pow+0x4a>
 80149d8:	ec47 6b10 	vmov	d0, r6, r7
 80149dc:	f000 fdf3 	bl	80155c6 <finite>
 80149e0:	2800      	cmp	r0, #0
 80149e2:	d088      	beq.n	80148f6 <pow+0x4a>
 80149e4:	f000 ff26 	bl	8015834 <__errno>
 80149e8:	2322      	movs	r3, #34	; 0x22
 80149ea:	6003      	str	r3, [r0, #0]
 80149ec:	2400      	movs	r4, #0
 80149ee:	2500      	movs	r5, #0
 80149f0:	e781      	b.n	80148f6 <pow+0x4a>
 80149f2:	4d04      	ldr	r5, [pc, #16]	; (8014a04 <pow+0x158>)
 80149f4:	2400      	movs	r4, #0
 80149f6:	e77e      	b.n	80148f6 <pow+0x4a>
 80149f8:	200000f0 	.word	0x200000f0
 80149fc:	fff00000 	.word	0xfff00000
 8014a00:	7ff00000 	.word	0x7ff00000
 8014a04:	3ff00000 	.word	0x3ff00000

08014a08 <__ieee754_pow>:
 8014a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a0c:	ed2d 8b06 	vpush	{d8-d10}
 8014a10:	b08d      	sub	sp, #52	; 0x34
 8014a12:	ed8d 1b02 	vstr	d1, [sp, #8]
 8014a16:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 8014a1a:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8014a1e:	ea56 0100 	orrs.w	r1, r6, r0
 8014a22:	ec53 2b10 	vmov	r2, r3, d0
 8014a26:	f000 84d1 	beq.w	80153cc <__ieee754_pow+0x9c4>
 8014a2a:	497f      	ldr	r1, [pc, #508]	; (8014c28 <__ieee754_pow+0x220>)
 8014a2c:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8014a30:	428c      	cmp	r4, r1
 8014a32:	ee10 8a10 	vmov	r8, s0
 8014a36:	4699      	mov	r9, r3
 8014a38:	dc09      	bgt.n	8014a4e <__ieee754_pow+0x46>
 8014a3a:	d103      	bne.n	8014a44 <__ieee754_pow+0x3c>
 8014a3c:	b97a      	cbnz	r2, 8014a5e <__ieee754_pow+0x56>
 8014a3e:	42a6      	cmp	r6, r4
 8014a40:	dd02      	ble.n	8014a48 <__ieee754_pow+0x40>
 8014a42:	e00c      	b.n	8014a5e <__ieee754_pow+0x56>
 8014a44:	428e      	cmp	r6, r1
 8014a46:	dc02      	bgt.n	8014a4e <__ieee754_pow+0x46>
 8014a48:	428e      	cmp	r6, r1
 8014a4a:	d110      	bne.n	8014a6e <__ieee754_pow+0x66>
 8014a4c:	b178      	cbz	r0, 8014a6e <__ieee754_pow+0x66>
 8014a4e:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8014a52:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8014a56:	ea54 0308 	orrs.w	r3, r4, r8
 8014a5a:	f000 84b7 	beq.w	80153cc <__ieee754_pow+0x9c4>
 8014a5e:	4873      	ldr	r0, [pc, #460]	; (8014c2c <__ieee754_pow+0x224>)
 8014a60:	b00d      	add	sp, #52	; 0x34
 8014a62:	ecbd 8b06 	vpop	{d8-d10}
 8014a66:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a6a:	f000 bdb9 	b.w	80155e0 <nan>
 8014a6e:	f1b9 0f00 	cmp.w	r9, #0
 8014a72:	da36      	bge.n	8014ae2 <__ieee754_pow+0xda>
 8014a74:	496e      	ldr	r1, [pc, #440]	; (8014c30 <__ieee754_pow+0x228>)
 8014a76:	428e      	cmp	r6, r1
 8014a78:	dc51      	bgt.n	8014b1e <__ieee754_pow+0x116>
 8014a7a:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8014a7e:	428e      	cmp	r6, r1
 8014a80:	f340 84af 	ble.w	80153e2 <__ieee754_pow+0x9da>
 8014a84:	1531      	asrs	r1, r6, #20
 8014a86:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8014a8a:	2914      	cmp	r1, #20
 8014a8c:	dd0f      	ble.n	8014aae <__ieee754_pow+0xa6>
 8014a8e:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 8014a92:	fa20 fc01 	lsr.w	ip, r0, r1
 8014a96:	fa0c f101 	lsl.w	r1, ip, r1
 8014a9a:	4281      	cmp	r1, r0
 8014a9c:	f040 84a1 	bne.w	80153e2 <__ieee754_pow+0x9da>
 8014aa0:	f00c 0c01 	and.w	ip, ip, #1
 8014aa4:	f1cc 0102 	rsb	r1, ip, #2
 8014aa8:	9100      	str	r1, [sp, #0]
 8014aaa:	b180      	cbz	r0, 8014ace <__ieee754_pow+0xc6>
 8014aac:	e059      	b.n	8014b62 <__ieee754_pow+0x15a>
 8014aae:	2800      	cmp	r0, #0
 8014ab0:	d155      	bne.n	8014b5e <__ieee754_pow+0x156>
 8014ab2:	f1c1 0114 	rsb	r1, r1, #20
 8014ab6:	fa46 fc01 	asr.w	ip, r6, r1
 8014aba:	fa0c f101 	lsl.w	r1, ip, r1
 8014abe:	42b1      	cmp	r1, r6
 8014ac0:	f040 848c 	bne.w	80153dc <__ieee754_pow+0x9d4>
 8014ac4:	f00c 0c01 	and.w	ip, ip, #1
 8014ac8:	f1cc 0102 	rsb	r1, ip, #2
 8014acc:	9100      	str	r1, [sp, #0]
 8014ace:	4959      	ldr	r1, [pc, #356]	; (8014c34 <__ieee754_pow+0x22c>)
 8014ad0:	428e      	cmp	r6, r1
 8014ad2:	d12d      	bne.n	8014b30 <__ieee754_pow+0x128>
 8014ad4:	2f00      	cmp	r7, #0
 8014ad6:	da79      	bge.n	8014bcc <__ieee754_pow+0x1c4>
 8014ad8:	4956      	ldr	r1, [pc, #344]	; (8014c34 <__ieee754_pow+0x22c>)
 8014ada:	2000      	movs	r0, #0
 8014adc:	f7eb fed6 	bl	800088c <__aeabi_ddiv>
 8014ae0:	e016      	b.n	8014b10 <__ieee754_pow+0x108>
 8014ae2:	2100      	movs	r1, #0
 8014ae4:	9100      	str	r1, [sp, #0]
 8014ae6:	2800      	cmp	r0, #0
 8014ae8:	d13b      	bne.n	8014b62 <__ieee754_pow+0x15a>
 8014aea:	494f      	ldr	r1, [pc, #316]	; (8014c28 <__ieee754_pow+0x220>)
 8014aec:	428e      	cmp	r6, r1
 8014aee:	d1ee      	bne.n	8014ace <__ieee754_pow+0xc6>
 8014af0:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8014af4:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8014af8:	ea53 0308 	orrs.w	r3, r3, r8
 8014afc:	f000 8466 	beq.w	80153cc <__ieee754_pow+0x9c4>
 8014b00:	4b4d      	ldr	r3, [pc, #308]	; (8014c38 <__ieee754_pow+0x230>)
 8014b02:	429c      	cmp	r4, r3
 8014b04:	dd0d      	ble.n	8014b22 <__ieee754_pow+0x11a>
 8014b06:	2f00      	cmp	r7, #0
 8014b08:	f280 8464 	bge.w	80153d4 <__ieee754_pow+0x9cc>
 8014b0c:	2000      	movs	r0, #0
 8014b0e:	2100      	movs	r1, #0
 8014b10:	ec41 0b10 	vmov	d0, r0, r1
 8014b14:	b00d      	add	sp, #52	; 0x34
 8014b16:	ecbd 8b06 	vpop	{d8-d10}
 8014b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b1e:	2102      	movs	r1, #2
 8014b20:	e7e0      	b.n	8014ae4 <__ieee754_pow+0xdc>
 8014b22:	2f00      	cmp	r7, #0
 8014b24:	daf2      	bge.n	8014b0c <__ieee754_pow+0x104>
 8014b26:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 8014b2a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8014b2e:	e7ef      	b.n	8014b10 <__ieee754_pow+0x108>
 8014b30:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8014b34:	d104      	bne.n	8014b40 <__ieee754_pow+0x138>
 8014b36:	4610      	mov	r0, r2
 8014b38:	4619      	mov	r1, r3
 8014b3a:	f7eb fd7d 	bl	8000638 <__aeabi_dmul>
 8014b3e:	e7e7      	b.n	8014b10 <__ieee754_pow+0x108>
 8014b40:	493e      	ldr	r1, [pc, #248]	; (8014c3c <__ieee754_pow+0x234>)
 8014b42:	428f      	cmp	r7, r1
 8014b44:	d10d      	bne.n	8014b62 <__ieee754_pow+0x15a>
 8014b46:	f1b9 0f00 	cmp.w	r9, #0
 8014b4a:	db0a      	blt.n	8014b62 <__ieee754_pow+0x15a>
 8014b4c:	ec43 2b10 	vmov	d0, r2, r3
 8014b50:	b00d      	add	sp, #52	; 0x34
 8014b52:	ecbd 8b06 	vpop	{d8-d10}
 8014b56:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b5a:	f000 bc77 	b.w	801544c <__ieee754_sqrt>
 8014b5e:	2100      	movs	r1, #0
 8014b60:	9100      	str	r1, [sp, #0]
 8014b62:	ec43 2b10 	vmov	d0, r2, r3
 8014b66:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014b6a:	f000 fd23 	bl	80155b4 <fabs>
 8014b6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014b72:	ec51 0b10 	vmov	r0, r1, d0
 8014b76:	f1b8 0f00 	cmp.w	r8, #0
 8014b7a:	d12a      	bne.n	8014bd2 <__ieee754_pow+0x1ca>
 8014b7c:	b12c      	cbz	r4, 8014b8a <__ieee754_pow+0x182>
 8014b7e:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8014c34 <__ieee754_pow+0x22c>
 8014b82:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 8014b86:	45e6      	cmp	lr, ip
 8014b88:	d123      	bne.n	8014bd2 <__ieee754_pow+0x1ca>
 8014b8a:	2f00      	cmp	r7, #0
 8014b8c:	da05      	bge.n	8014b9a <__ieee754_pow+0x192>
 8014b8e:	4602      	mov	r2, r0
 8014b90:	460b      	mov	r3, r1
 8014b92:	2000      	movs	r0, #0
 8014b94:	4927      	ldr	r1, [pc, #156]	; (8014c34 <__ieee754_pow+0x22c>)
 8014b96:	f7eb fe79 	bl	800088c <__aeabi_ddiv>
 8014b9a:	f1b9 0f00 	cmp.w	r9, #0
 8014b9e:	dab7      	bge.n	8014b10 <__ieee754_pow+0x108>
 8014ba0:	9b00      	ldr	r3, [sp, #0]
 8014ba2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8014ba6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8014baa:	4323      	orrs	r3, r4
 8014bac:	d108      	bne.n	8014bc0 <__ieee754_pow+0x1b8>
 8014bae:	4602      	mov	r2, r0
 8014bb0:	460b      	mov	r3, r1
 8014bb2:	4610      	mov	r0, r2
 8014bb4:	4619      	mov	r1, r3
 8014bb6:	f7eb fb87 	bl	80002c8 <__aeabi_dsub>
 8014bba:	4602      	mov	r2, r0
 8014bbc:	460b      	mov	r3, r1
 8014bbe:	e78d      	b.n	8014adc <__ieee754_pow+0xd4>
 8014bc0:	9b00      	ldr	r3, [sp, #0]
 8014bc2:	2b01      	cmp	r3, #1
 8014bc4:	d1a4      	bne.n	8014b10 <__ieee754_pow+0x108>
 8014bc6:	4602      	mov	r2, r0
 8014bc8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014bcc:	4610      	mov	r0, r2
 8014bce:	4619      	mov	r1, r3
 8014bd0:	e79e      	b.n	8014b10 <__ieee754_pow+0x108>
 8014bd2:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 8014bd6:	f10c 35ff 	add.w	r5, ip, #4294967295
 8014bda:	950a      	str	r5, [sp, #40]	; 0x28
 8014bdc:	9d00      	ldr	r5, [sp, #0]
 8014bde:	46ac      	mov	ip, r5
 8014be0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8014be2:	ea5c 0505 	orrs.w	r5, ip, r5
 8014be6:	d0e4      	beq.n	8014bb2 <__ieee754_pow+0x1aa>
 8014be8:	4b15      	ldr	r3, [pc, #84]	; (8014c40 <__ieee754_pow+0x238>)
 8014bea:	429e      	cmp	r6, r3
 8014bec:	f340 80fc 	ble.w	8014de8 <__ieee754_pow+0x3e0>
 8014bf0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8014bf4:	429e      	cmp	r6, r3
 8014bf6:	4b10      	ldr	r3, [pc, #64]	; (8014c38 <__ieee754_pow+0x230>)
 8014bf8:	dd07      	ble.n	8014c0a <__ieee754_pow+0x202>
 8014bfa:	429c      	cmp	r4, r3
 8014bfc:	dc0a      	bgt.n	8014c14 <__ieee754_pow+0x20c>
 8014bfe:	2f00      	cmp	r7, #0
 8014c00:	da84      	bge.n	8014b0c <__ieee754_pow+0x104>
 8014c02:	a307      	add	r3, pc, #28	; (adr r3, 8014c20 <__ieee754_pow+0x218>)
 8014c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c08:	e795      	b.n	8014b36 <__ieee754_pow+0x12e>
 8014c0a:	429c      	cmp	r4, r3
 8014c0c:	dbf7      	blt.n	8014bfe <__ieee754_pow+0x1f6>
 8014c0e:	4b09      	ldr	r3, [pc, #36]	; (8014c34 <__ieee754_pow+0x22c>)
 8014c10:	429c      	cmp	r4, r3
 8014c12:	dd17      	ble.n	8014c44 <__ieee754_pow+0x23c>
 8014c14:	2f00      	cmp	r7, #0
 8014c16:	dcf4      	bgt.n	8014c02 <__ieee754_pow+0x1fa>
 8014c18:	e778      	b.n	8014b0c <__ieee754_pow+0x104>
 8014c1a:	bf00      	nop
 8014c1c:	f3af 8000 	nop.w
 8014c20:	8800759c 	.word	0x8800759c
 8014c24:	7e37e43c 	.word	0x7e37e43c
 8014c28:	7ff00000 	.word	0x7ff00000
 8014c2c:	0801def0 	.word	0x0801def0
 8014c30:	433fffff 	.word	0x433fffff
 8014c34:	3ff00000 	.word	0x3ff00000
 8014c38:	3fefffff 	.word	0x3fefffff
 8014c3c:	3fe00000 	.word	0x3fe00000
 8014c40:	41e00000 	.word	0x41e00000
 8014c44:	4b64      	ldr	r3, [pc, #400]	; (8014dd8 <__ieee754_pow+0x3d0>)
 8014c46:	2200      	movs	r2, #0
 8014c48:	f7eb fb3e 	bl	80002c8 <__aeabi_dsub>
 8014c4c:	a356      	add	r3, pc, #344	; (adr r3, 8014da8 <__ieee754_pow+0x3a0>)
 8014c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c52:	4604      	mov	r4, r0
 8014c54:	460d      	mov	r5, r1
 8014c56:	f7eb fcef 	bl	8000638 <__aeabi_dmul>
 8014c5a:	a355      	add	r3, pc, #340	; (adr r3, 8014db0 <__ieee754_pow+0x3a8>)
 8014c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c60:	4606      	mov	r6, r0
 8014c62:	460f      	mov	r7, r1
 8014c64:	4620      	mov	r0, r4
 8014c66:	4629      	mov	r1, r5
 8014c68:	f7eb fce6 	bl	8000638 <__aeabi_dmul>
 8014c6c:	4b5b      	ldr	r3, [pc, #364]	; (8014ddc <__ieee754_pow+0x3d4>)
 8014c6e:	4682      	mov	sl, r0
 8014c70:	468b      	mov	fp, r1
 8014c72:	2200      	movs	r2, #0
 8014c74:	4620      	mov	r0, r4
 8014c76:	4629      	mov	r1, r5
 8014c78:	f7eb fcde 	bl	8000638 <__aeabi_dmul>
 8014c7c:	4602      	mov	r2, r0
 8014c7e:	460b      	mov	r3, r1
 8014c80:	a14d      	add	r1, pc, #308	; (adr r1, 8014db8 <__ieee754_pow+0x3b0>)
 8014c82:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014c86:	f7eb fb1f 	bl	80002c8 <__aeabi_dsub>
 8014c8a:	4622      	mov	r2, r4
 8014c8c:	462b      	mov	r3, r5
 8014c8e:	f7eb fcd3 	bl	8000638 <__aeabi_dmul>
 8014c92:	4602      	mov	r2, r0
 8014c94:	460b      	mov	r3, r1
 8014c96:	2000      	movs	r0, #0
 8014c98:	4951      	ldr	r1, [pc, #324]	; (8014de0 <__ieee754_pow+0x3d8>)
 8014c9a:	f7eb fb15 	bl	80002c8 <__aeabi_dsub>
 8014c9e:	4622      	mov	r2, r4
 8014ca0:	4680      	mov	r8, r0
 8014ca2:	4689      	mov	r9, r1
 8014ca4:	462b      	mov	r3, r5
 8014ca6:	4620      	mov	r0, r4
 8014ca8:	4629      	mov	r1, r5
 8014caa:	f7eb fcc5 	bl	8000638 <__aeabi_dmul>
 8014cae:	4602      	mov	r2, r0
 8014cb0:	460b      	mov	r3, r1
 8014cb2:	4640      	mov	r0, r8
 8014cb4:	4649      	mov	r1, r9
 8014cb6:	f7eb fcbf 	bl	8000638 <__aeabi_dmul>
 8014cba:	a341      	add	r3, pc, #260	; (adr r3, 8014dc0 <__ieee754_pow+0x3b8>)
 8014cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cc0:	f7eb fcba 	bl	8000638 <__aeabi_dmul>
 8014cc4:	4602      	mov	r2, r0
 8014cc6:	460b      	mov	r3, r1
 8014cc8:	4650      	mov	r0, sl
 8014cca:	4659      	mov	r1, fp
 8014ccc:	f7eb fafc 	bl	80002c8 <__aeabi_dsub>
 8014cd0:	4602      	mov	r2, r0
 8014cd2:	460b      	mov	r3, r1
 8014cd4:	4680      	mov	r8, r0
 8014cd6:	4689      	mov	r9, r1
 8014cd8:	4630      	mov	r0, r6
 8014cda:	4639      	mov	r1, r7
 8014cdc:	f7eb faf6 	bl	80002cc <__adddf3>
 8014ce0:	2400      	movs	r4, #0
 8014ce2:	4632      	mov	r2, r6
 8014ce4:	463b      	mov	r3, r7
 8014ce6:	4620      	mov	r0, r4
 8014ce8:	460d      	mov	r5, r1
 8014cea:	f7eb faed 	bl	80002c8 <__aeabi_dsub>
 8014cee:	4602      	mov	r2, r0
 8014cf0:	460b      	mov	r3, r1
 8014cf2:	4640      	mov	r0, r8
 8014cf4:	4649      	mov	r1, r9
 8014cf6:	f7eb fae7 	bl	80002c8 <__aeabi_dsub>
 8014cfa:	9b00      	ldr	r3, [sp, #0]
 8014cfc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014cfe:	3b01      	subs	r3, #1
 8014d00:	4313      	orrs	r3, r2
 8014d02:	4682      	mov	sl, r0
 8014d04:	468b      	mov	fp, r1
 8014d06:	f040 81f1 	bne.w	80150ec <__ieee754_pow+0x6e4>
 8014d0a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8014dc8 <__ieee754_pow+0x3c0>
 8014d0e:	eeb0 8a47 	vmov.f32	s16, s14
 8014d12:	eef0 8a67 	vmov.f32	s17, s15
 8014d16:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014d1a:	2600      	movs	r6, #0
 8014d1c:	4632      	mov	r2, r6
 8014d1e:	463b      	mov	r3, r7
 8014d20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014d24:	f7eb fad0 	bl	80002c8 <__aeabi_dsub>
 8014d28:	4622      	mov	r2, r4
 8014d2a:	462b      	mov	r3, r5
 8014d2c:	f7eb fc84 	bl	8000638 <__aeabi_dmul>
 8014d30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014d34:	4680      	mov	r8, r0
 8014d36:	4689      	mov	r9, r1
 8014d38:	4650      	mov	r0, sl
 8014d3a:	4659      	mov	r1, fp
 8014d3c:	f7eb fc7c 	bl	8000638 <__aeabi_dmul>
 8014d40:	4602      	mov	r2, r0
 8014d42:	460b      	mov	r3, r1
 8014d44:	4640      	mov	r0, r8
 8014d46:	4649      	mov	r1, r9
 8014d48:	f7eb fac0 	bl	80002cc <__adddf3>
 8014d4c:	4632      	mov	r2, r6
 8014d4e:	463b      	mov	r3, r7
 8014d50:	4680      	mov	r8, r0
 8014d52:	4689      	mov	r9, r1
 8014d54:	4620      	mov	r0, r4
 8014d56:	4629      	mov	r1, r5
 8014d58:	f7eb fc6e 	bl	8000638 <__aeabi_dmul>
 8014d5c:	460b      	mov	r3, r1
 8014d5e:	4604      	mov	r4, r0
 8014d60:	460d      	mov	r5, r1
 8014d62:	4602      	mov	r2, r0
 8014d64:	4649      	mov	r1, r9
 8014d66:	4640      	mov	r0, r8
 8014d68:	f7eb fab0 	bl	80002cc <__adddf3>
 8014d6c:	4b1d      	ldr	r3, [pc, #116]	; (8014de4 <__ieee754_pow+0x3dc>)
 8014d6e:	4299      	cmp	r1, r3
 8014d70:	ec45 4b19 	vmov	d9, r4, r5
 8014d74:	4606      	mov	r6, r0
 8014d76:	460f      	mov	r7, r1
 8014d78:	468b      	mov	fp, r1
 8014d7a:	f340 82fe 	ble.w	801537a <__ieee754_pow+0x972>
 8014d7e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8014d82:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8014d86:	4303      	orrs	r3, r0
 8014d88:	f000 81f0 	beq.w	801516c <__ieee754_pow+0x764>
 8014d8c:	a310      	add	r3, pc, #64	; (adr r3, 8014dd0 <__ieee754_pow+0x3c8>)
 8014d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d92:	ec51 0b18 	vmov	r0, r1, d8
 8014d96:	f7eb fc4f 	bl	8000638 <__aeabi_dmul>
 8014d9a:	a30d      	add	r3, pc, #52	; (adr r3, 8014dd0 <__ieee754_pow+0x3c8>)
 8014d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014da0:	e6cb      	b.n	8014b3a <__ieee754_pow+0x132>
 8014da2:	bf00      	nop
 8014da4:	f3af 8000 	nop.w
 8014da8:	60000000 	.word	0x60000000
 8014dac:	3ff71547 	.word	0x3ff71547
 8014db0:	f85ddf44 	.word	0xf85ddf44
 8014db4:	3e54ae0b 	.word	0x3e54ae0b
 8014db8:	55555555 	.word	0x55555555
 8014dbc:	3fd55555 	.word	0x3fd55555
 8014dc0:	652b82fe 	.word	0x652b82fe
 8014dc4:	3ff71547 	.word	0x3ff71547
 8014dc8:	00000000 	.word	0x00000000
 8014dcc:	bff00000 	.word	0xbff00000
 8014dd0:	8800759c 	.word	0x8800759c
 8014dd4:	7e37e43c 	.word	0x7e37e43c
 8014dd8:	3ff00000 	.word	0x3ff00000
 8014ddc:	3fd00000 	.word	0x3fd00000
 8014de0:	3fe00000 	.word	0x3fe00000
 8014de4:	408fffff 	.word	0x408fffff
 8014de8:	4bd7      	ldr	r3, [pc, #860]	; (8015148 <__ieee754_pow+0x740>)
 8014dea:	ea03 0309 	and.w	r3, r3, r9
 8014dee:	2200      	movs	r2, #0
 8014df0:	b92b      	cbnz	r3, 8014dfe <__ieee754_pow+0x3f6>
 8014df2:	4bd6      	ldr	r3, [pc, #856]	; (801514c <__ieee754_pow+0x744>)
 8014df4:	f7eb fc20 	bl	8000638 <__aeabi_dmul>
 8014df8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8014dfc:	460c      	mov	r4, r1
 8014dfe:	1523      	asrs	r3, r4, #20
 8014e00:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8014e04:	4413      	add	r3, r2
 8014e06:	9309      	str	r3, [sp, #36]	; 0x24
 8014e08:	4bd1      	ldr	r3, [pc, #836]	; (8015150 <__ieee754_pow+0x748>)
 8014e0a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8014e0e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8014e12:	429c      	cmp	r4, r3
 8014e14:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8014e18:	dd08      	ble.n	8014e2c <__ieee754_pow+0x424>
 8014e1a:	4bce      	ldr	r3, [pc, #824]	; (8015154 <__ieee754_pow+0x74c>)
 8014e1c:	429c      	cmp	r4, r3
 8014e1e:	f340 8163 	ble.w	80150e8 <__ieee754_pow+0x6e0>
 8014e22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014e24:	3301      	adds	r3, #1
 8014e26:	9309      	str	r3, [sp, #36]	; 0x24
 8014e28:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8014e2c:	2400      	movs	r4, #0
 8014e2e:	00e3      	lsls	r3, r4, #3
 8014e30:	930b      	str	r3, [sp, #44]	; 0x2c
 8014e32:	4bc9      	ldr	r3, [pc, #804]	; (8015158 <__ieee754_pow+0x750>)
 8014e34:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014e38:	ed93 7b00 	vldr	d7, [r3]
 8014e3c:	4629      	mov	r1, r5
 8014e3e:	ec53 2b17 	vmov	r2, r3, d7
 8014e42:	eeb0 8a47 	vmov.f32	s16, s14
 8014e46:	eef0 8a67 	vmov.f32	s17, s15
 8014e4a:	4682      	mov	sl, r0
 8014e4c:	f7eb fa3c 	bl	80002c8 <__aeabi_dsub>
 8014e50:	4652      	mov	r2, sl
 8014e52:	4606      	mov	r6, r0
 8014e54:	460f      	mov	r7, r1
 8014e56:	462b      	mov	r3, r5
 8014e58:	ec51 0b18 	vmov	r0, r1, d8
 8014e5c:	f7eb fa36 	bl	80002cc <__adddf3>
 8014e60:	4602      	mov	r2, r0
 8014e62:	460b      	mov	r3, r1
 8014e64:	2000      	movs	r0, #0
 8014e66:	49bd      	ldr	r1, [pc, #756]	; (801515c <__ieee754_pow+0x754>)
 8014e68:	f7eb fd10 	bl	800088c <__aeabi_ddiv>
 8014e6c:	ec41 0b19 	vmov	d9, r0, r1
 8014e70:	4602      	mov	r2, r0
 8014e72:	460b      	mov	r3, r1
 8014e74:	4630      	mov	r0, r6
 8014e76:	4639      	mov	r1, r7
 8014e78:	f7eb fbde 	bl	8000638 <__aeabi_dmul>
 8014e7c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8014e80:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014e84:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014e88:	2300      	movs	r3, #0
 8014e8a:	9304      	str	r3, [sp, #16]
 8014e8c:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8014e90:	46ab      	mov	fp, r5
 8014e92:	106d      	asrs	r5, r5, #1
 8014e94:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8014e98:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8014e9c:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8014ea0:	2200      	movs	r2, #0
 8014ea2:	4640      	mov	r0, r8
 8014ea4:	4649      	mov	r1, r9
 8014ea6:	4614      	mov	r4, r2
 8014ea8:	461d      	mov	r5, r3
 8014eaa:	f7eb fbc5 	bl	8000638 <__aeabi_dmul>
 8014eae:	4602      	mov	r2, r0
 8014eb0:	460b      	mov	r3, r1
 8014eb2:	4630      	mov	r0, r6
 8014eb4:	4639      	mov	r1, r7
 8014eb6:	f7eb fa07 	bl	80002c8 <__aeabi_dsub>
 8014eba:	ec53 2b18 	vmov	r2, r3, d8
 8014ebe:	4606      	mov	r6, r0
 8014ec0:	460f      	mov	r7, r1
 8014ec2:	4620      	mov	r0, r4
 8014ec4:	4629      	mov	r1, r5
 8014ec6:	f7eb f9ff 	bl	80002c8 <__aeabi_dsub>
 8014eca:	4602      	mov	r2, r0
 8014ecc:	460b      	mov	r3, r1
 8014ece:	4650      	mov	r0, sl
 8014ed0:	4659      	mov	r1, fp
 8014ed2:	f7eb f9f9 	bl	80002c8 <__aeabi_dsub>
 8014ed6:	4642      	mov	r2, r8
 8014ed8:	464b      	mov	r3, r9
 8014eda:	f7eb fbad 	bl	8000638 <__aeabi_dmul>
 8014ede:	4602      	mov	r2, r0
 8014ee0:	460b      	mov	r3, r1
 8014ee2:	4630      	mov	r0, r6
 8014ee4:	4639      	mov	r1, r7
 8014ee6:	f7eb f9ef 	bl	80002c8 <__aeabi_dsub>
 8014eea:	ec53 2b19 	vmov	r2, r3, d9
 8014eee:	f7eb fba3 	bl	8000638 <__aeabi_dmul>
 8014ef2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014ef6:	ec41 0b18 	vmov	d8, r0, r1
 8014efa:	4610      	mov	r0, r2
 8014efc:	4619      	mov	r1, r3
 8014efe:	f7eb fb9b 	bl	8000638 <__aeabi_dmul>
 8014f02:	a37d      	add	r3, pc, #500	; (adr r3, 80150f8 <__ieee754_pow+0x6f0>)
 8014f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f08:	4604      	mov	r4, r0
 8014f0a:	460d      	mov	r5, r1
 8014f0c:	f7eb fb94 	bl	8000638 <__aeabi_dmul>
 8014f10:	a37b      	add	r3, pc, #492	; (adr r3, 8015100 <__ieee754_pow+0x6f8>)
 8014f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f16:	f7eb f9d9 	bl	80002cc <__adddf3>
 8014f1a:	4622      	mov	r2, r4
 8014f1c:	462b      	mov	r3, r5
 8014f1e:	f7eb fb8b 	bl	8000638 <__aeabi_dmul>
 8014f22:	a379      	add	r3, pc, #484	; (adr r3, 8015108 <__ieee754_pow+0x700>)
 8014f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f28:	f7eb f9d0 	bl	80002cc <__adddf3>
 8014f2c:	4622      	mov	r2, r4
 8014f2e:	462b      	mov	r3, r5
 8014f30:	f7eb fb82 	bl	8000638 <__aeabi_dmul>
 8014f34:	a376      	add	r3, pc, #472	; (adr r3, 8015110 <__ieee754_pow+0x708>)
 8014f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f3a:	f7eb f9c7 	bl	80002cc <__adddf3>
 8014f3e:	4622      	mov	r2, r4
 8014f40:	462b      	mov	r3, r5
 8014f42:	f7eb fb79 	bl	8000638 <__aeabi_dmul>
 8014f46:	a374      	add	r3, pc, #464	; (adr r3, 8015118 <__ieee754_pow+0x710>)
 8014f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f4c:	f7eb f9be 	bl	80002cc <__adddf3>
 8014f50:	4622      	mov	r2, r4
 8014f52:	462b      	mov	r3, r5
 8014f54:	f7eb fb70 	bl	8000638 <__aeabi_dmul>
 8014f58:	a371      	add	r3, pc, #452	; (adr r3, 8015120 <__ieee754_pow+0x718>)
 8014f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f5e:	f7eb f9b5 	bl	80002cc <__adddf3>
 8014f62:	4622      	mov	r2, r4
 8014f64:	4606      	mov	r6, r0
 8014f66:	460f      	mov	r7, r1
 8014f68:	462b      	mov	r3, r5
 8014f6a:	4620      	mov	r0, r4
 8014f6c:	4629      	mov	r1, r5
 8014f6e:	f7eb fb63 	bl	8000638 <__aeabi_dmul>
 8014f72:	4602      	mov	r2, r0
 8014f74:	460b      	mov	r3, r1
 8014f76:	4630      	mov	r0, r6
 8014f78:	4639      	mov	r1, r7
 8014f7a:	f7eb fb5d 	bl	8000638 <__aeabi_dmul>
 8014f7e:	4642      	mov	r2, r8
 8014f80:	4604      	mov	r4, r0
 8014f82:	460d      	mov	r5, r1
 8014f84:	464b      	mov	r3, r9
 8014f86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014f8a:	f7eb f99f 	bl	80002cc <__adddf3>
 8014f8e:	ec53 2b18 	vmov	r2, r3, d8
 8014f92:	f7eb fb51 	bl	8000638 <__aeabi_dmul>
 8014f96:	4622      	mov	r2, r4
 8014f98:	462b      	mov	r3, r5
 8014f9a:	f7eb f997 	bl	80002cc <__adddf3>
 8014f9e:	4642      	mov	r2, r8
 8014fa0:	4682      	mov	sl, r0
 8014fa2:	468b      	mov	fp, r1
 8014fa4:	464b      	mov	r3, r9
 8014fa6:	4640      	mov	r0, r8
 8014fa8:	4649      	mov	r1, r9
 8014faa:	f7eb fb45 	bl	8000638 <__aeabi_dmul>
 8014fae:	4b6c      	ldr	r3, [pc, #432]	; (8015160 <__ieee754_pow+0x758>)
 8014fb0:	2200      	movs	r2, #0
 8014fb2:	4606      	mov	r6, r0
 8014fb4:	460f      	mov	r7, r1
 8014fb6:	f7eb f989 	bl	80002cc <__adddf3>
 8014fba:	4652      	mov	r2, sl
 8014fbc:	465b      	mov	r3, fp
 8014fbe:	f7eb f985 	bl	80002cc <__adddf3>
 8014fc2:	9c04      	ldr	r4, [sp, #16]
 8014fc4:	460d      	mov	r5, r1
 8014fc6:	4622      	mov	r2, r4
 8014fc8:	460b      	mov	r3, r1
 8014fca:	4640      	mov	r0, r8
 8014fcc:	4649      	mov	r1, r9
 8014fce:	f7eb fb33 	bl	8000638 <__aeabi_dmul>
 8014fd2:	4b63      	ldr	r3, [pc, #396]	; (8015160 <__ieee754_pow+0x758>)
 8014fd4:	4680      	mov	r8, r0
 8014fd6:	4689      	mov	r9, r1
 8014fd8:	2200      	movs	r2, #0
 8014fda:	4620      	mov	r0, r4
 8014fdc:	4629      	mov	r1, r5
 8014fde:	f7eb f973 	bl	80002c8 <__aeabi_dsub>
 8014fe2:	4632      	mov	r2, r6
 8014fe4:	463b      	mov	r3, r7
 8014fe6:	f7eb f96f 	bl	80002c8 <__aeabi_dsub>
 8014fea:	4602      	mov	r2, r0
 8014fec:	460b      	mov	r3, r1
 8014fee:	4650      	mov	r0, sl
 8014ff0:	4659      	mov	r1, fp
 8014ff2:	f7eb f969 	bl	80002c8 <__aeabi_dsub>
 8014ff6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014ffa:	f7eb fb1d 	bl	8000638 <__aeabi_dmul>
 8014ffe:	4622      	mov	r2, r4
 8015000:	4606      	mov	r6, r0
 8015002:	460f      	mov	r7, r1
 8015004:	462b      	mov	r3, r5
 8015006:	ec51 0b18 	vmov	r0, r1, d8
 801500a:	f7eb fb15 	bl	8000638 <__aeabi_dmul>
 801500e:	4602      	mov	r2, r0
 8015010:	460b      	mov	r3, r1
 8015012:	4630      	mov	r0, r6
 8015014:	4639      	mov	r1, r7
 8015016:	f7eb f959 	bl	80002cc <__adddf3>
 801501a:	4606      	mov	r6, r0
 801501c:	460f      	mov	r7, r1
 801501e:	4602      	mov	r2, r0
 8015020:	460b      	mov	r3, r1
 8015022:	4640      	mov	r0, r8
 8015024:	4649      	mov	r1, r9
 8015026:	f7eb f951 	bl	80002cc <__adddf3>
 801502a:	9c04      	ldr	r4, [sp, #16]
 801502c:	a33e      	add	r3, pc, #248	; (adr r3, 8015128 <__ieee754_pow+0x720>)
 801502e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015032:	4620      	mov	r0, r4
 8015034:	460d      	mov	r5, r1
 8015036:	f7eb faff 	bl	8000638 <__aeabi_dmul>
 801503a:	4642      	mov	r2, r8
 801503c:	ec41 0b18 	vmov	d8, r0, r1
 8015040:	464b      	mov	r3, r9
 8015042:	4620      	mov	r0, r4
 8015044:	4629      	mov	r1, r5
 8015046:	f7eb f93f 	bl	80002c8 <__aeabi_dsub>
 801504a:	4602      	mov	r2, r0
 801504c:	460b      	mov	r3, r1
 801504e:	4630      	mov	r0, r6
 8015050:	4639      	mov	r1, r7
 8015052:	f7eb f939 	bl	80002c8 <__aeabi_dsub>
 8015056:	a336      	add	r3, pc, #216	; (adr r3, 8015130 <__ieee754_pow+0x728>)
 8015058:	e9d3 2300 	ldrd	r2, r3, [r3]
 801505c:	f7eb faec 	bl	8000638 <__aeabi_dmul>
 8015060:	a335      	add	r3, pc, #212	; (adr r3, 8015138 <__ieee754_pow+0x730>)
 8015062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015066:	4606      	mov	r6, r0
 8015068:	460f      	mov	r7, r1
 801506a:	4620      	mov	r0, r4
 801506c:	4629      	mov	r1, r5
 801506e:	f7eb fae3 	bl	8000638 <__aeabi_dmul>
 8015072:	4602      	mov	r2, r0
 8015074:	460b      	mov	r3, r1
 8015076:	4630      	mov	r0, r6
 8015078:	4639      	mov	r1, r7
 801507a:	f7eb f927 	bl	80002cc <__adddf3>
 801507e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015080:	4b38      	ldr	r3, [pc, #224]	; (8015164 <__ieee754_pow+0x75c>)
 8015082:	4413      	add	r3, r2
 8015084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015088:	f7eb f920 	bl	80002cc <__adddf3>
 801508c:	4682      	mov	sl, r0
 801508e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015090:	468b      	mov	fp, r1
 8015092:	f7eb fa67 	bl	8000564 <__aeabi_i2d>
 8015096:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015098:	4b33      	ldr	r3, [pc, #204]	; (8015168 <__ieee754_pow+0x760>)
 801509a:	4413      	add	r3, r2
 801509c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80150a0:	4606      	mov	r6, r0
 80150a2:	460f      	mov	r7, r1
 80150a4:	4652      	mov	r2, sl
 80150a6:	465b      	mov	r3, fp
 80150a8:	ec51 0b18 	vmov	r0, r1, d8
 80150ac:	f7eb f90e 	bl	80002cc <__adddf3>
 80150b0:	4642      	mov	r2, r8
 80150b2:	464b      	mov	r3, r9
 80150b4:	f7eb f90a 	bl	80002cc <__adddf3>
 80150b8:	4632      	mov	r2, r6
 80150ba:	463b      	mov	r3, r7
 80150bc:	f7eb f906 	bl	80002cc <__adddf3>
 80150c0:	9c04      	ldr	r4, [sp, #16]
 80150c2:	4632      	mov	r2, r6
 80150c4:	463b      	mov	r3, r7
 80150c6:	4620      	mov	r0, r4
 80150c8:	460d      	mov	r5, r1
 80150ca:	f7eb f8fd 	bl	80002c8 <__aeabi_dsub>
 80150ce:	4642      	mov	r2, r8
 80150d0:	464b      	mov	r3, r9
 80150d2:	f7eb f8f9 	bl	80002c8 <__aeabi_dsub>
 80150d6:	ec53 2b18 	vmov	r2, r3, d8
 80150da:	f7eb f8f5 	bl	80002c8 <__aeabi_dsub>
 80150de:	4602      	mov	r2, r0
 80150e0:	460b      	mov	r3, r1
 80150e2:	4650      	mov	r0, sl
 80150e4:	4659      	mov	r1, fp
 80150e6:	e606      	b.n	8014cf6 <__ieee754_pow+0x2ee>
 80150e8:	2401      	movs	r4, #1
 80150ea:	e6a0      	b.n	8014e2e <__ieee754_pow+0x426>
 80150ec:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8015140 <__ieee754_pow+0x738>
 80150f0:	e60d      	b.n	8014d0e <__ieee754_pow+0x306>
 80150f2:	bf00      	nop
 80150f4:	f3af 8000 	nop.w
 80150f8:	4a454eef 	.word	0x4a454eef
 80150fc:	3fca7e28 	.word	0x3fca7e28
 8015100:	93c9db65 	.word	0x93c9db65
 8015104:	3fcd864a 	.word	0x3fcd864a
 8015108:	a91d4101 	.word	0xa91d4101
 801510c:	3fd17460 	.word	0x3fd17460
 8015110:	518f264d 	.word	0x518f264d
 8015114:	3fd55555 	.word	0x3fd55555
 8015118:	db6fabff 	.word	0xdb6fabff
 801511c:	3fdb6db6 	.word	0x3fdb6db6
 8015120:	33333303 	.word	0x33333303
 8015124:	3fe33333 	.word	0x3fe33333
 8015128:	e0000000 	.word	0xe0000000
 801512c:	3feec709 	.word	0x3feec709
 8015130:	dc3a03fd 	.word	0xdc3a03fd
 8015134:	3feec709 	.word	0x3feec709
 8015138:	145b01f5 	.word	0x145b01f5
 801513c:	be3e2fe0 	.word	0xbe3e2fe0
 8015140:	00000000 	.word	0x00000000
 8015144:	3ff00000 	.word	0x3ff00000
 8015148:	7ff00000 	.word	0x7ff00000
 801514c:	43400000 	.word	0x43400000
 8015150:	0003988e 	.word	0x0003988e
 8015154:	000bb679 	.word	0x000bb679
 8015158:	0801dab0 	.word	0x0801dab0
 801515c:	3ff00000 	.word	0x3ff00000
 8015160:	40080000 	.word	0x40080000
 8015164:	0801dad0 	.word	0x0801dad0
 8015168:	0801dac0 	.word	0x0801dac0
 801516c:	a3b5      	add	r3, pc, #724	; (adr r3, 8015444 <__ieee754_pow+0xa3c>)
 801516e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015172:	4640      	mov	r0, r8
 8015174:	4649      	mov	r1, r9
 8015176:	f7eb f8a9 	bl	80002cc <__adddf3>
 801517a:	4622      	mov	r2, r4
 801517c:	ec41 0b1a 	vmov	d10, r0, r1
 8015180:	462b      	mov	r3, r5
 8015182:	4630      	mov	r0, r6
 8015184:	4639      	mov	r1, r7
 8015186:	f7eb f89f 	bl	80002c8 <__aeabi_dsub>
 801518a:	4602      	mov	r2, r0
 801518c:	460b      	mov	r3, r1
 801518e:	ec51 0b1a 	vmov	r0, r1, d10
 8015192:	f7eb fce1 	bl	8000b58 <__aeabi_dcmpgt>
 8015196:	2800      	cmp	r0, #0
 8015198:	f47f adf8 	bne.w	8014d8c <__ieee754_pow+0x384>
 801519c:	4aa4      	ldr	r2, [pc, #656]	; (8015430 <__ieee754_pow+0xa28>)
 801519e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80151a2:	4293      	cmp	r3, r2
 80151a4:	f340 810b 	ble.w	80153be <__ieee754_pow+0x9b6>
 80151a8:	151b      	asrs	r3, r3, #20
 80151aa:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80151ae:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80151b2:	fa4a f303 	asr.w	r3, sl, r3
 80151b6:	445b      	add	r3, fp
 80151b8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80151bc:	4e9d      	ldr	r6, [pc, #628]	; (8015434 <__ieee754_pow+0xa2c>)
 80151be:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80151c2:	4116      	asrs	r6, r2
 80151c4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80151c8:	2000      	movs	r0, #0
 80151ca:	ea23 0106 	bic.w	r1, r3, r6
 80151ce:	f1c2 0214 	rsb	r2, r2, #20
 80151d2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80151d6:	fa4a fa02 	asr.w	sl, sl, r2
 80151da:	f1bb 0f00 	cmp.w	fp, #0
 80151de:	4602      	mov	r2, r0
 80151e0:	460b      	mov	r3, r1
 80151e2:	4620      	mov	r0, r4
 80151e4:	4629      	mov	r1, r5
 80151e6:	bfb8      	it	lt
 80151e8:	f1ca 0a00 	rsblt	sl, sl, #0
 80151ec:	f7eb f86c 	bl	80002c8 <__aeabi_dsub>
 80151f0:	ec41 0b19 	vmov	d9, r0, r1
 80151f4:	4642      	mov	r2, r8
 80151f6:	464b      	mov	r3, r9
 80151f8:	ec51 0b19 	vmov	r0, r1, d9
 80151fc:	f7eb f866 	bl	80002cc <__adddf3>
 8015200:	2400      	movs	r4, #0
 8015202:	a379      	add	r3, pc, #484	; (adr r3, 80153e8 <__ieee754_pow+0x9e0>)
 8015204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015208:	4620      	mov	r0, r4
 801520a:	460d      	mov	r5, r1
 801520c:	f7eb fa14 	bl	8000638 <__aeabi_dmul>
 8015210:	ec53 2b19 	vmov	r2, r3, d9
 8015214:	4606      	mov	r6, r0
 8015216:	460f      	mov	r7, r1
 8015218:	4620      	mov	r0, r4
 801521a:	4629      	mov	r1, r5
 801521c:	f7eb f854 	bl	80002c8 <__aeabi_dsub>
 8015220:	4602      	mov	r2, r0
 8015222:	460b      	mov	r3, r1
 8015224:	4640      	mov	r0, r8
 8015226:	4649      	mov	r1, r9
 8015228:	f7eb f84e 	bl	80002c8 <__aeabi_dsub>
 801522c:	a370      	add	r3, pc, #448	; (adr r3, 80153f0 <__ieee754_pow+0x9e8>)
 801522e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015232:	f7eb fa01 	bl	8000638 <__aeabi_dmul>
 8015236:	a370      	add	r3, pc, #448	; (adr r3, 80153f8 <__ieee754_pow+0x9f0>)
 8015238:	e9d3 2300 	ldrd	r2, r3, [r3]
 801523c:	4680      	mov	r8, r0
 801523e:	4689      	mov	r9, r1
 8015240:	4620      	mov	r0, r4
 8015242:	4629      	mov	r1, r5
 8015244:	f7eb f9f8 	bl	8000638 <__aeabi_dmul>
 8015248:	4602      	mov	r2, r0
 801524a:	460b      	mov	r3, r1
 801524c:	4640      	mov	r0, r8
 801524e:	4649      	mov	r1, r9
 8015250:	f7eb f83c 	bl	80002cc <__adddf3>
 8015254:	4604      	mov	r4, r0
 8015256:	460d      	mov	r5, r1
 8015258:	4602      	mov	r2, r0
 801525a:	460b      	mov	r3, r1
 801525c:	4630      	mov	r0, r6
 801525e:	4639      	mov	r1, r7
 8015260:	f7eb f834 	bl	80002cc <__adddf3>
 8015264:	4632      	mov	r2, r6
 8015266:	463b      	mov	r3, r7
 8015268:	4680      	mov	r8, r0
 801526a:	4689      	mov	r9, r1
 801526c:	f7eb f82c 	bl	80002c8 <__aeabi_dsub>
 8015270:	4602      	mov	r2, r0
 8015272:	460b      	mov	r3, r1
 8015274:	4620      	mov	r0, r4
 8015276:	4629      	mov	r1, r5
 8015278:	f7eb f826 	bl	80002c8 <__aeabi_dsub>
 801527c:	4642      	mov	r2, r8
 801527e:	4606      	mov	r6, r0
 8015280:	460f      	mov	r7, r1
 8015282:	464b      	mov	r3, r9
 8015284:	4640      	mov	r0, r8
 8015286:	4649      	mov	r1, r9
 8015288:	f7eb f9d6 	bl	8000638 <__aeabi_dmul>
 801528c:	a35c      	add	r3, pc, #368	; (adr r3, 8015400 <__ieee754_pow+0x9f8>)
 801528e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015292:	4604      	mov	r4, r0
 8015294:	460d      	mov	r5, r1
 8015296:	f7eb f9cf 	bl	8000638 <__aeabi_dmul>
 801529a:	a35b      	add	r3, pc, #364	; (adr r3, 8015408 <__ieee754_pow+0xa00>)
 801529c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152a0:	f7eb f812 	bl	80002c8 <__aeabi_dsub>
 80152a4:	4622      	mov	r2, r4
 80152a6:	462b      	mov	r3, r5
 80152a8:	f7eb f9c6 	bl	8000638 <__aeabi_dmul>
 80152ac:	a358      	add	r3, pc, #352	; (adr r3, 8015410 <__ieee754_pow+0xa08>)
 80152ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152b2:	f7eb f80b 	bl	80002cc <__adddf3>
 80152b6:	4622      	mov	r2, r4
 80152b8:	462b      	mov	r3, r5
 80152ba:	f7eb f9bd 	bl	8000638 <__aeabi_dmul>
 80152be:	a356      	add	r3, pc, #344	; (adr r3, 8015418 <__ieee754_pow+0xa10>)
 80152c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152c4:	f7eb f800 	bl	80002c8 <__aeabi_dsub>
 80152c8:	4622      	mov	r2, r4
 80152ca:	462b      	mov	r3, r5
 80152cc:	f7eb f9b4 	bl	8000638 <__aeabi_dmul>
 80152d0:	a353      	add	r3, pc, #332	; (adr r3, 8015420 <__ieee754_pow+0xa18>)
 80152d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152d6:	f7ea fff9 	bl	80002cc <__adddf3>
 80152da:	4622      	mov	r2, r4
 80152dc:	462b      	mov	r3, r5
 80152de:	f7eb f9ab 	bl	8000638 <__aeabi_dmul>
 80152e2:	4602      	mov	r2, r0
 80152e4:	460b      	mov	r3, r1
 80152e6:	4640      	mov	r0, r8
 80152e8:	4649      	mov	r1, r9
 80152ea:	f7ea ffed 	bl	80002c8 <__aeabi_dsub>
 80152ee:	4604      	mov	r4, r0
 80152f0:	460d      	mov	r5, r1
 80152f2:	4602      	mov	r2, r0
 80152f4:	460b      	mov	r3, r1
 80152f6:	4640      	mov	r0, r8
 80152f8:	4649      	mov	r1, r9
 80152fa:	f7eb f99d 	bl	8000638 <__aeabi_dmul>
 80152fe:	2200      	movs	r2, #0
 8015300:	ec41 0b19 	vmov	d9, r0, r1
 8015304:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8015308:	4620      	mov	r0, r4
 801530a:	4629      	mov	r1, r5
 801530c:	f7ea ffdc 	bl	80002c8 <__aeabi_dsub>
 8015310:	4602      	mov	r2, r0
 8015312:	460b      	mov	r3, r1
 8015314:	ec51 0b19 	vmov	r0, r1, d9
 8015318:	f7eb fab8 	bl	800088c <__aeabi_ddiv>
 801531c:	4632      	mov	r2, r6
 801531e:	4604      	mov	r4, r0
 8015320:	460d      	mov	r5, r1
 8015322:	463b      	mov	r3, r7
 8015324:	4640      	mov	r0, r8
 8015326:	4649      	mov	r1, r9
 8015328:	f7eb f986 	bl	8000638 <__aeabi_dmul>
 801532c:	4632      	mov	r2, r6
 801532e:	463b      	mov	r3, r7
 8015330:	f7ea ffcc 	bl	80002cc <__adddf3>
 8015334:	4602      	mov	r2, r0
 8015336:	460b      	mov	r3, r1
 8015338:	4620      	mov	r0, r4
 801533a:	4629      	mov	r1, r5
 801533c:	f7ea ffc4 	bl	80002c8 <__aeabi_dsub>
 8015340:	4642      	mov	r2, r8
 8015342:	464b      	mov	r3, r9
 8015344:	f7ea ffc0 	bl	80002c8 <__aeabi_dsub>
 8015348:	460b      	mov	r3, r1
 801534a:	4602      	mov	r2, r0
 801534c:	493a      	ldr	r1, [pc, #232]	; (8015438 <__ieee754_pow+0xa30>)
 801534e:	2000      	movs	r0, #0
 8015350:	f7ea ffba 	bl	80002c8 <__aeabi_dsub>
 8015354:	e9cd 0100 	strd	r0, r1, [sp]
 8015358:	9b01      	ldr	r3, [sp, #4]
 801535a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801535e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8015362:	da2f      	bge.n	80153c4 <__ieee754_pow+0x9bc>
 8015364:	4650      	mov	r0, sl
 8015366:	ed9d 0b00 	vldr	d0, [sp]
 801536a:	f000 f9cd 	bl	8015708 <scalbn>
 801536e:	ec51 0b10 	vmov	r0, r1, d0
 8015372:	ec53 2b18 	vmov	r2, r3, d8
 8015376:	f7ff bbe0 	b.w	8014b3a <__ieee754_pow+0x132>
 801537a:	4b30      	ldr	r3, [pc, #192]	; (801543c <__ieee754_pow+0xa34>)
 801537c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8015380:	429e      	cmp	r6, r3
 8015382:	f77f af0b 	ble.w	801519c <__ieee754_pow+0x794>
 8015386:	4b2e      	ldr	r3, [pc, #184]	; (8015440 <__ieee754_pow+0xa38>)
 8015388:	440b      	add	r3, r1
 801538a:	4303      	orrs	r3, r0
 801538c:	d00b      	beq.n	80153a6 <__ieee754_pow+0x99e>
 801538e:	a326      	add	r3, pc, #152	; (adr r3, 8015428 <__ieee754_pow+0xa20>)
 8015390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015394:	ec51 0b18 	vmov	r0, r1, d8
 8015398:	f7eb f94e 	bl	8000638 <__aeabi_dmul>
 801539c:	a322      	add	r3, pc, #136	; (adr r3, 8015428 <__ieee754_pow+0xa20>)
 801539e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153a2:	f7ff bbca 	b.w	8014b3a <__ieee754_pow+0x132>
 80153a6:	4622      	mov	r2, r4
 80153a8:	462b      	mov	r3, r5
 80153aa:	f7ea ff8d 	bl	80002c8 <__aeabi_dsub>
 80153ae:	4642      	mov	r2, r8
 80153b0:	464b      	mov	r3, r9
 80153b2:	f7eb fbc7 	bl	8000b44 <__aeabi_dcmpge>
 80153b6:	2800      	cmp	r0, #0
 80153b8:	f43f aef0 	beq.w	801519c <__ieee754_pow+0x794>
 80153bc:	e7e7      	b.n	801538e <__ieee754_pow+0x986>
 80153be:	f04f 0a00 	mov.w	sl, #0
 80153c2:	e717      	b.n	80151f4 <__ieee754_pow+0x7ec>
 80153c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80153c8:	4619      	mov	r1, r3
 80153ca:	e7d2      	b.n	8015372 <__ieee754_pow+0x96a>
 80153cc:	491a      	ldr	r1, [pc, #104]	; (8015438 <__ieee754_pow+0xa30>)
 80153ce:	2000      	movs	r0, #0
 80153d0:	f7ff bb9e 	b.w	8014b10 <__ieee754_pow+0x108>
 80153d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80153d8:	f7ff bb9a 	b.w	8014b10 <__ieee754_pow+0x108>
 80153dc:	9000      	str	r0, [sp, #0]
 80153de:	f7ff bb76 	b.w	8014ace <__ieee754_pow+0xc6>
 80153e2:	2100      	movs	r1, #0
 80153e4:	f7ff bb60 	b.w	8014aa8 <__ieee754_pow+0xa0>
 80153e8:	00000000 	.word	0x00000000
 80153ec:	3fe62e43 	.word	0x3fe62e43
 80153f0:	fefa39ef 	.word	0xfefa39ef
 80153f4:	3fe62e42 	.word	0x3fe62e42
 80153f8:	0ca86c39 	.word	0x0ca86c39
 80153fc:	be205c61 	.word	0xbe205c61
 8015400:	72bea4d0 	.word	0x72bea4d0
 8015404:	3e663769 	.word	0x3e663769
 8015408:	c5d26bf1 	.word	0xc5d26bf1
 801540c:	3ebbbd41 	.word	0x3ebbbd41
 8015410:	af25de2c 	.word	0xaf25de2c
 8015414:	3f11566a 	.word	0x3f11566a
 8015418:	16bebd93 	.word	0x16bebd93
 801541c:	3f66c16c 	.word	0x3f66c16c
 8015420:	5555553e 	.word	0x5555553e
 8015424:	3fc55555 	.word	0x3fc55555
 8015428:	c2f8f359 	.word	0xc2f8f359
 801542c:	01a56e1f 	.word	0x01a56e1f
 8015430:	3fe00000 	.word	0x3fe00000
 8015434:	000fffff 	.word	0x000fffff
 8015438:	3ff00000 	.word	0x3ff00000
 801543c:	4090cbff 	.word	0x4090cbff
 8015440:	3f6f3400 	.word	0x3f6f3400
 8015444:	652b82fe 	.word	0x652b82fe
 8015448:	3c971547 	.word	0x3c971547

0801544c <__ieee754_sqrt>:
 801544c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015450:	ec55 4b10 	vmov	r4, r5, d0
 8015454:	4e56      	ldr	r6, [pc, #344]	; (80155b0 <__ieee754_sqrt+0x164>)
 8015456:	43ae      	bics	r6, r5
 8015458:	ee10 0a10 	vmov	r0, s0
 801545c:	ee10 3a10 	vmov	r3, s0
 8015460:	4629      	mov	r1, r5
 8015462:	462a      	mov	r2, r5
 8015464:	d110      	bne.n	8015488 <__ieee754_sqrt+0x3c>
 8015466:	ee10 2a10 	vmov	r2, s0
 801546a:	462b      	mov	r3, r5
 801546c:	f7eb f8e4 	bl	8000638 <__aeabi_dmul>
 8015470:	4602      	mov	r2, r0
 8015472:	460b      	mov	r3, r1
 8015474:	4620      	mov	r0, r4
 8015476:	4629      	mov	r1, r5
 8015478:	f7ea ff28 	bl	80002cc <__adddf3>
 801547c:	4604      	mov	r4, r0
 801547e:	460d      	mov	r5, r1
 8015480:	ec45 4b10 	vmov	d0, r4, r5
 8015484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015488:	2d00      	cmp	r5, #0
 801548a:	dc10      	bgt.n	80154ae <__ieee754_sqrt+0x62>
 801548c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8015490:	4330      	orrs	r0, r6
 8015492:	d0f5      	beq.n	8015480 <__ieee754_sqrt+0x34>
 8015494:	b15d      	cbz	r5, 80154ae <__ieee754_sqrt+0x62>
 8015496:	ee10 2a10 	vmov	r2, s0
 801549a:	462b      	mov	r3, r5
 801549c:	ee10 0a10 	vmov	r0, s0
 80154a0:	f7ea ff12 	bl	80002c8 <__aeabi_dsub>
 80154a4:	4602      	mov	r2, r0
 80154a6:	460b      	mov	r3, r1
 80154a8:	f7eb f9f0 	bl	800088c <__aeabi_ddiv>
 80154ac:	e7e6      	b.n	801547c <__ieee754_sqrt+0x30>
 80154ae:	1509      	asrs	r1, r1, #20
 80154b0:	d076      	beq.n	80155a0 <__ieee754_sqrt+0x154>
 80154b2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80154b6:	07ce      	lsls	r6, r1, #31
 80154b8:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 80154bc:	bf5e      	ittt	pl
 80154be:	0fda      	lsrpl	r2, r3, #31
 80154c0:	005b      	lslpl	r3, r3, #1
 80154c2:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 80154c6:	0fda      	lsrs	r2, r3, #31
 80154c8:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 80154cc:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 80154d0:	2000      	movs	r0, #0
 80154d2:	106d      	asrs	r5, r5, #1
 80154d4:	005b      	lsls	r3, r3, #1
 80154d6:	f04f 0e16 	mov.w	lr, #22
 80154da:	4684      	mov	ip, r0
 80154dc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80154e0:	eb0c 0401 	add.w	r4, ip, r1
 80154e4:	4294      	cmp	r4, r2
 80154e6:	bfde      	ittt	le
 80154e8:	1b12      	suble	r2, r2, r4
 80154ea:	eb04 0c01 	addle.w	ip, r4, r1
 80154ee:	1840      	addle	r0, r0, r1
 80154f0:	0052      	lsls	r2, r2, #1
 80154f2:	f1be 0e01 	subs.w	lr, lr, #1
 80154f6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80154fa:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80154fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8015502:	d1ed      	bne.n	80154e0 <__ieee754_sqrt+0x94>
 8015504:	4671      	mov	r1, lr
 8015506:	2720      	movs	r7, #32
 8015508:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801550c:	4562      	cmp	r2, ip
 801550e:	eb04 060e 	add.w	r6, r4, lr
 8015512:	dc02      	bgt.n	801551a <__ieee754_sqrt+0xce>
 8015514:	d113      	bne.n	801553e <__ieee754_sqrt+0xf2>
 8015516:	429e      	cmp	r6, r3
 8015518:	d811      	bhi.n	801553e <__ieee754_sqrt+0xf2>
 801551a:	2e00      	cmp	r6, #0
 801551c:	eb06 0e04 	add.w	lr, r6, r4
 8015520:	da43      	bge.n	80155aa <__ieee754_sqrt+0x15e>
 8015522:	f1be 0f00 	cmp.w	lr, #0
 8015526:	db40      	blt.n	80155aa <__ieee754_sqrt+0x15e>
 8015528:	f10c 0801 	add.w	r8, ip, #1
 801552c:	eba2 020c 	sub.w	r2, r2, ip
 8015530:	429e      	cmp	r6, r3
 8015532:	bf88      	it	hi
 8015534:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8015538:	1b9b      	subs	r3, r3, r6
 801553a:	4421      	add	r1, r4
 801553c:	46c4      	mov	ip, r8
 801553e:	0052      	lsls	r2, r2, #1
 8015540:	3f01      	subs	r7, #1
 8015542:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8015546:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801554a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801554e:	d1dd      	bne.n	801550c <__ieee754_sqrt+0xc0>
 8015550:	4313      	orrs	r3, r2
 8015552:	d006      	beq.n	8015562 <__ieee754_sqrt+0x116>
 8015554:	1c4c      	adds	r4, r1, #1
 8015556:	bf13      	iteet	ne
 8015558:	3101      	addne	r1, #1
 801555a:	3001      	addeq	r0, #1
 801555c:	4639      	moveq	r1, r7
 801555e:	f021 0101 	bicne.w	r1, r1, #1
 8015562:	1043      	asrs	r3, r0, #1
 8015564:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8015568:	0849      	lsrs	r1, r1, #1
 801556a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801556e:	07c2      	lsls	r2, r0, #31
 8015570:	bf48      	it	mi
 8015572:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8015576:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 801557a:	460c      	mov	r4, r1
 801557c:	463d      	mov	r5, r7
 801557e:	e77f      	b.n	8015480 <__ieee754_sqrt+0x34>
 8015580:	0ada      	lsrs	r2, r3, #11
 8015582:	3815      	subs	r0, #21
 8015584:	055b      	lsls	r3, r3, #21
 8015586:	2a00      	cmp	r2, #0
 8015588:	d0fa      	beq.n	8015580 <__ieee754_sqrt+0x134>
 801558a:	02d7      	lsls	r7, r2, #11
 801558c:	d50a      	bpl.n	80155a4 <__ieee754_sqrt+0x158>
 801558e:	f1c1 0420 	rsb	r4, r1, #32
 8015592:	fa23 f404 	lsr.w	r4, r3, r4
 8015596:	1e4d      	subs	r5, r1, #1
 8015598:	408b      	lsls	r3, r1
 801559a:	4322      	orrs	r2, r4
 801559c:	1b41      	subs	r1, r0, r5
 801559e:	e788      	b.n	80154b2 <__ieee754_sqrt+0x66>
 80155a0:	4608      	mov	r0, r1
 80155a2:	e7f0      	b.n	8015586 <__ieee754_sqrt+0x13a>
 80155a4:	0052      	lsls	r2, r2, #1
 80155a6:	3101      	adds	r1, #1
 80155a8:	e7ef      	b.n	801558a <__ieee754_sqrt+0x13e>
 80155aa:	46e0      	mov	r8, ip
 80155ac:	e7be      	b.n	801552c <__ieee754_sqrt+0xe0>
 80155ae:	bf00      	nop
 80155b0:	7ff00000 	.word	0x7ff00000

080155b4 <fabs>:
 80155b4:	ec51 0b10 	vmov	r0, r1, d0
 80155b8:	ee10 2a10 	vmov	r2, s0
 80155bc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80155c0:	ec43 2b10 	vmov	d0, r2, r3
 80155c4:	4770      	bx	lr

080155c6 <finite>:
 80155c6:	b082      	sub	sp, #8
 80155c8:	ed8d 0b00 	vstr	d0, [sp]
 80155cc:	9801      	ldr	r0, [sp, #4]
 80155ce:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80155d2:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80155d6:	0fc0      	lsrs	r0, r0, #31
 80155d8:	b002      	add	sp, #8
 80155da:	4770      	bx	lr
 80155dc:	0000      	movs	r0, r0
	...

080155e0 <nan>:
 80155e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80155e8 <nan+0x8>
 80155e4:	4770      	bx	lr
 80155e6:	bf00      	nop
 80155e8:	00000000 	.word	0x00000000
 80155ec:	7ff80000 	.word	0x7ff80000

080155f0 <rint>:
 80155f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80155f2:	ec51 0b10 	vmov	r0, r1, d0
 80155f6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80155fa:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80155fe:	2e13      	cmp	r6, #19
 8015600:	ee10 4a10 	vmov	r4, s0
 8015604:	460b      	mov	r3, r1
 8015606:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801560a:	dc58      	bgt.n	80156be <rint+0xce>
 801560c:	2e00      	cmp	r6, #0
 801560e:	da2b      	bge.n	8015668 <rint+0x78>
 8015610:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8015614:	4302      	orrs	r2, r0
 8015616:	d023      	beq.n	8015660 <rint+0x70>
 8015618:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801561c:	4302      	orrs	r2, r0
 801561e:	4254      	negs	r4, r2
 8015620:	4314      	orrs	r4, r2
 8015622:	0c4b      	lsrs	r3, r1, #17
 8015624:	0b24      	lsrs	r4, r4, #12
 8015626:	045b      	lsls	r3, r3, #17
 8015628:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 801562c:	ea44 0103 	orr.w	r1, r4, r3
 8015630:	4b32      	ldr	r3, [pc, #200]	; (80156fc <rint+0x10c>)
 8015632:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8015636:	e9d3 6700 	ldrd	r6, r7, [r3]
 801563a:	4602      	mov	r2, r0
 801563c:	460b      	mov	r3, r1
 801563e:	4630      	mov	r0, r6
 8015640:	4639      	mov	r1, r7
 8015642:	f7ea fe43 	bl	80002cc <__adddf3>
 8015646:	e9cd 0100 	strd	r0, r1, [sp]
 801564a:	463b      	mov	r3, r7
 801564c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015650:	4632      	mov	r2, r6
 8015652:	f7ea fe39 	bl	80002c8 <__aeabi_dsub>
 8015656:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801565a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 801565e:	4639      	mov	r1, r7
 8015660:	ec41 0b10 	vmov	d0, r0, r1
 8015664:	b003      	add	sp, #12
 8015666:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015668:	4a25      	ldr	r2, [pc, #148]	; (8015700 <rint+0x110>)
 801566a:	4132      	asrs	r2, r6
 801566c:	ea01 0702 	and.w	r7, r1, r2
 8015670:	4307      	orrs	r7, r0
 8015672:	d0f5      	beq.n	8015660 <rint+0x70>
 8015674:	0851      	lsrs	r1, r2, #1
 8015676:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 801567a:	4314      	orrs	r4, r2
 801567c:	d00c      	beq.n	8015698 <rint+0xa8>
 801567e:	ea23 0201 	bic.w	r2, r3, r1
 8015682:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8015686:	2e13      	cmp	r6, #19
 8015688:	fa43 f606 	asr.w	r6, r3, r6
 801568c:	bf0c      	ite	eq
 801568e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8015692:	2400      	movne	r4, #0
 8015694:	ea42 0306 	orr.w	r3, r2, r6
 8015698:	4918      	ldr	r1, [pc, #96]	; (80156fc <rint+0x10c>)
 801569a:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 801569e:	4622      	mov	r2, r4
 80156a0:	e9d5 4500 	ldrd	r4, r5, [r5]
 80156a4:	4620      	mov	r0, r4
 80156a6:	4629      	mov	r1, r5
 80156a8:	f7ea fe10 	bl	80002cc <__adddf3>
 80156ac:	e9cd 0100 	strd	r0, r1, [sp]
 80156b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80156b4:	4622      	mov	r2, r4
 80156b6:	462b      	mov	r3, r5
 80156b8:	f7ea fe06 	bl	80002c8 <__aeabi_dsub>
 80156bc:	e7d0      	b.n	8015660 <rint+0x70>
 80156be:	2e33      	cmp	r6, #51	; 0x33
 80156c0:	dd07      	ble.n	80156d2 <rint+0xe2>
 80156c2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80156c6:	d1cb      	bne.n	8015660 <rint+0x70>
 80156c8:	ee10 2a10 	vmov	r2, s0
 80156cc:	f7ea fdfe 	bl	80002cc <__adddf3>
 80156d0:	e7c6      	b.n	8015660 <rint+0x70>
 80156d2:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 80156d6:	f04f 36ff 	mov.w	r6, #4294967295
 80156da:	40d6      	lsrs	r6, r2
 80156dc:	4230      	tst	r0, r6
 80156de:	d0bf      	beq.n	8015660 <rint+0x70>
 80156e0:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 80156e4:	ea4f 0156 	mov.w	r1, r6, lsr #1
 80156e8:	bf1f      	itttt	ne
 80156ea:	ea24 0101 	bicne.w	r1, r4, r1
 80156ee:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80156f2:	fa44 f202 	asrne.w	r2, r4, r2
 80156f6:	ea41 0402 	orrne.w	r4, r1, r2
 80156fa:	e7cd      	b.n	8015698 <rint+0xa8>
 80156fc:	0801dae0 	.word	0x0801dae0
 8015700:	000fffff 	.word	0x000fffff
 8015704:	00000000 	.word	0x00000000

08015708 <scalbn>:
 8015708:	b570      	push	{r4, r5, r6, lr}
 801570a:	ec55 4b10 	vmov	r4, r5, d0
 801570e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8015712:	4606      	mov	r6, r0
 8015714:	462b      	mov	r3, r5
 8015716:	b99a      	cbnz	r2, 8015740 <scalbn+0x38>
 8015718:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801571c:	4323      	orrs	r3, r4
 801571e:	d036      	beq.n	801578e <scalbn+0x86>
 8015720:	4b39      	ldr	r3, [pc, #228]	; (8015808 <scalbn+0x100>)
 8015722:	4629      	mov	r1, r5
 8015724:	ee10 0a10 	vmov	r0, s0
 8015728:	2200      	movs	r2, #0
 801572a:	f7ea ff85 	bl	8000638 <__aeabi_dmul>
 801572e:	4b37      	ldr	r3, [pc, #220]	; (801580c <scalbn+0x104>)
 8015730:	429e      	cmp	r6, r3
 8015732:	4604      	mov	r4, r0
 8015734:	460d      	mov	r5, r1
 8015736:	da10      	bge.n	801575a <scalbn+0x52>
 8015738:	a32b      	add	r3, pc, #172	; (adr r3, 80157e8 <scalbn+0xe0>)
 801573a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801573e:	e03a      	b.n	80157b6 <scalbn+0xae>
 8015740:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8015744:	428a      	cmp	r2, r1
 8015746:	d10c      	bne.n	8015762 <scalbn+0x5a>
 8015748:	ee10 2a10 	vmov	r2, s0
 801574c:	4620      	mov	r0, r4
 801574e:	4629      	mov	r1, r5
 8015750:	f7ea fdbc 	bl	80002cc <__adddf3>
 8015754:	4604      	mov	r4, r0
 8015756:	460d      	mov	r5, r1
 8015758:	e019      	b.n	801578e <scalbn+0x86>
 801575a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801575e:	460b      	mov	r3, r1
 8015760:	3a36      	subs	r2, #54	; 0x36
 8015762:	4432      	add	r2, r6
 8015764:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8015768:	428a      	cmp	r2, r1
 801576a:	dd08      	ble.n	801577e <scalbn+0x76>
 801576c:	2d00      	cmp	r5, #0
 801576e:	a120      	add	r1, pc, #128	; (adr r1, 80157f0 <scalbn+0xe8>)
 8015770:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015774:	da1c      	bge.n	80157b0 <scalbn+0xa8>
 8015776:	a120      	add	r1, pc, #128	; (adr r1, 80157f8 <scalbn+0xf0>)
 8015778:	e9d1 0100 	ldrd	r0, r1, [r1]
 801577c:	e018      	b.n	80157b0 <scalbn+0xa8>
 801577e:	2a00      	cmp	r2, #0
 8015780:	dd08      	ble.n	8015794 <scalbn+0x8c>
 8015782:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015786:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801578a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801578e:	ec45 4b10 	vmov	d0, r4, r5
 8015792:	bd70      	pop	{r4, r5, r6, pc}
 8015794:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8015798:	da19      	bge.n	80157ce <scalbn+0xc6>
 801579a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801579e:	429e      	cmp	r6, r3
 80157a0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80157a4:	dd0a      	ble.n	80157bc <scalbn+0xb4>
 80157a6:	a112      	add	r1, pc, #72	; (adr r1, 80157f0 <scalbn+0xe8>)
 80157a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	d1e2      	bne.n	8015776 <scalbn+0x6e>
 80157b0:	a30f      	add	r3, pc, #60	; (adr r3, 80157f0 <scalbn+0xe8>)
 80157b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157b6:	f7ea ff3f 	bl	8000638 <__aeabi_dmul>
 80157ba:	e7cb      	b.n	8015754 <scalbn+0x4c>
 80157bc:	a10a      	add	r1, pc, #40	; (adr r1, 80157e8 <scalbn+0xe0>)
 80157be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80157c2:	2b00      	cmp	r3, #0
 80157c4:	d0b8      	beq.n	8015738 <scalbn+0x30>
 80157c6:	a10e      	add	r1, pc, #56	; (adr r1, 8015800 <scalbn+0xf8>)
 80157c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80157cc:	e7b4      	b.n	8015738 <scalbn+0x30>
 80157ce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80157d2:	3236      	adds	r2, #54	; 0x36
 80157d4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80157d8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80157dc:	4620      	mov	r0, r4
 80157de:	4b0c      	ldr	r3, [pc, #48]	; (8015810 <scalbn+0x108>)
 80157e0:	2200      	movs	r2, #0
 80157e2:	e7e8      	b.n	80157b6 <scalbn+0xae>
 80157e4:	f3af 8000 	nop.w
 80157e8:	c2f8f359 	.word	0xc2f8f359
 80157ec:	01a56e1f 	.word	0x01a56e1f
 80157f0:	8800759c 	.word	0x8800759c
 80157f4:	7e37e43c 	.word	0x7e37e43c
 80157f8:	8800759c 	.word	0x8800759c
 80157fc:	fe37e43c 	.word	0xfe37e43c
 8015800:	c2f8f359 	.word	0xc2f8f359
 8015804:	81a56e1f 	.word	0x81a56e1f
 8015808:	43500000 	.word	0x43500000
 801580c:	ffff3cb0 	.word	0xffff3cb0
 8015810:	3c900000 	.word	0x3c900000

08015814 <abort>:
 8015814:	b508      	push	{r3, lr}
 8015816:	2006      	movs	r0, #6
 8015818:	f001 fd66 	bl	80172e8 <raise>
 801581c:	2001      	movs	r0, #1
 801581e:	f006 f949 	bl	801bab4 <_exit>

08015822 <atoi>:
 8015822:	220a      	movs	r2, #10
 8015824:	2100      	movs	r1, #0
 8015826:	f002 bd41 	b.w	80182ac <strtol>

0801582a <atol>:
 801582a:	220a      	movs	r2, #10
 801582c:	2100      	movs	r1, #0
 801582e:	f002 bd3d 	b.w	80182ac <strtol>
	...

08015834 <__errno>:
 8015834:	4b01      	ldr	r3, [pc, #4]	; (801583c <__errno+0x8>)
 8015836:	6818      	ldr	r0, [r3, #0]
 8015838:	4770      	bx	lr
 801583a:	bf00      	nop
 801583c:	200000f4 	.word	0x200000f4

08015840 <std>:
 8015840:	2300      	movs	r3, #0
 8015842:	b510      	push	{r4, lr}
 8015844:	4604      	mov	r4, r0
 8015846:	e9c0 3300 	strd	r3, r3, [r0]
 801584a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801584e:	6083      	str	r3, [r0, #8]
 8015850:	8181      	strh	r1, [r0, #12]
 8015852:	6643      	str	r3, [r0, #100]	; 0x64
 8015854:	81c2      	strh	r2, [r0, #14]
 8015856:	6183      	str	r3, [r0, #24]
 8015858:	4619      	mov	r1, r3
 801585a:	2208      	movs	r2, #8
 801585c:	305c      	adds	r0, #92	; 0x5c
 801585e:	f000 fa63 	bl	8015d28 <memset>
 8015862:	4b05      	ldr	r3, [pc, #20]	; (8015878 <std+0x38>)
 8015864:	6263      	str	r3, [r4, #36]	; 0x24
 8015866:	4b05      	ldr	r3, [pc, #20]	; (801587c <std+0x3c>)
 8015868:	62a3      	str	r3, [r4, #40]	; 0x28
 801586a:	4b05      	ldr	r3, [pc, #20]	; (8015880 <std+0x40>)
 801586c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801586e:	4b05      	ldr	r3, [pc, #20]	; (8015884 <std+0x44>)
 8015870:	6224      	str	r4, [r4, #32]
 8015872:	6323      	str	r3, [r4, #48]	; 0x30
 8015874:	bd10      	pop	{r4, pc}
 8015876:	bf00      	nop
 8015878:	080173b9 	.word	0x080173b9
 801587c:	080173df 	.word	0x080173df
 8015880:	08017417 	.word	0x08017417
 8015884:	0801743b 	.word	0x0801743b

08015888 <_cleanup_r>:
 8015888:	4901      	ldr	r1, [pc, #4]	; (8015890 <_cleanup_r+0x8>)
 801588a:	f000 b8af 	b.w	80159ec <_fwalk_reent>
 801588e:	bf00      	nop
 8015890:	08019865 	.word	0x08019865

08015894 <__sfmoreglue>:
 8015894:	b570      	push	{r4, r5, r6, lr}
 8015896:	1e4a      	subs	r2, r1, #1
 8015898:	2568      	movs	r5, #104	; 0x68
 801589a:	4355      	muls	r5, r2
 801589c:	460e      	mov	r6, r1
 801589e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80158a2:	f000 fd17 	bl	80162d4 <_malloc_r>
 80158a6:	4604      	mov	r4, r0
 80158a8:	b140      	cbz	r0, 80158bc <__sfmoreglue+0x28>
 80158aa:	2100      	movs	r1, #0
 80158ac:	e9c0 1600 	strd	r1, r6, [r0]
 80158b0:	300c      	adds	r0, #12
 80158b2:	60a0      	str	r0, [r4, #8]
 80158b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80158b8:	f000 fa36 	bl	8015d28 <memset>
 80158bc:	4620      	mov	r0, r4
 80158be:	bd70      	pop	{r4, r5, r6, pc}

080158c0 <__sfp_lock_acquire>:
 80158c0:	4801      	ldr	r0, [pc, #4]	; (80158c8 <__sfp_lock_acquire+0x8>)
 80158c2:	f000 b9f5 	b.w	8015cb0 <__retarget_lock_acquire_recursive>
 80158c6:	bf00      	nop
 80158c8:	200065ec 	.word	0x200065ec

080158cc <__sfp_lock_release>:
 80158cc:	4801      	ldr	r0, [pc, #4]	; (80158d4 <__sfp_lock_release+0x8>)
 80158ce:	f000 b9f1 	b.w	8015cb4 <__retarget_lock_release_recursive>
 80158d2:	bf00      	nop
 80158d4:	200065ec 	.word	0x200065ec

080158d8 <__sinit_lock_acquire>:
 80158d8:	4801      	ldr	r0, [pc, #4]	; (80158e0 <__sinit_lock_acquire+0x8>)
 80158da:	f000 b9e9 	b.w	8015cb0 <__retarget_lock_acquire_recursive>
 80158de:	bf00      	nop
 80158e0:	200065e7 	.word	0x200065e7

080158e4 <__sinit_lock_release>:
 80158e4:	4801      	ldr	r0, [pc, #4]	; (80158ec <__sinit_lock_release+0x8>)
 80158e6:	f000 b9e5 	b.w	8015cb4 <__retarget_lock_release_recursive>
 80158ea:	bf00      	nop
 80158ec:	200065e7 	.word	0x200065e7

080158f0 <__sinit>:
 80158f0:	b510      	push	{r4, lr}
 80158f2:	4604      	mov	r4, r0
 80158f4:	f7ff fff0 	bl	80158d8 <__sinit_lock_acquire>
 80158f8:	69a3      	ldr	r3, [r4, #24]
 80158fa:	b11b      	cbz	r3, 8015904 <__sinit+0x14>
 80158fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015900:	f7ff bff0 	b.w	80158e4 <__sinit_lock_release>
 8015904:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8015908:	6523      	str	r3, [r4, #80]	; 0x50
 801590a:	4b13      	ldr	r3, [pc, #76]	; (8015958 <__sinit+0x68>)
 801590c:	4a13      	ldr	r2, [pc, #76]	; (801595c <__sinit+0x6c>)
 801590e:	681b      	ldr	r3, [r3, #0]
 8015910:	62a2      	str	r2, [r4, #40]	; 0x28
 8015912:	42a3      	cmp	r3, r4
 8015914:	bf04      	itt	eq
 8015916:	2301      	moveq	r3, #1
 8015918:	61a3      	streq	r3, [r4, #24]
 801591a:	4620      	mov	r0, r4
 801591c:	f000 f820 	bl	8015960 <__sfp>
 8015920:	6060      	str	r0, [r4, #4]
 8015922:	4620      	mov	r0, r4
 8015924:	f000 f81c 	bl	8015960 <__sfp>
 8015928:	60a0      	str	r0, [r4, #8]
 801592a:	4620      	mov	r0, r4
 801592c:	f000 f818 	bl	8015960 <__sfp>
 8015930:	2200      	movs	r2, #0
 8015932:	60e0      	str	r0, [r4, #12]
 8015934:	2104      	movs	r1, #4
 8015936:	6860      	ldr	r0, [r4, #4]
 8015938:	f7ff ff82 	bl	8015840 <std>
 801593c:	68a0      	ldr	r0, [r4, #8]
 801593e:	2201      	movs	r2, #1
 8015940:	2109      	movs	r1, #9
 8015942:	f7ff ff7d 	bl	8015840 <std>
 8015946:	68e0      	ldr	r0, [r4, #12]
 8015948:	2202      	movs	r2, #2
 801594a:	2112      	movs	r1, #18
 801594c:	f7ff ff78 	bl	8015840 <std>
 8015950:	2301      	movs	r3, #1
 8015952:	61a3      	str	r3, [r4, #24]
 8015954:	e7d2      	b.n	80158fc <__sinit+0xc>
 8015956:	bf00      	nop
 8015958:	0801dc54 	.word	0x0801dc54
 801595c:	08015889 	.word	0x08015889

08015960 <__sfp>:
 8015960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015962:	4607      	mov	r7, r0
 8015964:	f7ff ffac 	bl	80158c0 <__sfp_lock_acquire>
 8015968:	4b1e      	ldr	r3, [pc, #120]	; (80159e4 <__sfp+0x84>)
 801596a:	681e      	ldr	r6, [r3, #0]
 801596c:	69b3      	ldr	r3, [r6, #24]
 801596e:	b913      	cbnz	r3, 8015976 <__sfp+0x16>
 8015970:	4630      	mov	r0, r6
 8015972:	f7ff ffbd 	bl	80158f0 <__sinit>
 8015976:	3648      	adds	r6, #72	; 0x48
 8015978:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801597c:	3b01      	subs	r3, #1
 801597e:	d503      	bpl.n	8015988 <__sfp+0x28>
 8015980:	6833      	ldr	r3, [r6, #0]
 8015982:	b30b      	cbz	r3, 80159c8 <__sfp+0x68>
 8015984:	6836      	ldr	r6, [r6, #0]
 8015986:	e7f7      	b.n	8015978 <__sfp+0x18>
 8015988:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801598c:	b9d5      	cbnz	r5, 80159c4 <__sfp+0x64>
 801598e:	4b16      	ldr	r3, [pc, #88]	; (80159e8 <__sfp+0x88>)
 8015990:	60e3      	str	r3, [r4, #12]
 8015992:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8015996:	6665      	str	r5, [r4, #100]	; 0x64
 8015998:	f000 f988 	bl	8015cac <__retarget_lock_init_recursive>
 801599c:	f7ff ff96 	bl	80158cc <__sfp_lock_release>
 80159a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80159a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80159a8:	6025      	str	r5, [r4, #0]
 80159aa:	61a5      	str	r5, [r4, #24]
 80159ac:	2208      	movs	r2, #8
 80159ae:	4629      	mov	r1, r5
 80159b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80159b4:	f000 f9b8 	bl	8015d28 <memset>
 80159b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80159bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80159c0:	4620      	mov	r0, r4
 80159c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80159c4:	3468      	adds	r4, #104	; 0x68
 80159c6:	e7d9      	b.n	801597c <__sfp+0x1c>
 80159c8:	2104      	movs	r1, #4
 80159ca:	4638      	mov	r0, r7
 80159cc:	f7ff ff62 	bl	8015894 <__sfmoreglue>
 80159d0:	4604      	mov	r4, r0
 80159d2:	6030      	str	r0, [r6, #0]
 80159d4:	2800      	cmp	r0, #0
 80159d6:	d1d5      	bne.n	8015984 <__sfp+0x24>
 80159d8:	f7ff ff78 	bl	80158cc <__sfp_lock_release>
 80159dc:	230c      	movs	r3, #12
 80159de:	603b      	str	r3, [r7, #0]
 80159e0:	e7ee      	b.n	80159c0 <__sfp+0x60>
 80159e2:	bf00      	nop
 80159e4:	0801dc54 	.word	0x0801dc54
 80159e8:	ffff0001 	.word	0xffff0001

080159ec <_fwalk_reent>:
 80159ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80159f0:	4606      	mov	r6, r0
 80159f2:	4688      	mov	r8, r1
 80159f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80159f8:	2700      	movs	r7, #0
 80159fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80159fe:	f1b9 0901 	subs.w	r9, r9, #1
 8015a02:	d505      	bpl.n	8015a10 <_fwalk_reent+0x24>
 8015a04:	6824      	ldr	r4, [r4, #0]
 8015a06:	2c00      	cmp	r4, #0
 8015a08:	d1f7      	bne.n	80159fa <_fwalk_reent+0xe>
 8015a0a:	4638      	mov	r0, r7
 8015a0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a10:	89ab      	ldrh	r3, [r5, #12]
 8015a12:	2b01      	cmp	r3, #1
 8015a14:	d907      	bls.n	8015a26 <_fwalk_reent+0x3a>
 8015a16:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015a1a:	3301      	adds	r3, #1
 8015a1c:	d003      	beq.n	8015a26 <_fwalk_reent+0x3a>
 8015a1e:	4629      	mov	r1, r5
 8015a20:	4630      	mov	r0, r6
 8015a22:	47c0      	blx	r8
 8015a24:	4307      	orrs	r7, r0
 8015a26:	3568      	adds	r5, #104	; 0x68
 8015a28:	e7e9      	b.n	80159fe <_fwalk_reent+0x12>
	...

08015a2c <__libc_init_array>:
 8015a2c:	b570      	push	{r4, r5, r6, lr}
 8015a2e:	4d0d      	ldr	r5, [pc, #52]	; (8015a64 <__libc_init_array+0x38>)
 8015a30:	4c0d      	ldr	r4, [pc, #52]	; (8015a68 <__libc_init_array+0x3c>)
 8015a32:	1b64      	subs	r4, r4, r5
 8015a34:	10a4      	asrs	r4, r4, #2
 8015a36:	2600      	movs	r6, #0
 8015a38:	42a6      	cmp	r6, r4
 8015a3a:	d109      	bne.n	8015a50 <__libc_init_array+0x24>
 8015a3c:	4d0b      	ldr	r5, [pc, #44]	; (8015a6c <__libc_init_array+0x40>)
 8015a3e:	4c0c      	ldr	r4, [pc, #48]	; (8015a70 <__libc_init_array+0x44>)
 8015a40:	f006 f83a 	bl	801bab8 <_init>
 8015a44:	1b64      	subs	r4, r4, r5
 8015a46:	10a4      	asrs	r4, r4, #2
 8015a48:	2600      	movs	r6, #0
 8015a4a:	42a6      	cmp	r6, r4
 8015a4c:	d105      	bne.n	8015a5a <__libc_init_array+0x2e>
 8015a4e:	bd70      	pop	{r4, r5, r6, pc}
 8015a50:	f855 3b04 	ldr.w	r3, [r5], #4
 8015a54:	4798      	blx	r3
 8015a56:	3601      	adds	r6, #1
 8015a58:	e7ee      	b.n	8015a38 <__libc_init_array+0xc>
 8015a5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8015a5e:	4798      	blx	r3
 8015a60:	3601      	adds	r6, #1
 8015a62:	e7f2      	b.n	8015a4a <__libc_init_array+0x1e>
 8015a64:	0801e180 	.word	0x0801e180
 8015a68:	0801e180 	.word	0x0801e180
 8015a6c:	0801e180 	.word	0x0801e180
 8015a70:	0801e188 	.word	0x0801e188

08015a74 <isxdigit>:
 8015a74:	4b02      	ldr	r3, [pc, #8]	; (8015a80 <isxdigit+0xc>)
 8015a76:	4418      	add	r0, r3
 8015a78:	7840      	ldrb	r0, [r0, #1]
 8015a7a:	f000 0044 	and.w	r0, r0, #68	; 0x44
 8015a7e:	4770      	bx	lr
 8015a80:	0801daf0 	.word	0x0801daf0

08015a84 <localtime>:
 8015a84:	b538      	push	{r3, r4, r5, lr}
 8015a86:	4b0b      	ldr	r3, [pc, #44]	; (8015ab4 <localtime+0x30>)
 8015a88:	681d      	ldr	r5, [r3, #0]
 8015a8a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8015a8c:	4604      	mov	r4, r0
 8015a8e:	b953      	cbnz	r3, 8015aa6 <localtime+0x22>
 8015a90:	2024      	movs	r0, #36	; 0x24
 8015a92:	f000 f911 	bl	8015cb8 <malloc>
 8015a96:	4602      	mov	r2, r0
 8015a98:	63e8      	str	r0, [r5, #60]	; 0x3c
 8015a9a:	b920      	cbnz	r0, 8015aa6 <localtime+0x22>
 8015a9c:	4b06      	ldr	r3, [pc, #24]	; (8015ab8 <localtime+0x34>)
 8015a9e:	4807      	ldr	r0, [pc, #28]	; (8015abc <localtime+0x38>)
 8015aa0:	2132      	movs	r1, #50	; 0x32
 8015aa2:	f002 ff9d 	bl	80189e0 <__assert_func>
 8015aa6:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8015aa8:	4620      	mov	r0, r4
 8015aaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015aae:	f000 b807 	b.w	8015ac0 <localtime_r>
 8015ab2:	bf00      	nop
 8015ab4:	200000f4 	.word	0x200000f4
 8015ab8:	0801dc58 	.word	0x0801dc58
 8015abc:	0801dc6f 	.word	0x0801dc6f

08015ac0 <localtime_r>:
 8015ac0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8015ac4:	4607      	mov	r7, r0
 8015ac6:	9101      	str	r1, [sp, #4]
 8015ac8:	f004 facc 	bl	801a064 <__gettzinfo>
 8015acc:	9901      	ldr	r1, [sp, #4]
 8015ace:	4680      	mov	r8, r0
 8015ad0:	4638      	mov	r0, r7
 8015ad2:	f004 facb 	bl	801a06c <gmtime_r>
 8015ad6:	6943      	ldr	r3, [r0, #20]
 8015ad8:	079a      	lsls	r2, r3, #30
 8015ada:	4604      	mov	r4, r0
 8015adc:	f203 766c 	addw	r6, r3, #1900	; 0x76c
 8015ae0:	d105      	bne.n	8015aee <localtime_r+0x2e>
 8015ae2:	2264      	movs	r2, #100	; 0x64
 8015ae4:	fb96 f3f2 	sdiv	r3, r6, r2
 8015ae8:	fb02 6313 	mls	r3, r2, r3, r6
 8015aec:	bb7b      	cbnz	r3, 8015b4e <localtime_r+0x8e>
 8015aee:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8015af2:	fb96 f5f3 	sdiv	r5, r6, r3
 8015af6:	fb03 6515 	mls	r5, r3, r5, r6
 8015afa:	fab5 f585 	clz	r5, r5
 8015afe:	096d      	lsrs	r5, r5, #5
 8015b00:	4b68      	ldr	r3, [pc, #416]	; (8015ca4 <localtime_r+0x1e4>)
 8015b02:	2230      	movs	r2, #48	; 0x30
 8015b04:	fb02 3505 	mla	r5, r2, r5, r3
 8015b08:	f002 fd0a 	bl	8018520 <__tz_lock>
 8015b0c:	f002 fd14 	bl	8018538 <_tzset_unlocked>
 8015b10:	4b65      	ldr	r3, [pc, #404]	; (8015ca8 <localtime_r+0x1e8>)
 8015b12:	681b      	ldr	r3, [r3, #0]
 8015b14:	b353      	cbz	r3, 8015b6c <localtime_r+0xac>
 8015b16:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015b1a:	42b3      	cmp	r3, r6
 8015b1c:	d119      	bne.n	8015b52 <localtime_r+0x92>
 8015b1e:	f8d8 1000 	ldr.w	r1, [r8]
 8015b22:	e9d7 6700 	ldrd	r6, r7, [r7]
 8015b26:	e9d8 2308 	ldrd	r2, r3, [r8, #32]
 8015b2a:	b9d1      	cbnz	r1, 8015b62 <localtime_r+0xa2>
 8015b2c:	4296      	cmp	r6, r2
 8015b2e:	eb77 0303 	sbcs.w	r3, r7, r3
 8015b32:	da23      	bge.n	8015b7c <localtime_r+0xbc>
 8015b34:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 8015b38:	4296      	cmp	r6, r2
 8015b3a:	eb77 0303 	sbcs.w	r3, r7, r3
 8015b3e:	bfb4      	ite	lt
 8015b40:	2301      	movlt	r3, #1
 8015b42:	2300      	movge	r3, #0
 8015b44:	6223      	str	r3, [r4, #32]
 8015b46:	db1b      	blt.n	8015b80 <localtime_r+0xc0>
 8015b48:	f8d8 1028 	ldr.w	r1, [r8, #40]	; 0x28
 8015b4c:	e01a      	b.n	8015b84 <localtime_r+0xc4>
 8015b4e:	2501      	movs	r5, #1
 8015b50:	e7d6      	b.n	8015b00 <localtime_r+0x40>
 8015b52:	4630      	mov	r0, r6
 8015b54:	f002 fc3c 	bl	80183d0 <__tzcalc_limits>
 8015b58:	2800      	cmp	r0, #0
 8015b5a:	d1e0      	bne.n	8015b1e <localtime_r+0x5e>
 8015b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8015b60:	e004      	b.n	8015b6c <localtime_r+0xac>
 8015b62:	4296      	cmp	r6, r2
 8015b64:	eb77 0303 	sbcs.w	r3, r7, r3
 8015b68:	da02      	bge.n	8015b70 <localtime_r+0xb0>
 8015b6a:	2300      	movs	r3, #0
 8015b6c:	6223      	str	r3, [r4, #32]
 8015b6e:	e7eb      	b.n	8015b48 <localtime_r+0x88>
 8015b70:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 8015b74:	4296      	cmp	r6, r2
 8015b76:	eb77 0303 	sbcs.w	r3, r7, r3
 8015b7a:	daf6      	bge.n	8015b6a <localtime_r+0xaa>
 8015b7c:	2301      	movs	r3, #1
 8015b7e:	6223      	str	r3, [r4, #32]
 8015b80:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 8015b84:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8015b88:	203c      	movs	r0, #60	; 0x3c
 8015b8a:	fb91 f6f3 	sdiv	r6, r1, r3
 8015b8e:	fb03 1316 	mls	r3, r3, r6, r1
 8015b92:	6861      	ldr	r1, [r4, #4]
 8015b94:	fb93 f2f0 	sdiv	r2, r3, r0
 8015b98:	fb00 3012 	mls	r0, r0, r2, r3
 8015b9c:	6823      	ldr	r3, [r4, #0]
 8015b9e:	1a89      	subs	r1, r1, r2
 8015ba0:	68a2      	ldr	r2, [r4, #8]
 8015ba2:	6061      	str	r1, [r4, #4]
 8015ba4:	1a1b      	subs	r3, r3, r0
 8015ba6:	1b92      	subs	r2, r2, r6
 8015ba8:	2b3b      	cmp	r3, #59	; 0x3b
 8015baa:	6023      	str	r3, [r4, #0]
 8015bac:	60a2      	str	r2, [r4, #8]
 8015bae:	dd35      	ble.n	8015c1c <localtime_r+0x15c>
 8015bb0:	3101      	adds	r1, #1
 8015bb2:	6061      	str	r1, [r4, #4]
 8015bb4:	3b3c      	subs	r3, #60	; 0x3c
 8015bb6:	6023      	str	r3, [r4, #0]
 8015bb8:	6863      	ldr	r3, [r4, #4]
 8015bba:	2b3b      	cmp	r3, #59	; 0x3b
 8015bbc:	dd34      	ble.n	8015c28 <localtime_r+0x168>
 8015bbe:	3201      	adds	r2, #1
 8015bc0:	60a2      	str	r2, [r4, #8]
 8015bc2:	3b3c      	subs	r3, #60	; 0x3c
 8015bc4:	6063      	str	r3, [r4, #4]
 8015bc6:	68a3      	ldr	r3, [r4, #8]
 8015bc8:	2b17      	cmp	r3, #23
 8015bca:	dd33      	ble.n	8015c34 <localtime_r+0x174>
 8015bcc:	69e2      	ldr	r2, [r4, #28]
 8015bce:	3201      	adds	r2, #1
 8015bd0:	61e2      	str	r2, [r4, #28]
 8015bd2:	69a2      	ldr	r2, [r4, #24]
 8015bd4:	3201      	adds	r2, #1
 8015bd6:	2a06      	cmp	r2, #6
 8015bd8:	bfc8      	it	gt
 8015bda:	2200      	movgt	r2, #0
 8015bdc:	61a2      	str	r2, [r4, #24]
 8015bde:	68e2      	ldr	r2, [r4, #12]
 8015be0:	3b18      	subs	r3, #24
 8015be2:	3201      	adds	r2, #1
 8015be4:	60a3      	str	r3, [r4, #8]
 8015be6:	6923      	ldr	r3, [r4, #16]
 8015be8:	60e2      	str	r2, [r4, #12]
 8015bea:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8015bee:	428a      	cmp	r2, r1
 8015bf0:	dd0e      	ble.n	8015c10 <localtime_r+0x150>
 8015bf2:	2b0b      	cmp	r3, #11
 8015bf4:	eba2 0201 	sub.w	r2, r2, r1
 8015bf8:	60e2      	str	r2, [r4, #12]
 8015bfa:	f103 0201 	add.w	r2, r3, #1
 8015bfe:	bf09      	itett	eq
 8015c00:	6963      	ldreq	r3, [r4, #20]
 8015c02:	6122      	strne	r2, [r4, #16]
 8015c04:	2200      	moveq	r2, #0
 8015c06:	3301      	addeq	r3, #1
 8015c08:	bf02      	ittt	eq
 8015c0a:	6122      	streq	r2, [r4, #16]
 8015c0c:	6163      	streq	r3, [r4, #20]
 8015c0e:	61e2      	streq	r2, [r4, #28]
 8015c10:	f002 fc8c 	bl	801852c <__tz_unlock>
 8015c14:	4620      	mov	r0, r4
 8015c16:	b002      	add	sp, #8
 8015c18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015c1c:	2b00      	cmp	r3, #0
 8015c1e:	dacb      	bge.n	8015bb8 <localtime_r+0xf8>
 8015c20:	3901      	subs	r1, #1
 8015c22:	6061      	str	r1, [r4, #4]
 8015c24:	333c      	adds	r3, #60	; 0x3c
 8015c26:	e7c6      	b.n	8015bb6 <localtime_r+0xf6>
 8015c28:	2b00      	cmp	r3, #0
 8015c2a:	dacc      	bge.n	8015bc6 <localtime_r+0x106>
 8015c2c:	3a01      	subs	r2, #1
 8015c2e:	60a2      	str	r2, [r4, #8]
 8015c30:	333c      	adds	r3, #60	; 0x3c
 8015c32:	e7c7      	b.n	8015bc4 <localtime_r+0x104>
 8015c34:	2b00      	cmp	r3, #0
 8015c36:	daeb      	bge.n	8015c10 <localtime_r+0x150>
 8015c38:	69e2      	ldr	r2, [r4, #28]
 8015c3a:	3a01      	subs	r2, #1
 8015c3c:	61e2      	str	r2, [r4, #28]
 8015c3e:	69a2      	ldr	r2, [r4, #24]
 8015c40:	3a01      	subs	r2, #1
 8015c42:	bf48      	it	mi
 8015c44:	2206      	movmi	r2, #6
 8015c46:	61a2      	str	r2, [r4, #24]
 8015c48:	68e2      	ldr	r2, [r4, #12]
 8015c4a:	3318      	adds	r3, #24
 8015c4c:	3a01      	subs	r2, #1
 8015c4e:	60e2      	str	r2, [r4, #12]
 8015c50:	60a3      	str	r3, [r4, #8]
 8015c52:	2a00      	cmp	r2, #0
 8015c54:	d1dc      	bne.n	8015c10 <localtime_r+0x150>
 8015c56:	6923      	ldr	r3, [r4, #16]
 8015c58:	3b01      	subs	r3, #1
 8015c5a:	d405      	bmi.n	8015c68 <localtime_r+0x1a8>
 8015c5c:	6123      	str	r3, [r4, #16]
 8015c5e:	6923      	ldr	r3, [r4, #16]
 8015c60:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 8015c64:	60e3      	str	r3, [r4, #12]
 8015c66:	e7d3      	b.n	8015c10 <localtime_r+0x150>
 8015c68:	230b      	movs	r3, #11
 8015c6a:	6123      	str	r3, [r4, #16]
 8015c6c:	6963      	ldr	r3, [r4, #20]
 8015c6e:	1e5a      	subs	r2, r3, #1
 8015c70:	6162      	str	r2, [r4, #20]
 8015c72:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 8015c76:	0793      	lsls	r3, r2, #30
 8015c78:	d105      	bne.n	8015c86 <localtime_r+0x1c6>
 8015c7a:	2164      	movs	r1, #100	; 0x64
 8015c7c:	fb92 f3f1 	sdiv	r3, r2, r1
 8015c80:	fb01 2313 	mls	r3, r1, r3, r2
 8015c84:	b963      	cbnz	r3, 8015ca0 <localtime_r+0x1e0>
 8015c86:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8015c8a:	fb92 f3f1 	sdiv	r3, r2, r1
 8015c8e:	fb01 2313 	mls	r3, r1, r3, r2
 8015c92:	fab3 f383 	clz	r3, r3
 8015c96:	095b      	lsrs	r3, r3, #5
 8015c98:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8015c9c:	61e3      	str	r3, [r4, #28]
 8015c9e:	e7de      	b.n	8015c5e <localtime_r+0x19e>
 8015ca0:	2301      	movs	r3, #1
 8015ca2:	e7f9      	b.n	8015c98 <localtime_r+0x1d8>
 8015ca4:	0801dd30 	.word	0x0801dd30
 8015ca8:	20005b78 	.word	0x20005b78

08015cac <__retarget_lock_init_recursive>:
 8015cac:	4770      	bx	lr

08015cae <__retarget_lock_acquire>:
 8015cae:	4770      	bx	lr

08015cb0 <__retarget_lock_acquire_recursive>:
 8015cb0:	4770      	bx	lr

08015cb2 <__retarget_lock_release>:
 8015cb2:	4770      	bx	lr

08015cb4 <__retarget_lock_release_recursive>:
 8015cb4:	4770      	bx	lr
	...

08015cb8 <malloc>:
 8015cb8:	4b02      	ldr	r3, [pc, #8]	; (8015cc4 <malloc+0xc>)
 8015cba:	4601      	mov	r1, r0
 8015cbc:	6818      	ldr	r0, [r3, #0]
 8015cbe:	f000 bb09 	b.w	80162d4 <_malloc_r>
 8015cc2:	bf00      	nop
 8015cc4:	200000f4 	.word	0x200000f4

08015cc8 <free>:
 8015cc8:	4b02      	ldr	r3, [pc, #8]	; (8015cd4 <free+0xc>)
 8015cca:	4601      	mov	r1, r0
 8015ccc:	6818      	ldr	r0, [r3, #0]
 8015cce:	f000 bab1 	b.w	8016234 <_free_r>
 8015cd2:	bf00      	nop
 8015cd4:	200000f4 	.word	0x200000f4

08015cd8 <memcpy>:
 8015cd8:	440a      	add	r2, r1
 8015cda:	4291      	cmp	r1, r2
 8015cdc:	f100 33ff 	add.w	r3, r0, #4294967295
 8015ce0:	d100      	bne.n	8015ce4 <memcpy+0xc>
 8015ce2:	4770      	bx	lr
 8015ce4:	b510      	push	{r4, lr}
 8015ce6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015cea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015cee:	4291      	cmp	r1, r2
 8015cf0:	d1f9      	bne.n	8015ce6 <memcpy+0xe>
 8015cf2:	bd10      	pop	{r4, pc}

08015cf4 <memmove>:
 8015cf4:	4288      	cmp	r0, r1
 8015cf6:	b510      	push	{r4, lr}
 8015cf8:	eb01 0402 	add.w	r4, r1, r2
 8015cfc:	d902      	bls.n	8015d04 <memmove+0x10>
 8015cfe:	4284      	cmp	r4, r0
 8015d00:	4623      	mov	r3, r4
 8015d02:	d807      	bhi.n	8015d14 <memmove+0x20>
 8015d04:	1e43      	subs	r3, r0, #1
 8015d06:	42a1      	cmp	r1, r4
 8015d08:	d008      	beq.n	8015d1c <memmove+0x28>
 8015d0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015d0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015d12:	e7f8      	b.n	8015d06 <memmove+0x12>
 8015d14:	4402      	add	r2, r0
 8015d16:	4601      	mov	r1, r0
 8015d18:	428a      	cmp	r2, r1
 8015d1a:	d100      	bne.n	8015d1e <memmove+0x2a>
 8015d1c:	bd10      	pop	{r4, pc}
 8015d1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015d22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015d26:	e7f7      	b.n	8015d18 <memmove+0x24>

08015d28 <memset>:
 8015d28:	4402      	add	r2, r0
 8015d2a:	4603      	mov	r3, r0
 8015d2c:	4293      	cmp	r3, r2
 8015d2e:	d100      	bne.n	8015d32 <memset+0xa>
 8015d30:	4770      	bx	lr
 8015d32:	f803 1b01 	strb.w	r1, [r3], #1
 8015d36:	e7f9      	b.n	8015d2c <memset+0x4>

08015d38 <validate_structure>:
 8015d38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015d3a:	6801      	ldr	r1, [r0, #0]
 8015d3c:	293b      	cmp	r1, #59	; 0x3b
 8015d3e:	4604      	mov	r4, r0
 8015d40:	d911      	bls.n	8015d66 <validate_structure+0x2e>
 8015d42:	223c      	movs	r2, #60	; 0x3c
 8015d44:	4668      	mov	r0, sp
 8015d46:	f002 fe79 	bl	8018a3c <div>
 8015d4a:	9a01      	ldr	r2, [sp, #4]
 8015d4c:	6863      	ldr	r3, [r4, #4]
 8015d4e:	9900      	ldr	r1, [sp, #0]
 8015d50:	2a00      	cmp	r2, #0
 8015d52:	440b      	add	r3, r1
 8015d54:	6063      	str	r3, [r4, #4]
 8015d56:	bfbb      	ittet	lt
 8015d58:	323c      	addlt	r2, #60	; 0x3c
 8015d5a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8015d5e:	6022      	strge	r2, [r4, #0]
 8015d60:	6022      	strlt	r2, [r4, #0]
 8015d62:	bfb8      	it	lt
 8015d64:	6063      	strlt	r3, [r4, #4]
 8015d66:	6861      	ldr	r1, [r4, #4]
 8015d68:	293b      	cmp	r1, #59	; 0x3b
 8015d6a:	d911      	bls.n	8015d90 <validate_structure+0x58>
 8015d6c:	223c      	movs	r2, #60	; 0x3c
 8015d6e:	4668      	mov	r0, sp
 8015d70:	f002 fe64 	bl	8018a3c <div>
 8015d74:	9a01      	ldr	r2, [sp, #4]
 8015d76:	68a3      	ldr	r3, [r4, #8]
 8015d78:	9900      	ldr	r1, [sp, #0]
 8015d7a:	2a00      	cmp	r2, #0
 8015d7c:	440b      	add	r3, r1
 8015d7e:	60a3      	str	r3, [r4, #8]
 8015d80:	bfbb      	ittet	lt
 8015d82:	323c      	addlt	r2, #60	; 0x3c
 8015d84:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8015d88:	6062      	strge	r2, [r4, #4]
 8015d8a:	6062      	strlt	r2, [r4, #4]
 8015d8c:	bfb8      	it	lt
 8015d8e:	60a3      	strlt	r3, [r4, #8]
 8015d90:	68a1      	ldr	r1, [r4, #8]
 8015d92:	2917      	cmp	r1, #23
 8015d94:	d911      	bls.n	8015dba <validate_structure+0x82>
 8015d96:	2218      	movs	r2, #24
 8015d98:	4668      	mov	r0, sp
 8015d9a:	f002 fe4f 	bl	8018a3c <div>
 8015d9e:	9a01      	ldr	r2, [sp, #4]
 8015da0:	68e3      	ldr	r3, [r4, #12]
 8015da2:	9900      	ldr	r1, [sp, #0]
 8015da4:	2a00      	cmp	r2, #0
 8015da6:	440b      	add	r3, r1
 8015da8:	60e3      	str	r3, [r4, #12]
 8015daa:	bfbb      	ittet	lt
 8015dac:	3218      	addlt	r2, #24
 8015dae:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8015db2:	60a2      	strge	r2, [r4, #8]
 8015db4:	60a2      	strlt	r2, [r4, #8]
 8015db6:	bfb8      	it	lt
 8015db8:	60e3      	strlt	r3, [r4, #12]
 8015dba:	6921      	ldr	r1, [r4, #16]
 8015dbc:	290b      	cmp	r1, #11
 8015dbe:	d911      	bls.n	8015de4 <validate_structure+0xac>
 8015dc0:	220c      	movs	r2, #12
 8015dc2:	4668      	mov	r0, sp
 8015dc4:	f002 fe3a 	bl	8018a3c <div>
 8015dc8:	9a01      	ldr	r2, [sp, #4]
 8015dca:	6963      	ldr	r3, [r4, #20]
 8015dcc:	9900      	ldr	r1, [sp, #0]
 8015dce:	2a00      	cmp	r2, #0
 8015dd0:	440b      	add	r3, r1
 8015dd2:	6163      	str	r3, [r4, #20]
 8015dd4:	bfbb      	ittet	lt
 8015dd6:	320c      	addlt	r2, #12
 8015dd8:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8015ddc:	6122      	strge	r2, [r4, #16]
 8015dde:	6122      	strlt	r2, [r4, #16]
 8015de0:	bfb8      	it	lt
 8015de2:	6163      	strlt	r3, [r4, #20]
 8015de4:	6963      	ldr	r3, [r4, #20]
 8015de6:	0799      	lsls	r1, r3, #30
 8015de8:	d120      	bne.n	8015e2c <validate_structure+0xf4>
 8015dea:	2164      	movs	r1, #100	; 0x64
 8015dec:	fb93 f2f1 	sdiv	r2, r3, r1
 8015df0:	fb01 3212 	mls	r2, r1, r2, r3
 8015df4:	b9e2      	cbnz	r2, 8015e30 <validate_structure+0xf8>
 8015df6:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8015dfa:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8015dfe:	fb93 f2f1 	sdiv	r2, r3, r1
 8015e02:	fb01 3312 	mls	r3, r1, r2, r3
 8015e06:	2b00      	cmp	r3, #0
 8015e08:	bf14      	ite	ne
 8015e0a:	231c      	movne	r3, #28
 8015e0c:	231d      	moveq	r3, #29
 8015e0e:	68e2      	ldr	r2, [r4, #12]
 8015e10:	2a00      	cmp	r2, #0
 8015e12:	dc0f      	bgt.n	8015e34 <validate_structure+0xfc>
 8015e14:	4f33      	ldr	r7, [pc, #204]	; (8015ee4 <validate_structure+0x1ac>)
 8015e16:	260b      	movs	r6, #11
 8015e18:	2064      	movs	r0, #100	; 0x64
 8015e1a:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8015e1e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8015e22:	f1bc 0f00 	cmp.w	ip, #0
 8015e26:	dd31      	ble.n	8015e8c <validate_structure+0x154>
 8015e28:	b003      	add	sp, #12
 8015e2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015e2c:	231c      	movs	r3, #28
 8015e2e:	e7ee      	b.n	8015e0e <validate_structure+0xd6>
 8015e30:	231d      	movs	r3, #29
 8015e32:	e7ec      	b.n	8015e0e <validate_structure+0xd6>
 8015e34:	4f2b      	ldr	r7, [pc, #172]	; (8015ee4 <validate_structure+0x1ac>)
 8015e36:	f04f 0c00 	mov.w	ip, #0
 8015e3a:	2564      	movs	r5, #100	; 0x64
 8015e3c:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8015e40:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 8015e44:	2a01      	cmp	r2, #1
 8015e46:	bf14      	ite	ne
 8015e48:	f857 0022 	ldrne.w	r0, [r7, r2, lsl #2]
 8015e4c:	4618      	moveq	r0, r3
 8015e4e:	4281      	cmp	r1, r0
 8015e50:	ddea      	ble.n	8015e28 <validate_structure+0xf0>
 8015e52:	3201      	adds	r2, #1
 8015e54:	1a09      	subs	r1, r1, r0
 8015e56:	2a0c      	cmp	r2, #12
 8015e58:	60e1      	str	r1, [r4, #12]
 8015e5a:	6122      	str	r2, [r4, #16]
 8015e5c:	d1f0      	bne.n	8015e40 <validate_structure+0x108>
 8015e5e:	6963      	ldr	r3, [r4, #20]
 8015e60:	1c5a      	adds	r2, r3, #1
 8015e62:	0791      	lsls	r1, r2, #30
 8015e64:	e9c4 c204 	strd	ip, r2, [r4, #16]
 8015e68:	d137      	bne.n	8015eda <validate_structure+0x1a2>
 8015e6a:	fb92 f1f5 	sdiv	r1, r2, r5
 8015e6e:	fb05 2211 	mls	r2, r5, r1, r2
 8015e72:	2a00      	cmp	r2, #0
 8015e74:	d133      	bne.n	8015ede <validate_structure+0x1a6>
 8015e76:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 8015e7a:	fb93 f2f6 	sdiv	r2, r3, r6
 8015e7e:	fb06 3312 	mls	r3, r6, r2, r3
 8015e82:	2b00      	cmp	r3, #0
 8015e84:	bf14      	ite	ne
 8015e86:	231c      	movne	r3, #28
 8015e88:	231d      	moveq	r3, #29
 8015e8a:	e7d9      	b.n	8015e40 <validate_structure+0x108>
 8015e8c:	6921      	ldr	r1, [r4, #16]
 8015e8e:	3901      	subs	r1, #1
 8015e90:	6121      	str	r1, [r4, #16]
 8015e92:	3101      	adds	r1, #1
 8015e94:	d114      	bne.n	8015ec0 <validate_structure+0x188>
 8015e96:	6963      	ldr	r3, [r4, #20]
 8015e98:	1e59      	subs	r1, r3, #1
 8015e9a:	078a      	lsls	r2, r1, #30
 8015e9c:	e9c4 6104 	strd	r6, r1, [r4, #16]
 8015ea0:	d117      	bne.n	8015ed2 <validate_structure+0x19a>
 8015ea2:	fb91 f2f0 	sdiv	r2, r1, r0
 8015ea6:	fb00 1112 	mls	r1, r0, r2, r1
 8015eaa:	b9a1      	cbnz	r1, 8015ed6 <validate_structure+0x19e>
 8015eac:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 8015eb0:	fb93 f2f5 	sdiv	r2, r3, r5
 8015eb4:	fb05 3312 	mls	r3, r5, r2, r3
 8015eb8:	2b00      	cmp	r3, #0
 8015eba:	bf14      	ite	ne
 8015ebc:	231c      	movne	r3, #28
 8015ebe:	231d      	moveq	r3, #29
 8015ec0:	6922      	ldr	r2, [r4, #16]
 8015ec2:	2a01      	cmp	r2, #1
 8015ec4:	bf14      	ite	ne
 8015ec6:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 8015eca:	461a      	moveq	r2, r3
 8015ecc:	4462      	add	r2, ip
 8015ece:	60e2      	str	r2, [r4, #12]
 8015ed0:	e7a5      	b.n	8015e1e <validate_structure+0xe6>
 8015ed2:	231c      	movs	r3, #28
 8015ed4:	e7f4      	b.n	8015ec0 <validate_structure+0x188>
 8015ed6:	231d      	movs	r3, #29
 8015ed8:	e7f2      	b.n	8015ec0 <validate_structure+0x188>
 8015eda:	231c      	movs	r3, #28
 8015edc:	e7b0      	b.n	8015e40 <validate_structure+0x108>
 8015ede:	231d      	movs	r3, #29
 8015ee0:	e7ae      	b.n	8015e40 <validate_structure+0x108>
 8015ee2:	bf00      	nop
 8015ee4:	0801dcd0 	.word	0x0801dcd0

08015ee8 <mktime>:
 8015ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015eec:	b08b      	sub	sp, #44	; 0x2c
 8015eee:	4605      	mov	r5, r0
 8015ef0:	f004 f8b8 	bl	801a064 <__gettzinfo>
 8015ef4:	4607      	mov	r7, r0
 8015ef6:	4628      	mov	r0, r5
 8015ef8:	f7ff ff1e 	bl	8015d38 <validate_structure>
 8015efc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015f00:	f04f 0a3c 	mov.w	sl, #60	; 0x3c
 8015f04:	68a8      	ldr	r0, [r5, #8]
 8015f06:	696e      	ldr	r6, [r5, #20]
 8015f08:	fb0a 2303 	mla	r3, sl, r3, r2
 8015f0c:	f44f 6a61 	mov.w	sl, #3600	; 0xe10
 8015f10:	fb0a 3a00 	mla	sl, sl, r0, r3
 8015f14:	e9d5 4303 	ldrd	r4, r3, [r5, #12]
 8015f18:	4ac3      	ldr	r2, [pc, #780]	; (8016228 <mktime+0x340>)
 8015f1a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8015f1e:	3c01      	subs	r4, #1
 8015f20:	2b01      	cmp	r3, #1
 8015f22:	4414      	add	r4, r2
 8015f24:	dd11      	ble.n	8015f4a <mktime+0x62>
 8015f26:	07b1      	lsls	r1, r6, #30
 8015f28:	d10f      	bne.n	8015f4a <mktime+0x62>
 8015f2a:	2264      	movs	r2, #100	; 0x64
 8015f2c:	fb96 f3f2 	sdiv	r3, r6, r2
 8015f30:	fb02 6313 	mls	r3, r2, r3, r6
 8015f34:	b943      	cbnz	r3, 8015f48 <mktime+0x60>
 8015f36:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 8015f3a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8015f3e:	fb91 f3f2 	sdiv	r3, r1, r2
 8015f42:	fb02 1313 	mls	r3, r2, r3, r1
 8015f46:	b903      	cbnz	r3, 8015f4a <mktime+0x62>
 8015f48:	3401      	adds	r4, #1
 8015f4a:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 8015f4e:	3310      	adds	r3, #16
 8015f50:	f644 6220 	movw	r2, #20000	; 0x4e20
 8015f54:	4293      	cmp	r3, r2
 8015f56:	61ec      	str	r4, [r5, #28]
 8015f58:	f200 8161 	bhi.w	801621e <mktime+0x336>
 8015f5c:	2e46      	cmp	r6, #70	; 0x46
 8015f5e:	dd77      	ble.n	8016050 <mktime+0x168>
 8015f60:	2346      	movs	r3, #70	; 0x46
 8015f62:	f240 1e6d 	movw	lr, #365	; 0x16d
 8015f66:	2164      	movs	r1, #100	; 0x64
 8015f68:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8015f6c:	079a      	lsls	r2, r3, #30
 8015f6e:	d169      	bne.n	8016044 <mktime+0x15c>
 8015f70:	fb93 f2f1 	sdiv	r2, r3, r1
 8015f74:	fb01 3212 	mls	r2, r1, r2, r3
 8015f78:	2a00      	cmp	r2, #0
 8015f7a:	d166      	bne.n	801604a <mktime+0x162>
 8015f7c:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 8015f80:	fb9c f2f0 	sdiv	r2, ip, r0
 8015f84:	fb00 c212 	mls	r2, r0, r2, ip
 8015f88:	2a00      	cmp	r2, #0
 8015f8a:	bf14      	ite	ne
 8015f8c:	4672      	movne	r2, lr
 8015f8e:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8015f92:	3301      	adds	r3, #1
 8015f94:	429e      	cmp	r6, r3
 8015f96:	4414      	add	r4, r2
 8015f98:	d1e8      	bne.n	8015f6c <mktime+0x84>
 8015f9a:	4ba4      	ldr	r3, [pc, #656]	; (801622c <mktime+0x344>)
 8015f9c:	ea4f 7bea 	mov.w	fp, sl, asr #31
 8015fa0:	fbc3 ab04 	smlal	sl, fp, r3, r4
 8015fa4:	f002 fabc 	bl	8018520 <__tz_lock>
 8015fa8:	f002 fac6 	bl	8018538 <_tzset_unlocked>
 8015fac:	4ba0      	ldr	r3, [pc, #640]	; (8016230 <mktime+0x348>)
 8015fae:	f8d3 9000 	ldr.w	r9, [r3]
 8015fb2:	f1b9 0f00 	cmp.w	r9, #0
 8015fb6:	d03f      	beq.n	8016038 <mktime+0x150>
 8015fb8:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8015fbc:	6968      	ldr	r0, [r5, #20]
 8015fbe:	687b      	ldr	r3, [r7, #4]
 8015fc0:	f1b9 0f01 	cmp.w	r9, #1
 8015fc4:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8015fc8:	46c8      	mov	r8, r9
 8015fca:	bfa8      	it	ge
 8015fcc:	f04f 0801 	movge.w	r8, #1
 8015fd0:	4283      	cmp	r3, r0
 8015fd2:	d17f      	bne.n	80160d4 <mktime+0x1ec>
 8015fd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015fd6:	4619      	mov	r1, r3
 8015fd8:	17da      	asrs	r2, r3, #31
 8015fda:	e9cd 1200 	strd	r1, r2, [sp]
 8015fde:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8015fe2:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8015fe6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015fea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015fec:	1a80      	subs	r0, r0, r2
 8015fee:	eb61 71e2 	sbc.w	r1, r1, r2, asr #31
 8015ff2:	4582      	cmp	sl, r0
 8015ff4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8015ff8:	eb7b 0101 	sbcs.w	r1, fp, r1
 8015ffc:	da71      	bge.n	80160e2 <mktime+0x1fa>
 8015ffe:	9800      	ldr	r0, [sp, #0]
 8016000:	6a39      	ldr	r1, [r7, #32]
 8016002:	1a09      	subs	r1, r1, r0
 8016004:	9104      	str	r1, [sp, #16]
 8016006:	9801      	ldr	r0, [sp, #4]
 8016008:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801600a:	eb61 0100 	sbc.w	r1, r1, r0
 801600e:	9105      	str	r1, [sp, #20]
 8016010:	6839      	ldr	r1, [r7, #0]
 8016012:	2900      	cmp	r1, #0
 8016014:	d075      	beq.n	8016102 <mktime+0x21a>
 8016016:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801601a:	4582      	cmp	sl, r0
 801601c:	eb7b 0101 	sbcs.w	r1, fp, r1
 8016020:	db05      	blt.n	801602e <mktime+0x146>
 8016022:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016026:	4582      	cmp	sl, r0
 8016028:	eb7b 0101 	sbcs.w	r1, fp, r1
 801602c:	db6f      	blt.n	801610e <mktime+0x226>
 801602e:	f1b9 0f00 	cmp.w	r9, #0
 8016032:	f04f 0900 	mov.w	r9, #0
 8016036:	da6f      	bge.n	8016118 <mktime+0x230>
 8016038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801603a:	eb1a 0a03 	adds.w	sl, sl, r3
 801603e:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 8016042:	e0ae      	b.n	80161a2 <mktime+0x2ba>
 8016044:	f240 126d 	movw	r2, #365	; 0x16d
 8016048:	e7a3      	b.n	8015f92 <mktime+0xaa>
 801604a:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801604e:	e7a0      	b.n	8015f92 <mktime+0xaa>
 8016050:	d0a3      	beq.n	8015f9a <mktime+0xb2>
 8016052:	2345      	movs	r3, #69	; 0x45
 8016054:	f240 1e6d 	movw	lr, #365	; 0x16d
 8016058:	2164      	movs	r1, #100	; 0x64
 801605a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 801605e:	e012      	b.n	8016086 <mktime+0x19e>
 8016060:	bb62      	cbnz	r2, 80160bc <mktime+0x1d4>
 8016062:	fb93 f2f1 	sdiv	r2, r3, r1
 8016066:	fb01 3212 	mls	r2, r1, r2, r3
 801606a:	bb52      	cbnz	r2, 80160c2 <mktime+0x1da>
 801606c:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 8016070:	fb9c f2f0 	sdiv	r2, ip, r0
 8016074:	fb00 c212 	mls	r2, r0, r2, ip
 8016078:	2a00      	cmp	r2, #0
 801607a:	bf14      	ite	ne
 801607c:	4672      	movne	r2, lr
 801607e:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8016082:	1aa4      	subs	r4, r4, r2
 8016084:	3b01      	subs	r3, #1
 8016086:	429e      	cmp	r6, r3
 8016088:	f003 0203 	and.w	r2, r3, #3
 801608c:	dbe8      	blt.n	8016060 <mktime+0x178>
 801608e:	b9da      	cbnz	r2, 80160c8 <mktime+0x1e0>
 8016090:	2264      	movs	r2, #100	; 0x64
 8016092:	fb96 f3f2 	sdiv	r3, r6, r2
 8016096:	fb02 6313 	mls	r3, r2, r3, r6
 801609a:	b9c3      	cbnz	r3, 80160ce <mktime+0x1e6>
 801609c:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 80160a0:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80160a4:	fb91 f3f2 	sdiv	r3, r1, r2
 80160a8:	fb02 1313 	mls	r3, r2, r3, r1
 80160ac:	2b00      	cmp	r3, #0
 80160ae:	f240 136d 	movw	r3, #365	; 0x16d
 80160b2:	bf08      	it	eq
 80160b4:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 80160b8:	1ae4      	subs	r4, r4, r3
 80160ba:	e76e      	b.n	8015f9a <mktime+0xb2>
 80160bc:	f240 126d 	movw	r2, #365	; 0x16d
 80160c0:	e7df      	b.n	8016082 <mktime+0x19a>
 80160c2:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 80160c6:	e7dc      	b.n	8016082 <mktime+0x19a>
 80160c8:	f240 136d 	movw	r3, #365	; 0x16d
 80160cc:	e7f4      	b.n	80160b8 <mktime+0x1d0>
 80160ce:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 80160d2:	e7f1      	b.n	80160b8 <mktime+0x1d0>
 80160d4:	f002 f97c 	bl	80183d0 <__tzcalc_limits>
 80160d8:	2800      	cmp	r0, #0
 80160da:	f47f af7b 	bne.w	8015fd4 <mktime+0xec>
 80160de:	46c1      	mov	r9, r8
 80160e0:	e054      	b.n	801618c <mktime+0x2a4>
 80160e2:	9800      	ldr	r0, [sp, #0]
 80160e4:	9902      	ldr	r1, [sp, #8]
 80160e6:	1a09      	subs	r1, r1, r0
 80160e8:	9108      	str	r1, [sp, #32]
 80160ea:	9801      	ldr	r0, [sp, #4]
 80160ec:	9903      	ldr	r1, [sp, #12]
 80160ee:	eb61 0100 	sbc.w	r1, r1, r0
 80160f2:	9109      	str	r1, [sp, #36]	; 0x24
 80160f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80160f8:	4582      	cmp	sl, r0
 80160fa:	eb7b 0101 	sbcs.w	r1, fp, r1
 80160fe:	dbee      	blt.n	80160de <mktime+0x1f6>
 8016100:	e77d      	b.n	8015ffe <mktime+0x116>
 8016102:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016106:	4582      	cmp	sl, r0
 8016108:	eb7b 0101 	sbcs.w	r1, fp, r1
 801610c:	db89      	blt.n	8016022 <mktime+0x13a>
 801610e:	f1b9 0f00 	cmp.w	r9, #0
 8016112:	db3f      	blt.n	8016194 <mktime+0x2ac>
 8016114:	f04f 0901 	mov.w	r9, #1
 8016118:	ea88 0809 	eor.w	r8, r8, r9
 801611c:	f1b8 0f01 	cmp.w	r8, #1
 8016120:	d134      	bne.n	801618c <mktime+0x2a4>
 8016122:	f1b9 0f00 	cmp.w	r9, #0
 8016126:	d04f      	beq.n	80161c8 <mktime+0x2e0>
 8016128:	1ad3      	subs	r3, r2, r3
 801612a:	682a      	ldr	r2, [r5, #0]
 801612c:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8016130:	441a      	add	r2, r3
 8016132:	eb1a 0a03 	adds.w	sl, sl, r3
 8016136:	602a      	str	r2, [r5, #0]
 8016138:	4628      	mov	r0, r5
 801613a:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 801613e:	f7ff fdfb 	bl	8015d38 <validate_structure>
 8016142:	68ea      	ldr	r2, [r5, #12]
 8016144:	ebb2 0208 	subs.w	r2, r2, r8
 8016148:	d020      	beq.n	801618c <mktime+0x2a4>
 801614a:	2a01      	cmp	r2, #1
 801614c:	dc3e      	bgt.n	80161cc <mktime+0x2e4>
 801614e:	1c90      	adds	r0, r2, #2
 8016150:	bfd8      	it	le
 8016152:	2201      	movle	r2, #1
 8016154:	69eb      	ldr	r3, [r5, #28]
 8016156:	18d3      	adds	r3, r2, r3
 8016158:	4414      	add	r4, r2
 801615a:	d540      	bpl.n	80161de <mktime+0x2f6>
 801615c:	1e72      	subs	r2, r6, #1
 801615e:	0791      	lsls	r1, r2, #30
 8016160:	d137      	bne.n	80161d2 <mktime+0x2ea>
 8016162:	2164      	movs	r1, #100	; 0x64
 8016164:	fb92 f3f1 	sdiv	r3, r2, r1
 8016168:	fb01 2313 	mls	r3, r1, r3, r2
 801616c:	bba3      	cbnz	r3, 80161d8 <mktime+0x2f0>
 801616e:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 8016172:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8016176:	fb96 f3f2 	sdiv	r3, r6, r2
 801617a:	fb02 6613 	mls	r6, r2, r3, r6
 801617e:	2e00      	cmp	r6, #0
 8016180:	f240 136d 	movw	r3, #365	; 0x16d
 8016184:	bf18      	it	ne
 8016186:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 801618a:	61eb      	str	r3, [r5, #28]
 801618c:	f1b9 0f01 	cmp.w	r9, #1
 8016190:	f47f af52 	bne.w	8016038 <mktime+0x150>
 8016194:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016196:	eb1a 0a03 	adds.w	sl, sl, r3
 801619a:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 801619e:	f04f 0901 	mov.w	r9, #1
 80161a2:	f002 f9c3 	bl	801852c <__tz_unlock>
 80161a6:	3404      	adds	r4, #4
 80161a8:	2307      	movs	r3, #7
 80161aa:	fb94 f3f3 	sdiv	r3, r4, r3
 80161ae:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80161b2:	1ae4      	subs	r4, r4, r3
 80161b4:	bf48      	it	mi
 80161b6:	3407      	addmi	r4, #7
 80161b8:	f8c5 9020 	str.w	r9, [r5, #32]
 80161bc:	61ac      	str	r4, [r5, #24]
 80161be:	4650      	mov	r0, sl
 80161c0:	4659      	mov	r1, fp
 80161c2:	b00b      	add	sp, #44	; 0x2c
 80161c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80161c8:	1a9b      	subs	r3, r3, r2
 80161ca:	e7ae      	b.n	801612a <mktime+0x242>
 80161cc:	f04f 32ff 	mov.w	r2, #4294967295
 80161d0:	e7c0      	b.n	8016154 <mktime+0x26c>
 80161d2:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 80161d6:	e7d8      	b.n	801618a <mktime+0x2a2>
 80161d8:	f240 136d 	movw	r3, #365	; 0x16d
 80161dc:	e7d5      	b.n	801618a <mktime+0x2a2>
 80161de:	07b2      	lsls	r2, r6, #30
 80161e0:	d117      	bne.n	8016212 <mktime+0x32a>
 80161e2:	2164      	movs	r1, #100	; 0x64
 80161e4:	fb96 f2f1 	sdiv	r2, r6, r1
 80161e8:	fb01 6212 	mls	r2, r1, r2, r6
 80161ec:	b9a2      	cbnz	r2, 8016218 <mktime+0x330>
 80161ee:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 80161f2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80161f6:	fb96 f2f1 	sdiv	r2, r6, r1
 80161fa:	fb01 6612 	mls	r6, r1, r2, r6
 80161fe:	2e00      	cmp	r6, #0
 8016200:	f240 126d 	movw	r2, #365	; 0x16d
 8016204:	bf08      	it	eq
 8016206:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 801620a:	4293      	cmp	r3, r2
 801620c:	bfa8      	it	ge
 801620e:	1a9b      	subge	r3, r3, r2
 8016210:	e7bb      	b.n	801618a <mktime+0x2a2>
 8016212:	f240 126d 	movw	r2, #365	; 0x16d
 8016216:	e7f8      	b.n	801620a <mktime+0x322>
 8016218:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801621c:	e7f5      	b.n	801620a <mktime+0x322>
 801621e:	f04f 3aff 	mov.w	sl, #4294967295
 8016222:	f04f 3bff 	mov.w	fp, #4294967295
 8016226:	e7ca      	b.n	80161be <mktime+0x2d6>
 8016228:	0801dd00 	.word	0x0801dd00
 801622c:	00015180 	.word	0x00015180
 8016230:	20005b78 	.word	0x20005b78

08016234 <_free_r>:
 8016234:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016236:	2900      	cmp	r1, #0
 8016238:	d048      	beq.n	80162cc <_free_r+0x98>
 801623a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801623e:	9001      	str	r0, [sp, #4]
 8016240:	2b00      	cmp	r3, #0
 8016242:	f1a1 0404 	sub.w	r4, r1, #4
 8016246:	bfb8      	it	lt
 8016248:	18e4      	addlt	r4, r4, r3
 801624a:	f004 f84b 	bl	801a2e4 <__malloc_lock>
 801624e:	4a20      	ldr	r2, [pc, #128]	; (80162d0 <_free_r+0x9c>)
 8016250:	9801      	ldr	r0, [sp, #4]
 8016252:	6813      	ldr	r3, [r2, #0]
 8016254:	4615      	mov	r5, r2
 8016256:	b933      	cbnz	r3, 8016266 <_free_r+0x32>
 8016258:	6063      	str	r3, [r4, #4]
 801625a:	6014      	str	r4, [r2, #0]
 801625c:	b003      	add	sp, #12
 801625e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016262:	f004 b845 	b.w	801a2f0 <__malloc_unlock>
 8016266:	42a3      	cmp	r3, r4
 8016268:	d90b      	bls.n	8016282 <_free_r+0x4e>
 801626a:	6821      	ldr	r1, [r4, #0]
 801626c:	1862      	adds	r2, r4, r1
 801626e:	4293      	cmp	r3, r2
 8016270:	bf04      	itt	eq
 8016272:	681a      	ldreq	r2, [r3, #0]
 8016274:	685b      	ldreq	r3, [r3, #4]
 8016276:	6063      	str	r3, [r4, #4]
 8016278:	bf04      	itt	eq
 801627a:	1852      	addeq	r2, r2, r1
 801627c:	6022      	streq	r2, [r4, #0]
 801627e:	602c      	str	r4, [r5, #0]
 8016280:	e7ec      	b.n	801625c <_free_r+0x28>
 8016282:	461a      	mov	r2, r3
 8016284:	685b      	ldr	r3, [r3, #4]
 8016286:	b10b      	cbz	r3, 801628c <_free_r+0x58>
 8016288:	42a3      	cmp	r3, r4
 801628a:	d9fa      	bls.n	8016282 <_free_r+0x4e>
 801628c:	6811      	ldr	r1, [r2, #0]
 801628e:	1855      	adds	r5, r2, r1
 8016290:	42a5      	cmp	r5, r4
 8016292:	d10b      	bne.n	80162ac <_free_r+0x78>
 8016294:	6824      	ldr	r4, [r4, #0]
 8016296:	4421      	add	r1, r4
 8016298:	1854      	adds	r4, r2, r1
 801629a:	42a3      	cmp	r3, r4
 801629c:	6011      	str	r1, [r2, #0]
 801629e:	d1dd      	bne.n	801625c <_free_r+0x28>
 80162a0:	681c      	ldr	r4, [r3, #0]
 80162a2:	685b      	ldr	r3, [r3, #4]
 80162a4:	6053      	str	r3, [r2, #4]
 80162a6:	4421      	add	r1, r4
 80162a8:	6011      	str	r1, [r2, #0]
 80162aa:	e7d7      	b.n	801625c <_free_r+0x28>
 80162ac:	d902      	bls.n	80162b4 <_free_r+0x80>
 80162ae:	230c      	movs	r3, #12
 80162b0:	6003      	str	r3, [r0, #0]
 80162b2:	e7d3      	b.n	801625c <_free_r+0x28>
 80162b4:	6825      	ldr	r5, [r4, #0]
 80162b6:	1961      	adds	r1, r4, r5
 80162b8:	428b      	cmp	r3, r1
 80162ba:	bf04      	itt	eq
 80162bc:	6819      	ldreq	r1, [r3, #0]
 80162be:	685b      	ldreq	r3, [r3, #4]
 80162c0:	6063      	str	r3, [r4, #4]
 80162c2:	bf04      	itt	eq
 80162c4:	1949      	addeq	r1, r1, r5
 80162c6:	6021      	streq	r1, [r4, #0]
 80162c8:	6054      	str	r4, [r2, #4]
 80162ca:	e7c7      	b.n	801625c <_free_r+0x28>
 80162cc:	b003      	add	sp, #12
 80162ce:	bd30      	pop	{r4, r5, pc}
 80162d0:	20005b54 	.word	0x20005b54

080162d4 <_malloc_r>:
 80162d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80162d6:	1ccd      	adds	r5, r1, #3
 80162d8:	f025 0503 	bic.w	r5, r5, #3
 80162dc:	3508      	adds	r5, #8
 80162de:	2d0c      	cmp	r5, #12
 80162e0:	bf38      	it	cc
 80162e2:	250c      	movcc	r5, #12
 80162e4:	2d00      	cmp	r5, #0
 80162e6:	4606      	mov	r6, r0
 80162e8:	db01      	blt.n	80162ee <_malloc_r+0x1a>
 80162ea:	42a9      	cmp	r1, r5
 80162ec:	d903      	bls.n	80162f6 <_malloc_r+0x22>
 80162ee:	230c      	movs	r3, #12
 80162f0:	6033      	str	r3, [r6, #0]
 80162f2:	2000      	movs	r0, #0
 80162f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80162f6:	f003 fff5 	bl	801a2e4 <__malloc_lock>
 80162fa:	4921      	ldr	r1, [pc, #132]	; (8016380 <_malloc_r+0xac>)
 80162fc:	680a      	ldr	r2, [r1, #0]
 80162fe:	4614      	mov	r4, r2
 8016300:	b99c      	cbnz	r4, 801632a <_malloc_r+0x56>
 8016302:	4f20      	ldr	r7, [pc, #128]	; (8016384 <_malloc_r+0xb0>)
 8016304:	683b      	ldr	r3, [r7, #0]
 8016306:	b923      	cbnz	r3, 8016312 <_malloc_r+0x3e>
 8016308:	4621      	mov	r1, r4
 801630a:	4630      	mov	r0, r6
 801630c:	f000 ffae 	bl	801726c <_sbrk_r>
 8016310:	6038      	str	r0, [r7, #0]
 8016312:	4629      	mov	r1, r5
 8016314:	4630      	mov	r0, r6
 8016316:	f000 ffa9 	bl	801726c <_sbrk_r>
 801631a:	1c43      	adds	r3, r0, #1
 801631c:	d123      	bne.n	8016366 <_malloc_r+0x92>
 801631e:	230c      	movs	r3, #12
 8016320:	6033      	str	r3, [r6, #0]
 8016322:	4630      	mov	r0, r6
 8016324:	f003 ffe4 	bl	801a2f0 <__malloc_unlock>
 8016328:	e7e3      	b.n	80162f2 <_malloc_r+0x1e>
 801632a:	6823      	ldr	r3, [r4, #0]
 801632c:	1b5b      	subs	r3, r3, r5
 801632e:	d417      	bmi.n	8016360 <_malloc_r+0x8c>
 8016330:	2b0b      	cmp	r3, #11
 8016332:	d903      	bls.n	801633c <_malloc_r+0x68>
 8016334:	6023      	str	r3, [r4, #0]
 8016336:	441c      	add	r4, r3
 8016338:	6025      	str	r5, [r4, #0]
 801633a:	e004      	b.n	8016346 <_malloc_r+0x72>
 801633c:	6863      	ldr	r3, [r4, #4]
 801633e:	42a2      	cmp	r2, r4
 8016340:	bf0c      	ite	eq
 8016342:	600b      	streq	r3, [r1, #0]
 8016344:	6053      	strne	r3, [r2, #4]
 8016346:	4630      	mov	r0, r6
 8016348:	f003 ffd2 	bl	801a2f0 <__malloc_unlock>
 801634c:	f104 000b 	add.w	r0, r4, #11
 8016350:	1d23      	adds	r3, r4, #4
 8016352:	f020 0007 	bic.w	r0, r0, #7
 8016356:	1ac2      	subs	r2, r0, r3
 8016358:	d0cc      	beq.n	80162f4 <_malloc_r+0x20>
 801635a:	1a1b      	subs	r3, r3, r0
 801635c:	50a3      	str	r3, [r4, r2]
 801635e:	e7c9      	b.n	80162f4 <_malloc_r+0x20>
 8016360:	4622      	mov	r2, r4
 8016362:	6864      	ldr	r4, [r4, #4]
 8016364:	e7cc      	b.n	8016300 <_malloc_r+0x2c>
 8016366:	1cc4      	adds	r4, r0, #3
 8016368:	f024 0403 	bic.w	r4, r4, #3
 801636c:	42a0      	cmp	r0, r4
 801636e:	d0e3      	beq.n	8016338 <_malloc_r+0x64>
 8016370:	1a21      	subs	r1, r4, r0
 8016372:	4630      	mov	r0, r6
 8016374:	f000 ff7a 	bl	801726c <_sbrk_r>
 8016378:	3001      	adds	r0, #1
 801637a:	d1dd      	bne.n	8016338 <_malloc_r+0x64>
 801637c:	e7cf      	b.n	801631e <_malloc_r+0x4a>
 801637e:	bf00      	nop
 8016380:	20005b54 	.word	0x20005b54
 8016384:	20005b58 	.word	0x20005b58

08016388 <__cvt>:
 8016388:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801638c:	ec55 4b10 	vmov	r4, r5, d0
 8016390:	2d00      	cmp	r5, #0
 8016392:	460e      	mov	r6, r1
 8016394:	4619      	mov	r1, r3
 8016396:	462b      	mov	r3, r5
 8016398:	bfbb      	ittet	lt
 801639a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801639e:	461d      	movlt	r5, r3
 80163a0:	2300      	movge	r3, #0
 80163a2:	232d      	movlt	r3, #45	; 0x2d
 80163a4:	700b      	strb	r3, [r1, #0]
 80163a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80163a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80163ac:	4691      	mov	r9, r2
 80163ae:	f023 0820 	bic.w	r8, r3, #32
 80163b2:	bfbc      	itt	lt
 80163b4:	4622      	movlt	r2, r4
 80163b6:	4614      	movlt	r4, r2
 80163b8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80163bc:	d005      	beq.n	80163ca <__cvt+0x42>
 80163be:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80163c2:	d100      	bne.n	80163c6 <__cvt+0x3e>
 80163c4:	3601      	adds	r6, #1
 80163c6:	2102      	movs	r1, #2
 80163c8:	e000      	b.n	80163cc <__cvt+0x44>
 80163ca:	2103      	movs	r1, #3
 80163cc:	ab03      	add	r3, sp, #12
 80163ce:	9301      	str	r3, [sp, #4]
 80163d0:	ab02      	add	r3, sp, #8
 80163d2:	9300      	str	r3, [sp, #0]
 80163d4:	ec45 4b10 	vmov	d0, r4, r5
 80163d8:	4653      	mov	r3, sl
 80163da:	4632      	mov	r2, r6
 80163dc:	f002 fbd0 	bl	8018b80 <_dtoa_r>
 80163e0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80163e4:	4607      	mov	r7, r0
 80163e6:	d102      	bne.n	80163ee <__cvt+0x66>
 80163e8:	f019 0f01 	tst.w	r9, #1
 80163ec:	d022      	beq.n	8016434 <__cvt+0xac>
 80163ee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80163f2:	eb07 0906 	add.w	r9, r7, r6
 80163f6:	d110      	bne.n	801641a <__cvt+0x92>
 80163f8:	783b      	ldrb	r3, [r7, #0]
 80163fa:	2b30      	cmp	r3, #48	; 0x30
 80163fc:	d10a      	bne.n	8016414 <__cvt+0x8c>
 80163fe:	2200      	movs	r2, #0
 8016400:	2300      	movs	r3, #0
 8016402:	4620      	mov	r0, r4
 8016404:	4629      	mov	r1, r5
 8016406:	f7ea fb7f 	bl	8000b08 <__aeabi_dcmpeq>
 801640a:	b918      	cbnz	r0, 8016414 <__cvt+0x8c>
 801640c:	f1c6 0601 	rsb	r6, r6, #1
 8016410:	f8ca 6000 	str.w	r6, [sl]
 8016414:	f8da 3000 	ldr.w	r3, [sl]
 8016418:	4499      	add	r9, r3
 801641a:	2200      	movs	r2, #0
 801641c:	2300      	movs	r3, #0
 801641e:	4620      	mov	r0, r4
 8016420:	4629      	mov	r1, r5
 8016422:	f7ea fb71 	bl	8000b08 <__aeabi_dcmpeq>
 8016426:	b108      	cbz	r0, 801642c <__cvt+0xa4>
 8016428:	f8cd 900c 	str.w	r9, [sp, #12]
 801642c:	2230      	movs	r2, #48	; 0x30
 801642e:	9b03      	ldr	r3, [sp, #12]
 8016430:	454b      	cmp	r3, r9
 8016432:	d307      	bcc.n	8016444 <__cvt+0xbc>
 8016434:	9b03      	ldr	r3, [sp, #12]
 8016436:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8016438:	1bdb      	subs	r3, r3, r7
 801643a:	4638      	mov	r0, r7
 801643c:	6013      	str	r3, [r2, #0]
 801643e:	b004      	add	sp, #16
 8016440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016444:	1c59      	adds	r1, r3, #1
 8016446:	9103      	str	r1, [sp, #12]
 8016448:	701a      	strb	r2, [r3, #0]
 801644a:	e7f0      	b.n	801642e <__cvt+0xa6>

0801644c <__exponent>:
 801644c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801644e:	4603      	mov	r3, r0
 8016450:	2900      	cmp	r1, #0
 8016452:	bfb8      	it	lt
 8016454:	4249      	neglt	r1, r1
 8016456:	f803 2b02 	strb.w	r2, [r3], #2
 801645a:	bfb4      	ite	lt
 801645c:	222d      	movlt	r2, #45	; 0x2d
 801645e:	222b      	movge	r2, #43	; 0x2b
 8016460:	2909      	cmp	r1, #9
 8016462:	7042      	strb	r2, [r0, #1]
 8016464:	dd2a      	ble.n	80164bc <__exponent+0x70>
 8016466:	f10d 0407 	add.w	r4, sp, #7
 801646a:	46a4      	mov	ip, r4
 801646c:	270a      	movs	r7, #10
 801646e:	46a6      	mov	lr, r4
 8016470:	460a      	mov	r2, r1
 8016472:	fb91 f6f7 	sdiv	r6, r1, r7
 8016476:	fb07 1516 	mls	r5, r7, r6, r1
 801647a:	3530      	adds	r5, #48	; 0x30
 801647c:	2a63      	cmp	r2, #99	; 0x63
 801647e:	f104 34ff 	add.w	r4, r4, #4294967295
 8016482:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8016486:	4631      	mov	r1, r6
 8016488:	dcf1      	bgt.n	801646e <__exponent+0x22>
 801648a:	3130      	adds	r1, #48	; 0x30
 801648c:	f1ae 0502 	sub.w	r5, lr, #2
 8016490:	f804 1c01 	strb.w	r1, [r4, #-1]
 8016494:	1c44      	adds	r4, r0, #1
 8016496:	4629      	mov	r1, r5
 8016498:	4561      	cmp	r1, ip
 801649a:	d30a      	bcc.n	80164b2 <__exponent+0x66>
 801649c:	f10d 0209 	add.w	r2, sp, #9
 80164a0:	eba2 020e 	sub.w	r2, r2, lr
 80164a4:	4565      	cmp	r5, ip
 80164a6:	bf88      	it	hi
 80164a8:	2200      	movhi	r2, #0
 80164aa:	4413      	add	r3, r2
 80164ac:	1a18      	subs	r0, r3, r0
 80164ae:	b003      	add	sp, #12
 80164b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80164b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80164b6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80164ba:	e7ed      	b.n	8016498 <__exponent+0x4c>
 80164bc:	2330      	movs	r3, #48	; 0x30
 80164be:	3130      	adds	r1, #48	; 0x30
 80164c0:	7083      	strb	r3, [r0, #2]
 80164c2:	70c1      	strb	r1, [r0, #3]
 80164c4:	1d03      	adds	r3, r0, #4
 80164c6:	e7f1      	b.n	80164ac <__exponent+0x60>

080164c8 <_printf_float>:
 80164c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80164cc:	ed2d 8b02 	vpush	{d8}
 80164d0:	b08d      	sub	sp, #52	; 0x34
 80164d2:	460c      	mov	r4, r1
 80164d4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80164d8:	4616      	mov	r6, r2
 80164da:	461f      	mov	r7, r3
 80164dc:	4605      	mov	r5, r0
 80164de:	f003 fe75 	bl	801a1cc <_localeconv_r>
 80164e2:	f8d0 a000 	ldr.w	sl, [r0]
 80164e6:	4650      	mov	r0, sl
 80164e8:	f7e9 fe8c 	bl	8000204 <strlen>
 80164ec:	2300      	movs	r3, #0
 80164ee:	930a      	str	r3, [sp, #40]	; 0x28
 80164f0:	6823      	ldr	r3, [r4, #0]
 80164f2:	9305      	str	r3, [sp, #20]
 80164f4:	f8d8 3000 	ldr.w	r3, [r8]
 80164f8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80164fc:	3307      	adds	r3, #7
 80164fe:	f023 0307 	bic.w	r3, r3, #7
 8016502:	f103 0208 	add.w	r2, r3, #8
 8016506:	f8c8 2000 	str.w	r2, [r8]
 801650a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801650e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8016512:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8016516:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801651a:	9307      	str	r3, [sp, #28]
 801651c:	f8cd 8018 	str.w	r8, [sp, #24]
 8016520:	ee08 0a10 	vmov	s16, r0
 8016524:	4b9f      	ldr	r3, [pc, #636]	; (80167a4 <_printf_float+0x2dc>)
 8016526:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801652a:	f04f 32ff 	mov.w	r2, #4294967295
 801652e:	f7ea fb1d 	bl	8000b6c <__aeabi_dcmpun>
 8016532:	bb88      	cbnz	r0, 8016598 <_printf_float+0xd0>
 8016534:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016538:	4b9a      	ldr	r3, [pc, #616]	; (80167a4 <_printf_float+0x2dc>)
 801653a:	f04f 32ff 	mov.w	r2, #4294967295
 801653e:	f7ea faf7 	bl	8000b30 <__aeabi_dcmple>
 8016542:	bb48      	cbnz	r0, 8016598 <_printf_float+0xd0>
 8016544:	2200      	movs	r2, #0
 8016546:	2300      	movs	r3, #0
 8016548:	4640      	mov	r0, r8
 801654a:	4649      	mov	r1, r9
 801654c:	f7ea fae6 	bl	8000b1c <__aeabi_dcmplt>
 8016550:	b110      	cbz	r0, 8016558 <_printf_float+0x90>
 8016552:	232d      	movs	r3, #45	; 0x2d
 8016554:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016558:	4b93      	ldr	r3, [pc, #588]	; (80167a8 <_printf_float+0x2e0>)
 801655a:	4894      	ldr	r0, [pc, #592]	; (80167ac <_printf_float+0x2e4>)
 801655c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8016560:	bf94      	ite	ls
 8016562:	4698      	movls	r8, r3
 8016564:	4680      	movhi	r8, r0
 8016566:	2303      	movs	r3, #3
 8016568:	6123      	str	r3, [r4, #16]
 801656a:	9b05      	ldr	r3, [sp, #20]
 801656c:	f023 0204 	bic.w	r2, r3, #4
 8016570:	6022      	str	r2, [r4, #0]
 8016572:	f04f 0900 	mov.w	r9, #0
 8016576:	9700      	str	r7, [sp, #0]
 8016578:	4633      	mov	r3, r6
 801657a:	aa0b      	add	r2, sp, #44	; 0x2c
 801657c:	4621      	mov	r1, r4
 801657e:	4628      	mov	r0, r5
 8016580:	f000 f9d8 	bl	8016934 <_printf_common>
 8016584:	3001      	adds	r0, #1
 8016586:	f040 8090 	bne.w	80166aa <_printf_float+0x1e2>
 801658a:	f04f 30ff 	mov.w	r0, #4294967295
 801658e:	b00d      	add	sp, #52	; 0x34
 8016590:	ecbd 8b02 	vpop	{d8}
 8016594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016598:	4642      	mov	r2, r8
 801659a:	464b      	mov	r3, r9
 801659c:	4640      	mov	r0, r8
 801659e:	4649      	mov	r1, r9
 80165a0:	f7ea fae4 	bl	8000b6c <__aeabi_dcmpun>
 80165a4:	b140      	cbz	r0, 80165b8 <_printf_float+0xf0>
 80165a6:	464b      	mov	r3, r9
 80165a8:	2b00      	cmp	r3, #0
 80165aa:	bfbc      	itt	lt
 80165ac:	232d      	movlt	r3, #45	; 0x2d
 80165ae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80165b2:	487f      	ldr	r0, [pc, #508]	; (80167b0 <_printf_float+0x2e8>)
 80165b4:	4b7f      	ldr	r3, [pc, #508]	; (80167b4 <_printf_float+0x2ec>)
 80165b6:	e7d1      	b.n	801655c <_printf_float+0x94>
 80165b8:	6863      	ldr	r3, [r4, #4]
 80165ba:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80165be:	9206      	str	r2, [sp, #24]
 80165c0:	1c5a      	adds	r2, r3, #1
 80165c2:	d13f      	bne.n	8016644 <_printf_float+0x17c>
 80165c4:	2306      	movs	r3, #6
 80165c6:	6063      	str	r3, [r4, #4]
 80165c8:	9b05      	ldr	r3, [sp, #20]
 80165ca:	6861      	ldr	r1, [r4, #4]
 80165cc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80165d0:	2300      	movs	r3, #0
 80165d2:	9303      	str	r3, [sp, #12]
 80165d4:	ab0a      	add	r3, sp, #40	; 0x28
 80165d6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80165da:	ab09      	add	r3, sp, #36	; 0x24
 80165dc:	ec49 8b10 	vmov	d0, r8, r9
 80165e0:	9300      	str	r3, [sp, #0]
 80165e2:	6022      	str	r2, [r4, #0]
 80165e4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80165e8:	4628      	mov	r0, r5
 80165ea:	f7ff fecd 	bl	8016388 <__cvt>
 80165ee:	9b06      	ldr	r3, [sp, #24]
 80165f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80165f2:	2b47      	cmp	r3, #71	; 0x47
 80165f4:	4680      	mov	r8, r0
 80165f6:	d108      	bne.n	801660a <_printf_float+0x142>
 80165f8:	1cc8      	adds	r0, r1, #3
 80165fa:	db02      	blt.n	8016602 <_printf_float+0x13a>
 80165fc:	6863      	ldr	r3, [r4, #4]
 80165fe:	4299      	cmp	r1, r3
 8016600:	dd41      	ble.n	8016686 <_printf_float+0x1be>
 8016602:	f1ab 0b02 	sub.w	fp, fp, #2
 8016606:	fa5f fb8b 	uxtb.w	fp, fp
 801660a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801660e:	d820      	bhi.n	8016652 <_printf_float+0x18a>
 8016610:	3901      	subs	r1, #1
 8016612:	465a      	mov	r2, fp
 8016614:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8016618:	9109      	str	r1, [sp, #36]	; 0x24
 801661a:	f7ff ff17 	bl	801644c <__exponent>
 801661e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8016620:	1813      	adds	r3, r2, r0
 8016622:	2a01      	cmp	r2, #1
 8016624:	4681      	mov	r9, r0
 8016626:	6123      	str	r3, [r4, #16]
 8016628:	dc02      	bgt.n	8016630 <_printf_float+0x168>
 801662a:	6822      	ldr	r2, [r4, #0]
 801662c:	07d2      	lsls	r2, r2, #31
 801662e:	d501      	bpl.n	8016634 <_printf_float+0x16c>
 8016630:	3301      	adds	r3, #1
 8016632:	6123      	str	r3, [r4, #16]
 8016634:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8016638:	2b00      	cmp	r3, #0
 801663a:	d09c      	beq.n	8016576 <_printf_float+0xae>
 801663c:	232d      	movs	r3, #45	; 0x2d
 801663e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016642:	e798      	b.n	8016576 <_printf_float+0xae>
 8016644:	9a06      	ldr	r2, [sp, #24]
 8016646:	2a47      	cmp	r2, #71	; 0x47
 8016648:	d1be      	bne.n	80165c8 <_printf_float+0x100>
 801664a:	2b00      	cmp	r3, #0
 801664c:	d1bc      	bne.n	80165c8 <_printf_float+0x100>
 801664e:	2301      	movs	r3, #1
 8016650:	e7b9      	b.n	80165c6 <_printf_float+0xfe>
 8016652:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8016656:	d118      	bne.n	801668a <_printf_float+0x1c2>
 8016658:	2900      	cmp	r1, #0
 801665a:	6863      	ldr	r3, [r4, #4]
 801665c:	dd0b      	ble.n	8016676 <_printf_float+0x1ae>
 801665e:	6121      	str	r1, [r4, #16]
 8016660:	b913      	cbnz	r3, 8016668 <_printf_float+0x1a0>
 8016662:	6822      	ldr	r2, [r4, #0]
 8016664:	07d0      	lsls	r0, r2, #31
 8016666:	d502      	bpl.n	801666e <_printf_float+0x1a6>
 8016668:	3301      	adds	r3, #1
 801666a:	440b      	add	r3, r1
 801666c:	6123      	str	r3, [r4, #16]
 801666e:	65a1      	str	r1, [r4, #88]	; 0x58
 8016670:	f04f 0900 	mov.w	r9, #0
 8016674:	e7de      	b.n	8016634 <_printf_float+0x16c>
 8016676:	b913      	cbnz	r3, 801667e <_printf_float+0x1b6>
 8016678:	6822      	ldr	r2, [r4, #0]
 801667a:	07d2      	lsls	r2, r2, #31
 801667c:	d501      	bpl.n	8016682 <_printf_float+0x1ba>
 801667e:	3302      	adds	r3, #2
 8016680:	e7f4      	b.n	801666c <_printf_float+0x1a4>
 8016682:	2301      	movs	r3, #1
 8016684:	e7f2      	b.n	801666c <_printf_float+0x1a4>
 8016686:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801668a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801668c:	4299      	cmp	r1, r3
 801668e:	db05      	blt.n	801669c <_printf_float+0x1d4>
 8016690:	6823      	ldr	r3, [r4, #0]
 8016692:	6121      	str	r1, [r4, #16]
 8016694:	07d8      	lsls	r0, r3, #31
 8016696:	d5ea      	bpl.n	801666e <_printf_float+0x1a6>
 8016698:	1c4b      	adds	r3, r1, #1
 801669a:	e7e7      	b.n	801666c <_printf_float+0x1a4>
 801669c:	2900      	cmp	r1, #0
 801669e:	bfd4      	ite	le
 80166a0:	f1c1 0202 	rsble	r2, r1, #2
 80166a4:	2201      	movgt	r2, #1
 80166a6:	4413      	add	r3, r2
 80166a8:	e7e0      	b.n	801666c <_printf_float+0x1a4>
 80166aa:	6823      	ldr	r3, [r4, #0]
 80166ac:	055a      	lsls	r2, r3, #21
 80166ae:	d407      	bmi.n	80166c0 <_printf_float+0x1f8>
 80166b0:	6923      	ldr	r3, [r4, #16]
 80166b2:	4642      	mov	r2, r8
 80166b4:	4631      	mov	r1, r6
 80166b6:	4628      	mov	r0, r5
 80166b8:	47b8      	blx	r7
 80166ba:	3001      	adds	r0, #1
 80166bc:	d12c      	bne.n	8016718 <_printf_float+0x250>
 80166be:	e764      	b.n	801658a <_printf_float+0xc2>
 80166c0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80166c4:	f240 80e0 	bls.w	8016888 <_printf_float+0x3c0>
 80166c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80166cc:	2200      	movs	r2, #0
 80166ce:	2300      	movs	r3, #0
 80166d0:	f7ea fa1a 	bl	8000b08 <__aeabi_dcmpeq>
 80166d4:	2800      	cmp	r0, #0
 80166d6:	d034      	beq.n	8016742 <_printf_float+0x27a>
 80166d8:	4a37      	ldr	r2, [pc, #220]	; (80167b8 <_printf_float+0x2f0>)
 80166da:	2301      	movs	r3, #1
 80166dc:	4631      	mov	r1, r6
 80166de:	4628      	mov	r0, r5
 80166e0:	47b8      	blx	r7
 80166e2:	3001      	adds	r0, #1
 80166e4:	f43f af51 	beq.w	801658a <_printf_float+0xc2>
 80166e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80166ec:	429a      	cmp	r2, r3
 80166ee:	db02      	blt.n	80166f6 <_printf_float+0x22e>
 80166f0:	6823      	ldr	r3, [r4, #0]
 80166f2:	07d8      	lsls	r0, r3, #31
 80166f4:	d510      	bpl.n	8016718 <_printf_float+0x250>
 80166f6:	ee18 3a10 	vmov	r3, s16
 80166fa:	4652      	mov	r2, sl
 80166fc:	4631      	mov	r1, r6
 80166fe:	4628      	mov	r0, r5
 8016700:	47b8      	blx	r7
 8016702:	3001      	adds	r0, #1
 8016704:	f43f af41 	beq.w	801658a <_printf_float+0xc2>
 8016708:	f04f 0800 	mov.w	r8, #0
 801670c:	f104 091a 	add.w	r9, r4, #26
 8016710:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016712:	3b01      	subs	r3, #1
 8016714:	4543      	cmp	r3, r8
 8016716:	dc09      	bgt.n	801672c <_printf_float+0x264>
 8016718:	6823      	ldr	r3, [r4, #0]
 801671a:	079b      	lsls	r3, r3, #30
 801671c:	f100 8105 	bmi.w	801692a <_printf_float+0x462>
 8016720:	68e0      	ldr	r0, [r4, #12]
 8016722:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016724:	4298      	cmp	r0, r3
 8016726:	bfb8      	it	lt
 8016728:	4618      	movlt	r0, r3
 801672a:	e730      	b.n	801658e <_printf_float+0xc6>
 801672c:	2301      	movs	r3, #1
 801672e:	464a      	mov	r2, r9
 8016730:	4631      	mov	r1, r6
 8016732:	4628      	mov	r0, r5
 8016734:	47b8      	blx	r7
 8016736:	3001      	adds	r0, #1
 8016738:	f43f af27 	beq.w	801658a <_printf_float+0xc2>
 801673c:	f108 0801 	add.w	r8, r8, #1
 8016740:	e7e6      	b.n	8016710 <_printf_float+0x248>
 8016742:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016744:	2b00      	cmp	r3, #0
 8016746:	dc39      	bgt.n	80167bc <_printf_float+0x2f4>
 8016748:	4a1b      	ldr	r2, [pc, #108]	; (80167b8 <_printf_float+0x2f0>)
 801674a:	2301      	movs	r3, #1
 801674c:	4631      	mov	r1, r6
 801674e:	4628      	mov	r0, r5
 8016750:	47b8      	blx	r7
 8016752:	3001      	adds	r0, #1
 8016754:	f43f af19 	beq.w	801658a <_printf_float+0xc2>
 8016758:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801675c:	4313      	orrs	r3, r2
 801675e:	d102      	bne.n	8016766 <_printf_float+0x29e>
 8016760:	6823      	ldr	r3, [r4, #0]
 8016762:	07d9      	lsls	r1, r3, #31
 8016764:	d5d8      	bpl.n	8016718 <_printf_float+0x250>
 8016766:	ee18 3a10 	vmov	r3, s16
 801676a:	4652      	mov	r2, sl
 801676c:	4631      	mov	r1, r6
 801676e:	4628      	mov	r0, r5
 8016770:	47b8      	blx	r7
 8016772:	3001      	adds	r0, #1
 8016774:	f43f af09 	beq.w	801658a <_printf_float+0xc2>
 8016778:	f04f 0900 	mov.w	r9, #0
 801677c:	f104 0a1a 	add.w	sl, r4, #26
 8016780:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016782:	425b      	negs	r3, r3
 8016784:	454b      	cmp	r3, r9
 8016786:	dc01      	bgt.n	801678c <_printf_float+0x2c4>
 8016788:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801678a:	e792      	b.n	80166b2 <_printf_float+0x1ea>
 801678c:	2301      	movs	r3, #1
 801678e:	4652      	mov	r2, sl
 8016790:	4631      	mov	r1, r6
 8016792:	4628      	mov	r0, r5
 8016794:	47b8      	blx	r7
 8016796:	3001      	adds	r0, #1
 8016798:	f43f aef7 	beq.w	801658a <_printf_float+0xc2>
 801679c:	f109 0901 	add.w	r9, r9, #1
 80167a0:	e7ee      	b.n	8016780 <_printf_float+0x2b8>
 80167a2:	bf00      	nop
 80167a4:	7fefffff 	.word	0x7fefffff
 80167a8:	0801dd90 	.word	0x0801dd90
 80167ac:	0801dd94 	.word	0x0801dd94
 80167b0:	0801dd9c 	.word	0x0801dd9c
 80167b4:	0801dd98 	.word	0x0801dd98
 80167b8:	0801e161 	.word	0x0801e161
 80167bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80167be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80167c0:	429a      	cmp	r2, r3
 80167c2:	bfa8      	it	ge
 80167c4:	461a      	movge	r2, r3
 80167c6:	2a00      	cmp	r2, #0
 80167c8:	4691      	mov	r9, r2
 80167ca:	dc37      	bgt.n	801683c <_printf_float+0x374>
 80167cc:	f04f 0b00 	mov.w	fp, #0
 80167d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80167d4:	f104 021a 	add.w	r2, r4, #26
 80167d8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80167da:	9305      	str	r3, [sp, #20]
 80167dc:	eba3 0309 	sub.w	r3, r3, r9
 80167e0:	455b      	cmp	r3, fp
 80167e2:	dc33      	bgt.n	801684c <_printf_float+0x384>
 80167e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80167e8:	429a      	cmp	r2, r3
 80167ea:	db3b      	blt.n	8016864 <_printf_float+0x39c>
 80167ec:	6823      	ldr	r3, [r4, #0]
 80167ee:	07da      	lsls	r2, r3, #31
 80167f0:	d438      	bmi.n	8016864 <_printf_float+0x39c>
 80167f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80167f4:	9b05      	ldr	r3, [sp, #20]
 80167f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80167f8:	1ad3      	subs	r3, r2, r3
 80167fa:	eba2 0901 	sub.w	r9, r2, r1
 80167fe:	4599      	cmp	r9, r3
 8016800:	bfa8      	it	ge
 8016802:	4699      	movge	r9, r3
 8016804:	f1b9 0f00 	cmp.w	r9, #0
 8016808:	dc35      	bgt.n	8016876 <_printf_float+0x3ae>
 801680a:	f04f 0800 	mov.w	r8, #0
 801680e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016812:	f104 0a1a 	add.w	sl, r4, #26
 8016816:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801681a:	1a9b      	subs	r3, r3, r2
 801681c:	eba3 0309 	sub.w	r3, r3, r9
 8016820:	4543      	cmp	r3, r8
 8016822:	f77f af79 	ble.w	8016718 <_printf_float+0x250>
 8016826:	2301      	movs	r3, #1
 8016828:	4652      	mov	r2, sl
 801682a:	4631      	mov	r1, r6
 801682c:	4628      	mov	r0, r5
 801682e:	47b8      	blx	r7
 8016830:	3001      	adds	r0, #1
 8016832:	f43f aeaa 	beq.w	801658a <_printf_float+0xc2>
 8016836:	f108 0801 	add.w	r8, r8, #1
 801683a:	e7ec      	b.n	8016816 <_printf_float+0x34e>
 801683c:	4613      	mov	r3, r2
 801683e:	4631      	mov	r1, r6
 8016840:	4642      	mov	r2, r8
 8016842:	4628      	mov	r0, r5
 8016844:	47b8      	blx	r7
 8016846:	3001      	adds	r0, #1
 8016848:	d1c0      	bne.n	80167cc <_printf_float+0x304>
 801684a:	e69e      	b.n	801658a <_printf_float+0xc2>
 801684c:	2301      	movs	r3, #1
 801684e:	4631      	mov	r1, r6
 8016850:	4628      	mov	r0, r5
 8016852:	9205      	str	r2, [sp, #20]
 8016854:	47b8      	blx	r7
 8016856:	3001      	adds	r0, #1
 8016858:	f43f ae97 	beq.w	801658a <_printf_float+0xc2>
 801685c:	9a05      	ldr	r2, [sp, #20]
 801685e:	f10b 0b01 	add.w	fp, fp, #1
 8016862:	e7b9      	b.n	80167d8 <_printf_float+0x310>
 8016864:	ee18 3a10 	vmov	r3, s16
 8016868:	4652      	mov	r2, sl
 801686a:	4631      	mov	r1, r6
 801686c:	4628      	mov	r0, r5
 801686e:	47b8      	blx	r7
 8016870:	3001      	adds	r0, #1
 8016872:	d1be      	bne.n	80167f2 <_printf_float+0x32a>
 8016874:	e689      	b.n	801658a <_printf_float+0xc2>
 8016876:	9a05      	ldr	r2, [sp, #20]
 8016878:	464b      	mov	r3, r9
 801687a:	4442      	add	r2, r8
 801687c:	4631      	mov	r1, r6
 801687e:	4628      	mov	r0, r5
 8016880:	47b8      	blx	r7
 8016882:	3001      	adds	r0, #1
 8016884:	d1c1      	bne.n	801680a <_printf_float+0x342>
 8016886:	e680      	b.n	801658a <_printf_float+0xc2>
 8016888:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801688a:	2a01      	cmp	r2, #1
 801688c:	dc01      	bgt.n	8016892 <_printf_float+0x3ca>
 801688e:	07db      	lsls	r3, r3, #31
 8016890:	d538      	bpl.n	8016904 <_printf_float+0x43c>
 8016892:	2301      	movs	r3, #1
 8016894:	4642      	mov	r2, r8
 8016896:	4631      	mov	r1, r6
 8016898:	4628      	mov	r0, r5
 801689a:	47b8      	blx	r7
 801689c:	3001      	adds	r0, #1
 801689e:	f43f ae74 	beq.w	801658a <_printf_float+0xc2>
 80168a2:	ee18 3a10 	vmov	r3, s16
 80168a6:	4652      	mov	r2, sl
 80168a8:	4631      	mov	r1, r6
 80168aa:	4628      	mov	r0, r5
 80168ac:	47b8      	blx	r7
 80168ae:	3001      	adds	r0, #1
 80168b0:	f43f ae6b 	beq.w	801658a <_printf_float+0xc2>
 80168b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80168b8:	2200      	movs	r2, #0
 80168ba:	2300      	movs	r3, #0
 80168bc:	f7ea f924 	bl	8000b08 <__aeabi_dcmpeq>
 80168c0:	b9d8      	cbnz	r0, 80168fa <_printf_float+0x432>
 80168c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80168c4:	f108 0201 	add.w	r2, r8, #1
 80168c8:	3b01      	subs	r3, #1
 80168ca:	4631      	mov	r1, r6
 80168cc:	4628      	mov	r0, r5
 80168ce:	47b8      	blx	r7
 80168d0:	3001      	adds	r0, #1
 80168d2:	d10e      	bne.n	80168f2 <_printf_float+0x42a>
 80168d4:	e659      	b.n	801658a <_printf_float+0xc2>
 80168d6:	2301      	movs	r3, #1
 80168d8:	4652      	mov	r2, sl
 80168da:	4631      	mov	r1, r6
 80168dc:	4628      	mov	r0, r5
 80168de:	47b8      	blx	r7
 80168e0:	3001      	adds	r0, #1
 80168e2:	f43f ae52 	beq.w	801658a <_printf_float+0xc2>
 80168e6:	f108 0801 	add.w	r8, r8, #1
 80168ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80168ec:	3b01      	subs	r3, #1
 80168ee:	4543      	cmp	r3, r8
 80168f0:	dcf1      	bgt.n	80168d6 <_printf_float+0x40e>
 80168f2:	464b      	mov	r3, r9
 80168f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80168f8:	e6dc      	b.n	80166b4 <_printf_float+0x1ec>
 80168fa:	f04f 0800 	mov.w	r8, #0
 80168fe:	f104 0a1a 	add.w	sl, r4, #26
 8016902:	e7f2      	b.n	80168ea <_printf_float+0x422>
 8016904:	2301      	movs	r3, #1
 8016906:	4642      	mov	r2, r8
 8016908:	e7df      	b.n	80168ca <_printf_float+0x402>
 801690a:	2301      	movs	r3, #1
 801690c:	464a      	mov	r2, r9
 801690e:	4631      	mov	r1, r6
 8016910:	4628      	mov	r0, r5
 8016912:	47b8      	blx	r7
 8016914:	3001      	adds	r0, #1
 8016916:	f43f ae38 	beq.w	801658a <_printf_float+0xc2>
 801691a:	f108 0801 	add.w	r8, r8, #1
 801691e:	68e3      	ldr	r3, [r4, #12]
 8016920:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8016922:	1a5b      	subs	r3, r3, r1
 8016924:	4543      	cmp	r3, r8
 8016926:	dcf0      	bgt.n	801690a <_printf_float+0x442>
 8016928:	e6fa      	b.n	8016720 <_printf_float+0x258>
 801692a:	f04f 0800 	mov.w	r8, #0
 801692e:	f104 0919 	add.w	r9, r4, #25
 8016932:	e7f4      	b.n	801691e <_printf_float+0x456>

08016934 <_printf_common>:
 8016934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016938:	4616      	mov	r6, r2
 801693a:	4699      	mov	r9, r3
 801693c:	688a      	ldr	r2, [r1, #8]
 801693e:	690b      	ldr	r3, [r1, #16]
 8016940:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8016944:	4293      	cmp	r3, r2
 8016946:	bfb8      	it	lt
 8016948:	4613      	movlt	r3, r2
 801694a:	6033      	str	r3, [r6, #0]
 801694c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8016950:	4607      	mov	r7, r0
 8016952:	460c      	mov	r4, r1
 8016954:	b10a      	cbz	r2, 801695a <_printf_common+0x26>
 8016956:	3301      	adds	r3, #1
 8016958:	6033      	str	r3, [r6, #0]
 801695a:	6823      	ldr	r3, [r4, #0]
 801695c:	0699      	lsls	r1, r3, #26
 801695e:	bf42      	ittt	mi
 8016960:	6833      	ldrmi	r3, [r6, #0]
 8016962:	3302      	addmi	r3, #2
 8016964:	6033      	strmi	r3, [r6, #0]
 8016966:	6825      	ldr	r5, [r4, #0]
 8016968:	f015 0506 	ands.w	r5, r5, #6
 801696c:	d106      	bne.n	801697c <_printf_common+0x48>
 801696e:	f104 0a19 	add.w	sl, r4, #25
 8016972:	68e3      	ldr	r3, [r4, #12]
 8016974:	6832      	ldr	r2, [r6, #0]
 8016976:	1a9b      	subs	r3, r3, r2
 8016978:	42ab      	cmp	r3, r5
 801697a:	dc26      	bgt.n	80169ca <_printf_common+0x96>
 801697c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8016980:	1e13      	subs	r3, r2, #0
 8016982:	6822      	ldr	r2, [r4, #0]
 8016984:	bf18      	it	ne
 8016986:	2301      	movne	r3, #1
 8016988:	0692      	lsls	r2, r2, #26
 801698a:	d42b      	bmi.n	80169e4 <_printf_common+0xb0>
 801698c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8016990:	4649      	mov	r1, r9
 8016992:	4638      	mov	r0, r7
 8016994:	47c0      	blx	r8
 8016996:	3001      	adds	r0, #1
 8016998:	d01e      	beq.n	80169d8 <_printf_common+0xa4>
 801699a:	6823      	ldr	r3, [r4, #0]
 801699c:	68e5      	ldr	r5, [r4, #12]
 801699e:	6832      	ldr	r2, [r6, #0]
 80169a0:	f003 0306 	and.w	r3, r3, #6
 80169a4:	2b04      	cmp	r3, #4
 80169a6:	bf08      	it	eq
 80169a8:	1aad      	subeq	r5, r5, r2
 80169aa:	68a3      	ldr	r3, [r4, #8]
 80169ac:	6922      	ldr	r2, [r4, #16]
 80169ae:	bf0c      	ite	eq
 80169b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80169b4:	2500      	movne	r5, #0
 80169b6:	4293      	cmp	r3, r2
 80169b8:	bfc4      	itt	gt
 80169ba:	1a9b      	subgt	r3, r3, r2
 80169bc:	18ed      	addgt	r5, r5, r3
 80169be:	2600      	movs	r6, #0
 80169c0:	341a      	adds	r4, #26
 80169c2:	42b5      	cmp	r5, r6
 80169c4:	d11a      	bne.n	80169fc <_printf_common+0xc8>
 80169c6:	2000      	movs	r0, #0
 80169c8:	e008      	b.n	80169dc <_printf_common+0xa8>
 80169ca:	2301      	movs	r3, #1
 80169cc:	4652      	mov	r2, sl
 80169ce:	4649      	mov	r1, r9
 80169d0:	4638      	mov	r0, r7
 80169d2:	47c0      	blx	r8
 80169d4:	3001      	adds	r0, #1
 80169d6:	d103      	bne.n	80169e0 <_printf_common+0xac>
 80169d8:	f04f 30ff 	mov.w	r0, #4294967295
 80169dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80169e0:	3501      	adds	r5, #1
 80169e2:	e7c6      	b.n	8016972 <_printf_common+0x3e>
 80169e4:	18e1      	adds	r1, r4, r3
 80169e6:	1c5a      	adds	r2, r3, #1
 80169e8:	2030      	movs	r0, #48	; 0x30
 80169ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80169ee:	4422      	add	r2, r4
 80169f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80169f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80169f8:	3302      	adds	r3, #2
 80169fa:	e7c7      	b.n	801698c <_printf_common+0x58>
 80169fc:	2301      	movs	r3, #1
 80169fe:	4622      	mov	r2, r4
 8016a00:	4649      	mov	r1, r9
 8016a02:	4638      	mov	r0, r7
 8016a04:	47c0      	blx	r8
 8016a06:	3001      	adds	r0, #1
 8016a08:	d0e6      	beq.n	80169d8 <_printf_common+0xa4>
 8016a0a:	3601      	adds	r6, #1
 8016a0c:	e7d9      	b.n	80169c2 <_printf_common+0x8e>
	...

08016a10 <_printf_i>:
 8016a10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016a14:	460c      	mov	r4, r1
 8016a16:	4691      	mov	r9, r2
 8016a18:	7e27      	ldrb	r7, [r4, #24]
 8016a1a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8016a1c:	2f78      	cmp	r7, #120	; 0x78
 8016a1e:	4680      	mov	r8, r0
 8016a20:	469a      	mov	sl, r3
 8016a22:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8016a26:	d807      	bhi.n	8016a38 <_printf_i+0x28>
 8016a28:	2f62      	cmp	r7, #98	; 0x62
 8016a2a:	d80a      	bhi.n	8016a42 <_printf_i+0x32>
 8016a2c:	2f00      	cmp	r7, #0
 8016a2e:	f000 80d8 	beq.w	8016be2 <_printf_i+0x1d2>
 8016a32:	2f58      	cmp	r7, #88	; 0x58
 8016a34:	f000 80a3 	beq.w	8016b7e <_printf_i+0x16e>
 8016a38:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8016a3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8016a40:	e03a      	b.n	8016ab8 <_printf_i+0xa8>
 8016a42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8016a46:	2b15      	cmp	r3, #21
 8016a48:	d8f6      	bhi.n	8016a38 <_printf_i+0x28>
 8016a4a:	a001      	add	r0, pc, #4	; (adr r0, 8016a50 <_printf_i+0x40>)
 8016a4c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8016a50:	08016aa9 	.word	0x08016aa9
 8016a54:	08016abd 	.word	0x08016abd
 8016a58:	08016a39 	.word	0x08016a39
 8016a5c:	08016a39 	.word	0x08016a39
 8016a60:	08016a39 	.word	0x08016a39
 8016a64:	08016a39 	.word	0x08016a39
 8016a68:	08016abd 	.word	0x08016abd
 8016a6c:	08016a39 	.word	0x08016a39
 8016a70:	08016a39 	.word	0x08016a39
 8016a74:	08016a39 	.word	0x08016a39
 8016a78:	08016a39 	.word	0x08016a39
 8016a7c:	08016bc9 	.word	0x08016bc9
 8016a80:	08016aed 	.word	0x08016aed
 8016a84:	08016bab 	.word	0x08016bab
 8016a88:	08016a39 	.word	0x08016a39
 8016a8c:	08016a39 	.word	0x08016a39
 8016a90:	08016beb 	.word	0x08016beb
 8016a94:	08016a39 	.word	0x08016a39
 8016a98:	08016aed 	.word	0x08016aed
 8016a9c:	08016a39 	.word	0x08016a39
 8016aa0:	08016a39 	.word	0x08016a39
 8016aa4:	08016bb3 	.word	0x08016bb3
 8016aa8:	680b      	ldr	r3, [r1, #0]
 8016aaa:	1d1a      	adds	r2, r3, #4
 8016aac:	681b      	ldr	r3, [r3, #0]
 8016aae:	600a      	str	r2, [r1, #0]
 8016ab0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8016ab4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8016ab8:	2301      	movs	r3, #1
 8016aba:	e0a3      	b.n	8016c04 <_printf_i+0x1f4>
 8016abc:	6825      	ldr	r5, [r4, #0]
 8016abe:	6808      	ldr	r0, [r1, #0]
 8016ac0:	062e      	lsls	r6, r5, #24
 8016ac2:	f100 0304 	add.w	r3, r0, #4
 8016ac6:	d50a      	bpl.n	8016ade <_printf_i+0xce>
 8016ac8:	6805      	ldr	r5, [r0, #0]
 8016aca:	600b      	str	r3, [r1, #0]
 8016acc:	2d00      	cmp	r5, #0
 8016ace:	da03      	bge.n	8016ad8 <_printf_i+0xc8>
 8016ad0:	232d      	movs	r3, #45	; 0x2d
 8016ad2:	426d      	negs	r5, r5
 8016ad4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016ad8:	485e      	ldr	r0, [pc, #376]	; (8016c54 <_printf_i+0x244>)
 8016ada:	230a      	movs	r3, #10
 8016adc:	e019      	b.n	8016b12 <_printf_i+0x102>
 8016ade:	f015 0f40 	tst.w	r5, #64	; 0x40
 8016ae2:	6805      	ldr	r5, [r0, #0]
 8016ae4:	600b      	str	r3, [r1, #0]
 8016ae6:	bf18      	it	ne
 8016ae8:	b22d      	sxthne	r5, r5
 8016aea:	e7ef      	b.n	8016acc <_printf_i+0xbc>
 8016aec:	680b      	ldr	r3, [r1, #0]
 8016aee:	6825      	ldr	r5, [r4, #0]
 8016af0:	1d18      	adds	r0, r3, #4
 8016af2:	6008      	str	r0, [r1, #0]
 8016af4:	0628      	lsls	r0, r5, #24
 8016af6:	d501      	bpl.n	8016afc <_printf_i+0xec>
 8016af8:	681d      	ldr	r5, [r3, #0]
 8016afa:	e002      	b.n	8016b02 <_printf_i+0xf2>
 8016afc:	0669      	lsls	r1, r5, #25
 8016afe:	d5fb      	bpl.n	8016af8 <_printf_i+0xe8>
 8016b00:	881d      	ldrh	r5, [r3, #0]
 8016b02:	4854      	ldr	r0, [pc, #336]	; (8016c54 <_printf_i+0x244>)
 8016b04:	2f6f      	cmp	r7, #111	; 0x6f
 8016b06:	bf0c      	ite	eq
 8016b08:	2308      	moveq	r3, #8
 8016b0a:	230a      	movne	r3, #10
 8016b0c:	2100      	movs	r1, #0
 8016b0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8016b12:	6866      	ldr	r6, [r4, #4]
 8016b14:	60a6      	str	r6, [r4, #8]
 8016b16:	2e00      	cmp	r6, #0
 8016b18:	bfa2      	ittt	ge
 8016b1a:	6821      	ldrge	r1, [r4, #0]
 8016b1c:	f021 0104 	bicge.w	r1, r1, #4
 8016b20:	6021      	strge	r1, [r4, #0]
 8016b22:	b90d      	cbnz	r5, 8016b28 <_printf_i+0x118>
 8016b24:	2e00      	cmp	r6, #0
 8016b26:	d04d      	beq.n	8016bc4 <_printf_i+0x1b4>
 8016b28:	4616      	mov	r6, r2
 8016b2a:	fbb5 f1f3 	udiv	r1, r5, r3
 8016b2e:	fb03 5711 	mls	r7, r3, r1, r5
 8016b32:	5dc7      	ldrb	r7, [r0, r7]
 8016b34:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8016b38:	462f      	mov	r7, r5
 8016b3a:	42bb      	cmp	r3, r7
 8016b3c:	460d      	mov	r5, r1
 8016b3e:	d9f4      	bls.n	8016b2a <_printf_i+0x11a>
 8016b40:	2b08      	cmp	r3, #8
 8016b42:	d10b      	bne.n	8016b5c <_printf_i+0x14c>
 8016b44:	6823      	ldr	r3, [r4, #0]
 8016b46:	07df      	lsls	r7, r3, #31
 8016b48:	d508      	bpl.n	8016b5c <_printf_i+0x14c>
 8016b4a:	6923      	ldr	r3, [r4, #16]
 8016b4c:	6861      	ldr	r1, [r4, #4]
 8016b4e:	4299      	cmp	r1, r3
 8016b50:	bfde      	ittt	le
 8016b52:	2330      	movle	r3, #48	; 0x30
 8016b54:	f806 3c01 	strble.w	r3, [r6, #-1]
 8016b58:	f106 36ff 	addle.w	r6, r6, #4294967295
 8016b5c:	1b92      	subs	r2, r2, r6
 8016b5e:	6122      	str	r2, [r4, #16]
 8016b60:	f8cd a000 	str.w	sl, [sp]
 8016b64:	464b      	mov	r3, r9
 8016b66:	aa03      	add	r2, sp, #12
 8016b68:	4621      	mov	r1, r4
 8016b6a:	4640      	mov	r0, r8
 8016b6c:	f7ff fee2 	bl	8016934 <_printf_common>
 8016b70:	3001      	adds	r0, #1
 8016b72:	d14c      	bne.n	8016c0e <_printf_i+0x1fe>
 8016b74:	f04f 30ff 	mov.w	r0, #4294967295
 8016b78:	b004      	add	sp, #16
 8016b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016b7e:	4835      	ldr	r0, [pc, #212]	; (8016c54 <_printf_i+0x244>)
 8016b80:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8016b84:	6823      	ldr	r3, [r4, #0]
 8016b86:	680e      	ldr	r6, [r1, #0]
 8016b88:	061f      	lsls	r7, r3, #24
 8016b8a:	f856 5b04 	ldr.w	r5, [r6], #4
 8016b8e:	600e      	str	r6, [r1, #0]
 8016b90:	d514      	bpl.n	8016bbc <_printf_i+0x1ac>
 8016b92:	07d9      	lsls	r1, r3, #31
 8016b94:	bf44      	itt	mi
 8016b96:	f043 0320 	orrmi.w	r3, r3, #32
 8016b9a:	6023      	strmi	r3, [r4, #0]
 8016b9c:	b91d      	cbnz	r5, 8016ba6 <_printf_i+0x196>
 8016b9e:	6823      	ldr	r3, [r4, #0]
 8016ba0:	f023 0320 	bic.w	r3, r3, #32
 8016ba4:	6023      	str	r3, [r4, #0]
 8016ba6:	2310      	movs	r3, #16
 8016ba8:	e7b0      	b.n	8016b0c <_printf_i+0xfc>
 8016baa:	6823      	ldr	r3, [r4, #0]
 8016bac:	f043 0320 	orr.w	r3, r3, #32
 8016bb0:	6023      	str	r3, [r4, #0]
 8016bb2:	2378      	movs	r3, #120	; 0x78
 8016bb4:	4828      	ldr	r0, [pc, #160]	; (8016c58 <_printf_i+0x248>)
 8016bb6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8016bba:	e7e3      	b.n	8016b84 <_printf_i+0x174>
 8016bbc:	065e      	lsls	r6, r3, #25
 8016bbe:	bf48      	it	mi
 8016bc0:	b2ad      	uxthmi	r5, r5
 8016bc2:	e7e6      	b.n	8016b92 <_printf_i+0x182>
 8016bc4:	4616      	mov	r6, r2
 8016bc6:	e7bb      	b.n	8016b40 <_printf_i+0x130>
 8016bc8:	680b      	ldr	r3, [r1, #0]
 8016bca:	6826      	ldr	r6, [r4, #0]
 8016bcc:	6960      	ldr	r0, [r4, #20]
 8016bce:	1d1d      	adds	r5, r3, #4
 8016bd0:	600d      	str	r5, [r1, #0]
 8016bd2:	0635      	lsls	r5, r6, #24
 8016bd4:	681b      	ldr	r3, [r3, #0]
 8016bd6:	d501      	bpl.n	8016bdc <_printf_i+0x1cc>
 8016bd8:	6018      	str	r0, [r3, #0]
 8016bda:	e002      	b.n	8016be2 <_printf_i+0x1d2>
 8016bdc:	0671      	lsls	r1, r6, #25
 8016bde:	d5fb      	bpl.n	8016bd8 <_printf_i+0x1c8>
 8016be0:	8018      	strh	r0, [r3, #0]
 8016be2:	2300      	movs	r3, #0
 8016be4:	6123      	str	r3, [r4, #16]
 8016be6:	4616      	mov	r6, r2
 8016be8:	e7ba      	b.n	8016b60 <_printf_i+0x150>
 8016bea:	680b      	ldr	r3, [r1, #0]
 8016bec:	1d1a      	adds	r2, r3, #4
 8016bee:	600a      	str	r2, [r1, #0]
 8016bf0:	681e      	ldr	r6, [r3, #0]
 8016bf2:	6862      	ldr	r2, [r4, #4]
 8016bf4:	2100      	movs	r1, #0
 8016bf6:	4630      	mov	r0, r6
 8016bf8:	f7e9 fb12 	bl	8000220 <memchr>
 8016bfc:	b108      	cbz	r0, 8016c02 <_printf_i+0x1f2>
 8016bfe:	1b80      	subs	r0, r0, r6
 8016c00:	6060      	str	r0, [r4, #4]
 8016c02:	6863      	ldr	r3, [r4, #4]
 8016c04:	6123      	str	r3, [r4, #16]
 8016c06:	2300      	movs	r3, #0
 8016c08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016c0c:	e7a8      	b.n	8016b60 <_printf_i+0x150>
 8016c0e:	6923      	ldr	r3, [r4, #16]
 8016c10:	4632      	mov	r2, r6
 8016c12:	4649      	mov	r1, r9
 8016c14:	4640      	mov	r0, r8
 8016c16:	47d0      	blx	sl
 8016c18:	3001      	adds	r0, #1
 8016c1a:	d0ab      	beq.n	8016b74 <_printf_i+0x164>
 8016c1c:	6823      	ldr	r3, [r4, #0]
 8016c1e:	079b      	lsls	r3, r3, #30
 8016c20:	d413      	bmi.n	8016c4a <_printf_i+0x23a>
 8016c22:	68e0      	ldr	r0, [r4, #12]
 8016c24:	9b03      	ldr	r3, [sp, #12]
 8016c26:	4298      	cmp	r0, r3
 8016c28:	bfb8      	it	lt
 8016c2a:	4618      	movlt	r0, r3
 8016c2c:	e7a4      	b.n	8016b78 <_printf_i+0x168>
 8016c2e:	2301      	movs	r3, #1
 8016c30:	4632      	mov	r2, r6
 8016c32:	4649      	mov	r1, r9
 8016c34:	4640      	mov	r0, r8
 8016c36:	47d0      	blx	sl
 8016c38:	3001      	adds	r0, #1
 8016c3a:	d09b      	beq.n	8016b74 <_printf_i+0x164>
 8016c3c:	3501      	adds	r5, #1
 8016c3e:	68e3      	ldr	r3, [r4, #12]
 8016c40:	9903      	ldr	r1, [sp, #12]
 8016c42:	1a5b      	subs	r3, r3, r1
 8016c44:	42ab      	cmp	r3, r5
 8016c46:	dcf2      	bgt.n	8016c2e <_printf_i+0x21e>
 8016c48:	e7eb      	b.n	8016c22 <_printf_i+0x212>
 8016c4a:	2500      	movs	r5, #0
 8016c4c:	f104 0619 	add.w	r6, r4, #25
 8016c50:	e7f5      	b.n	8016c3e <_printf_i+0x22e>
 8016c52:	bf00      	nop
 8016c54:	0801dda0 	.word	0x0801dda0
 8016c58:	0801ddb1 	.word	0x0801ddb1

08016c5c <_scanf_float>:
 8016c5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c60:	b087      	sub	sp, #28
 8016c62:	4617      	mov	r7, r2
 8016c64:	9303      	str	r3, [sp, #12]
 8016c66:	688b      	ldr	r3, [r1, #8]
 8016c68:	1e5a      	subs	r2, r3, #1
 8016c6a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8016c6e:	bf83      	ittte	hi
 8016c70:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8016c74:	195b      	addhi	r3, r3, r5
 8016c76:	9302      	strhi	r3, [sp, #8]
 8016c78:	2300      	movls	r3, #0
 8016c7a:	bf86      	itte	hi
 8016c7c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8016c80:	608b      	strhi	r3, [r1, #8]
 8016c82:	9302      	strls	r3, [sp, #8]
 8016c84:	680b      	ldr	r3, [r1, #0]
 8016c86:	468b      	mov	fp, r1
 8016c88:	2500      	movs	r5, #0
 8016c8a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8016c8e:	f84b 3b1c 	str.w	r3, [fp], #28
 8016c92:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8016c96:	4680      	mov	r8, r0
 8016c98:	460c      	mov	r4, r1
 8016c9a:	465e      	mov	r6, fp
 8016c9c:	46aa      	mov	sl, r5
 8016c9e:	46a9      	mov	r9, r5
 8016ca0:	9501      	str	r5, [sp, #4]
 8016ca2:	68a2      	ldr	r2, [r4, #8]
 8016ca4:	b152      	cbz	r2, 8016cbc <_scanf_float+0x60>
 8016ca6:	683b      	ldr	r3, [r7, #0]
 8016ca8:	781b      	ldrb	r3, [r3, #0]
 8016caa:	2b4e      	cmp	r3, #78	; 0x4e
 8016cac:	d864      	bhi.n	8016d78 <_scanf_float+0x11c>
 8016cae:	2b40      	cmp	r3, #64	; 0x40
 8016cb0:	d83c      	bhi.n	8016d2c <_scanf_float+0xd0>
 8016cb2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8016cb6:	b2c8      	uxtb	r0, r1
 8016cb8:	280e      	cmp	r0, #14
 8016cba:	d93a      	bls.n	8016d32 <_scanf_float+0xd6>
 8016cbc:	f1b9 0f00 	cmp.w	r9, #0
 8016cc0:	d003      	beq.n	8016cca <_scanf_float+0x6e>
 8016cc2:	6823      	ldr	r3, [r4, #0]
 8016cc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8016cc8:	6023      	str	r3, [r4, #0]
 8016cca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016cce:	f1ba 0f01 	cmp.w	sl, #1
 8016cd2:	f200 8113 	bhi.w	8016efc <_scanf_float+0x2a0>
 8016cd6:	455e      	cmp	r6, fp
 8016cd8:	f200 8105 	bhi.w	8016ee6 <_scanf_float+0x28a>
 8016cdc:	2501      	movs	r5, #1
 8016cde:	4628      	mov	r0, r5
 8016ce0:	b007      	add	sp, #28
 8016ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ce6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8016cea:	2a0d      	cmp	r2, #13
 8016cec:	d8e6      	bhi.n	8016cbc <_scanf_float+0x60>
 8016cee:	a101      	add	r1, pc, #4	; (adr r1, 8016cf4 <_scanf_float+0x98>)
 8016cf0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8016cf4:	08016e33 	.word	0x08016e33
 8016cf8:	08016cbd 	.word	0x08016cbd
 8016cfc:	08016cbd 	.word	0x08016cbd
 8016d00:	08016cbd 	.word	0x08016cbd
 8016d04:	08016e93 	.word	0x08016e93
 8016d08:	08016e6b 	.word	0x08016e6b
 8016d0c:	08016cbd 	.word	0x08016cbd
 8016d10:	08016cbd 	.word	0x08016cbd
 8016d14:	08016e41 	.word	0x08016e41
 8016d18:	08016cbd 	.word	0x08016cbd
 8016d1c:	08016cbd 	.word	0x08016cbd
 8016d20:	08016cbd 	.word	0x08016cbd
 8016d24:	08016cbd 	.word	0x08016cbd
 8016d28:	08016df9 	.word	0x08016df9
 8016d2c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8016d30:	e7db      	b.n	8016cea <_scanf_float+0x8e>
 8016d32:	290e      	cmp	r1, #14
 8016d34:	d8c2      	bhi.n	8016cbc <_scanf_float+0x60>
 8016d36:	a001      	add	r0, pc, #4	; (adr r0, 8016d3c <_scanf_float+0xe0>)
 8016d38:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8016d3c:	08016deb 	.word	0x08016deb
 8016d40:	08016cbd 	.word	0x08016cbd
 8016d44:	08016deb 	.word	0x08016deb
 8016d48:	08016e7f 	.word	0x08016e7f
 8016d4c:	08016cbd 	.word	0x08016cbd
 8016d50:	08016d99 	.word	0x08016d99
 8016d54:	08016dd5 	.word	0x08016dd5
 8016d58:	08016dd5 	.word	0x08016dd5
 8016d5c:	08016dd5 	.word	0x08016dd5
 8016d60:	08016dd5 	.word	0x08016dd5
 8016d64:	08016dd5 	.word	0x08016dd5
 8016d68:	08016dd5 	.word	0x08016dd5
 8016d6c:	08016dd5 	.word	0x08016dd5
 8016d70:	08016dd5 	.word	0x08016dd5
 8016d74:	08016dd5 	.word	0x08016dd5
 8016d78:	2b6e      	cmp	r3, #110	; 0x6e
 8016d7a:	d809      	bhi.n	8016d90 <_scanf_float+0x134>
 8016d7c:	2b60      	cmp	r3, #96	; 0x60
 8016d7e:	d8b2      	bhi.n	8016ce6 <_scanf_float+0x8a>
 8016d80:	2b54      	cmp	r3, #84	; 0x54
 8016d82:	d077      	beq.n	8016e74 <_scanf_float+0x218>
 8016d84:	2b59      	cmp	r3, #89	; 0x59
 8016d86:	d199      	bne.n	8016cbc <_scanf_float+0x60>
 8016d88:	2d07      	cmp	r5, #7
 8016d8a:	d197      	bne.n	8016cbc <_scanf_float+0x60>
 8016d8c:	2508      	movs	r5, #8
 8016d8e:	e029      	b.n	8016de4 <_scanf_float+0x188>
 8016d90:	2b74      	cmp	r3, #116	; 0x74
 8016d92:	d06f      	beq.n	8016e74 <_scanf_float+0x218>
 8016d94:	2b79      	cmp	r3, #121	; 0x79
 8016d96:	e7f6      	b.n	8016d86 <_scanf_float+0x12a>
 8016d98:	6821      	ldr	r1, [r4, #0]
 8016d9a:	05c8      	lsls	r0, r1, #23
 8016d9c:	d51a      	bpl.n	8016dd4 <_scanf_float+0x178>
 8016d9e:	9b02      	ldr	r3, [sp, #8]
 8016da0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8016da4:	6021      	str	r1, [r4, #0]
 8016da6:	f109 0901 	add.w	r9, r9, #1
 8016daa:	b11b      	cbz	r3, 8016db4 <_scanf_float+0x158>
 8016dac:	3b01      	subs	r3, #1
 8016dae:	3201      	adds	r2, #1
 8016db0:	9302      	str	r3, [sp, #8]
 8016db2:	60a2      	str	r2, [r4, #8]
 8016db4:	68a3      	ldr	r3, [r4, #8]
 8016db6:	3b01      	subs	r3, #1
 8016db8:	60a3      	str	r3, [r4, #8]
 8016dba:	6923      	ldr	r3, [r4, #16]
 8016dbc:	3301      	adds	r3, #1
 8016dbe:	6123      	str	r3, [r4, #16]
 8016dc0:	687b      	ldr	r3, [r7, #4]
 8016dc2:	3b01      	subs	r3, #1
 8016dc4:	2b00      	cmp	r3, #0
 8016dc6:	607b      	str	r3, [r7, #4]
 8016dc8:	f340 8084 	ble.w	8016ed4 <_scanf_float+0x278>
 8016dcc:	683b      	ldr	r3, [r7, #0]
 8016dce:	3301      	adds	r3, #1
 8016dd0:	603b      	str	r3, [r7, #0]
 8016dd2:	e766      	b.n	8016ca2 <_scanf_float+0x46>
 8016dd4:	eb1a 0f05 	cmn.w	sl, r5
 8016dd8:	f47f af70 	bne.w	8016cbc <_scanf_float+0x60>
 8016ddc:	6822      	ldr	r2, [r4, #0]
 8016dde:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8016de2:	6022      	str	r2, [r4, #0]
 8016de4:	f806 3b01 	strb.w	r3, [r6], #1
 8016de8:	e7e4      	b.n	8016db4 <_scanf_float+0x158>
 8016dea:	6822      	ldr	r2, [r4, #0]
 8016dec:	0610      	lsls	r0, r2, #24
 8016dee:	f57f af65 	bpl.w	8016cbc <_scanf_float+0x60>
 8016df2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8016df6:	e7f4      	b.n	8016de2 <_scanf_float+0x186>
 8016df8:	f1ba 0f00 	cmp.w	sl, #0
 8016dfc:	d10e      	bne.n	8016e1c <_scanf_float+0x1c0>
 8016dfe:	f1b9 0f00 	cmp.w	r9, #0
 8016e02:	d10e      	bne.n	8016e22 <_scanf_float+0x1c6>
 8016e04:	6822      	ldr	r2, [r4, #0]
 8016e06:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8016e0a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8016e0e:	d108      	bne.n	8016e22 <_scanf_float+0x1c6>
 8016e10:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016e14:	6022      	str	r2, [r4, #0]
 8016e16:	f04f 0a01 	mov.w	sl, #1
 8016e1a:	e7e3      	b.n	8016de4 <_scanf_float+0x188>
 8016e1c:	f1ba 0f02 	cmp.w	sl, #2
 8016e20:	d055      	beq.n	8016ece <_scanf_float+0x272>
 8016e22:	2d01      	cmp	r5, #1
 8016e24:	d002      	beq.n	8016e2c <_scanf_float+0x1d0>
 8016e26:	2d04      	cmp	r5, #4
 8016e28:	f47f af48 	bne.w	8016cbc <_scanf_float+0x60>
 8016e2c:	3501      	adds	r5, #1
 8016e2e:	b2ed      	uxtb	r5, r5
 8016e30:	e7d8      	b.n	8016de4 <_scanf_float+0x188>
 8016e32:	f1ba 0f01 	cmp.w	sl, #1
 8016e36:	f47f af41 	bne.w	8016cbc <_scanf_float+0x60>
 8016e3a:	f04f 0a02 	mov.w	sl, #2
 8016e3e:	e7d1      	b.n	8016de4 <_scanf_float+0x188>
 8016e40:	b97d      	cbnz	r5, 8016e62 <_scanf_float+0x206>
 8016e42:	f1b9 0f00 	cmp.w	r9, #0
 8016e46:	f47f af3c 	bne.w	8016cc2 <_scanf_float+0x66>
 8016e4a:	6822      	ldr	r2, [r4, #0]
 8016e4c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8016e50:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8016e54:	f47f af39 	bne.w	8016cca <_scanf_float+0x6e>
 8016e58:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016e5c:	6022      	str	r2, [r4, #0]
 8016e5e:	2501      	movs	r5, #1
 8016e60:	e7c0      	b.n	8016de4 <_scanf_float+0x188>
 8016e62:	2d03      	cmp	r5, #3
 8016e64:	d0e2      	beq.n	8016e2c <_scanf_float+0x1d0>
 8016e66:	2d05      	cmp	r5, #5
 8016e68:	e7de      	b.n	8016e28 <_scanf_float+0x1cc>
 8016e6a:	2d02      	cmp	r5, #2
 8016e6c:	f47f af26 	bne.w	8016cbc <_scanf_float+0x60>
 8016e70:	2503      	movs	r5, #3
 8016e72:	e7b7      	b.n	8016de4 <_scanf_float+0x188>
 8016e74:	2d06      	cmp	r5, #6
 8016e76:	f47f af21 	bne.w	8016cbc <_scanf_float+0x60>
 8016e7a:	2507      	movs	r5, #7
 8016e7c:	e7b2      	b.n	8016de4 <_scanf_float+0x188>
 8016e7e:	6822      	ldr	r2, [r4, #0]
 8016e80:	0591      	lsls	r1, r2, #22
 8016e82:	f57f af1b 	bpl.w	8016cbc <_scanf_float+0x60>
 8016e86:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8016e8a:	6022      	str	r2, [r4, #0]
 8016e8c:	f8cd 9004 	str.w	r9, [sp, #4]
 8016e90:	e7a8      	b.n	8016de4 <_scanf_float+0x188>
 8016e92:	6822      	ldr	r2, [r4, #0]
 8016e94:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8016e98:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8016e9c:	d006      	beq.n	8016eac <_scanf_float+0x250>
 8016e9e:	0550      	lsls	r0, r2, #21
 8016ea0:	f57f af0c 	bpl.w	8016cbc <_scanf_float+0x60>
 8016ea4:	f1b9 0f00 	cmp.w	r9, #0
 8016ea8:	f43f af0f 	beq.w	8016cca <_scanf_float+0x6e>
 8016eac:	0591      	lsls	r1, r2, #22
 8016eae:	bf58      	it	pl
 8016eb0:	9901      	ldrpl	r1, [sp, #4]
 8016eb2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016eb6:	bf58      	it	pl
 8016eb8:	eba9 0101 	subpl.w	r1, r9, r1
 8016ebc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8016ec0:	bf58      	it	pl
 8016ec2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8016ec6:	6022      	str	r2, [r4, #0]
 8016ec8:	f04f 0900 	mov.w	r9, #0
 8016ecc:	e78a      	b.n	8016de4 <_scanf_float+0x188>
 8016ece:	f04f 0a03 	mov.w	sl, #3
 8016ed2:	e787      	b.n	8016de4 <_scanf_float+0x188>
 8016ed4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016ed8:	4639      	mov	r1, r7
 8016eda:	4640      	mov	r0, r8
 8016edc:	4798      	blx	r3
 8016ede:	2800      	cmp	r0, #0
 8016ee0:	f43f aedf 	beq.w	8016ca2 <_scanf_float+0x46>
 8016ee4:	e6ea      	b.n	8016cbc <_scanf_float+0x60>
 8016ee6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016eea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016eee:	463a      	mov	r2, r7
 8016ef0:	4640      	mov	r0, r8
 8016ef2:	4798      	blx	r3
 8016ef4:	6923      	ldr	r3, [r4, #16]
 8016ef6:	3b01      	subs	r3, #1
 8016ef8:	6123      	str	r3, [r4, #16]
 8016efa:	e6ec      	b.n	8016cd6 <_scanf_float+0x7a>
 8016efc:	1e6b      	subs	r3, r5, #1
 8016efe:	2b06      	cmp	r3, #6
 8016f00:	d825      	bhi.n	8016f4e <_scanf_float+0x2f2>
 8016f02:	2d02      	cmp	r5, #2
 8016f04:	d836      	bhi.n	8016f74 <_scanf_float+0x318>
 8016f06:	455e      	cmp	r6, fp
 8016f08:	f67f aee8 	bls.w	8016cdc <_scanf_float+0x80>
 8016f0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016f10:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016f14:	463a      	mov	r2, r7
 8016f16:	4640      	mov	r0, r8
 8016f18:	4798      	blx	r3
 8016f1a:	6923      	ldr	r3, [r4, #16]
 8016f1c:	3b01      	subs	r3, #1
 8016f1e:	6123      	str	r3, [r4, #16]
 8016f20:	e7f1      	b.n	8016f06 <_scanf_float+0x2aa>
 8016f22:	9802      	ldr	r0, [sp, #8]
 8016f24:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016f28:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8016f2c:	9002      	str	r0, [sp, #8]
 8016f2e:	463a      	mov	r2, r7
 8016f30:	4640      	mov	r0, r8
 8016f32:	4798      	blx	r3
 8016f34:	6923      	ldr	r3, [r4, #16]
 8016f36:	3b01      	subs	r3, #1
 8016f38:	6123      	str	r3, [r4, #16]
 8016f3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016f3e:	fa5f fa8a 	uxtb.w	sl, sl
 8016f42:	f1ba 0f02 	cmp.w	sl, #2
 8016f46:	d1ec      	bne.n	8016f22 <_scanf_float+0x2c6>
 8016f48:	3d03      	subs	r5, #3
 8016f4a:	b2ed      	uxtb	r5, r5
 8016f4c:	1b76      	subs	r6, r6, r5
 8016f4e:	6823      	ldr	r3, [r4, #0]
 8016f50:	05da      	lsls	r2, r3, #23
 8016f52:	d52f      	bpl.n	8016fb4 <_scanf_float+0x358>
 8016f54:	055b      	lsls	r3, r3, #21
 8016f56:	d510      	bpl.n	8016f7a <_scanf_float+0x31e>
 8016f58:	455e      	cmp	r6, fp
 8016f5a:	f67f aebf 	bls.w	8016cdc <_scanf_float+0x80>
 8016f5e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016f62:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016f66:	463a      	mov	r2, r7
 8016f68:	4640      	mov	r0, r8
 8016f6a:	4798      	blx	r3
 8016f6c:	6923      	ldr	r3, [r4, #16]
 8016f6e:	3b01      	subs	r3, #1
 8016f70:	6123      	str	r3, [r4, #16]
 8016f72:	e7f1      	b.n	8016f58 <_scanf_float+0x2fc>
 8016f74:	46aa      	mov	sl, r5
 8016f76:	9602      	str	r6, [sp, #8]
 8016f78:	e7df      	b.n	8016f3a <_scanf_float+0x2de>
 8016f7a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8016f7e:	6923      	ldr	r3, [r4, #16]
 8016f80:	2965      	cmp	r1, #101	; 0x65
 8016f82:	f103 33ff 	add.w	r3, r3, #4294967295
 8016f86:	f106 35ff 	add.w	r5, r6, #4294967295
 8016f8a:	6123      	str	r3, [r4, #16]
 8016f8c:	d00c      	beq.n	8016fa8 <_scanf_float+0x34c>
 8016f8e:	2945      	cmp	r1, #69	; 0x45
 8016f90:	d00a      	beq.n	8016fa8 <_scanf_float+0x34c>
 8016f92:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016f96:	463a      	mov	r2, r7
 8016f98:	4640      	mov	r0, r8
 8016f9a:	4798      	blx	r3
 8016f9c:	6923      	ldr	r3, [r4, #16]
 8016f9e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8016fa2:	3b01      	subs	r3, #1
 8016fa4:	1eb5      	subs	r5, r6, #2
 8016fa6:	6123      	str	r3, [r4, #16]
 8016fa8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016fac:	463a      	mov	r2, r7
 8016fae:	4640      	mov	r0, r8
 8016fb0:	4798      	blx	r3
 8016fb2:	462e      	mov	r6, r5
 8016fb4:	6825      	ldr	r5, [r4, #0]
 8016fb6:	f015 0510 	ands.w	r5, r5, #16
 8016fba:	d158      	bne.n	801706e <_scanf_float+0x412>
 8016fbc:	7035      	strb	r5, [r6, #0]
 8016fbe:	6823      	ldr	r3, [r4, #0]
 8016fc0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8016fc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8016fc8:	d11c      	bne.n	8017004 <_scanf_float+0x3a8>
 8016fca:	9b01      	ldr	r3, [sp, #4]
 8016fcc:	454b      	cmp	r3, r9
 8016fce:	eba3 0209 	sub.w	r2, r3, r9
 8016fd2:	d124      	bne.n	801701e <_scanf_float+0x3c2>
 8016fd4:	2200      	movs	r2, #0
 8016fd6:	4659      	mov	r1, fp
 8016fd8:	4640      	mov	r0, r8
 8016fda:	f001 f87f 	bl	80180dc <_strtod_r>
 8016fde:	9b03      	ldr	r3, [sp, #12]
 8016fe0:	6821      	ldr	r1, [r4, #0]
 8016fe2:	681b      	ldr	r3, [r3, #0]
 8016fe4:	f011 0f02 	tst.w	r1, #2
 8016fe8:	ec57 6b10 	vmov	r6, r7, d0
 8016fec:	f103 0204 	add.w	r2, r3, #4
 8016ff0:	d020      	beq.n	8017034 <_scanf_float+0x3d8>
 8016ff2:	9903      	ldr	r1, [sp, #12]
 8016ff4:	600a      	str	r2, [r1, #0]
 8016ff6:	681b      	ldr	r3, [r3, #0]
 8016ff8:	e9c3 6700 	strd	r6, r7, [r3]
 8016ffc:	68e3      	ldr	r3, [r4, #12]
 8016ffe:	3301      	adds	r3, #1
 8017000:	60e3      	str	r3, [r4, #12]
 8017002:	e66c      	b.n	8016cde <_scanf_float+0x82>
 8017004:	9b04      	ldr	r3, [sp, #16]
 8017006:	2b00      	cmp	r3, #0
 8017008:	d0e4      	beq.n	8016fd4 <_scanf_float+0x378>
 801700a:	9905      	ldr	r1, [sp, #20]
 801700c:	230a      	movs	r3, #10
 801700e:	462a      	mov	r2, r5
 8017010:	3101      	adds	r1, #1
 8017012:	4640      	mov	r0, r8
 8017014:	f001 f948 	bl	80182a8 <_strtol_r>
 8017018:	9b04      	ldr	r3, [sp, #16]
 801701a:	9e05      	ldr	r6, [sp, #20]
 801701c:	1ac2      	subs	r2, r0, r3
 801701e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8017022:	429e      	cmp	r6, r3
 8017024:	bf28      	it	cs
 8017026:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 801702a:	4912      	ldr	r1, [pc, #72]	; (8017074 <_scanf_float+0x418>)
 801702c:	4630      	mov	r0, r6
 801702e:	f000 f977 	bl	8017320 <siprintf>
 8017032:	e7cf      	b.n	8016fd4 <_scanf_float+0x378>
 8017034:	f011 0f04 	tst.w	r1, #4
 8017038:	9903      	ldr	r1, [sp, #12]
 801703a:	600a      	str	r2, [r1, #0]
 801703c:	d1db      	bne.n	8016ff6 <_scanf_float+0x39a>
 801703e:	f8d3 8000 	ldr.w	r8, [r3]
 8017042:	ee10 2a10 	vmov	r2, s0
 8017046:	ee10 0a10 	vmov	r0, s0
 801704a:	463b      	mov	r3, r7
 801704c:	4639      	mov	r1, r7
 801704e:	f7e9 fd8d 	bl	8000b6c <__aeabi_dcmpun>
 8017052:	b128      	cbz	r0, 8017060 <_scanf_float+0x404>
 8017054:	4808      	ldr	r0, [pc, #32]	; (8017078 <_scanf_float+0x41c>)
 8017056:	f000 f919 	bl	801728c <nanf>
 801705a:	ed88 0a00 	vstr	s0, [r8]
 801705e:	e7cd      	b.n	8016ffc <_scanf_float+0x3a0>
 8017060:	4630      	mov	r0, r6
 8017062:	4639      	mov	r1, r7
 8017064:	f7e9 fde0 	bl	8000c28 <__aeabi_d2f>
 8017068:	f8c8 0000 	str.w	r0, [r8]
 801706c:	e7c6      	b.n	8016ffc <_scanf_float+0x3a0>
 801706e:	2500      	movs	r5, #0
 8017070:	e635      	b.n	8016cde <_scanf_float+0x82>
 8017072:	bf00      	nop
 8017074:	0801ddc2 	.word	0x0801ddc2
 8017078:	0801def0 	.word	0x0801def0

0801707c <iprintf>:
 801707c:	b40f      	push	{r0, r1, r2, r3}
 801707e:	4b0a      	ldr	r3, [pc, #40]	; (80170a8 <iprintf+0x2c>)
 8017080:	b513      	push	{r0, r1, r4, lr}
 8017082:	681c      	ldr	r4, [r3, #0]
 8017084:	b124      	cbz	r4, 8017090 <iprintf+0x14>
 8017086:	69a3      	ldr	r3, [r4, #24]
 8017088:	b913      	cbnz	r3, 8017090 <iprintf+0x14>
 801708a:	4620      	mov	r0, r4
 801708c:	f7fe fc30 	bl	80158f0 <__sinit>
 8017090:	ab05      	add	r3, sp, #20
 8017092:	9a04      	ldr	r2, [sp, #16]
 8017094:	68a1      	ldr	r1, [r4, #8]
 8017096:	9301      	str	r3, [sp, #4]
 8017098:	4620      	mov	r0, r4
 801709a:	f004 f977 	bl	801b38c <_vfiprintf_r>
 801709e:	b002      	add	sp, #8
 80170a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80170a4:	b004      	add	sp, #16
 80170a6:	4770      	bx	lr
 80170a8:	200000f4 	.word	0x200000f4

080170ac <_puts_r>:
 80170ac:	b570      	push	{r4, r5, r6, lr}
 80170ae:	460e      	mov	r6, r1
 80170b0:	4605      	mov	r5, r0
 80170b2:	b118      	cbz	r0, 80170bc <_puts_r+0x10>
 80170b4:	6983      	ldr	r3, [r0, #24]
 80170b6:	b90b      	cbnz	r3, 80170bc <_puts_r+0x10>
 80170b8:	f7fe fc1a 	bl	80158f0 <__sinit>
 80170bc:	69ab      	ldr	r3, [r5, #24]
 80170be:	68ac      	ldr	r4, [r5, #8]
 80170c0:	b913      	cbnz	r3, 80170c8 <_puts_r+0x1c>
 80170c2:	4628      	mov	r0, r5
 80170c4:	f7fe fc14 	bl	80158f0 <__sinit>
 80170c8:	4b2c      	ldr	r3, [pc, #176]	; (801717c <_puts_r+0xd0>)
 80170ca:	429c      	cmp	r4, r3
 80170cc:	d120      	bne.n	8017110 <_puts_r+0x64>
 80170ce:	686c      	ldr	r4, [r5, #4]
 80170d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80170d2:	07db      	lsls	r3, r3, #31
 80170d4:	d405      	bmi.n	80170e2 <_puts_r+0x36>
 80170d6:	89a3      	ldrh	r3, [r4, #12]
 80170d8:	0598      	lsls	r0, r3, #22
 80170da:	d402      	bmi.n	80170e2 <_puts_r+0x36>
 80170dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80170de:	f7fe fde7 	bl	8015cb0 <__retarget_lock_acquire_recursive>
 80170e2:	89a3      	ldrh	r3, [r4, #12]
 80170e4:	0719      	lsls	r1, r3, #28
 80170e6:	d51d      	bpl.n	8017124 <_puts_r+0x78>
 80170e8:	6923      	ldr	r3, [r4, #16]
 80170ea:	b1db      	cbz	r3, 8017124 <_puts_r+0x78>
 80170ec:	3e01      	subs	r6, #1
 80170ee:	68a3      	ldr	r3, [r4, #8]
 80170f0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80170f4:	3b01      	subs	r3, #1
 80170f6:	60a3      	str	r3, [r4, #8]
 80170f8:	bb39      	cbnz	r1, 801714a <_puts_r+0x9e>
 80170fa:	2b00      	cmp	r3, #0
 80170fc:	da38      	bge.n	8017170 <_puts_r+0xc4>
 80170fe:	4622      	mov	r2, r4
 8017100:	210a      	movs	r1, #10
 8017102:	4628      	mov	r0, r5
 8017104:	f001 fb9a 	bl	801883c <__swbuf_r>
 8017108:	3001      	adds	r0, #1
 801710a:	d011      	beq.n	8017130 <_puts_r+0x84>
 801710c:	250a      	movs	r5, #10
 801710e:	e011      	b.n	8017134 <_puts_r+0x88>
 8017110:	4b1b      	ldr	r3, [pc, #108]	; (8017180 <_puts_r+0xd4>)
 8017112:	429c      	cmp	r4, r3
 8017114:	d101      	bne.n	801711a <_puts_r+0x6e>
 8017116:	68ac      	ldr	r4, [r5, #8]
 8017118:	e7da      	b.n	80170d0 <_puts_r+0x24>
 801711a:	4b1a      	ldr	r3, [pc, #104]	; (8017184 <_puts_r+0xd8>)
 801711c:	429c      	cmp	r4, r3
 801711e:	bf08      	it	eq
 8017120:	68ec      	ldreq	r4, [r5, #12]
 8017122:	e7d5      	b.n	80170d0 <_puts_r+0x24>
 8017124:	4621      	mov	r1, r4
 8017126:	4628      	mov	r0, r5
 8017128:	f001 fbec 	bl	8018904 <__swsetup_r>
 801712c:	2800      	cmp	r0, #0
 801712e:	d0dd      	beq.n	80170ec <_puts_r+0x40>
 8017130:	f04f 35ff 	mov.w	r5, #4294967295
 8017134:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017136:	07da      	lsls	r2, r3, #31
 8017138:	d405      	bmi.n	8017146 <_puts_r+0x9a>
 801713a:	89a3      	ldrh	r3, [r4, #12]
 801713c:	059b      	lsls	r3, r3, #22
 801713e:	d402      	bmi.n	8017146 <_puts_r+0x9a>
 8017140:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017142:	f7fe fdb7 	bl	8015cb4 <__retarget_lock_release_recursive>
 8017146:	4628      	mov	r0, r5
 8017148:	bd70      	pop	{r4, r5, r6, pc}
 801714a:	2b00      	cmp	r3, #0
 801714c:	da04      	bge.n	8017158 <_puts_r+0xac>
 801714e:	69a2      	ldr	r2, [r4, #24]
 8017150:	429a      	cmp	r2, r3
 8017152:	dc06      	bgt.n	8017162 <_puts_r+0xb6>
 8017154:	290a      	cmp	r1, #10
 8017156:	d004      	beq.n	8017162 <_puts_r+0xb6>
 8017158:	6823      	ldr	r3, [r4, #0]
 801715a:	1c5a      	adds	r2, r3, #1
 801715c:	6022      	str	r2, [r4, #0]
 801715e:	7019      	strb	r1, [r3, #0]
 8017160:	e7c5      	b.n	80170ee <_puts_r+0x42>
 8017162:	4622      	mov	r2, r4
 8017164:	4628      	mov	r0, r5
 8017166:	f001 fb69 	bl	801883c <__swbuf_r>
 801716a:	3001      	adds	r0, #1
 801716c:	d1bf      	bne.n	80170ee <_puts_r+0x42>
 801716e:	e7df      	b.n	8017130 <_puts_r+0x84>
 8017170:	6823      	ldr	r3, [r4, #0]
 8017172:	250a      	movs	r5, #10
 8017174:	1c5a      	adds	r2, r3, #1
 8017176:	6022      	str	r2, [r4, #0]
 8017178:	701d      	strb	r5, [r3, #0]
 801717a:	e7db      	b.n	8017134 <_puts_r+0x88>
 801717c:	0801dc14 	.word	0x0801dc14
 8017180:	0801dc34 	.word	0x0801dc34
 8017184:	0801dbf4 	.word	0x0801dbf4

08017188 <puts>:
 8017188:	4b02      	ldr	r3, [pc, #8]	; (8017194 <puts+0xc>)
 801718a:	4601      	mov	r1, r0
 801718c:	6818      	ldr	r0, [r3, #0]
 801718e:	f7ff bf8d 	b.w	80170ac <_puts_r>
 8017192:	bf00      	nop
 8017194:	200000f4 	.word	0x200000f4

08017198 <cleanup_glue>:
 8017198:	b538      	push	{r3, r4, r5, lr}
 801719a:	460c      	mov	r4, r1
 801719c:	6809      	ldr	r1, [r1, #0]
 801719e:	4605      	mov	r5, r0
 80171a0:	b109      	cbz	r1, 80171a6 <cleanup_glue+0xe>
 80171a2:	f7ff fff9 	bl	8017198 <cleanup_glue>
 80171a6:	4621      	mov	r1, r4
 80171a8:	4628      	mov	r0, r5
 80171aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80171ae:	f7ff b841 	b.w	8016234 <_free_r>
	...

080171b4 <_reclaim_reent>:
 80171b4:	4b2c      	ldr	r3, [pc, #176]	; (8017268 <_reclaim_reent+0xb4>)
 80171b6:	681b      	ldr	r3, [r3, #0]
 80171b8:	4283      	cmp	r3, r0
 80171ba:	b570      	push	{r4, r5, r6, lr}
 80171bc:	4604      	mov	r4, r0
 80171be:	d051      	beq.n	8017264 <_reclaim_reent+0xb0>
 80171c0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80171c2:	b143      	cbz	r3, 80171d6 <_reclaim_reent+0x22>
 80171c4:	68db      	ldr	r3, [r3, #12]
 80171c6:	2b00      	cmp	r3, #0
 80171c8:	d14a      	bne.n	8017260 <_reclaim_reent+0xac>
 80171ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80171cc:	6819      	ldr	r1, [r3, #0]
 80171ce:	b111      	cbz	r1, 80171d6 <_reclaim_reent+0x22>
 80171d0:	4620      	mov	r0, r4
 80171d2:	f7ff f82f 	bl	8016234 <_free_r>
 80171d6:	6961      	ldr	r1, [r4, #20]
 80171d8:	b111      	cbz	r1, 80171e0 <_reclaim_reent+0x2c>
 80171da:	4620      	mov	r0, r4
 80171dc:	f7ff f82a 	bl	8016234 <_free_r>
 80171e0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80171e2:	b111      	cbz	r1, 80171ea <_reclaim_reent+0x36>
 80171e4:	4620      	mov	r0, r4
 80171e6:	f7ff f825 	bl	8016234 <_free_r>
 80171ea:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80171ec:	b111      	cbz	r1, 80171f4 <_reclaim_reent+0x40>
 80171ee:	4620      	mov	r0, r4
 80171f0:	f7ff f820 	bl	8016234 <_free_r>
 80171f4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80171f6:	b111      	cbz	r1, 80171fe <_reclaim_reent+0x4a>
 80171f8:	4620      	mov	r0, r4
 80171fa:	f7ff f81b 	bl	8016234 <_free_r>
 80171fe:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8017200:	b111      	cbz	r1, 8017208 <_reclaim_reent+0x54>
 8017202:	4620      	mov	r0, r4
 8017204:	f7ff f816 	bl	8016234 <_free_r>
 8017208:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801720a:	b111      	cbz	r1, 8017212 <_reclaim_reent+0x5e>
 801720c:	4620      	mov	r0, r4
 801720e:	f7ff f811 	bl	8016234 <_free_r>
 8017212:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8017214:	b111      	cbz	r1, 801721c <_reclaim_reent+0x68>
 8017216:	4620      	mov	r0, r4
 8017218:	f7ff f80c 	bl	8016234 <_free_r>
 801721c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801721e:	b111      	cbz	r1, 8017226 <_reclaim_reent+0x72>
 8017220:	4620      	mov	r0, r4
 8017222:	f7ff f807 	bl	8016234 <_free_r>
 8017226:	69a3      	ldr	r3, [r4, #24]
 8017228:	b1e3      	cbz	r3, 8017264 <_reclaim_reent+0xb0>
 801722a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801722c:	4620      	mov	r0, r4
 801722e:	4798      	blx	r3
 8017230:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8017232:	b1b9      	cbz	r1, 8017264 <_reclaim_reent+0xb0>
 8017234:	4620      	mov	r0, r4
 8017236:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801723a:	f7ff bfad 	b.w	8017198 <cleanup_glue>
 801723e:	5949      	ldr	r1, [r1, r5]
 8017240:	b941      	cbnz	r1, 8017254 <_reclaim_reent+0xa0>
 8017242:	3504      	adds	r5, #4
 8017244:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017246:	2d80      	cmp	r5, #128	; 0x80
 8017248:	68d9      	ldr	r1, [r3, #12]
 801724a:	d1f8      	bne.n	801723e <_reclaim_reent+0x8a>
 801724c:	4620      	mov	r0, r4
 801724e:	f7fe fff1 	bl	8016234 <_free_r>
 8017252:	e7ba      	b.n	80171ca <_reclaim_reent+0x16>
 8017254:	680e      	ldr	r6, [r1, #0]
 8017256:	4620      	mov	r0, r4
 8017258:	f7fe ffec 	bl	8016234 <_free_r>
 801725c:	4631      	mov	r1, r6
 801725e:	e7ef      	b.n	8017240 <_reclaim_reent+0x8c>
 8017260:	2500      	movs	r5, #0
 8017262:	e7ef      	b.n	8017244 <_reclaim_reent+0x90>
 8017264:	bd70      	pop	{r4, r5, r6, pc}
 8017266:	bf00      	nop
 8017268:	200000f4 	.word	0x200000f4

0801726c <_sbrk_r>:
 801726c:	b538      	push	{r3, r4, r5, lr}
 801726e:	4d06      	ldr	r5, [pc, #24]	; (8017288 <_sbrk_r+0x1c>)
 8017270:	2300      	movs	r3, #0
 8017272:	4604      	mov	r4, r0
 8017274:	4608      	mov	r0, r1
 8017276:	602b      	str	r3, [r5, #0]
 8017278:	f004 fc06 	bl	801ba88 <_sbrk>
 801727c:	1c43      	adds	r3, r0, #1
 801727e:	d102      	bne.n	8017286 <_sbrk_r+0x1a>
 8017280:	682b      	ldr	r3, [r5, #0]
 8017282:	b103      	cbz	r3, 8017286 <_sbrk_r+0x1a>
 8017284:	6023      	str	r3, [r4, #0]
 8017286:	bd38      	pop	{r3, r4, r5, pc}
 8017288:	200065f0 	.word	0x200065f0

0801728c <nanf>:
 801728c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8017294 <nanf+0x8>
 8017290:	4770      	bx	lr
 8017292:	bf00      	nop
 8017294:	7fc00000 	.word	0x7fc00000

08017298 <_raise_r>:
 8017298:	291f      	cmp	r1, #31
 801729a:	b538      	push	{r3, r4, r5, lr}
 801729c:	4604      	mov	r4, r0
 801729e:	460d      	mov	r5, r1
 80172a0:	d904      	bls.n	80172ac <_raise_r+0x14>
 80172a2:	2316      	movs	r3, #22
 80172a4:	6003      	str	r3, [r0, #0]
 80172a6:	f04f 30ff 	mov.w	r0, #4294967295
 80172aa:	bd38      	pop	{r3, r4, r5, pc}
 80172ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80172ae:	b112      	cbz	r2, 80172b6 <_raise_r+0x1e>
 80172b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80172b4:	b94b      	cbnz	r3, 80172ca <_raise_r+0x32>
 80172b6:	4620      	mov	r0, r4
 80172b8:	f000 f830 	bl	801731c <_getpid_r>
 80172bc:	462a      	mov	r2, r5
 80172be:	4601      	mov	r1, r0
 80172c0:	4620      	mov	r0, r4
 80172c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80172c6:	f000 b817 	b.w	80172f8 <_kill_r>
 80172ca:	2b01      	cmp	r3, #1
 80172cc:	d00a      	beq.n	80172e4 <_raise_r+0x4c>
 80172ce:	1c59      	adds	r1, r3, #1
 80172d0:	d103      	bne.n	80172da <_raise_r+0x42>
 80172d2:	2316      	movs	r3, #22
 80172d4:	6003      	str	r3, [r0, #0]
 80172d6:	2001      	movs	r0, #1
 80172d8:	e7e7      	b.n	80172aa <_raise_r+0x12>
 80172da:	2400      	movs	r4, #0
 80172dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80172e0:	4628      	mov	r0, r5
 80172e2:	4798      	blx	r3
 80172e4:	2000      	movs	r0, #0
 80172e6:	e7e0      	b.n	80172aa <_raise_r+0x12>

080172e8 <raise>:
 80172e8:	4b02      	ldr	r3, [pc, #8]	; (80172f4 <raise+0xc>)
 80172ea:	4601      	mov	r1, r0
 80172ec:	6818      	ldr	r0, [r3, #0]
 80172ee:	f7ff bfd3 	b.w	8017298 <_raise_r>
 80172f2:	bf00      	nop
 80172f4:	200000f4 	.word	0x200000f4

080172f8 <_kill_r>:
 80172f8:	b538      	push	{r3, r4, r5, lr}
 80172fa:	4d07      	ldr	r5, [pc, #28]	; (8017318 <_kill_r+0x20>)
 80172fc:	2300      	movs	r3, #0
 80172fe:	4604      	mov	r4, r0
 8017300:	4608      	mov	r0, r1
 8017302:	4611      	mov	r1, r2
 8017304:	602b      	str	r3, [r5, #0]
 8017306:	f004 fba7 	bl	801ba58 <_kill>
 801730a:	1c43      	adds	r3, r0, #1
 801730c:	d102      	bne.n	8017314 <_kill_r+0x1c>
 801730e:	682b      	ldr	r3, [r5, #0]
 8017310:	b103      	cbz	r3, 8017314 <_kill_r+0x1c>
 8017312:	6023      	str	r3, [r4, #0]
 8017314:	bd38      	pop	{r3, r4, r5, pc}
 8017316:	bf00      	nop
 8017318:	200065f0 	.word	0x200065f0

0801731c <_getpid_r>:
 801731c:	f004 bb8c 	b.w	801ba38 <_getpid>

08017320 <siprintf>:
 8017320:	b40e      	push	{r1, r2, r3}
 8017322:	b500      	push	{lr}
 8017324:	b09c      	sub	sp, #112	; 0x70
 8017326:	ab1d      	add	r3, sp, #116	; 0x74
 8017328:	9002      	str	r0, [sp, #8]
 801732a:	9006      	str	r0, [sp, #24]
 801732c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8017330:	4809      	ldr	r0, [pc, #36]	; (8017358 <siprintf+0x38>)
 8017332:	9107      	str	r1, [sp, #28]
 8017334:	9104      	str	r1, [sp, #16]
 8017336:	4909      	ldr	r1, [pc, #36]	; (801735c <siprintf+0x3c>)
 8017338:	f853 2b04 	ldr.w	r2, [r3], #4
 801733c:	9105      	str	r1, [sp, #20]
 801733e:	6800      	ldr	r0, [r0, #0]
 8017340:	9301      	str	r3, [sp, #4]
 8017342:	a902      	add	r1, sp, #8
 8017344:	f003 fd26 	bl	801ad94 <_svfiprintf_r>
 8017348:	9b02      	ldr	r3, [sp, #8]
 801734a:	2200      	movs	r2, #0
 801734c:	701a      	strb	r2, [r3, #0]
 801734e:	b01c      	add	sp, #112	; 0x70
 8017350:	f85d eb04 	ldr.w	lr, [sp], #4
 8017354:	b003      	add	sp, #12
 8017356:	4770      	bx	lr
 8017358:	200000f4 	.word	0x200000f4
 801735c:	ffff0208 	.word	0xffff0208

08017360 <siscanf>:
 8017360:	b40e      	push	{r1, r2, r3}
 8017362:	b510      	push	{r4, lr}
 8017364:	b09f      	sub	sp, #124	; 0x7c
 8017366:	ac21      	add	r4, sp, #132	; 0x84
 8017368:	f44f 7101 	mov.w	r1, #516	; 0x204
 801736c:	f854 2b04 	ldr.w	r2, [r4], #4
 8017370:	9201      	str	r2, [sp, #4]
 8017372:	f8ad 101c 	strh.w	r1, [sp, #28]
 8017376:	9004      	str	r0, [sp, #16]
 8017378:	9008      	str	r0, [sp, #32]
 801737a:	f7e8 ff43 	bl	8000204 <strlen>
 801737e:	4b0c      	ldr	r3, [pc, #48]	; (80173b0 <siscanf+0x50>)
 8017380:	9005      	str	r0, [sp, #20]
 8017382:	9009      	str	r0, [sp, #36]	; 0x24
 8017384:	930d      	str	r3, [sp, #52]	; 0x34
 8017386:	480b      	ldr	r0, [pc, #44]	; (80173b4 <siscanf+0x54>)
 8017388:	9a01      	ldr	r2, [sp, #4]
 801738a:	6800      	ldr	r0, [r0, #0]
 801738c:	9403      	str	r4, [sp, #12]
 801738e:	2300      	movs	r3, #0
 8017390:	9311      	str	r3, [sp, #68]	; 0x44
 8017392:	9316      	str	r3, [sp, #88]	; 0x58
 8017394:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8017398:	f8ad 301e 	strh.w	r3, [sp, #30]
 801739c:	a904      	add	r1, sp, #16
 801739e:	4623      	mov	r3, r4
 80173a0:	f003 fe52 	bl	801b048 <__ssvfiscanf_r>
 80173a4:	b01f      	add	sp, #124	; 0x7c
 80173a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80173aa:	b003      	add	sp, #12
 80173ac:	4770      	bx	lr
 80173ae:	bf00      	nop
 80173b0:	080173db 	.word	0x080173db
 80173b4:	200000f4 	.word	0x200000f4

080173b8 <__sread>:
 80173b8:	b510      	push	{r4, lr}
 80173ba:	460c      	mov	r4, r1
 80173bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80173c0:	f004 fa60 	bl	801b884 <_read_r>
 80173c4:	2800      	cmp	r0, #0
 80173c6:	bfab      	itete	ge
 80173c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80173ca:	89a3      	ldrhlt	r3, [r4, #12]
 80173cc:	181b      	addge	r3, r3, r0
 80173ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80173d2:	bfac      	ite	ge
 80173d4:	6563      	strge	r3, [r4, #84]	; 0x54
 80173d6:	81a3      	strhlt	r3, [r4, #12]
 80173d8:	bd10      	pop	{r4, pc}

080173da <__seofread>:
 80173da:	2000      	movs	r0, #0
 80173dc:	4770      	bx	lr

080173de <__swrite>:
 80173de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80173e2:	461f      	mov	r7, r3
 80173e4:	898b      	ldrh	r3, [r1, #12]
 80173e6:	05db      	lsls	r3, r3, #23
 80173e8:	4605      	mov	r5, r0
 80173ea:	460c      	mov	r4, r1
 80173ec:	4616      	mov	r6, r2
 80173ee:	d505      	bpl.n	80173fc <__swrite+0x1e>
 80173f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80173f4:	2302      	movs	r3, #2
 80173f6:	2200      	movs	r2, #0
 80173f8:	f002 feec 	bl	801a1d4 <_lseek_r>
 80173fc:	89a3      	ldrh	r3, [r4, #12]
 80173fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017402:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8017406:	81a3      	strh	r3, [r4, #12]
 8017408:	4632      	mov	r2, r6
 801740a:	463b      	mov	r3, r7
 801740c:	4628      	mov	r0, r5
 801740e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017412:	f001 ba65 	b.w	80188e0 <_write_r>

08017416 <__sseek>:
 8017416:	b510      	push	{r4, lr}
 8017418:	460c      	mov	r4, r1
 801741a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801741e:	f002 fed9 	bl	801a1d4 <_lseek_r>
 8017422:	1c43      	adds	r3, r0, #1
 8017424:	89a3      	ldrh	r3, [r4, #12]
 8017426:	bf15      	itete	ne
 8017428:	6560      	strne	r0, [r4, #84]	; 0x54
 801742a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801742e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8017432:	81a3      	strheq	r3, [r4, #12]
 8017434:	bf18      	it	ne
 8017436:	81a3      	strhne	r3, [r4, #12]
 8017438:	bd10      	pop	{r4, pc}

0801743a <__sclose>:
 801743a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801743e:	f001 baed 	b.w	8018a1c <_close_r>

08017442 <strchr>:
 8017442:	b2c9      	uxtb	r1, r1
 8017444:	4603      	mov	r3, r0
 8017446:	f810 2b01 	ldrb.w	r2, [r0], #1
 801744a:	b11a      	cbz	r2, 8017454 <strchr+0x12>
 801744c:	428a      	cmp	r2, r1
 801744e:	d1f9      	bne.n	8017444 <strchr+0x2>
 8017450:	4618      	mov	r0, r3
 8017452:	4770      	bx	lr
 8017454:	2900      	cmp	r1, #0
 8017456:	bf18      	it	ne
 8017458:	2300      	movne	r3, #0
 801745a:	e7f9      	b.n	8017450 <strchr+0xe>

0801745c <strcpy>:
 801745c:	4603      	mov	r3, r0
 801745e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017462:	f803 2b01 	strb.w	r2, [r3], #1
 8017466:	2a00      	cmp	r2, #0
 8017468:	d1f9      	bne.n	801745e <strcpy+0x2>
 801746a:	4770      	bx	lr

0801746c <strncmp>:
 801746c:	b510      	push	{r4, lr}
 801746e:	b16a      	cbz	r2, 801748c <strncmp+0x20>
 8017470:	3901      	subs	r1, #1
 8017472:	1884      	adds	r4, r0, r2
 8017474:	f810 3b01 	ldrb.w	r3, [r0], #1
 8017478:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801747c:	4293      	cmp	r3, r2
 801747e:	d103      	bne.n	8017488 <strncmp+0x1c>
 8017480:	42a0      	cmp	r0, r4
 8017482:	d001      	beq.n	8017488 <strncmp+0x1c>
 8017484:	2b00      	cmp	r3, #0
 8017486:	d1f5      	bne.n	8017474 <strncmp+0x8>
 8017488:	1a98      	subs	r0, r3, r2
 801748a:	bd10      	pop	{r4, pc}
 801748c:	4610      	mov	r0, r2
 801748e:	e7fc      	b.n	801748a <strncmp+0x1e>

08017490 <sulp>:
 8017490:	b570      	push	{r4, r5, r6, lr}
 8017492:	4604      	mov	r4, r0
 8017494:	460d      	mov	r5, r1
 8017496:	ec45 4b10 	vmov	d0, r4, r5
 801749a:	4616      	mov	r6, r2
 801749c:	f003 fa9a 	bl	801a9d4 <__ulp>
 80174a0:	ec51 0b10 	vmov	r0, r1, d0
 80174a4:	b17e      	cbz	r6, 80174c6 <sulp+0x36>
 80174a6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80174aa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80174ae:	2b00      	cmp	r3, #0
 80174b0:	dd09      	ble.n	80174c6 <sulp+0x36>
 80174b2:	051b      	lsls	r3, r3, #20
 80174b4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80174b8:	2400      	movs	r4, #0
 80174ba:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80174be:	4622      	mov	r2, r4
 80174c0:	462b      	mov	r3, r5
 80174c2:	f7e9 f8b9 	bl	8000638 <__aeabi_dmul>
 80174c6:	bd70      	pop	{r4, r5, r6, pc}

080174c8 <_strtod_l>:
 80174c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80174cc:	b0a3      	sub	sp, #140	; 0x8c
 80174ce:	461f      	mov	r7, r3
 80174d0:	2300      	movs	r3, #0
 80174d2:	931e      	str	r3, [sp, #120]	; 0x78
 80174d4:	4ba4      	ldr	r3, [pc, #656]	; (8017768 <_strtod_l+0x2a0>)
 80174d6:	9219      	str	r2, [sp, #100]	; 0x64
 80174d8:	681b      	ldr	r3, [r3, #0]
 80174da:	9307      	str	r3, [sp, #28]
 80174dc:	4604      	mov	r4, r0
 80174de:	4618      	mov	r0, r3
 80174e0:	4688      	mov	r8, r1
 80174e2:	f7e8 fe8f 	bl	8000204 <strlen>
 80174e6:	f04f 0a00 	mov.w	sl, #0
 80174ea:	4605      	mov	r5, r0
 80174ec:	f04f 0b00 	mov.w	fp, #0
 80174f0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80174f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80174f6:	781a      	ldrb	r2, [r3, #0]
 80174f8:	2a2b      	cmp	r2, #43	; 0x2b
 80174fa:	d04c      	beq.n	8017596 <_strtod_l+0xce>
 80174fc:	d839      	bhi.n	8017572 <_strtod_l+0xaa>
 80174fe:	2a0d      	cmp	r2, #13
 8017500:	d832      	bhi.n	8017568 <_strtod_l+0xa0>
 8017502:	2a08      	cmp	r2, #8
 8017504:	d832      	bhi.n	801756c <_strtod_l+0xa4>
 8017506:	2a00      	cmp	r2, #0
 8017508:	d03c      	beq.n	8017584 <_strtod_l+0xbc>
 801750a:	2300      	movs	r3, #0
 801750c:	930e      	str	r3, [sp, #56]	; 0x38
 801750e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8017510:	7833      	ldrb	r3, [r6, #0]
 8017512:	2b30      	cmp	r3, #48	; 0x30
 8017514:	f040 80b4 	bne.w	8017680 <_strtod_l+0x1b8>
 8017518:	7873      	ldrb	r3, [r6, #1]
 801751a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801751e:	2b58      	cmp	r3, #88	; 0x58
 8017520:	d16c      	bne.n	80175fc <_strtod_l+0x134>
 8017522:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017524:	9301      	str	r3, [sp, #4]
 8017526:	ab1e      	add	r3, sp, #120	; 0x78
 8017528:	9702      	str	r7, [sp, #8]
 801752a:	9300      	str	r3, [sp, #0]
 801752c:	4a8f      	ldr	r2, [pc, #572]	; (801776c <_strtod_l+0x2a4>)
 801752e:	ab1f      	add	r3, sp, #124	; 0x7c
 8017530:	a91d      	add	r1, sp, #116	; 0x74
 8017532:	4620      	mov	r0, r4
 8017534:	f002 fa4c 	bl	80199d0 <__gethex>
 8017538:	f010 0707 	ands.w	r7, r0, #7
 801753c:	4605      	mov	r5, r0
 801753e:	d005      	beq.n	801754c <_strtod_l+0x84>
 8017540:	2f06      	cmp	r7, #6
 8017542:	d12a      	bne.n	801759a <_strtod_l+0xd2>
 8017544:	3601      	adds	r6, #1
 8017546:	2300      	movs	r3, #0
 8017548:	961d      	str	r6, [sp, #116]	; 0x74
 801754a:	930e      	str	r3, [sp, #56]	; 0x38
 801754c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801754e:	2b00      	cmp	r3, #0
 8017550:	f040 8596 	bne.w	8018080 <_strtod_l+0xbb8>
 8017554:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017556:	b1db      	cbz	r3, 8017590 <_strtod_l+0xc8>
 8017558:	4652      	mov	r2, sl
 801755a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801755e:	ec43 2b10 	vmov	d0, r2, r3
 8017562:	b023      	add	sp, #140	; 0x8c
 8017564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017568:	2a20      	cmp	r2, #32
 801756a:	d1ce      	bne.n	801750a <_strtod_l+0x42>
 801756c:	3301      	adds	r3, #1
 801756e:	931d      	str	r3, [sp, #116]	; 0x74
 8017570:	e7c0      	b.n	80174f4 <_strtod_l+0x2c>
 8017572:	2a2d      	cmp	r2, #45	; 0x2d
 8017574:	d1c9      	bne.n	801750a <_strtod_l+0x42>
 8017576:	2201      	movs	r2, #1
 8017578:	920e      	str	r2, [sp, #56]	; 0x38
 801757a:	1c5a      	adds	r2, r3, #1
 801757c:	921d      	str	r2, [sp, #116]	; 0x74
 801757e:	785b      	ldrb	r3, [r3, #1]
 8017580:	2b00      	cmp	r3, #0
 8017582:	d1c4      	bne.n	801750e <_strtod_l+0x46>
 8017584:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8017586:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801758a:	2b00      	cmp	r3, #0
 801758c:	f040 8576 	bne.w	801807c <_strtod_l+0xbb4>
 8017590:	4652      	mov	r2, sl
 8017592:	465b      	mov	r3, fp
 8017594:	e7e3      	b.n	801755e <_strtod_l+0x96>
 8017596:	2200      	movs	r2, #0
 8017598:	e7ee      	b.n	8017578 <_strtod_l+0xb0>
 801759a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801759c:	b13a      	cbz	r2, 80175ae <_strtod_l+0xe6>
 801759e:	2135      	movs	r1, #53	; 0x35
 80175a0:	a820      	add	r0, sp, #128	; 0x80
 80175a2:	f003 fb22 	bl	801abea <__copybits>
 80175a6:	991e      	ldr	r1, [sp, #120]	; 0x78
 80175a8:	4620      	mov	r0, r4
 80175aa:	f002 fee7 	bl	801a37c <_Bfree>
 80175ae:	3f01      	subs	r7, #1
 80175b0:	2f05      	cmp	r7, #5
 80175b2:	d807      	bhi.n	80175c4 <_strtod_l+0xfc>
 80175b4:	e8df f007 	tbb	[pc, r7]
 80175b8:	1d180b0e 	.word	0x1d180b0e
 80175bc:	030e      	.short	0x030e
 80175be:	f04f 0b00 	mov.w	fp, #0
 80175c2:	46da      	mov	sl, fp
 80175c4:	0728      	lsls	r0, r5, #28
 80175c6:	d5c1      	bpl.n	801754c <_strtod_l+0x84>
 80175c8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80175cc:	e7be      	b.n	801754c <_strtod_l+0x84>
 80175ce:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 80175d2:	e7f7      	b.n	80175c4 <_strtod_l+0xfc>
 80175d4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 80175d8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80175da:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80175de:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80175e2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80175e6:	e7ed      	b.n	80175c4 <_strtod_l+0xfc>
 80175e8:	f8df b184 	ldr.w	fp, [pc, #388]	; 8017770 <_strtod_l+0x2a8>
 80175ec:	f04f 0a00 	mov.w	sl, #0
 80175f0:	e7e8      	b.n	80175c4 <_strtod_l+0xfc>
 80175f2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80175f6:	f04f 3aff 	mov.w	sl, #4294967295
 80175fa:	e7e3      	b.n	80175c4 <_strtod_l+0xfc>
 80175fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80175fe:	1c5a      	adds	r2, r3, #1
 8017600:	921d      	str	r2, [sp, #116]	; 0x74
 8017602:	785b      	ldrb	r3, [r3, #1]
 8017604:	2b30      	cmp	r3, #48	; 0x30
 8017606:	d0f9      	beq.n	80175fc <_strtod_l+0x134>
 8017608:	2b00      	cmp	r3, #0
 801760a:	d09f      	beq.n	801754c <_strtod_l+0x84>
 801760c:	2301      	movs	r3, #1
 801760e:	f04f 0900 	mov.w	r9, #0
 8017612:	9304      	str	r3, [sp, #16]
 8017614:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8017616:	930a      	str	r3, [sp, #40]	; 0x28
 8017618:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801761c:	464f      	mov	r7, r9
 801761e:	220a      	movs	r2, #10
 8017620:	981d      	ldr	r0, [sp, #116]	; 0x74
 8017622:	7806      	ldrb	r6, [r0, #0]
 8017624:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8017628:	b2d9      	uxtb	r1, r3
 801762a:	2909      	cmp	r1, #9
 801762c:	d92a      	bls.n	8017684 <_strtod_l+0x1bc>
 801762e:	9907      	ldr	r1, [sp, #28]
 8017630:	462a      	mov	r2, r5
 8017632:	f7ff ff1b 	bl	801746c <strncmp>
 8017636:	b398      	cbz	r0, 80176a0 <_strtod_l+0x1d8>
 8017638:	2000      	movs	r0, #0
 801763a:	4633      	mov	r3, r6
 801763c:	463d      	mov	r5, r7
 801763e:	9007      	str	r0, [sp, #28]
 8017640:	4602      	mov	r2, r0
 8017642:	2b65      	cmp	r3, #101	; 0x65
 8017644:	d001      	beq.n	801764a <_strtod_l+0x182>
 8017646:	2b45      	cmp	r3, #69	; 0x45
 8017648:	d118      	bne.n	801767c <_strtod_l+0x1b4>
 801764a:	b91d      	cbnz	r5, 8017654 <_strtod_l+0x18c>
 801764c:	9b04      	ldr	r3, [sp, #16]
 801764e:	4303      	orrs	r3, r0
 8017650:	d098      	beq.n	8017584 <_strtod_l+0xbc>
 8017652:	2500      	movs	r5, #0
 8017654:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8017658:	f108 0301 	add.w	r3, r8, #1
 801765c:	931d      	str	r3, [sp, #116]	; 0x74
 801765e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8017662:	2b2b      	cmp	r3, #43	; 0x2b
 8017664:	d075      	beq.n	8017752 <_strtod_l+0x28a>
 8017666:	2b2d      	cmp	r3, #45	; 0x2d
 8017668:	d07b      	beq.n	8017762 <_strtod_l+0x29a>
 801766a:	f04f 0c00 	mov.w	ip, #0
 801766e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8017672:	2909      	cmp	r1, #9
 8017674:	f240 8082 	bls.w	801777c <_strtod_l+0x2b4>
 8017678:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801767c:	2600      	movs	r6, #0
 801767e:	e09d      	b.n	80177bc <_strtod_l+0x2f4>
 8017680:	2300      	movs	r3, #0
 8017682:	e7c4      	b.n	801760e <_strtod_l+0x146>
 8017684:	2f08      	cmp	r7, #8
 8017686:	bfd8      	it	le
 8017688:	9909      	ldrle	r1, [sp, #36]	; 0x24
 801768a:	f100 0001 	add.w	r0, r0, #1
 801768e:	bfda      	itte	le
 8017690:	fb02 3301 	mlale	r3, r2, r1, r3
 8017694:	9309      	strle	r3, [sp, #36]	; 0x24
 8017696:	fb02 3909 	mlagt	r9, r2, r9, r3
 801769a:	3701      	adds	r7, #1
 801769c:	901d      	str	r0, [sp, #116]	; 0x74
 801769e:	e7bf      	b.n	8017620 <_strtod_l+0x158>
 80176a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80176a2:	195a      	adds	r2, r3, r5
 80176a4:	921d      	str	r2, [sp, #116]	; 0x74
 80176a6:	5d5b      	ldrb	r3, [r3, r5]
 80176a8:	2f00      	cmp	r7, #0
 80176aa:	d037      	beq.n	801771c <_strtod_l+0x254>
 80176ac:	9007      	str	r0, [sp, #28]
 80176ae:	463d      	mov	r5, r7
 80176b0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80176b4:	2a09      	cmp	r2, #9
 80176b6:	d912      	bls.n	80176de <_strtod_l+0x216>
 80176b8:	2201      	movs	r2, #1
 80176ba:	e7c2      	b.n	8017642 <_strtod_l+0x17a>
 80176bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80176be:	1c5a      	adds	r2, r3, #1
 80176c0:	921d      	str	r2, [sp, #116]	; 0x74
 80176c2:	785b      	ldrb	r3, [r3, #1]
 80176c4:	3001      	adds	r0, #1
 80176c6:	2b30      	cmp	r3, #48	; 0x30
 80176c8:	d0f8      	beq.n	80176bc <_strtod_l+0x1f4>
 80176ca:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80176ce:	2a08      	cmp	r2, #8
 80176d0:	f200 84db 	bhi.w	801808a <_strtod_l+0xbc2>
 80176d4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80176d6:	9007      	str	r0, [sp, #28]
 80176d8:	2000      	movs	r0, #0
 80176da:	920a      	str	r2, [sp, #40]	; 0x28
 80176dc:	4605      	mov	r5, r0
 80176de:	3b30      	subs	r3, #48	; 0x30
 80176e0:	f100 0201 	add.w	r2, r0, #1
 80176e4:	d014      	beq.n	8017710 <_strtod_l+0x248>
 80176e6:	9907      	ldr	r1, [sp, #28]
 80176e8:	4411      	add	r1, r2
 80176ea:	9107      	str	r1, [sp, #28]
 80176ec:	462a      	mov	r2, r5
 80176ee:	eb00 0e05 	add.w	lr, r0, r5
 80176f2:	210a      	movs	r1, #10
 80176f4:	4572      	cmp	r2, lr
 80176f6:	d113      	bne.n	8017720 <_strtod_l+0x258>
 80176f8:	182a      	adds	r2, r5, r0
 80176fa:	2a08      	cmp	r2, #8
 80176fc:	f105 0501 	add.w	r5, r5, #1
 8017700:	4405      	add	r5, r0
 8017702:	dc1c      	bgt.n	801773e <_strtod_l+0x276>
 8017704:	9909      	ldr	r1, [sp, #36]	; 0x24
 8017706:	220a      	movs	r2, #10
 8017708:	fb02 3301 	mla	r3, r2, r1, r3
 801770c:	9309      	str	r3, [sp, #36]	; 0x24
 801770e:	2200      	movs	r2, #0
 8017710:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8017712:	1c59      	adds	r1, r3, #1
 8017714:	911d      	str	r1, [sp, #116]	; 0x74
 8017716:	785b      	ldrb	r3, [r3, #1]
 8017718:	4610      	mov	r0, r2
 801771a:	e7c9      	b.n	80176b0 <_strtod_l+0x1e8>
 801771c:	4638      	mov	r0, r7
 801771e:	e7d2      	b.n	80176c6 <_strtod_l+0x1fe>
 8017720:	2a08      	cmp	r2, #8
 8017722:	dc04      	bgt.n	801772e <_strtod_l+0x266>
 8017724:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8017726:	434e      	muls	r6, r1
 8017728:	9609      	str	r6, [sp, #36]	; 0x24
 801772a:	3201      	adds	r2, #1
 801772c:	e7e2      	b.n	80176f4 <_strtod_l+0x22c>
 801772e:	f102 0c01 	add.w	ip, r2, #1
 8017732:	f1bc 0f10 	cmp.w	ip, #16
 8017736:	bfd8      	it	le
 8017738:	fb01 f909 	mulle.w	r9, r1, r9
 801773c:	e7f5      	b.n	801772a <_strtod_l+0x262>
 801773e:	2d10      	cmp	r5, #16
 8017740:	bfdc      	itt	le
 8017742:	220a      	movle	r2, #10
 8017744:	fb02 3909 	mlale	r9, r2, r9, r3
 8017748:	e7e1      	b.n	801770e <_strtod_l+0x246>
 801774a:	2300      	movs	r3, #0
 801774c:	9307      	str	r3, [sp, #28]
 801774e:	2201      	movs	r2, #1
 8017750:	e77c      	b.n	801764c <_strtod_l+0x184>
 8017752:	f04f 0c00 	mov.w	ip, #0
 8017756:	f108 0302 	add.w	r3, r8, #2
 801775a:	931d      	str	r3, [sp, #116]	; 0x74
 801775c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8017760:	e785      	b.n	801766e <_strtod_l+0x1a6>
 8017762:	f04f 0c01 	mov.w	ip, #1
 8017766:	e7f6      	b.n	8017756 <_strtod_l+0x28e>
 8017768:	0801dfd8 	.word	0x0801dfd8
 801776c:	0801ddc8 	.word	0x0801ddc8
 8017770:	7ff00000 	.word	0x7ff00000
 8017774:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8017776:	1c59      	adds	r1, r3, #1
 8017778:	911d      	str	r1, [sp, #116]	; 0x74
 801777a:	785b      	ldrb	r3, [r3, #1]
 801777c:	2b30      	cmp	r3, #48	; 0x30
 801777e:	d0f9      	beq.n	8017774 <_strtod_l+0x2ac>
 8017780:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8017784:	2908      	cmp	r1, #8
 8017786:	f63f af79 	bhi.w	801767c <_strtod_l+0x1b4>
 801778a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801778e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8017790:	9308      	str	r3, [sp, #32]
 8017792:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8017794:	1c59      	adds	r1, r3, #1
 8017796:	911d      	str	r1, [sp, #116]	; 0x74
 8017798:	785b      	ldrb	r3, [r3, #1]
 801779a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 801779e:	2e09      	cmp	r6, #9
 80177a0:	d937      	bls.n	8017812 <_strtod_l+0x34a>
 80177a2:	9e08      	ldr	r6, [sp, #32]
 80177a4:	1b89      	subs	r1, r1, r6
 80177a6:	2908      	cmp	r1, #8
 80177a8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80177ac:	dc02      	bgt.n	80177b4 <_strtod_l+0x2ec>
 80177ae:	4576      	cmp	r6, lr
 80177b0:	bfa8      	it	ge
 80177b2:	4676      	movge	r6, lr
 80177b4:	f1bc 0f00 	cmp.w	ip, #0
 80177b8:	d000      	beq.n	80177bc <_strtod_l+0x2f4>
 80177ba:	4276      	negs	r6, r6
 80177bc:	2d00      	cmp	r5, #0
 80177be:	d14f      	bne.n	8017860 <_strtod_l+0x398>
 80177c0:	9904      	ldr	r1, [sp, #16]
 80177c2:	4301      	orrs	r1, r0
 80177c4:	f47f aec2 	bne.w	801754c <_strtod_l+0x84>
 80177c8:	2a00      	cmp	r2, #0
 80177ca:	f47f aedb 	bne.w	8017584 <_strtod_l+0xbc>
 80177ce:	2b69      	cmp	r3, #105	; 0x69
 80177d0:	d027      	beq.n	8017822 <_strtod_l+0x35a>
 80177d2:	dc24      	bgt.n	801781e <_strtod_l+0x356>
 80177d4:	2b49      	cmp	r3, #73	; 0x49
 80177d6:	d024      	beq.n	8017822 <_strtod_l+0x35a>
 80177d8:	2b4e      	cmp	r3, #78	; 0x4e
 80177da:	f47f aed3 	bne.w	8017584 <_strtod_l+0xbc>
 80177de:	499e      	ldr	r1, [pc, #632]	; (8017a58 <_strtod_l+0x590>)
 80177e0:	a81d      	add	r0, sp, #116	; 0x74
 80177e2:	f002 fb4d 	bl	8019e80 <__match>
 80177e6:	2800      	cmp	r0, #0
 80177e8:	f43f aecc 	beq.w	8017584 <_strtod_l+0xbc>
 80177ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80177ee:	781b      	ldrb	r3, [r3, #0]
 80177f0:	2b28      	cmp	r3, #40	; 0x28
 80177f2:	d12d      	bne.n	8017850 <_strtod_l+0x388>
 80177f4:	4999      	ldr	r1, [pc, #612]	; (8017a5c <_strtod_l+0x594>)
 80177f6:	aa20      	add	r2, sp, #128	; 0x80
 80177f8:	a81d      	add	r0, sp, #116	; 0x74
 80177fa:	f002 fb55 	bl	8019ea8 <__hexnan>
 80177fe:	2805      	cmp	r0, #5
 8017800:	d126      	bne.n	8017850 <_strtod_l+0x388>
 8017802:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017804:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8017808:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801780c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8017810:	e69c      	b.n	801754c <_strtod_l+0x84>
 8017812:	210a      	movs	r1, #10
 8017814:	fb01 3e0e 	mla	lr, r1, lr, r3
 8017818:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801781c:	e7b9      	b.n	8017792 <_strtod_l+0x2ca>
 801781e:	2b6e      	cmp	r3, #110	; 0x6e
 8017820:	e7db      	b.n	80177da <_strtod_l+0x312>
 8017822:	498f      	ldr	r1, [pc, #572]	; (8017a60 <_strtod_l+0x598>)
 8017824:	a81d      	add	r0, sp, #116	; 0x74
 8017826:	f002 fb2b 	bl	8019e80 <__match>
 801782a:	2800      	cmp	r0, #0
 801782c:	f43f aeaa 	beq.w	8017584 <_strtod_l+0xbc>
 8017830:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8017832:	498c      	ldr	r1, [pc, #560]	; (8017a64 <_strtod_l+0x59c>)
 8017834:	3b01      	subs	r3, #1
 8017836:	a81d      	add	r0, sp, #116	; 0x74
 8017838:	931d      	str	r3, [sp, #116]	; 0x74
 801783a:	f002 fb21 	bl	8019e80 <__match>
 801783e:	b910      	cbnz	r0, 8017846 <_strtod_l+0x37e>
 8017840:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8017842:	3301      	adds	r3, #1
 8017844:	931d      	str	r3, [sp, #116]	; 0x74
 8017846:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8017a74 <_strtod_l+0x5ac>
 801784a:	f04f 0a00 	mov.w	sl, #0
 801784e:	e67d      	b.n	801754c <_strtod_l+0x84>
 8017850:	4885      	ldr	r0, [pc, #532]	; (8017a68 <_strtod_l+0x5a0>)
 8017852:	f7fd fec5 	bl	80155e0 <nan>
 8017856:	ed8d 0b04 	vstr	d0, [sp, #16]
 801785a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801785e:	e675      	b.n	801754c <_strtod_l+0x84>
 8017860:	9b07      	ldr	r3, [sp, #28]
 8017862:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017864:	1af3      	subs	r3, r6, r3
 8017866:	2f00      	cmp	r7, #0
 8017868:	bf08      	it	eq
 801786a:	462f      	moveq	r7, r5
 801786c:	2d10      	cmp	r5, #16
 801786e:	9308      	str	r3, [sp, #32]
 8017870:	46a8      	mov	r8, r5
 8017872:	bfa8      	it	ge
 8017874:	f04f 0810 	movge.w	r8, #16
 8017878:	f7e8 fe64 	bl	8000544 <__aeabi_ui2d>
 801787c:	2d09      	cmp	r5, #9
 801787e:	4682      	mov	sl, r0
 8017880:	468b      	mov	fp, r1
 8017882:	dd13      	ble.n	80178ac <_strtod_l+0x3e4>
 8017884:	4b79      	ldr	r3, [pc, #484]	; (8017a6c <_strtod_l+0x5a4>)
 8017886:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801788a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801788e:	f7e8 fed3 	bl	8000638 <__aeabi_dmul>
 8017892:	4682      	mov	sl, r0
 8017894:	4648      	mov	r0, r9
 8017896:	468b      	mov	fp, r1
 8017898:	f7e8 fe54 	bl	8000544 <__aeabi_ui2d>
 801789c:	4602      	mov	r2, r0
 801789e:	460b      	mov	r3, r1
 80178a0:	4650      	mov	r0, sl
 80178a2:	4659      	mov	r1, fp
 80178a4:	f7e8 fd12 	bl	80002cc <__adddf3>
 80178a8:	4682      	mov	sl, r0
 80178aa:	468b      	mov	fp, r1
 80178ac:	2d0f      	cmp	r5, #15
 80178ae:	dc38      	bgt.n	8017922 <_strtod_l+0x45a>
 80178b0:	9b08      	ldr	r3, [sp, #32]
 80178b2:	2b00      	cmp	r3, #0
 80178b4:	f43f ae4a 	beq.w	801754c <_strtod_l+0x84>
 80178b8:	dd24      	ble.n	8017904 <_strtod_l+0x43c>
 80178ba:	2b16      	cmp	r3, #22
 80178bc:	dc0b      	bgt.n	80178d6 <_strtod_l+0x40e>
 80178be:	4d6b      	ldr	r5, [pc, #428]	; (8017a6c <_strtod_l+0x5a4>)
 80178c0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80178c4:	e9d5 0100 	ldrd	r0, r1, [r5]
 80178c8:	4652      	mov	r2, sl
 80178ca:	465b      	mov	r3, fp
 80178cc:	f7e8 feb4 	bl	8000638 <__aeabi_dmul>
 80178d0:	4682      	mov	sl, r0
 80178d2:	468b      	mov	fp, r1
 80178d4:	e63a      	b.n	801754c <_strtod_l+0x84>
 80178d6:	9a08      	ldr	r2, [sp, #32]
 80178d8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80178dc:	4293      	cmp	r3, r2
 80178de:	db20      	blt.n	8017922 <_strtod_l+0x45a>
 80178e0:	4c62      	ldr	r4, [pc, #392]	; (8017a6c <_strtod_l+0x5a4>)
 80178e2:	f1c5 050f 	rsb	r5, r5, #15
 80178e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80178ea:	4652      	mov	r2, sl
 80178ec:	465b      	mov	r3, fp
 80178ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80178f2:	f7e8 fea1 	bl	8000638 <__aeabi_dmul>
 80178f6:	9b08      	ldr	r3, [sp, #32]
 80178f8:	1b5d      	subs	r5, r3, r5
 80178fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80178fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8017902:	e7e3      	b.n	80178cc <_strtod_l+0x404>
 8017904:	9b08      	ldr	r3, [sp, #32]
 8017906:	3316      	adds	r3, #22
 8017908:	db0b      	blt.n	8017922 <_strtod_l+0x45a>
 801790a:	9b07      	ldr	r3, [sp, #28]
 801790c:	4a57      	ldr	r2, [pc, #348]	; (8017a6c <_strtod_l+0x5a4>)
 801790e:	1b9e      	subs	r6, r3, r6
 8017910:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8017914:	e9d6 2300 	ldrd	r2, r3, [r6]
 8017918:	4650      	mov	r0, sl
 801791a:	4659      	mov	r1, fp
 801791c:	f7e8 ffb6 	bl	800088c <__aeabi_ddiv>
 8017920:	e7d6      	b.n	80178d0 <_strtod_l+0x408>
 8017922:	9b08      	ldr	r3, [sp, #32]
 8017924:	eba5 0808 	sub.w	r8, r5, r8
 8017928:	4498      	add	r8, r3
 801792a:	f1b8 0f00 	cmp.w	r8, #0
 801792e:	dd71      	ble.n	8017a14 <_strtod_l+0x54c>
 8017930:	f018 030f 	ands.w	r3, r8, #15
 8017934:	d00a      	beq.n	801794c <_strtod_l+0x484>
 8017936:	494d      	ldr	r1, [pc, #308]	; (8017a6c <_strtod_l+0x5a4>)
 8017938:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801793c:	4652      	mov	r2, sl
 801793e:	465b      	mov	r3, fp
 8017940:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017944:	f7e8 fe78 	bl	8000638 <__aeabi_dmul>
 8017948:	4682      	mov	sl, r0
 801794a:	468b      	mov	fp, r1
 801794c:	f038 080f 	bics.w	r8, r8, #15
 8017950:	d04d      	beq.n	80179ee <_strtod_l+0x526>
 8017952:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8017956:	dd22      	ble.n	801799e <_strtod_l+0x4d6>
 8017958:	2500      	movs	r5, #0
 801795a:	462e      	mov	r6, r5
 801795c:	9509      	str	r5, [sp, #36]	; 0x24
 801795e:	9507      	str	r5, [sp, #28]
 8017960:	2322      	movs	r3, #34	; 0x22
 8017962:	f8df b110 	ldr.w	fp, [pc, #272]	; 8017a74 <_strtod_l+0x5ac>
 8017966:	6023      	str	r3, [r4, #0]
 8017968:	f04f 0a00 	mov.w	sl, #0
 801796c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801796e:	2b00      	cmp	r3, #0
 8017970:	f43f adec 	beq.w	801754c <_strtod_l+0x84>
 8017974:	991e      	ldr	r1, [sp, #120]	; 0x78
 8017976:	4620      	mov	r0, r4
 8017978:	f002 fd00 	bl	801a37c <_Bfree>
 801797c:	9907      	ldr	r1, [sp, #28]
 801797e:	4620      	mov	r0, r4
 8017980:	f002 fcfc 	bl	801a37c <_Bfree>
 8017984:	4631      	mov	r1, r6
 8017986:	4620      	mov	r0, r4
 8017988:	f002 fcf8 	bl	801a37c <_Bfree>
 801798c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801798e:	4620      	mov	r0, r4
 8017990:	f002 fcf4 	bl	801a37c <_Bfree>
 8017994:	4629      	mov	r1, r5
 8017996:	4620      	mov	r0, r4
 8017998:	f002 fcf0 	bl	801a37c <_Bfree>
 801799c:	e5d6      	b.n	801754c <_strtod_l+0x84>
 801799e:	2300      	movs	r3, #0
 80179a0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80179a4:	4650      	mov	r0, sl
 80179a6:	4659      	mov	r1, fp
 80179a8:	4699      	mov	r9, r3
 80179aa:	f1b8 0f01 	cmp.w	r8, #1
 80179ae:	dc21      	bgt.n	80179f4 <_strtod_l+0x52c>
 80179b0:	b10b      	cbz	r3, 80179b6 <_strtod_l+0x4ee>
 80179b2:	4682      	mov	sl, r0
 80179b4:	468b      	mov	fp, r1
 80179b6:	4b2e      	ldr	r3, [pc, #184]	; (8017a70 <_strtod_l+0x5a8>)
 80179b8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80179bc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80179c0:	4652      	mov	r2, sl
 80179c2:	465b      	mov	r3, fp
 80179c4:	e9d9 0100 	ldrd	r0, r1, [r9]
 80179c8:	f7e8 fe36 	bl	8000638 <__aeabi_dmul>
 80179cc:	4b29      	ldr	r3, [pc, #164]	; (8017a74 <_strtod_l+0x5ac>)
 80179ce:	460a      	mov	r2, r1
 80179d0:	400b      	ands	r3, r1
 80179d2:	4929      	ldr	r1, [pc, #164]	; (8017a78 <_strtod_l+0x5b0>)
 80179d4:	428b      	cmp	r3, r1
 80179d6:	4682      	mov	sl, r0
 80179d8:	d8be      	bhi.n	8017958 <_strtod_l+0x490>
 80179da:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80179de:	428b      	cmp	r3, r1
 80179e0:	bf86      	itte	hi
 80179e2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8017a7c <_strtod_l+0x5b4>
 80179e6:	f04f 3aff 	movhi.w	sl, #4294967295
 80179ea:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80179ee:	2300      	movs	r3, #0
 80179f0:	9304      	str	r3, [sp, #16]
 80179f2:	e081      	b.n	8017af8 <_strtod_l+0x630>
 80179f4:	f018 0f01 	tst.w	r8, #1
 80179f8:	d007      	beq.n	8017a0a <_strtod_l+0x542>
 80179fa:	4b1d      	ldr	r3, [pc, #116]	; (8017a70 <_strtod_l+0x5a8>)
 80179fc:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8017a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017a04:	f7e8 fe18 	bl	8000638 <__aeabi_dmul>
 8017a08:	2301      	movs	r3, #1
 8017a0a:	f109 0901 	add.w	r9, r9, #1
 8017a0e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8017a12:	e7ca      	b.n	80179aa <_strtod_l+0x4e2>
 8017a14:	d0eb      	beq.n	80179ee <_strtod_l+0x526>
 8017a16:	f1c8 0800 	rsb	r8, r8, #0
 8017a1a:	f018 020f 	ands.w	r2, r8, #15
 8017a1e:	d00a      	beq.n	8017a36 <_strtod_l+0x56e>
 8017a20:	4b12      	ldr	r3, [pc, #72]	; (8017a6c <_strtod_l+0x5a4>)
 8017a22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017a26:	4650      	mov	r0, sl
 8017a28:	4659      	mov	r1, fp
 8017a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017a2e:	f7e8 ff2d 	bl	800088c <__aeabi_ddiv>
 8017a32:	4682      	mov	sl, r0
 8017a34:	468b      	mov	fp, r1
 8017a36:	ea5f 1828 	movs.w	r8, r8, asr #4
 8017a3a:	d0d8      	beq.n	80179ee <_strtod_l+0x526>
 8017a3c:	f1b8 0f1f 	cmp.w	r8, #31
 8017a40:	dd1e      	ble.n	8017a80 <_strtod_l+0x5b8>
 8017a42:	2500      	movs	r5, #0
 8017a44:	462e      	mov	r6, r5
 8017a46:	9509      	str	r5, [sp, #36]	; 0x24
 8017a48:	9507      	str	r5, [sp, #28]
 8017a4a:	2322      	movs	r3, #34	; 0x22
 8017a4c:	f04f 0a00 	mov.w	sl, #0
 8017a50:	f04f 0b00 	mov.w	fp, #0
 8017a54:	6023      	str	r3, [r4, #0]
 8017a56:	e789      	b.n	801796c <_strtod_l+0x4a4>
 8017a58:	0801dd9d 	.word	0x0801dd9d
 8017a5c:	0801dddc 	.word	0x0801dddc
 8017a60:	0801dd95 	.word	0x0801dd95
 8017a64:	0801def4 	.word	0x0801def4
 8017a68:	0801def0 	.word	0x0801def0
 8017a6c:	0801e078 	.word	0x0801e078
 8017a70:	0801e050 	.word	0x0801e050
 8017a74:	7ff00000 	.word	0x7ff00000
 8017a78:	7ca00000 	.word	0x7ca00000
 8017a7c:	7fefffff 	.word	0x7fefffff
 8017a80:	f018 0310 	ands.w	r3, r8, #16
 8017a84:	bf18      	it	ne
 8017a86:	236a      	movne	r3, #106	; 0x6a
 8017a88:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8017e40 <_strtod_l+0x978>
 8017a8c:	9304      	str	r3, [sp, #16]
 8017a8e:	4650      	mov	r0, sl
 8017a90:	4659      	mov	r1, fp
 8017a92:	2300      	movs	r3, #0
 8017a94:	f018 0f01 	tst.w	r8, #1
 8017a98:	d004      	beq.n	8017aa4 <_strtod_l+0x5dc>
 8017a9a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8017a9e:	f7e8 fdcb 	bl	8000638 <__aeabi_dmul>
 8017aa2:	2301      	movs	r3, #1
 8017aa4:	ea5f 0868 	movs.w	r8, r8, asr #1
 8017aa8:	f109 0908 	add.w	r9, r9, #8
 8017aac:	d1f2      	bne.n	8017a94 <_strtod_l+0x5cc>
 8017aae:	b10b      	cbz	r3, 8017ab4 <_strtod_l+0x5ec>
 8017ab0:	4682      	mov	sl, r0
 8017ab2:	468b      	mov	fp, r1
 8017ab4:	9b04      	ldr	r3, [sp, #16]
 8017ab6:	b1bb      	cbz	r3, 8017ae8 <_strtod_l+0x620>
 8017ab8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8017abc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8017ac0:	2b00      	cmp	r3, #0
 8017ac2:	4659      	mov	r1, fp
 8017ac4:	dd10      	ble.n	8017ae8 <_strtod_l+0x620>
 8017ac6:	2b1f      	cmp	r3, #31
 8017ac8:	f340 8128 	ble.w	8017d1c <_strtod_l+0x854>
 8017acc:	2b34      	cmp	r3, #52	; 0x34
 8017ace:	bfde      	ittt	le
 8017ad0:	3b20      	suble	r3, #32
 8017ad2:	f04f 32ff 	movle.w	r2, #4294967295
 8017ad6:	fa02 f303 	lslle.w	r3, r2, r3
 8017ada:	f04f 0a00 	mov.w	sl, #0
 8017ade:	bfcc      	ite	gt
 8017ae0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8017ae4:	ea03 0b01 	andle.w	fp, r3, r1
 8017ae8:	2200      	movs	r2, #0
 8017aea:	2300      	movs	r3, #0
 8017aec:	4650      	mov	r0, sl
 8017aee:	4659      	mov	r1, fp
 8017af0:	f7e9 f80a 	bl	8000b08 <__aeabi_dcmpeq>
 8017af4:	2800      	cmp	r0, #0
 8017af6:	d1a4      	bne.n	8017a42 <_strtod_l+0x57a>
 8017af8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017afa:	9300      	str	r3, [sp, #0]
 8017afc:	990a      	ldr	r1, [sp, #40]	; 0x28
 8017afe:	462b      	mov	r3, r5
 8017b00:	463a      	mov	r2, r7
 8017b02:	4620      	mov	r0, r4
 8017b04:	f002 fca6 	bl	801a454 <__s2b>
 8017b08:	9009      	str	r0, [sp, #36]	; 0x24
 8017b0a:	2800      	cmp	r0, #0
 8017b0c:	f43f af24 	beq.w	8017958 <_strtod_l+0x490>
 8017b10:	9b07      	ldr	r3, [sp, #28]
 8017b12:	1b9e      	subs	r6, r3, r6
 8017b14:	9b08      	ldr	r3, [sp, #32]
 8017b16:	2b00      	cmp	r3, #0
 8017b18:	bfb4      	ite	lt
 8017b1a:	4633      	movlt	r3, r6
 8017b1c:	2300      	movge	r3, #0
 8017b1e:	9310      	str	r3, [sp, #64]	; 0x40
 8017b20:	9b08      	ldr	r3, [sp, #32]
 8017b22:	2500      	movs	r5, #0
 8017b24:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8017b28:	9318      	str	r3, [sp, #96]	; 0x60
 8017b2a:	462e      	mov	r6, r5
 8017b2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017b2e:	4620      	mov	r0, r4
 8017b30:	6859      	ldr	r1, [r3, #4]
 8017b32:	f002 fbe3 	bl	801a2fc <_Balloc>
 8017b36:	9007      	str	r0, [sp, #28]
 8017b38:	2800      	cmp	r0, #0
 8017b3a:	f43f af11 	beq.w	8017960 <_strtod_l+0x498>
 8017b3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017b40:	691a      	ldr	r2, [r3, #16]
 8017b42:	3202      	adds	r2, #2
 8017b44:	f103 010c 	add.w	r1, r3, #12
 8017b48:	0092      	lsls	r2, r2, #2
 8017b4a:	300c      	adds	r0, #12
 8017b4c:	f7fe f8c4 	bl	8015cd8 <memcpy>
 8017b50:	ec4b ab10 	vmov	d0, sl, fp
 8017b54:	aa20      	add	r2, sp, #128	; 0x80
 8017b56:	a91f      	add	r1, sp, #124	; 0x7c
 8017b58:	4620      	mov	r0, r4
 8017b5a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8017b5e:	f002 ffb5 	bl	801aacc <__d2b>
 8017b62:	901e      	str	r0, [sp, #120]	; 0x78
 8017b64:	2800      	cmp	r0, #0
 8017b66:	f43f aefb 	beq.w	8017960 <_strtod_l+0x498>
 8017b6a:	2101      	movs	r1, #1
 8017b6c:	4620      	mov	r0, r4
 8017b6e:	f002 fd0b 	bl	801a588 <__i2b>
 8017b72:	4606      	mov	r6, r0
 8017b74:	2800      	cmp	r0, #0
 8017b76:	f43f aef3 	beq.w	8017960 <_strtod_l+0x498>
 8017b7a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8017b7c:	9904      	ldr	r1, [sp, #16]
 8017b7e:	2b00      	cmp	r3, #0
 8017b80:	bfab      	itete	ge
 8017b82:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8017b84:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8017b86:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8017b88:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8017b8c:	bfac      	ite	ge
 8017b8e:	eb03 0902 	addge.w	r9, r3, r2
 8017b92:	1ad7      	sublt	r7, r2, r3
 8017b94:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8017b96:	eba3 0801 	sub.w	r8, r3, r1
 8017b9a:	4490      	add	r8, r2
 8017b9c:	4ba3      	ldr	r3, [pc, #652]	; (8017e2c <_strtod_l+0x964>)
 8017b9e:	f108 38ff 	add.w	r8, r8, #4294967295
 8017ba2:	4598      	cmp	r8, r3
 8017ba4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8017ba8:	f280 80cc 	bge.w	8017d44 <_strtod_l+0x87c>
 8017bac:	eba3 0308 	sub.w	r3, r3, r8
 8017bb0:	2b1f      	cmp	r3, #31
 8017bb2:	eba2 0203 	sub.w	r2, r2, r3
 8017bb6:	f04f 0101 	mov.w	r1, #1
 8017bba:	f300 80b6 	bgt.w	8017d2a <_strtod_l+0x862>
 8017bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8017bc2:	9311      	str	r3, [sp, #68]	; 0x44
 8017bc4:	2300      	movs	r3, #0
 8017bc6:	930c      	str	r3, [sp, #48]	; 0x30
 8017bc8:	eb09 0802 	add.w	r8, r9, r2
 8017bcc:	9b04      	ldr	r3, [sp, #16]
 8017bce:	45c1      	cmp	r9, r8
 8017bd0:	4417      	add	r7, r2
 8017bd2:	441f      	add	r7, r3
 8017bd4:	464b      	mov	r3, r9
 8017bd6:	bfa8      	it	ge
 8017bd8:	4643      	movge	r3, r8
 8017bda:	42bb      	cmp	r3, r7
 8017bdc:	bfa8      	it	ge
 8017bde:	463b      	movge	r3, r7
 8017be0:	2b00      	cmp	r3, #0
 8017be2:	bfc2      	ittt	gt
 8017be4:	eba8 0803 	subgt.w	r8, r8, r3
 8017be8:	1aff      	subgt	r7, r7, r3
 8017bea:	eba9 0903 	subgt.w	r9, r9, r3
 8017bee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8017bf0:	2b00      	cmp	r3, #0
 8017bf2:	dd17      	ble.n	8017c24 <_strtod_l+0x75c>
 8017bf4:	4631      	mov	r1, r6
 8017bf6:	461a      	mov	r2, r3
 8017bf8:	4620      	mov	r0, r4
 8017bfa:	f002 fd81 	bl	801a700 <__pow5mult>
 8017bfe:	4606      	mov	r6, r0
 8017c00:	2800      	cmp	r0, #0
 8017c02:	f43f aead 	beq.w	8017960 <_strtod_l+0x498>
 8017c06:	4601      	mov	r1, r0
 8017c08:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8017c0a:	4620      	mov	r0, r4
 8017c0c:	f002 fcd2 	bl	801a5b4 <__multiply>
 8017c10:	900f      	str	r0, [sp, #60]	; 0x3c
 8017c12:	2800      	cmp	r0, #0
 8017c14:	f43f aea4 	beq.w	8017960 <_strtod_l+0x498>
 8017c18:	991e      	ldr	r1, [sp, #120]	; 0x78
 8017c1a:	4620      	mov	r0, r4
 8017c1c:	f002 fbae 	bl	801a37c <_Bfree>
 8017c20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017c22:	931e      	str	r3, [sp, #120]	; 0x78
 8017c24:	f1b8 0f00 	cmp.w	r8, #0
 8017c28:	f300 8091 	bgt.w	8017d4e <_strtod_l+0x886>
 8017c2c:	9b08      	ldr	r3, [sp, #32]
 8017c2e:	2b00      	cmp	r3, #0
 8017c30:	dd08      	ble.n	8017c44 <_strtod_l+0x77c>
 8017c32:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8017c34:	9907      	ldr	r1, [sp, #28]
 8017c36:	4620      	mov	r0, r4
 8017c38:	f002 fd62 	bl	801a700 <__pow5mult>
 8017c3c:	9007      	str	r0, [sp, #28]
 8017c3e:	2800      	cmp	r0, #0
 8017c40:	f43f ae8e 	beq.w	8017960 <_strtod_l+0x498>
 8017c44:	2f00      	cmp	r7, #0
 8017c46:	dd08      	ble.n	8017c5a <_strtod_l+0x792>
 8017c48:	9907      	ldr	r1, [sp, #28]
 8017c4a:	463a      	mov	r2, r7
 8017c4c:	4620      	mov	r0, r4
 8017c4e:	f002 fdb1 	bl	801a7b4 <__lshift>
 8017c52:	9007      	str	r0, [sp, #28]
 8017c54:	2800      	cmp	r0, #0
 8017c56:	f43f ae83 	beq.w	8017960 <_strtod_l+0x498>
 8017c5a:	f1b9 0f00 	cmp.w	r9, #0
 8017c5e:	dd08      	ble.n	8017c72 <_strtod_l+0x7aa>
 8017c60:	4631      	mov	r1, r6
 8017c62:	464a      	mov	r2, r9
 8017c64:	4620      	mov	r0, r4
 8017c66:	f002 fda5 	bl	801a7b4 <__lshift>
 8017c6a:	4606      	mov	r6, r0
 8017c6c:	2800      	cmp	r0, #0
 8017c6e:	f43f ae77 	beq.w	8017960 <_strtod_l+0x498>
 8017c72:	9a07      	ldr	r2, [sp, #28]
 8017c74:	991e      	ldr	r1, [sp, #120]	; 0x78
 8017c76:	4620      	mov	r0, r4
 8017c78:	f002 fe24 	bl	801a8c4 <__mdiff>
 8017c7c:	4605      	mov	r5, r0
 8017c7e:	2800      	cmp	r0, #0
 8017c80:	f43f ae6e 	beq.w	8017960 <_strtod_l+0x498>
 8017c84:	68c3      	ldr	r3, [r0, #12]
 8017c86:	930f      	str	r3, [sp, #60]	; 0x3c
 8017c88:	2300      	movs	r3, #0
 8017c8a:	60c3      	str	r3, [r0, #12]
 8017c8c:	4631      	mov	r1, r6
 8017c8e:	f002 fdfd 	bl	801a88c <__mcmp>
 8017c92:	2800      	cmp	r0, #0
 8017c94:	da65      	bge.n	8017d62 <_strtod_l+0x89a>
 8017c96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017c98:	ea53 030a 	orrs.w	r3, r3, sl
 8017c9c:	f040 8087 	bne.w	8017dae <_strtod_l+0x8e6>
 8017ca0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8017ca4:	2b00      	cmp	r3, #0
 8017ca6:	f040 8082 	bne.w	8017dae <_strtod_l+0x8e6>
 8017caa:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8017cae:	0d1b      	lsrs	r3, r3, #20
 8017cb0:	051b      	lsls	r3, r3, #20
 8017cb2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8017cb6:	d97a      	bls.n	8017dae <_strtod_l+0x8e6>
 8017cb8:	696b      	ldr	r3, [r5, #20]
 8017cba:	b913      	cbnz	r3, 8017cc2 <_strtod_l+0x7fa>
 8017cbc:	692b      	ldr	r3, [r5, #16]
 8017cbe:	2b01      	cmp	r3, #1
 8017cc0:	dd75      	ble.n	8017dae <_strtod_l+0x8e6>
 8017cc2:	4629      	mov	r1, r5
 8017cc4:	2201      	movs	r2, #1
 8017cc6:	4620      	mov	r0, r4
 8017cc8:	f002 fd74 	bl	801a7b4 <__lshift>
 8017ccc:	4631      	mov	r1, r6
 8017cce:	4605      	mov	r5, r0
 8017cd0:	f002 fddc 	bl	801a88c <__mcmp>
 8017cd4:	2800      	cmp	r0, #0
 8017cd6:	dd6a      	ble.n	8017dae <_strtod_l+0x8e6>
 8017cd8:	9904      	ldr	r1, [sp, #16]
 8017cda:	4a55      	ldr	r2, [pc, #340]	; (8017e30 <_strtod_l+0x968>)
 8017cdc:	465b      	mov	r3, fp
 8017cde:	2900      	cmp	r1, #0
 8017ce0:	f000 8085 	beq.w	8017dee <_strtod_l+0x926>
 8017ce4:	ea02 010b 	and.w	r1, r2, fp
 8017ce8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8017cec:	dc7f      	bgt.n	8017dee <_strtod_l+0x926>
 8017cee:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8017cf2:	f77f aeaa 	ble.w	8017a4a <_strtod_l+0x582>
 8017cf6:	4a4f      	ldr	r2, [pc, #316]	; (8017e34 <_strtod_l+0x96c>)
 8017cf8:	2300      	movs	r3, #0
 8017cfa:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8017cfe:	4650      	mov	r0, sl
 8017d00:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8017d04:	4659      	mov	r1, fp
 8017d06:	f7e8 fc97 	bl	8000638 <__aeabi_dmul>
 8017d0a:	460b      	mov	r3, r1
 8017d0c:	4303      	orrs	r3, r0
 8017d0e:	bf08      	it	eq
 8017d10:	2322      	moveq	r3, #34	; 0x22
 8017d12:	4682      	mov	sl, r0
 8017d14:	468b      	mov	fp, r1
 8017d16:	bf08      	it	eq
 8017d18:	6023      	streq	r3, [r4, #0]
 8017d1a:	e62b      	b.n	8017974 <_strtod_l+0x4ac>
 8017d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8017d20:	fa02 f303 	lsl.w	r3, r2, r3
 8017d24:	ea03 0a0a 	and.w	sl, r3, sl
 8017d28:	e6de      	b.n	8017ae8 <_strtod_l+0x620>
 8017d2a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8017d2e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8017d32:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8017d36:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8017d3a:	fa01 f308 	lsl.w	r3, r1, r8
 8017d3e:	930c      	str	r3, [sp, #48]	; 0x30
 8017d40:	9111      	str	r1, [sp, #68]	; 0x44
 8017d42:	e741      	b.n	8017bc8 <_strtod_l+0x700>
 8017d44:	2300      	movs	r3, #0
 8017d46:	930c      	str	r3, [sp, #48]	; 0x30
 8017d48:	2301      	movs	r3, #1
 8017d4a:	9311      	str	r3, [sp, #68]	; 0x44
 8017d4c:	e73c      	b.n	8017bc8 <_strtod_l+0x700>
 8017d4e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8017d50:	4642      	mov	r2, r8
 8017d52:	4620      	mov	r0, r4
 8017d54:	f002 fd2e 	bl	801a7b4 <__lshift>
 8017d58:	901e      	str	r0, [sp, #120]	; 0x78
 8017d5a:	2800      	cmp	r0, #0
 8017d5c:	f47f af66 	bne.w	8017c2c <_strtod_l+0x764>
 8017d60:	e5fe      	b.n	8017960 <_strtod_l+0x498>
 8017d62:	465f      	mov	r7, fp
 8017d64:	d16e      	bne.n	8017e44 <_strtod_l+0x97c>
 8017d66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017d68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8017d6c:	b342      	cbz	r2, 8017dc0 <_strtod_l+0x8f8>
 8017d6e:	4a32      	ldr	r2, [pc, #200]	; (8017e38 <_strtod_l+0x970>)
 8017d70:	4293      	cmp	r3, r2
 8017d72:	d128      	bne.n	8017dc6 <_strtod_l+0x8fe>
 8017d74:	9b04      	ldr	r3, [sp, #16]
 8017d76:	4650      	mov	r0, sl
 8017d78:	b1eb      	cbz	r3, 8017db6 <_strtod_l+0x8ee>
 8017d7a:	4a2d      	ldr	r2, [pc, #180]	; (8017e30 <_strtod_l+0x968>)
 8017d7c:	403a      	ands	r2, r7
 8017d7e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8017d82:	f04f 31ff 	mov.w	r1, #4294967295
 8017d86:	d819      	bhi.n	8017dbc <_strtod_l+0x8f4>
 8017d88:	0d12      	lsrs	r2, r2, #20
 8017d8a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8017d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8017d92:	4298      	cmp	r0, r3
 8017d94:	d117      	bne.n	8017dc6 <_strtod_l+0x8fe>
 8017d96:	4b29      	ldr	r3, [pc, #164]	; (8017e3c <_strtod_l+0x974>)
 8017d98:	429f      	cmp	r7, r3
 8017d9a:	d102      	bne.n	8017da2 <_strtod_l+0x8da>
 8017d9c:	3001      	adds	r0, #1
 8017d9e:	f43f addf 	beq.w	8017960 <_strtod_l+0x498>
 8017da2:	4b23      	ldr	r3, [pc, #140]	; (8017e30 <_strtod_l+0x968>)
 8017da4:	403b      	ands	r3, r7
 8017da6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8017daa:	f04f 0a00 	mov.w	sl, #0
 8017dae:	9b04      	ldr	r3, [sp, #16]
 8017db0:	2b00      	cmp	r3, #0
 8017db2:	d1a0      	bne.n	8017cf6 <_strtod_l+0x82e>
 8017db4:	e5de      	b.n	8017974 <_strtod_l+0x4ac>
 8017db6:	f04f 33ff 	mov.w	r3, #4294967295
 8017dba:	e7ea      	b.n	8017d92 <_strtod_l+0x8ca>
 8017dbc:	460b      	mov	r3, r1
 8017dbe:	e7e8      	b.n	8017d92 <_strtod_l+0x8ca>
 8017dc0:	ea53 030a 	orrs.w	r3, r3, sl
 8017dc4:	d088      	beq.n	8017cd8 <_strtod_l+0x810>
 8017dc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017dc8:	b1db      	cbz	r3, 8017e02 <_strtod_l+0x93a>
 8017dca:	423b      	tst	r3, r7
 8017dcc:	d0ef      	beq.n	8017dae <_strtod_l+0x8e6>
 8017dce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017dd0:	9a04      	ldr	r2, [sp, #16]
 8017dd2:	4650      	mov	r0, sl
 8017dd4:	4659      	mov	r1, fp
 8017dd6:	b1c3      	cbz	r3, 8017e0a <_strtod_l+0x942>
 8017dd8:	f7ff fb5a 	bl	8017490 <sulp>
 8017ddc:	4602      	mov	r2, r0
 8017dde:	460b      	mov	r3, r1
 8017de0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017de4:	f7e8 fa72 	bl	80002cc <__adddf3>
 8017de8:	4682      	mov	sl, r0
 8017dea:	468b      	mov	fp, r1
 8017dec:	e7df      	b.n	8017dae <_strtod_l+0x8e6>
 8017dee:	4013      	ands	r3, r2
 8017df0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8017df4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8017df8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8017dfc:	f04f 3aff 	mov.w	sl, #4294967295
 8017e00:	e7d5      	b.n	8017dae <_strtod_l+0x8e6>
 8017e02:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017e04:	ea13 0f0a 	tst.w	r3, sl
 8017e08:	e7e0      	b.n	8017dcc <_strtod_l+0x904>
 8017e0a:	f7ff fb41 	bl	8017490 <sulp>
 8017e0e:	4602      	mov	r2, r0
 8017e10:	460b      	mov	r3, r1
 8017e12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017e16:	f7e8 fa57 	bl	80002c8 <__aeabi_dsub>
 8017e1a:	2200      	movs	r2, #0
 8017e1c:	2300      	movs	r3, #0
 8017e1e:	4682      	mov	sl, r0
 8017e20:	468b      	mov	fp, r1
 8017e22:	f7e8 fe71 	bl	8000b08 <__aeabi_dcmpeq>
 8017e26:	2800      	cmp	r0, #0
 8017e28:	d0c1      	beq.n	8017dae <_strtod_l+0x8e6>
 8017e2a:	e60e      	b.n	8017a4a <_strtod_l+0x582>
 8017e2c:	fffffc02 	.word	0xfffffc02
 8017e30:	7ff00000 	.word	0x7ff00000
 8017e34:	39500000 	.word	0x39500000
 8017e38:	000fffff 	.word	0x000fffff
 8017e3c:	7fefffff 	.word	0x7fefffff
 8017e40:	0801ddf0 	.word	0x0801ddf0
 8017e44:	4631      	mov	r1, r6
 8017e46:	4628      	mov	r0, r5
 8017e48:	f002 fe9c 	bl	801ab84 <__ratio>
 8017e4c:	ec59 8b10 	vmov	r8, r9, d0
 8017e50:	ee10 0a10 	vmov	r0, s0
 8017e54:	2200      	movs	r2, #0
 8017e56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8017e5a:	4649      	mov	r1, r9
 8017e5c:	f7e8 fe68 	bl	8000b30 <__aeabi_dcmple>
 8017e60:	2800      	cmp	r0, #0
 8017e62:	d07c      	beq.n	8017f5e <_strtod_l+0xa96>
 8017e64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017e66:	2b00      	cmp	r3, #0
 8017e68:	d04c      	beq.n	8017f04 <_strtod_l+0xa3c>
 8017e6a:	4b95      	ldr	r3, [pc, #596]	; (80180c0 <_strtod_l+0xbf8>)
 8017e6c:	2200      	movs	r2, #0
 8017e6e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8017e72:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80180c0 <_strtod_l+0xbf8>
 8017e76:	f04f 0800 	mov.w	r8, #0
 8017e7a:	4b92      	ldr	r3, [pc, #584]	; (80180c4 <_strtod_l+0xbfc>)
 8017e7c:	403b      	ands	r3, r7
 8017e7e:	9311      	str	r3, [sp, #68]	; 0x44
 8017e80:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8017e82:	4b91      	ldr	r3, [pc, #580]	; (80180c8 <_strtod_l+0xc00>)
 8017e84:	429a      	cmp	r2, r3
 8017e86:	f040 80b2 	bne.w	8017fee <_strtod_l+0xb26>
 8017e8a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8017e8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017e92:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8017e96:	ec4b ab10 	vmov	d0, sl, fp
 8017e9a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8017e9e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8017ea2:	f002 fd97 	bl	801a9d4 <__ulp>
 8017ea6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017eaa:	ec53 2b10 	vmov	r2, r3, d0
 8017eae:	f7e8 fbc3 	bl	8000638 <__aeabi_dmul>
 8017eb2:	4652      	mov	r2, sl
 8017eb4:	465b      	mov	r3, fp
 8017eb6:	f7e8 fa09 	bl	80002cc <__adddf3>
 8017eba:	460b      	mov	r3, r1
 8017ebc:	4981      	ldr	r1, [pc, #516]	; (80180c4 <_strtod_l+0xbfc>)
 8017ebe:	4a83      	ldr	r2, [pc, #524]	; (80180cc <_strtod_l+0xc04>)
 8017ec0:	4019      	ands	r1, r3
 8017ec2:	4291      	cmp	r1, r2
 8017ec4:	4682      	mov	sl, r0
 8017ec6:	d95e      	bls.n	8017f86 <_strtod_l+0xabe>
 8017ec8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017eca:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8017ece:	4293      	cmp	r3, r2
 8017ed0:	d103      	bne.n	8017eda <_strtod_l+0xa12>
 8017ed2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017ed4:	3301      	adds	r3, #1
 8017ed6:	f43f ad43 	beq.w	8017960 <_strtod_l+0x498>
 8017eda:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80180d8 <_strtod_l+0xc10>
 8017ede:	f04f 3aff 	mov.w	sl, #4294967295
 8017ee2:	991e      	ldr	r1, [sp, #120]	; 0x78
 8017ee4:	4620      	mov	r0, r4
 8017ee6:	f002 fa49 	bl	801a37c <_Bfree>
 8017eea:	9907      	ldr	r1, [sp, #28]
 8017eec:	4620      	mov	r0, r4
 8017eee:	f002 fa45 	bl	801a37c <_Bfree>
 8017ef2:	4631      	mov	r1, r6
 8017ef4:	4620      	mov	r0, r4
 8017ef6:	f002 fa41 	bl	801a37c <_Bfree>
 8017efa:	4629      	mov	r1, r5
 8017efc:	4620      	mov	r0, r4
 8017efe:	f002 fa3d 	bl	801a37c <_Bfree>
 8017f02:	e613      	b.n	8017b2c <_strtod_l+0x664>
 8017f04:	f1ba 0f00 	cmp.w	sl, #0
 8017f08:	d11b      	bne.n	8017f42 <_strtod_l+0xa7a>
 8017f0a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8017f0e:	b9f3      	cbnz	r3, 8017f4e <_strtod_l+0xa86>
 8017f10:	4b6b      	ldr	r3, [pc, #428]	; (80180c0 <_strtod_l+0xbf8>)
 8017f12:	2200      	movs	r2, #0
 8017f14:	4640      	mov	r0, r8
 8017f16:	4649      	mov	r1, r9
 8017f18:	f7e8 fe00 	bl	8000b1c <__aeabi_dcmplt>
 8017f1c:	b9d0      	cbnz	r0, 8017f54 <_strtod_l+0xa8c>
 8017f1e:	4640      	mov	r0, r8
 8017f20:	4649      	mov	r1, r9
 8017f22:	4b6b      	ldr	r3, [pc, #428]	; (80180d0 <_strtod_l+0xc08>)
 8017f24:	2200      	movs	r2, #0
 8017f26:	f7e8 fb87 	bl	8000638 <__aeabi_dmul>
 8017f2a:	4680      	mov	r8, r0
 8017f2c:	4689      	mov	r9, r1
 8017f2e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8017f32:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8017f36:	931b      	str	r3, [sp, #108]	; 0x6c
 8017f38:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8017f3c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8017f40:	e79b      	b.n	8017e7a <_strtod_l+0x9b2>
 8017f42:	f1ba 0f01 	cmp.w	sl, #1
 8017f46:	d102      	bne.n	8017f4e <_strtod_l+0xa86>
 8017f48:	2f00      	cmp	r7, #0
 8017f4a:	f43f ad7e 	beq.w	8017a4a <_strtod_l+0x582>
 8017f4e:	4b61      	ldr	r3, [pc, #388]	; (80180d4 <_strtod_l+0xc0c>)
 8017f50:	2200      	movs	r2, #0
 8017f52:	e78c      	b.n	8017e6e <_strtod_l+0x9a6>
 8017f54:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80180d0 <_strtod_l+0xc08>
 8017f58:	f04f 0800 	mov.w	r8, #0
 8017f5c:	e7e7      	b.n	8017f2e <_strtod_l+0xa66>
 8017f5e:	4b5c      	ldr	r3, [pc, #368]	; (80180d0 <_strtod_l+0xc08>)
 8017f60:	4640      	mov	r0, r8
 8017f62:	4649      	mov	r1, r9
 8017f64:	2200      	movs	r2, #0
 8017f66:	f7e8 fb67 	bl	8000638 <__aeabi_dmul>
 8017f6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017f6c:	4680      	mov	r8, r0
 8017f6e:	4689      	mov	r9, r1
 8017f70:	b933      	cbnz	r3, 8017f80 <_strtod_l+0xab8>
 8017f72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017f76:	9012      	str	r0, [sp, #72]	; 0x48
 8017f78:	9313      	str	r3, [sp, #76]	; 0x4c
 8017f7a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8017f7e:	e7dd      	b.n	8017f3c <_strtod_l+0xa74>
 8017f80:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8017f84:	e7f9      	b.n	8017f7a <_strtod_l+0xab2>
 8017f86:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8017f8a:	9b04      	ldr	r3, [sp, #16]
 8017f8c:	2b00      	cmp	r3, #0
 8017f8e:	d1a8      	bne.n	8017ee2 <_strtod_l+0xa1a>
 8017f90:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8017f94:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8017f96:	0d1b      	lsrs	r3, r3, #20
 8017f98:	051b      	lsls	r3, r3, #20
 8017f9a:	429a      	cmp	r2, r3
 8017f9c:	d1a1      	bne.n	8017ee2 <_strtod_l+0xa1a>
 8017f9e:	4640      	mov	r0, r8
 8017fa0:	4649      	mov	r1, r9
 8017fa2:	f7e8 fef9 	bl	8000d98 <__aeabi_d2lz>
 8017fa6:	f7e8 fb19 	bl	80005dc <__aeabi_l2d>
 8017faa:	4602      	mov	r2, r0
 8017fac:	460b      	mov	r3, r1
 8017fae:	4640      	mov	r0, r8
 8017fb0:	4649      	mov	r1, r9
 8017fb2:	f7e8 f989 	bl	80002c8 <__aeabi_dsub>
 8017fb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017fb8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8017fbc:	ea43 030a 	orr.w	r3, r3, sl
 8017fc0:	4313      	orrs	r3, r2
 8017fc2:	4680      	mov	r8, r0
 8017fc4:	4689      	mov	r9, r1
 8017fc6:	d053      	beq.n	8018070 <_strtod_l+0xba8>
 8017fc8:	a335      	add	r3, pc, #212	; (adr r3, 80180a0 <_strtod_l+0xbd8>)
 8017fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017fce:	f7e8 fda5 	bl	8000b1c <__aeabi_dcmplt>
 8017fd2:	2800      	cmp	r0, #0
 8017fd4:	f47f acce 	bne.w	8017974 <_strtod_l+0x4ac>
 8017fd8:	a333      	add	r3, pc, #204	; (adr r3, 80180a8 <_strtod_l+0xbe0>)
 8017fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017fde:	4640      	mov	r0, r8
 8017fe0:	4649      	mov	r1, r9
 8017fe2:	f7e8 fdb9 	bl	8000b58 <__aeabi_dcmpgt>
 8017fe6:	2800      	cmp	r0, #0
 8017fe8:	f43f af7b 	beq.w	8017ee2 <_strtod_l+0xa1a>
 8017fec:	e4c2      	b.n	8017974 <_strtod_l+0x4ac>
 8017fee:	9b04      	ldr	r3, [sp, #16]
 8017ff0:	b333      	cbz	r3, 8018040 <_strtod_l+0xb78>
 8017ff2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017ff4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8017ff8:	d822      	bhi.n	8018040 <_strtod_l+0xb78>
 8017ffa:	a32d      	add	r3, pc, #180	; (adr r3, 80180b0 <_strtod_l+0xbe8>)
 8017ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018000:	4640      	mov	r0, r8
 8018002:	4649      	mov	r1, r9
 8018004:	f7e8 fd94 	bl	8000b30 <__aeabi_dcmple>
 8018008:	b1a0      	cbz	r0, 8018034 <_strtod_l+0xb6c>
 801800a:	4649      	mov	r1, r9
 801800c:	4640      	mov	r0, r8
 801800e:	f7e8 fdeb 	bl	8000be8 <__aeabi_d2uiz>
 8018012:	2801      	cmp	r0, #1
 8018014:	bf38      	it	cc
 8018016:	2001      	movcc	r0, #1
 8018018:	f7e8 fa94 	bl	8000544 <__aeabi_ui2d>
 801801c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801801e:	4680      	mov	r8, r0
 8018020:	4689      	mov	r9, r1
 8018022:	bb13      	cbnz	r3, 801806a <_strtod_l+0xba2>
 8018024:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8018028:	9014      	str	r0, [sp, #80]	; 0x50
 801802a:	9315      	str	r3, [sp, #84]	; 0x54
 801802c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8018030:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8018034:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018036:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8018038:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801803c:	1a9b      	subs	r3, r3, r2
 801803e:	930d      	str	r3, [sp, #52]	; 0x34
 8018040:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8018044:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8018048:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801804c:	f002 fcc2 	bl	801a9d4 <__ulp>
 8018050:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8018054:	ec53 2b10 	vmov	r2, r3, d0
 8018058:	f7e8 faee 	bl	8000638 <__aeabi_dmul>
 801805c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8018060:	f7e8 f934 	bl	80002cc <__adddf3>
 8018064:	4682      	mov	sl, r0
 8018066:	468b      	mov	fp, r1
 8018068:	e78f      	b.n	8017f8a <_strtod_l+0xac2>
 801806a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 801806e:	e7dd      	b.n	801802c <_strtod_l+0xb64>
 8018070:	a311      	add	r3, pc, #68	; (adr r3, 80180b8 <_strtod_l+0xbf0>)
 8018072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018076:	f7e8 fd51 	bl	8000b1c <__aeabi_dcmplt>
 801807a:	e7b4      	b.n	8017fe6 <_strtod_l+0xb1e>
 801807c:	2300      	movs	r3, #0
 801807e:	930e      	str	r3, [sp, #56]	; 0x38
 8018080:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8018082:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8018084:	6013      	str	r3, [r2, #0]
 8018086:	f7ff ba65 	b.w	8017554 <_strtod_l+0x8c>
 801808a:	2b65      	cmp	r3, #101	; 0x65
 801808c:	f43f ab5d 	beq.w	801774a <_strtod_l+0x282>
 8018090:	2b45      	cmp	r3, #69	; 0x45
 8018092:	f43f ab5a 	beq.w	801774a <_strtod_l+0x282>
 8018096:	2201      	movs	r2, #1
 8018098:	f7ff bb92 	b.w	80177c0 <_strtod_l+0x2f8>
 801809c:	f3af 8000 	nop.w
 80180a0:	94a03595 	.word	0x94a03595
 80180a4:	3fdfffff 	.word	0x3fdfffff
 80180a8:	35afe535 	.word	0x35afe535
 80180ac:	3fe00000 	.word	0x3fe00000
 80180b0:	ffc00000 	.word	0xffc00000
 80180b4:	41dfffff 	.word	0x41dfffff
 80180b8:	94a03595 	.word	0x94a03595
 80180bc:	3fcfffff 	.word	0x3fcfffff
 80180c0:	3ff00000 	.word	0x3ff00000
 80180c4:	7ff00000 	.word	0x7ff00000
 80180c8:	7fe00000 	.word	0x7fe00000
 80180cc:	7c9fffff 	.word	0x7c9fffff
 80180d0:	3fe00000 	.word	0x3fe00000
 80180d4:	bff00000 	.word	0xbff00000
 80180d8:	7fefffff 	.word	0x7fefffff

080180dc <_strtod_r>:
 80180dc:	4b01      	ldr	r3, [pc, #4]	; (80180e4 <_strtod_r+0x8>)
 80180de:	f7ff b9f3 	b.w	80174c8 <_strtod_l>
 80180e2:	bf00      	nop
 80180e4:	200001bc 	.word	0x200001bc

080180e8 <strtok>:
 80180e8:	4b16      	ldr	r3, [pc, #88]	; (8018144 <strtok+0x5c>)
 80180ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80180ec:	681e      	ldr	r6, [r3, #0]
 80180ee:	6db4      	ldr	r4, [r6, #88]	; 0x58
 80180f0:	4605      	mov	r5, r0
 80180f2:	b9fc      	cbnz	r4, 8018134 <strtok+0x4c>
 80180f4:	2050      	movs	r0, #80	; 0x50
 80180f6:	9101      	str	r1, [sp, #4]
 80180f8:	f7fd fdde 	bl	8015cb8 <malloc>
 80180fc:	9901      	ldr	r1, [sp, #4]
 80180fe:	65b0      	str	r0, [r6, #88]	; 0x58
 8018100:	4602      	mov	r2, r0
 8018102:	b920      	cbnz	r0, 801810e <strtok+0x26>
 8018104:	4b10      	ldr	r3, [pc, #64]	; (8018148 <strtok+0x60>)
 8018106:	4811      	ldr	r0, [pc, #68]	; (801814c <strtok+0x64>)
 8018108:	2157      	movs	r1, #87	; 0x57
 801810a:	f000 fc69 	bl	80189e0 <__assert_func>
 801810e:	e9c0 4400 	strd	r4, r4, [r0]
 8018112:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8018116:	e9c0 4404 	strd	r4, r4, [r0, #16]
 801811a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 801811e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8018122:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8018126:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 801812a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 801812e:	6184      	str	r4, [r0, #24]
 8018130:	7704      	strb	r4, [r0, #28]
 8018132:	6244      	str	r4, [r0, #36]	; 0x24
 8018134:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8018136:	2301      	movs	r3, #1
 8018138:	4628      	mov	r0, r5
 801813a:	b002      	add	sp, #8
 801813c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018140:	f000 b806 	b.w	8018150 <__strtok_r>
 8018144:	200000f4 	.word	0x200000f4
 8018148:	0801dc58 	.word	0x0801dc58
 801814c:	0801de18 	.word	0x0801de18

08018150 <__strtok_r>:
 8018150:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018152:	b908      	cbnz	r0, 8018158 <__strtok_r+0x8>
 8018154:	6810      	ldr	r0, [r2, #0]
 8018156:	b188      	cbz	r0, 801817c <__strtok_r+0x2c>
 8018158:	4604      	mov	r4, r0
 801815a:	4620      	mov	r0, r4
 801815c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8018160:	460f      	mov	r7, r1
 8018162:	f817 6b01 	ldrb.w	r6, [r7], #1
 8018166:	b91e      	cbnz	r6, 8018170 <__strtok_r+0x20>
 8018168:	b965      	cbnz	r5, 8018184 <__strtok_r+0x34>
 801816a:	6015      	str	r5, [r2, #0]
 801816c:	4628      	mov	r0, r5
 801816e:	e005      	b.n	801817c <__strtok_r+0x2c>
 8018170:	42b5      	cmp	r5, r6
 8018172:	d1f6      	bne.n	8018162 <__strtok_r+0x12>
 8018174:	2b00      	cmp	r3, #0
 8018176:	d1f0      	bne.n	801815a <__strtok_r+0xa>
 8018178:	6014      	str	r4, [r2, #0]
 801817a:	7003      	strb	r3, [r0, #0]
 801817c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801817e:	461c      	mov	r4, r3
 8018180:	e00c      	b.n	801819c <__strtok_r+0x4c>
 8018182:	b915      	cbnz	r5, 801818a <__strtok_r+0x3a>
 8018184:	f814 3b01 	ldrb.w	r3, [r4], #1
 8018188:	460e      	mov	r6, r1
 801818a:	f816 5b01 	ldrb.w	r5, [r6], #1
 801818e:	42ab      	cmp	r3, r5
 8018190:	d1f7      	bne.n	8018182 <__strtok_r+0x32>
 8018192:	2b00      	cmp	r3, #0
 8018194:	d0f3      	beq.n	801817e <__strtok_r+0x2e>
 8018196:	2300      	movs	r3, #0
 8018198:	f804 3c01 	strb.w	r3, [r4, #-1]
 801819c:	6014      	str	r4, [r2, #0]
 801819e:	e7ed      	b.n	801817c <__strtok_r+0x2c>

080181a0 <_strtol_l.isra.0>:
 80181a0:	2b01      	cmp	r3, #1
 80181a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80181a6:	d001      	beq.n	80181ac <_strtol_l.isra.0+0xc>
 80181a8:	2b24      	cmp	r3, #36	; 0x24
 80181aa:	d906      	bls.n	80181ba <_strtol_l.isra.0+0x1a>
 80181ac:	f7fd fb42 	bl	8015834 <__errno>
 80181b0:	2316      	movs	r3, #22
 80181b2:	6003      	str	r3, [r0, #0]
 80181b4:	2000      	movs	r0, #0
 80181b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80181ba:	4f3a      	ldr	r7, [pc, #232]	; (80182a4 <_strtol_l.isra.0+0x104>)
 80181bc:	468e      	mov	lr, r1
 80181be:	4676      	mov	r6, lr
 80181c0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80181c4:	5de5      	ldrb	r5, [r4, r7]
 80181c6:	f015 0508 	ands.w	r5, r5, #8
 80181ca:	d1f8      	bne.n	80181be <_strtol_l.isra.0+0x1e>
 80181cc:	2c2d      	cmp	r4, #45	; 0x2d
 80181ce:	d134      	bne.n	801823a <_strtol_l.isra.0+0x9a>
 80181d0:	f89e 4000 	ldrb.w	r4, [lr]
 80181d4:	f04f 0801 	mov.w	r8, #1
 80181d8:	f106 0e02 	add.w	lr, r6, #2
 80181dc:	2b00      	cmp	r3, #0
 80181de:	d05c      	beq.n	801829a <_strtol_l.isra.0+0xfa>
 80181e0:	2b10      	cmp	r3, #16
 80181e2:	d10c      	bne.n	80181fe <_strtol_l.isra.0+0x5e>
 80181e4:	2c30      	cmp	r4, #48	; 0x30
 80181e6:	d10a      	bne.n	80181fe <_strtol_l.isra.0+0x5e>
 80181e8:	f89e 4000 	ldrb.w	r4, [lr]
 80181ec:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80181f0:	2c58      	cmp	r4, #88	; 0x58
 80181f2:	d14d      	bne.n	8018290 <_strtol_l.isra.0+0xf0>
 80181f4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80181f8:	2310      	movs	r3, #16
 80181fa:	f10e 0e02 	add.w	lr, lr, #2
 80181fe:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8018202:	f10c 3cff 	add.w	ip, ip, #4294967295
 8018206:	2600      	movs	r6, #0
 8018208:	fbbc f9f3 	udiv	r9, ip, r3
 801820c:	4635      	mov	r5, r6
 801820e:	fb03 ca19 	mls	sl, r3, r9, ip
 8018212:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8018216:	2f09      	cmp	r7, #9
 8018218:	d818      	bhi.n	801824c <_strtol_l.isra.0+0xac>
 801821a:	463c      	mov	r4, r7
 801821c:	42a3      	cmp	r3, r4
 801821e:	dd24      	ble.n	801826a <_strtol_l.isra.0+0xca>
 8018220:	2e00      	cmp	r6, #0
 8018222:	db1f      	blt.n	8018264 <_strtol_l.isra.0+0xc4>
 8018224:	45a9      	cmp	r9, r5
 8018226:	d31d      	bcc.n	8018264 <_strtol_l.isra.0+0xc4>
 8018228:	d101      	bne.n	801822e <_strtol_l.isra.0+0x8e>
 801822a:	45a2      	cmp	sl, r4
 801822c:	db1a      	blt.n	8018264 <_strtol_l.isra.0+0xc4>
 801822e:	fb05 4503 	mla	r5, r5, r3, r4
 8018232:	2601      	movs	r6, #1
 8018234:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8018238:	e7eb      	b.n	8018212 <_strtol_l.isra.0+0x72>
 801823a:	2c2b      	cmp	r4, #43	; 0x2b
 801823c:	bf08      	it	eq
 801823e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8018242:	46a8      	mov	r8, r5
 8018244:	bf08      	it	eq
 8018246:	f106 0e02 	addeq.w	lr, r6, #2
 801824a:	e7c7      	b.n	80181dc <_strtol_l.isra.0+0x3c>
 801824c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8018250:	2f19      	cmp	r7, #25
 8018252:	d801      	bhi.n	8018258 <_strtol_l.isra.0+0xb8>
 8018254:	3c37      	subs	r4, #55	; 0x37
 8018256:	e7e1      	b.n	801821c <_strtol_l.isra.0+0x7c>
 8018258:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801825c:	2f19      	cmp	r7, #25
 801825e:	d804      	bhi.n	801826a <_strtol_l.isra.0+0xca>
 8018260:	3c57      	subs	r4, #87	; 0x57
 8018262:	e7db      	b.n	801821c <_strtol_l.isra.0+0x7c>
 8018264:	f04f 36ff 	mov.w	r6, #4294967295
 8018268:	e7e4      	b.n	8018234 <_strtol_l.isra.0+0x94>
 801826a:	2e00      	cmp	r6, #0
 801826c:	da05      	bge.n	801827a <_strtol_l.isra.0+0xda>
 801826e:	2322      	movs	r3, #34	; 0x22
 8018270:	6003      	str	r3, [r0, #0]
 8018272:	4665      	mov	r5, ip
 8018274:	b942      	cbnz	r2, 8018288 <_strtol_l.isra.0+0xe8>
 8018276:	4628      	mov	r0, r5
 8018278:	e79d      	b.n	80181b6 <_strtol_l.isra.0+0x16>
 801827a:	f1b8 0f00 	cmp.w	r8, #0
 801827e:	d000      	beq.n	8018282 <_strtol_l.isra.0+0xe2>
 8018280:	426d      	negs	r5, r5
 8018282:	2a00      	cmp	r2, #0
 8018284:	d0f7      	beq.n	8018276 <_strtol_l.isra.0+0xd6>
 8018286:	b10e      	cbz	r6, 801828c <_strtol_l.isra.0+0xec>
 8018288:	f10e 31ff 	add.w	r1, lr, #4294967295
 801828c:	6011      	str	r1, [r2, #0]
 801828e:	e7f2      	b.n	8018276 <_strtol_l.isra.0+0xd6>
 8018290:	2430      	movs	r4, #48	; 0x30
 8018292:	2b00      	cmp	r3, #0
 8018294:	d1b3      	bne.n	80181fe <_strtol_l.isra.0+0x5e>
 8018296:	2308      	movs	r3, #8
 8018298:	e7b1      	b.n	80181fe <_strtol_l.isra.0+0x5e>
 801829a:	2c30      	cmp	r4, #48	; 0x30
 801829c:	d0a4      	beq.n	80181e8 <_strtol_l.isra.0+0x48>
 801829e:	230a      	movs	r3, #10
 80182a0:	e7ad      	b.n	80181fe <_strtol_l.isra.0+0x5e>
 80182a2:	bf00      	nop
 80182a4:	0801daf1 	.word	0x0801daf1

080182a8 <_strtol_r>:
 80182a8:	f7ff bf7a 	b.w	80181a0 <_strtol_l.isra.0>

080182ac <strtol>:
 80182ac:	4613      	mov	r3, r2
 80182ae:	460a      	mov	r2, r1
 80182b0:	4601      	mov	r1, r0
 80182b2:	4802      	ldr	r0, [pc, #8]	; (80182bc <strtol+0x10>)
 80182b4:	6800      	ldr	r0, [r0, #0]
 80182b6:	f7ff bf73 	b.w	80181a0 <_strtol_l.isra.0>
 80182ba:	bf00      	nop
 80182bc:	200000f4 	.word	0x200000f4

080182c0 <_strtoul_l.isra.0>:
 80182c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80182c4:	4e3b      	ldr	r6, [pc, #236]	; (80183b4 <_strtoul_l.isra.0+0xf4>)
 80182c6:	4686      	mov	lr, r0
 80182c8:	468c      	mov	ip, r1
 80182ca:	4660      	mov	r0, ip
 80182cc:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80182d0:	5da5      	ldrb	r5, [r4, r6]
 80182d2:	f015 0508 	ands.w	r5, r5, #8
 80182d6:	d1f8      	bne.n	80182ca <_strtoul_l.isra.0+0xa>
 80182d8:	2c2d      	cmp	r4, #45	; 0x2d
 80182da:	d134      	bne.n	8018346 <_strtoul_l.isra.0+0x86>
 80182dc:	f89c 4000 	ldrb.w	r4, [ip]
 80182e0:	f04f 0801 	mov.w	r8, #1
 80182e4:	f100 0c02 	add.w	ip, r0, #2
 80182e8:	2b00      	cmp	r3, #0
 80182ea:	d05e      	beq.n	80183aa <_strtoul_l.isra.0+0xea>
 80182ec:	2b10      	cmp	r3, #16
 80182ee:	d10c      	bne.n	801830a <_strtoul_l.isra.0+0x4a>
 80182f0:	2c30      	cmp	r4, #48	; 0x30
 80182f2:	d10a      	bne.n	801830a <_strtoul_l.isra.0+0x4a>
 80182f4:	f89c 0000 	ldrb.w	r0, [ip]
 80182f8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80182fc:	2858      	cmp	r0, #88	; 0x58
 80182fe:	d14f      	bne.n	80183a0 <_strtoul_l.isra.0+0xe0>
 8018300:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8018304:	2310      	movs	r3, #16
 8018306:	f10c 0c02 	add.w	ip, ip, #2
 801830a:	f04f 37ff 	mov.w	r7, #4294967295
 801830e:	2500      	movs	r5, #0
 8018310:	fbb7 f7f3 	udiv	r7, r7, r3
 8018314:	fb03 f907 	mul.w	r9, r3, r7
 8018318:	ea6f 0909 	mvn.w	r9, r9
 801831c:	4628      	mov	r0, r5
 801831e:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8018322:	2e09      	cmp	r6, #9
 8018324:	d818      	bhi.n	8018358 <_strtoul_l.isra.0+0x98>
 8018326:	4634      	mov	r4, r6
 8018328:	42a3      	cmp	r3, r4
 801832a:	dd24      	ble.n	8018376 <_strtoul_l.isra.0+0xb6>
 801832c:	2d00      	cmp	r5, #0
 801832e:	db1f      	blt.n	8018370 <_strtoul_l.isra.0+0xb0>
 8018330:	4287      	cmp	r7, r0
 8018332:	d31d      	bcc.n	8018370 <_strtoul_l.isra.0+0xb0>
 8018334:	d101      	bne.n	801833a <_strtoul_l.isra.0+0x7a>
 8018336:	45a1      	cmp	r9, r4
 8018338:	db1a      	blt.n	8018370 <_strtoul_l.isra.0+0xb0>
 801833a:	fb00 4003 	mla	r0, r0, r3, r4
 801833e:	2501      	movs	r5, #1
 8018340:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8018344:	e7eb      	b.n	801831e <_strtoul_l.isra.0+0x5e>
 8018346:	2c2b      	cmp	r4, #43	; 0x2b
 8018348:	bf08      	it	eq
 801834a:	f89c 4000 	ldrbeq.w	r4, [ip]
 801834e:	46a8      	mov	r8, r5
 8018350:	bf08      	it	eq
 8018352:	f100 0c02 	addeq.w	ip, r0, #2
 8018356:	e7c7      	b.n	80182e8 <_strtoul_l.isra.0+0x28>
 8018358:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 801835c:	2e19      	cmp	r6, #25
 801835e:	d801      	bhi.n	8018364 <_strtoul_l.isra.0+0xa4>
 8018360:	3c37      	subs	r4, #55	; 0x37
 8018362:	e7e1      	b.n	8018328 <_strtoul_l.isra.0+0x68>
 8018364:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8018368:	2e19      	cmp	r6, #25
 801836a:	d804      	bhi.n	8018376 <_strtoul_l.isra.0+0xb6>
 801836c:	3c57      	subs	r4, #87	; 0x57
 801836e:	e7db      	b.n	8018328 <_strtoul_l.isra.0+0x68>
 8018370:	f04f 35ff 	mov.w	r5, #4294967295
 8018374:	e7e4      	b.n	8018340 <_strtoul_l.isra.0+0x80>
 8018376:	2d00      	cmp	r5, #0
 8018378:	da07      	bge.n	801838a <_strtoul_l.isra.0+0xca>
 801837a:	2322      	movs	r3, #34	; 0x22
 801837c:	f8ce 3000 	str.w	r3, [lr]
 8018380:	f04f 30ff 	mov.w	r0, #4294967295
 8018384:	b942      	cbnz	r2, 8018398 <_strtoul_l.isra.0+0xd8>
 8018386:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801838a:	f1b8 0f00 	cmp.w	r8, #0
 801838e:	d000      	beq.n	8018392 <_strtoul_l.isra.0+0xd2>
 8018390:	4240      	negs	r0, r0
 8018392:	2a00      	cmp	r2, #0
 8018394:	d0f7      	beq.n	8018386 <_strtoul_l.isra.0+0xc6>
 8018396:	b10d      	cbz	r5, 801839c <_strtoul_l.isra.0+0xdc>
 8018398:	f10c 31ff 	add.w	r1, ip, #4294967295
 801839c:	6011      	str	r1, [r2, #0]
 801839e:	e7f2      	b.n	8018386 <_strtoul_l.isra.0+0xc6>
 80183a0:	2430      	movs	r4, #48	; 0x30
 80183a2:	2b00      	cmp	r3, #0
 80183a4:	d1b1      	bne.n	801830a <_strtoul_l.isra.0+0x4a>
 80183a6:	2308      	movs	r3, #8
 80183a8:	e7af      	b.n	801830a <_strtoul_l.isra.0+0x4a>
 80183aa:	2c30      	cmp	r4, #48	; 0x30
 80183ac:	d0a2      	beq.n	80182f4 <_strtoul_l.isra.0+0x34>
 80183ae:	230a      	movs	r3, #10
 80183b0:	e7ab      	b.n	801830a <_strtoul_l.isra.0+0x4a>
 80183b2:	bf00      	nop
 80183b4:	0801daf1 	.word	0x0801daf1

080183b8 <_strtoul_r>:
 80183b8:	f7ff bf82 	b.w	80182c0 <_strtoul_l.isra.0>

080183bc <strtoul>:
 80183bc:	4613      	mov	r3, r2
 80183be:	460a      	mov	r2, r1
 80183c0:	4601      	mov	r1, r0
 80183c2:	4802      	ldr	r0, [pc, #8]	; (80183cc <strtoul+0x10>)
 80183c4:	6800      	ldr	r0, [r0, #0]
 80183c6:	f7ff bf7b 	b.w	80182c0 <_strtoul_l.isra.0>
 80183ca:	bf00      	nop
 80183cc:	200000f4 	.word	0x200000f4

080183d0 <__tzcalc_limits>:
 80183d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80183d4:	4680      	mov	r8, r0
 80183d6:	f001 fe45 	bl	801a064 <__gettzinfo>
 80183da:	f240 73b1 	movw	r3, #1969	; 0x7b1
 80183de:	4598      	cmp	r8, r3
 80183e0:	f340 8098 	ble.w	8018514 <__tzcalc_limits+0x144>
 80183e4:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 80183e8:	4443      	add	r3, r8
 80183ea:	109b      	asrs	r3, r3, #2
 80183ec:	f240 126d 	movw	r2, #365	; 0x16d
 80183f0:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 80183f4:	fb02 3505 	mla	r5, r2, r5, r3
 80183f8:	f06f 0263 	mvn.w	r2, #99	; 0x63
 80183fc:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 8018400:	fb93 f3f2 	sdiv	r3, r3, r2
 8018404:	441d      	add	r5, r3
 8018406:	f44f 73c8 	mov.w	r3, #400	; 0x190
 801840a:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 801840e:	fb98 f7f3 	sdiv	r7, r8, r3
 8018412:	fb03 8717 	mls	r7, r3, r7, r8
 8018416:	4442      	add	r2, r8
 8018418:	fab7 fc87 	clz	ip, r7
 801841c:	fbb2 f2f3 	udiv	r2, r2, r3
 8018420:	f008 0303 	and.w	r3, r8, #3
 8018424:	4415      	add	r5, r2
 8018426:	2264      	movs	r2, #100	; 0x64
 8018428:	f8c0 8004 	str.w	r8, [r0, #4]
 801842c:	fb98 f6f2 	sdiv	r6, r8, r2
 8018430:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8018434:	fb02 8616 	mls	r6, r2, r6, r8
 8018438:	4604      	mov	r4, r0
 801843a:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 801843e:	9300      	str	r3, [sp, #0]
 8018440:	f04f 0e07 	mov.w	lr, #7
 8018444:	7a22      	ldrb	r2, [r4, #8]
 8018446:	6963      	ldr	r3, [r4, #20]
 8018448:	2a4a      	cmp	r2, #74	; 0x4a
 801844a:	d128      	bne.n	801849e <__tzcalc_limits+0xce>
 801844c:	9900      	ldr	r1, [sp, #0]
 801844e:	18ea      	adds	r2, r5, r3
 8018450:	b901      	cbnz	r1, 8018454 <__tzcalc_limits+0x84>
 8018452:	b906      	cbnz	r6, 8018456 <__tzcalc_limits+0x86>
 8018454:	bb0f      	cbnz	r7, 801849a <__tzcalc_limits+0xca>
 8018456:	2b3b      	cmp	r3, #59	; 0x3b
 8018458:	bfd4      	ite	le
 801845a:	2300      	movle	r3, #0
 801845c:	2301      	movgt	r3, #1
 801845e:	4413      	add	r3, r2
 8018460:	1e5a      	subs	r2, r3, #1
 8018462:	69a3      	ldr	r3, [r4, #24]
 8018464:	492c      	ldr	r1, [pc, #176]	; (8018518 <__tzcalc_limits+0x148>)
 8018466:	fb01 3202 	mla	r2, r1, r2, r3
 801846a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801846c:	4413      	add	r3, r2
 801846e:	461a      	mov	r2, r3
 8018470:	17db      	asrs	r3, r3, #31
 8018472:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8018476:	3428      	adds	r4, #40	; 0x28
 8018478:	45a3      	cmp	fp, r4
 801847a:	d1e3      	bne.n	8018444 <__tzcalc_limits+0x74>
 801847c:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 8018480:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 8018484:	4294      	cmp	r4, r2
 8018486:	eb75 0303 	sbcs.w	r3, r5, r3
 801848a:	bfb4      	ite	lt
 801848c:	2301      	movlt	r3, #1
 801848e:	2300      	movge	r3, #0
 8018490:	6003      	str	r3, [r0, #0]
 8018492:	2001      	movs	r0, #1
 8018494:	b003      	add	sp, #12
 8018496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801849a:	2300      	movs	r3, #0
 801849c:	e7df      	b.n	801845e <__tzcalc_limits+0x8e>
 801849e:	2a44      	cmp	r2, #68	; 0x44
 80184a0:	d101      	bne.n	80184a6 <__tzcalc_limits+0xd6>
 80184a2:	18ea      	adds	r2, r5, r3
 80184a4:	e7dd      	b.n	8018462 <__tzcalc_limits+0x92>
 80184a6:	9a00      	ldr	r2, [sp, #0]
 80184a8:	bb72      	cbnz	r2, 8018508 <__tzcalc_limits+0x138>
 80184aa:	2e00      	cmp	r6, #0
 80184ac:	bf0c      	ite	eq
 80184ae:	46e0      	moveq	r8, ip
 80184b0:	f04f 0801 	movne.w	r8, #1
 80184b4:	4919      	ldr	r1, [pc, #100]	; (801851c <__tzcalc_limits+0x14c>)
 80184b6:	68e2      	ldr	r2, [r4, #12]
 80184b8:	9201      	str	r2, [sp, #4]
 80184ba:	f04f 0a30 	mov.w	sl, #48	; 0x30
 80184be:	fb0a 1808 	mla	r8, sl, r8, r1
 80184c2:	462a      	mov	r2, r5
 80184c4:	f04f 0900 	mov.w	r9, #0
 80184c8:	f1a8 0804 	sub.w	r8, r8, #4
 80184cc:	9901      	ldr	r1, [sp, #4]
 80184ce:	f109 0901 	add.w	r9, r9, #1
 80184d2:	4549      	cmp	r1, r9
 80184d4:	f858 a029 	ldr.w	sl, [r8, r9, lsl #2]
 80184d8:	dc18      	bgt.n	801850c <__tzcalc_limits+0x13c>
 80184da:	f102 0804 	add.w	r8, r2, #4
 80184de:	fb98 f9fe 	sdiv	r9, r8, lr
 80184e2:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 80184e6:	eba8 0909 	sub.w	r9, r8, r9
 80184ea:	ebb3 0909 	subs.w	r9, r3, r9
 80184ee:	6923      	ldr	r3, [r4, #16]
 80184f0:	f103 33ff 	add.w	r3, r3, #4294967295
 80184f4:	bf48      	it	mi
 80184f6:	f109 0907 	addmi.w	r9, r9, #7
 80184fa:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80184fe:	444b      	add	r3, r9
 8018500:	4553      	cmp	r3, sl
 8018502:	da05      	bge.n	8018510 <__tzcalc_limits+0x140>
 8018504:	441a      	add	r2, r3
 8018506:	e7ac      	b.n	8018462 <__tzcalc_limits+0x92>
 8018508:	46e0      	mov	r8, ip
 801850a:	e7d3      	b.n	80184b4 <__tzcalc_limits+0xe4>
 801850c:	4452      	add	r2, sl
 801850e:	e7dd      	b.n	80184cc <__tzcalc_limits+0xfc>
 8018510:	3b07      	subs	r3, #7
 8018512:	e7f5      	b.n	8018500 <__tzcalc_limits+0x130>
 8018514:	2000      	movs	r0, #0
 8018516:	e7bd      	b.n	8018494 <__tzcalc_limits+0xc4>
 8018518:	00015180 	.word	0x00015180
 801851c:	0801dd30 	.word	0x0801dd30

08018520 <__tz_lock>:
 8018520:	4801      	ldr	r0, [pc, #4]	; (8018528 <__tz_lock+0x8>)
 8018522:	f7fd bbc4 	b.w	8015cae <__retarget_lock_acquire>
 8018526:	bf00      	nop
 8018528:	200065eb 	.word	0x200065eb

0801852c <__tz_unlock>:
 801852c:	4801      	ldr	r0, [pc, #4]	; (8018534 <__tz_unlock+0x8>)
 801852e:	f7fd bbc0 	b.w	8015cb2 <__retarget_lock_release>
 8018532:	bf00      	nop
 8018534:	200065eb 	.word	0x200065eb

08018538 <_tzset_unlocked>:
 8018538:	4b01      	ldr	r3, [pc, #4]	; (8018540 <_tzset_unlocked+0x8>)
 801853a:	6818      	ldr	r0, [r3, #0]
 801853c:	f000 b802 	b.w	8018544 <_tzset_unlocked_r>
 8018540:	200000f4 	.word	0x200000f4

08018544 <_tzset_unlocked_r>:
 8018544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018548:	b08d      	sub	sp, #52	; 0x34
 801854a:	4607      	mov	r7, r0
 801854c:	f001 fd8a 	bl	801a064 <__gettzinfo>
 8018550:	49ae      	ldr	r1, [pc, #696]	; (801880c <_tzset_unlocked_r+0x2c8>)
 8018552:	4eaf      	ldr	r6, [pc, #700]	; (8018810 <_tzset_unlocked_r+0x2cc>)
 8018554:	4605      	mov	r5, r0
 8018556:	4638      	mov	r0, r7
 8018558:	f001 fd7c 	bl	801a054 <_getenv_r>
 801855c:	4604      	mov	r4, r0
 801855e:	b970      	cbnz	r0, 801857e <_tzset_unlocked_r+0x3a>
 8018560:	4bac      	ldr	r3, [pc, #688]	; (8018814 <_tzset_unlocked_r+0x2d0>)
 8018562:	4aad      	ldr	r2, [pc, #692]	; (8018818 <_tzset_unlocked_r+0x2d4>)
 8018564:	6018      	str	r0, [r3, #0]
 8018566:	4bad      	ldr	r3, [pc, #692]	; (801881c <_tzset_unlocked_r+0x2d8>)
 8018568:	6018      	str	r0, [r3, #0]
 801856a:	4bad      	ldr	r3, [pc, #692]	; (8018820 <_tzset_unlocked_r+0x2dc>)
 801856c:	6830      	ldr	r0, [r6, #0]
 801856e:	e9c3 2200 	strd	r2, r2, [r3]
 8018572:	f7fd fba9 	bl	8015cc8 <free>
 8018576:	6034      	str	r4, [r6, #0]
 8018578:	b00d      	add	sp, #52	; 0x34
 801857a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801857e:	6831      	ldr	r1, [r6, #0]
 8018580:	2900      	cmp	r1, #0
 8018582:	d15f      	bne.n	8018644 <_tzset_unlocked_r+0x100>
 8018584:	6830      	ldr	r0, [r6, #0]
 8018586:	f7fd fb9f 	bl	8015cc8 <free>
 801858a:	4620      	mov	r0, r4
 801858c:	f7e7 fe3a 	bl	8000204 <strlen>
 8018590:	1c41      	adds	r1, r0, #1
 8018592:	4638      	mov	r0, r7
 8018594:	f7fd fe9e 	bl	80162d4 <_malloc_r>
 8018598:	6030      	str	r0, [r6, #0]
 801859a:	2800      	cmp	r0, #0
 801859c:	d157      	bne.n	801864e <_tzset_unlocked_r+0x10a>
 801859e:	7823      	ldrb	r3, [r4, #0]
 80185a0:	4aa0      	ldr	r2, [pc, #640]	; (8018824 <_tzset_unlocked_r+0x2e0>)
 80185a2:	49a1      	ldr	r1, [pc, #644]	; (8018828 <_tzset_unlocked_r+0x2e4>)
 80185a4:	2b3a      	cmp	r3, #58	; 0x3a
 80185a6:	bf08      	it	eq
 80185a8:	3401      	addeq	r4, #1
 80185aa:	ae0a      	add	r6, sp, #40	; 0x28
 80185ac:	4633      	mov	r3, r6
 80185ae:	4620      	mov	r0, r4
 80185b0:	f7fe fed6 	bl	8017360 <siscanf>
 80185b4:	2800      	cmp	r0, #0
 80185b6:	dddf      	ble.n	8018578 <_tzset_unlocked_r+0x34>
 80185b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80185ba:	18e7      	adds	r7, r4, r3
 80185bc:	5ce3      	ldrb	r3, [r4, r3]
 80185be:	2b2d      	cmp	r3, #45	; 0x2d
 80185c0:	d149      	bne.n	8018656 <_tzset_unlocked_r+0x112>
 80185c2:	3701      	adds	r7, #1
 80185c4:	f04f 34ff 	mov.w	r4, #4294967295
 80185c8:	f10d 0a20 	add.w	sl, sp, #32
 80185cc:	f10d 0b1e 	add.w	fp, sp, #30
 80185d0:	f04f 0800 	mov.w	r8, #0
 80185d4:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 80185d8:	4994      	ldr	r1, [pc, #592]	; (801882c <_tzset_unlocked_r+0x2e8>)
 80185da:	9603      	str	r6, [sp, #12]
 80185dc:	f8cd b000 	str.w	fp, [sp]
 80185e0:	4633      	mov	r3, r6
 80185e2:	aa07      	add	r2, sp, #28
 80185e4:	4638      	mov	r0, r7
 80185e6:	f8ad 801e 	strh.w	r8, [sp, #30]
 80185ea:	f8ad 8020 	strh.w	r8, [sp, #32]
 80185ee:	f7fe feb7 	bl	8017360 <siscanf>
 80185f2:	4540      	cmp	r0, r8
 80185f4:	ddc0      	ble.n	8018578 <_tzset_unlocked_r+0x34>
 80185f6:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80185fa:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80185fe:	f8df 9238 	ldr.w	r9, [pc, #568]	; 8018838 <_tzset_unlocked_r+0x2f4>
 8018602:	213c      	movs	r1, #60	; 0x3c
 8018604:	fb01 2203 	mla	r2, r1, r3, r2
 8018608:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 801860c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8018610:	fb01 2303 	mla	r3, r1, r3, r2
 8018614:	435c      	muls	r4, r3
 8018616:	62ac      	str	r4, [r5, #40]	; 0x28
 8018618:	4c81      	ldr	r4, [pc, #516]	; (8018820 <_tzset_unlocked_r+0x2dc>)
 801861a:	4b82      	ldr	r3, [pc, #520]	; (8018824 <_tzset_unlocked_r+0x2e0>)
 801861c:	6023      	str	r3, [r4, #0]
 801861e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018620:	4981      	ldr	r1, [pc, #516]	; (8018828 <_tzset_unlocked_r+0x2e4>)
 8018622:	441f      	add	r7, r3
 8018624:	464a      	mov	r2, r9
 8018626:	4633      	mov	r3, r6
 8018628:	4638      	mov	r0, r7
 801862a:	f7fe fe99 	bl	8017360 <siscanf>
 801862e:	4540      	cmp	r0, r8
 8018630:	dc16      	bgt.n	8018660 <_tzset_unlocked_r+0x11c>
 8018632:	6823      	ldr	r3, [r4, #0]
 8018634:	6063      	str	r3, [r4, #4]
 8018636:	4b77      	ldr	r3, [pc, #476]	; (8018814 <_tzset_unlocked_r+0x2d0>)
 8018638:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 801863a:	601a      	str	r2, [r3, #0]
 801863c:	4b77      	ldr	r3, [pc, #476]	; (801881c <_tzset_unlocked_r+0x2d8>)
 801863e:	f8c3 8000 	str.w	r8, [r3]
 8018642:	e799      	b.n	8018578 <_tzset_unlocked_r+0x34>
 8018644:	f7e7 fdd4 	bl	80001f0 <strcmp>
 8018648:	2800      	cmp	r0, #0
 801864a:	d19b      	bne.n	8018584 <_tzset_unlocked_r+0x40>
 801864c:	e794      	b.n	8018578 <_tzset_unlocked_r+0x34>
 801864e:	4621      	mov	r1, r4
 8018650:	f7fe ff04 	bl	801745c <strcpy>
 8018654:	e7a3      	b.n	801859e <_tzset_unlocked_r+0x5a>
 8018656:	2b2b      	cmp	r3, #43	; 0x2b
 8018658:	bf08      	it	eq
 801865a:	3701      	addeq	r7, #1
 801865c:	2401      	movs	r4, #1
 801865e:	e7b3      	b.n	80185c8 <_tzset_unlocked_r+0x84>
 8018660:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018662:	f8c4 9004 	str.w	r9, [r4, #4]
 8018666:	18fc      	adds	r4, r7, r3
 8018668:	5cfb      	ldrb	r3, [r7, r3]
 801866a:	2b2d      	cmp	r3, #45	; 0x2d
 801866c:	f040 808b 	bne.w	8018786 <_tzset_unlocked_r+0x242>
 8018670:	3401      	adds	r4, #1
 8018672:	f04f 37ff 	mov.w	r7, #4294967295
 8018676:	2300      	movs	r3, #0
 8018678:	f8ad 301c 	strh.w	r3, [sp, #28]
 801867c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8018680:	f8ad 3020 	strh.w	r3, [sp, #32]
 8018684:	930a      	str	r3, [sp, #40]	; 0x28
 8018686:	e9cd a602 	strd	sl, r6, [sp, #8]
 801868a:	e9cd b600 	strd	fp, r6, [sp]
 801868e:	4967      	ldr	r1, [pc, #412]	; (801882c <_tzset_unlocked_r+0x2e8>)
 8018690:	4633      	mov	r3, r6
 8018692:	aa07      	add	r2, sp, #28
 8018694:	4620      	mov	r0, r4
 8018696:	f7fe fe63 	bl	8017360 <siscanf>
 801869a:	2800      	cmp	r0, #0
 801869c:	dc78      	bgt.n	8018790 <_tzset_unlocked_r+0x24c>
 801869e:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 80186a0:	f5a7 6761 	sub.w	r7, r7, #3600	; 0xe10
 80186a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80186a6:	652f      	str	r7, [r5, #80]	; 0x50
 80186a8:	441c      	add	r4, r3
 80186aa:	462f      	mov	r7, r5
 80186ac:	f04f 0900 	mov.w	r9, #0
 80186b0:	7823      	ldrb	r3, [r4, #0]
 80186b2:	2b2c      	cmp	r3, #44	; 0x2c
 80186b4:	bf08      	it	eq
 80186b6:	3401      	addeq	r4, #1
 80186b8:	f894 8000 	ldrb.w	r8, [r4]
 80186bc:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 80186c0:	d178      	bne.n	80187b4 <_tzset_unlocked_r+0x270>
 80186c2:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 80186c6:	e9cd 6301 	strd	r6, r3, [sp, #4]
 80186ca:	ab09      	add	r3, sp, #36	; 0x24
 80186cc:	9300      	str	r3, [sp, #0]
 80186ce:	4958      	ldr	r1, [pc, #352]	; (8018830 <_tzset_unlocked_r+0x2ec>)
 80186d0:	9603      	str	r6, [sp, #12]
 80186d2:	4633      	mov	r3, r6
 80186d4:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 80186d8:	4620      	mov	r0, r4
 80186da:	f7fe fe41 	bl	8017360 <siscanf>
 80186de:	2803      	cmp	r0, #3
 80186e0:	f47f af4a 	bne.w	8018578 <_tzset_unlocked_r+0x34>
 80186e4:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 80186e8:	1e4b      	subs	r3, r1, #1
 80186ea:	2b0b      	cmp	r3, #11
 80186ec:	f63f af44 	bhi.w	8018578 <_tzset_unlocked_r+0x34>
 80186f0:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 80186f4:	1e53      	subs	r3, r2, #1
 80186f6:	2b04      	cmp	r3, #4
 80186f8:	f63f af3e 	bhi.w	8018578 <_tzset_unlocked_r+0x34>
 80186fc:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8018700:	2b06      	cmp	r3, #6
 8018702:	f63f af39 	bhi.w	8018578 <_tzset_unlocked_r+0x34>
 8018706:	e9c7 1203 	strd	r1, r2, [r7, #12]
 801870a:	f887 8008 	strb.w	r8, [r7, #8]
 801870e:	617b      	str	r3, [r7, #20]
 8018710:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018712:	eb04 0803 	add.w	r8, r4, r3
 8018716:	2302      	movs	r3, #2
 8018718:	f8ad 301c 	strh.w	r3, [sp, #28]
 801871c:	2300      	movs	r3, #0
 801871e:	f8ad 301e 	strh.w	r3, [sp, #30]
 8018722:	f8ad 3020 	strh.w	r3, [sp, #32]
 8018726:	930a      	str	r3, [sp, #40]	; 0x28
 8018728:	f898 3000 	ldrb.w	r3, [r8]
 801872c:	2b2f      	cmp	r3, #47	; 0x2f
 801872e:	d109      	bne.n	8018744 <_tzset_unlocked_r+0x200>
 8018730:	e9cd a602 	strd	sl, r6, [sp, #8]
 8018734:	e9cd b600 	strd	fp, r6, [sp]
 8018738:	493e      	ldr	r1, [pc, #248]	; (8018834 <_tzset_unlocked_r+0x2f0>)
 801873a:	4633      	mov	r3, r6
 801873c:	aa07      	add	r2, sp, #28
 801873e:	4640      	mov	r0, r8
 8018740:	f7fe fe0e 	bl	8017360 <siscanf>
 8018744:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8018748:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 801874c:	213c      	movs	r1, #60	; 0x3c
 801874e:	fb01 2203 	mla	r2, r1, r3, r2
 8018752:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8018756:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801875a:	fb01 2303 	mla	r3, r1, r3, r2
 801875e:	61bb      	str	r3, [r7, #24]
 8018760:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8018762:	3728      	adds	r7, #40	; 0x28
 8018764:	4444      	add	r4, r8
 8018766:	f1b9 0f00 	cmp.w	r9, #0
 801876a:	d020      	beq.n	80187ae <_tzset_unlocked_r+0x26a>
 801876c:	6868      	ldr	r0, [r5, #4]
 801876e:	f7ff fe2f 	bl	80183d0 <__tzcalc_limits>
 8018772:	4b28      	ldr	r3, [pc, #160]	; (8018814 <_tzset_unlocked_r+0x2d0>)
 8018774:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8018776:	601a      	str	r2, [r3, #0]
 8018778:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 801877a:	1a9b      	subs	r3, r3, r2
 801877c:	4a27      	ldr	r2, [pc, #156]	; (801881c <_tzset_unlocked_r+0x2d8>)
 801877e:	bf18      	it	ne
 8018780:	2301      	movne	r3, #1
 8018782:	6013      	str	r3, [r2, #0]
 8018784:	e6f8      	b.n	8018578 <_tzset_unlocked_r+0x34>
 8018786:	2b2b      	cmp	r3, #43	; 0x2b
 8018788:	bf08      	it	eq
 801878a:	3401      	addeq	r4, #1
 801878c:	2701      	movs	r7, #1
 801878e:	e772      	b.n	8018676 <_tzset_unlocked_r+0x132>
 8018790:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8018794:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8018798:	213c      	movs	r1, #60	; 0x3c
 801879a:	fb01 2203 	mla	r2, r1, r3, r2
 801879e:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80187a2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80187a6:	fb01 2303 	mla	r3, r1, r3, r2
 80187aa:	435f      	muls	r7, r3
 80187ac:	e77a      	b.n	80186a4 <_tzset_unlocked_r+0x160>
 80187ae:	f04f 0901 	mov.w	r9, #1
 80187b2:	e77d      	b.n	80186b0 <_tzset_unlocked_r+0x16c>
 80187b4:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 80187b8:	bf06      	itte	eq
 80187ba:	3401      	addeq	r4, #1
 80187bc:	4643      	moveq	r3, r8
 80187be:	2344      	movne	r3, #68	; 0x44
 80187c0:	220a      	movs	r2, #10
 80187c2:	a90b      	add	r1, sp, #44	; 0x2c
 80187c4:	4620      	mov	r0, r4
 80187c6:	9305      	str	r3, [sp, #20]
 80187c8:	f7ff fdf8 	bl	80183bc <strtoul>
 80187cc:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80187d0:	9b05      	ldr	r3, [sp, #20]
 80187d2:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 80187d6:	45a0      	cmp	r8, r4
 80187d8:	d114      	bne.n	8018804 <_tzset_unlocked_r+0x2c0>
 80187da:	234d      	movs	r3, #77	; 0x4d
 80187dc:	f1b9 0f00 	cmp.w	r9, #0
 80187e0:	d107      	bne.n	80187f2 <_tzset_unlocked_r+0x2ae>
 80187e2:	722b      	strb	r3, [r5, #8]
 80187e4:	2103      	movs	r1, #3
 80187e6:	2302      	movs	r3, #2
 80187e8:	e9c5 1303 	strd	r1, r3, [r5, #12]
 80187ec:	f8c5 9014 	str.w	r9, [r5, #20]
 80187f0:	e791      	b.n	8018716 <_tzset_unlocked_r+0x1d2>
 80187f2:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 80187f6:	220b      	movs	r2, #11
 80187f8:	2301      	movs	r3, #1
 80187fa:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 80187fe:	2300      	movs	r3, #0
 8018800:	63eb      	str	r3, [r5, #60]	; 0x3c
 8018802:	e788      	b.n	8018716 <_tzset_unlocked_r+0x1d2>
 8018804:	b280      	uxth	r0, r0
 8018806:	723b      	strb	r3, [r7, #8]
 8018808:	6178      	str	r0, [r7, #20]
 801880a:	e784      	b.n	8018716 <_tzset_unlocked_r+0x1d2>
 801880c:	0801de79 	.word	0x0801de79
 8018810:	20005b74 	.word	0x20005b74
 8018814:	20005b7c 	.word	0x20005b7c
 8018818:	0801de7c 	.word	0x0801de7c
 801881c:	20005b78 	.word	0x20005b78
 8018820:	20000158 	.word	0x20000158
 8018824:	20005b67 	.word	0x20005b67
 8018828:	0801de80 	.word	0x0801de80
 801882c:	0801dea3 	.word	0x0801dea3
 8018830:	0801de8f 	.word	0x0801de8f
 8018834:	0801dea2 	.word	0x0801dea2
 8018838:	20005b5c 	.word	0x20005b5c

0801883c <__swbuf_r>:
 801883c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801883e:	460e      	mov	r6, r1
 8018840:	4614      	mov	r4, r2
 8018842:	4605      	mov	r5, r0
 8018844:	b118      	cbz	r0, 801884e <__swbuf_r+0x12>
 8018846:	6983      	ldr	r3, [r0, #24]
 8018848:	b90b      	cbnz	r3, 801884e <__swbuf_r+0x12>
 801884a:	f7fd f851 	bl	80158f0 <__sinit>
 801884e:	4b21      	ldr	r3, [pc, #132]	; (80188d4 <__swbuf_r+0x98>)
 8018850:	429c      	cmp	r4, r3
 8018852:	d12b      	bne.n	80188ac <__swbuf_r+0x70>
 8018854:	686c      	ldr	r4, [r5, #4]
 8018856:	69a3      	ldr	r3, [r4, #24]
 8018858:	60a3      	str	r3, [r4, #8]
 801885a:	89a3      	ldrh	r3, [r4, #12]
 801885c:	071a      	lsls	r2, r3, #28
 801885e:	d52f      	bpl.n	80188c0 <__swbuf_r+0x84>
 8018860:	6923      	ldr	r3, [r4, #16]
 8018862:	b36b      	cbz	r3, 80188c0 <__swbuf_r+0x84>
 8018864:	6923      	ldr	r3, [r4, #16]
 8018866:	6820      	ldr	r0, [r4, #0]
 8018868:	1ac0      	subs	r0, r0, r3
 801886a:	6963      	ldr	r3, [r4, #20]
 801886c:	b2f6      	uxtb	r6, r6
 801886e:	4283      	cmp	r3, r0
 8018870:	4637      	mov	r7, r6
 8018872:	dc04      	bgt.n	801887e <__swbuf_r+0x42>
 8018874:	4621      	mov	r1, r4
 8018876:	4628      	mov	r0, r5
 8018878:	f000 fff4 	bl	8019864 <_fflush_r>
 801887c:	bb30      	cbnz	r0, 80188cc <__swbuf_r+0x90>
 801887e:	68a3      	ldr	r3, [r4, #8]
 8018880:	3b01      	subs	r3, #1
 8018882:	60a3      	str	r3, [r4, #8]
 8018884:	6823      	ldr	r3, [r4, #0]
 8018886:	1c5a      	adds	r2, r3, #1
 8018888:	6022      	str	r2, [r4, #0]
 801888a:	701e      	strb	r6, [r3, #0]
 801888c:	6963      	ldr	r3, [r4, #20]
 801888e:	3001      	adds	r0, #1
 8018890:	4283      	cmp	r3, r0
 8018892:	d004      	beq.n	801889e <__swbuf_r+0x62>
 8018894:	89a3      	ldrh	r3, [r4, #12]
 8018896:	07db      	lsls	r3, r3, #31
 8018898:	d506      	bpl.n	80188a8 <__swbuf_r+0x6c>
 801889a:	2e0a      	cmp	r6, #10
 801889c:	d104      	bne.n	80188a8 <__swbuf_r+0x6c>
 801889e:	4621      	mov	r1, r4
 80188a0:	4628      	mov	r0, r5
 80188a2:	f000 ffdf 	bl	8019864 <_fflush_r>
 80188a6:	b988      	cbnz	r0, 80188cc <__swbuf_r+0x90>
 80188a8:	4638      	mov	r0, r7
 80188aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80188ac:	4b0a      	ldr	r3, [pc, #40]	; (80188d8 <__swbuf_r+0x9c>)
 80188ae:	429c      	cmp	r4, r3
 80188b0:	d101      	bne.n	80188b6 <__swbuf_r+0x7a>
 80188b2:	68ac      	ldr	r4, [r5, #8]
 80188b4:	e7cf      	b.n	8018856 <__swbuf_r+0x1a>
 80188b6:	4b09      	ldr	r3, [pc, #36]	; (80188dc <__swbuf_r+0xa0>)
 80188b8:	429c      	cmp	r4, r3
 80188ba:	bf08      	it	eq
 80188bc:	68ec      	ldreq	r4, [r5, #12]
 80188be:	e7ca      	b.n	8018856 <__swbuf_r+0x1a>
 80188c0:	4621      	mov	r1, r4
 80188c2:	4628      	mov	r0, r5
 80188c4:	f000 f81e 	bl	8018904 <__swsetup_r>
 80188c8:	2800      	cmp	r0, #0
 80188ca:	d0cb      	beq.n	8018864 <__swbuf_r+0x28>
 80188cc:	f04f 37ff 	mov.w	r7, #4294967295
 80188d0:	e7ea      	b.n	80188a8 <__swbuf_r+0x6c>
 80188d2:	bf00      	nop
 80188d4:	0801dc14 	.word	0x0801dc14
 80188d8:	0801dc34 	.word	0x0801dc34
 80188dc:	0801dbf4 	.word	0x0801dbf4

080188e0 <_write_r>:
 80188e0:	b538      	push	{r3, r4, r5, lr}
 80188e2:	4d07      	ldr	r5, [pc, #28]	; (8018900 <_write_r+0x20>)
 80188e4:	4604      	mov	r4, r0
 80188e6:	4608      	mov	r0, r1
 80188e8:	4611      	mov	r1, r2
 80188ea:	2200      	movs	r2, #0
 80188ec:	602a      	str	r2, [r5, #0]
 80188ee:	461a      	mov	r2, r3
 80188f0:	f003 f8d8 	bl	801baa4 <_write>
 80188f4:	1c43      	adds	r3, r0, #1
 80188f6:	d102      	bne.n	80188fe <_write_r+0x1e>
 80188f8:	682b      	ldr	r3, [r5, #0]
 80188fa:	b103      	cbz	r3, 80188fe <_write_r+0x1e>
 80188fc:	6023      	str	r3, [r4, #0]
 80188fe:	bd38      	pop	{r3, r4, r5, pc}
 8018900:	200065f0 	.word	0x200065f0

08018904 <__swsetup_r>:
 8018904:	4b32      	ldr	r3, [pc, #200]	; (80189d0 <__swsetup_r+0xcc>)
 8018906:	b570      	push	{r4, r5, r6, lr}
 8018908:	681d      	ldr	r5, [r3, #0]
 801890a:	4606      	mov	r6, r0
 801890c:	460c      	mov	r4, r1
 801890e:	b125      	cbz	r5, 801891a <__swsetup_r+0x16>
 8018910:	69ab      	ldr	r3, [r5, #24]
 8018912:	b913      	cbnz	r3, 801891a <__swsetup_r+0x16>
 8018914:	4628      	mov	r0, r5
 8018916:	f7fc ffeb 	bl	80158f0 <__sinit>
 801891a:	4b2e      	ldr	r3, [pc, #184]	; (80189d4 <__swsetup_r+0xd0>)
 801891c:	429c      	cmp	r4, r3
 801891e:	d10f      	bne.n	8018940 <__swsetup_r+0x3c>
 8018920:	686c      	ldr	r4, [r5, #4]
 8018922:	89a3      	ldrh	r3, [r4, #12]
 8018924:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018928:	0719      	lsls	r1, r3, #28
 801892a:	d42c      	bmi.n	8018986 <__swsetup_r+0x82>
 801892c:	06dd      	lsls	r5, r3, #27
 801892e:	d411      	bmi.n	8018954 <__swsetup_r+0x50>
 8018930:	2309      	movs	r3, #9
 8018932:	6033      	str	r3, [r6, #0]
 8018934:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8018938:	81a3      	strh	r3, [r4, #12]
 801893a:	f04f 30ff 	mov.w	r0, #4294967295
 801893e:	e03e      	b.n	80189be <__swsetup_r+0xba>
 8018940:	4b25      	ldr	r3, [pc, #148]	; (80189d8 <__swsetup_r+0xd4>)
 8018942:	429c      	cmp	r4, r3
 8018944:	d101      	bne.n	801894a <__swsetup_r+0x46>
 8018946:	68ac      	ldr	r4, [r5, #8]
 8018948:	e7eb      	b.n	8018922 <__swsetup_r+0x1e>
 801894a:	4b24      	ldr	r3, [pc, #144]	; (80189dc <__swsetup_r+0xd8>)
 801894c:	429c      	cmp	r4, r3
 801894e:	bf08      	it	eq
 8018950:	68ec      	ldreq	r4, [r5, #12]
 8018952:	e7e6      	b.n	8018922 <__swsetup_r+0x1e>
 8018954:	0758      	lsls	r0, r3, #29
 8018956:	d512      	bpl.n	801897e <__swsetup_r+0x7a>
 8018958:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801895a:	b141      	cbz	r1, 801896e <__swsetup_r+0x6a>
 801895c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018960:	4299      	cmp	r1, r3
 8018962:	d002      	beq.n	801896a <__swsetup_r+0x66>
 8018964:	4630      	mov	r0, r6
 8018966:	f7fd fc65 	bl	8016234 <_free_r>
 801896a:	2300      	movs	r3, #0
 801896c:	6363      	str	r3, [r4, #52]	; 0x34
 801896e:	89a3      	ldrh	r3, [r4, #12]
 8018970:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8018974:	81a3      	strh	r3, [r4, #12]
 8018976:	2300      	movs	r3, #0
 8018978:	6063      	str	r3, [r4, #4]
 801897a:	6923      	ldr	r3, [r4, #16]
 801897c:	6023      	str	r3, [r4, #0]
 801897e:	89a3      	ldrh	r3, [r4, #12]
 8018980:	f043 0308 	orr.w	r3, r3, #8
 8018984:	81a3      	strh	r3, [r4, #12]
 8018986:	6923      	ldr	r3, [r4, #16]
 8018988:	b94b      	cbnz	r3, 801899e <__swsetup_r+0x9a>
 801898a:	89a3      	ldrh	r3, [r4, #12]
 801898c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8018990:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8018994:	d003      	beq.n	801899e <__swsetup_r+0x9a>
 8018996:	4621      	mov	r1, r4
 8018998:	4630      	mov	r0, r6
 801899a:	f001 fc51 	bl	801a240 <__smakebuf_r>
 801899e:	89a0      	ldrh	r0, [r4, #12]
 80189a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80189a4:	f010 0301 	ands.w	r3, r0, #1
 80189a8:	d00a      	beq.n	80189c0 <__swsetup_r+0xbc>
 80189aa:	2300      	movs	r3, #0
 80189ac:	60a3      	str	r3, [r4, #8]
 80189ae:	6963      	ldr	r3, [r4, #20]
 80189b0:	425b      	negs	r3, r3
 80189b2:	61a3      	str	r3, [r4, #24]
 80189b4:	6923      	ldr	r3, [r4, #16]
 80189b6:	b943      	cbnz	r3, 80189ca <__swsetup_r+0xc6>
 80189b8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80189bc:	d1ba      	bne.n	8018934 <__swsetup_r+0x30>
 80189be:	bd70      	pop	{r4, r5, r6, pc}
 80189c0:	0781      	lsls	r1, r0, #30
 80189c2:	bf58      	it	pl
 80189c4:	6963      	ldrpl	r3, [r4, #20]
 80189c6:	60a3      	str	r3, [r4, #8]
 80189c8:	e7f4      	b.n	80189b4 <__swsetup_r+0xb0>
 80189ca:	2000      	movs	r0, #0
 80189cc:	e7f7      	b.n	80189be <__swsetup_r+0xba>
 80189ce:	bf00      	nop
 80189d0:	200000f4 	.word	0x200000f4
 80189d4:	0801dc14 	.word	0x0801dc14
 80189d8:	0801dc34 	.word	0x0801dc34
 80189dc:	0801dbf4 	.word	0x0801dbf4

080189e0 <__assert_func>:
 80189e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80189e2:	4614      	mov	r4, r2
 80189e4:	461a      	mov	r2, r3
 80189e6:	4b09      	ldr	r3, [pc, #36]	; (8018a0c <__assert_func+0x2c>)
 80189e8:	681b      	ldr	r3, [r3, #0]
 80189ea:	4605      	mov	r5, r0
 80189ec:	68d8      	ldr	r0, [r3, #12]
 80189ee:	b14c      	cbz	r4, 8018a04 <__assert_func+0x24>
 80189f0:	4b07      	ldr	r3, [pc, #28]	; (8018a10 <__assert_func+0x30>)
 80189f2:	9100      	str	r1, [sp, #0]
 80189f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80189f8:	4906      	ldr	r1, [pc, #24]	; (8018a14 <__assert_func+0x34>)
 80189fa:	462b      	mov	r3, r5
 80189fc:	f000 ff6e 	bl	80198dc <fiprintf>
 8018a00:	f7fc ff08 	bl	8015814 <abort>
 8018a04:	4b04      	ldr	r3, [pc, #16]	; (8018a18 <__assert_func+0x38>)
 8018a06:	461c      	mov	r4, r3
 8018a08:	e7f3      	b.n	80189f2 <__assert_func+0x12>
 8018a0a:	bf00      	nop
 8018a0c:	200000f4 	.word	0x200000f4
 8018a10:	0801deb5 	.word	0x0801deb5
 8018a14:	0801dec2 	.word	0x0801dec2
 8018a18:	0801def0 	.word	0x0801def0

08018a1c <_close_r>:
 8018a1c:	b538      	push	{r3, r4, r5, lr}
 8018a1e:	4d06      	ldr	r5, [pc, #24]	; (8018a38 <_close_r+0x1c>)
 8018a20:	2300      	movs	r3, #0
 8018a22:	4604      	mov	r4, r0
 8018a24:	4608      	mov	r0, r1
 8018a26:	602b      	str	r3, [r5, #0]
 8018a28:	f002 fff6 	bl	801ba18 <_close>
 8018a2c:	1c43      	adds	r3, r0, #1
 8018a2e:	d102      	bne.n	8018a36 <_close_r+0x1a>
 8018a30:	682b      	ldr	r3, [r5, #0]
 8018a32:	b103      	cbz	r3, 8018a36 <_close_r+0x1a>
 8018a34:	6023      	str	r3, [r4, #0]
 8018a36:	bd38      	pop	{r3, r4, r5, pc}
 8018a38:	200065f0 	.word	0x200065f0

08018a3c <div>:
 8018a3c:	2900      	cmp	r1, #0
 8018a3e:	b510      	push	{r4, lr}
 8018a40:	fb91 f4f2 	sdiv	r4, r1, r2
 8018a44:	fb02 1314 	mls	r3, r2, r4, r1
 8018a48:	db06      	blt.n	8018a58 <div+0x1c>
 8018a4a:	2b00      	cmp	r3, #0
 8018a4c:	da01      	bge.n	8018a52 <div+0x16>
 8018a4e:	3401      	adds	r4, #1
 8018a50:	1a9b      	subs	r3, r3, r2
 8018a52:	e9c0 4300 	strd	r4, r3, [r0]
 8018a56:	bd10      	pop	{r4, pc}
 8018a58:	2b00      	cmp	r3, #0
 8018a5a:	bfc4      	itt	gt
 8018a5c:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8018a60:	189b      	addgt	r3, r3, r2
 8018a62:	e7f6      	b.n	8018a52 <div+0x16>

08018a64 <quorem>:
 8018a64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018a68:	6903      	ldr	r3, [r0, #16]
 8018a6a:	690c      	ldr	r4, [r1, #16]
 8018a6c:	42a3      	cmp	r3, r4
 8018a6e:	4607      	mov	r7, r0
 8018a70:	f2c0 8081 	blt.w	8018b76 <quorem+0x112>
 8018a74:	3c01      	subs	r4, #1
 8018a76:	f101 0814 	add.w	r8, r1, #20
 8018a7a:	f100 0514 	add.w	r5, r0, #20
 8018a7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8018a82:	9301      	str	r3, [sp, #4]
 8018a84:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8018a88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018a8c:	3301      	adds	r3, #1
 8018a8e:	429a      	cmp	r2, r3
 8018a90:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8018a94:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8018a98:	fbb2 f6f3 	udiv	r6, r2, r3
 8018a9c:	d331      	bcc.n	8018b02 <quorem+0x9e>
 8018a9e:	f04f 0e00 	mov.w	lr, #0
 8018aa2:	4640      	mov	r0, r8
 8018aa4:	46ac      	mov	ip, r5
 8018aa6:	46f2      	mov	sl, lr
 8018aa8:	f850 2b04 	ldr.w	r2, [r0], #4
 8018aac:	b293      	uxth	r3, r2
 8018aae:	fb06 e303 	mla	r3, r6, r3, lr
 8018ab2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8018ab6:	b29b      	uxth	r3, r3
 8018ab8:	ebaa 0303 	sub.w	r3, sl, r3
 8018abc:	0c12      	lsrs	r2, r2, #16
 8018abe:	f8dc a000 	ldr.w	sl, [ip]
 8018ac2:	fb06 e202 	mla	r2, r6, r2, lr
 8018ac6:	fa13 f38a 	uxtah	r3, r3, sl
 8018aca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8018ace:	fa1f fa82 	uxth.w	sl, r2
 8018ad2:	f8dc 2000 	ldr.w	r2, [ip]
 8018ad6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8018ada:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8018ade:	b29b      	uxth	r3, r3
 8018ae0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018ae4:	4581      	cmp	r9, r0
 8018ae6:	f84c 3b04 	str.w	r3, [ip], #4
 8018aea:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8018aee:	d2db      	bcs.n	8018aa8 <quorem+0x44>
 8018af0:	f855 300b 	ldr.w	r3, [r5, fp]
 8018af4:	b92b      	cbnz	r3, 8018b02 <quorem+0x9e>
 8018af6:	9b01      	ldr	r3, [sp, #4]
 8018af8:	3b04      	subs	r3, #4
 8018afa:	429d      	cmp	r5, r3
 8018afc:	461a      	mov	r2, r3
 8018afe:	d32e      	bcc.n	8018b5e <quorem+0xfa>
 8018b00:	613c      	str	r4, [r7, #16]
 8018b02:	4638      	mov	r0, r7
 8018b04:	f001 fec2 	bl	801a88c <__mcmp>
 8018b08:	2800      	cmp	r0, #0
 8018b0a:	db24      	blt.n	8018b56 <quorem+0xf2>
 8018b0c:	3601      	adds	r6, #1
 8018b0e:	4628      	mov	r0, r5
 8018b10:	f04f 0c00 	mov.w	ip, #0
 8018b14:	f858 2b04 	ldr.w	r2, [r8], #4
 8018b18:	f8d0 e000 	ldr.w	lr, [r0]
 8018b1c:	b293      	uxth	r3, r2
 8018b1e:	ebac 0303 	sub.w	r3, ip, r3
 8018b22:	0c12      	lsrs	r2, r2, #16
 8018b24:	fa13 f38e 	uxtah	r3, r3, lr
 8018b28:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8018b2c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8018b30:	b29b      	uxth	r3, r3
 8018b32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018b36:	45c1      	cmp	r9, r8
 8018b38:	f840 3b04 	str.w	r3, [r0], #4
 8018b3c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8018b40:	d2e8      	bcs.n	8018b14 <quorem+0xb0>
 8018b42:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018b46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8018b4a:	b922      	cbnz	r2, 8018b56 <quorem+0xf2>
 8018b4c:	3b04      	subs	r3, #4
 8018b4e:	429d      	cmp	r5, r3
 8018b50:	461a      	mov	r2, r3
 8018b52:	d30a      	bcc.n	8018b6a <quorem+0x106>
 8018b54:	613c      	str	r4, [r7, #16]
 8018b56:	4630      	mov	r0, r6
 8018b58:	b003      	add	sp, #12
 8018b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018b5e:	6812      	ldr	r2, [r2, #0]
 8018b60:	3b04      	subs	r3, #4
 8018b62:	2a00      	cmp	r2, #0
 8018b64:	d1cc      	bne.n	8018b00 <quorem+0x9c>
 8018b66:	3c01      	subs	r4, #1
 8018b68:	e7c7      	b.n	8018afa <quorem+0x96>
 8018b6a:	6812      	ldr	r2, [r2, #0]
 8018b6c:	3b04      	subs	r3, #4
 8018b6e:	2a00      	cmp	r2, #0
 8018b70:	d1f0      	bne.n	8018b54 <quorem+0xf0>
 8018b72:	3c01      	subs	r4, #1
 8018b74:	e7eb      	b.n	8018b4e <quorem+0xea>
 8018b76:	2000      	movs	r0, #0
 8018b78:	e7ee      	b.n	8018b58 <quorem+0xf4>
 8018b7a:	0000      	movs	r0, r0
 8018b7c:	0000      	movs	r0, r0
	...

08018b80 <_dtoa_r>:
 8018b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018b84:	ed2d 8b02 	vpush	{d8}
 8018b88:	ec57 6b10 	vmov	r6, r7, d0
 8018b8c:	b095      	sub	sp, #84	; 0x54
 8018b8e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8018b90:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8018b94:	9105      	str	r1, [sp, #20]
 8018b96:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8018b9a:	4604      	mov	r4, r0
 8018b9c:	9209      	str	r2, [sp, #36]	; 0x24
 8018b9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8018ba0:	b975      	cbnz	r5, 8018bc0 <_dtoa_r+0x40>
 8018ba2:	2010      	movs	r0, #16
 8018ba4:	f7fd f888 	bl	8015cb8 <malloc>
 8018ba8:	4602      	mov	r2, r0
 8018baa:	6260      	str	r0, [r4, #36]	; 0x24
 8018bac:	b920      	cbnz	r0, 8018bb8 <_dtoa_r+0x38>
 8018bae:	4bb2      	ldr	r3, [pc, #712]	; (8018e78 <_dtoa_r+0x2f8>)
 8018bb0:	21ea      	movs	r1, #234	; 0xea
 8018bb2:	48b2      	ldr	r0, [pc, #712]	; (8018e7c <_dtoa_r+0x2fc>)
 8018bb4:	f7ff ff14 	bl	80189e0 <__assert_func>
 8018bb8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8018bbc:	6005      	str	r5, [r0, #0]
 8018bbe:	60c5      	str	r5, [r0, #12]
 8018bc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018bc2:	6819      	ldr	r1, [r3, #0]
 8018bc4:	b151      	cbz	r1, 8018bdc <_dtoa_r+0x5c>
 8018bc6:	685a      	ldr	r2, [r3, #4]
 8018bc8:	604a      	str	r2, [r1, #4]
 8018bca:	2301      	movs	r3, #1
 8018bcc:	4093      	lsls	r3, r2
 8018bce:	608b      	str	r3, [r1, #8]
 8018bd0:	4620      	mov	r0, r4
 8018bd2:	f001 fbd3 	bl	801a37c <_Bfree>
 8018bd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018bd8:	2200      	movs	r2, #0
 8018bda:	601a      	str	r2, [r3, #0]
 8018bdc:	1e3b      	subs	r3, r7, #0
 8018bde:	bfb9      	ittee	lt
 8018be0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8018be4:	9303      	strlt	r3, [sp, #12]
 8018be6:	2300      	movge	r3, #0
 8018be8:	f8c8 3000 	strge.w	r3, [r8]
 8018bec:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8018bf0:	4ba3      	ldr	r3, [pc, #652]	; (8018e80 <_dtoa_r+0x300>)
 8018bf2:	bfbc      	itt	lt
 8018bf4:	2201      	movlt	r2, #1
 8018bf6:	f8c8 2000 	strlt.w	r2, [r8]
 8018bfa:	ea33 0309 	bics.w	r3, r3, r9
 8018bfe:	d11b      	bne.n	8018c38 <_dtoa_r+0xb8>
 8018c00:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8018c02:	f242 730f 	movw	r3, #9999	; 0x270f
 8018c06:	6013      	str	r3, [r2, #0]
 8018c08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8018c0c:	4333      	orrs	r3, r6
 8018c0e:	f000 857a 	beq.w	8019706 <_dtoa_r+0xb86>
 8018c12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8018c14:	b963      	cbnz	r3, 8018c30 <_dtoa_r+0xb0>
 8018c16:	4b9b      	ldr	r3, [pc, #620]	; (8018e84 <_dtoa_r+0x304>)
 8018c18:	e024      	b.n	8018c64 <_dtoa_r+0xe4>
 8018c1a:	4b9b      	ldr	r3, [pc, #620]	; (8018e88 <_dtoa_r+0x308>)
 8018c1c:	9300      	str	r3, [sp, #0]
 8018c1e:	3308      	adds	r3, #8
 8018c20:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8018c22:	6013      	str	r3, [r2, #0]
 8018c24:	9800      	ldr	r0, [sp, #0]
 8018c26:	b015      	add	sp, #84	; 0x54
 8018c28:	ecbd 8b02 	vpop	{d8}
 8018c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018c30:	4b94      	ldr	r3, [pc, #592]	; (8018e84 <_dtoa_r+0x304>)
 8018c32:	9300      	str	r3, [sp, #0]
 8018c34:	3303      	adds	r3, #3
 8018c36:	e7f3      	b.n	8018c20 <_dtoa_r+0xa0>
 8018c38:	ed9d 7b02 	vldr	d7, [sp, #8]
 8018c3c:	2200      	movs	r2, #0
 8018c3e:	ec51 0b17 	vmov	r0, r1, d7
 8018c42:	2300      	movs	r3, #0
 8018c44:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8018c48:	f7e7 ff5e 	bl	8000b08 <__aeabi_dcmpeq>
 8018c4c:	4680      	mov	r8, r0
 8018c4e:	b158      	cbz	r0, 8018c68 <_dtoa_r+0xe8>
 8018c50:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8018c52:	2301      	movs	r3, #1
 8018c54:	6013      	str	r3, [r2, #0]
 8018c56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8018c58:	2b00      	cmp	r3, #0
 8018c5a:	f000 8551 	beq.w	8019700 <_dtoa_r+0xb80>
 8018c5e:	488b      	ldr	r0, [pc, #556]	; (8018e8c <_dtoa_r+0x30c>)
 8018c60:	6018      	str	r0, [r3, #0]
 8018c62:	1e43      	subs	r3, r0, #1
 8018c64:	9300      	str	r3, [sp, #0]
 8018c66:	e7dd      	b.n	8018c24 <_dtoa_r+0xa4>
 8018c68:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8018c6c:	aa12      	add	r2, sp, #72	; 0x48
 8018c6e:	a913      	add	r1, sp, #76	; 0x4c
 8018c70:	4620      	mov	r0, r4
 8018c72:	f001 ff2b 	bl	801aacc <__d2b>
 8018c76:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8018c7a:	4683      	mov	fp, r0
 8018c7c:	2d00      	cmp	r5, #0
 8018c7e:	d07c      	beq.n	8018d7a <_dtoa_r+0x1fa>
 8018c80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018c82:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8018c86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018c8a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8018c8e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8018c92:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8018c96:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8018c9a:	4b7d      	ldr	r3, [pc, #500]	; (8018e90 <_dtoa_r+0x310>)
 8018c9c:	2200      	movs	r2, #0
 8018c9e:	4630      	mov	r0, r6
 8018ca0:	4639      	mov	r1, r7
 8018ca2:	f7e7 fb11 	bl	80002c8 <__aeabi_dsub>
 8018ca6:	a36e      	add	r3, pc, #440	; (adr r3, 8018e60 <_dtoa_r+0x2e0>)
 8018ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018cac:	f7e7 fcc4 	bl	8000638 <__aeabi_dmul>
 8018cb0:	a36d      	add	r3, pc, #436	; (adr r3, 8018e68 <_dtoa_r+0x2e8>)
 8018cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018cb6:	f7e7 fb09 	bl	80002cc <__adddf3>
 8018cba:	4606      	mov	r6, r0
 8018cbc:	4628      	mov	r0, r5
 8018cbe:	460f      	mov	r7, r1
 8018cc0:	f7e7 fc50 	bl	8000564 <__aeabi_i2d>
 8018cc4:	a36a      	add	r3, pc, #424	; (adr r3, 8018e70 <_dtoa_r+0x2f0>)
 8018cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018cca:	f7e7 fcb5 	bl	8000638 <__aeabi_dmul>
 8018cce:	4602      	mov	r2, r0
 8018cd0:	460b      	mov	r3, r1
 8018cd2:	4630      	mov	r0, r6
 8018cd4:	4639      	mov	r1, r7
 8018cd6:	f7e7 faf9 	bl	80002cc <__adddf3>
 8018cda:	4606      	mov	r6, r0
 8018cdc:	460f      	mov	r7, r1
 8018cde:	f7e7 ff5b 	bl	8000b98 <__aeabi_d2iz>
 8018ce2:	2200      	movs	r2, #0
 8018ce4:	4682      	mov	sl, r0
 8018ce6:	2300      	movs	r3, #0
 8018ce8:	4630      	mov	r0, r6
 8018cea:	4639      	mov	r1, r7
 8018cec:	f7e7 ff16 	bl	8000b1c <__aeabi_dcmplt>
 8018cf0:	b148      	cbz	r0, 8018d06 <_dtoa_r+0x186>
 8018cf2:	4650      	mov	r0, sl
 8018cf4:	f7e7 fc36 	bl	8000564 <__aeabi_i2d>
 8018cf8:	4632      	mov	r2, r6
 8018cfa:	463b      	mov	r3, r7
 8018cfc:	f7e7 ff04 	bl	8000b08 <__aeabi_dcmpeq>
 8018d00:	b908      	cbnz	r0, 8018d06 <_dtoa_r+0x186>
 8018d02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8018d06:	f1ba 0f16 	cmp.w	sl, #22
 8018d0a:	d854      	bhi.n	8018db6 <_dtoa_r+0x236>
 8018d0c:	4b61      	ldr	r3, [pc, #388]	; (8018e94 <_dtoa_r+0x314>)
 8018d0e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8018d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018d16:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8018d1a:	f7e7 feff 	bl	8000b1c <__aeabi_dcmplt>
 8018d1e:	2800      	cmp	r0, #0
 8018d20:	d04b      	beq.n	8018dba <_dtoa_r+0x23a>
 8018d22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8018d26:	2300      	movs	r3, #0
 8018d28:	930e      	str	r3, [sp, #56]	; 0x38
 8018d2a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8018d2c:	1b5d      	subs	r5, r3, r5
 8018d2e:	1e6b      	subs	r3, r5, #1
 8018d30:	9304      	str	r3, [sp, #16]
 8018d32:	bf43      	ittte	mi
 8018d34:	2300      	movmi	r3, #0
 8018d36:	f1c5 0801 	rsbmi	r8, r5, #1
 8018d3a:	9304      	strmi	r3, [sp, #16]
 8018d3c:	f04f 0800 	movpl.w	r8, #0
 8018d40:	f1ba 0f00 	cmp.w	sl, #0
 8018d44:	db3b      	blt.n	8018dbe <_dtoa_r+0x23e>
 8018d46:	9b04      	ldr	r3, [sp, #16]
 8018d48:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8018d4c:	4453      	add	r3, sl
 8018d4e:	9304      	str	r3, [sp, #16]
 8018d50:	2300      	movs	r3, #0
 8018d52:	9306      	str	r3, [sp, #24]
 8018d54:	9b05      	ldr	r3, [sp, #20]
 8018d56:	2b09      	cmp	r3, #9
 8018d58:	d869      	bhi.n	8018e2e <_dtoa_r+0x2ae>
 8018d5a:	2b05      	cmp	r3, #5
 8018d5c:	bfc4      	itt	gt
 8018d5e:	3b04      	subgt	r3, #4
 8018d60:	9305      	strgt	r3, [sp, #20]
 8018d62:	9b05      	ldr	r3, [sp, #20]
 8018d64:	f1a3 0302 	sub.w	r3, r3, #2
 8018d68:	bfcc      	ite	gt
 8018d6a:	2500      	movgt	r5, #0
 8018d6c:	2501      	movle	r5, #1
 8018d6e:	2b03      	cmp	r3, #3
 8018d70:	d869      	bhi.n	8018e46 <_dtoa_r+0x2c6>
 8018d72:	e8df f003 	tbb	[pc, r3]
 8018d76:	4e2c      	.short	0x4e2c
 8018d78:	5a4c      	.short	0x5a4c
 8018d7a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8018d7e:	441d      	add	r5, r3
 8018d80:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8018d84:	2b20      	cmp	r3, #32
 8018d86:	bfc1      	itttt	gt
 8018d88:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8018d8c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8018d90:	fa09 f303 	lslgt.w	r3, r9, r3
 8018d94:	fa26 f000 	lsrgt.w	r0, r6, r0
 8018d98:	bfda      	itte	le
 8018d9a:	f1c3 0320 	rsble	r3, r3, #32
 8018d9e:	fa06 f003 	lslle.w	r0, r6, r3
 8018da2:	4318      	orrgt	r0, r3
 8018da4:	f7e7 fbce 	bl	8000544 <__aeabi_ui2d>
 8018da8:	2301      	movs	r3, #1
 8018daa:	4606      	mov	r6, r0
 8018dac:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8018db0:	3d01      	subs	r5, #1
 8018db2:	9310      	str	r3, [sp, #64]	; 0x40
 8018db4:	e771      	b.n	8018c9a <_dtoa_r+0x11a>
 8018db6:	2301      	movs	r3, #1
 8018db8:	e7b6      	b.n	8018d28 <_dtoa_r+0x1a8>
 8018dba:	900e      	str	r0, [sp, #56]	; 0x38
 8018dbc:	e7b5      	b.n	8018d2a <_dtoa_r+0x1aa>
 8018dbe:	f1ca 0300 	rsb	r3, sl, #0
 8018dc2:	9306      	str	r3, [sp, #24]
 8018dc4:	2300      	movs	r3, #0
 8018dc6:	eba8 080a 	sub.w	r8, r8, sl
 8018dca:	930d      	str	r3, [sp, #52]	; 0x34
 8018dcc:	e7c2      	b.n	8018d54 <_dtoa_r+0x1d4>
 8018dce:	2300      	movs	r3, #0
 8018dd0:	9308      	str	r3, [sp, #32]
 8018dd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018dd4:	2b00      	cmp	r3, #0
 8018dd6:	dc39      	bgt.n	8018e4c <_dtoa_r+0x2cc>
 8018dd8:	f04f 0901 	mov.w	r9, #1
 8018ddc:	f8cd 9004 	str.w	r9, [sp, #4]
 8018de0:	464b      	mov	r3, r9
 8018de2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8018de6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8018de8:	2200      	movs	r2, #0
 8018dea:	6042      	str	r2, [r0, #4]
 8018dec:	2204      	movs	r2, #4
 8018dee:	f102 0614 	add.w	r6, r2, #20
 8018df2:	429e      	cmp	r6, r3
 8018df4:	6841      	ldr	r1, [r0, #4]
 8018df6:	d92f      	bls.n	8018e58 <_dtoa_r+0x2d8>
 8018df8:	4620      	mov	r0, r4
 8018dfa:	f001 fa7f 	bl	801a2fc <_Balloc>
 8018dfe:	9000      	str	r0, [sp, #0]
 8018e00:	2800      	cmp	r0, #0
 8018e02:	d14b      	bne.n	8018e9c <_dtoa_r+0x31c>
 8018e04:	4b24      	ldr	r3, [pc, #144]	; (8018e98 <_dtoa_r+0x318>)
 8018e06:	4602      	mov	r2, r0
 8018e08:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8018e0c:	e6d1      	b.n	8018bb2 <_dtoa_r+0x32>
 8018e0e:	2301      	movs	r3, #1
 8018e10:	e7de      	b.n	8018dd0 <_dtoa_r+0x250>
 8018e12:	2300      	movs	r3, #0
 8018e14:	9308      	str	r3, [sp, #32]
 8018e16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018e18:	eb0a 0903 	add.w	r9, sl, r3
 8018e1c:	f109 0301 	add.w	r3, r9, #1
 8018e20:	2b01      	cmp	r3, #1
 8018e22:	9301      	str	r3, [sp, #4]
 8018e24:	bfb8      	it	lt
 8018e26:	2301      	movlt	r3, #1
 8018e28:	e7dd      	b.n	8018de6 <_dtoa_r+0x266>
 8018e2a:	2301      	movs	r3, #1
 8018e2c:	e7f2      	b.n	8018e14 <_dtoa_r+0x294>
 8018e2e:	2501      	movs	r5, #1
 8018e30:	2300      	movs	r3, #0
 8018e32:	9305      	str	r3, [sp, #20]
 8018e34:	9508      	str	r5, [sp, #32]
 8018e36:	f04f 39ff 	mov.w	r9, #4294967295
 8018e3a:	2200      	movs	r2, #0
 8018e3c:	f8cd 9004 	str.w	r9, [sp, #4]
 8018e40:	2312      	movs	r3, #18
 8018e42:	9209      	str	r2, [sp, #36]	; 0x24
 8018e44:	e7cf      	b.n	8018de6 <_dtoa_r+0x266>
 8018e46:	2301      	movs	r3, #1
 8018e48:	9308      	str	r3, [sp, #32]
 8018e4a:	e7f4      	b.n	8018e36 <_dtoa_r+0x2b6>
 8018e4c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8018e50:	f8cd 9004 	str.w	r9, [sp, #4]
 8018e54:	464b      	mov	r3, r9
 8018e56:	e7c6      	b.n	8018de6 <_dtoa_r+0x266>
 8018e58:	3101      	adds	r1, #1
 8018e5a:	6041      	str	r1, [r0, #4]
 8018e5c:	0052      	lsls	r2, r2, #1
 8018e5e:	e7c6      	b.n	8018dee <_dtoa_r+0x26e>
 8018e60:	636f4361 	.word	0x636f4361
 8018e64:	3fd287a7 	.word	0x3fd287a7
 8018e68:	8b60c8b3 	.word	0x8b60c8b3
 8018e6c:	3fc68a28 	.word	0x3fc68a28
 8018e70:	509f79fb 	.word	0x509f79fb
 8018e74:	3fd34413 	.word	0x3fd34413
 8018e78:	0801dc58 	.word	0x0801dc58
 8018e7c:	0801defe 	.word	0x0801defe
 8018e80:	7ff00000 	.word	0x7ff00000
 8018e84:	0801defa 	.word	0x0801defa
 8018e88:	0801def1 	.word	0x0801def1
 8018e8c:	0801e162 	.word	0x0801e162
 8018e90:	3ff80000 	.word	0x3ff80000
 8018e94:	0801e078 	.word	0x0801e078
 8018e98:	0801df5d 	.word	0x0801df5d
 8018e9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018e9e:	9a00      	ldr	r2, [sp, #0]
 8018ea0:	601a      	str	r2, [r3, #0]
 8018ea2:	9b01      	ldr	r3, [sp, #4]
 8018ea4:	2b0e      	cmp	r3, #14
 8018ea6:	f200 80ad 	bhi.w	8019004 <_dtoa_r+0x484>
 8018eaa:	2d00      	cmp	r5, #0
 8018eac:	f000 80aa 	beq.w	8019004 <_dtoa_r+0x484>
 8018eb0:	f1ba 0f00 	cmp.w	sl, #0
 8018eb4:	dd36      	ble.n	8018f24 <_dtoa_r+0x3a4>
 8018eb6:	4ac3      	ldr	r2, [pc, #780]	; (80191c4 <_dtoa_r+0x644>)
 8018eb8:	f00a 030f 	and.w	r3, sl, #15
 8018ebc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8018ec0:	ed93 7b00 	vldr	d7, [r3]
 8018ec4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8018ec8:	ea4f 172a 	mov.w	r7, sl, asr #4
 8018ecc:	eeb0 8a47 	vmov.f32	s16, s14
 8018ed0:	eef0 8a67 	vmov.f32	s17, s15
 8018ed4:	d016      	beq.n	8018f04 <_dtoa_r+0x384>
 8018ed6:	4bbc      	ldr	r3, [pc, #752]	; (80191c8 <_dtoa_r+0x648>)
 8018ed8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8018edc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8018ee0:	f7e7 fcd4 	bl	800088c <__aeabi_ddiv>
 8018ee4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018ee8:	f007 070f 	and.w	r7, r7, #15
 8018eec:	2503      	movs	r5, #3
 8018eee:	4eb6      	ldr	r6, [pc, #728]	; (80191c8 <_dtoa_r+0x648>)
 8018ef0:	b957      	cbnz	r7, 8018f08 <_dtoa_r+0x388>
 8018ef2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018ef6:	ec53 2b18 	vmov	r2, r3, d8
 8018efa:	f7e7 fcc7 	bl	800088c <__aeabi_ddiv>
 8018efe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018f02:	e029      	b.n	8018f58 <_dtoa_r+0x3d8>
 8018f04:	2502      	movs	r5, #2
 8018f06:	e7f2      	b.n	8018eee <_dtoa_r+0x36e>
 8018f08:	07f9      	lsls	r1, r7, #31
 8018f0a:	d508      	bpl.n	8018f1e <_dtoa_r+0x39e>
 8018f0c:	ec51 0b18 	vmov	r0, r1, d8
 8018f10:	e9d6 2300 	ldrd	r2, r3, [r6]
 8018f14:	f7e7 fb90 	bl	8000638 <__aeabi_dmul>
 8018f18:	ec41 0b18 	vmov	d8, r0, r1
 8018f1c:	3501      	adds	r5, #1
 8018f1e:	107f      	asrs	r7, r7, #1
 8018f20:	3608      	adds	r6, #8
 8018f22:	e7e5      	b.n	8018ef0 <_dtoa_r+0x370>
 8018f24:	f000 80a6 	beq.w	8019074 <_dtoa_r+0x4f4>
 8018f28:	f1ca 0600 	rsb	r6, sl, #0
 8018f2c:	4ba5      	ldr	r3, [pc, #660]	; (80191c4 <_dtoa_r+0x644>)
 8018f2e:	4fa6      	ldr	r7, [pc, #664]	; (80191c8 <_dtoa_r+0x648>)
 8018f30:	f006 020f 	and.w	r2, r6, #15
 8018f34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f3c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8018f40:	f7e7 fb7a 	bl	8000638 <__aeabi_dmul>
 8018f44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018f48:	1136      	asrs	r6, r6, #4
 8018f4a:	2300      	movs	r3, #0
 8018f4c:	2502      	movs	r5, #2
 8018f4e:	2e00      	cmp	r6, #0
 8018f50:	f040 8085 	bne.w	801905e <_dtoa_r+0x4de>
 8018f54:	2b00      	cmp	r3, #0
 8018f56:	d1d2      	bne.n	8018efe <_dtoa_r+0x37e>
 8018f58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8018f5a:	2b00      	cmp	r3, #0
 8018f5c:	f000 808c 	beq.w	8019078 <_dtoa_r+0x4f8>
 8018f60:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8018f64:	4b99      	ldr	r3, [pc, #612]	; (80191cc <_dtoa_r+0x64c>)
 8018f66:	2200      	movs	r2, #0
 8018f68:	4630      	mov	r0, r6
 8018f6a:	4639      	mov	r1, r7
 8018f6c:	f7e7 fdd6 	bl	8000b1c <__aeabi_dcmplt>
 8018f70:	2800      	cmp	r0, #0
 8018f72:	f000 8081 	beq.w	8019078 <_dtoa_r+0x4f8>
 8018f76:	9b01      	ldr	r3, [sp, #4]
 8018f78:	2b00      	cmp	r3, #0
 8018f7a:	d07d      	beq.n	8019078 <_dtoa_r+0x4f8>
 8018f7c:	f1b9 0f00 	cmp.w	r9, #0
 8018f80:	dd3c      	ble.n	8018ffc <_dtoa_r+0x47c>
 8018f82:	f10a 33ff 	add.w	r3, sl, #4294967295
 8018f86:	9307      	str	r3, [sp, #28]
 8018f88:	2200      	movs	r2, #0
 8018f8a:	4b91      	ldr	r3, [pc, #580]	; (80191d0 <_dtoa_r+0x650>)
 8018f8c:	4630      	mov	r0, r6
 8018f8e:	4639      	mov	r1, r7
 8018f90:	f7e7 fb52 	bl	8000638 <__aeabi_dmul>
 8018f94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018f98:	3501      	adds	r5, #1
 8018f9a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8018f9e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8018fa2:	4628      	mov	r0, r5
 8018fa4:	f7e7 fade 	bl	8000564 <__aeabi_i2d>
 8018fa8:	4632      	mov	r2, r6
 8018faa:	463b      	mov	r3, r7
 8018fac:	f7e7 fb44 	bl	8000638 <__aeabi_dmul>
 8018fb0:	4b88      	ldr	r3, [pc, #544]	; (80191d4 <_dtoa_r+0x654>)
 8018fb2:	2200      	movs	r2, #0
 8018fb4:	f7e7 f98a 	bl	80002cc <__adddf3>
 8018fb8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8018fbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018fc0:	9303      	str	r3, [sp, #12]
 8018fc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018fc4:	2b00      	cmp	r3, #0
 8018fc6:	d15c      	bne.n	8019082 <_dtoa_r+0x502>
 8018fc8:	4b83      	ldr	r3, [pc, #524]	; (80191d8 <_dtoa_r+0x658>)
 8018fca:	2200      	movs	r2, #0
 8018fcc:	4630      	mov	r0, r6
 8018fce:	4639      	mov	r1, r7
 8018fd0:	f7e7 f97a 	bl	80002c8 <__aeabi_dsub>
 8018fd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8018fd8:	4606      	mov	r6, r0
 8018fda:	460f      	mov	r7, r1
 8018fdc:	f7e7 fdbc 	bl	8000b58 <__aeabi_dcmpgt>
 8018fe0:	2800      	cmp	r0, #0
 8018fe2:	f040 8296 	bne.w	8019512 <_dtoa_r+0x992>
 8018fe6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8018fea:	4630      	mov	r0, r6
 8018fec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8018ff0:	4639      	mov	r1, r7
 8018ff2:	f7e7 fd93 	bl	8000b1c <__aeabi_dcmplt>
 8018ff6:	2800      	cmp	r0, #0
 8018ff8:	f040 8288 	bne.w	801950c <_dtoa_r+0x98c>
 8018ffc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8019000:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8019004:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8019006:	2b00      	cmp	r3, #0
 8019008:	f2c0 8158 	blt.w	80192bc <_dtoa_r+0x73c>
 801900c:	f1ba 0f0e 	cmp.w	sl, #14
 8019010:	f300 8154 	bgt.w	80192bc <_dtoa_r+0x73c>
 8019014:	4b6b      	ldr	r3, [pc, #428]	; (80191c4 <_dtoa_r+0x644>)
 8019016:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801901a:	e9d3 8900 	ldrd	r8, r9, [r3]
 801901e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019020:	2b00      	cmp	r3, #0
 8019022:	f280 80e3 	bge.w	80191ec <_dtoa_r+0x66c>
 8019026:	9b01      	ldr	r3, [sp, #4]
 8019028:	2b00      	cmp	r3, #0
 801902a:	f300 80df 	bgt.w	80191ec <_dtoa_r+0x66c>
 801902e:	f040 826d 	bne.w	801950c <_dtoa_r+0x98c>
 8019032:	4b69      	ldr	r3, [pc, #420]	; (80191d8 <_dtoa_r+0x658>)
 8019034:	2200      	movs	r2, #0
 8019036:	4640      	mov	r0, r8
 8019038:	4649      	mov	r1, r9
 801903a:	f7e7 fafd 	bl	8000638 <__aeabi_dmul>
 801903e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019042:	f7e7 fd7f 	bl	8000b44 <__aeabi_dcmpge>
 8019046:	9e01      	ldr	r6, [sp, #4]
 8019048:	4637      	mov	r7, r6
 801904a:	2800      	cmp	r0, #0
 801904c:	f040 8243 	bne.w	80194d6 <_dtoa_r+0x956>
 8019050:	9d00      	ldr	r5, [sp, #0]
 8019052:	2331      	movs	r3, #49	; 0x31
 8019054:	f805 3b01 	strb.w	r3, [r5], #1
 8019058:	f10a 0a01 	add.w	sl, sl, #1
 801905c:	e23f      	b.n	80194de <_dtoa_r+0x95e>
 801905e:	07f2      	lsls	r2, r6, #31
 8019060:	d505      	bpl.n	801906e <_dtoa_r+0x4ee>
 8019062:	e9d7 2300 	ldrd	r2, r3, [r7]
 8019066:	f7e7 fae7 	bl	8000638 <__aeabi_dmul>
 801906a:	3501      	adds	r5, #1
 801906c:	2301      	movs	r3, #1
 801906e:	1076      	asrs	r6, r6, #1
 8019070:	3708      	adds	r7, #8
 8019072:	e76c      	b.n	8018f4e <_dtoa_r+0x3ce>
 8019074:	2502      	movs	r5, #2
 8019076:	e76f      	b.n	8018f58 <_dtoa_r+0x3d8>
 8019078:	9b01      	ldr	r3, [sp, #4]
 801907a:	f8cd a01c 	str.w	sl, [sp, #28]
 801907e:	930c      	str	r3, [sp, #48]	; 0x30
 8019080:	e78d      	b.n	8018f9e <_dtoa_r+0x41e>
 8019082:	9900      	ldr	r1, [sp, #0]
 8019084:	980c      	ldr	r0, [sp, #48]	; 0x30
 8019086:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019088:	4b4e      	ldr	r3, [pc, #312]	; (80191c4 <_dtoa_r+0x644>)
 801908a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801908e:	4401      	add	r1, r0
 8019090:	9102      	str	r1, [sp, #8]
 8019092:	9908      	ldr	r1, [sp, #32]
 8019094:	eeb0 8a47 	vmov.f32	s16, s14
 8019098:	eef0 8a67 	vmov.f32	s17, s15
 801909c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80190a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80190a4:	2900      	cmp	r1, #0
 80190a6:	d045      	beq.n	8019134 <_dtoa_r+0x5b4>
 80190a8:	494c      	ldr	r1, [pc, #304]	; (80191dc <_dtoa_r+0x65c>)
 80190aa:	2000      	movs	r0, #0
 80190ac:	f7e7 fbee 	bl	800088c <__aeabi_ddiv>
 80190b0:	ec53 2b18 	vmov	r2, r3, d8
 80190b4:	f7e7 f908 	bl	80002c8 <__aeabi_dsub>
 80190b8:	9d00      	ldr	r5, [sp, #0]
 80190ba:	ec41 0b18 	vmov	d8, r0, r1
 80190be:	4639      	mov	r1, r7
 80190c0:	4630      	mov	r0, r6
 80190c2:	f7e7 fd69 	bl	8000b98 <__aeabi_d2iz>
 80190c6:	900c      	str	r0, [sp, #48]	; 0x30
 80190c8:	f7e7 fa4c 	bl	8000564 <__aeabi_i2d>
 80190cc:	4602      	mov	r2, r0
 80190ce:	460b      	mov	r3, r1
 80190d0:	4630      	mov	r0, r6
 80190d2:	4639      	mov	r1, r7
 80190d4:	f7e7 f8f8 	bl	80002c8 <__aeabi_dsub>
 80190d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80190da:	3330      	adds	r3, #48	; 0x30
 80190dc:	f805 3b01 	strb.w	r3, [r5], #1
 80190e0:	ec53 2b18 	vmov	r2, r3, d8
 80190e4:	4606      	mov	r6, r0
 80190e6:	460f      	mov	r7, r1
 80190e8:	f7e7 fd18 	bl	8000b1c <__aeabi_dcmplt>
 80190ec:	2800      	cmp	r0, #0
 80190ee:	d165      	bne.n	80191bc <_dtoa_r+0x63c>
 80190f0:	4632      	mov	r2, r6
 80190f2:	463b      	mov	r3, r7
 80190f4:	4935      	ldr	r1, [pc, #212]	; (80191cc <_dtoa_r+0x64c>)
 80190f6:	2000      	movs	r0, #0
 80190f8:	f7e7 f8e6 	bl	80002c8 <__aeabi_dsub>
 80190fc:	ec53 2b18 	vmov	r2, r3, d8
 8019100:	f7e7 fd0c 	bl	8000b1c <__aeabi_dcmplt>
 8019104:	2800      	cmp	r0, #0
 8019106:	f040 80b9 	bne.w	801927c <_dtoa_r+0x6fc>
 801910a:	9b02      	ldr	r3, [sp, #8]
 801910c:	429d      	cmp	r5, r3
 801910e:	f43f af75 	beq.w	8018ffc <_dtoa_r+0x47c>
 8019112:	4b2f      	ldr	r3, [pc, #188]	; (80191d0 <_dtoa_r+0x650>)
 8019114:	ec51 0b18 	vmov	r0, r1, d8
 8019118:	2200      	movs	r2, #0
 801911a:	f7e7 fa8d 	bl	8000638 <__aeabi_dmul>
 801911e:	4b2c      	ldr	r3, [pc, #176]	; (80191d0 <_dtoa_r+0x650>)
 8019120:	ec41 0b18 	vmov	d8, r0, r1
 8019124:	2200      	movs	r2, #0
 8019126:	4630      	mov	r0, r6
 8019128:	4639      	mov	r1, r7
 801912a:	f7e7 fa85 	bl	8000638 <__aeabi_dmul>
 801912e:	4606      	mov	r6, r0
 8019130:	460f      	mov	r7, r1
 8019132:	e7c4      	b.n	80190be <_dtoa_r+0x53e>
 8019134:	ec51 0b17 	vmov	r0, r1, d7
 8019138:	f7e7 fa7e 	bl	8000638 <__aeabi_dmul>
 801913c:	9b02      	ldr	r3, [sp, #8]
 801913e:	9d00      	ldr	r5, [sp, #0]
 8019140:	930c      	str	r3, [sp, #48]	; 0x30
 8019142:	ec41 0b18 	vmov	d8, r0, r1
 8019146:	4639      	mov	r1, r7
 8019148:	4630      	mov	r0, r6
 801914a:	f7e7 fd25 	bl	8000b98 <__aeabi_d2iz>
 801914e:	9011      	str	r0, [sp, #68]	; 0x44
 8019150:	f7e7 fa08 	bl	8000564 <__aeabi_i2d>
 8019154:	4602      	mov	r2, r0
 8019156:	460b      	mov	r3, r1
 8019158:	4630      	mov	r0, r6
 801915a:	4639      	mov	r1, r7
 801915c:	f7e7 f8b4 	bl	80002c8 <__aeabi_dsub>
 8019160:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8019162:	3330      	adds	r3, #48	; 0x30
 8019164:	f805 3b01 	strb.w	r3, [r5], #1
 8019168:	9b02      	ldr	r3, [sp, #8]
 801916a:	429d      	cmp	r5, r3
 801916c:	4606      	mov	r6, r0
 801916e:	460f      	mov	r7, r1
 8019170:	f04f 0200 	mov.w	r2, #0
 8019174:	d134      	bne.n	80191e0 <_dtoa_r+0x660>
 8019176:	4b19      	ldr	r3, [pc, #100]	; (80191dc <_dtoa_r+0x65c>)
 8019178:	ec51 0b18 	vmov	r0, r1, d8
 801917c:	f7e7 f8a6 	bl	80002cc <__adddf3>
 8019180:	4602      	mov	r2, r0
 8019182:	460b      	mov	r3, r1
 8019184:	4630      	mov	r0, r6
 8019186:	4639      	mov	r1, r7
 8019188:	f7e7 fce6 	bl	8000b58 <__aeabi_dcmpgt>
 801918c:	2800      	cmp	r0, #0
 801918e:	d175      	bne.n	801927c <_dtoa_r+0x6fc>
 8019190:	ec53 2b18 	vmov	r2, r3, d8
 8019194:	4911      	ldr	r1, [pc, #68]	; (80191dc <_dtoa_r+0x65c>)
 8019196:	2000      	movs	r0, #0
 8019198:	f7e7 f896 	bl	80002c8 <__aeabi_dsub>
 801919c:	4602      	mov	r2, r0
 801919e:	460b      	mov	r3, r1
 80191a0:	4630      	mov	r0, r6
 80191a2:	4639      	mov	r1, r7
 80191a4:	f7e7 fcba 	bl	8000b1c <__aeabi_dcmplt>
 80191a8:	2800      	cmp	r0, #0
 80191aa:	f43f af27 	beq.w	8018ffc <_dtoa_r+0x47c>
 80191ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80191b0:	1e6b      	subs	r3, r5, #1
 80191b2:	930c      	str	r3, [sp, #48]	; 0x30
 80191b4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80191b8:	2b30      	cmp	r3, #48	; 0x30
 80191ba:	d0f8      	beq.n	80191ae <_dtoa_r+0x62e>
 80191bc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80191c0:	e04a      	b.n	8019258 <_dtoa_r+0x6d8>
 80191c2:	bf00      	nop
 80191c4:	0801e078 	.word	0x0801e078
 80191c8:	0801e050 	.word	0x0801e050
 80191cc:	3ff00000 	.word	0x3ff00000
 80191d0:	40240000 	.word	0x40240000
 80191d4:	401c0000 	.word	0x401c0000
 80191d8:	40140000 	.word	0x40140000
 80191dc:	3fe00000 	.word	0x3fe00000
 80191e0:	4baf      	ldr	r3, [pc, #700]	; (80194a0 <_dtoa_r+0x920>)
 80191e2:	f7e7 fa29 	bl	8000638 <__aeabi_dmul>
 80191e6:	4606      	mov	r6, r0
 80191e8:	460f      	mov	r7, r1
 80191ea:	e7ac      	b.n	8019146 <_dtoa_r+0x5c6>
 80191ec:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80191f0:	9d00      	ldr	r5, [sp, #0]
 80191f2:	4642      	mov	r2, r8
 80191f4:	464b      	mov	r3, r9
 80191f6:	4630      	mov	r0, r6
 80191f8:	4639      	mov	r1, r7
 80191fa:	f7e7 fb47 	bl	800088c <__aeabi_ddiv>
 80191fe:	f7e7 fccb 	bl	8000b98 <__aeabi_d2iz>
 8019202:	9002      	str	r0, [sp, #8]
 8019204:	f7e7 f9ae 	bl	8000564 <__aeabi_i2d>
 8019208:	4642      	mov	r2, r8
 801920a:	464b      	mov	r3, r9
 801920c:	f7e7 fa14 	bl	8000638 <__aeabi_dmul>
 8019210:	4602      	mov	r2, r0
 8019212:	460b      	mov	r3, r1
 8019214:	4630      	mov	r0, r6
 8019216:	4639      	mov	r1, r7
 8019218:	f7e7 f856 	bl	80002c8 <__aeabi_dsub>
 801921c:	9e02      	ldr	r6, [sp, #8]
 801921e:	9f01      	ldr	r7, [sp, #4]
 8019220:	3630      	adds	r6, #48	; 0x30
 8019222:	f805 6b01 	strb.w	r6, [r5], #1
 8019226:	9e00      	ldr	r6, [sp, #0]
 8019228:	1bae      	subs	r6, r5, r6
 801922a:	42b7      	cmp	r7, r6
 801922c:	4602      	mov	r2, r0
 801922e:	460b      	mov	r3, r1
 8019230:	d137      	bne.n	80192a2 <_dtoa_r+0x722>
 8019232:	f7e7 f84b 	bl	80002cc <__adddf3>
 8019236:	4642      	mov	r2, r8
 8019238:	464b      	mov	r3, r9
 801923a:	4606      	mov	r6, r0
 801923c:	460f      	mov	r7, r1
 801923e:	f7e7 fc8b 	bl	8000b58 <__aeabi_dcmpgt>
 8019242:	b9c8      	cbnz	r0, 8019278 <_dtoa_r+0x6f8>
 8019244:	4642      	mov	r2, r8
 8019246:	464b      	mov	r3, r9
 8019248:	4630      	mov	r0, r6
 801924a:	4639      	mov	r1, r7
 801924c:	f7e7 fc5c 	bl	8000b08 <__aeabi_dcmpeq>
 8019250:	b110      	cbz	r0, 8019258 <_dtoa_r+0x6d8>
 8019252:	9b02      	ldr	r3, [sp, #8]
 8019254:	07d9      	lsls	r1, r3, #31
 8019256:	d40f      	bmi.n	8019278 <_dtoa_r+0x6f8>
 8019258:	4620      	mov	r0, r4
 801925a:	4659      	mov	r1, fp
 801925c:	f001 f88e 	bl	801a37c <_Bfree>
 8019260:	2300      	movs	r3, #0
 8019262:	702b      	strb	r3, [r5, #0]
 8019264:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019266:	f10a 0001 	add.w	r0, sl, #1
 801926a:	6018      	str	r0, [r3, #0]
 801926c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801926e:	2b00      	cmp	r3, #0
 8019270:	f43f acd8 	beq.w	8018c24 <_dtoa_r+0xa4>
 8019274:	601d      	str	r5, [r3, #0]
 8019276:	e4d5      	b.n	8018c24 <_dtoa_r+0xa4>
 8019278:	f8cd a01c 	str.w	sl, [sp, #28]
 801927c:	462b      	mov	r3, r5
 801927e:	461d      	mov	r5, r3
 8019280:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019284:	2a39      	cmp	r2, #57	; 0x39
 8019286:	d108      	bne.n	801929a <_dtoa_r+0x71a>
 8019288:	9a00      	ldr	r2, [sp, #0]
 801928a:	429a      	cmp	r2, r3
 801928c:	d1f7      	bne.n	801927e <_dtoa_r+0x6fe>
 801928e:	9a07      	ldr	r2, [sp, #28]
 8019290:	9900      	ldr	r1, [sp, #0]
 8019292:	3201      	adds	r2, #1
 8019294:	9207      	str	r2, [sp, #28]
 8019296:	2230      	movs	r2, #48	; 0x30
 8019298:	700a      	strb	r2, [r1, #0]
 801929a:	781a      	ldrb	r2, [r3, #0]
 801929c:	3201      	adds	r2, #1
 801929e:	701a      	strb	r2, [r3, #0]
 80192a0:	e78c      	b.n	80191bc <_dtoa_r+0x63c>
 80192a2:	4b7f      	ldr	r3, [pc, #508]	; (80194a0 <_dtoa_r+0x920>)
 80192a4:	2200      	movs	r2, #0
 80192a6:	f7e7 f9c7 	bl	8000638 <__aeabi_dmul>
 80192aa:	2200      	movs	r2, #0
 80192ac:	2300      	movs	r3, #0
 80192ae:	4606      	mov	r6, r0
 80192b0:	460f      	mov	r7, r1
 80192b2:	f7e7 fc29 	bl	8000b08 <__aeabi_dcmpeq>
 80192b6:	2800      	cmp	r0, #0
 80192b8:	d09b      	beq.n	80191f2 <_dtoa_r+0x672>
 80192ba:	e7cd      	b.n	8019258 <_dtoa_r+0x6d8>
 80192bc:	9a08      	ldr	r2, [sp, #32]
 80192be:	2a00      	cmp	r2, #0
 80192c0:	f000 80c4 	beq.w	801944c <_dtoa_r+0x8cc>
 80192c4:	9a05      	ldr	r2, [sp, #20]
 80192c6:	2a01      	cmp	r2, #1
 80192c8:	f300 80a8 	bgt.w	801941c <_dtoa_r+0x89c>
 80192cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80192ce:	2a00      	cmp	r2, #0
 80192d0:	f000 80a0 	beq.w	8019414 <_dtoa_r+0x894>
 80192d4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80192d8:	9e06      	ldr	r6, [sp, #24]
 80192da:	4645      	mov	r5, r8
 80192dc:	9a04      	ldr	r2, [sp, #16]
 80192de:	2101      	movs	r1, #1
 80192e0:	441a      	add	r2, r3
 80192e2:	4620      	mov	r0, r4
 80192e4:	4498      	add	r8, r3
 80192e6:	9204      	str	r2, [sp, #16]
 80192e8:	f001 f94e 	bl	801a588 <__i2b>
 80192ec:	4607      	mov	r7, r0
 80192ee:	2d00      	cmp	r5, #0
 80192f0:	dd0b      	ble.n	801930a <_dtoa_r+0x78a>
 80192f2:	9b04      	ldr	r3, [sp, #16]
 80192f4:	2b00      	cmp	r3, #0
 80192f6:	dd08      	ble.n	801930a <_dtoa_r+0x78a>
 80192f8:	42ab      	cmp	r3, r5
 80192fa:	9a04      	ldr	r2, [sp, #16]
 80192fc:	bfa8      	it	ge
 80192fe:	462b      	movge	r3, r5
 8019300:	eba8 0803 	sub.w	r8, r8, r3
 8019304:	1aed      	subs	r5, r5, r3
 8019306:	1ad3      	subs	r3, r2, r3
 8019308:	9304      	str	r3, [sp, #16]
 801930a:	9b06      	ldr	r3, [sp, #24]
 801930c:	b1fb      	cbz	r3, 801934e <_dtoa_r+0x7ce>
 801930e:	9b08      	ldr	r3, [sp, #32]
 8019310:	2b00      	cmp	r3, #0
 8019312:	f000 809f 	beq.w	8019454 <_dtoa_r+0x8d4>
 8019316:	2e00      	cmp	r6, #0
 8019318:	dd11      	ble.n	801933e <_dtoa_r+0x7be>
 801931a:	4639      	mov	r1, r7
 801931c:	4632      	mov	r2, r6
 801931e:	4620      	mov	r0, r4
 8019320:	f001 f9ee 	bl	801a700 <__pow5mult>
 8019324:	465a      	mov	r2, fp
 8019326:	4601      	mov	r1, r0
 8019328:	4607      	mov	r7, r0
 801932a:	4620      	mov	r0, r4
 801932c:	f001 f942 	bl	801a5b4 <__multiply>
 8019330:	4659      	mov	r1, fp
 8019332:	9007      	str	r0, [sp, #28]
 8019334:	4620      	mov	r0, r4
 8019336:	f001 f821 	bl	801a37c <_Bfree>
 801933a:	9b07      	ldr	r3, [sp, #28]
 801933c:	469b      	mov	fp, r3
 801933e:	9b06      	ldr	r3, [sp, #24]
 8019340:	1b9a      	subs	r2, r3, r6
 8019342:	d004      	beq.n	801934e <_dtoa_r+0x7ce>
 8019344:	4659      	mov	r1, fp
 8019346:	4620      	mov	r0, r4
 8019348:	f001 f9da 	bl	801a700 <__pow5mult>
 801934c:	4683      	mov	fp, r0
 801934e:	2101      	movs	r1, #1
 8019350:	4620      	mov	r0, r4
 8019352:	f001 f919 	bl	801a588 <__i2b>
 8019356:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019358:	2b00      	cmp	r3, #0
 801935a:	4606      	mov	r6, r0
 801935c:	dd7c      	ble.n	8019458 <_dtoa_r+0x8d8>
 801935e:	461a      	mov	r2, r3
 8019360:	4601      	mov	r1, r0
 8019362:	4620      	mov	r0, r4
 8019364:	f001 f9cc 	bl	801a700 <__pow5mult>
 8019368:	9b05      	ldr	r3, [sp, #20]
 801936a:	2b01      	cmp	r3, #1
 801936c:	4606      	mov	r6, r0
 801936e:	dd76      	ble.n	801945e <_dtoa_r+0x8de>
 8019370:	2300      	movs	r3, #0
 8019372:	9306      	str	r3, [sp, #24]
 8019374:	6933      	ldr	r3, [r6, #16]
 8019376:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801937a:	6918      	ldr	r0, [r3, #16]
 801937c:	f001 f8b4 	bl	801a4e8 <__hi0bits>
 8019380:	f1c0 0020 	rsb	r0, r0, #32
 8019384:	9b04      	ldr	r3, [sp, #16]
 8019386:	4418      	add	r0, r3
 8019388:	f010 001f 	ands.w	r0, r0, #31
 801938c:	f000 8086 	beq.w	801949c <_dtoa_r+0x91c>
 8019390:	f1c0 0320 	rsb	r3, r0, #32
 8019394:	2b04      	cmp	r3, #4
 8019396:	dd7f      	ble.n	8019498 <_dtoa_r+0x918>
 8019398:	f1c0 001c 	rsb	r0, r0, #28
 801939c:	9b04      	ldr	r3, [sp, #16]
 801939e:	4403      	add	r3, r0
 80193a0:	4480      	add	r8, r0
 80193a2:	4405      	add	r5, r0
 80193a4:	9304      	str	r3, [sp, #16]
 80193a6:	f1b8 0f00 	cmp.w	r8, #0
 80193aa:	dd05      	ble.n	80193b8 <_dtoa_r+0x838>
 80193ac:	4659      	mov	r1, fp
 80193ae:	4642      	mov	r2, r8
 80193b0:	4620      	mov	r0, r4
 80193b2:	f001 f9ff 	bl	801a7b4 <__lshift>
 80193b6:	4683      	mov	fp, r0
 80193b8:	9b04      	ldr	r3, [sp, #16]
 80193ba:	2b00      	cmp	r3, #0
 80193bc:	dd05      	ble.n	80193ca <_dtoa_r+0x84a>
 80193be:	4631      	mov	r1, r6
 80193c0:	461a      	mov	r2, r3
 80193c2:	4620      	mov	r0, r4
 80193c4:	f001 f9f6 	bl	801a7b4 <__lshift>
 80193c8:	4606      	mov	r6, r0
 80193ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80193cc:	2b00      	cmp	r3, #0
 80193ce:	d069      	beq.n	80194a4 <_dtoa_r+0x924>
 80193d0:	4631      	mov	r1, r6
 80193d2:	4658      	mov	r0, fp
 80193d4:	f001 fa5a 	bl	801a88c <__mcmp>
 80193d8:	2800      	cmp	r0, #0
 80193da:	da63      	bge.n	80194a4 <_dtoa_r+0x924>
 80193dc:	2300      	movs	r3, #0
 80193de:	4659      	mov	r1, fp
 80193e0:	220a      	movs	r2, #10
 80193e2:	4620      	mov	r0, r4
 80193e4:	f000 ffec 	bl	801a3c0 <__multadd>
 80193e8:	9b08      	ldr	r3, [sp, #32]
 80193ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80193ee:	4683      	mov	fp, r0
 80193f0:	2b00      	cmp	r3, #0
 80193f2:	f000 818f 	beq.w	8019714 <_dtoa_r+0xb94>
 80193f6:	4639      	mov	r1, r7
 80193f8:	2300      	movs	r3, #0
 80193fa:	220a      	movs	r2, #10
 80193fc:	4620      	mov	r0, r4
 80193fe:	f000 ffdf 	bl	801a3c0 <__multadd>
 8019402:	f1b9 0f00 	cmp.w	r9, #0
 8019406:	4607      	mov	r7, r0
 8019408:	f300 808e 	bgt.w	8019528 <_dtoa_r+0x9a8>
 801940c:	9b05      	ldr	r3, [sp, #20]
 801940e:	2b02      	cmp	r3, #2
 8019410:	dc50      	bgt.n	80194b4 <_dtoa_r+0x934>
 8019412:	e089      	b.n	8019528 <_dtoa_r+0x9a8>
 8019414:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8019416:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801941a:	e75d      	b.n	80192d8 <_dtoa_r+0x758>
 801941c:	9b01      	ldr	r3, [sp, #4]
 801941e:	1e5e      	subs	r6, r3, #1
 8019420:	9b06      	ldr	r3, [sp, #24]
 8019422:	42b3      	cmp	r3, r6
 8019424:	bfbf      	itttt	lt
 8019426:	9b06      	ldrlt	r3, [sp, #24]
 8019428:	9606      	strlt	r6, [sp, #24]
 801942a:	1af2      	sublt	r2, r6, r3
 801942c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 801942e:	bfb6      	itet	lt
 8019430:	189b      	addlt	r3, r3, r2
 8019432:	1b9e      	subge	r6, r3, r6
 8019434:	930d      	strlt	r3, [sp, #52]	; 0x34
 8019436:	9b01      	ldr	r3, [sp, #4]
 8019438:	bfb8      	it	lt
 801943a:	2600      	movlt	r6, #0
 801943c:	2b00      	cmp	r3, #0
 801943e:	bfb5      	itete	lt
 8019440:	eba8 0503 	sublt.w	r5, r8, r3
 8019444:	9b01      	ldrge	r3, [sp, #4]
 8019446:	2300      	movlt	r3, #0
 8019448:	4645      	movge	r5, r8
 801944a:	e747      	b.n	80192dc <_dtoa_r+0x75c>
 801944c:	9e06      	ldr	r6, [sp, #24]
 801944e:	9f08      	ldr	r7, [sp, #32]
 8019450:	4645      	mov	r5, r8
 8019452:	e74c      	b.n	80192ee <_dtoa_r+0x76e>
 8019454:	9a06      	ldr	r2, [sp, #24]
 8019456:	e775      	b.n	8019344 <_dtoa_r+0x7c4>
 8019458:	9b05      	ldr	r3, [sp, #20]
 801945a:	2b01      	cmp	r3, #1
 801945c:	dc18      	bgt.n	8019490 <_dtoa_r+0x910>
 801945e:	9b02      	ldr	r3, [sp, #8]
 8019460:	b9b3      	cbnz	r3, 8019490 <_dtoa_r+0x910>
 8019462:	9b03      	ldr	r3, [sp, #12]
 8019464:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019468:	b9a3      	cbnz	r3, 8019494 <_dtoa_r+0x914>
 801946a:	9b03      	ldr	r3, [sp, #12]
 801946c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8019470:	0d1b      	lsrs	r3, r3, #20
 8019472:	051b      	lsls	r3, r3, #20
 8019474:	b12b      	cbz	r3, 8019482 <_dtoa_r+0x902>
 8019476:	9b04      	ldr	r3, [sp, #16]
 8019478:	3301      	adds	r3, #1
 801947a:	9304      	str	r3, [sp, #16]
 801947c:	f108 0801 	add.w	r8, r8, #1
 8019480:	2301      	movs	r3, #1
 8019482:	9306      	str	r3, [sp, #24]
 8019484:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019486:	2b00      	cmp	r3, #0
 8019488:	f47f af74 	bne.w	8019374 <_dtoa_r+0x7f4>
 801948c:	2001      	movs	r0, #1
 801948e:	e779      	b.n	8019384 <_dtoa_r+0x804>
 8019490:	2300      	movs	r3, #0
 8019492:	e7f6      	b.n	8019482 <_dtoa_r+0x902>
 8019494:	9b02      	ldr	r3, [sp, #8]
 8019496:	e7f4      	b.n	8019482 <_dtoa_r+0x902>
 8019498:	d085      	beq.n	80193a6 <_dtoa_r+0x826>
 801949a:	4618      	mov	r0, r3
 801949c:	301c      	adds	r0, #28
 801949e:	e77d      	b.n	801939c <_dtoa_r+0x81c>
 80194a0:	40240000 	.word	0x40240000
 80194a4:	9b01      	ldr	r3, [sp, #4]
 80194a6:	2b00      	cmp	r3, #0
 80194a8:	dc38      	bgt.n	801951c <_dtoa_r+0x99c>
 80194aa:	9b05      	ldr	r3, [sp, #20]
 80194ac:	2b02      	cmp	r3, #2
 80194ae:	dd35      	ble.n	801951c <_dtoa_r+0x99c>
 80194b0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80194b4:	f1b9 0f00 	cmp.w	r9, #0
 80194b8:	d10d      	bne.n	80194d6 <_dtoa_r+0x956>
 80194ba:	4631      	mov	r1, r6
 80194bc:	464b      	mov	r3, r9
 80194be:	2205      	movs	r2, #5
 80194c0:	4620      	mov	r0, r4
 80194c2:	f000 ff7d 	bl	801a3c0 <__multadd>
 80194c6:	4601      	mov	r1, r0
 80194c8:	4606      	mov	r6, r0
 80194ca:	4658      	mov	r0, fp
 80194cc:	f001 f9de 	bl	801a88c <__mcmp>
 80194d0:	2800      	cmp	r0, #0
 80194d2:	f73f adbd 	bgt.w	8019050 <_dtoa_r+0x4d0>
 80194d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80194d8:	9d00      	ldr	r5, [sp, #0]
 80194da:	ea6f 0a03 	mvn.w	sl, r3
 80194de:	f04f 0800 	mov.w	r8, #0
 80194e2:	4631      	mov	r1, r6
 80194e4:	4620      	mov	r0, r4
 80194e6:	f000 ff49 	bl	801a37c <_Bfree>
 80194ea:	2f00      	cmp	r7, #0
 80194ec:	f43f aeb4 	beq.w	8019258 <_dtoa_r+0x6d8>
 80194f0:	f1b8 0f00 	cmp.w	r8, #0
 80194f4:	d005      	beq.n	8019502 <_dtoa_r+0x982>
 80194f6:	45b8      	cmp	r8, r7
 80194f8:	d003      	beq.n	8019502 <_dtoa_r+0x982>
 80194fa:	4641      	mov	r1, r8
 80194fc:	4620      	mov	r0, r4
 80194fe:	f000 ff3d 	bl	801a37c <_Bfree>
 8019502:	4639      	mov	r1, r7
 8019504:	4620      	mov	r0, r4
 8019506:	f000 ff39 	bl	801a37c <_Bfree>
 801950a:	e6a5      	b.n	8019258 <_dtoa_r+0x6d8>
 801950c:	2600      	movs	r6, #0
 801950e:	4637      	mov	r7, r6
 8019510:	e7e1      	b.n	80194d6 <_dtoa_r+0x956>
 8019512:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8019514:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8019518:	4637      	mov	r7, r6
 801951a:	e599      	b.n	8019050 <_dtoa_r+0x4d0>
 801951c:	9b08      	ldr	r3, [sp, #32]
 801951e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8019522:	2b00      	cmp	r3, #0
 8019524:	f000 80fd 	beq.w	8019722 <_dtoa_r+0xba2>
 8019528:	2d00      	cmp	r5, #0
 801952a:	dd05      	ble.n	8019538 <_dtoa_r+0x9b8>
 801952c:	4639      	mov	r1, r7
 801952e:	462a      	mov	r2, r5
 8019530:	4620      	mov	r0, r4
 8019532:	f001 f93f 	bl	801a7b4 <__lshift>
 8019536:	4607      	mov	r7, r0
 8019538:	9b06      	ldr	r3, [sp, #24]
 801953a:	2b00      	cmp	r3, #0
 801953c:	d05c      	beq.n	80195f8 <_dtoa_r+0xa78>
 801953e:	6879      	ldr	r1, [r7, #4]
 8019540:	4620      	mov	r0, r4
 8019542:	f000 fedb 	bl	801a2fc <_Balloc>
 8019546:	4605      	mov	r5, r0
 8019548:	b928      	cbnz	r0, 8019556 <_dtoa_r+0x9d6>
 801954a:	4b80      	ldr	r3, [pc, #512]	; (801974c <_dtoa_r+0xbcc>)
 801954c:	4602      	mov	r2, r0
 801954e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8019552:	f7ff bb2e 	b.w	8018bb2 <_dtoa_r+0x32>
 8019556:	693a      	ldr	r2, [r7, #16]
 8019558:	3202      	adds	r2, #2
 801955a:	0092      	lsls	r2, r2, #2
 801955c:	f107 010c 	add.w	r1, r7, #12
 8019560:	300c      	adds	r0, #12
 8019562:	f7fc fbb9 	bl	8015cd8 <memcpy>
 8019566:	2201      	movs	r2, #1
 8019568:	4629      	mov	r1, r5
 801956a:	4620      	mov	r0, r4
 801956c:	f001 f922 	bl	801a7b4 <__lshift>
 8019570:	9b00      	ldr	r3, [sp, #0]
 8019572:	3301      	adds	r3, #1
 8019574:	9301      	str	r3, [sp, #4]
 8019576:	9b00      	ldr	r3, [sp, #0]
 8019578:	444b      	add	r3, r9
 801957a:	9307      	str	r3, [sp, #28]
 801957c:	9b02      	ldr	r3, [sp, #8]
 801957e:	f003 0301 	and.w	r3, r3, #1
 8019582:	46b8      	mov	r8, r7
 8019584:	9306      	str	r3, [sp, #24]
 8019586:	4607      	mov	r7, r0
 8019588:	9b01      	ldr	r3, [sp, #4]
 801958a:	4631      	mov	r1, r6
 801958c:	3b01      	subs	r3, #1
 801958e:	4658      	mov	r0, fp
 8019590:	9302      	str	r3, [sp, #8]
 8019592:	f7ff fa67 	bl	8018a64 <quorem>
 8019596:	4603      	mov	r3, r0
 8019598:	3330      	adds	r3, #48	; 0x30
 801959a:	9004      	str	r0, [sp, #16]
 801959c:	4641      	mov	r1, r8
 801959e:	4658      	mov	r0, fp
 80195a0:	9308      	str	r3, [sp, #32]
 80195a2:	f001 f973 	bl	801a88c <__mcmp>
 80195a6:	463a      	mov	r2, r7
 80195a8:	4681      	mov	r9, r0
 80195aa:	4631      	mov	r1, r6
 80195ac:	4620      	mov	r0, r4
 80195ae:	f001 f989 	bl	801a8c4 <__mdiff>
 80195b2:	68c2      	ldr	r2, [r0, #12]
 80195b4:	9b08      	ldr	r3, [sp, #32]
 80195b6:	4605      	mov	r5, r0
 80195b8:	bb02      	cbnz	r2, 80195fc <_dtoa_r+0xa7c>
 80195ba:	4601      	mov	r1, r0
 80195bc:	4658      	mov	r0, fp
 80195be:	f001 f965 	bl	801a88c <__mcmp>
 80195c2:	9b08      	ldr	r3, [sp, #32]
 80195c4:	4602      	mov	r2, r0
 80195c6:	4629      	mov	r1, r5
 80195c8:	4620      	mov	r0, r4
 80195ca:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80195ce:	f000 fed5 	bl	801a37c <_Bfree>
 80195d2:	9b05      	ldr	r3, [sp, #20]
 80195d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80195d6:	9d01      	ldr	r5, [sp, #4]
 80195d8:	ea43 0102 	orr.w	r1, r3, r2
 80195dc:	9b06      	ldr	r3, [sp, #24]
 80195de:	430b      	orrs	r3, r1
 80195e0:	9b08      	ldr	r3, [sp, #32]
 80195e2:	d10d      	bne.n	8019600 <_dtoa_r+0xa80>
 80195e4:	2b39      	cmp	r3, #57	; 0x39
 80195e6:	d029      	beq.n	801963c <_dtoa_r+0xabc>
 80195e8:	f1b9 0f00 	cmp.w	r9, #0
 80195ec:	dd01      	ble.n	80195f2 <_dtoa_r+0xa72>
 80195ee:	9b04      	ldr	r3, [sp, #16]
 80195f0:	3331      	adds	r3, #49	; 0x31
 80195f2:	9a02      	ldr	r2, [sp, #8]
 80195f4:	7013      	strb	r3, [r2, #0]
 80195f6:	e774      	b.n	80194e2 <_dtoa_r+0x962>
 80195f8:	4638      	mov	r0, r7
 80195fa:	e7b9      	b.n	8019570 <_dtoa_r+0x9f0>
 80195fc:	2201      	movs	r2, #1
 80195fe:	e7e2      	b.n	80195c6 <_dtoa_r+0xa46>
 8019600:	f1b9 0f00 	cmp.w	r9, #0
 8019604:	db06      	blt.n	8019614 <_dtoa_r+0xa94>
 8019606:	9905      	ldr	r1, [sp, #20]
 8019608:	ea41 0909 	orr.w	r9, r1, r9
 801960c:	9906      	ldr	r1, [sp, #24]
 801960e:	ea59 0101 	orrs.w	r1, r9, r1
 8019612:	d120      	bne.n	8019656 <_dtoa_r+0xad6>
 8019614:	2a00      	cmp	r2, #0
 8019616:	ddec      	ble.n	80195f2 <_dtoa_r+0xa72>
 8019618:	4659      	mov	r1, fp
 801961a:	2201      	movs	r2, #1
 801961c:	4620      	mov	r0, r4
 801961e:	9301      	str	r3, [sp, #4]
 8019620:	f001 f8c8 	bl	801a7b4 <__lshift>
 8019624:	4631      	mov	r1, r6
 8019626:	4683      	mov	fp, r0
 8019628:	f001 f930 	bl	801a88c <__mcmp>
 801962c:	2800      	cmp	r0, #0
 801962e:	9b01      	ldr	r3, [sp, #4]
 8019630:	dc02      	bgt.n	8019638 <_dtoa_r+0xab8>
 8019632:	d1de      	bne.n	80195f2 <_dtoa_r+0xa72>
 8019634:	07da      	lsls	r2, r3, #31
 8019636:	d5dc      	bpl.n	80195f2 <_dtoa_r+0xa72>
 8019638:	2b39      	cmp	r3, #57	; 0x39
 801963a:	d1d8      	bne.n	80195ee <_dtoa_r+0xa6e>
 801963c:	9a02      	ldr	r2, [sp, #8]
 801963e:	2339      	movs	r3, #57	; 0x39
 8019640:	7013      	strb	r3, [r2, #0]
 8019642:	462b      	mov	r3, r5
 8019644:	461d      	mov	r5, r3
 8019646:	3b01      	subs	r3, #1
 8019648:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801964c:	2a39      	cmp	r2, #57	; 0x39
 801964e:	d050      	beq.n	80196f2 <_dtoa_r+0xb72>
 8019650:	3201      	adds	r2, #1
 8019652:	701a      	strb	r2, [r3, #0]
 8019654:	e745      	b.n	80194e2 <_dtoa_r+0x962>
 8019656:	2a00      	cmp	r2, #0
 8019658:	dd03      	ble.n	8019662 <_dtoa_r+0xae2>
 801965a:	2b39      	cmp	r3, #57	; 0x39
 801965c:	d0ee      	beq.n	801963c <_dtoa_r+0xabc>
 801965e:	3301      	adds	r3, #1
 8019660:	e7c7      	b.n	80195f2 <_dtoa_r+0xa72>
 8019662:	9a01      	ldr	r2, [sp, #4]
 8019664:	9907      	ldr	r1, [sp, #28]
 8019666:	f802 3c01 	strb.w	r3, [r2, #-1]
 801966a:	428a      	cmp	r2, r1
 801966c:	d02a      	beq.n	80196c4 <_dtoa_r+0xb44>
 801966e:	4659      	mov	r1, fp
 8019670:	2300      	movs	r3, #0
 8019672:	220a      	movs	r2, #10
 8019674:	4620      	mov	r0, r4
 8019676:	f000 fea3 	bl	801a3c0 <__multadd>
 801967a:	45b8      	cmp	r8, r7
 801967c:	4683      	mov	fp, r0
 801967e:	f04f 0300 	mov.w	r3, #0
 8019682:	f04f 020a 	mov.w	r2, #10
 8019686:	4641      	mov	r1, r8
 8019688:	4620      	mov	r0, r4
 801968a:	d107      	bne.n	801969c <_dtoa_r+0xb1c>
 801968c:	f000 fe98 	bl	801a3c0 <__multadd>
 8019690:	4680      	mov	r8, r0
 8019692:	4607      	mov	r7, r0
 8019694:	9b01      	ldr	r3, [sp, #4]
 8019696:	3301      	adds	r3, #1
 8019698:	9301      	str	r3, [sp, #4]
 801969a:	e775      	b.n	8019588 <_dtoa_r+0xa08>
 801969c:	f000 fe90 	bl	801a3c0 <__multadd>
 80196a0:	4639      	mov	r1, r7
 80196a2:	4680      	mov	r8, r0
 80196a4:	2300      	movs	r3, #0
 80196a6:	220a      	movs	r2, #10
 80196a8:	4620      	mov	r0, r4
 80196aa:	f000 fe89 	bl	801a3c0 <__multadd>
 80196ae:	4607      	mov	r7, r0
 80196b0:	e7f0      	b.n	8019694 <_dtoa_r+0xb14>
 80196b2:	f1b9 0f00 	cmp.w	r9, #0
 80196b6:	9a00      	ldr	r2, [sp, #0]
 80196b8:	bfcc      	ite	gt
 80196ba:	464d      	movgt	r5, r9
 80196bc:	2501      	movle	r5, #1
 80196be:	4415      	add	r5, r2
 80196c0:	f04f 0800 	mov.w	r8, #0
 80196c4:	4659      	mov	r1, fp
 80196c6:	2201      	movs	r2, #1
 80196c8:	4620      	mov	r0, r4
 80196ca:	9301      	str	r3, [sp, #4]
 80196cc:	f001 f872 	bl	801a7b4 <__lshift>
 80196d0:	4631      	mov	r1, r6
 80196d2:	4683      	mov	fp, r0
 80196d4:	f001 f8da 	bl	801a88c <__mcmp>
 80196d8:	2800      	cmp	r0, #0
 80196da:	dcb2      	bgt.n	8019642 <_dtoa_r+0xac2>
 80196dc:	d102      	bne.n	80196e4 <_dtoa_r+0xb64>
 80196de:	9b01      	ldr	r3, [sp, #4]
 80196e0:	07db      	lsls	r3, r3, #31
 80196e2:	d4ae      	bmi.n	8019642 <_dtoa_r+0xac2>
 80196e4:	462b      	mov	r3, r5
 80196e6:	461d      	mov	r5, r3
 80196e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80196ec:	2a30      	cmp	r2, #48	; 0x30
 80196ee:	d0fa      	beq.n	80196e6 <_dtoa_r+0xb66>
 80196f0:	e6f7      	b.n	80194e2 <_dtoa_r+0x962>
 80196f2:	9a00      	ldr	r2, [sp, #0]
 80196f4:	429a      	cmp	r2, r3
 80196f6:	d1a5      	bne.n	8019644 <_dtoa_r+0xac4>
 80196f8:	f10a 0a01 	add.w	sl, sl, #1
 80196fc:	2331      	movs	r3, #49	; 0x31
 80196fe:	e779      	b.n	80195f4 <_dtoa_r+0xa74>
 8019700:	4b13      	ldr	r3, [pc, #76]	; (8019750 <_dtoa_r+0xbd0>)
 8019702:	f7ff baaf 	b.w	8018c64 <_dtoa_r+0xe4>
 8019706:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019708:	2b00      	cmp	r3, #0
 801970a:	f47f aa86 	bne.w	8018c1a <_dtoa_r+0x9a>
 801970e:	4b11      	ldr	r3, [pc, #68]	; (8019754 <_dtoa_r+0xbd4>)
 8019710:	f7ff baa8 	b.w	8018c64 <_dtoa_r+0xe4>
 8019714:	f1b9 0f00 	cmp.w	r9, #0
 8019718:	dc03      	bgt.n	8019722 <_dtoa_r+0xba2>
 801971a:	9b05      	ldr	r3, [sp, #20]
 801971c:	2b02      	cmp	r3, #2
 801971e:	f73f aec9 	bgt.w	80194b4 <_dtoa_r+0x934>
 8019722:	9d00      	ldr	r5, [sp, #0]
 8019724:	4631      	mov	r1, r6
 8019726:	4658      	mov	r0, fp
 8019728:	f7ff f99c 	bl	8018a64 <quorem>
 801972c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8019730:	f805 3b01 	strb.w	r3, [r5], #1
 8019734:	9a00      	ldr	r2, [sp, #0]
 8019736:	1aaa      	subs	r2, r5, r2
 8019738:	4591      	cmp	r9, r2
 801973a:	ddba      	ble.n	80196b2 <_dtoa_r+0xb32>
 801973c:	4659      	mov	r1, fp
 801973e:	2300      	movs	r3, #0
 8019740:	220a      	movs	r2, #10
 8019742:	4620      	mov	r0, r4
 8019744:	f000 fe3c 	bl	801a3c0 <__multadd>
 8019748:	4683      	mov	fp, r0
 801974a:	e7eb      	b.n	8019724 <_dtoa_r+0xba4>
 801974c:	0801df5d 	.word	0x0801df5d
 8019750:	0801e161 	.word	0x0801e161
 8019754:	0801def1 	.word	0x0801def1

08019758 <__sflush_r>:
 8019758:	898a      	ldrh	r2, [r1, #12]
 801975a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801975e:	4605      	mov	r5, r0
 8019760:	0710      	lsls	r0, r2, #28
 8019762:	460c      	mov	r4, r1
 8019764:	d458      	bmi.n	8019818 <__sflush_r+0xc0>
 8019766:	684b      	ldr	r3, [r1, #4]
 8019768:	2b00      	cmp	r3, #0
 801976a:	dc05      	bgt.n	8019778 <__sflush_r+0x20>
 801976c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801976e:	2b00      	cmp	r3, #0
 8019770:	dc02      	bgt.n	8019778 <__sflush_r+0x20>
 8019772:	2000      	movs	r0, #0
 8019774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019778:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801977a:	2e00      	cmp	r6, #0
 801977c:	d0f9      	beq.n	8019772 <__sflush_r+0x1a>
 801977e:	2300      	movs	r3, #0
 8019780:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8019784:	682f      	ldr	r7, [r5, #0]
 8019786:	602b      	str	r3, [r5, #0]
 8019788:	d032      	beq.n	80197f0 <__sflush_r+0x98>
 801978a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801978c:	89a3      	ldrh	r3, [r4, #12]
 801978e:	075a      	lsls	r2, r3, #29
 8019790:	d505      	bpl.n	801979e <__sflush_r+0x46>
 8019792:	6863      	ldr	r3, [r4, #4]
 8019794:	1ac0      	subs	r0, r0, r3
 8019796:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8019798:	b10b      	cbz	r3, 801979e <__sflush_r+0x46>
 801979a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801979c:	1ac0      	subs	r0, r0, r3
 801979e:	2300      	movs	r3, #0
 80197a0:	4602      	mov	r2, r0
 80197a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80197a4:	6a21      	ldr	r1, [r4, #32]
 80197a6:	4628      	mov	r0, r5
 80197a8:	47b0      	blx	r6
 80197aa:	1c43      	adds	r3, r0, #1
 80197ac:	89a3      	ldrh	r3, [r4, #12]
 80197ae:	d106      	bne.n	80197be <__sflush_r+0x66>
 80197b0:	6829      	ldr	r1, [r5, #0]
 80197b2:	291d      	cmp	r1, #29
 80197b4:	d82c      	bhi.n	8019810 <__sflush_r+0xb8>
 80197b6:	4a2a      	ldr	r2, [pc, #168]	; (8019860 <__sflush_r+0x108>)
 80197b8:	40ca      	lsrs	r2, r1
 80197ba:	07d6      	lsls	r6, r2, #31
 80197bc:	d528      	bpl.n	8019810 <__sflush_r+0xb8>
 80197be:	2200      	movs	r2, #0
 80197c0:	6062      	str	r2, [r4, #4]
 80197c2:	04d9      	lsls	r1, r3, #19
 80197c4:	6922      	ldr	r2, [r4, #16]
 80197c6:	6022      	str	r2, [r4, #0]
 80197c8:	d504      	bpl.n	80197d4 <__sflush_r+0x7c>
 80197ca:	1c42      	adds	r2, r0, #1
 80197cc:	d101      	bne.n	80197d2 <__sflush_r+0x7a>
 80197ce:	682b      	ldr	r3, [r5, #0]
 80197d0:	b903      	cbnz	r3, 80197d4 <__sflush_r+0x7c>
 80197d2:	6560      	str	r0, [r4, #84]	; 0x54
 80197d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80197d6:	602f      	str	r7, [r5, #0]
 80197d8:	2900      	cmp	r1, #0
 80197da:	d0ca      	beq.n	8019772 <__sflush_r+0x1a>
 80197dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80197e0:	4299      	cmp	r1, r3
 80197e2:	d002      	beq.n	80197ea <__sflush_r+0x92>
 80197e4:	4628      	mov	r0, r5
 80197e6:	f7fc fd25 	bl	8016234 <_free_r>
 80197ea:	2000      	movs	r0, #0
 80197ec:	6360      	str	r0, [r4, #52]	; 0x34
 80197ee:	e7c1      	b.n	8019774 <__sflush_r+0x1c>
 80197f0:	6a21      	ldr	r1, [r4, #32]
 80197f2:	2301      	movs	r3, #1
 80197f4:	4628      	mov	r0, r5
 80197f6:	47b0      	blx	r6
 80197f8:	1c41      	adds	r1, r0, #1
 80197fa:	d1c7      	bne.n	801978c <__sflush_r+0x34>
 80197fc:	682b      	ldr	r3, [r5, #0]
 80197fe:	2b00      	cmp	r3, #0
 8019800:	d0c4      	beq.n	801978c <__sflush_r+0x34>
 8019802:	2b1d      	cmp	r3, #29
 8019804:	d001      	beq.n	801980a <__sflush_r+0xb2>
 8019806:	2b16      	cmp	r3, #22
 8019808:	d101      	bne.n	801980e <__sflush_r+0xb6>
 801980a:	602f      	str	r7, [r5, #0]
 801980c:	e7b1      	b.n	8019772 <__sflush_r+0x1a>
 801980e:	89a3      	ldrh	r3, [r4, #12]
 8019810:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019814:	81a3      	strh	r3, [r4, #12]
 8019816:	e7ad      	b.n	8019774 <__sflush_r+0x1c>
 8019818:	690f      	ldr	r7, [r1, #16]
 801981a:	2f00      	cmp	r7, #0
 801981c:	d0a9      	beq.n	8019772 <__sflush_r+0x1a>
 801981e:	0793      	lsls	r3, r2, #30
 8019820:	680e      	ldr	r6, [r1, #0]
 8019822:	bf08      	it	eq
 8019824:	694b      	ldreq	r3, [r1, #20]
 8019826:	600f      	str	r7, [r1, #0]
 8019828:	bf18      	it	ne
 801982a:	2300      	movne	r3, #0
 801982c:	eba6 0807 	sub.w	r8, r6, r7
 8019830:	608b      	str	r3, [r1, #8]
 8019832:	f1b8 0f00 	cmp.w	r8, #0
 8019836:	dd9c      	ble.n	8019772 <__sflush_r+0x1a>
 8019838:	6a21      	ldr	r1, [r4, #32]
 801983a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801983c:	4643      	mov	r3, r8
 801983e:	463a      	mov	r2, r7
 8019840:	4628      	mov	r0, r5
 8019842:	47b0      	blx	r6
 8019844:	2800      	cmp	r0, #0
 8019846:	dc06      	bgt.n	8019856 <__sflush_r+0xfe>
 8019848:	89a3      	ldrh	r3, [r4, #12]
 801984a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801984e:	81a3      	strh	r3, [r4, #12]
 8019850:	f04f 30ff 	mov.w	r0, #4294967295
 8019854:	e78e      	b.n	8019774 <__sflush_r+0x1c>
 8019856:	4407      	add	r7, r0
 8019858:	eba8 0800 	sub.w	r8, r8, r0
 801985c:	e7e9      	b.n	8019832 <__sflush_r+0xda>
 801985e:	bf00      	nop
 8019860:	20400001 	.word	0x20400001

08019864 <_fflush_r>:
 8019864:	b538      	push	{r3, r4, r5, lr}
 8019866:	690b      	ldr	r3, [r1, #16]
 8019868:	4605      	mov	r5, r0
 801986a:	460c      	mov	r4, r1
 801986c:	b913      	cbnz	r3, 8019874 <_fflush_r+0x10>
 801986e:	2500      	movs	r5, #0
 8019870:	4628      	mov	r0, r5
 8019872:	bd38      	pop	{r3, r4, r5, pc}
 8019874:	b118      	cbz	r0, 801987e <_fflush_r+0x1a>
 8019876:	6983      	ldr	r3, [r0, #24]
 8019878:	b90b      	cbnz	r3, 801987e <_fflush_r+0x1a>
 801987a:	f7fc f839 	bl	80158f0 <__sinit>
 801987e:	4b14      	ldr	r3, [pc, #80]	; (80198d0 <_fflush_r+0x6c>)
 8019880:	429c      	cmp	r4, r3
 8019882:	d11b      	bne.n	80198bc <_fflush_r+0x58>
 8019884:	686c      	ldr	r4, [r5, #4]
 8019886:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801988a:	2b00      	cmp	r3, #0
 801988c:	d0ef      	beq.n	801986e <_fflush_r+0xa>
 801988e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8019890:	07d0      	lsls	r0, r2, #31
 8019892:	d404      	bmi.n	801989e <_fflush_r+0x3a>
 8019894:	0599      	lsls	r1, r3, #22
 8019896:	d402      	bmi.n	801989e <_fflush_r+0x3a>
 8019898:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801989a:	f7fc fa09 	bl	8015cb0 <__retarget_lock_acquire_recursive>
 801989e:	4628      	mov	r0, r5
 80198a0:	4621      	mov	r1, r4
 80198a2:	f7ff ff59 	bl	8019758 <__sflush_r>
 80198a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80198a8:	07da      	lsls	r2, r3, #31
 80198aa:	4605      	mov	r5, r0
 80198ac:	d4e0      	bmi.n	8019870 <_fflush_r+0xc>
 80198ae:	89a3      	ldrh	r3, [r4, #12]
 80198b0:	059b      	lsls	r3, r3, #22
 80198b2:	d4dd      	bmi.n	8019870 <_fflush_r+0xc>
 80198b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80198b6:	f7fc f9fd 	bl	8015cb4 <__retarget_lock_release_recursive>
 80198ba:	e7d9      	b.n	8019870 <_fflush_r+0xc>
 80198bc:	4b05      	ldr	r3, [pc, #20]	; (80198d4 <_fflush_r+0x70>)
 80198be:	429c      	cmp	r4, r3
 80198c0:	d101      	bne.n	80198c6 <_fflush_r+0x62>
 80198c2:	68ac      	ldr	r4, [r5, #8]
 80198c4:	e7df      	b.n	8019886 <_fflush_r+0x22>
 80198c6:	4b04      	ldr	r3, [pc, #16]	; (80198d8 <_fflush_r+0x74>)
 80198c8:	429c      	cmp	r4, r3
 80198ca:	bf08      	it	eq
 80198cc:	68ec      	ldreq	r4, [r5, #12]
 80198ce:	e7da      	b.n	8019886 <_fflush_r+0x22>
 80198d0:	0801dc14 	.word	0x0801dc14
 80198d4:	0801dc34 	.word	0x0801dc34
 80198d8:	0801dbf4 	.word	0x0801dbf4

080198dc <fiprintf>:
 80198dc:	b40e      	push	{r1, r2, r3}
 80198de:	b503      	push	{r0, r1, lr}
 80198e0:	4601      	mov	r1, r0
 80198e2:	ab03      	add	r3, sp, #12
 80198e4:	4805      	ldr	r0, [pc, #20]	; (80198fc <fiprintf+0x20>)
 80198e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80198ea:	6800      	ldr	r0, [r0, #0]
 80198ec:	9301      	str	r3, [sp, #4]
 80198ee:	f001 fd4d 	bl	801b38c <_vfiprintf_r>
 80198f2:	b002      	add	sp, #8
 80198f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80198f8:	b003      	add	sp, #12
 80198fa:	4770      	bx	lr
 80198fc:	200000f4 	.word	0x200000f4

08019900 <rshift>:
 8019900:	6903      	ldr	r3, [r0, #16]
 8019902:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8019906:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801990a:	ea4f 1261 	mov.w	r2, r1, asr #5
 801990e:	f100 0414 	add.w	r4, r0, #20
 8019912:	dd45      	ble.n	80199a0 <rshift+0xa0>
 8019914:	f011 011f 	ands.w	r1, r1, #31
 8019918:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801991c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8019920:	d10c      	bne.n	801993c <rshift+0x3c>
 8019922:	f100 0710 	add.w	r7, r0, #16
 8019926:	4629      	mov	r1, r5
 8019928:	42b1      	cmp	r1, r6
 801992a:	d334      	bcc.n	8019996 <rshift+0x96>
 801992c:	1a9b      	subs	r3, r3, r2
 801992e:	009b      	lsls	r3, r3, #2
 8019930:	1eea      	subs	r2, r5, #3
 8019932:	4296      	cmp	r6, r2
 8019934:	bf38      	it	cc
 8019936:	2300      	movcc	r3, #0
 8019938:	4423      	add	r3, r4
 801993a:	e015      	b.n	8019968 <rshift+0x68>
 801993c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8019940:	f1c1 0820 	rsb	r8, r1, #32
 8019944:	40cf      	lsrs	r7, r1
 8019946:	f105 0e04 	add.w	lr, r5, #4
 801994a:	46a1      	mov	r9, r4
 801994c:	4576      	cmp	r6, lr
 801994e:	46f4      	mov	ip, lr
 8019950:	d815      	bhi.n	801997e <rshift+0x7e>
 8019952:	1a9b      	subs	r3, r3, r2
 8019954:	009a      	lsls	r2, r3, #2
 8019956:	3a04      	subs	r2, #4
 8019958:	3501      	adds	r5, #1
 801995a:	42ae      	cmp	r6, r5
 801995c:	bf38      	it	cc
 801995e:	2200      	movcc	r2, #0
 8019960:	18a3      	adds	r3, r4, r2
 8019962:	50a7      	str	r7, [r4, r2]
 8019964:	b107      	cbz	r7, 8019968 <rshift+0x68>
 8019966:	3304      	adds	r3, #4
 8019968:	1b1a      	subs	r2, r3, r4
 801996a:	42a3      	cmp	r3, r4
 801996c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8019970:	bf08      	it	eq
 8019972:	2300      	moveq	r3, #0
 8019974:	6102      	str	r2, [r0, #16]
 8019976:	bf08      	it	eq
 8019978:	6143      	streq	r3, [r0, #20]
 801997a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801997e:	f8dc c000 	ldr.w	ip, [ip]
 8019982:	fa0c fc08 	lsl.w	ip, ip, r8
 8019986:	ea4c 0707 	orr.w	r7, ip, r7
 801998a:	f849 7b04 	str.w	r7, [r9], #4
 801998e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8019992:	40cf      	lsrs	r7, r1
 8019994:	e7da      	b.n	801994c <rshift+0x4c>
 8019996:	f851 cb04 	ldr.w	ip, [r1], #4
 801999a:	f847 cf04 	str.w	ip, [r7, #4]!
 801999e:	e7c3      	b.n	8019928 <rshift+0x28>
 80199a0:	4623      	mov	r3, r4
 80199a2:	e7e1      	b.n	8019968 <rshift+0x68>

080199a4 <__hexdig_fun>:
 80199a4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80199a8:	2b09      	cmp	r3, #9
 80199aa:	d802      	bhi.n	80199b2 <__hexdig_fun+0xe>
 80199ac:	3820      	subs	r0, #32
 80199ae:	b2c0      	uxtb	r0, r0
 80199b0:	4770      	bx	lr
 80199b2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80199b6:	2b05      	cmp	r3, #5
 80199b8:	d801      	bhi.n	80199be <__hexdig_fun+0x1a>
 80199ba:	3847      	subs	r0, #71	; 0x47
 80199bc:	e7f7      	b.n	80199ae <__hexdig_fun+0xa>
 80199be:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80199c2:	2b05      	cmp	r3, #5
 80199c4:	d801      	bhi.n	80199ca <__hexdig_fun+0x26>
 80199c6:	3827      	subs	r0, #39	; 0x27
 80199c8:	e7f1      	b.n	80199ae <__hexdig_fun+0xa>
 80199ca:	2000      	movs	r0, #0
 80199cc:	4770      	bx	lr
	...

080199d0 <__gethex>:
 80199d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80199d4:	ed2d 8b02 	vpush	{d8}
 80199d8:	b089      	sub	sp, #36	; 0x24
 80199da:	ee08 0a10 	vmov	s16, r0
 80199de:	9304      	str	r3, [sp, #16]
 80199e0:	4bbc      	ldr	r3, [pc, #752]	; (8019cd4 <__gethex+0x304>)
 80199e2:	681b      	ldr	r3, [r3, #0]
 80199e4:	9301      	str	r3, [sp, #4]
 80199e6:	4618      	mov	r0, r3
 80199e8:	468b      	mov	fp, r1
 80199ea:	4690      	mov	r8, r2
 80199ec:	f7e6 fc0a 	bl	8000204 <strlen>
 80199f0:	9b01      	ldr	r3, [sp, #4]
 80199f2:	f8db 2000 	ldr.w	r2, [fp]
 80199f6:	4403      	add	r3, r0
 80199f8:	4682      	mov	sl, r0
 80199fa:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80199fe:	9305      	str	r3, [sp, #20]
 8019a00:	1c93      	adds	r3, r2, #2
 8019a02:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8019a06:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8019a0a:	32fe      	adds	r2, #254	; 0xfe
 8019a0c:	18d1      	adds	r1, r2, r3
 8019a0e:	461f      	mov	r7, r3
 8019a10:	f813 0b01 	ldrb.w	r0, [r3], #1
 8019a14:	9100      	str	r1, [sp, #0]
 8019a16:	2830      	cmp	r0, #48	; 0x30
 8019a18:	d0f8      	beq.n	8019a0c <__gethex+0x3c>
 8019a1a:	f7ff ffc3 	bl	80199a4 <__hexdig_fun>
 8019a1e:	4604      	mov	r4, r0
 8019a20:	2800      	cmp	r0, #0
 8019a22:	d13a      	bne.n	8019a9a <__gethex+0xca>
 8019a24:	9901      	ldr	r1, [sp, #4]
 8019a26:	4652      	mov	r2, sl
 8019a28:	4638      	mov	r0, r7
 8019a2a:	f7fd fd1f 	bl	801746c <strncmp>
 8019a2e:	4605      	mov	r5, r0
 8019a30:	2800      	cmp	r0, #0
 8019a32:	d168      	bne.n	8019b06 <__gethex+0x136>
 8019a34:	f817 000a 	ldrb.w	r0, [r7, sl]
 8019a38:	eb07 060a 	add.w	r6, r7, sl
 8019a3c:	f7ff ffb2 	bl	80199a4 <__hexdig_fun>
 8019a40:	2800      	cmp	r0, #0
 8019a42:	d062      	beq.n	8019b0a <__gethex+0x13a>
 8019a44:	4633      	mov	r3, r6
 8019a46:	7818      	ldrb	r0, [r3, #0]
 8019a48:	2830      	cmp	r0, #48	; 0x30
 8019a4a:	461f      	mov	r7, r3
 8019a4c:	f103 0301 	add.w	r3, r3, #1
 8019a50:	d0f9      	beq.n	8019a46 <__gethex+0x76>
 8019a52:	f7ff ffa7 	bl	80199a4 <__hexdig_fun>
 8019a56:	2301      	movs	r3, #1
 8019a58:	fab0 f480 	clz	r4, r0
 8019a5c:	0964      	lsrs	r4, r4, #5
 8019a5e:	4635      	mov	r5, r6
 8019a60:	9300      	str	r3, [sp, #0]
 8019a62:	463a      	mov	r2, r7
 8019a64:	4616      	mov	r6, r2
 8019a66:	3201      	adds	r2, #1
 8019a68:	7830      	ldrb	r0, [r6, #0]
 8019a6a:	f7ff ff9b 	bl	80199a4 <__hexdig_fun>
 8019a6e:	2800      	cmp	r0, #0
 8019a70:	d1f8      	bne.n	8019a64 <__gethex+0x94>
 8019a72:	9901      	ldr	r1, [sp, #4]
 8019a74:	4652      	mov	r2, sl
 8019a76:	4630      	mov	r0, r6
 8019a78:	f7fd fcf8 	bl	801746c <strncmp>
 8019a7c:	b980      	cbnz	r0, 8019aa0 <__gethex+0xd0>
 8019a7e:	b94d      	cbnz	r5, 8019a94 <__gethex+0xc4>
 8019a80:	eb06 050a 	add.w	r5, r6, sl
 8019a84:	462a      	mov	r2, r5
 8019a86:	4616      	mov	r6, r2
 8019a88:	3201      	adds	r2, #1
 8019a8a:	7830      	ldrb	r0, [r6, #0]
 8019a8c:	f7ff ff8a 	bl	80199a4 <__hexdig_fun>
 8019a90:	2800      	cmp	r0, #0
 8019a92:	d1f8      	bne.n	8019a86 <__gethex+0xb6>
 8019a94:	1bad      	subs	r5, r5, r6
 8019a96:	00ad      	lsls	r5, r5, #2
 8019a98:	e004      	b.n	8019aa4 <__gethex+0xd4>
 8019a9a:	2400      	movs	r4, #0
 8019a9c:	4625      	mov	r5, r4
 8019a9e:	e7e0      	b.n	8019a62 <__gethex+0x92>
 8019aa0:	2d00      	cmp	r5, #0
 8019aa2:	d1f7      	bne.n	8019a94 <__gethex+0xc4>
 8019aa4:	7833      	ldrb	r3, [r6, #0]
 8019aa6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8019aaa:	2b50      	cmp	r3, #80	; 0x50
 8019aac:	d13b      	bne.n	8019b26 <__gethex+0x156>
 8019aae:	7873      	ldrb	r3, [r6, #1]
 8019ab0:	2b2b      	cmp	r3, #43	; 0x2b
 8019ab2:	d02c      	beq.n	8019b0e <__gethex+0x13e>
 8019ab4:	2b2d      	cmp	r3, #45	; 0x2d
 8019ab6:	d02e      	beq.n	8019b16 <__gethex+0x146>
 8019ab8:	1c71      	adds	r1, r6, #1
 8019aba:	f04f 0900 	mov.w	r9, #0
 8019abe:	7808      	ldrb	r0, [r1, #0]
 8019ac0:	f7ff ff70 	bl	80199a4 <__hexdig_fun>
 8019ac4:	1e43      	subs	r3, r0, #1
 8019ac6:	b2db      	uxtb	r3, r3
 8019ac8:	2b18      	cmp	r3, #24
 8019aca:	d82c      	bhi.n	8019b26 <__gethex+0x156>
 8019acc:	f1a0 0210 	sub.w	r2, r0, #16
 8019ad0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8019ad4:	f7ff ff66 	bl	80199a4 <__hexdig_fun>
 8019ad8:	1e43      	subs	r3, r0, #1
 8019ada:	b2db      	uxtb	r3, r3
 8019adc:	2b18      	cmp	r3, #24
 8019ade:	d91d      	bls.n	8019b1c <__gethex+0x14c>
 8019ae0:	f1b9 0f00 	cmp.w	r9, #0
 8019ae4:	d000      	beq.n	8019ae8 <__gethex+0x118>
 8019ae6:	4252      	negs	r2, r2
 8019ae8:	4415      	add	r5, r2
 8019aea:	f8cb 1000 	str.w	r1, [fp]
 8019aee:	b1e4      	cbz	r4, 8019b2a <__gethex+0x15a>
 8019af0:	9b00      	ldr	r3, [sp, #0]
 8019af2:	2b00      	cmp	r3, #0
 8019af4:	bf14      	ite	ne
 8019af6:	2700      	movne	r7, #0
 8019af8:	2706      	moveq	r7, #6
 8019afa:	4638      	mov	r0, r7
 8019afc:	b009      	add	sp, #36	; 0x24
 8019afe:	ecbd 8b02 	vpop	{d8}
 8019b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b06:	463e      	mov	r6, r7
 8019b08:	4625      	mov	r5, r4
 8019b0a:	2401      	movs	r4, #1
 8019b0c:	e7ca      	b.n	8019aa4 <__gethex+0xd4>
 8019b0e:	f04f 0900 	mov.w	r9, #0
 8019b12:	1cb1      	adds	r1, r6, #2
 8019b14:	e7d3      	b.n	8019abe <__gethex+0xee>
 8019b16:	f04f 0901 	mov.w	r9, #1
 8019b1a:	e7fa      	b.n	8019b12 <__gethex+0x142>
 8019b1c:	230a      	movs	r3, #10
 8019b1e:	fb03 0202 	mla	r2, r3, r2, r0
 8019b22:	3a10      	subs	r2, #16
 8019b24:	e7d4      	b.n	8019ad0 <__gethex+0x100>
 8019b26:	4631      	mov	r1, r6
 8019b28:	e7df      	b.n	8019aea <__gethex+0x11a>
 8019b2a:	1bf3      	subs	r3, r6, r7
 8019b2c:	3b01      	subs	r3, #1
 8019b2e:	4621      	mov	r1, r4
 8019b30:	2b07      	cmp	r3, #7
 8019b32:	dc0b      	bgt.n	8019b4c <__gethex+0x17c>
 8019b34:	ee18 0a10 	vmov	r0, s16
 8019b38:	f000 fbe0 	bl	801a2fc <_Balloc>
 8019b3c:	4604      	mov	r4, r0
 8019b3e:	b940      	cbnz	r0, 8019b52 <__gethex+0x182>
 8019b40:	4b65      	ldr	r3, [pc, #404]	; (8019cd8 <__gethex+0x308>)
 8019b42:	4602      	mov	r2, r0
 8019b44:	21de      	movs	r1, #222	; 0xde
 8019b46:	4865      	ldr	r0, [pc, #404]	; (8019cdc <__gethex+0x30c>)
 8019b48:	f7fe ff4a 	bl	80189e0 <__assert_func>
 8019b4c:	3101      	adds	r1, #1
 8019b4e:	105b      	asrs	r3, r3, #1
 8019b50:	e7ee      	b.n	8019b30 <__gethex+0x160>
 8019b52:	f100 0914 	add.w	r9, r0, #20
 8019b56:	f04f 0b00 	mov.w	fp, #0
 8019b5a:	f1ca 0301 	rsb	r3, sl, #1
 8019b5e:	f8cd 9008 	str.w	r9, [sp, #8]
 8019b62:	f8cd b000 	str.w	fp, [sp]
 8019b66:	9306      	str	r3, [sp, #24]
 8019b68:	42b7      	cmp	r7, r6
 8019b6a:	d340      	bcc.n	8019bee <__gethex+0x21e>
 8019b6c:	9802      	ldr	r0, [sp, #8]
 8019b6e:	9b00      	ldr	r3, [sp, #0]
 8019b70:	f840 3b04 	str.w	r3, [r0], #4
 8019b74:	eba0 0009 	sub.w	r0, r0, r9
 8019b78:	1080      	asrs	r0, r0, #2
 8019b7a:	0146      	lsls	r6, r0, #5
 8019b7c:	6120      	str	r0, [r4, #16]
 8019b7e:	4618      	mov	r0, r3
 8019b80:	f000 fcb2 	bl	801a4e8 <__hi0bits>
 8019b84:	1a30      	subs	r0, r6, r0
 8019b86:	f8d8 6000 	ldr.w	r6, [r8]
 8019b8a:	42b0      	cmp	r0, r6
 8019b8c:	dd63      	ble.n	8019c56 <__gethex+0x286>
 8019b8e:	1b87      	subs	r7, r0, r6
 8019b90:	4639      	mov	r1, r7
 8019b92:	4620      	mov	r0, r4
 8019b94:	f001 f84c 	bl	801ac30 <__any_on>
 8019b98:	4682      	mov	sl, r0
 8019b9a:	b1a8      	cbz	r0, 8019bc8 <__gethex+0x1f8>
 8019b9c:	1e7b      	subs	r3, r7, #1
 8019b9e:	1159      	asrs	r1, r3, #5
 8019ba0:	f003 021f 	and.w	r2, r3, #31
 8019ba4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8019ba8:	f04f 0a01 	mov.w	sl, #1
 8019bac:	fa0a f202 	lsl.w	r2, sl, r2
 8019bb0:	420a      	tst	r2, r1
 8019bb2:	d009      	beq.n	8019bc8 <__gethex+0x1f8>
 8019bb4:	4553      	cmp	r3, sl
 8019bb6:	dd05      	ble.n	8019bc4 <__gethex+0x1f4>
 8019bb8:	1eb9      	subs	r1, r7, #2
 8019bba:	4620      	mov	r0, r4
 8019bbc:	f001 f838 	bl	801ac30 <__any_on>
 8019bc0:	2800      	cmp	r0, #0
 8019bc2:	d145      	bne.n	8019c50 <__gethex+0x280>
 8019bc4:	f04f 0a02 	mov.w	sl, #2
 8019bc8:	4639      	mov	r1, r7
 8019bca:	4620      	mov	r0, r4
 8019bcc:	f7ff fe98 	bl	8019900 <rshift>
 8019bd0:	443d      	add	r5, r7
 8019bd2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8019bd6:	42ab      	cmp	r3, r5
 8019bd8:	da4c      	bge.n	8019c74 <__gethex+0x2a4>
 8019bda:	ee18 0a10 	vmov	r0, s16
 8019bde:	4621      	mov	r1, r4
 8019be0:	f000 fbcc 	bl	801a37c <_Bfree>
 8019be4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8019be6:	2300      	movs	r3, #0
 8019be8:	6013      	str	r3, [r2, #0]
 8019bea:	27a3      	movs	r7, #163	; 0xa3
 8019bec:	e785      	b.n	8019afa <__gethex+0x12a>
 8019bee:	1e73      	subs	r3, r6, #1
 8019bf0:	9a05      	ldr	r2, [sp, #20]
 8019bf2:	9303      	str	r3, [sp, #12]
 8019bf4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8019bf8:	4293      	cmp	r3, r2
 8019bfa:	d019      	beq.n	8019c30 <__gethex+0x260>
 8019bfc:	f1bb 0f20 	cmp.w	fp, #32
 8019c00:	d107      	bne.n	8019c12 <__gethex+0x242>
 8019c02:	9b02      	ldr	r3, [sp, #8]
 8019c04:	9a00      	ldr	r2, [sp, #0]
 8019c06:	f843 2b04 	str.w	r2, [r3], #4
 8019c0a:	9302      	str	r3, [sp, #8]
 8019c0c:	2300      	movs	r3, #0
 8019c0e:	9300      	str	r3, [sp, #0]
 8019c10:	469b      	mov	fp, r3
 8019c12:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8019c16:	f7ff fec5 	bl	80199a4 <__hexdig_fun>
 8019c1a:	9b00      	ldr	r3, [sp, #0]
 8019c1c:	f000 000f 	and.w	r0, r0, #15
 8019c20:	fa00 f00b 	lsl.w	r0, r0, fp
 8019c24:	4303      	orrs	r3, r0
 8019c26:	9300      	str	r3, [sp, #0]
 8019c28:	f10b 0b04 	add.w	fp, fp, #4
 8019c2c:	9b03      	ldr	r3, [sp, #12]
 8019c2e:	e00d      	b.n	8019c4c <__gethex+0x27c>
 8019c30:	9b03      	ldr	r3, [sp, #12]
 8019c32:	9a06      	ldr	r2, [sp, #24]
 8019c34:	4413      	add	r3, r2
 8019c36:	42bb      	cmp	r3, r7
 8019c38:	d3e0      	bcc.n	8019bfc <__gethex+0x22c>
 8019c3a:	4618      	mov	r0, r3
 8019c3c:	9901      	ldr	r1, [sp, #4]
 8019c3e:	9307      	str	r3, [sp, #28]
 8019c40:	4652      	mov	r2, sl
 8019c42:	f7fd fc13 	bl	801746c <strncmp>
 8019c46:	9b07      	ldr	r3, [sp, #28]
 8019c48:	2800      	cmp	r0, #0
 8019c4a:	d1d7      	bne.n	8019bfc <__gethex+0x22c>
 8019c4c:	461e      	mov	r6, r3
 8019c4e:	e78b      	b.n	8019b68 <__gethex+0x198>
 8019c50:	f04f 0a03 	mov.w	sl, #3
 8019c54:	e7b8      	b.n	8019bc8 <__gethex+0x1f8>
 8019c56:	da0a      	bge.n	8019c6e <__gethex+0x29e>
 8019c58:	1a37      	subs	r7, r6, r0
 8019c5a:	4621      	mov	r1, r4
 8019c5c:	ee18 0a10 	vmov	r0, s16
 8019c60:	463a      	mov	r2, r7
 8019c62:	f000 fda7 	bl	801a7b4 <__lshift>
 8019c66:	1bed      	subs	r5, r5, r7
 8019c68:	4604      	mov	r4, r0
 8019c6a:	f100 0914 	add.w	r9, r0, #20
 8019c6e:	f04f 0a00 	mov.w	sl, #0
 8019c72:	e7ae      	b.n	8019bd2 <__gethex+0x202>
 8019c74:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8019c78:	42a8      	cmp	r0, r5
 8019c7a:	dd72      	ble.n	8019d62 <__gethex+0x392>
 8019c7c:	1b45      	subs	r5, r0, r5
 8019c7e:	42ae      	cmp	r6, r5
 8019c80:	dc36      	bgt.n	8019cf0 <__gethex+0x320>
 8019c82:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8019c86:	2b02      	cmp	r3, #2
 8019c88:	d02a      	beq.n	8019ce0 <__gethex+0x310>
 8019c8a:	2b03      	cmp	r3, #3
 8019c8c:	d02c      	beq.n	8019ce8 <__gethex+0x318>
 8019c8e:	2b01      	cmp	r3, #1
 8019c90:	d115      	bne.n	8019cbe <__gethex+0x2ee>
 8019c92:	42ae      	cmp	r6, r5
 8019c94:	d113      	bne.n	8019cbe <__gethex+0x2ee>
 8019c96:	2e01      	cmp	r6, #1
 8019c98:	d10b      	bne.n	8019cb2 <__gethex+0x2e2>
 8019c9a:	9a04      	ldr	r2, [sp, #16]
 8019c9c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8019ca0:	6013      	str	r3, [r2, #0]
 8019ca2:	2301      	movs	r3, #1
 8019ca4:	6123      	str	r3, [r4, #16]
 8019ca6:	f8c9 3000 	str.w	r3, [r9]
 8019caa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8019cac:	2762      	movs	r7, #98	; 0x62
 8019cae:	601c      	str	r4, [r3, #0]
 8019cb0:	e723      	b.n	8019afa <__gethex+0x12a>
 8019cb2:	1e71      	subs	r1, r6, #1
 8019cb4:	4620      	mov	r0, r4
 8019cb6:	f000 ffbb 	bl	801ac30 <__any_on>
 8019cba:	2800      	cmp	r0, #0
 8019cbc:	d1ed      	bne.n	8019c9a <__gethex+0x2ca>
 8019cbe:	ee18 0a10 	vmov	r0, s16
 8019cc2:	4621      	mov	r1, r4
 8019cc4:	f000 fb5a 	bl	801a37c <_Bfree>
 8019cc8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8019cca:	2300      	movs	r3, #0
 8019ccc:	6013      	str	r3, [r2, #0]
 8019cce:	2750      	movs	r7, #80	; 0x50
 8019cd0:	e713      	b.n	8019afa <__gethex+0x12a>
 8019cd2:	bf00      	nop
 8019cd4:	0801dfd8 	.word	0x0801dfd8
 8019cd8:	0801df5d 	.word	0x0801df5d
 8019cdc:	0801df6e 	.word	0x0801df6e
 8019ce0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8019ce2:	2b00      	cmp	r3, #0
 8019ce4:	d1eb      	bne.n	8019cbe <__gethex+0x2ee>
 8019ce6:	e7d8      	b.n	8019c9a <__gethex+0x2ca>
 8019ce8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8019cea:	2b00      	cmp	r3, #0
 8019cec:	d1d5      	bne.n	8019c9a <__gethex+0x2ca>
 8019cee:	e7e6      	b.n	8019cbe <__gethex+0x2ee>
 8019cf0:	1e6f      	subs	r7, r5, #1
 8019cf2:	f1ba 0f00 	cmp.w	sl, #0
 8019cf6:	d131      	bne.n	8019d5c <__gethex+0x38c>
 8019cf8:	b127      	cbz	r7, 8019d04 <__gethex+0x334>
 8019cfa:	4639      	mov	r1, r7
 8019cfc:	4620      	mov	r0, r4
 8019cfe:	f000 ff97 	bl	801ac30 <__any_on>
 8019d02:	4682      	mov	sl, r0
 8019d04:	117b      	asrs	r3, r7, #5
 8019d06:	2101      	movs	r1, #1
 8019d08:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8019d0c:	f007 071f 	and.w	r7, r7, #31
 8019d10:	fa01 f707 	lsl.w	r7, r1, r7
 8019d14:	421f      	tst	r7, r3
 8019d16:	4629      	mov	r1, r5
 8019d18:	4620      	mov	r0, r4
 8019d1a:	bf18      	it	ne
 8019d1c:	f04a 0a02 	orrne.w	sl, sl, #2
 8019d20:	1b76      	subs	r6, r6, r5
 8019d22:	f7ff fded 	bl	8019900 <rshift>
 8019d26:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8019d2a:	2702      	movs	r7, #2
 8019d2c:	f1ba 0f00 	cmp.w	sl, #0
 8019d30:	d048      	beq.n	8019dc4 <__gethex+0x3f4>
 8019d32:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8019d36:	2b02      	cmp	r3, #2
 8019d38:	d015      	beq.n	8019d66 <__gethex+0x396>
 8019d3a:	2b03      	cmp	r3, #3
 8019d3c:	d017      	beq.n	8019d6e <__gethex+0x39e>
 8019d3e:	2b01      	cmp	r3, #1
 8019d40:	d109      	bne.n	8019d56 <__gethex+0x386>
 8019d42:	f01a 0f02 	tst.w	sl, #2
 8019d46:	d006      	beq.n	8019d56 <__gethex+0x386>
 8019d48:	f8d9 0000 	ldr.w	r0, [r9]
 8019d4c:	ea4a 0a00 	orr.w	sl, sl, r0
 8019d50:	f01a 0f01 	tst.w	sl, #1
 8019d54:	d10e      	bne.n	8019d74 <__gethex+0x3a4>
 8019d56:	f047 0710 	orr.w	r7, r7, #16
 8019d5a:	e033      	b.n	8019dc4 <__gethex+0x3f4>
 8019d5c:	f04f 0a01 	mov.w	sl, #1
 8019d60:	e7d0      	b.n	8019d04 <__gethex+0x334>
 8019d62:	2701      	movs	r7, #1
 8019d64:	e7e2      	b.n	8019d2c <__gethex+0x35c>
 8019d66:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8019d68:	f1c3 0301 	rsb	r3, r3, #1
 8019d6c:	9315      	str	r3, [sp, #84]	; 0x54
 8019d6e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8019d70:	2b00      	cmp	r3, #0
 8019d72:	d0f0      	beq.n	8019d56 <__gethex+0x386>
 8019d74:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8019d78:	f104 0314 	add.w	r3, r4, #20
 8019d7c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8019d80:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8019d84:	f04f 0c00 	mov.w	ip, #0
 8019d88:	4618      	mov	r0, r3
 8019d8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8019d8e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8019d92:	d01c      	beq.n	8019dce <__gethex+0x3fe>
 8019d94:	3201      	adds	r2, #1
 8019d96:	6002      	str	r2, [r0, #0]
 8019d98:	2f02      	cmp	r7, #2
 8019d9a:	f104 0314 	add.w	r3, r4, #20
 8019d9e:	d13f      	bne.n	8019e20 <__gethex+0x450>
 8019da0:	f8d8 2000 	ldr.w	r2, [r8]
 8019da4:	3a01      	subs	r2, #1
 8019da6:	42b2      	cmp	r2, r6
 8019da8:	d10a      	bne.n	8019dc0 <__gethex+0x3f0>
 8019daa:	1171      	asrs	r1, r6, #5
 8019dac:	2201      	movs	r2, #1
 8019dae:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8019db2:	f006 061f 	and.w	r6, r6, #31
 8019db6:	fa02 f606 	lsl.w	r6, r2, r6
 8019dba:	421e      	tst	r6, r3
 8019dbc:	bf18      	it	ne
 8019dbe:	4617      	movne	r7, r2
 8019dc0:	f047 0720 	orr.w	r7, r7, #32
 8019dc4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8019dc6:	601c      	str	r4, [r3, #0]
 8019dc8:	9b04      	ldr	r3, [sp, #16]
 8019dca:	601d      	str	r5, [r3, #0]
 8019dcc:	e695      	b.n	8019afa <__gethex+0x12a>
 8019dce:	4299      	cmp	r1, r3
 8019dd0:	f843 cc04 	str.w	ip, [r3, #-4]
 8019dd4:	d8d8      	bhi.n	8019d88 <__gethex+0x3b8>
 8019dd6:	68a3      	ldr	r3, [r4, #8]
 8019dd8:	459b      	cmp	fp, r3
 8019dda:	db19      	blt.n	8019e10 <__gethex+0x440>
 8019ddc:	6861      	ldr	r1, [r4, #4]
 8019dde:	ee18 0a10 	vmov	r0, s16
 8019de2:	3101      	adds	r1, #1
 8019de4:	f000 fa8a 	bl	801a2fc <_Balloc>
 8019de8:	4681      	mov	r9, r0
 8019dea:	b918      	cbnz	r0, 8019df4 <__gethex+0x424>
 8019dec:	4b1a      	ldr	r3, [pc, #104]	; (8019e58 <__gethex+0x488>)
 8019dee:	4602      	mov	r2, r0
 8019df0:	2184      	movs	r1, #132	; 0x84
 8019df2:	e6a8      	b.n	8019b46 <__gethex+0x176>
 8019df4:	6922      	ldr	r2, [r4, #16]
 8019df6:	3202      	adds	r2, #2
 8019df8:	f104 010c 	add.w	r1, r4, #12
 8019dfc:	0092      	lsls	r2, r2, #2
 8019dfe:	300c      	adds	r0, #12
 8019e00:	f7fb ff6a 	bl	8015cd8 <memcpy>
 8019e04:	4621      	mov	r1, r4
 8019e06:	ee18 0a10 	vmov	r0, s16
 8019e0a:	f000 fab7 	bl	801a37c <_Bfree>
 8019e0e:	464c      	mov	r4, r9
 8019e10:	6923      	ldr	r3, [r4, #16]
 8019e12:	1c5a      	adds	r2, r3, #1
 8019e14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8019e18:	6122      	str	r2, [r4, #16]
 8019e1a:	2201      	movs	r2, #1
 8019e1c:	615a      	str	r2, [r3, #20]
 8019e1e:	e7bb      	b.n	8019d98 <__gethex+0x3c8>
 8019e20:	6922      	ldr	r2, [r4, #16]
 8019e22:	455a      	cmp	r2, fp
 8019e24:	dd0b      	ble.n	8019e3e <__gethex+0x46e>
 8019e26:	2101      	movs	r1, #1
 8019e28:	4620      	mov	r0, r4
 8019e2a:	f7ff fd69 	bl	8019900 <rshift>
 8019e2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8019e32:	3501      	adds	r5, #1
 8019e34:	42ab      	cmp	r3, r5
 8019e36:	f6ff aed0 	blt.w	8019bda <__gethex+0x20a>
 8019e3a:	2701      	movs	r7, #1
 8019e3c:	e7c0      	b.n	8019dc0 <__gethex+0x3f0>
 8019e3e:	f016 061f 	ands.w	r6, r6, #31
 8019e42:	d0fa      	beq.n	8019e3a <__gethex+0x46a>
 8019e44:	449a      	add	sl, r3
 8019e46:	f1c6 0620 	rsb	r6, r6, #32
 8019e4a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8019e4e:	f000 fb4b 	bl	801a4e8 <__hi0bits>
 8019e52:	42b0      	cmp	r0, r6
 8019e54:	dbe7      	blt.n	8019e26 <__gethex+0x456>
 8019e56:	e7f0      	b.n	8019e3a <__gethex+0x46a>
 8019e58:	0801df5d 	.word	0x0801df5d

08019e5c <L_shift>:
 8019e5c:	f1c2 0208 	rsb	r2, r2, #8
 8019e60:	0092      	lsls	r2, r2, #2
 8019e62:	b570      	push	{r4, r5, r6, lr}
 8019e64:	f1c2 0620 	rsb	r6, r2, #32
 8019e68:	6843      	ldr	r3, [r0, #4]
 8019e6a:	6804      	ldr	r4, [r0, #0]
 8019e6c:	fa03 f506 	lsl.w	r5, r3, r6
 8019e70:	432c      	orrs	r4, r5
 8019e72:	40d3      	lsrs	r3, r2
 8019e74:	6004      	str	r4, [r0, #0]
 8019e76:	f840 3f04 	str.w	r3, [r0, #4]!
 8019e7a:	4288      	cmp	r0, r1
 8019e7c:	d3f4      	bcc.n	8019e68 <L_shift+0xc>
 8019e7e:	bd70      	pop	{r4, r5, r6, pc}

08019e80 <__match>:
 8019e80:	b530      	push	{r4, r5, lr}
 8019e82:	6803      	ldr	r3, [r0, #0]
 8019e84:	3301      	adds	r3, #1
 8019e86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019e8a:	b914      	cbnz	r4, 8019e92 <__match+0x12>
 8019e8c:	6003      	str	r3, [r0, #0]
 8019e8e:	2001      	movs	r0, #1
 8019e90:	bd30      	pop	{r4, r5, pc}
 8019e92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019e96:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8019e9a:	2d19      	cmp	r5, #25
 8019e9c:	bf98      	it	ls
 8019e9e:	3220      	addls	r2, #32
 8019ea0:	42a2      	cmp	r2, r4
 8019ea2:	d0f0      	beq.n	8019e86 <__match+0x6>
 8019ea4:	2000      	movs	r0, #0
 8019ea6:	e7f3      	b.n	8019e90 <__match+0x10>

08019ea8 <__hexnan>:
 8019ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019eac:	680b      	ldr	r3, [r1, #0]
 8019eae:	6801      	ldr	r1, [r0, #0]
 8019eb0:	115e      	asrs	r6, r3, #5
 8019eb2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8019eb6:	f013 031f 	ands.w	r3, r3, #31
 8019eba:	b087      	sub	sp, #28
 8019ebc:	bf18      	it	ne
 8019ebe:	3604      	addne	r6, #4
 8019ec0:	2500      	movs	r5, #0
 8019ec2:	1f37      	subs	r7, r6, #4
 8019ec4:	4682      	mov	sl, r0
 8019ec6:	4690      	mov	r8, r2
 8019ec8:	9301      	str	r3, [sp, #4]
 8019eca:	f846 5c04 	str.w	r5, [r6, #-4]
 8019ece:	46b9      	mov	r9, r7
 8019ed0:	463c      	mov	r4, r7
 8019ed2:	9502      	str	r5, [sp, #8]
 8019ed4:	46ab      	mov	fp, r5
 8019ed6:	784a      	ldrb	r2, [r1, #1]
 8019ed8:	1c4b      	adds	r3, r1, #1
 8019eda:	9303      	str	r3, [sp, #12]
 8019edc:	b342      	cbz	r2, 8019f30 <__hexnan+0x88>
 8019ede:	4610      	mov	r0, r2
 8019ee0:	9105      	str	r1, [sp, #20]
 8019ee2:	9204      	str	r2, [sp, #16]
 8019ee4:	f7ff fd5e 	bl	80199a4 <__hexdig_fun>
 8019ee8:	2800      	cmp	r0, #0
 8019eea:	d14f      	bne.n	8019f8c <__hexnan+0xe4>
 8019eec:	9a04      	ldr	r2, [sp, #16]
 8019eee:	9905      	ldr	r1, [sp, #20]
 8019ef0:	2a20      	cmp	r2, #32
 8019ef2:	d818      	bhi.n	8019f26 <__hexnan+0x7e>
 8019ef4:	9b02      	ldr	r3, [sp, #8]
 8019ef6:	459b      	cmp	fp, r3
 8019ef8:	dd13      	ble.n	8019f22 <__hexnan+0x7a>
 8019efa:	454c      	cmp	r4, r9
 8019efc:	d206      	bcs.n	8019f0c <__hexnan+0x64>
 8019efe:	2d07      	cmp	r5, #7
 8019f00:	dc04      	bgt.n	8019f0c <__hexnan+0x64>
 8019f02:	462a      	mov	r2, r5
 8019f04:	4649      	mov	r1, r9
 8019f06:	4620      	mov	r0, r4
 8019f08:	f7ff ffa8 	bl	8019e5c <L_shift>
 8019f0c:	4544      	cmp	r4, r8
 8019f0e:	d950      	bls.n	8019fb2 <__hexnan+0x10a>
 8019f10:	2300      	movs	r3, #0
 8019f12:	f1a4 0904 	sub.w	r9, r4, #4
 8019f16:	f844 3c04 	str.w	r3, [r4, #-4]
 8019f1a:	f8cd b008 	str.w	fp, [sp, #8]
 8019f1e:	464c      	mov	r4, r9
 8019f20:	461d      	mov	r5, r3
 8019f22:	9903      	ldr	r1, [sp, #12]
 8019f24:	e7d7      	b.n	8019ed6 <__hexnan+0x2e>
 8019f26:	2a29      	cmp	r2, #41	; 0x29
 8019f28:	d156      	bne.n	8019fd8 <__hexnan+0x130>
 8019f2a:	3102      	adds	r1, #2
 8019f2c:	f8ca 1000 	str.w	r1, [sl]
 8019f30:	f1bb 0f00 	cmp.w	fp, #0
 8019f34:	d050      	beq.n	8019fd8 <__hexnan+0x130>
 8019f36:	454c      	cmp	r4, r9
 8019f38:	d206      	bcs.n	8019f48 <__hexnan+0xa0>
 8019f3a:	2d07      	cmp	r5, #7
 8019f3c:	dc04      	bgt.n	8019f48 <__hexnan+0xa0>
 8019f3e:	462a      	mov	r2, r5
 8019f40:	4649      	mov	r1, r9
 8019f42:	4620      	mov	r0, r4
 8019f44:	f7ff ff8a 	bl	8019e5c <L_shift>
 8019f48:	4544      	cmp	r4, r8
 8019f4a:	d934      	bls.n	8019fb6 <__hexnan+0x10e>
 8019f4c:	f1a8 0204 	sub.w	r2, r8, #4
 8019f50:	4623      	mov	r3, r4
 8019f52:	f853 1b04 	ldr.w	r1, [r3], #4
 8019f56:	f842 1f04 	str.w	r1, [r2, #4]!
 8019f5a:	429f      	cmp	r7, r3
 8019f5c:	d2f9      	bcs.n	8019f52 <__hexnan+0xaa>
 8019f5e:	1b3b      	subs	r3, r7, r4
 8019f60:	f023 0303 	bic.w	r3, r3, #3
 8019f64:	3304      	adds	r3, #4
 8019f66:	3401      	adds	r4, #1
 8019f68:	3e03      	subs	r6, #3
 8019f6a:	42b4      	cmp	r4, r6
 8019f6c:	bf88      	it	hi
 8019f6e:	2304      	movhi	r3, #4
 8019f70:	4443      	add	r3, r8
 8019f72:	2200      	movs	r2, #0
 8019f74:	f843 2b04 	str.w	r2, [r3], #4
 8019f78:	429f      	cmp	r7, r3
 8019f7a:	d2fb      	bcs.n	8019f74 <__hexnan+0xcc>
 8019f7c:	683b      	ldr	r3, [r7, #0]
 8019f7e:	b91b      	cbnz	r3, 8019f88 <__hexnan+0xe0>
 8019f80:	4547      	cmp	r7, r8
 8019f82:	d127      	bne.n	8019fd4 <__hexnan+0x12c>
 8019f84:	2301      	movs	r3, #1
 8019f86:	603b      	str	r3, [r7, #0]
 8019f88:	2005      	movs	r0, #5
 8019f8a:	e026      	b.n	8019fda <__hexnan+0x132>
 8019f8c:	3501      	adds	r5, #1
 8019f8e:	2d08      	cmp	r5, #8
 8019f90:	f10b 0b01 	add.w	fp, fp, #1
 8019f94:	dd06      	ble.n	8019fa4 <__hexnan+0xfc>
 8019f96:	4544      	cmp	r4, r8
 8019f98:	d9c3      	bls.n	8019f22 <__hexnan+0x7a>
 8019f9a:	2300      	movs	r3, #0
 8019f9c:	f844 3c04 	str.w	r3, [r4, #-4]
 8019fa0:	2501      	movs	r5, #1
 8019fa2:	3c04      	subs	r4, #4
 8019fa4:	6822      	ldr	r2, [r4, #0]
 8019fa6:	f000 000f 	and.w	r0, r0, #15
 8019faa:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8019fae:	6022      	str	r2, [r4, #0]
 8019fb0:	e7b7      	b.n	8019f22 <__hexnan+0x7a>
 8019fb2:	2508      	movs	r5, #8
 8019fb4:	e7b5      	b.n	8019f22 <__hexnan+0x7a>
 8019fb6:	9b01      	ldr	r3, [sp, #4]
 8019fb8:	2b00      	cmp	r3, #0
 8019fba:	d0df      	beq.n	8019f7c <__hexnan+0xd4>
 8019fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8019fc0:	f1c3 0320 	rsb	r3, r3, #32
 8019fc4:	fa22 f303 	lsr.w	r3, r2, r3
 8019fc8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8019fcc:	401a      	ands	r2, r3
 8019fce:	f846 2c04 	str.w	r2, [r6, #-4]
 8019fd2:	e7d3      	b.n	8019f7c <__hexnan+0xd4>
 8019fd4:	3f04      	subs	r7, #4
 8019fd6:	e7d1      	b.n	8019f7c <__hexnan+0xd4>
 8019fd8:	2004      	movs	r0, #4
 8019fda:	b007      	add	sp, #28
 8019fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08019fe0 <_findenv_r>:
 8019fe0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019fe4:	4607      	mov	r7, r0
 8019fe6:	4689      	mov	r9, r1
 8019fe8:	4616      	mov	r6, r2
 8019fea:	f001 fcdf 	bl	801b9ac <__env_lock>
 8019fee:	4b18      	ldr	r3, [pc, #96]	; (801a050 <_findenv_r+0x70>)
 8019ff0:	681c      	ldr	r4, [r3, #0]
 8019ff2:	469a      	mov	sl, r3
 8019ff4:	b134      	cbz	r4, 801a004 <_findenv_r+0x24>
 8019ff6:	464b      	mov	r3, r9
 8019ff8:	4698      	mov	r8, r3
 8019ffa:	f813 1b01 	ldrb.w	r1, [r3], #1
 8019ffe:	b139      	cbz	r1, 801a010 <_findenv_r+0x30>
 801a000:	293d      	cmp	r1, #61	; 0x3d
 801a002:	d1f9      	bne.n	8019ff8 <_findenv_r+0x18>
 801a004:	4638      	mov	r0, r7
 801a006:	f001 fcd7 	bl	801b9b8 <__env_unlock>
 801a00a:	2000      	movs	r0, #0
 801a00c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a010:	eba8 0809 	sub.w	r8, r8, r9
 801a014:	46a3      	mov	fp, r4
 801a016:	f854 0b04 	ldr.w	r0, [r4], #4
 801a01a:	2800      	cmp	r0, #0
 801a01c:	d0f2      	beq.n	801a004 <_findenv_r+0x24>
 801a01e:	4642      	mov	r2, r8
 801a020:	4649      	mov	r1, r9
 801a022:	f7fd fa23 	bl	801746c <strncmp>
 801a026:	2800      	cmp	r0, #0
 801a028:	d1f4      	bne.n	801a014 <_findenv_r+0x34>
 801a02a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801a02e:	eb03 0508 	add.w	r5, r3, r8
 801a032:	f813 3008 	ldrb.w	r3, [r3, r8]
 801a036:	2b3d      	cmp	r3, #61	; 0x3d
 801a038:	d1ec      	bne.n	801a014 <_findenv_r+0x34>
 801a03a:	f8da 3000 	ldr.w	r3, [sl]
 801a03e:	ebab 0303 	sub.w	r3, fp, r3
 801a042:	109b      	asrs	r3, r3, #2
 801a044:	4638      	mov	r0, r7
 801a046:	6033      	str	r3, [r6, #0]
 801a048:	f001 fcb6 	bl	801b9b8 <__env_unlock>
 801a04c:	1c68      	adds	r0, r5, #1
 801a04e:	e7dd      	b.n	801a00c <_findenv_r+0x2c>
 801a050:	20000328 	.word	0x20000328

0801a054 <_getenv_r>:
 801a054:	b507      	push	{r0, r1, r2, lr}
 801a056:	aa01      	add	r2, sp, #4
 801a058:	f7ff ffc2 	bl	8019fe0 <_findenv_r>
 801a05c:	b003      	add	sp, #12
 801a05e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0801a064 <__gettzinfo>:
 801a064:	4800      	ldr	r0, [pc, #0]	; (801a068 <__gettzinfo+0x4>)
 801a066:	4770      	bx	lr
 801a068:	20000160 	.word	0x20000160

0801a06c <gmtime_r>:
 801a06c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a070:	e9d0 6700 	ldrd	r6, r7, [r0]
 801a074:	460c      	mov	r4, r1
 801a076:	4a51      	ldr	r2, [pc, #324]	; (801a1bc <gmtime_r+0x150>)
 801a078:	2300      	movs	r3, #0
 801a07a:	4630      	mov	r0, r6
 801a07c:	4639      	mov	r1, r7
 801a07e:	f7e6 fe23 	bl	8000cc8 <__aeabi_ldivmod>
 801a082:	4639      	mov	r1, r7
 801a084:	4605      	mov	r5, r0
 801a086:	4a4d      	ldr	r2, [pc, #308]	; (801a1bc <gmtime_r+0x150>)
 801a088:	4630      	mov	r0, r6
 801a08a:	2300      	movs	r3, #0
 801a08c:	f7e6 fe1c 	bl	8000cc8 <__aeabi_ldivmod>
 801a090:	2a00      	cmp	r2, #0
 801a092:	bfbc      	itt	lt
 801a094:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 801a098:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 801a09c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801a0a0:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 801a0a4:	fbb2 f3f1 	udiv	r3, r2, r1
 801a0a8:	fb01 2213 	mls	r2, r1, r3, r2
 801a0ac:	f04f 013c 	mov.w	r1, #60	; 0x3c
 801a0b0:	bfac      	ite	ge
 801a0b2:	f600 206c 	addwge	r0, r0, #2668	; 0xa6c
 801a0b6:	f600 206b 	addwlt	r0, r0, #2667	; 0xa6b
 801a0ba:	60a3      	str	r3, [r4, #8]
 801a0bc:	fbb2 f3f1 	udiv	r3, r2, r1
 801a0c0:	fb01 2213 	mls	r2, r1, r3, r2
 801a0c4:	6063      	str	r3, [r4, #4]
 801a0c6:	6022      	str	r2, [r4, #0]
 801a0c8:	1cc3      	adds	r3, r0, #3
 801a0ca:	2207      	movs	r2, #7
 801a0cc:	fb93 f2f2 	sdiv	r2, r3, r2
 801a0d0:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 801a0d4:	1a9b      	subs	r3, r3, r2
 801a0d6:	bf48      	it	mi
 801a0d8:	3307      	addmi	r3, #7
 801a0da:	2800      	cmp	r0, #0
 801a0dc:	61a3      	str	r3, [r4, #24]
 801a0de:	bfb8      	it	lt
 801a0e0:	f5a0 330e 	sublt.w	r3, r0, #145408	; 0x23800
 801a0e4:	4936      	ldr	r1, [pc, #216]	; (801a1c0 <gmtime_r+0x154>)
 801a0e6:	bfae      	itee	ge
 801a0e8:	fb90 f1f1 	sdivge	r1, r0, r1
 801a0ec:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 801a0f0:	fb93 f1f1 	sdivlt	r1, r3, r1
 801a0f4:	4b33      	ldr	r3, [pc, #204]	; (801a1c4 <gmtime_r+0x158>)
 801a0f6:	fb03 0001 	mla	r0, r3, r1, r0
 801a0fa:	f648 62ac 	movw	r2, #36524	; 0x8eac
 801a0fe:	fbb0 f2f2 	udiv	r2, r0, r2
 801a102:	4402      	add	r2, r0
 801a104:	f240 5cb4 	movw	ip, #1460	; 0x5b4
 801a108:	fbb0 f3fc 	udiv	r3, r0, ip
 801a10c:	1ad2      	subs	r2, r2, r3
 801a10e:	f240 176d 	movw	r7, #365	; 0x16d
 801a112:	4b2d      	ldr	r3, [pc, #180]	; (801a1c8 <gmtime_r+0x15c>)
 801a114:	fbb0 f3f3 	udiv	r3, r0, r3
 801a118:	2664      	movs	r6, #100	; 0x64
 801a11a:	1ad3      	subs	r3, r2, r3
 801a11c:	fbb3 f5f7 	udiv	r5, r3, r7
 801a120:	fbb3 f3fc 	udiv	r3, r3, ip
 801a124:	fbb5 f2f6 	udiv	r2, r5, r6
 801a128:	1ad3      	subs	r3, r2, r3
 801a12a:	4403      	add	r3, r0
 801a12c:	fb07 3315 	mls	r3, r7, r5, r3
 801a130:	2099      	movs	r0, #153	; 0x99
 801a132:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 801a136:	f10c 0c02 	add.w	ip, ip, #2
 801a13a:	f103 0e01 	add.w	lr, r3, #1
 801a13e:	fbbc f7f0 	udiv	r7, ip, r0
 801a142:	4378      	muls	r0, r7
 801a144:	3002      	adds	r0, #2
 801a146:	f04f 0805 	mov.w	r8, #5
 801a14a:	fbb0 f0f8 	udiv	r0, r0, r8
 801a14e:	ebae 0000 	sub.w	r0, lr, r0
 801a152:	f240 5ef9 	movw	lr, #1529	; 0x5f9
 801a156:	45f4      	cmp	ip, lr
 801a158:	bf94      	ite	ls
 801a15a:	f04f 0c02 	movls.w	ip, #2
 801a15e:	f06f 0c09 	mvnhi.w	ip, #9
 801a162:	4467      	add	r7, ip
 801a164:	f44f 7cc8 	mov.w	ip, #400	; 0x190
 801a168:	fb0c 5101 	mla	r1, ip, r1, r5
 801a16c:	2f01      	cmp	r7, #1
 801a16e:	bf98      	it	ls
 801a170:	3101      	addls	r1, #1
 801a172:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 801a176:	d30c      	bcc.n	801a192 <gmtime_r+0x126>
 801a178:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 801a17c:	61e3      	str	r3, [r4, #28]
 801a17e:	f2a1 716c 	subw	r1, r1, #1900	; 0x76c
 801a182:	2300      	movs	r3, #0
 801a184:	60e0      	str	r0, [r4, #12]
 801a186:	e9c4 7104 	strd	r7, r1, [r4, #16]
 801a18a:	6223      	str	r3, [r4, #32]
 801a18c:	4620      	mov	r0, r4
 801a18e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a192:	f015 0f03 	tst.w	r5, #3
 801a196:	d102      	bne.n	801a19e <gmtime_r+0x132>
 801a198:	fb06 5212 	mls	r2, r6, r2, r5
 801a19c:	b95a      	cbnz	r2, 801a1b6 <gmtime_r+0x14a>
 801a19e:	f44f 76c8 	mov.w	r6, #400	; 0x190
 801a1a2:	fbb5 f2f6 	udiv	r2, r5, r6
 801a1a6:	fb06 5212 	mls	r2, r6, r2, r5
 801a1aa:	fab2 f282 	clz	r2, r2
 801a1ae:	0952      	lsrs	r2, r2, #5
 801a1b0:	333b      	adds	r3, #59	; 0x3b
 801a1b2:	4413      	add	r3, r2
 801a1b4:	e7e2      	b.n	801a17c <gmtime_r+0x110>
 801a1b6:	2201      	movs	r2, #1
 801a1b8:	e7fa      	b.n	801a1b0 <gmtime_r+0x144>
 801a1ba:	bf00      	nop
 801a1bc:	00015180 	.word	0x00015180
 801a1c0:	00023ab1 	.word	0x00023ab1
 801a1c4:	fffdc54f 	.word	0xfffdc54f
 801a1c8:	00023ab0 	.word	0x00023ab0

0801a1cc <_localeconv_r>:
 801a1cc:	4800      	ldr	r0, [pc, #0]	; (801a1d0 <_localeconv_r+0x4>)
 801a1ce:	4770      	bx	lr
 801a1d0:	200002ac 	.word	0x200002ac

0801a1d4 <_lseek_r>:
 801a1d4:	b538      	push	{r3, r4, r5, lr}
 801a1d6:	4d07      	ldr	r5, [pc, #28]	; (801a1f4 <_lseek_r+0x20>)
 801a1d8:	4604      	mov	r4, r0
 801a1da:	4608      	mov	r0, r1
 801a1dc:	4611      	mov	r1, r2
 801a1de:	2200      	movs	r2, #0
 801a1e0:	602a      	str	r2, [r5, #0]
 801a1e2:	461a      	mov	r2, r3
 801a1e4:	f001 fc40 	bl	801ba68 <_lseek>
 801a1e8:	1c43      	adds	r3, r0, #1
 801a1ea:	d102      	bne.n	801a1f2 <_lseek_r+0x1e>
 801a1ec:	682b      	ldr	r3, [r5, #0]
 801a1ee:	b103      	cbz	r3, 801a1f2 <_lseek_r+0x1e>
 801a1f0:	6023      	str	r3, [r4, #0]
 801a1f2:	bd38      	pop	{r3, r4, r5, pc}
 801a1f4:	200065f0 	.word	0x200065f0

0801a1f8 <__swhatbuf_r>:
 801a1f8:	b570      	push	{r4, r5, r6, lr}
 801a1fa:	460e      	mov	r6, r1
 801a1fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a200:	2900      	cmp	r1, #0
 801a202:	b096      	sub	sp, #88	; 0x58
 801a204:	4614      	mov	r4, r2
 801a206:	461d      	mov	r5, r3
 801a208:	da07      	bge.n	801a21a <__swhatbuf_r+0x22>
 801a20a:	2300      	movs	r3, #0
 801a20c:	602b      	str	r3, [r5, #0]
 801a20e:	89b3      	ldrh	r3, [r6, #12]
 801a210:	061a      	lsls	r2, r3, #24
 801a212:	d410      	bmi.n	801a236 <__swhatbuf_r+0x3e>
 801a214:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a218:	e00e      	b.n	801a238 <__swhatbuf_r+0x40>
 801a21a:	466a      	mov	r2, sp
 801a21c:	f001 fbd2 	bl	801b9c4 <_fstat_r>
 801a220:	2800      	cmp	r0, #0
 801a222:	dbf2      	blt.n	801a20a <__swhatbuf_r+0x12>
 801a224:	9a01      	ldr	r2, [sp, #4]
 801a226:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801a22a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801a22e:	425a      	negs	r2, r3
 801a230:	415a      	adcs	r2, r3
 801a232:	602a      	str	r2, [r5, #0]
 801a234:	e7ee      	b.n	801a214 <__swhatbuf_r+0x1c>
 801a236:	2340      	movs	r3, #64	; 0x40
 801a238:	2000      	movs	r0, #0
 801a23a:	6023      	str	r3, [r4, #0]
 801a23c:	b016      	add	sp, #88	; 0x58
 801a23e:	bd70      	pop	{r4, r5, r6, pc}

0801a240 <__smakebuf_r>:
 801a240:	898b      	ldrh	r3, [r1, #12]
 801a242:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801a244:	079d      	lsls	r5, r3, #30
 801a246:	4606      	mov	r6, r0
 801a248:	460c      	mov	r4, r1
 801a24a:	d507      	bpl.n	801a25c <__smakebuf_r+0x1c>
 801a24c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801a250:	6023      	str	r3, [r4, #0]
 801a252:	6123      	str	r3, [r4, #16]
 801a254:	2301      	movs	r3, #1
 801a256:	6163      	str	r3, [r4, #20]
 801a258:	b002      	add	sp, #8
 801a25a:	bd70      	pop	{r4, r5, r6, pc}
 801a25c:	ab01      	add	r3, sp, #4
 801a25e:	466a      	mov	r2, sp
 801a260:	f7ff ffca 	bl	801a1f8 <__swhatbuf_r>
 801a264:	9900      	ldr	r1, [sp, #0]
 801a266:	4605      	mov	r5, r0
 801a268:	4630      	mov	r0, r6
 801a26a:	f7fc f833 	bl	80162d4 <_malloc_r>
 801a26e:	b948      	cbnz	r0, 801a284 <__smakebuf_r+0x44>
 801a270:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a274:	059a      	lsls	r2, r3, #22
 801a276:	d4ef      	bmi.n	801a258 <__smakebuf_r+0x18>
 801a278:	f023 0303 	bic.w	r3, r3, #3
 801a27c:	f043 0302 	orr.w	r3, r3, #2
 801a280:	81a3      	strh	r3, [r4, #12]
 801a282:	e7e3      	b.n	801a24c <__smakebuf_r+0xc>
 801a284:	4b0d      	ldr	r3, [pc, #52]	; (801a2bc <__smakebuf_r+0x7c>)
 801a286:	62b3      	str	r3, [r6, #40]	; 0x28
 801a288:	89a3      	ldrh	r3, [r4, #12]
 801a28a:	6020      	str	r0, [r4, #0]
 801a28c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a290:	81a3      	strh	r3, [r4, #12]
 801a292:	9b00      	ldr	r3, [sp, #0]
 801a294:	6163      	str	r3, [r4, #20]
 801a296:	9b01      	ldr	r3, [sp, #4]
 801a298:	6120      	str	r0, [r4, #16]
 801a29a:	b15b      	cbz	r3, 801a2b4 <__smakebuf_r+0x74>
 801a29c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a2a0:	4630      	mov	r0, r6
 801a2a2:	f001 fba1 	bl	801b9e8 <_isatty_r>
 801a2a6:	b128      	cbz	r0, 801a2b4 <__smakebuf_r+0x74>
 801a2a8:	89a3      	ldrh	r3, [r4, #12]
 801a2aa:	f023 0303 	bic.w	r3, r3, #3
 801a2ae:	f043 0301 	orr.w	r3, r3, #1
 801a2b2:	81a3      	strh	r3, [r4, #12]
 801a2b4:	89a0      	ldrh	r0, [r4, #12]
 801a2b6:	4305      	orrs	r5, r0
 801a2b8:	81a5      	strh	r5, [r4, #12]
 801a2ba:	e7cd      	b.n	801a258 <__smakebuf_r+0x18>
 801a2bc:	08015889 	.word	0x08015889

0801a2c0 <__ascii_mbtowc>:
 801a2c0:	b082      	sub	sp, #8
 801a2c2:	b901      	cbnz	r1, 801a2c6 <__ascii_mbtowc+0x6>
 801a2c4:	a901      	add	r1, sp, #4
 801a2c6:	b142      	cbz	r2, 801a2da <__ascii_mbtowc+0x1a>
 801a2c8:	b14b      	cbz	r3, 801a2de <__ascii_mbtowc+0x1e>
 801a2ca:	7813      	ldrb	r3, [r2, #0]
 801a2cc:	600b      	str	r3, [r1, #0]
 801a2ce:	7812      	ldrb	r2, [r2, #0]
 801a2d0:	1e10      	subs	r0, r2, #0
 801a2d2:	bf18      	it	ne
 801a2d4:	2001      	movne	r0, #1
 801a2d6:	b002      	add	sp, #8
 801a2d8:	4770      	bx	lr
 801a2da:	4610      	mov	r0, r2
 801a2dc:	e7fb      	b.n	801a2d6 <__ascii_mbtowc+0x16>
 801a2de:	f06f 0001 	mvn.w	r0, #1
 801a2e2:	e7f8      	b.n	801a2d6 <__ascii_mbtowc+0x16>

0801a2e4 <__malloc_lock>:
 801a2e4:	4801      	ldr	r0, [pc, #4]	; (801a2ec <__malloc_lock+0x8>)
 801a2e6:	f7fb bce3 	b.w	8015cb0 <__retarget_lock_acquire_recursive>
 801a2ea:	bf00      	nop
 801a2ec:	200065e8 	.word	0x200065e8

0801a2f0 <__malloc_unlock>:
 801a2f0:	4801      	ldr	r0, [pc, #4]	; (801a2f8 <__malloc_unlock+0x8>)
 801a2f2:	f7fb bcdf 	b.w	8015cb4 <__retarget_lock_release_recursive>
 801a2f6:	bf00      	nop
 801a2f8:	200065e8 	.word	0x200065e8

0801a2fc <_Balloc>:
 801a2fc:	b570      	push	{r4, r5, r6, lr}
 801a2fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801a300:	4604      	mov	r4, r0
 801a302:	460d      	mov	r5, r1
 801a304:	b976      	cbnz	r6, 801a324 <_Balloc+0x28>
 801a306:	2010      	movs	r0, #16
 801a308:	f7fb fcd6 	bl	8015cb8 <malloc>
 801a30c:	4602      	mov	r2, r0
 801a30e:	6260      	str	r0, [r4, #36]	; 0x24
 801a310:	b920      	cbnz	r0, 801a31c <_Balloc+0x20>
 801a312:	4b18      	ldr	r3, [pc, #96]	; (801a374 <_Balloc+0x78>)
 801a314:	4818      	ldr	r0, [pc, #96]	; (801a378 <_Balloc+0x7c>)
 801a316:	2166      	movs	r1, #102	; 0x66
 801a318:	f7fe fb62 	bl	80189e0 <__assert_func>
 801a31c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a320:	6006      	str	r6, [r0, #0]
 801a322:	60c6      	str	r6, [r0, #12]
 801a324:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801a326:	68f3      	ldr	r3, [r6, #12]
 801a328:	b183      	cbz	r3, 801a34c <_Balloc+0x50>
 801a32a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a32c:	68db      	ldr	r3, [r3, #12]
 801a32e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801a332:	b9b8      	cbnz	r0, 801a364 <_Balloc+0x68>
 801a334:	2101      	movs	r1, #1
 801a336:	fa01 f605 	lsl.w	r6, r1, r5
 801a33a:	1d72      	adds	r2, r6, #5
 801a33c:	0092      	lsls	r2, r2, #2
 801a33e:	4620      	mov	r0, r4
 801a340:	f000 fc97 	bl	801ac72 <_calloc_r>
 801a344:	b160      	cbz	r0, 801a360 <_Balloc+0x64>
 801a346:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801a34a:	e00e      	b.n	801a36a <_Balloc+0x6e>
 801a34c:	2221      	movs	r2, #33	; 0x21
 801a34e:	2104      	movs	r1, #4
 801a350:	4620      	mov	r0, r4
 801a352:	f000 fc8e 	bl	801ac72 <_calloc_r>
 801a356:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a358:	60f0      	str	r0, [r6, #12]
 801a35a:	68db      	ldr	r3, [r3, #12]
 801a35c:	2b00      	cmp	r3, #0
 801a35e:	d1e4      	bne.n	801a32a <_Balloc+0x2e>
 801a360:	2000      	movs	r0, #0
 801a362:	bd70      	pop	{r4, r5, r6, pc}
 801a364:	6802      	ldr	r2, [r0, #0]
 801a366:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801a36a:	2300      	movs	r3, #0
 801a36c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801a370:	e7f7      	b.n	801a362 <_Balloc+0x66>
 801a372:	bf00      	nop
 801a374:	0801dc58 	.word	0x0801dc58
 801a378:	0801dfec 	.word	0x0801dfec

0801a37c <_Bfree>:
 801a37c:	b570      	push	{r4, r5, r6, lr}
 801a37e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801a380:	4605      	mov	r5, r0
 801a382:	460c      	mov	r4, r1
 801a384:	b976      	cbnz	r6, 801a3a4 <_Bfree+0x28>
 801a386:	2010      	movs	r0, #16
 801a388:	f7fb fc96 	bl	8015cb8 <malloc>
 801a38c:	4602      	mov	r2, r0
 801a38e:	6268      	str	r0, [r5, #36]	; 0x24
 801a390:	b920      	cbnz	r0, 801a39c <_Bfree+0x20>
 801a392:	4b09      	ldr	r3, [pc, #36]	; (801a3b8 <_Bfree+0x3c>)
 801a394:	4809      	ldr	r0, [pc, #36]	; (801a3bc <_Bfree+0x40>)
 801a396:	218a      	movs	r1, #138	; 0x8a
 801a398:	f7fe fb22 	bl	80189e0 <__assert_func>
 801a39c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a3a0:	6006      	str	r6, [r0, #0]
 801a3a2:	60c6      	str	r6, [r0, #12]
 801a3a4:	b13c      	cbz	r4, 801a3b6 <_Bfree+0x3a>
 801a3a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801a3a8:	6862      	ldr	r2, [r4, #4]
 801a3aa:	68db      	ldr	r3, [r3, #12]
 801a3ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801a3b0:	6021      	str	r1, [r4, #0]
 801a3b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801a3b6:	bd70      	pop	{r4, r5, r6, pc}
 801a3b8:	0801dc58 	.word	0x0801dc58
 801a3bc:	0801dfec 	.word	0x0801dfec

0801a3c0 <__multadd>:
 801a3c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a3c4:	690e      	ldr	r6, [r1, #16]
 801a3c6:	4607      	mov	r7, r0
 801a3c8:	4698      	mov	r8, r3
 801a3ca:	460c      	mov	r4, r1
 801a3cc:	f101 0014 	add.w	r0, r1, #20
 801a3d0:	2300      	movs	r3, #0
 801a3d2:	6805      	ldr	r5, [r0, #0]
 801a3d4:	b2a9      	uxth	r1, r5
 801a3d6:	fb02 8101 	mla	r1, r2, r1, r8
 801a3da:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801a3de:	0c2d      	lsrs	r5, r5, #16
 801a3e0:	fb02 c505 	mla	r5, r2, r5, ip
 801a3e4:	b289      	uxth	r1, r1
 801a3e6:	3301      	adds	r3, #1
 801a3e8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801a3ec:	429e      	cmp	r6, r3
 801a3ee:	f840 1b04 	str.w	r1, [r0], #4
 801a3f2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801a3f6:	dcec      	bgt.n	801a3d2 <__multadd+0x12>
 801a3f8:	f1b8 0f00 	cmp.w	r8, #0
 801a3fc:	d022      	beq.n	801a444 <__multadd+0x84>
 801a3fe:	68a3      	ldr	r3, [r4, #8]
 801a400:	42b3      	cmp	r3, r6
 801a402:	dc19      	bgt.n	801a438 <__multadd+0x78>
 801a404:	6861      	ldr	r1, [r4, #4]
 801a406:	4638      	mov	r0, r7
 801a408:	3101      	adds	r1, #1
 801a40a:	f7ff ff77 	bl	801a2fc <_Balloc>
 801a40e:	4605      	mov	r5, r0
 801a410:	b928      	cbnz	r0, 801a41e <__multadd+0x5e>
 801a412:	4602      	mov	r2, r0
 801a414:	4b0d      	ldr	r3, [pc, #52]	; (801a44c <__multadd+0x8c>)
 801a416:	480e      	ldr	r0, [pc, #56]	; (801a450 <__multadd+0x90>)
 801a418:	21b5      	movs	r1, #181	; 0xb5
 801a41a:	f7fe fae1 	bl	80189e0 <__assert_func>
 801a41e:	6922      	ldr	r2, [r4, #16]
 801a420:	3202      	adds	r2, #2
 801a422:	f104 010c 	add.w	r1, r4, #12
 801a426:	0092      	lsls	r2, r2, #2
 801a428:	300c      	adds	r0, #12
 801a42a:	f7fb fc55 	bl	8015cd8 <memcpy>
 801a42e:	4621      	mov	r1, r4
 801a430:	4638      	mov	r0, r7
 801a432:	f7ff ffa3 	bl	801a37c <_Bfree>
 801a436:	462c      	mov	r4, r5
 801a438:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801a43c:	3601      	adds	r6, #1
 801a43e:	f8c3 8014 	str.w	r8, [r3, #20]
 801a442:	6126      	str	r6, [r4, #16]
 801a444:	4620      	mov	r0, r4
 801a446:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a44a:	bf00      	nop
 801a44c:	0801df5d 	.word	0x0801df5d
 801a450:	0801dfec 	.word	0x0801dfec

0801a454 <__s2b>:
 801a454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a458:	460c      	mov	r4, r1
 801a45a:	4615      	mov	r5, r2
 801a45c:	461f      	mov	r7, r3
 801a45e:	2209      	movs	r2, #9
 801a460:	3308      	adds	r3, #8
 801a462:	4606      	mov	r6, r0
 801a464:	fb93 f3f2 	sdiv	r3, r3, r2
 801a468:	2100      	movs	r1, #0
 801a46a:	2201      	movs	r2, #1
 801a46c:	429a      	cmp	r2, r3
 801a46e:	db09      	blt.n	801a484 <__s2b+0x30>
 801a470:	4630      	mov	r0, r6
 801a472:	f7ff ff43 	bl	801a2fc <_Balloc>
 801a476:	b940      	cbnz	r0, 801a48a <__s2b+0x36>
 801a478:	4602      	mov	r2, r0
 801a47a:	4b19      	ldr	r3, [pc, #100]	; (801a4e0 <__s2b+0x8c>)
 801a47c:	4819      	ldr	r0, [pc, #100]	; (801a4e4 <__s2b+0x90>)
 801a47e:	21ce      	movs	r1, #206	; 0xce
 801a480:	f7fe faae 	bl	80189e0 <__assert_func>
 801a484:	0052      	lsls	r2, r2, #1
 801a486:	3101      	adds	r1, #1
 801a488:	e7f0      	b.n	801a46c <__s2b+0x18>
 801a48a:	9b08      	ldr	r3, [sp, #32]
 801a48c:	6143      	str	r3, [r0, #20]
 801a48e:	2d09      	cmp	r5, #9
 801a490:	f04f 0301 	mov.w	r3, #1
 801a494:	6103      	str	r3, [r0, #16]
 801a496:	dd16      	ble.n	801a4c6 <__s2b+0x72>
 801a498:	f104 0909 	add.w	r9, r4, #9
 801a49c:	46c8      	mov	r8, r9
 801a49e:	442c      	add	r4, r5
 801a4a0:	f818 3b01 	ldrb.w	r3, [r8], #1
 801a4a4:	4601      	mov	r1, r0
 801a4a6:	3b30      	subs	r3, #48	; 0x30
 801a4a8:	220a      	movs	r2, #10
 801a4aa:	4630      	mov	r0, r6
 801a4ac:	f7ff ff88 	bl	801a3c0 <__multadd>
 801a4b0:	45a0      	cmp	r8, r4
 801a4b2:	d1f5      	bne.n	801a4a0 <__s2b+0x4c>
 801a4b4:	f1a5 0408 	sub.w	r4, r5, #8
 801a4b8:	444c      	add	r4, r9
 801a4ba:	1b2d      	subs	r5, r5, r4
 801a4bc:	1963      	adds	r3, r4, r5
 801a4be:	42bb      	cmp	r3, r7
 801a4c0:	db04      	blt.n	801a4cc <__s2b+0x78>
 801a4c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a4c6:	340a      	adds	r4, #10
 801a4c8:	2509      	movs	r5, #9
 801a4ca:	e7f6      	b.n	801a4ba <__s2b+0x66>
 801a4cc:	f814 3b01 	ldrb.w	r3, [r4], #1
 801a4d0:	4601      	mov	r1, r0
 801a4d2:	3b30      	subs	r3, #48	; 0x30
 801a4d4:	220a      	movs	r2, #10
 801a4d6:	4630      	mov	r0, r6
 801a4d8:	f7ff ff72 	bl	801a3c0 <__multadd>
 801a4dc:	e7ee      	b.n	801a4bc <__s2b+0x68>
 801a4de:	bf00      	nop
 801a4e0:	0801df5d 	.word	0x0801df5d
 801a4e4:	0801dfec 	.word	0x0801dfec

0801a4e8 <__hi0bits>:
 801a4e8:	0c03      	lsrs	r3, r0, #16
 801a4ea:	041b      	lsls	r3, r3, #16
 801a4ec:	b9d3      	cbnz	r3, 801a524 <__hi0bits+0x3c>
 801a4ee:	0400      	lsls	r0, r0, #16
 801a4f0:	2310      	movs	r3, #16
 801a4f2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801a4f6:	bf04      	itt	eq
 801a4f8:	0200      	lsleq	r0, r0, #8
 801a4fa:	3308      	addeq	r3, #8
 801a4fc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801a500:	bf04      	itt	eq
 801a502:	0100      	lsleq	r0, r0, #4
 801a504:	3304      	addeq	r3, #4
 801a506:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801a50a:	bf04      	itt	eq
 801a50c:	0080      	lsleq	r0, r0, #2
 801a50e:	3302      	addeq	r3, #2
 801a510:	2800      	cmp	r0, #0
 801a512:	db05      	blt.n	801a520 <__hi0bits+0x38>
 801a514:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801a518:	f103 0301 	add.w	r3, r3, #1
 801a51c:	bf08      	it	eq
 801a51e:	2320      	moveq	r3, #32
 801a520:	4618      	mov	r0, r3
 801a522:	4770      	bx	lr
 801a524:	2300      	movs	r3, #0
 801a526:	e7e4      	b.n	801a4f2 <__hi0bits+0xa>

0801a528 <__lo0bits>:
 801a528:	6803      	ldr	r3, [r0, #0]
 801a52a:	f013 0207 	ands.w	r2, r3, #7
 801a52e:	4601      	mov	r1, r0
 801a530:	d00b      	beq.n	801a54a <__lo0bits+0x22>
 801a532:	07da      	lsls	r2, r3, #31
 801a534:	d424      	bmi.n	801a580 <__lo0bits+0x58>
 801a536:	0798      	lsls	r0, r3, #30
 801a538:	bf49      	itett	mi
 801a53a:	085b      	lsrmi	r3, r3, #1
 801a53c:	089b      	lsrpl	r3, r3, #2
 801a53e:	2001      	movmi	r0, #1
 801a540:	600b      	strmi	r3, [r1, #0]
 801a542:	bf5c      	itt	pl
 801a544:	600b      	strpl	r3, [r1, #0]
 801a546:	2002      	movpl	r0, #2
 801a548:	4770      	bx	lr
 801a54a:	b298      	uxth	r0, r3
 801a54c:	b9b0      	cbnz	r0, 801a57c <__lo0bits+0x54>
 801a54e:	0c1b      	lsrs	r3, r3, #16
 801a550:	2010      	movs	r0, #16
 801a552:	f013 0fff 	tst.w	r3, #255	; 0xff
 801a556:	bf04      	itt	eq
 801a558:	0a1b      	lsreq	r3, r3, #8
 801a55a:	3008      	addeq	r0, #8
 801a55c:	071a      	lsls	r2, r3, #28
 801a55e:	bf04      	itt	eq
 801a560:	091b      	lsreq	r3, r3, #4
 801a562:	3004      	addeq	r0, #4
 801a564:	079a      	lsls	r2, r3, #30
 801a566:	bf04      	itt	eq
 801a568:	089b      	lsreq	r3, r3, #2
 801a56a:	3002      	addeq	r0, #2
 801a56c:	07da      	lsls	r2, r3, #31
 801a56e:	d403      	bmi.n	801a578 <__lo0bits+0x50>
 801a570:	085b      	lsrs	r3, r3, #1
 801a572:	f100 0001 	add.w	r0, r0, #1
 801a576:	d005      	beq.n	801a584 <__lo0bits+0x5c>
 801a578:	600b      	str	r3, [r1, #0]
 801a57a:	4770      	bx	lr
 801a57c:	4610      	mov	r0, r2
 801a57e:	e7e8      	b.n	801a552 <__lo0bits+0x2a>
 801a580:	2000      	movs	r0, #0
 801a582:	4770      	bx	lr
 801a584:	2020      	movs	r0, #32
 801a586:	4770      	bx	lr

0801a588 <__i2b>:
 801a588:	b510      	push	{r4, lr}
 801a58a:	460c      	mov	r4, r1
 801a58c:	2101      	movs	r1, #1
 801a58e:	f7ff feb5 	bl	801a2fc <_Balloc>
 801a592:	4602      	mov	r2, r0
 801a594:	b928      	cbnz	r0, 801a5a2 <__i2b+0x1a>
 801a596:	4b05      	ldr	r3, [pc, #20]	; (801a5ac <__i2b+0x24>)
 801a598:	4805      	ldr	r0, [pc, #20]	; (801a5b0 <__i2b+0x28>)
 801a59a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801a59e:	f7fe fa1f 	bl	80189e0 <__assert_func>
 801a5a2:	2301      	movs	r3, #1
 801a5a4:	6144      	str	r4, [r0, #20]
 801a5a6:	6103      	str	r3, [r0, #16]
 801a5a8:	bd10      	pop	{r4, pc}
 801a5aa:	bf00      	nop
 801a5ac:	0801df5d 	.word	0x0801df5d
 801a5b0:	0801dfec 	.word	0x0801dfec

0801a5b4 <__multiply>:
 801a5b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a5b8:	4614      	mov	r4, r2
 801a5ba:	690a      	ldr	r2, [r1, #16]
 801a5bc:	6923      	ldr	r3, [r4, #16]
 801a5be:	429a      	cmp	r2, r3
 801a5c0:	bfb8      	it	lt
 801a5c2:	460b      	movlt	r3, r1
 801a5c4:	460d      	mov	r5, r1
 801a5c6:	bfbc      	itt	lt
 801a5c8:	4625      	movlt	r5, r4
 801a5ca:	461c      	movlt	r4, r3
 801a5cc:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801a5d0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801a5d4:	68ab      	ldr	r3, [r5, #8]
 801a5d6:	6869      	ldr	r1, [r5, #4]
 801a5d8:	eb0a 0709 	add.w	r7, sl, r9
 801a5dc:	42bb      	cmp	r3, r7
 801a5de:	b085      	sub	sp, #20
 801a5e0:	bfb8      	it	lt
 801a5e2:	3101      	addlt	r1, #1
 801a5e4:	f7ff fe8a 	bl	801a2fc <_Balloc>
 801a5e8:	b930      	cbnz	r0, 801a5f8 <__multiply+0x44>
 801a5ea:	4602      	mov	r2, r0
 801a5ec:	4b42      	ldr	r3, [pc, #264]	; (801a6f8 <__multiply+0x144>)
 801a5ee:	4843      	ldr	r0, [pc, #268]	; (801a6fc <__multiply+0x148>)
 801a5f0:	f240 115d 	movw	r1, #349	; 0x15d
 801a5f4:	f7fe f9f4 	bl	80189e0 <__assert_func>
 801a5f8:	f100 0614 	add.w	r6, r0, #20
 801a5fc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801a600:	4633      	mov	r3, r6
 801a602:	2200      	movs	r2, #0
 801a604:	4543      	cmp	r3, r8
 801a606:	d31e      	bcc.n	801a646 <__multiply+0x92>
 801a608:	f105 0c14 	add.w	ip, r5, #20
 801a60c:	f104 0314 	add.w	r3, r4, #20
 801a610:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801a614:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801a618:	9202      	str	r2, [sp, #8]
 801a61a:	ebac 0205 	sub.w	r2, ip, r5
 801a61e:	3a15      	subs	r2, #21
 801a620:	f022 0203 	bic.w	r2, r2, #3
 801a624:	3204      	adds	r2, #4
 801a626:	f105 0115 	add.w	r1, r5, #21
 801a62a:	458c      	cmp	ip, r1
 801a62c:	bf38      	it	cc
 801a62e:	2204      	movcc	r2, #4
 801a630:	9201      	str	r2, [sp, #4]
 801a632:	9a02      	ldr	r2, [sp, #8]
 801a634:	9303      	str	r3, [sp, #12]
 801a636:	429a      	cmp	r2, r3
 801a638:	d808      	bhi.n	801a64c <__multiply+0x98>
 801a63a:	2f00      	cmp	r7, #0
 801a63c:	dc55      	bgt.n	801a6ea <__multiply+0x136>
 801a63e:	6107      	str	r7, [r0, #16]
 801a640:	b005      	add	sp, #20
 801a642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a646:	f843 2b04 	str.w	r2, [r3], #4
 801a64a:	e7db      	b.n	801a604 <__multiply+0x50>
 801a64c:	f8b3 a000 	ldrh.w	sl, [r3]
 801a650:	f1ba 0f00 	cmp.w	sl, #0
 801a654:	d020      	beq.n	801a698 <__multiply+0xe4>
 801a656:	f105 0e14 	add.w	lr, r5, #20
 801a65a:	46b1      	mov	r9, r6
 801a65c:	2200      	movs	r2, #0
 801a65e:	f85e 4b04 	ldr.w	r4, [lr], #4
 801a662:	f8d9 b000 	ldr.w	fp, [r9]
 801a666:	b2a1      	uxth	r1, r4
 801a668:	fa1f fb8b 	uxth.w	fp, fp
 801a66c:	fb0a b101 	mla	r1, sl, r1, fp
 801a670:	4411      	add	r1, r2
 801a672:	f8d9 2000 	ldr.w	r2, [r9]
 801a676:	0c24      	lsrs	r4, r4, #16
 801a678:	0c12      	lsrs	r2, r2, #16
 801a67a:	fb0a 2404 	mla	r4, sl, r4, r2
 801a67e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801a682:	b289      	uxth	r1, r1
 801a684:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801a688:	45f4      	cmp	ip, lr
 801a68a:	f849 1b04 	str.w	r1, [r9], #4
 801a68e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801a692:	d8e4      	bhi.n	801a65e <__multiply+0xaa>
 801a694:	9901      	ldr	r1, [sp, #4]
 801a696:	5072      	str	r2, [r6, r1]
 801a698:	9a03      	ldr	r2, [sp, #12]
 801a69a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801a69e:	3304      	adds	r3, #4
 801a6a0:	f1b9 0f00 	cmp.w	r9, #0
 801a6a4:	d01f      	beq.n	801a6e6 <__multiply+0x132>
 801a6a6:	6834      	ldr	r4, [r6, #0]
 801a6a8:	f105 0114 	add.w	r1, r5, #20
 801a6ac:	46b6      	mov	lr, r6
 801a6ae:	f04f 0a00 	mov.w	sl, #0
 801a6b2:	880a      	ldrh	r2, [r1, #0]
 801a6b4:	f8be b002 	ldrh.w	fp, [lr, #2]
 801a6b8:	fb09 b202 	mla	r2, r9, r2, fp
 801a6bc:	4492      	add	sl, r2
 801a6be:	b2a4      	uxth	r4, r4
 801a6c0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801a6c4:	f84e 4b04 	str.w	r4, [lr], #4
 801a6c8:	f851 4b04 	ldr.w	r4, [r1], #4
 801a6cc:	f8be 2000 	ldrh.w	r2, [lr]
 801a6d0:	0c24      	lsrs	r4, r4, #16
 801a6d2:	fb09 2404 	mla	r4, r9, r4, r2
 801a6d6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801a6da:	458c      	cmp	ip, r1
 801a6dc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801a6e0:	d8e7      	bhi.n	801a6b2 <__multiply+0xfe>
 801a6e2:	9a01      	ldr	r2, [sp, #4]
 801a6e4:	50b4      	str	r4, [r6, r2]
 801a6e6:	3604      	adds	r6, #4
 801a6e8:	e7a3      	b.n	801a632 <__multiply+0x7e>
 801a6ea:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801a6ee:	2b00      	cmp	r3, #0
 801a6f0:	d1a5      	bne.n	801a63e <__multiply+0x8a>
 801a6f2:	3f01      	subs	r7, #1
 801a6f4:	e7a1      	b.n	801a63a <__multiply+0x86>
 801a6f6:	bf00      	nop
 801a6f8:	0801df5d 	.word	0x0801df5d
 801a6fc:	0801dfec 	.word	0x0801dfec

0801a700 <__pow5mult>:
 801a700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a704:	4615      	mov	r5, r2
 801a706:	f012 0203 	ands.w	r2, r2, #3
 801a70a:	4606      	mov	r6, r0
 801a70c:	460f      	mov	r7, r1
 801a70e:	d007      	beq.n	801a720 <__pow5mult+0x20>
 801a710:	4c25      	ldr	r4, [pc, #148]	; (801a7a8 <__pow5mult+0xa8>)
 801a712:	3a01      	subs	r2, #1
 801a714:	2300      	movs	r3, #0
 801a716:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801a71a:	f7ff fe51 	bl	801a3c0 <__multadd>
 801a71e:	4607      	mov	r7, r0
 801a720:	10ad      	asrs	r5, r5, #2
 801a722:	d03d      	beq.n	801a7a0 <__pow5mult+0xa0>
 801a724:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801a726:	b97c      	cbnz	r4, 801a748 <__pow5mult+0x48>
 801a728:	2010      	movs	r0, #16
 801a72a:	f7fb fac5 	bl	8015cb8 <malloc>
 801a72e:	4602      	mov	r2, r0
 801a730:	6270      	str	r0, [r6, #36]	; 0x24
 801a732:	b928      	cbnz	r0, 801a740 <__pow5mult+0x40>
 801a734:	4b1d      	ldr	r3, [pc, #116]	; (801a7ac <__pow5mult+0xac>)
 801a736:	481e      	ldr	r0, [pc, #120]	; (801a7b0 <__pow5mult+0xb0>)
 801a738:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801a73c:	f7fe f950 	bl	80189e0 <__assert_func>
 801a740:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801a744:	6004      	str	r4, [r0, #0]
 801a746:	60c4      	str	r4, [r0, #12]
 801a748:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801a74c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801a750:	b94c      	cbnz	r4, 801a766 <__pow5mult+0x66>
 801a752:	f240 2171 	movw	r1, #625	; 0x271
 801a756:	4630      	mov	r0, r6
 801a758:	f7ff ff16 	bl	801a588 <__i2b>
 801a75c:	2300      	movs	r3, #0
 801a75e:	f8c8 0008 	str.w	r0, [r8, #8]
 801a762:	4604      	mov	r4, r0
 801a764:	6003      	str	r3, [r0, #0]
 801a766:	f04f 0900 	mov.w	r9, #0
 801a76a:	07eb      	lsls	r3, r5, #31
 801a76c:	d50a      	bpl.n	801a784 <__pow5mult+0x84>
 801a76e:	4639      	mov	r1, r7
 801a770:	4622      	mov	r2, r4
 801a772:	4630      	mov	r0, r6
 801a774:	f7ff ff1e 	bl	801a5b4 <__multiply>
 801a778:	4639      	mov	r1, r7
 801a77a:	4680      	mov	r8, r0
 801a77c:	4630      	mov	r0, r6
 801a77e:	f7ff fdfd 	bl	801a37c <_Bfree>
 801a782:	4647      	mov	r7, r8
 801a784:	106d      	asrs	r5, r5, #1
 801a786:	d00b      	beq.n	801a7a0 <__pow5mult+0xa0>
 801a788:	6820      	ldr	r0, [r4, #0]
 801a78a:	b938      	cbnz	r0, 801a79c <__pow5mult+0x9c>
 801a78c:	4622      	mov	r2, r4
 801a78e:	4621      	mov	r1, r4
 801a790:	4630      	mov	r0, r6
 801a792:	f7ff ff0f 	bl	801a5b4 <__multiply>
 801a796:	6020      	str	r0, [r4, #0]
 801a798:	f8c0 9000 	str.w	r9, [r0]
 801a79c:	4604      	mov	r4, r0
 801a79e:	e7e4      	b.n	801a76a <__pow5mult+0x6a>
 801a7a0:	4638      	mov	r0, r7
 801a7a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a7a6:	bf00      	nop
 801a7a8:	0801e140 	.word	0x0801e140
 801a7ac:	0801dc58 	.word	0x0801dc58
 801a7b0:	0801dfec 	.word	0x0801dfec

0801a7b4 <__lshift>:
 801a7b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a7b8:	460c      	mov	r4, r1
 801a7ba:	6849      	ldr	r1, [r1, #4]
 801a7bc:	6923      	ldr	r3, [r4, #16]
 801a7be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801a7c2:	68a3      	ldr	r3, [r4, #8]
 801a7c4:	4607      	mov	r7, r0
 801a7c6:	4691      	mov	r9, r2
 801a7c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801a7cc:	f108 0601 	add.w	r6, r8, #1
 801a7d0:	42b3      	cmp	r3, r6
 801a7d2:	db0b      	blt.n	801a7ec <__lshift+0x38>
 801a7d4:	4638      	mov	r0, r7
 801a7d6:	f7ff fd91 	bl	801a2fc <_Balloc>
 801a7da:	4605      	mov	r5, r0
 801a7dc:	b948      	cbnz	r0, 801a7f2 <__lshift+0x3e>
 801a7de:	4602      	mov	r2, r0
 801a7e0:	4b28      	ldr	r3, [pc, #160]	; (801a884 <__lshift+0xd0>)
 801a7e2:	4829      	ldr	r0, [pc, #164]	; (801a888 <__lshift+0xd4>)
 801a7e4:	f240 11d9 	movw	r1, #473	; 0x1d9
 801a7e8:	f7fe f8fa 	bl	80189e0 <__assert_func>
 801a7ec:	3101      	adds	r1, #1
 801a7ee:	005b      	lsls	r3, r3, #1
 801a7f0:	e7ee      	b.n	801a7d0 <__lshift+0x1c>
 801a7f2:	2300      	movs	r3, #0
 801a7f4:	f100 0114 	add.w	r1, r0, #20
 801a7f8:	f100 0210 	add.w	r2, r0, #16
 801a7fc:	4618      	mov	r0, r3
 801a7fe:	4553      	cmp	r3, sl
 801a800:	db33      	blt.n	801a86a <__lshift+0xb6>
 801a802:	6920      	ldr	r0, [r4, #16]
 801a804:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a808:	f104 0314 	add.w	r3, r4, #20
 801a80c:	f019 091f 	ands.w	r9, r9, #31
 801a810:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801a814:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801a818:	d02b      	beq.n	801a872 <__lshift+0xbe>
 801a81a:	f1c9 0e20 	rsb	lr, r9, #32
 801a81e:	468a      	mov	sl, r1
 801a820:	2200      	movs	r2, #0
 801a822:	6818      	ldr	r0, [r3, #0]
 801a824:	fa00 f009 	lsl.w	r0, r0, r9
 801a828:	4302      	orrs	r2, r0
 801a82a:	f84a 2b04 	str.w	r2, [sl], #4
 801a82e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a832:	459c      	cmp	ip, r3
 801a834:	fa22 f20e 	lsr.w	r2, r2, lr
 801a838:	d8f3      	bhi.n	801a822 <__lshift+0x6e>
 801a83a:	ebac 0304 	sub.w	r3, ip, r4
 801a83e:	3b15      	subs	r3, #21
 801a840:	f023 0303 	bic.w	r3, r3, #3
 801a844:	3304      	adds	r3, #4
 801a846:	f104 0015 	add.w	r0, r4, #21
 801a84a:	4584      	cmp	ip, r0
 801a84c:	bf38      	it	cc
 801a84e:	2304      	movcc	r3, #4
 801a850:	50ca      	str	r2, [r1, r3]
 801a852:	b10a      	cbz	r2, 801a858 <__lshift+0xa4>
 801a854:	f108 0602 	add.w	r6, r8, #2
 801a858:	3e01      	subs	r6, #1
 801a85a:	4638      	mov	r0, r7
 801a85c:	612e      	str	r6, [r5, #16]
 801a85e:	4621      	mov	r1, r4
 801a860:	f7ff fd8c 	bl	801a37c <_Bfree>
 801a864:	4628      	mov	r0, r5
 801a866:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a86a:	f842 0f04 	str.w	r0, [r2, #4]!
 801a86e:	3301      	adds	r3, #1
 801a870:	e7c5      	b.n	801a7fe <__lshift+0x4a>
 801a872:	3904      	subs	r1, #4
 801a874:	f853 2b04 	ldr.w	r2, [r3], #4
 801a878:	f841 2f04 	str.w	r2, [r1, #4]!
 801a87c:	459c      	cmp	ip, r3
 801a87e:	d8f9      	bhi.n	801a874 <__lshift+0xc0>
 801a880:	e7ea      	b.n	801a858 <__lshift+0xa4>
 801a882:	bf00      	nop
 801a884:	0801df5d 	.word	0x0801df5d
 801a888:	0801dfec 	.word	0x0801dfec

0801a88c <__mcmp>:
 801a88c:	b530      	push	{r4, r5, lr}
 801a88e:	6902      	ldr	r2, [r0, #16]
 801a890:	690c      	ldr	r4, [r1, #16]
 801a892:	1b12      	subs	r2, r2, r4
 801a894:	d10e      	bne.n	801a8b4 <__mcmp+0x28>
 801a896:	f100 0314 	add.w	r3, r0, #20
 801a89a:	3114      	adds	r1, #20
 801a89c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801a8a0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801a8a4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801a8a8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801a8ac:	42a5      	cmp	r5, r4
 801a8ae:	d003      	beq.n	801a8b8 <__mcmp+0x2c>
 801a8b0:	d305      	bcc.n	801a8be <__mcmp+0x32>
 801a8b2:	2201      	movs	r2, #1
 801a8b4:	4610      	mov	r0, r2
 801a8b6:	bd30      	pop	{r4, r5, pc}
 801a8b8:	4283      	cmp	r3, r0
 801a8ba:	d3f3      	bcc.n	801a8a4 <__mcmp+0x18>
 801a8bc:	e7fa      	b.n	801a8b4 <__mcmp+0x28>
 801a8be:	f04f 32ff 	mov.w	r2, #4294967295
 801a8c2:	e7f7      	b.n	801a8b4 <__mcmp+0x28>

0801a8c4 <__mdiff>:
 801a8c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a8c8:	460c      	mov	r4, r1
 801a8ca:	4606      	mov	r6, r0
 801a8cc:	4611      	mov	r1, r2
 801a8ce:	4620      	mov	r0, r4
 801a8d0:	4617      	mov	r7, r2
 801a8d2:	f7ff ffdb 	bl	801a88c <__mcmp>
 801a8d6:	1e05      	subs	r5, r0, #0
 801a8d8:	d110      	bne.n	801a8fc <__mdiff+0x38>
 801a8da:	4629      	mov	r1, r5
 801a8dc:	4630      	mov	r0, r6
 801a8de:	f7ff fd0d 	bl	801a2fc <_Balloc>
 801a8e2:	b930      	cbnz	r0, 801a8f2 <__mdiff+0x2e>
 801a8e4:	4b39      	ldr	r3, [pc, #228]	; (801a9cc <__mdiff+0x108>)
 801a8e6:	4602      	mov	r2, r0
 801a8e8:	f240 2132 	movw	r1, #562	; 0x232
 801a8ec:	4838      	ldr	r0, [pc, #224]	; (801a9d0 <__mdiff+0x10c>)
 801a8ee:	f7fe f877 	bl	80189e0 <__assert_func>
 801a8f2:	2301      	movs	r3, #1
 801a8f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801a8f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a8fc:	bfa4      	itt	ge
 801a8fe:	463b      	movge	r3, r7
 801a900:	4627      	movge	r7, r4
 801a902:	4630      	mov	r0, r6
 801a904:	6879      	ldr	r1, [r7, #4]
 801a906:	bfa6      	itte	ge
 801a908:	461c      	movge	r4, r3
 801a90a:	2500      	movge	r5, #0
 801a90c:	2501      	movlt	r5, #1
 801a90e:	f7ff fcf5 	bl	801a2fc <_Balloc>
 801a912:	b920      	cbnz	r0, 801a91e <__mdiff+0x5a>
 801a914:	4b2d      	ldr	r3, [pc, #180]	; (801a9cc <__mdiff+0x108>)
 801a916:	4602      	mov	r2, r0
 801a918:	f44f 7110 	mov.w	r1, #576	; 0x240
 801a91c:	e7e6      	b.n	801a8ec <__mdiff+0x28>
 801a91e:	693e      	ldr	r6, [r7, #16]
 801a920:	60c5      	str	r5, [r0, #12]
 801a922:	6925      	ldr	r5, [r4, #16]
 801a924:	f107 0114 	add.w	r1, r7, #20
 801a928:	f104 0914 	add.w	r9, r4, #20
 801a92c:	f100 0e14 	add.w	lr, r0, #20
 801a930:	f107 0210 	add.w	r2, r7, #16
 801a934:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 801a938:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801a93c:	46f2      	mov	sl, lr
 801a93e:	2700      	movs	r7, #0
 801a940:	f859 3b04 	ldr.w	r3, [r9], #4
 801a944:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801a948:	fa1f f883 	uxth.w	r8, r3
 801a94c:	fa17 f78b 	uxtah	r7, r7, fp
 801a950:	0c1b      	lsrs	r3, r3, #16
 801a952:	eba7 0808 	sub.w	r8, r7, r8
 801a956:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801a95a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801a95e:	fa1f f888 	uxth.w	r8, r8
 801a962:	141f      	asrs	r7, r3, #16
 801a964:	454d      	cmp	r5, r9
 801a966:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801a96a:	f84a 3b04 	str.w	r3, [sl], #4
 801a96e:	d8e7      	bhi.n	801a940 <__mdiff+0x7c>
 801a970:	1b2b      	subs	r3, r5, r4
 801a972:	3b15      	subs	r3, #21
 801a974:	f023 0303 	bic.w	r3, r3, #3
 801a978:	3304      	adds	r3, #4
 801a97a:	3415      	adds	r4, #21
 801a97c:	42a5      	cmp	r5, r4
 801a97e:	bf38      	it	cc
 801a980:	2304      	movcc	r3, #4
 801a982:	4419      	add	r1, r3
 801a984:	4473      	add	r3, lr
 801a986:	469e      	mov	lr, r3
 801a988:	460d      	mov	r5, r1
 801a98a:	4565      	cmp	r5, ip
 801a98c:	d30e      	bcc.n	801a9ac <__mdiff+0xe8>
 801a98e:	f10c 0203 	add.w	r2, ip, #3
 801a992:	1a52      	subs	r2, r2, r1
 801a994:	f022 0203 	bic.w	r2, r2, #3
 801a998:	3903      	subs	r1, #3
 801a99a:	458c      	cmp	ip, r1
 801a99c:	bf38      	it	cc
 801a99e:	2200      	movcc	r2, #0
 801a9a0:	441a      	add	r2, r3
 801a9a2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801a9a6:	b17b      	cbz	r3, 801a9c8 <__mdiff+0x104>
 801a9a8:	6106      	str	r6, [r0, #16]
 801a9aa:	e7a5      	b.n	801a8f8 <__mdiff+0x34>
 801a9ac:	f855 8b04 	ldr.w	r8, [r5], #4
 801a9b0:	fa17 f488 	uxtah	r4, r7, r8
 801a9b4:	1422      	asrs	r2, r4, #16
 801a9b6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801a9ba:	b2a4      	uxth	r4, r4
 801a9bc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801a9c0:	f84e 4b04 	str.w	r4, [lr], #4
 801a9c4:	1417      	asrs	r7, r2, #16
 801a9c6:	e7e0      	b.n	801a98a <__mdiff+0xc6>
 801a9c8:	3e01      	subs	r6, #1
 801a9ca:	e7ea      	b.n	801a9a2 <__mdiff+0xde>
 801a9cc:	0801df5d 	.word	0x0801df5d
 801a9d0:	0801dfec 	.word	0x0801dfec

0801a9d4 <__ulp>:
 801a9d4:	b082      	sub	sp, #8
 801a9d6:	ed8d 0b00 	vstr	d0, [sp]
 801a9da:	9b01      	ldr	r3, [sp, #4]
 801a9dc:	4912      	ldr	r1, [pc, #72]	; (801aa28 <__ulp+0x54>)
 801a9de:	4019      	ands	r1, r3
 801a9e0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801a9e4:	2900      	cmp	r1, #0
 801a9e6:	dd05      	ble.n	801a9f4 <__ulp+0x20>
 801a9e8:	2200      	movs	r2, #0
 801a9ea:	460b      	mov	r3, r1
 801a9ec:	ec43 2b10 	vmov	d0, r2, r3
 801a9f0:	b002      	add	sp, #8
 801a9f2:	4770      	bx	lr
 801a9f4:	4249      	negs	r1, r1
 801a9f6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801a9fa:	ea4f 5021 	mov.w	r0, r1, asr #20
 801a9fe:	f04f 0200 	mov.w	r2, #0
 801aa02:	f04f 0300 	mov.w	r3, #0
 801aa06:	da04      	bge.n	801aa12 <__ulp+0x3e>
 801aa08:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801aa0c:	fa41 f300 	asr.w	r3, r1, r0
 801aa10:	e7ec      	b.n	801a9ec <__ulp+0x18>
 801aa12:	f1a0 0114 	sub.w	r1, r0, #20
 801aa16:	291e      	cmp	r1, #30
 801aa18:	bfda      	itte	le
 801aa1a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801aa1e:	fa20 f101 	lsrle.w	r1, r0, r1
 801aa22:	2101      	movgt	r1, #1
 801aa24:	460a      	mov	r2, r1
 801aa26:	e7e1      	b.n	801a9ec <__ulp+0x18>
 801aa28:	7ff00000 	.word	0x7ff00000

0801aa2c <__b2d>:
 801aa2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801aa2e:	6905      	ldr	r5, [r0, #16]
 801aa30:	f100 0714 	add.w	r7, r0, #20
 801aa34:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801aa38:	1f2e      	subs	r6, r5, #4
 801aa3a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801aa3e:	4620      	mov	r0, r4
 801aa40:	f7ff fd52 	bl	801a4e8 <__hi0bits>
 801aa44:	f1c0 0320 	rsb	r3, r0, #32
 801aa48:	280a      	cmp	r0, #10
 801aa4a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 801aac8 <__b2d+0x9c>
 801aa4e:	600b      	str	r3, [r1, #0]
 801aa50:	dc14      	bgt.n	801aa7c <__b2d+0x50>
 801aa52:	f1c0 0e0b 	rsb	lr, r0, #11
 801aa56:	fa24 f10e 	lsr.w	r1, r4, lr
 801aa5a:	42b7      	cmp	r7, r6
 801aa5c:	ea41 030c 	orr.w	r3, r1, ip
 801aa60:	bf34      	ite	cc
 801aa62:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801aa66:	2100      	movcs	r1, #0
 801aa68:	3015      	adds	r0, #21
 801aa6a:	fa04 f000 	lsl.w	r0, r4, r0
 801aa6e:	fa21 f10e 	lsr.w	r1, r1, lr
 801aa72:	ea40 0201 	orr.w	r2, r0, r1
 801aa76:	ec43 2b10 	vmov	d0, r2, r3
 801aa7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801aa7c:	42b7      	cmp	r7, r6
 801aa7e:	bf3a      	itte	cc
 801aa80:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801aa84:	f1a5 0608 	subcc.w	r6, r5, #8
 801aa88:	2100      	movcs	r1, #0
 801aa8a:	380b      	subs	r0, #11
 801aa8c:	d017      	beq.n	801aabe <__b2d+0x92>
 801aa8e:	f1c0 0c20 	rsb	ip, r0, #32
 801aa92:	fa04 f500 	lsl.w	r5, r4, r0
 801aa96:	42be      	cmp	r6, r7
 801aa98:	fa21 f40c 	lsr.w	r4, r1, ip
 801aa9c:	ea45 0504 	orr.w	r5, r5, r4
 801aaa0:	bf8c      	ite	hi
 801aaa2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801aaa6:	2400      	movls	r4, #0
 801aaa8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 801aaac:	fa01 f000 	lsl.w	r0, r1, r0
 801aab0:	fa24 f40c 	lsr.w	r4, r4, ip
 801aab4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801aab8:	ea40 0204 	orr.w	r2, r0, r4
 801aabc:	e7db      	b.n	801aa76 <__b2d+0x4a>
 801aabe:	ea44 030c 	orr.w	r3, r4, ip
 801aac2:	460a      	mov	r2, r1
 801aac4:	e7d7      	b.n	801aa76 <__b2d+0x4a>
 801aac6:	bf00      	nop
 801aac8:	3ff00000 	.word	0x3ff00000

0801aacc <__d2b>:
 801aacc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801aad0:	4689      	mov	r9, r1
 801aad2:	2101      	movs	r1, #1
 801aad4:	ec57 6b10 	vmov	r6, r7, d0
 801aad8:	4690      	mov	r8, r2
 801aada:	f7ff fc0f 	bl	801a2fc <_Balloc>
 801aade:	4604      	mov	r4, r0
 801aae0:	b930      	cbnz	r0, 801aaf0 <__d2b+0x24>
 801aae2:	4602      	mov	r2, r0
 801aae4:	4b25      	ldr	r3, [pc, #148]	; (801ab7c <__d2b+0xb0>)
 801aae6:	4826      	ldr	r0, [pc, #152]	; (801ab80 <__d2b+0xb4>)
 801aae8:	f240 310a 	movw	r1, #778	; 0x30a
 801aaec:	f7fd ff78 	bl	80189e0 <__assert_func>
 801aaf0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801aaf4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801aaf8:	bb35      	cbnz	r5, 801ab48 <__d2b+0x7c>
 801aafa:	2e00      	cmp	r6, #0
 801aafc:	9301      	str	r3, [sp, #4]
 801aafe:	d028      	beq.n	801ab52 <__d2b+0x86>
 801ab00:	4668      	mov	r0, sp
 801ab02:	9600      	str	r6, [sp, #0]
 801ab04:	f7ff fd10 	bl	801a528 <__lo0bits>
 801ab08:	9900      	ldr	r1, [sp, #0]
 801ab0a:	b300      	cbz	r0, 801ab4e <__d2b+0x82>
 801ab0c:	9a01      	ldr	r2, [sp, #4]
 801ab0e:	f1c0 0320 	rsb	r3, r0, #32
 801ab12:	fa02 f303 	lsl.w	r3, r2, r3
 801ab16:	430b      	orrs	r3, r1
 801ab18:	40c2      	lsrs	r2, r0
 801ab1a:	6163      	str	r3, [r4, #20]
 801ab1c:	9201      	str	r2, [sp, #4]
 801ab1e:	9b01      	ldr	r3, [sp, #4]
 801ab20:	61a3      	str	r3, [r4, #24]
 801ab22:	2b00      	cmp	r3, #0
 801ab24:	bf14      	ite	ne
 801ab26:	2202      	movne	r2, #2
 801ab28:	2201      	moveq	r2, #1
 801ab2a:	6122      	str	r2, [r4, #16]
 801ab2c:	b1d5      	cbz	r5, 801ab64 <__d2b+0x98>
 801ab2e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801ab32:	4405      	add	r5, r0
 801ab34:	f8c9 5000 	str.w	r5, [r9]
 801ab38:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801ab3c:	f8c8 0000 	str.w	r0, [r8]
 801ab40:	4620      	mov	r0, r4
 801ab42:	b003      	add	sp, #12
 801ab44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ab48:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801ab4c:	e7d5      	b.n	801aafa <__d2b+0x2e>
 801ab4e:	6161      	str	r1, [r4, #20]
 801ab50:	e7e5      	b.n	801ab1e <__d2b+0x52>
 801ab52:	a801      	add	r0, sp, #4
 801ab54:	f7ff fce8 	bl	801a528 <__lo0bits>
 801ab58:	9b01      	ldr	r3, [sp, #4]
 801ab5a:	6163      	str	r3, [r4, #20]
 801ab5c:	2201      	movs	r2, #1
 801ab5e:	6122      	str	r2, [r4, #16]
 801ab60:	3020      	adds	r0, #32
 801ab62:	e7e3      	b.n	801ab2c <__d2b+0x60>
 801ab64:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801ab68:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801ab6c:	f8c9 0000 	str.w	r0, [r9]
 801ab70:	6918      	ldr	r0, [r3, #16]
 801ab72:	f7ff fcb9 	bl	801a4e8 <__hi0bits>
 801ab76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801ab7a:	e7df      	b.n	801ab3c <__d2b+0x70>
 801ab7c:	0801df5d 	.word	0x0801df5d
 801ab80:	0801dfec 	.word	0x0801dfec

0801ab84 <__ratio>:
 801ab84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ab88:	4688      	mov	r8, r1
 801ab8a:	4669      	mov	r1, sp
 801ab8c:	4681      	mov	r9, r0
 801ab8e:	f7ff ff4d 	bl	801aa2c <__b2d>
 801ab92:	a901      	add	r1, sp, #4
 801ab94:	4640      	mov	r0, r8
 801ab96:	ec55 4b10 	vmov	r4, r5, d0
 801ab9a:	f7ff ff47 	bl	801aa2c <__b2d>
 801ab9e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801aba2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801aba6:	eba3 0c02 	sub.w	ip, r3, r2
 801abaa:	e9dd 3200 	ldrd	r3, r2, [sp]
 801abae:	1a9b      	subs	r3, r3, r2
 801abb0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801abb4:	ec51 0b10 	vmov	r0, r1, d0
 801abb8:	2b00      	cmp	r3, #0
 801abba:	bfd6      	itet	le
 801abbc:	460a      	movle	r2, r1
 801abbe:	462a      	movgt	r2, r5
 801abc0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801abc4:	468b      	mov	fp, r1
 801abc6:	462f      	mov	r7, r5
 801abc8:	bfd4      	ite	le
 801abca:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801abce:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801abd2:	4620      	mov	r0, r4
 801abd4:	ee10 2a10 	vmov	r2, s0
 801abd8:	465b      	mov	r3, fp
 801abda:	4639      	mov	r1, r7
 801abdc:	f7e5 fe56 	bl	800088c <__aeabi_ddiv>
 801abe0:	ec41 0b10 	vmov	d0, r0, r1
 801abe4:	b003      	add	sp, #12
 801abe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801abea <__copybits>:
 801abea:	3901      	subs	r1, #1
 801abec:	b570      	push	{r4, r5, r6, lr}
 801abee:	1149      	asrs	r1, r1, #5
 801abf0:	6914      	ldr	r4, [r2, #16]
 801abf2:	3101      	adds	r1, #1
 801abf4:	f102 0314 	add.w	r3, r2, #20
 801abf8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801abfc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801ac00:	1f05      	subs	r5, r0, #4
 801ac02:	42a3      	cmp	r3, r4
 801ac04:	d30c      	bcc.n	801ac20 <__copybits+0x36>
 801ac06:	1aa3      	subs	r3, r4, r2
 801ac08:	3b11      	subs	r3, #17
 801ac0a:	f023 0303 	bic.w	r3, r3, #3
 801ac0e:	3211      	adds	r2, #17
 801ac10:	42a2      	cmp	r2, r4
 801ac12:	bf88      	it	hi
 801ac14:	2300      	movhi	r3, #0
 801ac16:	4418      	add	r0, r3
 801ac18:	2300      	movs	r3, #0
 801ac1a:	4288      	cmp	r0, r1
 801ac1c:	d305      	bcc.n	801ac2a <__copybits+0x40>
 801ac1e:	bd70      	pop	{r4, r5, r6, pc}
 801ac20:	f853 6b04 	ldr.w	r6, [r3], #4
 801ac24:	f845 6f04 	str.w	r6, [r5, #4]!
 801ac28:	e7eb      	b.n	801ac02 <__copybits+0x18>
 801ac2a:	f840 3b04 	str.w	r3, [r0], #4
 801ac2e:	e7f4      	b.n	801ac1a <__copybits+0x30>

0801ac30 <__any_on>:
 801ac30:	f100 0214 	add.w	r2, r0, #20
 801ac34:	6900      	ldr	r0, [r0, #16]
 801ac36:	114b      	asrs	r3, r1, #5
 801ac38:	4298      	cmp	r0, r3
 801ac3a:	b510      	push	{r4, lr}
 801ac3c:	db11      	blt.n	801ac62 <__any_on+0x32>
 801ac3e:	dd0a      	ble.n	801ac56 <__any_on+0x26>
 801ac40:	f011 011f 	ands.w	r1, r1, #31
 801ac44:	d007      	beq.n	801ac56 <__any_on+0x26>
 801ac46:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801ac4a:	fa24 f001 	lsr.w	r0, r4, r1
 801ac4e:	fa00 f101 	lsl.w	r1, r0, r1
 801ac52:	428c      	cmp	r4, r1
 801ac54:	d10b      	bne.n	801ac6e <__any_on+0x3e>
 801ac56:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801ac5a:	4293      	cmp	r3, r2
 801ac5c:	d803      	bhi.n	801ac66 <__any_on+0x36>
 801ac5e:	2000      	movs	r0, #0
 801ac60:	bd10      	pop	{r4, pc}
 801ac62:	4603      	mov	r3, r0
 801ac64:	e7f7      	b.n	801ac56 <__any_on+0x26>
 801ac66:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801ac6a:	2900      	cmp	r1, #0
 801ac6c:	d0f5      	beq.n	801ac5a <__any_on+0x2a>
 801ac6e:	2001      	movs	r0, #1
 801ac70:	e7f6      	b.n	801ac60 <__any_on+0x30>

0801ac72 <_calloc_r>:
 801ac72:	b513      	push	{r0, r1, r4, lr}
 801ac74:	434a      	muls	r2, r1
 801ac76:	4611      	mov	r1, r2
 801ac78:	9201      	str	r2, [sp, #4]
 801ac7a:	f7fb fb2b 	bl	80162d4 <_malloc_r>
 801ac7e:	4604      	mov	r4, r0
 801ac80:	b118      	cbz	r0, 801ac8a <_calloc_r+0x18>
 801ac82:	9a01      	ldr	r2, [sp, #4]
 801ac84:	2100      	movs	r1, #0
 801ac86:	f7fb f84f 	bl	8015d28 <memset>
 801ac8a:	4620      	mov	r0, r4
 801ac8c:	b002      	add	sp, #8
 801ac8e:	bd10      	pop	{r4, pc}

0801ac90 <_realloc_r>:
 801ac90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ac92:	4607      	mov	r7, r0
 801ac94:	4614      	mov	r4, r2
 801ac96:	460e      	mov	r6, r1
 801ac98:	b921      	cbnz	r1, 801aca4 <_realloc_r+0x14>
 801ac9a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801ac9e:	4611      	mov	r1, r2
 801aca0:	f7fb bb18 	b.w	80162d4 <_malloc_r>
 801aca4:	b922      	cbnz	r2, 801acb0 <_realloc_r+0x20>
 801aca6:	f7fb fac5 	bl	8016234 <_free_r>
 801acaa:	4625      	mov	r5, r4
 801acac:	4628      	mov	r0, r5
 801acae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801acb0:	f000 feaa 	bl	801ba08 <_malloc_usable_size_r>
 801acb4:	42a0      	cmp	r0, r4
 801acb6:	d20f      	bcs.n	801acd8 <_realloc_r+0x48>
 801acb8:	4621      	mov	r1, r4
 801acba:	4638      	mov	r0, r7
 801acbc:	f7fb fb0a 	bl	80162d4 <_malloc_r>
 801acc0:	4605      	mov	r5, r0
 801acc2:	2800      	cmp	r0, #0
 801acc4:	d0f2      	beq.n	801acac <_realloc_r+0x1c>
 801acc6:	4631      	mov	r1, r6
 801acc8:	4622      	mov	r2, r4
 801acca:	f7fb f805 	bl	8015cd8 <memcpy>
 801acce:	4631      	mov	r1, r6
 801acd0:	4638      	mov	r0, r7
 801acd2:	f7fb faaf 	bl	8016234 <_free_r>
 801acd6:	e7e9      	b.n	801acac <_realloc_r+0x1c>
 801acd8:	4635      	mov	r5, r6
 801acda:	e7e7      	b.n	801acac <_realloc_r+0x1c>

0801acdc <__ssputs_r>:
 801acdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ace0:	688e      	ldr	r6, [r1, #8]
 801ace2:	429e      	cmp	r6, r3
 801ace4:	4682      	mov	sl, r0
 801ace6:	460c      	mov	r4, r1
 801ace8:	4690      	mov	r8, r2
 801acea:	461f      	mov	r7, r3
 801acec:	d838      	bhi.n	801ad60 <__ssputs_r+0x84>
 801acee:	898a      	ldrh	r2, [r1, #12]
 801acf0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801acf4:	d032      	beq.n	801ad5c <__ssputs_r+0x80>
 801acf6:	6825      	ldr	r5, [r4, #0]
 801acf8:	6909      	ldr	r1, [r1, #16]
 801acfa:	eba5 0901 	sub.w	r9, r5, r1
 801acfe:	6965      	ldr	r5, [r4, #20]
 801ad00:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801ad04:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801ad08:	3301      	adds	r3, #1
 801ad0a:	444b      	add	r3, r9
 801ad0c:	106d      	asrs	r5, r5, #1
 801ad0e:	429d      	cmp	r5, r3
 801ad10:	bf38      	it	cc
 801ad12:	461d      	movcc	r5, r3
 801ad14:	0553      	lsls	r3, r2, #21
 801ad16:	d531      	bpl.n	801ad7c <__ssputs_r+0xa0>
 801ad18:	4629      	mov	r1, r5
 801ad1a:	f7fb fadb 	bl	80162d4 <_malloc_r>
 801ad1e:	4606      	mov	r6, r0
 801ad20:	b950      	cbnz	r0, 801ad38 <__ssputs_r+0x5c>
 801ad22:	230c      	movs	r3, #12
 801ad24:	f8ca 3000 	str.w	r3, [sl]
 801ad28:	89a3      	ldrh	r3, [r4, #12]
 801ad2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ad2e:	81a3      	strh	r3, [r4, #12]
 801ad30:	f04f 30ff 	mov.w	r0, #4294967295
 801ad34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ad38:	6921      	ldr	r1, [r4, #16]
 801ad3a:	464a      	mov	r2, r9
 801ad3c:	f7fa ffcc 	bl	8015cd8 <memcpy>
 801ad40:	89a3      	ldrh	r3, [r4, #12]
 801ad42:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801ad46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801ad4a:	81a3      	strh	r3, [r4, #12]
 801ad4c:	6126      	str	r6, [r4, #16]
 801ad4e:	6165      	str	r5, [r4, #20]
 801ad50:	444e      	add	r6, r9
 801ad52:	eba5 0509 	sub.w	r5, r5, r9
 801ad56:	6026      	str	r6, [r4, #0]
 801ad58:	60a5      	str	r5, [r4, #8]
 801ad5a:	463e      	mov	r6, r7
 801ad5c:	42be      	cmp	r6, r7
 801ad5e:	d900      	bls.n	801ad62 <__ssputs_r+0x86>
 801ad60:	463e      	mov	r6, r7
 801ad62:	4632      	mov	r2, r6
 801ad64:	6820      	ldr	r0, [r4, #0]
 801ad66:	4641      	mov	r1, r8
 801ad68:	f7fa ffc4 	bl	8015cf4 <memmove>
 801ad6c:	68a3      	ldr	r3, [r4, #8]
 801ad6e:	6822      	ldr	r2, [r4, #0]
 801ad70:	1b9b      	subs	r3, r3, r6
 801ad72:	4432      	add	r2, r6
 801ad74:	60a3      	str	r3, [r4, #8]
 801ad76:	6022      	str	r2, [r4, #0]
 801ad78:	2000      	movs	r0, #0
 801ad7a:	e7db      	b.n	801ad34 <__ssputs_r+0x58>
 801ad7c:	462a      	mov	r2, r5
 801ad7e:	f7ff ff87 	bl	801ac90 <_realloc_r>
 801ad82:	4606      	mov	r6, r0
 801ad84:	2800      	cmp	r0, #0
 801ad86:	d1e1      	bne.n	801ad4c <__ssputs_r+0x70>
 801ad88:	6921      	ldr	r1, [r4, #16]
 801ad8a:	4650      	mov	r0, sl
 801ad8c:	f7fb fa52 	bl	8016234 <_free_r>
 801ad90:	e7c7      	b.n	801ad22 <__ssputs_r+0x46>
	...

0801ad94 <_svfiprintf_r>:
 801ad94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ad98:	4698      	mov	r8, r3
 801ad9a:	898b      	ldrh	r3, [r1, #12]
 801ad9c:	061b      	lsls	r3, r3, #24
 801ad9e:	b09d      	sub	sp, #116	; 0x74
 801ada0:	4607      	mov	r7, r0
 801ada2:	460d      	mov	r5, r1
 801ada4:	4614      	mov	r4, r2
 801ada6:	d50e      	bpl.n	801adc6 <_svfiprintf_r+0x32>
 801ada8:	690b      	ldr	r3, [r1, #16]
 801adaa:	b963      	cbnz	r3, 801adc6 <_svfiprintf_r+0x32>
 801adac:	2140      	movs	r1, #64	; 0x40
 801adae:	f7fb fa91 	bl	80162d4 <_malloc_r>
 801adb2:	6028      	str	r0, [r5, #0]
 801adb4:	6128      	str	r0, [r5, #16]
 801adb6:	b920      	cbnz	r0, 801adc2 <_svfiprintf_r+0x2e>
 801adb8:	230c      	movs	r3, #12
 801adba:	603b      	str	r3, [r7, #0]
 801adbc:	f04f 30ff 	mov.w	r0, #4294967295
 801adc0:	e0d1      	b.n	801af66 <_svfiprintf_r+0x1d2>
 801adc2:	2340      	movs	r3, #64	; 0x40
 801adc4:	616b      	str	r3, [r5, #20]
 801adc6:	2300      	movs	r3, #0
 801adc8:	9309      	str	r3, [sp, #36]	; 0x24
 801adca:	2320      	movs	r3, #32
 801adcc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801add0:	f8cd 800c 	str.w	r8, [sp, #12]
 801add4:	2330      	movs	r3, #48	; 0x30
 801add6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801af80 <_svfiprintf_r+0x1ec>
 801adda:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801adde:	f04f 0901 	mov.w	r9, #1
 801ade2:	4623      	mov	r3, r4
 801ade4:	469a      	mov	sl, r3
 801ade6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801adea:	b10a      	cbz	r2, 801adf0 <_svfiprintf_r+0x5c>
 801adec:	2a25      	cmp	r2, #37	; 0x25
 801adee:	d1f9      	bne.n	801ade4 <_svfiprintf_r+0x50>
 801adf0:	ebba 0b04 	subs.w	fp, sl, r4
 801adf4:	d00b      	beq.n	801ae0e <_svfiprintf_r+0x7a>
 801adf6:	465b      	mov	r3, fp
 801adf8:	4622      	mov	r2, r4
 801adfa:	4629      	mov	r1, r5
 801adfc:	4638      	mov	r0, r7
 801adfe:	f7ff ff6d 	bl	801acdc <__ssputs_r>
 801ae02:	3001      	adds	r0, #1
 801ae04:	f000 80aa 	beq.w	801af5c <_svfiprintf_r+0x1c8>
 801ae08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ae0a:	445a      	add	r2, fp
 801ae0c:	9209      	str	r2, [sp, #36]	; 0x24
 801ae0e:	f89a 3000 	ldrb.w	r3, [sl]
 801ae12:	2b00      	cmp	r3, #0
 801ae14:	f000 80a2 	beq.w	801af5c <_svfiprintf_r+0x1c8>
 801ae18:	2300      	movs	r3, #0
 801ae1a:	f04f 32ff 	mov.w	r2, #4294967295
 801ae1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ae22:	f10a 0a01 	add.w	sl, sl, #1
 801ae26:	9304      	str	r3, [sp, #16]
 801ae28:	9307      	str	r3, [sp, #28]
 801ae2a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801ae2e:	931a      	str	r3, [sp, #104]	; 0x68
 801ae30:	4654      	mov	r4, sl
 801ae32:	2205      	movs	r2, #5
 801ae34:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ae38:	4851      	ldr	r0, [pc, #324]	; (801af80 <_svfiprintf_r+0x1ec>)
 801ae3a:	f7e5 f9f1 	bl	8000220 <memchr>
 801ae3e:	9a04      	ldr	r2, [sp, #16]
 801ae40:	b9d8      	cbnz	r0, 801ae7a <_svfiprintf_r+0xe6>
 801ae42:	06d0      	lsls	r0, r2, #27
 801ae44:	bf44      	itt	mi
 801ae46:	2320      	movmi	r3, #32
 801ae48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801ae4c:	0711      	lsls	r1, r2, #28
 801ae4e:	bf44      	itt	mi
 801ae50:	232b      	movmi	r3, #43	; 0x2b
 801ae52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801ae56:	f89a 3000 	ldrb.w	r3, [sl]
 801ae5a:	2b2a      	cmp	r3, #42	; 0x2a
 801ae5c:	d015      	beq.n	801ae8a <_svfiprintf_r+0xf6>
 801ae5e:	9a07      	ldr	r2, [sp, #28]
 801ae60:	4654      	mov	r4, sl
 801ae62:	2000      	movs	r0, #0
 801ae64:	f04f 0c0a 	mov.w	ip, #10
 801ae68:	4621      	mov	r1, r4
 801ae6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ae6e:	3b30      	subs	r3, #48	; 0x30
 801ae70:	2b09      	cmp	r3, #9
 801ae72:	d94e      	bls.n	801af12 <_svfiprintf_r+0x17e>
 801ae74:	b1b0      	cbz	r0, 801aea4 <_svfiprintf_r+0x110>
 801ae76:	9207      	str	r2, [sp, #28]
 801ae78:	e014      	b.n	801aea4 <_svfiprintf_r+0x110>
 801ae7a:	eba0 0308 	sub.w	r3, r0, r8
 801ae7e:	fa09 f303 	lsl.w	r3, r9, r3
 801ae82:	4313      	orrs	r3, r2
 801ae84:	9304      	str	r3, [sp, #16]
 801ae86:	46a2      	mov	sl, r4
 801ae88:	e7d2      	b.n	801ae30 <_svfiprintf_r+0x9c>
 801ae8a:	9b03      	ldr	r3, [sp, #12]
 801ae8c:	1d19      	adds	r1, r3, #4
 801ae8e:	681b      	ldr	r3, [r3, #0]
 801ae90:	9103      	str	r1, [sp, #12]
 801ae92:	2b00      	cmp	r3, #0
 801ae94:	bfbb      	ittet	lt
 801ae96:	425b      	neglt	r3, r3
 801ae98:	f042 0202 	orrlt.w	r2, r2, #2
 801ae9c:	9307      	strge	r3, [sp, #28]
 801ae9e:	9307      	strlt	r3, [sp, #28]
 801aea0:	bfb8      	it	lt
 801aea2:	9204      	strlt	r2, [sp, #16]
 801aea4:	7823      	ldrb	r3, [r4, #0]
 801aea6:	2b2e      	cmp	r3, #46	; 0x2e
 801aea8:	d10c      	bne.n	801aec4 <_svfiprintf_r+0x130>
 801aeaa:	7863      	ldrb	r3, [r4, #1]
 801aeac:	2b2a      	cmp	r3, #42	; 0x2a
 801aeae:	d135      	bne.n	801af1c <_svfiprintf_r+0x188>
 801aeb0:	9b03      	ldr	r3, [sp, #12]
 801aeb2:	1d1a      	adds	r2, r3, #4
 801aeb4:	681b      	ldr	r3, [r3, #0]
 801aeb6:	9203      	str	r2, [sp, #12]
 801aeb8:	2b00      	cmp	r3, #0
 801aeba:	bfb8      	it	lt
 801aebc:	f04f 33ff 	movlt.w	r3, #4294967295
 801aec0:	3402      	adds	r4, #2
 801aec2:	9305      	str	r3, [sp, #20]
 801aec4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801af90 <_svfiprintf_r+0x1fc>
 801aec8:	7821      	ldrb	r1, [r4, #0]
 801aeca:	2203      	movs	r2, #3
 801aecc:	4650      	mov	r0, sl
 801aece:	f7e5 f9a7 	bl	8000220 <memchr>
 801aed2:	b140      	cbz	r0, 801aee6 <_svfiprintf_r+0x152>
 801aed4:	2340      	movs	r3, #64	; 0x40
 801aed6:	eba0 000a 	sub.w	r0, r0, sl
 801aeda:	fa03 f000 	lsl.w	r0, r3, r0
 801aede:	9b04      	ldr	r3, [sp, #16]
 801aee0:	4303      	orrs	r3, r0
 801aee2:	3401      	adds	r4, #1
 801aee4:	9304      	str	r3, [sp, #16]
 801aee6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801aeea:	4826      	ldr	r0, [pc, #152]	; (801af84 <_svfiprintf_r+0x1f0>)
 801aeec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801aef0:	2206      	movs	r2, #6
 801aef2:	f7e5 f995 	bl	8000220 <memchr>
 801aef6:	2800      	cmp	r0, #0
 801aef8:	d038      	beq.n	801af6c <_svfiprintf_r+0x1d8>
 801aefa:	4b23      	ldr	r3, [pc, #140]	; (801af88 <_svfiprintf_r+0x1f4>)
 801aefc:	bb1b      	cbnz	r3, 801af46 <_svfiprintf_r+0x1b2>
 801aefe:	9b03      	ldr	r3, [sp, #12]
 801af00:	3307      	adds	r3, #7
 801af02:	f023 0307 	bic.w	r3, r3, #7
 801af06:	3308      	adds	r3, #8
 801af08:	9303      	str	r3, [sp, #12]
 801af0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801af0c:	4433      	add	r3, r6
 801af0e:	9309      	str	r3, [sp, #36]	; 0x24
 801af10:	e767      	b.n	801ade2 <_svfiprintf_r+0x4e>
 801af12:	fb0c 3202 	mla	r2, ip, r2, r3
 801af16:	460c      	mov	r4, r1
 801af18:	2001      	movs	r0, #1
 801af1a:	e7a5      	b.n	801ae68 <_svfiprintf_r+0xd4>
 801af1c:	2300      	movs	r3, #0
 801af1e:	3401      	adds	r4, #1
 801af20:	9305      	str	r3, [sp, #20]
 801af22:	4619      	mov	r1, r3
 801af24:	f04f 0c0a 	mov.w	ip, #10
 801af28:	4620      	mov	r0, r4
 801af2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801af2e:	3a30      	subs	r2, #48	; 0x30
 801af30:	2a09      	cmp	r2, #9
 801af32:	d903      	bls.n	801af3c <_svfiprintf_r+0x1a8>
 801af34:	2b00      	cmp	r3, #0
 801af36:	d0c5      	beq.n	801aec4 <_svfiprintf_r+0x130>
 801af38:	9105      	str	r1, [sp, #20]
 801af3a:	e7c3      	b.n	801aec4 <_svfiprintf_r+0x130>
 801af3c:	fb0c 2101 	mla	r1, ip, r1, r2
 801af40:	4604      	mov	r4, r0
 801af42:	2301      	movs	r3, #1
 801af44:	e7f0      	b.n	801af28 <_svfiprintf_r+0x194>
 801af46:	ab03      	add	r3, sp, #12
 801af48:	9300      	str	r3, [sp, #0]
 801af4a:	462a      	mov	r2, r5
 801af4c:	4b0f      	ldr	r3, [pc, #60]	; (801af8c <_svfiprintf_r+0x1f8>)
 801af4e:	a904      	add	r1, sp, #16
 801af50:	4638      	mov	r0, r7
 801af52:	f7fb fab9 	bl	80164c8 <_printf_float>
 801af56:	1c42      	adds	r2, r0, #1
 801af58:	4606      	mov	r6, r0
 801af5a:	d1d6      	bne.n	801af0a <_svfiprintf_r+0x176>
 801af5c:	89ab      	ldrh	r3, [r5, #12]
 801af5e:	065b      	lsls	r3, r3, #25
 801af60:	f53f af2c 	bmi.w	801adbc <_svfiprintf_r+0x28>
 801af64:	9809      	ldr	r0, [sp, #36]	; 0x24
 801af66:	b01d      	add	sp, #116	; 0x74
 801af68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801af6c:	ab03      	add	r3, sp, #12
 801af6e:	9300      	str	r3, [sp, #0]
 801af70:	462a      	mov	r2, r5
 801af72:	4b06      	ldr	r3, [pc, #24]	; (801af8c <_svfiprintf_r+0x1f8>)
 801af74:	a904      	add	r1, sp, #16
 801af76:	4638      	mov	r0, r7
 801af78:	f7fb fd4a 	bl	8016a10 <_printf_i>
 801af7c:	e7eb      	b.n	801af56 <_svfiprintf_r+0x1c2>
 801af7e:	bf00      	nop
 801af80:	0801e14c 	.word	0x0801e14c
 801af84:	0801e156 	.word	0x0801e156
 801af88:	080164c9 	.word	0x080164c9
 801af8c:	0801acdd 	.word	0x0801acdd
 801af90:	0801e152 	.word	0x0801e152

0801af94 <_sungetc_r>:
 801af94:	b538      	push	{r3, r4, r5, lr}
 801af96:	1c4b      	adds	r3, r1, #1
 801af98:	4614      	mov	r4, r2
 801af9a:	d103      	bne.n	801afa4 <_sungetc_r+0x10>
 801af9c:	f04f 35ff 	mov.w	r5, #4294967295
 801afa0:	4628      	mov	r0, r5
 801afa2:	bd38      	pop	{r3, r4, r5, pc}
 801afa4:	8993      	ldrh	r3, [r2, #12]
 801afa6:	f023 0320 	bic.w	r3, r3, #32
 801afaa:	8193      	strh	r3, [r2, #12]
 801afac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801afae:	6852      	ldr	r2, [r2, #4]
 801afb0:	b2cd      	uxtb	r5, r1
 801afb2:	b18b      	cbz	r3, 801afd8 <_sungetc_r+0x44>
 801afb4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801afb6:	4293      	cmp	r3, r2
 801afb8:	dd08      	ble.n	801afcc <_sungetc_r+0x38>
 801afba:	6823      	ldr	r3, [r4, #0]
 801afbc:	1e5a      	subs	r2, r3, #1
 801afbe:	6022      	str	r2, [r4, #0]
 801afc0:	f803 5c01 	strb.w	r5, [r3, #-1]
 801afc4:	6863      	ldr	r3, [r4, #4]
 801afc6:	3301      	adds	r3, #1
 801afc8:	6063      	str	r3, [r4, #4]
 801afca:	e7e9      	b.n	801afa0 <_sungetc_r+0xc>
 801afcc:	4621      	mov	r1, r4
 801afce:	f000 fca5 	bl	801b91c <__submore>
 801afd2:	2800      	cmp	r0, #0
 801afd4:	d0f1      	beq.n	801afba <_sungetc_r+0x26>
 801afd6:	e7e1      	b.n	801af9c <_sungetc_r+0x8>
 801afd8:	6921      	ldr	r1, [r4, #16]
 801afda:	6823      	ldr	r3, [r4, #0]
 801afdc:	b151      	cbz	r1, 801aff4 <_sungetc_r+0x60>
 801afde:	4299      	cmp	r1, r3
 801afe0:	d208      	bcs.n	801aff4 <_sungetc_r+0x60>
 801afe2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801afe6:	42a9      	cmp	r1, r5
 801afe8:	d104      	bne.n	801aff4 <_sungetc_r+0x60>
 801afea:	3b01      	subs	r3, #1
 801afec:	3201      	adds	r2, #1
 801afee:	6023      	str	r3, [r4, #0]
 801aff0:	6062      	str	r2, [r4, #4]
 801aff2:	e7d5      	b.n	801afa0 <_sungetc_r+0xc>
 801aff4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 801aff8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801affc:	6363      	str	r3, [r4, #52]	; 0x34
 801affe:	2303      	movs	r3, #3
 801b000:	63a3      	str	r3, [r4, #56]	; 0x38
 801b002:	4623      	mov	r3, r4
 801b004:	f803 5f46 	strb.w	r5, [r3, #70]!
 801b008:	6023      	str	r3, [r4, #0]
 801b00a:	2301      	movs	r3, #1
 801b00c:	e7dc      	b.n	801afc8 <_sungetc_r+0x34>

0801b00e <__ssrefill_r>:
 801b00e:	b510      	push	{r4, lr}
 801b010:	460c      	mov	r4, r1
 801b012:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801b014:	b169      	cbz	r1, 801b032 <__ssrefill_r+0x24>
 801b016:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b01a:	4299      	cmp	r1, r3
 801b01c:	d001      	beq.n	801b022 <__ssrefill_r+0x14>
 801b01e:	f7fb f909 	bl	8016234 <_free_r>
 801b022:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801b024:	6063      	str	r3, [r4, #4]
 801b026:	2000      	movs	r0, #0
 801b028:	6360      	str	r0, [r4, #52]	; 0x34
 801b02a:	b113      	cbz	r3, 801b032 <__ssrefill_r+0x24>
 801b02c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801b02e:	6023      	str	r3, [r4, #0]
 801b030:	bd10      	pop	{r4, pc}
 801b032:	6923      	ldr	r3, [r4, #16]
 801b034:	6023      	str	r3, [r4, #0]
 801b036:	2300      	movs	r3, #0
 801b038:	6063      	str	r3, [r4, #4]
 801b03a:	89a3      	ldrh	r3, [r4, #12]
 801b03c:	f043 0320 	orr.w	r3, r3, #32
 801b040:	81a3      	strh	r3, [r4, #12]
 801b042:	f04f 30ff 	mov.w	r0, #4294967295
 801b046:	e7f3      	b.n	801b030 <__ssrefill_r+0x22>

0801b048 <__ssvfiscanf_r>:
 801b048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b04c:	460c      	mov	r4, r1
 801b04e:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801b052:	2100      	movs	r1, #0
 801b054:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 801b058:	49b2      	ldr	r1, [pc, #712]	; (801b324 <__ssvfiscanf_r+0x2dc>)
 801b05a:	91a0      	str	r1, [sp, #640]	; 0x280
 801b05c:	f10d 0804 	add.w	r8, sp, #4
 801b060:	49b1      	ldr	r1, [pc, #708]	; (801b328 <__ssvfiscanf_r+0x2e0>)
 801b062:	4fb2      	ldr	r7, [pc, #712]	; (801b32c <__ssvfiscanf_r+0x2e4>)
 801b064:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 801b330 <__ssvfiscanf_r+0x2e8>
 801b068:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801b06c:	4606      	mov	r6, r0
 801b06e:	91a1      	str	r1, [sp, #644]	; 0x284
 801b070:	9300      	str	r3, [sp, #0]
 801b072:	f892 a000 	ldrb.w	sl, [r2]
 801b076:	f1ba 0f00 	cmp.w	sl, #0
 801b07a:	f000 8151 	beq.w	801b320 <__ssvfiscanf_r+0x2d8>
 801b07e:	f81a 3007 	ldrb.w	r3, [sl, r7]
 801b082:	f013 0308 	ands.w	r3, r3, #8
 801b086:	f102 0501 	add.w	r5, r2, #1
 801b08a:	d019      	beq.n	801b0c0 <__ssvfiscanf_r+0x78>
 801b08c:	6863      	ldr	r3, [r4, #4]
 801b08e:	2b00      	cmp	r3, #0
 801b090:	dd0f      	ble.n	801b0b2 <__ssvfiscanf_r+0x6a>
 801b092:	6823      	ldr	r3, [r4, #0]
 801b094:	781a      	ldrb	r2, [r3, #0]
 801b096:	5cba      	ldrb	r2, [r7, r2]
 801b098:	0712      	lsls	r2, r2, #28
 801b09a:	d401      	bmi.n	801b0a0 <__ssvfiscanf_r+0x58>
 801b09c:	462a      	mov	r2, r5
 801b09e:	e7e8      	b.n	801b072 <__ssvfiscanf_r+0x2a>
 801b0a0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801b0a2:	3201      	adds	r2, #1
 801b0a4:	9245      	str	r2, [sp, #276]	; 0x114
 801b0a6:	6862      	ldr	r2, [r4, #4]
 801b0a8:	3301      	adds	r3, #1
 801b0aa:	3a01      	subs	r2, #1
 801b0ac:	6062      	str	r2, [r4, #4]
 801b0ae:	6023      	str	r3, [r4, #0]
 801b0b0:	e7ec      	b.n	801b08c <__ssvfiscanf_r+0x44>
 801b0b2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801b0b4:	4621      	mov	r1, r4
 801b0b6:	4630      	mov	r0, r6
 801b0b8:	4798      	blx	r3
 801b0ba:	2800      	cmp	r0, #0
 801b0bc:	d0e9      	beq.n	801b092 <__ssvfiscanf_r+0x4a>
 801b0be:	e7ed      	b.n	801b09c <__ssvfiscanf_r+0x54>
 801b0c0:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 801b0c4:	f040 8083 	bne.w	801b1ce <__ssvfiscanf_r+0x186>
 801b0c8:	9341      	str	r3, [sp, #260]	; 0x104
 801b0ca:	9343      	str	r3, [sp, #268]	; 0x10c
 801b0cc:	7853      	ldrb	r3, [r2, #1]
 801b0ce:	2b2a      	cmp	r3, #42	; 0x2a
 801b0d0:	bf02      	ittt	eq
 801b0d2:	2310      	moveq	r3, #16
 801b0d4:	1c95      	addeq	r5, r2, #2
 801b0d6:	9341      	streq	r3, [sp, #260]	; 0x104
 801b0d8:	220a      	movs	r2, #10
 801b0da:	46ab      	mov	fp, r5
 801b0dc:	f81b 1b01 	ldrb.w	r1, [fp], #1
 801b0e0:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 801b0e4:	2b09      	cmp	r3, #9
 801b0e6:	d91d      	bls.n	801b124 <__ssvfiscanf_r+0xdc>
 801b0e8:	4891      	ldr	r0, [pc, #580]	; (801b330 <__ssvfiscanf_r+0x2e8>)
 801b0ea:	2203      	movs	r2, #3
 801b0ec:	f7e5 f898 	bl	8000220 <memchr>
 801b0f0:	b140      	cbz	r0, 801b104 <__ssvfiscanf_r+0xbc>
 801b0f2:	2301      	movs	r3, #1
 801b0f4:	eba0 0009 	sub.w	r0, r0, r9
 801b0f8:	fa03 f000 	lsl.w	r0, r3, r0
 801b0fc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801b0fe:	4318      	orrs	r0, r3
 801b100:	9041      	str	r0, [sp, #260]	; 0x104
 801b102:	465d      	mov	r5, fp
 801b104:	f815 3b01 	ldrb.w	r3, [r5], #1
 801b108:	2b78      	cmp	r3, #120	; 0x78
 801b10a:	d806      	bhi.n	801b11a <__ssvfiscanf_r+0xd2>
 801b10c:	2b57      	cmp	r3, #87	; 0x57
 801b10e:	d810      	bhi.n	801b132 <__ssvfiscanf_r+0xea>
 801b110:	2b25      	cmp	r3, #37	; 0x25
 801b112:	d05c      	beq.n	801b1ce <__ssvfiscanf_r+0x186>
 801b114:	d856      	bhi.n	801b1c4 <__ssvfiscanf_r+0x17c>
 801b116:	2b00      	cmp	r3, #0
 801b118:	d074      	beq.n	801b204 <__ssvfiscanf_r+0x1bc>
 801b11a:	2303      	movs	r3, #3
 801b11c:	9347      	str	r3, [sp, #284]	; 0x11c
 801b11e:	230a      	movs	r3, #10
 801b120:	9342      	str	r3, [sp, #264]	; 0x108
 801b122:	e081      	b.n	801b228 <__ssvfiscanf_r+0x1e0>
 801b124:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801b126:	fb02 1303 	mla	r3, r2, r3, r1
 801b12a:	3b30      	subs	r3, #48	; 0x30
 801b12c:	9343      	str	r3, [sp, #268]	; 0x10c
 801b12e:	465d      	mov	r5, fp
 801b130:	e7d3      	b.n	801b0da <__ssvfiscanf_r+0x92>
 801b132:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 801b136:	2a20      	cmp	r2, #32
 801b138:	d8ef      	bhi.n	801b11a <__ssvfiscanf_r+0xd2>
 801b13a:	a101      	add	r1, pc, #4	; (adr r1, 801b140 <__ssvfiscanf_r+0xf8>)
 801b13c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801b140:	0801b213 	.word	0x0801b213
 801b144:	0801b11b 	.word	0x0801b11b
 801b148:	0801b11b 	.word	0x0801b11b
 801b14c:	0801b271 	.word	0x0801b271
 801b150:	0801b11b 	.word	0x0801b11b
 801b154:	0801b11b 	.word	0x0801b11b
 801b158:	0801b11b 	.word	0x0801b11b
 801b15c:	0801b11b 	.word	0x0801b11b
 801b160:	0801b11b 	.word	0x0801b11b
 801b164:	0801b11b 	.word	0x0801b11b
 801b168:	0801b11b 	.word	0x0801b11b
 801b16c:	0801b287 	.word	0x0801b287
 801b170:	0801b25d 	.word	0x0801b25d
 801b174:	0801b1cb 	.word	0x0801b1cb
 801b178:	0801b1cb 	.word	0x0801b1cb
 801b17c:	0801b1cb 	.word	0x0801b1cb
 801b180:	0801b11b 	.word	0x0801b11b
 801b184:	0801b261 	.word	0x0801b261
 801b188:	0801b11b 	.word	0x0801b11b
 801b18c:	0801b11b 	.word	0x0801b11b
 801b190:	0801b11b 	.word	0x0801b11b
 801b194:	0801b11b 	.word	0x0801b11b
 801b198:	0801b297 	.word	0x0801b297
 801b19c:	0801b269 	.word	0x0801b269
 801b1a0:	0801b20b 	.word	0x0801b20b
 801b1a4:	0801b11b 	.word	0x0801b11b
 801b1a8:	0801b11b 	.word	0x0801b11b
 801b1ac:	0801b293 	.word	0x0801b293
 801b1b0:	0801b11b 	.word	0x0801b11b
 801b1b4:	0801b25d 	.word	0x0801b25d
 801b1b8:	0801b11b 	.word	0x0801b11b
 801b1bc:	0801b11b 	.word	0x0801b11b
 801b1c0:	0801b213 	.word	0x0801b213
 801b1c4:	3b45      	subs	r3, #69	; 0x45
 801b1c6:	2b02      	cmp	r3, #2
 801b1c8:	d8a7      	bhi.n	801b11a <__ssvfiscanf_r+0xd2>
 801b1ca:	2305      	movs	r3, #5
 801b1cc:	e02b      	b.n	801b226 <__ssvfiscanf_r+0x1de>
 801b1ce:	6863      	ldr	r3, [r4, #4]
 801b1d0:	2b00      	cmp	r3, #0
 801b1d2:	dd0d      	ble.n	801b1f0 <__ssvfiscanf_r+0x1a8>
 801b1d4:	6823      	ldr	r3, [r4, #0]
 801b1d6:	781a      	ldrb	r2, [r3, #0]
 801b1d8:	4552      	cmp	r2, sl
 801b1da:	f040 80a1 	bne.w	801b320 <__ssvfiscanf_r+0x2d8>
 801b1de:	3301      	adds	r3, #1
 801b1e0:	6862      	ldr	r2, [r4, #4]
 801b1e2:	6023      	str	r3, [r4, #0]
 801b1e4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801b1e6:	3a01      	subs	r2, #1
 801b1e8:	3301      	adds	r3, #1
 801b1ea:	6062      	str	r2, [r4, #4]
 801b1ec:	9345      	str	r3, [sp, #276]	; 0x114
 801b1ee:	e755      	b.n	801b09c <__ssvfiscanf_r+0x54>
 801b1f0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801b1f2:	4621      	mov	r1, r4
 801b1f4:	4630      	mov	r0, r6
 801b1f6:	4798      	blx	r3
 801b1f8:	2800      	cmp	r0, #0
 801b1fa:	d0eb      	beq.n	801b1d4 <__ssvfiscanf_r+0x18c>
 801b1fc:	9844      	ldr	r0, [sp, #272]	; 0x110
 801b1fe:	2800      	cmp	r0, #0
 801b200:	f040 8084 	bne.w	801b30c <__ssvfiscanf_r+0x2c4>
 801b204:	f04f 30ff 	mov.w	r0, #4294967295
 801b208:	e086      	b.n	801b318 <__ssvfiscanf_r+0x2d0>
 801b20a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801b20c:	f042 0220 	orr.w	r2, r2, #32
 801b210:	9241      	str	r2, [sp, #260]	; 0x104
 801b212:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801b214:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801b218:	9241      	str	r2, [sp, #260]	; 0x104
 801b21a:	2210      	movs	r2, #16
 801b21c:	2b6f      	cmp	r3, #111	; 0x6f
 801b21e:	9242      	str	r2, [sp, #264]	; 0x108
 801b220:	bf34      	ite	cc
 801b222:	2303      	movcc	r3, #3
 801b224:	2304      	movcs	r3, #4
 801b226:	9347      	str	r3, [sp, #284]	; 0x11c
 801b228:	6863      	ldr	r3, [r4, #4]
 801b22a:	2b00      	cmp	r3, #0
 801b22c:	dd41      	ble.n	801b2b2 <__ssvfiscanf_r+0x26a>
 801b22e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801b230:	0659      	lsls	r1, r3, #25
 801b232:	d404      	bmi.n	801b23e <__ssvfiscanf_r+0x1f6>
 801b234:	6823      	ldr	r3, [r4, #0]
 801b236:	781a      	ldrb	r2, [r3, #0]
 801b238:	5cba      	ldrb	r2, [r7, r2]
 801b23a:	0712      	lsls	r2, r2, #28
 801b23c:	d440      	bmi.n	801b2c0 <__ssvfiscanf_r+0x278>
 801b23e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801b240:	2b02      	cmp	r3, #2
 801b242:	dc4f      	bgt.n	801b2e4 <__ssvfiscanf_r+0x29c>
 801b244:	466b      	mov	r3, sp
 801b246:	4622      	mov	r2, r4
 801b248:	a941      	add	r1, sp, #260	; 0x104
 801b24a:	4630      	mov	r0, r6
 801b24c:	f000 f9ce 	bl	801b5ec <_scanf_chars>
 801b250:	2801      	cmp	r0, #1
 801b252:	d065      	beq.n	801b320 <__ssvfiscanf_r+0x2d8>
 801b254:	2802      	cmp	r0, #2
 801b256:	f47f af21 	bne.w	801b09c <__ssvfiscanf_r+0x54>
 801b25a:	e7cf      	b.n	801b1fc <__ssvfiscanf_r+0x1b4>
 801b25c:	220a      	movs	r2, #10
 801b25e:	e7dd      	b.n	801b21c <__ssvfiscanf_r+0x1d4>
 801b260:	2300      	movs	r3, #0
 801b262:	9342      	str	r3, [sp, #264]	; 0x108
 801b264:	2303      	movs	r3, #3
 801b266:	e7de      	b.n	801b226 <__ssvfiscanf_r+0x1de>
 801b268:	2308      	movs	r3, #8
 801b26a:	9342      	str	r3, [sp, #264]	; 0x108
 801b26c:	2304      	movs	r3, #4
 801b26e:	e7da      	b.n	801b226 <__ssvfiscanf_r+0x1de>
 801b270:	4629      	mov	r1, r5
 801b272:	4640      	mov	r0, r8
 801b274:	f000 fb18 	bl	801b8a8 <__sccl>
 801b278:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801b27a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b27e:	9341      	str	r3, [sp, #260]	; 0x104
 801b280:	4605      	mov	r5, r0
 801b282:	2301      	movs	r3, #1
 801b284:	e7cf      	b.n	801b226 <__ssvfiscanf_r+0x1de>
 801b286:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801b288:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b28c:	9341      	str	r3, [sp, #260]	; 0x104
 801b28e:	2300      	movs	r3, #0
 801b290:	e7c9      	b.n	801b226 <__ssvfiscanf_r+0x1de>
 801b292:	2302      	movs	r3, #2
 801b294:	e7c7      	b.n	801b226 <__ssvfiscanf_r+0x1de>
 801b296:	9841      	ldr	r0, [sp, #260]	; 0x104
 801b298:	06c3      	lsls	r3, r0, #27
 801b29a:	f53f aeff 	bmi.w	801b09c <__ssvfiscanf_r+0x54>
 801b29e:	9b00      	ldr	r3, [sp, #0]
 801b2a0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801b2a2:	1d19      	adds	r1, r3, #4
 801b2a4:	9100      	str	r1, [sp, #0]
 801b2a6:	681b      	ldr	r3, [r3, #0]
 801b2a8:	07c0      	lsls	r0, r0, #31
 801b2aa:	bf4c      	ite	mi
 801b2ac:	801a      	strhmi	r2, [r3, #0]
 801b2ae:	601a      	strpl	r2, [r3, #0]
 801b2b0:	e6f4      	b.n	801b09c <__ssvfiscanf_r+0x54>
 801b2b2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801b2b4:	4621      	mov	r1, r4
 801b2b6:	4630      	mov	r0, r6
 801b2b8:	4798      	blx	r3
 801b2ba:	2800      	cmp	r0, #0
 801b2bc:	d0b7      	beq.n	801b22e <__ssvfiscanf_r+0x1e6>
 801b2be:	e79d      	b.n	801b1fc <__ssvfiscanf_r+0x1b4>
 801b2c0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801b2c2:	3201      	adds	r2, #1
 801b2c4:	9245      	str	r2, [sp, #276]	; 0x114
 801b2c6:	6862      	ldr	r2, [r4, #4]
 801b2c8:	3a01      	subs	r2, #1
 801b2ca:	2a00      	cmp	r2, #0
 801b2cc:	6062      	str	r2, [r4, #4]
 801b2ce:	dd02      	ble.n	801b2d6 <__ssvfiscanf_r+0x28e>
 801b2d0:	3301      	adds	r3, #1
 801b2d2:	6023      	str	r3, [r4, #0]
 801b2d4:	e7ae      	b.n	801b234 <__ssvfiscanf_r+0x1ec>
 801b2d6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801b2d8:	4621      	mov	r1, r4
 801b2da:	4630      	mov	r0, r6
 801b2dc:	4798      	blx	r3
 801b2de:	2800      	cmp	r0, #0
 801b2e0:	d0a8      	beq.n	801b234 <__ssvfiscanf_r+0x1ec>
 801b2e2:	e78b      	b.n	801b1fc <__ssvfiscanf_r+0x1b4>
 801b2e4:	2b04      	cmp	r3, #4
 801b2e6:	dc06      	bgt.n	801b2f6 <__ssvfiscanf_r+0x2ae>
 801b2e8:	466b      	mov	r3, sp
 801b2ea:	4622      	mov	r2, r4
 801b2ec:	a941      	add	r1, sp, #260	; 0x104
 801b2ee:	4630      	mov	r0, r6
 801b2f0:	f000 f9d4 	bl	801b69c <_scanf_i>
 801b2f4:	e7ac      	b.n	801b250 <__ssvfiscanf_r+0x208>
 801b2f6:	4b0f      	ldr	r3, [pc, #60]	; (801b334 <__ssvfiscanf_r+0x2ec>)
 801b2f8:	2b00      	cmp	r3, #0
 801b2fa:	f43f aecf 	beq.w	801b09c <__ssvfiscanf_r+0x54>
 801b2fe:	466b      	mov	r3, sp
 801b300:	4622      	mov	r2, r4
 801b302:	a941      	add	r1, sp, #260	; 0x104
 801b304:	4630      	mov	r0, r6
 801b306:	f7fb fca9 	bl	8016c5c <_scanf_float>
 801b30a:	e7a1      	b.n	801b250 <__ssvfiscanf_r+0x208>
 801b30c:	89a3      	ldrh	r3, [r4, #12]
 801b30e:	f013 0f40 	tst.w	r3, #64	; 0x40
 801b312:	bf18      	it	ne
 801b314:	f04f 30ff 	movne.w	r0, #4294967295
 801b318:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801b31c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b320:	9844      	ldr	r0, [sp, #272]	; 0x110
 801b322:	e7f9      	b.n	801b318 <__ssvfiscanf_r+0x2d0>
 801b324:	0801af95 	.word	0x0801af95
 801b328:	0801b00f 	.word	0x0801b00f
 801b32c:	0801daf1 	.word	0x0801daf1
 801b330:	0801e152 	.word	0x0801e152
 801b334:	08016c5d 	.word	0x08016c5d

0801b338 <__sfputc_r>:
 801b338:	6893      	ldr	r3, [r2, #8]
 801b33a:	3b01      	subs	r3, #1
 801b33c:	2b00      	cmp	r3, #0
 801b33e:	b410      	push	{r4}
 801b340:	6093      	str	r3, [r2, #8]
 801b342:	da08      	bge.n	801b356 <__sfputc_r+0x1e>
 801b344:	6994      	ldr	r4, [r2, #24]
 801b346:	42a3      	cmp	r3, r4
 801b348:	db01      	blt.n	801b34e <__sfputc_r+0x16>
 801b34a:	290a      	cmp	r1, #10
 801b34c:	d103      	bne.n	801b356 <__sfputc_r+0x1e>
 801b34e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b352:	f7fd ba73 	b.w	801883c <__swbuf_r>
 801b356:	6813      	ldr	r3, [r2, #0]
 801b358:	1c58      	adds	r0, r3, #1
 801b35a:	6010      	str	r0, [r2, #0]
 801b35c:	7019      	strb	r1, [r3, #0]
 801b35e:	4608      	mov	r0, r1
 801b360:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b364:	4770      	bx	lr

0801b366 <__sfputs_r>:
 801b366:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b368:	4606      	mov	r6, r0
 801b36a:	460f      	mov	r7, r1
 801b36c:	4614      	mov	r4, r2
 801b36e:	18d5      	adds	r5, r2, r3
 801b370:	42ac      	cmp	r4, r5
 801b372:	d101      	bne.n	801b378 <__sfputs_r+0x12>
 801b374:	2000      	movs	r0, #0
 801b376:	e007      	b.n	801b388 <__sfputs_r+0x22>
 801b378:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b37c:	463a      	mov	r2, r7
 801b37e:	4630      	mov	r0, r6
 801b380:	f7ff ffda 	bl	801b338 <__sfputc_r>
 801b384:	1c43      	adds	r3, r0, #1
 801b386:	d1f3      	bne.n	801b370 <__sfputs_r+0xa>
 801b388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b38c <_vfiprintf_r>:
 801b38c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b390:	460d      	mov	r5, r1
 801b392:	b09d      	sub	sp, #116	; 0x74
 801b394:	4614      	mov	r4, r2
 801b396:	4698      	mov	r8, r3
 801b398:	4606      	mov	r6, r0
 801b39a:	b118      	cbz	r0, 801b3a4 <_vfiprintf_r+0x18>
 801b39c:	6983      	ldr	r3, [r0, #24]
 801b39e:	b90b      	cbnz	r3, 801b3a4 <_vfiprintf_r+0x18>
 801b3a0:	f7fa faa6 	bl	80158f0 <__sinit>
 801b3a4:	4b89      	ldr	r3, [pc, #548]	; (801b5cc <_vfiprintf_r+0x240>)
 801b3a6:	429d      	cmp	r5, r3
 801b3a8:	d11b      	bne.n	801b3e2 <_vfiprintf_r+0x56>
 801b3aa:	6875      	ldr	r5, [r6, #4]
 801b3ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b3ae:	07d9      	lsls	r1, r3, #31
 801b3b0:	d405      	bmi.n	801b3be <_vfiprintf_r+0x32>
 801b3b2:	89ab      	ldrh	r3, [r5, #12]
 801b3b4:	059a      	lsls	r2, r3, #22
 801b3b6:	d402      	bmi.n	801b3be <_vfiprintf_r+0x32>
 801b3b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b3ba:	f7fa fc79 	bl	8015cb0 <__retarget_lock_acquire_recursive>
 801b3be:	89ab      	ldrh	r3, [r5, #12]
 801b3c0:	071b      	lsls	r3, r3, #28
 801b3c2:	d501      	bpl.n	801b3c8 <_vfiprintf_r+0x3c>
 801b3c4:	692b      	ldr	r3, [r5, #16]
 801b3c6:	b9eb      	cbnz	r3, 801b404 <_vfiprintf_r+0x78>
 801b3c8:	4629      	mov	r1, r5
 801b3ca:	4630      	mov	r0, r6
 801b3cc:	f7fd fa9a 	bl	8018904 <__swsetup_r>
 801b3d0:	b1c0      	cbz	r0, 801b404 <_vfiprintf_r+0x78>
 801b3d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b3d4:	07dc      	lsls	r4, r3, #31
 801b3d6:	d50e      	bpl.n	801b3f6 <_vfiprintf_r+0x6a>
 801b3d8:	f04f 30ff 	mov.w	r0, #4294967295
 801b3dc:	b01d      	add	sp, #116	; 0x74
 801b3de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b3e2:	4b7b      	ldr	r3, [pc, #492]	; (801b5d0 <_vfiprintf_r+0x244>)
 801b3e4:	429d      	cmp	r5, r3
 801b3e6:	d101      	bne.n	801b3ec <_vfiprintf_r+0x60>
 801b3e8:	68b5      	ldr	r5, [r6, #8]
 801b3ea:	e7df      	b.n	801b3ac <_vfiprintf_r+0x20>
 801b3ec:	4b79      	ldr	r3, [pc, #484]	; (801b5d4 <_vfiprintf_r+0x248>)
 801b3ee:	429d      	cmp	r5, r3
 801b3f0:	bf08      	it	eq
 801b3f2:	68f5      	ldreq	r5, [r6, #12]
 801b3f4:	e7da      	b.n	801b3ac <_vfiprintf_r+0x20>
 801b3f6:	89ab      	ldrh	r3, [r5, #12]
 801b3f8:	0598      	lsls	r0, r3, #22
 801b3fa:	d4ed      	bmi.n	801b3d8 <_vfiprintf_r+0x4c>
 801b3fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b3fe:	f7fa fc59 	bl	8015cb4 <__retarget_lock_release_recursive>
 801b402:	e7e9      	b.n	801b3d8 <_vfiprintf_r+0x4c>
 801b404:	2300      	movs	r3, #0
 801b406:	9309      	str	r3, [sp, #36]	; 0x24
 801b408:	2320      	movs	r3, #32
 801b40a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b40e:	f8cd 800c 	str.w	r8, [sp, #12]
 801b412:	2330      	movs	r3, #48	; 0x30
 801b414:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801b5d8 <_vfiprintf_r+0x24c>
 801b418:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b41c:	f04f 0901 	mov.w	r9, #1
 801b420:	4623      	mov	r3, r4
 801b422:	469a      	mov	sl, r3
 801b424:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b428:	b10a      	cbz	r2, 801b42e <_vfiprintf_r+0xa2>
 801b42a:	2a25      	cmp	r2, #37	; 0x25
 801b42c:	d1f9      	bne.n	801b422 <_vfiprintf_r+0x96>
 801b42e:	ebba 0b04 	subs.w	fp, sl, r4
 801b432:	d00b      	beq.n	801b44c <_vfiprintf_r+0xc0>
 801b434:	465b      	mov	r3, fp
 801b436:	4622      	mov	r2, r4
 801b438:	4629      	mov	r1, r5
 801b43a:	4630      	mov	r0, r6
 801b43c:	f7ff ff93 	bl	801b366 <__sfputs_r>
 801b440:	3001      	adds	r0, #1
 801b442:	f000 80aa 	beq.w	801b59a <_vfiprintf_r+0x20e>
 801b446:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b448:	445a      	add	r2, fp
 801b44a:	9209      	str	r2, [sp, #36]	; 0x24
 801b44c:	f89a 3000 	ldrb.w	r3, [sl]
 801b450:	2b00      	cmp	r3, #0
 801b452:	f000 80a2 	beq.w	801b59a <_vfiprintf_r+0x20e>
 801b456:	2300      	movs	r3, #0
 801b458:	f04f 32ff 	mov.w	r2, #4294967295
 801b45c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b460:	f10a 0a01 	add.w	sl, sl, #1
 801b464:	9304      	str	r3, [sp, #16]
 801b466:	9307      	str	r3, [sp, #28]
 801b468:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b46c:	931a      	str	r3, [sp, #104]	; 0x68
 801b46e:	4654      	mov	r4, sl
 801b470:	2205      	movs	r2, #5
 801b472:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b476:	4858      	ldr	r0, [pc, #352]	; (801b5d8 <_vfiprintf_r+0x24c>)
 801b478:	f7e4 fed2 	bl	8000220 <memchr>
 801b47c:	9a04      	ldr	r2, [sp, #16]
 801b47e:	b9d8      	cbnz	r0, 801b4b8 <_vfiprintf_r+0x12c>
 801b480:	06d1      	lsls	r1, r2, #27
 801b482:	bf44      	itt	mi
 801b484:	2320      	movmi	r3, #32
 801b486:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b48a:	0713      	lsls	r3, r2, #28
 801b48c:	bf44      	itt	mi
 801b48e:	232b      	movmi	r3, #43	; 0x2b
 801b490:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b494:	f89a 3000 	ldrb.w	r3, [sl]
 801b498:	2b2a      	cmp	r3, #42	; 0x2a
 801b49a:	d015      	beq.n	801b4c8 <_vfiprintf_r+0x13c>
 801b49c:	9a07      	ldr	r2, [sp, #28]
 801b49e:	4654      	mov	r4, sl
 801b4a0:	2000      	movs	r0, #0
 801b4a2:	f04f 0c0a 	mov.w	ip, #10
 801b4a6:	4621      	mov	r1, r4
 801b4a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b4ac:	3b30      	subs	r3, #48	; 0x30
 801b4ae:	2b09      	cmp	r3, #9
 801b4b0:	d94e      	bls.n	801b550 <_vfiprintf_r+0x1c4>
 801b4b2:	b1b0      	cbz	r0, 801b4e2 <_vfiprintf_r+0x156>
 801b4b4:	9207      	str	r2, [sp, #28]
 801b4b6:	e014      	b.n	801b4e2 <_vfiprintf_r+0x156>
 801b4b8:	eba0 0308 	sub.w	r3, r0, r8
 801b4bc:	fa09 f303 	lsl.w	r3, r9, r3
 801b4c0:	4313      	orrs	r3, r2
 801b4c2:	9304      	str	r3, [sp, #16]
 801b4c4:	46a2      	mov	sl, r4
 801b4c6:	e7d2      	b.n	801b46e <_vfiprintf_r+0xe2>
 801b4c8:	9b03      	ldr	r3, [sp, #12]
 801b4ca:	1d19      	adds	r1, r3, #4
 801b4cc:	681b      	ldr	r3, [r3, #0]
 801b4ce:	9103      	str	r1, [sp, #12]
 801b4d0:	2b00      	cmp	r3, #0
 801b4d2:	bfbb      	ittet	lt
 801b4d4:	425b      	neglt	r3, r3
 801b4d6:	f042 0202 	orrlt.w	r2, r2, #2
 801b4da:	9307      	strge	r3, [sp, #28]
 801b4dc:	9307      	strlt	r3, [sp, #28]
 801b4de:	bfb8      	it	lt
 801b4e0:	9204      	strlt	r2, [sp, #16]
 801b4e2:	7823      	ldrb	r3, [r4, #0]
 801b4e4:	2b2e      	cmp	r3, #46	; 0x2e
 801b4e6:	d10c      	bne.n	801b502 <_vfiprintf_r+0x176>
 801b4e8:	7863      	ldrb	r3, [r4, #1]
 801b4ea:	2b2a      	cmp	r3, #42	; 0x2a
 801b4ec:	d135      	bne.n	801b55a <_vfiprintf_r+0x1ce>
 801b4ee:	9b03      	ldr	r3, [sp, #12]
 801b4f0:	1d1a      	adds	r2, r3, #4
 801b4f2:	681b      	ldr	r3, [r3, #0]
 801b4f4:	9203      	str	r2, [sp, #12]
 801b4f6:	2b00      	cmp	r3, #0
 801b4f8:	bfb8      	it	lt
 801b4fa:	f04f 33ff 	movlt.w	r3, #4294967295
 801b4fe:	3402      	adds	r4, #2
 801b500:	9305      	str	r3, [sp, #20]
 801b502:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801b5e8 <_vfiprintf_r+0x25c>
 801b506:	7821      	ldrb	r1, [r4, #0]
 801b508:	2203      	movs	r2, #3
 801b50a:	4650      	mov	r0, sl
 801b50c:	f7e4 fe88 	bl	8000220 <memchr>
 801b510:	b140      	cbz	r0, 801b524 <_vfiprintf_r+0x198>
 801b512:	2340      	movs	r3, #64	; 0x40
 801b514:	eba0 000a 	sub.w	r0, r0, sl
 801b518:	fa03 f000 	lsl.w	r0, r3, r0
 801b51c:	9b04      	ldr	r3, [sp, #16]
 801b51e:	4303      	orrs	r3, r0
 801b520:	3401      	adds	r4, #1
 801b522:	9304      	str	r3, [sp, #16]
 801b524:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b528:	482c      	ldr	r0, [pc, #176]	; (801b5dc <_vfiprintf_r+0x250>)
 801b52a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b52e:	2206      	movs	r2, #6
 801b530:	f7e4 fe76 	bl	8000220 <memchr>
 801b534:	2800      	cmp	r0, #0
 801b536:	d03f      	beq.n	801b5b8 <_vfiprintf_r+0x22c>
 801b538:	4b29      	ldr	r3, [pc, #164]	; (801b5e0 <_vfiprintf_r+0x254>)
 801b53a:	bb1b      	cbnz	r3, 801b584 <_vfiprintf_r+0x1f8>
 801b53c:	9b03      	ldr	r3, [sp, #12]
 801b53e:	3307      	adds	r3, #7
 801b540:	f023 0307 	bic.w	r3, r3, #7
 801b544:	3308      	adds	r3, #8
 801b546:	9303      	str	r3, [sp, #12]
 801b548:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b54a:	443b      	add	r3, r7
 801b54c:	9309      	str	r3, [sp, #36]	; 0x24
 801b54e:	e767      	b.n	801b420 <_vfiprintf_r+0x94>
 801b550:	fb0c 3202 	mla	r2, ip, r2, r3
 801b554:	460c      	mov	r4, r1
 801b556:	2001      	movs	r0, #1
 801b558:	e7a5      	b.n	801b4a6 <_vfiprintf_r+0x11a>
 801b55a:	2300      	movs	r3, #0
 801b55c:	3401      	adds	r4, #1
 801b55e:	9305      	str	r3, [sp, #20]
 801b560:	4619      	mov	r1, r3
 801b562:	f04f 0c0a 	mov.w	ip, #10
 801b566:	4620      	mov	r0, r4
 801b568:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b56c:	3a30      	subs	r2, #48	; 0x30
 801b56e:	2a09      	cmp	r2, #9
 801b570:	d903      	bls.n	801b57a <_vfiprintf_r+0x1ee>
 801b572:	2b00      	cmp	r3, #0
 801b574:	d0c5      	beq.n	801b502 <_vfiprintf_r+0x176>
 801b576:	9105      	str	r1, [sp, #20]
 801b578:	e7c3      	b.n	801b502 <_vfiprintf_r+0x176>
 801b57a:	fb0c 2101 	mla	r1, ip, r1, r2
 801b57e:	4604      	mov	r4, r0
 801b580:	2301      	movs	r3, #1
 801b582:	e7f0      	b.n	801b566 <_vfiprintf_r+0x1da>
 801b584:	ab03      	add	r3, sp, #12
 801b586:	9300      	str	r3, [sp, #0]
 801b588:	462a      	mov	r2, r5
 801b58a:	4b16      	ldr	r3, [pc, #88]	; (801b5e4 <_vfiprintf_r+0x258>)
 801b58c:	a904      	add	r1, sp, #16
 801b58e:	4630      	mov	r0, r6
 801b590:	f7fa ff9a 	bl	80164c8 <_printf_float>
 801b594:	4607      	mov	r7, r0
 801b596:	1c78      	adds	r0, r7, #1
 801b598:	d1d6      	bne.n	801b548 <_vfiprintf_r+0x1bc>
 801b59a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b59c:	07d9      	lsls	r1, r3, #31
 801b59e:	d405      	bmi.n	801b5ac <_vfiprintf_r+0x220>
 801b5a0:	89ab      	ldrh	r3, [r5, #12]
 801b5a2:	059a      	lsls	r2, r3, #22
 801b5a4:	d402      	bmi.n	801b5ac <_vfiprintf_r+0x220>
 801b5a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b5a8:	f7fa fb84 	bl	8015cb4 <__retarget_lock_release_recursive>
 801b5ac:	89ab      	ldrh	r3, [r5, #12]
 801b5ae:	065b      	lsls	r3, r3, #25
 801b5b0:	f53f af12 	bmi.w	801b3d8 <_vfiprintf_r+0x4c>
 801b5b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b5b6:	e711      	b.n	801b3dc <_vfiprintf_r+0x50>
 801b5b8:	ab03      	add	r3, sp, #12
 801b5ba:	9300      	str	r3, [sp, #0]
 801b5bc:	462a      	mov	r2, r5
 801b5be:	4b09      	ldr	r3, [pc, #36]	; (801b5e4 <_vfiprintf_r+0x258>)
 801b5c0:	a904      	add	r1, sp, #16
 801b5c2:	4630      	mov	r0, r6
 801b5c4:	f7fb fa24 	bl	8016a10 <_printf_i>
 801b5c8:	e7e4      	b.n	801b594 <_vfiprintf_r+0x208>
 801b5ca:	bf00      	nop
 801b5cc:	0801dc14 	.word	0x0801dc14
 801b5d0:	0801dc34 	.word	0x0801dc34
 801b5d4:	0801dbf4 	.word	0x0801dbf4
 801b5d8:	0801e14c 	.word	0x0801e14c
 801b5dc:	0801e156 	.word	0x0801e156
 801b5e0:	080164c9 	.word	0x080164c9
 801b5e4:	0801b367 	.word	0x0801b367
 801b5e8:	0801e152 	.word	0x0801e152

0801b5ec <_scanf_chars>:
 801b5ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b5f0:	4615      	mov	r5, r2
 801b5f2:	688a      	ldr	r2, [r1, #8]
 801b5f4:	4680      	mov	r8, r0
 801b5f6:	460c      	mov	r4, r1
 801b5f8:	b932      	cbnz	r2, 801b608 <_scanf_chars+0x1c>
 801b5fa:	698a      	ldr	r2, [r1, #24]
 801b5fc:	2a00      	cmp	r2, #0
 801b5fe:	bf0c      	ite	eq
 801b600:	2201      	moveq	r2, #1
 801b602:	f04f 32ff 	movne.w	r2, #4294967295
 801b606:	608a      	str	r2, [r1, #8]
 801b608:	6822      	ldr	r2, [r4, #0]
 801b60a:	f8df 908c 	ldr.w	r9, [pc, #140]	; 801b698 <_scanf_chars+0xac>
 801b60e:	06d1      	lsls	r1, r2, #27
 801b610:	bf5f      	itttt	pl
 801b612:	681a      	ldrpl	r2, [r3, #0]
 801b614:	1d11      	addpl	r1, r2, #4
 801b616:	6019      	strpl	r1, [r3, #0]
 801b618:	6816      	ldrpl	r6, [r2, #0]
 801b61a:	2700      	movs	r7, #0
 801b61c:	69a0      	ldr	r0, [r4, #24]
 801b61e:	b188      	cbz	r0, 801b644 <_scanf_chars+0x58>
 801b620:	2801      	cmp	r0, #1
 801b622:	d107      	bne.n	801b634 <_scanf_chars+0x48>
 801b624:	682b      	ldr	r3, [r5, #0]
 801b626:	781a      	ldrb	r2, [r3, #0]
 801b628:	6963      	ldr	r3, [r4, #20]
 801b62a:	5c9b      	ldrb	r3, [r3, r2]
 801b62c:	b953      	cbnz	r3, 801b644 <_scanf_chars+0x58>
 801b62e:	bb27      	cbnz	r7, 801b67a <_scanf_chars+0x8e>
 801b630:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b634:	2802      	cmp	r0, #2
 801b636:	d120      	bne.n	801b67a <_scanf_chars+0x8e>
 801b638:	682b      	ldr	r3, [r5, #0]
 801b63a:	781b      	ldrb	r3, [r3, #0]
 801b63c:	f813 3009 	ldrb.w	r3, [r3, r9]
 801b640:	071b      	lsls	r3, r3, #28
 801b642:	d41a      	bmi.n	801b67a <_scanf_chars+0x8e>
 801b644:	6823      	ldr	r3, [r4, #0]
 801b646:	06da      	lsls	r2, r3, #27
 801b648:	bf5e      	ittt	pl
 801b64a:	682b      	ldrpl	r3, [r5, #0]
 801b64c:	781b      	ldrbpl	r3, [r3, #0]
 801b64e:	f806 3b01 	strbpl.w	r3, [r6], #1
 801b652:	682a      	ldr	r2, [r5, #0]
 801b654:	686b      	ldr	r3, [r5, #4]
 801b656:	3201      	adds	r2, #1
 801b658:	602a      	str	r2, [r5, #0]
 801b65a:	68a2      	ldr	r2, [r4, #8]
 801b65c:	3b01      	subs	r3, #1
 801b65e:	3a01      	subs	r2, #1
 801b660:	606b      	str	r3, [r5, #4]
 801b662:	3701      	adds	r7, #1
 801b664:	60a2      	str	r2, [r4, #8]
 801b666:	b142      	cbz	r2, 801b67a <_scanf_chars+0x8e>
 801b668:	2b00      	cmp	r3, #0
 801b66a:	dcd7      	bgt.n	801b61c <_scanf_chars+0x30>
 801b66c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801b670:	4629      	mov	r1, r5
 801b672:	4640      	mov	r0, r8
 801b674:	4798      	blx	r3
 801b676:	2800      	cmp	r0, #0
 801b678:	d0d0      	beq.n	801b61c <_scanf_chars+0x30>
 801b67a:	6823      	ldr	r3, [r4, #0]
 801b67c:	f013 0310 	ands.w	r3, r3, #16
 801b680:	d105      	bne.n	801b68e <_scanf_chars+0xa2>
 801b682:	68e2      	ldr	r2, [r4, #12]
 801b684:	3201      	adds	r2, #1
 801b686:	60e2      	str	r2, [r4, #12]
 801b688:	69a2      	ldr	r2, [r4, #24]
 801b68a:	b102      	cbz	r2, 801b68e <_scanf_chars+0xa2>
 801b68c:	7033      	strb	r3, [r6, #0]
 801b68e:	6923      	ldr	r3, [r4, #16]
 801b690:	441f      	add	r7, r3
 801b692:	6127      	str	r7, [r4, #16]
 801b694:	2000      	movs	r0, #0
 801b696:	e7cb      	b.n	801b630 <_scanf_chars+0x44>
 801b698:	0801daf1 	.word	0x0801daf1

0801b69c <_scanf_i>:
 801b69c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b6a0:	4698      	mov	r8, r3
 801b6a2:	4b74      	ldr	r3, [pc, #464]	; (801b874 <_scanf_i+0x1d8>)
 801b6a4:	460c      	mov	r4, r1
 801b6a6:	4682      	mov	sl, r0
 801b6a8:	4616      	mov	r6, r2
 801b6aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801b6ae:	b087      	sub	sp, #28
 801b6b0:	ab03      	add	r3, sp, #12
 801b6b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801b6b6:	4b70      	ldr	r3, [pc, #448]	; (801b878 <_scanf_i+0x1dc>)
 801b6b8:	69a1      	ldr	r1, [r4, #24]
 801b6ba:	4a70      	ldr	r2, [pc, #448]	; (801b87c <_scanf_i+0x1e0>)
 801b6bc:	2903      	cmp	r1, #3
 801b6be:	bf18      	it	ne
 801b6c0:	461a      	movne	r2, r3
 801b6c2:	68a3      	ldr	r3, [r4, #8]
 801b6c4:	9201      	str	r2, [sp, #4]
 801b6c6:	1e5a      	subs	r2, r3, #1
 801b6c8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801b6cc:	bf88      	it	hi
 801b6ce:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801b6d2:	4627      	mov	r7, r4
 801b6d4:	bf82      	ittt	hi
 801b6d6:	eb03 0905 	addhi.w	r9, r3, r5
 801b6da:	f240 135d 	movwhi	r3, #349	; 0x15d
 801b6de:	60a3      	strhi	r3, [r4, #8]
 801b6e0:	f857 3b1c 	ldr.w	r3, [r7], #28
 801b6e4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801b6e8:	bf98      	it	ls
 801b6ea:	f04f 0900 	movls.w	r9, #0
 801b6ee:	6023      	str	r3, [r4, #0]
 801b6f0:	463d      	mov	r5, r7
 801b6f2:	f04f 0b00 	mov.w	fp, #0
 801b6f6:	6831      	ldr	r1, [r6, #0]
 801b6f8:	ab03      	add	r3, sp, #12
 801b6fa:	7809      	ldrb	r1, [r1, #0]
 801b6fc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801b700:	2202      	movs	r2, #2
 801b702:	f7e4 fd8d 	bl	8000220 <memchr>
 801b706:	b328      	cbz	r0, 801b754 <_scanf_i+0xb8>
 801b708:	f1bb 0f01 	cmp.w	fp, #1
 801b70c:	d159      	bne.n	801b7c2 <_scanf_i+0x126>
 801b70e:	6862      	ldr	r2, [r4, #4]
 801b710:	b92a      	cbnz	r2, 801b71e <_scanf_i+0x82>
 801b712:	6822      	ldr	r2, [r4, #0]
 801b714:	2308      	movs	r3, #8
 801b716:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801b71a:	6063      	str	r3, [r4, #4]
 801b71c:	6022      	str	r2, [r4, #0]
 801b71e:	6822      	ldr	r2, [r4, #0]
 801b720:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801b724:	6022      	str	r2, [r4, #0]
 801b726:	68a2      	ldr	r2, [r4, #8]
 801b728:	1e51      	subs	r1, r2, #1
 801b72a:	60a1      	str	r1, [r4, #8]
 801b72c:	b192      	cbz	r2, 801b754 <_scanf_i+0xb8>
 801b72e:	6832      	ldr	r2, [r6, #0]
 801b730:	1c51      	adds	r1, r2, #1
 801b732:	6031      	str	r1, [r6, #0]
 801b734:	7812      	ldrb	r2, [r2, #0]
 801b736:	f805 2b01 	strb.w	r2, [r5], #1
 801b73a:	6872      	ldr	r2, [r6, #4]
 801b73c:	3a01      	subs	r2, #1
 801b73e:	2a00      	cmp	r2, #0
 801b740:	6072      	str	r2, [r6, #4]
 801b742:	dc07      	bgt.n	801b754 <_scanf_i+0xb8>
 801b744:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 801b748:	4631      	mov	r1, r6
 801b74a:	4650      	mov	r0, sl
 801b74c:	4790      	blx	r2
 801b74e:	2800      	cmp	r0, #0
 801b750:	f040 8085 	bne.w	801b85e <_scanf_i+0x1c2>
 801b754:	f10b 0b01 	add.w	fp, fp, #1
 801b758:	f1bb 0f03 	cmp.w	fp, #3
 801b75c:	d1cb      	bne.n	801b6f6 <_scanf_i+0x5a>
 801b75e:	6863      	ldr	r3, [r4, #4]
 801b760:	b90b      	cbnz	r3, 801b766 <_scanf_i+0xca>
 801b762:	230a      	movs	r3, #10
 801b764:	6063      	str	r3, [r4, #4]
 801b766:	6863      	ldr	r3, [r4, #4]
 801b768:	4945      	ldr	r1, [pc, #276]	; (801b880 <_scanf_i+0x1e4>)
 801b76a:	6960      	ldr	r0, [r4, #20]
 801b76c:	1ac9      	subs	r1, r1, r3
 801b76e:	f000 f89b 	bl	801b8a8 <__sccl>
 801b772:	f04f 0b00 	mov.w	fp, #0
 801b776:	68a3      	ldr	r3, [r4, #8]
 801b778:	6822      	ldr	r2, [r4, #0]
 801b77a:	2b00      	cmp	r3, #0
 801b77c:	d03d      	beq.n	801b7fa <_scanf_i+0x15e>
 801b77e:	6831      	ldr	r1, [r6, #0]
 801b780:	6960      	ldr	r0, [r4, #20]
 801b782:	f891 c000 	ldrb.w	ip, [r1]
 801b786:	f810 000c 	ldrb.w	r0, [r0, ip]
 801b78a:	2800      	cmp	r0, #0
 801b78c:	d035      	beq.n	801b7fa <_scanf_i+0x15e>
 801b78e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801b792:	d124      	bne.n	801b7de <_scanf_i+0x142>
 801b794:	0510      	lsls	r0, r2, #20
 801b796:	d522      	bpl.n	801b7de <_scanf_i+0x142>
 801b798:	f10b 0b01 	add.w	fp, fp, #1
 801b79c:	f1b9 0f00 	cmp.w	r9, #0
 801b7a0:	d003      	beq.n	801b7aa <_scanf_i+0x10e>
 801b7a2:	3301      	adds	r3, #1
 801b7a4:	f109 39ff 	add.w	r9, r9, #4294967295
 801b7a8:	60a3      	str	r3, [r4, #8]
 801b7aa:	6873      	ldr	r3, [r6, #4]
 801b7ac:	3b01      	subs	r3, #1
 801b7ae:	2b00      	cmp	r3, #0
 801b7b0:	6073      	str	r3, [r6, #4]
 801b7b2:	dd1b      	ble.n	801b7ec <_scanf_i+0x150>
 801b7b4:	6833      	ldr	r3, [r6, #0]
 801b7b6:	3301      	adds	r3, #1
 801b7b8:	6033      	str	r3, [r6, #0]
 801b7ba:	68a3      	ldr	r3, [r4, #8]
 801b7bc:	3b01      	subs	r3, #1
 801b7be:	60a3      	str	r3, [r4, #8]
 801b7c0:	e7d9      	b.n	801b776 <_scanf_i+0xda>
 801b7c2:	f1bb 0f02 	cmp.w	fp, #2
 801b7c6:	d1ae      	bne.n	801b726 <_scanf_i+0x8a>
 801b7c8:	6822      	ldr	r2, [r4, #0]
 801b7ca:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801b7ce:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801b7d2:	d1bf      	bne.n	801b754 <_scanf_i+0xb8>
 801b7d4:	2310      	movs	r3, #16
 801b7d6:	6063      	str	r3, [r4, #4]
 801b7d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801b7dc:	e7a2      	b.n	801b724 <_scanf_i+0x88>
 801b7de:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801b7e2:	6022      	str	r2, [r4, #0]
 801b7e4:	780b      	ldrb	r3, [r1, #0]
 801b7e6:	f805 3b01 	strb.w	r3, [r5], #1
 801b7ea:	e7de      	b.n	801b7aa <_scanf_i+0x10e>
 801b7ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801b7f0:	4631      	mov	r1, r6
 801b7f2:	4650      	mov	r0, sl
 801b7f4:	4798      	blx	r3
 801b7f6:	2800      	cmp	r0, #0
 801b7f8:	d0df      	beq.n	801b7ba <_scanf_i+0x11e>
 801b7fa:	6823      	ldr	r3, [r4, #0]
 801b7fc:	05d9      	lsls	r1, r3, #23
 801b7fe:	d50d      	bpl.n	801b81c <_scanf_i+0x180>
 801b800:	42bd      	cmp	r5, r7
 801b802:	d909      	bls.n	801b818 <_scanf_i+0x17c>
 801b804:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801b808:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b80c:	4632      	mov	r2, r6
 801b80e:	4650      	mov	r0, sl
 801b810:	4798      	blx	r3
 801b812:	f105 39ff 	add.w	r9, r5, #4294967295
 801b816:	464d      	mov	r5, r9
 801b818:	42bd      	cmp	r5, r7
 801b81a:	d028      	beq.n	801b86e <_scanf_i+0x1d2>
 801b81c:	6822      	ldr	r2, [r4, #0]
 801b81e:	f012 0210 	ands.w	r2, r2, #16
 801b822:	d113      	bne.n	801b84c <_scanf_i+0x1b0>
 801b824:	702a      	strb	r2, [r5, #0]
 801b826:	6863      	ldr	r3, [r4, #4]
 801b828:	9e01      	ldr	r6, [sp, #4]
 801b82a:	4639      	mov	r1, r7
 801b82c:	4650      	mov	r0, sl
 801b82e:	47b0      	blx	r6
 801b830:	f8d8 3000 	ldr.w	r3, [r8]
 801b834:	6821      	ldr	r1, [r4, #0]
 801b836:	1d1a      	adds	r2, r3, #4
 801b838:	f8c8 2000 	str.w	r2, [r8]
 801b83c:	f011 0f20 	tst.w	r1, #32
 801b840:	681b      	ldr	r3, [r3, #0]
 801b842:	d00f      	beq.n	801b864 <_scanf_i+0x1c8>
 801b844:	6018      	str	r0, [r3, #0]
 801b846:	68e3      	ldr	r3, [r4, #12]
 801b848:	3301      	adds	r3, #1
 801b84a:	60e3      	str	r3, [r4, #12]
 801b84c:	1bed      	subs	r5, r5, r7
 801b84e:	44ab      	add	fp, r5
 801b850:	6925      	ldr	r5, [r4, #16]
 801b852:	445d      	add	r5, fp
 801b854:	6125      	str	r5, [r4, #16]
 801b856:	2000      	movs	r0, #0
 801b858:	b007      	add	sp, #28
 801b85a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b85e:	f04f 0b00 	mov.w	fp, #0
 801b862:	e7ca      	b.n	801b7fa <_scanf_i+0x15e>
 801b864:	07ca      	lsls	r2, r1, #31
 801b866:	bf4c      	ite	mi
 801b868:	8018      	strhmi	r0, [r3, #0]
 801b86a:	6018      	strpl	r0, [r3, #0]
 801b86c:	e7eb      	b.n	801b846 <_scanf_i+0x1aa>
 801b86e:	2001      	movs	r0, #1
 801b870:	e7f2      	b.n	801b858 <_scanf_i+0x1bc>
 801b872:	bf00      	nop
 801b874:	0801d958 	.word	0x0801d958
 801b878:	080183b9 	.word	0x080183b9
 801b87c:	080182a9 	.word	0x080182a9
 801b880:	0801e176 	.word	0x0801e176

0801b884 <_read_r>:
 801b884:	b538      	push	{r3, r4, r5, lr}
 801b886:	4d07      	ldr	r5, [pc, #28]	; (801b8a4 <_read_r+0x20>)
 801b888:	4604      	mov	r4, r0
 801b88a:	4608      	mov	r0, r1
 801b88c:	4611      	mov	r1, r2
 801b88e:	2200      	movs	r2, #0
 801b890:	602a      	str	r2, [r5, #0]
 801b892:	461a      	mov	r2, r3
 801b894:	f000 f8f0 	bl	801ba78 <_read>
 801b898:	1c43      	adds	r3, r0, #1
 801b89a:	d102      	bne.n	801b8a2 <_read_r+0x1e>
 801b89c:	682b      	ldr	r3, [r5, #0]
 801b89e:	b103      	cbz	r3, 801b8a2 <_read_r+0x1e>
 801b8a0:	6023      	str	r3, [r4, #0]
 801b8a2:	bd38      	pop	{r3, r4, r5, pc}
 801b8a4:	200065f0 	.word	0x200065f0

0801b8a8 <__sccl>:
 801b8a8:	b570      	push	{r4, r5, r6, lr}
 801b8aa:	780b      	ldrb	r3, [r1, #0]
 801b8ac:	4604      	mov	r4, r0
 801b8ae:	2b5e      	cmp	r3, #94	; 0x5e
 801b8b0:	bf0b      	itete	eq
 801b8b2:	784b      	ldrbeq	r3, [r1, #1]
 801b8b4:	1c48      	addne	r0, r1, #1
 801b8b6:	1c88      	addeq	r0, r1, #2
 801b8b8:	2200      	movne	r2, #0
 801b8ba:	bf08      	it	eq
 801b8bc:	2201      	moveq	r2, #1
 801b8be:	1e61      	subs	r1, r4, #1
 801b8c0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801b8c4:	f801 2f01 	strb.w	r2, [r1, #1]!
 801b8c8:	42a9      	cmp	r1, r5
 801b8ca:	d1fb      	bne.n	801b8c4 <__sccl+0x1c>
 801b8cc:	b90b      	cbnz	r3, 801b8d2 <__sccl+0x2a>
 801b8ce:	3801      	subs	r0, #1
 801b8d0:	bd70      	pop	{r4, r5, r6, pc}
 801b8d2:	f082 0101 	eor.w	r1, r2, #1
 801b8d6:	54e1      	strb	r1, [r4, r3]
 801b8d8:	1c42      	adds	r2, r0, #1
 801b8da:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 801b8de:	2d2d      	cmp	r5, #45	; 0x2d
 801b8e0:	f102 36ff 	add.w	r6, r2, #4294967295
 801b8e4:	4610      	mov	r0, r2
 801b8e6:	d006      	beq.n	801b8f6 <__sccl+0x4e>
 801b8e8:	2d5d      	cmp	r5, #93	; 0x5d
 801b8ea:	d0f1      	beq.n	801b8d0 <__sccl+0x28>
 801b8ec:	b90d      	cbnz	r5, 801b8f2 <__sccl+0x4a>
 801b8ee:	4630      	mov	r0, r6
 801b8f0:	e7ee      	b.n	801b8d0 <__sccl+0x28>
 801b8f2:	462b      	mov	r3, r5
 801b8f4:	e7ef      	b.n	801b8d6 <__sccl+0x2e>
 801b8f6:	7816      	ldrb	r6, [r2, #0]
 801b8f8:	2e5d      	cmp	r6, #93	; 0x5d
 801b8fa:	d0fa      	beq.n	801b8f2 <__sccl+0x4a>
 801b8fc:	42b3      	cmp	r3, r6
 801b8fe:	dcf8      	bgt.n	801b8f2 <__sccl+0x4a>
 801b900:	4618      	mov	r0, r3
 801b902:	3001      	adds	r0, #1
 801b904:	4286      	cmp	r6, r0
 801b906:	5421      	strb	r1, [r4, r0]
 801b908:	dcfb      	bgt.n	801b902 <__sccl+0x5a>
 801b90a:	43d8      	mvns	r0, r3
 801b90c:	4430      	add	r0, r6
 801b90e:	1c5d      	adds	r5, r3, #1
 801b910:	42b3      	cmp	r3, r6
 801b912:	bfa8      	it	ge
 801b914:	2000      	movge	r0, #0
 801b916:	182b      	adds	r3, r5, r0
 801b918:	3202      	adds	r2, #2
 801b91a:	e7de      	b.n	801b8da <__sccl+0x32>

0801b91c <__submore>:
 801b91c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b920:	460c      	mov	r4, r1
 801b922:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801b924:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b928:	4299      	cmp	r1, r3
 801b92a:	d11d      	bne.n	801b968 <__submore+0x4c>
 801b92c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801b930:	f7fa fcd0 	bl	80162d4 <_malloc_r>
 801b934:	b918      	cbnz	r0, 801b93e <__submore+0x22>
 801b936:	f04f 30ff 	mov.w	r0, #4294967295
 801b93a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b93e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b942:	63a3      	str	r3, [r4, #56]	; 0x38
 801b944:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801b948:	6360      	str	r0, [r4, #52]	; 0x34
 801b94a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801b94e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801b952:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801b956:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801b95a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801b95e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801b962:	6020      	str	r0, [r4, #0]
 801b964:	2000      	movs	r0, #0
 801b966:	e7e8      	b.n	801b93a <__submore+0x1e>
 801b968:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801b96a:	0077      	lsls	r7, r6, #1
 801b96c:	463a      	mov	r2, r7
 801b96e:	f7ff f98f 	bl	801ac90 <_realloc_r>
 801b972:	4605      	mov	r5, r0
 801b974:	2800      	cmp	r0, #0
 801b976:	d0de      	beq.n	801b936 <__submore+0x1a>
 801b978:	eb00 0806 	add.w	r8, r0, r6
 801b97c:	4601      	mov	r1, r0
 801b97e:	4632      	mov	r2, r6
 801b980:	4640      	mov	r0, r8
 801b982:	f7fa f9a9 	bl	8015cd8 <memcpy>
 801b986:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801b98a:	f8c4 8000 	str.w	r8, [r4]
 801b98e:	e7e9      	b.n	801b964 <__submore+0x48>

0801b990 <__ascii_wctomb>:
 801b990:	b149      	cbz	r1, 801b9a6 <__ascii_wctomb+0x16>
 801b992:	2aff      	cmp	r2, #255	; 0xff
 801b994:	bf85      	ittet	hi
 801b996:	238a      	movhi	r3, #138	; 0x8a
 801b998:	6003      	strhi	r3, [r0, #0]
 801b99a:	700a      	strbls	r2, [r1, #0]
 801b99c:	f04f 30ff 	movhi.w	r0, #4294967295
 801b9a0:	bf98      	it	ls
 801b9a2:	2001      	movls	r0, #1
 801b9a4:	4770      	bx	lr
 801b9a6:	4608      	mov	r0, r1
 801b9a8:	4770      	bx	lr
	...

0801b9ac <__env_lock>:
 801b9ac:	4801      	ldr	r0, [pc, #4]	; (801b9b4 <__env_lock+0x8>)
 801b9ae:	f7fa b97f 	b.w	8015cb0 <__retarget_lock_acquire_recursive>
 801b9b2:	bf00      	nop
 801b9b4:	200065e6 	.word	0x200065e6

0801b9b8 <__env_unlock>:
 801b9b8:	4801      	ldr	r0, [pc, #4]	; (801b9c0 <__env_unlock+0x8>)
 801b9ba:	f7fa b97b 	b.w	8015cb4 <__retarget_lock_release_recursive>
 801b9be:	bf00      	nop
 801b9c0:	200065e6 	.word	0x200065e6

0801b9c4 <_fstat_r>:
 801b9c4:	b538      	push	{r3, r4, r5, lr}
 801b9c6:	4d07      	ldr	r5, [pc, #28]	; (801b9e4 <_fstat_r+0x20>)
 801b9c8:	2300      	movs	r3, #0
 801b9ca:	4604      	mov	r4, r0
 801b9cc:	4608      	mov	r0, r1
 801b9ce:	4611      	mov	r1, r2
 801b9d0:	602b      	str	r3, [r5, #0]
 801b9d2:	f000 f829 	bl	801ba28 <_fstat>
 801b9d6:	1c43      	adds	r3, r0, #1
 801b9d8:	d102      	bne.n	801b9e0 <_fstat_r+0x1c>
 801b9da:	682b      	ldr	r3, [r5, #0]
 801b9dc:	b103      	cbz	r3, 801b9e0 <_fstat_r+0x1c>
 801b9de:	6023      	str	r3, [r4, #0]
 801b9e0:	bd38      	pop	{r3, r4, r5, pc}
 801b9e2:	bf00      	nop
 801b9e4:	200065f0 	.word	0x200065f0

0801b9e8 <_isatty_r>:
 801b9e8:	b538      	push	{r3, r4, r5, lr}
 801b9ea:	4d06      	ldr	r5, [pc, #24]	; (801ba04 <_isatty_r+0x1c>)
 801b9ec:	2300      	movs	r3, #0
 801b9ee:	4604      	mov	r4, r0
 801b9f0:	4608      	mov	r0, r1
 801b9f2:	602b      	str	r3, [r5, #0]
 801b9f4:	f000 f828 	bl	801ba48 <_isatty>
 801b9f8:	1c43      	adds	r3, r0, #1
 801b9fa:	d102      	bne.n	801ba02 <_isatty_r+0x1a>
 801b9fc:	682b      	ldr	r3, [r5, #0]
 801b9fe:	b103      	cbz	r3, 801ba02 <_isatty_r+0x1a>
 801ba00:	6023      	str	r3, [r4, #0]
 801ba02:	bd38      	pop	{r3, r4, r5, pc}
 801ba04:	200065f0 	.word	0x200065f0

0801ba08 <_malloc_usable_size_r>:
 801ba08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ba0c:	1f18      	subs	r0, r3, #4
 801ba0e:	2b00      	cmp	r3, #0
 801ba10:	bfbc      	itt	lt
 801ba12:	580b      	ldrlt	r3, [r1, r0]
 801ba14:	18c0      	addlt	r0, r0, r3
 801ba16:	4770      	bx	lr

0801ba18 <_close>:
 801ba18:	4b02      	ldr	r3, [pc, #8]	; (801ba24 <_close+0xc>)
 801ba1a:	2258      	movs	r2, #88	; 0x58
 801ba1c:	601a      	str	r2, [r3, #0]
 801ba1e:	f04f 30ff 	mov.w	r0, #4294967295
 801ba22:	4770      	bx	lr
 801ba24:	200065f0 	.word	0x200065f0

0801ba28 <_fstat>:
 801ba28:	4b02      	ldr	r3, [pc, #8]	; (801ba34 <_fstat+0xc>)
 801ba2a:	2258      	movs	r2, #88	; 0x58
 801ba2c:	601a      	str	r2, [r3, #0]
 801ba2e:	f04f 30ff 	mov.w	r0, #4294967295
 801ba32:	4770      	bx	lr
 801ba34:	200065f0 	.word	0x200065f0

0801ba38 <_getpid>:
 801ba38:	4b02      	ldr	r3, [pc, #8]	; (801ba44 <_getpid+0xc>)
 801ba3a:	2258      	movs	r2, #88	; 0x58
 801ba3c:	601a      	str	r2, [r3, #0]
 801ba3e:	f04f 30ff 	mov.w	r0, #4294967295
 801ba42:	4770      	bx	lr
 801ba44:	200065f0 	.word	0x200065f0

0801ba48 <_isatty>:
 801ba48:	4b02      	ldr	r3, [pc, #8]	; (801ba54 <_isatty+0xc>)
 801ba4a:	2258      	movs	r2, #88	; 0x58
 801ba4c:	601a      	str	r2, [r3, #0]
 801ba4e:	2000      	movs	r0, #0
 801ba50:	4770      	bx	lr
 801ba52:	bf00      	nop
 801ba54:	200065f0 	.word	0x200065f0

0801ba58 <_kill>:
 801ba58:	4b02      	ldr	r3, [pc, #8]	; (801ba64 <_kill+0xc>)
 801ba5a:	2258      	movs	r2, #88	; 0x58
 801ba5c:	601a      	str	r2, [r3, #0]
 801ba5e:	f04f 30ff 	mov.w	r0, #4294967295
 801ba62:	4770      	bx	lr
 801ba64:	200065f0 	.word	0x200065f0

0801ba68 <_lseek>:
 801ba68:	4b02      	ldr	r3, [pc, #8]	; (801ba74 <_lseek+0xc>)
 801ba6a:	2258      	movs	r2, #88	; 0x58
 801ba6c:	601a      	str	r2, [r3, #0]
 801ba6e:	f04f 30ff 	mov.w	r0, #4294967295
 801ba72:	4770      	bx	lr
 801ba74:	200065f0 	.word	0x200065f0

0801ba78 <_read>:
 801ba78:	4b02      	ldr	r3, [pc, #8]	; (801ba84 <_read+0xc>)
 801ba7a:	2258      	movs	r2, #88	; 0x58
 801ba7c:	601a      	str	r2, [r3, #0]
 801ba7e:	f04f 30ff 	mov.w	r0, #4294967295
 801ba82:	4770      	bx	lr
 801ba84:	200065f0 	.word	0x200065f0

0801ba88 <_sbrk>:
 801ba88:	4b04      	ldr	r3, [pc, #16]	; (801ba9c <_sbrk+0x14>)
 801ba8a:	6819      	ldr	r1, [r3, #0]
 801ba8c:	4602      	mov	r2, r0
 801ba8e:	b909      	cbnz	r1, 801ba94 <_sbrk+0xc>
 801ba90:	4903      	ldr	r1, [pc, #12]	; (801baa0 <_sbrk+0x18>)
 801ba92:	6019      	str	r1, [r3, #0]
 801ba94:	6818      	ldr	r0, [r3, #0]
 801ba96:	4402      	add	r2, r0
 801ba98:	601a      	str	r2, [r3, #0]
 801ba9a:	4770      	bx	lr
 801ba9c:	20005b84 	.word	0x20005b84
 801baa0:	200065f8 	.word	0x200065f8

0801baa4 <_write>:
 801baa4:	4b02      	ldr	r3, [pc, #8]	; (801bab0 <_write+0xc>)
 801baa6:	2258      	movs	r2, #88	; 0x58
 801baa8:	601a      	str	r2, [r3, #0]
 801baaa:	f04f 30ff 	mov.w	r0, #4294967295
 801baae:	4770      	bx	lr
 801bab0:	200065f0 	.word	0x200065f0

0801bab4 <_exit>:
 801bab4:	e7fe      	b.n	801bab4 <_exit>
	...

0801bab8 <_init>:
 801bab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801baba:	bf00      	nop
 801babc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801babe:	bc08      	pop	{r3}
 801bac0:	469e      	mov	lr, r3
 801bac2:	4770      	bx	lr

0801bac4 <_fini>:
 801bac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bac6:	bf00      	nop
 801bac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801baca:	bc08      	pop	{r3}
 801bacc:	469e      	mov	lr, r3
 801bace:	4770      	bx	lr
