// Seed: 1918385131
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    output logic id_5,
    input logic id_6,
    input id_7,
    input id_8,
    input id_9,
    input id_10,
    input id_11
);
  logic id_12;
  assign id_5 = 1;
  logic id_13;
  type_0 id_14 (
      .id_0(),
      .id_1(1),
      .id_2(id_9),
      .id_3(id_9)
  );
  assign id_12 = 1;
endmodule
