#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Sep 25 23:35:00 2021
# Process ID: 16846
# Current directory: /home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.runs/impl_1
# Command line: vivado -log main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace
# Log file: /home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.runs/impl_1/main.vdi
# Journal file: /home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: link_design -top main -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_ip_wiz/u_clk_wiz_0'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_ip_wiz/u_clk_wiz_0/inst'
Finished Parsing XDC File [/home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_ip_wiz/u_clk_wiz_0/inst'
Parsing XDC File [/home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_ip_wiz/u_clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2109.922 ; gain = 462.594 ; free physical = 16652 ; free virtual = 35415
Finished Parsing XDC File [/home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_ip_wiz/u_clk_wiz_0/inst'
Parsing XDC File [/home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [/home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2109.922 ; gain = 0.000 ; free physical = 16651 ; free virtual = 35415
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2109.922 ; gain = 756.609 ; free physical = 16651 ; free virtual = 35415
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2173.953 ; gain = 64.031 ; free physical = 16643 ; free virtual = 35406

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e552e6a3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2173.953 ; gain = 0.000 ; free physical = 16643 ; free virtual = 35406

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 214daa8d0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2223.938 ; gain = 0.000 ; free physical = 16578 ; free virtual = 35342
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 214daa8d0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2223.938 ; gain = 0.000 ; free physical = 16578 ; free virtual = 35342
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 202658a3e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2223.938 ; gain = 0.000 ; free physical = 16578 ; free virtual = 35342
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG u_ip_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net u_ip_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0_BUFG
INFO: [Opt 31-194] Inserted BUFG u_ip_wiz/u_clk_wiz_0/inst/clk_25m_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net u_ip_wiz/u_clk_wiz_0/inst/clk_25m_clk_wiz_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 20cbd160e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2223.938 ; gain = 0.000 ; free physical = 16578 ; free virtual = 35342
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1e93d924d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2223.938 ; gain = 0.000 ; free physical = 16578 ; free virtual = 35342
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16f563f5d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2223.938 ; gain = 0.000 ; free physical = 16578 ; free virtual = 35342
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.938 ; gain = 0.000 ; free physical = 16578 ; free virtual = 35342
Ending Logic Optimization Task | Checksum: 202658a3e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2223.938 ; gain = 0.000 ; free physical = 16578 ; free virtual = 35342

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 202658a3e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2223.938 ; gain = 0.000 ; free physical = 16577 ; free virtual = 35341

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 202658a3e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.938 ; gain = 0.000 ; free physical = 16577 ; free virtual = 35341

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.938 ; gain = 0.000 ; free physical = 16577 ; free virtual = 35341
Ending Netlist Obfuscation Task | Checksum: 202658a3e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.938 ; gain = 0.000 ; free physical = 16577 ; free virtual = 35341
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.938 ; gain = 0.000 ; free physical = 16577 ; free virtual = 35341
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.938 ; gain = 0.000 ; free physical = 16575 ; free virtual = 35339
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2223.938 ; gain = 0.000 ; free physical = 16573 ; free virtual = 35339
INFO: [Common 17-1381] The checkpoint '/home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2311.980 ; gain = 0.000 ; free physical = 16565 ; free virtual = 35330
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11f32f795

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2311.980 ; gain = 0.000 ; free physical = 16565 ; free virtual = 35330
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2311.980 ; gain = 0.000 ; free physical = 16565 ; free virtual = 35330

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1584b5abc

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2311.980 ; gain = 0.000 ; free physical = 16557 ; free virtual = 35326

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17dd3ac78

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16558 ; free virtual = 35327

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17dd3ac78

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16558 ; free virtual = 35327
Phase 1 Placer Initialization | Checksum: 17dd3ac78

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16558 ; free virtual = 35327

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17dd3ac78

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16556 ; free virtual = 35326
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 24b695b01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16542 ; free virtual = 35312

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24b695b01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16542 ; free virtual = 35312

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aefcf5c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16541 ; free virtual = 35312

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24b695b01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16541 ; free virtual = 35312

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24b695b01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16541 ; free virtual = 35312

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11bb677f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16538 ; free virtual = 35309

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11bb677f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16538 ; free virtual = 35309

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11bb677f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16538 ; free virtual = 35309
Phase 3 Detail Placement | Checksum: 11bb677f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16538 ; free virtual = 35309

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 11bb677f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16538 ; free virtual = 35309

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11bb677f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16540 ; free virtual = 35310

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11bb677f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16540 ; free virtual = 35310

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.613 ; gain = 0.000 ; free physical = 16540 ; free virtual = 35310
Phase 4.4 Final Placement Cleanup | Checksum: 11bb677f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16540 ; free virtual = 35310
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11bb677f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16540 ; free virtual = 35310
Ending Placer Task | Checksum: 114766104

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2332.613 ; gain = 20.633 ; free physical = 16555 ; free virtual = 35326
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.613 ; gain = 0.000 ; free physical = 16555 ; free virtual = 35326
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2332.613 ; gain = 0.000 ; free physical = 16556 ; free virtual = 35328
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.613 ; gain = 0.000 ; free physical = 16556 ; free virtual = 35328
INFO: [Common 17-1381] The checkpoint '/home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2332.613 ; gain = 0.000 ; free physical = 16547 ; free virtual = 35318
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2332.613 ; gain = 0.000 ; free physical = 16555 ; free virtual = 35326
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5eafb4f3 ConstDB: 0 ShapeSum: b5c6ac11 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16cb6b6e9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2406.277 ; gain = 72.660 ; free physical = 16419 ; free virtual = 35191
Post Restoration Checksum: NetGraph: e7a81892 NumContArr: 850e9e57 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 16cb6b6e9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2419.273 ; gain = 85.656 ; free physical = 16413 ; free virtual = 35185

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16cb6b6e9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2450.273 ; gain = 116.656 ; free physical = 16380 ; free virtual = 35153

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16cb6b6e9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2450.273 ; gain = 116.656 ; free physical = 16380 ; free virtual = 35153
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1477b32bb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2473.352 ; gain = 139.734 ; free physical = 16371 ; free virtual = 35143
Phase 2 Router Initialization | Checksum: 1477b32bb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2473.352 ; gain = 139.734 ; free physical = 16370 ; free virtual = 35143

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 7cfbaa49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2474.355 ; gain = 140.738 ; free physical = 16372 ; free virtual = 35144

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 7cfbaa49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2474.355 ; gain = 140.738 ; free physical = 16373 ; free virtual = 35146
Phase 4 Rip-up And Reroute | Checksum: 7cfbaa49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2474.355 ; gain = 140.738 ; free physical = 16373 ; free virtual = 35146

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 7cfbaa49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2474.355 ; gain = 140.738 ; free physical = 16373 ; free virtual = 35146

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 7cfbaa49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2474.355 ; gain = 140.738 ; free physical = 16373 ; free virtual = 35146
Phase 5 Delay and Skew Optimization | Checksum: 7cfbaa49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2474.355 ; gain = 140.738 ; free physical = 16373 ; free virtual = 35146

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 7cfbaa49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2474.355 ; gain = 140.738 ; free physical = 16373 ; free virtual = 35146
Phase 6.1 Hold Fix Iter | Checksum: 7cfbaa49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2474.355 ; gain = 140.738 ; free physical = 16373 ; free virtual = 35146
Phase 6 Post Hold Fix | Checksum: 7cfbaa49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2474.355 ; gain = 140.738 ; free physical = 16373 ; free virtual = 35146

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.027959 %
  Global Horizontal Routing Utilization  = 0.00118323 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 7cfbaa49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2474.355 ; gain = 140.738 ; free physical = 16373 ; free virtual = 35145

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7cfbaa49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2474.355 ; gain = 140.738 ; free physical = 16373 ; free virtual = 35145

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 5502000d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2474.355 ; gain = 140.738 ; free physical = 16373 ; free virtual = 35145

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 5502000d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2474.355 ; gain = 140.738 ; free physical = 16373 ; free virtual = 35145
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2474.355 ; gain = 140.738 ; free physical = 16408 ; free virtual = 35180

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2474.355 ; gain = 141.742 ; free physical = 16408 ; free virtual = 35180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.355 ; gain = 0.000 ; free physical = 16408 ; free virtual = 35180
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2474.355 ; gain = 0.000 ; free physical = 16406 ; free virtual = 35179
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.355 ; gain = 0.000 ; free physical = 16407 ; free virtual = 35180
INFO: [Common 17-1381] The checkpoint '/home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/zenanshi/ZYNQStation/TEST_ADDA/TEST_ADDA.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./main.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2820.645 ; gain = 258.246 ; free physical = 16357 ; free virtual = 35142
INFO: [Common 17-206] Exiting Vivado at Sat Sep 25 23:35:59 2021...
