
LCD_MENU_F401.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079a8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000097ec  08007b48  08007b48  00017b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011334  08011334  0003007c  2**0
                  CONTENTS
  4 .ARM          00000008  08011334  08011334  00021334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801133c  0801133c  0003007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801133c  0801133c  0002133c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011340  08011340  00021340  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08011344  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a350  2000007c  080113c0  0003007c  2**2
                  ALLOC
 10 ._user_heap_stack 00002404  2000a3cc  080113c0  0003a3cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e574  00000000  00000000  000300ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000430a  00000000  00000000  0004e620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001730  00000000  00000000  00052930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001560  00000000  00000000  00054060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c2c6  00000000  00000000  000555c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f370  00000000  00000000  00071886  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a657a  00000000  00000000  00090bf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00137170  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a94  00000000  00000000  001371c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000007c 	.word	0x2000007c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007b30 	.word	0x08007b30

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000080 	.word	0x20000080
 80001dc:	08007b30 	.word	0x08007b30

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b084      	sub	sp, #16
 800057c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800057e:	463b      	mov	r3, r7
 8000580:	2200      	movs	r2, #0
 8000582:	601a      	str	r2, [r3, #0]
 8000584:	605a      	str	r2, [r3, #4]
 8000586:	609a      	str	r2, [r3, #8]
 8000588:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800058a:	4b52      	ldr	r3, [pc, #328]	; (80006d4 <MX_ADC1_Init+0x15c>)
 800058c:	4a52      	ldr	r2, [pc, #328]	; (80006d8 <MX_ADC1_Init+0x160>)
 800058e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000590:	4b50      	ldr	r3, [pc, #320]	; (80006d4 <MX_ADC1_Init+0x15c>)
 8000592:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000596:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000598:	4b4e      	ldr	r3, [pc, #312]	; (80006d4 <MX_ADC1_Init+0x15c>)
 800059a:	2200      	movs	r2, #0
 800059c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800059e:	4b4d      	ldr	r3, [pc, #308]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005a0:	2201      	movs	r2, #1
 80005a2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80005a4:	4b4b      	ldr	r3, [pc, #300]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005a6:	2201      	movs	r2, #1
 80005a8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005aa:	4b4a      	ldr	r3, [pc, #296]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005b2:	4b48      	ldr	r3, [pc, #288]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005b8:	4b46      	ldr	r3, [pc, #280]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005ba:	4a48      	ldr	r2, [pc, #288]	; (80006dc <MX_ADC1_Init+0x164>)
 80005bc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005be:	4b45      	ldr	r3, [pc, #276]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 80005c4:	4b43      	ldr	r3, [pc, #268]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005c6:	2208      	movs	r2, #8
 80005c8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005ca:	4b42      	ldr	r3, [pc, #264]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005d2:	4b40      	ldr	r3, [pc, #256]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005d4:	2201      	movs	r2, #1
 80005d6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005d8:	483e      	ldr	r0, [pc, #248]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005da:	f001 fd47 	bl	800206c <HAL_ADC_Init>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d001      	beq.n	80005e8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80005e4:	f000 fe02 	bl	80011ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005e8:	2301      	movs	r3, #1
 80005ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005ec:	2301      	movs	r3, #1
 80005ee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80005f0:	2307      	movs	r3, #7
 80005f2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005f4:	463b      	mov	r3, r7
 80005f6:	4619      	mov	r1, r3
 80005f8:	4836      	ldr	r0, [pc, #216]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005fa:	f001 fe89 	bl	8002310 <HAL_ADC_ConfigChannel>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d001      	beq.n	8000608 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000604:	f000 fdf2 	bl	80011ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000608:	2302      	movs	r3, #2
 800060a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800060c:	2302      	movs	r3, #2
 800060e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000610:	463b      	mov	r3, r7
 8000612:	4619      	mov	r1, r3
 8000614:	482f      	ldr	r0, [pc, #188]	; (80006d4 <MX_ADC1_Init+0x15c>)
 8000616:	f001 fe7b 	bl	8002310 <HAL_ADC_ConfigChannel>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000620:	f000 fde4 	bl	80011ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000624:	2303      	movs	r3, #3
 8000626:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000628:	2303      	movs	r3, #3
 800062a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800062c:	463b      	mov	r3, r7
 800062e:	4619      	mov	r1, r3
 8000630:	4828      	ldr	r0, [pc, #160]	; (80006d4 <MX_ADC1_Init+0x15c>)
 8000632:	f001 fe6d 	bl	8002310 <HAL_ADC_ConfigChannel>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800063c:	f000 fdd6 	bl	80011ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000640:	2304      	movs	r3, #4
 8000642:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000644:	2304      	movs	r3, #4
 8000646:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000648:	463b      	mov	r3, r7
 800064a:	4619      	mov	r1, r3
 800064c:	4821      	ldr	r0, [pc, #132]	; (80006d4 <MX_ADC1_Init+0x15c>)
 800064e:	f001 fe5f 	bl	8002310 <HAL_ADC_ConfigChannel>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000658:	f000 fdc8 	bl	80011ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800065c:	2306      	movs	r3, #6
 800065e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000660:	2305      	movs	r3, #5
 8000662:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000664:	463b      	mov	r3, r7
 8000666:	4619      	mov	r1, r3
 8000668:	481a      	ldr	r0, [pc, #104]	; (80006d4 <MX_ADC1_Init+0x15c>)
 800066a:	f001 fe51 	bl	8002310 <HAL_ADC_ConfigChannel>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000674:	f000 fdba 	bl	80011ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000678:	2307      	movs	r3, #7
 800067a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 800067c:	2306      	movs	r3, #6
 800067e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000680:	463b      	mov	r3, r7
 8000682:	4619      	mov	r1, r3
 8000684:	4813      	ldr	r0, [pc, #76]	; (80006d4 <MX_ADC1_Init+0x15c>)
 8000686:	f001 fe43 	bl	8002310 <HAL_ADC_ConfigChannel>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000690:	f000 fdac 	bl	80011ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000694:	2308      	movs	r3, #8
 8000696:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8000698:	2307      	movs	r3, #7
 800069a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800069c:	463b      	mov	r3, r7
 800069e:	4619      	mov	r1, r3
 80006a0:	480c      	ldr	r0, [pc, #48]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80006a2:	f001 fe35 	bl	8002310 <HAL_ADC_ConfigChannel>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 80006ac:	f000 fd9e 	bl	80011ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80006b0:	2309      	movs	r3, #9
 80006b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80006b4:	2308      	movs	r3, #8
 80006b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006b8:	463b      	mov	r3, r7
 80006ba:	4619      	mov	r1, r3
 80006bc:	4805      	ldr	r0, [pc, #20]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80006be:	f001 fe27 	bl	8002310 <HAL_ADC_ConfigChannel>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 80006c8:	f000 fd90 	bl	80011ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006cc:	bf00      	nop
 80006ce:	3710      	adds	r7, #16
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	2000a0b8 	.word	0x2000a0b8
 80006d8:	40012000 	.word	0x40012000
 80006dc:	0f000001 	.word	0x0f000001

080006e0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b08a      	sub	sp, #40	; 0x28
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e8:	f107 0314 	add.w	r3, r7, #20
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]
 80006f6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a3c      	ldr	r2, [pc, #240]	; (80007f0 <HAL_ADC_MspInit+0x110>)
 80006fe:	4293      	cmp	r3, r2
 8000700:	d171      	bne.n	80007e6 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000702:	2300      	movs	r3, #0
 8000704:	613b      	str	r3, [r7, #16]
 8000706:	4b3b      	ldr	r3, [pc, #236]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 8000708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800070a:	4a3a      	ldr	r2, [pc, #232]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 800070c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000710:	6453      	str	r3, [r2, #68]	; 0x44
 8000712:	4b38      	ldr	r3, [pc, #224]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 8000714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800071a:	613b      	str	r3, [r7, #16]
 800071c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	60fb      	str	r3, [r7, #12]
 8000722:	4b34      	ldr	r3, [pc, #208]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	4a33      	ldr	r2, [pc, #204]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 8000728:	f043 0301 	orr.w	r3, r3, #1
 800072c:	6313      	str	r3, [r2, #48]	; 0x30
 800072e:	4b31      	ldr	r3, [pc, #196]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	f003 0301 	and.w	r3, r3, #1
 8000736:	60fb      	str	r3, [r7, #12]
 8000738:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	60bb      	str	r3, [r7, #8]
 800073e:	4b2d      	ldr	r3, [pc, #180]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	4a2c      	ldr	r2, [pc, #176]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 8000744:	f043 0302 	orr.w	r3, r3, #2
 8000748:	6313      	str	r3, [r2, #48]	; 0x30
 800074a:	4b2a      	ldr	r3, [pc, #168]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	f003 0302 	and.w	r3, r3, #2
 8000752:	60bb      	str	r3, [r7, #8]
 8000754:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000756:	23de      	movs	r3, #222	; 0xde
 8000758:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800075a:	2303      	movs	r3, #3
 800075c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075e:	2300      	movs	r3, #0
 8000760:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000762:	f107 0314 	add.w	r3, r7, #20
 8000766:	4619      	mov	r1, r3
 8000768:	4823      	ldr	r0, [pc, #140]	; (80007f8 <HAL_ADC_MspInit+0x118>)
 800076a:	f002 fcf3 	bl	8003154 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800076e:	2303      	movs	r3, #3
 8000770:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000772:	2303      	movs	r3, #3
 8000774:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000776:	2300      	movs	r3, #0
 8000778:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800077a:	f107 0314 	add.w	r3, r7, #20
 800077e:	4619      	mov	r1, r3
 8000780:	481e      	ldr	r0, [pc, #120]	; (80007fc <HAL_ADC_MspInit+0x11c>)
 8000782:	f002 fce7 	bl	8003154 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000786:	4b1e      	ldr	r3, [pc, #120]	; (8000800 <HAL_ADC_MspInit+0x120>)
 8000788:	4a1e      	ldr	r2, [pc, #120]	; (8000804 <HAL_ADC_MspInit+0x124>)
 800078a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800078c:	4b1c      	ldr	r3, [pc, #112]	; (8000800 <HAL_ADC_MspInit+0x120>)
 800078e:	2200      	movs	r2, #0
 8000790:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000792:	4b1b      	ldr	r3, [pc, #108]	; (8000800 <HAL_ADC_MspInit+0x120>)
 8000794:	2200      	movs	r2, #0
 8000796:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000798:	4b19      	ldr	r3, [pc, #100]	; (8000800 <HAL_ADC_MspInit+0x120>)
 800079a:	2200      	movs	r2, #0
 800079c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800079e:	4b18      	ldr	r3, [pc, #96]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80007a4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80007a6:	4b16      	ldr	r3, [pc, #88]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80007ac:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80007ae:	4b14      	ldr	r3, [pc, #80]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007b0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80007b4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80007b6:	4b12      	ldr	r3, [pc, #72]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80007bc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80007be:	4b10      	ldr	r3, [pc, #64]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80007c4:	4b0e      	ldr	r3, [pc, #56]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80007ca:	480d      	ldr	r0, [pc, #52]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007cc:	f002 f952 	bl	8002a74 <HAL_DMA_Init>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80007d6:	f000 fd09 	bl	80011ec <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	4a08      	ldr	r2, [pc, #32]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007de:	639a      	str	r2, [r3, #56]	; 0x38
 80007e0:	4a07      	ldr	r2, [pc, #28]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80007e6:	bf00      	nop
 80007e8:	3728      	adds	r7, #40	; 0x28
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	40012000 	.word	0x40012000
 80007f4:	40023800 	.word	0x40023800
 80007f8:	40020000 	.word	0x40020000
 80007fc:	40020400 	.word	0x40020400
 8000800:	2000a100 	.word	0x2000a100
 8000804:	40026410 	.word	0x40026410

08000808 <prepare_data>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
uint16_t* prepare_data(uint8_t oversamplingPrescaler, uint16_t* sensor_data){
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	6039      	str	r1, [r7, #0]
 8000812:	71fb      	strb	r3, [r7, #7]
	return sensor_data;
 8000814:	683b      	ldr	r3, [r7, #0]
}
 8000816:	4618      	mov	r0, r3
 8000818:	370c      	adds	r7, #12
 800081a:	46bd      	mov	sp, r7
 800081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000820:	4770      	bx	lr
	...

08000824 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	607b      	str	r3, [r7, #4]
 800082e:	4b0c      	ldr	r3, [pc, #48]	; (8000860 <MX_DMA_Init+0x3c>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	4a0b      	ldr	r2, [pc, #44]	; (8000860 <MX_DMA_Init+0x3c>)
 8000834:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000838:	6313      	str	r3, [r2, #48]	; 0x30
 800083a:	4b09      	ldr	r3, [pc, #36]	; (8000860 <MX_DMA_Init+0x3c>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000842:	607b      	str	r3, [r7, #4]
 8000844:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000846:	2200      	movs	r2, #0
 8000848:	2100      	movs	r1, #0
 800084a:	203b      	movs	r0, #59	; 0x3b
 800084c:	f002 f8db 	bl	8002a06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000850:	203b      	movs	r0, #59	; 0x3b
 8000852:	f002 f8f4 	bl	8002a3e <HAL_NVIC_EnableIRQ>

}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40023800 	.word	0x40023800

08000864 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b08a      	sub	sp, #40	; 0x28
 8000868:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086a:	f107 0314 	add.w	r3, r7, #20
 800086e:	2200      	movs	r2, #0
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	605a      	str	r2, [r3, #4]
 8000874:	609a      	str	r2, [r3, #8]
 8000876:	60da      	str	r2, [r3, #12]
 8000878:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	613b      	str	r3, [r7, #16]
 800087e:	4b46      	ldr	r3, [pc, #280]	; (8000998 <MX_GPIO_Init+0x134>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000882:	4a45      	ldr	r2, [pc, #276]	; (8000998 <MX_GPIO_Init+0x134>)
 8000884:	f043 0304 	orr.w	r3, r3, #4
 8000888:	6313      	str	r3, [r2, #48]	; 0x30
 800088a:	4b43      	ldr	r3, [pc, #268]	; (8000998 <MX_GPIO_Init+0x134>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088e:	f003 0304 	and.w	r3, r3, #4
 8000892:	613b      	str	r3, [r7, #16]
 8000894:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	60fb      	str	r3, [r7, #12]
 800089a:	4b3f      	ldr	r3, [pc, #252]	; (8000998 <MX_GPIO_Init+0x134>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	4a3e      	ldr	r2, [pc, #248]	; (8000998 <MX_GPIO_Init+0x134>)
 80008a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008a4:	6313      	str	r3, [r2, #48]	; 0x30
 80008a6:	4b3c      	ldr	r3, [pc, #240]	; (8000998 <MX_GPIO_Init+0x134>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008ae:	60fb      	str	r3, [r7, #12]
 80008b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	60bb      	str	r3, [r7, #8]
 80008b6:	4b38      	ldr	r3, [pc, #224]	; (8000998 <MX_GPIO_Init+0x134>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	4a37      	ldr	r2, [pc, #220]	; (8000998 <MX_GPIO_Init+0x134>)
 80008bc:	f043 0301 	orr.w	r3, r3, #1
 80008c0:	6313      	str	r3, [r2, #48]	; 0x30
 80008c2:	4b35      	ldr	r3, [pc, #212]	; (8000998 <MX_GPIO_Init+0x134>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c6:	f003 0301 	and.w	r3, r3, #1
 80008ca:	60bb      	str	r3, [r7, #8]
 80008cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	607b      	str	r3, [r7, #4]
 80008d2:	4b31      	ldr	r3, [pc, #196]	; (8000998 <MX_GPIO_Init+0x134>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d6:	4a30      	ldr	r2, [pc, #192]	; (8000998 <MX_GPIO_Init+0x134>)
 80008d8:	f043 0302 	orr.w	r3, r3, #2
 80008dc:	6313      	str	r3, [r2, #48]	; 0x30
 80008de:	4b2e      	ldr	r3, [pc, #184]	; (8000998 <MX_GPIO_Init+0x134>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e2:	f003 0302 	and.w	r3, r3, #2
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RESET_Pin|LCD_DC_Pin, GPIO_PIN_RESET);
 80008ea:	2200      	movs	r2, #0
 80008ec:	f44f 7140 	mov.w	r1, #768	; 0x300
 80008f0:	482a      	ldr	r0, [pc, #168]	; (800099c <MX_GPIO_Init+0x138>)
 80008f2:	f002 fdcb 	bl	800348c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	2140      	movs	r1, #64	; 0x40
 80008fa:	4829      	ldr	r0, [pc, #164]	; (80009a0 <MX_GPIO_Init+0x13c>)
 80008fc:	f002 fdc6 	bl	800348c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WKUP_Pin;
 8000900:	2301      	movs	r3, #1
 8000902:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000904:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000908:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800090a:	2301      	movs	r3, #1
 800090c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(WKUP_GPIO_Port, &GPIO_InitStruct);
 800090e:	f107 0314 	add.w	r3, r7, #20
 8000912:	4619      	mov	r1, r3
 8000914:	4821      	ldr	r0, [pc, #132]	; (800099c <MX_GPIO_Init+0x138>)
 8000916:	f002 fc1d 	bl	8003154 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_BTN_Pin;
 800091a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800091e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000920:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000924:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000926:	2301      	movs	r3, #1
 8000928:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENC_BTN_GPIO_Port, &GPIO_InitStruct);
 800092a:	f107 0314 	add.w	r3, r7, #20
 800092e:	4619      	mov	r1, r3
 8000930:	481b      	ldr	r0, [pc, #108]	; (80009a0 <MX_GPIO_Init+0x13c>)
 8000932:	f002 fc0f 	bl	8003154 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LCD_RESET_Pin|LCD_DC_Pin;
 8000936:	f44f 7340 	mov.w	r3, #768	; 0x300
 800093a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800093c:	2301      	movs	r3, #1
 800093e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000944:	2300      	movs	r3, #0
 8000946:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000948:	f107 0314 	add.w	r3, r7, #20
 800094c:	4619      	mov	r1, r3
 800094e:	4813      	ldr	r0, [pc, #76]	; (800099c <MX_GPIO_Init+0x138>)
 8000950:	f002 fc00 	bl	8003154 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 8000954:	2340      	movs	r3, #64	; 0x40
 8000956:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000958:	2301      	movs	r3, #1
 800095a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095c:	2300      	movs	r3, #0
 800095e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000960:	2300      	movs	r3, #0
 8000962:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 8000964:	f107 0314 	add.w	r3, r7, #20
 8000968:	4619      	mov	r1, r3
 800096a:	480d      	ldr	r0, [pc, #52]	; (80009a0 <MX_GPIO_Init+0x13c>)
 800096c:	f002 fbf2 	bl	8003154 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);
 8000970:	2200      	movs	r2, #0
 8000972:	2102      	movs	r1, #2
 8000974:	2006      	movs	r0, #6
 8000976:	f002 f846 	bl	8002a06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800097a:	2006      	movs	r0, #6
 800097c:	f002 f85f 	bl	8002a3e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 8, 0);
 8000980:	2200      	movs	r2, #0
 8000982:	2108      	movs	r1, #8
 8000984:	2028      	movs	r0, #40	; 0x28
 8000986:	f002 f83e 	bl	8002a06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800098a:	2028      	movs	r0, #40	; 0x28
 800098c:	f002 f857 	bl	8002a3e <HAL_NVIC_EnableIRQ>

}
 8000990:	bf00      	nop
 8000992:	3728      	adds	r7, #40	; 0x28
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	40023800 	.word	0x40023800
 800099c:	40020000 	.word	0x40020000
 80009a0:	40020400 	.word	0x40020400

080009a4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009a8:	4b12      	ldr	r3, [pc, #72]	; (80009f4 <MX_I2C1_Init+0x50>)
 80009aa:	4a13      	ldr	r2, [pc, #76]	; (80009f8 <MX_I2C1_Init+0x54>)
 80009ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80009ae:	4b11      	ldr	r3, [pc, #68]	; (80009f4 <MX_I2C1_Init+0x50>)
 80009b0:	4a12      	ldr	r2, [pc, #72]	; (80009fc <MX_I2C1_Init+0x58>)
 80009b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009b4:	4b0f      	ldr	r3, [pc, #60]	; (80009f4 <MX_I2C1_Init+0x50>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80009ba:	4b0e      	ldr	r3, [pc, #56]	; (80009f4 <MX_I2C1_Init+0x50>)
 80009bc:	2200      	movs	r2, #0
 80009be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009c0:	4b0c      	ldr	r3, [pc, #48]	; (80009f4 <MX_I2C1_Init+0x50>)
 80009c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009c8:	4b0a      	ldr	r3, [pc, #40]	; (80009f4 <MX_I2C1_Init+0x50>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009ce:	4b09      	ldr	r3, [pc, #36]	; (80009f4 <MX_I2C1_Init+0x50>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009d4:	4b07      	ldr	r3, [pc, #28]	; (80009f4 <MX_I2C1_Init+0x50>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009da:	4b06      	ldr	r3, [pc, #24]	; (80009f4 <MX_I2C1_Init+0x50>)
 80009dc:	2200      	movs	r2, #0
 80009de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009e0:	4804      	ldr	r0, [pc, #16]	; (80009f4 <MX_I2C1_Init+0x50>)
 80009e2:	f002 fd85 	bl	80034f0 <HAL_I2C_Init>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80009ec:	f000 fbfe 	bl	80011ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009f0:	bf00      	nop
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	2000a160 	.word	0x2000a160
 80009f8:	40005400 	.word	0x40005400
 80009fc:	000186a0 	.word	0x000186a0

08000a00 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08a      	sub	sp, #40	; 0x28
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a08:	f107 0314 	add.w	r3, r7, #20
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]
 8000a16:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a19      	ldr	r2, [pc, #100]	; (8000a84 <HAL_I2C_MspInit+0x84>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d12c      	bne.n	8000a7c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	613b      	str	r3, [r7, #16]
 8000a26:	4b18      	ldr	r3, [pc, #96]	; (8000a88 <HAL_I2C_MspInit+0x88>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	4a17      	ldr	r2, [pc, #92]	; (8000a88 <HAL_I2C_MspInit+0x88>)
 8000a2c:	f043 0302 	orr.w	r3, r3, #2
 8000a30:	6313      	str	r3, [r2, #48]	; 0x30
 8000a32:	4b15      	ldr	r3, [pc, #84]	; (8000a88 <HAL_I2C_MspInit+0x88>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	f003 0302 	and.w	r3, r3, #2
 8000a3a:	613b      	str	r3, [r7, #16]
 8000a3c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000a3e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000a42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a44:	2312      	movs	r3, #18
 8000a46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a4c:	2303      	movs	r3, #3
 8000a4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a50:	2304      	movs	r3, #4
 8000a52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a54:	f107 0314 	add.w	r3, r7, #20
 8000a58:	4619      	mov	r1, r3
 8000a5a:	480c      	ldr	r0, [pc, #48]	; (8000a8c <HAL_I2C_MspInit+0x8c>)
 8000a5c:	f002 fb7a 	bl	8003154 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a60:	2300      	movs	r3, #0
 8000a62:	60fb      	str	r3, [r7, #12]
 8000a64:	4b08      	ldr	r3, [pc, #32]	; (8000a88 <HAL_I2C_MspInit+0x88>)
 8000a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a68:	4a07      	ldr	r2, [pc, #28]	; (8000a88 <HAL_I2C_MspInit+0x88>)
 8000a6a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a6e:	6413      	str	r3, [r2, #64]	; 0x40
 8000a70:	4b05      	ldr	r3, [pc, #20]	; (8000a88 <HAL_I2C_MspInit+0x88>)
 8000a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a78:	60fb      	str	r3, [r7, #12]
 8000a7a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000a7c:	bf00      	nop
 8000a7e:	3728      	adds	r7, #40	; 0x28
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	40005400 	.word	0x40005400
 8000a88:	40023800 	.word	0x40023800
 8000a8c:	40020400 	.word	0x40020400

08000a90 <lcd_cmd>:

static uint16_t frame_buffer[LCD_WIDTH * LCD_HEIGHT];


static void lcd_cmd(uint8_t cmd) //send any command to st7735
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	4603      	mov	r3, r0
 8000a98:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000aa0:	480b      	ldr	r0, [pc, #44]	; (8000ad0 <lcd_cmd+0x40>)
 8000aa2:	f002 fcf3 	bl	800348c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2140      	movs	r1, #64	; 0x40
 8000aaa:	480a      	ldr	r0, [pc, #40]	; (8000ad4 <lcd_cmd+0x44>)
 8000aac:	f002 fcee 	bl	800348c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8000ab0:	1df9      	adds	r1, r7, #7
 8000ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	4807      	ldr	r0, [pc, #28]	; (8000ad8 <lcd_cmd+0x48>)
 8000aba:	f003 fd01 	bl	80044c0 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000abe:	2201      	movs	r2, #1
 8000ac0:	2140      	movs	r1, #64	; 0x40
 8000ac2:	4804      	ldr	r0, [pc, #16]	; (8000ad4 <lcd_cmd+0x44>)
 8000ac4:	f002 fce2 	bl	800348c <HAL_GPIO_WritePin>
}
 8000ac8:	bf00      	nop
 8000aca:	3708      	adds	r7, #8
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	40020000 	.word	0x40020000
 8000ad4:	40020400 	.word	0x40020400
 8000ad8:	2000a274 	.word	0x2000a274

08000adc <lcd_data>:

static void lcd_data(uint8_t data)//send data(value for command) to st7735, spi always uses 8bit data
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000aec:	480b      	ldr	r0, [pc, #44]	; (8000b1c <lcd_data+0x40>)
 8000aee:	f002 fccd 	bl	800348c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000af2:	2200      	movs	r2, #0
 8000af4:	2140      	movs	r1, #64	; 0x40
 8000af6:	480a      	ldr	r0, [pc, #40]	; (8000b20 <lcd_data+0x44>)
 8000af8:	f002 fcc8 	bl	800348c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &data, 1, HAL_MAX_DELAY);
 8000afc:	1df9      	adds	r1, r7, #7
 8000afe:	f04f 33ff 	mov.w	r3, #4294967295
 8000b02:	2201      	movs	r2, #1
 8000b04:	4807      	ldr	r0, [pc, #28]	; (8000b24 <lcd_data+0x48>)
 8000b06:	f003 fcdb 	bl	80044c0 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	2140      	movs	r1, #64	; 0x40
 8000b0e:	4804      	ldr	r0, [pc, #16]	; (8000b20 <lcd_data+0x44>)
 8000b10:	f002 fcbc 	bl	800348c <HAL_GPIO_WritePin>
}
 8000b14:	bf00      	nop
 8000b16:	3708      	adds	r7, #8
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40020000 	.word	0x40020000
 8000b20:	40020400 	.word	0x40020400
 8000b24:	2000a274 	.word	0x2000a274

08000b28 <lcd_data16>:

static void lcd_data16(uint16_t value)//function that allows to send 16bit data as 2x 8bit
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	80fb      	strh	r3, [r7, #6]
	lcd_data(value >> 8);
 8000b32:	88fb      	ldrh	r3, [r7, #6]
 8000b34:	0a1b      	lsrs	r3, r3, #8
 8000b36:	b29b      	uxth	r3, r3
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f7ff ffce 	bl	8000adc <lcd_data>
	lcd_data(value);
 8000b40:	88fb      	ldrh	r3, [r7, #6]
 8000b42:	b2db      	uxtb	r3, r3
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff ffc9 	bl	8000adc <lcd_data>
}
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}

08000b52 <lcd_set_window>:

static void lcd_set_window(int x, int y, int width, int height) {
 8000b52:	b580      	push	{r7, lr}
 8000b54:	b084      	sub	sp, #16
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	60f8      	str	r0, [r7, #12]
 8000b5a:	60b9      	str	r1, [r7, #8]
 8000b5c:	607a      	str	r2, [r7, #4]
 8000b5e:	603b      	str	r3, [r7, #0]
	lcd_cmd(ST7735S_CASET);	//command to set window columns
 8000b60:	202a      	movs	r0, #42	; 0x2a
 8000b62:	f7ff ff95 	bl	8000a90 <lcd_cmd>
	lcd_data16(LCD_OFFSET_X + x);	//start col
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	b29b      	uxth	r3, r3
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f7ff ffdc 	bl	8000b28 <lcd_data16>
	lcd_data16(LCD_OFFSET_X + x + width - 1);	//end col
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	b29a      	uxth	r2, r3
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	b29b      	uxth	r3, r3
 8000b78:	4413      	add	r3, r2
 8000b7a:	b29b      	uxth	r3, r3
 8000b7c:	3b01      	subs	r3, #1
 8000b7e:	b29b      	uxth	r3, r3
 8000b80:	4618      	mov	r0, r3
 8000b82:	f7ff ffd1 	bl	8000b28 <lcd_data16>

	lcd_cmd(ST7735S_RASET);	//command to set window rows
 8000b86:	202b      	movs	r0, #43	; 0x2b
 8000b88:	f7ff ff82 	bl	8000a90 <lcd_cmd>
	lcd_data16(LCD_OFFSET_Y + y);	//start row
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	b29b      	uxth	r3, r3
 8000b90:	4618      	mov	r0, r3
 8000b92:	f7ff ffc9 	bl	8000b28 <lcd_data16>
	lcd_data16(LCD_OFFSET_Y + y + height - 1);	//end row
 8000b96:	68bb      	ldr	r3, [r7, #8]
 8000b98:	b29a      	uxth	r2, r3
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	b29b      	uxth	r3, r3
 8000b9e:	4413      	add	r3, r2
 8000ba0:	b29b      	uxth	r3, r3
 8000ba2:	3b01      	subs	r3, #1
 8000ba4:	b29b      	uxth	r3, r3
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f7ff ffbe 	bl	8000b28 <lcd_data16>
}
 8000bac:	bf00      	nop
 8000bae:	3710      	adds	r7, #16
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}

08000bb4 <lcd_send>:

static void lcd_send(uint16_t value) {
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	4603      	mov	r3, r0
 8000bbc:	80fb      	strh	r3, [r7, #6]
	if (value & 0x100) { //checks if value is a command (9th bit is 1) or data (9th bit is 0)
 8000bbe:	88fb      	ldrh	r3, [r7, #6]
 8000bc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d005      	beq.n	8000bd4 <lcd_send+0x20>
		lcd_cmd(value);
 8000bc8:	88fb      	ldrh	r3, [r7, #6]
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f7ff ff5f 	bl	8000a90 <lcd_cmd>
	} else {
		lcd_data(value);
	}
}
 8000bd2:	e004      	b.n	8000bde <lcd_send+0x2a>
		lcd_data(value);
 8000bd4:	88fb      	ldrh	r3, [r7, #6]
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f7ff ff7f 	bl	8000adc <lcd_data>
}
 8000bde:	bf00      	nop
 8000be0:	3708      	adds	r7, #8
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
	...

08000be8 <lcd_init>:
		0x22, 0x1f, 0x1b, 0x23, 0x37, 0x00, 0x07, 0x02, 0x10, CMD(
				ST7735S_GAMCTRN1), 0x0f, 0x1b, 0x0f, 0x17, 0x33, 0x2c, 0x29,
		0x2e, 0x30, 0x30, 0x39, 0x3f, 0x00, 0x07, 0x03, 0x10, CMD(0xf0), 0x01,
		CMD(0xf6), 0x00, CMD(ST7735S_COLMOD), 0x05, CMD(ST7735S_MADCTL), 0x00, };

void lcd_init(void) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
	int i;

	HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_RESET);
 8000bee:	2200      	movs	r2, #0
 8000bf0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bf4:	4817      	ldr	r0, [pc, #92]	; (8000c54 <lcd_init+0x6c>)
 8000bf6:	f002 fc49 	bl	800348c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000bfa:	2064      	movs	r0, #100	; 0x64
 8000bfc:	f001 fa12 	bl	8002024 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_SET);
 8000c00:	2201      	movs	r2, #1
 8000c02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c06:	4813      	ldr	r0, [pc, #76]	; (8000c54 <lcd_init+0x6c>)
 8000c08:	f002 fc40 	bl	800348c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000c0c:	2064      	movs	r0, #100	; 0x64
 8000c0e:	f001 fa09 	bl	8002024 <HAL_Delay>

	for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8000c12:	2300      	movs	r3, #0
 8000c14:	607b      	str	r3, [r7, #4]
 8000c16:	e009      	b.n	8000c2c <lcd_init+0x44>
		lcd_send(init_table[i]);
 8000c18:	4a0f      	ldr	r2, [pc, #60]	; (8000c58 <lcd_init+0x70>)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c20:	4618      	mov	r0, r3
 8000c22:	f7ff ffc7 	bl	8000bb4 <lcd_send>
	for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2b4b      	cmp	r3, #75	; 0x4b
 8000c30:	d9f2      	bls.n	8000c18 <lcd_init+0x30>
	}

	HAL_Delay(200);
 8000c32:	20c8      	movs	r0, #200	; 0xc8
 8000c34:	f001 f9f6 	bl	8002024 <HAL_Delay>

	lcd_cmd(ST7735S_SLPOUT);
 8000c38:	2011      	movs	r0, #17
 8000c3a:	f7ff ff29 	bl	8000a90 <lcd_cmd>
	HAL_Delay(120);
 8000c3e:	2078      	movs	r0, #120	; 0x78
 8000c40:	f001 f9f0 	bl	8002024 <HAL_Delay>

	lcd_cmd(ST7735S_DISPON);
 8000c44:	2029      	movs	r0, #41	; 0x29
 8000c46:	f7ff ff23 	bl	8000a90 <lcd_cmd>
}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40020000 	.word	0x40020000
 8000c58:	08007d28 	.word	0x08007d28

08000c5c <lcd_put_pixel>:


void lcd_put_pixel(int x, int y, uint16_t color) {
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	60f8      	str	r0, [r7, #12]
 8000c64:	60b9      	str	r1, [r7, #8]
 8000c66:	4613      	mov	r3, r2
 8000c68:	80fb      	strh	r3, [r7, #6]
	frame_buffer[x + y * LCD_WIDTH] = color;
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	01da      	lsls	r2, r3, #7
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	4413      	add	r3, r2
 8000c72:	4905      	ldr	r1, [pc, #20]	; (8000c88 <lcd_put_pixel+0x2c>)
 8000c74:	88fa      	ldrh	r2, [r7, #6]
 8000c76:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8000c7a:	bf00      	nop
 8000c7c:	3714      	adds	r7, #20
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	20000098 	.word	0x20000098

08000c8c <lcd_copy>:


void lcd_copy(void) {
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
	lcd_set_window(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8000c90:	23a0      	movs	r3, #160	; 0xa0
 8000c92:	2280      	movs	r2, #128	; 0x80
 8000c94:	2100      	movs	r1, #0
 8000c96:	2000      	movs	r0, #0
 8000c98:	f7ff ff5b 	bl	8000b52 <lcd_set_window>

	lcd_cmd(ST7735S_RAMWR);
 8000c9c:	202c      	movs	r0, #44	; 0x2c
 8000c9e:	f7ff fef7 	bl	8000a90 <lcd_cmd>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ca8:	4807      	ldr	r0, [pc, #28]	; (8000cc8 <lcd_copy+0x3c>)
 8000caa:	f002 fbef 	bl	800348c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2140      	movs	r1, #64	; 0x40
 8000cb2:	4806      	ldr	r0, [pc, #24]	; (8000ccc <lcd_copy+0x40>)
 8000cb4:	f002 fbea 	bl	800348c <HAL_GPIO_WritePin>
//	HAL_SPI_Transmit(&hspi2, (uint8_t *)frame_buffer, sizeof(frame_buffer), HAL_MAX_DELAY);
	HAL_SPI_Transmit_DMA(&hspi1, (uint8_t *)frame_buffer, sizeof(frame_buffer));
 8000cb8:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8000cbc:	4904      	ldr	r1, [pc, #16]	; (8000cd0 <lcd_copy+0x44>)
 8000cbe:	4805      	ldr	r0, [pc, #20]	; (8000cd4 <lcd_copy+0x48>)
 8000cc0:	f003 fd3a 	bl	8004738 <HAL_SPI_Transmit_DMA>
}
 8000cc4:	bf00      	nop
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40020000 	.word	0x40020000
 8000ccc:	40020400 	.word	0x40020400
 8000cd0:	20000098 	.word	0x20000098
 8000cd4:	2000a274 	.word	0x2000a274

08000cd8 <lcd_transfer_done>:


void lcd_transfer_done(void){
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000cdc:	2201      	movs	r2, #1
 8000cde:	2140      	movs	r1, #64	; 0x40
 8000ce0:	4802      	ldr	r0, [pc, #8]	; (8000cec <lcd_transfer_done+0x14>)
 8000ce2:	f002 fbd3 	bl	800348c <HAL_GPIO_WritePin>
}
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	40020400 	.word	0x40020400

08000cf0 <__io_putchar>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int __io_putchar(int ch)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2b0a      	cmp	r3, #10
 8000cfc:	d102      	bne.n	8000d04 <__io_putchar+0x14>
    __io_putchar('\r');
 8000cfe:	200d      	movs	r0, #13
 8000d00:	f7ff fff6 	bl	8000cf0 <__io_putchar>
  }

  HAL_UART_Transmit(&huart6, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000d04:	1d39      	adds	r1, r7, #4
 8000d06:	f04f 33ff 	mov.w	r3, #4294967295
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	4803      	ldr	r0, [pc, #12]	; (8000d1c <__io_putchar+0x2c>)
 8000d0e:	f004 f9be 	bl	800508e <HAL_UART_Transmit>

  return 1;
 8000d12:	2301      	movs	r3, #1
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	3708      	adds	r7, #8
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	2000a374 	.word	0x2000a374

08000d20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d20:	b590      	push	{r4, r7, lr}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d26:	f001 f90b 	bl	8001f40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d2a:	f000 f9c3 	bl	80010b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d2e:	f7ff fd99 	bl	8000864 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d32:	f7ff fd77 	bl	8000824 <MX_DMA_Init>
  MX_SPI1_Init();
 8000d36:	f000 fd2d 	bl	8001794 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000d3a:	f7ff fc1d 	bl	8000578 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000d3e:	f7ff fe31 	bl	80009a4 <MX_I2C1_Init>
  MX_RTC_Init();
 8000d42:	f000 fcd5 	bl	80016f0 <MX_RTC_Init>
  MX_SPI2_Init();
 8000d46:	f000 fd5b 	bl	8001800 <MX_SPI2_Init>
  MX_TIM2_Init();
 8000d4a:	f000 ffa5 	bl	8001c98 <MX_TIM2_Init>
  MX_USART6_UART_Init();
 8000d4e:	f001 f85b 	bl	8001e08 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  	printf("Starting..\n");
 8000d52:	48a1      	ldr	r0, [pc, #644]	; (8000fd8 <main+0x2b8>)
 8000d54:	f006 fb38 	bl	80073c8 <puts>
  	fflush(stdout);
 8000d58:	4ba0      	ldr	r3, [pc, #640]	; (8000fdc <main+0x2bc>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	689b      	ldr	r3, [r3, #8]
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f005 fd70 	bl	8006844 <fflush>

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) sensor_data,
 8000d64:	2208      	movs	r2, #8
 8000d66:	499e      	ldr	r1, [pc, #632]	; (8000fe0 <main+0x2c0>)
 8000d68:	489e      	ldr	r0, [pc, #632]	; (8000fe4 <main+0x2c4>)
 8000d6a:	f001 f9c3 	bl	80020f4 <HAL_ADC_Start_DMA>
			sizeof(sensor_data) / sizeof(int16_t));
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8000d6e:	213c      	movs	r1, #60	; 0x3c
 8000d70:	489d      	ldr	r0, [pc, #628]	; (8000fe8 <main+0x2c8>)
 8000d72:	f003 ff9d 	bl	8004cb0 <HAL_TIM_Encoder_Start>
	//start LCD
	lcd_init();
 8000d76:	f7ff ff37 	bl	8000be8 <lcd_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		switch (activeScreen) {
 8000d7a:	4b9c      	ldr	r3, [pc, #624]	; (8000fec <main+0x2cc>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	2b03      	cmp	r3, #3
 8000d82:	f200 80cd 	bhi.w	8000f20 <main+0x200>
 8000d86:	a201      	add	r2, pc, #4	; (adr r2, 8000d8c <main+0x6c>)
 8000d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d8c:	08000d9d 	.word	0x08000d9d
 8000d90:	08000ddb 	.word	0x08000ddb
 8000d94:	08000e55 	.word	0x08000e55
 8000d98:	08000ebb 	.word	0x08000ebb
		case 0:
			prepared_data = prepare_data(oversamplingPrescaler, &sensor_data);
 8000d9c:	4b94      	ldr	r3, [pc, #592]	; (8000ff0 <main+0x2d0>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	498f      	ldr	r1, [pc, #572]	; (8000fe0 <main+0x2c0>)
 8000da2:	4618      	mov	r0, r3
 8000da4:	f7ff fd30 	bl	8000808 <prepare_data>
 8000da8:	4603      	mov	r3, r0
 8000daa:	4a92      	ldr	r2, [pc, #584]	; (8000ff4 <main+0x2d4>)
 8000dac:	6013      	str	r3, [r2, #0]
			show_sensor_data(prepared_data, activeChannels);
 8000dae:	4b91      	ldr	r3, [pc, #580]	; (8000ff4 <main+0x2d4>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a91      	ldr	r2, [pc, #580]	; (8000ff8 <main+0x2d8>)
 8000db4:	7812      	ldrb	r2, [r2, #0]
 8000db6:	4611      	mov	r1, r2
 8000db8:	4618      	mov	r0, r3
 8000dba:	f000 fbb3 	bl	8001524 <show_sensor_data>
			HAL_Delay(1000);
 8000dbe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000dc2:	f001 f92f 	bl	8002024 <HAL_Delay>
			printf("Sensor data case executed.\n");
 8000dc6:	488d      	ldr	r0, [pc, #564]	; (8000ffc <main+0x2dc>)
 8000dc8:	f006 fafe 	bl	80073c8 <puts>
			fflush(stdout);
 8000dcc:	4b83      	ldr	r3, [pc, #524]	; (8000fdc <main+0x2bc>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	689b      	ldr	r3, [r3, #8]
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f005 fd36 	bl	8006844 <fflush>
			break;
 8000dd8:	e0a2      	b.n	8000f20 <main+0x200>
		case 1:
			currentItem = (__HAL_TIM_GET_COUNTER(&htim2)>>1) % menuMaxIndex;
 8000dda:	4b83      	ldr	r3, [pc, #524]	; (8000fe8 <main+0x2c8>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000de0:	085b      	lsrs	r3, r3, #1
 8000de2:	4a87      	ldr	r2, [pc, #540]	; (8001000 <main+0x2e0>)
 8000de4:	8812      	ldrh	r2, [r2, #0]
 8000de6:	b212      	sxth	r2, r2
 8000de8:	fbb3 f1f2 	udiv	r1, r3, r2
 8000dec:	fb02 f201 	mul.w	r2, r2, r1
 8000df0:	1a9b      	subs	r3, r3, r2
 8000df2:	b2da      	uxtb	r2, r3
 8000df4:	4b83      	ldr	r3, [pc, #524]	; (8001004 <main+0x2e4>)
 8000df6:	701a      	strb	r2, [r3, #0]
			assert(currentItem <= menuMaxIndex-1);
 8000df8:	4b81      	ldr	r3, [pc, #516]	; (8001000 <main+0x2e0>)
 8000dfa:	881b      	ldrh	r3, [r3, #0]
 8000dfc:	b21b      	sxth	r3, r3
 8000dfe:	461a      	mov	r2, r3
 8000e00:	4b80      	ldr	r3, [pc, #512]	; (8001004 <main+0x2e4>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	429a      	cmp	r2, r3
 8000e06:	dc05      	bgt.n	8000e14 <main+0xf4>
 8000e08:	4b7f      	ldr	r3, [pc, #508]	; (8001008 <main+0x2e8>)
 8000e0a:	4a80      	ldr	r2, [pc, #512]	; (800100c <main+0x2ec>)
 8000e0c:	219d      	movs	r1, #157	; 0x9d
 8000e0e:	4880      	ldr	r0, [pc, #512]	; (8001010 <main+0x2f0>)
 8000e10:	f005 fc32 	bl	8006678 <__assert_func>
			show_menu_window();
 8000e14:	f000 f9f0 	bl	80011f8 <show_menu_window>
			deselect_item(previousItem);
 8000e18:	4b7e      	ldr	r3, [pc, #504]	; (8001014 <main+0x2f4>)
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f000 fc3e 	bl	800169e <deselect_item>
			select_item(currentItem);
 8000e22:	4b78      	ldr	r3, [pc, #480]	; (8001004 <main+0x2e4>)
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	4618      	mov	r0, r3
 8000e28:	f000 fc10 	bl	800164c <select_item>
			if (previousItem != currentItem) {
 8000e2c:	4b79      	ldr	r3, [pc, #484]	; (8001014 <main+0x2f4>)
 8000e2e:	781a      	ldrb	r2, [r3, #0]
 8000e30:	4b74      	ldr	r3, [pc, #464]	; (8001004 <main+0x2e4>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	429a      	cmp	r2, r3
 8000e36:	d003      	beq.n	8000e40 <main+0x120>
				previousItem = currentItem;
 8000e38:	4b72      	ldr	r3, [pc, #456]	; (8001004 <main+0x2e4>)
 8000e3a:	781a      	ldrb	r2, [r3, #0]
 8000e3c:	4b75      	ldr	r3, [pc, #468]	; (8001014 <main+0x2f4>)
 8000e3e:	701a      	strb	r2, [r3, #0]
			}
			printf("Main menu case executed..\n");
 8000e40:	4875      	ldr	r0, [pc, #468]	; (8001018 <main+0x2f8>)
 8000e42:	f006 fac1 	bl	80073c8 <puts>
			fflush(stdout);
 8000e46:	4b65      	ldr	r3, [pc, #404]	; (8000fdc <main+0x2bc>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	689b      	ldr	r3, [r3, #8]
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f005 fcf9 	bl	8006844 <fflush>
			break;
 8000e52:	e065      	b.n	8000f20 <main+0x200>
		case 2:
			activeChannels = __HAL_TIM_GET_COUNTER(&htim2)>>1;
 8000e54:	4b64      	ldr	r3, [pc, #400]	; (8000fe8 <main+0x2c8>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e5a:	085b      	lsrs	r3, r3, #1
 8000e5c:	b2da      	uxtb	r2, r3
 8000e5e:	4b66      	ldr	r3, [pc, #408]	; (8000ff8 <main+0x2d8>)
 8000e60:	701a      	strb	r2, [r3, #0]
			if (activeChannels < 1){
 8000e62:	4b65      	ldr	r3, [pc, #404]	; (8000ff8 <main+0x2d8>)
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d106      	bne.n	8000e78 <main+0x158>
				activeChannels = 1;
 8000e6a:	4b63      	ldr	r3, [pc, #396]	; (8000ff8 <main+0x2d8>)
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_COUNTER(&htim2, 2);
 8000e70:	4b5d      	ldr	r3, [pc, #372]	; (8000fe8 <main+0x2c8>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	2202      	movs	r2, #2
 8000e76:	625a      	str	r2, [r3, #36]	; 0x24
			}
			if (activeChannels > 8) {
 8000e78:	4b5f      	ldr	r3, [pc, #380]	; (8000ff8 <main+0x2d8>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2b08      	cmp	r3, #8
 8000e7e:	d906      	bls.n	8000e8e <main+0x16e>
				activeChannels = 8;
 8000e80:	4b5d      	ldr	r3, [pc, #372]	; (8000ff8 <main+0x2d8>)
 8000e82:	2208      	movs	r2, #8
 8000e84:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_COUNTER(&htim2, 16);
 8000e86:	4b58      	ldr	r3, [pc, #352]	; (8000fe8 <main+0x2c8>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	2210      	movs	r2, #16
 8000e8c:	625a      	str	r2, [r3, #36]	; 0x24
			}
			update_channels_value(activeChannels, rgb565(200, 200, 200));
 8000e8e:	4b5a      	ldr	r3, [pc, #360]	; (8000ff8 <main+0x2d8>)
 8000e90:	781c      	ldrb	r4, [r3, #0]
 8000e92:	22c8      	movs	r2, #200	; 0xc8
 8000e94:	21c8      	movs	r1, #200	; 0xc8
 8000e96:	20c8      	movs	r0, #200	; 0xc8
 8000e98:	f005 fbbc 	bl	8006614 <rgb565>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4620      	mov	r0, r4
 8000ea2:	f000 fa4f 	bl	8001344 <update_channels_value>
			printf("Active channels case executed..\n");
 8000ea6:	485d      	ldr	r0, [pc, #372]	; (800101c <main+0x2fc>)
 8000ea8:	f006 fa8e 	bl	80073c8 <puts>
			fflush(stdout);
 8000eac:	4b4b      	ldr	r3, [pc, #300]	; (8000fdc <main+0x2bc>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	689b      	ldr	r3, [r3, #8]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f005 fcc6 	bl	8006844 <fflush>
			break;
 8000eb8:	e032      	b.n	8000f20 <main+0x200>
		case 3:
			oversamplingPrescaler = __HAL_TIM_GET_COUNTER(&htim2)>>1;
 8000eba:	4b4b      	ldr	r3, [pc, #300]	; (8000fe8 <main+0x2c8>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ec0:	085b      	lsrs	r3, r3, #1
 8000ec2:	b2da      	uxtb	r2, r3
 8000ec4:	4b4a      	ldr	r3, [pc, #296]	; (8000ff0 <main+0x2d0>)
 8000ec6:	701a      	strb	r2, [r3, #0]
			if (oversamplingPrescaler < 1) {
 8000ec8:	4b49      	ldr	r3, [pc, #292]	; (8000ff0 <main+0x2d0>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d106      	bne.n	8000ede <main+0x1be>
				oversamplingPrescaler = 1;
 8000ed0:	4b47      	ldr	r3, [pc, #284]	; (8000ff0 <main+0x2d0>)
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_COUNTER(&htim2, 2);
 8000ed6:	4b44      	ldr	r3, [pc, #272]	; (8000fe8 <main+0x2c8>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2202      	movs	r2, #2
 8000edc:	625a      	str	r2, [r3, #36]	; 0x24
			}
			if (oversamplingPrescaler > 15) {
 8000ede:	4b44      	ldr	r3, [pc, #272]	; (8000ff0 <main+0x2d0>)
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	2b0f      	cmp	r3, #15
 8000ee4:	d906      	bls.n	8000ef4 <main+0x1d4>
				oversamplingPrescaler = 15;
 8000ee6:	4b42      	ldr	r3, [pc, #264]	; (8000ff0 <main+0x2d0>)
 8000ee8:	220f      	movs	r2, #15
 8000eea:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_COUNTER(&htim2, 30);
 8000eec:	4b3e      	ldr	r3, [pc, #248]	; (8000fe8 <main+0x2c8>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	221e      	movs	r2, #30
 8000ef2:	625a      	str	r2, [r3, #36]	; 0x24
			}
			update_oversampling_prescaler(oversamplingPrescaler, rgb565(220, 220, 220));
 8000ef4:	4b3e      	ldr	r3, [pc, #248]	; (8000ff0 <main+0x2d0>)
 8000ef6:	781c      	ldrb	r4, [r3, #0]
 8000ef8:	22dc      	movs	r2, #220	; 0xdc
 8000efa:	21dc      	movs	r1, #220	; 0xdc
 8000efc:	20dc      	movs	r0, #220	; 0xdc
 8000efe:	f005 fb89 	bl	8006614 <rgb565>
 8000f02:	4603      	mov	r3, r0
 8000f04:	4619      	mov	r1, r3
 8000f06:	4620      	mov	r0, r4
 8000f08:	f000 fa82 	bl	8001410 <update_oversampling_prescaler>
			printf("Oversampling case executed...\n");
 8000f0c:	4844      	ldr	r0, [pc, #272]	; (8001020 <main+0x300>)
 8000f0e:	f006 fa5b 	bl	80073c8 <puts>
			fflush(stdout);
 8000f12:	4b32      	ldr	r3, [pc, #200]	; (8000fdc <main+0x2bc>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	689b      	ldr	r3, [r3, #8]
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f005 fc93 	bl	8006844 <fflush>
			break;
 8000f1e:	bf00      	nop
		}
		if (encoderBtnFlag) {
 8000f20:	4b40      	ldr	r3, [pc, #256]	; (8001024 <main+0x304>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	f000 8088 	beq.w	800103c <main+0x31c>
			encoderBtnFlag = 0;
 8000f2c:	4b3d      	ldr	r3, [pc, #244]	; (8001024 <main+0x304>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	701a      	strb	r2, [r3, #0]
			switch (activeScreen) {
 8000f32:	4b2e      	ldr	r3, [pc, #184]	; (8000fec <main+0x2cc>)
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	2b03      	cmp	r3, #3
 8000f3a:	d875      	bhi.n	8001028 <main+0x308>
 8000f3c:	a201      	add	r2, pc, #4	; (adr r2, 8000f44 <main+0x224>)
 8000f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f42:	bf00      	nop
 8000f44:	08000f55 	.word	0x08000f55
 8000f48:	08000f65 	.word	0x08000f65
 8000f4c:	08000fb7 	.word	0x08000fb7
 8000f50:	08000fc7 	.word	0x08000fc7
			case 0: //sensor to menu
				__HAL_TIM_SET_COUNTER(&htim2, 0);
 8000f54:	4b24      	ldr	r3, [pc, #144]	; (8000fe8 <main+0x2c8>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	2200      	movs	r2, #0
 8000f5a:	625a      	str	r2, [r3, #36]	; 0x24
				activeScreen = 1;
 8000f5c:	4b23      	ldr	r3, [pc, #140]	; (8000fec <main+0x2cc>)
 8000f5e:	2201      	movs	r2, #1
 8000f60:	701a      	strb	r2, [r3, #0]
				break;
 8000f62:	e062      	b.n	800102a <main+0x30a>
			case 1:	//menu to ...
				//menu to sensor
				if (currentItem == (menuMaxIndex - 1)) {
 8000f64:	4b27      	ldr	r3, [pc, #156]	; (8001004 <main+0x2e4>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	461a      	mov	r2, r3
 8000f6a:	4b25      	ldr	r3, [pc, #148]	; (8001000 <main+0x2e0>)
 8000f6c:	881b      	ldrh	r3, [r3, #0]
 8000f6e:	b21b      	sxth	r3, r3
 8000f70:	3b01      	subs	r3, #1
 8000f72:	429a      	cmp	r2, r3
 8000f74:	d103      	bne.n	8000f7e <main+0x25e>
					activeScreen = 0;
 8000f76:	4b1d      	ldr	r3, [pc, #116]	; (8000fec <main+0x2cc>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	701a      	strb	r2, [r3, #0]
					break;
 8000f7c:	e055      	b.n	800102a <main+0x30a>
				}
				//menu to activechannels
				else if (currentItem == 0) {
 8000f7e:	4b21      	ldr	r3, [pc, #132]	; (8001004 <main+0x2e4>)
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d109      	bne.n	8000f9a <main+0x27a>
					__HAL_TIM_GET_COUNTER(&htim2) = activeChannels*2; //you can't assign value to shifted value, hence no >> is used, silly me tried..
 8000f86:	4b1c      	ldr	r3, [pc, #112]	; (8000ff8 <main+0x2d8>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	005a      	lsls	r2, r3, #1
 8000f8c:	4b16      	ldr	r3, [pc, #88]	; (8000fe8 <main+0x2c8>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	625a      	str	r2, [r3, #36]	; 0x24
					activeScreen = 2;
 8000f92:	4b16      	ldr	r3, [pc, #88]	; (8000fec <main+0x2cc>)
 8000f94:	2202      	movs	r2, #2
 8000f96:	701a      	strb	r2, [r3, #0]
					break;
 8000f98:	e047      	b.n	800102a <main+0x30a>
				}
				else if (currentItem == 1) {
 8000f9a:	4b1a      	ldr	r3, [pc, #104]	; (8001004 <main+0x2e4>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d109      	bne.n	8000fb6 <main+0x296>
					__HAL_TIM_GET_COUNTER(&htim2) = oversamplingPrescaler*2; //you can't assign value to shifted value, hence no >> is used, silly me tried..
 8000fa2:	4b13      	ldr	r3, [pc, #76]	; (8000ff0 <main+0x2d0>)
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	005a      	lsls	r2, r3, #1
 8000fa8:	4b0f      	ldr	r3, [pc, #60]	; (8000fe8 <main+0x2c8>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	625a      	str	r2, [r3, #36]	; 0x24
					activeScreen = 3;
 8000fae:	4b0f      	ldr	r3, [pc, #60]	; (8000fec <main+0x2cc>)
 8000fb0:	2203      	movs	r2, #3
 8000fb2:	701a      	strb	r2, [r3, #0]
					break;
 8000fb4:	e039      	b.n	800102a <main+0x30a>
				}
			case 2:
				__HAL_TIM_GET_COUNTER(&htim2) = 0;
 8000fb6:	4b0c      	ldr	r3, [pc, #48]	; (8000fe8 <main+0x2c8>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	2200      	movs	r2, #0
 8000fbc:	625a      	str	r2, [r3, #36]	; 0x24
				activeScreen = 1;
 8000fbe:	4b0b      	ldr	r3, [pc, #44]	; (8000fec <main+0x2cc>)
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	701a      	strb	r2, [r3, #0]
				break;
 8000fc4:	e031      	b.n	800102a <main+0x30a>
			case 3:
				__HAL_TIM_GET_COUNTER(&htim2) = 0;
 8000fc6:	4b08      	ldr	r3, [pc, #32]	; (8000fe8 <main+0x2c8>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	2200      	movs	r2, #0
 8000fcc:	625a      	str	r2, [r3, #36]	; 0x24
				activeScreen = 1;
 8000fce:	4b07      	ldr	r3, [pc, #28]	; (8000fec <main+0x2cc>)
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	701a      	strb	r2, [r3, #0]
				break;
 8000fd4:	e029      	b.n	800102a <main+0x30a>
 8000fd6:	bf00      	nop
 8000fd8:	08007b48 	.word	0x08007b48
 8000fdc:	20000018 	.word	0x20000018
 8000fe0:	2000a1b4 	.word	0x2000a1b4
 8000fe4:	2000a0b8 	.word	0x2000a0b8
 8000fe8:	2000a32c 	.word	0x2000a32c
 8000fec:	2000a098 	.word	0x2000a098
 8000ff0:	20000003 	.word	0x20000003
 8000ff4:	2000a1c8 	.word	0x2000a1c8
 8000ff8:	20000002 	.word	0x20000002
 8000ffc:	08007b54 	.word	0x08007b54
 8001000:	20000000 	.word	0x20000000
 8001004:	2000a1cc 	.word	0x2000a1cc
 8001008:	08007b70 	.word	0x08007b70
 800100c:	0800ad78 	.word	0x0800ad78
 8001010:	08007b90 	.word	0x08007b90
 8001014:	2000a1c4 	.word	0x2000a1c4
 8001018:	08007ba4 	.word	0x08007ba4
 800101c:	08007bc0 	.word	0x08007bc0
 8001020:	08007be0 	.word	0x08007be0
 8001024:	2000a1c5 	.word	0x2000a1c5
			default:
				break;
 8001028:	bf00      	nop
			}
			printf("Button interrupt executed....\n");
 800102a:	481a      	ldr	r0, [pc, #104]	; (8001094 <main+0x374>)
 800102c:	f006 f9cc 	bl	80073c8 <puts>
			fflush(stdout);
 8001030:	4b19      	ldr	r3, [pc, #100]	; (8001098 <main+0x378>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	689b      	ldr	r3, [r3, #8]
 8001036:	4618      	mov	r0, r3
 8001038:	f005 fc04 	bl	8006844 <fflush>
		}

		snprintf(debug_text, 25, "MENU:%u | active:%d", currentItem,
 800103c:	4b17      	ldr	r3, [pc, #92]	; (800109c <main+0x37c>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	461a      	mov	r2, r3
 8001042:	4b17      	ldr	r3, [pc, #92]	; (80010a0 <main+0x380>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	b2db      	uxtb	r3, r3
 8001048:	9300      	str	r3, [sp, #0]
 800104a:	4613      	mov	r3, r2
 800104c:	4a15      	ldr	r2, [pc, #84]	; (80010a4 <main+0x384>)
 800104e:	2119      	movs	r1, #25
 8001050:	4815      	ldr	r0, [pc, #84]	; (80010a8 <main+0x388>)
 8001052:	f006 f9d1 	bl	80073f8 <sniprintf>
				activeScreen);
		hagl_put_text(debug_text, 10, 145, rgb565(245, 245, 255), font6x9);
 8001056:	22ff      	movs	r2, #255	; 0xff
 8001058:	21f5      	movs	r1, #245	; 0xf5
 800105a:	20f5      	movs	r0, #245	; 0xf5
 800105c:	f005 fada 	bl	8006614 <rgb565>
 8001060:	4603      	mov	r3, r0
 8001062:	461a      	mov	r2, r3
 8001064:	4b11      	ldr	r3, [pc, #68]	; (80010ac <main+0x38c>)
 8001066:	9300      	str	r3, [sp, #0]
 8001068:	4613      	mov	r3, r2
 800106a:	2291      	movs	r2, #145	; 0x91
 800106c:	210a      	movs	r1, #10
 800106e:	480e      	ldr	r0, [pc, #56]	; (80010a8 <main+0x388>)
 8001070:	f005 f886 	bl	8006180 <hagl_put_text>
		lcd_copy();
 8001074:	f7ff fe0a 	bl	8000c8c <lcd_copy>
		printf("Main while loop executed.............................\n");
 8001078:	480d      	ldr	r0, [pc, #52]	; (80010b0 <main+0x390>)
 800107a:	f006 f9a5 	bl	80073c8 <puts>
		fflush(stdout);
 800107e:	4b06      	ldr	r3, [pc, #24]	; (8001098 <main+0x378>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	689b      	ldr	r3, [r3, #8]
 8001084:	4618      	mov	r0, r3
 8001086:	f005 fbdd 	bl	8006844 <fflush>
		HAL_Delay(100);
 800108a:	2064      	movs	r0, #100	; 0x64
 800108c:	f000 ffca 	bl	8002024 <HAL_Delay>
		switch (activeScreen) {
 8001090:	e673      	b.n	8000d7a <main+0x5a>
 8001092:	bf00      	nop
 8001094:	08007c00 	.word	0x08007c00
 8001098:	20000018 	.word	0x20000018
 800109c:	2000a1cc 	.word	0x2000a1cc
 80010a0:	2000a098 	.word	0x2000a098
 80010a4:	08007c20 	.word	0x08007c20
 80010a8:	2000a1d0 	.word	0x2000a1d0
 80010ac:	08007dc0 	.word	0x08007dc0
 80010b0:	08007c34 	.word	0x08007c34

080010b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b094      	sub	sp, #80	; 0x50
 80010b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ba:	f107 0320 	add.w	r3, r7, #32
 80010be:	2230      	movs	r2, #48	; 0x30
 80010c0:	2100      	movs	r1, #0
 80010c2:	4618      	mov	r0, r3
 80010c4:	f005 fd72 	bl	8006bac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c8:	f107 030c 	add.w	r3, r7, #12
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d8:	2300      	movs	r3, #0
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	4b29      	ldr	r3, [pc, #164]	; (8001184 <SystemClock_Config+0xd0>)
 80010de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e0:	4a28      	ldr	r2, [pc, #160]	; (8001184 <SystemClock_Config+0xd0>)
 80010e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010e6:	6413      	str	r3, [r2, #64]	; 0x40
 80010e8:	4b26      	ldr	r3, [pc, #152]	; (8001184 <SystemClock_Config+0xd0>)
 80010ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f0:	60bb      	str	r3, [r7, #8]
 80010f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80010f4:	2300      	movs	r3, #0
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	4b23      	ldr	r3, [pc, #140]	; (8001188 <SystemClock_Config+0xd4>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001100:	4a21      	ldr	r2, [pc, #132]	; (8001188 <SystemClock_Config+0xd4>)
 8001102:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001106:	6013      	str	r3, [r2, #0]
 8001108:	4b1f      	ldr	r3, [pc, #124]	; (8001188 <SystemClock_Config+0xd4>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001110:	607b      	str	r3, [r7, #4]
 8001112:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001114:	230a      	movs	r3, #10
 8001116:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001118:	2301      	movs	r3, #1
 800111a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800111c:	2310      	movs	r3, #16
 800111e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001120:	2301      	movs	r3, #1
 8001122:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001124:	2302      	movs	r3, #2
 8001126:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001128:	2300      	movs	r3, #0
 800112a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800112c:	2308      	movs	r3, #8
 800112e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001130:	2354      	movs	r3, #84	; 0x54
 8001132:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001134:	2302      	movs	r3, #2
 8001136:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001138:	2304      	movs	r3, #4
 800113a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800113c:	f107 0320 	add.w	r3, r7, #32
 8001140:	4618      	mov	r0, r3
 8001142:	f002 fb19 	bl	8003778 <HAL_RCC_OscConfig>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800114c:	f000 f84e 	bl	80011ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001150:	230f      	movs	r3, #15
 8001152:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001154:	2302      	movs	r3, #2
 8001156:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001158:	2300      	movs	r3, #0
 800115a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800115c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001160:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001162:	2300      	movs	r3, #0
 8001164:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001166:	f107 030c 	add.w	r3, r7, #12
 800116a:	2102      	movs	r1, #2
 800116c:	4618      	mov	r0, r3
 800116e:	f002 fd7b 	bl	8003c68 <HAL_RCC_ClockConfig>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001178:	f000 f838 	bl	80011ec <Error_Handler>
  }
}
 800117c:	bf00      	nop
 800117e:	3750      	adds	r7, #80	; 0x50
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	40023800 	.word	0x40023800
 8001188:	40007000 	.word	0x40007000

0800118c <HAL_SPI_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
if (hspi == &hspi1) {
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	4a04      	ldr	r2, [pc, #16]	; (80011a8 <HAL_SPI_TxCpltCallback+0x1c>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d101      	bne.n	80011a0 <HAL_SPI_TxCpltCallback+0x14>
	lcd_transfer_done();
 800119c:	f7ff fd9c 	bl	8000cd8 <lcd_transfer_done>
}
}
 80011a0:	bf00      	nop
 80011a2:	3708      	adds	r7, #8
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	2000a274 	.word	0x2000a274

080011ac <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4603      	mov	r3, r0
 80011b4:	80fb      	strh	r3, [r7, #6]
if (GPIO_Pin == ENC_BTN_Pin) {
 80011b6:	88fb      	ldrh	r3, [r7, #6]
 80011b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80011bc:	d10e      	bne.n	80011dc <HAL_GPIO_EXTI_Callback+0x30>
	while (HAL_GPIO_ReadPin(ENC_BTN_GPIO_Port, ENC_BTN_Pin) == GPIO_PIN_RESET) {
 80011be:	bf00      	nop
 80011c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011c4:	4807      	ldr	r0, [pc, #28]	; (80011e4 <HAL_GPIO_EXTI_Callback+0x38>)
 80011c6:	f002 f949 	bl	800345c <HAL_GPIO_ReadPin>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d0f7      	beq.n	80011c0 <HAL_GPIO_EXTI_Callback+0x14>

	}
	HAL_Delay(50); //basic debounce
 80011d0:	2032      	movs	r0, #50	; 0x32
 80011d2:	f000 ff27 	bl	8002024 <HAL_Delay>
	encoderBtnFlag = 1;
 80011d6:	4b04      	ldr	r3, [pc, #16]	; (80011e8 <HAL_GPIO_EXTI_Callback+0x3c>)
 80011d8:	2201      	movs	r2, #1
 80011da:	701a      	strb	r2, [r3, #0]
}
}
 80011dc:	bf00      	nop
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	40020400 	.word	0x40020400
 80011e8:	2000a1c5 	.word	0x2000a1c5

080011ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011f0:	b672      	cpsid	i
}
 80011f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
/* User can add his own implementation to report the HAL error return state */
__disable_irq();
while (1) {
 80011f4:	e7fe      	b.n	80011f4 <Error_Handler+0x8>
	...

080011f8 <show_menu_window>:

char text_to_parse[16];
static uint16_t ch_buffer[4];
static uint16_t os_buffer[4];

void show_menu_window() {
 80011f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80011fc:	b085      	sub	sp, #20
 80011fe:	af02      	add	r7, sp, #8
	hagl_clear_screen();
 8001200:	f005 f844 	bl	800628c <hagl_clear_screen>

	for (int i = 0; i < 5; ++i) {
 8001204:	2300      	movs	r3, #0
 8001206:	607b      	str	r3, [r7, #4]
 8001208:	e028      	b.n	800125c <show_menu_window+0x64>
		hagl_draw_rounded_rectangle(i, i, LCD_WIDTH - i, LCD_HEIGHT - i, 5 - i,
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	b21d      	sxth	r5, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	b21e      	sxth	r6, r3
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	b29b      	uxth	r3, r3
 8001216:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800121a:	b29b      	uxth	r3, r3
 800121c:	fa0f f883 	sxth.w	r8, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	b29b      	uxth	r3, r3
 8001224:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8001228:	b29b      	uxth	r3, r3
 800122a:	fa0f f983 	sxth.w	r9, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	b29b      	uxth	r3, r3
 8001232:	f1c3 0305 	rsb	r3, r3, #5
 8001236:	b29b      	uxth	r3, r3
 8001238:	b21c      	sxth	r4, r3
 800123a:	2200      	movs	r2, #0
 800123c:	2100      	movs	r1, #0
 800123e:	20ff      	movs	r0, #255	; 0xff
 8001240:	f005 f9e8 	bl	8006614 <rgb565>
 8001244:	4603      	mov	r3, r0
 8001246:	9301      	str	r3, [sp, #4]
 8001248:	9400      	str	r4, [sp, #0]
 800124a:	464b      	mov	r3, r9
 800124c:	4642      	mov	r2, r8
 800124e:	4631      	mov	r1, r6
 8001250:	4628      	mov	r0, r5
 8001252:	f005 f845 	bl	80062e0 <hagl_draw_rounded_rectangle>
	for (int i = 0; i < 5; ++i) {
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	3301      	adds	r3, #1
 800125a:	607b      	str	r3, [r7, #4]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2b04      	cmp	r3, #4
 8001260:	ddd3      	ble.n	800120a <show_menu_window+0x12>
				rgb565(255, 0, 0));
	}
	hagl_put_text("USTAWIENIA", 10, 10, rgb565(255, 0, 0), font6x9);
 8001262:	2200      	movs	r2, #0
 8001264:	2100      	movs	r1, #0
 8001266:	20ff      	movs	r0, #255	; 0xff
 8001268:	f005 f9d4 	bl	8006614 <rgb565>
 800126c:	4603      	mov	r3, r0
 800126e:	461a      	mov	r2, r3
 8001270:	4b2c      	ldr	r3, [pc, #176]	; (8001324 <show_menu_window+0x12c>)
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	4613      	mov	r3, r2
 8001276:	220a      	movs	r2, #10
 8001278:	210a      	movs	r1, #10
 800127a:	482b      	ldr	r0, [pc, #172]	; (8001328 <show_menu_window+0x130>)
 800127c:	f004 ff80 	bl	8006180 <hagl_put_text>
	hagl_put_text("Ilosc kanalow:", 10, 30, rgb565(0, 102, 204), font5x7);
 8001280:	22cc      	movs	r2, #204	; 0xcc
 8001282:	2166      	movs	r1, #102	; 0x66
 8001284:	2000      	movs	r0, #0
 8001286:	f005 f9c5 	bl	8006614 <rgb565>
 800128a:	4603      	mov	r3, r0
 800128c:	461a      	mov	r2, r3
 800128e:	4b27      	ldr	r3, [pc, #156]	; (800132c <show_menu_window+0x134>)
 8001290:	9300      	str	r3, [sp, #0]
 8001292:	4613      	mov	r3, r2
 8001294:	221e      	movs	r2, #30
 8001296:	210a      	movs	r1, #10
 8001298:	4825      	ldr	r0, [pc, #148]	; (8001330 <show_menu_window+0x138>)
 800129a:	f004 ff71 	bl	8006180 <hagl_put_text>
	hagl_put_text("Oversampling:", 10, 50, rgb565(0, 102, 204), font5x7);
 800129e:	22cc      	movs	r2, #204	; 0xcc
 80012a0:	2166      	movs	r1, #102	; 0x66
 80012a2:	2000      	movs	r0, #0
 80012a4:	f005 f9b6 	bl	8006614 <rgb565>
 80012a8:	4603      	mov	r3, r0
 80012aa:	461a      	mov	r2, r3
 80012ac:	4b1f      	ldr	r3, [pc, #124]	; (800132c <show_menu_window+0x134>)
 80012ae:	9300      	str	r3, [sp, #0]
 80012b0:	4613      	mov	r3, r2
 80012b2:	2232      	movs	r2, #50	; 0x32
 80012b4:	210a      	movs	r1, #10
 80012b6:	481f      	ldr	r0, [pc, #124]	; (8001334 <show_menu_window+0x13c>)
 80012b8:	f004 ff62 	bl	8006180 <hagl_put_text>
	hagl_put_text("Kalibracja", 10, 70, rgb565(0, 102, 204), font5x7);
 80012bc:	22cc      	movs	r2, #204	; 0xcc
 80012be:	2166      	movs	r1, #102	; 0x66
 80012c0:	2000      	movs	r0, #0
 80012c2:	f005 f9a7 	bl	8006614 <rgb565>
 80012c6:	4603      	mov	r3, r0
 80012c8:	461a      	mov	r2, r3
 80012ca:	4b18      	ldr	r3, [pc, #96]	; (800132c <show_menu_window+0x134>)
 80012cc:	9300      	str	r3, [sp, #0]
 80012ce:	4613      	mov	r3, r2
 80012d0:	2246      	movs	r2, #70	; 0x46
 80012d2:	210a      	movs	r1, #10
 80012d4:	4818      	ldr	r0, [pc, #96]	; (8001338 <show_menu_window+0x140>)
 80012d6:	f004 ff53 	bl	8006180 <hagl_put_text>
	hagl_put_text("Inne", 10, 90, rgb565(0, 102, 204), font5x7);
 80012da:	22cc      	movs	r2, #204	; 0xcc
 80012dc:	2166      	movs	r1, #102	; 0x66
 80012de:	2000      	movs	r0, #0
 80012e0:	f005 f998 	bl	8006614 <rgb565>
 80012e4:	4603      	mov	r3, r0
 80012e6:	461a      	mov	r2, r3
 80012e8:	4b10      	ldr	r3, [pc, #64]	; (800132c <show_menu_window+0x134>)
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	4613      	mov	r3, r2
 80012ee:	225a      	movs	r2, #90	; 0x5a
 80012f0:	210a      	movs	r1, #10
 80012f2:	4812      	ldr	r0, [pc, #72]	; (800133c <show_menu_window+0x144>)
 80012f4:	f004 ff44 	bl	8006180 <hagl_put_text>
	hagl_put_text("Powrot", 10, 110, rgb565(102, 255, 102), font5x7);
 80012f8:	2266      	movs	r2, #102	; 0x66
 80012fa:	21ff      	movs	r1, #255	; 0xff
 80012fc:	2066      	movs	r0, #102	; 0x66
 80012fe:	f005 f989 	bl	8006614 <rgb565>
 8001302:	4603      	mov	r3, r0
 8001304:	461a      	mov	r2, r3
 8001306:	4b09      	ldr	r3, [pc, #36]	; (800132c <show_menu_window+0x134>)
 8001308:	9300      	str	r3, [sp, #0]
 800130a:	4613      	mov	r3, r2
 800130c:	226e      	movs	r2, #110	; 0x6e
 800130e:	210a      	movs	r1, #10
 8001310:	480b      	ldr	r0, [pc, #44]	; (8001340 <show_menu_window+0x148>)
 8001312:	f004 ff35 	bl	8006180 <hagl_put_text>
	lcd_copy();
 8001316:	f7ff fcb9 	bl	8000c8c <lcd_copy>
}
 800131a:	bf00      	nop
 800131c:	370c      	adds	r7, #12
 800131e:	46bd      	mov	sp, r7
 8001320:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001324:	0800ad80 	.word	0x0800ad80
 8001328:	08007c6c 	.word	0x08007c6c
 800132c:	0800dd38 	.word	0x0800dd38
 8001330:	08007c78 	.word	0x08007c78
 8001334:	08007c88 	.word	0x08007c88
 8001338:	08007c98 	.word	0x08007c98
 800133c:	08007ca4 	.word	0x08007ca4
 8001340:	08007cac 	.word	0x08007cac

08001344 <update_channels_value>:

void update_channels_value(uint8_t activeChannels, uint16_t color) {
 8001344:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001348:	b087      	sub	sp, #28
 800134a:	af02      	add	r7, sp, #8
 800134c:	4603      	mov	r3, r0
 800134e:	460a      	mov	r2, r1
 8001350:	71fb      	strb	r3, [r7, #7]
 8001352:	4613      	mov	r3, r2
 8001354:	80bb      	strh	r3, [r7, #4]
	hagl_clear_screen();
 8001356:	f004 ff99 	bl	800628c <hagl_clear_screen>
	for (int i = 0; i < 5; ++i) {
 800135a:	2300      	movs	r3, #0
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	e028      	b.n	80013b2 <update_channels_value+0x6e>
			hagl_draw_rounded_rectangle(i, i, LCD_WIDTH - i, LCD_HEIGHT - i, 5 - i,
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	b21d      	sxth	r5, r3
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	b21e      	sxth	r6, r3
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	b29b      	uxth	r3, r3
 800136c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001370:	b29b      	uxth	r3, r3
 8001372:	fa0f f883 	sxth.w	r8, r3
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	b29b      	uxth	r3, r3
 800137a:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 800137e:	b29b      	uxth	r3, r3
 8001380:	fa0f f983 	sxth.w	r9, r3
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	b29b      	uxth	r3, r3
 8001388:	f1c3 0305 	rsb	r3, r3, #5
 800138c:	b29b      	uxth	r3, r3
 800138e:	b21c      	sxth	r4, r3
 8001390:	2200      	movs	r2, #0
 8001392:	2100      	movs	r1, #0
 8001394:	20ff      	movs	r0, #255	; 0xff
 8001396:	f005 f93d 	bl	8006614 <rgb565>
 800139a:	4603      	mov	r3, r0
 800139c:	9301      	str	r3, [sp, #4]
 800139e:	9400      	str	r4, [sp, #0]
 80013a0:	464b      	mov	r3, r9
 80013a2:	4642      	mov	r2, r8
 80013a4:	4631      	mov	r1, r6
 80013a6:	4628      	mov	r0, r5
 80013a8:	f004 ff9a 	bl	80062e0 <hagl_draw_rounded_rectangle>
	for (int i = 0; i < 5; ++i) {
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	3301      	adds	r3, #1
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	2b04      	cmp	r3, #4
 80013b6:	ddd3      	ble.n	8001360 <update_channels_value+0x1c>
					rgb565(255, 0, 0));
		}
	hagl_put_text("AKTYWNE KANALY", 20, 10, rgb565(255, 0, 0), font6x9);
 80013b8:	2200      	movs	r2, #0
 80013ba:	2100      	movs	r1, #0
 80013bc:	20ff      	movs	r0, #255	; 0xff
 80013be:	f005 f929 	bl	8006614 <rgb565>
 80013c2:	4603      	mov	r3, r0
 80013c4:	461a      	mov	r2, r3
 80013c6:	4b0e      	ldr	r3, [pc, #56]	; (8001400 <update_channels_value+0xbc>)
 80013c8:	9300      	str	r3, [sp, #0]
 80013ca:	4613      	mov	r3, r2
 80013cc:	220a      	movs	r2, #10
 80013ce:	2114      	movs	r1, #20
 80013d0:	480c      	ldr	r0, [pc, #48]	; (8001404 <update_channels_value+0xc0>)
 80013d2:	f004 fed5 	bl	8006180 <hagl_put_text>
	snprintf(ch_buffer, 4, "%u", activeChannels);
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	4a0b      	ldr	r2, [pc, #44]	; (8001408 <update_channels_value+0xc4>)
 80013da:	2104      	movs	r1, #4
 80013dc:	480b      	ldr	r0, [pc, #44]	; (800140c <update_channels_value+0xc8>)
 80013de:	f006 f80b 	bl	80073f8 <sniprintf>
	hagl_put_text((char *)ch_buffer, 60, 50, color, font6x9);
 80013e2:	88bb      	ldrh	r3, [r7, #4]
 80013e4:	4a06      	ldr	r2, [pc, #24]	; (8001400 <update_channels_value+0xbc>)
 80013e6:	9200      	str	r2, [sp, #0]
 80013e8:	2232      	movs	r2, #50	; 0x32
 80013ea:	213c      	movs	r1, #60	; 0x3c
 80013ec:	4807      	ldr	r0, [pc, #28]	; (800140c <update_channels_value+0xc8>)
 80013ee:	f004 fec7 	bl	8006180 <hagl_put_text>
	lcd_copy();
 80013f2:	f7ff fc4b 	bl	8000c8c <lcd_copy>
}
 80013f6:	bf00      	nop
 80013f8:	3714      	adds	r7, #20
 80013fa:	46bd      	mov	sp, r7
 80013fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001400:	0800ad80 	.word	0x0800ad80
 8001404:	08007cb4 	.word	0x08007cb4
 8001408:	08007cc4 	.word	0x08007cc4
 800140c:	2000a09c 	.word	0x2000a09c

08001410 <update_oversampling_prescaler>:

void update_oversampling_prescaler(uint8_t oversamplingPrescaler, uint16_t color) {
 8001410:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001414:	b087      	sub	sp, #28
 8001416:	af02      	add	r7, sp, #8
 8001418:	4603      	mov	r3, r0
 800141a:	460a      	mov	r2, r1
 800141c:	71fb      	strb	r3, [r7, #7]
 800141e:	4613      	mov	r3, r2
 8001420:	80bb      	strh	r3, [r7, #4]
	hagl_clear_screen();
 8001422:	f004 ff33 	bl	800628c <hagl_clear_screen>
	for (int i = 0; i < 5; ++i) {
 8001426:	2300      	movs	r3, #0
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	e028      	b.n	800147e <update_oversampling_prescaler+0x6e>
			hagl_draw_rounded_rectangle(i, i, LCD_WIDTH - i, LCD_HEIGHT - i, 5 - i,
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	b21d      	sxth	r5, r3
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	b21e      	sxth	r6, r3
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	b29b      	uxth	r3, r3
 8001438:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800143c:	b29b      	uxth	r3, r3
 800143e:	fa0f f883 	sxth.w	r8, r3
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	b29b      	uxth	r3, r3
 8001446:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 800144a:	b29b      	uxth	r3, r3
 800144c:	fa0f f983 	sxth.w	r9, r3
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	b29b      	uxth	r3, r3
 8001454:	f1c3 0305 	rsb	r3, r3, #5
 8001458:	b29b      	uxth	r3, r3
 800145a:	b21c      	sxth	r4, r3
 800145c:	2200      	movs	r2, #0
 800145e:	2100      	movs	r1, #0
 8001460:	20ff      	movs	r0, #255	; 0xff
 8001462:	f005 f8d7 	bl	8006614 <rgb565>
 8001466:	4603      	mov	r3, r0
 8001468:	9301      	str	r3, [sp, #4]
 800146a:	9400      	str	r4, [sp, #0]
 800146c:	464b      	mov	r3, r9
 800146e:	4642      	mov	r2, r8
 8001470:	4631      	mov	r1, r6
 8001472:	4628      	mov	r0, r5
 8001474:	f004 ff34 	bl	80062e0 <hagl_draw_rounded_rectangle>
	for (int i = 0; i < 5; ++i) {
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	3301      	adds	r3, #1
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	2b04      	cmp	r3, #4
 8001482:	ddd3      	ble.n	800142c <update_oversampling_prescaler+0x1c>
					rgb565(255, 0, 0));
		}
	hagl_put_text("OVERSAMPLING", 30, 10, rgb565(255, 0, 0), font6x9);
 8001484:	2200      	movs	r2, #0
 8001486:	2100      	movs	r1, #0
 8001488:	20ff      	movs	r0, #255	; 0xff
 800148a:	f005 f8c3 	bl	8006614 <rgb565>
 800148e:	4603      	mov	r3, r0
 8001490:	461a      	mov	r2, r3
 8001492:	4b1d      	ldr	r3, [pc, #116]	; (8001508 <update_oversampling_prescaler+0xf8>)
 8001494:	9300      	str	r3, [sp, #0]
 8001496:	4613      	mov	r3, r2
 8001498:	220a      	movs	r2, #10
 800149a:	211e      	movs	r1, #30
 800149c:	481b      	ldr	r0, [pc, #108]	; (800150c <update_oversampling_prescaler+0xfc>)
 800149e:	f004 fe6f 	bl	8006180 <hagl_put_text>
	hagl_put_text("Wybierz z ilu probek ", 15, 30, rgb565(0, 102, 204), font5x7);
 80014a2:	22cc      	movs	r2, #204	; 0xcc
 80014a4:	2166      	movs	r1, #102	; 0x66
 80014a6:	2000      	movs	r0, #0
 80014a8:	f005 f8b4 	bl	8006614 <rgb565>
 80014ac:	4603      	mov	r3, r0
 80014ae:	461a      	mov	r2, r3
 80014b0:	4b17      	ldr	r3, [pc, #92]	; (8001510 <update_oversampling_prescaler+0x100>)
 80014b2:	9300      	str	r3, [sp, #0]
 80014b4:	4613      	mov	r3, r2
 80014b6:	221e      	movs	r2, #30
 80014b8:	210f      	movs	r1, #15
 80014ba:	4816      	ldr	r0, [pc, #88]	; (8001514 <update_oversampling_prescaler+0x104>)
 80014bc:	f004 fe60 	bl	8006180 <hagl_put_text>
	hagl_put_text("  usredniac pomiar", 15, 40, rgb565(0, 102, 204), font5x7);
 80014c0:	22cc      	movs	r2, #204	; 0xcc
 80014c2:	2166      	movs	r1, #102	; 0x66
 80014c4:	2000      	movs	r0, #0
 80014c6:	f005 f8a5 	bl	8006614 <rgb565>
 80014ca:	4603      	mov	r3, r0
 80014cc:	461a      	mov	r2, r3
 80014ce:	4b10      	ldr	r3, [pc, #64]	; (8001510 <update_oversampling_prescaler+0x100>)
 80014d0:	9300      	str	r3, [sp, #0]
 80014d2:	4613      	mov	r3, r2
 80014d4:	2228      	movs	r2, #40	; 0x28
 80014d6:	210f      	movs	r1, #15
 80014d8:	480f      	ldr	r0, [pc, #60]	; (8001518 <update_oversampling_prescaler+0x108>)
 80014da:	f004 fe51 	bl	8006180 <hagl_put_text>
	snprintf(os_buffer, 4, "%u", oversamplingPrescaler);
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	4a0e      	ldr	r2, [pc, #56]	; (800151c <update_oversampling_prescaler+0x10c>)
 80014e2:	2104      	movs	r1, #4
 80014e4:	480e      	ldr	r0, [pc, #56]	; (8001520 <update_oversampling_prescaler+0x110>)
 80014e6:	f005 ff87 	bl	80073f8 <sniprintf>
	hagl_put_text((char *)os_buffer, 60, 70, color, font6x9);
 80014ea:	88bb      	ldrh	r3, [r7, #4]
 80014ec:	4a06      	ldr	r2, [pc, #24]	; (8001508 <update_oversampling_prescaler+0xf8>)
 80014ee:	9200      	str	r2, [sp, #0]
 80014f0:	2246      	movs	r2, #70	; 0x46
 80014f2:	213c      	movs	r1, #60	; 0x3c
 80014f4:	480a      	ldr	r0, [pc, #40]	; (8001520 <update_oversampling_prescaler+0x110>)
 80014f6:	f004 fe43 	bl	8006180 <hagl_put_text>
	lcd_copy();
 80014fa:	f7ff fbc7 	bl	8000c8c <lcd_copy>
}
 80014fe:	bf00      	nop
 8001500:	3714      	adds	r7, #20
 8001502:	46bd      	mov	sp, r7
 8001504:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001508:	0800ad80 	.word	0x0800ad80
 800150c:	08007cc8 	.word	0x08007cc8
 8001510:	0800dd38 	.word	0x0800dd38
 8001514:	08007cd8 	.word	0x08007cd8
 8001518:	08007cf0 	.word	0x08007cf0
 800151c:	08007cc4 	.word	0x08007cc4
 8001520:	2000a0a4 	.word	0x2000a0a4

08001524 <show_sensor_data>:


void show_sensor_data(uint16_t sensor_data[], uint8_t activeChannels) {
 8001524:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001528:	b087      	sub	sp, #28
 800152a:	af02      	add	r7, sp, #8
 800152c:	6078      	str	r0, [r7, #4]
 800152e:	460b      	mov	r3, r1
 8001530:	70fb      	strb	r3, [r7, #3]
	hagl_clear_screen();
 8001532:	f004 feab 	bl	800628c <hagl_clear_screen>
	for (int i = 0; i < 5; ++i) {
 8001536:	2300      	movs	r3, #0
 8001538:	60fb      	str	r3, [r7, #12]
 800153a:	e028      	b.n	800158e <show_sensor_data+0x6a>
		hagl_draw_rounded_rectangle(i, i, LCD_WIDTH - i, LCD_HEIGHT - i, 5 - i,
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	b21d      	sxth	r5, r3
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	b21e      	sxth	r6, r3
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	b29b      	uxth	r3, r3
 8001548:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800154c:	b29b      	uxth	r3, r3
 800154e:	fa0f f883 	sxth.w	r8, r3
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	b29b      	uxth	r3, r3
 8001556:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 800155a:	b29b      	uxth	r3, r3
 800155c:	fa0f f983 	sxth.w	r9, r3
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	b29b      	uxth	r3, r3
 8001564:	f1c3 0305 	rsb	r3, r3, #5
 8001568:	b29b      	uxth	r3, r3
 800156a:	b21c      	sxth	r4, r3
 800156c:	2266      	movs	r2, #102	; 0x66
 800156e:	2133      	movs	r1, #51	; 0x33
 8001570:	2000      	movs	r0, #0
 8001572:	f005 f84f 	bl	8006614 <rgb565>
 8001576:	4603      	mov	r3, r0
 8001578:	9301      	str	r3, [sp, #4]
 800157a:	9400      	str	r4, [sp, #0]
 800157c:	464b      	mov	r3, r9
 800157e:	4642      	mov	r2, r8
 8001580:	4631      	mov	r1, r6
 8001582:	4628      	mov	r0, r5
 8001584:	f004 feac 	bl	80062e0 <hagl_draw_rounded_rectangle>
	for (int i = 0; i < 5; ++i) {
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	3301      	adds	r3, #1
 800158c:	60fb      	str	r3, [r7, #12]
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	2b04      	cmp	r3, #4
 8001592:	ddd3      	ble.n	800153c <show_sensor_data+0x18>
				rgb565(0, 51, 102));
	}
	hagl_put_text("DANE Z CZUJNIKOW", 10, 10, rgb565(15, 127, 225), font6x9);
 8001594:	22e1      	movs	r2, #225	; 0xe1
 8001596:	217f      	movs	r1, #127	; 0x7f
 8001598:	200f      	movs	r0, #15
 800159a:	f005 f83b 	bl	8006614 <rgb565>
 800159e:	4603      	mov	r3, r0
 80015a0:	461a      	mov	r2, r3
 80015a2:	4b25      	ldr	r3, [pc, #148]	; (8001638 <show_sensor_data+0x114>)
 80015a4:	9300      	str	r3, [sp, #0]
 80015a6:	4613      	mov	r3, r2
 80015a8:	220a      	movs	r2, #10
 80015aa:	210a      	movs	r1, #10
 80015ac:	4823      	ldr	r0, [pc, #140]	; (800163c <show_sensor_data+0x118>)
 80015ae:	f004 fde7 	bl	8006180 <hagl_put_text>
	hagl_fill_rectangle(7, 27, LCD_WIDTH - 7, LCD_HEIGHT - 7, rgb565(0, 0, 0));
 80015b2:	2200      	movs	r2, #0
 80015b4:	2100      	movs	r1, #0
 80015b6:	2000      	movs	r0, #0
 80015b8:	f005 f82c 	bl	8006614 <rgb565>
 80015bc:	4603      	mov	r3, r0
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	2399      	movs	r3, #153	; 0x99
 80015c2:	2279      	movs	r2, #121	; 0x79
 80015c4:	211b      	movs	r1, #27
 80015c6:	2007      	movs	r0, #7
 80015c8:	f004 fc40 	bl	8005e4c <hagl_fill_rectangle>
	for (int var = 0; var < activeChannels; ++var) {
 80015cc:	2300      	movs	r3, #0
 80015ce:	60bb      	str	r3, [r7, #8]
 80015d0:	e026      	b.n	8001620 <show_sensor_data+0xfc>
		snprintf(text_to_parse, 16, "Kanal %u: \t\t%u", var, sensor_data[var]);
 80015d2:	68bb      	ldr	r3, [r7, #8]
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	4413      	add	r3, r2
 80015da:	881b      	ldrh	r3, [r3, #0]
 80015dc:	9300      	str	r3, [sp, #0]
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	4a17      	ldr	r2, [pc, #92]	; (8001640 <show_sensor_data+0x11c>)
 80015e2:	2110      	movs	r1, #16
 80015e4:	4817      	ldr	r0, [pc, #92]	; (8001644 <show_sensor_data+0x120>)
 80015e6:	f005 ff07 	bl	80073f8 <sniprintf>
		hagl_put_text(text_to_parse, 10, 30 + var * 15, rgb565(15, 127, 225),
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	b29b      	uxth	r3, r3
 80015ee:	461a      	mov	r2, r3
 80015f0:	0112      	lsls	r2, r2, #4
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	331e      	adds	r3, #30
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	b21c      	sxth	r4, r3
 80015fc:	22e1      	movs	r2, #225	; 0xe1
 80015fe:	217f      	movs	r1, #127	; 0x7f
 8001600:	200f      	movs	r0, #15
 8001602:	f005 f807 	bl	8006614 <rgb565>
 8001606:	4603      	mov	r3, r0
 8001608:	461a      	mov	r2, r3
 800160a:	4b0f      	ldr	r3, [pc, #60]	; (8001648 <show_sensor_data+0x124>)
 800160c:	9300      	str	r3, [sp, #0]
 800160e:	4613      	mov	r3, r2
 8001610:	4622      	mov	r2, r4
 8001612:	210a      	movs	r1, #10
 8001614:	480b      	ldr	r0, [pc, #44]	; (8001644 <show_sensor_data+0x120>)
 8001616:	f004 fdb3 	bl	8006180 <hagl_put_text>
	for (int var = 0; var < activeChannels; ++var) {
 800161a:	68bb      	ldr	r3, [r7, #8]
 800161c:	3301      	adds	r3, #1
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	78fb      	ldrb	r3, [r7, #3]
 8001622:	68ba      	ldr	r2, [r7, #8]
 8001624:	429a      	cmp	r2, r3
 8001626:	dbd4      	blt.n	80015d2 <show_sensor_data+0xae>
				font5x7);
	}
	lcd_copy();
 8001628:	f7ff fb30 	bl	8000c8c <lcd_copy>
}
 800162c:	bf00      	nop
 800162e:	3714      	adds	r7, #20
 8001630:	46bd      	mov	sp, r7
 8001632:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001636:	bf00      	nop
 8001638:	0800ad80 	.word	0x0800ad80
 800163c:	08007d04 	.word	0x08007d04
 8001640:	08007d18 	.word	0x08007d18
 8001644:	2000a1ec 	.word	0x2000a1ec
 8001648:	0800dd38 	.word	0x0800dd38

0800164c <select_item>:

void select_item(int index) {
 800164c:	b5b0      	push	{r4, r5, r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af02      	add	r7, sp, #8
 8001652:	6078      	str	r0, [r7, #4]
	hagl_draw_rectangle(8, 40 + 20 * index, 120, 25 + 20 * index,
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	b29b      	uxth	r3, r3
 8001658:	461a      	mov	r2, r3
 800165a:	0092      	lsls	r2, r2, #2
 800165c:	4413      	add	r3, r2
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	b29b      	uxth	r3, r3
 8001662:	3328      	adds	r3, #40	; 0x28
 8001664:	b29b      	uxth	r3, r3
 8001666:	b21c      	sxth	r4, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	b29b      	uxth	r3, r3
 800166c:	461a      	mov	r2, r3
 800166e:	0092      	lsls	r2, r2, #2
 8001670:	4413      	add	r3, r2
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	b29b      	uxth	r3, r3
 8001676:	3319      	adds	r3, #25
 8001678:	b29b      	uxth	r3, r3
 800167a:	b21d      	sxth	r5, r3
 800167c:	2200      	movs	r2, #0
 800167e:	21ff      	movs	r1, #255	; 0xff
 8001680:	20ff      	movs	r0, #255	; 0xff
 8001682:	f004 ffc7 	bl	8006614 <rgb565>
 8001686:	4603      	mov	r3, r0
 8001688:	9300      	str	r3, [sp, #0]
 800168a:	462b      	mov	r3, r5
 800168c:	2278      	movs	r2, #120	; 0x78
 800168e:	4621      	mov	r1, r4
 8001690:	2008      	movs	r0, #8
 8001692:	f004 fb55 	bl	8005d40 <hagl_draw_rectangle>
			rgb565(255, 255, 0));
}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bdb0      	pop	{r4, r5, r7, pc}

0800169e <deselect_item>:

void deselect_item(int index) {
 800169e:	b5b0      	push	{r4, r5, r7, lr}
 80016a0:	b084      	sub	sp, #16
 80016a2:	af02      	add	r7, sp, #8
 80016a4:	6078      	str	r0, [r7, #4]
	hagl_draw_rectangle(8, 40 + 20 * index, 120, 25 + 20 * index,
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	461a      	mov	r2, r3
 80016ac:	0092      	lsls	r2, r2, #2
 80016ae:	4413      	add	r3, r2
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	3328      	adds	r3, #40	; 0x28
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	b21c      	sxth	r4, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	b29b      	uxth	r3, r3
 80016be:	461a      	mov	r2, r3
 80016c0:	0092      	lsls	r2, r2, #2
 80016c2:	4413      	add	r3, r2
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	3319      	adds	r3, #25
 80016ca:	b29b      	uxth	r3, r3
 80016cc:	b21d      	sxth	r5, r3
 80016ce:	2200      	movs	r2, #0
 80016d0:	2100      	movs	r1, #0
 80016d2:	2000      	movs	r0, #0
 80016d4:	f004 ff9e 	bl	8006614 <rgb565>
 80016d8:	4603      	mov	r3, r0
 80016da:	9300      	str	r3, [sp, #0]
 80016dc:	462b      	mov	r3, r5
 80016de:	2278      	movs	r2, #120	; 0x78
 80016e0:	4621      	mov	r1, r4
 80016e2:	2008      	movs	r0, #8
 80016e4:	f004 fb2c 	bl	8005d40 <hagl_draw_rectangle>
			rgb565(0, 0, 0));
}
 80016e8:	bf00      	nop
 80016ea:	3708      	adds	r7, #8
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bdb0      	pop	{r4, r5, r7, pc}

080016f0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80016f4:	4b0f      	ldr	r3, [pc, #60]	; (8001734 <MX_RTC_Init+0x44>)
 80016f6:	4a10      	ldr	r2, [pc, #64]	; (8001738 <MX_RTC_Init+0x48>)
 80016f8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80016fa:	4b0e      	ldr	r3, [pc, #56]	; (8001734 <MX_RTC_Init+0x44>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001700:	4b0c      	ldr	r3, [pc, #48]	; (8001734 <MX_RTC_Init+0x44>)
 8001702:	227f      	movs	r2, #127	; 0x7f
 8001704:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001706:	4b0b      	ldr	r3, [pc, #44]	; (8001734 <MX_RTC_Init+0x44>)
 8001708:	22ff      	movs	r2, #255	; 0xff
 800170a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800170c:	4b09      	ldr	r3, [pc, #36]	; (8001734 <MX_RTC_Init+0x44>)
 800170e:	2200      	movs	r2, #0
 8001710:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001712:	4b08      	ldr	r3, [pc, #32]	; (8001734 <MX_RTC_Init+0x44>)
 8001714:	2200      	movs	r2, #0
 8001716:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001718:	4b06      	ldr	r3, [pc, #24]	; (8001734 <MX_RTC_Init+0x44>)
 800171a:	2200      	movs	r2, #0
 800171c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800171e:	4805      	ldr	r0, [pc, #20]	; (8001734 <MX_RTC_Init+0x44>)
 8001720:	f002 fd60 	bl	80041e4 <HAL_RTC_Init>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800172a:	f7ff fd5f 	bl	80011ec <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	2000a1fc 	.word	0x2000a1fc
 8001738:	40002800 	.word	0x40002800

0800173c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b088      	sub	sp, #32
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001744:	f107 030c 	add.w	r3, r7, #12
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]
 800174e:	609a      	str	r2, [r3, #8]
 8001750:	60da      	str	r2, [r3, #12]
 8001752:	611a      	str	r2, [r3, #16]
  if(rtcHandle->Instance==RTC)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a0c      	ldr	r2, [pc, #48]	; (800178c <HAL_RTC_MspInit+0x50>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d111      	bne.n	8001782 <HAL_RTC_MspInit+0x46>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800175e:	2302      	movs	r3, #2
 8001760:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001762:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001766:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001768:	f107 030c 	add.w	r3, r7, #12
 800176c:	4618      	mov	r0, r3
 800176e:	f002 fc4b 	bl	8004008 <HAL_RCCEx_PeriphCLKConfig>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001778:	f7ff fd38 	bl	80011ec <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800177c:	4b04      	ldr	r3, [pc, #16]	; (8001790 <HAL_RTC_MspInit+0x54>)
 800177e:	2201      	movs	r2, #1
 8001780:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001782:	bf00      	nop
 8001784:	3720      	adds	r7, #32
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40002800 	.word	0x40002800
 8001790:	42470e3c 	.word	0x42470e3c

08001794 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001798:	4b17      	ldr	r3, [pc, #92]	; (80017f8 <MX_SPI1_Init+0x64>)
 800179a:	4a18      	ldr	r2, [pc, #96]	; (80017fc <MX_SPI1_Init+0x68>)
 800179c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800179e:	4b16      	ldr	r3, [pc, #88]	; (80017f8 <MX_SPI1_Init+0x64>)
 80017a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80017a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80017a6:	4b14      	ldr	r3, [pc, #80]	; (80017f8 <MX_SPI1_Init+0x64>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017ac:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <MX_SPI1_Init+0x64>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017b2:	4b11      	ldr	r3, [pc, #68]	; (80017f8 <MX_SPI1_Init+0x64>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017b8:	4b0f      	ldr	r3, [pc, #60]	; (80017f8 <MX_SPI1_Init+0x64>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017be:	4b0e      	ldr	r3, [pc, #56]	; (80017f8 <MX_SPI1_Init+0x64>)
 80017c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017c4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80017c6:	4b0c      	ldr	r3, [pc, #48]	; (80017f8 <MX_SPI1_Init+0x64>)
 80017c8:	2218      	movs	r2, #24
 80017ca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017cc:	4b0a      	ldr	r3, [pc, #40]	; (80017f8 <MX_SPI1_Init+0x64>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017d2:	4b09      	ldr	r3, [pc, #36]	; (80017f8 <MX_SPI1_Init+0x64>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017d8:	4b07      	ldr	r3, [pc, #28]	; (80017f8 <MX_SPI1_Init+0x64>)
 80017da:	2200      	movs	r2, #0
 80017dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017de:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <MX_SPI1_Init+0x64>)
 80017e0:	220a      	movs	r2, #10
 80017e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017e4:	4804      	ldr	r0, [pc, #16]	; (80017f8 <MX_SPI1_Init+0x64>)
 80017e6:	f002 fde2 	bl	80043ae <HAL_SPI_Init>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017f0:	f7ff fcfc 	bl	80011ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017f4:	bf00      	nop
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	2000a274 	.word	0x2000a274
 80017fc:	40013000 	.word	0x40013000

08001800 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001804:	4b17      	ldr	r3, [pc, #92]	; (8001864 <MX_SPI2_Init+0x64>)
 8001806:	4a18      	ldr	r2, [pc, #96]	; (8001868 <MX_SPI2_Init+0x68>)
 8001808:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800180a:	4b16      	ldr	r3, [pc, #88]	; (8001864 <MX_SPI2_Init+0x64>)
 800180c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001810:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001812:	4b14      	ldr	r3, [pc, #80]	; (8001864 <MX_SPI2_Init+0x64>)
 8001814:	2200      	movs	r2, #0
 8001816:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001818:	4b12      	ldr	r3, [pc, #72]	; (8001864 <MX_SPI2_Init+0x64>)
 800181a:	2200      	movs	r2, #0
 800181c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800181e:	4b11      	ldr	r3, [pc, #68]	; (8001864 <MX_SPI2_Init+0x64>)
 8001820:	2200      	movs	r2, #0
 8001822:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001824:	4b0f      	ldr	r3, [pc, #60]	; (8001864 <MX_SPI2_Init+0x64>)
 8001826:	2200      	movs	r2, #0
 8001828:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800182a:	4b0e      	ldr	r3, [pc, #56]	; (8001864 <MX_SPI2_Init+0x64>)
 800182c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001830:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001832:	4b0c      	ldr	r3, [pc, #48]	; (8001864 <MX_SPI2_Init+0x64>)
 8001834:	2208      	movs	r2, #8
 8001836:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001838:	4b0a      	ldr	r3, [pc, #40]	; (8001864 <MX_SPI2_Init+0x64>)
 800183a:	2200      	movs	r2, #0
 800183c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800183e:	4b09      	ldr	r3, [pc, #36]	; (8001864 <MX_SPI2_Init+0x64>)
 8001840:	2200      	movs	r2, #0
 8001842:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001844:	4b07      	ldr	r3, [pc, #28]	; (8001864 <MX_SPI2_Init+0x64>)
 8001846:	2200      	movs	r2, #0
 8001848:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800184a:	4b06      	ldr	r3, [pc, #24]	; (8001864 <MX_SPI2_Init+0x64>)
 800184c:	220a      	movs	r2, #10
 800184e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001850:	4804      	ldr	r0, [pc, #16]	; (8001864 <MX_SPI2_Init+0x64>)
 8001852:	f002 fdac 	bl	80043ae <HAL_SPI_Init>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800185c:	f7ff fcc6 	bl	80011ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001860:	bf00      	nop
 8001862:	bd80      	pop	{r7, pc}
 8001864:	2000a21c 	.word	0x2000a21c
 8001868:	40003800 	.word	0x40003800

0800186c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b08c      	sub	sp, #48	; 0x30
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001874:	f107 031c 	add.w	r3, r7, #28
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
 800187c:	605a      	str	r2, [r3, #4]
 800187e:	609a      	str	r2, [r3, #8]
 8001880:	60da      	str	r2, [r3, #12]
 8001882:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a58      	ldr	r2, [pc, #352]	; (80019ec <HAL_SPI_MspInit+0x180>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d178      	bne.n	8001980 <HAL_SPI_MspInit+0x114>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	61bb      	str	r3, [r7, #24]
 8001892:	4b57      	ldr	r3, [pc, #348]	; (80019f0 <HAL_SPI_MspInit+0x184>)
 8001894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001896:	4a56      	ldr	r2, [pc, #344]	; (80019f0 <HAL_SPI_MspInit+0x184>)
 8001898:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800189c:	6453      	str	r3, [r2, #68]	; 0x44
 800189e:	4b54      	ldr	r3, [pc, #336]	; (80019f0 <HAL_SPI_MspInit+0x184>)
 80018a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018a6:	61bb      	str	r3, [r7, #24]
 80018a8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	617b      	str	r3, [r7, #20]
 80018ae:	4b50      	ldr	r3, [pc, #320]	; (80019f0 <HAL_SPI_MspInit+0x184>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b2:	4a4f      	ldr	r2, [pc, #316]	; (80019f0 <HAL_SPI_MspInit+0x184>)
 80018b4:	f043 0301 	orr.w	r3, r3, #1
 80018b8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ba:	4b4d      	ldr	r3, [pc, #308]	; (80019f0 <HAL_SPI_MspInit+0x184>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	617b      	str	r3, [r7, #20]
 80018c4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	613b      	str	r3, [r7, #16]
 80018ca:	4b49      	ldr	r3, [pc, #292]	; (80019f0 <HAL_SPI_MspInit+0x184>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ce:	4a48      	ldr	r2, [pc, #288]	; (80019f0 <HAL_SPI_MspInit+0x184>)
 80018d0:	f043 0302 	orr.w	r3, r3, #2
 80018d4:	6313      	str	r3, [r2, #48]	; 0x30
 80018d6:	4b46      	ldr	r3, [pc, #280]	; (80019f0 <HAL_SPI_MspInit+0x184>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	613b      	str	r3, [r7, #16]
 80018e0:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80018e2:	2320      	movs	r3, #32
 80018e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e6:	2302      	movs	r3, #2
 80018e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ee:	2303      	movs	r3, #3
 80018f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80018f2:	2305      	movs	r3, #5
 80018f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f6:	f107 031c 	add.w	r3, r7, #28
 80018fa:	4619      	mov	r1, r3
 80018fc:	483d      	ldr	r0, [pc, #244]	; (80019f4 <HAL_SPI_MspInit+0x188>)
 80018fe:	f001 fc29 	bl	8003154 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001902:	2320      	movs	r3, #32
 8001904:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001906:	2302      	movs	r3, #2
 8001908:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800190e:	2303      	movs	r3, #3
 8001910:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001912:	2305      	movs	r3, #5
 8001914:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001916:	f107 031c 	add.w	r3, r7, #28
 800191a:	4619      	mov	r1, r3
 800191c:	4836      	ldr	r0, [pc, #216]	; (80019f8 <HAL_SPI_MspInit+0x18c>)
 800191e:	f001 fc19 	bl	8003154 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001922:	4b36      	ldr	r3, [pc, #216]	; (80019fc <HAL_SPI_MspInit+0x190>)
 8001924:	4a36      	ldr	r2, [pc, #216]	; (8001a00 <HAL_SPI_MspInit+0x194>)
 8001926:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001928:	4b34      	ldr	r3, [pc, #208]	; (80019fc <HAL_SPI_MspInit+0x190>)
 800192a:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800192e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001930:	4b32      	ldr	r3, [pc, #200]	; (80019fc <HAL_SPI_MspInit+0x190>)
 8001932:	2240      	movs	r2, #64	; 0x40
 8001934:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001936:	4b31      	ldr	r3, [pc, #196]	; (80019fc <HAL_SPI_MspInit+0x190>)
 8001938:	2200      	movs	r2, #0
 800193a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800193c:	4b2f      	ldr	r3, [pc, #188]	; (80019fc <HAL_SPI_MspInit+0x190>)
 800193e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001942:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001944:	4b2d      	ldr	r3, [pc, #180]	; (80019fc <HAL_SPI_MspInit+0x190>)
 8001946:	2200      	movs	r2, #0
 8001948:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800194a:	4b2c      	ldr	r3, [pc, #176]	; (80019fc <HAL_SPI_MspInit+0x190>)
 800194c:	2200      	movs	r2, #0
 800194e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001950:	4b2a      	ldr	r3, [pc, #168]	; (80019fc <HAL_SPI_MspInit+0x190>)
 8001952:	2200      	movs	r2, #0
 8001954:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001956:	4b29      	ldr	r3, [pc, #164]	; (80019fc <HAL_SPI_MspInit+0x190>)
 8001958:	2200      	movs	r2, #0
 800195a:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800195c:	4b27      	ldr	r3, [pc, #156]	; (80019fc <HAL_SPI_MspInit+0x190>)
 800195e:	2200      	movs	r2, #0
 8001960:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001962:	4826      	ldr	r0, [pc, #152]	; (80019fc <HAL_SPI_MspInit+0x190>)
 8001964:	f001 f886 	bl	8002a74 <HAL_DMA_Init>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 800196e:	f7ff fc3d 	bl	80011ec <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4a21      	ldr	r2, [pc, #132]	; (80019fc <HAL_SPI_MspInit+0x190>)
 8001976:	649a      	str	r2, [r3, #72]	; 0x48
 8001978:	4a20      	ldr	r2, [pc, #128]	; (80019fc <HAL_SPI_MspInit+0x190>)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800197e:	e031      	b.n	80019e4 <HAL_SPI_MspInit+0x178>
  else if(spiHandle->Instance==SPI2)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a1f      	ldr	r2, [pc, #124]	; (8001a04 <HAL_SPI_MspInit+0x198>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d12c      	bne.n	80019e4 <HAL_SPI_MspInit+0x178>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	4b18      	ldr	r3, [pc, #96]	; (80019f0 <HAL_SPI_MspInit+0x184>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001992:	4a17      	ldr	r2, [pc, #92]	; (80019f0 <HAL_SPI_MspInit+0x184>)
 8001994:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001998:	6413      	str	r3, [r2, #64]	; 0x40
 800199a:	4b15      	ldr	r3, [pc, #84]	; (80019f0 <HAL_SPI_MspInit+0x184>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	60bb      	str	r3, [r7, #8]
 80019aa:	4b11      	ldr	r3, [pc, #68]	; (80019f0 <HAL_SPI_MspInit+0x184>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	4a10      	ldr	r2, [pc, #64]	; (80019f0 <HAL_SPI_MspInit+0x184>)
 80019b0:	f043 0302 	orr.w	r3, r3, #2
 80019b4:	6313      	str	r3, [r2, #48]	; 0x30
 80019b6:	4b0e      	ldr	r3, [pc, #56]	; (80019f0 <HAL_SPI_MspInit+0x184>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	f003 0302 	and.w	r3, r3, #2
 80019be:	60bb      	str	r3, [r7, #8]
 80019c0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 80019c2:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80019c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c8:	2302      	movs	r3, #2
 80019ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019cc:	2300      	movs	r3, #0
 80019ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019d0:	2303      	movs	r3, #3
 80019d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80019d4:	2305      	movs	r3, #5
 80019d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d8:	f107 031c 	add.w	r3, r7, #28
 80019dc:	4619      	mov	r1, r3
 80019de:	4806      	ldr	r0, [pc, #24]	; (80019f8 <HAL_SPI_MspInit+0x18c>)
 80019e0:	f001 fbb8 	bl	8003154 <HAL_GPIO_Init>
}
 80019e4:	bf00      	nop
 80019e6:	3730      	adds	r7, #48	; 0x30
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	40013000 	.word	0x40013000
 80019f0:	40023800 	.word	0x40023800
 80019f4:	40020000 	.word	0x40020000
 80019f8:	40020400 	.word	0x40020400
 80019fc:	2000a2cc 	.word	0x2000a2cc
 8001a00:	40026458 	.word	0x40026458
 8001a04:	40003800 	.word	0x40003800

08001a08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	607b      	str	r3, [r7, #4]
 8001a12:	4b10      	ldr	r3, [pc, #64]	; (8001a54 <HAL_MspInit+0x4c>)
 8001a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a16:	4a0f      	ldr	r2, [pc, #60]	; (8001a54 <HAL_MspInit+0x4c>)
 8001a18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a1e:	4b0d      	ldr	r3, [pc, #52]	; (8001a54 <HAL_MspInit+0x4c>)
 8001a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a26:	607b      	str	r3, [r7, #4]
 8001a28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	603b      	str	r3, [r7, #0]
 8001a2e:	4b09      	ldr	r3, [pc, #36]	; (8001a54 <HAL_MspInit+0x4c>)
 8001a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a32:	4a08      	ldr	r2, [pc, #32]	; (8001a54 <HAL_MspInit+0x4c>)
 8001a34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a38:	6413      	str	r3, [r2, #64]	; 0x40
 8001a3a:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <HAL_MspInit+0x4c>)
 8001a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a42:	603b      	str	r3, [r7, #0]
 8001a44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a46:	bf00      	nop
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	40023800 	.word	0x40023800

08001a58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a5c:	e7fe      	b.n	8001a5c <NMI_Handler+0x4>

08001a5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a5e:	b480      	push	{r7}
 8001a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a62:	e7fe      	b.n	8001a62 <HardFault_Handler+0x4>

08001a64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a68:	e7fe      	b.n	8001a68 <MemManage_Handler+0x4>

08001a6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a6e:	e7fe      	b.n	8001a6e <BusFault_Handler+0x4>

08001a70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a74:	e7fe      	b.n	8001a74 <UsageFault_Handler+0x4>

08001a76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a76:	b480      	push	{r7}
 8001a78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a88:	bf00      	nop
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a92:	b480      	push	{r7}
 8001a94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a96:	bf00      	nop
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr

08001aa0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aa4:	f000 fa9e 	bl	8001fe4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aa8:	bf00      	nop
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001ab0:	2001      	movs	r0, #1
 8001ab2:	f001 fd05 	bl	80034c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001abe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001ac2:	f001 fcfd 	bl	80034c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
	...

08001acc <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001ad0:	4802      	ldr	r0, [pc, #8]	; (8001adc <DMA2_Stream3_IRQHandler+0x10>)
 8001ad2:	f001 f8d5 	bl	8002c80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	2000a2cc 	.word	0x2000a2cc

08001ae0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
	return 1;
 8001ae4:	2301      	movs	r3, #1
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <_kill>:

int _kill(int pid, int sig)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001afa:	f004 fddb 	bl	80066b4 <__errno>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2216      	movs	r2, #22
 8001b02:	601a      	str	r2, [r3, #0]
	return -1;
 8001b04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <_exit>:

void _exit (int status)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b18:	f04f 31ff 	mov.w	r1, #4294967295
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f7ff ffe7 	bl	8001af0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001b22:	e7fe      	b.n	8001b22 <_exit+0x12>

08001b24 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b086      	sub	sp, #24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b30:	2300      	movs	r3, #0
 8001b32:	617b      	str	r3, [r7, #20]
 8001b34:	e00a      	b.n	8001b4c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b36:	f3af 8000 	nop.w
 8001b3a:	4601      	mov	r1, r0
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	1c5a      	adds	r2, r3, #1
 8001b40:	60ba      	str	r2, [r7, #8]
 8001b42:	b2ca      	uxtb	r2, r1
 8001b44:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	617b      	str	r3, [r7, #20]
 8001b4c:	697a      	ldr	r2, [r7, #20]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	dbf0      	blt.n	8001b36 <_read+0x12>
	}

return len;
 8001b54:	687b      	ldr	r3, [r7, #4]
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3718      	adds	r7, #24
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b086      	sub	sp, #24
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	60f8      	str	r0, [r7, #12]
 8001b66:	60b9      	str	r1, [r7, #8]
 8001b68:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	617b      	str	r3, [r7, #20]
 8001b6e:	e009      	b.n	8001b84 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	1c5a      	adds	r2, r3, #1
 8001b74:	60ba      	str	r2, [r7, #8]
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff f8b9 	bl	8000cf0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	3301      	adds	r3, #1
 8001b82:	617b      	str	r3, [r7, #20]
 8001b84:	697a      	ldr	r2, [r7, #20]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	dbf1      	blt.n	8001b70 <_write+0x12>
	}
	return len;
 8001b8c:	687b      	ldr	r3, [r7, #4]
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3718      	adds	r7, #24
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <_close>:

int _close(int file)
{
 8001b96:	b480      	push	{r7}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
	return -1;
 8001b9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr

08001bae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bae:	b480      	push	{r7}
 8001bb0:	b083      	sub	sp, #12
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
 8001bb6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bbe:	605a      	str	r2, [r3, #4]
	return 0;
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <_isatty>:

int _isatty(int file)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
	return 1;
 8001bd6:	2301      	movs	r3, #1
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b085      	sub	sp, #20
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	60f8      	str	r0, [r7, #12]
 8001bec:	60b9      	str	r1, [r7, #8]
 8001bee:	607a      	str	r2, [r7, #4]
	return 0;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3714      	adds	r7, #20
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
	...

08001c00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c08:	4a14      	ldr	r2, [pc, #80]	; (8001c5c <_sbrk+0x5c>)
 8001c0a:	4b15      	ldr	r3, [pc, #84]	; (8001c60 <_sbrk+0x60>)
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c14:	4b13      	ldr	r3, [pc, #76]	; (8001c64 <_sbrk+0x64>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d102      	bne.n	8001c22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c1c:	4b11      	ldr	r3, [pc, #68]	; (8001c64 <_sbrk+0x64>)
 8001c1e:	4a12      	ldr	r2, [pc, #72]	; (8001c68 <_sbrk+0x68>)
 8001c20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c22:	4b10      	ldr	r3, [pc, #64]	; (8001c64 <_sbrk+0x64>)
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4413      	add	r3, r2
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d207      	bcs.n	8001c40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c30:	f004 fd40 	bl	80066b4 <__errno>
 8001c34:	4603      	mov	r3, r0
 8001c36:	220c      	movs	r2, #12
 8001c38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c3e:	e009      	b.n	8001c54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c40:	4b08      	ldr	r3, [pc, #32]	; (8001c64 <_sbrk+0x64>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c46:	4b07      	ldr	r3, [pc, #28]	; (8001c64 <_sbrk+0x64>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	4a05      	ldr	r2, [pc, #20]	; (8001c64 <_sbrk+0x64>)
 8001c50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c52:	68fb      	ldr	r3, [r7, #12]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3718      	adds	r7, #24
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20010000 	.word	0x20010000
 8001c60:	00002000 	.word	0x00002000
 8001c64:	2000a0ac 	.word	0x2000a0ac
 8001c68:	2000a3d0 	.word	0x2000a3d0

08001c6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c70:	4b08      	ldr	r3, [pc, #32]	; (8001c94 <SystemInit+0x28>)
 8001c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c76:	4a07      	ldr	r2, [pc, #28]	; (8001c94 <SystemInit+0x28>)
 8001c78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001c80:	4b04      	ldr	r3, [pc, #16]	; (8001c94 <SystemInit+0x28>)
 8001c82:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c86:	609a      	str	r2, [r3, #8]
#endif
}
 8001c88:	bf00      	nop
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	e000ed00 	.word	0xe000ed00

08001c98 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08c      	sub	sp, #48	; 0x30
 8001c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c9e:	f107 030c 	add.w	r3, r7, #12
 8001ca2:	2224      	movs	r2, #36	; 0x24
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f004 ff80 	bl	8006bac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cac:	1d3b      	adds	r3, r7, #4
 8001cae:	2200      	movs	r2, #0
 8001cb0:	601a      	str	r2, [r3, #0]
 8001cb2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cb4:	4b20      	ldr	r3, [pc, #128]	; (8001d38 <MX_TIM2_Init+0xa0>)
 8001cb6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001cba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001cbc:	4b1e      	ldr	r3, [pc, #120]	; (8001d38 <MX_TIM2_Init+0xa0>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cc2:	4b1d      	ldr	r3, [pc, #116]	; (8001d38 <MX_TIM2_Init+0xa0>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 39;
 8001cc8:	4b1b      	ldr	r3, [pc, #108]	; (8001d38 <MX_TIM2_Init+0xa0>)
 8001cca:	2227      	movs	r2, #39	; 0x27
 8001ccc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cce:	4b1a      	ldr	r3, [pc, #104]	; (8001d38 <MX_TIM2_Init+0xa0>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cd4:	4b18      	ldr	r3, [pc, #96]	; (8001d38 <MX_TIM2_Init+0xa0>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001cea:	2300      	movs	r3, #0
 8001cec:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001cfe:	f107 030c 	add.w	r3, r7, #12
 8001d02:	4619      	mov	r1, r3
 8001d04:	480c      	ldr	r0, [pc, #48]	; (8001d38 <MX_TIM2_Init+0xa0>)
 8001d06:	f002 ff2d 	bl	8004b64 <HAL_TIM_Encoder_Init>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8001d10:	f7ff fa6c 	bl	80011ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d14:	2300      	movs	r3, #0
 8001d16:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d1c:	1d3b      	adds	r3, r7, #4
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4805      	ldr	r0, [pc, #20]	; (8001d38 <MX_TIM2_Init+0xa0>)
 8001d22:	f003 f8f9 	bl	8004f18 <HAL_TIMEx_MasterConfigSynchronization>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001d2c:	f7ff fa5e 	bl	80011ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d30:	bf00      	nop
 8001d32:	3730      	adds	r7, #48	; 0x30
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	2000a32c 	.word	0x2000a32c

08001d3c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08a      	sub	sp, #40	; 0x28
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	605a      	str	r2, [r3, #4]
 8001d4e:	609a      	str	r2, [r3, #8]
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d5c:	d14a      	bne.n	8001df4 <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	4b26      	ldr	r3, [pc, #152]	; (8001dfc <HAL_TIM_Encoder_MspInit+0xc0>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d66:	4a25      	ldr	r2, [pc, #148]	; (8001dfc <HAL_TIM_Encoder_MspInit+0xc0>)
 8001d68:	f043 0301 	orr.w	r3, r3, #1
 8001d6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d6e:	4b23      	ldr	r3, [pc, #140]	; (8001dfc <HAL_TIM_Encoder_MspInit+0xc0>)
 8001d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	4b1f      	ldr	r3, [pc, #124]	; (8001dfc <HAL_TIM_Encoder_MspInit+0xc0>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	4a1e      	ldr	r2, [pc, #120]	; (8001dfc <HAL_TIM_Encoder_MspInit+0xc0>)
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	6313      	str	r3, [r2, #48]	; 0x30
 8001d8a:	4b1c      	ldr	r3, [pc, #112]	; (8001dfc <HAL_TIM_Encoder_MspInit+0xc0>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	60bb      	str	r3, [r7, #8]
 8001d9a:	4b18      	ldr	r3, [pc, #96]	; (8001dfc <HAL_TIM_Encoder_MspInit+0xc0>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9e:	4a17      	ldr	r2, [pc, #92]	; (8001dfc <HAL_TIM_Encoder_MspInit+0xc0>)
 8001da0:	f043 0302 	orr.w	r3, r3, #2
 8001da4:	6313      	str	r3, [r2, #48]	; 0x30
 8001da6:	4b15      	ldr	r3, [pc, #84]	; (8001dfc <HAL_TIM_Encoder_MspInit+0xc0>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	60bb      	str	r3, [r7, #8]
 8001db0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001db2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001db6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db8:	2302      	movs	r3, #2
 8001dba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc8:	f107 0314 	add.w	r3, r7, #20
 8001dcc:	4619      	mov	r1, r3
 8001dce:	480c      	ldr	r0, [pc, #48]	; (8001e00 <HAL_TIM_Encoder_MspInit+0xc4>)
 8001dd0:	f001 f9c0 	bl	8003154 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001dd4:	2308      	movs	r3, #8
 8001dd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd8:	2302      	movs	r3, #2
 8001dda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de0:	2300      	movs	r3, #0
 8001de2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001de4:	2301      	movs	r3, #1
 8001de6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001de8:	f107 0314 	add.w	r3, r7, #20
 8001dec:	4619      	mov	r1, r3
 8001dee:	4805      	ldr	r0, [pc, #20]	; (8001e04 <HAL_TIM_Encoder_MspInit+0xc8>)
 8001df0:	f001 f9b0 	bl	8003154 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001df4:	bf00      	nop
 8001df6:	3728      	adds	r7, #40	; 0x28
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	40020000 	.word	0x40020000
 8001e04:	40020400 	.word	0x40020400

08001e08 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001e0c:	4b11      	ldr	r3, [pc, #68]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e0e:	4a12      	ldr	r2, [pc, #72]	; (8001e58 <MX_USART6_UART_Init+0x50>)
 8001e10:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001e12:	4b10      	ldr	r3, [pc, #64]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e18:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001e1a:	4b0e      	ldr	r3, [pc, #56]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001e20:	4b0c      	ldr	r3, [pc, #48]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001e26:	4b0b      	ldr	r3, [pc, #44]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001e2c:	4b09      	ldr	r3, [pc, #36]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e2e:	220c      	movs	r2, #12
 8001e30:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e32:	4b08      	ldr	r3, [pc, #32]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e38:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001e3e:	4805      	ldr	r0, [pc, #20]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e40:	f003 f8d8 	bl	8004ff4 <HAL_UART_Init>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001e4a:	f7ff f9cf 	bl	80011ec <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	2000a374 	.word	0x2000a374
 8001e58:	40011400 	.word	0x40011400

08001e5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b08a      	sub	sp, #40	; 0x28
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e64:	f107 0314 	add.w	r3, r7, #20
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
 8001e72:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a19      	ldr	r2, [pc, #100]	; (8001ee0 <HAL_UART_MspInit+0x84>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d12c      	bne.n	8001ed8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	613b      	str	r3, [r7, #16]
 8001e82:	4b18      	ldr	r3, [pc, #96]	; (8001ee4 <HAL_UART_MspInit+0x88>)
 8001e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e86:	4a17      	ldr	r2, [pc, #92]	; (8001ee4 <HAL_UART_MspInit+0x88>)
 8001e88:	f043 0320 	orr.w	r3, r3, #32
 8001e8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e8e:	4b15      	ldr	r3, [pc, #84]	; (8001ee4 <HAL_UART_MspInit+0x88>)
 8001e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e92:	f003 0320 	and.w	r3, r3, #32
 8001e96:	613b      	str	r3, [r7, #16]
 8001e98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	4b11      	ldr	r3, [pc, #68]	; (8001ee4 <HAL_UART_MspInit+0x88>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	4a10      	ldr	r2, [pc, #64]	; (8001ee4 <HAL_UART_MspInit+0x88>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eaa:	4b0e      	ldr	r3, [pc, #56]	; (8001ee4 <HAL_UART_MspInit+0x88>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001eb6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001ec8:	2308      	movs	r3, #8
 8001eca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ecc:	f107 0314 	add.w	r3, r7, #20
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4805      	ldr	r0, [pc, #20]	; (8001ee8 <HAL_UART_MspInit+0x8c>)
 8001ed4:	f001 f93e 	bl	8003154 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001ed8:	bf00      	nop
 8001eda:	3728      	adds	r7, #40	; 0x28
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40011400 	.word	0x40011400
 8001ee4:	40023800 	.word	0x40023800
 8001ee8:	40020000 	.word	0x40020000

08001eec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001eec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f24 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001ef0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001ef2:	e003      	b.n	8001efc <LoopCopyDataInit>

08001ef4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001ef4:	4b0c      	ldr	r3, [pc, #48]	; (8001f28 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001ef6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001ef8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001efa:	3104      	adds	r1, #4

08001efc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001efc:	480b      	ldr	r0, [pc, #44]	; (8001f2c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001efe:	4b0c      	ldr	r3, [pc, #48]	; (8001f30 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001f00:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001f02:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001f04:	d3f6      	bcc.n	8001ef4 <CopyDataInit>
  ldr  r2, =_sbss
 8001f06:	4a0b      	ldr	r2, [pc, #44]	; (8001f34 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001f08:	e002      	b.n	8001f10 <LoopFillZerobss>

08001f0a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001f0a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001f0c:	f842 3b04 	str.w	r3, [r2], #4

08001f10 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001f10:	4b09      	ldr	r3, [pc, #36]	; (8001f38 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001f12:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001f14:	d3f9      	bcc.n	8001f0a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f16:	f7ff fea9 	bl	8001c6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f1a:	f004 fdad 	bl	8006a78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f1e:	f7fe feff 	bl	8000d20 <main>
  bx  lr    
 8001f22:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f24:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8001f28:	08011344 	.word	0x08011344
  ldr  r0, =_sdata
 8001f2c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001f30:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 8001f34:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 8001f38:	2000a3cc 	.word	0x2000a3cc

08001f3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f3c:	e7fe      	b.n	8001f3c <ADC_IRQHandler>
	...

08001f40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f44:	4b0e      	ldr	r3, [pc, #56]	; (8001f80 <HAL_Init+0x40>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a0d      	ldr	r2, [pc, #52]	; (8001f80 <HAL_Init+0x40>)
 8001f4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f50:	4b0b      	ldr	r3, [pc, #44]	; (8001f80 <HAL_Init+0x40>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a0a      	ldr	r2, [pc, #40]	; (8001f80 <HAL_Init+0x40>)
 8001f56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f5c:	4b08      	ldr	r3, [pc, #32]	; (8001f80 <HAL_Init+0x40>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a07      	ldr	r2, [pc, #28]	; (8001f80 <HAL_Init+0x40>)
 8001f62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f68:	2003      	movs	r0, #3
 8001f6a:	f000 fd41 	bl	80029f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f6e:	2000      	movs	r0, #0
 8001f70:	f000 f808 	bl	8001f84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f74:	f7ff fd48 	bl	8001a08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	40023c00 	.word	0x40023c00

08001f84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f8c:	4b12      	ldr	r3, [pc, #72]	; (8001fd8 <HAL_InitTick+0x54>)
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	4b12      	ldr	r3, [pc, #72]	; (8001fdc <HAL_InitTick+0x58>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	4619      	mov	r1, r3
 8001f96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f000 fd59 	bl	8002a5a <HAL_SYSTICK_Config>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e00e      	b.n	8001fd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2b0f      	cmp	r3, #15
 8001fb6:	d80a      	bhi.n	8001fce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fb8:	2200      	movs	r2, #0
 8001fba:	6879      	ldr	r1, [r7, #4]
 8001fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc0:	f000 fd21 	bl	8002a06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fc4:	4a06      	ldr	r2, [pc, #24]	; (8001fe0 <HAL_InitTick+0x5c>)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	e000      	b.n	8001fd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3708      	adds	r7, #8
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	20000004 	.word	0x20000004
 8001fdc:	2000000c 	.word	0x2000000c
 8001fe0:	20000008 	.word	0x20000008

08001fe4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fe8:	4b06      	ldr	r3, [pc, #24]	; (8002004 <HAL_IncTick+0x20>)
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	461a      	mov	r2, r3
 8001fee:	4b06      	ldr	r3, [pc, #24]	; (8002008 <HAL_IncTick+0x24>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	4a04      	ldr	r2, [pc, #16]	; (8002008 <HAL_IncTick+0x24>)
 8001ff6:	6013      	str	r3, [r2, #0]
}
 8001ff8:	bf00      	nop
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	2000000c 	.word	0x2000000c
 8002008:	2000a3b8 	.word	0x2000a3b8

0800200c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  return uwTick;
 8002010:	4b03      	ldr	r3, [pc, #12]	; (8002020 <HAL_GetTick+0x14>)
 8002012:	681b      	ldr	r3, [r3, #0]
}
 8002014:	4618      	mov	r0, r3
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	2000a3b8 	.word	0x2000a3b8

08002024 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800202c:	f7ff ffee 	bl	800200c <HAL_GetTick>
 8002030:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800203c:	d005      	beq.n	800204a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800203e:	4b0a      	ldr	r3, [pc, #40]	; (8002068 <HAL_Delay+0x44>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	461a      	mov	r2, r3
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	4413      	add	r3, r2
 8002048:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800204a:	bf00      	nop
 800204c:	f7ff ffde 	bl	800200c <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	68fa      	ldr	r2, [r7, #12]
 8002058:	429a      	cmp	r2, r3
 800205a:	d8f7      	bhi.n	800204c <HAL_Delay+0x28>
  {
  }
}
 800205c:	bf00      	nop
 800205e:	bf00      	nop
 8002060:	3710      	adds	r7, #16
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	2000000c 	.word	0x2000000c

0800206c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002074:	2300      	movs	r3, #0
 8002076:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d101      	bne.n	8002082 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e033      	b.n	80020ea <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002086:	2b00      	cmp	r3, #0
 8002088:	d109      	bne.n	800209e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f7fe fb28 	bl	80006e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2200      	movs	r2, #0
 800209a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a2:	f003 0310 	and.w	r3, r3, #16
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d118      	bne.n	80020dc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ae:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80020b2:	f023 0302 	bic.w	r3, r3, #2
 80020b6:	f043 0202 	orr.w	r2, r3, #2
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f000 fa48 	bl	8002554 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ce:	f023 0303 	bic.w	r3, r3, #3
 80020d2:	f043 0201 	orr.w	r2, r3, #1
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	641a      	str	r2, [r3, #64]	; 0x40
 80020da:	e001      	b.n	80020e0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80020e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3710      	adds	r7, #16
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
	...

080020f4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b086      	sub	sp, #24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002100:	2300      	movs	r3, #0
 8002102:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800210a:	2b01      	cmp	r3, #1
 800210c:	d101      	bne.n	8002112 <HAL_ADC_Start_DMA+0x1e>
 800210e:	2302      	movs	r3, #2
 8002110:	e0ce      	b.n	80022b0 <HAL_ADC_Start_DMA+0x1bc>
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2201      	movs	r2, #1
 8002116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f003 0301 	and.w	r3, r3, #1
 8002124:	2b01      	cmp	r3, #1
 8002126:	d018      	beq.n	800215a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	689a      	ldr	r2, [r3, #8]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f042 0201 	orr.w	r2, r2, #1
 8002136:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002138:	4b5f      	ldr	r3, [pc, #380]	; (80022b8 <HAL_ADC_Start_DMA+0x1c4>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a5f      	ldr	r2, [pc, #380]	; (80022bc <HAL_ADC_Start_DMA+0x1c8>)
 800213e:	fba2 2303 	umull	r2, r3, r2, r3
 8002142:	0c9a      	lsrs	r2, r3, #18
 8002144:	4613      	mov	r3, r2
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	4413      	add	r3, r2
 800214a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800214c:	e002      	b.n	8002154 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	3b01      	subs	r3, #1
 8002152:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d1f9      	bne.n	800214e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002164:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002168:	d107      	bne.n	800217a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	689a      	ldr	r2, [r3, #8]
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002178:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f003 0301 	and.w	r3, r3, #1
 8002184:	2b01      	cmp	r3, #1
 8002186:	f040 8086 	bne.w	8002296 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002192:	f023 0301 	bic.w	r3, r3, #1
 8002196:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d007      	beq.n	80021bc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80021b4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021c8:	d106      	bne.n	80021d8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ce:	f023 0206 	bic.w	r2, r3, #6
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	645a      	str	r2, [r3, #68]	; 0x44
 80021d6:	e002      	b.n	80021de <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2200      	movs	r2, #0
 80021dc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2200      	movs	r2, #0
 80021e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021e6:	4b36      	ldr	r3, [pc, #216]	; (80022c0 <HAL_ADC_Start_DMA+0x1cc>)
 80021e8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021ee:	4a35      	ldr	r2, [pc, #212]	; (80022c4 <HAL_ADC_Start_DMA+0x1d0>)
 80021f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021f6:	4a34      	ldr	r2, [pc, #208]	; (80022c8 <HAL_ADC_Start_DMA+0x1d4>)
 80021f8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021fe:	4a33      	ldr	r2, [pc, #204]	; (80022cc <HAL_ADC_Start_DMA+0x1d8>)
 8002200:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800220a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	685a      	ldr	r2, [r3, #4]
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800221a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	689a      	ldr	r2, [r3, #8]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800222a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	334c      	adds	r3, #76	; 0x4c
 8002236:	4619      	mov	r1, r3
 8002238:	68ba      	ldr	r2, [r7, #8]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f000 fcc8 	bl	8002bd0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f003 031f 	and.w	r3, r3, #31
 8002248:	2b00      	cmp	r3, #0
 800224a:	d10f      	bne.n	800226c <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d129      	bne.n	80022ae <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	689a      	ldr	r2, [r3, #8]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002268:	609a      	str	r2, [r3, #8]
 800226a:	e020      	b.n	80022ae <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a17      	ldr	r2, [pc, #92]	; (80022d0 <HAL_ADC_Start_DMA+0x1dc>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d11b      	bne.n	80022ae <HAL_ADC_Start_DMA+0x1ba>
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d114      	bne.n	80022ae <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	689a      	ldr	r2, [r3, #8]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002292:	609a      	str	r2, [r3, #8]
 8002294:	e00b      	b.n	80022ae <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229a:	f043 0210 	orr.w	r2, r3, #16
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a6:	f043 0201 	orr.w	r2, r3, #1
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80022ae:	2300      	movs	r3, #0
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3718      	adds	r7, #24
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	20000004 	.word	0x20000004
 80022bc:	431bde83 	.word	0x431bde83
 80022c0:	40012300 	.word	0x40012300
 80022c4:	0800274d 	.word	0x0800274d
 80022c8:	08002807 	.word	0x08002807
 80022cc:	08002823 	.word	0x08002823
 80022d0:	40012000 	.word	0x40012000

080022d4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80022dc:	bf00      	nop
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002304:	bf00      	nop
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr

08002310 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002310:	b480      	push	{r7}
 8002312:	b085      	sub	sp, #20
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800231a:	2300      	movs	r3, #0
 800231c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002324:	2b01      	cmp	r3, #1
 8002326:	d101      	bne.n	800232c <HAL_ADC_ConfigChannel+0x1c>
 8002328:	2302      	movs	r3, #2
 800232a:	e105      	b.n	8002538 <HAL_ADC_ConfigChannel+0x228>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2b09      	cmp	r3, #9
 800233a:	d925      	bls.n	8002388 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	68d9      	ldr	r1, [r3, #12]
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	b29b      	uxth	r3, r3
 8002348:	461a      	mov	r2, r3
 800234a:	4613      	mov	r3, r2
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	4413      	add	r3, r2
 8002350:	3b1e      	subs	r3, #30
 8002352:	2207      	movs	r2, #7
 8002354:	fa02 f303 	lsl.w	r3, r2, r3
 8002358:	43da      	mvns	r2, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	400a      	ands	r2, r1
 8002360:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	68d9      	ldr	r1, [r3, #12]
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	689a      	ldr	r2, [r3, #8]
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	b29b      	uxth	r3, r3
 8002372:	4618      	mov	r0, r3
 8002374:	4603      	mov	r3, r0
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	4403      	add	r3, r0
 800237a:	3b1e      	subs	r3, #30
 800237c:	409a      	lsls	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	430a      	orrs	r2, r1
 8002384:	60da      	str	r2, [r3, #12]
 8002386:	e022      	b.n	80023ce <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	6919      	ldr	r1, [r3, #16]
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	b29b      	uxth	r3, r3
 8002394:	461a      	mov	r2, r3
 8002396:	4613      	mov	r3, r2
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	4413      	add	r3, r2
 800239c:	2207      	movs	r2, #7
 800239e:	fa02 f303 	lsl.w	r3, r2, r3
 80023a2:	43da      	mvns	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	400a      	ands	r2, r1
 80023aa:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	6919      	ldr	r1, [r3, #16]
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	689a      	ldr	r2, [r3, #8]
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	4618      	mov	r0, r3
 80023be:	4603      	mov	r3, r0
 80023c0:	005b      	lsls	r3, r3, #1
 80023c2:	4403      	add	r3, r0
 80023c4:	409a      	lsls	r2, r3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	430a      	orrs	r2, r1
 80023cc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	2b06      	cmp	r3, #6
 80023d4:	d824      	bhi.n	8002420 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685a      	ldr	r2, [r3, #4]
 80023e0:	4613      	mov	r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	4413      	add	r3, r2
 80023e6:	3b05      	subs	r3, #5
 80023e8:	221f      	movs	r2, #31
 80023ea:	fa02 f303 	lsl.w	r3, r2, r3
 80023ee:	43da      	mvns	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	400a      	ands	r2, r1
 80023f6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	b29b      	uxth	r3, r3
 8002404:	4618      	mov	r0, r3
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685a      	ldr	r2, [r3, #4]
 800240a:	4613      	mov	r3, r2
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	4413      	add	r3, r2
 8002410:	3b05      	subs	r3, #5
 8002412:	fa00 f203 	lsl.w	r2, r0, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	430a      	orrs	r2, r1
 800241c:	635a      	str	r2, [r3, #52]	; 0x34
 800241e:	e04c      	b.n	80024ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	2b0c      	cmp	r3, #12
 8002426:	d824      	bhi.n	8002472 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685a      	ldr	r2, [r3, #4]
 8002432:	4613      	mov	r3, r2
 8002434:	009b      	lsls	r3, r3, #2
 8002436:	4413      	add	r3, r2
 8002438:	3b23      	subs	r3, #35	; 0x23
 800243a:	221f      	movs	r2, #31
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	43da      	mvns	r2, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	400a      	ands	r2, r1
 8002448:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	b29b      	uxth	r3, r3
 8002456:	4618      	mov	r0, r3
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	685a      	ldr	r2, [r3, #4]
 800245c:	4613      	mov	r3, r2
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	4413      	add	r3, r2
 8002462:	3b23      	subs	r3, #35	; 0x23
 8002464:	fa00 f203 	lsl.w	r2, r0, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	430a      	orrs	r2, r1
 800246e:	631a      	str	r2, [r3, #48]	; 0x30
 8002470:	e023      	b.n	80024ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685a      	ldr	r2, [r3, #4]
 800247c:	4613      	mov	r3, r2
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	4413      	add	r3, r2
 8002482:	3b41      	subs	r3, #65	; 0x41
 8002484:	221f      	movs	r2, #31
 8002486:	fa02 f303 	lsl.w	r3, r2, r3
 800248a:	43da      	mvns	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	400a      	ands	r2, r1
 8002492:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	b29b      	uxth	r3, r3
 80024a0:	4618      	mov	r0, r3
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685a      	ldr	r2, [r3, #4]
 80024a6:	4613      	mov	r3, r2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	4413      	add	r3, r2
 80024ac:	3b41      	subs	r3, #65	; 0x41
 80024ae:	fa00 f203 	lsl.w	r2, r0, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	430a      	orrs	r2, r1
 80024b8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024ba:	4b22      	ldr	r3, [pc, #136]	; (8002544 <HAL_ADC_ConfigChannel+0x234>)
 80024bc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a21      	ldr	r2, [pc, #132]	; (8002548 <HAL_ADC_ConfigChannel+0x238>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d109      	bne.n	80024dc <HAL_ADC_ConfigChannel+0x1cc>
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2b12      	cmp	r3, #18
 80024ce:	d105      	bne.n	80024dc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a19      	ldr	r2, [pc, #100]	; (8002548 <HAL_ADC_ConfigChannel+0x238>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d123      	bne.n	800252e <HAL_ADC_ConfigChannel+0x21e>
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2b10      	cmp	r3, #16
 80024ec:	d003      	beq.n	80024f6 <HAL_ADC_ConfigChannel+0x1e6>
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2b11      	cmp	r3, #17
 80024f4:	d11b      	bne.n	800252e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	2b10      	cmp	r3, #16
 8002508:	d111      	bne.n	800252e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800250a:	4b10      	ldr	r3, [pc, #64]	; (800254c <HAL_ADC_ConfigChannel+0x23c>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a10      	ldr	r2, [pc, #64]	; (8002550 <HAL_ADC_ConfigChannel+0x240>)
 8002510:	fba2 2303 	umull	r2, r3, r2, r3
 8002514:	0c9a      	lsrs	r2, r3, #18
 8002516:	4613      	mov	r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	4413      	add	r3, r2
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002520:	e002      	b.n	8002528 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	3b01      	subs	r3, #1
 8002526:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d1f9      	bne.n	8002522 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002536:	2300      	movs	r3, #0
}
 8002538:	4618      	mov	r0, r3
 800253a:	3714      	adds	r7, #20
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	40012300 	.word	0x40012300
 8002548:	40012000 	.word	0x40012000
 800254c:	20000004 	.word	0x20000004
 8002550:	431bde83 	.word	0x431bde83

08002554 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800255c:	4b79      	ldr	r3, [pc, #484]	; (8002744 <ADC_Init+0x1f0>)
 800255e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	685a      	ldr	r2, [r3, #4]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	431a      	orrs	r2, r3
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	685a      	ldr	r2, [r3, #4]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002588:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	6859      	ldr	r1, [r3, #4]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	691b      	ldr	r3, [r3, #16]
 8002594:	021a      	lsls	r2, r3, #8
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	430a      	orrs	r2, r1
 800259c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	685a      	ldr	r2, [r3, #4]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80025ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	6859      	ldr	r1, [r3, #4]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	689a      	ldr	r2, [r3, #8]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	430a      	orrs	r2, r1
 80025be:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	689a      	ldr	r2, [r3, #8]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6899      	ldr	r1, [r3, #8]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	68da      	ldr	r2, [r3, #12]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	430a      	orrs	r2, r1
 80025e0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e6:	4a58      	ldr	r2, [pc, #352]	; (8002748 <ADC_Init+0x1f4>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d022      	beq.n	8002632 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	689a      	ldr	r2, [r3, #8]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80025fa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	6899      	ldr	r1, [r3, #8]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	430a      	orrs	r2, r1
 800260c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	689a      	ldr	r2, [r3, #8]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800261c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	6899      	ldr	r1, [r3, #8]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	430a      	orrs	r2, r1
 800262e:	609a      	str	r2, [r3, #8]
 8002630:	e00f      	b.n	8002652 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	689a      	ldr	r2, [r3, #8]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002640:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	689a      	ldr	r2, [r3, #8]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002650:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	689a      	ldr	r2, [r3, #8]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f022 0202 	bic.w	r2, r2, #2
 8002660:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	6899      	ldr	r1, [r3, #8]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	7e1b      	ldrb	r3, [r3, #24]
 800266c:	005a      	lsls	r2, r3, #1
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	430a      	orrs	r2, r1
 8002674:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	f893 3020 	ldrb.w	r3, [r3, #32]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d01b      	beq.n	80026b8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	685a      	ldr	r2, [r3, #4]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800268e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	685a      	ldr	r2, [r3, #4]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800269e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	6859      	ldr	r1, [r3, #4]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026aa:	3b01      	subs	r3, #1
 80026ac:	035a      	lsls	r2, r3, #13
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	430a      	orrs	r2, r1
 80026b4:	605a      	str	r2, [r3, #4]
 80026b6:	e007      	b.n	80026c8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	685a      	ldr	r2, [r3, #4]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026c6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80026d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	3b01      	subs	r3, #1
 80026e4:	051a      	lsls	r2, r3, #20
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	430a      	orrs	r2, r1
 80026ec:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	689a      	ldr	r2, [r3, #8]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80026fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	6899      	ldr	r1, [r3, #8]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800270a:	025a      	lsls	r2, r3, #9
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	430a      	orrs	r2, r1
 8002712:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	689a      	ldr	r2, [r3, #8]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002722:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6899      	ldr	r1, [r3, #8]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	695b      	ldr	r3, [r3, #20]
 800272e:	029a      	lsls	r2, r3, #10
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	430a      	orrs	r2, r1
 8002736:	609a      	str	r2, [r3, #8]
}
 8002738:	bf00      	nop
 800273a:	3714      	adds	r7, #20
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr
 8002744:	40012300 	.word	0x40012300
 8002748:	0f000001 	.word	0x0f000001

0800274c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002758:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002762:	2b00      	cmp	r3, #0
 8002764:	d13c      	bne.n	80027e0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d12b      	bne.n	80027d8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002784:	2b00      	cmp	r3, #0
 8002786:	d127      	bne.n	80027d8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800278e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002792:	2b00      	cmp	r3, #0
 8002794:	d006      	beq.n	80027a4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d119      	bne.n	80027d8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	685a      	ldr	r2, [r3, #4]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f022 0220 	bic.w	r2, r2, #32
 80027b2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d105      	bne.n	80027d8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d0:	f043 0201 	orr.w	r2, r3, #1
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f7ff fd7b 	bl	80022d4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80027de:	e00e      	b.n	80027fe <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e4:	f003 0310 	and.w	r3, r3, #16
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d003      	beq.n	80027f4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80027ec:	68f8      	ldr	r0, [r7, #12]
 80027ee:	f7ff fd85 	bl	80022fc <HAL_ADC_ErrorCallback>
}
 80027f2:	e004      	b.n	80027fe <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	4798      	blx	r3
}
 80027fe:	bf00      	nop
 8002800:	3710      	adds	r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}

08002806 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002806:	b580      	push	{r7, lr}
 8002808:	b084      	sub	sp, #16
 800280a:	af00      	add	r7, sp, #0
 800280c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002812:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002814:	68f8      	ldr	r0, [r7, #12]
 8002816:	f7ff fd67 	bl	80022e8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800281a:	bf00      	nop
 800281c:	3710      	adds	r7, #16
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002822:	b580      	push	{r7, lr}
 8002824:	b084      	sub	sp, #16
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800282e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2240      	movs	r2, #64	; 0x40
 8002834:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800283a:	f043 0204 	orr.w	r2, r3, #4
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002842:	68f8      	ldr	r0, [r7, #12]
 8002844:	f7ff fd5a 	bl	80022fc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002848:	bf00      	nop
 800284a:	3710      	adds	r7, #16
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}

08002850 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f003 0307 	and.w	r3, r3, #7
 800285e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002860:	4b0c      	ldr	r3, [pc, #48]	; (8002894 <__NVIC_SetPriorityGrouping+0x44>)
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002866:	68ba      	ldr	r2, [r7, #8]
 8002868:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800286c:	4013      	ands	r3, r2
 800286e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002878:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800287c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002880:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002882:	4a04      	ldr	r2, [pc, #16]	; (8002894 <__NVIC_SetPriorityGrouping+0x44>)
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	60d3      	str	r3, [r2, #12]
}
 8002888:	bf00      	nop
 800288a:	3714      	adds	r7, #20
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	e000ed00 	.word	0xe000ed00

08002898 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800289c:	4b04      	ldr	r3, [pc, #16]	; (80028b0 <__NVIC_GetPriorityGrouping+0x18>)
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	0a1b      	lsrs	r3, r3, #8
 80028a2:	f003 0307 	and.w	r3, r3, #7
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr
 80028b0:	e000ed00 	.word	0xe000ed00

080028b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	4603      	mov	r3, r0
 80028bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	db0b      	blt.n	80028de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028c6:	79fb      	ldrb	r3, [r7, #7]
 80028c8:	f003 021f 	and.w	r2, r3, #31
 80028cc:	4907      	ldr	r1, [pc, #28]	; (80028ec <__NVIC_EnableIRQ+0x38>)
 80028ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d2:	095b      	lsrs	r3, r3, #5
 80028d4:	2001      	movs	r0, #1
 80028d6:	fa00 f202 	lsl.w	r2, r0, r2
 80028da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028de:	bf00      	nop
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	e000e100 	.word	0xe000e100

080028f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	6039      	str	r1, [r7, #0]
 80028fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002900:	2b00      	cmp	r3, #0
 8002902:	db0a      	blt.n	800291a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	b2da      	uxtb	r2, r3
 8002908:	490c      	ldr	r1, [pc, #48]	; (800293c <__NVIC_SetPriority+0x4c>)
 800290a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290e:	0112      	lsls	r2, r2, #4
 8002910:	b2d2      	uxtb	r2, r2
 8002912:	440b      	add	r3, r1
 8002914:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002918:	e00a      	b.n	8002930 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	b2da      	uxtb	r2, r3
 800291e:	4908      	ldr	r1, [pc, #32]	; (8002940 <__NVIC_SetPriority+0x50>)
 8002920:	79fb      	ldrb	r3, [r7, #7]
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	3b04      	subs	r3, #4
 8002928:	0112      	lsls	r2, r2, #4
 800292a:	b2d2      	uxtb	r2, r2
 800292c:	440b      	add	r3, r1
 800292e:	761a      	strb	r2, [r3, #24]
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr
 800293c:	e000e100 	.word	0xe000e100
 8002940:	e000ed00 	.word	0xe000ed00

08002944 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002944:	b480      	push	{r7}
 8002946:	b089      	sub	sp, #36	; 0x24
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f003 0307 	and.w	r3, r3, #7
 8002956:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002958:	69fb      	ldr	r3, [r7, #28]
 800295a:	f1c3 0307 	rsb	r3, r3, #7
 800295e:	2b04      	cmp	r3, #4
 8002960:	bf28      	it	cs
 8002962:	2304      	movcs	r3, #4
 8002964:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	3304      	adds	r3, #4
 800296a:	2b06      	cmp	r3, #6
 800296c:	d902      	bls.n	8002974 <NVIC_EncodePriority+0x30>
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	3b03      	subs	r3, #3
 8002972:	e000      	b.n	8002976 <NVIC_EncodePriority+0x32>
 8002974:	2300      	movs	r3, #0
 8002976:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002978:	f04f 32ff 	mov.w	r2, #4294967295
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43da      	mvns	r2, r3
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	401a      	ands	r2, r3
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800298c:	f04f 31ff 	mov.w	r1, #4294967295
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	fa01 f303 	lsl.w	r3, r1, r3
 8002996:	43d9      	mvns	r1, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800299c:	4313      	orrs	r3, r2
         );
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3724      	adds	r7, #36	; 0x24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
	...

080029ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	3b01      	subs	r3, #1
 80029b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029bc:	d301      	bcc.n	80029c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029be:	2301      	movs	r3, #1
 80029c0:	e00f      	b.n	80029e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029c2:	4a0a      	ldr	r2, [pc, #40]	; (80029ec <SysTick_Config+0x40>)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	3b01      	subs	r3, #1
 80029c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029ca:	210f      	movs	r1, #15
 80029cc:	f04f 30ff 	mov.w	r0, #4294967295
 80029d0:	f7ff ff8e 	bl	80028f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029d4:	4b05      	ldr	r3, [pc, #20]	; (80029ec <SysTick_Config+0x40>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029da:	4b04      	ldr	r3, [pc, #16]	; (80029ec <SysTick_Config+0x40>)
 80029dc:	2207      	movs	r2, #7
 80029de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	e000e010 	.word	0xe000e010

080029f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f7ff ff29 	bl	8002850 <__NVIC_SetPriorityGrouping>
}
 80029fe:	bf00      	nop
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}

08002a06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b086      	sub	sp, #24
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	60b9      	str	r1, [r7, #8]
 8002a10:	607a      	str	r2, [r7, #4]
 8002a12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a14:	2300      	movs	r3, #0
 8002a16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a18:	f7ff ff3e 	bl	8002898 <__NVIC_GetPriorityGrouping>
 8002a1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	68b9      	ldr	r1, [r7, #8]
 8002a22:	6978      	ldr	r0, [r7, #20]
 8002a24:	f7ff ff8e 	bl	8002944 <NVIC_EncodePriority>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a2e:	4611      	mov	r1, r2
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff ff5d 	bl	80028f0 <__NVIC_SetPriority>
}
 8002a36:	bf00      	nop
 8002a38:	3718      	adds	r7, #24
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b082      	sub	sp, #8
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	4603      	mov	r3, r0
 8002a46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7ff ff31 	bl	80028b4 <__NVIC_EnableIRQ>
}
 8002a52:	bf00      	nop
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}

08002a5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b082      	sub	sp, #8
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f7ff ffa2 	bl	80029ac <SysTick_Config>
 8002a68:	4603      	mov	r3, r0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3708      	adds	r7, #8
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
	...

08002a74 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b086      	sub	sp, #24
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a80:	f7ff fac4 	bl	800200c <HAL_GetTick>
 8002a84:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d101      	bne.n	8002a90 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e099      	b.n	8002bc4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2202      	movs	r2, #2
 8002a94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f022 0201 	bic.w	r2, r2, #1
 8002aae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ab0:	e00f      	b.n	8002ad2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ab2:	f7ff faab 	bl	800200c <HAL_GetTick>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	2b05      	cmp	r3, #5
 8002abe:	d908      	bls.n	8002ad2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2220      	movs	r2, #32
 8002ac4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2203      	movs	r2, #3
 8002aca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e078      	b.n	8002bc4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0301 	and.w	r3, r3, #1
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d1e8      	bne.n	8002ab2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ae8:	697a      	ldr	r2, [r7, #20]
 8002aea:	4b38      	ldr	r3, [pc, #224]	; (8002bcc <HAL_DMA_Init+0x158>)
 8002aec:	4013      	ands	r3, r2
 8002aee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	685a      	ldr	r2, [r3, #4]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002afe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	691b      	ldr	r3, [r3, #16]
 8002b04:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	699b      	ldr	r3, [r3, #24]
 8002b10:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6a1b      	ldr	r3, [r3, #32]
 8002b1c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b1e:	697a      	ldr	r2, [r7, #20]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b28:	2b04      	cmp	r3, #4
 8002b2a:	d107      	bne.n	8002b3c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b34:	4313      	orrs	r3, r2
 8002b36:	697a      	ldr	r2, [r7, #20]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	697a      	ldr	r2, [r7, #20]
 8002b42:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	f023 0307 	bic.w	r3, r3, #7
 8002b52:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b58:	697a      	ldr	r2, [r7, #20]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b62:	2b04      	cmp	r3, #4
 8002b64:	d117      	bne.n	8002b96 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b6a:	697a      	ldr	r2, [r7, #20]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d00e      	beq.n	8002b96 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f000 fa6f 	bl	800305c <DMA_CheckFifoParam>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d008      	beq.n	8002b96 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2240      	movs	r2, #64	; 0x40
 8002b88:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002b92:	2301      	movs	r3, #1
 8002b94:	e016      	b.n	8002bc4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	697a      	ldr	r2, [r7, #20]
 8002b9c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f000 fa26 	bl	8002ff0 <DMA_CalcBaseAndBitshift>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bac:	223f      	movs	r2, #63	; 0x3f
 8002bae:	409a      	lsls	r2, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002bc2:	2300      	movs	r3, #0
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3718      	adds	r7, #24
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	f010803f 	.word	0xf010803f

08002bd0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b086      	sub	sp, #24
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	607a      	str	r2, [r7, #4]
 8002bdc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bde:	2300      	movs	r3, #0
 8002be0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002be6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d101      	bne.n	8002bf6 <HAL_DMA_Start_IT+0x26>
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	e040      	b.n	8002c78 <HAL_DMA_Start_IT+0xa8>
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d12f      	bne.n	8002c6a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2202      	movs	r2, #2
 8002c0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2200      	movs	r2, #0
 8002c16:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	68b9      	ldr	r1, [r7, #8]
 8002c1e:	68f8      	ldr	r0, [r7, #12]
 8002c20:	f000 f9b8 	bl	8002f94 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c28:	223f      	movs	r2, #63	; 0x3f
 8002c2a:	409a      	lsls	r2, r3
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f042 0216 	orr.w	r2, r2, #22
 8002c3e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d007      	beq.n	8002c58 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f042 0208 	orr.w	r2, r2, #8
 8002c56:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f042 0201 	orr.w	r2, r2, #1
 8002c66:	601a      	str	r2, [r3, #0]
 8002c68:	e005      	b.n	8002c76 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c72:	2302      	movs	r3, #2
 8002c74:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c76:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3718      	adds	r7, #24
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b086      	sub	sp, #24
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c8c:	4b92      	ldr	r3, [pc, #584]	; (8002ed8 <HAL_DMA_IRQHandler+0x258>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a92      	ldr	r2, [pc, #584]	; (8002edc <HAL_DMA_IRQHandler+0x25c>)
 8002c92:	fba2 2303 	umull	r2, r3, r2, r3
 8002c96:	0a9b      	lsrs	r3, r3, #10
 8002c98:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c9e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002caa:	2208      	movs	r2, #8
 8002cac:	409a      	lsls	r2, r3
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d01a      	beq.n	8002cec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0304 	and.w	r3, r3, #4
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d013      	beq.n	8002cec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f022 0204 	bic.w	r2, r2, #4
 8002cd2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd8:	2208      	movs	r2, #8
 8002cda:	409a      	lsls	r2, r3
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce4:	f043 0201 	orr.w	r2, r3, #1
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	409a      	lsls	r2, r3
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d012      	beq.n	8002d22 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	695b      	ldr	r3, [r3, #20]
 8002d02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d00b      	beq.n	8002d22 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d0e:	2201      	movs	r2, #1
 8002d10:	409a      	lsls	r2, r3
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d1a:	f043 0202 	orr.w	r2, r3, #2
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d26:	2204      	movs	r2, #4
 8002d28:	409a      	lsls	r2, r3
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d012      	beq.n	8002d58 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00b      	beq.n	8002d58 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d44:	2204      	movs	r2, #4
 8002d46:	409a      	lsls	r2, r3
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d50:	f043 0204 	orr.w	r2, r3, #4
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d5c:	2210      	movs	r2, #16
 8002d5e:	409a      	lsls	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	4013      	ands	r3, r2
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d043      	beq.n	8002df0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0308 	and.w	r3, r3, #8
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d03c      	beq.n	8002df0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d7a:	2210      	movs	r2, #16
 8002d7c:	409a      	lsls	r2, r3
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d018      	beq.n	8002dc2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d108      	bne.n	8002db0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d024      	beq.n	8002df0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	4798      	blx	r3
 8002dae:	e01f      	b.n	8002df0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d01b      	beq.n	8002df0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	4798      	blx	r3
 8002dc0:	e016      	b.n	8002df0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d107      	bne.n	8002de0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f022 0208 	bic.w	r2, r2, #8
 8002dde:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d003      	beq.n	8002df0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002df4:	2220      	movs	r2, #32
 8002df6:	409a      	lsls	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	f000 808e 	beq.w	8002f1e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0310 	and.w	r3, r3, #16
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	f000 8086 	beq.w	8002f1e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e16:	2220      	movs	r2, #32
 8002e18:	409a      	lsls	r2, r3
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b05      	cmp	r3, #5
 8002e28:	d136      	bne.n	8002e98 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f022 0216 	bic.w	r2, r2, #22
 8002e38:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	695a      	ldr	r2, [r3, #20]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e48:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d103      	bne.n	8002e5a <HAL_DMA_IRQHandler+0x1da>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d007      	beq.n	8002e6a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f022 0208 	bic.w	r2, r2, #8
 8002e68:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e6e:	223f      	movs	r2, #63	; 0x3f
 8002e70:	409a      	lsls	r2, r3
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d07d      	beq.n	8002f8a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	4798      	blx	r3
        }
        return;
 8002e96:	e078      	b.n	8002f8a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d01c      	beq.n	8002ee0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d108      	bne.n	8002ec6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d030      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ec0:	6878      	ldr	r0, [r7, #4]
 8002ec2:	4798      	blx	r3
 8002ec4:	e02b      	b.n	8002f1e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d027      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	4798      	blx	r3
 8002ed6:	e022      	b.n	8002f1e <HAL_DMA_IRQHandler+0x29e>
 8002ed8:	20000004 	.word	0x20000004
 8002edc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d10f      	bne.n	8002f0e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f022 0210 	bic.w	r2, r2, #16
 8002efc:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2201      	movs	r2, #1
 8002f02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d003      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d032      	beq.n	8002f8c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d022      	beq.n	8002f78 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2205      	movs	r2, #5
 8002f36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f022 0201 	bic.w	r2, r2, #1
 8002f48:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	60bb      	str	r3, [r7, #8]
 8002f50:	697a      	ldr	r2, [r7, #20]
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d307      	bcc.n	8002f66 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0301 	and.w	r3, r3, #1
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d1f2      	bne.n	8002f4a <HAL_DMA_IRQHandler+0x2ca>
 8002f64:	e000      	b.n	8002f68 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002f66:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d005      	beq.n	8002f8c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	4798      	blx	r3
 8002f88:	e000      	b.n	8002f8c <HAL_DMA_IRQHandler+0x30c>
        return;
 8002f8a:	bf00      	nop
    }
  }
}
 8002f8c:	3718      	adds	r7, #24
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop

08002f94 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b085      	sub	sp, #20
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	60b9      	str	r1, [r7, #8]
 8002f9e:	607a      	str	r2, [r7, #4]
 8002fa0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002fb0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	683a      	ldr	r2, [r7, #0]
 8002fb8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	2b40      	cmp	r3, #64	; 0x40
 8002fc0:	d108      	bne.n	8002fd4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	68ba      	ldr	r2, [r7, #8]
 8002fd0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002fd2:	e007      	b.n	8002fe4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	68ba      	ldr	r2, [r7, #8]
 8002fda:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	687a      	ldr	r2, [r7, #4]
 8002fe2:	60da      	str	r2, [r3, #12]
}
 8002fe4:	bf00      	nop
 8002fe6:	3714      	adds	r7, #20
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr

08002ff0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b085      	sub	sp, #20
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	3b10      	subs	r3, #16
 8003000:	4a14      	ldr	r2, [pc, #80]	; (8003054 <DMA_CalcBaseAndBitshift+0x64>)
 8003002:	fba2 2303 	umull	r2, r3, r2, r3
 8003006:	091b      	lsrs	r3, r3, #4
 8003008:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800300a:	4a13      	ldr	r2, [pc, #76]	; (8003058 <DMA_CalcBaseAndBitshift+0x68>)
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	4413      	add	r3, r2
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	461a      	mov	r2, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2b03      	cmp	r3, #3
 800301c:	d909      	bls.n	8003032 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003026:	f023 0303 	bic.w	r3, r3, #3
 800302a:	1d1a      	adds	r2, r3, #4
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	659a      	str	r2, [r3, #88]	; 0x58
 8003030:	e007      	b.n	8003042 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800303a:	f023 0303 	bic.w	r3, r3, #3
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003046:	4618      	mov	r0, r3
 8003048:	3714      	adds	r7, #20
 800304a:	46bd      	mov	sp, r7
 800304c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop
 8003054:	aaaaaaab 	.word	0xaaaaaaab
 8003058:	08011258 	.word	0x08011258

0800305c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800305c:	b480      	push	{r7}
 800305e:	b085      	sub	sp, #20
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003064:	2300      	movs	r3, #0
 8003066:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	699b      	ldr	r3, [r3, #24]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d11f      	bne.n	80030b6 <DMA_CheckFifoParam+0x5a>
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	2b03      	cmp	r3, #3
 800307a:	d856      	bhi.n	800312a <DMA_CheckFifoParam+0xce>
 800307c:	a201      	add	r2, pc, #4	; (adr r2, 8003084 <DMA_CheckFifoParam+0x28>)
 800307e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003082:	bf00      	nop
 8003084:	08003095 	.word	0x08003095
 8003088:	080030a7 	.word	0x080030a7
 800308c:	08003095 	.word	0x08003095
 8003090:	0800312b 	.word	0x0800312b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003098:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d046      	beq.n	800312e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030a4:	e043      	b.n	800312e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030aa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80030ae:	d140      	bne.n	8003132 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030b4:	e03d      	b.n	8003132 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	699b      	ldr	r3, [r3, #24]
 80030ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030be:	d121      	bne.n	8003104 <DMA_CheckFifoParam+0xa8>
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	2b03      	cmp	r3, #3
 80030c4:	d837      	bhi.n	8003136 <DMA_CheckFifoParam+0xda>
 80030c6:	a201      	add	r2, pc, #4	; (adr r2, 80030cc <DMA_CheckFifoParam+0x70>)
 80030c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030cc:	080030dd 	.word	0x080030dd
 80030d0:	080030e3 	.word	0x080030e3
 80030d4:	080030dd 	.word	0x080030dd
 80030d8:	080030f5 	.word	0x080030f5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	73fb      	strb	r3, [r7, #15]
      break;
 80030e0:	e030      	b.n	8003144 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d025      	beq.n	800313a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030f2:	e022      	b.n	800313a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80030fc:	d11f      	bne.n	800313e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003102:	e01c      	b.n	800313e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	2b02      	cmp	r3, #2
 8003108:	d903      	bls.n	8003112 <DMA_CheckFifoParam+0xb6>
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	2b03      	cmp	r3, #3
 800310e:	d003      	beq.n	8003118 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003110:	e018      	b.n	8003144 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	73fb      	strb	r3, [r7, #15]
      break;
 8003116:	e015      	b.n	8003144 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800311c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d00e      	beq.n	8003142 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	73fb      	strb	r3, [r7, #15]
      break;
 8003128:	e00b      	b.n	8003142 <DMA_CheckFifoParam+0xe6>
      break;
 800312a:	bf00      	nop
 800312c:	e00a      	b.n	8003144 <DMA_CheckFifoParam+0xe8>
      break;
 800312e:	bf00      	nop
 8003130:	e008      	b.n	8003144 <DMA_CheckFifoParam+0xe8>
      break;
 8003132:	bf00      	nop
 8003134:	e006      	b.n	8003144 <DMA_CheckFifoParam+0xe8>
      break;
 8003136:	bf00      	nop
 8003138:	e004      	b.n	8003144 <DMA_CheckFifoParam+0xe8>
      break;
 800313a:	bf00      	nop
 800313c:	e002      	b.n	8003144 <DMA_CheckFifoParam+0xe8>
      break;   
 800313e:	bf00      	nop
 8003140:	e000      	b.n	8003144 <DMA_CheckFifoParam+0xe8>
      break;
 8003142:	bf00      	nop
    }
  } 
  
  return status; 
 8003144:	7bfb      	ldrb	r3, [r7, #15]
}
 8003146:	4618      	mov	r0, r3
 8003148:	3714      	adds	r7, #20
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop

08003154 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003154:	b480      	push	{r7}
 8003156:	b089      	sub	sp, #36	; 0x24
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800315e:	2300      	movs	r3, #0
 8003160:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003162:	2300      	movs	r3, #0
 8003164:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003166:	2300      	movs	r3, #0
 8003168:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800316a:	2300      	movs	r3, #0
 800316c:	61fb      	str	r3, [r7, #28]
 800316e:	e159      	b.n	8003424 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003170:	2201      	movs	r2, #1
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	fa02 f303 	lsl.w	r3, r2, r3
 8003178:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	697a      	ldr	r2, [r7, #20]
 8003180:	4013      	ands	r3, r2
 8003182:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003184:	693a      	ldr	r2, [r7, #16]
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	429a      	cmp	r2, r3
 800318a:	f040 8148 	bne.w	800341e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	f003 0303 	and.w	r3, r3, #3
 8003196:	2b01      	cmp	r3, #1
 8003198:	d005      	beq.n	80031a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d130      	bne.n	8003208 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	2203      	movs	r2, #3
 80031b2:	fa02 f303 	lsl.w	r3, r2, r3
 80031b6:	43db      	mvns	r3, r3
 80031b8:	69ba      	ldr	r2, [r7, #24]
 80031ba:	4013      	ands	r3, r2
 80031bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	68da      	ldr	r2, [r3, #12]
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ca:	69ba      	ldr	r2, [r7, #24]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031dc:	2201      	movs	r2, #1
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	43db      	mvns	r3, r3
 80031e6:	69ba      	ldr	r2, [r7, #24]
 80031e8:	4013      	ands	r3, r2
 80031ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	091b      	lsrs	r3, r3, #4
 80031f2:	f003 0201 	and.w	r2, r3, #1
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	fa02 f303 	lsl.w	r3, r2, r3
 80031fc:	69ba      	ldr	r2, [r7, #24]
 80031fe:	4313      	orrs	r3, r2
 8003200:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	69ba      	ldr	r2, [r7, #24]
 8003206:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f003 0303 	and.w	r3, r3, #3
 8003210:	2b03      	cmp	r3, #3
 8003212:	d017      	beq.n	8003244 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	005b      	lsls	r3, r3, #1
 800321e:	2203      	movs	r2, #3
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	43db      	mvns	r3, r3
 8003226:	69ba      	ldr	r2, [r7, #24]
 8003228:	4013      	ands	r3, r2
 800322a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	689a      	ldr	r2, [r3, #8]
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	005b      	lsls	r3, r3, #1
 8003234:	fa02 f303 	lsl.w	r3, r2, r3
 8003238:	69ba      	ldr	r2, [r7, #24]
 800323a:	4313      	orrs	r3, r2
 800323c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	69ba      	ldr	r2, [r7, #24]
 8003242:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f003 0303 	and.w	r3, r3, #3
 800324c:	2b02      	cmp	r3, #2
 800324e:	d123      	bne.n	8003298 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003250:	69fb      	ldr	r3, [r7, #28]
 8003252:	08da      	lsrs	r2, r3, #3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	3208      	adds	r2, #8
 8003258:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800325c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	f003 0307 	and.w	r3, r3, #7
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	220f      	movs	r2, #15
 8003268:	fa02 f303 	lsl.w	r3, r2, r3
 800326c:	43db      	mvns	r3, r3
 800326e:	69ba      	ldr	r2, [r7, #24]
 8003270:	4013      	ands	r3, r2
 8003272:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	691a      	ldr	r2, [r3, #16]
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	f003 0307 	and.w	r3, r3, #7
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	fa02 f303 	lsl.w	r3, r2, r3
 8003284:	69ba      	ldr	r2, [r7, #24]
 8003286:	4313      	orrs	r3, r2
 8003288:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	08da      	lsrs	r2, r3, #3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	3208      	adds	r2, #8
 8003292:	69b9      	ldr	r1, [r7, #24]
 8003294:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	005b      	lsls	r3, r3, #1
 80032a2:	2203      	movs	r2, #3
 80032a4:	fa02 f303 	lsl.w	r3, r2, r3
 80032a8:	43db      	mvns	r3, r3
 80032aa:	69ba      	ldr	r2, [r7, #24]
 80032ac:	4013      	ands	r3, r2
 80032ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f003 0203 	and.w	r2, r3, #3
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	005b      	lsls	r3, r3, #1
 80032bc:	fa02 f303 	lsl.w	r3, r2, r3
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	69ba      	ldr	r2, [r7, #24]
 80032ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	f000 80a2 	beq.w	800341e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032da:	2300      	movs	r3, #0
 80032dc:	60fb      	str	r3, [r7, #12]
 80032de:	4b57      	ldr	r3, [pc, #348]	; (800343c <HAL_GPIO_Init+0x2e8>)
 80032e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032e2:	4a56      	ldr	r2, [pc, #344]	; (800343c <HAL_GPIO_Init+0x2e8>)
 80032e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032e8:	6453      	str	r3, [r2, #68]	; 0x44
 80032ea:	4b54      	ldr	r3, [pc, #336]	; (800343c <HAL_GPIO_Init+0x2e8>)
 80032ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032f2:	60fb      	str	r3, [r7, #12]
 80032f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032f6:	4a52      	ldr	r2, [pc, #328]	; (8003440 <HAL_GPIO_Init+0x2ec>)
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	089b      	lsrs	r3, r3, #2
 80032fc:	3302      	adds	r3, #2
 80032fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003302:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	f003 0303 	and.w	r3, r3, #3
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	220f      	movs	r2, #15
 800330e:	fa02 f303 	lsl.w	r3, r2, r3
 8003312:	43db      	mvns	r3, r3
 8003314:	69ba      	ldr	r2, [r7, #24]
 8003316:	4013      	ands	r3, r2
 8003318:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a49      	ldr	r2, [pc, #292]	; (8003444 <HAL_GPIO_Init+0x2f0>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d019      	beq.n	8003356 <HAL_GPIO_Init+0x202>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a48      	ldr	r2, [pc, #288]	; (8003448 <HAL_GPIO_Init+0x2f4>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d013      	beq.n	8003352 <HAL_GPIO_Init+0x1fe>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a47      	ldr	r2, [pc, #284]	; (800344c <HAL_GPIO_Init+0x2f8>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d00d      	beq.n	800334e <HAL_GPIO_Init+0x1fa>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a46      	ldr	r2, [pc, #280]	; (8003450 <HAL_GPIO_Init+0x2fc>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d007      	beq.n	800334a <HAL_GPIO_Init+0x1f6>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a45      	ldr	r2, [pc, #276]	; (8003454 <HAL_GPIO_Init+0x300>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d101      	bne.n	8003346 <HAL_GPIO_Init+0x1f2>
 8003342:	2304      	movs	r3, #4
 8003344:	e008      	b.n	8003358 <HAL_GPIO_Init+0x204>
 8003346:	2307      	movs	r3, #7
 8003348:	e006      	b.n	8003358 <HAL_GPIO_Init+0x204>
 800334a:	2303      	movs	r3, #3
 800334c:	e004      	b.n	8003358 <HAL_GPIO_Init+0x204>
 800334e:	2302      	movs	r3, #2
 8003350:	e002      	b.n	8003358 <HAL_GPIO_Init+0x204>
 8003352:	2301      	movs	r3, #1
 8003354:	e000      	b.n	8003358 <HAL_GPIO_Init+0x204>
 8003356:	2300      	movs	r3, #0
 8003358:	69fa      	ldr	r2, [r7, #28]
 800335a:	f002 0203 	and.w	r2, r2, #3
 800335e:	0092      	lsls	r2, r2, #2
 8003360:	4093      	lsls	r3, r2
 8003362:	69ba      	ldr	r2, [r7, #24]
 8003364:	4313      	orrs	r3, r2
 8003366:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003368:	4935      	ldr	r1, [pc, #212]	; (8003440 <HAL_GPIO_Init+0x2ec>)
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	089b      	lsrs	r3, r3, #2
 800336e:	3302      	adds	r3, #2
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003376:	4b38      	ldr	r3, [pc, #224]	; (8003458 <HAL_GPIO_Init+0x304>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	43db      	mvns	r3, r3
 8003380:	69ba      	ldr	r2, [r7, #24]
 8003382:	4013      	ands	r3, r2
 8003384:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d003      	beq.n	800339a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003392:	69ba      	ldr	r2, [r7, #24]
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	4313      	orrs	r3, r2
 8003398:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800339a:	4a2f      	ldr	r2, [pc, #188]	; (8003458 <HAL_GPIO_Init+0x304>)
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80033a0:	4b2d      	ldr	r3, [pc, #180]	; (8003458 <HAL_GPIO_Init+0x304>)
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	43db      	mvns	r3, r3
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	4013      	ands	r3, r2
 80033ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d003      	beq.n	80033c4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80033bc:	69ba      	ldr	r2, [r7, #24]
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033c4:	4a24      	ldr	r2, [pc, #144]	; (8003458 <HAL_GPIO_Init+0x304>)
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033ca:	4b23      	ldr	r3, [pc, #140]	; (8003458 <HAL_GPIO_Init+0x304>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	43db      	mvns	r3, r3
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	4013      	ands	r3, r2
 80033d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d003      	beq.n	80033ee <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80033e6:	69ba      	ldr	r2, [r7, #24]
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033ee:	4a1a      	ldr	r2, [pc, #104]	; (8003458 <HAL_GPIO_Init+0x304>)
 80033f0:	69bb      	ldr	r3, [r7, #24]
 80033f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033f4:	4b18      	ldr	r3, [pc, #96]	; (8003458 <HAL_GPIO_Init+0x304>)
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	43db      	mvns	r3, r3
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	4013      	ands	r3, r2
 8003402:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d003      	beq.n	8003418 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	4313      	orrs	r3, r2
 8003416:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003418:	4a0f      	ldr	r2, [pc, #60]	; (8003458 <HAL_GPIO_Init+0x304>)
 800341a:	69bb      	ldr	r3, [r7, #24]
 800341c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	3301      	adds	r3, #1
 8003422:	61fb      	str	r3, [r7, #28]
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	2b0f      	cmp	r3, #15
 8003428:	f67f aea2 	bls.w	8003170 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800342c:	bf00      	nop
 800342e:	bf00      	nop
 8003430:	3724      	adds	r7, #36	; 0x24
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	40023800 	.word	0x40023800
 8003440:	40013800 	.word	0x40013800
 8003444:	40020000 	.word	0x40020000
 8003448:	40020400 	.word	0x40020400
 800344c:	40020800 	.word	0x40020800
 8003450:	40020c00 	.word	0x40020c00
 8003454:	40021000 	.word	0x40021000
 8003458:	40013c00 	.word	0x40013c00

0800345c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	460b      	mov	r3, r1
 8003466:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	691a      	ldr	r2, [r3, #16]
 800346c:	887b      	ldrh	r3, [r7, #2]
 800346e:	4013      	ands	r3, r2
 8003470:	2b00      	cmp	r3, #0
 8003472:	d002      	beq.n	800347a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003474:	2301      	movs	r3, #1
 8003476:	73fb      	strb	r3, [r7, #15]
 8003478:	e001      	b.n	800347e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800347a:	2300      	movs	r3, #0
 800347c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800347e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003480:	4618      	mov	r0, r3
 8003482:	3714      	adds	r7, #20
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr

0800348c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	460b      	mov	r3, r1
 8003496:	807b      	strh	r3, [r7, #2]
 8003498:	4613      	mov	r3, r2
 800349a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800349c:	787b      	ldrb	r3, [r7, #1]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d003      	beq.n	80034aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034a2:	887a      	ldrh	r2, [r7, #2]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034a8:	e003      	b.n	80034b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034aa:	887b      	ldrh	r3, [r7, #2]
 80034ac:	041a      	lsls	r2, r3, #16
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	619a      	str	r2, [r3, #24]
}
 80034b2:	bf00      	nop
 80034b4:	370c      	adds	r7, #12
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
	...

080034c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	4603      	mov	r3, r0
 80034c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80034ca:	4b08      	ldr	r3, [pc, #32]	; (80034ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034cc:	695a      	ldr	r2, [r3, #20]
 80034ce:	88fb      	ldrh	r3, [r7, #6]
 80034d0:	4013      	ands	r3, r2
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d006      	beq.n	80034e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80034d6:	4a05      	ldr	r2, [pc, #20]	; (80034ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034d8:	88fb      	ldrh	r3, [r7, #6]
 80034da:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80034dc:	88fb      	ldrh	r3, [r7, #6]
 80034de:	4618      	mov	r0, r3
 80034e0:	f7fd fe64 	bl	80011ac <HAL_GPIO_EXTI_Callback>
  }
}
 80034e4:	bf00      	nop
 80034e6:	3708      	adds	r7, #8
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	40013c00 	.word	0x40013c00

080034f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d101      	bne.n	8003502 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e12b      	b.n	800375a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003508:	b2db      	uxtb	r3, r3
 800350a:	2b00      	cmp	r3, #0
 800350c:	d106      	bne.n	800351c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f7fd fa72 	bl	8000a00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2224      	movs	r2, #36	; 0x24
 8003520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f022 0201 	bic.w	r2, r2, #1
 8003532:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003542:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003552:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003554:	f000 fd30 	bl	8003fb8 <HAL_RCC_GetPCLK1Freq>
 8003558:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	4a81      	ldr	r2, [pc, #516]	; (8003764 <HAL_I2C_Init+0x274>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d807      	bhi.n	8003574 <HAL_I2C_Init+0x84>
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	4a80      	ldr	r2, [pc, #512]	; (8003768 <HAL_I2C_Init+0x278>)
 8003568:	4293      	cmp	r3, r2
 800356a:	bf94      	ite	ls
 800356c:	2301      	movls	r3, #1
 800356e:	2300      	movhi	r3, #0
 8003570:	b2db      	uxtb	r3, r3
 8003572:	e006      	b.n	8003582 <HAL_I2C_Init+0x92>
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	4a7d      	ldr	r2, [pc, #500]	; (800376c <HAL_I2C_Init+0x27c>)
 8003578:	4293      	cmp	r3, r2
 800357a:	bf94      	ite	ls
 800357c:	2301      	movls	r3, #1
 800357e:	2300      	movhi	r3, #0
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e0e7      	b.n	800375a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	4a78      	ldr	r2, [pc, #480]	; (8003770 <HAL_I2C_Init+0x280>)
 800358e:	fba2 2303 	umull	r2, r3, r2, r3
 8003592:	0c9b      	lsrs	r3, r3, #18
 8003594:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	430a      	orrs	r2, r1
 80035a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	6a1b      	ldr	r3, [r3, #32]
 80035b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	4a6a      	ldr	r2, [pc, #424]	; (8003764 <HAL_I2C_Init+0x274>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d802      	bhi.n	80035c4 <HAL_I2C_Init+0xd4>
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	3301      	adds	r3, #1
 80035c2:	e009      	b.n	80035d8 <HAL_I2C_Init+0xe8>
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80035ca:	fb02 f303 	mul.w	r3, r2, r3
 80035ce:	4a69      	ldr	r2, [pc, #420]	; (8003774 <HAL_I2C_Init+0x284>)
 80035d0:	fba2 2303 	umull	r2, r3, r2, r3
 80035d4:	099b      	lsrs	r3, r3, #6
 80035d6:	3301      	adds	r3, #1
 80035d8:	687a      	ldr	r2, [r7, #4]
 80035da:	6812      	ldr	r2, [r2, #0]
 80035dc:	430b      	orrs	r3, r1
 80035de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	69db      	ldr	r3, [r3, #28]
 80035e6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80035ea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	495c      	ldr	r1, [pc, #368]	; (8003764 <HAL_I2C_Init+0x274>)
 80035f4:	428b      	cmp	r3, r1
 80035f6:	d819      	bhi.n	800362c <HAL_I2C_Init+0x13c>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	1e59      	subs	r1, r3, #1
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	005b      	lsls	r3, r3, #1
 8003602:	fbb1 f3f3 	udiv	r3, r1, r3
 8003606:	1c59      	adds	r1, r3, #1
 8003608:	f640 73fc 	movw	r3, #4092	; 0xffc
 800360c:	400b      	ands	r3, r1
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00a      	beq.n	8003628 <HAL_I2C_Init+0x138>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	1e59      	subs	r1, r3, #1
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	005b      	lsls	r3, r3, #1
 800361c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003620:	3301      	adds	r3, #1
 8003622:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003626:	e051      	b.n	80036cc <HAL_I2C_Init+0x1dc>
 8003628:	2304      	movs	r3, #4
 800362a:	e04f      	b.n	80036cc <HAL_I2C_Init+0x1dc>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d111      	bne.n	8003658 <HAL_I2C_Init+0x168>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	1e58      	subs	r0, r3, #1
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6859      	ldr	r1, [r3, #4]
 800363c:	460b      	mov	r3, r1
 800363e:	005b      	lsls	r3, r3, #1
 8003640:	440b      	add	r3, r1
 8003642:	fbb0 f3f3 	udiv	r3, r0, r3
 8003646:	3301      	adds	r3, #1
 8003648:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800364c:	2b00      	cmp	r3, #0
 800364e:	bf0c      	ite	eq
 8003650:	2301      	moveq	r3, #1
 8003652:	2300      	movne	r3, #0
 8003654:	b2db      	uxtb	r3, r3
 8003656:	e012      	b.n	800367e <HAL_I2C_Init+0x18e>
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	1e58      	subs	r0, r3, #1
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6859      	ldr	r1, [r3, #4]
 8003660:	460b      	mov	r3, r1
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	0099      	lsls	r1, r3, #2
 8003668:	440b      	add	r3, r1
 800366a:	fbb0 f3f3 	udiv	r3, r0, r3
 800366e:	3301      	adds	r3, #1
 8003670:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003674:	2b00      	cmp	r3, #0
 8003676:	bf0c      	ite	eq
 8003678:	2301      	moveq	r3, #1
 800367a:	2300      	movne	r3, #0
 800367c:	b2db      	uxtb	r3, r3
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <HAL_I2C_Init+0x196>
 8003682:	2301      	movs	r3, #1
 8003684:	e022      	b.n	80036cc <HAL_I2C_Init+0x1dc>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d10e      	bne.n	80036ac <HAL_I2C_Init+0x1bc>
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	1e58      	subs	r0, r3, #1
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6859      	ldr	r1, [r3, #4]
 8003696:	460b      	mov	r3, r1
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	440b      	add	r3, r1
 800369c:	fbb0 f3f3 	udiv	r3, r0, r3
 80036a0:	3301      	adds	r3, #1
 80036a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036aa:	e00f      	b.n	80036cc <HAL_I2C_Init+0x1dc>
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	1e58      	subs	r0, r3, #1
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6859      	ldr	r1, [r3, #4]
 80036b4:	460b      	mov	r3, r1
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	0099      	lsls	r1, r3, #2
 80036bc:	440b      	add	r3, r1
 80036be:	fbb0 f3f3 	udiv	r3, r0, r3
 80036c2:	3301      	adds	r3, #1
 80036c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80036cc:	6879      	ldr	r1, [r7, #4]
 80036ce:	6809      	ldr	r1, [r1, #0]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	69da      	ldr	r2, [r3, #28]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6a1b      	ldr	r3, [r3, #32]
 80036e6:	431a      	orrs	r2, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	430a      	orrs	r2, r1
 80036ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80036fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	6911      	ldr	r1, [r2, #16]
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	68d2      	ldr	r2, [r2, #12]
 8003706:	4311      	orrs	r1, r2
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	6812      	ldr	r2, [r2, #0]
 800370c:	430b      	orrs	r3, r1
 800370e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68db      	ldr	r3, [r3, #12]
 8003716:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	695a      	ldr	r2, [r3, #20]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	699b      	ldr	r3, [r3, #24]
 8003722:	431a      	orrs	r2, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	430a      	orrs	r2, r1
 800372a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f042 0201 	orr.w	r2, r2, #1
 800373a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2220      	movs	r2, #32
 8003746:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003758:	2300      	movs	r3, #0
}
 800375a:	4618      	mov	r0, r3
 800375c:	3710      	adds	r7, #16
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	000186a0 	.word	0x000186a0
 8003768:	001e847f 	.word	0x001e847f
 800376c:	003d08ff 	.word	0x003d08ff
 8003770:	431bde83 	.word	0x431bde83
 8003774:	10624dd3 	.word	0x10624dd3

08003778 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b086      	sub	sp, #24
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d101      	bne.n	800378a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e264      	b.n	8003c54 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b00      	cmp	r3, #0
 8003794:	d075      	beq.n	8003882 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003796:	4ba3      	ldr	r3, [pc, #652]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f003 030c 	and.w	r3, r3, #12
 800379e:	2b04      	cmp	r3, #4
 80037a0:	d00c      	beq.n	80037bc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037a2:	4ba0      	ldr	r3, [pc, #640]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037aa:	2b08      	cmp	r3, #8
 80037ac:	d112      	bne.n	80037d4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037ae:	4b9d      	ldr	r3, [pc, #628]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037ba:	d10b      	bne.n	80037d4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037bc:	4b99      	ldr	r3, [pc, #612]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d05b      	beq.n	8003880 <HAL_RCC_OscConfig+0x108>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d157      	bne.n	8003880 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e23f      	b.n	8003c54 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037dc:	d106      	bne.n	80037ec <HAL_RCC_OscConfig+0x74>
 80037de:	4b91      	ldr	r3, [pc, #580]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a90      	ldr	r2, [pc, #576]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 80037e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037e8:	6013      	str	r3, [r2, #0]
 80037ea:	e01d      	b.n	8003828 <HAL_RCC_OscConfig+0xb0>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037f4:	d10c      	bne.n	8003810 <HAL_RCC_OscConfig+0x98>
 80037f6:	4b8b      	ldr	r3, [pc, #556]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a8a      	ldr	r2, [pc, #552]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 80037fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003800:	6013      	str	r3, [r2, #0]
 8003802:	4b88      	ldr	r3, [pc, #544]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a87      	ldr	r2, [pc, #540]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 8003808:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800380c:	6013      	str	r3, [r2, #0]
 800380e:	e00b      	b.n	8003828 <HAL_RCC_OscConfig+0xb0>
 8003810:	4b84      	ldr	r3, [pc, #528]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a83      	ldr	r2, [pc, #524]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 8003816:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800381a:	6013      	str	r3, [r2, #0]
 800381c:	4b81      	ldr	r3, [pc, #516]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a80      	ldr	r2, [pc, #512]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 8003822:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003826:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d013      	beq.n	8003858 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003830:	f7fe fbec 	bl	800200c <HAL_GetTick>
 8003834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003836:	e008      	b.n	800384a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003838:	f7fe fbe8 	bl	800200c <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	2b64      	cmp	r3, #100	; 0x64
 8003844:	d901      	bls.n	800384a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e204      	b.n	8003c54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800384a:	4b76      	ldr	r3, [pc, #472]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d0f0      	beq.n	8003838 <HAL_RCC_OscConfig+0xc0>
 8003856:	e014      	b.n	8003882 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003858:	f7fe fbd8 	bl	800200c <HAL_GetTick>
 800385c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800385e:	e008      	b.n	8003872 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003860:	f7fe fbd4 	bl	800200c <HAL_GetTick>
 8003864:	4602      	mov	r2, r0
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	2b64      	cmp	r3, #100	; 0x64
 800386c:	d901      	bls.n	8003872 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e1f0      	b.n	8003c54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003872:	4b6c      	ldr	r3, [pc, #432]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d1f0      	bne.n	8003860 <HAL_RCC_OscConfig+0xe8>
 800387e:	e000      	b.n	8003882 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003880:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0302 	and.w	r3, r3, #2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d063      	beq.n	8003956 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800388e:	4b65      	ldr	r3, [pc, #404]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	f003 030c 	and.w	r3, r3, #12
 8003896:	2b00      	cmp	r3, #0
 8003898:	d00b      	beq.n	80038b2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800389a:	4b62      	ldr	r3, [pc, #392]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038a2:	2b08      	cmp	r3, #8
 80038a4:	d11c      	bne.n	80038e0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038a6:	4b5f      	ldr	r3, [pc, #380]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d116      	bne.n	80038e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038b2:	4b5c      	ldr	r3, [pc, #368]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d005      	beq.n	80038ca <HAL_RCC_OscConfig+0x152>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d001      	beq.n	80038ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e1c4      	b.n	8003c54 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038ca:	4b56      	ldr	r3, [pc, #344]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	00db      	lsls	r3, r3, #3
 80038d8:	4952      	ldr	r1, [pc, #328]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 80038da:	4313      	orrs	r3, r2
 80038dc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038de:	e03a      	b.n	8003956 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d020      	beq.n	800392a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038e8:	4b4f      	ldr	r3, [pc, #316]	; (8003a28 <HAL_RCC_OscConfig+0x2b0>)
 80038ea:	2201      	movs	r2, #1
 80038ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ee:	f7fe fb8d 	bl	800200c <HAL_GetTick>
 80038f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038f4:	e008      	b.n	8003908 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038f6:	f7fe fb89 	bl	800200c <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	2b02      	cmp	r3, #2
 8003902:	d901      	bls.n	8003908 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003904:	2303      	movs	r3, #3
 8003906:	e1a5      	b.n	8003c54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003908:	4b46      	ldr	r3, [pc, #280]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d0f0      	beq.n	80038f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003914:	4b43      	ldr	r3, [pc, #268]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	691b      	ldr	r3, [r3, #16]
 8003920:	00db      	lsls	r3, r3, #3
 8003922:	4940      	ldr	r1, [pc, #256]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 8003924:	4313      	orrs	r3, r2
 8003926:	600b      	str	r3, [r1, #0]
 8003928:	e015      	b.n	8003956 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800392a:	4b3f      	ldr	r3, [pc, #252]	; (8003a28 <HAL_RCC_OscConfig+0x2b0>)
 800392c:	2200      	movs	r2, #0
 800392e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003930:	f7fe fb6c 	bl	800200c <HAL_GetTick>
 8003934:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003936:	e008      	b.n	800394a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003938:	f7fe fb68 	bl	800200c <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b02      	cmp	r3, #2
 8003944:	d901      	bls.n	800394a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e184      	b.n	8003c54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800394a:	4b36      	ldr	r3, [pc, #216]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1f0      	bne.n	8003938 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0308 	and.w	r3, r3, #8
 800395e:	2b00      	cmp	r3, #0
 8003960:	d030      	beq.n	80039c4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	695b      	ldr	r3, [r3, #20]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d016      	beq.n	8003998 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800396a:	4b30      	ldr	r3, [pc, #192]	; (8003a2c <HAL_RCC_OscConfig+0x2b4>)
 800396c:	2201      	movs	r2, #1
 800396e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003970:	f7fe fb4c 	bl	800200c <HAL_GetTick>
 8003974:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003976:	e008      	b.n	800398a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003978:	f7fe fb48 	bl	800200c <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	2b02      	cmp	r3, #2
 8003984:	d901      	bls.n	800398a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e164      	b.n	8003c54 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800398a:	4b26      	ldr	r3, [pc, #152]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 800398c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d0f0      	beq.n	8003978 <HAL_RCC_OscConfig+0x200>
 8003996:	e015      	b.n	80039c4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003998:	4b24      	ldr	r3, [pc, #144]	; (8003a2c <HAL_RCC_OscConfig+0x2b4>)
 800399a:	2200      	movs	r2, #0
 800399c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800399e:	f7fe fb35 	bl	800200c <HAL_GetTick>
 80039a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039a4:	e008      	b.n	80039b8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039a6:	f7fe fb31 	bl	800200c <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	2b02      	cmp	r3, #2
 80039b2:	d901      	bls.n	80039b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	e14d      	b.n	8003c54 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039b8:	4b1a      	ldr	r3, [pc, #104]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 80039ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039bc:	f003 0302 	and.w	r3, r3, #2
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d1f0      	bne.n	80039a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0304 	and.w	r3, r3, #4
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	f000 80a0 	beq.w	8003b12 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039d2:	2300      	movs	r3, #0
 80039d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039d6:	4b13      	ldr	r3, [pc, #76]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 80039d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d10f      	bne.n	8003a02 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039e2:	2300      	movs	r3, #0
 80039e4:	60bb      	str	r3, [r7, #8]
 80039e6:	4b0f      	ldr	r3, [pc, #60]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 80039e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ea:	4a0e      	ldr	r2, [pc, #56]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 80039ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039f0:	6413      	str	r3, [r2, #64]	; 0x40
 80039f2:	4b0c      	ldr	r3, [pc, #48]	; (8003a24 <HAL_RCC_OscConfig+0x2ac>)
 80039f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039fa:	60bb      	str	r3, [r7, #8]
 80039fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039fe:	2301      	movs	r3, #1
 8003a00:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a02:	4b0b      	ldr	r3, [pc, #44]	; (8003a30 <HAL_RCC_OscConfig+0x2b8>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d121      	bne.n	8003a52 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a0e:	4b08      	ldr	r3, [pc, #32]	; (8003a30 <HAL_RCC_OscConfig+0x2b8>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a07      	ldr	r2, [pc, #28]	; (8003a30 <HAL_RCC_OscConfig+0x2b8>)
 8003a14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a1a:	f7fe faf7 	bl	800200c <HAL_GetTick>
 8003a1e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a20:	e011      	b.n	8003a46 <HAL_RCC_OscConfig+0x2ce>
 8003a22:	bf00      	nop
 8003a24:	40023800 	.word	0x40023800
 8003a28:	42470000 	.word	0x42470000
 8003a2c:	42470e80 	.word	0x42470e80
 8003a30:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a34:	f7fe faea 	bl	800200c <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d901      	bls.n	8003a46 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e106      	b.n	8003c54 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a46:	4b85      	ldr	r3, [pc, #532]	; (8003c5c <HAL_RCC_OscConfig+0x4e4>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d0f0      	beq.n	8003a34 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d106      	bne.n	8003a68 <HAL_RCC_OscConfig+0x2f0>
 8003a5a:	4b81      	ldr	r3, [pc, #516]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003a5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a5e:	4a80      	ldr	r2, [pc, #512]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003a60:	f043 0301 	orr.w	r3, r3, #1
 8003a64:	6713      	str	r3, [r2, #112]	; 0x70
 8003a66:	e01c      	b.n	8003aa2 <HAL_RCC_OscConfig+0x32a>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	2b05      	cmp	r3, #5
 8003a6e:	d10c      	bne.n	8003a8a <HAL_RCC_OscConfig+0x312>
 8003a70:	4b7b      	ldr	r3, [pc, #492]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a74:	4a7a      	ldr	r2, [pc, #488]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003a76:	f043 0304 	orr.w	r3, r3, #4
 8003a7a:	6713      	str	r3, [r2, #112]	; 0x70
 8003a7c:	4b78      	ldr	r3, [pc, #480]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a80:	4a77      	ldr	r2, [pc, #476]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003a82:	f043 0301 	orr.w	r3, r3, #1
 8003a86:	6713      	str	r3, [r2, #112]	; 0x70
 8003a88:	e00b      	b.n	8003aa2 <HAL_RCC_OscConfig+0x32a>
 8003a8a:	4b75      	ldr	r3, [pc, #468]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003a8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a8e:	4a74      	ldr	r2, [pc, #464]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003a90:	f023 0301 	bic.w	r3, r3, #1
 8003a94:	6713      	str	r3, [r2, #112]	; 0x70
 8003a96:	4b72      	ldr	r3, [pc, #456]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003a98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a9a:	4a71      	ldr	r2, [pc, #452]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003a9c:	f023 0304 	bic.w	r3, r3, #4
 8003aa0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d015      	beq.n	8003ad6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aaa:	f7fe faaf 	bl	800200c <HAL_GetTick>
 8003aae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ab0:	e00a      	b.n	8003ac8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ab2:	f7fe faab 	bl	800200c <HAL_GetTick>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d901      	bls.n	8003ac8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003ac4:	2303      	movs	r3, #3
 8003ac6:	e0c5      	b.n	8003c54 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ac8:	4b65      	ldr	r3, [pc, #404]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003aca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003acc:	f003 0302 	and.w	r3, r3, #2
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d0ee      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x33a>
 8003ad4:	e014      	b.n	8003b00 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ad6:	f7fe fa99 	bl	800200c <HAL_GetTick>
 8003ada:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003adc:	e00a      	b.n	8003af4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ade:	f7fe fa95 	bl	800200c <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d901      	bls.n	8003af4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003af0:	2303      	movs	r3, #3
 8003af2:	e0af      	b.n	8003c54 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003af4:	4b5a      	ldr	r3, [pc, #360]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003af8:	f003 0302 	and.w	r3, r3, #2
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d1ee      	bne.n	8003ade <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b00:	7dfb      	ldrb	r3, [r7, #23]
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d105      	bne.n	8003b12 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b06:	4b56      	ldr	r3, [pc, #344]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0a:	4a55      	ldr	r2, [pc, #340]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003b0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b10:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	699b      	ldr	r3, [r3, #24]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	f000 809b 	beq.w	8003c52 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b1c:	4b50      	ldr	r3, [pc, #320]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f003 030c 	and.w	r3, r3, #12
 8003b24:	2b08      	cmp	r3, #8
 8003b26:	d05c      	beq.n	8003be2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	699b      	ldr	r3, [r3, #24]
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d141      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b30:	4b4c      	ldr	r3, [pc, #304]	; (8003c64 <HAL_RCC_OscConfig+0x4ec>)
 8003b32:	2200      	movs	r2, #0
 8003b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b36:	f7fe fa69 	bl	800200c <HAL_GetTick>
 8003b3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b3c:	e008      	b.n	8003b50 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b3e:	f7fe fa65 	bl	800200c <HAL_GetTick>
 8003b42:	4602      	mov	r2, r0
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	2b02      	cmp	r3, #2
 8003b4a:	d901      	bls.n	8003b50 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e081      	b.n	8003c54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b50:	4b43      	ldr	r3, [pc, #268]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d1f0      	bne.n	8003b3e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	69da      	ldr	r2, [r3, #28]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a1b      	ldr	r3, [r3, #32]
 8003b64:	431a      	orrs	r2, r3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6a:	019b      	lsls	r3, r3, #6
 8003b6c:	431a      	orrs	r2, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b72:	085b      	lsrs	r3, r3, #1
 8003b74:	3b01      	subs	r3, #1
 8003b76:	041b      	lsls	r3, r3, #16
 8003b78:	431a      	orrs	r2, r3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b7e:	061b      	lsls	r3, r3, #24
 8003b80:	4937      	ldr	r1, [pc, #220]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b86:	4b37      	ldr	r3, [pc, #220]	; (8003c64 <HAL_RCC_OscConfig+0x4ec>)
 8003b88:	2201      	movs	r2, #1
 8003b8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b8c:	f7fe fa3e 	bl	800200c <HAL_GetTick>
 8003b90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b92:	e008      	b.n	8003ba6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b94:	f7fe fa3a 	bl	800200c <HAL_GetTick>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d901      	bls.n	8003ba6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e056      	b.n	8003c54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ba6:	4b2e      	ldr	r3, [pc, #184]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d0f0      	beq.n	8003b94 <HAL_RCC_OscConfig+0x41c>
 8003bb2:	e04e      	b.n	8003c52 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bb4:	4b2b      	ldr	r3, [pc, #172]	; (8003c64 <HAL_RCC_OscConfig+0x4ec>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bba:	f7fe fa27 	bl	800200c <HAL_GetTick>
 8003bbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bc0:	e008      	b.n	8003bd4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bc2:	f7fe fa23 	bl	800200c <HAL_GetTick>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	1ad3      	subs	r3, r2, r3
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d901      	bls.n	8003bd4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003bd0:	2303      	movs	r3, #3
 8003bd2:	e03f      	b.n	8003c54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bd4:	4b22      	ldr	r3, [pc, #136]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d1f0      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x44a>
 8003be0:	e037      	b.n	8003c52 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	699b      	ldr	r3, [r3, #24]
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d101      	bne.n	8003bee <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e032      	b.n	8003c54 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003bee:	4b1c      	ldr	r3, [pc, #112]	; (8003c60 <HAL_RCC_OscConfig+0x4e8>)
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	699b      	ldr	r3, [r3, #24]
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d028      	beq.n	8003c4e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d121      	bne.n	8003c4e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d11a      	bne.n	8003c4e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c18:	68fa      	ldr	r2, [r7, #12]
 8003c1a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003c1e:	4013      	ands	r3, r2
 8003c20:	687a      	ldr	r2, [r7, #4]
 8003c22:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c24:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d111      	bne.n	8003c4e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c34:	085b      	lsrs	r3, r3, #1
 8003c36:	3b01      	subs	r3, #1
 8003c38:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d107      	bne.n	8003c4e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c48:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d001      	beq.n	8003c52 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e000      	b.n	8003c54 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003c52:	2300      	movs	r3, #0
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3718      	adds	r7, #24
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	40007000 	.word	0x40007000
 8003c60:	40023800 	.word	0x40023800
 8003c64:	42470060 	.word	0x42470060

08003c68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
 8003c70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d101      	bne.n	8003c7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e0cc      	b.n	8003e16 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c7c:	4b68      	ldr	r3, [pc, #416]	; (8003e20 <HAL_RCC_ClockConfig+0x1b8>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f003 0307 	and.w	r3, r3, #7
 8003c84:	683a      	ldr	r2, [r7, #0]
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d90c      	bls.n	8003ca4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c8a:	4b65      	ldr	r3, [pc, #404]	; (8003e20 <HAL_RCC_ClockConfig+0x1b8>)
 8003c8c:	683a      	ldr	r2, [r7, #0]
 8003c8e:	b2d2      	uxtb	r2, r2
 8003c90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c92:	4b63      	ldr	r3, [pc, #396]	; (8003e20 <HAL_RCC_ClockConfig+0x1b8>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0307 	and.w	r3, r3, #7
 8003c9a:	683a      	ldr	r2, [r7, #0]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d001      	beq.n	8003ca4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e0b8      	b.n	8003e16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0302 	and.w	r3, r3, #2
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d020      	beq.n	8003cf2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 0304 	and.w	r3, r3, #4
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d005      	beq.n	8003cc8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cbc:	4b59      	ldr	r3, [pc, #356]	; (8003e24 <HAL_RCC_ClockConfig+0x1bc>)
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	4a58      	ldr	r2, [pc, #352]	; (8003e24 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003cc6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0308 	and.w	r3, r3, #8
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d005      	beq.n	8003ce0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cd4:	4b53      	ldr	r3, [pc, #332]	; (8003e24 <HAL_RCC_ClockConfig+0x1bc>)
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	4a52      	ldr	r2, [pc, #328]	; (8003e24 <HAL_RCC_ClockConfig+0x1bc>)
 8003cda:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003cde:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ce0:	4b50      	ldr	r3, [pc, #320]	; (8003e24 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	494d      	ldr	r1, [pc, #308]	; (8003e24 <HAL_RCC_ClockConfig+0x1bc>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0301 	and.w	r3, r3, #1
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d044      	beq.n	8003d88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d107      	bne.n	8003d16 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d06:	4b47      	ldr	r3, [pc, #284]	; (8003e24 <HAL_RCC_ClockConfig+0x1bc>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d119      	bne.n	8003d46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e07f      	b.n	8003e16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d003      	beq.n	8003d26 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d22:	2b03      	cmp	r3, #3
 8003d24:	d107      	bne.n	8003d36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d26:	4b3f      	ldr	r3, [pc, #252]	; (8003e24 <HAL_RCC_ClockConfig+0x1bc>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d109      	bne.n	8003d46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e06f      	b.n	8003e16 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d36:	4b3b      	ldr	r3, [pc, #236]	; (8003e24 <HAL_RCC_ClockConfig+0x1bc>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d101      	bne.n	8003d46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e067      	b.n	8003e16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d46:	4b37      	ldr	r3, [pc, #220]	; (8003e24 <HAL_RCC_ClockConfig+0x1bc>)
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	f023 0203 	bic.w	r2, r3, #3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	4934      	ldr	r1, [pc, #208]	; (8003e24 <HAL_RCC_ClockConfig+0x1bc>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d58:	f7fe f958 	bl	800200c <HAL_GetTick>
 8003d5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d5e:	e00a      	b.n	8003d76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d60:	f7fe f954 	bl	800200c <HAL_GetTick>
 8003d64:	4602      	mov	r2, r0
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d901      	bls.n	8003d76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e04f      	b.n	8003e16 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d76:	4b2b      	ldr	r3, [pc, #172]	; (8003e24 <HAL_RCC_ClockConfig+0x1bc>)
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f003 020c 	and.w	r2, r3, #12
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d1eb      	bne.n	8003d60 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d88:	4b25      	ldr	r3, [pc, #148]	; (8003e20 <HAL_RCC_ClockConfig+0x1b8>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0307 	and.w	r3, r3, #7
 8003d90:	683a      	ldr	r2, [r7, #0]
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d20c      	bcs.n	8003db0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d96:	4b22      	ldr	r3, [pc, #136]	; (8003e20 <HAL_RCC_ClockConfig+0x1b8>)
 8003d98:	683a      	ldr	r2, [r7, #0]
 8003d9a:	b2d2      	uxtb	r2, r2
 8003d9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d9e:	4b20      	ldr	r3, [pc, #128]	; (8003e20 <HAL_RCC_ClockConfig+0x1b8>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0307 	and.w	r3, r3, #7
 8003da6:	683a      	ldr	r2, [r7, #0]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d001      	beq.n	8003db0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e032      	b.n	8003e16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0304 	and.w	r3, r3, #4
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d008      	beq.n	8003dce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dbc:	4b19      	ldr	r3, [pc, #100]	; (8003e24 <HAL_RCC_ClockConfig+0x1bc>)
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	4916      	ldr	r1, [pc, #88]	; (8003e24 <HAL_RCC_ClockConfig+0x1bc>)
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0308 	and.w	r3, r3, #8
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d009      	beq.n	8003dee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003dda:	4b12      	ldr	r3, [pc, #72]	; (8003e24 <HAL_RCC_ClockConfig+0x1bc>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	691b      	ldr	r3, [r3, #16]
 8003de6:	00db      	lsls	r3, r3, #3
 8003de8:	490e      	ldr	r1, [pc, #56]	; (8003e24 <HAL_RCC_ClockConfig+0x1bc>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003dee:	f000 f821 	bl	8003e34 <HAL_RCC_GetSysClockFreq>
 8003df2:	4602      	mov	r2, r0
 8003df4:	4b0b      	ldr	r3, [pc, #44]	; (8003e24 <HAL_RCC_ClockConfig+0x1bc>)
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	091b      	lsrs	r3, r3, #4
 8003dfa:	f003 030f 	and.w	r3, r3, #15
 8003dfe:	490a      	ldr	r1, [pc, #40]	; (8003e28 <HAL_RCC_ClockConfig+0x1c0>)
 8003e00:	5ccb      	ldrb	r3, [r1, r3]
 8003e02:	fa22 f303 	lsr.w	r3, r2, r3
 8003e06:	4a09      	ldr	r2, [pc, #36]	; (8003e2c <HAL_RCC_ClockConfig+0x1c4>)
 8003e08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003e0a:	4b09      	ldr	r3, [pc, #36]	; (8003e30 <HAL_RCC_ClockConfig+0x1c8>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7fe f8b8 	bl	8001f84 <HAL_InitTick>

  return HAL_OK;
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3710      	adds	r7, #16
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	40023c00 	.word	0x40023c00
 8003e24:	40023800 	.word	0x40023800
 8003e28:	08011240 	.word	0x08011240
 8003e2c:	20000004 	.word	0x20000004
 8003e30:	20000008 	.word	0x20000008

08003e34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e34:	b5b0      	push	{r4, r5, r7, lr}
 8003e36:	b084      	sub	sp, #16
 8003e38:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003e3a:	2100      	movs	r1, #0
 8003e3c:	6079      	str	r1, [r7, #4]
 8003e3e:	2100      	movs	r1, #0
 8003e40:	60f9      	str	r1, [r7, #12]
 8003e42:	2100      	movs	r1, #0
 8003e44:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003e46:	2100      	movs	r1, #0
 8003e48:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e4a:	4952      	ldr	r1, [pc, #328]	; (8003f94 <HAL_RCC_GetSysClockFreq+0x160>)
 8003e4c:	6889      	ldr	r1, [r1, #8]
 8003e4e:	f001 010c 	and.w	r1, r1, #12
 8003e52:	2908      	cmp	r1, #8
 8003e54:	d00d      	beq.n	8003e72 <HAL_RCC_GetSysClockFreq+0x3e>
 8003e56:	2908      	cmp	r1, #8
 8003e58:	f200 8094 	bhi.w	8003f84 <HAL_RCC_GetSysClockFreq+0x150>
 8003e5c:	2900      	cmp	r1, #0
 8003e5e:	d002      	beq.n	8003e66 <HAL_RCC_GetSysClockFreq+0x32>
 8003e60:	2904      	cmp	r1, #4
 8003e62:	d003      	beq.n	8003e6c <HAL_RCC_GetSysClockFreq+0x38>
 8003e64:	e08e      	b.n	8003f84 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e66:	4b4c      	ldr	r3, [pc, #304]	; (8003f98 <HAL_RCC_GetSysClockFreq+0x164>)
 8003e68:	60bb      	str	r3, [r7, #8]
       break;
 8003e6a:	e08e      	b.n	8003f8a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e6c:	4b4b      	ldr	r3, [pc, #300]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x168>)
 8003e6e:	60bb      	str	r3, [r7, #8]
      break;
 8003e70:	e08b      	b.n	8003f8a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e72:	4948      	ldr	r1, [pc, #288]	; (8003f94 <HAL_RCC_GetSysClockFreq+0x160>)
 8003e74:	6849      	ldr	r1, [r1, #4]
 8003e76:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8003e7a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e7c:	4945      	ldr	r1, [pc, #276]	; (8003f94 <HAL_RCC_GetSysClockFreq+0x160>)
 8003e7e:	6849      	ldr	r1, [r1, #4]
 8003e80:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8003e84:	2900      	cmp	r1, #0
 8003e86:	d024      	beq.n	8003ed2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e88:	4942      	ldr	r1, [pc, #264]	; (8003f94 <HAL_RCC_GetSysClockFreq+0x160>)
 8003e8a:	6849      	ldr	r1, [r1, #4]
 8003e8c:	0989      	lsrs	r1, r1, #6
 8003e8e:	4608      	mov	r0, r1
 8003e90:	f04f 0100 	mov.w	r1, #0
 8003e94:	f240 14ff 	movw	r4, #511	; 0x1ff
 8003e98:	f04f 0500 	mov.w	r5, #0
 8003e9c:	ea00 0204 	and.w	r2, r0, r4
 8003ea0:	ea01 0305 	and.w	r3, r1, r5
 8003ea4:	493d      	ldr	r1, [pc, #244]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x168>)
 8003ea6:	fb01 f003 	mul.w	r0, r1, r3
 8003eaa:	2100      	movs	r1, #0
 8003eac:	fb01 f102 	mul.w	r1, r1, r2
 8003eb0:	1844      	adds	r4, r0, r1
 8003eb2:	493a      	ldr	r1, [pc, #232]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x168>)
 8003eb4:	fba2 0101 	umull	r0, r1, r2, r1
 8003eb8:	1863      	adds	r3, r4, r1
 8003eba:	4619      	mov	r1, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	f04f 0300 	mov.w	r3, #0
 8003ec4:	f7fc f9dc 	bl	8000280 <__aeabi_uldivmod>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	460b      	mov	r3, r1
 8003ecc:	4613      	mov	r3, r2
 8003ece:	60fb      	str	r3, [r7, #12]
 8003ed0:	e04a      	b.n	8003f68 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ed2:	4b30      	ldr	r3, [pc, #192]	; (8003f94 <HAL_RCC_GetSysClockFreq+0x160>)
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	099b      	lsrs	r3, r3, #6
 8003ed8:	461a      	mov	r2, r3
 8003eda:	f04f 0300 	mov.w	r3, #0
 8003ede:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003ee2:	f04f 0100 	mov.w	r1, #0
 8003ee6:	ea02 0400 	and.w	r4, r2, r0
 8003eea:	ea03 0501 	and.w	r5, r3, r1
 8003eee:	4620      	mov	r0, r4
 8003ef0:	4629      	mov	r1, r5
 8003ef2:	f04f 0200 	mov.w	r2, #0
 8003ef6:	f04f 0300 	mov.w	r3, #0
 8003efa:	014b      	lsls	r3, r1, #5
 8003efc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003f00:	0142      	lsls	r2, r0, #5
 8003f02:	4610      	mov	r0, r2
 8003f04:	4619      	mov	r1, r3
 8003f06:	1b00      	subs	r0, r0, r4
 8003f08:	eb61 0105 	sbc.w	r1, r1, r5
 8003f0c:	f04f 0200 	mov.w	r2, #0
 8003f10:	f04f 0300 	mov.w	r3, #0
 8003f14:	018b      	lsls	r3, r1, #6
 8003f16:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003f1a:	0182      	lsls	r2, r0, #6
 8003f1c:	1a12      	subs	r2, r2, r0
 8003f1e:	eb63 0301 	sbc.w	r3, r3, r1
 8003f22:	f04f 0000 	mov.w	r0, #0
 8003f26:	f04f 0100 	mov.w	r1, #0
 8003f2a:	00d9      	lsls	r1, r3, #3
 8003f2c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003f30:	00d0      	lsls	r0, r2, #3
 8003f32:	4602      	mov	r2, r0
 8003f34:	460b      	mov	r3, r1
 8003f36:	1912      	adds	r2, r2, r4
 8003f38:	eb45 0303 	adc.w	r3, r5, r3
 8003f3c:	f04f 0000 	mov.w	r0, #0
 8003f40:	f04f 0100 	mov.w	r1, #0
 8003f44:	0299      	lsls	r1, r3, #10
 8003f46:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003f4a:	0290      	lsls	r0, r2, #10
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	460b      	mov	r3, r1
 8003f50:	4610      	mov	r0, r2
 8003f52:	4619      	mov	r1, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	461a      	mov	r2, r3
 8003f58:	f04f 0300 	mov.w	r3, #0
 8003f5c:	f7fc f990 	bl	8000280 <__aeabi_uldivmod>
 8003f60:	4602      	mov	r2, r0
 8003f62:	460b      	mov	r3, r1
 8003f64:	4613      	mov	r3, r2
 8003f66:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f68:	4b0a      	ldr	r3, [pc, #40]	; (8003f94 <HAL_RCC_GetSysClockFreq+0x160>)
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	0c1b      	lsrs	r3, r3, #16
 8003f6e:	f003 0303 	and.w	r3, r3, #3
 8003f72:	3301      	adds	r3, #1
 8003f74:	005b      	lsls	r3, r3, #1
 8003f76:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003f78:	68fa      	ldr	r2, [r7, #12]
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f80:	60bb      	str	r3, [r7, #8]
      break;
 8003f82:	e002      	b.n	8003f8a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f84:	4b04      	ldr	r3, [pc, #16]	; (8003f98 <HAL_RCC_GetSysClockFreq+0x164>)
 8003f86:	60bb      	str	r3, [r7, #8]
      break;
 8003f88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f8a:	68bb      	ldr	r3, [r7, #8]
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3710      	adds	r7, #16
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bdb0      	pop	{r4, r5, r7, pc}
 8003f94:	40023800 	.word	0x40023800
 8003f98:	00f42400 	.word	0x00f42400
 8003f9c:	017d7840 	.word	0x017d7840

08003fa0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fa4:	4b03      	ldr	r3, [pc, #12]	; (8003fb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	20000004 	.word	0x20000004

08003fb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003fbc:	f7ff fff0 	bl	8003fa0 <HAL_RCC_GetHCLKFreq>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	4b05      	ldr	r3, [pc, #20]	; (8003fd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	0a9b      	lsrs	r3, r3, #10
 8003fc8:	f003 0307 	and.w	r3, r3, #7
 8003fcc:	4903      	ldr	r1, [pc, #12]	; (8003fdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fce:	5ccb      	ldrb	r3, [r1, r3]
 8003fd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	40023800 	.word	0x40023800
 8003fdc:	08011250 	.word	0x08011250

08003fe0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003fe4:	f7ff ffdc 	bl	8003fa0 <HAL_RCC_GetHCLKFreq>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	4b05      	ldr	r3, [pc, #20]	; (8004000 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	0b5b      	lsrs	r3, r3, #13
 8003ff0:	f003 0307 	and.w	r3, r3, #7
 8003ff4:	4903      	ldr	r1, [pc, #12]	; (8004004 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ff6:	5ccb      	ldrb	r3, [r1, r3]
 8003ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	40023800 	.word	0x40023800
 8004004:	08011250 	.word	0x08011250

08004008 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b086      	sub	sp, #24
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004010:	2300      	movs	r3, #0
 8004012:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004014:	2300      	movs	r3, #0
 8004016:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0301 	and.w	r3, r3, #1
 8004020:	2b00      	cmp	r3, #0
 8004022:	d105      	bne.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800402c:	2b00      	cmp	r3, #0
 800402e:	d035      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004030:	4b67      	ldr	r3, [pc, #412]	; (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004032:	2200      	movs	r2, #0
 8004034:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004036:	f7fd ffe9 	bl	800200c <HAL_GetTick>
 800403a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800403c:	e008      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800403e:	f7fd ffe5 	bl	800200c <HAL_GetTick>
 8004042:	4602      	mov	r2, r0
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	1ad3      	subs	r3, r2, r3
 8004048:	2b02      	cmp	r3, #2
 800404a:	d901      	bls.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800404c:	2303      	movs	r3, #3
 800404e:	e0ba      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004050:	4b60      	ldr	r3, [pc, #384]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004058:	2b00      	cmp	r3, #0
 800405a:	d1f0      	bne.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	019a      	lsls	r2, r3, #6
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	071b      	lsls	r3, r3, #28
 8004068:	495a      	ldr	r1, [pc, #360]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800406a:	4313      	orrs	r3, r2
 800406c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004070:	4b57      	ldr	r3, [pc, #348]	; (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004072:	2201      	movs	r2, #1
 8004074:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004076:	f7fd ffc9 	bl	800200c <HAL_GetTick>
 800407a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800407c:	e008      	b.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800407e:	f7fd ffc5 	bl	800200c <HAL_GetTick>
 8004082:	4602      	mov	r2, r0
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	2b02      	cmp	r3, #2
 800408a:	d901      	bls.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800408c:	2303      	movs	r3, #3
 800408e:	e09a      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004090:	4b50      	ldr	r3, [pc, #320]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004098:	2b00      	cmp	r3, #0
 800409a:	d0f0      	beq.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0302 	and.w	r3, r3, #2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f000 8083 	beq.w	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80040aa:	2300      	movs	r3, #0
 80040ac:	60fb      	str	r3, [r7, #12]
 80040ae:	4b49      	ldr	r3, [pc, #292]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80040b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b2:	4a48      	ldr	r2, [pc, #288]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80040b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040b8:	6413      	str	r3, [r2, #64]	; 0x40
 80040ba:	4b46      	ldr	r3, [pc, #280]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80040bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040c2:	60fb      	str	r3, [r7, #12]
 80040c4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80040c6:	4b44      	ldr	r3, [pc, #272]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a43      	ldr	r2, [pc, #268]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040d0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80040d2:	f7fd ff9b 	bl	800200c <HAL_GetTick>
 80040d6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80040d8:	e008      	b.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80040da:	f7fd ff97 	bl	800200c <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	2b02      	cmp	r3, #2
 80040e6:	d901      	bls.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e06c      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80040ec:	4b3a      	ldr	r3, [pc, #232]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d0f0      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80040f8:	4b36      	ldr	r3, [pc, #216]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80040fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004100:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d02f      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004110:	693a      	ldr	r2, [r7, #16]
 8004112:	429a      	cmp	r2, r3
 8004114:	d028      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004116:	4b2f      	ldr	r3, [pc, #188]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004118:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800411a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800411e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004120:	4b2e      	ldr	r3, [pc, #184]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004122:	2201      	movs	r2, #1
 8004124:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004126:	4b2d      	ldr	r3, [pc, #180]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004128:	2200      	movs	r2, #0
 800412a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800412c:	4a29      	ldr	r2, [pc, #164]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004132:	4b28      	ldr	r3, [pc, #160]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b01      	cmp	r3, #1
 800413c:	d114      	bne.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800413e:	f7fd ff65 	bl	800200c <HAL_GetTick>
 8004142:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004144:	e00a      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004146:	f7fd ff61 	bl	800200c <HAL_GetTick>
 800414a:	4602      	mov	r2, r0
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	1ad3      	subs	r3, r2, r3
 8004150:	f241 3288 	movw	r2, #5000	; 0x1388
 8004154:	4293      	cmp	r3, r2
 8004156:	d901      	bls.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004158:	2303      	movs	r3, #3
 800415a:	e034      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800415c:	4b1d      	ldr	r3, [pc, #116]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800415e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004160:	f003 0302 	and.w	r3, r3, #2
 8004164:	2b00      	cmp	r3, #0
 8004166:	d0ee      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004170:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004174:	d10d      	bne.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004176:	4b17      	ldr	r3, [pc, #92]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004186:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800418a:	4912      	ldr	r1, [pc, #72]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800418c:	4313      	orrs	r3, r2
 800418e:	608b      	str	r3, [r1, #8]
 8004190:	e005      	b.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004192:	4b10      	ldr	r3, [pc, #64]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	4a0f      	ldr	r2, [pc, #60]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004198:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800419c:	6093      	str	r3, [r2, #8]
 800419e:	4b0d      	ldr	r3, [pc, #52]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80041a0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041aa:	490a      	ldr	r1, [pc, #40]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80041ac:	4313      	orrs	r3, r2
 80041ae:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0308 	and.w	r3, r3, #8
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d003      	beq.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	7c1a      	ldrb	r2, [r3, #16]
 80041c0:	4b07      	ldr	r3, [pc, #28]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80041c2:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80041c4:	2300      	movs	r3, #0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3718      	adds	r7, #24
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	42470068 	.word	0x42470068
 80041d4:	40023800 	.word	0x40023800
 80041d8:	40007000 	.word	0x40007000
 80041dc:	42470e40 	.word	0x42470e40
 80041e0:	424711e0 	.word	0x424711e0

080041e4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b082      	sub	sp, #8
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d101      	bne.n	80041f6 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e083      	b.n	80042fe <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	7f5b      	ldrb	r3, [r3, #29]
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d105      	bne.n	800420c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f7fd fa98 	bl	800173c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2202      	movs	r2, #2
 8004210:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	22ca      	movs	r2, #202	; 0xca
 8004218:	625a      	str	r2, [r3, #36]	; 0x24
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2253      	movs	r2, #83	; 0x53
 8004220:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 f897 	bl	8004356 <RTC_EnterInitMode>
 8004228:	4603      	mov	r3, r0
 800422a:	2b00      	cmp	r3, #0
 800422c:	d008      	beq.n	8004240 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	22ff      	movs	r2, #255	; 0xff
 8004234:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2204      	movs	r2, #4
 800423a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e05e      	b.n	80042fe <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	6812      	ldr	r2, [r2, #0]
 800424a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800424e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004252:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	6899      	ldr	r1, [r3, #8]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	685a      	ldr	r2, [r3, #4]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	431a      	orrs	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	695b      	ldr	r3, [r3, #20]
 8004268:	431a      	orrs	r2, r3
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	430a      	orrs	r2, r1
 8004270:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	68d2      	ldr	r2, [r2, #12]
 800427a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	6919      	ldr	r1, [r3, #16]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	041a      	lsls	r2, r3, #16
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	430a      	orrs	r2, r1
 800428e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	68da      	ldr	r2, [r3, #12]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800429e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	f003 0320 	and.w	r3, r3, #32
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d10e      	bne.n	80042cc <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f000 f829 	bl	8004306 <HAL_RTC_WaitForSynchro>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d008      	beq.n	80042cc <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	22ff      	movs	r2, #255	; 0xff
 80042c0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2204      	movs	r2, #4
 80042c6:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e018      	b.n	80042fe <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80042da:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	699a      	ldr	r2, [r3, #24]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	430a      	orrs	r2, r1
 80042ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	22ff      	movs	r2, #255	; 0xff
 80042f4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2201      	movs	r2, #1
 80042fa:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80042fc:	2300      	movs	r3, #0
  }
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3708      	adds	r7, #8
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}

08004306 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004306:	b580      	push	{r7, lr}
 8004308:	b084      	sub	sp, #16
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800430e:	2300      	movs	r3, #0
 8004310:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68da      	ldr	r2, [r3, #12]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004320:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004322:	f7fd fe73 	bl	800200c <HAL_GetTick>
 8004326:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8004328:	e009      	b.n	800433e <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800432a:	f7fd fe6f 	bl	800200c <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004338:	d901      	bls.n	800433e <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e007      	b.n	800434e <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	f003 0320 	and.w	r3, r3, #32
 8004348:	2b00      	cmp	r3, #0
 800434a:	d0ee      	beq.n	800432a <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3710      	adds	r7, #16
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b084      	sub	sp, #16
 800435a:	af00      	add	r7, sp, #0
 800435c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800435e:	2300      	movs	r3, #0
 8004360:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800436c:	2b00      	cmp	r3, #0
 800436e:	d119      	bne.n	80043a4 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f04f 32ff 	mov.w	r2, #4294967295
 8004378:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800437a:	f7fd fe47 	bl	800200c <HAL_GetTick>
 800437e:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004380:	e009      	b.n	8004396 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004382:	f7fd fe43 	bl	800200c <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004390:	d901      	bls.n	8004396 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e007      	b.n	80043a6 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d0ee      	beq.n	8004382 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3710      	adds	r7, #16
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}

080043ae <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80043ae:	b580      	push	{r7, lr}
 80043b0:	b082      	sub	sp, #8
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d101      	bne.n	80043c0 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e07b      	b.n	80044b8 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d108      	bne.n	80043da <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043d0:	d009      	beq.n	80043e6 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2200      	movs	r2, #0
 80043d6:	61da      	str	r2, [r3, #28]
 80043d8:	e005      	b.n	80043e6 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d106      	bne.n	8004406 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f7fd fa33 	bl	800186c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2202      	movs	r2, #2
 800440a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800441c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800442e:	431a      	orrs	r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004438:	431a      	orrs	r2, r3
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	691b      	ldr	r3, [r3, #16]
 800443e:	f003 0302 	and.w	r3, r3, #2
 8004442:	431a      	orrs	r2, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	695b      	ldr	r3, [r3, #20]
 8004448:	f003 0301 	and.w	r3, r3, #1
 800444c:	431a      	orrs	r2, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	699b      	ldr	r3, [r3, #24]
 8004452:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004456:	431a      	orrs	r2, r3
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	69db      	ldr	r3, [r3, #28]
 800445c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004460:	431a      	orrs	r2, r3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800446a:	ea42 0103 	orr.w	r1, r2, r3
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004472:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	430a      	orrs	r2, r1
 800447c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	699b      	ldr	r3, [r3, #24]
 8004482:	0c1b      	lsrs	r3, r3, #16
 8004484:	f003 0104 	and.w	r1, r3, #4
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448c:	f003 0210 	and.w	r2, r3, #16
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	430a      	orrs	r2, r1
 8004496:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	69da      	ldr	r2, [r3, #28]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044a6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2200      	movs	r2, #0
 80044ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80044b6:	2300      	movs	r3, #0
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3708      	adds	r7, #8
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}

080044c0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b088      	sub	sp, #32
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	60f8      	str	r0, [r7, #12]
 80044c8:	60b9      	str	r1, [r7, #8]
 80044ca:	603b      	str	r3, [r7, #0]
 80044cc:	4613      	mov	r3, r2
 80044ce:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80044d0:	2300      	movs	r3, #0
 80044d2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d101      	bne.n	80044e2 <HAL_SPI_Transmit+0x22>
 80044de:	2302      	movs	r3, #2
 80044e0:	e126      	b.n	8004730 <HAL_SPI_Transmit+0x270>
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2201      	movs	r2, #1
 80044e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80044ea:	f7fd fd8f 	bl	800200c <HAL_GetTick>
 80044ee:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80044f0:	88fb      	ldrh	r3, [r7, #6]
 80044f2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d002      	beq.n	8004506 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004500:	2302      	movs	r3, #2
 8004502:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004504:	e10b      	b.n	800471e <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d002      	beq.n	8004512 <HAL_SPI_Transmit+0x52>
 800450c:	88fb      	ldrh	r3, [r7, #6]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d102      	bne.n	8004518 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004516:	e102      	b.n	800471e <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2203      	movs	r2, #3
 800451c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2200      	movs	r2, #0
 8004524:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	68ba      	ldr	r2, [r7, #8]
 800452a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	88fa      	ldrh	r2, [r7, #6]
 8004530:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	88fa      	ldrh	r2, [r7, #6]
 8004536:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2200      	movs	r2, #0
 800453c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2200      	movs	r2, #0
 8004548:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2200      	movs	r2, #0
 800454e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2200      	movs	r2, #0
 8004554:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800455e:	d10f      	bne.n	8004580 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800456e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800457e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800458a:	2b40      	cmp	r3, #64	; 0x40
 800458c:	d007      	beq.n	800459e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800459c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	68db      	ldr	r3, [r3, #12]
 80045a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045a6:	d14b      	bne.n	8004640 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d002      	beq.n	80045b6 <HAL_SPI_Transmit+0xf6>
 80045b0:	8afb      	ldrh	r3, [r7, #22]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d13e      	bne.n	8004634 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ba:	881a      	ldrh	r2, [r3, #0]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045c6:	1c9a      	adds	r2, r3, #2
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	3b01      	subs	r3, #1
 80045d4:	b29a      	uxth	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80045da:	e02b      	b.n	8004634 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	f003 0302 	and.w	r3, r3, #2
 80045e6:	2b02      	cmp	r3, #2
 80045e8:	d112      	bne.n	8004610 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ee:	881a      	ldrh	r2, [r3, #0]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045fa:	1c9a      	adds	r2, r3, #2
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004604:	b29b      	uxth	r3, r3
 8004606:	3b01      	subs	r3, #1
 8004608:	b29a      	uxth	r2, r3
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	86da      	strh	r2, [r3, #54]	; 0x36
 800460e:	e011      	b.n	8004634 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004610:	f7fd fcfc 	bl	800200c <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	683a      	ldr	r2, [r7, #0]
 800461c:	429a      	cmp	r2, r3
 800461e:	d803      	bhi.n	8004628 <HAL_SPI_Transmit+0x168>
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004626:	d102      	bne.n	800462e <HAL_SPI_Transmit+0x16e>
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d102      	bne.n	8004634 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800462e:	2303      	movs	r3, #3
 8004630:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004632:	e074      	b.n	800471e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004638:	b29b      	uxth	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1ce      	bne.n	80045dc <HAL_SPI_Transmit+0x11c>
 800463e:	e04c      	b.n	80046da <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d002      	beq.n	800464e <HAL_SPI_Transmit+0x18e>
 8004648:	8afb      	ldrh	r3, [r7, #22]
 800464a:	2b01      	cmp	r3, #1
 800464c:	d140      	bne.n	80046d0 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	330c      	adds	r3, #12
 8004658:	7812      	ldrb	r2, [r2, #0]
 800465a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004660:	1c5a      	adds	r2, r3, #1
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800466a:	b29b      	uxth	r3, r3
 800466c:	3b01      	subs	r3, #1
 800466e:	b29a      	uxth	r2, r3
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004674:	e02c      	b.n	80046d0 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	f003 0302 	and.w	r3, r3, #2
 8004680:	2b02      	cmp	r3, #2
 8004682:	d113      	bne.n	80046ac <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	330c      	adds	r3, #12
 800468e:	7812      	ldrb	r2, [r2, #0]
 8004690:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004696:	1c5a      	adds	r2, r3, #1
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	3b01      	subs	r3, #1
 80046a4:	b29a      	uxth	r2, r3
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	86da      	strh	r2, [r3, #54]	; 0x36
 80046aa:	e011      	b.n	80046d0 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046ac:	f7fd fcae 	bl	800200c <HAL_GetTick>
 80046b0:	4602      	mov	r2, r0
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	683a      	ldr	r2, [r7, #0]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d803      	bhi.n	80046c4 <HAL_SPI_Transmit+0x204>
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046c2:	d102      	bne.n	80046ca <HAL_SPI_Transmit+0x20a>
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d102      	bne.n	80046d0 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80046ca:	2303      	movs	r3, #3
 80046cc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80046ce:	e026      	b.n	800471e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d1cd      	bne.n	8004676 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80046da:	69ba      	ldr	r2, [r7, #24]
 80046dc:	6839      	ldr	r1, [r7, #0]
 80046de:	68f8      	ldr	r0, [r7, #12]
 80046e0:	f000 f9fe 	bl	8004ae0 <SPI_EndRxTxTransaction>
 80046e4:	4603      	mov	r3, r0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d002      	beq.n	80046f0 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2220      	movs	r2, #32
 80046ee:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d10a      	bne.n	800470e <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80046f8:	2300      	movs	r3, #0
 80046fa:	613b      	str	r3, [r7, #16]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	613b      	str	r3, [r7, #16]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	613b      	str	r3, [r7, #16]
 800470c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004712:	2b00      	cmp	r3, #0
 8004714:	d002      	beq.n	800471c <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	77fb      	strb	r3, [r7, #31]
 800471a:	e000      	b.n	800471e <HAL_SPI_Transmit+0x25e>
  }

error:
 800471c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2201      	movs	r2, #1
 8004722:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800472e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004730:	4618      	mov	r0, r3
 8004732:	3720      	adds	r7, #32
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}

08004738 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b086      	sub	sp, #24
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	4613      	mov	r3, r2
 8004744:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004746:	2300      	movs	r3, #0
 8004748:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004750:	2b01      	cmp	r3, #1
 8004752:	d101      	bne.n	8004758 <HAL_SPI_Transmit_DMA+0x20>
 8004754:	2302      	movs	r3, #2
 8004756:	e09b      	b.n	8004890 <HAL_SPI_Transmit_DMA+0x158>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004766:	b2db      	uxtb	r3, r3
 8004768:	2b01      	cmp	r3, #1
 800476a:	d002      	beq.n	8004772 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800476c:	2302      	movs	r3, #2
 800476e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004770:	e089      	b.n	8004886 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d002      	beq.n	800477e <HAL_SPI_Transmit_DMA+0x46>
 8004778:	88fb      	ldrh	r3, [r7, #6]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d102      	bne.n	8004784 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004782:	e080      	b.n	8004886 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2203      	movs	r2, #3
 8004788:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2200      	movs	r2, #0
 8004790:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	68ba      	ldr	r2, [r7, #8]
 8004796:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	88fa      	ldrh	r2, [r7, #6]
 800479c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	88fa      	ldrh	r2, [r7, #6]
 80047a2:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2200      	movs	r2, #0
 80047a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2200      	movs	r2, #0
 80047b4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2200      	movs	r2, #0
 80047c0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047ca:	d10f      	bne.n	80047ec <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047da:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80047ea:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047f0:	4a29      	ldr	r2, [pc, #164]	; (8004898 <HAL_SPI_Transmit_DMA+0x160>)
 80047f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047f8:	4a28      	ldr	r2, [pc, #160]	; (800489c <HAL_SPI_Transmit_DMA+0x164>)
 80047fa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004800:	4a27      	ldr	r2, [pc, #156]	; (80048a0 <HAL_SPI_Transmit_DMA+0x168>)
 8004802:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004808:	2200      	movs	r2, #0
 800480a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004814:	4619      	mov	r1, r3
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	330c      	adds	r3, #12
 800481c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004822:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004824:	f7fe f9d4 	bl	8002bd0 <HAL_DMA_Start_IT>
 8004828:	4603      	mov	r3, r0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d00c      	beq.n	8004848 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004832:	f043 0210 	orr.w	r2, r3, #16
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2201      	movs	r2, #1
 8004842:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8004846:	e01e      	b.n	8004886 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004852:	2b40      	cmp	r3, #64	; 0x40
 8004854:	d007      	beq.n	8004866 <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004864:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	685a      	ldr	r2, [r3, #4]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f042 0220 	orr.w	r2, r2, #32
 8004874:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	685a      	ldr	r2, [r3, #4]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f042 0202 	orr.w	r2, r2, #2
 8004884:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2200      	movs	r2, #0
 800488a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800488e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004890:	4618      	mov	r0, r3
 8004892:	3718      	adds	r7, #24
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}
 8004898:	08004975 	.word	0x08004975
 800489c:	080048cd 	.word	0x080048cd
 80048a0:	08004991 	.word	0x08004991

080048a4 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b083      	sub	sp, #12
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80048c0:	bf00      	nop
 80048c2:	370c      	adds	r7, #12
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr

080048cc <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b086      	sub	sp, #24
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048d8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80048da:	f7fd fb97 	bl	800200c <HAL_GetTick>
 80048de:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048ee:	d03b      	beq.n	8004968 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	685a      	ldr	r2, [r3, #4]
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f022 0220 	bic.w	r2, r2, #32
 80048fe:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	685a      	ldr	r2, [r3, #4]
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 0202 	bic.w	r2, r2, #2
 800490e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004910:	693a      	ldr	r2, [r7, #16]
 8004912:	2164      	movs	r1, #100	; 0x64
 8004914:	6978      	ldr	r0, [r7, #20]
 8004916:	f000 f8e3 	bl	8004ae0 <SPI_EndRxTxTransaction>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d005      	beq.n	800492c <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004924:	f043 0220 	orr.w	r2, r3, #32
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d10a      	bne.n	800494a <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004934:	2300      	movs	r3, #0
 8004936:	60fb      	str	r3, [r7, #12]
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	60fb      	str	r3, [r7, #12]
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	60fb      	str	r3, [r7, #12]
 8004948:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	2200      	movs	r2, #0
 800494e:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800495c:	2b00      	cmp	r3, #0
 800495e:	d003      	beq.n	8004968 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004960:	6978      	ldr	r0, [r7, #20]
 8004962:	f7ff ffa9 	bl	80048b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004966:	e002      	b.n	800496e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004968:	6978      	ldr	r0, [r7, #20]
 800496a:	f7fc fc0f 	bl	800118c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800496e:	3718      	adds	r7, #24
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}

08004974 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b084      	sub	sp, #16
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004980:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	f7ff ff8e 	bl	80048a4 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004988:	bf00      	nop
 800498a:	3710      	adds	r7, #16
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b084      	sub	sp, #16
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800499c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	685a      	ldr	r2, [r3, #4]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f022 0203 	bic.w	r2, r2, #3
 80049ac:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049b2:	f043 0210 	orr.w	r2, r3, #16
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2201      	movs	r2, #1
 80049be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80049c2:	68f8      	ldr	r0, [r7, #12]
 80049c4:	f7ff ff78 	bl	80048b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80049c8:	bf00      	nop
 80049ca:	3710      	adds	r7, #16
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b088      	sub	sp, #32
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	60f8      	str	r0, [r7, #12]
 80049d8:	60b9      	str	r1, [r7, #8]
 80049da:	603b      	str	r3, [r7, #0]
 80049dc:	4613      	mov	r3, r2
 80049de:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80049e0:	f7fd fb14 	bl	800200c <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e8:	1a9b      	subs	r3, r3, r2
 80049ea:	683a      	ldr	r2, [r7, #0]
 80049ec:	4413      	add	r3, r2
 80049ee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80049f0:	f7fd fb0c 	bl	800200c <HAL_GetTick>
 80049f4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80049f6:	4b39      	ldr	r3, [pc, #228]	; (8004adc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	015b      	lsls	r3, r3, #5
 80049fc:	0d1b      	lsrs	r3, r3, #20
 80049fe:	69fa      	ldr	r2, [r7, #28]
 8004a00:	fb02 f303 	mul.w	r3, r2, r3
 8004a04:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a06:	e054      	b.n	8004ab2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a0e:	d050      	beq.n	8004ab2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a10:	f7fd fafc 	bl	800200c <HAL_GetTick>
 8004a14:	4602      	mov	r2, r0
 8004a16:	69bb      	ldr	r3, [r7, #24]
 8004a18:	1ad3      	subs	r3, r2, r3
 8004a1a:	69fa      	ldr	r2, [r7, #28]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d902      	bls.n	8004a26 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d13d      	bne.n	8004aa2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	685a      	ldr	r2, [r3, #4]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004a34:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a3e:	d111      	bne.n	8004a64 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a48:	d004      	beq.n	8004a54 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a52:	d107      	bne.n	8004a64 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a62:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a6c:	d10f      	bne.n	8004a8e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a7c:	601a      	str	r2, [r3, #0]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a8c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2201      	movs	r2, #1
 8004a92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e017      	b.n	8004ad2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d101      	bne.n	8004aac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	689a      	ldr	r2, [r3, #8]
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	4013      	ands	r3, r2
 8004abc:	68ba      	ldr	r2, [r7, #8]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	bf0c      	ite	eq
 8004ac2:	2301      	moveq	r3, #1
 8004ac4:	2300      	movne	r3, #0
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	461a      	mov	r2, r3
 8004aca:	79fb      	ldrb	r3, [r7, #7]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d19b      	bne.n	8004a08 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004ad0:	2300      	movs	r3, #0
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3720      	adds	r7, #32
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	bf00      	nop
 8004adc:	20000004 	.word	0x20000004

08004ae0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b088      	sub	sp, #32
 8004ae4:	af02      	add	r7, sp, #8
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004aec:	4b1b      	ldr	r3, [pc, #108]	; (8004b5c <SPI_EndRxTxTransaction+0x7c>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a1b      	ldr	r2, [pc, #108]	; (8004b60 <SPI_EndRxTxTransaction+0x80>)
 8004af2:	fba2 2303 	umull	r2, r3, r2, r3
 8004af6:	0d5b      	lsrs	r3, r3, #21
 8004af8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004afc:	fb02 f303 	mul.w	r3, r2, r3
 8004b00:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b0a:	d112      	bne.n	8004b32 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	9300      	str	r3, [sp, #0]
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	2200      	movs	r2, #0
 8004b14:	2180      	movs	r1, #128	; 0x80
 8004b16:	68f8      	ldr	r0, [r7, #12]
 8004b18:	f7ff ff5a 	bl	80049d0 <SPI_WaitFlagStateUntilTimeout>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d016      	beq.n	8004b50 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b26:	f043 0220 	orr.w	r2, r3, #32
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e00f      	b.n	8004b52 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d00a      	beq.n	8004b4e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	3b01      	subs	r3, #1
 8004b3c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b48:	2b80      	cmp	r3, #128	; 0x80
 8004b4a:	d0f2      	beq.n	8004b32 <SPI_EndRxTxTransaction+0x52>
 8004b4c:	e000      	b.n	8004b50 <SPI_EndRxTxTransaction+0x70>
        break;
 8004b4e:	bf00      	nop
  }

  return HAL_OK;
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3718      	adds	r7, #24
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	bf00      	nop
 8004b5c:	20000004 	.word	0x20000004
 8004b60:	165e9f81 	.word	0x165e9f81

08004b64 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b086      	sub	sp, #24
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d101      	bne.n	8004b78 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e097      	b.n	8004ca8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d106      	bne.n	8004b92 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f7fd f8d5 	bl	8001d3c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2202      	movs	r2, #2
 8004b96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	6812      	ldr	r2, [r2, #0]
 8004ba4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ba8:	f023 0307 	bic.w	r3, r3, #7
 8004bac:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	3304      	adds	r3, #4
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	4610      	mov	r0, r2
 8004bba:	f000 f907 	bl	8004dcc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	699b      	ldr	r3, [r3, #24]
 8004bcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	6a1b      	ldr	r3, [r3, #32]
 8004bd4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	697a      	ldr	r2, [r7, #20]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004be6:	f023 0303 	bic.w	r3, r3, #3
 8004bea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	689a      	ldr	r2, [r3, #8]
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	021b      	lsls	r3, r3, #8
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	693a      	ldr	r2, [r7, #16]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004c04:	f023 030c 	bic.w	r3, r3, #12
 8004c08:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c10:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	68da      	ldr	r2, [r3, #12]
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	69db      	ldr	r3, [r3, #28]
 8004c1e:	021b      	lsls	r3, r3, #8
 8004c20:	4313      	orrs	r3, r2
 8004c22:	693a      	ldr	r2, [r7, #16]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	691b      	ldr	r3, [r3, #16]
 8004c2c:	011a      	lsls	r2, r3, #4
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	6a1b      	ldr	r3, [r3, #32]
 8004c32:	031b      	lsls	r3, r3, #12
 8004c34:	4313      	orrs	r3, r2
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004c42:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004c4a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	685a      	ldr	r2, [r3, #4]
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	695b      	ldr	r3, [r3, #20]
 8004c54:	011b      	lsls	r3, r3, #4
 8004c56:	4313      	orrs	r3, r2
 8004c58:	68fa      	ldr	r2, [r7, #12]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	693a      	ldr	r2, [r7, #16]
 8004c6c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2201      	movs	r2, #1
 8004c92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3718      	adds	r7, #24
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cc0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004cc8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004cd0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004cd8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d110      	bne.n	8004d02 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ce0:	7bfb      	ldrb	r3, [r7, #15]
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d102      	bne.n	8004cec <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004ce6:	7b7b      	ldrb	r3, [r7, #13]
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d001      	beq.n	8004cf0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004cec:	2301      	movs	r3, #1
 8004cee:	e069      	b.n	8004dc4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2202      	movs	r2, #2
 8004cf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2202      	movs	r2, #2
 8004cfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d00:	e031      	b.n	8004d66 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	2b04      	cmp	r3, #4
 8004d06:	d110      	bne.n	8004d2a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d08:	7bbb      	ldrb	r3, [r7, #14]
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d102      	bne.n	8004d14 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004d0e:	7b3b      	ldrb	r3, [r7, #12]
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d001      	beq.n	8004d18 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e055      	b.n	8004dc4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2202      	movs	r2, #2
 8004d1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2202      	movs	r2, #2
 8004d24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d28:	e01d      	b.n	8004d66 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d2a:	7bfb      	ldrb	r3, [r7, #15]
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d108      	bne.n	8004d42 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d30:	7bbb      	ldrb	r3, [r7, #14]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d105      	bne.n	8004d42 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d36:	7b7b      	ldrb	r3, [r7, #13]
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d102      	bne.n	8004d42 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004d3c:	7b3b      	ldrb	r3, [r7, #12]
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d001      	beq.n	8004d46 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e03e      	b.n	8004dc4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2202      	movs	r2, #2
 8004d4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2202      	movs	r2, #2
 8004d52:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2202      	movs	r2, #2
 8004d5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2202      	movs	r2, #2
 8004d62:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d003      	beq.n	8004d74 <HAL_TIM_Encoder_Start+0xc4>
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	2b04      	cmp	r3, #4
 8004d70:	d008      	beq.n	8004d84 <HAL_TIM_Encoder_Start+0xd4>
 8004d72:	e00f      	b.n	8004d94 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2201      	movs	r2, #1
 8004d7a:	2100      	movs	r1, #0
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f000 f8a5 	bl	8004ecc <TIM_CCxChannelCmd>
      break;
 8004d82:	e016      	b.n	8004db2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	2104      	movs	r1, #4
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f000 f89d 	bl	8004ecc <TIM_CCxChannelCmd>
      break;
 8004d92:	e00e      	b.n	8004db2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	2100      	movs	r1, #0
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f000 f895 	bl	8004ecc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	2201      	movs	r2, #1
 8004da8:	2104      	movs	r1, #4
 8004daa:	4618      	mov	r0, r3
 8004dac:	f000 f88e 	bl	8004ecc <TIM_CCxChannelCmd>
      break;
 8004db0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f042 0201 	orr.w	r2, r2, #1
 8004dc0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004dc2:	2300      	movs	r3, #0
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3710      	adds	r7, #16
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b085      	sub	sp, #20
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	4a34      	ldr	r2, [pc, #208]	; (8004eb0 <TIM_Base_SetConfig+0xe4>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d00f      	beq.n	8004e04 <TIM_Base_SetConfig+0x38>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dea:	d00b      	beq.n	8004e04 <TIM_Base_SetConfig+0x38>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a31      	ldr	r2, [pc, #196]	; (8004eb4 <TIM_Base_SetConfig+0xe8>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d007      	beq.n	8004e04 <TIM_Base_SetConfig+0x38>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	4a30      	ldr	r2, [pc, #192]	; (8004eb8 <TIM_Base_SetConfig+0xec>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d003      	beq.n	8004e04 <TIM_Base_SetConfig+0x38>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4a2f      	ldr	r2, [pc, #188]	; (8004ebc <TIM_Base_SetConfig+0xf0>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d108      	bne.n	8004e16 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a25      	ldr	r2, [pc, #148]	; (8004eb0 <TIM_Base_SetConfig+0xe4>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d01b      	beq.n	8004e56 <TIM_Base_SetConfig+0x8a>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e24:	d017      	beq.n	8004e56 <TIM_Base_SetConfig+0x8a>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a22      	ldr	r2, [pc, #136]	; (8004eb4 <TIM_Base_SetConfig+0xe8>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d013      	beq.n	8004e56 <TIM_Base_SetConfig+0x8a>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a21      	ldr	r2, [pc, #132]	; (8004eb8 <TIM_Base_SetConfig+0xec>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d00f      	beq.n	8004e56 <TIM_Base_SetConfig+0x8a>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a20      	ldr	r2, [pc, #128]	; (8004ebc <TIM_Base_SetConfig+0xf0>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d00b      	beq.n	8004e56 <TIM_Base_SetConfig+0x8a>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a1f      	ldr	r2, [pc, #124]	; (8004ec0 <TIM_Base_SetConfig+0xf4>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d007      	beq.n	8004e56 <TIM_Base_SetConfig+0x8a>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a1e      	ldr	r2, [pc, #120]	; (8004ec4 <TIM_Base_SetConfig+0xf8>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d003      	beq.n	8004e56 <TIM_Base_SetConfig+0x8a>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a1d      	ldr	r2, [pc, #116]	; (8004ec8 <TIM_Base_SetConfig+0xfc>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d108      	bne.n	8004e68 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	68fa      	ldr	r2, [r7, #12]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	695b      	ldr	r3, [r3, #20]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	68fa      	ldr	r2, [r7, #12]
 8004e7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	689a      	ldr	r2, [r3, #8]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	4a08      	ldr	r2, [pc, #32]	; (8004eb0 <TIM_Base_SetConfig+0xe4>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d103      	bne.n	8004e9c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	691a      	ldr	r2, [r3, #16]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	615a      	str	r2, [r3, #20]
}
 8004ea2:	bf00      	nop
 8004ea4:	3714      	adds	r7, #20
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	40010000 	.word	0x40010000
 8004eb4:	40000400 	.word	0x40000400
 8004eb8:	40000800 	.word	0x40000800
 8004ebc:	40000c00 	.word	0x40000c00
 8004ec0:	40014000 	.word	0x40014000
 8004ec4:	40014400 	.word	0x40014400
 8004ec8:	40014800 	.word	0x40014800

08004ecc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b087      	sub	sp, #28
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	f003 031f 	and.w	r3, r3, #31
 8004ede:	2201      	movs	r2, #1
 8004ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	6a1a      	ldr	r2, [r3, #32]
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	43db      	mvns	r3, r3
 8004eee:	401a      	ands	r2, r3
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6a1a      	ldr	r2, [r3, #32]
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	f003 031f 	and.w	r3, r3, #31
 8004efe:	6879      	ldr	r1, [r7, #4]
 8004f00:	fa01 f303 	lsl.w	r3, r1, r3
 8004f04:	431a      	orrs	r2, r3
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	621a      	str	r2, [r3, #32]
}
 8004f0a:	bf00      	nop
 8004f0c:	371c      	adds	r7, #28
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr
	...

08004f18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b085      	sub	sp, #20
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d101      	bne.n	8004f30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f2c:	2302      	movs	r3, #2
 8004f2e:	e050      	b.n	8004fd2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68fa      	ldr	r2, [r7, #12]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	68fa      	ldr	r2, [r7, #12]
 8004f68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a1c      	ldr	r2, [pc, #112]	; (8004fe0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d018      	beq.n	8004fa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f7c:	d013      	beq.n	8004fa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a18      	ldr	r2, [pc, #96]	; (8004fe4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d00e      	beq.n	8004fa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a16      	ldr	r2, [pc, #88]	; (8004fe8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d009      	beq.n	8004fa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a15      	ldr	r2, [pc, #84]	; (8004fec <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d004      	beq.n	8004fa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a13      	ldr	r2, [pc, #76]	; (8004ff0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d10c      	bne.n	8004fc0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	68ba      	ldr	r2, [r7, #8]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fd0:	2300      	movs	r3, #0
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3714      	adds	r7, #20
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	40010000 	.word	0x40010000
 8004fe4:	40000400 	.word	0x40000400
 8004fe8:	40000800 	.word	0x40000800
 8004fec:	40000c00 	.word	0x40000c00
 8004ff0:	40014000 	.word	0x40014000

08004ff4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b082      	sub	sp, #8
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d101      	bne.n	8005006 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e03f      	b.n	8005086 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800500c:	b2db      	uxtb	r3, r3
 800500e:	2b00      	cmp	r3, #0
 8005010:	d106      	bne.n	8005020 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f7fc ff1e 	bl	8001e5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2224      	movs	r2, #36	; 0x24
 8005024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	68da      	ldr	r2, [r3, #12]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005036:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f000 f929 	bl	8005290 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	691a      	ldr	r2, [r3, #16]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800504c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	695a      	ldr	r2, [r3, #20]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800505c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	68da      	ldr	r2, [r3, #12]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800506c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2220      	movs	r2, #32
 8005078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2220      	movs	r2, #32
 8005080:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005084:	2300      	movs	r3, #0
}
 8005086:	4618      	mov	r0, r3
 8005088:	3708      	adds	r7, #8
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800508e:	b580      	push	{r7, lr}
 8005090:	b08a      	sub	sp, #40	; 0x28
 8005092:	af02      	add	r7, sp, #8
 8005094:	60f8      	str	r0, [r7, #12]
 8005096:	60b9      	str	r1, [r7, #8]
 8005098:	603b      	str	r3, [r7, #0]
 800509a:	4613      	mov	r3, r2
 800509c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800509e:	2300      	movs	r3, #0
 80050a0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	2b20      	cmp	r3, #32
 80050ac:	d17c      	bne.n	80051a8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d002      	beq.n	80050ba <HAL_UART_Transmit+0x2c>
 80050b4:	88fb      	ldrh	r3, [r7, #6]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d101      	bne.n	80050be <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e075      	b.n	80051aa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d101      	bne.n	80050cc <HAL_UART_Transmit+0x3e>
 80050c8:	2302      	movs	r3, #2
 80050ca:	e06e      	b.n	80051aa <HAL_UART_Transmit+0x11c>
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2200      	movs	r2, #0
 80050d8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2221      	movs	r2, #33	; 0x21
 80050de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050e2:	f7fc ff93 	bl	800200c <HAL_GetTick>
 80050e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	88fa      	ldrh	r2, [r7, #6]
 80050ec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	88fa      	ldrh	r2, [r7, #6]
 80050f2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050fc:	d108      	bne.n	8005110 <HAL_UART_Transmit+0x82>
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	691b      	ldr	r3, [r3, #16]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d104      	bne.n	8005110 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005106:	2300      	movs	r3, #0
 8005108:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	61bb      	str	r3, [r7, #24]
 800510e:	e003      	b.n	8005118 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005114:	2300      	movs	r3, #0
 8005116:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2200      	movs	r2, #0
 800511c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005120:	e02a      	b.n	8005178 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	9300      	str	r3, [sp, #0]
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	2200      	movs	r2, #0
 800512a:	2180      	movs	r1, #128	; 0x80
 800512c:	68f8      	ldr	r0, [r7, #12]
 800512e:	f000 f840 	bl	80051b2 <UART_WaitOnFlagUntilTimeout>
 8005132:	4603      	mov	r3, r0
 8005134:	2b00      	cmp	r3, #0
 8005136:	d001      	beq.n	800513c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005138:	2303      	movs	r3, #3
 800513a:	e036      	b.n	80051aa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800513c:	69fb      	ldr	r3, [r7, #28]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d10b      	bne.n	800515a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	881b      	ldrh	r3, [r3, #0]
 8005146:	461a      	mov	r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005150:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005152:	69bb      	ldr	r3, [r7, #24]
 8005154:	3302      	adds	r3, #2
 8005156:	61bb      	str	r3, [r7, #24]
 8005158:	e007      	b.n	800516a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	781a      	ldrb	r2, [r3, #0]
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005164:	69fb      	ldr	r3, [r7, #28]
 8005166:	3301      	adds	r3, #1
 8005168:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800516e:	b29b      	uxth	r3, r3
 8005170:	3b01      	subs	r3, #1
 8005172:	b29a      	uxth	r2, r3
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800517c:	b29b      	uxth	r3, r3
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1cf      	bne.n	8005122 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	9300      	str	r3, [sp, #0]
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	2200      	movs	r2, #0
 800518a:	2140      	movs	r1, #64	; 0x40
 800518c:	68f8      	ldr	r0, [r7, #12]
 800518e:	f000 f810 	bl	80051b2 <UART_WaitOnFlagUntilTimeout>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d001      	beq.n	800519c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005198:	2303      	movs	r3, #3
 800519a:	e006      	b.n	80051aa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2220      	movs	r2, #32
 80051a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80051a4:	2300      	movs	r3, #0
 80051a6:	e000      	b.n	80051aa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80051a8:	2302      	movs	r3, #2
  }
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	3720      	adds	r7, #32
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}

080051b2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80051b2:	b580      	push	{r7, lr}
 80051b4:	b090      	sub	sp, #64	; 0x40
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	60f8      	str	r0, [r7, #12]
 80051ba:	60b9      	str	r1, [r7, #8]
 80051bc:	603b      	str	r3, [r7, #0]
 80051be:	4613      	mov	r3, r2
 80051c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051c2:	e050      	b.n	8005266 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ca:	d04c      	beq.n	8005266 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80051cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d007      	beq.n	80051e2 <UART_WaitOnFlagUntilTimeout+0x30>
 80051d2:	f7fc ff1b 	bl	800200c <HAL_GetTick>
 80051d6:	4602      	mov	r2, r0
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	1ad3      	subs	r3, r2, r3
 80051dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80051de:	429a      	cmp	r2, r3
 80051e0:	d241      	bcs.n	8005266 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	330c      	adds	r3, #12
 80051e8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ec:	e853 3f00 	ldrex	r3, [r3]
 80051f0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80051f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80051f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	330c      	adds	r3, #12
 8005200:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005202:	637a      	str	r2, [r7, #52]	; 0x34
 8005204:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005206:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005208:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800520a:	e841 2300 	strex	r3, r2, [r1]
 800520e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005212:	2b00      	cmp	r3, #0
 8005214:	d1e5      	bne.n	80051e2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	3314      	adds	r3, #20
 800521c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	e853 3f00 	ldrex	r3, [r3]
 8005224:	613b      	str	r3, [r7, #16]
   return(result);
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	f023 0301 	bic.w	r3, r3, #1
 800522c:	63bb      	str	r3, [r7, #56]	; 0x38
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	3314      	adds	r3, #20
 8005234:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005236:	623a      	str	r2, [r7, #32]
 8005238:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800523a:	69f9      	ldr	r1, [r7, #28]
 800523c:	6a3a      	ldr	r2, [r7, #32]
 800523e:	e841 2300 	strex	r3, r2, [r1]
 8005242:	61bb      	str	r3, [r7, #24]
   return(result);
 8005244:	69bb      	ldr	r3, [r7, #24]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d1e5      	bne.n	8005216 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2220      	movs	r2, #32
 800524e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2220      	movs	r2, #32
 8005256:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2200      	movs	r2, #0
 800525e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005262:	2303      	movs	r3, #3
 8005264:	e00f      	b.n	8005286 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	4013      	ands	r3, r2
 8005270:	68ba      	ldr	r2, [r7, #8]
 8005272:	429a      	cmp	r2, r3
 8005274:	bf0c      	ite	eq
 8005276:	2301      	moveq	r3, #1
 8005278:	2300      	movne	r3, #0
 800527a:	b2db      	uxtb	r3, r3
 800527c:	461a      	mov	r2, r3
 800527e:	79fb      	ldrb	r3, [r7, #7]
 8005280:	429a      	cmp	r2, r3
 8005282:	d09f      	beq.n	80051c4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005284:	2300      	movs	r3, #0
}
 8005286:	4618      	mov	r0, r3
 8005288:	3740      	adds	r7, #64	; 0x40
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
	...

08005290 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005294:	b09f      	sub	sp, #124	; 0x7c
 8005296:	af00      	add	r7, sp, #0
 8005298:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800529a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	691b      	ldr	r3, [r3, #16]
 80052a0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80052a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052a6:	68d9      	ldr	r1, [r3, #12]
 80052a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	ea40 0301 	orr.w	r3, r0, r1
 80052b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80052b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052b4:	689a      	ldr	r2, [r3, #8]
 80052b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	431a      	orrs	r2, r3
 80052bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052be:	695b      	ldr	r3, [r3, #20]
 80052c0:	431a      	orrs	r2, r3
 80052c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052c4:	69db      	ldr	r3, [r3, #28]
 80052c6:	4313      	orrs	r3, r2
 80052c8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80052ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80052d4:	f021 010c 	bic.w	r1, r1, #12
 80052d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80052de:	430b      	orrs	r3, r1
 80052e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80052e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	695b      	ldr	r3, [r3, #20]
 80052e8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80052ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052ee:	6999      	ldr	r1, [r3, #24]
 80052f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	ea40 0301 	orr.w	r3, r0, r1
 80052f8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80052fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	4bc5      	ldr	r3, [pc, #788]	; (8005614 <UART_SetConfig+0x384>)
 8005300:	429a      	cmp	r2, r3
 8005302:	d004      	beq.n	800530e <UART_SetConfig+0x7e>
 8005304:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	4bc3      	ldr	r3, [pc, #780]	; (8005618 <UART_SetConfig+0x388>)
 800530a:	429a      	cmp	r2, r3
 800530c:	d103      	bne.n	8005316 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800530e:	f7fe fe67 	bl	8003fe0 <HAL_RCC_GetPCLK2Freq>
 8005312:	6778      	str	r0, [r7, #116]	; 0x74
 8005314:	e002      	b.n	800531c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005316:	f7fe fe4f 	bl	8003fb8 <HAL_RCC_GetPCLK1Freq>
 800531a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800531c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800531e:	69db      	ldr	r3, [r3, #28]
 8005320:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005324:	f040 80b6 	bne.w	8005494 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005328:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800532a:	461c      	mov	r4, r3
 800532c:	f04f 0500 	mov.w	r5, #0
 8005330:	4622      	mov	r2, r4
 8005332:	462b      	mov	r3, r5
 8005334:	1891      	adds	r1, r2, r2
 8005336:	6439      	str	r1, [r7, #64]	; 0x40
 8005338:	415b      	adcs	r3, r3
 800533a:	647b      	str	r3, [r7, #68]	; 0x44
 800533c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005340:	1912      	adds	r2, r2, r4
 8005342:	eb45 0303 	adc.w	r3, r5, r3
 8005346:	f04f 0000 	mov.w	r0, #0
 800534a:	f04f 0100 	mov.w	r1, #0
 800534e:	00d9      	lsls	r1, r3, #3
 8005350:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005354:	00d0      	lsls	r0, r2, #3
 8005356:	4602      	mov	r2, r0
 8005358:	460b      	mov	r3, r1
 800535a:	1911      	adds	r1, r2, r4
 800535c:	6639      	str	r1, [r7, #96]	; 0x60
 800535e:	416b      	adcs	r3, r5
 8005360:	667b      	str	r3, [r7, #100]	; 0x64
 8005362:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	461a      	mov	r2, r3
 8005368:	f04f 0300 	mov.w	r3, #0
 800536c:	1891      	adds	r1, r2, r2
 800536e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005370:	415b      	adcs	r3, r3
 8005372:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005374:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005378:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800537c:	f7fa ff80 	bl	8000280 <__aeabi_uldivmod>
 8005380:	4602      	mov	r2, r0
 8005382:	460b      	mov	r3, r1
 8005384:	4ba5      	ldr	r3, [pc, #660]	; (800561c <UART_SetConfig+0x38c>)
 8005386:	fba3 2302 	umull	r2, r3, r3, r2
 800538a:	095b      	lsrs	r3, r3, #5
 800538c:	011e      	lsls	r6, r3, #4
 800538e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005390:	461c      	mov	r4, r3
 8005392:	f04f 0500 	mov.w	r5, #0
 8005396:	4622      	mov	r2, r4
 8005398:	462b      	mov	r3, r5
 800539a:	1891      	adds	r1, r2, r2
 800539c:	6339      	str	r1, [r7, #48]	; 0x30
 800539e:	415b      	adcs	r3, r3
 80053a0:	637b      	str	r3, [r7, #52]	; 0x34
 80053a2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80053a6:	1912      	adds	r2, r2, r4
 80053a8:	eb45 0303 	adc.w	r3, r5, r3
 80053ac:	f04f 0000 	mov.w	r0, #0
 80053b0:	f04f 0100 	mov.w	r1, #0
 80053b4:	00d9      	lsls	r1, r3, #3
 80053b6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80053ba:	00d0      	lsls	r0, r2, #3
 80053bc:	4602      	mov	r2, r0
 80053be:	460b      	mov	r3, r1
 80053c0:	1911      	adds	r1, r2, r4
 80053c2:	65b9      	str	r1, [r7, #88]	; 0x58
 80053c4:	416b      	adcs	r3, r5
 80053c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80053c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	461a      	mov	r2, r3
 80053ce:	f04f 0300 	mov.w	r3, #0
 80053d2:	1891      	adds	r1, r2, r2
 80053d4:	62b9      	str	r1, [r7, #40]	; 0x28
 80053d6:	415b      	adcs	r3, r3
 80053d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80053de:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80053e2:	f7fa ff4d 	bl	8000280 <__aeabi_uldivmod>
 80053e6:	4602      	mov	r2, r0
 80053e8:	460b      	mov	r3, r1
 80053ea:	4b8c      	ldr	r3, [pc, #560]	; (800561c <UART_SetConfig+0x38c>)
 80053ec:	fba3 1302 	umull	r1, r3, r3, r2
 80053f0:	095b      	lsrs	r3, r3, #5
 80053f2:	2164      	movs	r1, #100	; 0x64
 80053f4:	fb01 f303 	mul.w	r3, r1, r3
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	00db      	lsls	r3, r3, #3
 80053fc:	3332      	adds	r3, #50	; 0x32
 80053fe:	4a87      	ldr	r2, [pc, #540]	; (800561c <UART_SetConfig+0x38c>)
 8005400:	fba2 2303 	umull	r2, r3, r2, r3
 8005404:	095b      	lsrs	r3, r3, #5
 8005406:	005b      	lsls	r3, r3, #1
 8005408:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800540c:	441e      	add	r6, r3
 800540e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005410:	4618      	mov	r0, r3
 8005412:	f04f 0100 	mov.w	r1, #0
 8005416:	4602      	mov	r2, r0
 8005418:	460b      	mov	r3, r1
 800541a:	1894      	adds	r4, r2, r2
 800541c:	623c      	str	r4, [r7, #32]
 800541e:	415b      	adcs	r3, r3
 8005420:	627b      	str	r3, [r7, #36]	; 0x24
 8005422:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005426:	1812      	adds	r2, r2, r0
 8005428:	eb41 0303 	adc.w	r3, r1, r3
 800542c:	f04f 0400 	mov.w	r4, #0
 8005430:	f04f 0500 	mov.w	r5, #0
 8005434:	00dd      	lsls	r5, r3, #3
 8005436:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800543a:	00d4      	lsls	r4, r2, #3
 800543c:	4622      	mov	r2, r4
 800543e:	462b      	mov	r3, r5
 8005440:	1814      	adds	r4, r2, r0
 8005442:	653c      	str	r4, [r7, #80]	; 0x50
 8005444:	414b      	adcs	r3, r1
 8005446:	657b      	str	r3, [r7, #84]	; 0x54
 8005448:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	461a      	mov	r2, r3
 800544e:	f04f 0300 	mov.w	r3, #0
 8005452:	1891      	adds	r1, r2, r2
 8005454:	61b9      	str	r1, [r7, #24]
 8005456:	415b      	adcs	r3, r3
 8005458:	61fb      	str	r3, [r7, #28]
 800545a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800545e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005462:	f7fa ff0d 	bl	8000280 <__aeabi_uldivmod>
 8005466:	4602      	mov	r2, r0
 8005468:	460b      	mov	r3, r1
 800546a:	4b6c      	ldr	r3, [pc, #432]	; (800561c <UART_SetConfig+0x38c>)
 800546c:	fba3 1302 	umull	r1, r3, r3, r2
 8005470:	095b      	lsrs	r3, r3, #5
 8005472:	2164      	movs	r1, #100	; 0x64
 8005474:	fb01 f303 	mul.w	r3, r1, r3
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	00db      	lsls	r3, r3, #3
 800547c:	3332      	adds	r3, #50	; 0x32
 800547e:	4a67      	ldr	r2, [pc, #412]	; (800561c <UART_SetConfig+0x38c>)
 8005480:	fba2 2303 	umull	r2, r3, r2, r3
 8005484:	095b      	lsrs	r3, r3, #5
 8005486:	f003 0207 	and.w	r2, r3, #7
 800548a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4432      	add	r2, r6
 8005490:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005492:	e0b9      	b.n	8005608 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005494:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005496:	461c      	mov	r4, r3
 8005498:	f04f 0500 	mov.w	r5, #0
 800549c:	4622      	mov	r2, r4
 800549e:	462b      	mov	r3, r5
 80054a0:	1891      	adds	r1, r2, r2
 80054a2:	6139      	str	r1, [r7, #16]
 80054a4:	415b      	adcs	r3, r3
 80054a6:	617b      	str	r3, [r7, #20]
 80054a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80054ac:	1912      	adds	r2, r2, r4
 80054ae:	eb45 0303 	adc.w	r3, r5, r3
 80054b2:	f04f 0000 	mov.w	r0, #0
 80054b6:	f04f 0100 	mov.w	r1, #0
 80054ba:	00d9      	lsls	r1, r3, #3
 80054bc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80054c0:	00d0      	lsls	r0, r2, #3
 80054c2:	4602      	mov	r2, r0
 80054c4:	460b      	mov	r3, r1
 80054c6:	eb12 0804 	adds.w	r8, r2, r4
 80054ca:	eb43 0905 	adc.w	r9, r3, r5
 80054ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	4618      	mov	r0, r3
 80054d4:	f04f 0100 	mov.w	r1, #0
 80054d8:	f04f 0200 	mov.w	r2, #0
 80054dc:	f04f 0300 	mov.w	r3, #0
 80054e0:	008b      	lsls	r3, r1, #2
 80054e2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80054e6:	0082      	lsls	r2, r0, #2
 80054e8:	4640      	mov	r0, r8
 80054ea:	4649      	mov	r1, r9
 80054ec:	f7fa fec8 	bl	8000280 <__aeabi_uldivmod>
 80054f0:	4602      	mov	r2, r0
 80054f2:	460b      	mov	r3, r1
 80054f4:	4b49      	ldr	r3, [pc, #292]	; (800561c <UART_SetConfig+0x38c>)
 80054f6:	fba3 2302 	umull	r2, r3, r3, r2
 80054fa:	095b      	lsrs	r3, r3, #5
 80054fc:	011e      	lsls	r6, r3, #4
 80054fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005500:	4618      	mov	r0, r3
 8005502:	f04f 0100 	mov.w	r1, #0
 8005506:	4602      	mov	r2, r0
 8005508:	460b      	mov	r3, r1
 800550a:	1894      	adds	r4, r2, r2
 800550c:	60bc      	str	r4, [r7, #8]
 800550e:	415b      	adcs	r3, r3
 8005510:	60fb      	str	r3, [r7, #12]
 8005512:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005516:	1812      	adds	r2, r2, r0
 8005518:	eb41 0303 	adc.w	r3, r1, r3
 800551c:	f04f 0400 	mov.w	r4, #0
 8005520:	f04f 0500 	mov.w	r5, #0
 8005524:	00dd      	lsls	r5, r3, #3
 8005526:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800552a:	00d4      	lsls	r4, r2, #3
 800552c:	4622      	mov	r2, r4
 800552e:	462b      	mov	r3, r5
 8005530:	1814      	adds	r4, r2, r0
 8005532:	64bc      	str	r4, [r7, #72]	; 0x48
 8005534:	414b      	adcs	r3, r1
 8005536:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005538:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	4618      	mov	r0, r3
 800553e:	f04f 0100 	mov.w	r1, #0
 8005542:	f04f 0200 	mov.w	r2, #0
 8005546:	f04f 0300 	mov.w	r3, #0
 800554a:	008b      	lsls	r3, r1, #2
 800554c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005550:	0082      	lsls	r2, r0, #2
 8005552:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005556:	f7fa fe93 	bl	8000280 <__aeabi_uldivmod>
 800555a:	4602      	mov	r2, r0
 800555c:	460b      	mov	r3, r1
 800555e:	4b2f      	ldr	r3, [pc, #188]	; (800561c <UART_SetConfig+0x38c>)
 8005560:	fba3 1302 	umull	r1, r3, r3, r2
 8005564:	095b      	lsrs	r3, r3, #5
 8005566:	2164      	movs	r1, #100	; 0x64
 8005568:	fb01 f303 	mul.w	r3, r1, r3
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	011b      	lsls	r3, r3, #4
 8005570:	3332      	adds	r3, #50	; 0x32
 8005572:	4a2a      	ldr	r2, [pc, #168]	; (800561c <UART_SetConfig+0x38c>)
 8005574:	fba2 2303 	umull	r2, r3, r2, r3
 8005578:	095b      	lsrs	r3, r3, #5
 800557a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800557e:	441e      	add	r6, r3
 8005580:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005582:	4618      	mov	r0, r3
 8005584:	f04f 0100 	mov.w	r1, #0
 8005588:	4602      	mov	r2, r0
 800558a:	460b      	mov	r3, r1
 800558c:	1894      	adds	r4, r2, r2
 800558e:	603c      	str	r4, [r7, #0]
 8005590:	415b      	adcs	r3, r3
 8005592:	607b      	str	r3, [r7, #4]
 8005594:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005598:	1812      	adds	r2, r2, r0
 800559a:	eb41 0303 	adc.w	r3, r1, r3
 800559e:	f04f 0400 	mov.w	r4, #0
 80055a2:	f04f 0500 	mov.w	r5, #0
 80055a6:	00dd      	lsls	r5, r3, #3
 80055a8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80055ac:	00d4      	lsls	r4, r2, #3
 80055ae:	4622      	mov	r2, r4
 80055b0:	462b      	mov	r3, r5
 80055b2:	eb12 0a00 	adds.w	sl, r2, r0
 80055b6:	eb43 0b01 	adc.w	fp, r3, r1
 80055ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	4618      	mov	r0, r3
 80055c0:	f04f 0100 	mov.w	r1, #0
 80055c4:	f04f 0200 	mov.w	r2, #0
 80055c8:	f04f 0300 	mov.w	r3, #0
 80055cc:	008b      	lsls	r3, r1, #2
 80055ce:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80055d2:	0082      	lsls	r2, r0, #2
 80055d4:	4650      	mov	r0, sl
 80055d6:	4659      	mov	r1, fp
 80055d8:	f7fa fe52 	bl	8000280 <__aeabi_uldivmod>
 80055dc:	4602      	mov	r2, r0
 80055de:	460b      	mov	r3, r1
 80055e0:	4b0e      	ldr	r3, [pc, #56]	; (800561c <UART_SetConfig+0x38c>)
 80055e2:	fba3 1302 	umull	r1, r3, r3, r2
 80055e6:	095b      	lsrs	r3, r3, #5
 80055e8:	2164      	movs	r1, #100	; 0x64
 80055ea:	fb01 f303 	mul.w	r3, r1, r3
 80055ee:	1ad3      	subs	r3, r2, r3
 80055f0:	011b      	lsls	r3, r3, #4
 80055f2:	3332      	adds	r3, #50	; 0x32
 80055f4:	4a09      	ldr	r2, [pc, #36]	; (800561c <UART_SetConfig+0x38c>)
 80055f6:	fba2 2303 	umull	r2, r3, r2, r3
 80055fa:	095b      	lsrs	r3, r3, #5
 80055fc:	f003 020f 	and.w	r2, r3, #15
 8005600:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4432      	add	r2, r6
 8005606:	609a      	str	r2, [r3, #8]
}
 8005608:	bf00      	nop
 800560a:	377c      	adds	r7, #124	; 0x7c
 800560c:	46bd      	mov	sp, r7
 800560e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005612:	bf00      	nop
 8005614:	40011000 	.word	0x40011000
 8005618:	40011400 	.word	0x40011400
 800561c:	51eb851f 	.word	0x51eb851f

08005620 <bitmap_init>:
    return bitmap->width * (bitmap->depth / 8) * bitmap->height;
};

/* Initialise bitmap with given buffer. */
void bitmap_init(bitmap_t *bitmap, uint8_t *buffer)
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
    bitmap->pitch = bitmap->width * (bitmap->depth / 8);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	881a      	ldrh	r2, [r3, #0]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	799b      	ldrb	r3, [r3, #6]
 8005632:	08db      	lsrs	r3, r3, #3
 8005634:	b2db      	uxtb	r3, r3
 8005636:	b29b      	uxth	r3, r3
 8005638:	fb12 f303 	smulbb	r3, r2, r3
 800563c:	b29a      	uxth	r2, r3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	809a      	strh	r2, [r3, #4]
    bitmap->size = bitmap->pitch * bitmap->height;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	889b      	ldrh	r3, [r3, #4]
 8005646:	461a      	mov	r2, r3
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	885b      	ldrh	r3, [r3, #2]
 800564c:	fb03 f302 	mul.w	r3, r3, r2
 8005650:	461a      	mov	r2, r3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	609a      	str	r2, [r3, #8]
    bitmap->buffer = buffer;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	683a      	ldr	r2, [r7, #0]
 800565a:	60da      	str	r2, [r3, #12]
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <code>:
static const uint8_t RIGHT = 0b0010;
static const uint8_t BOTTOM = 0b0100;
static const uint8_t TOP = 0b1000;

static uint8_t code(int16_t x0, int16_t y0, window_t window)
{
 8005668:	b490      	push	{r4, r7}
 800566a:	b086      	sub	sp, #24
 800566c:	af00      	add	r7, sp, #0
 800566e:	4604      	mov	r4, r0
 8005670:	4608      	mov	r0, r1
 8005672:	1d39      	adds	r1, r7, #4
 8005674:	e881 000c 	stmia.w	r1, {r2, r3}
 8005678:	4623      	mov	r3, r4
 800567a:	81fb      	strh	r3, [r7, #14]
 800567c:	4603      	mov	r3, r0
 800567e:	81bb      	strh	r3, [r7, #12]
    uint8_t code = INSIDE;
 8005680:	2300      	movs	r3, #0
 8005682:	75fb      	strb	r3, [r7, #23]

    if (x0 < window.x0) {
 8005684:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005688:	88ba      	ldrh	r2, [r7, #4]
 800568a:	4293      	cmp	r3, r2
 800568c:	da04      	bge.n	8005698 <code+0x30>
        code |= LEFT;
 800568e:	2201      	movs	r2, #1
 8005690:	7dfb      	ldrb	r3, [r7, #23]
 8005692:	4313      	orrs	r3, r2
 8005694:	75fb      	strb	r3, [r7, #23]
 8005696:	e008      	b.n	80056aa <code+0x42>
    } else if (x0 > window.x1) {
 8005698:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800569c:	893a      	ldrh	r2, [r7, #8]
 800569e:	4293      	cmp	r3, r2
 80056a0:	dd03      	ble.n	80056aa <code+0x42>
        code |= RIGHT;
 80056a2:	2202      	movs	r2, #2
 80056a4:	7dfb      	ldrb	r3, [r7, #23]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	75fb      	strb	r3, [r7, #23]
    } if (y0 < window.y0) {
 80056aa:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80056ae:	88fa      	ldrh	r2, [r7, #6]
 80056b0:	4293      	cmp	r3, r2
 80056b2:	da04      	bge.n	80056be <code+0x56>
        code |= BOTTOM;
 80056b4:	2204      	movs	r2, #4
 80056b6:	7dfb      	ldrb	r3, [r7, #23]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	75fb      	strb	r3, [r7, #23]
 80056bc:	e008      	b.n	80056d0 <code+0x68>
    } else if (y0 > window.y1) {
 80056be:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80056c2:	897a      	ldrh	r2, [r7, #10]
 80056c4:	4293      	cmp	r3, r2
 80056c6:	dd03      	ble.n	80056d0 <code+0x68>
        code |= TOP;
 80056c8:	2208      	movs	r2, #8
 80056ca:	7dfb      	ldrb	r3, [r7, #23]
 80056cc:	4313      	orrs	r3, r2
 80056ce:	75fb      	strb	r3, [r7, #23]
    }

    return code;
 80056d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3718      	adds	r7, #24
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bc90      	pop	{r4, r7}
 80056da:	4770      	bx	lr

080056dc <clip_line>:

bool clip_line(int16_t *x0, int16_t *y0, int16_t *x1, int16_t *y1, window_t window)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b088      	sub	sp, #32
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	60b9      	str	r1, [r7, #8]
 80056e6:	607a      	str	r2, [r7, #4]
 80056e8:	603b      	str	r3, [r7, #0]
    uint8_t code0 = code(*x0, *y0, window);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f9b3 0000 	ldrsh.w	r0, [r3]
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	f9b3 1000 	ldrsh.w	r1, [r3]
 80056f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80056fa:	cb0c      	ldmia	r3, {r2, r3}
 80056fc:	f7ff ffb4 	bl	8005668 <code>
 8005700:	4603      	mov	r3, r0
 8005702:	77fb      	strb	r3, [r7, #31]
    uint8_t code1 = code(*x1, *y1, window);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f9b3 0000 	ldrsh.w	r0, [r3]
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	f9b3 1000 	ldrsh.w	r1, [r3]
 8005710:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005714:	cb0c      	ldmia	r3, {r2, r3}
 8005716:	f7ff ffa7 	bl	8005668 <code>
 800571a:	4603      	mov	r3, r0
 800571c:	77bb      	strb	r3, [r7, #30]

    bool accept = false;
 800571e:	2300      	movs	r3, #0
 8005720:	777b      	strb	r3, [r7, #29]

    while (true) {
        if (!(code0 | code1)) {
 8005722:	7ffa      	ldrb	r2, [r7, #31]
 8005724:	7fbb      	ldrb	r3, [r7, #30]
 8005726:	4313      	orrs	r3, r2
 8005728:	b2db      	uxtb	r3, r3
 800572a:	2b00      	cmp	r3, #0
 800572c:	d102      	bne.n	8005734 <clip_line+0x58>
            /* Both endpoints inside clipping window, trivial accept. */
            accept = true;
 800572e:	2301      	movs	r3, #1
 8005730:	777b      	strb	r3, [r7, #29]
            break;
 8005732:	e0e9      	b.n	8005908 <clip_line+0x22c>
        } else if (code0 & code1) {
 8005734:	7ffa      	ldrb	r2, [r7, #31]
 8005736:	7fbb      	ldrb	r3, [r7, #30]
 8005738:	4013      	ands	r3, r2
 800573a:	b2db      	uxtb	r3, r3
 800573c:	2b00      	cmp	r3, #0
 800573e:	f040 80e2 	bne.w	8005906 <clip_line+0x22a>
            /* Both endpoints outside clipping window, trivial reject. */
            break;
        } else {
            /* Part of line inside clipping window, nontrivial situation. */

            int16_t x = 0;
 8005742:	2300      	movs	r3, #0
 8005744:	837b      	strh	r3, [r7, #26]
            int16_t y = 0;
 8005746:	2300      	movs	r3, #0
 8005748:	833b      	strh	r3, [r7, #24]
            uint8_t code3 = code0 ? code0 : code1;
 800574a:	7ffb      	ldrb	r3, [r7, #31]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d001      	beq.n	8005754 <clip_line+0x78>
 8005750:	7ffb      	ldrb	r3, [r7, #31]
 8005752:	e000      	b.n	8005756 <clip_line+0x7a>
 8005754:	7fbb      	ldrb	r3, [r7, #30]
 8005756:	75fb      	strb	r3, [r7, #23]

            /* Find intersection point. */
            /* slope = (y1 - y0) / (x1 - x0) */
            /* x = x0 + (1 / slope) * (ym - y0), where ym is ymin or ymax */
            /* y = y0 + slope * (xm - x0), where xm is xmin or xmax */
            if (code3 & TOP) {
 8005758:	2208      	movs	r2, #8
 800575a:	7dfb      	ldrb	r3, [r7, #23]
 800575c:	4013      	ands	r3, r2
 800575e:	b2db      	uxtb	r3, r3
 8005760:	2b00      	cmp	r3, #0
 8005762:	d024      	beq.n	80057ae <clip_line+0xd2>
                x = *x0 + (*x1 - *x0) * (window.y1 - *y0) / (*y1 - *y0);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f9b3 3000 	ldrsh.w	r3, [r3]
 800576a:	b29a      	uxth	r2, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005772:	4619      	mov	r1, r3
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f9b3 3000 	ldrsh.w	r3, [r3]
 800577a:	1acb      	subs	r3, r1, r3
 800577c:	8df9      	ldrh	r1, [r7, #46]	; 0x2e
 800577e:	4608      	mov	r0, r1
 8005780:	68b9      	ldr	r1, [r7, #8]
 8005782:	f9b1 1000 	ldrsh.w	r1, [r1]
 8005786:	1a41      	subs	r1, r0, r1
 8005788:	fb01 f103 	mul.w	r1, r1, r3
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005792:	4618      	mov	r0, r3
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	f9b3 3000 	ldrsh.w	r3, [r3]
 800579a:	1ac3      	subs	r3, r0, r3
 800579c:	fb91 f3f3 	sdiv	r3, r1, r3
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	4413      	add	r3, r2
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	837b      	strh	r3, [r7, #26]
                y = window.y1;
 80057a8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80057aa:	833b      	strh	r3, [r7, #24]
 80057ac:	e07f      	b.n	80058ae <clip_line+0x1d2>
            } else if (code3 & BOTTOM) {
 80057ae:	2204      	movs	r2, #4
 80057b0:	7dfb      	ldrb	r3, [r7, #23]
 80057b2:	4013      	ands	r3, r2
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d024      	beq.n	8005804 <clip_line+0x128>
                x = *x0 + (*x1 - *x0) * (window.y0 - *y0) / (*y1 - *y0);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80057c0:	b29a      	uxth	r2, r3
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80057c8:	4619      	mov	r1, r3
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80057d0:	1acb      	subs	r3, r1, r3
 80057d2:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 80057d4:	4608      	mov	r0, r1
 80057d6:	68b9      	ldr	r1, [r7, #8]
 80057d8:	f9b1 1000 	ldrsh.w	r1, [r1]
 80057dc:	1a41      	subs	r1, r0, r1
 80057de:	fb01 f103 	mul.w	r1, r1, r3
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80057e8:	4618      	mov	r0, r3
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80057f0:	1ac3      	subs	r3, r0, r3
 80057f2:	fb91 f3f3 	sdiv	r3, r1, r3
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	4413      	add	r3, r2
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	837b      	strh	r3, [r7, #26]
                y = window.y0;
 80057fe:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005800:	833b      	strh	r3, [r7, #24]
 8005802:	e054      	b.n	80058ae <clip_line+0x1d2>
            } else if (code3 & RIGHT) {
 8005804:	2202      	movs	r2, #2
 8005806:	7dfb      	ldrb	r3, [r7, #23]
 8005808:	4013      	ands	r3, r2
 800580a:	b2db      	uxtb	r3, r3
 800580c:	2b00      	cmp	r3, #0
 800580e:	d024      	beq.n	800585a <clip_line+0x17e>
                y = *y0 + (*y1 - *y0) * (window.x1 - *x0) / (*x1 - *x0);
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005816:	b29a      	uxth	r2, r3
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800581e:	4619      	mov	r1, r3
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005826:	1acb      	subs	r3, r1, r3
 8005828:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 800582a:	4608      	mov	r0, r1
 800582c:	68f9      	ldr	r1, [r7, #12]
 800582e:	f9b1 1000 	ldrsh.w	r1, [r1]
 8005832:	1a41      	subs	r1, r0, r1
 8005834:	fb01 f103 	mul.w	r1, r1, r3
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800583e:	4618      	mov	r0, r3
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005846:	1ac3      	subs	r3, r0, r3
 8005848:	fb91 f3f3 	sdiv	r3, r1, r3
 800584c:	b29b      	uxth	r3, r3
 800584e:	4413      	add	r3, r2
 8005850:	b29b      	uxth	r3, r3
 8005852:	833b      	strh	r3, [r7, #24]
                x = window.x1;
 8005854:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005856:	837b      	strh	r3, [r7, #26]
 8005858:	e029      	b.n	80058ae <clip_line+0x1d2>
            }  else if (code3 & LEFT) {
 800585a:	2201      	movs	r2, #1
 800585c:	7dfb      	ldrb	r3, [r7, #23]
 800585e:	4013      	ands	r3, r2
 8005860:	b2db      	uxtb	r3, r3
 8005862:	2b00      	cmp	r3, #0
 8005864:	d023      	beq.n	80058ae <clip_line+0x1d2>
                y = *y0 + (*y1 - *y0) * (window.x0 - *x0) / (*x1 - *x0);
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	f9b3 3000 	ldrsh.w	r3, [r3]
 800586c:	b29a      	uxth	r2, r3
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005874:	4619      	mov	r1, r3
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	f9b3 3000 	ldrsh.w	r3, [r3]
 800587c:	1acb      	subs	r3, r1, r3
 800587e:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8005880:	4608      	mov	r0, r1
 8005882:	68f9      	ldr	r1, [r7, #12]
 8005884:	f9b1 1000 	ldrsh.w	r1, [r1]
 8005888:	1a41      	subs	r1, r0, r1
 800588a:	fb01 f103 	mul.w	r1, r1, r3
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005894:	4618      	mov	r0, r3
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	f9b3 3000 	ldrsh.w	r3, [r3]
 800589c:	1ac3      	subs	r3, r0, r3
 800589e:	fb91 f3f3 	sdiv	r3, r1, r3
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	4413      	add	r3, r2
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	833b      	strh	r3, [r7, #24]
                x = window.x0;
 80058aa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80058ac:	837b      	strh	r3, [r7, #26]
            }

            /* Replace the outside point with the intersection point. */
            if (code3 == code0) {
 80058ae:	7dfa      	ldrb	r2, [r7, #23]
 80058b0:	7ffb      	ldrb	r3, [r7, #31]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d113      	bne.n	80058de <clip_line+0x202>
                *x0 = x;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	8b7a      	ldrh	r2, [r7, #26]
 80058ba:	801a      	strh	r2, [r3, #0]
                *y0 = y;
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	8b3a      	ldrh	r2, [r7, #24]
 80058c0:	801a      	strh	r2, [r3, #0]
                code0 = code(*x0, *y0, window);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f9b3 0000 	ldrsh.w	r0, [r3]
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	f9b3 1000 	ldrsh.w	r1, [r3]
 80058ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80058d2:	cb0c      	ldmia	r3, {r2, r3}
 80058d4:	f7ff fec8 	bl	8005668 <code>
 80058d8:	4603      	mov	r3, r0
 80058da:	77fb      	strb	r3, [r7, #31]
 80058dc:	e721      	b.n	8005722 <clip_line+0x46>
            } else {
                *x1 = x;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	8b7a      	ldrh	r2, [r7, #26]
 80058e2:	801a      	strh	r2, [r3, #0]
                *y1 = y;
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	8b3a      	ldrh	r2, [r7, #24]
 80058e8:	801a      	strh	r2, [r3, #0]
                code1 = code(*x1, *y1, window);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f9b3 0000 	ldrsh.w	r0, [r3]
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	f9b3 1000 	ldrsh.w	r1, [r3]
 80058f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80058fa:	cb0c      	ldmia	r3, {r2, r3}
 80058fc:	f7ff feb4 	bl	8005668 <code>
 8005900:	4603      	mov	r3, r0
 8005902:	77bb      	strb	r3, [r7, #30]
        if (!(code0 | code1)) {
 8005904:	e70d      	b.n	8005722 <clip_line+0x46>
            break;
 8005906:	bf00      	nop
            }
        }
    }

    return accept;
 8005908:	7f7b      	ldrb	r3, [r7, #29]
 800590a:	4618      	mov	r0, r3
 800590c:	3720      	adds	r7, #32
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}

08005912 <fontx_meta>:
#include <stddef.h>
#include <string.h>

#include "fontx.h"

uint8_t fontx_meta(fontx_meta_t *meta, const uint8_t *font) {
 8005912:	b580      	push	{r7, lr}
 8005914:	b082      	sub	sp, #8
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
 800591a:	6039      	str	r1, [r7, #0]

    memcpy(meta->name, &font[FONTX_NAME], 8);
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	3306      	adds	r3, #6
 8005922:	2208      	movs	r2, #8
 8005924:	4619      	mov	r1, r3
 8005926:	f001 f933 	bl	8006b90 <memcpy>
    meta->width = font[FONTX_WIDTH];
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	7b9a      	ldrb	r2, [r3, #14]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	725a      	strb	r2, [r3, #9]
    meta->height = font[FONTX_HEIGHT];
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	7bda      	ldrb	r2, [r3, #15]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	729a      	strb	r2, [r3, #10]
    meta->type = font[FONTX_TYPE];
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	7c1a      	ldrb	r2, [r3, #16]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	72da      	strb	r2, [r3, #11]

    return 0;
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	3708      	adds	r7, #8
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <fontx_glyph>:


uint8_t fontx_glyph(fontx_glyph_t *glyph, wchar_t code, const uint8_t* font) {
 800594c:	b580      	push	{r7, lr}
 800594e:	b08e      	sub	sp, #56	; 0x38
 8005950:	af00      	add	r7, sp, #0
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	607a      	str	r2, [r7, #4]
    uint32_t nc, bc, sb, eb;
    uint8_t status;
    const uint8_t *block_table;
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 8005958:	f107 0314 	add.w	r3, r7, #20
 800595c:	6879      	ldr	r1, [r7, #4]
 800595e:	4618      	mov	r0, r3
 8005960:	f7ff ffd7 	bl	8005912 <fontx_meta>
 8005964:	4603      	mov	r3, r0
 8005966:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (0 != status) {
 800596a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800596e:	2b00      	cmp	r3, #0
 8005970:	d002      	beq.n	8005978 <fontx_glyph+0x2c>
        return status;
 8005972:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005976:	e077      	b.n	8005a68 <fontx_glyph+0x11c>
    }

    glyph->width = meta.width;
 8005978:	7f7a      	ldrb	r2, [r7, #29]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	701a      	strb	r2, [r3, #0]
    glyph->height = meta.height;
 800597e:	7fba      	ldrb	r2, [r7, #30]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	705a      	strb	r2, [r3, #1]
    glyph->pitch = (meta.width + 7) / 8;
 8005984:	7f7b      	ldrb	r3, [r7, #29]
 8005986:	3307      	adds	r3, #7
 8005988:	2b00      	cmp	r3, #0
 800598a:	da00      	bge.n	800598e <fontx_glyph+0x42>
 800598c:	3307      	adds	r3, #7
 800598e:	10db      	asrs	r3, r3, #3
 8005990:	b2da      	uxtb	r2, r3
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	70da      	strb	r2, [r3, #3]
    glyph->size = glyph->pitch * meta.height;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	78da      	ldrb	r2, [r3, #3]
 800599a:	7fbb      	ldrb	r3, [r7, #30]
 800599c:	fb12 f303 	smulbb	r3, r2, r3
 80059a0:	b2da      	uxtb	r2, r3
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	709a      	strb	r2, [r3, #2]

    if (FONTX_TYPE_SBCS == meta.type) {
 80059a6:	7ffb      	ldrb	r3, [r7, #31]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d10f      	bne.n	80059cc <fontx_glyph+0x80>
        if (code < 0x100) {
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	2bff      	cmp	r3, #255	; 0xff
 80059b0:	d859      	bhi.n	8005a66 <fontx_glyph+0x11a>
            glyph->buffer = &font[FONTX_GLYPH_DATA_START + code * glyph->size];
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	789b      	ldrb	r3, [r3, #2]
 80059b6:	461a      	mov	r2, r3
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	fb03 f302 	mul.w	r3, r3, r2
 80059be:	3311      	adds	r3, #17
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	441a      	add	r2, r3
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	605a      	str	r2, [r3, #4]
            return FONTX_OK;
 80059c8:	2300      	movs	r3, #0
 80059ca:	e04d      	b.n	8005a68 <fontx_glyph+0x11c>
        }
    } else {
        block_table = &font[FONTX_BLOCK_TABLE_START];
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	3312      	adds	r3, #18
 80059d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        nc = 0;
 80059d2:	2300      	movs	r3, #0
 80059d4:	637b      	str	r3, [r7, #52]	; 0x34
        bc = font[FONTX_BLOCK_TABLE_SIZE];
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	3311      	adds	r3, #17
 80059da:	781b      	ldrb	r3, [r3, #0]
 80059dc:	633b      	str	r3, [r7, #48]	; 0x30
        while (bc--) {
 80059de:	e03d      	b.n	8005a5c <fontx_glyph+0x110>
            /* Get range of the code block_table. */
            sb = block_table[0] + block_table[1] * 0x100;
 80059e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059e2:	781b      	ldrb	r3, [r3, #0]
 80059e4:	461a      	mov	r2, r3
 80059e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059e8:	3301      	adds	r3, #1
 80059ea:	781b      	ldrb	r3, [r3, #0]
 80059ec:	021b      	lsls	r3, r3, #8
 80059ee:	4413      	add	r3, r2
 80059f0:	627b      	str	r3, [r7, #36]	; 0x24
            eb = block_table[2] + block_table[3] * 0x100;
 80059f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059f4:	3302      	adds	r3, #2
 80059f6:	781b      	ldrb	r3, [r3, #0]
 80059f8:	461a      	mov	r2, r3
 80059fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059fc:	3303      	adds	r3, #3
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	021b      	lsls	r3, r3, #8
 8005a02:	4413      	add	r3, r2
 8005a04:	623b      	str	r3, [r7, #32]

             /* Check if in the code block_table. */
            if (code >= sb && code <= eb) {
 8005a06:	68ba      	ldr	r2, [r7, #8]
 8005a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d31c      	bcc.n	8005a48 <fontx_glyph+0xfc>
 8005a0e:	68ba      	ldr	r2, [r7, #8]
 8005a10:	6a3b      	ldr	r3, [r7, #32]
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d818      	bhi.n	8005a48 <fontx_glyph+0xfc>
                /* Number of codes from top of the block_table. */
                nc += code - sb;
 8005a16:	68ba      	ldr	r2, [r7, #8]
 8005a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a1a:	1ad3      	subs	r3, r2, r3
 8005a1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005a1e:	4413      	add	r3, r2
 8005a20:	637b      	str	r3, [r7, #52]	; 0x34
                glyph->buffer = &font[
                    FONTX_BLOCK_TABLE_START +
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	3311      	adds	r3, #17
 8005a26:	781b      	ldrb	r3, [r3, #0]
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	461a      	mov	r2, r3
                    nc * glyph->size
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	789b      	ldrb	r3, [r3, #2]
 8005a30:	4619      	mov	r1, r3
 8005a32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a34:	fb03 f301 	mul.w	r3, r3, r1
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8005a38:	4413      	add	r3, r2
 8005a3a:	3312      	adds	r3, #18
                glyph->buffer = &font[
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	441a      	add	r2, r3
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	605a      	str	r2, [r3, #4]
                ];
                return FONTX_OK;
 8005a44:	2300      	movs	r3, #0
 8005a46:	e00f      	b.n	8005a68 <fontx_glyph+0x11c>
            }
            /* Number of codes in the previous block_tables. */
            nc += eb - sb + 1;
 8005a48:	6a3a      	ldr	r2, [r7, #32]
 8005a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a4c:	1ad2      	subs	r2, r2, r3
 8005a4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a50:	4413      	add	r3, r2
 8005a52:	3301      	adds	r3, #1
 8005a54:	637b      	str	r3, [r7, #52]	; 0x34
            /* Next code block_table. */
            block_table += 4;
 8005a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a58:	3304      	adds	r3, #4
 8005a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        while (bc--) {
 8005a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a5e:	1e5a      	subs	r2, r3, #1
 8005a60:	633a      	str	r2, [r7, #48]	; 0x30
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d1bc      	bne.n	80059e0 <fontx_glyph+0x94>
        }
    }

    return FONTX_ERR_GLYPH_NOT_FOUND;
 8005a66:	2301      	movs	r3, #1
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3738      	adds	r7, #56	; 0x38
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <min>:
#include "hsl.h"

hsl_t rgb888_to_hsl(rgb_t *rgb);
uint16_t rgb888_to_rgb565(rgb_t *input);

static inline int min(int a, int b) {
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
 8005a78:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	dd01      	ble.n	8005a86 <min+0x16>
        return b;
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	e000      	b.n	8005a88 <min+0x18>
    };
    return a;
 8005a86:	687b      	ldr	r3, [r7, #4]
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	370c      	adds	r7, #12
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a92:	4770      	bx	lr

08005a94 <max>:

static inline int max(int a, int b) {
 8005a94:	b480      	push	{r7}
 8005a96:	b083      	sub	sp, #12
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8005a9e:	687a      	ldr	r2, [r7, #4]
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	429a      	cmp	r2, r3
 8005aa4:	dd01      	ble.n	8005aaa <max+0x16>
        return a;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	e000      	b.n	8005aac <max+0x18>
    }
    return b;
 8005aaa:	683b      	ldr	r3, [r7, #0]
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	370c      	adds	r7, #12
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr

08005ab8 <hagl_set_clip_window>:
    .y0 = 0,
    .x1 = DISPLAY_WIDTH - 1,
    .y1 = DISPLAY_HEIGHT - 1,
};

void hagl_set_clip_window(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8005ab8:	b490      	push	{r4, r7}
 8005aba:	b082      	sub	sp, #8
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	4604      	mov	r4, r0
 8005ac0:	4608      	mov	r0, r1
 8005ac2:	4611      	mov	r1, r2
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	4623      	mov	r3, r4
 8005ac8:	80fb      	strh	r3, [r7, #6]
 8005aca:	4603      	mov	r3, r0
 8005acc:	80bb      	strh	r3, [r7, #4]
 8005ace:	460b      	mov	r3, r1
 8005ad0:	807b      	strh	r3, [r7, #2]
 8005ad2:	4613      	mov	r3, r2
 8005ad4:	803b      	strh	r3, [r7, #0]
    clip_window.x0 = x0;
 8005ad6:	4a08      	ldr	r2, [pc, #32]	; (8005af8 <hagl_set_clip_window+0x40>)
 8005ad8:	88fb      	ldrh	r3, [r7, #6]
 8005ada:	8013      	strh	r3, [r2, #0]
    clip_window.y0 = y0;
 8005adc:	4a06      	ldr	r2, [pc, #24]	; (8005af8 <hagl_set_clip_window+0x40>)
 8005ade:	88bb      	ldrh	r3, [r7, #4]
 8005ae0:	8053      	strh	r3, [r2, #2]
    clip_window.x1 = x1;
 8005ae2:	4a05      	ldr	r2, [pc, #20]	; (8005af8 <hagl_set_clip_window+0x40>)
 8005ae4:	887b      	ldrh	r3, [r7, #2]
 8005ae6:	8093      	strh	r3, [r2, #4]
    clip_window.y1 = y1;
 8005ae8:	4a03      	ldr	r2, [pc, #12]	; (8005af8 <hagl_set_clip_window+0x40>)
 8005aea:	883b      	ldrh	r3, [r7, #0]
 8005aec:	80d3      	strh	r3, [r2, #6]
}
 8005aee:	bf00      	nop
 8005af0:	3708      	adds	r7, #8
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bc90      	pop	{r4, r7}
 8005af6:	4770      	bx	lr
 8005af8:	20000010 	.word	0x20000010

08005afc <hagl_put_pixel>:

void hagl_put_pixel(int16_t x0, int16_t y0, color_t color)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b082      	sub	sp, #8
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	4603      	mov	r3, r0
 8005b04:	80fb      	strh	r3, [r7, #6]
 8005b06:	460b      	mov	r3, r1
 8005b08:	80bb      	strh	r3, [r7, #4]
 8005b0a:	4613      	mov	r3, r2
 8005b0c:	807b      	strh	r3, [r7, #2]
    /* x0 or y0 is before the edge, nothing to do. */
    if ((x0 < clip_window.x0) || (y0 < clip_window.y0))  {
 8005b0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005b12:	4a12      	ldr	r2, [pc, #72]	; (8005b5c <hagl_put_pixel+0x60>)
 8005b14:	8812      	ldrh	r2, [r2, #0]
 8005b16:	4293      	cmp	r3, r2
 8005b18:	db1a      	blt.n	8005b50 <hagl_put_pixel+0x54>
 8005b1a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005b1e:	4a0f      	ldr	r2, [pc, #60]	; (8005b5c <hagl_put_pixel+0x60>)
 8005b20:	8852      	ldrh	r2, [r2, #2]
 8005b22:	4293      	cmp	r3, r2
 8005b24:	db14      	blt.n	8005b50 <hagl_put_pixel+0x54>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8005b26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005b2a:	4a0c      	ldr	r2, [pc, #48]	; (8005b5c <hagl_put_pixel+0x60>)
 8005b2c:	8892      	ldrh	r2, [r2, #4]
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	dc10      	bgt.n	8005b54 <hagl_put_pixel+0x58>
 8005b32:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005b36:	4a09      	ldr	r2, [pc, #36]	; (8005b5c <hagl_put_pixel+0x60>)
 8005b38:	88d2      	ldrh	r2, [r2, #6]
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	dc0a      	bgt.n	8005b54 <hagl_put_pixel+0x58>
        return;
    }

    /* If still in bounds set the pixel. */
    hagl_hal_put_pixel(x0, y0, color);
 8005b3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005b42:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005b46:	887a      	ldrh	r2, [r7, #2]
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f7fb f887 	bl	8000c5c <lcd_put_pixel>
 8005b4e:	e002      	b.n	8005b56 <hagl_put_pixel+0x5a>
        return;
 8005b50:	bf00      	nop
 8005b52:	e000      	b.n	8005b56 <hagl_put_pixel+0x5a>
        return;
 8005b54:	bf00      	nop
}
 8005b56:	3708      	adds	r7, #8
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}
 8005b5c:	20000010 	.word	0x20000010

08005b60 <hagl_draw_hline>:
#else
    return hagl_color(0, 0, 0);
#endif /* HAGL_HAS_HAL_GET_PIXEL */
}

void hagl_draw_hline(int16_t x0, int16_t y0, uint16_t w, color_t color) {
 8005b60:	b590      	push	{r4, r7, lr}
 8005b62:	b085      	sub	sp, #20
 8005b64:	af02      	add	r7, sp, #8
 8005b66:	4604      	mov	r4, r0
 8005b68:	4608      	mov	r0, r1
 8005b6a:	4611      	mov	r1, r2
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	4623      	mov	r3, r4
 8005b70:	80fb      	strh	r3, [r7, #6]
 8005b72:	4603      	mov	r3, r0
 8005b74:	80bb      	strh	r3, [r7, #4]
 8005b76:	460b      	mov	r3, r1
 8005b78:	807b      	strh	r3, [r7, #2]
 8005b7a:	4613      	mov	r3, r2
 8005b7c:	803b      	strh	r3, [r7, #0]
        width = width - (x0 + width - clip_window.x1);
    }

    hagl_hal_hline(x0, y0, width, color);
#else
    hagl_draw_line(x0, y0, x0 + w, y0, color);
 8005b7e:	88fa      	ldrh	r2, [r7, #6]
 8005b80:	887b      	ldrh	r3, [r7, #2]
 8005b82:	4413      	add	r3, r2
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	b21a      	sxth	r2, r3
 8005b88:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8005b8c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005b90:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005b94:	883b      	ldrh	r3, [r7, #0]
 8005b96:	9300      	str	r3, [sp, #0]
 8005b98:	4623      	mov	r3, r4
 8005b9a:	f000 f827 	bl	8005bec <hagl_draw_line>
#endif
}
 8005b9e:	bf00      	nop
 8005ba0:	370c      	adds	r7, #12
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd90      	pop	{r4, r7, pc}

08005ba6 <hagl_draw_vline>:

/*
 * Draw a vertical line with given color. If HAL supports it uses
 * hardware vline drawing. If not falls back to vanilla line drawing.
 */
void hagl_draw_vline(int16_t x0, int16_t y0, uint16_t h, color_t color) {
 8005ba6:	b590      	push	{r4, r7, lr}
 8005ba8:	b085      	sub	sp, #20
 8005baa:	af02      	add	r7, sp, #8
 8005bac:	4604      	mov	r4, r0
 8005bae:	4608      	mov	r0, r1
 8005bb0:	4611      	mov	r1, r2
 8005bb2:	461a      	mov	r2, r3
 8005bb4:	4623      	mov	r3, r4
 8005bb6:	80fb      	strh	r3, [r7, #6]
 8005bb8:	4603      	mov	r3, r0
 8005bba:	80bb      	strh	r3, [r7, #4]
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	807b      	strh	r3, [r7, #2]
 8005bc0:	4613      	mov	r3, r2
 8005bc2:	803b      	strh	r3, [r7, #0]
        height = height - (y0 + height - clip_window.y1);
    }

    hagl_hal_vline(x0, y0, height, color);
#else
    hagl_draw_line(x0, y0, x0, y0 + h, color);
 8005bc4:	88ba      	ldrh	r2, [r7, #4]
 8005bc6:	887b      	ldrh	r3, [r7, #2]
 8005bc8:	4413      	add	r3, r2
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	b21c      	sxth	r4, r3
 8005bce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005bd2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005bd6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005bda:	883b      	ldrh	r3, [r7, #0]
 8005bdc:	9300      	str	r3, [sp, #0]
 8005bde:	4623      	mov	r3, r4
 8005be0:	f000 f804 	bl	8005bec <hagl_draw_line>
#endif
}
 8005be4:	bf00      	nop
 8005be6:	370c      	adds	r7, #12
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd90      	pop	{r4, r7, pc}

08005bec <hagl_draw_line>:

/*
 * Draw a line using Bresenham's algorithm with given color.
 */
void hagl_draw_line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8005bec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bee:	b089      	sub	sp, #36	; 0x24
 8005bf0:	af02      	add	r7, sp, #8
 8005bf2:	4604      	mov	r4, r0
 8005bf4:	4608      	mov	r0, r1
 8005bf6:	4611      	mov	r1, r2
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	4623      	mov	r3, r4
 8005bfc:	80fb      	strh	r3, [r7, #6]
 8005bfe:	4603      	mov	r3, r0
 8005c00:	80bb      	strh	r3, [r7, #4]
 8005c02:	460b      	mov	r3, r1
 8005c04:	807b      	strh	r3, [r7, #2]
 8005c06:	4613      	mov	r3, r2
 8005c08:	803b      	strh	r3, [r7, #0]
    /* Clip coordinates to fit clip window. */
    if (false == clip_line(&x0, &y0, &x1, &y1, clip_window)) {
 8005c0a:	463b      	mov	r3, r7
 8005c0c:	1cba      	adds	r2, r7, #2
 8005c0e:	1d3d      	adds	r5, r7, #4
 8005c10:	1dbc      	adds	r4, r7, #6
 8005c12:	494a      	ldr	r1, [pc, #296]	; (8005d3c <hagl_draw_line+0x150>)
 8005c14:	466e      	mov	r6, sp
 8005c16:	c903      	ldmia	r1, {r0, r1}
 8005c18:	e886 0003 	stmia.w	r6, {r0, r1}
 8005c1c:	4629      	mov	r1, r5
 8005c1e:	4620      	mov	r0, r4
 8005c20:	f7ff fd5c 	bl	80056dc <clip_line>
 8005c24:	4603      	mov	r3, r0
 8005c26:	f083 0301 	eor.w	r3, r3, #1
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d17e      	bne.n	8005d2e <hagl_draw_line+0x142>
    int16_t dy;
    int16_t sy;
    int16_t err;
    int16_t e2;

    dx = ABS(x1 - x0);
 8005c30:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005c34:	461a      	mov	r2, r3
 8005c36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005c3a:	1ad3      	subs	r3, r2, r3
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	bfb8      	it	lt
 8005c40:	425b      	neglt	r3, r3
 8005c42:	82bb      	strh	r3, [r7, #20]
    sx = x0 < x1 ? 1 : -1;
 8005c44:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005c48:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	da01      	bge.n	8005c54 <hagl_draw_line+0x68>
 8005c50:	2301      	movs	r3, #1
 8005c52:	e001      	b.n	8005c58 <hagl_draw_line+0x6c>
 8005c54:	f04f 33ff 	mov.w	r3, #4294967295
 8005c58:	827b      	strh	r3, [r7, #18]
    dy = ABS(y1 - y0);
 8005c5a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8005c5e:	461a      	mov	r2, r3
 8005c60:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	bfb8      	it	lt
 8005c6a:	425b      	neglt	r3, r3
 8005c6c:	823b      	strh	r3, [r7, #16]
    sy = y0 < y1 ? 1 : -1;
 8005c6e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005c72:	f9b7 3000 	ldrsh.w	r3, [r7]
 8005c76:	429a      	cmp	r2, r3
 8005c78:	da01      	bge.n	8005c7e <hagl_draw_line+0x92>
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e001      	b.n	8005c82 <hagl_draw_line+0x96>
 8005c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8005c82:	81fb      	strh	r3, [r7, #14]
    err = (dx > dy ? dx : -dy) / 2;
 8005c84:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8005c88:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	dd06      	ble.n	8005c9e <hagl_draw_line+0xb2>
 8005c90:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005c94:	0fda      	lsrs	r2, r3, #31
 8005c96:	4413      	add	r3, r2
 8005c98:	105b      	asrs	r3, r3, #1
 8005c9a:	b21b      	sxth	r3, r3
 8005c9c:	e006      	b.n	8005cac <hagl_draw_line+0xc0>
 8005c9e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005ca2:	0fda      	lsrs	r2, r3, #31
 8005ca4:	4413      	add	r3, r2
 8005ca6:	105b      	asrs	r3, r3, #1
 8005ca8:	425b      	negs	r3, r3
 8005caa:	b21b      	sxth	r3, r3
 8005cac:	82fb      	strh	r3, [r7, #22]

    while (1) {
        hagl_put_pixel(x0, y0, color);
 8005cae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005cb2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005cb6:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f7ff ff1f 	bl	8005afc <hagl_put_pixel>

        if (x0 == x1 && y0 == y1) {
 8005cbe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005cc2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d105      	bne.n	8005cd6 <hagl_draw_line+0xea>
 8005cca:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005cce:	f9b7 3000 	ldrsh.w	r3, [r7]
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d02d      	beq.n	8005d32 <hagl_draw_line+0x146>
            break;
        };

        e2 = err + err;
 8005cd6:	8afb      	ldrh	r3, [r7, #22]
 8005cd8:	005b      	lsls	r3, r3, #1
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	81bb      	strh	r3, [r7, #12]

        if (e2 > -dx) {
 8005cde:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8005ce2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005ce6:	425b      	negs	r3, r3
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	dd0c      	ble.n	8005d06 <hagl_draw_line+0x11a>
            err -= dy;
 8005cec:	8afa      	ldrh	r2, [r7, #22]
 8005cee:	8a3b      	ldrh	r3, [r7, #16]
 8005cf0:	1ad3      	subs	r3, r2, r3
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	82fb      	strh	r3, [r7, #22]
            x0 += sx;
 8005cf6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005cfa:	b29a      	uxth	r2, r3
 8005cfc:	8a7b      	ldrh	r3, [r7, #18]
 8005cfe:	4413      	add	r3, r2
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	b21b      	sxth	r3, r3
 8005d04:	80fb      	strh	r3, [r7, #6]
        }

        if (e2 < dy) {
 8005d06:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8005d0a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	dacd      	bge.n	8005cae <hagl_draw_line+0xc2>
            err += dx;
 8005d12:	8afa      	ldrh	r2, [r7, #22]
 8005d14:	8abb      	ldrh	r3, [r7, #20]
 8005d16:	4413      	add	r3, r2
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	82fb      	strh	r3, [r7, #22]
            y0 += sy;
 8005d1c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005d20:	b29a      	uxth	r2, r3
 8005d22:	89fb      	ldrh	r3, [r7, #14]
 8005d24:	4413      	add	r3, r2
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	b21b      	sxth	r3, r3
 8005d2a:	80bb      	strh	r3, [r7, #4]
        hagl_put_pixel(x0, y0, color);
 8005d2c:	e7bf      	b.n	8005cae <hagl_draw_line+0xc2>
        return;
 8005d2e:	bf00      	nop
 8005d30:	e000      	b.n	8005d34 <hagl_draw_line+0x148>
            break;
 8005d32:	bf00      	nop
        }
    }
}
 8005d34:	371c      	adds	r7, #28
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	20000010 	.word	0x20000010

08005d40 <hagl_draw_rectangle>:

/*
 * Draw a rectangle with given color.
 */
void hagl_draw_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8005d40:	b590      	push	{r4, r7, lr}
 8005d42:	b085      	sub	sp, #20
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	4604      	mov	r4, r0
 8005d48:	4608      	mov	r0, r1
 8005d4a:	4611      	mov	r1, r2
 8005d4c:	461a      	mov	r2, r3
 8005d4e:	4623      	mov	r3, r4
 8005d50:	80fb      	strh	r3, [r7, #6]
 8005d52:	4603      	mov	r3, r0
 8005d54:	80bb      	strh	r3, [r7, #4]
 8005d56:	460b      	mov	r3, r1
 8005d58:	807b      	strh	r3, [r7, #2]
 8005d5a:	4613      	mov	r3, r2
 8005d5c:	803b      	strh	r3, [r7, #0]
    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 8005d5e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005d62:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	dd0e      	ble.n	8005d88 <hagl_draw_rectangle+0x48>
        x0 = x0 + x1;
 8005d6a:	88fa      	ldrh	r2, [r7, #6]
 8005d6c:	887b      	ldrh	r3, [r7, #2]
 8005d6e:	4413      	add	r3, r2
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 8005d74:	88fa      	ldrh	r2, [r7, #6]
 8005d76:	887b      	ldrh	r3, [r7, #2]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 8005d7e:	88fa      	ldrh	r2, [r7, #6]
 8005d80:	887b      	ldrh	r3, [r7, #2]
 8005d82:	1ad3      	subs	r3, r2, r3
 8005d84:	b29b      	uxth	r3, r3
 8005d86:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 8005d88:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005d8c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	dd0e      	ble.n	8005db2 <hagl_draw_rectangle+0x72>
        y0 = y0 + y1;
 8005d94:	88ba      	ldrh	r2, [r7, #4]
 8005d96:	883b      	ldrh	r3, [r7, #0]
 8005d98:	4413      	add	r3, r2
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 8005d9e:	88ba      	ldrh	r2, [r7, #4]
 8005da0:	883b      	ldrh	r3, [r7, #0]
 8005da2:	1ad3      	subs	r3, r2, r3
 8005da4:	b29b      	uxth	r3, r3
 8005da6:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 8005da8:	88ba      	ldrh	r2, [r7, #4]
 8005daa:	883b      	ldrh	r3, [r7, #0]
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 8005db2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005db6:	4a24      	ldr	r2, [pc, #144]	; (8005e48 <hagl_draw_rectangle+0x108>)
 8005db8:	8812      	ldrh	r2, [r2, #0]
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	db3e      	blt.n	8005e3c <hagl_draw_rectangle+0xfc>
 8005dbe:	f9b7 3000 	ldrsh.w	r3, [r7]
 8005dc2:	4a21      	ldr	r2, [pc, #132]	; (8005e48 <hagl_draw_rectangle+0x108>)
 8005dc4:	8852      	ldrh	r2, [r2, #2]
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	db38      	blt.n	8005e3c <hagl_draw_rectangle+0xfc>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8005dca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005dce:	4a1e      	ldr	r2, [pc, #120]	; (8005e48 <hagl_draw_rectangle+0x108>)
 8005dd0:	8892      	ldrh	r2, [r2, #4]
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	dc34      	bgt.n	8005e40 <hagl_draw_rectangle+0x100>
 8005dd6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005dda:	4a1b      	ldr	r2, [pc, #108]	; (8005e48 <hagl_draw_rectangle+0x108>)
 8005ddc:	88d2      	ldrh	r2, [r2, #6]
 8005dde:	4293      	cmp	r3, r2
 8005de0:	dc2e      	bgt.n	8005e40 <hagl_draw_rectangle+0x100>
        return;
    }

    uint16_t width = x1 - x0 + 1;
 8005de2:	887a      	ldrh	r2, [r7, #2]
 8005de4:	88fb      	ldrh	r3, [r7, #6]
 8005de6:	1ad3      	subs	r3, r2, r3
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	3301      	adds	r3, #1
 8005dec:	81fb      	strh	r3, [r7, #14]
    uint16_t height = y1 - y0 + 1;
 8005dee:	883a      	ldrh	r2, [r7, #0]
 8005df0:	88bb      	ldrh	r3, [r7, #4]
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	3301      	adds	r3, #1
 8005df8:	81bb      	strh	r3, [r7, #12]

    hagl_draw_hline(x0, y0, width, color);
 8005dfa:	8c3b      	ldrh	r3, [r7, #32]
 8005dfc:	89fa      	ldrh	r2, [r7, #14]
 8005dfe:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005e02:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005e06:	f7ff feab 	bl	8005b60 <hagl_draw_hline>
    hagl_draw_hline(x0, y1, width, color);
 8005e0a:	8c3b      	ldrh	r3, [r7, #32]
 8005e0c:	89fa      	ldrh	r2, [r7, #14]
 8005e0e:	f9b7 1000 	ldrsh.w	r1, [r7]
 8005e12:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005e16:	f7ff fea3 	bl	8005b60 <hagl_draw_hline>
    hagl_draw_vline(x0, y0, height, color);
 8005e1a:	8c3b      	ldrh	r3, [r7, #32]
 8005e1c:	89ba      	ldrh	r2, [r7, #12]
 8005e1e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005e22:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005e26:	f7ff febe 	bl	8005ba6 <hagl_draw_vline>
    hagl_draw_vline(x1, y0, height, color);
 8005e2a:	8c3b      	ldrh	r3, [r7, #32]
 8005e2c:	89ba      	ldrh	r2, [r7, #12]
 8005e2e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005e32:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8005e36:	f7ff feb6 	bl	8005ba6 <hagl_draw_vline>
 8005e3a:	e002      	b.n	8005e42 <hagl_draw_rectangle+0x102>
        return;
 8005e3c:	bf00      	nop
 8005e3e:	e000      	b.n	8005e42 <hagl_draw_rectangle+0x102>
        return;
 8005e40:	bf00      	nop
}
 8005e42:	3714      	adds	r7, #20
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd90      	pop	{r4, r7, pc}
 8005e48:	20000010 	.word	0x20000010

08005e4c <hagl_fill_rectangle>:

/*
 * Draw a filled rectangle with given color.
 */
void hagl_fill_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8005e4c:	b590      	push	{r4, r7, lr}
 8005e4e:	b085      	sub	sp, #20
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	4604      	mov	r4, r0
 8005e54:	4608      	mov	r0, r1
 8005e56:	4611      	mov	r1, r2
 8005e58:	461a      	mov	r2, r3
 8005e5a:	4623      	mov	r3, r4
 8005e5c:	80fb      	strh	r3, [r7, #6]
 8005e5e:	4603      	mov	r3, r0
 8005e60:	80bb      	strh	r3, [r7, #4]
 8005e62:	460b      	mov	r3, r1
 8005e64:	807b      	strh	r3, [r7, #2]
 8005e66:	4613      	mov	r3, r2
 8005e68:	803b      	strh	r3, [r7, #0]
    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 8005e6a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005e6e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	dd0e      	ble.n	8005e94 <hagl_fill_rectangle+0x48>
        x0 = x0 + x1;
 8005e76:	88fa      	ldrh	r2, [r7, #6]
 8005e78:	887b      	ldrh	r3, [r7, #2]
 8005e7a:	4413      	add	r3, r2
 8005e7c:	b29b      	uxth	r3, r3
 8005e7e:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 8005e80:	88fa      	ldrh	r2, [r7, #6]
 8005e82:	887b      	ldrh	r3, [r7, #2]
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	b29b      	uxth	r3, r3
 8005e88:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 8005e8a:	88fa      	ldrh	r2, [r7, #6]
 8005e8c:	887b      	ldrh	r3, [r7, #2]
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	b29b      	uxth	r3, r3
 8005e92:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 8005e94:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005e98:	f9b7 3000 	ldrsh.w	r3, [r7]
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	dd0e      	ble.n	8005ebe <hagl_fill_rectangle+0x72>
        y0 = y0 + y1;
 8005ea0:	88ba      	ldrh	r2, [r7, #4]
 8005ea2:	883b      	ldrh	r3, [r7, #0]
 8005ea4:	4413      	add	r3, r2
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 8005eaa:	88ba      	ldrh	r2, [r7, #4]
 8005eac:	883b      	ldrh	r3, [r7, #0]
 8005eae:	1ad3      	subs	r3, r2, r3
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 8005eb4:	88ba      	ldrh	r2, [r7, #4]
 8005eb6:	883b      	ldrh	r3, [r7, #0]
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 8005ebe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005ec2:	4a33      	ldr	r2, [pc, #204]	; (8005f90 <hagl_fill_rectangle+0x144>)
 8005ec4:	8812      	ldrh	r2, [r2, #0]
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	db5b      	blt.n	8005f82 <hagl_fill_rectangle+0x136>
 8005eca:	f9b7 3000 	ldrsh.w	r3, [r7]
 8005ece:	4a30      	ldr	r2, [pc, #192]	; (8005f90 <hagl_fill_rectangle+0x144>)
 8005ed0:	8852      	ldrh	r2, [r2, #2]
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	db55      	blt.n	8005f82 <hagl_fill_rectangle+0x136>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8005ed6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005eda:	4a2d      	ldr	r2, [pc, #180]	; (8005f90 <hagl_fill_rectangle+0x144>)
 8005edc:	8892      	ldrh	r2, [r2, #4]
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	dc51      	bgt.n	8005f86 <hagl_fill_rectangle+0x13a>
 8005ee2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005ee6:	4a2a      	ldr	r2, [pc, #168]	; (8005f90 <hagl_fill_rectangle+0x144>)
 8005ee8:	88d2      	ldrh	r2, [r2, #6]
 8005eea:	4293      	cmp	r3, r2
 8005eec:	dc4b      	bgt.n	8005f86 <hagl_fill_rectangle+0x13a>
        return;
    }

    x0 = max(x0, clip_window.x0);
 8005eee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005ef2:	4a27      	ldr	r2, [pc, #156]	; (8005f90 <hagl_fill_rectangle+0x144>)
 8005ef4:	8812      	ldrh	r2, [r2, #0]
 8005ef6:	4611      	mov	r1, r2
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f7ff fdcb 	bl	8005a94 <max>
 8005efe:	4603      	mov	r3, r0
 8005f00:	80fb      	strh	r3, [r7, #6]
    y0 = max(y0, clip_window.y0);
 8005f02:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005f06:	4a22      	ldr	r2, [pc, #136]	; (8005f90 <hagl_fill_rectangle+0x144>)
 8005f08:	8852      	ldrh	r2, [r2, #2]
 8005f0a:	4611      	mov	r1, r2
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f7ff fdc1 	bl	8005a94 <max>
 8005f12:	4603      	mov	r3, r0
 8005f14:	80bb      	strh	r3, [r7, #4]
    x1 = min(x1, clip_window.x1);
 8005f16:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005f1a:	4a1d      	ldr	r2, [pc, #116]	; (8005f90 <hagl_fill_rectangle+0x144>)
 8005f1c:	8892      	ldrh	r2, [r2, #4]
 8005f1e:	4611      	mov	r1, r2
 8005f20:	4618      	mov	r0, r3
 8005f22:	f7ff fda5 	bl	8005a70 <min>
 8005f26:	4603      	mov	r3, r0
 8005f28:	807b      	strh	r3, [r7, #2]
    y1 = min(y1, clip_window.y1);
 8005f2a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8005f2e:	4a18      	ldr	r2, [pc, #96]	; (8005f90 <hagl_fill_rectangle+0x144>)
 8005f30:	88d2      	ldrh	r2, [r2, #6]
 8005f32:	4611      	mov	r1, r2
 8005f34:	4618      	mov	r0, r3
 8005f36:	f7ff fd9b 	bl	8005a70 <min>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	803b      	strh	r3, [r7, #0]

    uint16_t width = x1 - x0 + 1;
 8005f3e:	887a      	ldrh	r2, [r7, #2]
 8005f40:	88fb      	ldrh	r3, [r7, #6]
 8005f42:	1ad3      	subs	r3, r2, r3
 8005f44:	b29b      	uxth	r3, r3
 8005f46:	3301      	adds	r3, #1
 8005f48:	81bb      	strh	r3, [r7, #12]
    uint16_t height = y1 - y0 + 1;
 8005f4a:	883a      	ldrh	r2, [r7, #0]
 8005f4c:	88bb      	ldrh	r3, [r7, #4]
 8005f4e:	1ad3      	subs	r3, r2, r3
 8005f50:	b29b      	uxth	r3, r3
 8005f52:	3301      	adds	r3, #1
 8005f54:	817b      	strh	r3, [r7, #10]

    for (uint16_t i = 0; i < height; i++) {
 8005f56:	2300      	movs	r3, #0
 8005f58:	81fb      	strh	r3, [r7, #14]
 8005f5a:	e00d      	b.n	8005f78 <hagl_fill_rectangle+0x12c>
#ifdef HAGL_HAS_HAL_HLINE
        /* Already clipped so can call HAL directly. */
        hagl_hal_hline(x0, y0 + i, width, color);
#else
        hagl_draw_hline(x0, y0 + i, width, color);
 8005f5c:	88ba      	ldrh	r2, [r7, #4]
 8005f5e:	89fb      	ldrh	r3, [r7, #14]
 8005f60:	4413      	add	r3, r2
 8005f62:	b29b      	uxth	r3, r3
 8005f64:	b219      	sxth	r1, r3
 8005f66:	8c3b      	ldrh	r3, [r7, #32]
 8005f68:	89ba      	ldrh	r2, [r7, #12]
 8005f6a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005f6e:	f7ff fdf7 	bl	8005b60 <hagl_draw_hline>
    for (uint16_t i = 0; i < height; i++) {
 8005f72:	89fb      	ldrh	r3, [r7, #14]
 8005f74:	3301      	adds	r3, #1
 8005f76:	81fb      	strh	r3, [r7, #14]
 8005f78:	89fa      	ldrh	r2, [r7, #14]
 8005f7a:	897b      	ldrh	r3, [r7, #10]
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d3ed      	bcc.n	8005f5c <hagl_fill_rectangle+0x110>
 8005f80:	e002      	b.n	8005f88 <hagl_fill_rectangle+0x13c>
        return;
 8005f82:	bf00      	nop
 8005f84:	e000      	b.n	8005f88 <hagl_fill_rectangle+0x13c>
        return;
 8005f86:	bf00      	nop
#endif
    }
}
 8005f88:	3714      	adds	r7, #20
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd90      	pop	{r4, r7, pc}
 8005f8e:	bf00      	nop
 8005f90:	20000010 	.word	0x20000010

08005f94 <hagl_put_char>:

    return 0;
}

uint8_t hagl_put_char(wchar_t code, int16_t x0, int16_t y0, color_t color, const uint8_t *font)
{
 8005f94:	b590      	push	{r4, r7, lr}
 8005f96:	f5ad 5d81 	sub.w	sp, sp, #4128	; 0x1020
 8005f9a:	b085      	sub	sp, #20
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	f107 0410 	add.w	r4, r7, #16
 8005fa2:	3c04      	subs	r4, #4
 8005fa4:	6020      	str	r0, [r4, #0]
 8005fa6:	460c      	mov	r4, r1
 8005fa8:	4610      	mov	r0, r2
 8005faa:	4619      	mov	r1, r3
 8005fac:	f107 0310 	add.w	r3, r7, #16
 8005fb0:	3b06      	subs	r3, #6
 8005fb2:	4622      	mov	r2, r4
 8005fb4:	801a      	strh	r2, [r3, #0]
 8005fb6:	f107 0310 	add.w	r3, r7, #16
 8005fba:	3b08      	subs	r3, #8
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	801a      	strh	r2, [r3, #0]
 8005fc0:	f107 0310 	add.w	r3, r7, #16
 8005fc4:	3b0a      	subs	r3, #10
 8005fc6:	460a      	mov	r2, r1
 8005fc8:	801a      	strh	r2, [r3, #0]
    uint8_t set, status;
    color_t buffer[HAGL_CHAR_BUFFER_SIZE];
    bitmap_t bitmap;
    fontx_glyph_t glyph;

    status = fontx_glyph(&glyph, code, font);
 8005fca:	f107 0310 	add.w	r3, r7, #16
 8005fce:	3b04      	subs	r3, #4
 8005fd0:	f107 0010 	add.w	r0, r7, #16
 8005fd4:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8005fd8:	6812      	ldr	r2, [r2, #0]
 8005fda:	6819      	ldr	r1, [r3, #0]
 8005fdc:	f7ff fcb6 	bl	800594c <fontx_glyph>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8005fe6:	f102 0209 	add.w	r2, r2, #9
 8005fea:	7013      	strb	r3, [r2, #0]

    if (0 != status) {
 8005fec:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8005ff0:	f103 0309 	add.w	r3, r3, #9
 8005ff4:	781b      	ldrb	r3, [r3, #0]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d001      	beq.n	8005ffe <hagl_put_char+0x6a>
        return 0;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	e0ba      	b.n	8006174 <hagl_put_char+0x1e0>
    }

    bitmap.width = glyph.width,
 8005ffe:	f107 0310 	add.w	r3, r7, #16
 8006002:	781b      	ldrb	r3, [r3, #0]
 8006004:	b29a      	uxth	r2, r3
 8006006:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800600a:	3b18      	subs	r3, #24
 800600c:	801a      	strh	r2, [r3, #0]
    bitmap.height = glyph.height,
 800600e:	f107 0310 	add.w	r3, r7, #16
 8006012:	785b      	ldrb	r3, [r3, #1]
 8006014:	b29a      	uxth	r2, r3
 8006016:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800601a:	3b18      	subs	r3, #24
 800601c:	805a      	strh	r2, [r3, #2]
    bitmap.depth = DISPLAY_DEPTH,
 800601e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006022:	3b18      	subs	r3, #24
 8006024:	2210      	movs	r2, #16
 8006026:	719a      	strb	r2, [r3, #6]

    bitmap_init(&bitmap, (uint8_t *)buffer);
 8006028:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800602c:	3a08      	subs	r2, #8
 800602e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006032:	3b18      	subs	r3, #24
 8006034:	4611      	mov	r1, r2
 8006036:	4618      	mov	r0, r3
 8006038:	f7ff faf2 	bl	8005620 <bitmap_init>

    color_t *ptr = (color_t *) bitmap.buffer;
 800603c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006040:	3b18      	subs	r3, #24
 8006042:	68db      	ldr	r3, [r3, #12]
 8006044:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006048:	f102 020c 	add.w	r2, r2, #12
 800604c:	6013      	str	r3, [r2, #0]

    for (uint8_t y = 0; y < glyph.height; y++) {
 800604e:	2300      	movs	r3, #0
 8006050:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006054:	f102 020b 	add.w	r2, r2, #11
 8006058:	7013      	strb	r3, [r2, #0]
 800605a:	e06c      	b.n	8006136 <hagl_put_char+0x1a2>
        for (uint8_t x = 0; x < glyph.width; x++) {
 800605c:	2300      	movs	r3, #0
 800605e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006062:	f102 020a 	add.w	r2, r2, #10
 8006066:	7013      	strb	r3, [r2, #0]
 8006068:	e046      	b.n	80060f8 <hagl_put_char+0x164>
            set = *(glyph.buffer) & (0x80 >> (x % 8));
 800606a:	f107 0310 	add.w	r3, r7, #16
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	781b      	ldrb	r3, [r3, #0]
 8006072:	b25a      	sxtb	r2, r3
 8006074:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8006078:	f103 030a 	add.w	r3, r3, #10
 800607c:	781b      	ldrb	r3, [r3, #0]
 800607e:	f003 0307 	and.w	r3, r3, #7
 8006082:	2180      	movs	r1, #128	; 0x80
 8006084:	fa41 f303 	asr.w	r3, r1, r3
 8006088:	b25b      	sxtb	r3, r3
 800608a:	4013      	ands	r3, r2
 800608c:	b25b      	sxtb	r3, r3
 800608e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006092:	f102 0208 	add.w	r2, r2, #8
 8006096:	7013      	strb	r3, [r2, #0]
            if (set) {
 8006098:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800609c:	f103 0308 	add.w	r3, r3, #8
 80060a0:	781b      	ldrb	r3, [r3, #0]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d010      	beq.n	80060c8 <hagl_put_char+0x134>
                *(ptr++) = color;
 80060a6:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80060aa:	f103 030c 	add.w	r3, r3, #12
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	1c93      	adds	r3, r2, #2
 80060b2:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 80060b6:	f101 010c 	add.w	r1, r1, #12
 80060ba:	600b      	str	r3, [r1, #0]
 80060bc:	f107 0310 	add.w	r3, r7, #16
 80060c0:	3b0a      	subs	r3, #10
 80060c2:	881b      	ldrh	r3, [r3, #0]
 80060c4:	8013      	strh	r3, [r2, #0]
 80060c6:	e00c      	b.n	80060e2 <hagl_put_char+0x14e>
            } else {
                *(ptr++) = 0x0000;
 80060c8:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80060cc:	f103 030c 	add.w	r3, r3, #12
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	1c9a      	adds	r2, r3, #2
 80060d4:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 80060d8:	f101 010c 	add.w	r1, r1, #12
 80060dc:	600a      	str	r2, [r1, #0]
 80060de:	2200      	movs	r2, #0
 80060e0:	801a      	strh	r2, [r3, #0]
        for (uint8_t x = 0; x < glyph.width; x++) {
 80060e2:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80060e6:	f103 030a 	add.w	r3, r3, #10
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	3301      	adds	r3, #1
 80060ee:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80060f2:	f102 020a 	add.w	r2, r2, #10
 80060f6:	7013      	strb	r3, [r2, #0]
 80060f8:	f107 0310 	add.w	r3, r7, #16
 80060fc:	781b      	ldrb	r3, [r3, #0]
 80060fe:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006102:	f102 020a 	add.w	r2, r2, #10
 8006106:	7812      	ldrb	r2, [r2, #0]
 8006108:	429a      	cmp	r2, r3
 800610a:	d3ae      	bcc.n	800606a <hagl_put_char+0xd6>
            }
        }
        glyph.buffer += glyph.pitch;
 800610c:	f107 0310 	add.w	r3, r7, #16
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	f107 0210 	add.w	r2, r7, #16
 8006116:	78d2      	ldrb	r2, [r2, #3]
 8006118:	441a      	add	r2, r3
 800611a:	f107 0310 	add.w	r3, r7, #16
 800611e:	605a      	str	r2, [r3, #4]
    for (uint8_t y = 0; y < glyph.height; y++) {
 8006120:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8006124:	f103 030b 	add.w	r3, r3, #11
 8006128:	781b      	ldrb	r3, [r3, #0]
 800612a:	3301      	adds	r3, #1
 800612c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006130:	f102 020b 	add.w	r2, r2, #11
 8006134:	7013      	strb	r3, [r2, #0]
 8006136:	f107 0310 	add.w	r3, r7, #16
 800613a:	785b      	ldrb	r3, [r3, #1]
 800613c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006140:	f102 020b 	add.w	r2, r2, #11
 8006144:	7812      	ldrb	r2, [r2, #0]
 8006146:	429a      	cmp	r2, r3
 8006148:	d388      	bcc.n	800605c <hagl_put_char+0xc8>
    }

    hagl_blit(x0, y0, &bitmap);
 800614a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800614e:	3a18      	subs	r2, #24
 8006150:	f107 0310 	add.w	r3, r7, #16
 8006154:	3b08      	subs	r3, #8
 8006156:	f9b3 1000 	ldrsh.w	r1, [r3]
 800615a:	f107 0310 	add.w	r3, r7, #16
 800615e:	3b06      	subs	r3, #6
 8006160:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006164:	4618      	mov	r0, r3
 8006166:	f000 f858 	bl	800621a <hagl_blit>

    return bitmap.width;
 800616a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800616e:	3b18      	subs	r3, #24
 8006170:	881b      	ldrh	r3, [r3, #0]
 8006172:	b2db      	uxtb	r3, r3
}
 8006174:	4618      	mov	r0, r3
 8006176:	f507 5781 	add.w	r7, r7, #4128	; 0x1020
 800617a:	3714      	adds	r7, #20
 800617c:	46bd      	mov	sp, r7
 800617e:	bd90      	pop	{r4, r7, pc}

08006180 <hagl_put_text>:
 * continue from the next line.
 */

//uint16_t hagl_put_text(const wchar_t *str, int16_t x0, int16_t y0, color_t color, const unsigned char *font)
uint16_t hagl_put_text(const char *str, int16_t x0, int16_t y0, color_t color, const unsigned char *font)
{
 8006180:	b590      	push	{r4, r7, lr}
 8006182:	b08b      	sub	sp, #44	; 0x2c
 8006184:	af02      	add	r7, sp, #8
 8006186:	60f8      	str	r0, [r7, #12]
 8006188:	4608      	mov	r0, r1
 800618a:	4611      	mov	r1, r2
 800618c:	461a      	mov	r2, r3
 800618e:	4603      	mov	r3, r0
 8006190:	817b      	strh	r3, [r7, #10]
 8006192:	460b      	mov	r3, r1
 8006194:	813b      	strh	r3, [r7, #8]
 8006196:	4613      	mov	r3, r2
 8006198:	80fb      	strh	r3, [r7, #6]
    char temp;
    uint8_t status;
    uint16_t original = x0;
 800619a:	897b      	ldrh	r3, [r7, #10]
 800619c:	83fb      	strh	r3, [r7, #30]
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 800619e:	f107 0310 	add.w	r3, r7, #16
 80061a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80061a4:	4618      	mov	r0, r3
 80061a6:	f7ff fbb4 	bl	8005912 <fontx_meta>
 80061aa:	4603      	mov	r3, r0
 80061ac:	777b      	strb	r3, [r7, #29]
    if (0 != status) {
 80061ae:	7f7b      	ldrb	r3, [r7, #29]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d001      	beq.n	80061b8 <hagl_put_text+0x38>
        return 0;
 80061b4:	2300      	movs	r3, #0
 80061b6:	e02c      	b.n	8006212 <hagl_put_text+0x92>
    }

    do {
        temp = *str++;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	1c5a      	adds	r2, r3, #1
 80061bc:	60fa      	str	r2, [r7, #12]
 80061be:	781b      	ldrb	r3, [r3, #0]
 80061c0:	773b      	strb	r3, [r7, #28]
        if (13 == temp || 10 == temp) {
 80061c2:	7f3b      	ldrb	r3, [r7, #28]
 80061c4:	2b0d      	cmp	r3, #13
 80061c6:	d002      	beq.n	80061ce <hagl_put_text+0x4e>
 80061c8:	7f3b      	ldrb	r3, [r7, #28]
 80061ca:	2b0a      	cmp	r3, #10
 80061cc:	d108      	bne.n	80061e0 <hagl_put_text+0x60>
            x0 = 0;
 80061ce:	2300      	movs	r3, #0
 80061d0:	817b      	strh	r3, [r7, #10]
            y0 += meta.height;
 80061d2:	7ebb      	ldrb	r3, [r7, #26]
 80061d4:	b29a      	uxth	r2, r3
 80061d6:	893b      	ldrh	r3, [r7, #8]
 80061d8:	4413      	add	r3, r2
 80061da:	b29b      	uxth	r3, r3
 80061dc:	813b      	strh	r3, [r7, #8]
 80061de:	e010      	b.n	8006202 <hagl_put_text+0x82>
        } else {
            x0 += hagl_put_char(temp, x0, y0, color, font);
 80061e0:	7f38      	ldrb	r0, [r7, #28]
 80061e2:	88fc      	ldrh	r4, [r7, #6]
 80061e4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80061e8:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80061ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ee:	9300      	str	r3, [sp, #0]
 80061f0:	4623      	mov	r3, r4
 80061f2:	f7ff fecf 	bl	8005f94 <hagl_put_char>
 80061f6:	4603      	mov	r3, r0
 80061f8:	b29a      	uxth	r2, r3
 80061fa:	897b      	ldrh	r3, [r7, #10]
 80061fc:	4413      	add	r3, r2
 80061fe:	b29b      	uxth	r3, r3
 8006200:	817b      	strh	r3, [r7, #10]
        }
    } while (*str != 0);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	781b      	ldrb	r3, [r3, #0]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d1d6      	bne.n	80061b8 <hagl_put_text+0x38>

    return x0 - original;
 800620a:	897a      	ldrh	r2, [r7, #10]
 800620c:	8bfb      	ldrh	r3, [r7, #30]
 800620e:	1ad3      	subs	r3, r2, r3
 8006210:	b29b      	uxth	r3, r3
}
 8006212:	4618      	mov	r0, r3
 8006214:	3724      	adds	r7, #36	; 0x24
 8006216:	46bd      	mov	sp, r7
 8006218:	bd90      	pop	{r4, r7, pc}

0800621a <hagl_blit>:
 * configurable source and destination see the file blit.c.
 *
 * TODO: Handle transparency.
 */

void hagl_blit(int16_t x0, int16_t y0, bitmap_t *source) {
 800621a:	b580      	push	{r7, lr}
 800621c:	b086      	sub	sp, #24
 800621e:	af00      	add	r7, sp, #0
 8006220:	4603      	mov	r3, r0
 8006222:	603a      	str	r2, [r7, #0]
 8006224:	80fb      	strh	r3, [r7, #6]
 8006226:	460b      	mov	r3, r1
 8006228:	80bb      	strh	r3, [r7, #4]
        /* Inside of bounds, can use HAL provided blit. */
        hagl_hal_blit(x0, y0, source);
    }
#else
    color_t color;
    color_t *ptr = (color_t *) source->buffer;
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	68db      	ldr	r3, [r3, #12]
 800622e:	617b      	str	r3, [r7, #20]

    for (uint16_t y = 0; y < source->height; y++) {
 8006230:	2300      	movs	r3, #0
 8006232:	827b      	strh	r3, [r7, #18]
 8006234:	e020      	b.n	8006278 <hagl_blit+0x5e>
        for (uint16_t x = 0; x < source->width; x++) {
 8006236:	2300      	movs	r3, #0
 8006238:	823b      	strh	r3, [r7, #16]
 800623a:	e015      	b.n	8006268 <hagl_blit+0x4e>
            color = *(ptr++);
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	1c9a      	adds	r2, r3, #2
 8006240:	617a      	str	r2, [r7, #20]
 8006242:	881b      	ldrh	r3, [r3, #0]
 8006244:	81fb      	strh	r3, [r7, #14]
            hagl_put_pixel(x0 + x, y0 + y, color);
 8006246:	88fa      	ldrh	r2, [r7, #6]
 8006248:	8a3b      	ldrh	r3, [r7, #16]
 800624a:	4413      	add	r3, r2
 800624c:	b29b      	uxth	r3, r3
 800624e:	b218      	sxth	r0, r3
 8006250:	88ba      	ldrh	r2, [r7, #4]
 8006252:	8a7b      	ldrh	r3, [r7, #18]
 8006254:	4413      	add	r3, r2
 8006256:	b29b      	uxth	r3, r3
 8006258:	b21b      	sxth	r3, r3
 800625a:	89fa      	ldrh	r2, [r7, #14]
 800625c:	4619      	mov	r1, r3
 800625e:	f7ff fc4d 	bl	8005afc <hagl_put_pixel>
        for (uint16_t x = 0; x < source->width; x++) {
 8006262:	8a3b      	ldrh	r3, [r7, #16]
 8006264:	3301      	adds	r3, #1
 8006266:	823b      	strh	r3, [r7, #16]
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	881b      	ldrh	r3, [r3, #0]
 800626c:	8a3a      	ldrh	r2, [r7, #16]
 800626e:	429a      	cmp	r2, r3
 8006270:	d3e4      	bcc.n	800623c <hagl_blit+0x22>
    for (uint16_t y = 0; y < source->height; y++) {
 8006272:	8a7b      	ldrh	r3, [r7, #18]
 8006274:	3301      	adds	r3, #1
 8006276:	827b      	strh	r3, [r7, #18]
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	885b      	ldrh	r3, [r3, #2]
 800627c:	8a7a      	ldrh	r2, [r7, #18]
 800627e:	429a      	cmp	r2, r3
 8006280:	d3d9      	bcc.n	8006236 <hagl_blit+0x1c>
        }
    }
#endif
};
 8006282:	bf00      	nop
 8006284:	bf00      	nop
 8006286:	3718      	adds	r7, #24
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}

0800628c <hagl_clear_screen>:
        }
    }
#endif
};

void hagl_clear_screen() {
 800628c:	b580      	push	{r7, lr}
 800628e:	b084      	sub	sp, #16
 8006290:	af02      	add	r7, sp, #8
#ifdef HAGL_HAS_HAL_CLEAR_SCREEN
    hagl_hal_clear_screen();
#else
    uint16_t x0 = clip_window.x0;
 8006292:	4b12      	ldr	r3, [pc, #72]	; (80062dc <hagl_clear_screen+0x50>)
 8006294:	881b      	ldrh	r3, [r3, #0]
 8006296:	80fb      	strh	r3, [r7, #6]
    uint16_t y0 = clip_window.y0;
 8006298:	4b10      	ldr	r3, [pc, #64]	; (80062dc <hagl_clear_screen+0x50>)
 800629a:	885b      	ldrh	r3, [r3, #2]
 800629c:	80bb      	strh	r3, [r7, #4]
    uint16_t x1 = clip_window.x1;
 800629e:	4b0f      	ldr	r3, [pc, #60]	; (80062dc <hagl_clear_screen+0x50>)
 80062a0:	889b      	ldrh	r3, [r3, #4]
 80062a2:	807b      	strh	r3, [r7, #2]
    uint16_t y1 = clip_window.y1;
 80062a4:	4b0d      	ldr	r3, [pc, #52]	; (80062dc <hagl_clear_screen+0x50>)
 80062a6:	88db      	ldrh	r3, [r3, #6]
 80062a8:	803b      	strh	r3, [r7, #0]

    hagl_set_clip_window(0, 0, DISPLAY_WIDTH - 1, DISPLAY_HEIGHT -1);
 80062aa:	239f      	movs	r3, #159	; 0x9f
 80062ac:	227f      	movs	r2, #127	; 0x7f
 80062ae:	2100      	movs	r1, #0
 80062b0:	2000      	movs	r0, #0
 80062b2:	f7ff fc01 	bl	8005ab8 <hagl_set_clip_window>
    hagl_fill_rectangle(0, 0, DISPLAY_WIDTH - 1, DISPLAY_HEIGHT -1, 0x00);
 80062b6:	2300      	movs	r3, #0
 80062b8:	9300      	str	r3, [sp, #0]
 80062ba:	239f      	movs	r3, #159	; 0x9f
 80062bc:	227f      	movs	r2, #127	; 0x7f
 80062be:	2100      	movs	r1, #0
 80062c0:	2000      	movs	r0, #0
 80062c2:	f7ff fdc3 	bl	8005e4c <hagl_fill_rectangle>
    hagl_set_clip_window(x0, y0, x1, y1);
 80062c6:	883b      	ldrh	r3, [r7, #0]
 80062c8:	887a      	ldrh	r2, [r7, #2]
 80062ca:	88b9      	ldrh	r1, [r7, #4]
 80062cc:	88f8      	ldrh	r0, [r7, #6]
 80062ce:	f7ff fbf3 	bl	8005ab8 <hagl_set_clip_window>
#endif
}
 80062d2:	bf00      	nop
 80062d4:	3708      	adds	r7, #8
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	20000010 	.word	0x20000010

080062e0 <hagl_draw_rounded_rectangle>:
void hagl_fill_triangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, color_t color) {
    int16_t vertices[6] = {x0, y0, x1, y1, x2, y2};
    hagl_fill_polygon(3, vertices, color);
}

void hagl_draw_rounded_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t r, color_t color) {
 80062e0:	b590      	push	{r4, r7, lr}
 80062e2:	b087      	sub	sp, #28
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	4604      	mov	r4, r0
 80062e8:	4608      	mov	r0, r1
 80062ea:	4611      	mov	r1, r2
 80062ec:	461a      	mov	r2, r3
 80062ee:	4623      	mov	r3, r4
 80062f0:	80fb      	strh	r3, [r7, #6]
 80062f2:	4603      	mov	r3, r0
 80062f4:	80bb      	strh	r3, [r7, #4]
 80062f6:	460b      	mov	r3, r1
 80062f8:	807b      	strh	r3, [r7, #2]
 80062fa:	4613      	mov	r3, r2
 80062fc:	803b      	strh	r3, [r7, #0]

    uint16_t width, height;
    int16_t x, y, d;

    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 80062fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006302:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006306:	429a      	cmp	r2, r3
 8006308:	dd0e      	ble.n	8006328 <hagl_draw_rounded_rectangle+0x48>
        x0 = x0 + x1;
 800630a:	88fa      	ldrh	r2, [r7, #6]
 800630c:	887b      	ldrh	r3, [r7, #2]
 800630e:	4413      	add	r3, r2
 8006310:	b29b      	uxth	r3, r3
 8006312:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 8006314:	88fa      	ldrh	r2, [r7, #6]
 8006316:	887b      	ldrh	r3, [r7, #2]
 8006318:	1ad3      	subs	r3, r2, r3
 800631a:	b29b      	uxth	r3, r3
 800631c:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 800631e:	88fa      	ldrh	r2, [r7, #6]
 8006320:	887b      	ldrh	r3, [r7, #2]
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	b29b      	uxth	r3, r3
 8006326:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 8006328:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800632c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006330:	429a      	cmp	r2, r3
 8006332:	dd0e      	ble.n	8006352 <hagl_draw_rounded_rectangle+0x72>
        y0 = y0 + y1;
 8006334:	88ba      	ldrh	r2, [r7, #4]
 8006336:	883b      	ldrh	r3, [r7, #0]
 8006338:	4413      	add	r3, r2
 800633a:	b29b      	uxth	r3, r3
 800633c:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 800633e:	88ba      	ldrh	r2, [r7, #4]
 8006340:	883b      	ldrh	r3, [r7, #0]
 8006342:	1ad3      	subs	r3, r2, r3
 8006344:	b29b      	uxth	r3, r3
 8006346:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 8006348:	88ba      	ldrh	r2, [r7, #4]
 800634a:	883b      	ldrh	r3, [r7, #0]
 800634c:	1ad3      	subs	r3, r2, r3
 800634e:	b29b      	uxth	r3, r3
 8006350:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 8006352:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006356:	4a52      	ldr	r2, [pc, #328]	; (80064a0 <hagl_draw_rounded_rectangle+0x1c0>)
 8006358:	8812      	ldrh	r2, [r2, #0]
 800635a:	4293      	cmp	r3, r2
 800635c:	f2c0 8153 	blt.w	8006606 <hagl_draw_rounded_rectangle+0x326>
 8006360:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006364:	4a4e      	ldr	r2, [pc, #312]	; (80064a0 <hagl_draw_rounded_rectangle+0x1c0>)
 8006366:	8852      	ldrh	r2, [r2, #2]
 8006368:	4293      	cmp	r3, r2
 800636a:	f2c0 814c 	blt.w	8006606 <hagl_draw_rounded_rectangle+0x326>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 800636e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006372:	4a4b      	ldr	r2, [pc, #300]	; (80064a0 <hagl_draw_rounded_rectangle+0x1c0>)
 8006374:	8892      	ldrh	r2, [r2, #4]
 8006376:	4293      	cmp	r3, r2
 8006378:	f300 8147 	bgt.w	800660a <hagl_draw_rounded_rectangle+0x32a>
 800637c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006380:	4a47      	ldr	r2, [pc, #284]	; (80064a0 <hagl_draw_rounded_rectangle+0x1c0>)
 8006382:	88d2      	ldrh	r2, [r2, #6]
 8006384:	4293      	cmp	r3, r2
 8006386:	f300 8140 	bgt.w	800660a <hagl_draw_rounded_rectangle+0x32a>
        return;
    }

    /* Max radius is half of shortest edge. */
    width = x1 - x0 + 1;
 800638a:	887a      	ldrh	r2, [r7, #2]
 800638c:	88fb      	ldrh	r3, [r7, #6]
 800638e:	1ad3      	subs	r3, r2, r3
 8006390:	b29b      	uxth	r3, r3
 8006392:	3301      	adds	r3, #1
 8006394:	823b      	strh	r3, [r7, #16]
    height = y1 - y0 + 1;
 8006396:	883a      	ldrh	r2, [r7, #0]
 8006398:	88bb      	ldrh	r3, [r7, #4]
 800639a:	1ad3      	subs	r3, r2, r3
 800639c:	b29b      	uxth	r3, r3
 800639e:	3301      	adds	r3, #1
 80063a0:	81fb      	strh	r3, [r7, #14]
    r = min(r, min(width / 2, height / 2));
 80063a2:	f9b7 4028 	ldrsh.w	r4, [r7, #40]	; 0x28
 80063a6:	8a3b      	ldrh	r3, [r7, #16]
 80063a8:	085b      	lsrs	r3, r3, #1
 80063aa:	b29b      	uxth	r3, r3
 80063ac:	461a      	mov	r2, r3
 80063ae:	89fb      	ldrh	r3, [r7, #14]
 80063b0:	085b      	lsrs	r3, r3, #1
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	4619      	mov	r1, r3
 80063b6:	4610      	mov	r0, r2
 80063b8:	f7ff fb5a 	bl	8005a70 <min>
 80063bc:	4603      	mov	r3, r0
 80063be:	4619      	mov	r1, r3
 80063c0:	4620      	mov	r0, r4
 80063c2:	f7ff fb55 	bl	8005a70 <min>
 80063c6:	4603      	mov	r3, r0
 80063c8:	853b      	strh	r3, [r7, #40]	; 0x28

    hagl_draw_hline(x0 + r, y0, width - 2 * r, color);
 80063ca:	88fa      	ldrh	r2, [r7, #6]
 80063cc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80063ce:	4413      	add	r3, r2
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	b218      	sxth	r0, r3
 80063d4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80063d6:	005b      	lsls	r3, r3, #1
 80063d8:	b29b      	uxth	r3, r3
 80063da:	8a3a      	ldrh	r2, [r7, #16]
 80063dc:	1ad3      	subs	r3, r2, r3
 80063de:	b29a      	uxth	r2, r3
 80063e0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80063e2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80063e6:	f7ff fbbb 	bl	8005b60 <hagl_draw_hline>
    hagl_draw_hline(x0 + r, y1, width - 2 * r, color);
 80063ea:	88fa      	ldrh	r2, [r7, #6]
 80063ec:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80063ee:	4413      	add	r3, r2
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	b218      	sxth	r0, r3
 80063f4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80063f6:	005b      	lsls	r3, r3, #1
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	8a3a      	ldrh	r2, [r7, #16]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	b29a      	uxth	r2, r3
 8006400:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006402:	f9b7 1000 	ldrsh.w	r1, [r7]
 8006406:	f7ff fbab 	bl	8005b60 <hagl_draw_hline>
    hagl_draw_vline(x0, y0 + r, height - 2 * r, color);
 800640a:	88ba      	ldrh	r2, [r7, #4]
 800640c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800640e:	4413      	add	r3, r2
 8006410:	b29b      	uxth	r3, r3
 8006412:	b219      	sxth	r1, r3
 8006414:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006416:	005b      	lsls	r3, r3, #1
 8006418:	b29b      	uxth	r3, r3
 800641a:	89fa      	ldrh	r2, [r7, #14]
 800641c:	1ad3      	subs	r3, r2, r3
 800641e:	b29a      	uxth	r2, r3
 8006420:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006422:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8006426:	f7ff fbbe 	bl	8005ba6 <hagl_draw_vline>
    hagl_draw_vline(x1, y0 + r, height - 2 * r, color);
 800642a:	88ba      	ldrh	r2, [r7, #4]
 800642c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800642e:	4413      	add	r3, r2
 8006430:	b29b      	uxth	r3, r3
 8006432:	b219      	sxth	r1, r3
 8006434:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006436:	005b      	lsls	r3, r3, #1
 8006438:	b29b      	uxth	r3, r3
 800643a:	89fa      	ldrh	r2, [r7, #14]
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	b29a      	uxth	r2, r3
 8006440:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006442:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8006446:	f7ff fbae 	bl	8005ba6 <hagl_draw_vline>

    x = 0;
 800644a:	2300      	movs	r3, #0
 800644c:	82fb      	strh	r3, [r7, #22]
    y = r;
 800644e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006450:	82bb      	strh	r3, [r7, #20]
    d = 3 - 2 * r;
 8006452:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006454:	005b      	lsls	r3, r3, #1
 8006456:	b29b      	uxth	r3, r3
 8006458:	f1c3 0303 	rsb	r3, r3, #3
 800645c:	b29b      	uxth	r3, r3
 800645e:	827b      	strh	r3, [r7, #18]

    while (y >= x) {
 8006460:	e0c9      	b.n	80065f6 <hagl_draw_rounded_rectangle+0x316>
        x++;
 8006462:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8006466:	b29b      	uxth	r3, r3
 8006468:	3301      	adds	r3, #1
 800646a:	b29b      	uxth	r3, r3
 800646c:	82fb      	strh	r3, [r7, #22]

        if (d > 0) {
 800646e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006472:	2b00      	cmp	r3, #0
 8006474:	dd16      	ble.n	80064a4 <hagl_draw_rounded_rectangle+0x1c4>
            y--;
 8006476:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800647a:	b29b      	uxth	r3, r3
 800647c:	3b01      	subs	r3, #1
 800647e:	b29b      	uxth	r3, r3
 8006480:	82bb      	strh	r3, [r7, #20]
            d = d + 4 * (x - y) + 10;
 8006482:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8006486:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800648a:	1ad3      	subs	r3, r2, r3
 800648c:	b29b      	uxth	r3, r3
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	b29a      	uxth	r2, r3
 8006492:	8a7b      	ldrh	r3, [r7, #18]
 8006494:	4413      	add	r3, r2
 8006496:	b29b      	uxth	r3, r3
 8006498:	330a      	adds	r3, #10
 800649a:	b29b      	uxth	r3, r3
 800649c:	827b      	strh	r3, [r7, #18]
 800649e:	e00a      	b.n	80064b6 <hagl_draw_rounded_rectangle+0x1d6>
 80064a0:	20000010 	.word	0x20000010
        } else {
            d = d + 4 * x + 6;
 80064a4:	8afb      	ldrh	r3, [r7, #22]
 80064a6:	009b      	lsls	r3, r3, #2
 80064a8:	b29a      	uxth	r2, r3
 80064aa:	8a7b      	ldrh	r3, [r7, #18]
 80064ac:	4413      	add	r3, r2
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	3306      	adds	r3, #6
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	827b      	strh	r3, [r7, #18]
        }

        /* Top right */
        hagl_put_pixel(x1 - r + x, y0 + r - y, color);
 80064b6:	887a      	ldrh	r2, [r7, #2]
 80064b8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80064ba:	1ad3      	subs	r3, r2, r3
 80064bc:	b29a      	uxth	r2, r3
 80064be:	8afb      	ldrh	r3, [r7, #22]
 80064c0:	4413      	add	r3, r2
 80064c2:	b29b      	uxth	r3, r3
 80064c4:	b218      	sxth	r0, r3
 80064c6:	88ba      	ldrh	r2, [r7, #4]
 80064c8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80064ca:	4413      	add	r3, r2
 80064cc:	b29a      	uxth	r2, r3
 80064ce:	8abb      	ldrh	r3, [r7, #20]
 80064d0:	1ad3      	subs	r3, r2, r3
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	b21b      	sxth	r3, r3
 80064d6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80064d8:	4619      	mov	r1, r3
 80064da:	f7ff fb0f 	bl	8005afc <hagl_put_pixel>
        hagl_put_pixel(x1 - r + y, y0 + r - x, color);
 80064de:	887a      	ldrh	r2, [r7, #2]
 80064e0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80064e2:	1ad3      	subs	r3, r2, r3
 80064e4:	b29a      	uxth	r2, r3
 80064e6:	8abb      	ldrh	r3, [r7, #20]
 80064e8:	4413      	add	r3, r2
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	b218      	sxth	r0, r3
 80064ee:	88ba      	ldrh	r2, [r7, #4]
 80064f0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80064f2:	4413      	add	r3, r2
 80064f4:	b29a      	uxth	r2, r3
 80064f6:	8afb      	ldrh	r3, [r7, #22]
 80064f8:	1ad3      	subs	r3, r2, r3
 80064fa:	b29b      	uxth	r3, r3
 80064fc:	b21b      	sxth	r3, r3
 80064fe:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8006500:	4619      	mov	r1, r3
 8006502:	f7ff fafb 	bl	8005afc <hagl_put_pixel>

        /* Top left */
        hagl_put_pixel(x0 + r - x, y0 + r - y, color);
 8006506:	88fa      	ldrh	r2, [r7, #6]
 8006508:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800650a:	4413      	add	r3, r2
 800650c:	b29a      	uxth	r2, r3
 800650e:	8afb      	ldrh	r3, [r7, #22]
 8006510:	1ad3      	subs	r3, r2, r3
 8006512:	b29b      	uxth	r3, r3
 8006514:	b218      	sxth	r0, r3
 8006516:	88ba      	ldrh	r2, [r7, #4]
 8006518:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800651a:	4413      	add	r3, r2
 800651c:	b29a      	uxth	r2, r3
 800651e:	8abb      	ldrh	r3, [r7, #20]
 8006520:	1ad3      	subs	r3, r2, r3
 8006522:	b29b      	uxth	r3, r3
 8006524:	b21b      	sxth	r3, r3
 8006526:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8006528:	4619      	mov	r1, r3
 800652a:	f7ff fae7 	bl	8005afc <hagl_put_pixel>
        hagl_put_pixel(x0 + r - y, y0 + r - x, color);
 800652e:	88fa      	ldrh	r2, [r7, #6]
 8006530:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006532:	4413      	add	r3, r2
 8006534:	b29a      	uxth	r2, r3
 8006536:	8abb      	ldrh	r3, [r7, #20]
 8006538:	1ad3      	subs	r3, r2, r3
 800653a:	b29b      	uxth	r3, r3
 800653c:	b218      	sxth	r0, r3
 800653e:	88ba      	ldrh	r2, [r7, #4]
 8006540:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006542:	4413      	add	r3, r2
 8006544:	b29a      	uxth	r2, r3
 8006546:	8afb      	ldrh	r3, [r7, #22]
 8006548:	1ad3      	subs	r3, r2, r3
 800654a:	b29b      	uxth	r3, r3
 800654c:	b21b      	sxth	r3, r3
 800654e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8006550:	4619      	mov	r1, r3
 8006552:	f7ff fad3 	bl	8005afc <hagl_put_pixel>

        /* Bottom right */
        hagl_put_pixel(x1 - r + x, y1 - r + y, color);
 8006556:	887a      	ldrh	r2, [r7, #2]
 8006558:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800655a:	1ad3      	subs	r3, r2, r3
 800655c:	b29a      	uxth	r2, r3
 800655e:	8afb      	ldrh	r3, [r7, #22]
 8006560:	4413      	add	r3, r2
 8006562:	b29b      	uxth	r3, r3
 8006564:	b218      	sxth	r0, r3
 8006566:	883a      	ldrh	r2, [r7, #0]
 8006568:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800656a:	1ad3      	subs	r3, r2, r3
 800656c:	b29a      	uxth	r2, r3
 800656e:	8abb      	ldrh	r3, [r7, #20]
 8006570:	4413      	add	r3, r2
 8006572:	b29b      	uxth	r3, r3
 8006574:	b21b      	sxth	r3, r3
 8006576:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8006578:	4619      	mov	r1, r3
 800657a:	f7ff fabf 	bl	8005afc <hagl_put_pixel>
        hagl_put_pixel(x1 - r + y, y1 - r + x, color);
 800657e:	887a      	ldrh	r2, [r7, #2]
 8006580:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006582:	1ad3      	subs	r3, r2, r3
 8006584:	b29a      	uxth	r2, r3
 8006586:	8abb      	ldrh	r3, [r7, #20]
 8006588:	4413      	add	r3, r2
 800658a:	b29b      	uxth	r3, r3
 800658c:	b218      	sxth	r0, r3
 800658e:	883a      	ldrh	r2, [r7, #0]
 8006590:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006592:	1ad3      	subs	r3, r2, r3
 8006594:	b29a      	uxth	r2, r3
 8006596:	8afb      	ldrh	r3, [r7, #22]
 8006598:	4413      	add	r3, r2
 800659a:	b29b      	uxth	r3, r3
 800659c:	b21b      	sxth	r3, r3
 800659e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80065a0:	4619      	mov	r1, r3
 80065a2:	f7ff faab 	bl	8005afc <hagl_put_pixel>

        /* Bottom left */
        hagl_put_pixel(x0 + r - x, y1 - r + y, color);
 80065a6:	88fa      	ldrh	r2, [r7, #6]
 80065a8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80065aa:	4413      	add	r3, r2
 80065ac:	b29a      	uxth	r2, r3
 80065ae:	8afb      	ldrh	r3, [r7, #22]
 80065b0:	1ad3      	subs	r3, r2, r3
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	b218      	sxth	r0, r3
 80065b6:	883a      	ldrh	r2, [r7, #0]
 80065b8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80065ba:	1ad3      	subs	r3, r2, r3
 80065bc:	b29a      	uxth	r2, r3
 80065be:	8abb      	ldrh	r3, [r7, #20]
 80065c0:	4413      	add	r3, r2
 80065c2:	b29b      	uxth	r3, r3
 80065c4:	b21b      	sxth	r3, r3
 80065c6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80065c8:	4619      	mov	r1, r3
 80065ca:	f7ff fa97 	bl	8005afc <hagl_put_pixel>
        hagl_put_pixel(x0 + r - y, y1 - r + x, color);
 80065ce:	88fa      	ldrh	r2, [r7, #6]
 80065d0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80065d2:	4413      	add	r3, r2
 80065d4:	b29a      	uxth	r2, r3
 80065d6:	8abb      	ldrh	r3, [r7, #20]
 80065d8:	1ad3      	subs	r3, r2, r3
 80065da:	b29b      	uxth	r3, r3
 80065dc:	b218      	sxth	r0, r3
 80065de:	883a      	ldrh	r2, [r7, #0]
 80065e0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80065e2:	1ad3      	subs	r3, r2, r3
 80065e4:	b29a      	uxth	r2, r3
 80065e6:	8afb      	ldrh	r3, [r7, #22]
 80065e8:	4413      	add	r3, r2
 80065ea:	b29b      	uxth	r3, r3
 80065ec:	b21b      	sxth	r3, r3
 80065ee:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80065f0:	4619      	mov	r1, r3
 80065f2:	f7ff fa83 	bl	8005afc <hagl_put_pixel>
    while (y >= x) {
 80065f6:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80065fa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80065fe:	429a      	cmp	r2, r3
 8006600:	f6bf af2f 	bge.w	8006462 <hagl_draw_rounded_rectangle+0x182>
 8006604:	e002      	b.n	800660c <hagl_draw_rounded_rectangle+0x32c>
        return;
 8006606:	bf00      	nop
 8006608:	e000      	b.n	800660c <hagl_draw_rounded_rectangle+0x32c>
        return;
 800660a:	bf00      	nop
    }
};
 800660c:	371c      	adds	r7, #28
 800660e:	46bd      	mov	sp, r7
 8006610:	bd90      	pop	{r4, r7, pc}
 8006612:	bf00      	nop

08006614 <rgb565>:
#include <stdint.h>

#include "rgb565.h"

uint16_t rgb565(uint8_t r, uint8_t g, uint8_t b)
{
 8006614:	b480      	push	{r7}
 8006616:	b085      	sub	sp, #20
 8006618:	af00      	add	r7, sp, #0
 800661a:	4603      	mov	r3, r0
 800661c:	71fb      	strb	r3, [r7, #7]
 800661e:	460b      	mov	r3, r1
 8006620:	71bb      	strb	r3, [r7, #6]
 8006622:	4613      	mov	r3, r2
 8006624:	717b      	strb	r3, [r7, #5]
    uint16_t rgb;

    rgb = ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | ((b & 0xF8) >> 3);
 8006626:	79fb      	ldrb	r3, [r7, #7]
 8006628:	021b      	lsls	r3, r3, #8
 800662a:	b21b      	sxth	r3, r3
 800662c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006630:	f023 0307 	bic.w	r3, r3, #7
 8006634:	b21a      	sxth	r2, r3
 8006636:	79bb      	ldrb	r3, [r7, #6]
 8006638:	00db      	lsls	r3, r3, #3
 800663a:	b21b      	sxth	r3, r3
 800663c:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8006640:	b21b      	sxth	r3, r3
 8006642:	4313      	orrs	r3, r2
 8006644:	b21a      	sxth	r2, r3
 8006646:	797b      	ldrb	r3, [r7, #5]
 8006648:	08db      	lsrs	r3, r3, #3
 800664a:	b2db      	uxtb	r3, r3
 800664c:	b21b      	sxth	r3, r3
 800664e:	4313      	orrs	r3, r2
 8006650:	b21b      	sxth	r3, r3
 8006652:	81fb      	strh	r3, [r7, #14]
    rgb = (((rgb) << 8) & 0xFF00) | (((rgb) >> 8) & 0xFF);
 8006654:	89fb      	ldrh	r3, [r7, #14]
 8006656:	021b      	lsls	r3, r3, #8
 8006658:	b21a      	sxth	r2, r3
 800665a:	89fb      	ldrh	r3, [r7, #14]
 800665c:	0a1b      	lsrs	r3, r3, #8
 800665e:	b29b      	uxth	r3, r3
 8006660:	b21b      	sxth	r3, r3
 8006662:	4313      	orrs	r3, r2
 8006664:	b21b      	sxth	r3, r3
 8006666:	81fb      	strh	r3, [r7, #14]

    return rgb;
 8006668:	89fb      	ldrh	r3, [r7, #14]
}
 800666a:	4618      	mov	r0, r3
 800666c:	3714      	adds	r7, #20
 800666e:	46bd      	mov	sp, r7
 8006670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006674:	4770      	bx	lr
	...

08006678 <__assert_func>:
 8006678:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800667a:	4614      	mov	r4, r2
 800667c:	461a      	mov	r2, r3
 800667e:	4b09      	ldr	r3, [pc, #36]	; (80066a4 <__assert_func+0x2c>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4605      	mov	r5, r0
 8006684:	68d8      	ldr	r0, [r3, #12]
 8006686:	b14c      	cbz	r4, 800669c <__assert_func+0x24>
 8006688:	4b07      	ldr	r3, [pc, #28]	; (80066a8 <__assert_func+0x30>)
 800668a:	9100      	str	r1, [sp, #0]
 800668c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006690:	4906      	ldr	r1, [pc, #24]	; (80066ac <__assert_func+0x34>)
 8006692:	462b      	mov	r3, r5
 8006694:	f000 f9be 	bl	8006a14 <fiprintf>
 8006698:	f000 fff8 	bl	800768c <abort>
 800669c:	4b04      	ldr	r3, [pc, #16]	; (80066b0 <__assert_func+0x38>)
 800669e:	461c      	mov	r4, r3
 80066a0:	e7f3      	b.n	800668a <__assert_func+0x12>
 80066a2:	bf00      	nop
 80066a4:	20000018 	.word	0x20000018
 80066a8:	08011260 	.word	0x08011260
 80066ac:	0801126d 	.word	0x0801126d
 80066b0:	0801129b 	.word	0x0801129b

080066b4 <__errno>:
 80066b4:	4b01      	ldr	r3, [pc, #4]	; (80066bc <__errno+0x8>)
 80066b6:	6818      	ldr	r0, [r3, #0]
 80066b8:	4770      	bx	lr
 80066ba:	bf00      	nop
 80066bc:	20000018 	.word	0x20000018

080066c0 <__sflush_r>:
 80066c0:	898a      	ldrh	r2, [r1, #12]
 80066c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066c6:	4605      	mov	r5, r0
 80066c8:	0710      	lsls	r0, r2, #28
 80066ca:	460c      	mov	r4, r1
 80066cc:	d458      	bmi.n	8006780 <__sflush_r+0xc0>
 80066ce:	684b      	ldr	r3, [r1, #4]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	dc05      	bgt.n	80066e0 <__sflush_r+0x20>
 80066d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	dc02      	bgt.n	80066e0 <__sflush_r+0x20>
 80066da:	2000      	movs	r0, #0
 80066dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80066e2:	2e00      	cmp	r6, #0
 80066e4:	d0f9      	beq.n	80066da <__sflush_r+0x1a>
 80066e6:	2300      	movs	r3, #0
 80066e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80066ec:	682f      	ldr	r7, [r5, #0]
 80066ee:	602b      	str	r3, [r5, #0]
 80066f0:	d032      	beq.n	8006758 <__sflush_r+0x98>
 80066f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80066f4:	89a3      	ldrh	r3, [r4, #12]
 80066f6:	075a      	lsls	r2, r3, #29
 80066f8:	d505      	bpl.n	8006706 <__sflush_r+0x46>
 80066fa:	6863      	ldr	r3, [r4, #4]
 80066fc:	1ac0      	subs	r0, r0, r3
 80066fe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006700:	b10b      	cbz	r3, 8006706 <__sflush_r+0x46>
 8006702:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006704:	1ac0      	subs	r0, r0, r3
 8006706:	2300      	movs	r3, #0
 8006708:	4602      	mov	r2, r0
 800670a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800670c:	6a21      	ldr	r1, [r4, #32]
 800670e:	4628      	mov	r0, r5
 8006710:	47b0      	blx	r6
 8006712:	1c43      	adds	r3, r0, #1
 8006714:	89a3      	ldrh	r3, [r4, #12]
 8006716:	d106      	bne.n	8006726 <__sflush_r+0x66>
 8006718:	6829      	ldr	r1, [r5, #0]
 800671a:	291d      	cmp	r1, #29
 800671c:	d82c      	bhi.n	8006778 <__sflush_r+0xb8>
 800671e:	4a2a      	ldr	r2, [pc, #168]	; (80067c8 <__sflush_r+0x108>)
 8006720:	40ca      	lsrs	r2, r1
 8006722:	07d6      	lsls	r6, r2, #31
 8006724:	d528      	bpl.n	8006778 <__sflush_r+0xb8>
 8006726:	2200      	movs	r2, #0
 8006728:	6062      	str	r2, [r4, #4]
 800672a:	04d9      	lsls	r1, r3, #19
 800672c:	6922      	ldr	r2, [r4, #16]
 800672e:	6022      	str	r2, [r4, #0]
 8006730:	d504      	bpl.n	800673c <__sflush_r+0x7c>
 8006732:	1c42      	adds	r2, r0, #1
 8006734:	d101      	bne.n	800673a <__sflush_r+0x7a>
 8006736:	682b      	ldr	r3, [r5, #0]
 8006738:	b903      	cbnz	r3, 800673c <__sflush_r+0x7c>
 800673a:	6560      	str	r0, [r4, #84]	; 0x54
 800673c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800673e:	602f      	str	r7, [r5, #0]
 8006740:	2900      	cmp	r1, #0
 8006742:	d0ca      	beq.n	80066da <__sflush_r+0x1a>
 8006744:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006748:	4299      	cmp	r1, r3
 800674a:	d002      	beq.n	8006752 <__sflush_r+0x92>
 800674c:	4628      	mov	r0, r5
 800674e:	f000 fa35 	bl	8006bbc <_free_r>
 8006752:	2000      	movs	r0, #0
 8006754:	6360      	str	r0, [r4, #52]	; 0x34
 8006756:	e7c1      	b.n	80066dc <__sflush_r+0x1c>
 8006758:	6a21      	ldr	r1, [r4, #32]
 800675a:	2301      	movs	r3, #1
 800675c:	4628      	mov	r0, r5
 800675e:	47b0      	blx	r6
 8006760:	1c41      	adds	r1, r0, #1
 8006762:	d1c7      	bne.n	80066f4 <__sflush_r+0x34>
 8006764:	682b      	ldr	r3, [r5, #0]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d0c4      	beq.n	80066f4 <__sflush_r+0x34>
 800676a:	2b1d      	cmp	r3, #29
 800676c:	d001      	beq.n	8006772 <__sflush_r+0xb2>
 800676e:	2b16      	cmp	r3, #22
 8006770:	d101      	bne.n	8006776 <__sflush_r+0xb6>
 8006772:	602f      	str	r7, [r5, #0]
 8006774:	e7b1      	b.n	80066da <__sflush_r+0x1a>
 8006776:	89a3      	ldrh	r3, [r4, #12]
 8006778:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800677c:	81a3      	strh	r3, [r4, #12]
 800677e:	e7ad      	b.n	80066dc <__sflush_r+0x1c>
 8006780:	690f      	ldr	r7, [r1, #16]
 8006782:	2f00      	cmp	r7, #0
 8006784:	d0a9      	beq.n	80066da <__sflush_r+0x1a>
 8006786:	0793      	lsls	r3, r2, #30
 8006788:	680e      	ldr	r6, [r1, #0]
 800678a:	bf08      	it	eq
 800678c:	694b      	ldreq	r3, [r1, #20]
 800678e:	600f      	str	r7, [r1, #0]
 8006790:	bf18      	it	ne
 8006792:	2300      	movne	r3, #0
 8006794:	eba6 0807 	sub.w	r8, r6, r7
 8006798:	608b      	str	r3, [r1, #8]
 800679a:	f1b8 0f00 	cmp.w	r8, #0
 800679e:	dd9c      	ble.n	80066da <__sflush_r+0x1a>
 80067a0:	6a21      	ldr	r1, [r4, #32]
 80067a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80067a4:	4643      	mov	r3, r8
 80067a6:	463a      	mov	r2, r7
 80067a8:	4628      	mov	r0, r5
 80067aa:	47b0      	blx	r6
 80067ac:	2800      	cmp	r0, #0
 80067ae:	dc06      	bgt.n	80067be <__sflush_r+0xfe>
 80067b0:	89a3      	ldrh	r3, [r4, #12]
 80067b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067b6:	81a3      	strh	r3, [r4, #12]
 80067b8:	f04f 30ff 	mov.w	r0, #4294967295
 80067bc:	e78e      	b.n	80066dc <__sflush_r+0x1c>
 80067be:	4407      	add	r7, r0
 80067c0:	eba8 0800 	sub.w	r8, r8, r0
 80067c4:	e7e9      	b.n	800679a <__sflush_r+0xda>
 80067c6:	bf00      	nop
 80067c8:	20400001 	.word	0x20400001

080067cc <_fflush_r>:
 80067cc:	b538      	push	{r3, r4, r5, lr}
 80067ce:	690b      	ldr	r3, [r1, #16]
 80067d0:	4605      	mov	r5, r0
 80067d2:	460c      	mov	r4, r1
 80067d4:	b913      	cbnz	r3, 80067dc <_fflush_r+0x10>
 80067d6:	2500      	movs	r5, #0
 80067d8:	4628      	mov	r0, r5
 80067da:	bd38      	pop	{r3, r4, r5, pc}
 80067dc:	b118      	cbz	r0, 80067e6 <_fflush_r+0x1a>
 80067de:	6983      	ldr	r3, [r0, #24]
 80067e0:	b90b      	cbnz	r3, 80067e6 <_fflush_r+0x1a>
 80067e2:	f000 f899 	bl	8006918 <__sinit>
 80067e6:	4b14      	ldr	r3, [pc, #80]	; (8006838 <_fflush_r+0x6c>)
 80067e8:	429c      	cmp	r4, r3
 80067ea:	d11b      	bne.n	8006824 <_fflush_r+0x58>
 80067ec:	686c      	ldr	r4, [r5, #4]
 80067ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d0ef      	beq.n	80067d6 <_fflush_r+0xa>
 80067f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80067f8:	07d0      	lsls	r0, r2, #31
 80067fa:	d404      	bmi.n	8006806 <_fflush_r+0x3a>
 80067fc:	0599      	lsls	r1, r3, #22
 80067fe:	d402      	bmi.n	8006806 <_fflush_r+0x3a>
 8006800:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006802:	f000 f95e 	bl	8006ac2 <__retarget_lock_acquire_recursive>
 8006806:	4628      	mov	r0, r5
 8006808:	4621      	mov	r1, r4
 800680a:	f7ff ff59 	bl	80066c0 <__sflush_r>
 800680e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006810:	07da      	lsls	r2, r3, #31
 8006812:	4605      	mov	r5, r0
 8006814:	d4e0      	bmi.n	80067d8 <_fflush_r+0xc>
 8006816:	89a3      	ldrh	r3, [r4, #12]
 8006818:	059b      	lsls	r3, r3, #22
 800681a:	d4dd      	bmi.n	80067d8 <_fflush_r+0xc>
 800681c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800681e:	f000 f951 	bl	8006ac4 <__retarget_lock_release_recursive>
 8006822:	e7d9      	b.n	80067d8 <_fflush_r+0xc>
 8006824:	4b05      	ldr	r3, [pc, #20]	; (800683c <_fflush_r+0x70>)
 8006826:	429c      	cmp	r4, r3
 8006828:	d101      	bne.n	800682e <_fflush_r+0x62>
 800682a:	68ac      	ldr	r4, [r5, #8]
 800682c:	e7df      	b.n	80067ee <_fflush_r+0x22>
 800682e:	4b04      	ldr	r3, [pc, #16]	; (8006840 <_fflush_r+0x74>)
 8006830:	429c      	cmp	r4, r3
 8006832:	bf08      	it	eq
 8006834:	68ec      	ldreq	r4, [r5, #12]
 8006836:	e7da      	b.n	80067ee <_fflush_r+0x22>
 8006838:	080112bc 	.word	0x080112bc
 800683c:	080112dc 	.word	0x080112dc
 8006840:	0801129c 	.word	0x0801129c

08006844 <fflush>:
 8006844:	4601      	mov	r1, r0
 8006846:	b920      	cbnz	r0, 8006852 <fflush+0xe>
 8006848:	4b04      	ldr	r3, [pc, #16]	; (800685c <fflush+0x18>)
 800684a:	4905      	ldr	r1, [pc, #20]	; (8006860 <fflush+0x1c>)
 800684c:	6818      	ldr	r0, [r3, #0]
 800684e:	f000 b8f3 	b.w	8006a38 <_fwalk_reent>
 8006852:	4b04      	ldr	r3, [pc, #16]	; (8006864 <fflush+0x20>)
 8006854:	6818      	ldr	r0, [r3, #0]
 8006856:	f7ff bfb9 	b.w	80067cc <_fflush_r>
 800685a:	bf00      	nop
 800685c:	080112fc 	.word	0x080112fc
 8006860:	080067cd 	.word	0x080067cd
 8006864:	20000018 	.word	0x20000018

08006868 <std>:
 8006868:	2300      	movs	r3, #0
 800686a:	b510      	push	{r4, lr}
 800686c:	4604      	mov	r4, r0
 800686e:	e9c0 3300 	strd	r3, r3, [r0]
 8006872:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006876:	6083      	str	r3, [r0, #8]
 8006878:	8181      	strh	r1, [r0, #12]
 800687a:	6643      	str	r3, [r0, #100]	; 0x64
 800687c:	81c2      	strh	r2, [r0, #14]
 800687e:	6183      	str	r3, [r0, #24]
 8006880:	4619      	mov	r1, r3
 8006882:	2208      	movs	r2, #8
 8006884:	305c      	adds	r0, #92	; 0x5c
 8006886:	f000 f991 	bl	8006bac <memset>
 800688a:	4b05      	ldr	r3, [pc, #20]	; (80068a0 <std+0x38>)
 800688c:	6263      	str	r3, [r4, #36]	; 0x24
 800688e:	4b05      	ldr	r3, [pc, #20]	; (80068a4 <std+0x3c>)
 8006890:	62a3      	str	r3, [r4, #40]	; 0x28
 8006892:	4b05      	ldr	r3, [pc, #20]	; (80068a8 <std+0x40>)
 8006894:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006896:	4b05      	ldr	r3, [pc, #20]	; (80068ac <std+0x44>)
 8006898:	6224      	str	r4, [r4, #32]
 800689a:	6323      	str	r3, [r4, #48]	; 0x30
 800689c:	bd10      	pop	{r4, pc}
 800689e:	bf00      	nop
 80068a0:	08007461 	.word	0x08007461
 80068a4:	08007483 	.word	0x08007483
 80068a8:	080074bb 	.word	0x080074bb
 80068ac:	080074df 	.word	0x080074df

080068b0 <_cleanup_r>:
 80068b0:	4901      	ldr	r1, [pc, #4]	; (80068b8 <_cleanup_r+0x8>)
 80068b2:	f000 b8c1 	b.w	8006a38 <_fwalk_reent>
 80068b6:	bf00      	nop
 80068b8:	080067cd 	.word	0x080067cd

080068bc <__sfmoreglue>:
 80068bc:	b570      	push	{r4, r5, r6, lr}
 80068be:	1e4a      	subs	r2, r1, #1
 80068c0:	2568      	movs	r5, #104	; 0x68
 80068c2:	4355      	muls	r5, r2
 80068c4:	460e      	mov	r6, r1
 80068c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80068ca:	f000 f9c7 	bl	8006c5c <_malloc_r>
 80068ce:	4604      	mov	r4, r0
 80068d0:	b140      	cbz	r0, 80068e4 <__sfmoreglue+0x28>
 80068d2:	2100      	movs	r1, #0
 80068d4:	e9c0 1600 	strd	r1, r6, [r0]
 80068d8:	300c      	adds	r0, #12
 80068da:	60a0      	str	r0, [r4, #8]
 80068dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80068e0:	f000 f964 	bl	8006bac <memset>
 80068e4:	4620      	mov	r0, r4
 80068e6:	bd70      	pop	{r4, r5, r6, pc}

080068e8 <__sfp_lock_acquire>:
 80068e8:	4801      	ldr	r0, [pc, #4]	; (80068f0 <__sfp_lock_acquire+0x8>)
 80068ea:	f000 b8ea 	b.w	8006ac2 <__retarget_lock_acquire_recursive>
 80068ee:	bf00      	nop
 80068f0:	2000a3c4 	.word	0x2000a3c4

080068f4 <__sfp_lock_release>:
 80068f4:	4801      	ldr	r0, [pc, #4]	; (80068fc <__sfp_lock_release+0x8>)
 80068f6:	f000 b8e5 	b.w	8006ac4 <__retarget_lock_release_recursive>
 80068fa:	bf00      	nop
 80068fc:	2000a3c4 	.word	0x2000a3c4

08006900 <__sinit_lock_acquire>:
 8006900:	4801      	ldr	r0, [pc, #4]	; (8006908 <__sinit_lock_acquire+0x8>)
 8006902:	f000 b8de 	b.w	8006ac2 <__retarget_lock_acquire_recursive>
 8006906:	bf00      	nop
 8006908:	2000a3bf 	.word	0x2000a3bf

0800690c <__sinit_lock_release>:
 800690c:	4801      	ldr	r0, [pc, #4]	; (8006914 <__sinit_lock_release+0x8>)
 800690e:	f000 b8d9 	b.w	8006ac4 <__retarget_lock_release_recursive>
 8006912:	bf00      	nop
 8006914:	2000a3bf 	.word	0x2000a3bf

08006918 <__sinit>:
 8006918:	b510      	push	{r4, lr}
 800691a:	4604      	mov	r4, r0
 800691c:	f7ff fff0 	bl	8006900 <__sinit_lock_acquire>
 8006920:	69a3      	ldr	r3, [r4, #24]
 8006922:	b11b      	cbz	r3, 800692c <__sinit+0x14>
 8006924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006928:	f7ff bff0 	b.w	800690c <__sinit_lock_release>
 800692c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006930:	6523      	str	r3, [r4, #80]	; 0x50
 8006932:	4b13      	ldr	r3, [pc, #76]	; (8006980 <__sinit+0x68>)
 8006934:	4a13      	ldr	r2, [pc, #76]	; (8006984 <__sinit+0x6c>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	62a2      	str	r2, [r4, #40]	; 0x28
 800693a:	42a3      	cmp	r3, r4
 800693c:	bf04      	itt	eq
 800693e:	2301      	moveq	r3, #1
 8006940:	61a3      	streq	r3, [r4, #24]
 8006942:	4620      	mov	r0, r4
 8006944:	f000 f820 	bl	8006988 <__sfp>
 8006948:	6060      	str	r0, [r4, #4]
 800694a:	4620      	mov	r0, r4
 800694c:	f000 f81c 	bl	8006988 <__sfp>
 8006950:	60a0      	str	r0, [r4, #8]
 8006952:	4620      	mov	r0, r4
 8006954:	f000 f818 	bl	8006988 <__sfp>
 8006958:	2200      	movs	r2, #0
 800695a:	60e0      	str	r0, [r4, #12]
 800695c:	2104      	movs	r1, #4
 800695e:	6860      	ldr	r0, [r4, #4]
 8006960:	f7ff ff82 	bl	8006868 <std>
 8006964:	68a0      	ldr	r0, [r4, #8]
 8006966:	2201      	movs	r2, #1
 8006968:	2109      	movs	r1, #9
 800696a:	f7ff ff7d 	bl	8006868 <std>
 800696e:	68e0      	ldr	r0, [r4, #12]
 8006970:	2202      	movs	r2, #2
 8006972:	2112      	movs	r1, #18
 8006974:	f7ff ff78 	bl	8006868 <std>
 8006978:	2301      	movs	r3, #1
 800697a:	61a3      	str	r3, [r4, #24]
 800697c:	e7d2      	b.n	8006924 <__sinit+0xc>
 800697e:	bf00      	nop
 8006980:	080112fc 	.word	0x080112fc
 8006984:	080068b1 	.word	0x080068b1

08006988 <__sfp>:
 8006988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800698a:	4607      	mov	r7, r0
 800698c:	f7ff ffac 	bl	80068e8 <__sfp_lock_acquire>
 8006990:	4b1e      	ldr	r3, [pc, #120]	; (8006a0c <__sfp+0x84>)
 8006992:	681e      	ldr	r6, [r3, #0]
 8006994:	69b3      	ldr	r3, [r6, #24]
 8006996:	b913      	cbnz	r3, 800699e <__sfp+0x16>
 8006998:	4630      	mov	r0, r6
 800699a:	f7ff ffbd 	bl	8006918 <__sinit>
 800699e:	3648      	adds	r6, #72	; 0x48
 80069a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80069a4:	3b01      	subs	r3, #1
 80069a6:	d503      	bpl.n	80069b0 <__sfp+0x28>
 80069a8:	6833      	ldr	r3, [r6, #0]
 80069aa:	b30b      	cbz	r3, 80069f0 <__sfp+0x68>
 80069ac:	6836      	ldr	r6, [r6, #0]
 80069ae:	e7f7      	b.n	80069a0 <__sfp+0x18>
 80069b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80069b4:	b9d5      	cbnz	r5, 80069ec <__sfp+0x64>
 80069b6:	4b16      	ldr	r3, [pc, #88]	; (8006a10 <__sfp+0x88>)
 80069b8:	60e3      	str	r3, [r4, #12]
 80069ba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80069be:	6665      	str	r5, [r4, #100]	; 0x64
 80069c0:	f000 f87e 	bl	8006ac0 <__retarget_lock_init_recursive>
 80069c4:	f7ff ff96 	bl	80068f4 <__sfp_lock_release>
 80069c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80069cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80069d0:	6025      	str	r5, [r4, #0]
 80069d2:	61a5      	str	r5, [r4, #24]
 80069d4:	2208      	movs	r2, #8
 80069d6:	4629      	mov	r1, r5
 80069d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80069dc:	f000 f8e6 	bl	8006bac <memset>
 80069e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80069e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80069e8:	4620      	mov	r0, r4
 80069ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069ec:	3468      	adds	r4, #104	; 0x68
 80069ee:	e7d9      	b.n	80069a4 <__sfp+0x1c>
 80069f0:	2104      	movs	r1, #4
 80069f2:	4638      	mov	r0, r7
 80069f4:	f7ff ff62 	bl	80068bc <__sfmoreglue>
 80069f8:	4604      	mov	r4, r0
 80069fa:	6030      	str	r0, [r6, #0]
 80069fc:	2800      	cmp	r0, #0
 80069fe:	d1d5      	bne.n	80069ac <__sfp+0x24>
 8006a00:	f7ff ff78 	bl	80068f4 <__sfp_lock_release>
 8006a04:	230c      	movs	r3, #12
 8006a06:	603b      	str	r3, [r7, #0]
 8006a08:	e7ee      	b.n	80069e8 <__sfp+0x60>
 8006a0a:	bf00      	nop
 8006a0c:	080112fc 	.word	0x080112fc
 8006a10:	ffff0001 	.word	0xffff0001

08006a14 <fiprintf>:
 8006a14:	b40e      	push	{r1, r2, r3}
 8006a16:	b503      	push	{r0, r1, lr}
 8006a18:	4601      	mov	r1, r0
 8006a1a:	ab03      	add	r3, sp, #12
 8006a1c:	4805      	ldr	r0, [pc, #20]	; (8006a34 <fiprintf+0x20>)
 8006a1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a22:	6800      	ldr	r0, [r0, #0]
 8006a24:	9301      	str	r3, [sp, #4]
 8006a26:	f000 f99d 	bl	8006d64 <_vfiprintf_r>
 8006a2a:	b002      	add	sp, #8
 8006a2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a30:	b003      	add	sp, #12
 8006a32:	4770      	bx	lr
 8006a34:	20000018 	.word	0x20000018

08006a38 <_fwalk_reent>:
 8006a38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a3c:	4606      	mov	r6, r0
 8006a3e:	4688      	mov	r8, r1
 8006a40:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006a44:	2700      	movs	r7, #0
 8006a46:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a4a:	f1b9 0901 	subs.w	r9, r9, #1
 8006a4e:	d505      	bpl.n	8006a5c <_fwalk_reent+0x24>
 8006a50:	6824      	ldr	r4, [r4, #0]
 8006a52:	2c00      	cmp	r4, #0
 8006a54:	d1f7      	bne.n	8006a46 <_fwalk_reent+0xe>
 8006a56:	4638      	mov	r0, r7
 8006a58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a5c:	89ab      	ldrh	r3, [r5, #12]
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d907      	bls.n	8006a72 <_fwalk_reent+0x3a>
 8006a62:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a66:	3301      	adds	r3, #1
 8006a68:	d003      	beq.n	8006a72 <_fwalk_reent+0x3a>
 8006a6a:	4629      	mov	r1, r5
 8006a6c:	4630      	mov	r0, r6
 8006a6e:	47c0      	blx	r8
 8006a70:	4307      	orrs	r7, r0
 8006a72:	3568      	adds	r5, #104	; 0x68
 8006a74:	e7e9      	b.n	8006a4a <_fwalk_reent+0x12>
	...

08006a78 <__libc_init_array>:
 8006a78:	b570      	push	{r4, r5, r6, lr}
 8006a7a:	4d0d      	ldr	r5, [pc, #52]	; (8006ab0 <__libc_init_array+0x38>)
 8006a7c:	4c0d      	ldr	r4, [pc, #52]	; (8006ab4 <__libc_init_array+0x3c>)
 8006a7e:	1b64      	subs	r4, r4, r5
 8006a80:	10a4      	asrs	r4, r4, #2
 8006a82:	2600      	movs	r6, #0
 8006a84:	42a6      	cmp	r6, r4
 8006a86:	d109      	bne.n	8006a9c <__libc_init_array+0x24>
 8006a88:	4d0b      	ldr	r5, [pc, #44]	; (8006ab8 <__libc_init_array+0x40>)
 8006a8a:	4c0c      	ldr	r4, [pc, #48]	; (8006abc <__libc_init_array+0x44>)
 8006a8c:	f001 f850 	bl	8007b30 <_init>
 8006a90:	1b64      	subs	r4, r4, r5
 8006a92:	10a4      	asrs	r4, r4, #2
 8006a94:	2600      	movs	r6, #0
 8006a96:	42a6      	cmp	r6, r4
 8006a98:	d105      	bne.n	8006aa6 <__libc_init_array+0x2e>
 8006a9a:	bd70      	pop	{r4, r5, r6, pc}
 8006a9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aa0:	4798      	blx	r3
 8006aa2:	3601      	adds	r6, #1
 8006aa4:	e7ee      	b.n	8006a84 <__libc_init_array+0xc>
 8006aa6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aaa:	4798      	blx	r3
 8006aac:	3601      	adds	r6, #1
 8006aae:	e7f2      	b.n	8006a96 <__libc_init_array+0x1e>
 8006ab0:	0801133c 	.word	0x0801133c
 8006ab4:	0801133c 	.word	0x0801133c
 8006ab8:	0801133c 	.word	0x0801133c
 8006abc:	08011340 	.word	0x08011340

08006ac0 <__retarget_lock_init_recursive>:
 8006ac0:	4770      	bx	lr

08006ac2 <__retarget_lock_acquire_recursive>:
 8006ac2:	4770      	bx	lr

08006ac4 <__retarget_lock_release_recursive>:
 8006ac4:	4770      	bx	lr

08006ac6 <__swhatbuf_r>:
 8006ac6:	b570      	push	{r4, r5, r6, lr}
 8006ac8:	460e      	mov	r6, r1
 8006aca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ace:	2900      	cmp	r1, #0
 8006ad0:	b096      	sub	sp, #88	; 0x58
 8006ad2:	4614      	mov	r4, r2
 8006ad4:	461d      	mov	r5, r3
 8006ad6:	da07      	bge.n	8006ae8 <__swhatbuf_r+0x22>
 8006ad8:	2300      	movs	r3, #0
 8006ada:	602b      	str	r3, [r5, #0]
 8006adc:	89b3      	ldrh	r3, [r6, #12]
 8006ade:	061a      	lsls	r2, r3, #24
 8006ae0:	d410      	bmi.n	8006b04 <__swhatbuf_r+0x3e>
 8006ae2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ae6:	e00e      	b.n	8006b06 <__swhatbuf_r+0x40>
 8006ae8:	466a      	mov	r2, sp
 8006aea:	f000 fde7 	bl	80076bc <_fstat_r>
 8006aee:	2800      	cmp	r0, #0
 8006af0:	dbf2      	blt.n	8006ad8 <__swhatbuf_r+0x12>
 8006af2:	9a01      	ldr	r2, [sp, #4]
 8006af4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006af8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006afc:	425a      	negs	r2, r3
 8006afe:	415a      	adcs	r2, r3
 8006b00:	602a      	str	r2, [r5, #0]
 8006b02:	e7ee      	b.n	8006ae2 <__swhatbuf_r+0x1c>
 8006b04:	2340      	movs	r3, #64	; 0x40
 8006b06:	2000      	movs	r0, #0
 8006b08:	6023      	str	r3, [r4, #0]
 8006b0a:	b016      	add	sp, #88	; 0x58
 8006b0c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006b10 <__smakebuf_r>:
 8006b10:	898b      	ldrh	r3, [r1, #12]
 8006b12:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006b14:	079d      	lsls	r5, r3, #30
 8006b16:	4606      	mov	r6, r0
 8006b18:	460c      	mov	r4, r1
 8006b1a:	d507      	bpl.n	8006b2c <__smakebuf_r+0x1c>
 8006b1c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006b20:	6023      	str	r3, [r4, #0]
 8006b22:	6123      	str	r3, [r4, #16]
 8006b24:	2301      	movs	r3, #1
 8006b26:	6163      	str	r3, [r4, #20]
 8006b28:	b002      	add	sp, #8
 8006b2a:	bd70      	pop	{r4, r5, r6, pc}
 8006b2c:	ab01      	add	r3, sp, #4
 8006b2e:	466a      	mov	r2, sp
 8006b30:	f7ff ffc9 	bl	8006ac6 <__swhatbuf_r>
 8006b34:	9900      	ldr	r1, [sp, #0]
 8006b36:	4605      	mov	r5, r0
 8006b38:	4630      	mov	r0, r6
 8006b3a:	f000 f88f 	bl	8006c5c <_malloc_r>
 8006b3e:	b948      	cbnz	r0, 8006b54 <__smakebuf_r+0x44>
 8006b40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b44:	059a      	lsls	r2, r3, #22
 8006b46:	d4ef      	bmi.n	8006b28 <__smakebuf_r+0x18>
 8006b48:	f023 0303 	bic.w	r3, r3, #3
 8006b4c:	f043 0302 	orr.w	r3, r3, #2
 8006b50:	81a3      	strh	r3, [r4, #12]
 8006b52:	e7e3      	b.n	8006b1c <__smakebuf_r+0xc>
 8006b54:	4b0d      	ldr	r3, [pc, #52]	; (8006b8c <__smakebuf_r+0x7c>)
 8006b56:	62b3      	str	r3, [r6, #40]	; 0x28
 8006b58:	89a3      	ldrh	r3, [r4, #12]
 8006b5a:	6020      	str	r0, [r4, #0]
 8006b5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b60:	81a3      	strh	r3, [r4, #12]
 8006b62:	9b00      	ldr	r3, [sp, #0]
 8006b64:	6163      	str	r3, [r4, #20]
 8006b66:	9b01      	ldr	r3, [sp, #4]
 8006b68:	6120      	str	r0, [r4, #16]
 8006b6a:	b15b      	cbz	r3, 8006b84 <__smakebuf_r+0x74>
 8006b6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b70:	4630      	mov	r0, r6
 8006b72:	f000 fdb5 	bl	80076e0 <_isatty_r>
 8006b76:	b128      	cbz	r0, 8006b84 <__smakebuf_r+0x74>
 8006b78:	89a3      	ldrh	r3, [r4, #12]
 8006b7a:	f023 0303 	bic.w	r3, r3, #3
 8006b7e:	f043 0301 	orr.w	r3, r3, #1
 8006b82:	81a3      	strh	r3, [r4, #12]
 8006b84:	89a0      	ldrh	r0, [r4, #12]
 8006b86:	4305      	orrs	r5, r0
 8006b88:	81a5      	strh	r5, [r4, #12]
 8006b8a:	e7cd      	b.n	8006b28 <__smakebuf_r+0x18>
 8006b8c:	080068b1 	.word	0x080068b1

08006b90 <memcpy>:
 8006b90:	440a      	add	r2, r1
 8006b92:	4291      	cmp	r1, r2
 8006b94:	f100 33ff 	add.w	r3, r0, #4294967295
 8006b98:	d100      	bne.n	8006b9c <memcpy+0xc>
 8006b9a:	4770      	bx	lr
 8006b9c:	b510      	push	{r4, lr}
 8006b9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ba2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ba6:	4291      	cmp	r1, r2
 8006ba8:	d1f9      	bne.n	8006b9e <memcpy+0xe>
 8006baa:	bd10      	pop	{r4, pc}

08006bac <memset>:
 8006bac:	4402      	add	r2, r0
 8006bae:	4603      	mov	r3, r0
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d100      	bne.n	8006bb6 <memset+0xa>
 8006bb4:	4770      	bx	lr
 8006bb6:	f803 1b01 	strb.w	r1, [r3], #1
 8006bba:	e7f9      	b.n	8006bb0 <memset+0x4>

08006bbc <_free_r>:
 8006bbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006bbe:	2900      	cmp	r1, #0
 8006bc0:	d048      	beq.n	8006c54 <_free_r+0x98>
 8006bc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bc6:	9001      	str	r0, [sp, #4]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	f1a1 0404 	sub.w	r4, r1, #4
 8006bce:	bfb8      	it	lt
 8006bd0:	18e4      	addlt	r4, r4, r3
 8006bd2:	f000 fdc1 	bl	8007758 <__malloc_lock>
 8006bd6:	4a20      	ldr	r2, [pc, #128]	; (8006c58 <_free_r+0x9c>)
 8006bd8:	9801      	ldr	r0, [sp, #4]
 8006bda:	6813      	ldr	r3, [r2, #0]
 8006bdc:	4615      	mov	r5, r2
 8006bde:	b933      	cbnz	r3, 8006bee <_free_r+0x32>
 8006be0:	6063      	str	r3, [r4, #4]
 8006be2:	6014      	str	r4, [r2, #0]
 8006be4:	b003      	add	sp, #12
 8006be6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006bea:	f000 bdbb 	b.w	8007764 <__malloc_unlock>
 8006bee:	42a3      	cmp	r3, r4
 8006bf0:	d90b      	bls.n	8006c0a <_free_r+0x4e>
 8006bf2:	6821      	ldr	r1, [r4, #0]
 8006bf4:	1862      	adds	r2, r4, r1
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	bf04      	itt	eq
 8006bfa:	681a      	ldreq	r2, [r3, #0]
 8006bfc:	685b      	ldreq	r3, [r3, #4]
 8006bfe:	6063      	str	r3, [r4, #4]
 8006c00:	bf04      	itt	eq
 8006c02:	1852      	addeq	r2, r2, r1
 8006c04:	6022      	streq	r2, [r4, #0]
 8006c06:	602c      	str	r4, [r5, #0]
 8006c08:	e7ec      	b.n	8006be4 <_free_r+0x28>
 8006c0a:	461a      	mov	r2, r3
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	b10b      	cbz	r3, 8006c14 <_free_r+0x58>
 8006c10:	42a3      	cmp	r3, r4
 8006c12:	d9fa      	bls.n	8006c0a <_free_r+0x4e>
 8006c14:	6811      	ldr	r1, [r2, #0]
 8006c16:	1855      	adds	r5, r2, r1
 8006c18:	42a5      	cmp	r5, r4
 8006c1a:	d10b      	bne.n	8006c34 <_free_r+0x78>
 8006c1c:	6824      	ldr	r4, [r4, #0]
 8006c1e:	4421      	add	r1, r4
 8006c20:	1854      	adds	r4, r2, r1
 8006c22:	42a3      	cmp	r3, r4
 8006c24:	6011      	str	r1, [r2, #0]
 8006c26:	d1dd      	bne.n	8006be4 <_free_r+0x28>
 8006c28:	681c      	ldr	r4, [r3, #0]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	6053      	str	r3, [r2, #4]
 8006c2e:	4421      	add	r1, r4
 8006c30:	6011      	str	r1, [r2, #0]
 8006c32:	e7d7      	b.n	8006be4 <_free_r+0x28>
 8006c34:	d902      	bls.n	8006c3c <_free_r+0x80>
 8006c36:	230c      	movs	r3, #12
 8006c38:	6003      	str	r3, [r0, #0]
 8006c3a:	e7d3      	b.n	8006be4 <_free_r+0x28>
 8006c3c:	6825      	ldr	r5, [r4, #0]
 8006c3e:	1961      	adds	r1, r4, r5
 8006c40:	428b      	cmp	r3, r1
 8006c42:	bf04      	itt	eq
 8006c44:	6819      	ldreq	r1, [r3, #0]
 8006c46:	685b      	ldreq	r3, [r3, #4]
 8006c48:	6063      	str	r3, [r4, #4]
 8006c4a:	bf04      	itt	eq
 8006c4c:	1949      	addeq	r1, r1, r5
 8006c4e:	6021      	streq	r1, [r4, #0]
 8006c50:	6054      	str	r4, [r2, #4]
 8006c52:	e7c7      	b.n	8006be4 <_free_r+0x28>
 8006c54:	b003      	add	sp, #12
 8006c56:	bd30      	pop	{r4, r5, pc}
 8006c58:	2000a0b0 	.word	0x2000a0b0

08006c5c <_malloc_r>:
 8006c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c5e:	1ccd      	adds	r5, r1, #3
 8006c60:	f025 0503 	bic.w	r5, r5, #3
 8006c64:	3508      	adds	r5, #8
 8006c66:	2d0c      	cmp	r5, #12
 8006c68:	bf38      	it	cc
 8006c6a:	250c      	movcc	r5, #12
 8006c6c:	2d00      	cmp	r5, #0
 8006c6e:	4606      	mov	r6, r0
 8006c70:	db01      	blt.n	8006c76 <_malloc_r+0x1a>
 8006c72:	42a9      	cmp	r1, r5
 8006c74:	d903      	bls.n	8006c7e <_malloc_r+0x22>
 8006c76:	230c      	movs	r3, #12
 8006c78:	6033      	str	r3, [r6, #0]
 8006c7a:	2000      	movs	r0, #0
 8006c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c7e:	f000 fd6b 	bl	8007758 <__malloc_lock>
 8006c82:	4921      	ldr	r1, [pc, #132]	; (8006d08 <_malloc_r+0xac>)
 8006c84:	680a      	ldr	r2, [r1, #0]
 8006c86:	4614      	mov	r4, r2
 8006c88:	b99c      	cbnz	r4, 8006cb2 <_malloc_r+0x56>
 8006c8a:	4f20      	ldr	r7, [pc, #128]	; (8006d0c <_malloc_r+0xb0>)
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	b923      	cbnz	r3, 8006c9a <_malloc_r+0x3e>
 8006c90:	4621      	mov	r1, r4
 8006c92:	4630      	mov	r0, r6
 8006c94:	f000 fba0 	bl	80073d8 <_sbrk_r>
 8006c98:	6038      	str	r0, [r7, #0]
 8006c9a:	4629      	mov	r1, r5
 8006c9c:	4630      	mov	r0, r6
 8006c9e:	f000 fb9b 	bl	80073d8 <_sbrk_r>
 8006ca2:	1c43      	adds	r3, r0, #1
 8006ca4:	d123      	bne.n	8006cee <_malloc_r+0x92>
 8006ca6:	230c      	movs	r3, #12
 8006ca8:	6033      	str	r3, [r6, #0]
 8006caa:	4630      	mov	r0, r6
 8006cac:	f000 fd5a 	bl	8007764 <__malloc_unlock>
 8006cb0:	e7e3      	b.n	8006c7a <_malloc_r+0x1e>
 8006cb2:	6823      	ldr	r3, [r4, #0]
 8006cb4:	1b5b      	subs	r3, r3, r5
 8006cb6:	d417      	bmi.n	8006ce8 <_malloc_r+0x8c>
 8006cb8:	2b0b      	cmp	r3, #11
 8006cba:	d903      	bls.n	8006cc4 <_malloc_r+0x68>
 8006cbc:	6023      	str	r3, [r4, #0]
 8006cbe:	441c      	add	r4, r3
 8006cc0:	6025      	str	r5, [r4, #0]
 8006cc2:	e004      	b.n	8006cce <_malloc_r+0x72>
 8006cc4:	6863      	ldr	r3, [r4, #4]
 8006cc6:	42a2      	cmp	r2, r4
 8006cc8:	bf0c      	ite	eq
 8006cca:	600b      	streq	r3, [r1, #0]
 8006ccc:	6053      	strne	r3, [r2, #4]
 8006cce:	4630      	mov	r0, r6
 8006cd0:	f000 fd48 	bl	8007764 <__malloc_unlock>
 8006cd4:	f104 000b 	add.w	r0, r4, #11
 8006cd8:	1d23      	adds	r3, r4, #4
 8006cda:	f020 0007 	bic.w	r0, r0, #7
 8006cde:	1ac2      	subs	r2, r0, r3
 8006ce0:	d0cc      	beq.n	8006c7c <_malloc_r+0x20>
 8006ce2:	1a1b      	subs	r3, r3, r0
 8006ce4:	50a3      	str	r3, [r4, r2]
 8006ce6:	e7c9      	b.n	8006c7c <_malloc_r+0x20>
 8006ce8:	4622      	mov	r2, r4
 8006cea:	6864      	ldr	r4, [r4, #4]
 8006cec:	e7cc      	b.n	8006c88 <_malloc_r+0x2c>
 8006cee:	1cc4      	adds	r4, r0, #3
 8006cf0:	f024 0403 	bic.w	r4, r4, #3
 8006cf4:	42a0      	cmp	r0, r4
 8006cf6:	d0e3      	beq.n	8006cc0 <_malloc_r+0x64>
 8006cf8:	1a21      	subs	r1, r4, r0
 8006cfa:	4630      	mov	r0, r6
 8006cfc:	f000 fb6c 	bl	80073d8 <_sbrk_r>
 8006d00:	3001      	adds	r0, #1
 8006d02:	d1dd      	bne.n	8006cc0 <_malloc_r+0x64>
 8006d04:	e7cf      	b.n	8006ca6 <_malloc_r+0x4a>
 8006d06:	bf00      	nop
 8006d08:	2000a0b0 	.word	0x2000a0b0
 8006d0c:	2000a0b4 	.word	0x2000a0b4

08006d10 <__sfputc_r>:
 8006d10:	6893      	ldr	r3, [r2, #8]
 8006d12:	3b01      	subs	r3, #1
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	b410      	push	{r4}
 8006d18:	6093      	str	r3, [r2, #8]
 8006d1a:	da08      	bge.n	8006d2e <__sfputc_r+0x1e>
 8006d1c:	6994      	ldr	r4, [r2, #24]
 8006d1e:	42a3      	cmp	r3, r4
 8006d20:	db01      	blt.n	8006d26 <__sfputc_r+0x16>
 8006d22:	290a      	cmp	r1, #10
 8006d24:	d103      	bne.n	8006d2e <__sfputc_r+0x1e>
 8006d26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d2a:	f000 bbdd 	b.w	80074e8 <__swbuf_r>
 8006d2e:	6813      	ldr	r3, [r2, #0]
 8006d30:	1c58      	adds	r0, r3, #1
 8006d32:	6010      	str	r0, [r2, #0]
 8006d34:	7019      	strb	r1, [r3, #0]
 8006d36:	4608      	mov	r0, r1
 8006d38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d3c:	4770      	bx	lr

08006d3e <__sfputs_r>:
 8006d3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d40:	4606      	mov	r6, r0
 8006d42:	460f      	mov	r7, r1
 8006d44:	4614      	mov	r4, r2
 8006d46:	18d5      	adds	r5, r2, r3
 8006d48:	42ac      	cmp	r4, r5
 8006d4a:	d101      	bne.n	8006d50 <__sfputs_r+0x12>
 8006d4c:	2000      	movs	r0, #0
 8006d4e:	e007      	b.n	8006d60 <__sfputs_r+0x22>
 8006d50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d54:	463a      	mov	r2, r7
 8006d56:	4630      	mov	r0, r6
 8006d58:	f7ff ffda 	bl	8006d10 <__sfputc_r>
 8006d5c:	1c43      	adds	r3, r0, #1
 8006d5e:	d1f3      	bne.n	8006d48 <__sfputs_r+0xa>
 8006d60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d64 <_vfiprintf_r>:
 8006d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d68:	460d      	mov	r5, r1
 8006d6a:	b09d      	sub	sp, #116	; 0x74
 8006d6c:	4614      	mov	r4, r2
 8006d6e:	4698      	mov	r8, r3
 8006d70:	4606      	mov	r6, r0
 8006d72:	b118      	cbz	r0, 8006d7c <_vfiprintf_r+0x18>
 8006d74:	6983      	ldr	r3, [r0, #24]
 8006d76:	b90b      	cbnz	r3, 8006d7c <_vfiprintf_r+0x18>
 8006d78:	f7ff fdce 	bl	8006918 <__sinit>
 8006d7c:	4b89      	ldr	r3, [pc, #548]	; (8006fa4 <_vfiprintf_r+0x240>)
 8006d7e:	429d      	cmp	r5, r3
 8006d80:	d11b      	bne.n	8006dba <_vfiprintf_r+0x56>
 8006d82:	6875      	ldr	r5, [r6, #4]
 8006d84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d86:	07d9      	lsls	r1, r3, #31
 8006d88:	d405      	bmi.n	8006d96 <_vfiprintf_r+0x32>
 8006d8a:	89ab      	ldrh	r3, [r5, #12]
 8006d8c:	059a      	lsls	r2, r3, #22
 8006d8e:	d402      	bmi.n	8006d96 <_vfiprintf_r+0x32>
 8006d90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d92:	f7ff fe96 	bl	8006ac2 <__retarget_lock_acquire_recursive>
 8006d96:	89ab      	ldrh	r3, [r5, #12]
 8006d98:	071b      	lsls	r3, r3, #28
 8006d9a:	d501      	bpl.n	8006da0 <_vfiprintf_r+0x3c>
 8006d9c:	692b      	ldr	r3, [r5, #16]
 8006d9e:	b9eb      	cbnz	r3, 8006ddc <_vfiprintf_r+0x78>
 8006da0:	4629      	mov	r1, r5
 8006da2:	4630      	mov	r0, r6
 8006da4:	f000 fc04 	bl	80075b0 <__swsetup_r>
 8006da8:	b1c0      	cbz	r0, 8006ddc <_vfiprintf_r+0x78>
 8006daa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006dac:	07dc      	lsls	r4, r3, #31
 8006dae:	d50e      	bpl.n	8006dce <_vfiprintf_r+0x6a>
 8006db0:	f04f 30ff 	mov.w	r0, #4294967295
 8006db4:	b01d      	add	sp, #116	; 0x74
 8006db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dba:	4b7b      	ldr	r3, [pc, #492]	; (8006fa8 <_vfiprintf_r+0x244>)
 8006dbc:	429d      	cmp	r5, r3
 8006dbe:	d101      	bne.n	8006dc4 <_vfiprintf_r+0x60>
 8006dc0:	68b5      	ldr	r5, [r6, #8]
 8006dc2:	e7df      	b.n	8006d84 <_vfiprintf_r+0x20>
 8006dc4:	4b79      	ldr	r3, [pc, #484]	; (8006fac <_vfiprintf_r+0x248>)
 8006dc6:	429d      	cmp	r5, r3
 8006dc8:	bf08      	it	eq
 8006dca:	68f5      	ldreq	r5, [r6, #12]
 8006dcc:	e7da      	b.n	8006d84 <_vfiprintf_r+0x20>
 8006dce:	89ab      	ldrh	r3, [r5, #12]
 8006dd0:	0598      	lsls	r0, r3, #22
 8006dd2:	d4ed      	bmi.n	8006db0 <_vfiprintf_r+0x4c>
 8006dd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006dd6:	f7ff fe75 	bl	8006ac4 <__retarget_lock_release_recursive>
 8006dda:	e7e9      	b.n	8006db0 <_vfiprintf_r+0x4c>
 8006ddc:	2300      	movs	r3, #0
 8006dde:	9309      	str	r3, [sp, #36]	; 0x24
 8006de0:	2320      	movs	r3, #32
 8006de2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006de6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006dea:	2330      	movs	r3, #48	; 0x30
 8006dec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006fb0 <_vfiprintf_r+0x24c>
 8006df0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006df4:	f04f 0901 	mov.w	r9, #1
 8006df8:	4623      	mov	r3, r4
 8006dfa:	469a      	mov	sl, r3
 8006dfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e00:	b10a      	cbz	r2, 8006e06 <_vfiprintf_r+0xa2>
 8006e02:	2a25      	cmp	r2, #37	; 0x25
 8006e04:	d1f9      	bne.n	8006dfa <_vfiprintf_r+0x96>
 8006e06:	ebba 0b04 	subs.w	fp, sl, r4
 8006e0a:	d00b      	beq.n	8006e24 <_vfiprintf_r+0xc0>
 8006e0c:	465b      	mov	r3, fp
 8006e0e:	4622      	mov	r2, r4
 8006e10:	4629      	mov	r1, r5
 8006e12:	4630      	mov	r0, r6
 8006e14:	f7ff ff93 	bl	8006d3e <__sfputs_r>
 8006e18:	3001      	adds	r0, #1
 8006e1a:	f000 80aa 	beq.w	8006f72 <_vfiprintf_r+0x20e>
 8006e1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e20:	445a      	add	r2, fp
 8006e22:	9209      	str	r2, [sp, #36]	; 0x24
 8006e24:	f89a 3000 	ldrb.w	r3, [sl]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	f000 80a2 	beq.w	8006f72 <_vfiprintf_r+0x20e>
 8006e2e:	2300      	movs	r3, #0
 8006e30:	f04f 32ff 	mov.w	r2, #4294967295
 8006e34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e38:	f10a 0a01 	add.w	sl, sl, #1
 8006e3c:	9304      	str	r3, [sp, #16]
 8006e3e:	9307      	str	r3, [sp, #28]
 8006e40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006e44:	931a      	str	r3, [sp, #104]	; 0x68
 8006e46:	4654      	mov	r4, sl
 8006e48:	2205      	movs	r2, #5
 8006e4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e4e:	4858      	ldr	r0, [pc, #352]	; (8006fb0 <_vfiprintf_r+0x24c>)
 8006e50:	f7f9 f9c6 	bl	80001e0 <memchr>
 8006e54:	9a04      	ldr	r2, [sp, #16]
 8006e56:	b9d8      	cbnz	r0, 8006e90 <_vfiprintf_r+0x12c>
 8006e58:	06d1      	lsls	r1, r2, #27
 8006e5a:	bf44      	itt	mi
 8006e5c:	2320      	movmi	r3, #32
 8006e5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e62:	0713      	lsls	r3, r2, #28
 8006e64:	bf44      	itt	mi
 8006e66:	232b      	movmi	r3, #43	; 0x2b
 8006e68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e6c:	f89a 3000 	ldrb.w	r3, [sl]
 8006e70:	2b2a      	cmp	r3, #42	; 0x2a
 8006e72:	d015      	beq.n	8006ea0 <_vfiprintf_r+0x13c>
 8006e74:	9a07      	ldr	r2, [sp, #28]
 8006e76:	4654      	mov	r4, sl
 8006e78:	2000      	movs	r0, #0
 8006e7a:	f04f 0c0a 	mov.w	ip, #10
 8006e7e:	4621      	mov	r1, r4
 8006e80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e84:	3b30      	subs	r3, #48	; 0x30
 8006e86:	2b09      	cmp	r3, #9
 8006e88:	d94e      	bls.n	8006f28 <_vfiprintf_r+0x1c4>
 8006e8a:	b1b0      	cbz	r0, 8006eba <_vfiprintf_r+0x156>
 8006e8c:	9207      	str	r2, [sp, #28]
 8006e8e:	e014      	b.n	8006eba <_vfiprintf_r+0x156>
 8006e90:	eba0 0308 	sub.w	r3, r0, r8
 8006e94:	fa09 f303 	lsl.w	r3, r9, r3
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	9304      	str	r3, [sp, #16]
 8006e9c:	46a2      	mov	sl, r4
 8006e9e:	e7d2      	b.n	8006e46 <_vfiprintf_r+0xe2>
 8006ea0:	9b03      	ldr	r3, [sp, #12]
 8006ea2:	1d19      	adds	r1, r3, #4
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	9103      	str	r1, [sp, #12]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	bfbb      	ittet	lt
 8006eac:	425b      	neglt	r3, r3
 8006eae:	f042 0202 	orrlt.w	r2, r2, #2
 8006eb2:	9307      	strge	r3, [sp, #28]
 8006eb4:	9307      	strlt	r3, [sp, #28]
 8006eb6:	bfb8      	it	lt
 8006eb8:	9204      	strlt	r2, [sp, #16]
 8006eba:	7823      	ldrb	r3, [r4, #0]
 8006ebc:	2b2e      	cmp	r3, #46	; 0x2e
 8006ebe:	d10c      	bne.n	8006eda <_vfiprintf_r+0x176>
 8006ec0:	7863      	ldrb	r3, [r4, #1]
 8006ec2:	2b2a      	cmp	r3, #42	; 0x2a
 8006ec4:	d135      	bne.n	8006f32 <_vfiprintf_r+0x1ce>
 8006ec6:	9b03      	ldr	r3, [sp, #12]
 8006ec8:	1d1a      	adds	r2, r3, #4
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	9203      	str	r2, [sp, #12]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	bfb8      	it	lt
 8006ed2:	f04f 33ff 	movlt.w	r3, #4294967295
 8006ed6:	3402      	adds	r4, #2
 8006ed8:	9305      	str	r3, [sp, #20]
 8006eda:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006fc0 <_vfiprintf_r+0x25c>
 8006ede:	7821      	ldrb	r1, [r4, #0]
 8006ee0:	2203      	movs	r2, #3
 8006ee2:	4650      	mov	r0, sl
 8006ee4:	f7f9 f97c 	bl	80001e0 <memchr>
 8006ee8:	b140      	cbz	r0, 8006efc <_vfiprintf_r+0x198>
 8006eea:	2340      	movs	r3, #64	; 0x40
 8006eec:	eba0 000a 	sub.w	r0, r0, sl
 8006ef0:	fa03 f000 	lsl.w	r0, r3, r0
 8006ef4:	9b04      	ldr	r3, [sp, #16]
 8006ef6:	4303      	orrs	r3, r0
 8006ef8:	3401      	adds	r4, #1
 8006efa:	9304      	str	r3, [sp, #16]
 8006efc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f00:	482c      	ldr	r0, [pc, #176]	; (8006fb4 <_vfiprintf_r+0x250>)
 8006f02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f06:	2206      	movs	r2, #6
 8006f08:	f7f9 f96a 	bl	80001e0 <memchr>
 8006f0c:	2800      	cmp	r0, #0
 8006f0e:	d03f      	beq.n	8006f90 <_vfiprintf_r+0x22c>
 8006f10:	4b29      	ldr	r3, [pc, #164]	; (8006fb8 <_vfiprintf_r+0x254>)
 8006f12:	bb1b      	cbnz	r3, 8006f5c <_vfiprintf_r+0x1f8>
 8006f14:	9b03      	ldr	r3, [sp, #12]
 8006f16:	3307      	adds	r3, #7
 8006f18:	f023 0307 	bic.w	r3, r3, #7
 8006f1c:	3308      	adds	r3, #8
 8006f1e:	9303      	str	r3, [sp, #12]
 8006f20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f22:	443b      	add	r3, r7
 8006f24:	9309      	str	r3, [sp, #36]	; 0x24
 8006f26:	e767      	b.n	8006df8 <_vfiprintf_r+0x94>
 8006f28:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f2c:	460c      	mov	r4, r1
 8006f2e:	2001      	movs	r0, #1
 8006f30:	e7a5      	b.n	8006e7e <_vfiprintf_r+0x11a>
 8006f32:	2300      	movs	r3, #0
 8006f34:	3401      	adds	r4, #1
 8006f36:	9305      	str	r3, [sp, #20]
 8006f38:	4619      	mov	r1, r3
 8006f3a:	f04f 0c0a 	mov.w	ip, #10
 8006f3e:	4620      	mov	r0, r4
 8006f40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f44:	3a30      	subs	r2, #48	; 0x30
 8006f46:	2a09      	cmp	r2, #9
 8006f48:	d903      	bls.n	8006f52 <_vfiprintf_r+0x1ee>
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d0c5      	beq.n	8006eda <_vfiprintf_r+0x176>
 8006f4e:	9105      	str	r1, [sp, #20]
 8006f50:	e7c3      	b.n	8006eda <_vfiprintf_r+0x176>
 8006f52:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f56:	4604      	mov	r4, r0
 8006f58:	2301      	movs	r3, #1
 8006f5a:	e7f0      	b.n	8006f3e <_vfiprintf_r+0x1da>
 8006f5c:	ab03      	add	r3, sp, #12
 8006f5e:	9300      	str	r3, [sp, #0]
 8006f60:	462a      	mov	r2, r5
 8006f62:	4b16      	ldr	r3, [pc, #88]	; (8006fbc <_vfiprintf_r+0x258>)
 8006f64:	a904      	add	r1, sp, #16
 8006f66:	4630      	mov	r0, r6
 8006f68:	f3af 8000 	nop.w
 8006f6c:	4607      	mov	r7, r0
 8006f6e:	1c78      	adds	r0, r7, #1
 8006f70:	d1d6      	bne.n	8006f20 <_vfiprintf_r+0x1bc>
 8006f72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f74:	07d9      	lsls	r1, r3, #31
 8006f76:	d405      	bmi.n	8006f84 <_vfiprintf_r+0x220>
 8006f78:	89ab      	ldrh	r3, [r5, #12]
 8006f7a:	059a      	lsls	r2, r3, #22
 8006f7c:	d402      	bmi.n	8006f84 <_vfiprintf_r+0x220>
 8006f7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f80:	f7ff fda0 	bl	8006ac4 <__retarget_lock_release_recursive>
 8006f84:	89ab      	ldrh	r3, [r5, #12]
 8006f86:	065b      	lsls	r3, r3, #25
 8006f88:	f53f af12 	bmi.w	8006db0 <_vfiprintf_r+0x4c>
 8006f8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f8e:	e711      	b.n	8006db4 <_vfiprintf_r+0x50>
 8006f90:	ab03      	add	r3, sp, #12
 8006f92:	9300      	str	r3, [sp, #0]
 8006f94:	462a      	mov	r2, r5
 8006f96:	4b09      	ldr	r3, [pc, #36]	; (8006fbc <_vfiprintf_r+0x258>)
 8006f98:	a904      	add	r1, sp, #16
 8006f9a:	4630      	mov	r0, r6
 8006f9c:	f000 f880 	bl	80070a0 <_printf_i>
 8006fa0:	e7e4      	b.n	8006f6c <_vfiprintf_r+0x208>
 8006fa2:	bf00      	nop
 8006fa4:	080112bc 	.word	0x080112bc
 8006fa8:	080112dc 	.word	0x080112dc
 8006fac:	0801129c 	.word	0x0801129c
 8006fb0:	08011300 	.word	0x08011300
 8006fb4:	0801130a 	.word	0x0801130a
 8006fb8:	00000000 	.word	0x00000000
 8006fbc:	08006d3f 	.word	0x08006d3f
 8006fc0:	08011306 	.word	0x08011306

08006fc4 <_printf_common>:
 8006fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fc8:	4616      	mov	r6, r2
 8006fca:	4699      	mov	r9, r3
 8006fcc:	688a      	ldr	r2, [r1, #8]
 8006fce:	690b      	ldr	r3, [r1, #16]
 8006fd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	bfb8      	it	lt
 8006fd8:	4613      	movlt	r3, r2
 8006fda:	6033      	str	r3, [r6, #0]
 8006fdc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006fe0:	4607      	mov	r7, r0
 8006fe2:	460c      	mov	r4, r1
 8006fe4:	b10a      	cbz	r2, 8006fea <_printf_common+0x26>
 8006fe6:	3301      	adds	r3, #1
 8006fe8:	6033      	str	r3, [r6, #0]
 8006fea:	6823      	ldr	r3, [r4, #0]
 8006fec:	0699      	lsls	r1, r3, #26
 8006fee:	bf42      	ittt	mi
 8006ff0:	6833      	ldrmi	r3, [r6, #0]
 8006ff2:	3302      	addmi	r3, #2
 8006ff4:	6033      	strmi	r3, [r6, #0]
 8006ff6:	6825      	ldr	r5, [r4, #0]
 8006ff8:	f015 0506 	ands.w	r5, r5, #6
 8006ffc:	d106      	bne.n	800700c <_printf_common+0x48>
 8006ffe:	f104 0a19 	add.w	sl, r4, #25
 8007002:	68e3      	ldr	r3, [r4, #12]
 8007004:	6832      	ldr	r2, [r6, #0]
 8007006:	1a9b      	subs	r3, r3, r2
 8007008:	42ab      	cmp	r3, r5
 800700a:	dc26      	bgt.n	800705a <_printf_common+0x96>
 800700c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007010:	1e13      	subs	r3, r2, #0
 8007012:	6822      	ldr	r2, [r4, #0]
 8007014:	bf18      	it	ne
 8007016:	2301      	movne	r3, #1
 8007018:	0692      	lsls	r2, r2, #26
 800701a:	d42b      	bmi.n	8007074 <_printf_common+0xb0>
 800701c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007020:	4649      	mov	r1, r9
 8007022:	4638      	mov	r0, r7
 8007024:	47c0      	blx	r8
 8007026:	3001      	adds	r0, #1
 8007028:	d01e      	beq.n	8007068 <_printf_common+0xa4>
 800702a:	6823      	ldr	r3, [r4, #0]
 800702c:	68e5      	ldr	r5, [r4, #12]
 800702e:	6832      	ldr	r2, [r6, #0]
 8007030:	f003 0306 	and.w	r3, r3, #6
 8007034:	2b04      	cmp	r3, #4
 8007036:	bf08      	it	eq
 8007038:	1aad      	subeq	r5, r5, r2
 800703a:	68a3      	ldr	r3, [r4, #8]
 800703c:	6922      	ldr	r2, [r4, #16]
 800703e:	bf0c      	ite	eq
 8007040:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007044:	2500      	movne	r5, #0
 8007046:	4293      	cmp	r3, r2
 8007048:	bfc4      	itt	gt
 800704a:	1a9b      	subgt	r3, r3, r2
 800704c:	18ed      	addgt	r5, r5, r3
 800704e:	2600      	movs	r6, #0
 8007050:	341a      	adds	r4, #26
 8007052:	42b5      	cmp	r5, r6
 8007054:	d11a      	bne.n	800708c <_printf_common+0xc8>
 8007056:	2000      	movs	r0, #0
 8007058:	e008      	b.n	800706c <_printf_common+0xa8>
 800705a:	2301      	movs	r3, #1
 800705c:	4652      	mov	r2, sl
 800705e:	4649      	mov	r1, r9
 8007060:	4638      	mov	r0, r7
 8007062:	47c0      	blx	r8
 8007064:	3001      	adds	r0, #1
 8007066:	d103      	bne.n	8007070 <_printf_common+0xac>
 8007068:	f04f 30ff 	mov.w	r0, #4294967295
 800706c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007070:	3501      	adds	r5, #1
 8007072:	e7c6      	b.n	8007002 <_printf_common+0x3e>
 8007074:	18e1      	adds	r1, r4, r3
 8007076:	1c5a      	adds	r2, r3, #1
 8007078:	2030      	movs	r0, #48	; 0x30
 800707a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800707e:	4422      	add	r2, r4
 8007080:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007084:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007088:	3302      	adds	r3, #2
 800708a:	e7c7      	b.n	800701c <_printf_common+0x58>
 800708c:	2301      	movs	r3, #1
 800708e:	4622      	mov	r2, r4
 8007090:	4649      	mov	r1, r9
 8007092:	4638      	mov	r0, r7
 8007094:	47c0      	blx	r8
 8007096:	3001      	adds	r0, #1
 8007098:	d0e6      	beq.n	8007068 <_printf_common+0xa4>
 800709a:	3601      	adds	r6, #1
 800709c:	e7d9      	b.n	8007052 <_printf_common+0x8e>
	...

080070a0 <_printf_i>:
 80070a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070a4:	460c      	mov	r4, r1
 80070a6:	4691      	mov	r9, r2
 80070a8:	7e27      	ldrb	r7, [r4, #24]
 80070aa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80070ac:	2f78      	cmp	r7, #120	; 0x78
 80070ae:	4680      	mov	r8, r0
 80070b0:	469a      	mov	sl, r3
 80070b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80070b6:	d807      	bhi.n	80070c8 <_printf_i+0x28>
 80070b8:	2f62      	cmp	r7, #98	; 0x62
 80070ba:	d80a      	bhi.n	80070d2 <_printf_i+0x32>
 80070bc:	2f00      	cmp	r7, #0
 80070be:	f000 80d8 	beq.w	8007272 <_printf_i+0x1d2>
 80070c2:	2f58      	cmp	r7, #88	; 0x58
 80070c4:	f000 80a3 	beq.w	800720e <_printf_i+0x16e>
 80070c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80070cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80070d0:	e03a      	b.n	8007148 <_printf_i+0xa8>
 80070d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80070d6:	2b15      	cmp	r3, #21
 80070d8:	d8f6      	bhi.n	80070c8 <_printf_i+0x28>
 80070da:	a001      	add	r0, pc, #4	; (adr r0, 80070e0 <_printf_i+0x40>)
 80070dc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80070e0:	08007139 	.word	0x08007139
 80070e4:	0800714d 	.word	0x0800714d
 80070e8:	080070c9 	.word	0x080070c9
 80070ec:	080070c9 	.word	0x080070c9
 80070f0:	080070c9 	.word	0x080070c9
 80070f4:	080070c9 	.word	0x080070c9
 80070f8:	0800714d 	.word	0x0800714d
 80070fc:	080070c9 	.word	0x080070c9
 8007100:	080070c9 	.word	0x080070c9
 8007104:	080070c9 	.word	0x080070c9
 8007108:	080070c9 	.word	0x080070c9
 800710c:	08007259 	.word	0x08007259
 8007110:	0800717d 	.word	0x0800717d
 8007114:	0800723b 	.word	0x0800723b
 8007118:	080070c9 	.word	0x080070c9
 800711c:	080070c9 	.word	0x080070c9
 8007120:	0800727b 	.word	0x0800727b
 8007124:	080070c9 	.word	0x080070c9
 8007128:	0800717d 	.word	0x0800717d
 800712c:	080070c9 	.word	0x080070c9
 8007130:	080070c9 	.word	0x080070c9
 8007134:	08007243 	.word	0x08007243
 8007138:	680b      	ldr	r3, [r1, #0]
 800713a:	1d1a      	adds	r2, r3, #4
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	600a      	str	r2, [r1, #0]
 8007140:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007144:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007148:	2301      	movs	r3, #1
 800714a:	e0a3      	b.n	8007294 <_printf_i+0x1f4>
 800714c:	6825      	ldr	r5, [r4, #0]
 800714e:	6808      	ldr	r0, [r1, #0]
 8007150:	062e      	lsls	r6, r5, #24
 8007152:	f100 0304 	add.w	r3, r0, #4
 8007156:	d50a      	bpl.n	800716e <_printf_i+0xce>
 8007158:	6805      	ldr	r5, [r0, #0]
 800715a:	600b      	str	r3, [r1, #0]
 800715c:	2d00      	cmp	r5, #0
 800715e:	da03      	bge.n	8007168 <_printf_i+0xc8>
 8007160:	232d      	movs	r3, #45	; 0x2d
 8007162:	426d      	negs	r5, r5
 8007164:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007168:	485e      	ldr	r0, [pc, #376]	; (80072e4 <_printf_i+0x244>)
 800716a:	230a      	movs	r3, #10
 800716c:	e019      	b.n	80071a2 <_printf_i+0x102>
 800716e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007172:	6805      	ldr	r5, [r0, #0]
 8007174:	600b      	str	r3, [r1, #0]
 8007176:	bf18      	it	ne
 8007178:	b22d      	sxthne	r5, r5
 800717a:	e7ef      	b.n	800715c <_printf_i+0xbc>
 800717c:	680b      	ldr	r3, [r1, #0]
 800717e:	6825      	ldr	r5, [r4, #0]
 8007180:	1d18      	adds	r0, r3, #4
 8007182:	6008      	str	r0, [r1, #0]
 8007184:	0628      	lsls	r0, r5, #24
 8007186:	d501      	bpl.n	800718c <_printf_i+0xec>
 8007188:	681d      	ldr	r5, [r3, #0]
 800718a:	e002      	b.n	8007192 <_printf_i+0xf2>
 800718c:	0669      	lsls	r1, r5, #25
 800718e:	d5fb      	bpl.n	8007188 <_printf_i+0xe8>
 8007190:	881d      	ldrh	r5, [r3, #0]
 8007192:	4854      	ldr	r0, [pc, #336]	; (80072e4 <_printf_i+0x244>)
 8007194:	2f6f      	cmp	r7, #111	; 0x6f
 8007196:	bf0c      	ite	eq
 8007198:	2308      	moveq	r3, #8
 800719a:	230a      	movne	r3, #10
 800719c:	2100      	movs	r1, #0
 800719e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80071a2:	6866      	ldr	r6, [r4, #4]
 80071a4:	60a6      	str	r6, [r4, #8]
 80071a6:	2e00      	cmp	r6, #0
 80071a8:	bfa2      	ittt	ge
 80071aa:	6821      	ldrge	r1, [r4, #0]
 80071ac:	f021 0104 	bicge.w	r1, r1, #4
 80071b0:	6021      	strge	r1, [r4, #0]
 80071b2:	b90d      	cbnz	r5, 80071b8 <_printf_i+0x118>
 80071b4:	2e00      	cmp	r6, #0
 80071b6:	d04d      	beq.n	8007254 <_printf_i+0x1b4>
 80071b8:	4616      	mov	r6, r2
 80071ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80071be:	fb03 5711 	mls	r7, r3, r1, r5
 80071c2:	5dc7      	ldrb	r7, [r0, r7]
 80071c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80071c8:	462f      	mov	r7, r5
 80071ca:	42bb      	cmp	r3, r7
 80071cc:	460d      	mov	r5, r1
 80071ce:	d9f4      	bls.n	80071ba <_printf_i+0x11a>
 80071d0:	2b08      	cmp	r3, #8
 80071d2:	d10b      	bne.n	80071ec <_printf_i+0x14c>
 80071d4:	6823      	ldr	r3, [r4, #0]
 80071d6:	07df      	lsls	r7, r3, #31
 80071d8:	d508      	bpl.n	80071ec <_printf_i+0x14c>
 80071da:	6923      	ldr	r3, [r4, #16]
 80071dc:	6861      	ldr	r1, [r4, #4]
 80071de:	4299      	cmp	r1, r3
 80071e0:	bfde      	ittt	le
 80071e2:	2330      	movle	r3, #48	; 0x30
 80071e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80071e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80071ec:	1b92      	subs	r2, r2, r6
 80071ee:	6122      	str	r2, [r4, #16]
 80071f0:	f8cd a000 	str.w	sl, [sp]
 80071f4:	464b      	mov	r3, r9
 80071f6:	aa03      	add	r2, sp, #12
 80071f8:	4621      	mov	r1, r4
 80071fa:	4640      	mov	r0, r8
 80071fc:	f7ff fee2 	bl	8006fc4 <_printf_common>
 8007200:	3001      	adds	r0, #1
 8007202:	d14c      	bne.n	800729e <_printf_i+0x1fe>
 8007204:	f04f 30ff 	mov.w	r0, #4294967295
 8007208:	b004      	add	sp, #16
 800720a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800720e:	4835      	ldr	r0, [pc, #212]	; (80072e4 <_printf_i+0x244>)
 8007210:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007214:	6823      	ldr	r3, [r4, #0]
 8007216:	680e      	ldr	r6, [r1, #0]
 8007218:	061f      	lsls	r7, r3, #24
 800721a:	f856 5b04 	ldr.w	r5, [r6], #4
 800721e:	600e      	str	r6, [r1, #0]
 8007220:	d514      	bpl.n	800724c <_printf_i+0x1ac>
 8007222:	07d9      	lsls	r1, r3, #31
 8007224:	bf44      	itt	mi
 8007226:	f043 0320 	orrmi.w	r3, r3, #32
 800722a:	6023      	strmi	r3, [r4, #0]
 800722c:	b91d      	cbnz	r5, 8007236 <_printf_i+0x196>
 800722e:	6823      	ldr	r3, [r4, #0]
 8007230:	f023 0320 	bic.w	r3, r3, #32
 8007234:	6023      	str	r3, [r4, #0]
 8007236:	2310      	movs	r3, #16
 8007238:	e7b0      	b.n	800719c <_printf_i+0xfc>
 800723a:	6823      	ldr	r3, [r4, #0]
 800723c:	f043 0320 	orr.w	r3, r3, #32
 8007240:	6023      	str	r3, [r4, #0]
 8007242:	2378      	movs	r3, #120	; 0x78
 8007244:	4828      	ldr	r0, [pc, #160]	; (80072e8 <_printf_i+0x248>)
 8007246:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800724a:	e7e3      	b.n	8007214 <_printf_i+0x174>
 800724c:	065e      	lsls	r6, r3, #25
 800724e:	bf48      	it	mi
 8007250:	b2ad      	uxthmi	r5, r5
 8007252:	e7e6      	b.n	8007222 <_printf_i+0x182>
 8007254:	4616      	mov	r6, r2
 8007256:	e7bb      	b.n	80071d0 <_printf_i+0x130>
 8007258:	680b      	ldr	r3, [r1, #0]
 800725a:	6826      	ldr	r6, [r4, #0]
 800725c:	6960      	ldr	r0, [r4, #20]
 800725e:	1d1d      	adds	r5, r3, #4
 8007260:	600d      	str	r5, [r1, #0]
 8007262:	0635      	lsls	r5, r6, #24
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	d501      	bpl.n	800726c <_printf_i+0x1cc>
 8007268:	6018      	str	r0, [r3, #0]
 800726a:	e002      	b.n	8007272 <_printf_i+0x1d2>
 800726c:	0671      	lsls	r1, r6, #25
 800726e:	d5fb      	bpl.n	8007268 <_printf_i+0x1c8>
 8007270:	8018      	strh	r0, [r3, #0]
 8007272:	2300      	movs	r3, #0
 8007274:	6123      	str	r3, [r4, #16]
 8007276:	4616      	mov	r6, r2
 8007278:	e7ba      	b.n	80071f0 <_printf_i+0x150>
 800727a:	680b      	ldr	r3, [r1, #0]
 800727c:	1d1a      	adds	r2, r3, #4
 800727e:	600a      	str	r2, [r1, #0]
 8007280:	681e      	ldr	r6, [r3, #0]
 8007282:	6862      	ldr	r2, [r4, #4]
 8007284:	2100      	movs	r1, #0
 8007286:	4630      	mov	r0, r6
 8007288:	f7f8 ffaa 	bl	80001e0 <memchr>
 800728c:	b108      	cbz	r0, 8007292 <_printf_i+0x1f2>
 800728e:	1b80      	subs	r0, r0, r6
 8007290:	6060      	str	r0, [r4, #4]
 8007292:	6863      	ldr	r3, [r4, #4]
 8007294:	6123      	str	r3, [r4, #16]
 8007296:	2300      	movs	r3, #0
 8007298:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800729c:	e7a8      	b.n	80071f0 <_printf_i+0x150>
 800729e:	6923      	ldr	r3, [r4, #16]
 80072a0:	4632      	mov	r2, r6
 80072a2:	4649      	mov	r1, r9
 80072a4:	4640      	mov	r0, r8
 80072a6:	47d0      	blx	sl
 80072a8:	3001      	adds	r0, #1
 80072aa:	d0ab      	beq.n	8007204 <_printf_i+0x164>
 80072ac:	6823      	ldr	r3, [r4, #0]
 80072ae:	079b      	lsls	r3, r3, #30
 80072b0:	d413      	bmi.n	80072da <_printf_i+0x23a>
 80072b2:	68e0      	ldr	r0, [r4, #12]
 80072b4:	9b03      	ldr	r3, [sp, #12]
 80072b6:	4298      	cmp	r0, r3
 80072b8:	bfb8      	it	lt
 80072ba:	4618      	movlt	r0, r3
 80072bc:	e7a4      	b.n	8007208 <_printf_i+0x168>
 80072be:	2301      	movs	r3, #1
 80072c0:	4632      	mov	r2, r6
 80072c2:	4649      	mov	r1, r9
 80072c4:	4640      	mov	r0, r8
 80072c6:	47d0      	blx	sl
 80072c8:	3001      	adds	r0, #1
 80072ca:	d09b      	beq.n	8007204 <_printf_i+0x164>
 80072cc:	3501      	adds	r5, #1
 80072ce:	68e3      	ldr	r3, [r4, #12]
 80072d0:	9903      	ldr	r1, [sp, #12]
 80072d2:	1a5b      	subs	r3, r3, r1
 80072d4:	42ab      	cmp	r3, r5
 80072d6:	dcf2      	bgt.n	80072be <_printf_i+0x21e>
 80072d8:	e7eb      	b.n	80072b2 <_printf_i+0x212>
 80072da:	2500      	movs	r5, #0
 80072dc:	f104 0619 	add.w	r6, r4, #25
 80072e0:	e7f5      	b.n	80072ce <_printf_i+0x22e>
 80072e2:	bf00      	nop
 80072e4:	08011311 	.word	0x08011311
 80072e8:	08011322 	.word	0x08011322

080072ec <_puts_r>:
 80072ec:	b570      	push	{r4, r5, r6, lr}
 80072ee:	460e      	mov	r6, r1
 80072f0:	4605      	mov	r5, r0
 80072f2:	b118      	cbz	r0, 80072fc <_puts_r+0x10>
 80072f4:	6983      	ldr	r3, [r0, #24]
 80072f6:	b90b      	cbnz	r3, 80072fc <_puts_r+0x10>
 80072f8:	f7ff fb0e 	bl	8006918 <__sinit>
 80072fc:	69ab      	ldr	r3, [r5, #24]
 80072fe:	68ac      	ldr	r4, [r5, #8]
 8007300:	b913      	cbnz	r3, 8007308 <_puts_r+0x1c>
 8007302:	4628      	mov	r0, r5
 8007304:	f7ff fb08 	bl	8006918 <__sinit>
 8007308:	4b2c      	ldr	r3, [pc, #176]	; (80073bc <_puts_r+0xd0>)
 800730a:	429c      	cmp	r4, r3
 800730c:	d120      	bne.n	8007350 <_puts_r+0x64>
 800730e:	686c      	ldr	r4, [r5, #4]
 8007310:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007312:	07db      	lsls	r3, r3, #31
 8007314:	d405      	bmi.n	8007322 <_puts_r+0x36>
 8007316:	89a3      	ldrh	r3, [r4, #12]
 8007318:	0598      	lsls	r0, r3, #22
 800731a:	d402      	bmi.n	8007322 <_puts_r+0x36>
 800731c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800731e:	f7ff fbd0 	bl	8006ac2 <__retarget_lock_acquire_recursive>
 8007322:	89a3      	ldrh	r3, [r4, #12]
 8007324:	0719      	lsls	r1, r3, #28
 8007326:	d51d      	bpl.n	8007364 <_puts_r+0x78>
 8007328:	6923      	ldr	r3, [r4, #16]
 800732a:	b1db      	cbz	r3, 8007364 <_puts_r+0x78>
 800732c:	3e01      	subs	r6, #1
 800732e:	68a3      	ldr	r3, [r4, #8]
 8007330:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007334:	3b01      	subs	r3, #1
 8007336:	60a3      	str	r3, [r4, #8]
 8007338:	bb39      	cbnz	r1, 800738a <_puts_r+0x9e>
 800733a:	2b00      	cmp	r3, #0
 800733c:	da38      	bge.n	80073b0 <_puts_r+0xc4>
 800733e:	4622      	mov	r2, r4
 8007340:	210a      	movs	r1, #10
 8007342:	4628      	mov	r0, r5
 8007344:	f000 f8d0 	bl	80074e8 <__swbuf_r>
 8007348:	3001      	adds	r0, #1
 800734a:	d011      	beq.n	8007370 <_puts_r+0x84>
 800734c:	250a      	movs	r5, #10
 800734e:	e011      	b.n	8007374 <_puts_r+0x88>
 8007350:	4b1b      	ldr	r3, [pc, #108]	; (80073c0 <_puts_r+0xd4>)
 8007352:	429c      	cmp	r4, r3
 8007354:	d101      	bne.n	800735a <_puts_r+0x6e>
 8007356:	68ac      	ldr	r4, [r5, #8]
 8007358:	e7da      	b.n	8007310 <_puts_r+0x24>
 800735a:	4b1a      	ldr	r3, [pc, #104]	; (80073c4 <_puts_r+0xd8>)
 800735c:	429c      	cmp	r4, r3
 800735e:	bf08      	it	eq
 8007360:	68ec      	ldreq	r4, [r5, #12]
 8007362:	e7d5      	b.n	8007310 <_puts_r+0x24>
 8007364:	4621      	mov	r1, r4
 8007366:	4628      	mov	r0, r5
 8007368:	f000 f922 	bl	80075b0 <__swsetup_r>
 800736c:	2800      	cmp	r0, #0
 800736e:	d0dd      	beq.n	800732c <_puts_r+0x40>
 8007370:	f04f 35ff 	mov.w	r5, #4294967295
 8007374:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007376:	07da      	lsls	r2, r3, #31
 8007378:	d405      	bmi.n	8007386 <_puts_r+0x9a>
 800737a:	89a3      	ldrh	r3, [r4, #12]
 800737c:	059b      	lsls	r3, r3, #22
 800737e:	d402      	bmi.n	8007386 <_puts_r+0x9a>
 8007380:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007382:	f7ff fb9f 	bl	8006ac4 <__retarget_lock_release_recursive>
 8007386:	4628      	mov	r0, r5
 8007388:	bd70      	pop	{r4, r5, r6, pc}
 800738a:	2b00      	cmp	r3, #0
 800738c:	da04      	bge.n	8007398 <_puts_r+0xac>
 800738e:	69a2      	ldr	r2, [r4, #24]
 8007390:	429a      	cmp	r2, r3
 8007392:	dc06      	bgt.n	80073a2 <_puts_r+0xb6>
 8007394:	290a      	cmp	r1, #10
 8007396:	d004      	beq.n	80073a2 <_puts_r+0xb6>
 8007398:	6823      	ldr	r3, [r4, #0]
 800739a:	1c5a      	adds	r2, r3, #1
 800739c:	6022      	str	r2, [r4, #0]
 800739e:	7019      	strb	r1, [r3, #0]
 80073a0:	e7c5      	b.n	800732e <_puts_r+0x42>
 80073a2:	4622      	mov	r2, r4
 80073a4:	4628      	mov	r0, r5
 80073a6:	f000 f89f 	bl	80074e8 <__swbuf_r>
 80073aa:	3001      	adds	r0, #1
 80073ac:	d1bf      	bne.n	800732e <_puts_r+0x42>
 80073ae:	e7df      	b.n	8007370 <_puts_r+0x84>
 80073b0:	6823      	ldr	r3, [r4, #0]
 80073b2:	250a      	movs	r5, #10
 80073b4:	1c5a      	adds	r2, r3, #1
 80073b6:	6022      	str	r2, [r4, #0]
 80073b8:	701d      	strb	r5, [r3, #0]
 80073ba:	e7db      	b.n	8007374 <_puts_r+0x88>
 80073bc:	080112bc 	.word	0x080112bc
 80073c0:	080112dc 	.word	0x080112dc
 80073c4:	0801129c 	.word	0x0801129c

080073c8 <puts>:
 80073c8:	4b02      	ldr	r3, [pc, #8]	; (80073d4 <puts+0xc>)
 80073ca:	4601      	mov	r1, r0
 80073cc:	6818      	ldr	r0, [r3, #0]
 80073ce:	f7ff bf8d 	b.w	80072ec <_puts_r>
 80073d2:	bf00      	nop
 80073d4:	20000018 	.word	0x20000018

080073d8 <_sbrk_r>:
 80073d8:	b538      	push	{r3, r4, r5, lr}
 80073da:	4d06      	ldr	r5, [pc, #24]	; (80073f4 <_sbrk_r+0x1c>)
 80073dc:	2300      	movs	r3, #0
 80073de:	4604      	mov	r4, r0
 80073e0:	4608      	mov	r0, r1
 80073e2:	602b      	str	r3, [r5, #0]
 80073e4:	f7fa fc0c 	bl	8001c00 <_sbrk>
 80073e8:	1c43      	adds	r3, r0, #1
 80073ea:	d102      	bne.n	80073f2 <_sbrk_r+0x1a>
 80073ec:	682b      	ldr	r3, [r5, #0]
 80073ee:	b103      	cbz	r3, 80073f2 <_sbrk_r+0x1a>
 80073f0:	6023      	str	r3, [r4, #0]
 80073f2:	bd38      	pop	{r3, r4, r5, pc}
 80073f4:	2000a3c8 	.word	0x2000a3c8

080073f8 <sniprintf>:
 80073f8:	b40c      	push	{r2, r3}
 80073fa:	b530      	push	{r4, r5, lr}
 80073fc:	4b17      	ldr	r3, [pc, #92]	; (800745c <sniprintf+0x64>)
 80073fe:	1e0c      	subs	r4, r1, #0
 8007400:	681d      	ldr	r5, [r3, #0]
 8007402:	b09d      	sub	sp, #116	; 0x74
 8007404:	da08      	bge.n	8007418 <sniprintf+0x20>
 8007406:	238b      	movs	r3, #139	; 0x8b
 8007408:	602b      	str	r3, [r5, #0]
 800740a:	f04f 30ff 	mov.w	r0, #4294967295
 800740e:	b01d      	add	sp, #116	; 0x74
 8007410:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007414:	b002      	add	sp, #8
 8007416:	4770      	bx	lr
 8007418:	f44f 7302 	mov.w	r3, #520	; 0x208
 800741c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007420:	bf14      	ite	ne
 8007422:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007426:	4623      	moveq	r3, r4
 8007428:	9304      	str	r3, [sp, #16]
 800742a:	9307      	str	r3, [sp, #28]
 800742c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007430:	9002      	str	r0, [sp, #8]
 8007432:	9006      	str	r0, [sp, #24]
 8007434:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007438:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800743a:	ab21      	add	r3, sp, #132	; 0x84
 800743c:	a902      	add	r1, sp, #8
 800743e:	4628      	mov	r0, r5
 8007440:	9301      	str	r3, [sp, #4]
 8007442:	f000 fa17 	bl	8007874 <_svfiprintf_r>
 8007446:	1c43      	adds	r3, r0, #1
 8007448:	bfbc      	itt	lt
 800744a:	238b      	movlt	r3, #139	; 0x8b
 800744c:	602b      	strlt	r3, [r5, #0]
 800744e:	2c00      	cmp	r4, #0
 8007450:	d0dd      	beq.n	800740e <sniprintf+0x16>
 8007452:	9b02      	ldr	r3, [sp, #8]
 8007454:	2200      	movs	r2, #0
 8007456:	701a      	strb	r2, [r3, #0]
 8007458:	e7d9      	b.n	800740e <sniprintf+0x16>
 800745a:	bf00      	nop
 800745c:	20000018 	.word	0x20000018

08007460 <__sread>:
 8007460:	b510      	push	{r4, lr}
 8007462:	460c      	mov	r4, r1
 8007464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007468:	f000 fb04 	bl	8007a74 <_read_r>
 800746c:	2800      	cmp	r0, #0
 800746e:	bfab      	itete	ge
 8007470:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007472:	89a3      	ldrhlt	r3, [r4, #12]
 8007474:	181b      	addge	r3, r3, r0
 8007476:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800747a:	bfac      	ite	ge
 800747c:	6563      	strge	r3, [r4, #84]	; 0x54
 800747e:	81a3      	strhlt	r3, [r4, #12]
 8007480:	bd10      	pop	{r4, pc}

08007482 <__swrite>:
 8007482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007486:	461f      	mov	r7, r3
 8007488:	898b      	ldrh	r3, [r1, #12]
 800748a:	05db      	lsls	r3, r3, #23
 800748c:	4605      	mov	r5, r0
 800748e:	460c      	mov	r4, r1
 8007490:	4616      	mov	r6, r2
 8007492:	d505      	bpl.n	80074a0 <__swrite+0x1e>
 8007494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007498:	2302      	movs	r3, #2
 800749a:	2200      	movs	r2, #0
 800749c:	f000 f930 	bl	8007700 <_lseek_r>
 80074a0:	89a3      	ldrh	r3, [r4, #12]
 80074a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80074aa:	81a3      	strh	r3, [r4, #12]
 80074ac:	4632      	mov	r2, r6
 80074ae:	463b      	mov	r3, r7
 80074b0:	4628      	mov	r0, r5
 80074b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074b6:	f000 b869 	b.w	800758c <_write_r>

080074ba <__sseek>:
 80074ba:	b510      	push	{r4, lr}
 80074bc:	460c      	mov	r4, r1
 80074be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074c2:	f000 f91d 	bl	8007700 <_lseek_r>
 80074c6:	1c43      	adds	r3, r0, #1
 80074c8:	89a3      	ldrh	r3, [r4, #12]
 80074ca:	bf15      	itete	ne
 80074cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80074ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80074d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80074d6:	81a3      	strheq	r3, [r4, #12]
 80074d8:	bf18      	it	ne
 80074da:	81a3      	strhne	r3, [r4, #12]
 80074dc:	bd10      	pop	{r4, pc}

080074de <__sclose>:
 80074de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074e2:	f000 b8db 	b.w	800769c <_close_r>
	...

080074e8 <__swbuf_r>:
 80074e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ea:	460e      	mov	r6, r1
 80074ec:	4614      	mov	r4, r2
 80074ee:	4605      	mov	r5, r0
 80074f0:	b118      	cbz	r0, 80074fa <__swbuf_r+0x12>
 80074f2:	6983      	ldr	r3, [r0, #24]
 80074f4:	b90b      	cbnz	r3, 80074fa <__swbuf_r+0x12>
 80074f6:	f7ff fa0f 	bl	8006918 <__sinit>
 80074fa:	4b21      	ldr	r3, [pc, #132]	; (8007580 <__swbuf_r+0x98>)
 80074fc:	429c      	cmp	r4, r3
 80074fe:	d12b      	bne.n	8007558 <__swbuf_r+0x70>
 8007500:	686c      	ldr	r4, [r5, #4]
 8007502:	69a3      	ldr	r3, [r4, #24]
 8007504:	60a3      	str	r3, [r4, #8]
 8007506:	89a3      	ldrh	r3, [r4, #12]
 8007508:	071a      	lsls	r2, r3, #28
 800750a:	d52f      	bpl.n	800756c <__swbuf_r+0x84>
 800750c:	6923      	ldr	r3, [r4, #16]
 800750e:	b36b      	cbz	r3, 800756c <__swbuf_r+0x84>
 8007510:	6923      	ldr	r3, [r4, #16]
 8007512:	6820      	ldr	r0, [r4, #0]
 8007514:	1ac0      	subs	r0, r0, r3
 8007516:	6963      	ldr	r3, [r4, #20]
 8007518:	b2f6      	uxtb	r6, r6
 800751a:	4283      	cmp	r3, r0
 800751c:	4637      	mov	r7, r6
 800751e:	dc04      	bgt.n	800752a <__swbuf_r+0x42>
 8007520:	4621      	mov	r1, r4
 8007522:	4628      	mov	r0, r5
 8007524:	f7ff f952 	bl	80067cc <_fflush_r>
 8007528:	bb30      	cbnz	r0, 8007578 <__swbuf_r+0x90>
 800752a:	68a3      	ldr	r3, [r4, #8]
 800752c:	3b01      	subs	r3, #1
 800752e:	60a3      	str	r3, [r4, #8]
 8007530:	6823      	ldr	r3, [r4, #0]
 8007532:	1c5a      	adds	r2, r3, #1
 8007534:	6022      	str	r2, [r4, #0]
 8007536:	701e      	strb	r6, [r3, #0]
 8007538:	6963      	ldr	r3, [r4, #20]
 800753a:	3001      	adds	r0, #1
 800753c:	4283      	cmp	r3, r0
 800753e:	d004      	beq.n	800754a <__swbuf_r+0x62>
 8007540:	89a3      	ldrh	r3, [r4, #12]
 8007542:	07db      	lsls	r3, r3, #31
 8007544:	d506      	bpl.n	8007554 <__swbuf_r+0x6c>
 8007546:	2e0a      	cmp	r6, #10
 8007548:	d104      	bne.n	8007554 <__swbuf_r+0x6c>
 800754a:	4621      	mov	r1, r4
 800754c:	4628      	mov	r0, r5
 800754e:	f7ff f93d 	bl	80067cc <_fflush_r>
 8007552:	b988      	cbnz	r0, 8007578 <__swbuf_r+0x90>
 8007554:	4638      	mov	r0, r7
 8007556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007558:	4b0a      	ldr	r3, [pc, #40]	; (8007584 <__swbuf_r+0x9c>)
 800755a:	429c      	cmp	r4, r3
 800755c:	d101      	bne.n	8007562 <__swbuf_r+0x7a>
 800755e:	68ac      	ldr	r4, [r5, #8]
 8007560:	e7cf      	b.n	8007502 <__swbuf_r+0x1a>
 8007562:	4b09      	ldr	r3, [pc, #36]	; (8007588 <__swbuf_r+0xa0>)
 8007564:	429c      	cmp	r4, r3
 8007566:	bf08      	it	eq
 8007568:	68ec      	ldreq	r4, [r5, #12]
 800756a:	e7ca      	b.n	8007502 <__swbuf_r+0x1a>
 800756c:	4621      	mov	r1, r4
 800756e:	4628      	mov	r0, r5
 8007570:	f000 f81e 	bl	80075b0 <__swsetup_r>
 8007574:	2800      	cmp	r0, #0
 8007576:	d0cb      	beq.n	8007510 <__swbuf_r+0x28>
 8007578:	f04f 37ff 	mov.w	r7, #4294967295
 800757c:	e7ea      	b.n	8007554 <__swbuf_r+0x6c>
 800757e:	bf00      	nop
 8007580:	080112bc 	.word	0x080112bc
 8007584:	080112dc 	.word	0x080112dc
 8007588:	0801129c 	.word	0x0801129c

0800758c <_write_r>:
 800758c:	b538      	push	{r3, r4, r5, lr}
 800758e:	4d07      	ldr	r5, [pc, #28]	; (80075ac <_write_r+0x20>)
 8007590:	4604      	mov	r4, r0
 8007592:	4608      	mov	r0, r1
 8007594:	4611      	mov	r1, r2
 8007596:	2200      	movs	r2, #0
 8007598:	602a      	str	r2, [r5, #0]
 800759a:	461a      	mov	r2, r3
 800759c:	f7fa fadf 	bl	8001b5e <_write>
 80075a0:	1c43      	adds	r3, r0, #1
 80075a2:	d102      	bne.n	80075aa <_write_r+0x1e>
 80075a4:	682b      	ldr	r3, [r5, #0]
 80075a6:	b103      	cbz	r3, 80075aa <_write_r+0x1e>
 80075a8:	6023      	str	r3, [r4, #0]
 80075aa:	bd38      	pop	{r3, r4, r5, pc}
 80075ac:	2000a3c8 	.word	0x2000a3c8

080075b0 <__swsetup_r>:
 80075b0:	4b32      	ldr	r3, [pc, #200]	; (800767c <__swsetup_r+0xcc>)
 80075b2:	b570      	push	{r4, r5, r6, lr}
 80075b4:	681d      	ldr	r5, [r3, #0]
 80075b6:	4606      	mov	r6, r0
 80075b8:	460c      	mov	r4, r1
 80075ba:	b125      	cbz	r5, 80075c6 <__swsetup_r+0x16>
 80075bc:	69ab      	ldr	r3, [r5, #24]
 80075be:	b913      	cbnz	r3, 80075c6 <__swsetup_r+0x16>
 80075c0:	4628      	mov	r0, r5
 80075c2:	f7ff f9a9 	bl	8006918 <__sinit>
 80075c6:	4b2e      	ldr	r3, [pc, #184]	; (8007680 <__swsetup_r+0xd0>)
 80075c8:	429c      	cmp	r4, r3
 80075ca:	d10f      	bne.n	80075ec <__swsetup_r+0x3c>
 80075cc:	686c      	ldr	r4, [r5, #4]
 80075ce:	89a3      	ldrh	r3, [r4, #12]
 80075d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80075d4:	0719      	lsls	r1, r3, #28
 80075d6:	d42c      	bmi.n	8007632 <__swsetup_r+0x82>
 80075d8:	06dd      	lsls	r5, r3, #27
 80075da:	d411      	bmi.n	8007600 <__swsetup_r+0x50>
 80075dc:	2309      	movs	r3, #9
 80075de:	6033      	str	r3, [r6, #0]
 80075e0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80075e4:	81a3      	strh	r3, [r4, #12]
 80075e6:	f04f 30ff 	mov.w	r0, #4294967295
 80075ea:	e03e      	b.n	800766a <__swsetup_r+0xba>
 80075ec:	4b25      	ldr	r3, [pc, #148]	; (8007684 <__swsetup_r+0xd4>)
 80075ee:	429c      	cmp	r4, r3
 80075f0:	d101      	bne.n	80075f6 <__swsetup_r+0x46>
 80075f2:	68ac      	ldr	r4, [r5, #8]
 80075f4:	e7eb      	b.n	80075ce <__swsetup_r+0x1e>
 80075f6:	4b24      	ldr	r3, [pc, #144]	; (8007688 <__swsetup_r+0xd8>)
 80075f8:	429c      	cmp	r4, r3
 80075fa:	bf08      	it	eq
 80075fc:	68ec      	ldreq	r4, [r5, #12]
 80075fe:	e7e6      	b.n	80075ce <__swsetup_r+0x1e>
 8007600:	0758      	lsls	r0, r3, #29
 8007602:	d512      	bpl.n	800762a <__swsetup_r+0x7a>
 8007604:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007606:	b141      	cbz	r1, 800761a <__swsetup_r+0x6a>
 8007608:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800760c:	4299      	cmp	r1, r3
 800760e:	d002      	beq.n	8007616 <__swsetup_r+0x66>
 8007610:	4630      	mov	r0, r6
 8007612:	f7ff fad3 	bl	8006bbc <_free_r>
 8007616:	2300      	movs	r3, #0
 8007618:	6363      	str	r3, [r4, #52]	; 0x34
 800761a:	89a3      	ldrh	r3, [r4, #12]
 800761c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007620:	81a3      	strh	r3, [r4, #12]
 8007622:	2300      	movs	r3, #0
 8007624:	6063      	str	r3, [r4, #4]
 8007626:	6923      	ldr	r3, [r4, #16]
 8007628:	6023      	str	r3, [r4, #0]
 800762a:	89a3      	ldrh	r3, [r4, #12]
 800762c:	f043 0308 	orr.w	r3, r3, #8
 8007630:	81a3      	strh	r3, [r4, #12]
 8007632:	6923      	ldr	r3, [r4, #16]
 8007634:	b94b      	cbnz	r3, 800764a <__swsetup_r+0x9a>
 8007636:	89a3      	ldrh	r3, [r4, #12]
 8007638:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800763c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007640:	d003      	beq.n	800764a <__swsetup_r+0x9a>
 8007642:	4621      	mov	r1, r4
 8007644:	4630      	mov	r0, r6
 8007646:	f7ff fa63 	bl	8006b10 <__smakebuf_r>
 800764a:	89a0      	ldrh	r0, [r4, #12]
 800764c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007650:	f010 0301 	ands.w	r3, r0, #1
 8007654:	d00a      	beq.n	800766c <__swsetup_r+0xbc>
 8007656:	2300      	movs	r3, #0
 8007658:	60a3      	str	r3, [r4, #8]
 800765a:	6963      	ldr	r3, [r4, #20]
 800765c:	425b      	negs	r3, r3
 800765e:	61a3      	str	r3, [r4, #24]
 8007660:	6923      	ldr	r3, [r4, #16]
 8007662:	b943      	cbnz	r3, 8007676 <__swsetup_r+0xc6>
 8007664:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007668:	d1ba      	bne.n	80075e0 <__swsetup_r+0x30>
 800766a:	bd70      	pop	{r4, r5, r6, pc}
 800766c:	0781      	lsls	r1, r0, #30
 800766e:	bf58      	it	pl
 8007670:	6963      	ldrpl	r3, [r4, #20]
 8007672:	60a3      	str	r3, [r4, #8]
 8007674:	e7f4      	b.n	8007660 <__swsetup_r+0xb0>
 8007676:	2000      	movs	r0, #0
 8007678:	e7f7      	b.n	800766a <__swsetup_r+0xba>
 800767a:	bf00      	nop
 800767c:	20000018 	.word	0x20000018
 8007680:	080112bc 	.word	0x080112bc
 8007684:	080112dc 	.word	0x080112dc
 8007688:	0801129c 	.word	0x0801129c

0800768c <abort>:
 800768c:	b508      	push	{r3, lr}
 800768e:	2006      	movs	r0, #6
 8007690:	f000 fa2a 	bl	8007ae8 <raise>
 8007694:	2001      	movs	r0, #1
 8007696:	f7fa fa3b 	bl	8001b10 <_exit>
	...

0800769c <_close_r>:
 800769c:	b538      	push	{r3, r4, r5, lr}
 800769e:	4d06      	ldr	r5, [pc, #24]	; (80076b8 <_close_r+0x1c>)
 80076a0:	2300      	movs	r3, #0
 80076a2:	4604      	mov	r4, r0
 80076a4:	4608      	mov	r0, r1
 80076a6:	602b      	str	r3, [r5, #0]
 80076a8:	f7fa fa75 	bl	8001b96 <_close>
 80076ac:	1c43      	adds	r3, r0, #1
 80076ae:	d102      	bne.n	80076b6 <_close_r+0x1a>
 80076b0:	682b      	ldr	r3, [r5, #0]
 80076b2:	b103      	cbz	r3, 80076b6 <_close_r+0x1a>
 80076b4:	6023      	str	r3, [r4, #0]
 80076b6:	bd38      	pop	{r3, r4, r5, pc}
 80076b8:	2000a3c8 	.word	0x2000a3c8

080076bc <_fstat_r>:
 80076bc:	b538      	push	{r3, r4, r5, lr}
 80076be:	4d07      	ldr	r5, [pc, #28]	; (80076dc <_fstat_r+0x20>)
 80076c0:	2300      	movs	r3, #0
 80076c2:	4604      	mov	r4, r0
 80076c4:	4608      	mov	r0, r1
 80076c6:	4611      	mov	r1, r2
 80076c8:	602b      	str	r3, [r5, #0]
 80076ca:	f7fa fa70 	bl	8001bae <_fstat>
 80076ce:	1c43      	adds	r3, r0, #1
 80076d0:	d102      	bne.n	80076d8 <_fstat_r+0x1c>
 80076d2:	682b      	ldr	r3, [r5, #0]
 80076d4:	b103      	cbz	r3, 80076d8 <_fstat_r+0x1c>
 80076d6:	6023      	str	r3, [r4, #0]
 80076d8:	bd38      	pop	{r3, r4, r5, pc}
 80076da:	bf00      	nop
 80076dc:	2000a3c8 	.word	0x2000a3c8

080076e0 <_isatty_r>:
 80076e0:	b538      	push	{r3, r4, r5, lr}
 80076e2:	4d06      	ldr	r5, [pc, #24]	; (80076fc <_isatty_r+0x1c>)
 80076e4:	2300      	movs	r3, #0
 80076e6:	4604      	mov	r4, r0
 80076e8:	4608      	mov	r0, r1
 80076ea:	602b      	str	r3, [r5, #0]
 80076ec:	f7fa fa6f 	bl	8001bce <_isatty>
 80076f0:	1c43      	adds	r3, r0, #1
 80076f2:	d102      	bne.n	80076fa <_isatty_r+0x1a>
 80076f4:	682b      	ldr	r3, [r5, #0]
 80076f6:	b103      	cbz	r3, 80076fa <_isatty_r+0x1a>
 80076f8:	6023      	str	r3, [r4, #0]
 80076fa:	bd38      	pop	{r3, r4, r5, pc}
 80076fc:	2000a3c8 	.word	0x2000a3c8

08007700 <_lseek_r>:
 8007700:	b538      	push	{r3, r4, r5, lr}
 8007702:	4d07      	ldr	r5, [pc, #28]	; (8007720 <_lseek_r+0x20>)
 8007704:	4604      	mov	r4, r0
 8007706:	4608      	mov	r0, r1
 8007708:	4611      	mov	r1, r2
 800770a:	2200      	movs	r2, #0
 800770c:	602a      	str	r2, [r5, #0]
 800770e:	461a      	mov	r2, r3
 8007710:	f7fa fa68 	bl	8001be4 <_lseek>
 8007714:	1c43      	adds	r3, r0, #1
 8007716:	d102      	bne.n	800771e <_lseek_r+0x1e>
 8007718:	682b      	ldr	r3, [r5, #0]
 800771a:	b103      	cbz	r3, 800771e <_lseek_r+0x1e>
 800771c:	6023      	str	r3, [r4, #0]
 800771e:	bd38      	pop	{r3, r4, r5, pc}
 8007720:	2000a3c8 	.word	0x2000a3c8

08007724 <memmove>:
 8007724:	4288      	cmp	r0, r1
 8007726:	b510      	push	{r4, lr}
 8007728:	eb01 0402 	add.w	r4, r1, r2
 800772c:	d902      	bls.n	8007734 <memmove+0x10>
 800772e:	4284      	cmp	r4, r0
 8007730:	4623      	mov	r3, r4
 8007732:	d807      	bhi.n	8007744 <memmove+0x20>
 8007734:	1e43      	subs	r3, r0, #1
 8007736:	42a1      	cmp	r1, r4
 8007738:	d008      	beq.n	800774c <memmove+0x28>
 800773a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800773e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007742:	e7f8      	b.n	8007736 <memmove+0x12>
 8007744:	4402      	add	r2, r0
 8007746:	4601      	mov	r1, r0
 8007748:	428a      	cmp	r2, r1
 800774a:	d100      	bne.n	800774e <memmove+0x2a>
 800774c:	bd10      	pop	{r4, pc}
 800774e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007752:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007756:	e7f7      	b.n	8007748 <memmove+0x24>

08007758 <__malloc_lock>:
 8007758:	4801      	ldr	r0, [pc, #4]	; (8007760 <__malloc_lock+0x8>)
 800775a:	f7ff b9b2 	b.w	8006ac2 <__retarget_lock_acquire_recursive>
 800775e:	bf00      	nop
 8007760:	2000a3c0 	.word	0x2000a3c0

08007764 <__malloc_unlock>:
 8007764:	4801      	ldr	r0, [pc, #4]	; (800776c <__malloc_unlock+0x8>)
 8007766:	f7ff b9ad 	b.w	8006ac4 <__retarget_lock_release_recursive>
 800776a:	bf00      	nop
 800776c:	2000a3c0 	.word	0x2000a3c0

08007770 <_realloc_r>:
 8007770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007772:	4607      	mov	r7, r0
 8007774:	4614      	mov	r4, r2
 8007776:	460e      	mov	r6, r1
 8007778:	b921      	cbnz	r1, 8007784 <_realloc_r+0x14>
 800777a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800777e:	4611      	mov	r1, r2
 8007780:	f7ff ba6c 	b.w	8006c5c <_malloc_r>
 8007784:	b922      	cbnz	r2, 8007790 <_realloc_r+0x20>
 8007786:	f7ff fa19 	bl	8006bbc <_free_r>
 800778a:	4625      	mov	r5, r4
 800778c:	4628      	mov	r0, r5
 800778e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007790:	f000 f9c6 	bl	8007b20 <_malloc_usable_size_r>
 8007794:	42a0      	cmp	r0, r4
 8007796:	d20f      	bcs.n	80077b8 <_realloc_r+0x48>
 8007798:	4621      	mov	r1, r4
 800779a:	4638      	mov	r0, r7
 800779c:	f7ff fa5e 	bl	8006c5c <_malloc_r>
 80077a0:	4605      	mov	r5, r0
 80077a2:	2800      	cmp	r0, #0
 80077a4:	d0f2      	beq.n	800778c <_realloc_r+0x1c>
 80077a6:	4631      	mov	r1, r6
 80077a8:	4622      	mov	r2, r4
 80077aa:	f7ff f9f1 	bl	8006b90 <memcpy>
 80077ae:	4631      	mov	r1, r6
 80077b0:	4638      	mov	r0, r7
 80077b2:	f7ff fa03 	bl	8006bbc <_free_r>
 80077b6:	e7e9      	b.n	800778c <_realloc_r+0x1c>
 80077b8:	4635      	mov	r5, r6
 80077ba:	e7e7      	b.n	800778c <_realloc_r+0x1c>

080077bc <__ssputs_r>:
 80077bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077c0:	688e      	ldr	r6, [r1, #8]
 80077c2:	429e      	cmp	r6, r3
 80077c4:	4682      	mov	sl, r0
 80077c6:	460c      	mov	r4, r1
 80077c8:	4690      	mov	r8, r2
 80077ca:	461f      	mov	r7, r3
 80077cc:	d838      	bhi.n	8007840 <__ssputs_r+0x84>
 80077ce:	898a      	ldrh	r2, [r1, #12]
 80077d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80077d4:	d032      	beq.n	800783c <__ssputs_r+0x80>
 80077d6:	6825      	ldr	r5, [r4, #0]
 80077d8:	6909      	ldr	r1, [r1, #16]
 80077da:	eba5 0901 	sub.w	r9, r5, r1
 80077de:	6965      	ldr	r5, [r4, #20]
 80077e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80077e8:	3301      	adds	r3, #1
 80077ea:	444b      	add	r3, r9
 80077ec:	106d      	asrs	r5, r5, #1
 80077ee:	429d      	cmp	r5, r3
 80077f0:	bf38      	it	cc
 80077f2:	461d      	movcc	r5, r3
 80077f4:	0553      	lsls	r3, r2, #21
 80077f6:	d531      	bpl.n	800785c <__ssputs_r+0xa0>
 80077f8:	4629      	mov	r1, r5
 80077fa:	f7ff fa2f 	bl	8006c5c <_malloc_r>
 80077fe:	4606      	mov	r6, r0
 8007800:	b950      	cbnz	r0, 8007818 <__ssputs_r+0x5c>
 8007802:	230c      	movs	r3, #12
 8007804:	f8ca 3000 	str.w	r3, [sl]
 8007808:	89a3      	ldrh	r3, [r4, #12]
 800780a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800780e:	81a3      	strh	r3, [r4, #12]
 8007810:	f04f 30ff 	mov.w	r0, #4294967295
 8007814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007818:	6921      	ldr	r1, [r4, #16]
 800781a:	464a      	mov	r2, r9
 800781c:	f7ff f9b8 	bl	8006b90 <memcpy>
 8007820:	89a3      	ldrh	r3, [r4, #12]
 8007822:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007826:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800782a:	81a3      	strh	r3, [r4, #12]
 800782c:	6126      	str	r6, [r4, #16]
 800782e:	6165      	str	r5, [r4, #20]
 8007830:	444e      	add	r6, r9
 8007832:	eba5 0509 	sub.w	r5, r5, r9
 8007836:	6026      	str	r6, [r4, #0]
 8007838:	60a5      	str	r5, [r4, #8]
 800783a:	463e      	mov	r6, r7
 800783c:	42be      	cmp	r6, r7
 800783e:	d900      	bls.n	8007842 <__ssputs_r+0x86>
 8007840:	463e      	mov	r6, r7
 8007842:	4632      	mov	r2, r6
 8007844:	6820      	ldr	r0, [r4, #0]
 8007846:	4641      	mov	r1, r8
 8007848:	f7ff ff6c 	bl	8007724 <memmove>
 800784c:	68a3      	ldr	r3, [r4, #8]
 800784e:	6822      	ldr	r2, [r4, #0]
 8007850:	1b9b      	subs	r3, r3, r6
 8007852:	4432      	add	r2, r6
 8007854:	60a3      	str	r3, [r4, #8]
 8007856:	6022      	str	r2, [r4, #0]
 8007858:	2000      	movs	r0, #0
 800785a:	e7db      	b.n	8007814 <__ssputs_r+0x58>
 800785c:	462a      	mov	r2, r5
 800785e:	f7ff ff87 	bl	8007770 <_realloc_r>
 8007862:	4606      	mov	r6, r0
 8007864:	2800      	cmp	r0, #0
 8007866:	d1e1      	bne.n	800782c <__ssputs_r+0x70>
 8007868:	6921      	ldr	r1, [r4, #16]
 800786a:	4650      	mov	r0, sl
 800786c:	f7ff f9a6 	bl	8006bbc <_free_r>
 8007870:	e7c7      	b.n	8007802 <__ssputs_r+0x46>
	...

08007874 <_svfiprintf_r>:
 8007874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007878:	4698      	mov	r8, r3
 800787a:	898b      	ldrh	r3, [r1, #12]
 800787c:	061b      	lsls	r3, r3, #24
 800787e:	b09d      	sub	sp, #116	; 0x74
 8007880:	4607      	mov	r7, r0
 8007882:	460d      	mov	r5, r1
 8007884:	4614      	mov	r4, r2
 8007886:	d50e      	bpl.n	80078a6 <_svfiprintf_r+0x32>
 8007888:	690b      	ldr	r3, [r1, #16]
 800788a:	b963      	cbnz	r3, 80078a6 <_svfiprintf_r+0x32>
 800788c:	2140      	movs	r1, #64	; 0x40
 800788e:	f7ff f9e5 	bl	8006c5c <_malloc_r>
 8007892:	6028      	str	r0, [r5, #0]
 8007894:	6128      	str	r0, [r5, #16]
 8007896:	b920      	cbnz	r0, 80078a2 <_svfiprintf_r+0x2e>
 8007898:	230c      	movs	r3, #12
 800789a:	603b      	str	r3, [r7, #0]
 800789c:	f04f 30ff 	mov.w	r0, #4294967295
 80078a0:	e0d1      	b.n	8007a46 <_svfiprintf_r+0x1d2>
 80078a2:	2340      	movs	r3, #64	; 0x40
 80078a4:	616b      	str	r3, [r5, #20]
 80078a6:	2300      	movs	r3, #0
 80078a8:	9309      	str	r3, [sp, #36]	; 0x24
 80078aa:	2320      	movs	r3, #32
 80078ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80078b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80078b4:	2330      	movs	r3, #48	; 0x30
 80078b6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007a60 <_svfiprintf_r+0x1ec>
 80078ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80078be:	f04f 0901 	mov.w	r9, #1
 80078c2:	4623      	mov	r3, r4
 80078c4:	469a      	mov	sl, r3
 80078c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078ca:	b10a      	cbz	r2, 80078d0 <_svfiprintf_r+0x5c>
 80078cc:	2a25      	cmp	r2, #37	; 0x25
 80078ce:	d1f9      	bne.n	80078c4 <_svfiprintf_r+0x50>
 80078d0:	ebba 0b04 	subs.w	fp, sl, r4
 80078d4:	d00b      	beq.n	80078ee <_svfiprintf_r+0x7a>
 80078d6:	465b      	mov	r3, fp
 80078d8:	4622      	mov	r2, r4
 80078da:	4629      	mov	r1, r5
 80078dc:	4638      	mov	r0, r7
 80078de:	f7ff ff6d 	bl	80077bc <__ssputs_r>
 80078e2:	3001      	adds	r0, #1
 80078e4:	f000 80aa 	beq.w	8007a3c <_svfiprintf_r+0x1c8>
 80078e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078ea:	445a      	add	r2, fp
 80078ec:	9209      	str	r2, [sp, #36]	; 0x24
 80078ee:	f89a 3000 	ldrb.w	r3, [sl]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	f000 80a2 	beq.w	8007a3c <_svfiprintf_r+0x1c8>
 80078f8:	2300      	movs	r3, #0
 80078fa:	f04f 32ff 	mov.w	r2, #4294967295
 80078fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007902:	f10a 0a01 	add.w	sl, sl, #1
 8007906:	9304      	str	r3, [sp, #16]
 8007908:	9307      	str	r3, [sp, #28]
 800790a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800790e:	931a      	str	r3, [sp, #104]	; 0x68
 8007910:	4654      	mov	r4, sl
 8007912:	2205      	movs	r2, #5
 8007914:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007918:	4851      	ldr	r0, [pc, #324]	; (8007a60 <_svfiprintf_r+0x1ec>)
 800791a:	f7f8 fc61 	bl	80001e0 <memchr>
 800791e:	9a04      	ldr	r2, [sp, #16]
 8007920:	b9d8      	cbnz	r0, 800795a <_svfiprintf_r+0xe6>
 8007922:	06d0      	lsls	r0, r2, #27
 8007924:	bf44      	itt	mi
 8007926:	2320      	movmi	r3, #32
 8007928:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800792c:	0711      	lsls	r1, r2, #28
 800792e:	bf44      	itt	mi
 8007930:	232b      	movmi	r3, #43	; 0x2b
 8007932:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007936:	f89a 3000 	ldrb.w	r3, [sl]
 800793a:	2b2a      	cmp	r3, #42	; 0x2a
 800793c:	d015      	beq.n	800796a <_svfiprintf_r+0xf6>
 800793e:	9a07      	ldr	r2, [sp, #28]
 8007940:	4654      	mov	r4, sl
 8007942:	2000      	movs	r0, #0
 8007944:	f04f 0c0a 	mov.w	ip, #10
 8007948:	4621      	mov	r1, r4
 800794a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800794e:	3b30      	subs	r3, #48	; 0x30
 8007950:	2b09      	cmp	r3, #9
 8007952:	d94e      	bls.n	80079f2 <_svfiprintf_r+0x17e>
 8007954:	b1b0      	cbz	r0, 8007984 <_svfiprintf_r+0x110>
 8007956:	9207      	str	r2, [sp, #28]
 8007958:	e014      	b.n	8007984 <_svfiprintf_r+0x110>
 800795a:	eba0 0308 	sub.w	r3, r0, r8
 800795e:	fa09 f303 	lsl.w	r3, r9, r3
 8007962:	4313      	orrs	r3, r2
 8007964:	9304      	str	r3, [sp, #16]
 8007966:	46a2      	mov	sl, r4
 8007968:	e7d2      	b.n	8007910 <_svfiprintf_r+0x9c>
 800796a:	9b03      	ldr	r3, [sp, #12]
 800796c:	1d19      	adds	r1, r3, #4
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	9103      	str	r1, [sp, #12]
 8007972:	2b00      	cmp	r3, #0
 8007974:	bfbb      	ittet	lt
 8007976:	425b      	neglt	r3, r3
 8007978:	f042 0202 	orrlt.w	r2, r2, #2
 800797c:	9307      	strge	r3, [sp, #28]
 800797e:	9307      	strlt	r3, [sp, #28]
 8007980:	bfb8      	it	lt
 8007982:	9204      	strlt	r2, [sp, #16]
 8007984:	7823      	ldrb	r3, [r4, #0]
 8007986:	2b2e      	cmp	r3, #46	; 0x2e
 8007988:	d10c      	bne.n	80079a4 <_svfiprintf_r+0x130>
 800798a:	7863      	ldrb	r3, [r4, #1]
 800798c:	2b2a      	cmp	r3, #42	; 0x2a
 800798e:	d135      	bne.n	80079fc <_svfiprintf_r+0x188>
 8007990:	9b03      	ldr	r3, [sp, #12]
 8007992:	1d1a      	adds	r2, r3, #4
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	9203      	str	r2, [sp, #12]
 8007998:	2b00      	cmp	r3, #0
 800799a:	bfb8      	it	lt
 800799c:	f04f 33ff 	movlt.w	r3, #4294967295
 80079a0:	3402      	adds	r4, #2
 80079a2:	9305      	str	r3, [sp, #20]
 80079a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007a70 <_svfiprintf_r+0x1fc>
 80079a8:	7821      	ldrb	r1, [r4, #0]
 80079aa:	2203      	movs	r2, #3
 80079ac:	4650      	mov	r0, sl
 80079ae:	f7f8 fc17 	bl	80001e0 <memchr>
 80079b2:	b140      	cbz	r0, 80079c6 <_svfiprintf_r+0x152>
 80079b4:	2340      	movs	r3, #64	; 0x40
 80079b6:	eba0 000a 	sub.w	r0, r0, sl
 80079ba:	fa03 f000 	lsl.w	r0, r3, r0
 80079be:	9b04      	ldr	r3, [sp, #16]
 80079c0:	4303      	orrs	r3, r0
 80079c2:	3401      	adds	r4, #1
 80079c4:	9304      	str	r3, [sp, #16]
 80079c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079ca:	4826      	ldr	r0, [pc, #152]	; (8007a64 <_svfiprintf_r+0x1f0>)
 80079cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80079d0:	2206      	movs	r2, #6
 80079d2:	f7f8 fc05 	bl	80001e0 <memchr>
 80079d6:	2800      	cmp	r0, #0
 80079d8:	d038      	beq.n	8007a4c <_svfiprintf_r+0x1d8>
 80079da:	4b23      	ldr	r3, [pc, #140]	; (8007a68 <_svfiprintf_r+0x1f4>)
 80079dc:	bb1b      	cbnz	r3, 8007a26 <_svfiprintf_r+0x1b2>
 80079de:	9b03      	ldr	r3, [sp, #12]
 80079e0:	3307      	adds	r3, #7
 80079e2:	f023 0307 	bic.w	r3, r3, #7
 80079e6:	3308      	adds	r3, #8
 80079e8:	9303      	str	r3, [sp, #12]
 80079ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ec:	4433      	add	r3, r6
 80079ee:	9309      	str	r3, [sp, #36]	; 0x24
 80079f0:	e767      	b.n	80078c2 <_svfiprintf_r+0x4e>
 80079f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80079f6:	460c      	mov	r4, r1
 80079f8:	2001      	movs	r0, #1
 80079fa:	e7a5      	b.n	8007948 <_svfiprintf_r+0xd4>
 80079fc:	2300      	movs	r3, #0
 80079fe:	3401      	adds	r4, #1
 8007a00:	9305      	str	r3, [sp, #20]
 8007a02:	4619      	mov	r1, r3
 8007a04:	f04f 0c0a 	mov.w	ip, #10
 8007a08:	4620      	mov	r0, r4
 8007a0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a0e:	3a30      	subs	r2, #48	; 0x30
 8007a10:	2a09      	cmp	r2, #9
 8007a12:	d903      	bls.n	8007a1c <_svfiprintf_r+0x1a8>
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d0c5      	beq.n	80079a4 <_svfiprintf_r+0x130>
 8007a18:	9105      	str	r1, [sp, #20]
 8007a1a:	e7c3      	b.n	80079a4 <_svfiprintf_r+0x130>
 8007a1c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a20:	4604      	mov	r4, r0
 8007a22:	2301      	movs	r3, #1
 8007a24:	e7f0      	b.n	8007a08 <_svfiprintf_r+0x194>
 8007a26:	ab03      	add	r3, sp, #12
 8007a28:	9300      	str	r3, [sp, #0]
 8007a2a:	462a      	mov	r2, r5
 8007a2c:	4b0f      	ldr	r3, [pc, #60]	; (8007a6c <_svfiprintf_r+0x1f8>)
 8007a2e:	a904      	add	r1, sp, #16
 8007a30:	4638      	mov	r0, r7
 8007a32:	f3af 8000 	nop.w
 8007a36:	1c42      	adds	r2, r0, #1
 8007a38:	4606      	mov	r6, r0
 8007a3a:	d1d6      	bne.n	80079ea <_svfiprintf_r+0x176>
 8007a3c:	89ab      	ldrh	r3, [r5, #12]
 8007a3e:	065b      	lsls	r3, r3, #25
 8007a40:	f53f af2c 	bmi.w	800789c <_svfiprintf_r+0x28>
 8007a44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a46:	b01d      	add	sp, #116	; 0x74
 8007a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a4c:	ab03      	add	r3, sp, #12
 8007a4e:	9300      	str	r3, [sp, #0]
 8007a50:	462a      	mov	r2, r5
 8007a52:	4b06      	ldr	r3, [pc, #24]	; (8007a6c <_svfiprintf_r+0x1f8>)
 8007a54:	a904      	add	r1, sp, #16
 8007a56:	4638      	mov	r0, r7
 8007a58:	f7ff fb22 	bl	80070a0 <_printf_i>
 8007a5c:	e7eb      	b.n	8007a36 <_svfiprintf_r+0x1c2>
 8007a5e:	bf00      	nop
 8007a60:	08011300 	.word	0x08011300
 8007a64:	0801130a 	.word	0x0801130a
 8007a68:	00000000 	.word	0x00000000
 8007a6c:	080077bd 	.word	0x080077bd
 8007a70:	08011306 	.word	0x08011306

08007a74 <_read_r>:
 8007a74:	b538      	push	{r3, r4, r5, lr}
 8007a76:	4d07      	ldr	r5, [pc, #28]	; (8007a94 <_read_r+0x20>)
 8007a78:	4604      	mov	r4, r0
 8007a7a:	4608      	mov	r0, r1
 8007a7c:	4611      	mov	r1, r2
 8007a7e:	2200      	movs	r2, #0
 8007a80:	602a      	str	r2, [r5, #0]
 8007a82:	461a      	mov	r2, r3
 8007a84:	f7fa f84e 	bl	8001b24 <_read>
 8007a88:	1c43      	adds	r3, r0, #1
 8007a8a:	d102      	bne.n	8007a92 <_read_r+0x1e>
 8007a8c:	682b      	ldr	r3, [r5, #0]
 8007a8e:	b103      	cbz	r3, 8007a92 <_read_r+0x1e>
 8007a90:	6023      	str	r3, [r4, #0]
 8007a92:	bd38      	pop	{r3, r4, r5, pc}
 8007a94:	2000a3c8 	.word	0x2000a3c8

08007a98 <_raise_r>:
 8007a98:	291f      	cmp	r1, #31
 8007a9a:	b538      	push	{r3, r4, r5, lr}
 8007a9c:	4604      	mov	r4, r0
 8007a9e:	460d      	mov	r5, r1
 8007aa0:	d904      	bls.n	8007aac <_raise_r+0x14>
 8007aa2:	2316      	movs	r3, #22
 8007aa4:	6003      	str	r3, [r0, #0]
 8007aa6:	f04f 30ff 	mov.w	r0, #4294967295
 8007aaa:	bd38      	pop	{r3, r4, r5, pc}
 8007aac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007aae:	b112      	cbz	r2, 8007ab6 <_raise_r+0x1e>
 8007ab0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007ab4:	b94b      	cbnz	r3, 8007aca <_raise_r+0x32>
 8007ab6:	4620      	mov	r0, r4
 8007ab8:	f000 f830 	bl	8007b1c <_getpid_r>
 8007abc:	462a      	mov	r2, r5
 8007abe:	4601      	mov	r1, r0
 8007ac0:	4620      	mov	r0, r4
 8007ac2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ac6:	f000 b817 	b.w	8007af8 <_kill_r>
 8007aca:	2b01      	cmp	r3, #1
 8007acc:	d00a      	beq.n	8007ae4 <_raise_r+0x4c>
 8007ace:	1c59      	adds	r1, r3, #1
 8007ad0:	d103      	bne.n	8007ada <_raise_r+0x42>
 8007ad2:	2316      	movs	r3, #22
 8007ad4:	6003      	str	r3, [r0, #0]
 8007ad6:	2001      	movs	r0, #1
 8007ad8:	e7e7      	b.n	8007aaa <_raise_r+0x12>
 8007ada:	2400      	movs	r4, #0
 8007adc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007ae0:	4628      	mov	r0, r5
 8007ae2:	4798      	blx	r3
 8007ae4:	2000      	movs	r0, #0
 8007ae6:	e7e0      	b.n	8007aaa <_raise_r+0x12>

08007ae8 <raise>:
 8007ae8:	4b02      	ldr	r3, [pc, #8]	; (8007af4 <raise+0xc>)
 8007aea:	4601      	mov	r1, r0
 8007aec:	6818      	ldr	r0, [r3, #0]
 8007aee:	f7ff bfd3 	b.w	8007a98 <_raise_r>
 8007af2:	bf00      	nop
 8007af4:	20000018 	.word	0x20000018

08007af8 <_kill_r>:
 8007af8:	b538      	push	{r3, r4, r5, lr}
 8007afa:	4d07      	ldr	r5, [pc, #28]	; (8007b18 <_kill_r+0x20>)
 8007afc:	2300      	movs	r3, #0
 8007afe:	4604      	mov	r4, r0
 8007b00:	4608      	mov	r0, r1
 8007b02:	4611      	mov	r1, r2
 8007b04:	602b      	str	r3, [r5, #0]
 8007b06:	f7f9 fff3 	bl	8001af0 <_kill>
 8007b0a:	1c43      	adds	r3, r0, #1
 8007b0c:	d102      	bne.n	8007b14 <_kill_r+0x1c>
 8007b0e:	682b      	ldr	r3, [r5, #0]
 8007b10:	b103      	cbz	r3, 8007b14 <_kill_r+0x1c>
 8007b12:	6023      	str	r3, [r4, #0]
 8007b14:	bd38      	pop	{r3, r4, r5, pc}
 8007b16:	bf00      	nop
 8007b18:	2000a3c8 	.word	0x2000a3c8

08007b1c <_getpid_r>:
 8007b1c:	f7f9 bfe0 	b.w	8001ae0 <_getpid>

08007b20 <_malloc_usable_size_r>:
 8007b20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b24:	1f18      	subs	r0, r3, #4
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	bfbc      	itt	lt
 8007b2a:	580b      	ldrlt	r3, [r1, r0]
 8007b2c:	18c0      	addlt	r0, r0, r3
 8007b2e:	4770      	bx	lr

08007b30 <_init>:
 8007b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b32:	bf00      	nop
 8007b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b36:	bc08      	pop	{r3}
 8007b38:	469e      	mov	lr, r3
 8007b3a:	4770      	bx	lr

08007b3c <_fini>:
 8007b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b3e:	bf00      	nop
 8007b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b42:	bc08      	pop	{r3}
 8007b44:	469e      	mov	lr, r3
 8007b46:	4770      	bx	lr
