<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="stratixgx" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="INPUT_FREQUENCY" TYPE="STRING" />
		<PARAMETER NAME="PHASE_SHIFT" TYPE="STRING" VALUE="0|72|90" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIM_INVALID_LOCK" TYPE="INTEGER" DEFAULT_VALUE="5" />
		<PARAMETER NAME="SIM_VALID_LOCK" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="stratixgx_dll" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="clk" TYPE="INPUT" />
		<PORT NAME="delayctrlout" TYPE="OUTPUT" />
	</PORTS>
</ROOT>
