{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653210834464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653210834472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 17:13:53 2022 " "Processing started: Sun May 22 17:13:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653210834472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210834472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off au_filter -c au_filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off au_filter -c au_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210834472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653210834939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653210834939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/sim/iir_serial_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/sim/iir_serial_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir_serial_tb " "Found entity 1: iir_serial_tb" {  } { { "../sim/iir_serial_tb.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/sim/iir_serial_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/filter_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/filter_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_test " "Found entity 1: filter_test" {  } { { "../rtl/fliter/filter_test.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/filter_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/sim/filter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/sim/filter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_tb " "Found entity 1: filter_tb" {  } { { "../sim/filter_tb.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/sim/filter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/i2s/i2s.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/i2s/i2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "../rtl/i2s/i2s.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/i2s/i2s.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fir/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "ipcore/fir/fir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/fir/fir/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir) " "Found design unit 1: dspba_library_package (fir)" {  } { { "ipcore/fir/fir/dspba_library_package.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file ipcore/fir/fir/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "ipcore/fir/fir/dspba_library.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844587 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "ipcore/fir/fir/dspba_library.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844587 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "ipcore/fir/fir/dspba_library.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844587 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "ipcore/fir/fir/dspba_library.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844587 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "ipcore/fir/fir/dspba_library.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844587 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "ipcore/fir/fir/dspba_library.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ipcore/fir/fir/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir)" {  } { { "ipcore/fir/fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844589 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "ipcore/fir/fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/fir/fir/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir)" {  } { { "ipcore/fir/fir/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "ipcore/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844594 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "ipcore/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "ipcore/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844596 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "ipcore/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844598 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "ipcore/fir/fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844600 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "ipcore/fir/fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fir/fir/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ipcore/fir/fir/altera_avalon_sc_fifo.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/fir_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir/fir_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_rtl_core-normal " "Found design unit 1: fir_0002_rtl_core-normal" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844606 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_rtl_core " "Found entity 1: fir_0002_rtl_core" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/fir_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir/fir_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_ast-struct " "Found design unit 1: fir_0002_ast-struct" {  } { { "ipcore/fir/fir/fir_0002_ast.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844608 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_ast " "Found entity 1: fir_0002_ast" {  } { { "ipcore/fir/fir/fir_0002_ast.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir/fir_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir/fir_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002-syn " "Found design unit 1: fir_0002-syn" {  } { { "ipcore/fir/fir/fir_0002.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844609 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002 " "Found entity 1: fir_0002" {  } { { "ipcore/fir/fir/fir_0002.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/fir_all.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/fir_all.v" { { "Info" "ISGN_ENTITY_NAME" "1 FirIP_all " "Found entity 1: FirIP_all" {  } { { "../rtl/fliter/fir_all.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/fir_all.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FirIP " "Found entity 1: FirIP" {  } { { "../rtl/fliter/filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 au_filter " "Found entity 1: au_filter" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_iir_1000/rom_iir_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_iir_1000/rom_iir_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_iir_1000 " "Found entity 1: rom_iir_1000" {  } { { "ipcore/rom_iir_1000/rom_iir_1000.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_1000/rom_iir_1000.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 equalizer " "Found entity 1: equalizer" {  } { { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir " "Found entity 1: iir" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/my_lpm_mult/my_lpm_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/my_lpm_mult/my_lpm_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_lpm_mult " "Found entity 1: my_lpm_mult" {  } { { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/sim/iir_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/sim/iir_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir_tb " "Found entity 1: iir_tb" {  } { { "../sim/iir_tb.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/sim/iir_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/my_lpm_mult28in/my_lpm_mult28in.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/my_lpm_mult28in/my_lpm_mult28in.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_lpm_mult28in " "Found entity 1: my_lpm_mult28in" {  } { { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll/pll.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/pll/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_iir_100/rom_iir_100.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_iir_100/rom_iir_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_iir_100 " "Found entity 1: rom_iir_100" {  } { { "ipcore/rom_iir_100/rom_iir_100.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_100/rom_iir_100.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_iir_200/rom_iir_200.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_iir_200/rom_iir_200.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_iir_200 " "Found entity 1: rom_iir_200" {  } { { "ipcore/rom_iir_200/rom_iir_200.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_200/rom_iir_200.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_iir_600/rom_iir_600.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_iir_600/rom_iir_600.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_iir_600 " "Found entity 1: rom_iir_600" {  } { { "ipcore/rom_iir_600/rom_iir_600.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_600/rom_iir_600.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_iir_2000/rom_iir_2000.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_iir_2000/rom_iir_2000.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_iir_2000 " "Found entity 1: rom_iir_2000" {  } { { "ipcore/rom_iir_2000/rom_iir_2000.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_2000/rom_iir_2000.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_iir_3000/rom_iir_3000.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_iir_3000/rom_iir_3000.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_iir_3000 " "Found entity 1: rom_iir_3000" {  } { { "ipcore/rom_iir_3000/rom_iir_3000.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_3000/rom_iir_3000.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_iir_5000/rom_iir_5000.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_iir_5000/rom_iir_5000.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_iir_5000 " "Found entity 1: rom_iir_5000" {  } { { "ipcore/rom_iir_5000/rom_iir_5000.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_5000/rom_iir_5000.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_iir_8000/rom_iir_8000.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_iir_8000/rom_iir_8000.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_iir_8000 " "Found entity 1: rom_iir_8000" {  } { { "ipcore/rom_iir_8000/rom_iir_8000.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_8000/rom_iir_8000.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844653 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "au_filter " "Elaborating entity \"au_filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653210844793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../rtl/au_filter.v" "pll_inst" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210844816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll/pll.v" "altpll_component" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/pll/pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210844857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll/pll.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/pll/pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210844861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1250 " "Parameter \"clk0_divide_by\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 625 " "Parameter \"clk1_divide_by\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 32 " "Parameter \"clk1_multiply_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 625 " "Parameter \"clk2_divide_by\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844861 ""}  } { { "ipcore/pll/pll.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/pll/pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210844861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll2 " "Found entity 1: pll_altpll2" {  } { { "db/pll_altpll2.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/pll_altpll2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210844909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210844909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll2 pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated " "Elaborating entity \"pll_altpll2\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210844910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s i2s:i2s_inst " "Elaborating entity \"i2s\" for hierarchy \"i2s:i2s_inst\"" {  } { { "../rtl/au_filter.v" "i2s_inst" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210844915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalizer equalizer:equalizer_inst " "Elaborating entity \"equalizer\" for hierarchy \"equalizer:equalizer_inst\"" {  } { { "../rtl/au_filter.v" "equalizer_inst" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210844918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iir equalizer:equalizer_inst\|iir:iir_100 " "Elaborating entity \"iir\" for hierarchy \"equalizer:equalizer_inst\|iir:iir_100\"" {  } { { "../rtl/eq/equalizer.v" "iir_100" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210844924 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i iir.v(90) " "Verilog HDL Always Construct warning at iir.v(90): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653210844927 "|au_filter|equalizer:equalizer_inst|iir:iir_100"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i iir.v(225) " "Verilog HDL Always Construct warning at iir.v(225): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653210844927 "|au_filter|equalizer:equalizer_inst|iir:iir_100"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_lpm_mult equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst " "Elaborating entity \"my_lpm_mult\" for hierarchy \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\"" {  } { { "../rtl/eq/iir_filter/iir.v" "my_lpm_mult_inst" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210844933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ipcore/my_lpm_mult/my_lpm_mult.v" "lpm_mult_component" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210844967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210844968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 17 " "Parameter \"lpm_widtha\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 41 " "Parameter \"lpm_widthp\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210844968 ""}  } { { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210844968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8n " "Found entity 1: mult_l8n" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210845014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210845014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_l8n equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated " "Elaborating entity \"mult_l8n\" for hierarchy \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_lpm_mult28in equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst " "Elaborating entity \"my_lpm_mult28in\" for hierarchy \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\"" {  } { { "../rtl/eq/iir_filter/iir.v" "my_lpm_mult28in_inst" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "lpm_mult_component" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 17 " "Parameter \"lpm_widtha\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 29 " "Parameter \"lpm_widthb\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 46 " "Parameter \"lpm_widthp\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845035 ""}  } { { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210845035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v8n " "Found entity 1: mult_v8n" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210845080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210845080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_v8n equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated " "Elaborating entity \"mult_v8n\" for hierarchy \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_iir_100 equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst " "Elaborating entity \"rom_iir_100\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\"" {  } { { "../rtl/eq/equalizer.v" "rom_iir_100_inst" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_100/rom_iir_100.v" "altsyncram_component" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_100/rom_iir_100.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_100/rom_iir_100.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_100/rom_iir_100.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom_iir_100/coe100.mif " "Parameter \"init_file\" = \"./ipcore/rom_iir_100/coe100.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 66 " "Parameter \"numwords_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845148 ""}  } { { "ipcore/rom_iir_100/rom_iir_100.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_100/rom_iir_100.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210845148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_phb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_phb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_phb1 " "Found entity 1: altsyncram_phb1" {  } { { "db/altsyncram_phb1.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_phb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210845196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210845196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_phb1 equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\|altsyncram:altsyncram_component\|altsyncram_phb1:auto_generated " "Elaborating entity \"altsyncram_phb1\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_100:rom_iir_100_inst\|altsyncram:altsyncram_component\|altsyncram_phb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_iir_200 equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst " "Elaborating entity \"rom_iir_200\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\"" {  } { { "../rtl/eq/equalizer.v" "rom_iir_200_inst" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_200/rom_iir_200.v" "altsyncram_component" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_200/rom_iir_200.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_200/rom_iir_200.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_200/rom_iir_200.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom_iir_200/coe200.mif " "Parameter \"init_file\" = \"./ipcore/rom_iir_200/coe200.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 66 " "Parameter \"numwords_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845263 ""}  } { { "ipcore/rom_iir_200/rom_iir_200.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_200/rom_iir_200.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210845263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rhb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rhb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rhb1 " "Found entity 1: altsyncram_rhb1" {  } { { "db/altsyncram_rhb1.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_rhb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210845313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210845313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rhb1 equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\|altsyncram:altsyncram_component\|altsyncram_rhb1:auto_generated " "Elaborating entity \"altsyncram_rhb1\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_200:rom_iir_200_inst\|altsyncram:altsyncram_component\|altsyncram_rhb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_iir_600 equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst " "Elaborating entity \"rom_iir_600\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\"" {  } { { "../rtl/eq/equalizer.v" "rom_iir_600_inst" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_600/rom_iir_600.v" "altsyncram_component" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_600/rom_iir_600.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_600/rom_iir_600.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_600/rom_iir_600.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom_iir_600/coe500.mif " "Parameter \"init_file\" = \"./ipcore/rom_iir_600/coe500.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 66 " "Parameter \"numwords_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845378 ""}  } { { "ipcore/rom_iir_600/rom_iir_600.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_600/rom_iir_600.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210845378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ib1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ib1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ib1 " "Found entity 1: altsyncram_2ib1" {  } { { "db/altsyncram_2ib1.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_2ib1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210845426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210845426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ib1 equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\|altsyncram:altsyncram_component\|altsyncram_2ib1:auto_generated " "Elaborating entity \"altsyncram_2ib1\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_600:rom_iir_600_inst\|altsyncram:altsyncram_component\|altsyncram_2ib1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_iir_1000 equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst " "Elaborating entity \"rom_iir_1000\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\"" {  } { { "../rtl/eq/equalizer.v" "rom_iir_1000_inst" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_1000/rom_iir_1000.v" "altsyncram_component" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_1000/rom_iir_1000.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_1000/rom_iir_1000.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_1000/rom_iir_1000.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom_iir_1000/coe1000.mif " "Parameter \"init_file\" = \"./ipcore/rom_iir_1000/coe1000.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845490 ""}  } { { "ipcore/rom_iir_1000/rom_iir_1000.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_1000/rom_iir_1000.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210845490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8mb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8mb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8mb1 " "Found entity 1: altsyncram_8mb1" {  } { { "db/altsyncram_8mb1.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_8mb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210845538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210845538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8mb1 equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\|altsyncram:altsyncram_component\|altsyncram_8mb1:auto_generated " "Elaborating entity \"altsyncram_8mb1\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_1000:rom_iir_1000_inst\|altsyncram:altsyncram_component\|altsyncram_8mb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_iir_2000 equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst " "Elaborating entity \"rom_iir_2000\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\"" {  } { { "../rtl/eq/equalizer.v" "rom_iir_2000_inst" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_2000/rom_iir_2000.v" "altsyncram_component" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_2000/rom_iir_2000.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_2000/rom_iir_2000.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_2000/rom_iir_2000.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom_iir_2000/coe2000.mif " "Parameter \"init_file\" = \"./ipcore/rom_iir_2000/coe2000.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 66 " "Parameter \"numwords_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845603 ""}  } { { "ipcore/rom_iir_2000/rom_iir_2000.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_2000/rom_iir_2000.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210845603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rkb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rkb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rkb1 " "Found entity 1: altsyncram_rkb1" {  } { { "db/altsyncram_rkb1.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_rkb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210845650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210845650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rkb1 equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\|altsyncram:altsyncram_component\|altsyncram_rkb1:auto_generated " "Elaborating entity \"altsyncram_rkb1\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_2000:rom_iir_2000_inst\|altsyncram:altsyncram_component\|altsyncram_rkb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_iir_3000 equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst " "Elaborating entity \"rom_iir_3000\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\"" {  } { { "../rtl/eq/equalizer.v" "rom_iir_3000_inst" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_3000/rom_iir_3000.v" "altsyncram_component" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_3000/rom_iir_3000.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_3000/rom_iir_3000.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_3000/rom_iir_3000.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom_iir_3000/coe3000.mif " "Parameter \"init_file\" = \"./ipcore/rom_iir_3000/coe3000.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 66 " "Parameter \"numwords_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845717 ""}  } { { "ipcore/rom_iir_3000/rom_iir_3000.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_3000/rom_iir_3000.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210845717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tkb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tkb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tkb1 " "Found entity 1: altsyncram_tkb1" {  } { { "db/altsyncram_tkb1.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_tkb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210845765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210845765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tkb1 equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\|altsyncram:altsyncram_component\|altsyncram_tkb1:auto_generated " "Elaborating entity \"altsyncram_tkb1\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_3000:rom_iir_3000_inst\|altsyncram:altsyncram_component\|altsyncram_tkb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_iir_5000 equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst " "Elaborating entity \"rom_iir_5000\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\"" {  } { { "../rtl/eq/equalizer.v" "rom_iir_5000_inst" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_5000/rom_iir_5000.v" "altsyncram_component" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_5000/rom_iir_5000.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_5000/rom_iir_5000.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_5000/rom_iir_5000.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom_iir_5000/coe5000.mif " "Parameter \"init_file\" = \"./ipcore/rom_iir_5000/coe5000.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 66 " "Parameter \"numwords_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845830 ""}  } { { "ipcore/rom_iir_5000/rom_iir_5000.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_5000/rom_iir_5000.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210845830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lb1 " "Found entity 1: altsyncram_1lb1" {  } { { "db/altsyncram_1lb1.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_1lb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210845879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210845879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lb1 equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\|altsyncram:altsyncram_component\|altsyncram_1lb1:auto_generated " "Elaborating entity \"altsyncram_1lb1\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_5000:rom_iir_5000_inst\|altsyncram:altsyncram_component\|altsyncram_1lb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_iir_8000 equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst " "Elaborating entity \"rom_iir_8000\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\"" {  } { { "../rtl/eq/equalizer.v" "rom_iir_8000_inst" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 1014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_8000/rom_iir_8000.v" "altsyncram_component" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_8000/rom_iir_8000.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_iir_8000/rom_iir_8000.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_8000/rom_iir_8000.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom_iir_8000/coe8000.mif " "Parameter \"init_file\" = \"./ipcore/rom_iir_8000/coe8000.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 66 " "Parameter \"numwords_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210845945 ""}  } { { "ipcore/rom_iir_8000/rom_iir_8000.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_8000/rom_iir_8000.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210845945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7lb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7lb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7lb1 " "Found entity 1: altsyncram_7lb1" {  } { { "db/altsyncram_7lb1.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_7lb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210845993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210845993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7lb1 equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\|altsyncram:altsyncram_component\|altsyncram_7lb1:auto_generated " "Elaborating entity \"altsyncram_7lb1\" for hierarchy \"equalizer:equalizer_inst\|rom_iir_8000:rom_iir_8000_inst\|altsyncram:altsyncram_component\|altsyncram_7lb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210845994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FirIP FirIP:FirIP_inst " "Elaborating entity \"FirIP\" for hierarchy \"FirIP:FirIP_inst\"" {  } { { "../rtl/au_filter.v" "FirIP_inst" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir FirIP:FirIP_inst\|fir:fir_inst " "Elaborating entity \"fir\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\"" {  } { { "../rtl/fliter/filter.v" "fir_inst" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/filter.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002 FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst " "Elaborating entity \"fir_0002\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\"" {  } { { "ipcore/fir/fir.v" "fir_inst" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846048 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig fir_0002.vhd(54) " "Verilog HDL or VHDL warning at fir_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "ipcore/fir/fir/fir_0002.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653210846048 "|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002_ast FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst " "Elaborating entity \"fir_0002_ast\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\"" {  } { { "ipcore/fir/fir/fir_0002.vhd" "fir_0002_ast_inst" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846049 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core fir_0002_ast.vhd(208) " "VHDL Signal Declaration warning at fir_0002_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ipcore/fir/fir/fir_0002_ast.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653210846050 "|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "ipcore/fir/fir/fir_0002_ast.vhd" "sink" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "ipcore/fir/fir/fir_0002_ast.vhd" "source" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "ipcore/fir/fir/fir_0002_ast.vhd" "intf_ctrl" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002_rtl_core FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"fir_0002_rtl_core\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "ipcore/fir/fir/fir_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_memread" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_compute" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16 " "Elaborating entity \"dspba_delay\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "d_u0_m0_wo0_compute_q_16" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_14 " "Elaborating entity \"dspba_delay\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_14\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "d_xIn_0_14" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr0_dmem" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborated megafunction instantiation \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Instantiated megafunction \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846085 ""}  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210846085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2pn3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2pn3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2pn3 " "Found entity 1: altsyncram_2pn3" {  } { { "db/altsyncram_2pn3.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_2pn3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210846142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210846142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2pn3 FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_2pn3:auto_generated " "Elaborating entity \"altsyncram_2pn3\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_2pn3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_cm0_lutmem_dmem" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem " "Elaborated megafunction instantiation \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 381 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem " "Instantiated megafunction \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fir_0002_rtl_core_u0_m0_wo0_cm0_lutmem.hex " "Parameter \"init_file\" = \"fir_0002_rtl_core_u0_m0_wo0_cm0_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846168 ""}  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 381 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210846168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aaq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aaq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aaq3 " "Found entity 1: altsyncram_aaq3" {  } { { "db/altsyncram_aaq3.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_aaq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210846216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210846216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aaq3 FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_aaq3:auto_generated " "Elaborating entity \"altsyncram_aaq3\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_aaq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component " "Elaborating entity \"lpm_mult\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_im4_component" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component " "Elaborated megafunction instantiation \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 411 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component " "Instantiated megafunction \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846265 ""}  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 411 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210846265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lcu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lcu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lcu " "Found entity 1: mult_lcu" {  } { { "db/mult_lcu.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_lcu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210846307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210846307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_lcu FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\|mult_lcu:auto_generated " "Elaborating entity \"mult_lcu\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component\|mult_lcu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component " "Elaborating entity \"lpm_mult\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_im0_component" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component " "Elaborated megafunction instantiation \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 443 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component " "Instantiated megafunction \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210846319 ""}  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 443 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210846319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9eu " "Found entity 1: mult_9eu" {  } { { "db/mult_9eu.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_9eu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210846363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210846363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9eu FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\|mult_9eu:auto_generated " "Elaborating entity \"mult_9eu\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\|mult_9eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "ipcore/fir/fir/fir_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210846370 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1392 " "Ignored 1392 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1392 " "Ignored 1392 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1653210846964 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1653210846964 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "11 " "Converted 11 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 34 " "Used 34 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 34 34 " "Used 34 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 34 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1653210849187 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "11 " "Converted the following 11 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4\"" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 1008 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 1008 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""}  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 1008 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 1008 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 1008 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 1008 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4\"" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 990 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 990 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""}  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 990 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 990 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 990 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 990 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_out4\"" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 972 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 972 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""}  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 972 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 972 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 972 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 972 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_2000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_2000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_2000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_2000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 953 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_2000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_2000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 953 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 953 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_1000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_1000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_1000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_1000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 935 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_1000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_1000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 935 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 935 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_600\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_600\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_600\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_600\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 916 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_600\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_600\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 916 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 916 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_200\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_200\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_200\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_200\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 879 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_200\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_200\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 879 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 879 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4 " "DSP block output node \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 860 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3 " "DSP block multiplier node \"equalizer:equalizer_inst\|iir:iir_100\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 860 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult/my_lpm_mult.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 166 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 860 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849187 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1653210849187 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 23 " "Used 23 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 23 23 " "Used 23 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 23 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1653210849187 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1653210849187 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1653210849187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210849256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 17 " "Parameter \"dataa_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849256 ""}  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210849256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_m9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_m9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_m9h1 " "Found entity 1: mac_mult_m9h1" {  } { { "db/mac_mult_m9h1.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mac_mult_m9h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210849299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210849299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ggo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ggo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ggo " "Found entity 1: mult_ggo" {  } { { "db/mult_ggo.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_ggo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210849345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210849345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf" 62 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210849383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 28 " "Parameter \"dataa_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849383 ""}  } { { "db/mult_v8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf" 62 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210849383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_4s82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_4s82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_4s82 " "Found entity 1: mac_out_4s82" {  } { { "db/mac_out_4s82.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mac_out_4s82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210849426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210849426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210849436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 17 " "Parameter \"dataa_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 6 " "Parameter \"datab_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 23 " "Parameter \"output_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849436 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210849436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_58h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_58h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_58h1 " "Found entity 1: mac_mult_58h1" {  } { { "db/mac_mult_58h1.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mac_mult_58h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210849477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210849477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_veo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_veo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_veo " "Found entity 1: mult_veo" {  } { { "db/mult_veo.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_veo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210849524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210849524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210849537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult:my_lpm_mult_inst\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 23 " "Parameter \"dataa_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 23 " "Parameter \"output_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653210849537 ""}  } { { "db/mult_l8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf" 62 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653210849537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_qr82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_qr82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_qr82 " "Found entity 1: mac_out_qr82" {  } { { "db/mac_out_qr82.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mac_out_qr82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653210849577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210849577 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_m9h1:auto_generated\|mult_ggo:mult1\|le3a\[16\] " "Synthesized away node \"equalizer:equalizer_inst\|iir:iir_3000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_m9h1:auto_generated\|mult_ggo:mult1\|le3a\[16\]\"" {  } { { "db/mult_ggo.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_ggo.tdf" 43 6 0 } } { "db/mac_mult_m9h1.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mac_mult_m9h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_v8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 972 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849978 "|au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_m9h1:auto_generated|mult_ggo:mult1|le3a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_m9h1:auto_generated\|mult_ggo:mult1\|le3a\[16\] " "Synthesized away node \"equalizer:equalizer_inst\|iir:iir_5000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_m9h1:auto_generated\|mult_ggo:mult1\|le3a\[16\]\"" {  } { { "db/mult_ggo.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_ggo.tdf" 43 6 0 } } { "db/mac_mult_m9h1.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mac_mult_m9h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_v8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 990 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849978 "|au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_m9h1:auto_generated|mult_ggo:mult1|le3a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_m9h1:auto_generated\|mult_ggo:mult1\|le3a\[16\] " "Synthesized away node \"equalizer:equalizer_inst\|iir:iir_8000\|my_lpm_mult28in:my_lpm_mult28in_inst\|lpm_mult:lpm_mult_component\|mult_v8n:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_m9h1:auto_generated\|mult_ggo:mult1\|le3a\[16\]\"" {  } { { "db/mult_ggo.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_ggo.tdf" 43 6 0 } } { "db/mac_mult_m9h1.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mac_mult_m9h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_v8n.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ipcore/my_lpm_mult28in/my_lpm_mult28in.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v" 59 0 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 258 0 0 } } { "../rtl/eq/equalizer.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v" 1008 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 151 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210849978 "|au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_m9h1:auto_generated|mult_ggo:mult1|le3a[16]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1653210849978 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1653210849978 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653210850307 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2220 " "Ignored 2220 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1653210850442 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "2158 " "Ignored 2158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1653210850442 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1653210850442 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 308 -1 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 55 -1 0 } } { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 39 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1653210850524 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1653210850524 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653210853097 "|au_filter|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653210853097 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653210853471 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "99 " "99 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653210856386 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653210857380 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653210857380 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll2.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/pll_altpll2.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/qq/quartus_17_1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll/pll.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/pll/pll.v" 98 0 0 } } { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 99 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1653210857704 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_dat_a\[0\] " "No output dependent on input pin \"adc_dat_a\[0\]\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210858164 "|au_filter|adc_dat_a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_dat_a\[1\] " "No output dependent on input pin \"adc_dat_a\[1\]\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210858164 "|au_filter|adc_dat_a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_dat_a\[2\] " "No output dependent on input pin \"adc_dat_a\[2\]\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210858164 "|au_filter|adc_dat_a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_dat_a\[3\] " "No output dependent on input pin \"adc_dat_a\[3\]\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210858164 "|au_filter|adc_dat_a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_dat_a\[4\] " "No output dependent on input pin \"adc_dat_a\[4\]\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210858164 "|au_filter|adc_dat_a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_dat_a\[5\] " "No output dependent on input pin \"adc_dat_a\[5\]\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210858164 "|au_filter|adc_dat_a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_dat_a\[6\] " "No output dependent on input pin \"adc_dat_a\[6\]\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210858164 "|au_filter|adc_dat_a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_dat_a\[7\] " "No output dependent on input pin \"adc_dat_a\[7\]\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653210858164 "|au_filter|adc_dat_a[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653210858164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11466 " "Implemented 11466 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653210858165 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653210858165 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11207 " "Implemented 11207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653210858165 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1653210858165 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1653210858165 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "46 " "Implemented 46 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1653210858165 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653210858165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653210858223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 17:14:18 2022 " "Processing ended: Sun May 22 17:14:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653210858223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653210858223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653210858223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653210858223 ""}
