Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Apr 19 17:03:16 2017
| Host         : ECE-BSN213-02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file reg_v4_control_sets_placed.rpt
| Design       : reg_v4
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+------------------+------------------+----------------+
|    Clock Signal    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+---------------+------------------+------------------+----------------+
|  r0_reg[3]_i_1_n_0 |               |                  |                1 |              4 |
|  r1_reg[3]_i_1_n_0 |               |                  |                1 |              4 |
|  r2_reg[3]_i_1_n_0 |               |                  |                2 |              4 |
|  r3_reg[3]_i_1_n_0 |               |                  |                2 |              4 |
|  ck_div_reg_n_0    |               |                  |                2 |             10 |
|  ck_IBUF_BUFG      |               | reset_IBUF       |               15 |             33 |
+--------------------+---------------+------------------+------------------+----------------+


