@ARTICLE{BF06, 
author={Bombieri, N. and Fummi, F.}, 
journal={High-Level Design Validation and Test Workshop, 2006. Eleventh Annual IEEE International}, 
title={On the Automatic Transactor Generation for TLM-based Design Flows}, 
year={2006}, 
pages={85-92}}

@ARTICLE{BP07, 
author={Balarin, F. and Passerone, R.}, 
journal={IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems}, 
title={Specification, Synthesis, and Simulation of Transactor Processes}, 
year={2007}, 
volume={26}, 
number={10}, 
pages={1749-1762}}

@ARTICLE{Alfaro, 
author={L. de Alfaro and T. A. Henzinger}, 
journal={Proceedings of the Ninth Annual Symposium on Foundationsof Software Engineering}, 
title={Interface automata}, 
year={2001}, 
pages={109-120}}

@ARTICLE{Alfaro2, 
author={L. de Alfaro and T. A. Henzinger}, 
journal={Proceedings of the First International Workshop on Embedded Software}, 
title={Interface theories for component-based design}, 
year={2001},  
pages={148-165}}

@ARTICLE{BFP11, 
author={Bombieri, N. and Fummi, F. and Pravadelli, G.}, 
journal={IEEE Trans. on Computers}, 
title={Automatic Abstraction of {RTL} {IPs} into Equivalent {TLM} Descriptions}, 
year={2011}, 
volume={60}, 
number={12}, 
pages={1730-1743}}

@ARTICLE{TSGS02, 
author={T. Grotker, S. Liao, G. Martin, and S. Swan.}, 
journal={Kluwer Academic Publishers}, 
title={System Design with SystemC}, 
year={2002}}

@ARTICLE{KSRJA00, 
author={K. Keutzer, S. Malik, R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli.}, 
journal={IEEE Transactions on Computer-Aided Design}, 
title={System Level Design: Orthogonalization of Concerns and Platform-Based Design}, 
year={2000}, 
volume={19}, 
number={12}, 
pages={1523-1543}}

@ARTICLE{JB02, 
author={J. Basker.}, 
journal={Start Galaxy Publishing}, 
title={A SystemC Primer}, 
year={2002}}

@INPROCEEDINGS{PDH+02, 
author={Passerone, R. and de Alfaro, L. and Henzinger, T.A. and Sangiovanni-Vincentelli, A.L.}, 
booktitle={Proc. of ACM/IEEE ICCAD }, 
title={Convertibility verification and converter synthesis: two faces of the same coin [IP block interfaces]}, 
year={2002}, 
pages={132-139}} 

@inproceedings{ND95,
 author = {Narayan, Sanjiv and Gajski, Daniel D.},
 title = {Interfacing Incompatible Protocols Using Interface Process Generation},
 booktitle = {Proc. of ACM/IEEE DAC},
 year = {1995},
 pages = {468--473}} 

@INPROCEEDINGS{BEG+15, 
author={Bringmann, O. and Ecker, W. and Gerstlauer, A. and Goyal, A. and Mueller-Gritschneder, D. and Sasidharan, P. and Singh, S.}, 
booktitle={Proc. of ACM/IEEE DATE}, 
title={The next generation of virtual prototyping: Ultra-fast yet accurate simulation of {HW/SW} systems}, 
year={2015}, 
pages={1698-1707}}

@INPROCEEDINGS{BDF08, 
author={Bombieri, N. and Deganello, N. and Fummi, F.}, 
booktitle={Proc. of ACM/IEEE DATE}, 
title={Integrating {RTL} {IPs} into {TLM} Designs Through Automatic Transactor Generation}, 
year={2008}, 
pages={15-20}}

@INPROCEEDINGS{SWAN, 
author={S. Swan.}, 
booktitle={Proc. Design Automation Conference}, 
title={SystemC Transaction Level Models and RTL Verification.}, 
year={2006}, 
volume={60}, 
number={12}, 
pages={90â€“92}}

@INPROCEEDINGS{BPDATE, 
author={Balarin, F. and Passerone, R.}, 
booktitle={Proc. Design Automation and Test in Europe}, 
title={Functional Verification Methodology Based on Formal Interface Specification and Transactor Generation}, 
year={2006}, 
volume={1}, 
pages={1-6}}

@INPROCEEDINGS{PNUELI, 
author={A. Pnueli.}, 
booktitle={Proc. Design Automation and Test in Europe}, 
title={The Temporal Logic of Programs.}, 
year={1977}, 
pages={46-47},
address={Rhode Island, USA.}}

@BOOK{BLACK, 
author={D. C. Black and J. Donovan}, 
title={SystemC: From the Ground Up.}, 
publisher={Kluwer Academic Publishers},
year={2004}} 

@BOOK{HUAUTO, 
author={J. Hopcroft and J. Ullman.}, 
title={Introduction to Automata Theory, Languages and Computation.}, 
publisher={Addison Wesley},
year={1979}}

@MANUAL{PSL,
title = {Property Specification Language Reference Manual.},
organization = {Accellera Organization.},
note = {version 1.01},
address = {http://www.accellera.org},
year = {2007}}

@MANUAL{HDVL,
title = {SystemVerilog: Unified Hardware Description and Verification Language (HDVL) Standard},
organization = {IEEE Standards Association.},
note = {IEEE Std 1800TM},
address = {http://standards.ieee.org/},
year = {2005}}

@MANUAL{HDVL2,
title = { IEEE Std 1666TM Open Systemc Language Reference Manual},
organization = {IEEE Standards Association.},
note = {IEEE Std 1800TM},
address = {http://standards.ieee.org/},
year = {2005}}

@electronic{TLM,
  author = {A. Rose and S. Swan and  J. Pierce and J.M. Fernandez},
  title = {Transaction Level Modeling in SystemC},
  HOWPUBLISHED = {http://www.systemc.org, 2006}
}

@electronic{a2t,
  author = {EDALab},
  title = {HIFSuite - A2T},
  HOWPUBLISHED = {http://www.hifsuite.com}
}

@electronic{carbon,
  AUTHOR =       {Carbon Design Systems},
  title =       {Carbon Model Studio},
  HOWPUBLISHED =        {http://carbondesignsystems.com/carbon-model-studio}
}

@electronic{OSCI,
  AUTHOR =       {Open SystemC Organization Initiative},
  title =       {OSCI TLM-2.0 Language Reference Manual},
  HOWPUBLISHED =        {http://www.systemc.org}
}

@electronic{ALDEC,
  AUTHOR =       {Aldec Inc.},
  title =       { Active-HDL Tool},
  HOWPUBLISHED =        {http://www.aldec.com},
  year= {2007},
  note= {version 7.1}
}

@electronic{CAT,
  AUTHOR =       {Mentor Graphics Corp.},
  title =       { Catapult C Synthesis },
  HOWPUBLISHED =        {http://www.mentor.com/}
}

@electronic{TWIZ,
  AUTHOR =       {Structured Design Verification Inc.},
  title =       { TransactorWizard },
  HOWPUBLISHED =        {http://www.sdvinc.com/},
  year = {2007}
}

@electronic{COHE,
  AUTHOR =       {SpiraTech Ltd.},
  title =        { Cohesive },
  HOWPUBLISHED =        {http://www.spiratech.com/},
  year = {2006}
}
