
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004645    0.126479    0.045981    4.045981 ^ ena (in)
                                                         ena (net)
                      0.126479    0.000000    4.045981 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.013549    0.265306    0.292823    4.338804 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.265306    0.000111    4.338915 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.021540    0.370306    0.280579    4.619494 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.370306    0.000135    4.619629 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004140    0.400664    0.298952    4.918581 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.400664    0.000016    4.918598 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.918598   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174   20.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052   20.536386 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000046   20.536434 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286434   clock uncertainty
                                  0.000000   20.286434   clock reconvergence pessimism
                                 -0.354334   19.932100   library setup time
                                             19.932100   data required time
---------------------------------------------------------------------------------------------
                                             19.932100   data required time
                                             -4.918598   data arrival time
---------------------------------------------------------------------------------------------
                                             15.013502   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004645    0.126479    0.045981    4.045981 ^ ena (in)
                                                         ena (net)
                      0.126479    0.000000    4.045981 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.013549    0.265306    0.292823    4.338804 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.265306    0.000111    4.338915 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.021540    0.370306    0.280579    4.619494 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.370306    0.000198    4.619691 v _367_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003872    0.259714    0.232904    4.852596 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.259714    0.000012    4.852608 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.852608   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000094   20.537817 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287819   clock uncertainty
                                  0.000000   20.287819   clock reconvergence pessimism
                                 -0.330090   19.957729   library setup time
                                             19.957729   data required time
---------------------------------------------------------------------------------------------
                                             19.957729   data required time
                                             -4.852608   data arrival time
---------------------------------------------------------------------------------------------
                                             15.105120   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004645    0.126479    0.045981    4.045981 ^ ena (in)
                                                         ena (net)
                      0.126479    0.000000    4.045981 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.013549    0.265306    0.292823    4.338804 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.265306    0.000111    4.338915 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.021540    0.370306    0.280579    4.619494 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.370306    0.000212    4.619706 v _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003640    0.253703    0.228767    4.848473 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.253703    0.000009    4.848482 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.848482   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000075   20.537798 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287798   clock uncertainty
                                  0.000000   20.287798   clock reconvergence pessimism
                                 -0.328971   19.958828   library setup time
                                             19.958828   data required time
---------------------------------------------------------------------------------------------
                                             19.958828   data required time
                                             -4.848482   data arrival time
---------------------------------------------------------------------------------------------
                                             15.110346   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004645    0.126479    0.045981    4.045981 ^ ena (in)
                                                         ena (net)
                      0.126479    0.000000    4.045981 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.013549    0.265306    0.292823    4.338804 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.265306    0.000111    4.338915 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.021540    0.370306    0.280579    4.619494 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.370306    0.000194    4.619688 v _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003797    0.261352    0.221963    4.841651 ^ _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.261352    0.000012    4.841663 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.841663   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000078   20.537802 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287802   clock uncertainty
                                  0.000000   20.287802   clock reconvergence pessimism
                                 -0.330394   19.957409   library setup time
                                             19.957409   data required time
---------------------------------------------------------------------------------------------
                                             19.957409   data required time
                                             -4.841663   data arrival time
---------------------------------------------------------------------------------------------
                                             15.115746   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004645    0.126479    0.045981    4.045981 ^ ena (in)
                                                         ena (net)
                      0.126479    0.000000    4.045981 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.013549    0.265306    0.292823    4.338804 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.265306    0.000061    4.338864 ^ _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.004661    0.198613    0.466612    4.805477 ^ _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.198613    0.000025    4.805502 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.805502   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174   20.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052   20.536386 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000060   20.536448 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286449   clock uncertainty
                                  0.000000   20.286449   clock reconvergence pessimism
                                 -0.319043   19.967403   library setup time
                                             19.967403   data required time
---------------------------------------------------------------------------------------------
                                             19.967403   data required time
                                             -4.805502   data arrival time
---------------------------------------------------------------------------------------------
                                             15.161902   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000387    5.279730 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279730   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174   20.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052   20.536386 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000046   20.536434 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286434   clock uncertainty
                                  0.000000   20.286434   clock reconvergence pessimism
                                  0.202827   20.489262   library recovery time
                                             20.489262   data required time
---------------------------------------------------------------------------------------------
                                             20.489262   data required time
                                             -5.279730   data arrival time
---------------------------------------------------------------------------------------------
                                             15.209532   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000190    5.279533 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279533   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174   20.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052   20.536386 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000048   20.536436 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286436   clock uncertainty
                                  0.000000   20.286436   clock reconvergence pessimism
                                  0.202827   20.489264   library recovery time
                                             20.489264   data required time
---------------------------------------------------------------------------------------------
                                             20.489264   data required time
                                             -5.279533   data arrival time
---------------------------------------------------------------------------------------------
                                             15.209731   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000184    5.279527 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279527   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174   20.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052   20.536386 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000060   20.536448 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286449   clock uncertainty
                                  0.000000   20.286449   clock reconvergence pessimism
                                  0.202827   20.489277   library recovery time
                                             20.489277   data required time
---------------------------------------------------------------------------------------------
                                             20.489277   data required time
                                             -5.279527   data arrival time
---------------------------------------------------------------------------------------------
                                             15.209750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000587    5.279930 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279930   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000075   20.537798 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287798   clock uncertainty
                                  0.000000   20.287798   clock reconvergence pessimism
                                  0.203038   20.490837   library recovery time
                                             20.490837   data required time
---------------------------------------------------------------------------------------------
                                             20.490837   data required time
                                             -5.279930   data arrival time
---------------------------------------------------------------------------------------------
                                             15.210907   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000568    5.279911 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279911   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000105   20.537828 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287828   clock uncertainty
                                  0.000000   20.287828   clock reconvergence pessimism
                                  0.203038   20.490866   library recovery time
                                             20.490866   data required time
---------------------------------------------------------------------------------------------
                                             20.490866   data required time
                                             -5.279911   data arrival time
---------------------------------------------------------------------------------------------
                                             15.210955   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000514    5.279857 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279857   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000130   20.537853 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287853   clock uncertainty
                                  0.000000   20.287853   clock reconvergence pessimism
                                  0.203038   20.490891   library recovery time
                                             20.490891   data required time
---------------------------------------------------------------------------------------------
                                             20.490891   data required time
                                             -5.279857   data arrival time
---------------------------------------------------------------------------------------------
                                             15.211035   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000495    5.279838 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279838   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000146   20.537868 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287870   clock uncertainty
                                  0.000000   20.287870   clock reconvergence pessimism
                                  0.203038   20.490908   library recovery time
                                             20.490908   data required time
---------------------------------------------------------------------------------------------
                                             20.490908   data required time
                                             -5.279838   data arrival time
---------------------------------------------------------------------------------------------
                                             15.211070   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000301    5.279644 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279644   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000078   20.537802 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287802   clock uncertainty
                                  0.000000   20.287802   clock reconvergence pessimism
                                  0.203038   20.490839   library recovery time
                                             20.490839   data required time
---------------------------------------------------------------------------------------------
                                             20.490839   data required time
                                             -5.279644   data arrival time
---------------------------------------------------------------------------------------------
                                             15.211196   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000242    5.279584 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279584   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000094   20.537817 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287819   clock uncertainty
                                  0.000000   20.287819   clock reconvergence pessimism
                                  0.203038   20.490856   library recovery time
                                             20.490856   data required time
---------------------------------------------------------------------------------------------
                                             20.490856   data required time
                                             -5.279584   data arrival time
---------------------------------------------------------------------------------------------
                                             15.211271   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004645    0.126479    0.045981    4.045981 ^ ena (in)
                                                         ena (net)
                      0.126479    0.000000    4.045981 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.013549    0.265306    0.292823    4.338804 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.265306    0.000099    4.338903 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003955    0.143009    0.297565    4.636468 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.143009    0.000015    4.636482 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.636482   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174   20.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052   20.536386 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000048   20.536436 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286436   clock uncertainty
                                  0.000000   20.286436   clock reconvergence pessimism
                                 -0.308742   19.977695   library setup time
                                             19.977695   data required time
---------------------------------------------------------------------------------------------
                                             19.977695   data required time
                                             -4.636482   data arrival time
---------------------------------------------------------------------------------------------
                                             15.341211   slack (MET)



