<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>Rtl (hardcaml.HardCaml.Rtl)</title><link rel="stylesheet" href="../../../odoc.css"/><meta charset="utf-8"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><meta name="generator" content="doc-ock-html v1.0.0"/></head><body><nav><a href="../index.html">Up</a> &mdash; <span class="package">package <a href="../../index.html">hardcaml</a></span></nav><header><h1><span class="keyword">Module</span> <span class="module-path">HardCaml.Rtl</span></h1></header><p>VHDL and Verilog netlist generation</p><div class="spec module-type" id="module-type-Rtl_S"><a href="#module-type-Rtl_S" class="anchor"></a><div class="def module-type"><code><span class="keyword">module type </span><a href="module-type-Rtl_S/index.html">Rtl_S</a> : <span class="keyword">sig</span> ... <span class="keyword">end</span></code></div><div class="doc"></div></div><div class="spec module-type" id="module-type-OrderedString"><a href="#module-type-OrderedString" class="anchor"></a><div class="def module-type"><code><span class="keyword">module type </span>OrderedString : Map.OrderedType<span class="keyword"> with </span><span class="keyword">type </span><a href="index.html#module-type-OrderedString">OrderedString</a>.t<span class="keyword"> = </span>string</code></div><div class="doc"></div></div><div class="spec module-type" id="module-type-SignalNaming"><a href="#module-type-SignalNaming" class="anchor"></a><div class="def module-type"><code><span class="keyword">module type </span><a href="module-type-SignalNaming/index.html">SignalNaming</a> : <span class="keyword">sig</span> ... <span class="keyword">end</span></code></div><div class="doc"></div></div><div class="spec module" id="module-VerilogNames"><a href="#module-VerilogNames" class="anchor"></a><div class="def module"><code><span class="keyword">module </span><a href="VerilogNames/index.html">VerilogNames</a> : <a href="index.html#module-type-SignalNaming">SignalNaming</a></code></div><div class="doc"></div></div><div class="spec module" id="module-VhdlNames"><a href="#module-VhdlNames" class="anchor"></a><div class="def module"><code><span class="keyword">module </span><a href="VhdlNames/index.html">VhdlNames</a> : <a href="index.html#module-type-SignalNaming">SignalNaming</a></code></div><div class="doc"></div></div><div class="spec module" id="module-Vhdl"><a href="#module-Vhdl" class="anchor"></a><div class="def module"><code><span class="keyword">module </span><a href="Vhdl/index.html">Vhdl</a> : <a href="index.html#module-type-Rtl_S">Rtl_S</a></code></div><div class="doc"><p>VHDL generation</p></div></div><div class="spec module" id="module-Verilog"><a href="#module-Verilog" class="anchor"></a><div class="def module"><code><span class="keyword">module </span><a href="Verilog/index.html">Verilog</a> : <a href="index.html#module-type-Rtl_S">Rtl_S</a></code></div><div class="doc"><p>Verilog generation</p></div></div><div class="spec module" id="module-C"><a href="#module-C" class="anchor"></a><div class="def module"><code><span class="keyword">module </span><a href="C/index.html">C</a> : <a href="index.html#module-type-Rtl_S">Rtl_S</a></code></div><div class="doc"><p>C model generations</p></div></div><div class="spec module" id="module-Hierarchy"><a href="#module-Hierarchy" class="anchor"></a><div class="def module"><code><span class="keyword">module </span><a href="Hierarchy/index.html">Hierarchy</a> : <span class="keyword">sig</span> ... <span class="keyword">end</span></code></div><div class="doc"><p>Generate circuit with hierarchy</p></div></div></body></html>