
*** Running vivado
    with args -log qq_node.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source qq_node.tcl


****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source qq_node.tcl -notrace
Command: synth_design -top qq_node -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 200995
WARNING: [Synth 8-11065] parameter 'MAX_KEY' becomes localparam in 'qq_fsm' with formal parameter declaration list [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_fsm.sv:44]
WARNING: [Synth 8-11065] parameter 'MAX_KEY' becomes localparam in 'qq_node' with formal parameter declaration list [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_node.sv:30]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1687.379 ; gain = 349.832 ; free physical = 20285 ; free virtual = 26514
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'qq_node' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_node.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mux2.sv:12]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mux2.sv:12]
INFO: [Synth 8-6157] synthesizing module 'dffre' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/dffre.sv:15]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffre' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/dffre.sv:15]
INFO: [Synth 8-6157] synthesizing module 'mem2p_sw_sr' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mem2p_sw_sr.sv:21]
	Parameter W bound to: 32 - type: integer 
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem2p_sw_sr' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mem2p_sw_sr.sv:21]
INFO: [Synth 8-6157] synthesizing module 'cmp_mag' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/cmp_mag.sv:12]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmp_mag' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/cmp_mag.sv:12]
INFO: [Synth 8-6157] synthesizing module 'mux4' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mux4.sv:12]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mux4.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mux4.sv:12]
INFO: [Synth 8-6157] synthesizing module 'qq_control' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_control.sv:15]
	Parameter W bound to: 32 - type: integer 
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'qq_fsm' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_fsm.sv:15]
	Parameter W bound to: 32 - type: integer 
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_fsm.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'qq_fsm' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_fsm.sv:15]
INFO: [Synth 8-6157] synthesizing module 'adr_cnt' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/adr_cnt.sv:15]
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adr_cnt' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/adr_cnt.sv:15]
INFO: [Synth 8-6157] synthesizing module 'adr_inc' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/adr_inc.sv:15]
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adr_inc' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/adr_inc.sv:15]
INFO: [Synth 8-6157] synthesizing module 'reg_sr_empty' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/reg_sr_empty.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reg_sr_empty' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/reg_sr_empty.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_sr' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/reg_sr.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reg_sr' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/reg_sr.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'qq_control' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_control.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'qq_node' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_node.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1754.316 ; gain = 416.770 ; free physical = 20210 ; free virtual = 26440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1769.160 ; gain = 431.613 ; free physical = 20201 ; free virtual = 26431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1777.164 ; gain = 439.617 ; free physical = 20201 ; free virtual = 26431
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'qq_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   INIT1 |                              000 |                              001
                   INIT2 |                              001 |                              010
                    IDLE |                              010 |                              011
                    ENQ1 |                              011 |                              100
                   ENQRT |                              100 |                              101
                    DEQ1 |                              101 |                              110
                   DEQRT |                              110 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'qq_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1794.078 ; gain = 456.531 ; free physical = 20174 ; free virtual = 26404
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit	(4 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   7 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1937.344 ; gain = 599.797 ; free physical = 20009 ; free virtual = 26244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------+-----------+----------------------+-------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives  | 
+------------+--------------------+-----------+----------------------+-------------+
|qq_node     | BRAM/ram_array_reg | Implied   | 4 x 32               | RAM32M x 6  | 
+------------+--------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1937.344 ; gain = 599.797 ; free physical = 20009 ; free virtual = 26244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------------+-----------+----------------------+-------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives  | 
+------------+--------------------+-----------+----------------------+-------------+
|qq_node     | BRAM/ram_array_reg | Implied   | 4 x 32               | RAM32M x 6  | 
+------------+--------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1937.344 ; gain = 599.797 ; free physical = 20009 ; free virtual = 26244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.344 ; gain = 599.797 ; free physical = 20001 ; free virtual = 26242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.344 ; gain = 599.797 ; free physical = 20001 ; free virtual = 26242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.344 ; gain = 599.797 ; free physical = 20001 ; free virtual = 26242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.344 ; gain = 599.797 ; free physical = 20001 ; free virtual = 26242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.344 ; gain = 599.797 ; free physical = 20001 ; free virtual = 26242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.344 ; gain = 599.797 ; free physical = 20001 ; free virtual = 26242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     4|
|3     |LUT2     |     2|
|4     |LUT3     |     8|
|5     |LUT4     |    75|
|6     |LUT5     |    40|
|7     |LUT6     |    11|
|8     |RAM32M   |     5|
|9     |RAM32X1D |     2|
|10    |FDRE     |    41|
|11    |IBUF     |    68|
|12    |OBUF     |    69|
+------+---------+------+

Report Instance Areas: 
+------+------------+-------------+------+
|      |Instance    |Module       |Cells |
+------+------------+-------------+------+
|1     |top         |             |   326|
|2     |  BRAM      |mem2p_sw_sr  |    68|
|3     |  CTL       |qq_control   |    68|
|4     |    ADRCNT  |adr_cnt      |     7|
|5     |    EMPTYFF |reg_sr_empty |     1|
|6     |    FSM     |qq_fsm       |    59|
|7     |    FULLFF  |reg_sr       |     1|
|8     |  KCMP      |cmp_mag      |     4|
|9     |  TEMP      |dffre        |    48|
+------+------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.344 ; gain = 599.797 ; free physical = 20001 ; free virtual = 26242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.344 ; gain = 599.797 ; free physical = 20001 ; free virtual = 26242
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.352 ; gain = 599.797 ; free physical = 20001 ; free virtual = 26242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1943.305 ; gain = 0.000 ; free physical = 20289 ; free virtual = 26524
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2079.020 ; gain = 0.000 ; free physical = 20216 ; free virtual = 26452
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete | Checksum: f0997322
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2079.020 ; gain = 741.473 ; free physical = 20216 ; free virtual = 26452
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1590.793; main = 1341.765; forked = 377.386
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2906.879; main = 2079.020; forked = 969.535
INFO: [Common 17-1381] The checkpoint '/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickQ_v2.runs/synth_1/qq_node.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file qq_node_utilization_synth.rpt -pb qq_node_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 19 13:30:15 2024...
