

================================================================
== Vitis HLS Report for 'aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4'
================================================================
* Date:           Mon Jan 17 11:00:03 2022

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        PNA_HLS_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.107 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4806|     4806|  16.018 us|  16.018 us|  4806|  4806|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_213_3_VITIS_LOOP_216_4  |     4804|     4804|         6|          1|          1|  4800|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     168|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|      164|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      164|     240|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln1549_1_fu_277_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln1549_fu_271_p2      |         +|   0|  0|  16|          16|          16|
    |add_ln213_1_fu_141_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln213_fu_153_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln216_fu_181_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln217_1_fu_233_p2     |         +|   0|  0|  16|          13|          13|
    |add_ln217_fu_227_p2       |         +|   0|  0|  16|          13|          13|
    |icmp_ln1549_fu_287_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln213_fu_135_p2      |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln216_fu_159_p2      |      icmp|   0|  0|  10|           7|           7|
    |select_ln213_1_fu_173_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln213_fu_165_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 168|         139|         122|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten7_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load                |   9|          2|    7|         14|
    |i_fu_66                                |   9|          2|    6|         12|
    |indvar_flatten7_fu_70                  |   9|          2|   13|         26|
    |j_fu_62                                |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   54|        108|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln1549_1_reg_340                |  16|   0|   16|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |i_fu_66                             |   6|   0|    6|          0|
    |icmp_ln1549_reg_361                 |   1|   0|    1|          0|
    |indvar_flatten7_fu_70               |  13|   0|   13|          0|
    |j_fu_62                             |   7|   0|    7|          0|
    |message_V_load_reg_356              |  32|   0|   32|          0|
    |out_2_V_addr_reg_350                |  16|   0|   16|          0|
    |out_2_V_addr_reg_350_pp0_iter4_reg  |  16|   0|   16|          0|
    |select_ln213_1_reg_324              |   6|   0|    6|          0|
    |select_ln213_reg_318                |   7|   0|    7|          0|
    |select_ln213_reg_318_pp0_iter1_reg  |   7|   0|    7|          0|
    |zext_ln217_4_reg_330                |  13|   0|   64|         51|
    |zext_ln217_4_reg_330_pp0_iter2_reg  |  13|   0|   64|         51|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 164|   0|  266|        102|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4|  return value|
|mean_index_address0  |  out|   16|   ap_memory|                                           mean_index|         array|
|mean_index_ce0       |  out|    1|   ap_memory|                                           mean_index|         array|
|mean_index_q0        |   in|   32|   ap_memory|                                           mean_index|         array|
|message_V_address0   |  out|   16|   ap_memory|                                            message_V|         array|
|message_V_ce0        |  out|    1|   ap_memory|                                            message_V|         array|
|message_V_q0         |   in|   32|   ap_memory|                                            message_V|         array|
|out_2_V_address0     |  out|   16|   ap_memory|                                              out_2_V|         array|
|out_2_V_ce0          |  out|    1|   ap_memory|                                              out_2_V|         array|
|out_2_V_q0           |   in|   32|   ap_memory|                                              out_2_V|         array|
|out_2_V_address1     |  out|   16|   ap_memory|                                              out_2_V|         array|
|out_2_V_ce1          |  out|    1|   ap_memory|                                              out_2_V|         array|
|out_2_V_we1          |  out|    1|   ap_memory|                                              out_2_V|         array|
|out_2_V_d1           |  out|   32|   ap_memory|                                              out_2_V|         array|
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+

