{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 16:43:34 2023 " "Info: Processing started: Fri May 26 16:43:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clock_24 -c clock_24 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock_24 -c clock_24" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "mode\[1\] " "Info: Assuming node \"mode\[1\]\" is an undefined clock" {  } { { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "mode\[0\] " "Info: Assuming node \"mode\[0\]\" is an undefined clock" {  } { { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "set\[0\] " "Info: Assuming node \"set\[0\]\" is an undefined clock" {  } { { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "set\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "set\[1\] " "Info: Assuming node \"set\[1\]\" is an undefined clock" {  } { { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "set\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "cp_in " "Info: Assuming node \"cp_in\" is an undefined clock" {  } { { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cp_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "div100:u5\|LessThan0~145 " "Info: Detected gated clock \"div100:u5\|LessThan0~145\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1473 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "div100:u5\|LessThan0~145" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div100:u5\|count\[6\] " "Info: Detected ripple clock \"div100:u5\|count\[6\]\" as buffer" {  } { { "div100.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/div100.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "div100:u5\|count\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div100:u5\|count\[5\] " "Info: Detected ripple clock \"div100:u5\|count\[5\]\" as buffer" {  } { { "div100.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/div100.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "div100:u5\|count\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div100:u5\|count\[3\] " "Info: Detected ripple clock \"div100:u5\|count\[3\]\" as buffer" {  } { { "div100.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/div100.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "div100:u5\|count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div100:u5\|count\[4\] " "Info: Detected ripple clock \"div100:u5\|count\[4\]\" as buffer" {  } { { "div100.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/div100.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "div100:u5\|count\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div100:u5\|count\[2\] " "Info: Detected ripple clock \"div100:u5\|count\[2\]\" as buffer" {  } { { "div100.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/div100.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "div100:u5\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div100:u5\|count\[1\] " "Info: Detected ripple clock \"div100:u5\|count\[1\]\" as buffer" {  } { { "div100.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/div100.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "div100:u5\|count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter1:u2\|time1\[1\] register loudspeaker:u6\|count1\[0\] 30.3 MHz 33.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 30.3 MHz between source register \"counter1:u2\|time1\[1\]\" and destination register \"loudspeaker:u6\|count1\[0\]\" (period= 33.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.000 ns + Longest register register " "Info: + Longest register to register delay is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter1:u2\|time1\[1\] 1 REG LC78 47 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC78; Fanout = 47; REG Node = 'counter1:u2\|time1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter1:u2|time1[1] } "NODE_NAME" } } { "counter1.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter1.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns comb~84 2 COMB LC1 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC1; Fanout = 1; COMB Node = 'comb~84'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter1:u2|time1[1] comb~84 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 9.000 ns comb~86 3 COMB LC2 1 " "Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 9.000 ns; Loc. = LC2; Fanout = 1; COMB Node = 'comb~86'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { comb~84 comb~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 11.000 ns comb~75 4 COMB LC3 3 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 11.000 ns; Loc. = LC3; Fanout = 3; COMB Node = 'comb~75'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { comb~86 comb~75 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns loudspeaker:u6\|count1\[0\] 5 REG LC110 15 " "Info: 5: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC110; Fanout = 15; REG Node = 'loudspeaker:u6\|count1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { comb~75 loudspeaker:u6|count1[0] } "NODE_NAME" } } { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { counter1:u2|time1[1] comb~84 comb~86 comb~75 loudspeaker:u6|count1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { counter1:u2|time1[1] {} comb~84 {} comb~86 {} comb~75 {} loudspeaker:u6|count1[0] {} } { 0.000ns 2.000ns 0.000ns 0.000ns 2.000ns } { 0.000ns 6.000ns 1.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.000 ns - Smallest " "Info: - Smallest clock skew is -9.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 19.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_57 7 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns div100:u5\|count\[6\] 2 REG LC88 69 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC88; Fanout = 69; REG Node = 'div100:u5\|count\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk div100:u5|count[6] } "NODE_NAME" } } { "div100.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/div100.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns loudspeaker:u6\|count1\[0\] 3 REG LC110 15 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC110; Fanout = 15; REG Node = 'loudspeaker:u6\|count1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { div100:u5|count[6] loudspeaker:u6|count1[0] } "NODE_NAME" } } { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk div100:u5|count[6] loudspeaker:u6|count1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} div100:u5|count[6] {} loudspeaker:u6|count1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 28.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 28.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_57 7 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns div100:u5\|count\[4\] 2 REG LC92 11 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC92; Fanout = 11; REG Node = 'div100:u5\|count\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk div100:u5|count[4] } "NODE_NAME" } } { "div100.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/div100.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns div100:u5\|LessThan0~145 3 COMB LC36 28 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC36; Fanout = 28; COMB Node = 'div100:u5\|LessThan0~145'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { div100:u5|count[4] div100:u5|LessThan0~145 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 28.000 ns counter1:u2\|time1\[1\] 4 REG LC78 47 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 28.000 ns; Loc. = LC78; Fanout = 47; REG Node = 'counter1:u2\|time1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { div100:u5|LessThan0~145 counter1:u2|time1[1] } "NODE_NAME" } } { "counter1.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter1.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.000 ns ( 78.57 % ) " "Info: Total cell delay = 22.000 ns ( 78.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 21.43 % ) " "Info: Total interconnect delay = 6.000 ns ( 21.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { clk div100:u5|count[4] div100:u5|LessThan0~145 counter1:u2|time1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { clk {} clk~out {} div100:u5|count[4] {} div100:u5|LessThan0~145 {} counter1:u2|time1[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk div100:u5|count[6] loudspeaker:u6|count1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} div100:u5|count[6] {} loudspeaker:u6|count1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { clk div100:u5|count[4] div100:u5|LessThan0~145 counter1:u2|time1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { clk {} clk~out {} div100:u5|count[4] {} div100:u5|LessThan0~145 {} counter1:u2|time1[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "counter1.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter1.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { counter1:u2|time1[1] comb~84 comb~86 comb~75 loudspeaker:u6|count1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { counter1:u2|time1[1] {} comb~84 {} comb~86 {} comb~75 {} loudspeaker:u6|count1[0] {} } { 0.000ns 2.000ns 0.000ns 0.000ns 2.000ns } { 0.000ns 6.000ns 1.000ns 2.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk div100:u5|count[6] loudspeaker:u6|count1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} div100:u5|count[6] {} loudspeaker:u6|count1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { clk div100:u5|count[4] div100:u5|LessThan0~145 counter1:u2|time1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { clk {} clk~out {} div100:u5|count[4] {} div100:u5|LessThan0~145 {} counter1:u2|time1[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "mode\[1\] " "Info: No valid register-to-register data paths exist for clock \"mode\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "mode\[0\] " "Info: No valid register-to-register data paths exist for clock \"mode\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "set\[0\] " "Info: No valid register-to-register data paths exist for clock \"set\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "set\[1\] " "Info: No valid register-to-register data paths exist for clock \"set\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cp_in register loudspeaker:u6\|lpm_counter:count2_rtl_0\|dffs\[3\] register loudspeaker:u6\|lpm_counter:count2_rtl_0\|dffs\[0\] 41.67 MHz 24.0 ns Internal " "Info: Clock \"cp_in\" has Internal fmax of 41.67 MHz between source register \"loudspeaker:u6\|lpm_counter:count2_rtl_0\|dffs\[3\]\" and destination register \"loudspeaker:u6\|lpm_counter:count2_rtl_0\|dffs\[0\]\" (period= 24.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.000 ns + Longest register register " "Info: + Longest register to register delay is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns loudspeaker:u6\|lpm_counter:count2_rtl_0\|dffs\[3\] 1 REG LC93 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC93; Fanout = 9; REG Node = 'loudspeaker:u6\|lpm_counter:count2_rtl_0\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns loudspeaker:u6\|Equal0~24 2 COMB LC81 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC81; Fanout = 1; COMB Node = 'loudspeaker:u6\|Equal0~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[3] loudspeaker:u6|Equal0~24 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 9.000 ns loudspeaker:u6\|Equal0~17 3 COMB LC82 1 " "Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 9.000 ns; Loc. = LC82; Fanout = 1; COMB Node = 'loudspeaker:u6\|Equal0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { loudspeaker:u6|Equal0~24 loudspeaker:u6|Equal0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 11.000 ns loudspeaker:u6\|Equal0~15 4 COMB LC83 11 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 11.000 ns; Loc. = LC83; Fanout = 11; COMB Node = 'loudspeaker:u6\|Equal0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { loudspeaker:u6|Equal0~17 loudspeaker:u6|Equal0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns loudspeaker:u6\|lpm_counter:count2_rtl_0\|dffs\[0\] 5 REG LC90 10 " "Info: 5: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC90; Fanout = 10; REG Node = 'loudspeaker:u6\|lpm_counter:count2_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { loudspeaker:u6|Equal0~15 loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[3] loudspeaker:u6|Equal0~24 loudspeaker:u6|Equal0~17 loudspeaker:u6|Equal0~15 loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[3] {} loudspeaker:u6|Equal0~24 {} loudspeaker:u6|Equal0~17 {} loudspeaker:u6|Equal0~15 {} loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[0] {} } { 0.000ns 2.000ns 0.000ns 0.000ns 2.000ns } { 0.000ns 6.000ns 1.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp_in destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"cp_in\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns cp_in 1 CLK PIN_56 6 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 6; CLK Node = 'cp_in'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp_in } "NODE_NAME" } } { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns loudspeaker:u6\|lpm_counter:count2_rtl_0\|dffs\[0\] 2 REG LC90 10 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC90; Fanout = 10; REG Node = 'loudspeaker:u6\|lpm_counter:count2_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { cp_in loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { cp_in loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { cp_in {} cp_in~out {} loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp_in source 10.000 ns - Longest register " "Info: - Longest clock path from clock \"cp_in\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns cp_in 1 CLK PIN_56 6 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 6; CLK Node = 'cp_in'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp_in } "NODE_NAME" } } { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns loudspeaker:u6\|lpm_counter:count2_rtl_0\|dffs\[3\] 2 REG LC93 9 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC93; Fanout = 9; REG Node = 'loudspeaker:u6\|lpm_counter:count2_rtl_0\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { cp_in loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { cp_in loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { cp_in {} cp_in~out {} loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { cp_in loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { cp_in {} cp_in~out {} loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { cp_in loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { cp_in {} cp_in~out {} loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[3] loudspeaker:u6|Equal0~24 loudspeaker:u6|Equal0~17 loudspeaker:u6|Equal0~15 loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[3] {} loudspeaker:u6|Equal0~24 {} loudspeaker:u6|Equal0~17 {} loudspeaker:u6|Equal0~15 {} loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[0] {} } { 0.000ns 2.000ns 0.000ns 0.000ns 2.000ns } { 0.000ns 6.000ns 1.000ns 2.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { cp_in loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { cp_in {} cp_in~out {} loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { cp_in loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { cp_in {} cp_in~out {} loudspeaker:u6|lpm_counter:count2_rtl_0|dffs[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 113 " "Warning: Circuit may not operate. Detected 113 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter2:u4\|time1\[1\] counter2:u4\|time1\[1\] clk 4.0 ns " "Info: Found hold time violation between source  pin or register \"counter2:u4\|time1\[1\]\" and destination pin or register \"counter2:u4\|time1\[1\]\" for clock \"clk\" (Hold time is 4.0 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.000 ns + Largest " "Info: + Largest clock skew is 9.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 28.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 28.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_57 7 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns div100:u5\|count\[4\] 2 REG LC92 11 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC92; Fanout = 11; REG Node = 'div100:u5\|count\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk div100:u5|count[4] } "NODE_NAME" } } { "div100.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/div100.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns div100:u5\|LessThan0~145 3 COMB LC36 28 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC36; Fanout = 28; COMB Node = 'div100:u5\|LessThan0~145'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { div100:u5|count[4] div100:u5|LessThan0~145 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 28.000 ns counter2:u4\|time1\[1\] 4 REG LC76 15 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 28.000 ns; Loc. = LC76; Fanout = 15; REG Node = 'counter2:u4\|time1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { div100:u5|LessThan0~145 counter2:u4|time1[1] } "NODE_NAME" } } { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.000 ns ( 78.57 % ) " "Info: Total cell delay = 22.000 ns ( 78.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 21.43 % ) " "Info: Total interconnect delay = 6.000 ns ( 21.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { clk div100:u5|count[4] div100:u5|LessThan0~145 counter2:u4|time1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { clk {} clk~out {} div100:u5|count[4] {} div100:u5|LessThan0~145 {} counter2:u4|time1[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 19.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_57 7 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns div100:u5\|count\[6\] 2 REG LC88 69 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC88; Fanout = 69; REG Node = 'div100:u5\|count\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk div100:u5|count[6] } "NODE_NAME" } } { "div100.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/div100.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns counter2:u4\|time1\[1\] 3 REG LC76 15 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC76; Fanout = 15; REG Node = 'counter2:u4\|time1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { div100:u5|count[6] counter2:u4|time1[1] } "NODE_NAME" } } { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk div100:u5|count[6] counter2:u4|time1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} div100:u5|count[6] {} counter2:u4|time1[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { clk div100:u5|count[4] div100:u5|LessThan0~145 counter2:u4|time1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { clk {} clk~out {} div100:u5|count[4] {} div100:u5|LessThan0~145 {} counter2:u4|time1[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk div100:u5|count[6] counter2:u4|time1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} div100:u5|count[6] {} counter2:u4|time1[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns - " "Info: - Micro clock to output delay of source is 1.000 ns" {  } { { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns - Shortest register register " "Info: - Shortest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter2:u4\|time1\[1\] 1 REG LC76 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC76; Fanout = 15; REG Node = 'counter2:u4\|time1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter2:u4|time1[1] } "NODE_NAME" } } { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 8.000 ns counter2:u4\|time1\[1\] 2 REG LC76 15 " "Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC76; Fanout = 15; REG Node = 'counter2:u4\|time1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter2:u4|time1[1] counter2:u4|time1[1] } "NODE_NAME" } } { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 100.00 % ) " "Info: Total cell delay = 8.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter2:u4|time1[1] counter2:u4|time1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { counter2:u4|time1[1] {} counter2:u4|time1[1] {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "counter2.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter2.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { clk div100:u5|count[4] div100:u5|LessThan0~145 counter2:u4|time1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { clk {} clk~out {} div100:u5|count[4] {} div100:u5|LessThan0~145 {} counter2:u4|time1[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk div100:u5|count[6] counter2:u4|time1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} div100:u5|count[6] {} counter2:u4|time1[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { counter2:u4|time1[1] counter2:u4|time1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { counter2:u4|time1[1] {} counter2:u4|time1[1] {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "loudspeaker:u6\|count1\[2\] mode\[0\] clk 5.000 ns register " "Info: tsu for register \"loudspeaker:u6\|count1\[2\]\" (data pin = \"mode\[0\]\", clock pin = \"clk\") is 5.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.000 ns + Longest pin register " "Info: + Longest pin to register delay is 20.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns mode\[0\] 1 CLK PIN_81 120 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 120; CLK Node = 'mode\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[0] } "NODE_NAME" } } { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns loudspeaker:u6\|count1~33 2 COMB LC126 9 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC126; Fanout = 9; COMB Node = 'loudspeaker:u6\|count1~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { mode[0] loudspeaker:u6|count1~33 } "NODE_NAME" } } { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns loudspeaker:u6\|count1~60 3 COMB LC97 1 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC97; Fanout = 1; COMB Node = 'loudspeaker:u6\|count1~60'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { loudspeaker:u6|count1~33 loudspeaker:u6|count1~60 } "NODE_NAME" } } { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 20.000 ns loudspeaker:u6\|count1\[2\] 4 REG LC98 11 " "Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 20.000 ns; Loc. = LC98; Fanout = 11; REG Node = 'loudspeaker:u6\|count1\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { loudspeaker:u6|count1~60 loudspeaker:u6|count1[2] } "NODE_NAME" } } { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 80.00 % ) " "Info: Total cell delay = 16.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 4.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "20.000 ns" { mode[0] loudspeaker:u6|count1~33 loudspeaker:u6|count1~60 loudspeaker:u6|count1[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "20.000 ns" { mode[0] {} mode[0]~out {} loudspeaker:u6|count1~33 {} loudspeaker:u6|count1~60 {} loudspeaker:u6|count1[2] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 19.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_57 7 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns div100:u5\|count\[6\] 2 REG LC88 69 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC88; Fanout = 69; REG Node = 'div100:u5\|count\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk div100:u5|count[6] } "NODE_NAME" } } { "div100.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/div100.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns loudspeaker:u6\|count1\[2\] 3 REG LC98 11 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC98; Fanout = 11; REG Node = 'loudspeaker:u6\|count1\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { div100:u5|count[6] loudspeaker:u6|count1[2] } "NODE_NAME" } } { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk div100:u5|count[6] loudspeaker:u6|count1[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} div100:u5|count[6] {} loudspeaker:u6|count1[2] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "20.000 ns" { mode[0] loudspeaker:u6|count1~33 loudspeaker:u6|count1~60 loudspeaker:u6|count1[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "20.000 ns" { mode[0] {} mode[0]~out {} loudspeaker:u6|count1~33 {} loudspeaker:u6|count1~60 {} loudspeaker:u6|count1[2] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns 1.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk div100:u5|count[6] loudspeaker:u6|count1[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} div100:u5|count[6] {} loudspeaker:u6|count1[2] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk cp_out loudspeaker:u6\|div\[2\] 50.000 ns register " "Info: tco from clock \"clk\" to destination pin \"cp_out\" through register \"loudspeaker:u6\|div\[2\]\" is 50.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 28.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 28.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_57 7 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns div100:u5\|count\[4\] 2 REG LC92 11 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC92; Fanout = 11; REG Node = 'div100:u5\|count\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk div100:u5|count[4] } "NODE_NAME" } } { "div100.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/div100.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns div100:u5\|LessThan0~145 3 COMB LC36 28 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC36; Fanout = 28; COMB Node = 'div100:u5\|LessThan0~145'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { div100:u5|count[4] div100:u5|LessThan0~145 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 28.000 ns loudspeaker:u6\|div\[2\] 4 REG LC128 7 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 28.000 ns; Loc. = LC128; Fanout = 7; REG Node = 'loudspeaker:u6\|div\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { div100:u5|LessThan0~145 loudspeaker:u6|div[2] } "NODE_NAME" } } { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.000 ns ( 78.57 % ) " "Info: Total cell delay = 22.000 ns ( 78.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 21.43 % ) " "Info: Total interconnect delay = 6.000 ns ( 21.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { clk div100:u5|count[4] div100:u5|LessThan0~145 loudspeaker:u6|div[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { clk {} clk~out {} div100:u5|count[4] {} div100:u5|LessThan0~145 {} loudspeaker:u6|div[2] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.000 ns + Longest register pin " "Info: + Longest register to pin delay is 21.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns loudspeaker:u6\|div\[2\] 1 REG LC128 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC128; Fanout = 7; REG Node = 'loudspeaker:u6\|div\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { loudspeaker:u6|div[2] } "NODE_NAME" } } { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 10.000 ns loudspeaker:u6\|clk_o~13 2 COMB SEXP66 2 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP66; Fanout = 2; COMB Node = 'loudspeaker:u6\|clk_o~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { loudspeaker:u6|div[2] loudspeaker:u6|clk_o~13 } "NODE_NAME" } } { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 17.000 ns loudspeaker:u6\|clk_o~20 3 COMB LC80 1 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 17.000 ns; Loc. = LC80; Fanout = 1; COMB Node = 'loudspeaker:u6\|clk_o~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { loudspeaker:u6|clk_o~13 loudspeaker:u6|clk_o~20 } "NODE_NAME" } } { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 21.000 ns cp_out 4 PIN PIN_52 0 " "Info: 4: + IC(0.000 ns) + CELL(4.000 ns) = 21.000 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'cp_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { loudspeaker:u6|clk_o~20 cp_out } "NODE_NAME" } } { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.000 ns ( 90.48 % ) " "Info: Total cell delay = 19.000 ns ( 90.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 9.52 % ) " "Info: Total interconnect delay = 2.000 ns ( 9.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "21.000 ns" { loudspeaker:u6|div[2] loudspeaker:u6|clk_o~13 loudspeaker:u6|clk_o~20 cp_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "21.000 ns" { loudspeaker:u6|div[2] {} loudspeaker:u6|clk_o~13 {} loudspeaker:u6|clk_o~20 {} cp_out {} } { 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 8.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { clk div100:u5|count[4] div100:u5|LessThan0~145 loudspeaker:u6|div[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { clk {} clk~out {} div100:u5|count[4] {} div100:u5|LessThan0~145 {} loudspeaker:u6|div[2] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "21.000 ns" { loudspeaker:u6|div[2] loudspeaker:u6|clk_o~13 loudspeaker:u6|clk_o~20 cp_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "21.000 ns" { loudspeaker:u6|div[2] {} loudspeaker:u6|clk_o~13 {} loudspeaker:u6|clk_o~20 {} cp_out {} } { 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 8.000ns 7.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "mode\[1\] ledout1\[3\] 31.000 ns Longest " "Info: Longest tpd from source pin \"mode\[1\]\" to destination pin \"ledout1\[3\]\" is 31.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns mode\[1\] 1 CLK PIN_80 102 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_80; Fanout = 102; CLK Node = 'mode\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[1] } "NODE_NAME" } } { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns counter1:u2\|counter_time1\[3\]~19 2 COMB LC49 5 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC49; Fanout = 5; COMB Node = 'counter1:u2\|counter_time1\[3\]~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { mode[1] counter1:u2|counter_time1[3]~19 } "NODE_NAME" } } { "counter1.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns counter1:u2\|counter_time1\[3\]~29 3 COMB LC16 7 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC16; Fanout = 7; COMB Node = 'counter1:u2\|counter_time1\[3\]~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { counter1:u2|counter_time1[3]~19 counter1:u2|counter_time1[3]~29 } "NODE_NAME" } } { "counter1.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/counter1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(9.000 ns) 31.000 ns ledout1\[3\] 4 PIN PIN_48 0 " "Info: 4: + IC(2.000 ns) + CELL(9.000 ns) = 31.000 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'ledout1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { counter1:u2|counter_time1[3]~29 ledout1[3] } "NODE_NAME" } } { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.000 ns ( 80.65 % ) " "Info: Total cell delay = 25.000 ns ( 80.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 19.35 % ) " "Info: Total interconnect delay = 6.000 ns ( 19.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "31.000 ns" { mode[1] counter1:u2|counter_time1[3]~19 counter1:u2|counter_time1[3]~29 ledout1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "31.000 ns" { mode[1] {} mode[1]~out {} counter1:u2|counter_time1[3]~19 {} counter1:u2|counter_time1[3]~29 {} ledout1[3] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 9.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "loudspeaker:u6\|count1\[0\] mode\[0\] clk 13.000 ns register " "Info: th for register \"loudspeaker:u6\|count1\[0\]\" (data pin = \"mode\[0\]\", clock pin = \"clk\") is 13.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 28.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 28.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_57 7 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns div100:u5\|count\[4\] 2 REG LC92 11 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC92; Fanout = 11; REG Node = 'div100:u5\|count\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk div100:u5|count[4] } "NODE_NAME" } } { "div100.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/div100.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns div100:u5\|LessThan0~145 3 COMB LC36 28 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC36; Fanout = 28; COMB Node = 'div100:u5\|LessThan0~145'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { div100:u5|count[4] div100:u5|LessThan0~145 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 28.000 ns loudspeaker:u6\|count1\[0\] 4 REG LC110 15 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 28.000 ns; Loc. = LC110; Fanout = 15; REG Node = 'loudspeaker:u6\|count1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { div100:u5|LessThan0~145 loudspeaker:u6|count1[0] } "NODE_NAME" } } { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.000 ns ( 78.57 % ) " "Info: Total cell delay = 22.000 ns ( 78.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 21.43 % ) " "Info: Total interconnect delay = 6.000 ns ( 21.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { clk div100:u5|count[4] div100:u5|LessThan0~145 loudspeaker:u6|count1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { clk {} clk~out {} div100:u5|count[4] {} div100:u5|LessThan0~145 {} loudspeaker:u6|count1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns mode\[0\] 1 CLK PIN_81 120 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 120; CLK Node = 'mode\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[0] } "NODE_NAME" } } { "clock_24.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/clock_24.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns loudspeaker:u6\|count1~33 2 COMB LC126 9 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC126; Fanout = 9; COMB Node = 'loudspeaker:u6\|count1~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { mode[0] loudspeaker:u6|count1~33 } "NODE_NAME" } } { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns loudspeaker:u6\|count1\[0\] 3 REG LC110 15 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC110; Fanout = 15; REG Node = 'loudspeaker:u6\|count1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { loudspeaker:u6|count1~33 loudspeaker:u6|count1[0] } "NODE_NAME" } } { "loudspeaker.vhd" "" { Text "C:/Users/Administrator/Desktop/clock_final_¼«ÖÂÑ¹Ëõ°æ3/clock/loudspeaker.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { mode[0] loudspeaker:u6|count1~33 loudspeaker:u6|count1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { mode[0] {} mode[0]~out {} loudspeaker:u6|count1~33 {} loudspeaker:u6|count1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { clk div100:u5|count[4] div100:u5|LessThan0~145 loudspeaker:u6|count1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { clk {} clk~out {} div100:u5|count[4] {} div100:u5|LessThan0~145 {} loudspeaker:u6|count1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { mode[0] loudspeaker:u6|count1~33 loudspeaker:u6|count1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { mode[0] {} mode[0]~out {} loudspeaker:u6|count1~33 {} loudspeaker:u6|count1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 16:43:34 2023 " "Info: Processing ended: Fri May 26 16:43:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
