<!--
Export to PDF (HTML/CSS):
  Option A (browser): Open this file in Chrome/Edge/Firefox → Print → Destination: "Save as PDF".
  Option B (CLI): weasyprint resume.html resume.pdf
-->
<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <title>Matt Hartnett — Résumé</title>
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <style>
    @page { margin: 1in; }
    :root { --accent: #1a73e8; }
    body { font-family: -apple-system, BlinkMacSystemFont, "Segoe UI", Roboto, Helvetica, Arial, "Noto Sans", "Liberation Sans", sans-serif;
           line-height: 1.4; color: #111; }
    h1 { margin: 0 0 0.2rem 0; font-size: 1.6rem; }
    h2 { margin: 1rem 0 0.25rem; font-size: 1.05rem; border-bottom: 1px solid #ddd; padding-bottom: 0.15rem; }
    h3 { margin: 0.6rem 0 0.25rem; font-size: 1rem; }
    a { color: var(--accent); text-decoration: none; }
    a:hover { text-decoration: underline; }
    .contact a { word-break: break-all; }
    .muted { color: #555; font-style: italic; }
    ul { margin: 0.25rem 0 0.5rem 1.2rem; }
    .section { margin-top: 0.75rem; }
    .job { margin-bottom: 0.4rem; }
    .two-col { display: grid; grid-template-columns: 1fr auto; align-items: baseline; gap: 0.4rem 0.8rem; }
    .role { font-weight: 600; }
    .where { color: #333; }
    .when { color: #555; white-space: nowrap; }
    @media print {
      a { color: black; text-decoration: none; }
      .muted { color: #333; }
    }
  </style>
</head>
<body>
  <header>
    <h1>Matt Hartnett</h1>
    <div class="contact">
      <strong>Email:</strong> <a href="mailto:matthew.e.hartnett@gmail.com">matthew.e.hartnett@gmail.com</a><br>
      <strong>GitHub:</strong> <a href="https://github.com/hartnettmatt">github.com/hartnettmatt</a><br>
      <strong>LinkedIn:</strong> <a href="https://www.linkedin.com/in/hartnettmatt">linkedin.com/in/hartnettmatt</a>
    </div>
  </header>

  <section class="section">
    <h2>Skills</h2>
    <ul>
      <li><strong>Digital Design:</strong> SystemVerilog RTL, Vivado, DSP, tcl, VHDL, Quartus, Libero</li>
      <li><strong>Digital Verification:</strong> SystemVerilog TB, Cocotb, Verilator, xsim, Modelsim</li>
      <li><strong>Circuit Design and Analysis:</strong> LTSpice, Advanced Design System, Soldering, Solidworks Electrical, DipTrace, Eagle</li>
      <li><strong>Software Development:</strong> Python, C++, Embedded C, Java</li>
      <li><strong>Linux Development:</strong> Ubuntu, Fedora, Buildroot, Yocto, PetaLinux</li>
      <li><strong>Embedded Programming:</strong> Embedded C, Codasip, Arduino, Raspberry Pi</li>
      <li><strong>Web Development:</strong> HTML, CSS, Javascript, PHP, SQL</li>
      <li><strong>Software Systems:</strong> Git, CI/CD, Matlab, Simulink Real-time, OpenCV, SVN</li>
      <li><strong>General:</strong> Debugging and problem solving for all architectures listed above</li>
      <li><strong>Project Management Tools:</strong> Agile PLM, Confluence, DOORS NG, OpenText MBPM</li>
    </ul>
  </section>

  <section class="section">
    <h2>Experience</h2>

    <div class="job">
      <div class="two-col">
        <div>
          <div class="role">Embedded Systems Engineer — FIRST RF</div>
          <div class="where">Boulder</div>
        </div>
        <div class="when">10/2024–Present</div>
      </div>
      <ul>
        <li>Architected and implemented the full FPGA/HDL stack for a production radar system, owning design from module-level RTL to system integration (SystemVerilog, Vivado).</li>
        <li>Delivered a new DSP pipeline that increased usable bandwidth 4×, improved SNR by ~20 dB, reduced logic utilization, and lowered end-to-end latency; modeled algorithms in Python/NumPy and verified with exhaustive testbenches.</li>
        <li>Engineered a cycle-accurate, latency-constrained data path to meet strict radar timeline requirements; performed both simulation-based and on-hardware validation in partnership with embedded/software teams.</li>
        <li>Modernized the internal HDL build system, enabling Verilator + cocotb flows; authored FIRST RF’s first cocotb testbenches and led full team adoption.</li>
      </ul>
    </div>

    <div class="job">
      <div class="two-col">
        <div>
          <div class="role">Electrical Engineer II — Laboratory for Atmospheric and Space Physics</div>
          <div class="where">CU Boulder</div>
        </div>
        <div class="when">06/2022–10/2024</div>
      </div>
      <ul>
        <li>Designed high reliability test equipment for the <strong>Libera</strong> scientific mission.</li>
        <li>Built systems from the ground up, including hardware, firmware, and software.</li>
        <li>Operated with minimal oversight as the cognizant engineer for multiple projects.</li>
      </ul>
    </div>

    <div class="job">
      <div class="two-col">
        <div>
          <div class="role">Electrical Engineering Intern — Laboratory for Atmospheric and Space Physics</div>
          <div class="where">CU Boulder</div>
        </div>
        <div class="when">01/2021–06/2022</div>
      </div>
      <ul>
        <li>Wrote low-level, hardware interface flight software for the <strong>SPRITE</strong> cubesat mission.</li>
        <li>Developed an FPGA solution to test the scientific instrument on the ground.</li>
        <li>Wrote an image compression algorithm that reduced the scientific data to 1/10th.</li>
      </ul>
    </div>

    <div class="job">
      <div class="two-col">
        <div>
          <div class="role">Teaching Assistant — Circuits 1 for Engineers</div>
          <div class="where">CU Boulder</div>
        </div>
        <div class="when">08/2021–12/2021</div>
      </div>
      <ul>
        <li>Provided support to students in lab and in office hours.</li>
        <li>Graded lab reports and created answer keys.</li>
        <li>Developed midterm questions and helped course organization.</li>
      </ul>
    </div>

    <div class="job">
      <div class="two-col">
        <div>
          <div class="role">IT Technician — Leeds School of Business</div>
          <div class="where">CU Boulder</div>
        </div>
        <div class="when">01/2020–01/2021</div>
      </div>
      <ul>
        <li>Installed and configured hardware and software for workstations and classrooms.</li>
        <li>Communicated technical information through emails and phone calls.</li>
      </ul>
    </div>

    <div class="job">
      <div class="two-col">
        <div>
          <div class="role">Robotics Research Assistant — Advanced Robotics Perception Group</div>
          <div class="where">CU Boulder</div>
        </div>
        <div class="when">09/2019–05/2020</div>
      </div>
      <ul>
        <li>Worked with a large team building a complex navigation robot.</li>
        <li>Used OpenCV for object detection and identification, specifically heat signatures of human dummies, phones, and vents with &gt;80% accuracy.</li>
      </ul>
    </div>
  </section>

  <section class="section">
    <h2>Education</h2>
    <ul>
      <li><strong>MSEE, Embedded Systems Engineering (In Progress)</strong> — University of Colorado Boulder — <span class="muted">08/2023–Present • Boulder, Colorado</span></li>
      <li><strong>BS, Electrical and Computer Engineering</strong> — University of Colorado Boulder — <span class="muted">08/2019–05/2022 • Boulder, Colorado</span></li>
    </ul>
  </section>

  <section class="section">
    <h2>Projects</h2>
    <ul>
      <li><strong>Skyler Phased Array RADAR</strong> — Designed the end-to-end DSP chain and datapath (filtering, decimation/interpolation, mixing, 1 Gb/s Ethernet framing), then implemented cycle-accurate RTL with thorough TB coverage. Built a layered verification strategy (SystemVerilog TB + cocotb on Verilator) to catch interface, timing, and algorithmic defects early; mirrored tests on hardware for parity. Drove cross-functional integration and bring-up with embedded and application software, closing timing on high utilization designs, while meeting radar timeline constraints.</li>
      <li><strong>Libera SSIM</strong> — Led the design of an advanced, high reliability test fixture utilized to validate the performance of the Libera instrument. Created a test rack to simulate the JPSS-3 spacecraft with 100% of interfaces accurately recreated to maximize “Test as you fly” ideology. High reliability system that included a precisely synchronized FPGA with less than 10 ns of timing error.</li>
      <li><strong>Libera EL Lifetest</strong> — Prepared and implemented the test bed for a 5-year-long, pre-flight motor verification test. Required a custom PCB as well as several custom harnesses to integrate dozens of components into a cohesive system.</li>
      <li><strong>Senior Design Capstone (FRANKLIN)</strong> — Team lead for a phase-coherent remote sensing system; primarily developed FPGA-based data collection and storage.</li>
      <li><strong>GSE Detector Readout</strong> — Utilized an FPGA to read data from the scientific detector at full speed and then write that data over 100 Mb/s Ethernet to a PC for a live readout. Implemented a MicroBlaze processor on a Spartan-7 FPGA to run the TCP stack in C.</li>
      <li><strong>3D Drone Mapping Simulation</strong> — Utilized the Webots simulation software to autonomously map in 3D; a drone sought out unmapped areas using a rapidly-exploring random tree.</li>
      <li><strong>5‑Stage RISC‑V Processor</strong> — A fully functional and validated processor, built in Codasip using C++ and adapted into RTL as a synthesizable core with IO management, access to off-chip RAM, and 100% verification; designed from the ground up to include the full ISA as well as ECC memory.</li>
    </ul>
  </section>

  <section class="section">
    <h2>References</h2>
    <ul>
      <li><strong>Dominic Doty</strong> — Software Development Engineer, Amazon — <a href="mailto:doty.dominic@gmail.com">doty.dominic@gmail.com</a> — (303) 704‑8313</li>
      <li><strong>Jack Williams, PhD</strong> — Senior Electrical Engineer, Blue Canyon Technologies — (303) 735‑8727</li>
    </ul>
  </section>
</body>
</html>
