Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 24 15:23:58 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/soc/SOC_lab_fir/fir/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (157)
6. checking no_output_delay (167)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (157)
--------------------------------
 There are 157 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (167)
---------------------------------
 There are 167 ports with no output delay specified. (HIGH)

arready
awready
data_A[0]
data_A[10]
data_A[11]
data_A[1]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.076        0.000                      0                  466        0.146        0.000                      0                  466        3.100        0.000                       0                   301  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 3.600}        7.200           138.889         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.076        0.000                      0                  466        0.146        0.000                      0                  466        3.100        0.000                       0                   301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            mult0__1/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (axis_clk rise@7.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.328 - 7.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    Xn[16]
                                                                      r  mult0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.211     7.945 r  mult0__0/PCOUT[0]
                         net (fo=1, unplaced)         0.055     8.000    mult0__0_n_153
                         DSP48E1                                      r  mult0__1/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.200     7.200 r  
                                                      0.000     7.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     9.328    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult0__1/CLK
                         clock pessimism              0.184     9.511    
                         clock uncertainty           -0.035     9.476    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     8.076    mult0__1
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            mult0__1/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (axis_clk rise@7.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.328 - 7.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    Xn[16]
                                                                      r  mult0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.211     7.945 r  mult0__0/PCOUT[10]
                         net (fo=1, unplaced)         0.055     8.000    mult0__0_n_143
                         DSP48E1                                      r  mult0__1/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.200     7.200 r  
                                                      0.000     7.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     9.328    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult0__1/CLK
                         clock pessimism              0.184     9.511    
                         clock uncertainty           -0.035     9.476    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     8.076    mult0__1
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            mult0__1/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (axis_clk rise@7.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.328 - 7.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    Xn[16]
                                                                      r  mult0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.211     7.945 r  mult0__0/PCOUT[11]
                         net (fo=1, unplaced)         0.055     8.000    mult0__0_n_142
                         DSP48E1                                      r  mult0__1/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.200     7.200 r  
                                                      0.000     7.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     9.328    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult0__1/CLK
                         clock pessimism              0.184     9.511    
                         clock uncertainty           -0.035     9.476    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     8.076    mult0__1
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            mult0__1/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (axis_clk rise@7.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.328 - 7.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    Xn[16]
                                                                      r  mult0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[12])
                                                      4.211     7.945 r  mult0__0/PCOUT[12]
                         net (fo=1, unplaced)         0.055     8.000    mult0__0_n_141
                         DSP48E1                                      r  mult0__1/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.200     7.200 r  
                                                      0.000     7.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     9.328    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult0__1/CLK
                         clock pessimism              0.184     9.511    
                         clock uncertainty           -0.035     9.476    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     8.076    mult0__1
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            mult0__1/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (axis_clk rise@7.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.328 - 7.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    Xn[16]
                                                                      r  mult0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[13])
                                                      4.211     7.945 r  mult0__0/PCOUT[13]
                         net (fo=1, unplaced)         0.055     8.000    mult0__0_n_140
                         DSP48E1                                      r  mult0__1/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.200     7.200 r  
                                                      0.000     7.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     9.328    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult0__1/CLK
                         clock pessimism              0.184     9.511    
                         clock uncertainty           -0.035     9.476    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     8.076    mult0__1
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            mult0__1/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (axis_clk rise@7.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.328 - 7.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    Xn[16]
                                                                      r  mult0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[14])
                                                      4.211     7.945 r  mult0__0/PCOUT[14]
                         net (fo=1, unplaced)         0.055     8.000    mult0__0_n_139
                         DSP48E1                                      r  mult0__1/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.200     7.200 r  
                                                      0.000     7.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     9.328    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult0__1/CLK
                         clock pessimism              0.184     9.511    
                         clock uncertainty           -0.035     9.476    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     8.076    mult0__1
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            mult0__1/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (axis_clk rise@7.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.328 - 7.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    Xn[16]
                                                                      r  mult0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.211     7.945 r  mult0__0/PCOUT[15]
                         net (fo=1, unplaced)         0.055     8.000    mult0__0_n_138
                         DSP48E1                                      r  mult0__1/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.200     7.200 r  
                                                      0.000     7.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     9.328    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult0__1/CLK
                         clock pessimism              0.184     9.511    
                         clock uncertainty           -0.035     9.476    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     8.076    mult0__1
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            mult0__1/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (axis_clk rise@7.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.328 - 7.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    Xn[16]
                                                                      r  mult0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[16])
                                                      4.211     7.945 r  mult0__0/PCOUT[16]
                         net (fo=1, unplaced)         0.055     8.000    mult0__0_n_137
                         DSP48E1                                      r  mult0__1/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.200     7.200 r  
                                                      0.000     7.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     9.328    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult0__1/CLK
                         clock pessimism              0.184     9.511    
                         clock uncertainty           -0.035     9.476    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     8.076    mult0__1
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            mult0__1/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (axis_clk rise@7.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.328 - 7.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    Xn[16]
                                                                      r  mult0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[17])
                                                      4.211     7.945 r  mult0__0/PCOUT[17]
                         net (fo=1, unplaced)         0.055     8.000    mult0__0_n_136
                         DSP48E1                                      r  mult0__1/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.200     7.200 r  
                                                      0.000     7.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     9.328    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult0__1/CLK
                         clock pessimism              0.184     9.511    
                         clock uncertainty           -0.035     9.476    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     8.076    mult0__1
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 Xn_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            mult0__1/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (axis_clk rise@7.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 9.328 - 7.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  Xn_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  Xn_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    Xn[16]
                                                                      r  mult0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[18])
                                                      4.211     7.945 r  mult0__0/PCOUT[18]
                         net (fo=1, unplaced)         0.055     8.000    mult0__0_n_135
                         DSP48E1                                      r  mult0__1/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      7.200     7.200 r  
                                                      0.000     7.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     7.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     8.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     9.328    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult0__1/CLK
                         clock pessimism              0.184     9.511    
                         clock uncertainty           -0.035     9.476    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     8.076    mult0__1
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 calc_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            calc_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  calc_cnt_reg[1]/Q
                         net (fo=6, unplaced)         0.145     0.969    calc_cnt_reg[1]
                                                                      r  calc_cnt[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  calc_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    p_0_in[1]
                         FDCE                                         r  calc_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    calc_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 calc_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            calc_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  calc_cnt_reg[2]/Q
                         net (fo=7, unplaced)         0.146     0.970    calc_cnt_reg[2]
                                                                      r  calc_cnt[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.068 r  calc_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    p_0_in[2]
                         FDCE                                         r  calc_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    calc_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 calc_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            calc_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  calc_cnt_reg[2]/Q
                         net (fo=7, unplaced)         0.146     0.970    calc_cnt_reg[2]
                                                                      r  calc_cnt[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.068 r  calc_cnt[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    p_0_in[3]
                         FDCE                                         r  calc_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  calc_cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    calc_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 stream_data_next_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            Xn_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  stream_data_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  stream_data_next_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.965    stream_data_next[0]
                         FDCE                                         r  Xn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Xn_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    Xn_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 stream_data_next_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            Xn_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  stream_data_next_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  stream_data_next_reg[10]/Q
                         net (fo=1, unplaced)         0.141     0.965    stream_data_next[10]
                         FDCE                                         r  Xn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Xn_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    Xn_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 stream_data_next_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            Xn_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  stream_data_next_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  stream_data_next_reg[11]/Q
                         net (fo=1, unplaced)         0.141     0.965    stream_data_next[11]
                         FDCE                                         r  Xn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Xn_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    Xn_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 stream_data_next_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            Xn_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  stream_data_next_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  stream_data_next_reg[12]/Q
                         net (fo=1, unplaced)         0.141     0.965    stream_data_next[12]
                         FDCE                                         r  Xn_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Xn_reg[12]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    Xn_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 stream_data_next_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            Xn_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  stream_data_next_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  stream_data_next_reg[13]/Q
                         net (fo=1, unplaced)         0.141     0.965    stream_data_next[13]
                         FDCE                                         r  Xn_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Xn_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    Xn_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 stream_data_next_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            Xn_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  stream_data_next_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  stream_data_next_reg[14]/Q
                         net (fo=1, unplaced)         0.141     0.965    stream_data_next[14]
                         FDCE                                         r  Xn_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Xn_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    Xn_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 stream_data_next_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            Xn_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  stream_data_next_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  stream_data_next_reg[15]/Q
                         net (fo=1, unplaced)         0.141     0.965    stream_data_next[15]
                         FDCE                                         r  Xn_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Xn_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    Xn_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 3.600 }
Period(ns):         7.200
Sources:            { axis_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I       n/a            2.155         7.200       5.045                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.200       5.046                mult0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.200       5.046                mult0__1/CLK
Min Period        n/a     FDCE/C       n/a            1.000         7.200       6.200                Xn_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         7.200       6.200                Xn_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         7.200       6.200                Xn_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         7.200       6.200                Xn_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         7.200       6.200                Xn_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         7.200       6.200                Xn_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         7.200       6.200                Xn_reg[15]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[12]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[12]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[13]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[13]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[13]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         3.600       3.100                Xn_reg[13]/C



