---
keywords:
  - Neuromorphic Computing
  - DarwinWafer
  - System-on-Wafer
  - Globally Asynchronous Locally Synchronous Network-on-Chip
  - Asynchronous Event-Driven Wafer Fabric
category: cs.AI
publish_date: 2025-09-23
arxiv_id: 2509.16213
---

<!-- KEYWORD_LINKING_METADATA:
{
  "processed_timestamp": "2025-09-23T23:06:41.058721",
  "vocabulary_version": "1.0",
  "selected_keywords": [
    "Neuromorphic Computing",
    "DarwinWafer",
    "System-on-Wafer",
    "Globally Asynchronous Locally Synchronous Network-on-Chip",
    "Asynchronous Event-Driven Wafer Fabric"
  ],
  "rejected_keywords": [],
  "similarity_scores": {
    "Neuromorphic Computing": 0.78,
    "DarwinWafer": 0.85,
    "System-on-Wafer": 0.8,
    "Globally Asynchronous Locally Synchronous Network-on-Chip": 0.77,
    "Asynchronous Event-Driven Wafer Fabric": 0.82
  },
  "extraction_method": "AI_prompt_based",
  "budget_applied": true,
  "candidates_json": {
    "candidates": [
      {
        "surface": "Neuromorphic Computing",
        "canonical": "Neuromorphic Computing",
        "aliases": [
          "Brain-like Computing"
        ],
        "category": "broad_technical",
        "rationale": "Links to research on brain-inspired computing architectures and systems.",
        "novelty_score": 0.45,
        "connectivity_score": 0.88,
        "specificity_score": 0.65,
        "link_intent_score": 0.78
      },
      {
        "surface": "DarwinWafer",
        "canonical": "DarwinWafer",
        "aliases": [
          "Wafer-Scale Neuromorphic Chip"
        ],
        "category": "unique_technical",
        "rationale": "Represents a novel system that integrates multiple neuromorphic chiplets on a wafer, offering a new approach to scalable computing.",
        "novelty_score": 0.92,
        "connectivity_score": 0.7,
        "specificity_score": 0.9,
        "link_intent_score": 0.85
      },
      {
        "surface": "System-on-Wafer",
        "canonical": "System-on-Wafer",
        "aliases": [
          "Wafer-Scale Integration"
        ],
        "category": "unique_technical",
        "rationale": "Describes the integration technique crucial for reducing interconnect latency and energy consumption.",
        "novelty_score": 0.78,
        "connectivity_score": 0.65,
        "specificity_score": 0.82,
        "link_intent_score": 0.8
      },
      {
        "surface": "GALS NoC",
        "canonical": "Globally Asynchronous Locally Synchronous Network-on-Chip",
        "aliases": [
          "GALS NoC"
        ],
        "category": "specific_connectable",
        "rationale": "A key architectural feature that enhances communication efficiency within the chiplets.",
        "novelty_score": 0.65,
        "connectivity_score": 0.75,
        "specificity_score": 0.78,
        "link_intent_score": 0.77
      },
      {
        "surface": "AER-based Asynchronous Wafer Fabric",
        "canonical": "Asynchronous Event-Driven Wafer Fabric",
        "aliases": [
          "AER Fabric"
        ],
        "category": "unique_technical",
        "rationale": "Innovative communication fabric that supports low-latency operations across the wafer.",
        "novelty_score": 0.85,
        "connectivity_score": 0.68,
        "specificity_score": 0.88,
        "link_intent_score": 0.82
      }
    ],
    "ban_list_suggestions": [
      "PCBs",
      "silicon interposer",
      "thermal profile"
    ]
  },
  "decisions": [
    {
      "candidate_surface": "Neuromorphic Computing",
      "resolved_canonical": "Neuromorphic Computing",
      "decision": "linked",
      "scores": {
        "novelty": 0.45,
        "connectivity": 0.88,
        "specificity": 0.65,
        "link_intent": 0.78
      }
    },
    {
      "candidate_surface": "DarwinWafer",
      "resolved_canonical": "DarwinWafer",
      "decision": "linked",
      "scores": {
        "novelty": 0.92,
        "connectivity": 0.7,
        "specificity": 0.9,
        "link_intent": 0.85
      }
    },
    {
      "candidate_surface": "System-on-Wafer",
      "resolved_canonical": "System-on-Wafer",
      "decision": "linked",
      "scores": {
        "novelty": 0.78,
        "connectivity": 0.65,
        "specificity": 0.82,
        "link_intent": 0.8
      }
    },
    {
      "candidate_surface": "GALS NoC",
      "resolved_canonical": "Globally Asynchronous Locally Synchronous Network-on-Chip",
      "decision": "linked",
      "scores": {
        "novelty": 0.65,
        "connectivity": 0.75,
        "specificity": 0.78,
        "link_intent": 0.77
      }
    },
    {
      "candidate_surface": "AER-based Asynchronous Wafer Fabric",
      "resolved_canonical": "Asynchronous Event-Driven Wafer Fabric",
      "decision": "linked",
      "scores": {
        "novelty": 0.85,
        "connectivity": 0.68,
        "specificity": 0.88,
        "link_intent": 0.82
      }
    }
  ]
}
-->

# DarwinWafer: A Wafer-Scale Neuromorphic Chip

## ğŸ“‹ ë©”íƒ€ë°ì´í„°

**Links**: [[daily_digest_20250923|20250923]] [[categories/cs.AI|cs.AI]]
**PDF**: [Download](https://arxiv.org/pdf/2509.16213.pdf)
**Category**: cs.AI
**Published**: 2025-09-23
**ArXiv ID**: [2509.16213](https://arxiv.org/abs/2509.16213)

## ğŸ”— ìœ ì‚¬í•œ ë…¼ë¬¸
- [[2025-09-19/MaRVIn_ A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration_20250919|MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration]] (79.1% similar)
- [[2025-09-19/Chameleon_ Integrated Sensing and Communication with Sub-Symbol Beam Switching in mmWave Networks_20250919|Chameleon: Integrated Sensing and Communication with Sub-Symbol Beam Switching in mmWave Networks]] (78.2% similar)
- [[2025-09-19/eIQ Neutron_ Redefining Edge-AI Inference with Integrated NPU and Compiler Innovations_20250919|eIQ Neutron: Redefining Edge-AI Inference with Integrated NPU and Compiler Innovations]] (78.1% similar)
- [[2025-09-22/Learning to Optimize Capacity Planning in Semiconductor Manufacturing_20250922|Learning to Optimize Capacity Planning in Semiconductor Manufacturing]] (77.6% similar)
- [[2025-09-22/Automating Versatile Time-Series Analysis with Tiny Transformers on Embedded FPGAs_20250922|Automating Versatile Time-Series Analysis with Tiny Transformers on Embedded FPGAs]] (76.8% similar)

## ğŸ·ï¸ ì¹´í…Œê³ ë¦¬í™”ëœ í‚¤ì›Œë“œ
**ğŸ§  Broad Technical**: [[keywords/Neuromorphic Computing|Neuromorphic Computing]]
**ğŸ”— Specific Connectable**: [[keywords/Globally Asynchronous Locally Synchronous Network-on-Chip|Globally Asynchronous Locally Synchronous Network-on-Chip]]
**âš¡ Unique Technical**: [[keywords/DarwinWafer|DarwinWafer]], [[keywords/System-on-Wafer|System-on-Wafer]], [[keywords/Asynchronous Event-Driven Wafer Fabric|Asynchronous Event-Driven Wafer Fabric]]

## ğŸ“‹ ì €ì ì •ë³´

**Authors:** 

## ğŸ“„ Abstract (ì›ë¬¸)

arXiv:2509.16213v1 Announce Type: cross 
Abstract: Neuromorphic computing promises brain-like efficiency, yet today's multi-chip systems scale over PCBs and incur orders-of-magnitude penalties in bandwidth, latency, and energy, undermining biological algorithms and system efficiency. We present DarwinWafer, a hyperscale system-on-wafer that replaces off-chip interconnects with wafer-scale, high-density integration of 64 Darwin3 chiplets on a 300 mm silicon interposer. A GALS NoC within each chiplet and an AER-based asynchronous wafer fabric with hierarchical time-step synchronization provide low-latency, coherent operation across the wafer. Each chiplet implements 2.35 M neurons and 0.1 B synapses, yielding 0.15 B neurons and 6.4 B synapses per wafer.At 333 MHz and 0.8 V, DarwinWafer consumes ~100 W and achieves 4.9 pJ/SOP, with 64 TSOPS peak throughput (0.64 TSOPS/W). Realization is enabled by a holistic chiplet-interposer co-design flow (including an in-house interposer-bump planner with early SI/PI and electro-thermal closure) and a warpage-tolerant assembly that fans out I/O via PCBlets and compliant pogo-pin connections, enabling robust, demountable wafer-to-board integration. Measurements confirm 10 mV supply droop and a uniform thermal profile (34-36 {\deg}C) under ~100 W. Application studies demonstrate whole-brain simulations: two zebrafish brains per chiplet with high connectivity fidelity (Spearman r = 0.896) and a mouse brain mapped across 32 chiplets (r = 0.645). To our knowledge, DarwinWafer represents a pioneering demonstration of wafer-scale neuromorphic computing, establishing a viable and scalable path toward large-scale, brain-like computation on silicon by replacing PCB-level interconnects with high-density, on-wafer integration.

## ğŸ“ ìš”ì•½

DarwinWaferëŠ” 64ê°œì˜ Darwin3 ì¹©ë ›ì„ 300mm ì‹¤ë¦¬ì½˜ ì¸í„°í¬ì €ì— ê³ ë°€ë„ë¡œ í†µí•©í•œ ì›¨ì´í¼ ìŠ¤ì¼€ì¼ ì‹œìŠ¤í…œìœ¼ë¡œ, ê¸°ì¡´ì˜ PCB ê¸°ë°˜ ë‹¤ì¤‘ ì¹© ì‹œìŠ¤í…œì˜ ëŒ€ì—­í­, ì§€ì—° ì‹œê°„, ì—ë„ˆì§€ íš¨ìœ¨ ë¬¸ì œë¥¼ í•´ê²°í•©ë‹ˆë‹¤. ê° ì¹©ë ›ì€ 2.35ë°±ë§Œ ê°œì˜ ë‰´ëŸ°ê³¼ 0.1ì–µ ê°œì˜ ì‹œëƒ…ìŠ¤ë¥¼ êµ¬í˜„í•˜ì—¬ ì›¨ì´í¼ë‹¹ ì´ 0.15ì–µ ê°œì˜ ë‰´ëŸ°ê³¼ 6.4ì–µ ê°œì˜ ì‹œëƒ…ìŠ¤ë¥¼ ì œê³µí•©ë‹ˆë‹¤. 333MHz, 0.8Vì—ì„œ ì•½ 100Wë¥¼ ì†Œë¹„í•˜ë©° 4.9pJ/SOPì˜ ì—ë„ˆì§€ íš¨ìœ¨ì„±ì„ ë‹¬ì„±í•©ë‹ˆë‹¤. ì¹©ë ›-ì¸í„°í¬ì € ê³µë™ ì„¤ê³„ì™€ PCBletì„ í†µí•œ I/O í™•ì¥ìœ¼ë¡œ ê²¬ê³ í•œ ì›¨ì´í¼-ë³´ë“œ í†µí•©ì„ ì‹¤í˜„í–ˆìŠµë‹ˆë‹¤. ì‹¤í—˜ ê²°ê³¼, ì „ì› ê³µê¸‰ì˜ ë³€ë™ì€ 10mV ì´ë‚´ì´ë©°, ì˜¨ë„ëŠ” 34-36Â°Cë¡œ ê· ì¼í•˜ê²Œ ìœ ì§€ë˜ì—ˆìŠµë‹ˆë‹¤. ì´ ì‹œìŠ¤í…œì€ ë‘ ê°œì˜ ì œë¸Œë¼í”¼ì‹œ ë‡Œì™€ 32ê°œ ì¹©ë ›ì— ê±¸ì¹œ ì¥ ë‡Œ ì‹œë®¬ë ˆì´ì…˜ì—ì„œ ë†’ì€ ì—°ê²° ì •í™•ë„ë¥¼ ë³´ì˜€ìŠµë‹ˆë‹¤. DarwinWaferëŠ” ì›¨ì´í¼ ìŠ¤ì¼€ì¼ ë‰´ë¡œëª¨í”½ ì»´í“¨íŒ…ì˜ ì„ êµ¬ì  ì‚¬ë¡€ë¡œ, ëŒ€ê·œëª¨ ë‡Œ ìœ ì‚¬ ê³„ì‚°ì„ ìœ„í•œ ì‹¤ë¦¬ì½˜ ê¸°ë°˜ì˜ í™•ì¥ ê°€ëŠ¥í•œ ê²½ë¡œë¥¼ ì œì‹œí•©ë‹ˆë‹¤.

## ğŸ¯ ì£¼ìš” í¬ì¸íŠ¸

- 1. DarwinWaferëŠ” 300 mm ì‹¤ë¦¬ì½˜ ì¸í„°í¬ì €ì— 64ê°œì˜ Darwin3 ì¹©ë ›ì„ ê³ ë°€ë„ë¡œ í†µí•©í•˜ì—¬ ì¹© ì™¸ë¶€ ì—°ê²°ì„ ëŒ€ì²´í•˜ëŠ” ì›¨ì´í¼ ìŠ¤ì¼€ì¼ ì‹œìŠ¤í…œì„ ì œì•ˆí•©ë‹ˆë‹¤.
- 2. ê° ì¹©ë ›ì€ 2.35ë°±ë§Œ ê°œì˜ ë‰´ëŸ°ê³¼ 0.1ì‹­ì–µ ê°œì˜ ì‹œëƒ…ìŠ¤ë¥¼ êµ¬í˜„í•˜ì—¬ ì›¨ì´í¼ë‹¹ 0.15ì‹­ì–µ ê°œì˜ ë‰´ëŸ°ê³¼ 6.4ì‹­ì–µ ê°œì˜ ì‹œëƒ…ìŠ¤ë¥¼ ì œê³µí•©ë‹ˆë‹¤.
- 3. DarwinWaferëŠ” 333 MHzì™€ 0.8 Vì—ì„œ ì•½ 100 Wë¥¼ ì†Œë¹„í•˜ë©°, 64 TSOPSì˜ í”¼í¬ ì²˜ë¦¬ëŸ‰ì„ ë‹¬ì„±í•©ë‹ˆë‹¤.
- 4. ì¹©ë ›-ì¸í„°í¬ì € ê³µë™ ì„¤ê³„ íë¦„ê³¼ PCBlets ë° í¬ê³  í•€ ì—°ê²°ì„ í†µí•œ ê²¬ê³ í•œ ì›¨ì´í¼-ë³´ë“œ í†µí•©ì„ í†µí•´ ì‹¤í˜„ë˜ì—ˆìŠµë‹ˆë‹¤.
- 5. DarwinWaferëŠ” ì›¨ì´í¼ ìŠ¤ì¼€ì¼ ë‰´ë¡œëª¨í”½ ì»´í“¨íŒ…ì˜ ì„ êµ¬ì ì¸ ì‹œì—°ìœ¼ë¡œ, ëŒ€ê·œëª¨ ë‡Œ ìœ ì‚¬ ê³„ì‚°ì„ ìœ„í•œ í™•ì¥ ê°€ëŠ¥í•œ ê²½ë¡œë¥¼ ì œì‹œí•©ë‹ˆë‹¤.


---

*Generated on 2025-09-23 23:06:41*