-- contador ass√≠ncrono de 3 bits com componentes Flip-flops D

		LIBRARY IEEE;
		USE IEEE.std_logic_1164.all;

		entity contador_assin_3 is 
		port(
			ent: in std_logic_vector(0 to 2);
			clear: in std_logic;
			clock_contador: in std_logic;
			q_out: out std_logic_vector(0 to 2 ))
		);
		end contador_assin_3;
		architecture arch_contador_assin_3 of contador_assin_3 is 
		
		signal q_not: std_logic_vector(0 to 2);
		
		component flip_flop_D
		port(
			PORT(
			  d, clk: in std_logic;
			  q, q_not: out std_logic		);
		end component;

		component mux_2x1
		port(
			entrada00: in std_logic;
			entrada01: in std_logic;
			desloca: in std_logic;
			saida: out std_logic				);
		end component;


		begin 
		processo01: PROCESS (clear)
			IF clear<='1'
					q_ouot<="000";
				elsif
					ffd01: flip_flop_D
					port map( d=>q_not(0), clk=>clock_contador, saida=> q_out(0), saida_neg=>q_not(0) );
					ffd02: flip_flop_D
					port map( d=>q_not(1), clk=q_not(0) , saida=> q_out(1), saida_neg=>q_not(1) );
					ffd03: flip_flop_D
					port map( d=>q_not(2), clk=>q_not(1), saida=> q_out(2), saida_neg=>q_not(2) );
				
			
			END IF;
							


		end arch_contador_assin_3;