* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:31:43

* File Generated:     Dec 15 2023 15:09:55

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : stevec_RNI8OFCZ0Z_1
T_1_5_wire_logic_cluster/lc_5/out
T_0_5_lc_trk_g0_5
T_0_5_wire_gbuf/in

End 

Net : stevecZ0Z_0
T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g3_2
T_1_5_wire_logic_cluster/lc_4/in_1

T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g3_2
T_1_5_wire_logic_cluster/lc_3/in_0

T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g3_2
T_1_5_wire_logic_cluster/lc_2/in_3

T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g3_2
T_1_5_wire_logic_cluster/lc_6/in_3

T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g3_2
T_1_5_wire_logic_cluster/lc_0/in_3

T_1_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_0/in_3

End 

Net : stevecZ0Z_2
T_1_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g1_3
T_1_5_input_2_4
T_1_5_wire_logic_cluster/lc_4/in_2

T_1_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g0_3
T_1_5_wire_logic_cluster/lc_0/in_1

T_1_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_0/in_1

T_1_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g1_3
T_1_5_wire_logic_cluster/lc_3/in_1

End 

Net : stevecZ0Z_3
T_1_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_4/in_0

T_1_5_wire_logic_cluster/lc_0/out
T_0_5_span12_horz_7
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_2/cen

T_1_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_0/in_0

End 

Net : stevec_i_4
T_2_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g3_0
T_1_5_wire_logic_cluster/lc_4/in_3

T_2_5_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g0_0
T_2_5_wire_logic_cluster/lc_0/in_0

End 

Net : stevec_e_RNIL8L9Z0Z_4_cascade_
T_1_5_wire_logic_cluster/lc_4/ltout
T_1_5_wire_logic_cluster/lc_5/in_2

End 

Net : N_31_g
T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_5_wire_logic_cluster/lc_0/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_5_wire_logic_cluster/lc_0/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_5_wire_logic_cluster/lc_0/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_5_wire_logic_cluster/lc_0/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_5_wire_logic_cluster/lc_0/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_5_wire_logic_cluster/lc_0/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_5_wire_logic_cluster/lc_0/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_5_wire_logic_cluster/lc_0/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_7_wire_logic_cluster/lc_0/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_wire_logic_cluster/lc_0/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_1/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_8_wire_logic_cluster/lc_0/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_8_wire_logic_cluster/lc_0/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_7_wire_logic_cluster/lc_1/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_8_wire_logic_cluster/lc_0/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_8_wire_logic_cluster/lc_0/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_0/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_0/cen

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_8_wire_logic_cluster/lc_0/cen

End 

Net : stevecZ0Z_1
T_1_5_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g2_6
T_1_5_wire_logic_cluster/lc_5/in_3

T_1_5_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g2_6
T_1_5_wire_logic_cluster/lc_6/in_0

T_1_5_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g2_6
T_1_5_input_2_0
T_1_5_wire_logic_cluster/lc_0/in_2

T_1_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g0_6
T_2_5_input_2_0
T_2_5_wire_logic_cluster/lc_0/in_2

T_1_5_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g2_6
T_1_5_wire_logic_cluster/lc_3/in_3

End 

Net : G2.q_G2_7
T_3_5_wire_logic_cluster/lc_3/out
T_3_6_lc_trk_g1_3
T_3_6_wire_logic_cluster/lc_3/in_3

T_3_5_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g2_3
T_4_6_wire_logic_cluster/lc_0/in_3

End 

Net : G2.q_G2_9
T_3_5_wire_logic_cluster/lc_7/out
T_3_6_lc_trk_g0_7
T_3_6_wire_logic_cluster/lc_3/in_0

T_3_5_wire_logic_cluster/lc_7/out
T_3_5_lc_trk_g2_7
T_3_5_wire_logic_cluster/lc_0/in_3

End 

Net : G2.data2_3
T_3_6_wire_logic_cluster/lc_3/out
T_3_5_lc_trk_g1_3
T_3_5_wire_logic_cluster/lc_7/in_3

End 

Net : G2.q_G2_8
T_3_5_wire_logic_cluster/lc_0/out
T_3_6_lc_trk_g0_0
T_3_6_wire_logic_cluster/lc_3/in_1

T_3_5_wire_logic_cluster/lc_0/out
T_3_5_lc_trk_g2_0
T_3_5_wire_logic_cluster/lc_3/in_3

End 

Net : G2.q_G2_2
T_3_5_wire_logic_cluster/lc_1/out
T_3_5_lc_trk_g2_1
T_3_5_wire_logic_cluster/lc_7/in_0

T_3_5_wire_logic_cluster/lc_1/out
T_3_5_lc_trk_g2_1
T_3_5_wire_logic_cluster/lc_6/in_3

End 

Net : G2.q_G2_1
T_3_5_wire_logic_cluster/lc_6/out
T_3_5_lc_trk_g2_6
T_3_5_wire_logic_cluster/lc_7/in_1

End 

Net : LED_c_9
T_4_7_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_3/in_1

T_4_7_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g0_3
T_5_7_wire_logic_cluster/lc_6/in_3

T_4_7_wire_logic_cluster/lc_3/out
T_4_4_sp4_v_t_46
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_6/in_3

T_4_7_wire_logic_cluster/lc_3/out
T_4_6_sp4_v_t_38
T_5_6_sp4_h_l_8
T_7_6_lc_trk_g0_0
T_7_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : G2.q_G2_5
T_3_5_wire_logic_cluster/lc_4/out
T_3_5_lc_trk_g1_4
T_3_5_input_2_7
T_3_5_wire_logic_cluster/lc_7/in_2

T_3_5_wire_logic_cluster/lc_4/out
T_3_5_lc_trk_g1_4
T_3_5_wire_logic_cluster/lc_2/in_3

End 

Net : G2.qZ0Z_4
T_3_5_wire_logic_cluster/lc_2/out
T_3_5_lc_trk_g0_2
T_3_5_wire_logic_cluster/lc_5/in_3

End 

Net : LED_c_1
T_2_7_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_5/in_3

T_2_7_wire_logic_cluster/lc_5/out
T_0_7_span4_horz_2
T_0_7_lc_trk_g0_2
T_0_7_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED_c_3
T_3_8_wire_logic_cluster/lc_2/out
T_3_8_lc_trk_g3_2
T_3_8_wire_logic_cluster/lc_0/in_3

T_3_8_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g0_2
T_2_9_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED_c_4
T_4_8_wire_logic_cluster/lc_6/out
T_3_8_lc_trk_g3_6
T_3_8_wire_logic_cluster/lc_2/in_3

T_4_8_wire_logic_cluster/lc_6/out
T_3_9_lc_trk_g1_6
T_3_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : LED_c_5
T_4_8_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g2_1
T_4_8_wire_logic_cluster/lc_6/in_3

T_4_8_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g1_1
T_4_9_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED_c_6
T_5_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g2_6
T_4_8_wire_logic_cluster/lc_1/in_3

T_5_8_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g0_6
T_5_9_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED_c_7
T_5_7_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g0_5
T_5_8_wire_logic_cluster/lc_6/in_3

T_5_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_43
T_6_9_lc_trk_g1_3
T_6_9_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED_c_8
T_5_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g2_6
T_5_7_wire_logic_cluster/lc_5/in_3

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_1
T_7_3_span4_vert_t_12
T_7_6_lc_trk_g1_4
T_7_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : q_G2_3
T_3_5_wire_logic_cluster/lc_5/out
T_3_5_lc_trk_g1_5
T_3_5_wire_logic_cluster/lc_1/in_3

T_3_5_wire_logic_cluster/lc_5/out
T_4_5_lc_trk_g1_5
T_4_5_wire_logic_cluster/lc_6/in_0

End 

Net : q_G2_6
T_4_6_wire_logic_cluster/lc_0/out
T_3_5_lc_trk_g3_0
T_3_5_wire_logic_cluster/lc_4/in_3

T_4_6_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g0_0
T_4_5_input_2_6
T_4_5_wire_logic_cluster/lc_6/in_2

End 

Net : LED_c_2
T_3_8_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g2_0
T_4_7_wire_logic_cluster/lc_3/in_3

T_3_8_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g2_0
T_2_7_wire_logic_cluster/lc_5/in_3

T_3_8_wire_logic_cluster/lc_0/out
T_2_9_lc_trk_g1_0
T_2_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : LED_c_0
T_1_7_wire_logic_cluster/lc_5/out
T_0_7_lc_trk_g0_5
T_0_7_wire_io_cluster/io_1/D_OUT_0

End 

Net : clk_0_c_g
T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_8_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_8_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_8_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_8_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_8_wire_logic_cluster/lc_3/clk

End 

Net : BUTTON3_c
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_12
T_4_5_lc_trk_g1_4
T_4_5_wire_logic_cluster/lc_6/in_1

End 

Net : BUTTON1_c_i_g
T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_5_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_5_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_5_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_5_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_5_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_5_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_5_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_5_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_7_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_8_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_8_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_8_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_8_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_0_4_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_8_wire_logic_cluster/lc_5/s_r

End 

Net : BUTTON1_c_i
T_1_4_wire_logic_cluster/lc_5/out
T_0_4_lc_trk_g0_5
T_0_4_wire_gbuf/in

End 

Net : BUTTON1_c
T_0_4_wire_io_cluster/io_0/D_IN_0
T_1_4_lc_trk_g0_4
T_1_4_wire_logic_cluster/lc_5/in_3

End 

Net : BNC_c
T_4_5_wire_logic_cluster/lc_6/out
T_4_4_sp4_v_t_44
T_5_4_sp4_h_l_2
T_7_4_lc_trk_g0_2
T_7_4_wire_io_cluster/io_0/D_OUT_0

End 

