|MIPS_Processor
iCLK => mem:IMem.clk
iCLK => mem:DMem.clk
iCLK => PC_Module:PC.i_CLK
iCLK => N_Reg:IFRegInst.i_CLK
iCLK => N_Reg:IFRegPC.i_CLK
iCLK => MIP_REG:MainRegister.i_clock
iCLK => N_Reg:IDRegRS.i_CLK
iCLK => N_Reg:IDRegRT.i_CLK
iCLK => N_Reg:IDRegExtend.i_CLK
iCLK => N_Reg:IDRegPC.i_CLK
iCLK => N_Reg:IDRegControl.i_CLK
iCLK => N_Reg:IDRegInst.i_CLK
iCLK => N_Reg:EXRegRT.i_CLK
iCLK => N_Reg:EXRegALU.i_CLK
iCLK => N_Reg:EXRegControl.i_CLK
iCLK => N_Reg:EXRegInst.i_CLK
iCLK => N_Reg:EXRegPC.i_CLK
iCLK => N_Reg:WBRegMEMout.i_CLK
iCLK => N_Reg:WBRegALU.i_CLK
iCLK => N_Reg:WBRegControl.i_CLK
iCLK => N_Reg:WBRegINST.i_CLK
iCLK => N_Reg:WBRegPC.i_CLK
iRST => PC_Module:PC.i_RST
iRST => N_Reg:IFRegInst.i_RST
iRST => N_Reg:IFRegPC.i_RST
iRST => MIP_REG:MainRegister.i_reset
iRST => N_Reg:IDRegRS.i_RST
iRST => N_Reg:IDRegRT.i_RST
iRST => N_Reg:IDRegExtend.i_RST
iRST => N_Reg:IDRegPC.i_RST
iRST => N_Reg:IDRegControl.i_RST
iRST => N_Reg:IDRegInst.i_RST
iRST => N_Reg:EXRegRT.i_RST
iRST => N_Reg:EXRegALU.i_RST
iRST => N_Reg:EXRegControl.i_RST
iRST => N_Reg:EXRegInst.i_RST
iRST => N_Reg:EXRegPC.i_RST
iRST => N_Reg:WBRegMEMout.i_RST
iRST => N_Reg:WBRegALU.i_RST
iRST => N_Reg:WBRegControl.i_RST
iRST => N_Reg:WBRegINST.i_RST
iRST => N_Reg:WBRegPC.i_RST
iInstLd => mem:IMem.we
iInstLd => s_IMemAddr[11].OUTPUTSELECT
iInstLd => s_IMemAddr[10].OUTPUTSELECT
iInstLd => s_IMemAddr[9].OUTPUTSELECT
iInstLd => s_IMemAddr[8].OUTPUTSELECT
iInstLd => s_IMemAddr[7].OUTPUTSELECT
iInstLd => s_IMemAddr[6].OUTPUTSELECT
iInstLd => s_IMemAddr[5].OUTPUTSELECT
iInstLd => s_IMemAddr[4].OUTPUTSELECT
iInstLd => s_IMemAddr[3].OUTPUTSELECT
iInstLd => s_IMemAddr[2].OUTPUTSELECT
iInstAddr[0] => ~NO_FANOUT~
iInstAddr[1] => ~NO_FANOUT~
iInstAddr[2] => s_IMemAddr[2].DATAA
iInstAddr[3] => s_IMemAddr[3].DATAA
iInstAddr[4] => s_IMemAddr[4].DATAA
iInstAddr[5] => s_IMemAddr[5].DATAA
iInstAddr[6] => s_IMemAddr[6].DATAA
iInstAddr[7] => s_IMemAddr[7].DATAA
iInstAddr[8] => s_IMemAddr[8].DATAA
iInstAddr[9] => s_IMemAddr[9].DATAA
iInstAddr[10] => s_IMemAddr[10].DATAA
iInstAddr[11] => s_IMemAddr[11].DATAA
iInstAddr[12] => ~NO_FANOUT~
iInstAddr[13] => ~NO_FANOUT~
iInstAddr[14] => ~NO_FANOUT~
iInstAddr[15] => ~NO_FANOUT~
iInstAddr[16] => ~NO_FANOUT~
iInstAddr[17] => ~NO_FANOUT~
iInstAddr[18] => ~NO_FANOUT~
iInstAddr[19] => ~NO_FANOUT~
iInstAddr[20] => ~NO_FANOUT~
iInstAddr[21] => ~NO_FANOUT~
iInstAddr[22] => ~NO_FANOUT~
iInstAddr[23] => ~NO_FANOUT~
iInstAddr[24] => ~NO_FANOUT~
iInstAddr[25] => ~NO_FANOUT~
iInstAddr[26] => ~NO_FANOUT~
iInstAddr[27] => ~NO_FANOUT~
iInstAddr[28] => ~NO_FANOUT~
iInstAddr[29] => ~NO_FANOUT~
iInstAddr[30] => ~NO_FANOUT~
iInstAddr[31] => ~NO_FANOUT~
iInstExt[0] => mem:IMem.data[0]
iInstExt[1] => mem:IMem.data[1]
iInstExt[2] => mem:IMem.data[2]
iInstExt[3] => mem:IMem.data[3]
iInstExt[4] => mem:IMem.data[4]
iInstExt[5] => mem:IMem.data[5]
iInstExt[6] => mem:IMem.data[6]
iInstExt[7] => mem:IMem.data[7]
iInstExt[8] => mem:IMem.data[8]
iInstExt[9] => mem:IMem.data[9]
iInstExt[10] => mem:IMem.data[10]
iInstExt[11] => mem:IMem.data[11]
iInstExt[12] => mem:IMem.data[12]
iInstExt[13] => mem:IMem.data[13]
iInstExt[14] => mem:IMem.data[14]
iInstExt[15] => mem:IMem.data[15]
iInstExt[16] => mem:IMem.data[16]
iInstExt[17] => mem:IMem.data[17]
iInstExt[18] => mem:IMem.data[18]
iInstExt[19] => mem:IMem.data[19]
iInstExt[20] => mem:IMem.data[20]
iInstExt[21] => mem:IMem.data[21]
iInstExt[22] => mem:IMem.data[22]
iInstExt[23] => mem:IMem.data[23]
iInstExt[24] => mem:IMem.data[24]
iInstExt[25] => mem:IMem.data[25]
iInstExt[26] => mem:IMem.data[26]
iInstExt[27] => mem:IMem.data[27]
iInstExt[28] => mem:IMem.data[28]
iInstExt[29] => mem:IMem.data[29]
iInstExt[30] => mem:IMem.data[30]
iInstExt[31] => mem:IMem.data[31]
oALUOut[0] <= N_Reg:EXRegALU.o_Q[0]
oALUOut[1] <= N_Reg:EXRegALU.o_Q[1]
oALUOut[2] <= N_Reg:EXRegALU.o_Q[2]
oALUOut[3] <= N_Reg:EXRegALU.o_Q[3]
oALUOut[4] <= N_Reg:EXRegALU.o_Q[4]
oALUOut[5] <= N_Reg:EXRegALU.o_Q[5]
oALUOut[6] <= N_Reg:EXRegALU.o_Q[6]
oALUOut[7] <= N_Reg:EXRegALU.o_Q[7]
oALUOut[8] <= N_Reg:EXRegALU.o_Q[8]
oALUOut[9] <= N_Reg:EXRegALU.o_Q[9]
oALUOut[10] <= N_Reg:EXRegALU.o_Q[10]
oALUOut[11] <= N_Reg:EXRegALU.o_Q[11]
oALUOut[12] <= N_Reg:EXRegALU.o_Q[12]
oALUOut[13] <= N_Reg:EXRegALU.o_Q[13]
oALUOut[14] <= N_Reg:EXRegALU.o_Q[14]
oALUOut[15] <= N_Reg:EXRegALU.o_Q[15]
oALUOut[16] <= N_Reg:EXRegALU.o_Q[16]
oALUOut[17] <= N_Reg:EXRegALU.o_Q[17]
oALUOut[18] <= N_Reg:EXRegALU.o_Q[18]
oALUOut[19] <= N_Reg:EXRegALU.o_Q[19]
oALUOut[20] <= N_Reg:EXRegALU.o_Q[20]
oALUOut[21] <= N_Reg:EXRegALU.o_Q[21]
oALUOut[22] <= N_Reg:EXRegALU.o_Q[22]
oALUOut[23] <= N_Reg:EXRegALU.o_Q[23]
oALUOut[24] <= N_Reg:EXRegALU.o_Q[24]
oALUOut[25] <= N_Reg:EXRegALU.o_Q[25]
oALUOut[26] <= N_Reg:EXRegALU.o_Q[26]
oALUOut[27] <= N_Reg:EXRegALU.o_Q[27]
oALUOut[28] <= N_Reg:EXRegALU.o_Q[28]
oALUOut[29] <= N_Reg:EXRegALU.o_Q[29]
oALUOut[30] <= N_Reg:EXRegALU.o_Q[30]
oALUOut[31] <= N_Reg:EXRegALU.o_Q[31]


|MIPS_Processor|mem:IMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|mem:DMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|mux2t1_N:pcSrcSel
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2to1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2to1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2to1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2to1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2to1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2to1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2to1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2to1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2to1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2to1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2to1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2to1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2to1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2to1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2to1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2to1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2to1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2to1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2to1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2to1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2to1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2to1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2to1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2to1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2to1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2to1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2to1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:pcSrcSel|mux2to1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC
i_CLK => N_Reg:g_pc.i_CLK
i_RST => mux2t1_N:g_pcMux.i_S
i_WE => N_Reg:g_pc.i_WE
i_pc[0] => mux2t1_N:g_pcMux.i_D0[0]
i_pc[1] => mux2t1_N:g_pcMux.i_D0[1]
i_pc[2] => mux2t1_N:g_pcMux.i_D0[2]
i_pc[3] => mux2t1_N:g_pcMux.i_D0[3]
i_pc[4] => mux2t1_N:g_pcMux.i_D0[4]
i_pc[5] => mux2t1_N:g_pcMux.i_D0[5]
i_pc[6] => mux2t1_N:g_pcMux.i_D0[6]
i_pc[7] => mux2t1_N:g_pcMux.i_D0[7]
i_pc[8] => mux2t1_N:g_pcMux.i_D0[8]
i_pc[9] => mux2t1_N:g_pcMux.i_D0[9]
i_pc[10] => mux2t1_N:g_pcMux.i_D0[10]
i_pc[11] => mux2t1_N:g_pcMux.i_D0[11]
i_pc[12] => mux2t1_N:g_pcMux.i_D0[12]
i_pc[13] => mux2t1_N:g_pcMux.i_D0[13]
i_pc[14] => mux2t1_N:g_pcMux.i_D0[14]
i_pc[15] => mux2t1_N:g_pcMux.i_D0[15]
i_pc[16] => mux2t1_N:g_pcMux.i_D0[16]
i_pc[17] => mux2t1_N:g_pcMux.i_D0[17]
i_pc[18] => mux2t1_N:g_pcMux.i_D0[18]
i_pc[19] => mux2t1_N:g_pcMux.i_D0[19]
i_pc[20] => mux2t1_N:g_pcMux.i_D0[20]
i_pc[21] => mux2t1_N:g_pcMux.i_D0[21]
i_pc[22] => mux2t1_N:g_pcMux.i_D0[22]
i_pc[23] => mux2t1_N:g_pcMux.i_D0[23]
i_pc[24] => mux2t1_N:g_pcMux.i_D0[24]
i_pc[25] => mux2t1_N:g_pcMux.i_D0[25]
i_pc[26] => mux2t1_N:g_pcMux.i_D0[26]
i_pc[27] => mux2t1_N:g_pcMux.i_D0[27]
i_pc[28] => mux2t1_N:g_pcMux.i_D0[28]
i_pc[29] => mux2t1_N:g_pcMux.i_D0[29]
i_pc[30] => mux2t1_N:g_pcMux.i_D0[30]
i_pc[31] => mux2t1_N:g_pcMux.i_D0[31]
o_Q[0] <= N_Reg:g_pc.o_Q[0]
o_Q[1] <= N_Reg:g_pc.o_Q[1]
o_Q[2] <= N_Reg:g_pc.o_Q[2]
o_Q[3] <= N_Reg:g_pc.o_Q[3]
o_Q[4] <= N_Reg:g_pc.o_Q[4]
o_Q[5] <= N_Reg:g_pc.o_Q[5]
o_Q[6] <= N_Reg:g_pc.o_Q[6]
o_Q[7] <= N_Reg:g_pc.o_Q[7]
o_Q[8] <= N_Reg:g_pc.o_Q[8]
o_Q[9] <= N_Reg:g_pc.o_Q[9]
o_Q[10] <= N_Reg:g_pc.o_Q[10]
o_Q[11] <= N_Reg:g_pc.o_Q[11]
o_Q[12] <= N_Reg:g_pc.o_Q[12]
o_Q[13] <= N_Reg:g_pc.o_Q[13]
o_Q[14] <= N_Reg:g_pc.o_Q[14]
o_Q[15] <= N_Reg:g_pc.o_Q[15]
o_Q[16] <= N_Reg:g_pc.o_Q[16]
o_Q[17] <= N_Reg:g_pc.o_Q[17]
o_Q[18] <= N_Reg:g_pc.o_Q[18]
o_Q[19] <= N_Reg:g_pc.o_Q[19]
o_Q[20] <= N_Reg:g_pc.o_Q[20]
o_Q[21] <= N_Reg:g_pc.o_Q[21]
o_Q[22] <= N_Reg:g_pc.o_Q[22]
o_Q[23] <= N_Reg:g_pc.o_Q[23]
o_Q[24] <= N_Reg:g_pc.o_Q[24]
o_Q[25] <= N_Reg:g_pc.o_Q[25]
o_Q[26] <= N_Reg:g_pc.o_Q[26]
o_Q[27] <= N_Reg:g_pc.o_Q[27]
o_Q[28] <= N_Reg:g_pc.o_Q[28]
o_Q[29] <= N_Reg:g_pc.o_Q[29]
o_Q[30] <= N_Reg:g_pc.o_Q[30]
o_Q[31] <= N_Reg:g_pc.o_Q[31]


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2to1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2to1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2to1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2to1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2to1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2to1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2to1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2to1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2to1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2to1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2to1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2to1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2to1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2to1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2to1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2to1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2to1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2to1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2to1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2to1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2to1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2to1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2to1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2to1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2to1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2to1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2to1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|mux2t1_N:g_pcMux|mux2to1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_Module:PC|N_Reg:g_pc|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|nAdder_Sub:adder4
i_A[0] => Add0.IN32
i_A[0] => Add1.IN64
i_A[1] => Add0.IN31
i_A[1] => Add1.IN63
i_A[2] => Add0.IN30
i_A[2] => Add1.IN62
i_A[3] => Add0.IN29
i_A[3] => Add1.IN61
i_A[4] => Add0.IN28
i_A[4] => Add1.IN60
i_A[5] => Add0.IN27
i_A[5] => Add1.IN59
i_A[6] => Add0.IN26
i_A[6] => Add1.IN58
i_A[7] => Add0.IN25
i_A[7] => Add1.IN57
i_A[8] => Add0.IN24
i_A[8] => Add1.IN56
i_A[9] => Add0.IN23
i_A[9] => Add1.IN55
i_A[10] => Add0.IN22
i_A[10] => Add1.IN54
i_A[11] => Add0.IN21
i_A[11] => Add1.IN53
i_A[12] => Add0.IN20
i_A[12] => Add1.IN52
i_A[13] => Add0.IN19
i_A[13] => Add1.IN51
i_A[14] => Add0.IN18
i_A[14] => Add1.IN50
i_A[15] => Add0.IN17
i_A[15] => Add1.IN49
i_A[16] => Add0.IN16
i_A[16] => Add1.IN48
i_A[17] => Add0.IN15
i_A[17] => Add1.IN47
i_A[18] => Add0.IN14
i_A[18] => Add1.IN46
i_A[19] => Add0.IN13
i_A[19] => Add1.IN45
i_A[20] => Add0.IN12
i_A[20] => Add1.IN44
i_A[21] => Add0.IN11
i_A[21] => Add1.IN43
i_A[22] => Add0.IN10
i_A[22] => Add1.IN42
i_A[23] => Add0.IN9
i_A[23] => Add1.IN41
i_A[24] => Add0.IN8
i_A[24] => Add1.IN40
i_A[25] => Add0.IN7
i_A[25] => Add1.IN39
i_A[26] => Add0.IN6
i_A[26] => Add1.IN38
i_A[27] => Add0.IN5
i_A[27] => Add1.IN37
i_A[28] => Add0.IN4
i_A[28] => Add1.IN36
i_A[29] => Add0.IN3
i_A[29] => Add1.IN35
i_A[30] => Add0.IN2
i_A[30] => Add1.IN34
i_A[31] => Add0.IN1
i_A[31] => process_0.IN0
i_A[31] => process_0.IN1
i_A[31] => Add1.IN33
i_A[31] => process_0.IN0
i_A[31] => process_0.IN1
i_B[0] => Add0.IN64
i_B[0] => Add1.IN32
i_B[1] => Add0.IN63
i_B[1] => Add1.IN31
i_B[2] => Add0.IN62
i_B[2] => Add1.IN30
i_B[3] => Add0.IN61
i_B[3] => Add1.IN29
i_B[4] => Add0.IN60
i_B[4] => Add1.IN28
i_B[5] => Add0.IN59
i_B[5] => Add1.IN27
i_B[6] => Add0.IN58
i_B[6] => Add1.IN26
i_B[7] => Add0.IN57
i_B[7] => Add1.IN25
i_B[8] => Add0.IN56
i_B[8] => Add1.IN24
i_B[9] => Add0.IN55
i_B[9] => Add1.IN23
i_B[10] => Add0.IN54
i_B[10] => Add1.IN22
i_B[11] => Add0.IN53
i_B[11] => Add1.IN21
i_B[12] => Add0.IN52
i_B[12] => Add1.IN20
i_B[13] => Add0.IN51
i_B[13] => Add1.IN19
i_B[14] => Add0.IN50
i_B[14] => Add1.IN18
i_B[15] => Add0.IN49
i_B[15] => Add1.IN17
i_B[16] => Add0.IN48
i_B[16] => Add1.IN16
i_B[17] => Add0.IN47
i_B[17] => Add1.IN15
i_B[18] => Add0.IN46
i_B[18] => Add1.IN14
i_B[19] => Add0.IN45
i_B[19] => Add1.IN13
i_B[20] => Add0.IN44
i_B[20] => Add1.IN12
i_B[21] => Add0.IN43
i_B[21] => Add1.IN11
i_B[22] => Add0.IN42
i_B[22] => Add1.IN10
i_B[23] => Add0.IN41
i_B[23] => Add1.IN9
i_B[24] => Add0.IN40
i_B[24] => Add1.IN8
i_B[25] => Add0.IN39
i_B[25] => Add1.IN7
i_B[26] => Add0.IN38
i_B[26] => Add1.IN6
i_B[27] => Add0.IN37
i_B[27] => Add1.IN5
i_B[28] => Add0.IN36
i_B[28] => Add1.IN4
i_B[29] => Add0.IN35
i_B[29] => Add1.IN3
i_B[30] => Add0.IN34
i_B[30] => Add1.IN2
i_B[31] => Add0.IN33
i_B[31] => process_0.IN1
i_B[31] => process_0.IN1
i_B[31] => Add1.IN1
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => overflow.OUTPUTSELECT
i_S[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[31] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_C_out <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2to1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2to1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2to1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2to1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2to1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2to1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2to1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2to1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2to1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2to1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2to1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2to1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2to1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2to1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2to1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2to1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2to1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2to1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2to1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2to1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2to1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2to1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2to1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2to1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2to1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2to1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2to1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX1|mux2to1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2to1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2to1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2to1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2to1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2to1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2to1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2to1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2to1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2to1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2to1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2to1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2to1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2to1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2to1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2to1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2to1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2to1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2to1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2to1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2to1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2to1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2to1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2to1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2to1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2to1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2to1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2to1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FlushMUX2|mux2to1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegInst|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IFRegPC|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch
i_pc[0] => Append:g_append.i_input2[0]
i_pc[0] => nAdder_Sub:g_adder.i_A[0]
i_pc[0] => mux2t1_N:g_MuxBranch.i_D0[0]
i_pc[0] => mux2t1_N:g_MuxBNE.i_D0[0]
i_pc[0] => xor_32:g_xor.i_A[0]
i_pc[1] => Append:g_append.i_input2[1]
i_pc[1] => nAdder_Sub:g_adder.i_A[1]
i_pc[1] => mux2t1_N:g_MuxBranch.i_D0[1]
i_pc[1] => mux2t1_N:g_MuxBNE.i_D0[1]
i_pc[1] => xor_32:g_xor.i_A[1]
i_pc[2] => Append:g_append.i_input2[2]
i_pc[2] => nAdder_Sub:g_adder.i_A[2]
i_pc[2] => mux2t1_N:g_MuxBranch.i_D0[2]
i_pc[2] => mux2t1_N:g_MuxBNE.i_D0[2]
i_pc[2] => xor_32:g_xor.i_A[2]
i_pc[3] => Append:g_append.i_input2[3]
i_pc[3] => nAdder_Sub:g_adder.i_A[3]
i_pc[3] => mux2t1_N:g_MuxBranch.i_D0[3]
i_pc[3] => mux2t1_N:g_MuxBNE.i_D0[3]
i_pc[3] => xor_32:g_xor.i_A[3]
i_pc[4] => Append:g_append.i_input2[4]
i_pc[4] => nAdder_Sub:g_adder.i_A[4]
i_pc[4] => mux2t1_N:g_MuxBranch.i_D0[4]
i_pc[4] => mux2t1_N:g_MuxBNE.i_D0[4]
i_pc[4] => xor_32:g_xor.i_A[4]
i_pc[5] => Append:g_append.i_input2[5]
i_pc[5] => nAdder_Sub:g_adder.i_A[5]
i_pc[5] => mux2t1_N:g_MuxBranch.i_D0[5]
i_pc[5] => mux2t1_N:g_MuxBNE.i_D0[5]
i_pc[5] => xor_32:g_xor.i_A[5]
i_pc[6] => Append:g_append.i_input2[6]
i_pc[6] => nAdder_Sub:g_adder.i_A[6]
i_pc[6] => mux2t1_N:g_MuxBranch.i_D0[6]
i_pc[6] => mux2t1_N:g_MuxBNE.i_D0[6]
i_pc[6] => xor_32:g_xor.i_A[6]
i_pc[7] => Append:g_append.i_input2[7]
i_pc[7] => nAdder_Sub:g_adder.i_A[7]
i_pc[7] => mux2t1_N:g_MuxBranch.i_D0[7]
i_pc[7] => mux2t1_N:g_MuxBNE.i_D0[7]
i_pc[7] => xor_32:g_xor.i_A[7]
i_pc[8] => Append:g_append.i_input2[8]
i_pc[8] => nAdder_Sub:g_adder.i_A[8]
i_pc[8] => mux2t1_N:g_MuxBranch.i_D0[8]
i_pc[8] => mux2t1_N:g_MuxBNE.i_D0[8]
i_pc[8] => xor_32:g_xor.i_A[8]
i_pc[9] => Append:g_append.i_input2[9]
i_pc[9] => nAdder_Sub:g_adder.i_A[9]
i_pc[9] => mux2t1_N:g_MuxBranch.i_D0[9]
i_pc[9] => mux2t1_N:g_MuxBNE.i_D0[9]
i_pc[9] => xor_32:g_xor.i_A[9]
i_pc[10] => Append:g_append.i_input2[10]
i_pc[10] => nAdder_Sub:g_adder.i_A[10]
i_pc[10] => mux2t1_N:g_MuxBranch.i_D0[10]
i_pc[10] => mux2t1_N:g_MuxBNE.i_D0[10]
i_pc[10] => xor_32:g_xor.i_A[10]
i_pc[11] => Append:g_append.i_input2[11]
i_pc[11] => nAdder_Sub:g_adder.i_A[11]
i_pc[11] => mux2t1_N:g_MuxBranch.i_D0[11]
i_pc[11] => mux2t1_N:g_MuxBNE.i_D0[11]
i_pc[11] => xor_32:g_xor.i_A[11]
i_pc[12] => Append:g_append.i_input2[12]
i_pc[12] => nAdder_Sub:g_adder.i_A[12]
i_pc[12] => mux2t1_N:g_MuxBranch.i_D0[12]
i_pc[12] => mux2t1_N:g_MuxBNE.i_D0[12]
i_pc[12] => xor_32:g_xor.i_A[12]
i_pc[13] => Append:g_append.i_input2[13]
i_pc[13] => nAdder_Sub:g_adder.i_A[13]
i_pc[13] => mux2t1_N:g_MuxBranch.i_D0[13]
i_pc[13] => mux2t1_N:g_MuxBNE.i_D0[13]
i_pc[13] => xor_32:g_xor.i_A[13]
i_pc[14] => Append:g_append.i_input2[14]
i_pc[14] => nAdder_Sub:g_adder.i_A[14]
i_pc[14] => mux2t1_N:g_MuxBranch.i_D0[14]
i_pc[14] => mux2t1_N:g_MuxBNE.i_D0[14]
i_pc[14] => xor_32:g_xor.i_A[14]
i_pc[15] => Append:g_append.i_input2[15]
i_pc[15] => nAdder_Sub:g_adder.i_A[15]
i_pc[15] => mux2t1_N:g_MuxBranch.i_D0[15]
i_pc[15] => mux2t1_N:g_MuxBNE.i_D0[15]
i_pc[15] => xor_32:g_xor.i_A[15]
i_pc[16] => Append:g_append.i_input2[16]
i_pc[16] => nAdder_Sub:g_adder.i_A[16]
i_pc[16] => mux2t1_N:g_MuxBranch.i_D0[16]
i_pc[16] => mux2t1_N:g_MuxBNE.i_D0[16]
i_pc[16] => xor_32:g_xor.i_A[16]
i_pc[17] => Append:g_append.i_input2[17]
i_pc[17] => nAdder_Sub:g_adder.i_A[17]
i_pc[17] => mux2t1_N:g_MuxBranch.i_D0[17]
i_pc[17] => mux2t1_N:g_MuxBNE.i_D0[17]
i_pc[17] => xor_32:g_xor.i_A[17]
i_pc[18] => Append:g_append.i_input2[18]
i_pc[18] => nAdder_Sub:g_adder.i_A[18]
i_pc[18] => mux2t1_N:g_MuxBranch.i_D0[18]
i_pc[18] => mux2t1_N:g_MuxBNE.i_D0[18]
i_pc[18] => xor_32:g_xor.i_A[18]
i_pc[19] => Append:g_append.i_input2[19]
i_pc[19] => nAdder_Sub:g_adder.i_A[19]
i_pc[19] => mux2t1_N:g_MuxBranch.i_D0[19]
i_pc[19] => mux2t1_N:g_MuxBNE.i_D0[19]
i_pc[19] => xor_32:g_xor.i_A[19]
i_pc[20] => Append:g_append.i_input2[20]
i_pc[20] => nAdder_Sub:g_adder.i_A[20]
i_pc[20] => mux2t1_N:g_MuxBranch.i_D0[20]
i_pc[20] => mux2t1_N:g_MuxBNE.i_D0[20]
i_pc[20] => xor_32:g_xor.i_A[20]
i_pc[21] => Append:g_append.i_input2[21]
i_pc[21] => nAdder_Sub:g_adder.i_A[21]
i_pc[21] => mux2t1_N:g_MuxBranch.i_D0[21]
i_pc[21] => mux2t1_N:g_MuxBNE.i_D0[21]
i_pc[21] => xor_32:g_xor.i_A[21]
i_pc[22] => Append:g_append.i_input2[22]
i_pc[22] => nAdder_Sub:g_adder.i_A[22]
i_pc[22] => mux2t1_N:g_MuxBranch.i_D0[22]
i_pc[22] => mux2t1_N:g_MuxBNE.i_D0[22]
i_pc[22] => xor_32:g_xor.i_A[22]
i_pc[23] => Append:g_append.i_input2[23]
i_pc[23] => nAdder_Sub:g_adder.i_A[23]
i_pc[23] => mux2t1_N:g_MuxBranch.i_D0[23]
i_pc[23] => mux2t1_N:g_MuxBNE.i_D0[23]
i_pc[23] => xor_32:g_xor.i_A[23]
i_pc[24] => Append:g_append.i_input2[24]
i_pc[24] => nAdder_Sub:g_adder.i_A[24]
i_pc[24] => mux2t1_N:g_MuxBranch.i_D0[24]
i_pc[24] => mux2t1_N:g_MuxBNE.i_D0[24]
i_pc[24] => xor_32:g_xor.i_A[24]
i_pc[25] => Append:g_append.i_input2[25]
i_pc[25] => nAdder_Sub:g_adder.i_A[25]
i_pc[25] => mux2t1_N:g_MuxBranch.i_D0[25]
i_pc[25] => mux2t1_N:g_MuxBNE.i_D0[25]
i_pc[25] => xor_32:g_xor.i_A[25]
i_pc[26] => Append:g_append.i_input2[26]
i_pc[26] => nAdder_Sub:g_adder.i_A[26]
i_pc[26] => mux2t1_N:g_MuxBranch.i_D0[26]
i_pc[26] => mux2t1_N:g_MuxBNE.i_D0[26]
i_pc[26] => xor_32:g_xor.i_A[26]
i_pc[27] => Append:g_append.i_input2[27]
i_pc[27] => nAdder_Sub:g_adder.i_A[27]
i_pc[27] => mux2t1_N:g_MuxBranch.i_D0[27]
i_pc[27] => mux2t1_N:g_MuxBNE.i_D0[27]
i_pc[27] => xor_32:g_xor.i_A[27]
i_pc[28] => Append:g_append.i_input2[28]
i_pc[28] => nAdder_Sub:g_adder.i_A[28]
i_pc[28] => mux2t1_N:g_MuxBranch.i_D0[28]
i_pc[28] => mux2t1_N:g_MuxBNE.i_D0[28]
i_pc[28] => xor_32:g_xor.i_A[28]
i_pc[29] => Append:g_append.i_input2[29]
i_pc[29] => nAdder_Sub:g_adder.i_A[29]
i_pc[29] => mux2t1_N:g_MuxBranch.i_D0[29]
i_pc[29] => mux2t1_N:g_MuxBNE.i_D0[29]
i_pc[29] => xor_32:g_xor.i_A[29]
i_pc[30] => Append:g_append.i_input2[30]
i_pc[30] => nAdder_Sub:g_adder.i_A[30]
i_pc[30] => mux2t1_N:g_MuxBranch.i_D0[30]
i_pc[30] => mux2t1_N:g_MuxBNE.i_D0[30]
i_pc[30] => xor_32:g_xor.i_A[30]
i_pc[31] => Append:g_append.i_input2[31]
i_pc[31] => nAdder_Sub:g_adder.i_A[31]
i_pc[31] => mux2t1_N:g_MuxBranch.i_D0[31]
i_pc[31] => mux2t1_N:g_MuxBNE.i_D0[31]
i_pc[31] => xor_32:g_xor.i_A[31]
i_instruction[0] => SLL26bTo28b:g_SLL26bit.i_input[0]
i_instruction[1] => SLL26bTo28b:g_SLL26bit.i_input[1]
i_instruction[2] => SLL26bTo28b:g_SLL26bit.i_input[2]
i_instruction[3] => SLL26bTo28b:g_SLL26bit.i_input[3]
i_instruction[4] => SLL26bTo28b:g_SLL26bit.i_input[4]
i_instruction[5] => SLL26bTo28b:g_SLL26bit.i_input[5]
i_instruction[6] => SLL26bTo28b:g_SLL26bit.i_input[6]
i_instruction[7] => SLL26bTo28b:g_SLL26bit.i_input[7]
i_instruction[8] => SLL26bTo28b:g_SLL26bit.i_input[8]
i_instruction[9] => SLL26bTo28b:g_SLL26bit.i_input[9]
i_instruction[10] => SLL26bTo28b:g_SLL26bit.i_input[10]
i_instruction[11] => SLL26bTo28b:g_SLL26bit.i_input[11]
i_instruction[12] => SLL26bTo28b:g_SLL26bit.i_input[12]
i_instruction[13] => SLL26bTo28b:g_SLL26bit.i_input[13]
i_instruction[14] => SLL26bTo28b:g_SLL26bit.i_input[14]
i_instruction[15] => SLL26bTo28b:g_SLL26bit.i_input[15]
i_instruction[16] => SLL26bTo28b:g_SLL26bit.i_input[16]
i_instruction[17] => SLL26bTo28b:g_SLL26bit.i_input[17]
i_instruction[18] => SLL26bTo28b:g_SLL26bit.i_input[18]
i_instruction[19] => SLL26bTo28b:g_SLL26bit.i_input[19]
i_instruction[20] => SLL26bTo28b:g_SLL26bit.i_input[20]
i_instruction[21] => SLL26bTo28b:g_SLL26bit.i_input[21]
i_instruction[22] => SLL26bTo28b:g_SLL26bit.i_input[22]
i_instruction[23] => SLL26bTo28b:g_SLL26bit.i_input[23]
i_instruction[24] => SLL26bTo28b:g_SLL26bit.i_input[24]
i_instruction[25] => SLL26bTo28b:g_SLL26bit.i_input[25]
i_imm[0] => SLL2_32bit:g_sll32.i_input[0]
i_imm[1] => SLL2_32bit:g_sll32.i_input[1]
i_imm[2] => SLL2_32bit:g_sll32.i_input[2]
i_imm[3] => SLL2_32bit:g_sll32.i_input[3]
i_imm[4] => SLL2_32bit:g_sll32.i_input[4]
i_imm[5] => SLL2_32bit:g_sll32.i_input[5]
i_imm[6] => SLL2_32bit:g_sll32.i_input[6]
i_imm[7] => SLL2_32bit:g_sll32.i_input[7]
i_imm[8] => SLL2_32bit:g_sll32.i_input[8]
i_imm[9] => SLL2_32bit:g_sll32.i_input[9]
i_imm[10] => SLL2_32bit:g_sll32.i_input[10]
i_imm[11] => SLL2_32bit:g_sll32.i_input[11]
i_imm[12] => SLL2_32bit:g_sll32.i_input[12]
i_imm[13] => SLL2_32bit:g_sll32.i_input[13]
i_imm[14] => SLL2_32bit:g_sll32.i_input[14]
i_imm[15] => SLL2_32bit:g_sll32.i_input[15]
i_imm[16] => SLL2_32bit:g_sll32.i_input[16]
i_imm[17] => SLL2_32bit:g_sll32.i_input[17]
i_imm[18] => SLL2_32bit:g_sll32.i_input[18]
i_imm[19] => SLL2_32bit:g_sll32.i_input[19]
i_imm[20] => SLL2_32bit:g_sll32.i_input[20]
i_imm[21] => SLL2_32bit:g_sll32.i_input[21]
i_imm[22] => SLL2_32bit:g_sll32.i_input[22]
i_imm[23] => SLL2_32bit:g_sll32.i_input[23]
i_imm[24] => SLL2_32bit:g_sll32.i_input[24]
i_imm[25] => SLL2_32bit:g_sll32.i_input[25]
i_imm[26] => SLL2_32bit:g_sll32.i_input[26]
i_imm[27] => SLL2_32bit:g_sll32.i_input[27]
i_imm[28] => SLL2_32bit:g_sll32.i_input[28]
i_imm[29] => SLL2_32bit:g_sll32.i_input[29]
i_imm[30] => SLL2_32bit:g_sll32.i_input[30]
i_imm[31] => SLL2_32bit:g_sll32.i_input[31]
i_branch => andg2:g_and.i_A
i_branch => andg2:g_andBNE.i_A
i_zero => andg2:g_and.i_B
i_zero => invg:g_inv.i_A
i_jump => mux2t1_N:g_muxjump.i_S
i_RegJump => mux2t1_N:g_RegJump.i_S
i_BNE => mux2t1_N:g_MuxBranchMaster.i_S
i_rs[0] => mux2t1_N:g_RegJump.i_D1[0]
i_rs[1] => mux2t1_N:g_RegJump.i_D1[1]
i_rs[2] => mux2t1_N:g_RegJump.i_D1[2]
i_rs[3] => mux2t1_N:g_RegJump.i_D1[3]
i_rs[4] => mux2t1_N:g_RegJump.i_D1[4]
i_rs[5] => mux2t1_N:g_RegJump.i_D1[5]
i_rs[6] => mux2t1_N:g_RegJump.i_D1[6]
i_rs[7] => mux2t1_N:g_RegJump.i_D1[7]
i_rs[8] => mux2t1_N:g_RegJump.i_D1[8]
i_rs[9] => mux2t1_N:g_RegJump.i_D1[9]
i_rs[10] => mux2t1_N:g_RegJump.i_D1[10]
i_rs[11] => mux2t1_N:g_RegJump.i_D1[11]
i_rs[12] => mux2t1_N:g_RegJump.i_D1[12]
i_rs[13] => mux2t1_N:g_RegJump.i_D1[13]
i_rs[14] => mux2t1_N:g_RegJump.i_D1[14]
i_rs[15] => mux2t1_N:g_RegJump.i_D1[15]
i_rs[16] => mux2t1_N:g_RegJump.i_D1[16]
i_rs[17] => mux2t1_N:g_RegJump.i_D1[17]
i_rs[18] => mux2t1_N:g_RegJump.i_D1[18]
i_rs[19] => mux2t1_N:g_RegJump.i_D1[19]
i_rs[20] => mux2t1_N:g_RegJump.i_D1[20]
i_rs[21] => mux2t1_N:g_RegJump.i_D1[21]
i_rs[22] => mux2t1_N:g_RegJump.i_D1[22]
i_rs[23] => mux2t1_N:g_RegJump.i_D1[23]
i_rs[24] => mux2t1_N:g_RegJump.i_D1[24]
i_rs[25] => mux2t1_N:g_RegJump.i_D1[25]
i_rs[26] => mux2t1_N:g_RegJump.i_D1[26]
i_rs[27] => mux2t1_N:g_RegJump.i_D1[27]
i_rs[28] => mux2t1_N:g_RegJump.i_D1[28]
i_rs[29] => mux2t1_N:g_RegJump.i_D1[29]
i_rs[30] => mux2t1_N:g_RegJump.i_D1[30]
i_rs[31] => mux2t1_N:g_RegJump.i_D1[31]
o_pcSrc <= invg:g_invzero.o_F
o_pc[0] <= mux2t1_N:g_RegJump.o_O[0]
o_pc[1] <= mux2t1_N:g_RegJump.o_O[1]
o_pc[2] <= mux2t1_N:g_RegJump.o_O[2]
o_pc[3] <= mux2t1_N:g_RegJump.o_O[3]
o_pc[4] <= mux2t1_N:g_RegJump.o_O[4]
o_pc[5] <= mux2t1_N:g_RegJump.o_O[5]
o_pc[6] <= mux2t1_N:g_RegJump.o_O[6]
o_pc[7] <= mux2t1_N:g_RegJump.o_O[7]
o_pc[8] <= mux2t1_N:g_RegJump.o_O[8]
o_pc[9] <= mux2t1_N:g_RegJump.o_O[9]
o_pc[10] <= mux2t1_N:g_RegJump.o_O[10]
o_pc[11] <= mux2t1_N:g_RegJump.o_O[11]
o_pc[12] <= mux2t1_N:g_RegJump.o_O[12]
o_pc[13] <= mux2t1_N:g_RegJump.o_O[13]
o_pc[14] <= mux2t1_N:g_RegJump.o_O[14]
o_pc[15] <= mux2t1_N:g_RegJump.o_O[15]
o_pc[16] <= mux2t1_N:g_RegJump.o_O[16]
o_pc[17] <= mux2t1_N:g_RegJump.o_O[17]
o_pc[18] <= mux2t1_N:g_RegJump.o_O[18]
o_pc[19] <= mux2t1_N:g_RegJump.o_O[19]
o_pc[20] <= mux2t1_N:g_RegJump.o_O[20]
o_pc[21] <= mux2t1_N:g_RegJump.o_O[21]
o_pc[22] <= mux2t1_N:g_RegJump.o_O[22]
o_pc[23] <= mux2t1_N:g_RegJump.o_O[23]
o_pc[24] <= mux2t1_N:g_RegJump.o_O[24]
o_pc[25] <= mux2t1_N:g_RegJump.o_O[25]
o_pc[26] <= mux2t1_N:g_RegJump.o_O[26]
o_pc[27] <= mux2t1_N:g_RegJump.o_O[27]
o_pc[28] <= mux2t1_N:g_RegJump.o_O[28]
o_pc[29] <= mux2t1_N:g_RegJump.o_O[29]
o_pc[30] <= mux2t1_N:g_RegJump.o_O[30]
o_pc[31] <= mux2t1_N:g_RegJump.o_O[31]


|MIPS_Processor|Fetchmodule:Fetch|SLL26bTo28b:g_SLL26bit
i_input[0] => o_output[2].DATAIN
i_input[1] => o_output[3].DATAIN
i_input[2] => o_output[4].DATAIN
i_input[3] => o_output[5].DATAIN
i_input[4] => o_output[6].DATAIN
i_input[5] => o_output[7].DATAIN
i_input[6] => o_output[8].DATAIN
i_input[7] => o_output[9].DATAIN
i_input[8] => o_output[10].DATAIN
i_input[9] => o_output[11].DATAIN
i_input[10] => o_output[12].DATAIN
i_input[11] => o_output[13].DATAIN
i_input[12] => o_output[14].DATAIN
i_input[13] => o_output[15].DATAIN
i_input[14] => o_output[16].DATAIN
i_input[15] => o_output[17].DATAIN
i_input[16] => o_output[18].DATAIN
i_input[17] => o_output[19].DATAIN
i_input[18] => o_output[20].DATAIN
i_input[19] => o_output[21].DATAIN
i_input[20] => o_output[22].DATAIN
i_input[21] => o_output[23].DATAIN
i_input[22] => o_output[24].DATAIN
i_input[23] => o_output[25].DATAIN
i_input[24] => o_output[26].DATAIN
i_input[25] => o_output[27].DATAIN
o_output[0] <= <GND>
o_output[1] <= <GND>
o_output[2] <= i_input[0].DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= i_input[1].DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= i_input[2].DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= i_input[3].DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= i_input[4].DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= i_input[5].DB_MAX_OUTPUT_PORT_TYPE
o_output[8] <= i_input[6].DB_MAX_OUTPUT_PORT_TYPE
o_output[9] <= i_input[7].DB_MAX_OUTPUT_PORT_TYPE
o_output[10] <= i_input[8].DB_MAX_OUTPUT_PORT_TYPE
o_output[11] <= i_input[9].DB_MAX_OUTPUT_PORT_TYPE
o_output[12] <= i_input[10].DB_MAX_OUTPUT_PORT_TYPE
o_output[13] <= i_input[11].DB_MAX_OUTPUT_PORT_TYPE
o_output[14] <= i_input[12].DB_MAX_OUTPUT_PORT_TYPE
o_output[15] <= i_input[13].DB_MAX_OUTPUT_PORT_TYPE
o_output[16] <= i_input[14].DB_MAX_OUTPUT_PORT_TYPE
o_output[17] <= i_input[15].DB_MAX_OUTPUT_PORT_TYPE
o_output[18] <= i_input[16].DB_MAX_OUTPUT_PORT_TYPE
o_output[19] <= i_input[17].DB_MAX_OUTPUT_PORT_TYPE
o_output[20] <= i_input[18].DB_MAX_OUTPUT_PORT_TYPE
o_output[21] <= i_input[19].DB_MAX_OUTPUT_PORT_TYPE
o_output[22] <= i_input[20].DB_MAX_OUTPUT_PORT_TYPE
o_output[23] <= i_input[21].DB_MAX_OUTPUT_PORT_TYPE
o_output[24] <= i_input[22].DB_MAX_OUTPUT_PORT_TYPE
o_output[25] <= i_input[23].DB_MAX_OUTPUT_PORT_TYPE
o_output[26] <= i_input[24].DB_MAX_OUTPUT_PORT_TYPE
o_output[27] <= i_input[25].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|Append:g_append
i_input1[0] => o_output[0].DATAIN
i_input1[1] => o_output[1].DATAIN
i_input1[2] => o_output[2].DATAIN
i_input1[3] => o_output[3].DATAIN
i_input1[4] => o_output[4].DATAIN
i_input1[5] => o_output[5].DATAIN
i_input1[6] => o_output[6].DATAIN
i_input1[7] => o_output[7].DATAIN
i_input1[8] => o_output[8].DATAIN
i_input1[9] => o_output[9].DATAIN
i_input1[10] => o_output[10].DATAIN
i_input1[11] => o_output[11].DATAIN
i_input1[12] => o_output[12].DATAIN
i_input1[13] => o_output[13].DATAIN
i_input1[14] => o_output[14].DATAIN
i_input1[15] => o_output[15].DATAIN
i_input1[16] => o_output[16].DATAIN
i_input1[17] => o_output[17].DATAIN
i_input1[18] => o_output[18].DATAIN
i_input1[19] => o_output[19].DATAIN
i_input1[20] => o_output[20].DATAIN
i_input1[21] => o_output[21].DATAIN
i_input1[22] => o_output[22].DATAIN
i_input1[23] => o_output[23].DATAIN
i_input1[24] => o_output[24].DATAIN
i_input1[25] => o_output[25].DATAIN
i_input1[26] => o_output[26].DATAIN
i_input1[27] => o_output[27].DATAIN
i_input2[0] => ~NO_FANOUT~
i_input2[1] => ~NO_FANOUT~
i_input2[2] => ~NO_FANOUT~
i_input2[3] => ~NO_FANOUT~
i_input2[4] => ~NO_FANOUT~
i_input2[5] => ~NO_FANOUT~
i_input2[6] => ~NO_FANOUT~
i_input2[7] => ~NO_FANOUT~
i_input2[8] => ~NO_FANOUT~
i_input2[9] => ~NO_FANOUT~
i_input2[10] => ~NO_FANOUT~
i_input2[11] => ~NO_FANOUT~
i_input2[12] => ~NO_FANOUT~
i_input2[13] => ~NO_FANOUT~
i_input2[14] => ~NO_FANOUT~
i_input2[15] => ~NO_FANOUT~
i_input2[16] => ~NO_FANOUT~
i_input2[17] => ~NO_FANOUT~
i_input2[18] => ~NO_FANOUT~
i_input2[19] => ~NO_FANOUT~
i_input2[20] => ~NO_FANOUT~
i_input2[21] => ~NO_FANOUT~
i_input2[22] => ~NO_FANOUT~
i_input2[23] => ~NO_FANOUT~
i_input2[24] => ~NO_FANOUT~
i_input2[25] => ~NO_FANOUT~
i_input2[26] => ~NO_FANOUT~
i_input2[27] => ~NO_FANOUT~
i_input2[28] => o_output[28].DATAIN
i_input2[29] => o_output[29].DATAIN
i_input2[30] => o_output[30].DATAIN
i_input2[31] => o_output[31].DATAIN
o_output[0] <= i_input1[0].DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= i_input1[1].DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= i_input1[2].DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= i_input1[3].DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= i_input1[4].DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= i_input1[5].DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= i_input1[6].DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= i_input1[7].DB_MAX_OUTPUT_PORT_TYPE
o_output[8] <= i_input1[8].DB_MAX_OUTPUT_PORT_TYPE
o_output[9] <= i_input1[9].DB_MAX_OUTPUT_PORT_TYPE
o_output[10] <= i_input1[10].DB_MAX_OUTPUT_PORT_TYPE
o_output[11] <= i_input1[11].DB_MAX_OUTPUT_PORT_TYPE
o_output[12] <= i_input1[12].DB_MAX_OUTPUT_PORT_TYPE
o_output[13] <= i_input1[13].DB_MAX_OUTPUT_PORT_TYPE
o_output[14] <= i_input1[14].DB_MAX_OUTPUT_PORT_TYPE
o_output[15] <= i_input1[15].DB_MAX_OUTPUT_PORT_TYPE
o_output[16] <= i_input1[16].DB_MAX_OUTPUT_PORT_TYPE
o_output[17] <= i_input1[17].DB_MAX_OUTPUT_PORT_TYPE
o_output[18] <= i_input1[18].DB_MAX_OUTPUT_PORT_TYPE
o_output[19] <= i_input1[19].DB_MAX_OUTPUT_PORT_TYPE
o_output[20] <= i_input1[20].DB_MAX_OUTPUT_PORT_TYPE
o_output[21] <= i_input1[21].DB_MAX_OUTPUT_PORT_TYPE
o_output[22] <= i_input1[22].DB_MAX_OUTPUT_PORT_TYPE
o_output[23] <= i_input1[23].DB_MAX_OUTPUT_PORT_TYPE
o_output[24] <= i_input1[24].DB_MAX_OUTPUT_PORT_TYPE
o_output[25] <= i_input1[25].DB_MAX_OUTPUT_PORT_TYPE
o_output[26] <= i_input1[26].DB_MAX_OUTPUT_PORT_TYPE
o_output[27] <= i_input1[27].DB_MAX_OUTPUT_PORT_TYPE
o_output[28] <= i_input2[28].DB_MAX_OUTPUT_PORT_TYPE
o_output[29] <= i_input2[29].DB_MAX_OUTPUT_PORT_TYPE
o_output[30] <= i_input2[30].DB_MAX_OUTPUT_PORT_TYPE
o_output[31] <= i_input2[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|SLL2_32bit:g_sll32
i_input[0] => o_output[2].DATAIN
i_input[1] => o_output[3].DATAIN
i_input[2] => o_output[4].DATAIN
i_input[3] => o_output[5].DATAIN
i_input[4] => o_output[6].DATAIN
i_input[5] => o_output[7].DATAIN
i_input[6] => o_output[8].DATAIN
i_input[7] => o_output[9].DATAIN
i_input[8] => o_output[10].DATAIN
i_input[9] => o_output[11].DATAIN
i_input[10] => o_output[12].DATAIN
i_input[11] => o_output[13].DATAIN
i_input[12] => o_output[14].DATAIN
i_input[13] => o_output[15].DATAIN
i_input[14] => o_output[16].DATAIN
i_input[15] => o_output[17].DATAIN
i_input[16] => o_output[18].DATAIN
i_input[17] => o_output[19].DATAIN
i_input[18] => o_output[20].DATAIN
i_input[19] => o_output[21].DATAIN
i_input[20] => o_output[22].DATAIN
i_input[21] => o_output[23].DATAIN
i_input[22] => o_output[24].DATAIN
i_input[23] => o_output[25].DATAIN
i_input[24] => o_output[26].DATAIN
i_input[25] => o_output[27].DATAIN
i_input[26] => o_output[28].DATAIN
i_input[27] => o_output[29].DATAIN
i_input[28] => o_output[30].DATAIN
i_input[29] => o_output[31].DATAIN
i_input[30] => ~NO_FANOUT~
i_input[31] => ~NO_FANOUT~
o_output[0] <= <GND>
o_output[1] <= <GND>
o_output[2] <= i_input[0].DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= i_input[1].DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= i_input[2].DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= i_input[3].DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= i_input[4].DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= i_input[5].DB_MAX_OUTPUT_PORT_TYPE
o_output[8] <= i_input[6].DB_MAX_OUTPUT_PORT_TYPE
o_output[9] <= i_input[7].DB_MAX_OUTPUT_PORT_TYPE
o_output[10] <= i_input[8].DB_MAX_OUTPUT_PORT_TYPE
o_output[11] <= i_input[9].DB_MAX_OUTPUT_PORT_TYPE
o_output[12] <= i_input[10].DB_MAX_OUTPUT_PORT_TYPE
o_output[13] <= i_input[11].DB_MAX_OUTPUT_PORT_TYPE
o_output[14] <= i_input[12].DB_MAX_OUTPUT_PORT_TYPE
o_output[15] <= i_input[13].DB_MAX_OUTPUT_PORT_TYPE
o_output[16] <= i_input[14].DB_MAX_OUTPUT_PORT_TYPE
o_output[17] <= i_input[15].DB_MAX_OUTPUT_PORT_TYPE
o_output[18] <= i_input[16].DB_MAX_OUTPUT_PORT_TYPE
o_output[19] <= i_input[17].DB_MAX_OUTPUT_PORT_TYPE
o_output[20] <= i_input[18].DB_MAX_OUTPUT_PORT_TYPE
o_output[21] <= i_input[19].DB_MAX_OUTPUT_PORT_TYPE
o_output[22] <= i_input[20].DB_MAX_OUTPUT_PORT_TYPE
o_output[23] <= i_input[21].DB_MAX_OUTPUT_PORT_TYPE
o_output[24] <= i_input[22].DB_MAX_OUTPUT_PORT_TYPE
o_output[25] <= i_input[23].DB_MAX_OUTPUT_PORT_TYPE
o_output[26] <= i_input[24].DB_MAX_OUTPUT_PORT_TYPE
o_output[27] <= i_input[25].DB_MAX_OUTPUT_PORT_TYPE
o_output[28] <= i_input[26].DB_MAX_OUTPUT_PORT_TYPE
o_output[29] <= i_input[27].DB_MAX_OUTPUT_PORT_TYPE
o_output[30] <= i_input[28].DB_MAX_OUTPUT_PORT_TYPE
o_output[31] <= i_input[29].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|nAdder_Sub:g_adder
i_A[0] => Add0.IN32
i_A[0] => Add1.IN64
i_A[1] => Add0.IN31
i_A[1] => Add1.IN63
i_A[2] => Add0.IN30
i_A[2] => Add1.IN62
i_A[3] => Add0.IN29
i_A[3] => Add1.IN61
i_A[4] => Add0.IN28
i_A[4] => Add1.IN60
i_A[5] => Add0.IN27
i_A[5] => Add1.IN59
i_A[6] => Add0.IN26
i_A[6] => Add1.IN58
i_A[7] => Add0.IN25
i_A[7] => Add1.IN57
i_A[8] => Add0.IN24
i_A[8] => Add1.IN56
i_A[9] => Add0.IN23
i_A[9] => Add1.IN55
i_A[10] => Add0.IN22
i_A[10] => Add1.IN54
i_A[11] => Add0.IN21
i_A[11] => Add1.IN53
i_A[12] => Add0.IN20
i_A[12] => Add1.IN52
i_A[13] => Add0.IN19
i_A[13] => Add1.IN51
i_A[14] => Add0.IN18
i_A[14] => Add1.IN50
i_A[15] => Add0.IN17
i_A[15] => Add1.IN49
i_A[16] => Add0.IN16
i_A[16] => Add1.IN48
i_A[17] => Add0.IN15
i_A[17] => Add1.IN47
i_A[18] => Add0.IN14
i_A[18] => Add1.IN46
i_A[19] => Add0.IN13
i_A[19] => Add1.IN45
i_A[20] => Add0.IN12
i_A[20] => Add1.IN44
i_A[21] => Add0.IN11
i_A[21] => Add1.IN43
i_A[22] => Add0.IN10
i_A[22] => Add1.IN42
i_A[23] => Add0.IN9
i_A[23] => Add1.IN41
i_A[24] => Add0.IN8
i_A[24] => Add1.IN40
i_A[25] => Add0.IN7
i_A[25] => Add1.IN39
i_A[26] => Add0.IN6
i_A[26] => Add1.IN38
i_A[27] => Add0.IN5
i_A[27] => Add1.IN37
i_A[28] => Add0.IN4
i_A[28] => Add1.IN36
i_A[29] => Add0.IN3
i_A[29] => Add1.IN35
i_A[30] => Add0.IN2
i_A[30] => Add1.IN34
i_A[31] => Add0.IN1
i_A[31] => process_0.IN0
i_A[31] => process_0.IN1
i_A[31] => Add1.IN33
i_A[31] => process_0.IN0
i_A[31] => process_0.IN1
i_B[0] => Add0.IN64
i_B[0] => Add1.IN32
i_B[1] => Add0.IN63
i_B[1] => Add1.IN31
i_B[2] => Add0.IN62
i_B[2] => Add1.IN30
i_B[3] => Add0.IN61
i_B[3] => Add1.IN29
i_B[4] => Add0.IN60
i_B[4] => Add1.IN28
i_B[5] => Add0.IN59
i_B[5] => Add1.IN27
i_B[6] => Add0.IN58
i_B[6] => Add1.IN26
i_B[7] => Add0.IN57
i_B[7] => Add1.IN25
i_B[8] => Add0.IN56
i_B[8] => Add1.IN24
i_B[9] => Add0.IN55
i_B[9] => Add1.IN23
i_B[10] => Add0.IN54
i_B[10] => Add1.IN22
i_B[11] => Add0.IN53
i_B[11] => Add1.IN21
i_B[12] => Add0.IN52
i_B[12] => Add1.IN20
i_B[13] => Add0.IN51
i_B[13] => Add1.IN19
i_B[14] => Add0.IN50
i_B[14] => Add1.IN18
i_B[15] => Add0.IN49
i_B[15] => Add1.IN17
i_B[16] => Add0.IN48
i_B[16] => Add1.IN16
i_B[17] => Add0.IN47
i_B[17] => Add1.IN15
i_B[18] => Add0.IN46
i_B[18] => Add1.IN14
i_B[19] => Add0.IN45
i_B[19] => Add1.IN13
i_B[20] => Add0.IN44
i_B[20] => Add1.IN12
i_B[21] => Add0.IN43
i_B[21] => Add1.IN11
i_B[22] => Add0.IN42
i_B[22] => Add1.IN10
i_B[23] => Add0.IN41
i_B[23] => Add1.IN9
i_B[24] => Add0.IN40
i_B[24] => Add1.IN8
i_B[25] => Add0.IN39
i_B[25] => Add1.IN7
i_B[26] => Add0.IN38
i_B[26] => Add1.IN6
i_B[27] => Add0.IN37
i_B[27] => Add1.IN5
i_B[28] => Add0.IN36
i_B[28] => Add1.IN4
i_B[29] => Add0.IN35
i_B[29] => Add1.IN3
i_B[30] => Add0.IN34
i_B[30] => Add1.IN2
i_B[31] => Add0.IN33
i_B[31] => process_0.IN1
i_B[31] => process_0.IN1
i_B[31] => Add1.IN1
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => overflow.OUTPUTSELECT
i_S[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[31] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_C_out <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|andg2:g_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2to1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2to1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2to1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2to1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2to1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2to1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2to1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2to1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2to1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2to1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2to1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2to1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2to1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2to1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2to1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2to1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2to1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2to1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2to1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2to1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2to1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2to1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2to1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2to1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2to1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2to1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2to1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranch|mux2to1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|invg:g_inv
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|andg2:g_andBNE
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2to1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2to1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2to1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2to1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2to1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2to1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2to1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2to1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2to1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2to1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2to1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2to1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2to1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2to1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2to1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2to1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2to1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2to1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2to1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2to1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2to1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2to1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2to1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2to1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2to1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2to1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2to1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBNE|mux2to1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2to1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2to1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2to1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2to1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2to1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2to1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2to1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2to1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2to1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2to1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2to1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2to1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2to1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2to1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2to1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2to1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2to1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2to1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2to1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2to1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2to1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2to1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2to1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2to1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2to1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2to1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2to1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_MuxBranchMaster|mux2to1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2to1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2to1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2to1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2to1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2to1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2to1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2to1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2to1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2to1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2to1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2to1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2to1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2to1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2to1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2to1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2to1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2to1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2to1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2to1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2to1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2to1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2to1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2to1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2to1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2to1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2to1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2to1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_muxjump|mux2to1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2to1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2to1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2to1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2to1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2to1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2to1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2to1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2to1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2to1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2to1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2to1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2to1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2to1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2to1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2to1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2to1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2to1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2to1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2to1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2to1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2to1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2to1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2to1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2to1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2to1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2to1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2to1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|mux2t1_N:g_RegJump|mux2to1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|xor_32:g_xor
i_A[0] => o_F.IN0
i_A[1] => o_F.IN0
i_A[2] => o_F.IN0
i_A[3] => o_F.IN0
i_A[4] => o_F.IN0
i_A[5] => o_F.IN0
i_A[6] => o_F.IN0
i_A[7] => o_F.IN0
i_A[8] => o_F.IN0
i_A[9] => o_F.IN0
i_A[10] => o_F.IN0
i_A[11] => o_F.IN0
i_A[12] => o_F.IN0
i_A[13] => o_F.IN0
i_A[14] => o_F.IN0
i_A[15] => o_F.IN0
i_A[16] => o_F.IN0
i_A[17] => o_F.IN0
i_A[18] => o_F.IN0
i_A[19] => o_F.IN0
i_A[20] => o_F.IN0
i_A[21] => o_F.IN0
i_A[22] => o_F.IN0
i_A[23] => o_F.IN0
i_A[24] => o_F.IN0
i_A[25] => o_F.IN0
i_A[26] => o_F.IN0
i_A[27] => o_F.IN0
i_A[28] => o_F.IN0
i_A[29] => o_F.IN0
i_A[30] => o_F.IN0
i_A[31] => o_F.IN0
i_B[0] => o_F.IN1
i_B[1] => o_F.IN1
i_B[2] => o_F.IN1
i_B[3] => o_F.IN1
i_B[4] => o_F.IN1
i_B[5] => o_F.IN1
i_B[6] => o_F.IN1
i_B[7] => o_F.IN1
i_B[8] => o_F.IN1
i_B[9] => o_F.IN1
i_B[10] => o_F.IN1
i_B[11] => o_F.IN1
i_B[12] => o_F.IN1
i_B[13] => o_F.IN1
i_B[14] => o_F.IN1
i_B[15] => o_F.IN1
i_B[16] => o_F.IN1
i_B[17] => o_F.IN1
i_B[18] => o_F.IN1
i_B[19] => o_F.IN1
i_B[20] => o_F.IN1
i_B[21] => o_F.IN1
i_B[22] => o_F.IN1
i_B[23] => o_F.IN1
i_B[24] => o_F.IN1
i_B[25] => o_F.IN1
i_B[26] => o_F.IN1
i_B[27] => o_F.IN1
i_B[28] => o_F.IN1
i_B[29] => o_F.IN1
i_B[30] => o_F.IN1
i_B[31] => o_F.IN1
o_F[0] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|ZeroFlag:g_zeroflag
data_in[0] => Equal0.IN63
data_in[1] => Equal0.IN62
data_in[2] => Equal0.IN61
data_in[3] => Equal0.IN60
data_in[4] => Equal0.IN59
data_in[5] => Equal0.IN58
data_in[6] => Equal0.IN57
data_in[7] => Equal0.IN56
data_in[8] => Equal0.IN55
data_in[9] => Equal0.IN54
data_in[10] => Equal0.IN53
data_in[11] => Equal0.IN52
data_in[12] => Equal0.IN51
data_in[13] => Equal0.IN50
data_in[14] => Equal0.IN49
data_in[15] => Equal0.IN48
data_in[16] => Equal0.IN47
data_in[17] => Equal0.IN46
data_in[18] => Equal0.IN45
data_in[19] => Equal0.IN44
data_in[20] => Equal0.IN43
data_in[21] => Equal0.IN42
data_in[22] => Equal0.IN41
data_in[23] => Equal0.IN40
data_in[24] => Equal0.IN39
data_in[25] => Equal0.IN38
data_in[26] => Equal0.IN37
data_in[27] => Equal0.IN36
data_in[28] => Equal0.IN35
data_in[29] => Equal0.IN34
data_in[30] => Equal0.IN33
data_in[31] => Equal0.IN32
zero_flag <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fetchmodule:Fetch|invg:g_invzero
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|control:controlModule
i_Opcode[0] => Equal1.IN11
i_Opcode[0] => Equal2.IN11
i_Opcode[0] => Equal3.IN11
i_Opcode[0] => Equal4.IN11
i_Opcode[0] => Equal5.IN11
i_Opcode[0] => Equal6.IN11
i_Opcode[0] => Equal7.IN11
i_Opcode[0] => Equal8.IN11
i_Opcode[0] => Equal9.IN11
i_Opcode[0] => Equal10.IN11
i_Opcode[0] => Equal11.IN11
i_Opcode[0] => Equal12.IN11
i_Opcode[0] => Equal13.IN11
i_Opcode[0] => Equal16.IN11
i_Opcode[0] => Equal17.IN11
i_Opcode[0] => Equal18.IN11
i_Opcode[0] => Equal31.IN11
i_Opcode[0] => Equal33.IN11
i_Opcode[0] => Equal34.IN11
i_Opcode[1] => Equal1.IN10
i_Opcode[1] => Equal2.IN10
i_Opcode[1] => Equal3.IN10
i_Opcode[1] => Equal4.IN10
i_Opcode[1] => Equal5.IN10
i_Opcode[1] => Equal6.IN10
i_Opcode[1] => Equal7.IN10
i_Opcode[1] => Equal8.IN10
i_Opcode[1] => Equal9.IN10
i_Opcode[1] => Equal10.IN10
i_Opcode[1] => Equal11.IN10
i_Opcode[1] => Equal12.IN10
i_Opcode[1] => Equal13.IN10
i_Opcode[1] => Equal16.IN10
i_Opcode[1] => Equal17.IN10
i_Opcode[1] => Equal18.IN10
i_Opcode[1] => Equal31.IN10
i_Opcode[1] => Equal33.IN10
i_Opcode[1] => Equal34.IN10
i_Opcode[2] => Equal1.IN9
i_Opcode[2] => Equal2.IN9
i_Opcode[2] => Equal3.IN9
i_Opcode[2] => Equal4.IN9
i_Opcode[2] => Equal5.IN9
i_Opcode[2] => Equal6.IN9
i_Opcode[2] => Equal7.IN9
i_Opcode[2] => Equal8.IN9
i_Opcode[2] => Equal9.IN9
i_Opcode[2] => Equal10.IN9
i_Opcode[2] => Equal11.IN9
i_Opcode[2] => Equal12.IN9
i_Opcode[2] => Equal13.IN9
i_Opcode[2] => Equal16.IN9
i_Opcode[2] => Equal17.IN9
i_Opcode[2] => Equal18.IN9
i_Opcode[2] => Equal31.IN9
i_Opcode[2] => Equal33.IN9
i_Opcode[2] => Equal34.IN9
i_Opcode[3] => Equal1.IN8
i_Opcode[3] => Equal2.IN8
i_Opcode[3] => Equal3.IN8
i_Opcode[3] => Equal4.IN8
i_Opcode[3] => Equal5.IN8
i_Opcode[3] => Equal6.IN8
i_Opcode[3] => Equal7.IN8
i_Opcode[3] => Equal8.IN8
i_Opcode[3] => Equal9.IN8
i_Opcode[3] => Equal10.IN8
i_Opcode[3] => Equal11.IN8
i_Opcode[3] => Equal12.IN8
i_Opcode[3] => Equal13.IN8
i_Opcode[3] => Equal16.IN8
i_Opcode[3] => Equal17.IN8
i_Opcode[3] => Equal18.IN8
i_Opcode[3] => Equal31.IN8
i_Opcode[3] => Equal33.IN8
i_Opcode[3] => Equal34.IN8
i_Opcode[4] => Equal1.IN7
i_Opcode[4] => Equal2.IN7
i_Opcode[4] => Equal3.IN7
i_Opcode[4] => Equal4.IN7
i_Opcode[4] => Equal5.IN7
i_Opcode[4] => Equal6.IN7
i_Opcode[4] => Equal7.IN7
i_Opcode[4] => Equal8.IN7
i_Opcode[4] => Equal9.IN7
i_Opcode[4] => Equal10.IN7
i_Opcode[4] => Equal11.IN7
i_Opcode[4] => Equal12.IN7
i_Opcode[4] => Equal13.IN7
i_Opcode[4] => Equal16.IN7
i_Opcode[4] => Equal17.IN7
i_Opcode[4] => Equal18.IN7
i_Opcode[4] => Equal31.IN7
i_Opcode[4] => Equal33.IN7
i_Opcode[4] => Equal34.IN7
i_Opcode[5] => Equal1.IN6
i_Opcode[5] => Equal2.IN6
i_Opcode[5] => Equal3.IN6
i_Opcode[5] => Equal4.IN6
i_Opcode[5] => Equal5.IN6
i_Opcode[5] => Equal6.IN6
i_Opcode[5] => Equal7.IN6
i_Opcode[5] => Equal8.IN6
i_Opcode[5] => Equal9.IN6
i_Opcode[5] => Equal10.IN6
i_Opcode[5] => Equal11.IN6
i_Opcode[5] => Equal12.IN6
i_Opcode[5] => Equal13.IN6
i_Opcode[5] => Equal16.IN6
i_Opcode[5] => Equal17.IN6
i_Opcode[5] => Equal18.IN6
i_Opcode[5] => Equal31.IN6
i_Opcode[5] => Equal33.IN6
i_Opcode[5] => Equal34.IN6
i_Funct[0] => Equal0.IN11
i_Funct[0] => Equal14.IN11
i_Funct[0] => Equal15.IN11
i_Funct[0] => Equal19.IN11
i_Funct[0] => Equal20.IN11
i_Funct[0] => Equal21.IN11
i_Funct[0] => Equal22.IN11
i_Funct[0] => Equal23.IN11
i_Funct[0] => Equal24.IN11
i_Funct[0] => Equal25.IN11
i_Funct[0] => Equal26.IN11
i_Funct[0] => Equal27.IN11
i_Funct[0] => Equal28.IN11
i_Funct[0] => Equal29.IN11
i_Funct[0] => Equal30.IN11
i_Funct[0] => Equal32.IN11
i_Funct[1] => Equal0.IN10
i_Funct[1] => Equal14.IN10
i_Funct[1] => Equal15.IN10
i_Funct[1] => Equal19.IN10
i_Funct[1] => Equal20.IN10
i_Funct[1] => Equal21.IN10
i_Funct[1] => Equal22.IN10
i_Funct[1] => Equal23.IN10
i_Funct[1] => Equal24.IN10
i_Funct[1] => Equal25.IN10
i_Funct[1] => Equal26.IN10
i_Funct[1] => Equal27.IN10
i_Funct[1] => Equal28.IN10
i_Funct[1] => Equal29.IN10
i_Funct[1] => Equal30.IN10
i_Funct[1] => Equal32.IN10
i_Funct[2] => Equal0.IN9
i_Funct[2] => Equal14.IN9
i_Funct[2] => Equal15.IN9
i_Funct[2] => Equal19.IN9
i_Funct[2] => Equal20.IN9
i_Funct[2] => Equal21.IN9
i_Funct[2] => Equal22.IN9
i_Funct[2] => Equal23.IN9
i_Funct[2] => Equal24.IN9
i_Funct[2] => Equal25.IN9
i_Funct[2] => Equal26.IN9
i_Funct[2] => Equal27.IN9
i_Funct[2] => Equal28.IN9
i_Funct[2] => Equal29.IN9
i_Funct[2] => Equal30.IN9
i_Funct[2] => Equal32.IN9
i_Funct[3] => Equal0.IN8
i_Funct[3] => Equal14.IN8
i_Funct[3] => Equal15.IN8
i_Funct[3] => Equal19.IN8
i_Funct[3] => Equal20.IN8
i_Funct[3] => Equal21.IN8
i_Funct[3] => Equal22.IN8
i_Funct[3] => Equal23.IN8
i_Funct[3] => Equal24.IN8
i_Funct[3] => Equal25.IN8
i_Funct[3] => Equal26.IN8
i_Funct[3] => Equal27.IN8
i_Funct[3] => Equal28.IN8
i_Funct[3] => Equal29.IN8
i_Funct[3] => Equal30.IN8
i_Funct[3] => Equal32.IN8
i_Funct[4] => Equal0.IN7
i_Funct[4] => Equal14.IN7
i_Funct[4] => Equal15.IN7
i_Funct[4] => Equal19.IN7
i_Funct[4] => Equal20.IN7
i_Funct[4] => Equal21.IN7
i_Funct[4] => Equal22.IN7
i_Funct[4] => Equal23.IN7
i_Funct[4] => Equal24.IN7
i_Funct[4] => Equal25.IN7
i_Funct[4] => Equal26.IN7
i_Funct[4] => Equal27.IN7
i_Funct[4] => Equal28.IN7
i_Funct[4] => Equal29.IN7
i_Funct[4] => Equal30.IN7
i_Funct[4] => Equal32.IN7
i_Funct[5] => Equal0.IN6
i_Funct[5] => Equal14.IN6
i_Funct[5] => Equal15.IN6
i_Funct[5] => Equal19.IN6
i_Funct[5] => Equal20.IN6
i_Funct[5] => Equal21.IN6
i_Funct[5] => Equal22.IN6
i_Funct[5] => Equal23.IN6
i_Funct[5] => Equal24.IN6
i_Funct[5] => Equal25.IN6
i_Funct[5] => Equal26.IN6
i_Funct[5] => Equal27.IN6
i_Funct[5] => Equal28.IN6
i_Funct[5] => Equal29.IN6
i_Funct[5] => Equal30.IN6
i_Funct[5] => Equal32.IN6
o_ALUSrc <= o_ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
o_ALUControl[0] <= o_ALUControl.DB_MAX_OUTPUT_PORT_TYPE
o_ALUControl[1] <= o_ALUControl.DB_MAX_OUTPUT_PORT_TYPE
o_ALUControl[2] <= o_ALUControl.DB_MAX_OUTPUT_PORT_TYPE
o_ALUControl[3] <= o_ALUControl.DB_MAX_OUTPUT_PORT_TYPE
o_MemtoReg <= o_MemtoReg.DB_MAX_OUTPUT_PORT_TYPE
o_DMemWr <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
o_RegWr <= o_RegWr.DB_MAX_OUTPUT_PORT_TYPE
o_RegDst <= o_RegDst.DB_MAX_OUTPUT_PORT_TYPE
o_RegJump <= o_RegWr.DB_MAX_OUTPUT_PORT_TYPE
o_Jump <= o_Jump.DB_MAX_OUTPUT_PORT_TYPE
o_signExtend <= o_signExtend.DB_MAX_OUTPUT_PORT_TYPE
o_overflowEN <= o_overflowEN.DB_MAX_OUTPUT_PORT_TYPE
o_shiftRegEN <= o_shiftRegEN.DB_MAX_OUTPUT_PORT_TYPE
o_BranchBNE <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
o_JumpLink <= Equal31.DB_MAX_OUTPUT_PORT_TYPE
o_halt <= Equal34.DB_MAX_OUTPUT_PORT_TYPE
o_memOutSign <= o_memOutSign.DB_MAX_OUTPUT_PORT_TYPE
o_load[0] <= o_load.DB_MAX_OUTPUT_PORT_TYPE
o_load[1] <= o_load.DB_MAX_OUTPUT_PORT_TYPE
o_Branch <= o_Branch.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|hazzardDetection:HazardUnit
i_rs[0] => Equal3.IN4
i_rs[0] => Equal4.IN4
i_rs[0] => Equal5.IN4
i_rs[1] => Equal3.IN3
i_rs[1] => Equal4.IN3
i_rs[1] => Equal5.IN3
i_rs[2] => Equal3.IN2
i_rs[2] => Equal4.IN2
i_rs[2] => Equal5.IN2
i_rs[3] => Equal3.IN1
i_rs[3] => Equal4.IN1
i_rs[3] => Equal5.IN1
i_rs[4] => Equal3.IN0
i_rs[4] => Equal4.IN0
i_rs[4] => Equal5.IN0
i_rt[0] => Equal0.IN4
i_rt[0] => Equal1.IN4
i_rt[0] => Equal2.IN4
i_rt[1] => Equal0.IN3
i_rt[1] => Equal1.IN3
i_rt[1] => Equal2.IN3
i_rt[2] => Equal0.IN2
i_rt[2] => Equal1.IN2
i_rt[2] => Equal2.IN2
i_rt[3] => Equal0.IN1
i_rt[3] => Equal1.IN1
i_rt[3] => Equal2.IN1
i_rt[4] => Equal0.IN0
i_rt[4] => Equal1.IN0
i_rt[4] => Equal2.IN0
i_Opcode[0] => Equal6.IN5
i_Opcode[1] => Equal6.IN4
i_Opcode[2] => Equal6.IN2
i_Opcode[3] => Equal6.IN1
i_Opcode[4] => Equal6.IN0
i_Opcode[5] => Equal6.IN3
i_OpcodeIF[0] => Equal7.IN5
i_OpcodeIF[0] => Equal8.IN4
i_OpcodeIF[0] => Equal9.IN5
i_OpcodeIF[1] => Equal7.IN4
i_OpcodeIF[1] => Equal8.IN3
i_OpcodeIF[1] => Equal9.IN3
i_OpcodeIF[2] => Equal7.IN1
i_OpcodeIF[2] => Equal8.IN5
i_OpcodeIF[2] => Equal9.IN4
i_OpcodeIF[3] => Equal7.IN3
i_OpcodeIF[3] => Equal8.IN2
i_OpcodeIF[3] => Equal9.IN2
i_OpcodeIF[4] => Equal7.IN0
i_OpcodeIF[4] => Equal8.IN1
i_OpcodeIF[4] => Equal9.IN1
i_OpcodeIF[5] => Equal7.IN2
i_OpcodeIF[5] => Equal8.IN0
i_OpcodeIF[5] => Equal9.IN0
i_idrt[0] => ~NO_FANOUT~
i_idrt[1] => ~NO_FANOUT~
i_idrt[2] => ~NO_FANOUT~
i_idrt[3] => ~NO_FANOUT~
i_idrt[4] => ~NO_FANOUT~
i_exrd[0] => Equal0.IN9
i_exrd[0] => Equal3.IN9
i_exrd[1] => Equal0.IN8
i_exrd[1] => Equal3.IN8
i_exrd[2] => Equal0.IN7
i_exrd[2] => Equal3.IN7
i_exrd[3] => Equal0.IN6
i_exrd[3] => Equal3.IN6
i_exrd[4] => Equal0.IN5
i_exrd[4] => Equal3.IN5
i_memrd[0] => Equal1.IN9
i_memrd[0] => Equal4.IN9
i_memrd[1] => Equal1.IN8
i_memrd[1] => Equal4.IN8
i_memrd[2] => Equal1.IN7
i_memrd[2] => Equal4.IN7
i_memrd[3] => Equal1.IN6
i_memrd[3] => Equal4.IN6
i_memrd[4] => Equal1.IN5
i_memrd[4] => Equal4.IN5
i_wbrd[0] => Equal2.IN9
i_wbrd[0] => Equal5.IN9
i_wbrd[1] => Equal2.IN8
i_wbrd[1] => Equal5.IN8
i_wbrd[2] => Equal2.IN7
i_wbrd[2] => Equal5.IN7
i_wbrd[3] => Equal2.IN6
i_wbrd[3] => Equal5.IN6
i_wbrd[4] => Equal2.IN5
i_wbrd[4] => Equal5.IN5
i_regjump => o_pcWE.IN1
i_jump => o_flush.IN1
i_branchTaken => o_flush.IN0
i_branch => o_flush.IN1
i_idwe => rt_exrd_match.IN1
i_idwe => rs_exrd_match.IN1
i_exwe => rt_memrd_match.IN1
i_exwe => rs_memrd_match.IN1
i_wbwe => rt_wbrd_match.IN1
i_wbwe => rs_wbrd_match.IN1
o_pcWE <= o_pcWE.DB_MAX_OUTPUT_PORT_TYPE
o_ifWE <= o_pcWE.DB_MAX_OUTPUT_PORT_TYPE
o_flush <= o_flush.DB_MAX_OUTPUT_PORT_TYPE
o_stallsw <= o_pcWE.DB_MAX_OUTPUT_PORT_TYPE
o_controlZero <= o_pcWE.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|xor_32:g_xor
i_A[0] => o_F.IN0
i_A[1] => o_F.IN0
i_A[2] => o_F.IN0
i_A[3] => o_F.IN0
i_A[4] => o_F.IN0
i_A[5] => o_F.IN0
i_A[6] => o_F.IN0
i_A[7] => o_F.IN0
i_A[8] => o_F.IN0
i_A[9] => o_F.IN0
i_A[10] => o_F.IN0
i_A[11] => o_F.IN0
i_A[12] => o_F.IN0
i_A[13] => o_F.IN0
i_A[14] => o_F.IN0
i_A[15] => o_F.IN0
i_A[16] => o_F.IN0
i_A[17] => o_F.IN0
i_A[18] => o_F.IN0
i_A[19] => o_F.IN0
i_A[20] => o_F.IN0
i_A[21] => o_F.IN0
i_A[22] => o_F.IN0
i_A[23] => o_F.IN0
i_A[24] => o_F.IN0
i_A[25] => o_F.IN0
i_A[26] => o_F.IN0
i_A[27] => o_F.IN0
i_A[28] => o_F.IN0
i_A[29] => o_F.IN0
i_A[30] => o_F.IN0
i_A[31] => o_F.IN0
i_B[0] => o_F.IN1
i_B[1] => o_F.IN1
i_B[2] => o_F.IN1
i_B[3] => o_F.IN1
i_B[4] => o_F.IN1
i_B[5] => o_F.IN1
i_B[6] => o_F.IN1
i_B[7] => o_F.IN1
i_B[8] => o_F.IN1
i_B[9] => o_F.IN1
i_B[10] => o_F.IN1
i_B[11] => o_F.IN1
i_B[12] => o_F.IN1
i_B[13] => o_F.IN1
i_B[14] => o_F.IN1
i_B[15] => o_F.IN1
i_B[16] => o_F.IN1
i_B[17] => o_F.IN1
i_B[18] => o_F.IN1
i_B[19] => o_F.IN1
i_B[20] => o_F.IN1
i_B[21] => o_F.IN1
i_B[22] => o_F.IN1
i_B[23] => o_F.IN1
i_B[24] => o_F.IN1
i_B[25] => o_F.IN1
i_B[26] => o_F.IN1
i_B[27] => o_F.IN1
i_B[28] => o_F.IN1
i_B[29] => o_F.IN1
i_B[30] => o_F.IN1
i_B[31] => o_F.IN1
o_F[0] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1:MuxWECheck
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ZeroFlag:g_zeroflag
data_in[0] => Equal0.IN63
data_in[1] => Equal0.IN62
data_in[2] => Equal0.IN61
data_in[3] => Equal0.IN60
data_in[4] => Equal0.IN59
data_in[5] => Equal0.IN58
data_in[6] => Equal0.IN57
data_in[7] => Equal0.IN56
data_in[8] => Equal0.IN55
data_in[9] => Equal0.IN54
data_in[10] => Equal0.IN53
data_in[11] => Equal0.IN52
data_in[12] => Equal0.IN51
data_in[13] => Equal0.IN50
data_in[14] => Equal0.IN49
data_in[15] => Equal0.IN48
data_in[16] => Equal0.IN47
data_in[17] => Equal0.IN46
data_in[18] => Equal0.IN45
data_in[19] => Equal0.IN44
data_in[20] => Equal0.IN43
data_in[21] => Equal0.IN42
data_in[22] => Equal0.IN41
data_in[23] => Equal0.IN40
data_in[24] => Equal0.IN39
data_in[25] => Equal0.IN38
data_in[26] => Equal0.IN37
data_in[27] => Equal0.IN36
data_in[28] => Equal0.IN35
data_in[29] => Equal0.IN34
data_in[30] => Equal0.IN33
data_in[31] => Equal0.IN32
zero_flag <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1:JALen
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Extender:extenderModule
i_imm[0] => o_O[0].DATAIN
i_imm[1] => o_O[1].DATAIN
i_imm[2] => o_O[2].DATAIN
i_imm[3] => o_O[3].DATAIN
i_imm[4] => o_O[4].DATAIN
i_imm[5] => o_O[5].DATAIN
i_imm[6] => o_O[6].DATAIN
i_imm[7] => o_O[7].DATAIN
i_imm[8] => o_O[8].DATAIN
i_imm[9] => o_O[9].DATAIN
i_imm[10] => o_O[10].DATAIN
i_imm[11] => o_O[11].DATAIN
i_imm[12] => o_O[12].DATAIN
i_imm[13] => o_O[13].DATAIN
i_imm[14] => o_O[14].DATAIN
i_imm[15] => o_O.DATAB
i_imm[15] => o_O.DATAB
i_imm[15] => o_O.DATAB
i_imm[15] => o_O.DATAB
i_imm[15] => o_O.DATAB
i_imm[15] => o_O.DATAB
i_imm[15] => o_O.DATAB
i_imm[15] => o_O.DATAB
i_imm[15] => o_O.DATAB
i_imm[15] => o_O.DATAB
i_imm[15] => o_O.DATAB
i_imm[15] => o_O.DATAB
i_imm[15] => o_O.DATAB
i_imm[15] => o_O.DATAB
i_imm[15] => o_O.DATAB
i_imm[15] => o_O.DATAB
i_imm[15] => o_O[15].DATAIN
i_sign => o_O.OUTPUTSELECT
i_sign => o_O.OUTPUTSELECT
i_sign => o_O.OUTPUTSELECT
i_sign => o_O.OUTPUTSELECT
i_sign => o_O.OUTPUTSELECT
i_sign => o_O.OUTPUTSELECT
i_sign => o_O.OUTPUTSELECT
i_sign => o_O.OUTPUTSELECT
i_sign => o_O.OUTPUTSELECT
i_sign => o_O.OUTPUTSELECT
i_sign => o_O.OUTPUTSELECT
i_sign => o_O.OUTPUTSELECT
i_sign => o_O.OUTPUTSELECT
i_sign => o_O.OUTPUTSELECT
i_sign => o_O.OUTPUTSELECT
i_sign => o_O.OUTPUTSELECT
o_O[0] <= i_imm[0].DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= i_imm[1].DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= i_imm[2].DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= i_imm[3].DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= i_imm[4].DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= i_imm[5].DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= i_imm[6].DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= i_imm[7].DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= i_imm[8].DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= i_imm[9].DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= i_imm[10].DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= i_imm[11].DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= i_imm[12].DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= i_imm[13].DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= i_imm[14].DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= i_imm[15].DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:RegDesMUX
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O


|MIPS_Processor|mux2to1_5bit:RegDesMUX|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:RegDesMUX|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:RegDesMUX|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:RegDesMUX|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:RegDesMUX|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:RegDesJALMUX
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O


|MIPS_Processor|mux2to1_5bit:RegDesJALMUX|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:RegDesJALMUX|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:RegDesJALMUX|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:RegDesJALMUX|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:RegDesJALMUX|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister
i_rs[0] => mux32t1:g_mux1.i_s[0]
i_rs[1] => mux32t1:g_mux1.i_s[1]
i_rs[2] => mux32t1:g_mux1.i_s[2]
i_rs[3] => mux32t1:g_mux1.i_s[3]
i_rs[4] => mux32t1:g_mux1.i_s[4]
i_rt[0] => mux32t1:g_mux2.i_s[0]
i_rt[1] => mux32t1:g_mux2.i_s[1]
i_rt[2] => mux32t1:g_mux2.i_s[2]
i_rt[3] => mux32t1:g_mux2.i_s[3]
i_rt[4] => mux32t1:g_mux2.i_s[4]
i_rd[0] => N_decoder:g_decoder.i_sel[0]
i_rd[1] => N_decoder:g_decoder.i_sel[1]
i_rd[2] => N_decoder:g_decoder.i_sel[2]
i_rd[3] => N_decoder:g_decoder.i_sel[3]
i_rd[4] => N_decoder:g_decoder.i_sel[4]
i_d[0] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:29:g_reg29:reg29.i_D[0]
i_d[0] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[0]
i_d[0] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[0]
i_d[1] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:29:g_reg29:reg29.i_D[1]
i_d[1] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[1]
i_d[1] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[1]
i_d[2] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:29:g_reg29:reg29.i_D[2]
i_d[2] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[2]
i_d[2] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[2]
i_d[3] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:29:g_reg29:reg29.i_D[3]
i_d[3] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[3]
i_d[3] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[3]
i_d[4] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:29:g_reg29:reg29.i_D[4]
i_d[4] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[4]
i_d[4] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[4]
i_d[5] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:29:g_reg29:reg29.i_D[5]
i_d[5] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[5]
i_d[5] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[5]
i_d[6] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:29:g_reg29:reg29.i_D[6]
i_d[6] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[6]
i_d[6] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[6]
i_d[7] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:29:g_reg29:reg29.i_D[7]
i_d[7] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[7]
i_d[7] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[7]
i_d[8] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:29:g_reg29:reg29.i_D[8]
i_d[8] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[8]
i_d[8] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[8]
i_d[9] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:29:g_reg29:reg29.i_D[9]
i_d[9] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[9]
i_d[9] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[9]
i_d[10] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:29:g_reg29:reg29.i_D[10]
i_d[10] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[10]
i_d[10] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[10]
i_d[11] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:29:g_reg29:reg29.i_D[11]
i_d[11] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[11]
i_d[11] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[11]
i_d[12] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:29:g_reg29:reg29.i_D[12]
i_d[12] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[12]
i_d[12] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[12]
i_d[13] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:29:g_reg29:reg29.i_D[13]
i_d[13] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[13]
i_d[13] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[13]
i_d[14] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:29:g_reg29:reg29.i_D[14]
i_d[14] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[14]
i_d[14] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[14]
i_d[15] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:29:g_reg29:reg29.i_D[15]
i_d[15] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[15]
i_d[15] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[15]
i_d[16] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:29:g_reg29:reg29.i_D[16]
i_d[16] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[16]
i_d[16] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[16]
i_d[17] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:29:g_reg29:reg29.i_D[17]
i_d[17] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[17]
i_d[17] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[17]
i_d[18] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:29:g_reg29:reg29.i_D[18]
i_d[18] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[18]
i_d[18] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[18]
i_d[19] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:29:g_reg29:reg29.i_D[19]
i_d[19] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[19]
i_d[19] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[19]
i_d[20] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:29:g_reg29:reg29.i_D[20]
i_d[20] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[20]
i_d[20] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[20]
i_d[21] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:29:g_reg29:reg29.i_D[21]
i_d[21] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[21]
i_d[21] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[21]
i_d[22] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:29:g_reg29:reg29.i_D[22]
i_d[22] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[22]
i_d[22] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[22]
i_d[23] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:29:g_reg29:reg29.i_D[23]
i_d[23] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[23]
i_d[23] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[23]
i_d[24] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:29:g_reg29:reg29.i_D[24]
i_d[24] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[24]
i_d[24] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[24]
i_d[25] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:29:g_reg29:reg29.i_D[25]
i_d[25] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[25]
i_d[25] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[25]
i_d[26] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:29:g_reg29:reg29.i_D[26]
i_d[26] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[26]
i_d[26] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[26]
i_d[27] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:29:g_reg29:reg29.i_D[27]
i_d[27] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[27]
i_d[27] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[27]
i_d[28] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:29:g_reg29:reg29.i_D[28]
i_d[28] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[28]
i_d[28] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[28]
i_d[29] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:29:g_reg29:reg29.i_D[29]
i_d[29] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[29]
i_d[29] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[29]
i_d[30] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:29:g_reg29:reg29.i_D[30]
i_d[30] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[30]
i_d[30] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[30]
i_d[31] => N_Reg:g_reg:1:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:2:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:3:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:4:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:5:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:6:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:7:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:8:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:9:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:10:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:11:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:12:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:13:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:14:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:15:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:16:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:17:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:18:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:19:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:20:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:21:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:22:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:23:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:24:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:25:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:26:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:27:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:28:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:29:g_reg29:reg29.i_D[31]
i_d[31] => N_Reg:g_reg:30:g_regOther:g_regi.i_D[31]
i_d[31] => N_Reg:g_reg:31:g_regOther:g_regi.i_D[31]
i_reset => N_Reg:g_reg1.i_RST
i_reset => N_Reg:g_reg:1:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:2:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:3:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:4:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:5:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:6:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:7:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:8:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:9:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:10:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:11:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:12:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:13:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:14:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:15:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:16:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:17:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:18:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:19:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:20:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:21:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:22:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:23:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:24:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:25:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:26:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:27:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:28:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:29:g_reg29:reg29.i_RST
i_reset => N_Reg:g_reg:30:g_regOther:g_regi.i_RST
i_reset => N_Reg:g_reg:31:g_regOther:g_regi.i_RST
i_clock => N_Reg:g_reg1.i_CLK
i_clock => N_Reg:g_reg:1:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:2:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:3:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:4:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:5:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:6:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:7:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:8:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:9:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:10:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:11:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:12:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:13:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:14:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:15:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:16:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:17:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:18:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:19:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:20:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:21:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:22:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:23:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:24:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:25:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:26:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:27:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:28:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:29:g_reg29:reg29.i_CLK
i_clock => N_Reg:g_reg:30:g_regOther:g_regi.i_CLK
i_clock => N_Reg:g_reg:31:g_regOther:g_regi.i_CLK
i_we => andg2:g_and:0:andi.i_A
i_we => andg2:g_and:1:andi.i_A
i_we => andg2:g_and:2:andi.i_A
i_we => andg2:g_and:3:andi.i_A
i_we => andg2:g_and:4:andi.i_A
i_we => andg2:g_and:5:andi.i_A
i_we => andg2:g_and:6:andi.i_A
i_we => andg2:g_and:7:andi.i_A
i_we => andg2:g_and:8:andi.i_A
i_we => andg2:g_and:9:andi.i_A
i_we => andg2:g_and:10:andi.i_A
i_we => andg2:g_and:11:andi.i_A
i_we => andg2:g_and:12:andi.i_A
i_we => andg2:g_and:13:andi.i_A
i_we => andg2:g_and:14:andi.i_A
i_we => andg2:g_and:15:andi.i_A
i_we => andg2:g_and:16:andi.i_A
i_we => andg2:g_and:17:andi.i_A
i_we => andg2:g_and:18:andi.i_A
i_we => andg2:g_and:19:andi.i_A
i_we => andg2:g_and:20:andi.i_A
i_we => andg2:g_and:21:andi.i_A
i_we => andg2:g_and:22:andi.i_A
i_we => andg2:g_and:23:andi.i_A
i_we => andg2:g_and:24:andi.i_A
i_we => andg2:g_and:25:andi.i_A
i_we => andg2:g_and:26:andi.i_A
i_we => andg2:g_and:27:andi.i_A
i_we => andg2:g_and:28:andi.i_A
i_we => andg2:g_and:29:andi.i_A
i_we => andg2:g_and:30:andi.i_A
i_we => andg2:g_and:31:andi.i_A
o_D1[0] <= mux32t1:g_mux1.o_O[0]
o_D1[1] <= mux32t1:g_mux1.o_O[1]
o_D1[2] <= mux32t1:g_mux1.o_O[2]
o_D1[3] <= mux32t1:g_mux1.o_O[3]
o_D1[4] <= mux32t1:g_mux1.o_O[4]
o_D1[5] <= mux32t1:g_mux1.o_O[5]
o_D1[6] <= mux32t1:g_mux1.o_O[6]
o_D1[7] <= mux32t1:g_mux1.o_O[7]
o_D1[8] <= mux32t1:g_mux1.o_O[8]
o_D1[9] <= mux32t1:g_mux1.o_O[9]
o_D1[10] <= mux32t1:g_mux1.o_O[10]
o_D1[11] <= mux32t1:g_mux1.o_O[11]
o_D1[12] <= mux32t1:g_mux1.o_O[12]
o_D1[13] <= mux32t1:g_mux1.o_O[13]
o_D1[14] <= mux32t1:g_mux1.o_O[14]
o_D1[15] <= mux32t1:g_mux1.o_O[15]
o_D1[16] <= mux32t1:g_mux1.o_O[16]
o_D1[17] <= mux32t1:g_mux1.o_O[17]
o_D1[18] <= mux32t1:g_mux1.o_O[18]
o_D1[19] <= mux32t1:g_mux1.o_O[19]
o_D1[20] <= mux32t1:g_mux1.o_O[20]
o_D1[21] <= mux32t1:g_mux1.o_O[21]
o_D1[22] <= mux32t1:g_mux1.o_O[22]
o_D1[23] <= mux32t1:g_mux1.o_O[23]
o_D1[24] <= mux32t1:g_mux1.o_O[24]
o_D1[25] <= mux32t1:g_mux1.o_O[25]
o_D1[26] <= mux32t1:g_mux1.o_O[26]
o_D1[27] <= mux32t1:g_mux1.o_O[27]
o_D1[28] <= mux32t1:g_mux1.o_O[28]
o_D1[29] <= mux32t1:g_mux1.o_O[29]
o_D1[30] <= mux32t1:g_mux1.o_O[30]
o_D1[31] <= mux32t1:g_mux1.o_O[31]
o_D2[0] <= mux32t1:g_mux2.o_O[0]
o_D2[1] <= mux32t1:g_mux2.o_O[1]
o_D2[2] <= mux32t1:g_mux2.o_O[2]
o_D2[3] <= mux32t1:g_mux2.o_O[3]
o_D2[4] <= mux32t1:g_mux2.o_O[4]
o_D2[5] <= mux32t1:g_mux2.o_O[5]
o_D2[6] <= mux32t1:g_mux2.o_O[6]
o_D2[7] <= mux32t1:g_mux2.o_O[7]
o_D2[8] <= mux32t1:g_mux2.o_O[8]
o_D2[9] <= mux32t1:g_mux2.o_O[9]
o_D2[10] <= mux32t1:g_mux2.o_O[10]
o_D2[11] <= mux32t1:g_mux2.o_O[11]
o_D2[12] <= mux32t1:g_mux2.o_O[12]
o_D2[13] <= mux32t1:g_mux2.o_O[13]
o_D2[14] <= mux32t1:g_mux2.o_O[14]
o_D2[15] <= mux32t1:g_mux2.o_O[15]
o_D2[16] <= mux32t1:g_mux2.o_O[16]
o_D2[17] <= mux32t1:g_mux2.o_O[17]
o_D2[18] <= mux32t1:g_mux2.o_O[18]
o_D2[19] <= mux32t1:g_mux2.o_O[19]
o_D2[20] <= mux32t1:g_mux2.o_O[20]
o_D2[21] <= mux32t1:g_mux2.o_O[21]
o_D2[22] <= mux32t1:g_mux2.o_O[22]
o_D2[23] <= mux32t1:g_mux2.o_O[23]
o_D2[24] <= mux32t1:g_mux2.o_O[24]
o_D2[25] <= mux32t1:g_mux2.o_O[25]
o_D2[26] <= mux32t1:g_mux2.o_O[26]
o_D2[27] <= mux32t1:g_mux2.o_O[27]
o_D2[28] <= mux32t1:g_mux2.o_O[28]
o_D2[29] <= mux32t1:g_mux2.o_O[29]
o_D2[30] <= mux32t1:g_mux2.o_O[30]
o_D2[31] <= mux32t1:g_mux2.o_O[31]


|MIPS_Processor|MIP_REG:MainRegister|N_decoder:g_decoder
i_sel[0] => Mux0.IN36
i_sel[0] => Mux1.IN36
i_sel[0] => Mux2.IN36
i_sel[0] => Mux3.IN36
i_sel[0] => Mux4.IN36
i_sel[0] => Mux5.IN36
i_sel[0] => Mux6.IN36
i_sel[0] => Mux7.IN36
i_sel[0] => Mux8.IN36
i_sel[0] => Mux9.IN36
i_sel[0] => Mux10.IN36
i_sel[0] => Mux11.IN36
i_sel[0] => Mux12.IN36
i_sel[0] => Mux13.IN36
i_sel[0] => Mux14.IN36
i_sel[0] => Mux15.IN36
i_sel[0] => Mux16.IN36
i_sel[0] => Mux17.IN36
i_sel[0] => Mux18.IN36
i_sel[0] => Mux19.IN36
i_sel[0] => Mux20.IN36
i_sel[0] => Mux21.IN36
i_sel[0] => Mux22.IN36
i_sel[0] => Mux23.IN36
i_sel[0] => Mux24.IN36
i_sel[0] => Mux25.IN36
i_sel[0] => Mux26.IN36
i_sel[0] => Mux27.IN36
i_sel[0] => Mux28.IN36
i_sel[0] => Mux29.IN36
i_sel[0] => Mux30.IN36
i_sel[0] => Mux31.IN36
i_sel[1] => Mux0.IN35
i_sel[1] => Mux1.IN35
i_sel[1] => Mux2.IN35
i_sel[1] => Mux3.IN35
i_sel[1] => Mux4.IN35
i_sel[1] => Mux5.IN35
i_sel[1] => Mux6.IN35
i_sel[1] => Mux7.IN35
i_sel[1] => Mux8.IN35
i_sel[1] => Mux9.IN35
i_sel[1] => Mux10.IN35
i_sel[1] => Mux11.IN35
i_sel[1] => Mux12.IN35
i_sel[1] => Mux13.IN35
i_sel[1] => Mux14.IN35
i_sel[1] => Mux15.IN35
i_sel[1] => Mux16.IN35
i_sel[1] => Mux17.IN35
i_sel[1] => Mux18.IN35
i_sel[1] => Mux19.IN35
i_sel[1] => Mux20.IN35
i_sel[1] => Mux21.IN35
i_sel[1] => Mux22.IN35
i_sel[1] => Mux23.IN35
i_sel[1] => Mux24.IN35
i_sel[1] => Mux25.IN35
i_sel[1] => Mux26.IN35
i_sel[1] => Mux27.IN35
i_sel[1] => Mux28.IN35
i_sel[1] => Mux29.IN35
i_sel[1] => Mux30.IN35
i_sel[1] => Mux31.IN35
i_sel[2] => Mux0.IN34
i_sel[2] => Mux1.IN34
i_sel[2] => Mux2.IN34
i_sel[2] => Mux3.IN34
i_sel[2] => Mux4.IN34
i_sel[2] => Mux5.IN34
i_sel[2] => Mux6.IN34
i_sel[2] => Mux7.IN34
i_sel[2] => Mux8.IN34
i_sel[2] => Mux9.IN34
i_sel[2] => Mux10.IN34
i_sel[2] => Mux11.IN34
i_sel[2] => Mux12.IN34
i_sel[2] => Mux13.IN34
i_sel[2] => Mux14.IN34
i_sel[2] => Mux15.IN34
i_sel[2] => Mux16.IN34
i_sel[2] => Mux17.IN34
i_sel[2] => Mux18.IN34
i_sel[2] => Mux19.IN34
i_sel[2] => Mux20.IN34
i_sel[2] => Mux21.IN34
i_sel[2] => Mux22.IN34
i_sel[2] => Mux23.IN34
i_sel[2] => Mux24.IN34
i_sel[2] => Mux25.IN34
i_sel[2] => Mux26.IN34
i_sel[2] => Mux27.IN34
i_sel[2] => Mux28.IN34
i_sel[2] => Mux29.IN34
i_sel[2] => Mux30.IN34
i_sel[2] => Mux31.IN34
i_sel[3] => Mux0.IN33
i_sel[3] => Mux1.IN33
i_sel[3] => Mux2.IN33
i_sel[3] => Mux3.IN33
i_sel[3] => Mux4.IN33
i_sel[3] => Mux5.IN33
i_sel[3] => Mux6.IN33
i_sel[3] => Mux7.IN33
i_sel[3] => Mux8.IN33
i_sel[3] => Mux9.IN33
i_sel[3] => Mux10.IN33
i_sel[3] => Mux11.IN33
i_sel[3] => Mux12.IN33
i_sel[3] => Mux13.IN33
i_sel[3] => Mux14.IN33
i_sel[3] => Mux15.IN33
i_sel[3] => Mux16.IN33
i_sel[3] => Mux17.IN33
i_sel[3] => Mux18.IN33
i_sel[3] => Mux19.IN33
i_sel[3] => Mux20.IN33
i_sel[3] => Mux21.IN33
i_sel[3] => Mux22.IN33
i_sel[3] => Mux23.IN33
i_sel[3] => Mux24.IN33
i_sel[3] => Mux25.IN33
i_sel[3] => Mux26.IN33
i_sel[3] => Mux27.IN33
i_sel[3] => Mux28.IN33
i_sel[3] => Mux29.IN33
i_sel[3] => Mux30.IN33
i_sel[3] => Mux31.IN33
i_sel[4] => Mux0.IN32
i_sel[4] => Mux1.IN32
i_sel[4] => Mux2.IN32
i_sel[4] => Mux3.IN32
i_sel[4] => Mux4.IN32
i_sel[4] => Mux5.IN32
i_sel[4] => Mux6.IN32
i_sel[4] => Mux7.IN32
i_sel[4] => Mux8.IN32
i_sel[4] => Mux9.IN32
i_sel[4] => Mux10.IN32
i_sel[4] => Mux11.IN32
i_sel[4] => Mux12.IN32
i_sel[4] => Mux13.IN32
i_sel[4] => Mux14.IN32
i_sel[4] => Mux15.IN32
i_sel[4] => Mux16.IN32
i_sel[4] => Mux17.IN32
i_sel[4] => Mux18.IN32
i_sel[4] => Mux19.IN32
i_sel[4] => Mux20.IN32
i_sel[4] => Mux21.IN32
i_sel[4] => Mux22.IN32
i_sel[4] => Mux23.IN32
i_sel[4] => Mux24.IN32
i_sel[4] => Mux25.IN32
i_sel[4] => Mux26.IN32
i_sel[4] => Mux27.IN32
i_sel[4] => Mux28.IN32
i_sel[4] => Mux29.IN32
i_sel[4] => Mux30.IN32
i_sel[4] => Mux31.IN32
o_O[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:0:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:1:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:2:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:3:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:4:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:5:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:6:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:7:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:8:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:9:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:10:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:11:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:12:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:13:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:14:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:15:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:16:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:17:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:18:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:19:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:20:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:21:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:22:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:23:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:24:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:25:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:26:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:27:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:28:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:29:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:30:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|andg2:\g_and:31:andi
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:g_reg1|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:1:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:2:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:3:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:4:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:5:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:6:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:7:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:8:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:9:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:10:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:11:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:12:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:13:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:14:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:15:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:16:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:17:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:18:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:19:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:20:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:21:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:22:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:23:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:24:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:25:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:26:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:27:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:28:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:29:g_reg29:reg29|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:30:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|N_Reg:\g_reg:31:g_regOther:g_regi|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|mux32t1:g_mux1
i_d[0][0] => Mux31.IN31
i_d[0][1] => Mux30.IN31
i_d[0][2] => Mux29.IN31
i_d[0][3] => Mux28.IN31
i_d[0][4] => Mux27.IN31
i_d[0][5] => Mux26.IN31
i_d[0][6] => Mux25.IN31
i_d[0][7] => Mux24.IN31
i_d[0][8] => Mux23.IN31
i_d[0][9] => Mux22.IN31
i_d[0][10] => Mux21.IN31
i_d[0][11] => Mux20.IN31
i_d[0][12] => Mux19.IN31
i_d[0][13] => Mux18.IN31
i_d[0][14] => Mux17.IN31
i_d[0][15] => Mux16.IN31
i_d[0][16] => Mux15.IN31
i_d[0][17] => Mux14.IN31
i_d[0][18] => Mux13.IN31
i_d[0][19] => Mux12.IN31
i_d[0][20] => Mux11.IN31
i_d[0][21] => Mux10.IN31
i_d[0][22] => Mux9.IN31
i_d[0][23] => Mux8.IN31
i_d[0][24] => Mux7.IN31
i_d[0][25] => Mux6.IN31
i_d[0][26] => Mux5.IN31
i_d[0][27] => Mux4.IN31
i_d[0][28] => Mux3.IN31
i_d[0][29] => Mux2.IN31
i_d[0][30] => Mux1.IN31
i_d[0][31] => Mux0.IN31
i_d[1][0] => Mux31.IN30
i_d[1][1] => Mux30.IN30
i_d[1][2] => Mux29.IN30
i_d[1][3] => Mux28.IN30
i_d[1][4] => Mux27.IN30
i_d[1][5] => Mux26.IN30
i_d[1][6] => Mux25.IN30
i_d[1][7] => Mux24.IN30
i_d[1][8] => Mux23.IN30
i_d[1][9] => Mux22.IN30
i_d[1][10] => Mux21.IN30
i_d[1][11] => Mux20.IN30
i_d[1][12] => Mux19.IN30
i_d[1][13] => Mux18.IN30
i_d[1][14] => Mux17.IN30
i_d[1][15] => Mux16.IN30
i_d[1][16] => Mux15.IN30
i_d[1][17] => Mux14.IN30
i_d[1][18] => Mux13.IN30
i_d[1][19] => Mux12.IN30
i_d[1][20] => Mux11.IN30
i_d[1][21] => Mux10.IN30
i_d[1][22] => Mux9.IN30
i_d[1][23] => Mux8.IN30
i_d[1][24] => Mux7.IN30
i_d[1][25] => Mux6.IN30
i_d[1][26] => Mux5.IN30
i_d[1][27] => Mux4.IN30
i_d[1][28] => Mux3.IN30
i_d[1][29] => Mux2.IN30
i_d[1][30] => Mux1.IN30
i_d[1][31] => Mux0.IN30
i_d[2][0] => Mux31.IN29
i_d[2][1] => Mux30.IN29
i_d[2][2] => Mux29.IN29
i_d[2][3] => Mux28.IN29
i_d[2][4] => Mux27.IN29
i_d[2][5] => Mux26.IN29
i_d[2][6] => Mux25.IN29
i_d[2][7] => Mux24.IN29
i_d[2][8] => Mux23.IN29
i_d[2][9] => Mux22.IN29
i_d[2][10] => Mux21.IN29
i_d[2][11] => Mux20.IN29
i_d[2][12] => Mux19.IN29
i_d[2][13] => Mux18.IN29
i_d[2][14] => Mux17.IN29
i_d[2][15] => Mux16.IN29
i_d[2][16] => Mux15.IN29
i_d[2][17] => Mux14.IN29
i_d[2][18] => Mux13.IN29
i_d[2][19] => Mux12.IN29
i_d[2][20] => Mux11.IN29
i_d[2][21] => Mux10.IN29
i_d[2][22] => Mux9.IN29
i_d[2][23] => Mux8.IN29
i_d[2][24] => Mux7.IN29
i_d[2][25] => Mux6.IN29
i_d[2][26] => Mux5.IN29
i_d[2][27] => Mux4.IN29
i_d[2][28] => Mux3.IN29
i_d[2][29] => Mux2.IN29
i_d[2][30] => Mux1.IN29
i_d[2][31] => Mux0.IN29
i_d[3][0] => Mux31.IN28
i_d[3][1] => Mux30.IN28
i_d[3][2] => Mux29.IN28
i_d[3][3] => Mux28.IN28
i_d[3][4] => Mux27.IN28
i_d[3][5] => Mux26.IN28
i_d[3][6] => Mux25.IN28
i_d[3][7] => Mux24.IN28
i_d[3][8] => Mux23.IN28
i_d[3][9] => Mux22.IN28
i_d[3][10] => Mux21.IN28
i_d[3][11] => Mux20.IN28
i_d[3][12] => Mux19.IN28
i_d[3][13] => Mux18.IN28
i_d[3][14] => Mux17.IN28
i_d[3][15] => Mux16.IN28
i_d[3][16] => Mux15.IN28
i_d[3][17] => Mux14.IN28
i_d[3][18] => Mux13.IN28
i_d[3][19] => Mux12.IN28
i_d[3][20] => Mux11.IN28
i_d[3][21] => Mux10.IN28
i_d[3][22] => Mux9.IN28
i_d[3][23] => Mux8.IN28
i_d[3][24] => Mux7.IN28
i_d[3][25] => Mux6.IN28
i_d[3][26] => Mux5.IN28
i_d[3][27] => Mux4.IN28
i_d[3][28] => Mux3.IN28
i_d[3][29] => Mux2.IN28
i_d[3][30] => Mux1.IN28
i_d[3][31] => Mux0.IN28
i_d[4][0] => Mux31.IN27
i_d[4][1] => Mux30.IN27
i_d[4][2] => Mux29.IN27
i_d[4][3] => Mux28.IN27
i_d[4][4] => Mux27.IN27
i_d[4][5] => Mux26.IN27
i_d[4][6] => Mux25.IN27
i_d[4][7] => Mux24.IN27
i_d[4][8] => Mux23.IN27
i_d[4][9] => Mux22.IN27
i_d[4][10] => Mux21.IN27
i_d[4][11] => Mux20.IN27
i_d[4][12] => Mux19.IN27
i_d[4][13] => Mux18.IN27
i_d[4][14] => Mux17.IN27
i_d[4][15] => Mux16.IN27
i_d[4][16] => Mux15.IN27
i_d[4][17] => Mux14.IN27
i_d[4][18] => Mux13.IN27
i_d[4][19] => Mux12.IN27
i_d[4][20] => Mux11.IN27
i_d[4][21] => Mux10.IN27
i_d[4][22] => Mux9.IN27
i_d[4][23] => Mux8.IN27
i_d[4][24] => Mux7.IN27
i_d[4][25] => Mux6.IN27
i_d[4][26] => Mux5.IN27
i_d[4][27] => Mux4.IN27
i_d[4][28] => Mux3.IN27
i_d[4][29] => Mux2.IN27
i_d[4][30] => Mux1.IN27
i_d[4][31] => Mux0.IN27
i_d[5][0] => Mux31.IN26
i_d[5][1] => Mux30.IN26
i_d[5][2] => Mux29.IN26
i_d[5][3] => Mux28.IN26
i_d[5][4] => Mux27.IN26
i_d[5][5] => Mux26.IN26
i_d[5][6] => Mux25.IN26
i_d[5][7] => Mux24.IN26
i_d[5][8] => Mux23.IN26
i_d[5][9] => Mux22.IN26
i_d[5][10] => Mux21.IN26
i_d[5][11] => Mux20.IN26
i_d[5][12] => Mux19.IN26
i_d[5][13] => Mux18.IN26
i_d[5][14] => Mux17.IN26
i_d[5][15] => Mux16.IN26
i_d[5][16] => Mux15.IN26
i_d[5][17] => Mux14.IN26
i_d[5][18] => Mux13.IN26
i_d[5][19] => Mux12.IN26
i_d[5][20] => Mux11.IN26
i_d[5][21] => Mux10.IN26
i_d[5][22] => Mux9.IN26
i_d[5][23] => Mux8.IN26
i_d[5][24] => Mux7.IN26
i_d[5][25] => Mux6.IN26
i_d[5][26] => Mux5.IN26
i_d[5][27] => Mux4.IN26
i_d[5][28] => Mux3.IN26
i_d[5][29] => Mux2.IN26
i_d[5][30] => Mux1.IN26
i_d[5][31] => Mux0.IN26
i_d[6][0] => Mux31.IN25
i_d[6][1] => Mux30.IN25
i_d[6][2] => Mux29.IN25
i_d[6][3] => Mux28.IN25
i_d[6][4] => Mux27.IN25
i_d[6][5] => Mux26.IN25
i_d[6][6] => Mux25.IN25
i_d[6][7] => Mux24.IN25
i_d[6][8] => Mux23.IN25
i_d[6][9] => Mux22.IN25
i_d[6][10] => Mux21.IN25
i_d[6][11] => Mux20.IN25
i_d[6][12] => Mux19.IN25
i_d[6][13] => Mux18.IN25
i_d[6][14] => Mux17.IN25
i_d[6][15] => Mux16.IN25
i_d[6][16] => Mux15.IN25
i_d[6][17] => Mux14.IN25
i_d[6][18] => Mux13.IN25
i_d[6][19] => Mux12.IN25
i_d[6][20] => Mux11.IN25
i_d[6][21] => Mux10.IN25
i_d[6][22] => Mux9.IN25
i_d[6][23] => Mux8.IN25
i_d[6][24] => Mux7.IN25
i_d[6][25] => Mux6.IN25
i_d[6][26] => Mux5.IN25
i_d[6][27] => Mux4.IN25
i_d[6][28] => Mux3.IN25
i_d[6][29] => Mux2.IN25
i_d[6][30] => Mux1.IN25
i_d[6][31] => Mux0.IN25
i_d[7][0] => Mux31.IN24
i_d[7][1] => Mux30.IN24
i_d[7][2] => Mux29.IN24
i_d[7][3] => Mux28.IN24
i_d[7][4] => Mux27.IN24
i_d[7][5] => Mux26.IN24
i_d[7][6] => Mux25.IN24
i_d[7][7] => Mux24.IN24
i_d[7][8] => Mux23.IN24
i_d[7][9] => Mux22.IN24
i_d[7][10] => Mux21.IN24
i_d[7][11] => Mux20.IN24
i_d[7][12] => Mux19.IN24
i_d[7][13] => Mux18.IN24
i_d[7][14] => Mux17.IN24
i_d[7][15] => Mux16.IN24
i_d[7][16] => Mux15.IN24
i_d[7][17] => Mux14.IN24
i_d[7][18] => Mux13.IN24
i_d[7][19] => Mux12.IN24
i_d[7][20] => Mux11.IN24
i_d[7][21] => Mux10.IN24
i_d[7][22] => Mux9.IN24
i_d[7][23] => Mux8.IN24
i_d[7][24] => Mux7.IN24
i_d[7][25] => Mux6.IN24
i_d[7][26] => Mux5.IN24
i_d[7][27] => Mux4.IN24
i_d[7][28] => Mux3.IN24
i_d[7][29] => Mux2.IN24
i_d[7][30] => Mux1.IN24
i_d[7][31] => Mux0.IN24
i_d[8][0] => Mux31.IN23
i_d[8][1] => Mux30.IN23
i_d[8][2] => Mux29.IN23
i_d[8][3] => Mux28.IN23
i_d[8][4] => Mux27.IN23
i_d[8][5] => Mux26.IN23
i_d[8][6] => Mux25.IN23
i_d[8][7] => Mux24.IN23
i_d[8][8] => Mux23.IN23
i_d[8][9] => Mux22.IN23
i_d[8][10] => Mux21.IN23
i_d[8][11] => Mux20.IN23
i_d[8][12] => Mux19.IN23
i_d[8][13] => Mux18.IN23
i_d[8][14] => Mux17.IN23
i_d[8][15] => Mux16.IN23
i_d[8][16] => Mux15.IN23
i_d[8][17] => Mux14.IN23
i_d[8][18] => Mux13.IN23
i_d[8][19] => Mux12.IN23
i_d[8][20] => Mux11.IN23
i_d[8][21] => Mux10.IN23
i_d[8][22] => Mux9.IN23
i_d[8][23] => Mux8.IN23
i_d[8][24] => Mux7.IN23
i_d[8][25] => Mux6.IN23
i_d[8][26] => Mux5.IN23
i_d[8][27] => Mux4.IN23
i_d[8][28] => Mux3.IN23
i_d[8][29] => Mux2.IN23
i_d[8][30] => Mux1.IN23
i_d[8][31] => Mux0.IN23
i_d[9][0] => Mux31.IN22
i_d[9][1] => Mux30.IN22
i_d[9][2] => Mux29.IN22
i_d[9][3] => Mux28.IN22
i_d[9][4] => Mux27.IN22
i_d[9][5] => Mux26.IN22
i_d[9][6] => Mux25.IN22
i_d[9][7] => Mux24.IN22
i_d[9][8] => Mux23.IN22
i_d[9][9] => Mux22.IN22
i_d[9][10] => Mux21.IN22
i_d[9][11] => Mux20.IN22
i_d[9][12] => Mux19.IN22
i_d[9][13] => Mux18.IN22
i_d[9][14] => Mux17.IN22
i_d[9][15] => Mux16.IN22
i_d[9][16] => Mux15.IN22
i_d[9][17] => Mux14.IN22
i_d[9][18] => Mux13.IN22
i_d[9][19] => Mux12.IN22
i_d[9][20] => Mux11.IN22
i_d[9][21] => Mux10.IN22
i_d[9][22] => Mux9.IN22
i_d[9][23] => Mux8.IN22
i_d[9][24] => Mux7.IN22
i_d[9][25] => Mux6.IN22
i_d[9][26] => Mux5.IN22
i_d[9][27] => Mux4.IN22
i_d[9][28] => Mux3.IN22
i_d[9][29] => Mux2.IN22
i_d[9][30] => Mux1.IN22
i_d[9][31] => Mux0.IN22
i_d[10][0] => Mux31.IN21
i_d[10][1] => Mux30.IN21
i_d[10][2] => Mux29.IN21
i_d[10][3] => Mux28.IN21
i_d[10][4] => Mux27.IN21
i_d[10][5] => Mux26.IN21
i_d[10][6] => Mux25.IN21
i_d[10][7] => Mux24.IN21
i_d[10][8] => Mux23.IN21
i_d[10][9] => Mux22.IN21
i_d[10][10] => Mux21.IN21
i_d[10][11] => Mux20.IN21
i_d[10][12] => Mux19.IN21
i_d[10][13] => Mux18.IN21
i_d[10][14] => Mux17.IN21
i_d[10][15] => Mux16.IN21
i_d[10][16] => Mux15.IN21
i_d[10][17] => Mux14.IN21
i_d[10][18] => Mux13.IN21
i_d[10][19] => Mux12.IN21
i_d[10][20] => Mux11.IN21
i_d[10][21] => Mux10.IN21
i_d[10][22] => Mux9.IN21
i_d[10][23] => Mux8.IN21
i_d[10][24] => Mux7.IN21
i_d[10][25] => Mux6.IN21
i_d[10][26] => Mux5.IN21
i_d[10][27] => Mux4.IN21
i_d[10][28] => Mux3.IN21
i_d[10][29] => Mux2.IN21
i_d[10][30] => Mux1.IN21
i_d[10][31] => Mux0.IN21
i_d[11][0] => Mux31.IN20
i_d[11][1] => Mux30.IN20
i_d[11][2] => Mux29.IN20
i_d[11][3] => Mux28.IN20
i_d[11][4] => Mux27.IN20
i_d[11][5] => Mux26.IN20
i_d[11][6] => Mux25.IN20
i_d[11][7] => Mux24.IN20
i_d[11][8] => Mux23.IN20
i_d[11][9] => Mux22.IN20
i_d[11][10] => Mux21.IN20
i_d[11][11] => Mux20.IN20
i_d[11][12] => Mux19.IN20
i_d[11][13] => Mux18.IN20
i_d[11][14] => Mux17.IN20
i_d[11][15] => Mux16.IN20
i_d[11][16] => Mux15.IN20
i_d[11][17] => Mux14.IN20
i_d[11][18] => Mux13.IN20
i_d[11][19] => Mux12.IN20
i_d[11][20] => Mux11.IN20
i_d[11][21] => Mux10.IN20
i_d[11][22] => Mux9.IN20
i_d[11][23] => Mux8.IN20
i_d[11][24] => Mux7.IN20
i_d[11][25] => Mux6.IN20
i_d[11][26] => Mux5.IN20
i_d[11][27] => Mux4.IN20
i_d[11][28] => Mux3.IN20
i_d[11][29] => Mux2.IN20
i_d[11][30] => Mux1.IN20
i_d[11][31] => Mux0.IN20
i_d[12][0] => Mux31.IN19
i_d[12][1] => Mux30.IN19
i_d[12][2] => Mux29.IN19
i_d[12][3] => Mux28.IN19
i_d[12][4] => Mux27.IN19
i_d[12][5] => Mux26.IN19
i_d[12][6] => Mux25.IN19
i_d[12][7] => Mux24.IN19
i_d[12][8] => Mux23.IN19
i_d[12][9] => Mux22.IN19
i_d[12][10] => Mux21.IN19
i_d[12][11] => Mux20.IN19
i_d[12][12] => Mux19.IN19
i_d[12][13] => Mux18.IN19
i_d[12][14] => Mux17.IN19
i_d[12][15] => Mux16.IN19
i_d[12][16] => Mux15.IN19
i_d[12][17] => Mux14.IN19
i_d[12][18] => Mux13.IN19
i_d[12][19] => Mux12.IN19
i_d[12][20] => Mux11.IN19
i_d[12][21] => Mux10.IN19
i_d[12][22] => Mux9.IN19
i_d[12][23] => Mux8.IN19
i_d[12][24] => Mux7.IN19
i_d[12][25] => Mux6.IN19
i_d[12][26] => Mux5.IN19
i_d[12][27] => Mux4.IN19
i_d[12][28] => Mux3.IN19
i_d[12][29] => Mux2.IN19
i_d[12][30] => Mux1.IN19
i_d[12][31] => Mux0.IN19
i_d[13][0] => Mux31.IN18
i_d[13][1] => Mux30.IN18
i_d[13][2] => Mux29.IN18
i_d[13][3] => Mux28.IN18
i_d[13][4] => Mux27.IN18
i_d[13][5] => Mux26.IN18
i_d[13][6] => Mux25.IN18
i_d[13][7] => Mux24.IN18
i_d[13][8] => Mux23.IN18
i_d[13][9] => Mux22.IN18
i_d[13][10] => Mux21.IN18
i_d[13][11] => Mux20.IN18
i_d[13][12] => Mux19.IN18
i_d[13][13] => Mux18.IN18
i_d[13][14] => Mux17.IN18
i_d[13][15] => Mux16.IN18
i_d[13][16] => Mux15.IN18
i_d[13][17] => Mux14.IN18
i_d[13][18] => Mux13.IN18
i_d[13][19] => Mux12.IN18
i_d[13][20] => Mux11.IN18
i_d[13][21] => Mux10.IN18
i_d[13][22] => Mux9.IN18
i_d[13][23] => Mux8.IN18
i_d[13][24] => Mux7.IN18
i_d[13][25] => Mux6.IN18
i_d[13][26] => Mux5.IN18
i_d[13][27] => Mux4.IN18
i_d[13][28] => Mux3.IN18
i_d[13][29] => Mux2.IN18
i_d[13][30] => Mux1.IN18
i_d[13][31] => Mux0.IN18
i_d[14][0] => Mux31.IN17
i_d[14][1] => Mux30.IN17
i_d[14][2] => Mux29.IN17
i_d[14][3] => Mux28.IN17
i_d[14][4] => Mux27.IN17
i_d[14][5] => Mux26.IN17
i_d[14][6] => Mux25.IN17
i_d[14][7] => Mux24.IN17
i_d[14][8] => Mux23.IN17
i_d[14][9] => Mux22.IN17
i_d[14][10] => Mux21.IN17
i_d[14][11] => Mux20.IN17
i_d[14][12] => Mux19.IN17
i_d[14][13] => Mux18.IN17
i_d[14][14] => Mux17.IN17
i_d[14][15] => Mux16.IN17
i_d[14][16] => Mux15.IN17
i_d[14][17] => Mux14.IN17
i_d[14][18] => Mux13.IN17
i_d[14][19] => Mux12.IN17
i_d[14][20] => Mux11.IN17
i_d[14][21] => Mux10.IN17
i_d[14][22] => Mux9.IN17
i_d[14][23] => Mux8.IN17
i_d[14][24] => Mux7.IN17
i_d[14][25] => Mux6.IN17
i_d[14][26] => Mux5.IN17
i_d[14][27] => Mux4.IN17
i_d[14][28] => Mux3.IN17
i_d[14][29] => Mux2.IN17
i_d[14][30] => Mux1.IN17
i_d[14][31] => Mux0.IN17
i_d[15][0] => Mux31.IN16
i_d[15][1] => Mux30.IN16
i_d[15][2] => Mux29.IN16
i_d[15][3] => Mux28.IN16
i_d[15][4] => Mux27.IN16
i_d[15][5] => Mux26.IN16
i_d[15][6] => Mux25.IN16
i_d[15][7] => Mux24.IN16
i_d[15][8] => Mux23.IN16
i_d[15][9] => Mux22.IN16
i_d[15][10] => Mux21.IN16
i_d[15][11] => Mux20.IN16
i_d[15][12] => Mux19.IN16
i_d[15][13] => Mux18.IN16
i_d[15][14] => Mux17.IN16
i_d[15][15] => Mux16.IN16
i_d[15][16] => Mux15.IN16
i_d[15][17] => Mux14.IN16
i_d[15][18] => Mux13.IN16
i_d[15][19] => Mux12.IN16
i_d[15][20] => Mux11.IN16
i_d[15][21] => Mux10.IN16
i_d[15][22] => Mux9.IN16
i_d[15][23] => Mux8.IN16
i_d[15][24] => Mux7.IN16
i_d[15][25] => Mux6.IN16
i_d[15][26] => Mux5.IN16
i_d[15][27] => Mux4.IN16
i_d[15][28] => Mux3.IN16
i_d[15][29] => Mux2.IN16
i_d[15][30] => Mux1.IN16
i_d[15][31] => Mux0.IN16
i_d[16][0] => Mux31.IN15
i_d[16][1] => Mux30.IN15
i_d[16][2] => Mux29.IN15
i_d[16][3] => Mux28.IN15
i_d[16][4] => Mux27.IN15
i_d[16][5] => Mux26.IN15
i_d[16][6] => Mux25.IN15
i_d[16][7] => Mux24.IN15
i_d[16][8] => Mux23.IN15
i_d[16][9] => Mux22.IN15
i_d[16][10] => Mux21.IN15
i_d[16][11] => Mux20.IN15
i_d[16][12] => Mux19.IN15
i_d[16][13] => Mux18.IN15
i_d[16][14] => Mux17.IN15
i_d[16][15] => Mux16.IN15
i_d[16][16] => Mux15.IN15
i_d[16][17] => Mux14.IN15
i_d[16][18] => Mux13.IN15
i_d[16][19] => Mux12.IN15
i_d[16][20] => Mux11.IN15
i_d[16][21] => Mux10.IN15
i_d[16][22] => Mux9.IN15
i_d[16][23] => Mux8.IN15
i_d[16][24] => Mux7.IN15
i_d[16][25] => Mux6.IN15
i_d[16][26] => Mux5.IN15
i_d[16][27] => Mux4.IN15
i_d[16][28] => Mux3.IN15
i_d[16][29] => Mux2.IN15
i_d[16][30] => Mux1.IN15
i_d[16][31] => Mux0.IN15
i_d[17][0] => Mux31.IN14
i_d[17][1] => Mux30.IN14
i_d[17][2] => Mux29.IN14
i_d[17][3] => Mux28.IN14
i_d[17][4] => Mux27.IN14
i_d[17][5] => Mux26.IN14
i_d[17][6] => Mux25.IN14
i_d[17][7] => Mux24.IN14
i_d[17][8] => Mux23.IN14
i_d[17][9] => Mux22.IN14
i_d[17][10] => Mux21.IN14
i_d[17][11] => Mux20.IN14
i_d[17][12] => Mux19.IN14
i_d[17][13] => Mux18.IN14
i_d[17][14] => Mux17.IN14
i_d[17][15] => Mux16.IN14
i_d[17][16] => Mux15.IN14
i_d[17][17] => Mux14.IN14
i_d[17][18] => Mux13.IN14
i_d[17][19] => Mux12.IN14
i_d[17][20] => Mux11.IN14
i_d[17][21] => Mux10.IN14
i_d[17][22] => Mux9.IN14
i_d[17][23] => Mux8.IN14
i_d[17][24] => Mux7.IN14
i_d[17][25] => Mux6.IN14
i_d[17][26] => Mux5.IN14
i_d[17][27] => Mux4.IN14
i_d[17][28] => Mux3.IN14
i_d[17][29] => Mux2.IN14
i_d[17][30] => Mux1.IN14
i_d[17][31] => Mux0.IN14
i_d[18][0] => Mux31.IN13
i_d[18][1] => Mux30.IN13
i_d[18][2] => Mux29.IN13
i_d[18][3] => Mux28.IN13
i_d[18][4] => Mux27.IN13
i_d[18][5] => Mux26.IN13
i_d[18][6] => Mux25.IN13
i_d[18][7] => Mux24.IN13
i_d[18][8] => Mux23.IN13
i_d[18][9] => Mux22.IN13
i_d[18][10] => Mux21.IN13
i_d[18][11] => Mux20.IN13
i_d[18][12] => Mux19.IN13
i_d[18][13] => Mux18.IN13
i_d[18][14] => Mux17.IN13
i_d[18][15] => Mux16.IN13
i_d[18][16] => Mux15.IN13
i_d[18][17] => Mux14.IN13
i_d[18][18] => Mux13.IN13
i_d[18][19] => Mux12.IN13
i_d[18][20] => Mux11.IN13
i_d[18][21] => Mux10.IN13
i_d[18][22] => Mux9.IN13
i_d[18][23] => Mux8.IN13
i_d[18][24] => Mux7.IN13
i_d[18][25] => Mux6.IN13
i_d[18][26] => Mux5.IN13
i_d[18][27] => Mux4.IN13
i_d[18][28] => Mux3.IN13
i_d[18][29] => Mux2.IN13
i_d[18][30] => Mux1.IN13
i_d[18][31] => Mux0.IN13
i_d[19][0] => Mux31.IN12
i_d[19][1] => Mux30.IN12
i_d[19][2] => Mux29.IN12
i_d[19][3] => Mux28.IN12
i_d[19][4] => Mux27.IN12
i_d[19][5] => Mux26.IN12
i_d[19][6] => Mux25.IN12
i_d[19][7] => Mux24.IN12
i_d[19][8] => Mux23.IN12
i_d[19][9] => Mux22.IN12
i_d[19][10] => Mux21.IN12
i_d[19][11] => Mux20.IN12
i_d[19][12] => Mux19.IN12
i_d[19][13] => Mux18.IN12
i_d[19][14] => Mux17.IN12
i_d[19][15] => Mux16.IN12
i_d[19][16] => Mux15.IN12
i_d[19][17] => Mux14.IN12
i_d[19][18] => Mux13.IN12
i_d[19][19] => Mux12.IN12
i_d[19][20] => Mux11.IN12
i_d[19][21] => Mux10.IN12
i_d[19][22] => Mux9.IN12
i_d[19][23] => Mux8.IN12
i_d[19][24] => Mux7.IN12
i_d[19][25] => Mux6.IN12
i_d[19][26] => Mux5.IN12
i_d[19][27] => Mux4.IN12
i_d[19][28] => Mux3.IN12
i_d[19][29] => Mux2.IN12
i_d[19][30] => Mux1.IN12
i_d[19][31] => Mux0.IN12
i_d[20][0] => Mux31.IN11
i_d[20][1] => Mux30.IN11
i_d[20][2] => Mux29.IN11
i_d[20][3] => Mux28.IN11
i_d[20][4] => Mux27.IN11
i_d[20][5] => Mux26.IN11
i_d[20][6] => Mux25.IN11
i_d[20][7] => Mux24.IN11
i_d[20][8] => Mux23.IN11
i_d[20][9] => Mux22.IN11
i_d[20][10] => Mux21.IN11
i_d[20][11] => Mux20.IN11
i_d[20][12] => Mux19.IN11
i_d[20][13] => Mux18.IN11
i_d[20][14] => Mux17.IN11
i_d[20][15] => Mux16.IN11
i_d[20][16] => Mux15.IN11
i_d[20][17] => Mux14.IN11
i_d[20][18] => Mux13.IN11
i_d[20][19] => Mux12.IN11
i_d[20][20] => Mux11.IN11
i_d[20][21] => Mux10.IN11
i_d[20][22] => Mux9.IN11
i_d[20][23] => Mux8.IN11
i_d[20][24] => Mux7.IN11
i_d[20][25] => Mux6.IN11
i_d[20][26] => Mux5.IN11
i_d[20][27] => Mux4.IN11
i_d[20][28] => Mux3.IN11
i_d[20][29] => Mux2.IN11
i_d[20][30] => Mux1.IN11
i_d[20][31] => Mux0.IN11
i_d[21][0] => Mux31.IN10
i_d[21][1] => Mux30.IN10
i_d[21][2] => Mux29.IN10
i_d[21][3] => Mux28.IN10
i_d[21][4] => Mux27.IN10
i_d[21][5] => Mux26.IN10
i_d[21][6] => Mux25.IN10
i_d[21][7] => Mux24.IN10
i_d[21][8] => Mux23.IN10
i_d[21][9] => Mux22.IN10
i_d[21][10] => Mux21.IN10
i_d[21][11] => Mux20.IN10
i_d[21][12] => Mux19.IN10
i_d[21][13] => Mux18.IN10
i_d[21][14] => Mux17.IN10
i_d[21][15] => Mux16.IN10
i_d[21][16] => Mux15.IN10
i_d[21][17] => Mux14.IN10
i_d[21][18] => Mux13.IN10
i_d[21][19] => Mux12.IN10
i_d[21][20] => Mux11.IN10
i_d[21][21] => Mux10.IN10
i_d[21][22] => Mux9.IN10
i_d[21][23] => Mux8.IN10
i_d[21][24] => Mux7.IN10
i_d[21][25] => Mux6.IN10
i_d[21][26] => Mux5.IN10
i_d[21][27] => Mux4.IN10
i_d[21][28] => Mux3.IN10
i_d[21][29] => Mux2.IN10
i_d[21][30] => Mux1.IN10
i_d[21][31] => Mux0.IN10
i_d[22][0] => Mux31.IN9
i_d[22][1] => Mux30.IN9
i_d[22][2] => Mux29.IN9
i_d[22][3] => Mux28.IN9
i_d[22][4] => Mux27.IN9
i_d[22][5] => Mux26.IN9
i_d[22][6] => Mux25.IN9
i_d[22][7] => Mux24.IN9
i_d[22][8] => Mux23.IN9
i_d[22][9] => Mux22.IN9
i_d[22][10] => Mux21.IN9
i_d[22][11] => Mux20.IN9
i_d[22][12] => Mux19.IN9
i_d[22][13] => Mux18.IN9
i_d[22][14] => Mux17.IN9
i_d[22][15] => Mux16.IN9
i_d[22][16] => Mux15.IN9
i_d[22][17] => Mux14.IN9
i_d[22][18] => Mux13.IN9
i_d[22][19] => Mux12.IN9
i_d[22][20] => Mux11.IN9
i_d[22][21] => Mux10.IN9
i_d[22][22] => Mux9.IN9
i_d[22][23] => Mux8.IN9
i_d[22][24] => Mux7.IN9
i_d[22][25] => Mux6.IN9
i_d[22][26] => Mux5.IN9
i_d[22][27] => Mux4.IN9
i_d[22][28] => Mux3.IN9
i_d[22][29] => Mux2.IN9
i_d[22][30] => Mux1.IN9
i_d[22][31] => Mux0.IN9
i_d[23][0] => Mux31.IN8
i_d[23][1] => Mux30.IN8
i_d[23][2] => Mux29.IN8
i_d[23][3] => Mux28.IN8
i_d[23][4] => Mux27.IN8
i_d[23][5] => Mux26.IN8
i_d[23][6] => Mux25.IN8
i_d[23][7] => Mux24.IN8
i_d[23][8] => Mux23.IN8
i_d[23][9] => Mux22.IN8
i_d[23][10] => Mux21.IN8
i_d[23][11] => Mux20.IN8
i_d[23][12] => Mux19.IN8
i_d[23][13] => Mux18.IN8
i_d[23][14] => Mux17.IN8
i_d[23][15] => Mux16.IN8
i_d[23][16] => Mux15.IN8
i_d[23][17] => Mux14.IN8
i_d[23][18] => Mux13.IN8
i_d[23][19] => Mux12.IN8
i_d[23][20] => Mux11.IN8
i_d[23][21] => Mux10.IN8
i_d[23][22] => Mux9.IN8
i_d[23][23] => Mux8.IN8
i_d[23][24] => Mux7.IN8
i_d[23][25] => Mux6.IN8
i_d[23][26] => Mux5.IN8
i_d[23][27] => Mux4.IN8
i_d[23][28] => Mux3.IN8
i_d[23][29] => Mux2.IN8
i_d[23][30] => Mux1.IN8
i_d[23][31] => Mux0.IN8
i_d[24][0] => Mux31.IN7
i_d[24][1] => Mux30.IN7
i_d[24][2] => Mux29.IN7
i_d[24][3] => Mux28.IN7
i_d[24][4] => Mux27.IN7
i_d[24][5] => Mux26.IN7
i_d[24][6] => Mux25.IN7
i_d[24][7] => Mux24.IN7
i_d[24][8] => Mux23.IN7
i_d[24][9] => Mux22.IN7
i_d[24][10] => Mux21.IN7
i_d[24][11] => Mux20.IN7
i_d[24][12] => Mux19.IN7
i_d[24][13] => Mux18.IN7
i_d[24][14] => Mux17.IN7
i_d[24][15] => Mux16.IN7
i_d[24][16] => Mux15.IN7
i_d[24][17] => Mux14.IN7
i_d[24][18] => Mux13.IN7
i_d[24][19] => Mux12.IN7
i_d[24][20] => Mux11.IN7
i_d[24][21] => Mux10.IN7
i_d[24][22] => Mux9.IN7
i_d[24][23] => Mux8.IN7
i_d[24][24] => Mux7.IN7
i_d[24][25] => Mux6.IN7
i_d[24][26] => Mux5.IN7
i_d[24][27] => Mux4.IN7
i_d[24][28] => Mux3.IN7
i_d[24][29] => Mux2.IN7
i_d[24][30] => Mux1.IN7
i_d[24][31] => Mux0.IN7
i_d[25][0] => Mux31.IN6
i_d[25][1] => Mux30.IN6
i_d[25][2] => Mux29.IN6
i_d[25][3] => Mux28.IN6
i_d[25][4] => Mux27.IN6
i_d[25][5] => Mux26.IN6
i_d[25][6] => Mux25.IN6
i_d[25][7] => Mux24.IN6
i_d[25][8] => Mux23.IN6
i_d[25][9] => Mux22.IN6
i_d[25][10] => Mux21.IN6
i_d[25][11] => Mux20.IN6
i_d[25][12] => Mux19.IN6
i_d[25][13] => Mux18.IN6
i_d[25][14] => Mux17.IN6
i_d[25][15] => Mux16.IN6
i_d[25][16] => Mux15.IN6
i_d[25][17] => Mux14.IN6
i_d[25][18] => Mux13.IN6
i_d[25][19] => Mux12.IN6
i_d[25][20] => Mux11.IN6
i_d[25][21] => Mux10.IN6
i_d[25][22] => Mux9.IN6
i_d[25][23] => Mux8.IN6
i_d[25][24] => Mux7.IN6
i_d[25][25] => Mux6.IN6
i_d[25][26] => Mux5.IN6
i_d[25][27] => Mux4.IN6
i_d[25][28] => Mux3.IN6
i_d[25][29] => Mux2.IN6
i_d[25][30] => Mux1.IN6
i_d[25][31] => Mux0.IN6
i_d[26][0] => Mux31.IN5
i_d[26][1] => Mux30.IN5
i_d[26][2] => Mux29.IN5
i_d[26][3] => Mux28.IN5
i_d[26][4] => Mux27.IN5
i_d[26][5] => Mux26.IN5
i_d[26][6] => Mux25.IN5
i_d[26][7] => Mux24.IN5
i_d[26][8] => Mux23.IN5
i_d[26][9] => Mux22.IN5
i_d[26][10] => Mux21.IN5
i_d[26][11] => Mux20.IN5
i_d[26][12] => Mux19.IN5
i_d[26][13] => Mux18.IN5
i_d[26][14] => Mux17.IN5
i_d[26][15] => Mux16.IN5
i_d[26][16] => Mux15.IN5
i_d[26][17] => Mux14.IN5
i_d[26][18] => Mux13.IN5
i_d[26][19] => Mux12.IN5
i_d[26][20] => Mux11.IN5
i_d[26][21] => Mux10.IN5
i_d[26][22] => Mux9.IN5
i_d[26][23] => Mux8.IN5
i_d[26][24] => Mux7.IN5
i_d[26][25] => Mux6.IN5
i_d[26][26] => Mux5.IN5
i_d[26][27] => Mux4.IN5
i_d[26][28] => Mux3.IN5
i_d[26][29] => Mux2.IN5
i_d[26][30] => Mux1.IN5
i_d[26][31] => Mux0.IN5
i_d[27][0] => Mux31.IN4
i_d[27][1] => Mux30.IN4
i_d[27][2] => Mux29.IN4
i_d[27][3] => Mux28.IN4
i_d[27][4] => Mux27.IN4
i_d[27][5] => Mux26.IN4
i_d[27][6] => Mux25.IN4
i_d[27][7] => Mux24.IN4
i_d[27][8] => Mux23.IN4
i_d[27][9] => Mux22.IN4
i_d[27][10] => Mux21.IN4
i_d[27][11] => Mux20.IN4
i_d[27][12] => Mux19.IN4
i_d[27][13] => Mux18.IN4
i_d[27][14] => Mux17.IN4
i_d[27][15] => Mux16.IN4
i_d[27][16] => Mux15.IN4
i_d[27][17] => Mux14.IN4
i_d[27][18] => Mux13.IN4
i_d[27][19] => Mux12.IN4
i_d[27][20] => Mux11.IN4
i_d[27][21] => Mux10.IN4
i_d[27][22] => Mux9.IN4
i_d[27][23] => Mux8.IN4
i_d[27][24] => Mux7.IN4
i_d[27][25] => Mux6.IN4
i_d[27][26] => Mux5.IN4
i_d[27][27] => Mux4.IN4
i_d[27][28] => Mux3.IN4
i_d[27][29] => Mux2.IN4
i_d[27][30] => Mux1.IN4
i_d[27][31] => Mux0.IN4
i_d[28][0] => Mux31.IN3
i_d[28][1] => Mux30.IN3
i_d[28][2] => Mux29.IN3
i_d[28][3] => Mux28.IN3
i_d[28][4] => Mux27.IN3
i_d[28][5] => Mux26.IN3
i_d[28][6] => Mux25.IN3
i_d[28][7] => Mux24.IN3
i_d[28][8] => Mux23.IN3
i_d[28][9] => Mux22.IN3
i_d[28][10] => Mux21.IN3
i_d[28][11] => Mux20.IN3
i_d[28][12] => Mux19.IN3
i_d[28][13] => Mux18.IN3
i_d[28][14] => Mux17.IN3
i_d[28][15] => Mux16.IN3
i_d[28][16] => Mux15.IN3
i_d[28][17] => Mux14.IN3
i_d[28][18] => Mux13.IN3
i_d[28][19] => Mux12.IN3
i_d[28][20] => Mux11.IN3
i_d[28][21] => Mux10.IN3
i_d[28][22] => Mux9.IN3
i_d[28][23] => Mux8.IN3
i_d[28][24] => Mux7.IN3
i_d[28][25] => Mux6.IN3
i_d[28][26] => Mux5.IN3
i_d[28][27] => Mux4.IN3
i_d[28][28] => Mux3.IN3
i_d[28][29] => Mux2.IN3
i_d[28][30] => Mux1.IN3
i_d[28][31] => Mux0.IN3
i_d[29][0] => Mux31.IN2
i_d[29][1] => Mux30.IN2
i_d[29][2] => Mux29.IN2
i_d[29][3] => Mux28.IN2
i_d[29][4] => Mux27.IN2
i_d[29][5] => Mux26.IN2
i_d[29][6] => Mux25.IN2
i_d[29][7] => Mux24.IN2
i_d[29][8] => Mux23.IN2
i_d[29][9] => Mux22.IN2
i_d[29][10] => Mux21.IN2
i_d[29][11] => Mux20.IN2
i_d[29][12] => Mux19.IN2
i_d[29][13] => Mux18.IN2
i_d[29][14] => Mux17.IN2
i_d[29][15] => Mux16.IN2
i_d[29][16] => Mux15.IN2
i_d[29][17] => Mux14.IN2
i_d[29][18] => Mux13.IN2
i_d[29][19] => Mux12.IN2
i_d[29][20] => Mux11.IN2
i_d[29][21] => Mux10.IN2
i_d[29][22] => Mux9.IN2
i_d[29][23] => Mux8.IN2
i_d[29][24] => Mux7.IN2
i_d[29][25] => Mux6.IN2
i_d[29][26] => Mux5.IN2
i_d[29][27] => Mux4.IN2
i_d[29][28] => Mux3.IN2
i_d[29][29] => Mux2.IN2
i_d[29][30] => Mux1.IN2
i_d[29][31] => Mux0.IN2
i_d[30][0] => Mux31.IN1
i_d[30][1] => Mux30.IN1
i_d[30][2] => Mux29.IN1
i_d[30][3] => Mux28.IN1
i_d[30][4] => Mux27.IN1
i_d[30][5] => Mux26.IN1
i_d[30][6] => Mux25.IN1
i_d[30][7] => Mux24.IN1
i_d[30][8] => Mux23.IN1
i_d[30][9] => Mux22.IN1
i_d[30][10] => Mux21.IN1
i_d[30][11] => Mux20.IN1
i_d[30][12] => Mux19.IN1
i_d[30][13] => Mux18.IN1
i_d[30][14] => Mux17.IN1
i_d[30][15] => Mux16.IN1
i_d[30][16] => Mux15.IN1
i_d[30][17] => Mux14.IN1
i_d[30][18] => Mux13.IN1
i_d[30][19] => Mux12.IN1
i_d[30][20] => Mux11.IN1
i_d[30][21] => Mux10.IN1
i_d[30][22] => Mux9.IN1
i_d[30][23] => Mux8.IN1
i_d[30][24] => Mux7.IN1
i_d[30][25] => Mux6.IN1
i_d[30][26] => Mux5.IN1
i_d[30][27] => Mux4.IN1
i_d[30][28] => Mux3.IN1
i_d[30][29] => Mux2.IN1
i_d[30][30] => Mux1.IN1
i_d[30][31] => Mux0.IN1
i_d[31][0] => Mux31.IN0
i_d[31][1] => Mux30.IN0
i_d[31][2] => Mux29.IN0
i_d[31][3] => Mux28.IN0
i_d[31][4] => Mux27.IN0
i_d[31][5] => Mux26.IN0
i_d[31][6] => Mux25.IN0
i_d[31][7] => Mux24.IN0
i_d[31][8] => Mux23.IN0
i_d[31][9] => Mux22.IN0
i_d[31][10] => Mux21.IN0
i_d[31][11] => Mux20.IN0
i_d[31][12] => Mux19.IN0
i_d[31][13] => Mux18.IN0
i_d[31][14] => Mux17.IN0
i_d[31][15] => Mux16.IN0
i_d[31][16] => Mux15.IN0
i_d[31][17] => Mux14.IN0
i_d[31][18] => Mux13.IN0
i_d[31][19] => Mux12.IN0
i_d[31][20] => Mux11.IN0
i_d[31][21] => Mux10.IN0
i_d[31][22] => Mux9.IN0
i_d[31][23] => Mux8.IN0
i_d[31][24] => Mux7.IN0
i_d[31][25] => Mux6.IN0
i_d[31][26] => Mux5.IN0
i_d[31][27] => Mux4.IN0
i_d[31][28] => Mux3.IN0
i_d[31][29] => Mux2.IN0
i_d[31][30] => Mux1.IN0
i_d[31][31] => Mux0.IN0
i_s[0] => Mux0.IN36
i_s[0] => Mux1.IN36
i_s[0] => Mux2.IN36
i_s[0] => Mux3.IN36
i_s[0] => Mux4.IN36
i_s[0] => Mux5.IN36
i_s[0] => Mux6.IN36
i_s[0] => Mux7.IN36
i_s[0] => Mux8.IN36
i_s[0] => Mux9.IN36
i_s[0] => Mux10.IN36
i_s[0] => Mux11.IN36
i_s[0] => Mux12.IN36
i_s[0] => Mux13.IN36
i_s[0] => Mux14.IN36
i_s[0] => Mux15.IN36
i_s[0] => Mux16.IN36
i_s[0] => Mux17.IN36
i_s[0] => Mux18.IN36
i_s[0] => Mux19.IN36
i_s[0] => Mux20.IN36
i_s[0] => Mux21.IN36
i_s[0] => Mux22.IN36
i_s[0] => Mux23.IN36
i_s[0] => Mux24.IN36
i_s[0] => Mux25.IN36
i_s[0] => Mux26.IN36
i_s[0] => Mux27.IN36
i_s[0] => Mux28.IN36
i_s[0] => Mux29.IN36
i_s[0] => Mux30.IN36
i_s[0] => Mux31.IN36
i_s[1] => Mux0.IN35
i_s[1] => Mux1.IN35
i_s[1] => Mux2.IN35
i_s[1] => Mux3.IN35
i_s[1] => Mux4.IN35
i_s[1] => Mux5.IN35
i_s[1] => Mux6.IN35
i_s[1] => Mux7.IN35
i_s[1] => Mux8.IN35
i_s[1] => Mux9.IN35
i_s[1] => Mux10.IN35
i_s[1] => Mux11.IN35
i_s[1] => Mux12.IN35
i_s[1] => Mux13.IN35
i_s[1] => Mux14.IN35
i_s[1] => Mux15.IN35
i_s[1] => Mux16.IN35
i_s[1] => Mux17.IN35
i_s[1] => Mux18.IN35
i_s[1] => Mux19.IN35
i_s[1] => Mux20.IN35
i_s[1] => Mux21.IN35
i_s[1] => Mux22.IN35
i_s[1] => Mux23.IN35
i_s[1] => Mux24.IN35
i_s[1] => Mux25.IN35
i_s[1] => Mux26.IN35
i_s[1] => Mux27.IN35
i_s[1] => Mux28.IN35
i_s[1] => Mux29.IN35
i_s[1] => Mux30.IN35
i_s[1] => Mux31.IN35
i_s[2] => Mux0.IN34
i_s[2] => Mux1.IN34
i_s[2] => Mux2.IN34
i_s[2] => Mux3.IN34
i_s[2] => Mux4.IN34
i_s[2] => Mux5.IN34
i_s[2] => Mux6.IN34
i_s[2] => Mux7.IN34
i_s[2] => Mux8.IN34
i_s[2] => Mux9.IN34
i_s[2] => Mux10.IN34
i_s[2] => Mux11.IN34
i_s[2] => Mux12.IN34
i_s[2] => Mux13.IN34
i_s[2] => Mux14.IN34
i_s[2] => Mux15.IN34
i_s[2] => Mux16.IN34
i_s[2] => Mux17.IN34
i_s[2] => Mux18.IN34
i_s[2] => Mux19.IN34
i_s[2] => Mux20.IN34
i_s[2] => Mux21.IN34
i_s[2] => Mux22.IN34
i_s[2] => Mux23.IN34
i_s[2] => Mux24.IN34
i_s[2] => Mux25.IN34
i_s[2] => Mux26.IN34
i_s[2] => Mux27.IN34
i_s[2] => Mux28.IN34
i_s[2] => Mux29.IN34
i_s[2] => Mux30.IN34
i_s[2] => Mux31.IN34
i_s[3] => Mux0.IN33
i_s[3] => Mux1.IN33
i_s[3] => Mux2.IN33
i_s[3] => Mux3.IN33
i_s[3] => Mux4.IN33
i_s[3] => Mux5.IN33
i_s[3] => Mux6.IN33
i_s[3] => Mux7.IN33
i_s[3] => Mux8.IN33
i_s[3] => Mux9.IN33
i_s[3] => Mux10.IN33
i_s[3] => Mux11.IN33
i_s[3] => Mux12.IN33
i_s[3] => Mux13.IN33
i_s[3] => Mux14.IN33
i_s[3] => Mux15.IN33
i_s[3] => Mux16.IN33
i_s[3] => Mux17.IN33
i_s[3] => Mux18.IN33
i_s[3] => Mux19.IN33
i_s[3] => Mux20.IN33
i_s[3] => Mux21.IN33
i_s[3] => Mux22.IN33
i_s[3] => Mux23.IN33
i_s[3] => Mux24.IN33
i_s[3] => Mux25.IN33
i_s[3] => Mux26.IN33
i_s[3] => Mux27.IN33
i_s[3] => Mux28.IN33
i_s[3] => Mux29.IN33
i_s[3] => Mux30.IN33
i_s[3] => Mux31.IN33
i_s[4] => Mux0.IN32
i_s[4] => Mux1.IN32
i_s[4] => Mux2.IN32
i_s[4] => Mux3.IN32
i_s[4] => Mux4.IN32
i_s[4] => Mux5.IN32
i_s[4] => Mux6.IN32
i_s[4] => Mux7.IN32
i_s[4] => Mux8.IN32
i_s[4] => Mux9.IN32
i_s[4] => Mux10.IN32
i_s[4] => Mux11.IN32
i_s[4] => Mux12.IN32
i_s[4] => Mux13.IN32
i_s[4] => Mux14.IN32
i_s[4] => Mux15.IN32
i_s[4] => Mux16.IN32
i_s[4] => Mux17.IN32
i_s[4] => Mux18.IN32
i_s[4] => Mux19.IN32
i_s[4] => Mux20.IN32
i_s[4] => Mux21.IN32
i_s[4] => Mux22.IN32
i_s[4] => Mux23.IN32
i_s[4] => Mux24.IN32
i_s[4] => Mux25.IN32
i_s[4] => Mux26.IN32
i_s[4] => Mux27.IN32
i_s[4] => Mux28.IN32
i_s[4] => Mux29.IN32
i_s[4] => Mux30.IN32
i_s[4] => Mux31.IN32
o_O[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MIP_REG:MainRegister|mux32t1:g_mux2
i_d[0][0] => Mux31.IN31
i_d[0][1] => Mux30.IN31
i_d[0][2] => Mux29.IN31
i_d[0][3] => Mux28.IN31
i_d[0][4] => Mux27.IN31
i_d[0][5] => Mux26.IN31
i_d[0][6] => Mux25.IN31
i_d[0][7] => Mux24.IN31
i_d[0][8] => Mux23.IN31
i_d[0][9] => Mux22.IN31
i_d[0][10] => Mux21.IN31
i_d[0][11] => Mux20.IN31
i_d[0][12] => Mux19.IN31
i_d[0][13] => Mux18.IN31
i_d[0][14] => Mux17.IN31
i_d[0][15] => Mux16.IN31
i_d[0][16] => Mux15.IN31
i_d[0][17] => Mux14.IN31
i_d[0][18] => Mux13.IN31
i_d[0][19] => Mux12.IN31
i_d[0][20] => Mux11.IN31
i_d[0][21] => Mux10.IN31
i_d[0][22] => Mux9.IN31
i_d[0][23] => Mux8.IN31
i_d[0][24] => Mux7.IN31
i_d[0][25] => Mux6.IN31
i_d[0][26] => Mux5.IN31
i_d[0][27] => Mux4.IN31
i_d[0][28] => Mux3.IN31
i_d[0][29] => Mux2.IN31
i_d[0][30] => Mux1.IN31
i_d[0][31] => Mux0.IN31
i_d[1][0] => Mux31.IN30
i_d[1][1] => Mux30.IN30
i_d[1][2] => Mux29.IN30
i_d[1][3] => Mux28.IN30
i_d[1][4] => Mux27.IN30
i_d[1][5] => Mux26.IN30
i_d[1][6] => Mux25.IN30
i_d[1][7] => Mux24.IN30
i_d[1][8] => Mux23.IN30
i_d[1][9] => Mux22.IN30
i_d[1][10] => Mux21.IN30
i_d[1][11] => Mux20.IN30
i_d[1][12] => Mux19.IN30
i_d[1][13] => Mux18.IN30
i_d[1][14] => Mux17.IN30
i_d[1][15] => Mux16.IN30
i_d[1][16] => Mux15.IN30
i_d[1][17] => Mux14.IN30
i_d[1][18] => Mux13.IN30
i_d[1][19] => Mux12.IN30
i_d[1][20] => Mux11.IN30
i_d[1][21] => Mux10.IN30
i_d[1][22] => Mux9.IN30
i_d[1][23] => Mux8.IN30
i_d[1][24] => Mux7.IN30
i_d[1][25] => Mux6.IN30
i_d[1][26] => Mux5.IN30
i_d[1][27] => Mux4.IN30
i_d[1][28] => Mux3.IN30
i_d[1][29] => Mux2.IN30
i_d[1][30] => Mux1.IN30
i_d[1][31] => Mux0.IN30
i_d[2][0] => Mux31.IN29
i_d[2][1] => Mux30.IN29
i_d[2][2] => Mux29.IN29
i_d[2][3] => Mux28.IN29
i_d[2][4] => Mux27.IN29
i_d[2][5] => Mux26.IN29
i_d[2][6] => Mux25.IN29
i_d[2][7] => Mux24.IN29
i_d[2][8] => Mux23.IN29
i_d[2][9] => Mux22.IN29
i_d[2][10] => Mux21.IN29
i_d[2][11] => Mux20.IN29
i_d[2][12] => Mux19.IN29
i_d[2][13] => Mux18.IN29
i_d[2][14] => Mux17.IN29
i_d[2][15] => Mux16.IN29
i_d[2][16] => Mux15.IN29
i_d[2][17] => Mux14.IN29
i_d[2][18] => Mux13.IN29
i_d[2][19] => Mux12.IN29
i_d[2][20] => Mux11.IN29
i_d[2][21] => Mux10.IN29
i_d[2][22] => Mux9.IN29
i_d[2][23] => Mux8.IN29
i_d[2][24] => Mux7.IN29
i_d[2][25] => Mux6.IN29
i_d[2][26] => Mux5.IN29
i_d[2][27] => Mux4.IN29
i_d[2][28] => Mux3.IN29
i_d[2][29] => Mux2.IN29
i_d[2][30] => Mux1.IN29
i_d[2][31] => Mux0.IN29
i_d[3][0] => Mux31.IN28
i_d[3][1] => Mux30.IN28
i_d[3][2] => Mux29.IN28
i_d[3][3] => Mux28.IN28
i_d[3][4] => Mux27.IN28
i_d[3][5] => Mux26.IN28
i_d[3][6] => Mux25.IN28
i_d[3][7] => Mux24.IN28
i_d[3][8] => Mux23.IN28
i_d[3][9] => Mux22.IN28
i_d[3][10] => Mux21.IN28
i_d[3][11] => Mux20.IN28
i_d[3][12] => Mux19.IN28
i_d[3][13] => Mux18.IN28
i_d[3][14] => Mux17.IN28
i_d[3][15] => Mux16.IN28
i_d[3][16] => Mux15.IN28
i_d[3][17] => Mux14.IN28
i_d[3][18] => Mux13.IN28
i_d[3][19] => Mux12.IN28
i_d[3][20] => Mux11.IN28
i_d[3][21] => Mux10.IN28
i_d[3][22] => Mux9.IN28
i_d[3][23] => Mux8.IN28
i_d[3][24] => Mux7.IN28
i_d[3][25] => Mux6.IN28
i_d[3][26] => Mux5.IN28
i_d[3][27] => Mux4.IN28
i_d[3][28] => Mux3.IN28
i_d[3][29] => Mux2.IN28
i_d[3][30] => Mux1.IN28
i_d[3][31] => Mux0.IN28
i_d[4][0] => Mux31.IN27
i_d[4][1] => Mux30.IN27
i_d[4][2] => Mux29.IN27
i_d[4][3] => Mux28.IN27
i_d[4][4] => Mux27.IN27
i_d[4][5] => Mux26.IN27
i_d[4][6] => Mux25.IN27
i_d[4][7] => Mux24.IN27
i_d[4][8] => Mux23.IN27
i_d[4][9] => Mux22.IN27
i_d[4][10] => Mux21.IN27
i_d[4][11] => Mux20.IN27
i_d[4][12] => Mux19.IN27
i_d[4][13] => Mux18.IN27
i_d[4][14] => Mux17.IN27
i_d[4][15] => Mux16.IN27
i_d[4][16] => Mux15.IN27
i_d[4][17] => Mux14.IN27
i_d[4][18] => Mux13.IN27
i_d[4][19] => Mux12.IN27
i_d[4][20] => Mux11.IN27
i_d[4][21] => Mux10.IN27
i_d[4][22] => Mux9.IN27
i_d[4][23] => Mux8.IN27
i_d[4][24] => Mux7.IN27
i_d[4][25] => Mux6.IN27
i_d[4][26] => Mux5.IN27
i_d[4][27] => Mux4.IN27
i_d[4][28] => Mux3.IN27
i_d[4][29] => Mux2.IN27
i_d[4][30] => Mux1.IN27
i_d[4][31] => Mux0.IN27
i_d[5][0] => Mux31.IN26
i_d[5][1] => Mux30.IN26
i_d[5][2] => Mux29.IN26
i_d[5][3] => Mux28.IN26
i_d[5][4] => Mux27.IN26
i_d[5][5] => Mux26.IN26
i_d[5][6] => Mux25.IN26
i_d[5][7] => Mux24.IN26
i_d[5][8] => Mux23.IN26
i_d[5][9] => Mux22.IN26
i_d[5][10] => Mux21.IN26
i_d[5][11] => Mux20.IN26
i_d[5][12] => Mux19.IN26
i_d[5][13] => Mux18.IN26
i_d[5][14] => Mux17.IN26
i_d[5][15] => Mux16.IN26
i_d[5][16] => Mux15.IN26
i_d[5][17] => Mux14.IN26
i_d[5][18] => Mux13.IN26
i_d[5][19] => Mux12.IN26
i_d[5][20] => Mux11.IN26
i_d[5][21] => Mux10.IN26
i_d[5][22] => Mux9.IN26
i_d[5][23] => Mux8.IN26
i_d[5][24] => Mux7.IN26
i_d[5][25] => Mux6.IN26
i_d[5][26] => Mux5.IN26
i_d[5][27] => Mux4.IN26
i_d[5][28] => Mux3.IN26
i_d[5][29] => Mux2.IN26
i_d[5][30] => Mux1.IN26
i_d[5][31] => Mux0.IN26
i_d[6][0] => Mux31.IN25
i_d[6][1] => Mux30.IN25
i_d[6][2] => Mux29.IN25
i_d[6][3] => Mux28.IN25
i_d[6][4] => Mux27.IN25
i_d[6][5] => Mux26.IN25
i_d[6][6] => Mux25.IN25
i_d[6][7] => Mux24.IN25
i_d[6][8] => Mux23.IN25
i_d[6][9] => Mux22.IN25
i_d[6][10] => Mux21.IN25
i_d[6][11] => Mux20.IN25
i_d[6][12] => Mux19.IN25
i_d[6][13] => Mux18.IN25
i_d[6][14] => Mux17.IN25
i_d[6][15] => Mux16.IN25
i_d[6][16] => Mux15.IN25
i_d[6][17] => Mux14.IN25
i_d[6][18] => Mux13.IN25
i_d[6][19] => Mux12.IN25
i_d[6][20] => Mux11.IN25
i_d[6][21] => Mux10.IN25
i_d[6][22] => Mux9.IN25
i_d[6][23] => Mux8.IN25
i_d[6][24] => Mux7.IN25
i_d[6][25] => Mux6.IN25
i_d[6][26] => Mux5.IN25
i_d[6][27] => Mux4.IN25
i_d[6][28] => Mux3.IN25
i_d[6][29] => Mux2.IN25
i_d[6][30] => Mux1.IN25
i_d[6][31] => Mux0.IN25
i_d[7][0] => Mux31.IN24
i_d[7][1] => Mux30.IN24
i_d[7][2] => Mux29.IN24
i_d[7][3] => Mux28.IN24
i_d[7][4] => Mux27.IN24
i_d[7][5] => Mux26.IN24
i_d[7][6] => Mux25.IN24
i_d[7][7] => Mux24.IN24
i_d[7][8] => Mux23.IN24
i_d[7][9] => Mux22.IN24
i_d[7][10] => Mux21.IN24
i_d[7][11] => Mux20.IN24
i_d[7][12] => Mux19.IN24
i_d[7][13] => Mux18.IN24
i_d[7][14] => Mux17.IN24
i_d[7][15] => Mux16.IN24
i_d[7][16] => Mux15.IN24
i_d[7][17] => Mux14.IN24
i_d[7][18] => Mux13.IN24
i_d[7][19] => Mux12.IN24
i_d[7][20] => Mux11.IN24
i_d[7][21] => Mux10.IN24
i_d[7][22] => Mux9.IN24
i_d[7][23] => Mux8.IN24
i_d[7][24] => Mux7.IN24
i_d[7][25] => Mux6.IN24
i_d[7][26] => Mux5.IN24
i_d[7][27] => Mux4.IN24
i_d[7][28] => Mux3.IN24
i_d[7][29] => Mux2.IN24
i_d[7][30] => Mux1.IN24
i_d[7][31] => Mux0.IN24
i_d[8][0] => Mux31.IN23
i_d[8][1] => Mux30.IN23
i_d[8][2] => Mux29.IN23
i_d[8][3] => Mux28.IN23
i_d[8][4] => Mux27.IN23
i_d[8][5] => Mux26.IN23
i_d[8][6] => Mux25.IN23
i_d[8][7] => Mux24.IN23
i_d[8][8] => Mux23.IN23
i_d[8][9] => Mux22.IN23
i_d[8][10] => Mux21.IN23
i_d[8][11] => Mux20.IN23
i_d[8][12] => Mux19.IN23
i_d[8][13] => Mux18.IN23
i_d[8][14] => Mux17.IN23
i_d[8][15] => Mux16.IN23
i_d[8][16] => Mux15.IN23
i_d[8][17] => Mux14.IN23
i_d[8][18] => Mux13.IN23
i_d[8][19] => Mux12.IN23
i_d[8][20] => Mux11.IN23
i_d[8][21] => Mux10.IN23
i_d[8][22] => Mux9.IN23
i_d[8][23] => Mux8.IN23
i_d[8][24] => Mux7.IN23
i_d[8][25] => Mux6.IN23
i_d[8][26] => Mux5.IN23
i_d[8][27] => Mux4.IN23
i_d[8][28] => Mux3.IN23
i_d[8][29] => Mux2.IN23
i_d[8][30] => Mux1.IN23
i_d[8][31] => Mux0.IN23
i_d[9][0] => Mux31.IN22
i_d[9][1] => Mux30.IN22
i_d[9][2] => Mux29.IN22
i_d[9][3] => Mux28.IN22
i_d[9][4] => Mux27.IN22
i_d[9][5] => Mux26.IN22
i_d[9][6] => Mux25.IN22
i_d[9][7] => Mux24.IN22
i_d[9][8] => Mux23.IN22
i_d[9][9] => Mux22.IN22
i_d[9][10] => Mux21.IN22
i_d[9][11] => Mux20.IN22
i_d[9][12] => Mux19.IN22
i_d[9][13] => Mux18.IN22
i_d[9][14] => Mux17.IN22
i_d[9][15] => Mux16.IN22
i_d[9][16] => Mux15.IN22
i_d[9][17] => Mux14.IN22
i_d[9][18] => Mux13.IN22
i_d[9][19] => Mux12.IN22
i_d[9][20] => Mux11.IN22
i_d[9][21] => Mux10.IN22
i_d[9][22] => Mux9.IN22
i_d[9][23] => Mux8.IN22
i_d[9][24] => Mux7.IN22
i_d[9][25] => Mux6.IN22
i_d[9][26] => Mux5.IN22
i_d[9][27] => Mux4.IN22
i_d[9][28] => Mux3.IN22
i_d[9][29] => Mux2.IN22
i_d[9][30] => Mux1.IN22
i_d[9][31] => Mux0.IN22
i_d[10][0] => Mux31.IN21
i_d[10][1] => Mux30.IN21
i_d[10][2] => Mux29.IN21
i_d[10][3] => Mux28.IN21
i_d[10][4] => Mux27.IN21
i_d[10][5] => Mux26.IN21
i_d[10][6] => Mux25.IN21
i_d[10][7] => Mux24.IN21
i_d[10][8] => Mux23.IN21
i_d[10][9] => Mux22.IN21
i_d[10][10] => Mux21.IN21
i_d[10][11] => Mux20.IN21
i_d[10][12] => Mux19.IN21
i_d[10][13] => Mux18.IN21
i_d[10][14] => Mux17.IN21
i_d[10][15] => Mux16.IN21
i_d[10][16] => Mux15.IN21
i_d[10][17] => Mux14.IN21
i_d[10][18] => Mux13.IN21
i_d[10][19] => Mux12.IN21
i_d[10][20] => Mux11.IN21
i_d[10][21] => Mux10.IN21
i_d[10][22] => Mux9.IN21
i_d[10][23] => Mux8.IN21
i_d[10][24] => Mux7.IN21
i_d[10][25] => Mux6.IN21
i_d[10][26] => Mux5.IN21
i_d[10][27] => Mux4.IN21
i_d[10][28] => Mux3.IN21
i_d[10][29] => Mux2.IN21
i_d[10][30] => Mux1.IN21
i_d[10][31] => Mux0.IN21
i_d[11][0] => Mux31.IN20
i_d[11][1] => Mux30.IN20
i_d[11][2] => Mux29.IN20
i_d[11][3] => Mux28.IN20
i_d[11][4] => Mux27.IN20
i_d[11][5] => Mux26.IN20
i_d[11][6] => Mux25.IN20
i_d[11][7] => Mux24.IN20
i_d[11][8] => Mux23.IN20
i_d[11][9] => Mux22.IN20
i_d[11][10] => Mux21.IN20
i_d[11][11] => Mux20.IN20
i_d[11][12] => Mux19.IN20
i_d[11][13] => Mux18.IN20
i_d[11][14] => Mux17.IN20
i_d[11][15] => Mux16.IN20
i_d[11][16] => Mux15.IN20
i_d[11][17] => Mux14.IN20
i_d[11][18] => Mux13.IN20
i_d[11][19] => Mux12.IN20
i_d[11][20] => Mux11.IN20
i_d[11][21] => Mux10.IN20
i_d[11][22] => Mux9.IN20
i_d[11][23] => Mux8.IN20
i_d[11][24] => Mux7.IN20
i_d[11][25] => Mux6.IN20
i_d[11][26] => Mux5.IN20
i_d[11][27] => Mux4.IN20
i_d[11][28] => Mux3.IN20
i_d[11][29] => Mux2.IN20
i_d[11][30] => Mux1.IN20
i_d[11][31] => Mux0.IN20
i_d[12][0] => Mux31.IN19
i_d[12][1] => Mux30.IN19
i_d[12][2] => Mux29.IN19
i_d[12][3] => Mux28.IN19
i_d[12][4] => Mux27.IN19
i_d[12][5] => Mux26.IN19
i_d[12][6] => Mux25.IN19
i_d[12][7] => Mux24.IN19
i_d[12][8] => Mux23.IN19
i_d[12][9] => Mux22.IN19
i_d[12][10] => Mux21.IN19
i_d[12][11] => Mux20.IN19
i_d[12][12] => Mux19.IN19
i_d[12][13] => Mux18.IN19
i_d[12][14] => Mux17.IN19
i_d[12][15] => Mux16.IN19
i_d[12][16] => Mux15.IN19
i_d[12][17] => Mux14.IN19
i_d[12][18] => Mux13.IN19
i_d[12][19] => Mux12.IN19
i_d[12][20] => Mux11.IN19
i_d[12][21] => Mux10.IN19
i_d[12][22] => Mux9.IN19
i_d[12][23] => Mux8.IN19
i_d[12][24] => Mux7.IN19
i_d[12][25] => Mux6.IN19
i_d[12][26] => Mux5.IN19
i_d[12][27] => Mux4.IN19
i_d[12][28] => Mux3.IN19
i_d[12][29] => Mux2.IN19
i_d[12][30] => Mux1.IN19
i_d[12][31] => Mux0.IN19
i_d[13][0] => Mux31.IN18
i_d[13][1] => Mux30.IN18
i_d[13][2] => Mux29.IN18
i_d[13][3] => Mux28.IN18
i_d[13][4] => Mux27.IN18
i_d[13][5] => Mux26.IN18
i_d[13][6] => Mux25.IN18
i_d[13][7] => Mux24.IN18
i_d[13][8] => Mux23.IN18
i_d[13][9] => Mux22.IN18
i_d[13][10] => Mux21.IN18
i_d[13][11] => Mux20.IN18
i_d[13][12] => Mux19.IN18
i_d[13][13] => Mux18.IN18
i_d[13][14] => Mux17.IN18
i_d[13][15] => Mux16.IN18
i_d[13][16] => Mux15.IN18
i_d[13][17] => Mux14.IN18
i_d[13][18] => Mux13.IN18
i_d[13][19] => Mux12.IN18
i_d[13][20] => Mux11.IN18
i_d[13][21] => Mux10.IN18
i_d[13][22] => Mux9.IN18
i_d[13][23] => Mux8.IN18
i_d[13][24] => Mux7.IN18
i_d[13][25] => Mux6.IN18
i_d[13][26] => Mux5.IN18
i_d[13][27] => Mux4.IN18
i_d[13][28] => Mux3.IN18
i_d[13][29] => Mux2.IN18
i_d[13][30] => Mux1.IN18
i_d[13][31] => Mux0.IN18
i_d[14][0] => Mux31.IN17
i_d[14][1] => Mux30.IN17
i_d[14][2] => Mux29.IN17
i_d[14][3] => Mux28.IN17
i_d[14][4] => Mux27.IN17
i_d[14][5] => Mux26.IN17
i_d[14][6] => Mux25.IN17
i_d[14][7] => Mux24.IN17
i_d[14][8] => Mux23.IN17
i_d[14][9] => Mux22.IN17
i_d[14][10] => Mux21.IN17
i_d[14][11] => Mux20.IN17
i_d[14][12] => Mux19.IN17
i_d[14][13] => Mux18.IN17
i_d[14][14] => Mux17.IN17
i_d[14][15] => Mux16.IN17
i_d[14][16] => Mux15.IN17
i_d[14][17] => Mux14.IN17
i_d[14][18] => Mux13.IN17
i_d[14][19] => Mux12.IN17
i_d[14][20] => Mux11.IN17
i_d[14][21] => Mux10.IN17
i_d[14][22] => Mux9.IN17
i_d[14][23] => Mux8.IN17
i_d[14][24] => Mux7.IN17
i_d[14][25] => Mux6.IN17
i_d[14][26] => Mux5.IN17
i_d[14][27] => Mux4.IN17
i_d[14][28] => Mux3.IN17
i_d[14][29] => Mux2.IN17
i_d[14][30] => Mux1.IN17
i_d[14][31] => Mux0.IN17
i_d[15][0] => Mux31.IN16
i_d[15][1] => Mux30.IN16
i_d[15][2] => Mux29.IN16
i_d[15][3] => Mux28.IN16
i_d[15][4] => Mux27.IN16
i_d[15][5] => Mux26.IN16
i_d[15][6] => Mux25.IN16
i_d[15][7] => Mux24.IN16
i_d[15][8] => Mux23.IN16
i_d[15][9] => Mux22.IN16
i_d[15][10] => Mux21.IN16
i_d[15][11] => Mux20.IN16
i_d[15][12] => Mux19.IN16
i_d[15][13] => Mux18.IN16
i_d[15][14] => Mux17.IN16
i_d[15][15] => Mux16.IN16
i_d[15][16] => Mux15.IN16
i_d[15][17] => Mux14.IN16
i_d[15][18] => Mux13.IN16
i_d[15][19] => Mux12.IN16
i_d[15][20] => Mux11.IN16
i_d[15][21] => Mux10.IN16
i_d[15][22] => Mux9.IN16
i_d[15][23] => Mux8.IN16
i_d[15][24] => Mux7.IN16
i_d[15][25] => Mux6.IN16
i_d[15][26] => Mux5.IN16
i_d[15][27] => Mux4.IN16
i_d[15][28] => Mux3.IN16
i_d[15][29] => Mux2.IN16
i_d[15][30] => Mux1.IN16
i_d[15][31] => Mux0.IN16
i_d[16][0] => Mux31.IN15
i_d[16][1] => Mux30.IN15
i_d[16][2] => Mux29.IN15
i_d[16][3] => Mux28.IN15
i_d[16][4] => Mux27.IN15
i_d[16][5] => Mux26.IN15
i_d[16][6] => Mux25.IN15
i_d[16][7] => Mux24.IN15
i_d[16][8] => Mux23.IN15
i_d[16][9] => Mux22.IN15
i_d[16][10] => Mux21.IN15
i_d[16][11] => Mux20.IN15
i_d[16][12] => Mux19.IN15
i_d[16][13] => Mux18.IN15
i_d[16][14] => Mux17.IN15
i_d[16][15] => Mux16.IN15
i_d[16][16] => Mux15.IN15
i_d[16][17] => Mux14.IN15
i_d[16][18] => Mux13.IN15
i_d[16][19] => Mux12.IN15
i_d[16][20] => Mux11.IN15
i_d[16][21] => Mux10.IN15
i_d[16][22] => Mux9.IN15
i_d[16][23] => Mux8.IN15
i_d[16][24] => Mux7.IN15
i_d[16][25] => Mux6.IN15
i_d[16][26] => Mux5.IN15
i_d[16][27] => Mux4.IN15
i_d[16][28] => Mux3.IN15
i_d[16][29] => Mux2.IN15
i_d[16][30] => Mux1.IN15
i_d[16][31] => Mux0.IN15
i_d[17][0] => Mux31.IN14
i_d[17][1] => Mux30.IN14
i_d[17][2] => Mux29.IN14
i_d[17][3] => Mux28.IN14
i_d[17][4] => Mux27.IN14
i_d[17][5] => Mux26.IN14
i_d[17][6] => Mux25.IN14
i_d[17][7] => Mux24.IN14
i_d[17][8] => Mux23.IN14
i_d[17][9] => Mux22.IN14
i_d[17][10] => Mux21.IN14
i_d[17][11] => Mux20.IN14
i_d[17][12] => Mux19.IN14
i_d[17][13] => Mux18.IN14
i_d[17][14] => Mux17.IN14
i_d[17][15] => Mux16.IN14
i_d[17][16] => Mux15.IN14
i_d[17][17] => Mux14.IN14
i_d[17][18] => Mux13.IN14
i_d[17][19] => Mux12.IN14
i_d[17][20] => Mux11.IN14
i_d[17][21] => Mux10.IN14
i_d[17][22] => Mux9.IN14
i_d[17][23] => Mux8.IN14
i_d[17][24] => Mux7.IN14
i_d[17][25] => Mux6.IN14
i_d[17][26] => Mux5.IN14
i_d[17][27] => Mux4.IN14
i_d[17][28] => Mux3.IN14
i_d[17][29] => Mux2.IN14
i_d[17][30] => Mux1.IN14
i_d[17][31] => Mux0.IN14
i_d[18][0] => Mux31.IN13
i_d[18][1] => Mux30.IN13
i_d[18][2] => Mux29.IN13
i_d[18][3] => Mux28.IN13
i_d[18][4] => Mux27.IN13
i_d[18][5] => Mux26.IN13
i_d[18][6] => Mux25.IN13
i_d[18][7] => Mux24.IN13
i_d[18][8] => Mux23.IN13
i_d[18][9] => Mux22.IN13
i_d[18][10] => Mux21.IN13
i_d[18][11] => Mux20.IN13
i_d[18][12] => Mux19.IN13
i_d[18][13] => Mux18.IN13
i_d[18][14] => Mux17.IN13
i_d[18][15] => Mux16.IN13
i_d[18][16] => Mux15.IN13
i_d[18][17] => Mux14.IN13
i_d[18][18] => Mux13.IN13
i_d[18][19] => Mux12.IN13
i_d[18][20] => Mux11.IN13
i_d[18][21] => Mux10.IN13
i_d[18][22] => Mux9.IN13
i_d[18][23] => Mux8.IN13
i_d[18][24] => Mux7.IN13
i_d[18][25] => Mux6.IN13
i_d[18][26] => Mux5.IN13
i_d[18][27] => Mux4.IN13
i_d[18][28] => Mux3.IN13
i_d[18][29] => Mux2.IN13
i_d[18][30] => Mux1.IN13
i_d[18][31] => Mux0.IN13
i_d[19][0] => Mux31.IN12
i_d[19][1] => Mux30.IN12
i_d[19][2] => Mux29.IN12
i_d[19][3] => Mux28.IN12
i_d[19][4] => Mux27.IN12
i_d[19][5] => Mux26.IN12
i_d[19][6] => Mux25.IN12
i_d[19][7] => Mux24.IN12
i_d[19][8] => Mux23.IN12
i_d[19][9] => Mux22.IN12
i_d[19][10] => Mux21.IN12
i_d[19][11] => Mux20.IN12
i_d[19][12] => Mux19.IN12
i_d[19][13] => Mux18.IN12
i_d[19][14] => Mux17.IN12
i_d[19][15] => Mux16.IN12
i_d[19][16] => Mux15.IN12
i_d[19][17] => Mux14.IN12
i_d[19][18] => Mux13.IN12
i_d[19][19] => Mux12.IN12
i_d[19][20] => Mux11.IN12
i_d[19][21] => Mux10.IN12
i_d[19][22] => Mux9.IN12
i_d[19][23] => Mux8.IN12
i_d[19][24] => Mux7.IN12
i_d[19][25] => Mux6.IN12
i_d[19][26] => Mux5.IN12
i_d[19][27] => Mux4.IN12
i_d[19][28] => Mux3.IN12
i_d[19][29] => Mux2.IN12
i_d[19][30] => Mux1.IN12
i_d[19][31] => Mux0.IN12
i_d[20][0] => Mux31.IN11
i_d[20][1] => Mux30.IN11
i_d[20][2] => Mux29.IN11
i_d[20][3] => Mux28.IN11
i_d[20][4] => Mux27.IN11
i_d[20][5] => Mux26.IN11
i_d[20][6] => Mux25.IN11
i_d[20][7] => Mux24.IN11
i_d[20][8] => Mux23.IN11
i_d[20][9] => Mux22.IN11
i_d[20][10] => Mux21.IN11
i_d[20][11] => Mux20.IN11
i_d[20][12] => Mux19.IN11
i_d[20][13] => Mux18.IN11
i_d[20][14] => Mux17.IN11
i_d[20][15] => Mux16.IN11
i_d[20][16] => Mux15.IN11
i_d[20][17] => Mux14.IN11
i_d[20][18] => Mux13.IN11
i_d[20][19] => Mux12.IN11
i_d[20][20] => Mux11.IN11
i_d[20][21] => Mux10.IN11
i_d[20][22] => Mux9.IN11
i_d[20][23] => Mux8.IN11
i_d[20][24] => Mux7.IN11
i_d[20][25] => Mux6.IN11
i_d[20][26] => Mux5.IN11
i_d[20][27] => Mux4.IN11
i_d[20][28] => Mux3.IN11
i_d[20][29] => Mux2.IN11
i_d[20][30] => Mux1.IN11
i_d[20][31] => Mux0.IN11
i_d[21][0] => Mux31.IN10
i_d[21][1] => Mux30.IN10
i_d[21][2] => Mux29.IN10
i_d[21][3] => Mux28.IN10
i_d[21][4] => Mux27.IN10
i_d[21][5] => Mux26.IN10
i_d[21][6] => Mux25.IN10
i_d[21][7] => Mux24.IN10
i_d[21][8] => Mux23.IN10
i_d[21][9] => Mux22.IN10
i_d[21][10] => Mux21.IN10
i_d[21][11] => Mux20.IN10
i_d[21][12] => Mux19.IN10
i_d[21][13] => Mux18.IN10
i_d[21][14] => Mux17.IN10
i_d[21][15] => Mux16.IN10
i_d[21][16] => Mux15.IN10
i_d[21][17] => Mux14.IN10
i_d[21][18] => Mux13.IN10
i_d[21][19] => Mux12.IN10
i_d[21][20] => Mux11.IN10
i_d[21][21] => Mux10.IN10
i_d[21][22] => Mux9.IN10
i_d[21][23] => Mux8.IN10
i_d[21][24] => Mux7.IN10
i_d[21][25] => Mux6.IN10
i_d[21][26] => Mux5.IN10
i_d[21][27] => Mux4.IN10
i_d[21][28] => Mux3.IN10
i_d[21][29] => Mux2.IN10
i_d[21][30] => Mux1.IN10
i_d[21][31] => Mux0.IN10
i_d[22][0] => Mux31.IN9
i_d[22][1] => Mux30.IN9
i_d[22][2] => Mux29.IN9
i_d[22][3] => Mux28.IN9
i_d[22][4] => Mux27.IN9
i_d[22][5] => Mux26.IN9
i_d[22][6] => Mux25.IN9
i_d[22][7] => Mux24.IN9
i_d[22][8] => Mux23.IN9
i_d[22][9] => Mux22.IN9
i_d[22][10] => Mux21.IN9
i_d[22][11] => Mux20.IN9
i_d[22][12] => Mux19.IN9
i_d[22][13] => Mux18.IN9
i_d[22][14] => Mux17.IN9
i_d[22][15] => Mux16.IN9
i_d[22][16] => Mux15.IN9
i_d[22][17] => Mux14.IN9
i_d[22][18] => Mux13.IN9
i_d[22][19] => Mux12.IN9
i_d[22][20] => Mux11.IN9
i_d[22][21] => Mux10.IN9
i_d[22][22] => Mux9.IN9
i_d[22][23] => Mux8.IN9
i_d[22][24] => Mux7.IN9
i_d[22][25] => Mux6.IN9
i_d[22][26] => Mux5.IN9
i_d[22][27] => Mux4.IN9
i_d[22][28] => Mux3.IN9
i_d[22][29] => Mux2.IN9
i_d[22][30] => Mux1.IN9
i_d[22][31] => Mux0.IN9
i_d[23][0] => Mux31.IN8
i_d[23][1] => Mux30.IN8
i_d[23][2] => Mux29.IN8
i_d[23][3] => Mux28.IN8
i_d[23][4] => Mux27.IN8
i_d[23][5] => Mux26.IN8
i_d[23][6] => Mux25.IN8
i_d[23][7] => Mux24.IN8
i_d[23][8] => Mux23.IN8
i_d[23][9] => Mux22.IN8
i_d[23][10] => Mux21.IN8
i_d[23][11] => Mux20.IN8
i_d[23][12] => Mux19.IN8
i_d[23][13] => Mux18.IN8
i_d[23][14] => Mux17.IN8
i_d[23][15] => Mux16.IN8
i_d[23][16] => Mux15.IN8
i_d[23][17] => Mux14.IN8
i_d[23][18] => Mux13.IN8
i_d[23][19] => Mux12.IN8
i_d[23][20] => Mux11.IN8
i_d[23][21] => Mux10.IN8
i_d[23][22] => Mux9.IN8
i_d[23][23] => Mux8.IN8
i_d[23][24] => Mux7.IN8
i_d[23][25] => Mux6.IN8
i_d[23][26] => Mux5.IN8
i_d[23][27] => Mux4.IN8
i_d[23][28] => Mux3.IN8
i_d[23][29] => Mux2.IN8
i_d[23][30] => Mux1.IN8
i_d[23][31] => Mux0.IN8
i_d[24][0] => Mux31.IN7
i_d[24][1] => Mux30.IN7
i_d[24][2] => Mux29.IN7
i_d[24][3] => Mux28.IN7
i_d[24][4] => Mux27.IN7
i_d[24][5] => Mux26.IN7
i_d[24][6] => Mux25.IN7
i_d[24][7] => Mux24.IN7
i_d[24][8] => Mux23.IN7
i_d[24][9] => Mux22.IN7
i_d[24][10] => Mux21.IN7
i_d[24][11] => Mux20.IN7
i_d[24][12] => Mux19.IN7
i_d[24][13] => Mux18.IN7
i_d[24][14] => Mux17.IN7
i_d[24][15] => Mux16.IN7
i_d[24][16] => Mux15.IN7
i_d[24][17] => Mux14.IN7
i_d[24][18] => Mux13.IN7
i_d[24][19] => Mux12.IN7
i_d[24][20] => Mux11.IN7
i_d[24][21] => Mux10.IN7
i_d[24][22] => Mux9.IN7
i_d[24][23] => Mux8.IN7
i_d[24][24] => Mux7.IN7
i_d[24][25] => Mux6.IN7
i_d[24][26] => Mux5.IN7
i_d[24][27] => Mux4.IN7
i_d[24][28] => Mux3.IN7
i_d[24][29] => Mux2.IN7
i_d[24][30] => Mux1.IN7
i_d[24][31] => Mux0.IN7
i_d[25][0] => Mux31.IN6
i_d[25][1] => Mux30.IN6
i_d[25][2] => Mux29.IN6
i_d[25][3] => Mux28.IN6
i_d[25][4] => Mux27.IN6
i_d[25][5] => Mux26.IN6
i_d[25][6] => Mux25.IN6
i_d[25][7] => Mux24.IN6
i_d[25][8] => Mux23.IN6
i_d[25][9] => Mux22.IN6
i_d[25][10] => Mux21.IN6
i_d[25][11] => Mux20.IN6
i_d[25][12] => Mux19.IN6
i_d[25][13] => Mux18.IN6
i_d[25][14] => Mux17.IN6
i_d[25][15] => Mux16.IN6
i_d[25][16] => Mux15.IN6
i_d[25][17] => Mux14.IN6
i_d[25][18] => Mux13.IN6
i_d[25][19] => Mux12.IN6
i_d[25][20] => Mux11.IN6
i_d[25][21] => Mux10.IN6
i_d[25][22] => Mux9.IN6
i_d[25][23] => Mux8.IN6
i_d[25][24] => Mux7.IN6
i_d[25][25] => Mux6.IN6
i_d[25][26] => Mux5.IN6
i_d[25][27] => Mux4.IN6
i_d[25][28] => Mux3.IN6
i_d[25][29] => Mux2.IN6
i_d[25][30] => Mux1.IN6
i_d[25][31] => Mux0.IN6
i_d[26][0] => Mux31.IN5
i_d[26][1] => Mux30.IN5
i_d[26][2] => Mux29.IN5
i_d[26][3] => Mux28.IN5
i_d[26][4] => Mux27.IN5
i_d[26][5] => Mux26.IN5
i_d[26][6] => Mux25.IN5
i_d[26][7] => Mux24.IN5
i_d[26][8] => Mux23.IN5
i_d[26][9] => Mux22.IN5
i_d[26][10] => Mux21.IN5
i_d[26][11] => Mux20.IN5
i_d[26][12] => Mux19.IN5
i_d[26][13] => Mux18.IN5
i_d[26][14] => Mux17.IN5
i_d[26][15] => Mux16.IN5
i_d[26][16] => Mux15.IN5
i_d[26][17] => Mux14.IN5
i_d[26][18] => Mux13.IN5
i_d[26][19] => Mux12.IN5
i_d[26][20] => Mux11.IN5
i_d[26][21] => Mux10.IN5
i_d[26][22] => Mux9.IN5
i_d[26][23] => Mux8.IN5
i_d[26][24] => Mux7.IN5
i_d[26][25] => Mux6.IN5
i_d[26][26] => Mux5.IN5
i_d[26][27] => Mux4.IN5
i_d[26][28] => Mux3.IN5
i_d[26][29] => Mux2.IN5
i_d[26][30] => Mux1.IN5
i_d[26][31] => Mux0.IN5
i_d[27][0] => Mux31.IN4
i_d[27][1] => Mux30.IN4
i_d[27][2] => Mux29.IN4
i_d[27][3] => Mux28.IN4
i_d[27][4] => Mux27.IN4
i_d[27][5] => Mux26.IN4
i_d[27][6] => Mux25.IN4
i_d[27][7] => Mux24.IN4
i_d[27][8] => Mux23.IN4
i_d[27][9] => Mux22.IN4
i_d[27][10] => Mux21.IN4
i_d[27][11] => Mux20.IN4
i_d[27][12] => Mux19.IN4
i_d[27][13] => Mux18.IN4
i_d[27][14] => Mux17.IN4
i_d[27][15] => Mux16.IN4
i_d[27][16] => Mux15.IN4
i_d[27][17] => Mux14.IN4
i_d[27][18] => Mux13.IN4
i_d[27][19] => Mux12.IN4
i_d[27][20] => Mux11.IN4
i_d[27][21] => Mux10.IN4
i_d[27][22] => Mux9.IN4
i_d[27][23] => Mux8.IN4
i_d[27][24] => Mux7.IN4
i_d[27][25] => Mux6.IN4
i_d[27][26] => Mux5.IN4
i_d[27][27] => Mux4.IN4
i_d[27][28] => Mux3.IN4
i_d[27][29] => Mux2.IN4
i_d[27][30] => Mux1.IN4
i_d[27][31] => Mux0.IN4
i_d[28][0] => Mux31.IN3
i_d[28][1] => Mux30.IN3
i_d[28][2] => Mux29.IN3
i_d[28][3] => Mux28.IN3
i_d[28][4] => Mux27.IN3
i_d[28][5] => Mux26.IN3
i_d[28][6] => Mux25.IN3
i_d[28][7] => Mux24.IN3
i_d[28][8] => Mux23.IN3
i_d[28][9] => Mux22.IN3
i_d[28][10] => Mux21.IN3
i_d[28][11] => Mux20.IN3
i_d[28][12] => Mux19.IN3
i_d[28][13] => Mux18.IN3
i_d[28][14] => Mux17.IN3
i_d[28][15] => Mux16.IN3
i_d[28][16] => Mux15.IN3
i_d[28][17] => Mux14.IN3
i_d[28][18] => Mux13.IN3
i_d[28][19] => Mux12.IN3
i_d[28][20] => Mux11.IN3
i_d[28][21] => Mux10.IN3
i_d[28][22] => Mux9.IN3
i_d[28][23] => Mux8.IN3
i_d[28][24] => Mux7.IN3
i_d[28][25] => Mux6.IN3
i_d[28][26] => Mux5.IN3
i_d[28][27] => Mux4.IN3
i_d[28][28] => Mux3.IN3
i_d[28][29] => Mux2.IN3
i_d[28][30] => Mux1.IN3
i_d[28][31] => Mux0.IN3
i_d[29][0] => Mux31.IN2
i_d[29][1] => Mux30.IN2
i_d[29][2] => Mux29.IN2
i_d[29][3] => Mux28.IN2
i_d[29][4] => Mux27.IN2
i_d[29][5] => Mux26.IN2
i_d[29][6] => Mux25.IN2
i_d[29][7] => Mux24.IN2
i_d[29][8] => Mux23.IN2
i_d[29][9] => Mux22.IN2
i_d[29][10] => Mux21.IN2
i_d[29][11] => Mux20.IN2
i_d[29][12] => Mux19.IN2
i_d[29][13] => Mux18.IN2
i_d[29][14] => Mux17.IN2
i_d[29][15] => Mux16.IN2
i_d[29][16] => Mux15.IN2
i_d[29][17] => Mux14.IN2
i_d[29][18] => Mux13.IN2
i_d[29][19] => Mux12.IN2
i_d[29][20] => Mux11.IN2
i_d[29][21] => Mux10.IN2
i_d[29][22] => Mux9.IN2
i_d[29][23] => Mux8.IN2
i_d[29][24] => Mux7.IN2
i_d[29][25] => Mux6.IN2
i_d[29][26] => Mux5.IN2
i_d[29][27] => Mux4.IN2
i_d[29][28] => Mux3.IN2
i_d[29][29] => Mux2.IN2
i_d[29][30] => Mux1.IN2
i_d[29][31] => Mux0.IN2
i_d[30][0] => Mux31.IN1
i_d[30][1] => Mux30.IN1
i_d[30][2] => Mux29.IN1
i_d[30][3] => Mux28.IN1
i_d[30][4] => Mux27.IN1
i_d[30][5] => Mux26.IN1
i_d[30][6] => Mux25.IN1
i_d[30][7] => Mux24.IN1
i_d[30][8] => Mux23.IN1
i_d[30][9] => Mux22.IN1
i_d[30][10] => Mux21.IN1
i_d[30][11] => Mux20.IN1
i_d[30][12] => Mux19.IN1
i_d[30][13] => Mux18.IN1
i_d[30][14] => Mux17.IN1
i_d[30][15] => Mux16.IN1
i_d[30][16] => Mux15.IN1
i_d[30][17] => Mux14.IN1
i_d[30][18] => Mux13.IN1
i_d[30][19] => Mux12.IN1
i_d[30][20] => Mux11.IN1
i_d[30][21] => Mux10.IN1
i_d[30][22] => Mux9.IN1
i_d[30][23] => Mux8.IN1
i_d[30][24] => Mux7.IN1
i_d[30][25] => Mux6.IN1
i_d[30][26] => Mux5.IN1
i_d[30][27] => Mux4.IN1
i_d[30][28] => Mux3.IN1
i_d[30][29] => Mux2.IN1
i_d[30][30] => Mux1.IN1
i_d[30][31] => Mux0.IN1
i_d[31][0] => Mux31.IN0
i_d[31][1] => Mux30.IN0
i_d[31][2] => Mux29.IN0
i_d[31][3] => Mux28.IN0
i_d[31][4] => Mux27.IN0
i_d[31][5] => Mux26.IN0
i_d[31][6] => Mux25.IN0
i_d[31][7] => Mux24.IN0
i_d[31][8] => Mux23.IN0
i_d[31][9] => Mux22.IN0
i_d[31][10] => Mux21.IN0
i_d[31][11] => Mux20.IN0
i_d[31][12] => Mux19.IN0
i_d[31][13] => Mux18.IN0
i_d[31][14] => Mux17.IN0
i_d[31][15] => Mux16.IN0
i_d[31][16] => Mux15.IN0
i_d[31][17] => Mux14.IN0
i_d[31][18] => Mux13.IN0
i_d[31][19] => Mux12.IN0
i_d[31][20] => Mux11.IN0
i_d[31][21] => Mux10.IN0
i_d[31][22] => Mux9.IN0
i_d[31][23] => Mux8.IN0
i_d[31][24] => Mux7.IN0
i_d[31][25] => Mux6.IN0
i_d[31][26] => Mux5.IN0
i_d[31][27] => Mux4.IN0
i_d[31][28] => Mux3.IN0
i_d[31][29] => Mux2.IN0
i_d[31][30] => Mux1.IN0
i_d[31][31] => Mux0.IN0
i_s[0] => Mux0.IN36
i_s[0] => Mux1.IN36
i_s[0] => Mux2.IN36
i_s[0] => Mux3.IN36
i_s[0] => Mux4.IN36
i_s[0] => Mux5.IN36
i_s[0] => Mux6.IN36
i_s[0] => Mux7.IN36
i_s[0] => Mux8.IN36
i_s[0] => Mux9.IN36
i_s[0] => Mux10.IN36
i_s[0] => Mux11.IN36
i_s[0] => Mux12.IN36
i_s[0] => Mux13.IN36
i_s[0] => Mux14.IN36
i_s[0] => Mux15.IN36
i_s[0] => Mux16.IN36
i_s[0] => Mux17.IN36
i_s[0] => Mux18.IN36
i_s[0] => Mux19.IN36
i_s[0] => Mux20.IN36
i_s[0] => Mux21.IN36
i_s[0] => Mux22.IN36
i_s[0] => Mux23.IN36
i_s[0] => Mux24.IN36
i_s[0] => Mux25.IN36
i_s[0] => Mux26.IN36
i_s[0] => Mux27.IN36
i_s[0] => Mux28.IN36
i_s[0] => Mux29.IN36
i_s[0] => Mux30.IN36
i_s[0] => Mux31.IN36
i_s[1] => Mux0.IN35
i_s[1] => Mux1.IN35
i_s[1] => Mux2.IN35
i_s[1] => Mux3.IN35
i_s[1] => Mux4.IN35
i_s[1] => Mux5.IN35
i_s[1] => Mux6.IN35
i_s[1] => Mux7.IN35
i_s[1] => Mux8.IN35
i_s[1] => Mux9.IN35
i_s[1] => Mux10.IN35
i_s[1] => Mux11.IN35
i_s[1] => Mux12.IN35
i_s[1] => Mux13.IN35
i_s[1] => Mux14.IN35
i_s[1] => Mux15.IN35
i_s[1] => Mux16.IN35
i_s[1] => Mux17.IN35
i_s[1] => Mux18.IN35
i_s[1] => Mux19.IN35
i_s[1] => Mux20.IN35
i_s[1] => Mux21.IN35
i_s[1] => Mux22.IN35
i_s[1] => Mux23.IN35
i_s[1] => Mux24.IN35
i_s[1] => Mux25.IN35
i_s[1] => Mux26.IN35
i_s[1] => Mux27.IN35
i_s[1] => Mux28.IN35
i_s[1] => Mux29.IN35
i_s[1] => Mux30.IN35
i_s[1] => Mux31.IN35
i_s[2] => Mux0.IN34
i_s[2] => Mux1.IN34
i_s[2] => Mux2.IN34
i_s[2] => Mux3.IN34
i_s[2] => Mux4.IN34
i_s[2] => Mux5.IN34
i_s[2] => Mux6.IN34
i_s[2] => Mux7.IN34
i_s[2] => Mux8.IN34
i_s[2] => Mux9.IN34
i_s[2] => Mux10.IN34
i_s[2] => Mux11.IN34
i_s[2] => Mux12.IN34
i_s[2] => Mux13.IN34
i_s[2] => Mux14.IN34
i_s[2] => Mux15.IN34
i_s[2] => Mux16.IN34
i_s[2] => Mux17.IN34
i_s[2] => Mux18.IN34
i_s[2] => Mux19.IN34
i_s[2] => Mux20.IN34
i_s[2] => Mux21.IN34
i_s[2] => Mux22.IN34
i_s[2] => Mux23.IN34
i_s[2] => Mux24.IN34
i_s[2] => Mux25.IN34
i_s[2] => Mux26.IN34
i_s[2] => Mux27.IN34
i_s[2] => Mux28.IN34
i_s[2] => Mux29.IN34
i_s[2] => Mux30.IN34
i_s[2] => Mux31.IN34
i_s[3] => Mux0.IN33
i_s[3] => Mux1.IN33
i_s[3] => Mux2.IN33
i_s[3] => Mux3.IN33
i_s[3] => Mux4.IN33
i_s[3] => Mux5.IN33
i_s[3] => Mux6.IN33
i_s[3] => Mux7.IN33
i_s[3] => Mux8.IN33
i_s[3] => Mux9.IN33
i_s[3] => Mux10.IN33
i_s[3] => Mux11.IN33
i_s[3] => Mux12.IN33
i_s[3] => Mux13.IN33
i_s[3] => Mux14.IN33
i_s[3] => Mux15.IN33
i_s[3] => Mux16.IN33
i_s[3] => Mux17.IN33
i_s[3] => Mux18.IN33
i_s[3] => Mux19.IN33
i_s[3] => Mux20.IN33
i_s[3] => Mux21.IN33
i_s[3] => Mux22.IN33
i_s[3] => Mux23.IN33
i_s[3] => Mux24.IN33
i_s[3] => Mux25.IN33
i_s[3] => Mux26.IN33
i_s[3] => Mux27.IN33
i_s[3] => Mux28.IN33
i_s[3] => Mux29.IN33
i_s[3] => Mux30.IN33
i_s[3] => Mux31.IN33
i_s[4] => Mux0.IN32
i_s[4] => Mux1.IN32
i_s[4] => Mux2.IN32
i_s[4] => Mux3.IN32
i_s[4] => Mux4.IN32
i_s[4] => Mux5.IN32
i_s[4] => Mux6.IN32
i_s[4] => Mux7.IN32
i_s[4] => Mux8.IN32
i_s[4] => Mux9.IN32
i_s[4] => Mux10.IN32
i_s[4] => Mux11.IN32
i_s[4] => Mux12.IN32
i_s[4] => Mux13.IN32
i_s[4] => Mux14.IN32
i_s[4] => Mux15.IN32
i_s[4] => Mux16.IN32
i_s[4] => Mux17.IN32
i_s[4] => Mux18.IN32
i_s[4] => Mux19.IN32
i_s[4] => Mux20.IN32
i_s[4] => Mux21.IN32
i_s[4] => Mux22.IN32
i_s[4] => Mux23.IN32
i_s[4] => Mux24.IN32
i_s[4] => Mux25.IN32
i_s[4] => Mux26.IN32
i_s[4] => Mux27.IN32
i_s[4] => Mux28.IN32
i_s[4] => Mux29.IN32
i_s[4] => Mux30.IN32
i_s[4] => Mux31.IN32
o_O[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2to1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2to1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2to1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2to1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2to1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2to1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2to1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2to1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2to1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2to1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2to1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2to1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2to1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2to1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2to1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2to1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2to1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2to1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2to1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2to1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2to1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2to1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2to1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2to1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2to1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2to1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2to1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRS|mux2to1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2to1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2to1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2to1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2to1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2to1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2to1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2to1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2to1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2to1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2to1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2to1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2to1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2to1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2to1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2to1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2to1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2to1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2to1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2to1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2to1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2to1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2to1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2to1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2to1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2to1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2to1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2to1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUXRt|mux2to1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRS|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegRT|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegExtend|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegPC|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegControl|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2to1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2to1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2to1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2to1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2to1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2to1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2to1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2to1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2to1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2to1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2to1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2to1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2to1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2to1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2to1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2to1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2to1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2to1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2to1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2to1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2to1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2to1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2to1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2to1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2to1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2to1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2to1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:controlSelect|mux2to1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:IDRegInst|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2to1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2to1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2to1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2to1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2to1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2to1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2to1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2to1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2to1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2to1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2to1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2to1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2to1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2to1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2to1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2to1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2to1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2to1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2to1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2to1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2to1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2to1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2to1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2to1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2to1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2to1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2to1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:SourceMUX|mux2to1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1_32bit:ForwardA_ALU
i_data0[0] => Mux31.IN0
i_data0[1] => Mux30.IN0
i_data0[2] => Mux29.IN0
i_data0[3] => Mux28.IN0
i_data0[4] => Mux27.IN0
i_data0[5] => Mux26.IN0
i_data0[6] => Mux25.IN0
i_data0[7] => Mux24.IN0
i_data0[8] => Mux23.IN0
i_data0[9] => Mux22.IN0
i_data0[10] => Mux21.IN0
i_data0[11] => Mux20.IN0
i_data0[12] => Mux19.IN0
i_data0[13] => Mux18.IN0
i_data0[14] => Mux17.IN0
i_data0[15] => Mux16.IN0
i_data0[16] => Mux15.IN0
i_data0[17] => Mux14.IN0
i_data0[18] => Mux13.IN0
i_data0[19] => Mux12.IN0
i_data0[20] => Mux11.IN0
i_data0[21] => Mux10.IN0
i_data0[22] => Mux9.IN0
i_data0[23] => Mux8.IN0
i_data0[24] => Mux7.IN0
i_data0[25] => Mux6.IN0
i_data0[26] => Mux5.IN0
i_data0[27] => Mux4.IN0
i_data0[28] => Mux3.IN0
i_data0[29] => Mux2.IN0
i_data0[30] => Mux1.IN0
i_data0[31] => Mux0.IN0
i_data1[0] => Mux31.IN1
i_data1[1] => Mux30.IN1
i_data1[2] => Mux29.IN1
i_data1[3] => Mux28.IN1
i_data1[4] => Mux27.IN1
i_data1[5] => Mux26.IN1
i_data1[6] => Mux25.IN1
i_data1[7] => Mux24.IN1
i_data1[8] => Mux23.IN1
i_data1[9] => Mux22.IN1
i_data1[10] => Mux21.IN1
i_data1[11] => Mux20.IN1
i_data1[12] => Mux19.IN1
i_data1[13] => Mux18.IN1
i_data1[14] => Mux17.IN1
i_data1[15] => Mux16.IN1
i_data1[16] => Mux15.IN1
i_data1[17] => Mux14.IN1
i_data1[18] => Mux13.IN1
i_data1[19] => Mux12.IN1
i_data1[20] => Mux11.IN1
i_data1[21] => Mux10.IN1
i_data1[22] => Mux9.IN1
i_data1[23] => Mux8.IN1
i_data1[24] => Mux7.IN1
i_data1[25] => Mux6.IN1
i_data1[26] => Mux5.IN1
i_data1[27] => Mux4.IN1
i_data1[28] => Mux3.IN1
i_data1[29] => Mux2.IN1
i_data1[30] => Mux1.IN1
i_data1[31] => Mux0.IN1
i_data2[0] => Mux31.IN2
i_data2[1] => Mux30.IN2
i_data2[2] => Mux29.IN2
i_data2[3] => Mux28.IN2
i_data2[4] => Mux27.IN2
i_data2[5] => Mux26.IN2
i_data2[6] => Mux25.IN2
i_data2[7] => Mux24.IN2
i_data2[8] => Mux23.IN2
i_data2[9] => Mux22.IN2
i_data2[10] => Mux21.IN2
i_data2[11] => Mux20.IN2
i_data2[12] => Mux19.IN2
i_data2[13] => Mux18.IN2
i_data2[14] => Mux17.IN2
i_data2[15] => Mux16.IN2
i_data2[16] => Mux15.IN2
i_data2[17] => Mux14.IN2
i_data2[18] => Mux13.IN2
i_data2[19] => Mux12.IN2
i_data2[20] => Mux11.IN2
i_data2[21] => Mux10.IN2
i_data2[22] => Mux9.IN2
i_data2[23] => Mux8.IN2
i_data2[24] => Mux7.IN2
i_data2[25] => Mux6.IN2
i_data2[26] => Mux5.IN2
i_data2[27] => Mux4.IN2
i_data2[28] => Mux3.IN2
i_data2[29] => Mux2.IN2
i_data2[30] => Mux1.IN2
i_data2[31] => Mux0.IN2
i_data3[0] => Mux31.IN3
i_data3[1] => Mux30.IN3
i_data3[2] => Mux29.IN3
i_data3[3] => Mux28.IN3
i_data3[4] => Mux27.IN3
i_data3[5] => Mux26.IN3
i_data3[6] => Mux25.IN3
i_data3[7] => Mux24.IN3
i_data3[8] => Mux23.IN3
i_data3[9] => Mux22.IN3
i_data3[10] => Mux21.IN3
i_data3[11] => Mux20.IN3
i_data3[12] => Mux19.IN3
i_data3[13] => Mux18.IN3
i_data3[14] => Mux17.IN3
i_data3[15] => Mux16.IN3
i_data3[16] => Mux15.IN3
i_data3[17] => Mux14.IN3
i_data3[18] => Mux13.IN3
i_data3[19] => Mux12.IN3
i_data3[20] => Mux11.IN3
i_data3[21] => Mux10.IN3
i_data3[22] => Mux9.IN3
i_data3[23] => Mux8.IN3
i_data3[24] => Mux7.IN3
i_data3[25] => Mux6.IN3
i_data3[26] => Mux5.IN3
i_data3[27] => Mux4.IN3
i_data3[28] => Mux3.IN3
i_data3[29] => Mux2.IN3
i_data3[30] => Mux1.IN3
i_data3[31] => Mux0.IN3
i_sel[0] => Mux0.IN5
i_sel[0] => Mux1.IN5
i_sel[0] => Mux2.IN5
i_sel[0] => Mux3.IN5
i_sel[0] => Mux4.IN5
i_sel[0] => Mux5.IN5
i_sel[0] => Mux6.IN5
i_sel[0] => Mux7.IN5
i_sel[0] => Mux8.IN5
i_sel[0] => Mux9.IN5
i_sel[0] => Mux10.IN5
i_sel[0] => Mux11.IN5
i_sel[0] => Mux12.IN5
i_sel[0] => Mux13.IN5
i_sel[0] => Mux14.IN5
i_sel[0] => Mux15.IN5
i_sel[0] => Mux16.IN5
i_sel[0] => Mux17.IN5
i_sel[0] => Mux18.IN5
i_sel[0] => Mux19.IN5
i_sel[0] => Mux20.IN5
i_sel[0] => Mux21.IN5
i_sel[0] => Mux22.IN5
i_sel[0] => Mux23.IN5
i_sel[0] => Mux24.IN5
i_sel[0] => Mux25.IN5
i_sel[0] => Mux26.IN5
i_sel[0] => Mux27.IN5
i_sel[0] => Mux28.IN5
i_sel[0] => Mux29.IN5
i_sel[0] => Mux30.IN5
i_sel[0] => Mux31.IN5
i_sel[1] => Mux0.IN4
i_sel[1] => Mux1.IN4
i_sel[1] => Mux2.IN4
i_sel[1] => Mux3.IN4
i_sel[1] => Mux4.IN4
i_sel[1] => Mux5.IN4
i_sel[1] => Mux6.IN4
i_sel[1] => Mux7.IN4
i_sel[1] => Mux8.IN4
i_sel[1] => Mux9.IN4
i_sel[1] => Mux10.IN4
i_sel[1] => Mux11.IN4
i_sel[1] => Mux12.IN4
i_sel[1] => Mux13.IN4
i_sel[1] => Mux14.IN4
i_sel[1] => Mux15.IN4
i_sel[1] => Mux16.IN4
i_sel[1] => Mux17.IN4
i_sel[1] => Mux18.IN4
i_sel[1] => Mux19.IN4
i_sel[1] => Mux20.IN4
i_sel[1] => Mux21.IN4
i_sel[1] => Mux22.IN4
i_sel[1] => Mux23.IN4
i_sel[1] => Mux24.IN4
i_sel[1] => Mux25.IN4
i_sel[1] => Mux26.IN4
i_sel[1] => Mux27.IN4
i_sel[1] => Mux28.IN4
i_sel[1] => Mux29.IN4
i_sel[1] => Mux30.IN4
i_sel[1] => Mux31.IN4
o_data[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1_32bit:ForwardB_ALU
i_data0[0] => Mux31.IN0
i_data0[1] => Mux30.IN0
i_data0[2] => Mux29.IN0
i_data0[3] => Mux28.IN0
i_data0[4] => Mux27.IN0
i_data0[5] => Mux26.IN0
i_data0[6] => Mux25.IN0
i_data0[7] => Mux24.IN0
i_data0[8] => Mux23.IN0
i_data0[9] => Mux22.IN0
i_data0[10] => Mux21.IN0
i_data0[11] => Mux20.IN0
i_data0[12] => Mux19.IN0
i_data0[13] => Mux18.IN0
i_data0[14] => Mux17.IN0
i_data0[15] => Mux16.IN0
i_data0[16] => Mux15.IN0
i_data0[17] => Mux14.IN0
i_data0[18] => Mux13.IN0
i_data0[19] => Mux12.IN0
i_data0[20] => Mux11.IN0
i_data0[21] => Mux10.IN0
i_data0[22] => Mux9.IN0
i_data0[23] => Mux8.IN0
i_data0[24] => Mux7.IN0
i_data0[25] => Mux6.IN0
i_data0[26] => Mux5.IN0
i_data0[27] => Mux4.IN0
i_data0[28] => Mux3.IN0
i_data0[29] => Mux2.IN0
i_data0[30] => Mux1.IN0
i_data0[31] => Mux0.IN0
i_data1[0] => Mux31.IN1
i_data1[1] => Mux30.IN1
i_data1[2] => Mux29.IN1
i_data1[3] => Mux28.IN1
i_data1[4] => Mux27.IN1
i_data1[5] => Mux26.IN1
i_data1[6] => Mux25.IN1
i_data1[7] => Mux24.IN1
i_data1[8] => Mux23.IN1
i_data1[9] => Mux22.IN1
i_data1[10] => Mux21.IN1
i_data1[11] => Mux20.IN1
i_data1[12] => Mux19.IN1
i_data1[13] => Mux18.IN1
i_data1[14] => Mux17.IN1
i_data1[15] => Mux16.IN1
i_data1[16] => Mux15.IN1
i_data1[17] => Mux14.IN1
i_data1[18] => Mux13.IN1
i_data1[19] => Mux12.IN1
i_data1[20] => Mux11.IN1
i_data1[21] => Mux10.IN1
i_data1[22] => Mux9.IN1
i_data1[23] => Mux8.IN1
i_data1[24] => Mux7.IN1
i_data1[25] => Mux6.IN1
i_data1[26] => Mux5.IN1
i_data1[27] => Mux4.IN1
i_data1[28] => Mux3.IN1
i_data1[29] => Mux2.IN1
i_data1[30] => Mux1.IN1
i_data1[31] => Mux0.IN1
i_data2[0] => Mux31.IN2
i_data2[1] => Mux30.IN2
i_data2[2] => Mux29.IN2
i_data2[3] => Mux28.IN2
i_data2[4] => Mux27.IN2
i_data2[5] => Mux26.IN2
i_data2[6] => Mux25.IN2
i_data2[7] => Mux24.IN2
i_data2[8] => Mux23.IN2
i_data2[9] => Mux22.IN2
i_data2[10] => Mux21.IN2
i_data2[11] => Mux20.IN2
i_data2[12] => Mux19.IN2
i_data2[13] => Mux18.IN2
i_data2[14] => Mux17.IN2
i_data2[15] => Mux16.IN2
i_data2[16] => Mux15.IN2
i_data2[17] => Mux14.IN2
i_data2[18] => Mux13.IN2
i_data2[19] => Mux12.IN2
i_data2[20] => Mux11.IN2
i_data2[21] => Mux10.IN2
i_data2[22] => Mux9.IN2
i_data2[23] => Mux8.IN2
i_data2[24] => Mux7.IN2
i_data2[25] => Mux6.IN2
i_data2[26] => Mux5.IN2
i_data2[27] => Mux4.IN2
i_data2[28] => Mux3.IN2
i_data2[29] => Mux2.IN2
i_data2[30] => Mux1.IN2
i_data2[31] => Mux0.IN2
i_data3[0] => Mux31.IN3
i_data3[1] => Mux30.IN3
i_data3[2] => Mux29.IN3
i_data3[3] => Mux28.IN3
i_data3[4] => Mux27.IN3
i_data3[5] => Mux26.IN3
i_data3[6] => Mux25.IN3
i_data3[7] => Mux24.IN3
i_data3[8] => Mux23.IN3
i_data3[9] => Mux22.IN3
i_data3[10] => Mux21.IN3
i_data3[11] => Mux20.IN3
i_data3[12] => Mux19.IN3
i_data3[13] => Mux18.IN3
i_data3[14] => Mux17.IN3
i_data3[15] => Mux16.IN3
i_data3[16] => Mux15.IN3
i_data3[17] => Mux14.IN3
i_data3[18] => Mux13.IN3
i_data3[19] => Mux12.IN3
i_data3[20] => Mux11.IN3
i_data3[21] => Mux10.IN3
i_data3[22] => Mux9.IN3
i_data3[23] => Mux8.IN3
i_data3[24] => Mux7.IN3
i_data3[25] => Mux6.IN3
i_data3[26] => Mux5.IN3
i_data3[27] => Mux4.IN3
i_data3[28] => Mux3.IN3
i_data3[29] => Mux2.IN3
i_data3[30] => Mux1.IN3
i_data3[31] => Mux0.IN3
i_sel[0] => Mux0.IN5
i_sel[0] => Mux1.IN5
i_sel[0] => Mux2.IN5
i_sel[0] => Mux3.IN5
i_sel[0] => Mux4.IN5
i_sel[0] => Mux5.IN5
i_sel[0] => Mux6.IN5
i_sel[0] => Mux7.IN5
i_sel[0] => Mux8.IN5
i_sel[0] => Mux9.IN5
i_sel[0] => Mux10.IN5
i_sel[0] => Mux11.IN5
i_sel[0] => Mux12.IN5
i_sel[0] => Mux13.IN5
i_sel[0] => Mux14.IN5
i_sel[0] => Mux15.IN5
i_sel[0] => Mux16.IN5
i_sel[0] => Mux17.IN5
i_sel[0] => Mux18.IN5
i_sel[0] => Mux19.IN5
i_sel[0] => Mux20.IN5
i_sel[0] => Mux21.IN5
i_sel[0] => Mux22.IN5
i_sel[0] => Mux23.IN5
i_sel[0] => Mux24.IN5
i_sel[0] => Mux25.IN5
i_sel[0] => Mux26.IN5
i_sel[0] => Mux27.IN5
i_sel[0] => Mux28.IN5
i_sel[0] => Mux29.IN5
i_sel[0] => Mux30.IN5
i_sel[0] => Mux31.IN5
i_sel[1] => Mux0.IN4
i_sel[1] => Mux1.IN4
i_sel[1] => Mux2.IN4
i_sel[1] => Mux3.IN4
i_sel[1] => Mux4.IN4
i_sel[1] => Mux5.IN4
i_sel[1] => Mux6.IN4
i_sel[1] => Mux7.IN4
i_sel[1] => Mux8.IN4
i_sel[1] => Mux9.IN4
i_sel[1] => Mux10.IN4
i_sel[1] => Mux11.IN4
i_sel[1] => Mux12.IN4
i_sel[1] => Mux13.IN4
i_sel[1] => Mux14.IN4
i_sel[1] => Mux15.IN4
i_sel[1] => Mux16.IN4
i_sel[1] => Mux17.IN4
i_sel[1] => Mux18.IN4
i_sel[1] => Mux19.IN4
i_sel[1] => Mux20.IN4
i_sel[1] => Mux21.IN4
i_sel[1] => Mux22.IN4
i_sel[1] => Mux23.IN4
i_sel[1] => Mux24.IN4
i_sel[1] => Mux25.IN4
i_sel[1] => Mux26.IN4
i_sel[1] => Mux27.IN4
i_sel[1] => Mux28.IN4
i_sel[1] => Mux29.IN4
i_sel[1] => Mux30.IN4
i_sel[1] => Mux31.IN4
o_data[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2to1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2to1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2to1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2to1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2to1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2to1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2to1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2to1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2to1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2to1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2to1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2to1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2to1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2to1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2to1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2to1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2to1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2to1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2to1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2to1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2to1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2to1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2to1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2to1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2to1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2to1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2to1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:IMMMUX|mux2to1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU
i_input1[0] => LessThan0.IN32
i_input1[0] => nAdder_Sub:g_adder.i_A[0]
i_input1[0] => and_32:g_and.i_A[0]
i_input1[0] => or_32:g_or.i_A[0]
i_input1[0] => xor_32:g_xor.i_A[0]
i_input1[0] => mux2t1_N:g_MuxShifter.i_D1[0]
i_input1[1] => LessThan0.IN31
i_input1[1] => nAdder_Sub:g_adder.i_A[1]
i_input1[1] => and_32:g_and.i_A[1]
i_input1[1] => or_32:g_or.i_A[1]
i_input1[1] => xor_32:g_xor.i_A[1]
i_input1[1] => mux2t1_N:g_MuxShifter.i_D1[1]
i_input1[2] => LessThan0.IN30
i_input1[2] => nAdder_Sub:g_adder.i_A[2]
i_input1[2] => and_32:g_and.i_A[2]
i_input1[2] => or_32:g_or.i_A[2]
i_input1[2] => xor_32:g_xor.i_A[2]
i_input1[2] => mux2t1_N:g_MuxShifter.i_D1[2]
i_input1[3] => LessThan0.IN29
i_input1[3] => nAdder_Sub:g_adder.i_A[3]
i_input1[3] => and_32:g_and.i_A[3]
i_input1[3] => or_32:g_or.i_A[3]
i_input1[3] => xor_32:g_xor.i_A[3]
i_input1[3] => mux2t1_N:g_MuxShifter.i_D1[3]
i_input1[4] => LessThan0.IN28
i_input1[4] => nAdder_Sub:g_adder.i_A[4]
i_input1[4] => and_32:g_and.i_A[4]
i_input1[4] => or_32:g_or.i_A[4]
i_input1[4] => xor_32:g_xor.i_A[4]
i_input1[4] => mux2t1_N:g_MuxShifter.i_D1[4]
i_input1[5] => LessThan0.IN27
i_input1[5] => nAdder_Sub:g_adder.i_A[5]
i_input1[5] => and_32:g_and.i_A[5]
i_input1[5] => or_32:g_or.i_A[5]
i_input1[5] => xor_32:g_xor.i_A[5]
i_input1[5] => mux2t1_N:g_MuxShifter.i_D1[5]
i_input1[6] => LessThan0.IN26
i_input1[6] => nAdder_Sub:g_adder.i_A[6]
i_input1[6] => and_32:g_and.i_A[6]
i_input1[6] => or_32:g_or.i_A[6]
i_input1[6] => xor_32:g_xor.i_A[6]
i_input1[6] => mux2t1_N:g_MuxShifter.i_D1[6]
i_input1[7] => LessThan0.IN25
i_input1[7] => nAdder_Sub:g_adder.i_A[7]
i_input1[7] => and_32:g_and.i_A[7]
i_input1[7] => or_32:g_or.i_A[7]
i_input1[7] => xor_32:g_xor.i_A[7]
i_input1[7] => mux2t1_N:g_MuxShifter.i_D1[7]
i_input1[8] => LessThan0.IN24
i_input1[8] => nAdder_Sub:g_adder.i_A[8]
i_input1[8] => and_32:g_and.i_A[8]
i_input1[8] => or_32:g_or.i_A[8]
i_input1[8] => xor_32:g_xor.i_A[8]
i_input1[8] => mux2t1_N:g_MuxShifter.i_D1[8]
i_input1[9] => LessThan0.IN23
i_input1[9] => nAdder_Sub:g_adder.i_A[9]
i_input1[9] => and_32:g_and.i_A[9]
i_input1[9] => or_32:g_or.i_A[9]
i_input1[9] => xor_32:g_xor.i_A[9]
i_input1[9] => mux2t1_N:g_MuxShifter.i_D1[9]
i_input1[10] => LessThan0.IN22
i_input1[10] => nAdder_Sub:g_adder.i_A[10]
i_input1[10] => and_32:g_and.i_A[10]
i_input1[10] => or_32:g_or.i_A[10]
i_input1[10] => xor_32:g_xor.i_A[10]
i_input1[10] => mux2t1_N:g_MuxShifter.i_D1[10]
i_input1[11] => LessThan0.IN21
i_input1[11] => nAdder_Sub:g_adder.i_A[11]
i_input1[11] => and_32:g_and.i_A[11]
i_input1[11] => or_32:g_or.i_A[11]
i_input1[11] => xor_32:g_xor.i_A[11]
i_input1[11] => mux2t1_N:g_MuxShifter.i_D1[11]
i_input1[12] => LessThan0.IN20
i_input1[12] => nAdder_Sub:g_adder.i_A[12]
i_input1[12] => and_32:g_and.i_A[12]
i_input1[12] => or_32:g_or.i_A[12]
i_input1[12] => xor_32:g_xor.i_A[12]
i_input1[12] => mux2t1_N:g_MuxShifter.i_D1[12]
i_input1[13] => LessThan0.IN19
i_input1[13] => nAdder_Sub:g_adder.i_A[13]
i_input1[13] => and_32:g_and.i_A[13]
i_input1[13] => or_32:g_or.i_A[13]
i_input1[13] => xor_32:g_xor.i_A[13]
i_input1[13] => mux2t1_N:g_MuxShifter.i_D1[13]
i_input1[14] => LessThan0.IN18
i_input1[14] => nAdder_Sub:g_adder.i_A[14]
i_input1[14] => and_32:g_and.i_A[14]
i_input1[14] => or_32:g_or.i_A[14]
i_input1[14] => xor_32:g_xor.i_A[14]
i_input1[14] => mux2t1_N:g_MuxShifter.i_D1[14]
i_input1[15] => LessThan0.IN17
i_input1[15] => nAdder_Sub:g_adder.i_A[15]
i_input1[15] => and_32:g_and.i_A[15]
i_input1[15] => or_32:g_or.i_A[15]
i_input1[15] => xor_32:g_xor.i_A[15]
i_input1[15] => mux2t1_N:g_MuxShifter.i_D1[15]
i_input1[16] => LessThan0.IN16
i_input1[16] => nAdder_Sub:g_adder.i_A[16]
i_input1[16] => and_32:g_and.i_A[16]
i_input1[16] => or_32:g_or.i_A[16]
i_input1[16] => xor_32:g_xor.i_A[16]
i_input1[16] => mux2t1_N:g_MuxShifter.i_D1[16]
i_input1[17] => LessThan0.IN15
i_input1[17] => nAdder_Sub:g_adder.i_A[17]
i_input1[17] => and_32:g_and.i_A[17]
i_input1[17] => or_32:g_or.i_A[17]
i_input1[17] => xor_32:g_xor.i_A[17]
i_input1[17] => mux2t1_N:g_MuxShifter.i_D1[17]
i_input1[18] => LessThan0.IN14
i_input1[18] => nAdder_Sub:g_adder.i_A[18]
i_input1[18] => and_32:g_and.i_A[18]
i_input1[18] => or_32:g_or.i_A[18]
i_input1[18] => xor_32:g_xor.i_A[18]
i_input1[18] => mux2t1_N:g_MuxShifter.i_D1[18]
i_input1[19] => LessThan0.IN13
i_input1[19] => nAdder_Sub:g_adder.i_A[19]
i_input1[19] => and_32:g_and.i_A[19]
i_input1[19] => or_32:g_or.i_A[19]
i_input1[19] => xor_32:g_xor.i_A[19]
i_input1[19] => mux2t1_N:g_MuxShifter.i_D1[19]
i_input1[20] => LessThan0.IN12
i_input1[20] => nAdder_Sub:g_adder.i_A[20]
i_input1[20] => and_32:g_and.i_A[20]
i_input1[20] => or_32:g_or.i_A[20]
i_input1[20] => xor_32:g_xor.i_A[20]
i_input1[20] => mux2t1_N:g_MuxShifter.i_D1[20]
i_input1[21] => LessThan0.IN11
i_input1[21] => nAdder_Sub:g_adder.i_A[21]
i_input1[21] => and_32:g_and.i_A[21]
i_input1[21] => or_32:g_or.i_A[21]
i_input1[21] => xor_32:g_xor.i_A[21]
i_input1[21] => mux2t1_N:g_MuxShifter.i_D1[21]
i_input1[22] => LessThan0.IN10
i_input1[22] => nAdder_Sub:g_adder.i_A[22]
i_input1[22] => and_32:g_and.i_A[22]
i_input1[22] => or_32:g_or.i_A[22]
i_input1[22] => xor_32:g_xor.i_A[22]
i_input1[22] => mux2t1_N:g_MuxShifter.i_D1[22]
i_input1[23] => LessThan0.IN9
i_input1[23] => nAdder_Sub:g_adder.i_A[23]
i_input1[23] => and_32:g_and.i_A[23]
i_input1[23] => or_32:g_or.i_A[23]
i_input1[23] => xor_32:g_xor.i_A[23]
i_input1[23] => mux2t1_N:g_MuxShifter.i_D1[23]
i_input1[24] => LessThan0.IN8
i_input1[24] => nAdder_Sub:g_adder.i_A[24]
i_input1[24] => and_32:g_and.i_A[24]
i_input1[24] => or_32:g_or.i_A[24]
i_input1[24] => xor_32:g_xor.i_A[24]
i_input1[24] => mux2t1_N:g_MuxShifter.i_D1[24]
i_input1[25] => LessThan0.IN7
i_input1[25] => nAdder_Sub:g_adder.i_A[25]
i_input1[25] => and_32:g_and.i_A[25]
i_input1[25] => or_32:g_or.i_A[25]
i_input1[25] => xor_32:g_xor.i_A[25]
i_input1[25] => mux2t1_N:g_MuxShifter.i_D1[25]
i_input1[26] => LessThan0.IN6
i_input1[26] => nAdder_Sub:g_adder.i_A[26]
i_input1[26] => and_32:g_and.i_A[26]
i_input1[26] => or_32:g_or.i_A[26]
i_input1[26] => xor_32:g_xor.i_A[26]
i_input1[26] => mux2t1_N:g_MuxShifter.i_D1[26]
i_input1[27] => LessThan0.IN5
i_input1[27] => nAdder_Sub:g_adder.i_A[27]
i_input1[27] => and_32:g_and.i_A[27]
i_input1[27] => or_32:g_or.i_A[27]
i_input1[27] => xor_32:g_xor.i_A[27]
i_input1[27] => mux2t1_N:g_MuxShifter.i_D1[27]
i_input1[28] => LessThan0.IN4
i_input1[28] => nAdder_Sub:g_adder.i_A[28]
i_input1[28] => and_32:g_and.i_A[28]
i_input1[28] => or_32:g_or.i_A[28]
i_input1[28] => xor_32:g_xor.i_A[28]
i_input1[28] => mux2t1_N:g_MuxShifter.i_D1[28]
i_input1[29] => LessThan0.IN3
i_input1[29] => nAdder_Sub:g_adder.i_A[29]
i_input1[29] => and_32:g_and.i_A[29]
i_input1[29] => or_32:g_or.i_A[29]
i_input1[29] => xor_32:g_xor.i_A[29]
i_input1[29] => mux2t1_N:g_MuxShifter.i_D1[29]
i_input1[30] => LessThan0.IN2
i_input1[30] => nAdder_Sub:g_adder.i_A[30]
i_input1[30] => and_32:g_and.i_A[30]
i_input1[30] => or_32:g_or.i_A[30]
i_input1[30] => xor_32:g_xor.i_A[30]
i_input1[30] => mux2t1_N:g_MuxShifter.i_D1[30]
i_input1[31] => LessThan0.IN1
i_input1[31] => nAdder_Sub:g_adder.i_A[31]
i_input1[31] => and_32:g_and.i_A[31]
i_input1[31] => or_32:g_or.i_A[31]
i_input1[31] => xor_32:g_xor.i_A[31]
i_input1[31] => mux2t1_N:g_MuxShifter.i_D1[31]
i_input2[0] => LessThan0.IN64
i_input2[0] => nAdder_Sub:g_adder.i_B[0]
i_input2[0] => and_32:g_and.i_B[0]
i_input2[0] => or_32:g_or.i_B[0]
i_input2[0] => xor_32:g_xor.i_B[0]
i_input2[0] => Shifter:g_shifter.i_data[0]
i_input2[0] => mux16t1_32bit:g_bigmux.i_d[14][16]
i_input2[1] => LessThan0.IN63
i_input2[1] => nAdder_Sub:g_adder.i_B[1]
i_input2[1] => and_32:g_and.i_B[1]
i_input2[1] => or_32:g_or.i_B[1]
i_input2[1] => xor_32:g_xor.i_B[1]
i_input2[1] => Shifter:g_shifter.i_data[1]
i_input2[1] => mux16t1_32bit:g_bigmux.i_d[14][17]
i_input2[2] => LessThan0.IN62
i_input2[2] => nAdder_Sub:g_adder.i_B[2]
i_input2[2] => and_32:g_and.i_B[2]
i_input2[2] => or_32:g_or.i_B[2]
i_input2[2] => xor_32:g_xor.i_B[2]
i_input2[2] => Shifter:g_shifter.i_data[2]
i_input2[2] => mux16t1_32bit:g_bigmux.i_d[14][18]
i_input2[3] => LessThan0.IN61
i_input2[3] => nAdder_Sub:g_adder.i_B[3]
i_input2[3] => and_32:g_and.i_B[3]
i_input2[3] => or_32:g_or.i_B[3]
i_input2[3] => xor_32:g_xor.i_B[3]
i_input2[3] => Shifter:g_shifter.i_data[3]
i_input2[3] => mux16t1_32bit:g_bigmux.i_d[14][19]
i_input2[4] => LessThan0.IN60
i_input2[4] => nAdder_Sub:g_adder.i_B[4]
i_input2[4] => and_32:g_and.i_B[4]
i_input2[4] => or_32:g_or.i_B[4]
i_input2[4] => xor_32:g_xor.i_B[4]
i_input2[4] => Shifter:g_shifter.i_data[4]
i_input2[4] => mux16t1_32bit:g_bigmux.i_d[14][20]
i_input2[5] => LessThan0.IN59
i_input2[5] => nAdder_Sub:g_adder.i_B[5]
i_input2[5] => and_32:g_and.i_B[5]
i_input2[5] => or_32:g_or.i_B[5]
i_input2[5] => xor_32:g_xor.i_B[5]
i_input2[5] => Shifter:g_shifter.i_data[5]
i_input2[5] => mux16t1_32bit:g_bigmux.i_d[14][21]
i_input2[6] => LessThan0.IN58
i_input2[6] => nAdder_Sub:g_adder.i_B[6]
i_input2[6] => and_32:g_and.i_B[6]
i_input2[6] => or_32:g_or.i_B[6]
i_input2[6] => xor_32:g_xor.i_B[6]
i_input2[6] => Shifter:g_shifter.i_data[6]
i_input2[6] => mux16t1_32bit:g_bigmux.i_d[14][22]
i_input2[7] => LessThan0.IN57
i_input2[7] => nAdder_Sub:g_adder.i_B[7]
i_input2[7] => and_32:g_and.i_B[7]
i_input2[7] => or_32:g_or.i_B[7]
i_input2[7] => xor_32:g_xor.i_B[7]
i_input2[7] => Shifter:g_shifter.i_data[7]
i_input2[7] => mux16t1_32bit:g_bigmux.i_d[14][23]
i_input2[8] => LessThan0.IN56
i_input2[8] => nAdder_Sub:g_adder.i_B[8]
i_input2[8] => and_32:g_and.i_B[8]
i_input2[8] => or_32:g_or.i_B[8]
i_input2[8] => xor_32:g_xor.i_B[8]
i_input2[8] => Shifter:g_shifter.i_data[8]
i_input2[8] => mux16t1_32bit:g_bigmux.i_d[14][24]
i_input2[9] => LessThan0.IN55
i_input2[9] => nAdder_Sub:g_adder.i_B[9]
i_input2[9] => and_32:g_and.i_B[9]
i_input2[9] => or_32:g_or.i_B[9]
i_input2[9] => xor_32:g_xor.i_B[9]
i_input2[9] => Shifter:g_shifter.i_data[9]
i_input2[9] => mux16t1_32bit:g_bigmux.i_d[14][25]
i_input2[10] => LessThan0.IN54
i_input2[10] => nAdder_Sub:g_adder.i_B[10]
i_input2[10] => and_32:g_and.i_B[10]
i_input2[10] => or_32:g_or.i_B[10]
i_input2[10] => xor_32:g_xor.i_B[10]
i_input2[10] => Shifter:g_shifter.i_data[10]
i_input2[10] => mux16t1_32bit:g_bigmux.i_d[14][26]
i_input2[11] => LessThan0.IN53
i_input2[11] => nAdder_Sub:g_adder.i_B[11]
i_input2[11] => and_32:g_and.i_B[11]
i_input2[11] => or_32:g_or.i_B[11]
i_input2[11] => xor_32:g_xor.i_B[11]
i_input2[11] => Shifter:g_shifter.i_data[11]
i_input2[11] => mux16t1_32bit:g_bigmux.i_d[14][27]
i_input2[12] => LessThan0.IN52
i_input2[12] => nAdder_Sub:g_adder.i_B[12]
i_input2[12] => and_32:g_and.i_B[12]
i_input2[12] => or_32:g_or.i_B[12]
i_input2[12] => xor_32:g_xor.i_B[12]
i_input2[12] => Shifter:g_shifter.i_data[12]
i_input2[12] => mux16t1_32bit:g_bigmux.i_d[14][28]
i_input2[13] => LessThan0.IN51
i_input2[13] => nAdder_Sub:g_adder.i_B[13]
i_input2[13] => and_32:g_and.i_B[13]
i_input2[13] => or_32:g_or.i_B[13]
i_input2[13] => xor_32:g_xor.i_B[13]
i_input2[13] => Shifter:g_shifter.i_data[13]
i_input2[13] => mux16t1_32bit:g_bigmux.i_d[14][29]
i_input2[14] => LessThan0.IN50
i_input2[14] => nAdder_Sub:g_adder.i_B[14]
i_input2[14] => and_32:g_and.i_B[14]
i_input2[14] => or_32:g_or.i_B[14]
i_input2[14] => xor_32:g_xor.i_B[14]
i_input2[14] => Shifter:g_shifter.i_data[14]
i_input2[14] => mux16t1_32bit:g_bigmux.i_d[14][30]
i_input2[15] => LessThan0.IN49
i_input2[15] => nAdder_Sub:g_adder.i_B[15]
i_input2[15] => and_32:g_and.i_B[15]
i_input2[15] => or_32:g_or.i_B[15]
i_input2[15] => xor_32:g_xor.i_B[15]
i_input2[15] => Shifter:g_shifter.i_data[15]
i_input2[15] => mux16t1_32bit:g_bigmux.i_d[14][31]
i_input2[16] => LessThan0.IN48
i_input2[16] => nAdder_Sub:g_adder.i_B[16]
i_input2[16] => and_32:g_and.i_B[16]
i_input2[16] => or_32:g_or.i_B[16]
i_input2[16] => xor_32:g_xor.i_B[16]
i_input2[16] => Shifter:g_shifter.i_data[16]
i_input2[17] => LessThan0.IN47
i_input2[17] => nAdder_Sub:g_adder.i_B[17]
i_input2[17] => and_32:g_and.i_B[17]
i_input2[17] => or_32:g_or.i_B[17]
i_input2[17] => xor_32:g_xor.i_B[17]
i_input2[17] => Shifter:g_shifter.i_data[17]
i_input2[18] => LessThan0.IN46
i_input2[18] => nAdder_Sub:g_adder.i_B[18]
i_input2[18] => and_32:g_and.i_B[18]
i_input2[18] => or_32:g_or.i_B[18]
i_input2[18] => xor_32:g_xor.i_B[18]
i_input2[18] => Shifter:g_shifter.i_data[18]
i_input2[19] => LessThan0.IN45
i_input2[19] => nAdder_Sub:g_adder.i_B[19]
i_input2[19] => and_32:g_and.i_B[19]
i_input2[19] => or_32:g_or.i_B[19]
i_input2[19] => xor_32:g_xor.i_B[19]
i_input2[19] => Shifter:g_shifter.i_data[19]
i_input2[20] => LessThan0.IN44
i_input2[20] => nAdder_Sub:g_adder.i_B[20]
i_input2[20] => and_32:g_and.i_B[20]
i_input2[20] => or_32:g_or.i_B[20]
i_input2[20] => xor_32:g_xor.i_B[20]
i_input2[20] => Shifter:g_shifter.i_data[20]
i_input2[21] => LessThan0.IN43
i_input2[21] => nAdder_Sub:g_adder.i_B[21]
i_input2[21] => and_32:g_and.i_B[21]
i_input2[21] => or_32:g_or.i_B[21]
i_input2[21] => xor_32:g_xor.i_B[21]
i_input2[21] => Shifter:g_shifter.i_data[21]
i_input2[22] => LessThan0.IN42
i_input2[22] => nAdder_Sub:g_adder.i_B[22]
i_input2[22] => and_32:g_and.i_B[22]
i_input2[22] => or_32:g_or.i_B[22]
i_input2[22] => xor_32:g_xor.i_B[22]
i_input2[22] => Shifter:g_shifter.i_data[22]
i_input2[23] => LessThan0.IN41
i_input2[23] => nAdder_Sub:g_adder.i_B[23]
i_input2[23] => and_32:g_and.i_B[23]
i_input2[23] => or_32:g_or.i_B[23]
i_input2[23] => xor_32:g_xor.i_B[23]
i_input2[23] => Shifter:g_shifter.i_data[23]
i_input2[24] => LessThan0.IN40
i_input2[24] => nAdder_Sub:g_adder.i_B[24]
i_input2[24] => and_32:g_and.i_B[24]
i_input2[24] => or_32:g_or.i_B[24]
i_input2[24] => xor_32:g_xor.i_B[24]
i_input2[24] => Shifter:g_shifter.i_data[24]
i_input2[25] => LessThan0.IN39
i_input2[25] => nAdder_Sub:g_adder.i_B[25]
i_input2[25] => and_32:g_and.i_B[25]
i_input2[25] => or_32:g_or.i_B[25]
i_input2[25] => xor_32:g_xor.i_B[25]
i_input2[25] => Shifter:g_shifter.i_data[25]
i_input2[26] => LessThan0.IN38
i_input2[26] => nAdder_Sub:g_adder.i_B[26]
i_input2[26] => and_32:g_and.i_B[26]
i_input2[26] => or_32:g_or.i_B[26]
i_input2[26] => xor_32:g_xor.i_B[26]
i_input2[26] => Shifter:g_shifter.i_data[26]
i_input2[27] => LessThan0.IN37
i_input2[27] => nAdder_Sub:g_adder.i_B[27]
i_input2[27] => and_32:g_and.i_B[27]
i_input2[27] => or_32:g_or.i_B[27]
i_input2[27] => xor_32:g_xor.i_B[27]
i_input2[27] => Shifter:g_shifter.i_data[27]
i_input2[28] => LessThan0.IN36
i_input2[28] => nAdder_Sub:g_adder.i_B[28]
i_input2[28] => and_32:g_and.i_B[28]
i_input2[28] => or_32:g_or.i_B[28]
i_input2[28] => xor_32:g_xor.i_B[28]
i_input2[28] => Shifter:g_shifter.i_data[28]
i_input2[29] => LessThan0.IN35
i_input2[29] => nAdder_Sub:g_adder.i_B[29]
i_input2[29] => and_32:g_and.i_B[29]
i_input2[29] => or_32:g_or.i_B[29]
i_input2[29] => xor_32:g_xor.i_B[29]
i_input2[29] => Shifter:g_shifter.i_data[29]
i_input2[30] => LessThan0.IN34
i_input2[30] => nAdder_Sub:g_adder.i_B[30]
i_input2[30] => and_32:g_and.i_B[30]
i_input2[30] => or_32:g_or.i_B[30]
i_input2[30] => xor_32:g_xor.i_B[30]
i_input2[30] => Shifter:g_shifter.i_data[30]
i_input2[31] => LessThan0.IN33
i_input2[31] => nAdder_Sub:g_adder.i_B[31]
i_input2[31] => and_32:g_and.i_B[31]
i_input2[31] => or_32:g_or.i_B[31]
i_input2[31] => xor_32:g_xor.i_B[31]
i_input2[31] => Shifter:g_shifter.i_data[31]
i_control[0] => nAdder_Sub:g_adder.i_C
i_control[0] => Shifter:g_shifter.i_arithmetic
i_control[0] => mux16t1_32bit:g_bigmux.i_s[0]
i_control[1] => Shifter:g_shifter.i_shiftright
i_control[1] => mux16t1_32bit:g_bigmux.i_s[1]
i_control[2] => mux16t1_32bit:g_bigmux.i_s[2]
i_control[3] => mux16t1_32bit:g_bigmux.i_s[3]
i_overflowEN => andg2:g_overflow.i_B
i_shiftregEN => mux2t1_N:g_MuxShifter.i_S
i_shmt[0] => mux2t1_N:g_MuxShifter.i_D0[0]
i_shmt[1] => mux2t1_N:g_MuxShifter.i_D0[1]
i_shmt[2] => mux2t1_N:g_MuxShifter.i_D0[2]
i_shmt[3] => mux2t1_N:g_MuxShifter.i_D0[3]
i_shmt[4] => mux2t1_N:g_MuxShifter.i_D0[4]
o_output[0] <= mux16t1_32bit:g_bigmux.o_O[0]
o_output[1] <= mux16t1_32bit:g_bigmux.o_O[1]
o_output[2] <= mux16t1_32bit:g_bigmux.o_O[2]
o_output[3] <= mux16t1_32bit:g_bigmux.o_O[3]
o_output[4] <= mux16t1_32bit:g_bigmux.o_O[4]
o_output[5] <= mux16t1_32bit:g_bigmux.o_O[5]
o_output[6] <= mux16t1_32bit:g_bigmux.o_O[6]
o_output[7] <= mux16t1_32bit:g_bigmux.o_O[7]
o_output[8] <= mux16t1_32bit:g_bigmux.o_O[8]
o_output[9] <= mux16t1_32bit:g_bigmux.o_O[9]
o_output[10] <= mux16t1_32bit:g_bigmux.o_O[10]
o_output[11] <= mux16t1_32bit:g_bigmux.o_O[11]
o_output[12] <= mux16t1_32bit:g_bigmux.o_O[12]
o_output[13] <= mux16t1_32bit:g_bigmux.o_O[13]
o_output[14] <= mux16t1_32bit:g_bigmux.o_O[14]
o_output[15] <= mux16t1_32bit:g_bigmux.o_O[15]
o_output[16] <= mux16t1_32bit:g_bigmux.o_O[16]
o_output[17] <= mux16t1_32bit:g_bigmux.o_O[17]
o_output[18] <= mux16t1_32bit:g_bigmux.o_O[18]
o_output[19] <= mux16t1_32bit:g_bigmux.o_O[19]
o_output[20] <= mux16t1_32bit:g_bigmux.o_O[20]
o_output[21] <= mux16t1_32bit:g_bigmux.o_O[21]
o_output[22] <= mux16t1_32bit:g_bigmux.o_O[22]
o_output[23] <= mux16t1_32bit:g_bigmux.o_O[23]
o_output[24] <= mux16t1_32bit:g_bigmux.o_O[24]
o_output[25] <= mux16t1_32bit:g_bigmux.o_O[25]
o_output[26] <= mux16t1_32bit:g_bigmux.o_O[26]
o_output[27] <= mux16t1_32bit:g_bigmux.o_O[27]
o_output[28] <= mux16t1_32bit:g_bigmux.o_O[28]
o_output[29] <= mux16t1_32bit:g_bigmux.o_O[29]
o_output[30] <= mux16t1_32bit:g_bigmux.o_O[30]
o_output[31] <= mux16t1_32bit:g_bigmux.o_O[31]
o_overflow <= andg2:g_overflow.o_F
o_zero <= ZeroFlag:g_zeroflag.zero_flag


|MIPS_Processor|ALU:MainALU|nAdder_Sub:g_adder
i_A[0] => Add0.IN32
i_A[0] => Add1.IN64
i_A[1] => Add0.IN31
i_A[1] => Add1.IN63
i_A[2] => Add0.IN30
i_A[2] => Add1.IN62
i_A[3] => Add0.IN29
i_A[3] => Add1.IN61
i_A[4] => Add0.IN28
i_A[4] => Add1.IN60
i_A[5] => Add0.IN27
i_A[5] => Add1.IN59
i_A[6] => Add0.IN26
i_A[6] => Add1.IN58
i_A[7] => Add0.IN25
i_A[7] => Add1.IN57
i_A[8] => Add0.IN24
i_A[8] => Add1.IN56
i_A[9] => Add0.IN23
i_A[9] => Add1.IN55
i_A[10] => Add0.IN22
i_A[10] => Add1.IN54
i_A[11] => Add0.IN21
i_A[11] => Add1.IN53
i_A[12] => Add0.IN20
i_A[12] => Add1.IN52
i_A[13] => Add0.IN19
i_A[13] => Add1.IN51
i_A[14] => Add0.IN18
i_A[14] => Add1.IN50
i_A[15] => Add0.IN17
i_A[15] => Add1.IN49
i_A[16] => Add0.IN16
i_A[16] => Add1.IN48
i_A[17] => Add0.IN15
i_A[17] => Add1.IN47
i_A[18] => Add0.IN14
i_A[18] => Add1.IN46
i_A[19] => Add0.IN13
i_A[19] => Add1.IN45
i_A[20] => Add0.IN12
i_A[20] => Add1.IN44
i_A[21] => Add0.IN11
i_A[21] => Add1.IN43
i_A[22] => Add0.IN10
i_A[22] => Add1.IN42
i_A[23] => Add0.IN9
i_A[23] => Add1.IN41
i_A[24] => Add0.IN8
i_A[24] => Add1.IN40
i_A[25] => Add0.IN7
i_A[25] => Add1.IN39
i_A[26] => Add0.IN6
i_A[26] => Add1.IN38
i_A[27] => Add0.IN5
i_A[27] => Add1.IN37
i_A[28] => Add0.IN4
i_A[28] => Add1.IN36
i_A[29] => Add0.IN3
i_A[29] => Add1.IN35
i_A[30] => Add0.IN2
i_A[30] => Add1.IN34
i_A[31] => Add0.IN1
i_A[31] => process_0.IN0
i_A[31] => process_0.IN1
i_A[31] => Add1.IN33
i_A[31] => process_0.IN0
i_A[31] => process_0.IN1
i_B[0] => Add0.IN64
i_B[0] => Add1.IN32
i_B[1] => Add0.IN63
i_B[1] => Add1.IN31
i_B[2] => Add0.IN62
i_B[2] => Add1.IN30
i_B[3] => Add0.IN61
i_B[3] => Add1.IN29
i_B[4] => Add0.IN60
i_B[4] => Add1.IN28
i_B[5] => Add0.IN59
i_B[5] => Add1.IN27
i_B[6] => Add0.IN58
i_B[6] => Add1.IN26
i_B[7] => Add0.IN57
i_B[7] => Add1.IN25
i_B[8] => Add0.IN56
i_B[8] => Add1.IN24
i_B[9] => Add0.IN55
i_B[9] => Add1.IN23
i_B[10] => Add0.IN54
i_B[10] => Add1.IN22
i_B[11] => Add0.IN53
i_B[11] => Add1.IN21
i_B[12] => Add0.IN52
i_B[12] => Add1.IN20
i_B[13] => Add0.IN51
i_B[13] => Add1.IN19
i_B[14] => Add0.IN50
i_B[14] => Add1.IN18
i_B[15] => Add0.IN49
i_B[15] => Add1.IN17
i_B[16] => Add0.IN48
i_B[16] => Add1.IN16
i_B[17] => Add0.IN47
i_B[17] => Add1.IN15
i_B[18] => Add0.IN46
i_B[18] => Add1.IN14
i_B[19] => Add0.IN45
i_B[19] => Add1.IN13
i_B[20] => Add0.IN44
i_B[20] => Add1.IN12
i_B[21] => Add0.IN43
i_B[21] => Add1.IN11
i_B[22] => Add0.IN42
i_B[22] => Add1.IN10
i_B[23] => Add0.IN41
i_B[23] => Add1.IN9
i_B[24] => Add0.IN40
i_B[24] => Add1.IN8
i_B[25] => Add0.IN39
i_B[25] => Add1.IN7
i_B[26] => Add0.IN38
i_B[26] => Add1.IN6
i_B[27] => Add0.IN37
i_B[27] => Add1.IN5
i_B[28] => Add0.IN36
i_B[28] => Add1.IN4
i_B[29] => Add0.IN35
i_B[29] => Add1.IN3
i_B[30] => Add0.IN34
i_B[30] => Add1.IN2
i_B[31] => Add0.IN33
i_B[31] => process_0.IN1
i_B[31] => process_0.IN1
i_B[31] => Add1.IN1
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => result.OUTPUTSELECT
i_C => overflow.OUTPUTSELECT
i_S[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_S[31] <= result.DB_MAX_OUTPUT_PORT_TYPE
i_C_out <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|andg2:g_overflow
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|and_32:g_and
i_A[0] => o_F.IN0
i_A[1] => o_F.IN0
i_A[2] => o_F.IN0
i_A[3] => o_F.IN0
i_A[4] => o_F.IN0
i_A[5] => o_F.IN0
i_A[6] => o_F.IN0
i_A[7] => o_F.IN0
i_A[8] => o_F.IN0
i_A[9] => o_F.IN0
i_A[10] => o_F.IN0
i_A[11] => o_F.IN0
i_A[12] => o_F.IN0
i_A[13] => o_F.IN0
i_A[14] => o_F.IN0
i_A[15] => o_F.IN0
i_A[16] => o_F.IN0
i_A[17] => o_F.IN0
i_A[18] => o_F.IN0
i_A[19] => o_F.IN0
i_A[20] => o_F.IN0
i_A[21] => o_F.IN0
i_A[22] => o_F.IN0
i_A[23] => o_F.IN0
i_A[24] => o_F.IN0
i_A[25] => o_F.IN0
i_A[26] => o_F.IN0
i_A[27] => o_F.IN0
i_A[28] => o_F.IN0
i_A[29] => o_F.IN0
i_A[30] => o_F.IN0
i_A[31] => o_F.IN0
i_B[0] => o_F.IN1
i_B[1] => o_F.IN1
i_B[2] => o_F.IN1
i_B[3] => o_F.IN1
i_B[4] => o_F.IN1
i_B[5] => o_F.IN1
i_B[6] => o_F.IN1
i_B[7] => o_F.IN1
i_B[8] => o_F.IN1
i_B[9] => o_F.IN1
i_B[10] => o_F.IN1
i_B[11] => o_F.IN1
i_B[12] => o_F.IN1
i_B[13] => o_F.IN1
i_B[14] => o_F.IN1
i_B[15] => o_F.IN1
i_B[16] => o_F.IN1
i_B[17] => o_F.IN1
i_B[18] => o_F.IN1
i_B[19] => o_F.IN1
i_B[20] => o_F.IN1
i_B[21] => o_F.IN1
i_B[22] => o_F.IN1
i_B[23] => o_F.IN1
i_B[24] => o_F.IN1
i_B[25] => o_F.IN1
i_B[26] => o_F.IN1
i_B[27] => o_F.IN1
i_B[28] => o_F.IN1
i_B[29] => o_F.IN1
i_B[30] => o_F.IN1
i_B[31] => o_F.IN1
o_F[0] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|or_32:g_or
i_A[0] => o_F.IN0
i_A[1] => o_F.IN0
i_A[2] => o_F.IN0
i_A[3] => o_F.IN0
i_A[4] => o_F.IN0
i_A[5] => o_F.IN0
i_A[6] => o_F.IN0
i_A[7] => o_F.IN0
i_A[8] => o_F.IN0
i_A[9] => o_F.IN0
i_A[10] => o_F.IN0
i_A[11] => o_F.IN0
i_A[12] => o_F.IN0
i_A[13] => o_F.IN0
i_A[14] => o_F.IN0
i_A[15] => o_F.IN0
i_A[16] => o_F.IN0
i_A[17] => o_F.IN0
i_A[18] => o_F.IN0
i_A[19] => o_F.IN0
i_A[20] => o_F.IN0
i_A[21] => o_F.IN0
i_A[22] => o_F.IN0
i_A[23] => o_F.IN0
i_A[24] => o_F.IN0
i_A[25] => o_F.IN0
i_A[26] => o_F.IN0
i_A[27] => o_F.IN0
i_A[28] => o_F.IN0
i_A[29] => o_F.IN0
i_A[30] => o_F.IN0
i_A[31] => o_F.IN0
i_B[0] => o_F.IN1
i_B[1] => o_F.IN1
i_B[2] => o_F.IN1
i_B[3] => o_F.IN1
i_B[4] => o_F.IN1
i_B[5] => o_F.IN1
i_B[6] => o_F.IN1
i_B[7] => o_F.IN1
i_B[8] => o_F.IN1
i_B[9] => o_F.IN1
i_B[10] => o_F.IN1
i_B[11] => o_F.IN1
i_B[12] => o_F.IN1
i_B[13] => o_F.IN1
i_B[14] => o_F.IN1
i_B[15] => o_F.IN1
i_B[16] => o_F.IN1
i_B[17] => o_F.IN1
i_B[18] => o_F.IN1
i_B[19] => o_F.IN1
i_B[20] => o_F.IN1
i_B[21] => o_F.IN1
i_B[22] => o_F.IN1
i_B[23] => o_F.IN1
i_B[24] => o_F.IN1
i_B[25] => o_F.IN1
i_B[26] => o_F.IN1
i_B[27] => o_F.IN1
i_B[28] => o_F.IN1
i_B[29] => o_F.IN1
i_B[30] => o_F.IN1
i_B[31] => o_F.IN1
o_F[0] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|xor_32:g_xor
i_A[0] => o_F.IN0
i_A[1] => o_F.IN0
i_A[2] => o_F.IN0
i_A[3] => o_F.IN0
i_A[4] => o_F.IN0
i_A[5] => o_F.IN0
i_A[6] => o_F.IN0
i_A[7] => o_F.IN0
i_A[8] => o_F.IN0
i_A[9] => o_F.IN0
i_A[10] => o_F.IN0
i_A[11] => o_F.IN0
i_A[12] => o_F.IN0
i_A[13] => o_F.IN0
i_A[14] => o_F.IN0
i_A[15] => o_F.IN0
i_A[16] => o_F.IN0
i_A[17] => o_F.IN0
i_A[18] => o_F.IN0
i_A[19] => o_F.IN0
i_A[20] => o_F.IN0
i_A[21] => o_F.IN0
i_A[22] => o_F.IN0
i_A[23] => o_F.IN0
i_A[24] => o_F.IN0
i_A[25] => o_F.IN0
i_A[26] => o_F.IN0
i_A[27] => o_F.IN0
i_A[28] => o_F.IN0
i_A[29] => o_F.IN0
i_A[30] => o_F.IN0
i_A[31] => o_F.IN0
i_B[0] => o_F.IN1
i_B[1] => o_F.IN1
i_B[2] => o_F.IN1
i_B[3] => o_F.IN1
i_B[4] => o_F.IN1
i_B[5] => o_F.IN1
i_B[6] => o_F.IN1
i_B[7] => o_F.IN1
i_B[8] => o_F.IN1
i_B[9] => o_F.IN1
i_B[10] => o_F.IN1
i_B[11] => o_F.IN1
i_B[12] => o_F.IN1
i_B[13] => o_F.IN1
i_B[14] => o_F.IN1
i_B[15] => o_F.IN1
i_B[16] => o_F.IN1
i_B[17] => o_F.IN1
i_B[18] => o_F.IN1
i_B[19] => o_F.IN1
i_B[20] => o_F.IN1
i_B[21] => o_F.IN1
i_B[22] => o_F.IN1
i_B[23] => o_F.IN1
i_B[24] => o_F.IN1
i_B[25] => o_F.IN1
i_B[26] => o_F.IN1
i_B[27] => o_F.IN1
i_B[28] => o_F.IN1
i_B[29] => o_F.IN1
i_B[30] => o_F.IN1
i_B[31] => o_F.IN1
o_F[0] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor
i_A[0] => invg:NBit_Comp:0:CompI.i_A
i_A[1] => invg:NBit_Comp:1:CompI.i_A
i_A[2] => invg:NBit_Comp:2:CompI.i_A
i_A[3] => invg:NBit_Comp:3:CompI.i_A
i_A[4] => invg:NBit_Comp:4:CompI.i_A
i_A[5] => invg:NBit_Comp:5:CompI.i_A
i_A[6] => invg:NBit_Comp:6:CompI.i_A
i_A[7] => invg:NBit_Comp:7:CompI.i_A
i_A[8] => invg:NBit_Comp:8:CompI.i_A
i_A[9] => invg:NBit_Comp:9:CompI.i_A
i_A[10] => invg:NBit_Comp:10:CompI.i_A
i_A[11] => invg:NBit_Comp:11:CompI.i_A
i_A[12] => invg:NBit_Comp:12:CompI.i_A
i_A[13] => invg:NBit_Comp:13:CompI.i_A
i_A[14] => invg:NBit_Comp:14:CompI.i_A
i_A[15] => invg:NBit_Comp:15:CompI.i_A
i_A[16] => invg:NBit_Comp:16:CompI.i_A
i_A[17] => invg:NBit_Comp:17:CompI.i_A
i_A[18] => invg:NBit_Comp:18:CompI.i_A
i_A[19] => invg:NBit_Comp:19:CompI.i_A
i_A[20] => invg:NBit_Comp:20:CompI.i_A
i_A[21] => invg:NBit_Comp:21:CompI.i_A
i_A[22] => invg:NBit_Comp:22:CompI.i_A
i_A[23] => invg:NBit_Comp:23:CompI.i_A
i_A[24] => invg:NBit_Comp:24:CompI.i_A
i_A[25] => invg:NBit_Comp:25:CompI.i_A
i_A[26] => invg:NBit_Comp:26:CompI.i_A
i_A[27] => invg:NBit_Comp:27:CompI.i_A
i_A[28] => invg:NBit_Comp:28:CompI.i_A
i_A[29] => invg:NBit_Comp:29:CompI.i_A
i_A[30] => invg:NBit_Comp:30:CompI.i_A
i_A[31] => invg:NBit_Comp:31:CompI.i_A
o_F[0] <= invg:NBit_Comp:0:CompI.o_F
o_F[1] <= invg:NBit_Comp:1:CompI.o_F
o_F[2] <= invg:NBit_Comp:2:CompI.o_F
o_F[3] <= invg:NBit_Comp:3:CompI.o_F
o_F[4] <= invg:NBit_Comp:4:CompI.o_F
o_F[5] <= invg:NBit_Comp:5:CompI.o_F
o_F[6] <= invg:NBit_Comp:6:CompI.o_F
o_F[7] <= invg:NBit_Comp:7:CompI.o_F
o_F[8] <= invg:NBit_Comp:8:CompI.o_F
o_F[9] <= invg:NBit_Comp:9:CompI.o_F
o_F[10] <= invg:NBit_Comp:10:CompI.o_F
o_F[11] <= invg:NBit_Comp:11:CompI.o_F
o_F[12] <= invg:NBit_Comp:12:CompI.o_F
o_F[13] <= invg:NBit_Comp:13:CompI.o_F
o_F[14] <= invg:NBit_Comp:14:CompI.o_F
o_F[15] <= invg:NBit_Comp:15:CompI.o_F
o_F[16] <= invg:NBit_Comp:16:CompI.o_F
o_F[17] <= invg:NBit_Comp:17:CompI.o_F
o_F[18] <= invg:NBit_Comp:18:CompI.o_F
o_F[19] <= invg:NBit_Comp:19:CompI.o_F
o_F[20] <= invg:NBit_Comp:20:CompI.o_F
o_F[21] <= invg:NBit_Comp:21:CompI.o_F
o_F[22] <= invg:NBit_Comp:22:CompI.o_F
o_F[23] <= invg:NBit_Comp:23:CompI.o_F
o_F[24] <= invg:NBit_Comp:24:CompI.o_F
o_F[25] <= invg:NBit_Comp:25:CompI.o_F
o_F[26] <= invg:NBit_Comp:26:CompI.o_F
o_F[27] <= invg:NBit_Comp:27:CompI.o_F
o_F[28] <= invg:NBit_Comp:28:CompI.o_F
o_F[29] <= invg:NBit_Comp:29:CompI.o_F
o_F[30] <= invg:NBit_Comp:30:CompI.o_F
o_F[31] <= invg:NBit_Comp:31:CompI.o_F


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:0:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:1:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:2:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:3:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:4:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:5:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:6:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:7:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:8:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:9:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:10:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:11:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:12:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:13:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:14:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:15:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:16:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:17:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:18:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:19:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:20:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:21:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:22:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:23:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:24:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:25:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:26:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:27:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:28:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:29:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:30:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|OnesComp:g_nor|invg:\NBit_Comp:31:CompI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2to1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2to1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2to1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2to1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2to1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2to1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2to1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2to1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2to1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2to1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2to1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2to1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2to1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2to1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2to1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2to1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2to1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2to1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2to1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2to1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2to1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2to1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2to1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2to1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2to1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2to1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2to1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux2t1_N:g_MuxShifter|mux2to1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|Shifter:g_shifter
i_shiftamount[0] => ShiftLeft0.IN5
i_shiftamount[0] => ShiftRight0.IN5
i_shiftamount[0] => ShiftRight1.IN4
i_shiftamount[1] => ShiftLeft0.IN4
i_shiftamount[1] => ShiftRight0.IN4
i_shiftamount[1] => ShiftRight1.IN3
i_shiftamount[2] => ShiftLeft0.IN3
i_shiftamount[2] => ShiftRight0.IN3
i_shiftamount[2] => ShiftRight1.IN2
i_shiftamount[3] => ShiftLeft0.IN2
i_shiftamount[3] => ShiftRight0.IN2
i_shiftamount[3] => ShiftRight1.IN1
i_shiftamount[4] => ShiftLeft0.IN1
i_shiftamount[4] => ShiftRight0.IN1
i_shiftamount[4] => ShiftRight1.IN0
i_data[0] => ShiftLeft0.IN37
i_data[0] => ShiftRight0.IN37
i_data[0] => ShiftRight1.IN37
i_data[1] => ShiftLeft0.IN36
i_data[1] => ShiftRight0.IN36
i_data[1] => ShiftRight1.IN36
i_data[2] => ShiftLeft0.IN35
i_data[2] => ShiftRight0.IN35
i_data[2] => ShiftRight1.IN35
i_data[3] => ShiftLeft0.IN34
i_data[3] => ShiftRight0.IN34
i_data[3] => ShiftRight1.IN34
i_data[4] => ShiftLeft0.IN33
i_data[4] => ShiftRight0.IN33
i_data[4] => ShiftRight1.IN33
i_data[5] => ShiftLeft0.IN32
i_data[5] => ShiftRight0.IN32
i_data[5] => ShiftRight1.IN32
i_data[6] => ShiftLeft0.IN31
i_data[6] => ShiftRight0.IN31
i_data[6] => ShiftRight1.IN31
i_data[7] => ShiftLeft0.IN30
i_data[7] => ShiftRight0.IN30
i_data[7] => ShiftRight1.IN30
i_data[8] => ShiftLeft0.IN29
i_data[8] => ShiftRight0.IN29
i_data[8] => ShiftRight1.IN29
i_data[9] => ShiftLeft0.IN28
i_data[9] => ShiftRight0.IN28
i_data[9] => ShiftRight1.IN28
i_data[10] => ShiftLeft0.IN27
i_data[10] => ShiftRight0.IN27
i_data[10] => ShiftRight1.IN27
i_data[11] => ShiftLeft0.IN26
i_data[11] => ShiftRight0.IN26
i_data[11] => ShiftRight1.IN26
i_data[12] => ShiftLeft0.IN25
i_data[12] => ShiftRight0.IN25
i_data[12] => ShiftRight1.IN25
i_data[13] => ShiftLeft0.IN24
i_data[13] => ShiftRight0.IN24
i_data[13] => ShiftRight1.IN24
i_data[14] => ShiftLeft0.IN23
i_data[14] => ShiftRight0.IN23
i_data[14] => ShiftRight1.IN23
i_data[15] => ShiftLeft0.IN22
i_data[15] => ShiftRight0.IN22
i_data[15] => ShiftRight1.IN22
i_data[16] => ShiftLeft0.IN21
i_data[16] => ShiftRight0.IN21
i_data[16] => ShiftRight1.IN21
i_data[17] => ShiftLeft0.IN20
i_data[17] => ShiftRight0.IN20
i_data[17] => ShiftRight1.IN20
i_data[18] => ShiftLeft0.IN19
i_data[18] => ShiftRight0.IN19
i_data[18] => ShiftRight1.IN19
i_data[19] => ShiftLeft0.IN18
i_data[19] => ShiftRight0.IN18
i_data[19] => ShiftRight1.IN18
i_data[20] => ShiftLeft0.IN17
i_data[20] => ShiftRight0.IN17
i_data[20] => ShiftRight1.IN17
i_data[21] => ShiftLeft0.IN16
i_data[21] => ShiftRight0.IN16
i_data[21] => ShiftRight1.IN16
i_data[22] => ShiftLeft0.IN15
i_data[22] => ShiftRight0.IN15
i_data[22] => ShiftRight1.IN15
i_data[23] => ShiftLeft0.IN14
i_data[23] => ShiftRight0.IN14
i_data[23] => ShiftRight1.IN14
i_data[24] => ShiftLeft0.IN13
i_data[24] => ShiftRight0.IN13
i_data[24] => ShiftRight1.IN13
i_data[25] => ShiftLeft0.IN12
i_data[25] => ShiftRight0.IN12
i_data[25] => ShiftRight1.IN12
i_data[26] => ShiftLeft0.IN11
i_data[26] => ShiftRight0.IN11
i_data[26] => ShiftRight1.IN11
i_data[27] => ShiftLeft0.IN10
i_data[27] => ShiftRight0.IN10
i_data[27] => ShiftRight1.IN10
i_data[28] => ShiftLeft0.IN9
i_data[28] => ShiftRight0.IN9
i_data[28] => ShiftRight1.IN9
i_data[29] => ShiftLeft0.IN8
i_data[29] => ShiftRight0.IN8
i_data[29] => ShiftRight1.IN8
i_data[30] => ShiftLeft0.IN7
i_data[30] => ShiftRight0.IN7
i_data[30] => ShiftRight1.IN7
i_data[31] => ShiftLeft0.IN6
i_data[31] => ShiftRight0.IN6
i_data[31] => ShiftRight1.IN5
i_data[31] => ShiftRight1.IN6
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_shiftright => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
i_arithmetic => o_data.OUTPUTSELECT
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|mux16t1_32bit:g_bigmux
i_d[0][0] => Mux31.IN15
i_d[0][1] => Mux30.IN15
i_d[0][2] => Mux29.IN15
i_d[0][3] => Mux28.IN15
i_d[0][4] => Mux27.IN15
i_d[0][5] => Mux26.IN15
i_d[0][6] => Mux25.IN15
i_d[0][7] => Mux24.IN15
i_d[0][8] => Mux23.IN15
i_d[0][9] => Mux22.IN15
i_d[0][10] => Mux21.IN15
i_d[0][11] => Mux20.IN15
i_d[0][12] => Mux19.IN15
i_d[0][13] => Mux18.IN15
i_d[0][14] => Mux17.IN15
i_d[0][15] => Mux16.IN15
i_d[0][16] => Mux15.IN15
i_d[0][17] => Mux14.IN15
i_d[0][18] => Mux13.IN15
i_d[0][19] => Mux12.IN15
i_d[0][20] => Mux11.IN15
i_d[0][21] => Mux10.IN15
i_d[0][22] => Mux9.IN15
i_d[0][23] => Mux8.IN15
i_d[0][24] => Mux7.IN15
i_d[0][25] => Mux6.IN15
i_d[0][26] => Mux5.IN15
i_d[0][27] => Mux4.IN15
i_d[0][28] => Mux3.IN15
i_d[0][29] => Mux2.IN15
i_d[0][30] => Mux1.IN15
i_d[0][31] => Mux0.IN15
i_d[1][0] => Mux31.IN14
i_d[1][1] => Mux30.IN14
i_d[1][2] => Mux29.IN14
i_d[1][3] => Mux28.IN14
i_d[1][4] => Mux27.IN14
i_d[1][5] => Mux26.IN14
i_d[1][6] => Mux25.IN14
i_d[1][7] => Mux24.IN14
i_d[1][8] => Mux23.IN14
i_d[1][9] => Mux22.IN14
i_d[1][10] => Mux21.IN14
i_d[1][11] => Mux20.IN14
i_d[1][12] => Mux19.IN14
i_d[1][13] => Mux18.IN14
i_d[1][14] => Mux17.IN14
i_d[1][15] => Mux16.IN14
i_d[1][16] => Mux15.IN14
i_d[1][17] => Mux14.IN14
i_d[1][18] => Mux13.IN14
i_d[1][19] => Mux12.IN14
i_d[1][20] => Mux11.IN14
i_d[1][21] => Mux10.IN14
i_d[1][22] => Mux9.IN14
i_d[1][23] => Mux8.IN14
i_d[1][24] => Mux7.IN14
i_d[1][25] => Mux6.IN14
i_d[1][26] => Mux5.IN14
i_d[1][27] => Mux4.IN14
i_d[1][28] => Mux3.IN14
i_d[1][29] => Mux2.IN14
i_d[1][30] => Mux1.IN14
i_d[1][31] => Mux0.IN14
i_d[2][0] => Mux31.IN13
i_d[2][1] => Mux30.IN13
i_d[2][2] => Mux29.IN13
i_d[2][3] => Mux28.IN13
i_d[2][4] => Mux27.IN13
i_d[2][5] => Mux26.IN13
i_d[2][6] => Mux25.IN13
i_d[2][7] => Mux24.IN13
i_d[2][8] => Mux23.IN13
i_d[2][9] => Mux22.IN13
i_d[2][10] => Mux21.IN13
i_d[2][11] => Mux20.IN13
i_d[2][12] => Mux19.IN13
i_d[2][13] => Mux18.IN13
i_d[2][14] => Mux17.IN13
i_d[2][15] => Mux16.IN13
i_d[2][16] => Mux15.IN13
i_d[2][17] => Mux14.IN13
i_d[2][18] => Mux13.IN13
i_d[2][19] => Mux12.IN13
i_d[2][20] => Mux11.IN13
i_d[2][21] => Mux10.IN13
i_d[2][22] => Mux9.IN13
i_d[2][23] => Mux8.IN13
i_d[2][24] => Mux7.IN13
i_d[2][25] => Mux6.IN13
i_d[2][26] => Mux5.IN13
i_d[2][27] => Mux4.IN13
i_d[2][28] => Mux3.IN13
i_d[2][29] => Mux2.IN13
i_d[2][30] => Mux1.IN13
i_d[2][31] => Mux0.IN13
i_d[3][0] => Mux31.IN12
i_d[3][1] => Mux30.IN12
i_d[3][2] => Mux29.IN12
i_d[3][3] => Mux28.IN12
i_d[3][4] => Mux27.IN12
i_d[3][5] => Mux26.IN12
i_d[3][6] => Mux25.IN12
i_d[3][7] => Mux24.IN12
i_d[3][8] => Mux23.IN12
i_d[3][9] => Mux22.IN12
i_d[3][10] => Mux21.IN12
i_d[3][11] => Mux20.IN12
i_d[3][12] => Mux19.IN12
i_d[3][13] => Mux18.IN12
i_d[3][14] => Mux17.IN12
i_d[3][15] => Mux16.IN12
i_d[3][16] => Mux15.IN12
i_d[3][17] => Mux14.IN12
i_d[3][18] => Mux13.IN12
i_d[3][19] => Mux12.IN12
i_d[3][20] => Mux11.IN12
i_d[3][21] => Mux10.IN12
i_d[3][22] => Mux9.IN12
i_d[3][23] => Mux8.IN12
i_d[3][24] => Mux7.IN12
i_d[3][25] => Mux6.IN12
i_d[3][26] => Mux5.IN12
i_d[3][27] => Mux4.IN12
i_d[3][28] => Mux3.IN12
i_d[3][29] => Mux2.IN12
i_d[3][30] => Mux1.IN12
i_d[3][31] => Mux0.IN12
i_d[4][0] => Mux31.IN11
i_d[4][1] => Mux30.IN11
i_d[4][2] => Mux29.IN11
i_d[4][3] => Mux28.IN11
i_d[4][4] => Mux27.IN11
i_d[4][5] => Mux26.IN11
i_d[4][6] => Mux25.IN11
i_d[4][7] => Mux24.IN11
i_d[4][8] => Mux23.IN11
i_d[4][9] => Mux22.IN11
i_d[4][10] => Mux21.IN11
i_d[4][11] => Mux20.IN11
i_d[4][12] => Mux19.IN11
i_d[4][13] => Mux18.IN11
i_d[4][14] => Mux17.IN11
i_d[4][15] => Mux16.IN11
i_d[4][16] => Mux15.IN11
i_d[4][17] => Mux14.IN11
i_d[4][18] => Mux13.IN11
i_d[4][19] => Mux12.IN11
i_d[4][20] => Mux11.IN11
i_d[4][21] => Mux10.IN11
i_d[4][22] => Mux9.IN11
i_d[4][23] => Mux8.IN11
i_d[4][24] => Mux7.IN11
i_d[4][25] => Mux6.IN11
i_d[4][26] => Mux5.IN11
i_d[4][27] => Mux4.IN11
i_d[4][28] => Mux3.IN11
i_d[4][29] => Mux2.IN11
i_d[4][30] => Mux1.IN11
i_d[4][31] => Mux0.IN11
i_d[5][0] => Mux31.IN10
i_d[5][1] => Mux30.IN10
i_d[5][2] => Mux29.IN10
i_d[5][3] => Mux28.IN10
i_d[5][4] => Mux27.IN10
i_d[5][5] => Mux26.IN10
i_d[5][6] => Mux25.IN10
i_d[5][7] => Mux24.IN10
i_d[5][8] => Mux23.IN10
i_d[5][9] => Mux22.IN10
i_d[5][10] => Mux21.IN10
i_d[5][11] => Mux20.IN10
i_d[5][12] => Mux19.IN10
i_d[5][13] => Mux18.IN10
i_d[5][14] => Mux17.IN10
i_d[5][15] => Mux16.IN10
i_d[5][16] => Mux15.IN10
i_d[5][17] => Mux14.IN10
i_d[5][18] => Mux13.IN10
i_d[5][19] => Mux12.IN10
i_d[5][20] => Mux11.IN10
i_d[5][21] => Mux10.IN10
i_d[5][22] => Mux9.IN10
i_d[5][23] => Mux8.IN10
i_d[5][24] => Mux7.IN10
i_d[5][25] => Mux6.IN10
i_d[5][26] => Mux5.IN10
i_d[5][27] => Mux4.IN10
i_d[5][28] => Mux3.IN10
i_d[5][29] => Mux2.IN10
i_d[5][30] => Mux1.IN10
i_d[5][31] => Mux0.IN10
i_d[6][0] => Mux31.IN9
i_d[6][1] => Mux30.IN9
i_d[6][2] => Mux29.IN9
i_d[6][3] => Mux28.IN9
i_d[6][4] => Mux27.IN9
i_d[6][5] => Mux26.IN9
i_d[6][6] => Mux25.IN9
i_d[6][7] => Mux24.IN9
i_d[6][8] => Mux23.IN9
i_d[6][9] => Mux22.IN9
i_d[6][10] => Mux21.IN9
i_d[6][11] => Mux20.IN9
i_d[6][12] => Mux19.IN9
i_d[6][13] => Mux18.IN9
i_d[6][14] => Mux17.IN9
i_d[6][15] => Mux16.IN9
i_d[6][16] => Mux15.IN9
i_d[6][17] => Mux14.IN9
i_d[6][18] => Mux13.IN9
i_d[6][19] => Mux12.IN9
i_d[6][20] => Mux11.IN9
i_d[6][21] => Mux10.IN9
i_d[6][22] => Mux9.IN9
i_d[6][23] => Mux8.IN9
i_d[6][24] => Mux7.IN9
i_d[6][25] => Mux6.IN9
i_d[6][26] => Mux5.IN9
i_d[6][27] => Mux4.IN9
i_d[6][28] => Mux3.IN9
i_d[6][29] => Mux2.IN9
i_d[6][30] => Mux1.IN9
i_d[6][31] => Mux0.IN9
i_d[7][0] => Mux31.IN8
i_d[7][1] => Mux30.IN8
i_d[7][2] => Mux29.IN8
i_d[7][3] => Mux28.IN8
i_d[7][4] => Mux27.IN8
i_d[7][5] => Mux26.IN8
i_d[7][6] => Mux25.IN8
i_d[7][7] => Mux24.IN8
i_d[7][8] => Mux23.IN8
i_d[7][9] => Mux22.IN8
i_d[7][10] => Mux21.IN8
i_d[7][11] => Mux20.IN8
i_d[7][12] => Mux19.IN8
i_d[7][13] => Mux18.IN8
i_d[7][14] => Mux17.IN8
i_d[7][15] => Mux16.IN8
i_d[7][16] => Mux15.IN8
i_d[7][17] => Mux14.IN8
i_d[7][18] => Mux13.IN8
i_d[7][19] => Mux12.IN8
i_d[7][20] => Mux11.IN8
i_d[7][21] => Mux10.IN8
i_d[7][22] => Mux9.IN8
i_d[7][23] => Mux8.IN8
i_d[7][24] => Mux7.IN8
i_d[7][25] => Mux6.IN8
i_d[7][26] => Mux5.IN8
i_d[7][27] => Mux4.IN8
i_d[7][28] => Mux3.IN8
i_d[7][29] => Mux2.IN8
i_d[7][30] => Mux1.IN8
i_d[7][31] => Mux0.IN8
i_d[8][0] => Mux31.IN7
i_d[8][1] => Mux30.IN7
i_d[8][2] => Mux29.IN7
i_d[8][3] => Mux28.IN7
i_d[8][4] => Mux27.IN7
i_d[8][5] => Mux26.IN7
i_d[8][6] => Mux25.IN7
i_d[8][7] => Mux24.IN7
i_d[8][8] => Mux23.IN7
i_d[8][9] => Mux22.IN7
i_d[8][10] => Mux21.IN7
i_d[8][11] => Mux20.IN7
i_d[8][12] => Mux19.IN7
i_d[8][13] => Mux18.IN7
i_d[8][14] => Mux17.IN7
i_d[8][15] => Mux16.IN7
i_d[8][16] => Mux15.IN7
i_d[8][17] => Mux14.IN7
i_d[8][18] => Mux13.IN7
i_d[8][19] => Mux12.IN7
i_d[8][20] => Mux11.IN7
i_d[8][21] => Mux10.IN7
i_d[8][22] => Mux9.IN7
i_d[8][23] => Mux8.IN7
i_d[8][24] => Mux7.IN7
i_d[8][25] => Mux6.IN7
i_d[8][26] => Mux5.IN7
i_d[8][27] => Mux4.IN7
i_d[8][28] => Mux3.IN7
i_d[8][29] => Mux2.IN7
i_d[8][30] => Mux1.IN7
i_d[8][31] => Mux0.IN7
i_d[9][0] => Mux31.IN6
i_d[9][1] => Mux30.IN6
i_d[9][2] => Mux29.IN6
i_d[9][3] => Mux28.IN6
i_d[9][4] => Mux27.IN6
i_d[9][5] => Mux26.IN6
i_d[9][6] => Mux25.IN6
i_d[9][7] => Mux24.IN6
i_d[9][8] => Mux23.IN6
i_d[9][9] => Mux22.IN6
i_d[9][10] => Mux21.IN6
i_d[9][11] => Mux20.IN6
i_d[9][12] => Mux19.IN6
i_d[9][13] => Mux18.IN6
i_d[9][14] => Mux17.IN6
i_d[9][15] => Mux16.IN6
i_d[9][16] => Mux15.IN6
i_d[9][17] => Mux14.IN6
i_d[9][18] => Mux13.IN6
i_d[9][19] => Mux12.IN6
i_d[9][20] => Mux11.IN6
i_d[9][21] => Mux10.IN6
i_d[9][22] => Mux9.IN6
i_d[9][23] => Mux8.IN6
i_d[9][24] => Mux7.IN6
i_d[9][25] => Mux6.IN6
i_d[9][26] => Mux5.IN6
i_d[9][27] => Mux4.IN6
i_d[9][28] => Mux3.IN6
i_d[9][29] => Mux2.IN6
i_d[9][30] => Mux1.IN6
i_d[9][31] => Mux0.IN6
i_d[10][0] => Mux31.IN5
i_d[10][1] => Mux30.IN5
i_d[10][2] => Mux29.IN5
i_d[10][3] => Mux28.IN5
i_d[10][4] => Mux27.IN5
i_d[10][5] => Mux26.IN5
i_d[10][6] => Mux25.IN5
i_d[10][7] => Mux24.IN5
i_d[10][8] => Mux23.IN5
i_d[10][9] => Mux22.IN5
i_d[10][10] => Mux21.IN5
i_d[10][11] => Mux20.IN5
i_d[10][12] => Mux19.IN5
i_d[10][13] => Mux18.IN5
i_d[10][14] => Mux17.IN5
i_d[10][15] => Mux16.IN5
i_d[10][16] => Mux15.IN5
i_d[10][17] => Mux14.IN5
i_d[10][18] => Mux13.IN5
i_d[10][19] => Mux12.IN5
i_d[10][20] => Mux11.IN5
i_d[10][21] => Mux10.IN5
i_d[10][22] => Mux9.IN5
i_d[10][23] => Mux8.IN5
i_d[10][24] => Mux7.IN5
i_d[10][25] => Mux6.IN5
i_d[10][26] => Mux5.IN5
i_d[10][27] => Mux4.IN5
i_d[10][28] => Mux3.IN5
i_d[10][29] => Mux2.IN5
i_d[10][30] => Mux1.IN5
i_d[10][31] => Mux0.IN5
i_d[11][0] => Mux31.IN4
i_d[11][1] => Mux30.IN4
i_d[11][2] => Mux29.IN4
i_d[11][3] => Mux28.IN4
i_d[11][4] => Mux27.IN4
i_d[11][5] => Mux26.IN4
i_d[11][6] => Mux25.IN4
i_d[11][7] => Mux24.IN4
i_d[11][8] => Mux23.IN4
i_d[11][9] => Mux22.IN4
i_d[11][10] => Mux21.IN4
i_d[11][11] => Mux20.IN4
i_d[11][12] => Mux19.IN4
i_d[11][13] => Mux18.IN4
i_d[11][14] => Mux17.IN4
i_d[11][15] => Mux16.IN4
i_d[11][16] => Mux15.IN4
i_d[11][17] => Mux14.IN4
i_d[11][18] => Mux13.IN4
i_d[11][19] => Mux12.IN4
i_d[11][20] => Mux11.IN4
i_d[11][21] => Mux10.IN4
i_d[11][22] => Mux9.IN4
i_d[11][23] => Mux8.IN4
i_d[11][24] => Mux7.IN4
i_d[11][25] => Mux6.IN4
i_d[11][26] => Mux5.IN4
i_d[11][27] => Mux4.IN4
i_d[11][28] => Mux3.IN4
i_d[11][29] => Mux2.IN4
i_d[11][30] => Mux1.IN4
i_d[11][31] => Mux0.IN4
i_d[12][0] => Mux31.IN3
i_d[12][1] => Mux30.IN3
i_d[12][2] => Mux29.IN3
i_d[12][3] => Mux28.IN3
i_d[12][4] => Mux27.IN3
i_d[12][5] => Mux26.IN3
i_d[12][6] => Mux25.IN3
i_d[12][7] => Mux24.IN3
i_d[12][8] => Mux23.IN3
i_d[12][9] => Mux22.IN3
i_d[12][10] => Mux21.IN3
i_d[12][11] => Mux20.IN3
i_d[12][12] => Mux19.IN3
i_d[12][13] => Mux18.IN3
i_d[12][14] => Mux17.IN3
i_d[12][15] => Mux16.IN3
i_d[12][16] => Mux15.IN3
i_d[12][17] => Mux14.IN3
i_d[12][18] => Mux13.IN3
i_d[12][19] => Mux12.IN3
i_d[12][20] => Mux11.IN3
i_d[12][21] => Mux10.IN3
i_d[12][22] => Mux9.IN3
i_d[12][23] => Mux8.IN3
i_d[12][24] => Mux7.IN3
i_d[12][25] => Mux6.IN3
i_d[12][26] => Mux5.IN3
i_d[12][27] => Mux4.IN3
i_d[12][28] => Mux3.IN3
i_d[12][29] => Mux2.IN3
i_d[12][30] => Mux1.IN3
i_d[12][31] => Mux0.IN3
i_d[13][0] => Mux31.IN2
i_d[13][1] => Mux30.IN2
i_d[13][2] => Mux29.IN2
i_d[13][3] => Mux28.IN2
i_d[13][4] => Mux27.IN2
i_d[13][5] => Mux26.IN2
i_d[13][6] => Mux25.IN2
i_d[13][7] => Mux24.IN2
i_d[13][8] => Mux23.IN2
i_d[13][9] => Mux22.IN2
i_d[13][10] => Mux21.IN2
i_d[13][11] => Mux20.IN2
i_d[13][12] => Mux19.IN2
i_d[13][13] => Mux18.IN2
i_d[13][14] => Mux17.IN2
i_d[13][15] => Mux16.IN2
i_d[13][16] => Mux15.IN2
i_d[13][17] => Mux14.IN2
i_d[13][18] => Mux13.IN2
i_d[13][19] => Mux12.IN2
i_d[13][20] => Mux11.IN2
i_d[13][21] => Mux10.IN2
i_d[13][22] => Mux9.IN2
i_d[13][23] => Mux8.IN2
i_d[13][24] => Mux7.IN2
i_d[13][25] => Mux6.IN2
i_d[13][26] => Mux5.IN2
i_d[13][27] => Mux4.IN2
i_d[13][28] => Mux3.IN2
i_d[13][29] => Mux2.IN2
i_d[13][30] => Mux1.IN2
i_d[13][31] => Mux0.IN2
i_d[14][0] => Mux31.IN1
i_d[14][1] => Mux30.IN1
i_d[14][2] => Mux29.IN1
i_d[14][3] => Mux28.IN1
i_d[14][4] => Mux27.IN1
i_d[14][5] => Mux26.IN1
i_d[14][6] => Mux25.IN1
i_d[14][7] => Mux24.IN1
i_d[14][8] => Mux23.IN1
i_d[14][9] => Mux22.IN1
i_d[14][10] => Mux21.IN1
i_d[14][11] => Mux20.IN1
i_d[14][12] => Mux19.IN1
i_d[14][13] => Mux18.IN1
i_d[14][14] => Mux17.IN1
i_d[14][15] => Mux16.IN1
i_d[14][16] => Mux15.IN1
i_d[14][17] => Mux14.IN1
i_d[14][18] => Mux13.IN1
i_d[14][19] => Mux12.IN1
i_d[14][20] => Mux11.IN1
i_d[14][21] => Mux10.IN1
i_d[14][22] => Mux9.IN1
i_d[14][23] => Mux8.IN1
i_d[14][24] => Mux7.IN1
i_d[14][25] => Mux6.IN1
i_d[14][26] => Mux5.IN1
i_d[14][27] => Mux4.IN1
i_d[14][28] => Mux3.IN1
i_d[14][29] => Mux2.IN1
i_d[14][30] => Mux1.IN1
i_d[14][31] => Mux0.IN1
i_d[15][0] => Mux31.IN0
i_d[15][1] => Mux30.IN0
i_d[15][2] => Mux29.IN0
i_d[15][3] => Mux28.IN0
i_d[15][4] => Mux27.IN0
i_d[15][5] => Mux26.IN0
i_d[15][6] => Mux25.IN0
i_d[15][7] => Mux24.IN0
i_d[15][8] => Mux23.IN0
i_d[15][9] => Mux22.IN0
i_d[15][10] => Mux21.IN0
i_d[15][11] => Mux20.IN0
i_d[15][12] => Mux19.IN0
i_d[15][13] => Mux18.IN0
i_d[15][14] => Mux17.IN0
i_d[15][15] => Mux16.IN0
i_d[15][16] => Mux15.IN0
i_d[15][17] => Mux14.IN0
i_d[15][18] => Mux13.IN0
i_d[15][19] => Mux12.IN0
i_d[15][20] => Mux11.IN0
i_d[15][21] => Mux10.IN0
i_d[15][22] => Mux9.IN0
i_d[15][23] => Mux8.IN0
i_d[15][24] => Mux7.IN0
i_d[15][25] => Mux6.IN0
i_d[15][26] => Mux5.IN0
i_d[15][27] => Mux4.IN0
i_d[15][28] => Mux3.IN0
i_d[15][29] => Mux2.IN0
i_d[15][30] => Mux1.IN0
i_d[15][31] => Mux0.IN0
i_s[0] => Mux0.IN19
i_s[0] => Mux1.IN19
i_s[0] => Mux2.IN19
i_s[0] => Mux3.IN19
i_s[0] => Mux4.IN19
i_s[0] => Mux5.IN19
i_s[0] => Mux6.IN19
i_s[0] => Mux7.IN19
i_s[0] => Mux8.IN19
i_s[0] => Mux9.IN19
i_s[0] => Mux10.IN19
i_s[0] => Mux11.IN19
i_s[0] => Mux12.IN19
i_s[0] => Mux13.IN19
i_s[0] => Mux14.IN19
i_s[0] => Mux15.IN19
i_s[0] => Mux16.IN19
i_s[0] => Mux17.IN19
i_s[0] => Mux18.IN19
i_s[0] => Mux19.IN19
i_s[0] => Mux20.IN19
i_s[0] => Mux21.IN19
i_s[0] => Mux22.IN19
i_s[0] => Mux23.IN19
i_s[0] => Mux24.IN19
i_s[0] => Mux25.IN19
i_s[0] => Mux26.IN19
i_s[0] => Mux27.IN19
i_s[0] => Mux28.IN19
i_s[0] => Mux29.IN19
i_s[0] => Mux30.IN19
i_s[0] => Mux31.IN19
i_s[1] => Mux0.IN18
i_s[1] => Mux1.IN18
i_s[1] => Mux2.IN18
i_s[1] => Mux3.IN18
i_s[1] => Mux4.IN18
i_s[1] => Mux5.IN18
i_s[1] => Mux6.IN18
i_s[1] => Mux7.IN18
i_s[1] => Mux8.IN18
i_s[1] => Mux9.IN18
i_s[1] => Mux10.IN18
i_s[1] => Mux11.IN18
i_s[1] => Mux12.IN18
i_s[1] => Mux13.IN18
i_s[1] => Mux14.IN18
i_s[1] => Mux15.IN18
i_s[1] => Mux16.IN18
i_s[1] => Mux17.IN18
i_s[1] => Mux18.IN18
i_s[1] => Mux19.IN18
i_s[1] => Mux20.IN18
i_s[1] => Mux21.IN18
i_s[1] => Mux22.IN18
i_s[1] => Mux23.IN18
i_s[1] => Mux24.IN18
i_s[1] => Mux25.IN18
i_s[1] => Mux26.IN18
i_s[1] => Mux27.IN18
i_s[1] => Mux28.IN18
i_s[1] => Mux29.IN18
i_s[1] => Mux30.IN18
i_s[1] => Mux31.IN18
i_s[2] => Mux0.IN17
i_s[2] => Mux1.IN17
i_s[2] => Mux2.IN17
i_s[2] => Mux3.IN17
i_s[2] => Mux4.IN17
i_s[2] => Mux5.IN17
i_s[2] => Mux6.IN17
i_s[2] => Mux7.IN17
i_s[2] => Mux8.IN17
i_s[2] => Mux9.IN17
i_s[2] => Mux10.IN17
i_s[2] => Mux11.IN17
i_s[2] => Mux12.IN17
i_s[2] => Mux13.IN17
i_s[2] => Mux14.IN17
i_s[2] => Mux15.IN17
i_s[2] => Mux16.IN17
i_s[2] => Mux17.IN17
i_s[2] => Mux18.IN17
i_s[2] => Mux19.IN17
i_s[2] => Mux20.IN17
i_s[2] => Mux21.IN17
i_s[2] => Mux22.IN17
i_s[2] => Mux23.IN17
i_s[2] => Mux24.IN17
i_s[2] => Mux25.IN17
i_s[2] => Mux26.IN17
i_s[2] => Mux27.IN17
i_s[2] => Mux28.IN17
i_s[2] => Mux29.IN17
i_s[2] => Mux30.IN17
i_s[2] => Mux31.IN17
i_s[3] => Mux0.IN16
i_s[3] => Mux1.IN16
i_s[3] => Mux2.IN16
i_s[3] => Mux3.IN16
i_s[3] => Mux4.IN16
i_s[3] => Mux5.IN16
i_s[3] => Mux6.IN16
i_s[3] => Mux7.IN16
i_s[3] => Mux8.IN16
i_s[3] => Mux9.IN16
i_s[3] => Mux10.IN16
i_s[3] => Mux11.IN16
i_s[3] => Mux12.IN16
i_s[3] => Mux13.IN16
i_s[3] => Mux14.IN16
i_s[3] => Mux15.IN16
i_s[3] => Mux16.IN16
i_s[3] => Mux17.IN16
i_s[3] => Mux18.IN16
i_s[3] => Mux19.IN16
i_s[3] => Mux20.IN16
i_s[3] => Mux21.IN16
i_s[3] => Mux22.IN16
i_s[3] => Mux23.IN16
i_s[3] => Mux24.IN16
i_s[3] => Mux25.IN16
i_s[3] => Mux26.IN16
i_s[3] => Mux27.IN16
i_s[3] => Mux28.IN16
i_s[3] => Mux29.IN16
i_s[3] => Mux30.IN16
i_s[3] => Mux31.IN16
o_O[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:MainALU|ZeroFlag:g_zeroflag
data_in[0] => Equal0.IN63
data_in[1] => Equal0.IN62
data_in[2] => Equal0.IN61
data_in[3] => Equal0.IN60
data_in[4] => Equal0.IN59
data_in[5] => Equal0.IN58
data_in[6] => Equal0.IN57
data_in[7] => Equal0.IN56
data_in[8] => Equal0.IN55
data_in[9] => Equal0.IN54
data_in[10] => Equal0.IN53
data_in[11] => Equal0.IN52
data_in[12] => Equal0.IN51
data_in[13] => Equal0.IN50
data_in[14] => Equal0.IN49
data_in[15] => Equal0.IN48
data_in[16] => Equal0.IN47
data_in[17] => Equal0.IN46
data_in[18] => Equal0.IN45
data_in[19] => Equal0.IN44
data_in[20] => Equal0.IN43
data_in[21] => Equal0.IN42
data_in[22] => Equal0.IN41
data_in[23] => Equal0.IN40
data_in[24] => Equal0.IN39
data_in[25] => Equal0.IN38
data_in[26] => Equal0.IN37
data_in[27] => Equal0.IN36
data_in[28] => Equal0.IN35
data_in[29] => Equal0.IN34
data_in[30] => Equal0.IN33
data_in[31] => Equal0.IN32
zero_flag <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegRT|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegALU|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegControl|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegInst|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:EXRegPC|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|forward_unit:ForwarUnit
i_rs[0] => Equal0.IN4
i_rs[0] => Equal1.IN4
i_rs[1] => Equal0.IN3
i_rs[1] => Equal1.IN3
i_rs[2] => Equal0.IN2
i_rs[2] => Equal1.IN2
i_rs[3] => Equal0.IN1
i_rs[3] => Equal1.IN1
i_rs[4] => Equal0.IN0
i_rs[4] => Equal1.IN0
i_rt[0] => Equal2.IN4
i_rt[0] => Equal3.IN4
i_rt[1] => Equal2.IN3
i_rt[1] => Equal3.IN3
i_rt[2] => Equal2.IN2
i_rt[2] => Equal3.IN2
i_rt[3] => Equal2.IN1
i_rt[3] => Equal3.IN1
i_rt[4] => Equal2.IN0
i_rt[4] => Equal3.IN0
i_idRS[0] => Equal7.IN4
i_idRS[0] => Equal8.IN4
i_idRS[0] => Equal9.IN4
i_idRS[1] => Equal7.IN3
i_idRS[1] => Equal8.IN3
i_idRS[1] => Equal9.IN3
i_idRS[2] => Equal7.IN2
i_idRS[2] => Equal8.IN2
i_idRS[2] => Equal9.IN2
i_idRS[3] => Equal7.IN1
i_idRS[3] => Equal8.IN1
i_idRS[3] => Equal9.IN1
i_idRS[4] => Equal7.IN0
i_idRS[4] => Equal8.IN0
i_idRS[4] => Equal9.IN0
i_idRT[0] => Equal10.IN4
i_idRT[0] => Equal11.IN4
i_idRT[0] => Equal12.IN4
i_idRT[1] => Equal10.IN3
i_idRT[1] => Equal11.IN3
i_idRT[1] => Equal12.IN3
i_idRT[2] => Equal10.IN2
i_idRT[2] => Equal11.IN2
i_idRT[2] => Equal12.IN2
i_idRT[3] => Equal10.IN1
i_idRT[3] => Equal11.IN1
i_idRT[3] => Equal12.IN1
i_idRT[4] => Equal10.IN0
i_idRT[4] => Equal11.IN0
i_idRT[4] => Equal12.IN0
i_memRT[0] => Equal13.IN4
i_memRT[1] => Equal13.IN3
i_memRT[2] => Equal13.IN2
i_memRT[3] => Equal13.IN1
i_memRT[4] => Equal13.IN0
i_memrd[0] => memrd_jal[0].DATAB
i_memrd[0] => Equal5.IN4
i_memrd[1] => memrd_jal[1].DATAB
i_memrd[1] => Equal5.IN3
i_memrd[2] => memrd_jal[2].DATAB
i_memrd[2] => Equal5.IN2
i_memrd[3] => memrd_jal[3].DATAB
i_memrd[3] => Equal5.IN1
i_memrd[4] => memrd_jal[4].DATAB
i_memrd[4] => Equal5.IN0
i_wbrd[0] => wbrd_jal[0].DATAB
i_wbrd[0] => Equal6.IN4
i_wbrd[1] => wbrd_jal[1].DATAB
i_wbrd[1] => Equal6.IN3
i_wbrd[2] => wbrd_jal[2].DATAB
i_wbrd[2] => Equal6.IN2
i_wbrd[3] => wbrd_jal[3].DATAB
i_wbrd[3] => Equal6.IN1
i_wbrd[4] => wbrd_jal[4].DATAB
i_wbrd[4] => Equal6.IN0
i_exrd[0] => exrd_jal[0].DATAB
i_exrd[1] => exrd_jal[1].DATAB
i_exrd[2] => exrd_jal[2].DATAB
i_exrd[3] => exrd_jal[3].DATAB
i_exrd[4] => exrd_jal[4].DATAB
i_IDWE => IDrs_exrd_and_idwe.IN1
i_IDWE => IDrt_exrd_and_idwe.IN1
i_exWE => rs_memrd_and_exwe.IN1
i_exWE => rt_memrd_and_exwe.IN1
i_exWE => IDrs_memrd_and_exwe.IN1
i_exWE => IDrt_memrd_and_exwe.IN1
i_wbWE => rs_wbrd_and_wbwe.IN1
i_wbWE => rt_wbrd_and_wbwe.IN1
i_wbWE => IDrs_wbrd_and_wbwe.IN1
i_wbWE => IDrt_wbrd_and_wbwe.IN1
i_wbWE => o_forwardMem.IN1
i_jalwe => wbrd_jal[4].OUTPUTSELECT
i_jalwe => wbrd_jal[3].OUTPUTSELECT
i_jalwe => wbrd_jal[2].OUTPUTSELECT
i_jalwe => wbrd_jal[1].OUTPUTSELECT
i_jalwe => wbrd_jal[0].OUTPUTSELECT
i_jalex => o_forwardA.IN1
i_jalex => memrd_jal[4].OUTPUTSELECT
i_jalex => memrd_jal[3].OUTPUTSELECT
i_jalex => memrd_jal[2].OUTPUTSELECT
i_jalex => memrd_jal[1].OUTPUTSELECT
i_jalex => memrd_jal[0].OUTPUTSELECT
i_jalex => o_forwardA.IN1
i_jalex => o_forwardA.IN1
i_jalid => exrd_jal[4].OUTPUTSELECT
i_jalid => exrd_jal[3].OUTPUTSELECT
i_jalid => exrd_jal[2].OUTPUTSELECT
i_jalid => exrd_jal[1].OUTPUTSELECT
i_jalid => exrd_jal[0].OUTPUTSELECT
o_forwardMem <= o_forwardMem.DB_MAX_OUTPUT_PORT_TYPE
o_forwardA[0] <= o_forwardA.DB_MAX_OUTPUT_PORT_TYPE
o_forwardA[1] <= o_forwardA.DB_MAX_OUTPUT_PORT_TYPE
o_forwardB[0] <= o_forwardB.DB_MAX_OUTPUT_PORT_TYPE
o_forwardB[1] <= o_forwardB.DB_MAX_OUTPUT_PORT_TYPE
o_forwardAReg <= o_forwardAReg.DB_MAX_OUTPUT_PORT_TYPE
o_forwardBReg <= o_forwardBReg.DB_MAX_OUTPUT_PORT_TYPE
o_forwardA2[0] <= o_forwardA2.DB_MAX_OUTPUT_PORT_TYPE
o_forwardA2[1] <= o_forwardA2.DB_MAX_OUTPUT_PORT_TYPE
o_forwardB2[0] <= o_forwardB2.DB_MAX_OUTPUT_PORT_TYPE
o_forwardB2[1] <= o_forwardB2.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegMEMout|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegALU|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegControl|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegINST|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC
i_CLK => dffg:NBit_DFF:0:dffi.i_CLK
i_CLK => dffg:NBit_DFF:1:dffi.i_CLK
i_CLK => dffg:NBit_DFF:2:dffi.i_CLK
i_CLK => dffg:NBit_DFF:3:dffi.i_CLK
i_CLK => dffg:NBit_DFF:4:dffi.i_CLK
i_CLK => dffg:NBit_DFF:5:dffi.i_CLK
i_CLK => dffg:NBit_DFF:6:dffi.i_CLK
i_CLK => dffg:NBit_DFF:7:dffi.i_CLK
i_CLK => dffg:NBit_DFF:8:dffi.i_CLK
i_CLK => dffg:NBit_DFF:9:dffi.i_CLK
i_CLK => dffg:NBit_DFF:10:dffi.i_CLK
i_CLK => dffg:NBit_DFF:11:dffi.i_CLK
i_CLK => dffg:NBit_DFF:12:dffi.i_CLK
i_CLK => dffg:NBit_DFF:13:dffi.i_CLK
i_CLK => dffg:NBit_DFF:14:dffi.i_CLK
i_CLK => dffg:NBit_DFF:15:dffi.i_CLK
i_CLK => dffg:NBit_DFF:16:dffi.i_CLK
i_CLK => dffg:NBit_DFF:17:dffi.i_CLK
i_CLK => dffg:NBit_DFF:18:dffi.i_CLK
i_CLK => dffg:NBit_DFF:19:dffi.i_CLK
i_CLK => dffg:NBit_DFF:20:dffi.i_CLK
i_CLK => dffg:NBit_DFF:21:dffi.i_CLK
i_CLK => dffg:NBit_DFF:22:dffi.i_CLK
i_CLK => dffg:NBit_DFF:23:dffi.i_CLK
i_CLK => dffg:NBit_DFF:24:dffi.i_CLK
i_CLK => dffg:NBit_DFF:25:dffi.i_CLK
i_CLK => dffg:NBit_DFF:26:dffi.i_CLK
i_CLK => dffg:NBit_DFF:27:dffi.i_CLK
i_CLK => dffg:NBit_DFF:28:dffi.i_CLK
i_CLK => dffg:NBit_DFF:29:dffi.i_CLK
i_CLK => dffg:NBit_DFF:30:dffi.i_CLK
i_CLK => dffg:NBit_DFF:31:dffi.i_CLK
i_RST => dffg:NBit_DFF:0:dffi.i_RST
i_RST => dffg:NBit_DFF:1:dffi.i_RST
i_RST => dffg:NBit_DFF:2:dffi.i_RST
i_RST => dffg:NBit_DFF:3:dffi.i_RST
i_RST => dffg:NBit_DFF:4:dffi.i_RST
i_RST => dffg:NBit_DFF:5:dffi.i_RST
i_RST => dffg:NBit_DFF:6:dffi.i_RST
i_RST => dffg:NBit_DFF:7:dffi.i_RST
i_RST => dffg:NBit_DFF:8:dffi.i_RST
i_RST => dffg:NBit_DFF:9:dffi.i_RST
i_RST => dffg:NBit_DFF:10:dffi.i_RST
i_RST => dffg:NBit_DFF:11:dffi.i_RST
i_RST => dffg:NBit_DFF:12:dffi.i_RST
i_RST => dffg:NBit_DFF:13:dffi.i_RST
i_RST => dffg:NBit_DFF:14:dffi.i_RST
i_RST => dffg:NBit_DFF:15:dffi.i_RST
i_RST => dffg:NBit_DFF:16:dffi.i_RST
i_RST => dffg:NBit_DFF:17:dffi.i_RST
i_RST => dffg:NBit_DFF:18:dffi.i_RST
i_RST => dffg:NBit_DFF:19:dffi.i_RST
i_RST => dffg:NBit_DFF:20:dffi.i_RST
i_RST => dffg:NBit_DFF:21:dffi.i_RST
i_RST => dffg:NBit_DFF:22:dffi.i_RST
i_RST => dffg:NBit_DFF:23:dffi.i_RST
i_RST => dffg:NBit_DFF:24:dffi.i_RST
i_RST => dffg:NBit_DFF:25:dffi.i_RST
i_RST => dffg:NBit_DFF:26:dffi.i_RST
i_RST => dffg:NBit_DFF:27:dffi.i_RST
i_RST => dffg:NBit_DFF:28:dffi.i_RST
i_RST => dffg:NBit_DFF:29:dffi.i_RST
i_RST => dffg:NBit_DFF:30:dffi.i_RST
i_RST => dffg:NBit_DFF:31:dffi.i_RST
i_WE => dffg:NBit_DFF:0:dffi.i_WE
i_WE => dffg:NBit_DFF:1:dffi.i_WE
i_WE => dffg:NBit_DFF:2:dffi.i_WE
i_WE => dffg:NBit_DFF:3:dffi.i_WE
i_WE => dffg:NBit_DFF:4:dffi.i_WE
i_WE => dffg:NBit_DFF:5:dffi.i_WE
i_WE => dffg:NBit_DFF:6:dffi.i_WE
i_WE => dffg:NBit_DFF:7:dffi.i_WE
i_WE => dffg:NBit_DFF:8:dffi.i_WE
i_WE => dffg:NBit_DFF:9:dffi.i_WE
i_WE => dffg:NBit_DFF:10:dffi.i_WE
i_WE => dffg:NBit_DFF:11:dffi.i_WE
i_WE => dffg:NBit_DFF:12:dffi.i_WE
i_WE => dffg:NBit_DFF:13:dffi.i_WE
i_WE => dffg:NBit_DFF:14:dffi.i_WE
i_WE => dffg:NBit_DFF:15:dffi.i_WE
i_WE => dffg:NBit_DFF:16:dffi.i_WE
i_WE => dffg:NBit_DFF:17:dffi.i_WE
i_WE => dffg:NBit_DFF:18:dffi.i_WE
i_WE => dffg:NBit_DFF:19:dffi.i_WE
i_WE => dffg:NBit_DFF:20:dffi.i_WE
i_WE => dffg:NBit_DFF:21:dffi.i_WE
i_WE => dffg:NBit_DFF:22:dffi.i_WE
i_WE => dffg:NBit_DFF:23:dffi.i_WE
i_WE => dffg:NBit_DFF:24:dffi.i_WE
i_WE => dffg:NBit_DFF:25:dffi.i_WE
i_WE => dffg:NBit_DFF:26:dffi.i_WE
i_WE => dffg:NBit_DFF:27:dffi.i_WE
i_WE => dffg:NBit_DFF:28:dffi.i_WE
i_WE => dffg:NBit_DFF:29:dffi.i_WE
i_WE => dffg:NBit_DFF:30:dffi.i_WE
i_WE => dffg:NBit_DFF:31:dffi.i_WE
i_D[0] => dffg:NBit_DFF:0:dffi.i_D
i_D[1] => dffg:NBit_DFF:1:dffi.i_D
i_D[2] => dffg:NBit_DFF:2:dffi.i_D
i_D[3] => dffg:NBit_DFF:3:dffi.i_D
i_D[4] => dffg:NBit_DFF:4:dffi.i_D
i_D[5] => dffg:NBit_DFF:5:dffi.i_D
i_D[6] => dffg:NBit_DFF:6:dffi.i_D
i_D[7] => dffg:NBit_DFF:7:dffi.i_D
i_D[8] => dffg:NBit_DFF:8:dffi.i_D
i_D[9] => dffg:NBit_DFF:9:dffi.i_D
i_D[10] => dffg:NBit_DFF:10:dffi.i_D
i_D[11] => dffg:NBit_DFF:11:dffi.i_D
i_D[12] => dffg:NBit_DFF:12:dffi.i_D
i_D[13] => dffg:NBit_DFF:13:dffi.i_D
i_D[14] => dffg:NBit_DFF:14:dffi.i_D
i_D[15] => dffg:NBit_DFF:15:dffi.i_D
i_D[16] => dffg:NBit_DFF:16:dffi.i_D
i_D[17] => dffg:NBit_DFF:17:dffi.i_D
i_D[18] => dffg:NBit_DFF:18:dffi.i_D
i_D[19] => dffg:NBit_DFF:19:dffi.i_D
i_D[20] => dffg:NBit_DFF:20:dffi.i_D
i_D[21] => dffg:NBit_DFF:21:dffi.i_D
i_D[22] => dffg:NBit_DFF:22:dffi.i_D
i_D[23] => dffg:NBit_DFF:23:dffi.i_D
i_D[24] => dffg:NBit_DFF:24:dffi.i_D
i_D[25] => dffg:NBit_DFF:25:dffi.i_D
i_D[26] => dffg:NBit_DFF:26:dffi.i_D
i_D[27] => dffg:NBit_DFF:27:dffi.i_D
i_D[28] => dffg:NBit_DFF:28:dffi.i_D
i_D[29] => dffg:NBit_DFF:29:dffi.i_D
i_D[30] => dffg:NBit_DFF:30:dffi.i_D
i_D[31] => dffg:NBit_DFF:31:dffi.i_D
o_Q[0] <= dffg:NBit_DFF:0:dffi.o_Q
o_Q[1] <= dffg:NBit_DFF:1:dffi.o_Q
o_Q[2] <= dffg:NBit_DFF:2:dffi.o_Q
o_Q[3] <= dffg:NBit_DFF:3:dffi.o_Q
o_Q[4] <= dffg:NBit_DFF:4:dffi.o_Q
o_Q[5] <= dffg:NBit_DFF:5:dffi.o_Q
o_Q[6] <= dffg:NBit_DFF:6:dffi.o_Q
o_Q[7] <= dffg:NBit_DFF:7:dffi.o_Q
o_Q[8] <= dffg:NBit_DFF:8:dffi.o_Q
o_Q[9] <= dffg:NBit_DFF:9:dffi.o_Q
o_Q[10] <= dffg:NBit_DFF:10:dffi.o_Q
o_Q[11] <= dffg:NBit_DFF:11:dffi.o_Q
o_Q[12] <= dffg:NBit_DFF:12:dffi.o_Q
o_Q[13] <= dffg:NBit_DFF:13:dffi.o_Q
o_Q[14] <= dffg:NBit_DFF:14:dffi.o_Q
o_Q[15] <= dffg:NBit_DFF:15:dffi.o_Q
o_Q[16] <= dffg:NBit_DFF:16:dffi.o_Q
o_Q[17] <= dffg:NBit_DFF:17:dffi.o_Q
o_Q[18] <= dffg:NBit_DFF:18:dffi.o_Q
o_Q[19] <= dffg:NBit_DFF:19:dffi.o_Q
o_Q[20] <= dffg:NBit_DFF:20:dffi.o_Q
o_Q[21] <= dffg:NBit_DFF:21:dffi.o_Q
o_Q[22] <= dffg:NBit_DFF:22:dffi.o_Q
o_Q[23] <= dffg:NBit_DFF:23:dffi.o_Q
o_Q[24] <= dffg:NBit_DFF:24:dffi.o_Q
o_Q[25] <= dffg:NBit_DFF:25:dffi.o_Q
o_Q[26] <= dffg:NBit_DFF:26:dffi.o_Q
o_Q[27] <= dffg:NBit_DFF:27:dffi.o_Q
o_Q[28] <= dffg:NBit_DFF:28:dffi.o_Q
o_Q[29] <= dffg:NBit_DFF:29:dffi.o_Q
o_Q[30] <= dffg:NBit_DFF:30:dffi.o_Q
o_Q[31] <= dffg:NBit_DFF:31:dffi.o_Q


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:0:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:1:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:2:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:3:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:4:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:5:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:6:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:7:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:8:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:9:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:10:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:11:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:12:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:13:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:14:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:15:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:16:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:17:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:18:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:19:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:20:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:21:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:22:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:23:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:24:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:25:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:26:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:27:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:28:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:29:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:30:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|N_Reg:WBRegPC|dffg:\NBit_DFF:31:dffi
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|lh_module:lhModule
i_data[0] => Mux15.IN3
i_data[1] => Mux14.IN3
i_data[2] => Mux13.IN3
i_data[3] => Mux12.IN3
i_data[4] => Mux11.IN3
i_data[5] => Mux10.IN3
i_data[6] => Mux9.IN3
i_data[7] => Mux8.IN3
i_data[8] => Mux7.IN3
i_data[9] => Mux6.IN3
i_data[10] => Mux5.IN3
i_data[11] => Mux4.IN3
i_data[12] => Mux3.IN3
i_data[13] => Mux2.IN3
i_data[14] => Mux1.IN3
i_data[15] => Mux0.IN3
i_data[16] => Mux15.IN0
i_data[16] => Mux15.IN1
i_data[16] => Mux15.IN2
i_data[17] => Mux14.IN0
i_data[17] => Mux14.IN1
i_data[17] => Mux14.IN2
i_data[18] => Mux13.IN0
i_data[18] => Mux13.IN1
i_data[18] => Mux13.IN2
i_data[19] => Mux12.IN0
i_data[19] => Mux12.IN1
i_data[19] => Mux12.IN2
i_data[20] => Mux11.IN0
i_data[20] => Mux11.IN1
i_data[20] => Mux11.IN2
i_data[21] => Mux10.IN0
i_data[21] => Mux10.IN1
i_data[21] => Mux10.IN2
i_data[22] => Mux9.IN0
i_data[22] => Mux9.IN1
i_data[22] => Mux9.IN2
i_data[23] => Mux8.IN0
i_data[23] => Mux8.IN1
i_data[23] => Mux8.IN2
i_data[24] => Mux7.IN0
i_data[24] => Mux7.IN1
i_data[24] => Mux7.IN2
i_data[25] => Mux6.IN0
i_data[25] => Mux6.IN1
i_data[25] => Mux6.IN2
i_data[26] => Mux5.IN0
i_data[26] => Mux5.IN1
i_data[26] => Mux5.IN2
i_data[27] => Mux4.IN0
i_data[27] => Mux4.IN1
i_data[27] => Mux4.IN2
i_data[28] => Mux3.IN0
i_data[28] => Mux3.IN1
i_data[28] => Mux3.IN2
i_data[29] => Mux2.IN0
i_data[29] => Mux2.IN1
i_data[29] => Mux2.IN2
i_data[30] => Mux1.IN0
i_data[30] => Mux1.IN1
i_data[30] => Mux1.IN2
i_data[31] => Mux0.IN0
i_data[31] => Mux0.IN1
i_data[31] => Mux0.IN2
i_sel[0] => Mux0.IN5
i_sel[0] => Mux1.IN5
i_sel[0] => Mux2.IN5
i_sel[0] => Mux3.IN5
i_sel[0] => Mux4.IN5
i_sel[0] => Mux5.IN5
i_sel[0] => Mux6.IN5
i_sel[0] => Mux7.IN5
i_sel[0] => Mux8.IN5
i_sel[0] => Mux9.IN5
i_sel[0] => Mux10.IN5
i_sel[0] => Mux11.IN5
i_sel[0] => Mux12.IN5
i_sel[0] => Mux13.IN5
i_sel[0] => Mux14.IN5
i_sel[0] => Mux15.IN5
i_sel[1] => Mux0.IN4
i_sel[1] => Mux1.IN4
i_sel[1] => Mux2.IN4
i_sel[1] => Mux3.IN4
i_sel[1] => Mux4.IN4
i_sel[1] => Mux5.IN4
i_sel[1] => Mux6.IN4
i_sel[1] => Mux7.IN4
i_sel[1] => Mux8.IN4
i_sel[1] => Mux9.IN4
i_sel[1] => Mux10.IN4
i_sel[1] => Mux11.IN4
i_sel[1] => Mux12.IN4
i_sel[1] => Mux13.IN4
i_sel[1] => Mux14.IN4
i_sel[1] => Mux15.IN4
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
o_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|lb_module:lbModule
i_data[0] => Mux7.IN3
i_data[1] => Mux6.IN3
i_data[2] => Mux5.IN3
i_data[3] => Mux4.IN3
i_data[4] => Mux3.IN3
i_data[5] => Mux2.IN3
i_data[6] => Mux1.IN3
i_data[7] => Mux0.IN3
i_data[8] => Mux7.IN2
i_data[9] => Mux6.IN2
i_data[10] => Mux5.IN2
i_data[11] => Mux4.IN2
i_data[12] => Mux3.IN2
i_data[13] => Mux2.IN2
i_data[14] => Mux1.IN2
i_data[15] => Mux0.IN2
i_data[16] => Mux7.IN1
i_data[17] => Mux6.IN1
i_data[18] => Mux5.IN1
i_data[19] => Mux4.IN1
i_data[20] => Mux3.IN1
i_data[21] => Mux2.IN1
i_data[22] => Mux1.IN1
i_data[23] => Mux0.IN1
i_data[24] => Mux7.IN0
i_data[25] => Mux6.IN0
i_data[26] => Mux5.IN0
i_data[27] => Mux4.IN0
i_data[28] => Mux3.IN0
i_data[29] => Mux2.IN0
i_data[30] => Mux1.IN0
i_data[31] => Mux0.IN0
i_sel[0] => Mux0.IN5
i_sel[0] => Mux1.IN5
i_sel[0] => Mux2.IN5
i_sel[0] => Mux3.IN5
i_sel[0] => Mux4.IN5
i_sel[0] => Mux5.IN5
i_sel[0] => Mux6.IN5
i_sel[0] => Mux7.IN5
i_sel[1] => Mux0.IN4
i_sel[1] => Mux1.IN4
i_sel[1] => Mux2.IN4
i_sel[1] => Mux3.IN4
i_sel[1] => Mux4.IN4
i_sel[1] => Mux5.IN4
i_sel[1] => Mux6.IN4
i_sel[1] => Mux7.IN4
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
i_sign => s_extended.OUTPUTSELECT
o_data[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= s_extended.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1_32bit:dataSelMux
i_data0[0] => Mux31.IN0
i_data0[1] => Mux30.IN0
i_data0[2] => Mux29.IN0
i_data0[3] => Mux28.IN0
i_data0[4] => Mux27.IN0
i_data0[5] => Mux26.IN0
i_data0[6] => Mux25.IN0
i_data0[7] => Mux24.IN0
i_data0[8] => Mux23.IN0
i_data0[9] => Mux22.IN0
i_data0[10] => Mux21.IN0
i_data0[11] => Mux20.IN0
i_data0[12] => Mux19.IN0
i_data0[13] => Mux18.IN0
i_data0[14] => Mux17.IN0
i_data0[15] => Mux16.IN0
i_data0[16] => Mux15.IN0
i_data0[17] => Mux14.IN0
i_data0[18] => Mux13.IN0
i_data0[19] => Mux12.IN0
i_data0[20] => Mux11.IN0
i_data0[21] => Mux10.IN0
i_data0[22] => Mux9.IN0
i_data0[23] => Mux8.IN0
i_data0[24] => Mux7.IN0
i_data0[25] => Mux6.IN0
i_data0[26] => Mux5.IN0
i_data0[27] => Mux4.IN0
i_data0[28] => Mux3.IN0
i_data0[29] => Mux2.IN0
i_data0[30] => Mux1.IN0
i_data0[31] => Mux0.IN0
i_data1[0] => Mux31.IN1
i_data1[1] => Mux30.IN1
i_data1[2] => Mux29.IN1
i_data1[3] => Mux28.IN1
i_data1[4] => Mux27.IN1
i_data1[5] => Mux26.IN1
i_data1[6] => Mux25.IN1
i_data1[7] => Mux24.IN1
i_data1[8] => Mux23.IN1
i_data1[9] => Mux22.IN1
i_data1[10] => Mux21.IN1
i_data1[11] => Mux20.IN1
i_data1[12] => Mux19.IN1
i_data1[13] => Mux18.IN1
i_data1[14] => Mux17.IN1
i_data1[15] => Mux16.IN1
i_data1[16] => Mux15.IN1
i_data1[17] => Mux14.IN1
i_data1[18] => Mux13.IN1
i_data1[19] => Mux12.IN1
i_data1[20] => Mux11.IN1
i_data1[21] => Mux10.IN1
i_data1[22] => Mux9.IN1
i_data1[23] => Mux8.IN1
i_data1[24] => Mux7.IN1
i_data1[25] => Mux6.IN1
i_data1[26] => Mux5.IN1
i_data1[27] => Mux4.IN1
i_data1[28] => Mux3.IN1
i_data1[29] => Mux2.IN1
i_data1[30] => Mux1.IN1
i_data1[31] => Mux0.IN1
i_data2[0] => Mux31.IN2
i_data2[1] => Mux30.IN2
i_data2[2] => Mux29.IN2
i_data2[3] => Mux28.IN2
i_data2[4] => Mux27.IN2
i_data2[5] => Mux26.IN2
i_data2[6] => Mux25.IN2
i_data2[7] => Mux24.IN2
i_data2[8] => Mux23.IN2
i_data2[9] => Mux22.IN2
i_data2[10] => Mux21.IN2
i_data2[11] => Mux20.IN2
i_data2[12] => Mux19.IN2
i_data2[13] => Mux18.IN2
i_data2[14] => Mux17.IN2
i_data2[15] => Mux16.IN2
i_data2[16] => Mux15.IN2
i_data2[17] => Mux14.IN2
i_data2[18] => Mux13.IN2
i_data2[19] => Mux12.IN2
i_data2[20] => Mux11.IN2
i_data2[21] => Mux10.IN2
i_data2[22] => Mux9.IN2
i_data2[23] => Mux8.IN2
i_data2[24] => Mux7.IN2
i_data2[25] => Mux6.IN2
i_data2[26] => Mux5.IN2
i_data2[27] => Mux4.IN2
i_data2[28] => Mux3.IN2
i_data2[29] => Mux2.IN2
i_data2[30] => Mux1.IN2
i_data2[31] => Mux0.IN2
i_data3[0] => Mux31.IN3
i_data3[1] => Mux30.IN3
i_data3[2] => Mux29.IN3
i_data3[3] => Mux28.IN3
i_data3[4] => Mux27.IN3
i_data3[5] => Mux26.IN3
i_data3[6] => Mux25.IN3
i_data3[7] => Mux24.IN3
i_data3[8] => Mux23.IN3
i_data3[9] => Mux22.IN3
i_data3[10] => Mux21.IN3
i_data3[11] => Mux20.IN3
i_data3[12] => Mux19.IN3
i_data3[13] => Mux18.IN3
i_data3[14] => Mux17.IN3
i_data3[15] => Mux16.IN3
i_data3[16] => Mux15.IN3
i_data3[17] => Mux14.IN3
i_data3[18] => Mux13.IN3
i_data3[19] => Mux12.IN3
i_data3[20] => Mux11.IN3
i_data3[21] => Mux10.IN3
i_data3[22] => Mux9.IN3
i_data3[23] => Mux8.IN3
i_data3[24] => Mux7.IN3
i_data3[25] => Mux6.IN3
i_data3[26] => Mux5.IN3
i_data3[27] => Mux4.IN3
i_data3[28] => Mux3.IN3
i_data3[29] => Mux2.IN3
i_data3[30] => Mux1.IN3
i_data3[31] => Mux0.IN3
i_sel[0] => Mux0.IN5
i_sel[0] => Mux1.IN5
i_sel[0] => Mux2.IN5
i_sel[0] => Mux3.IN5
i_sel[0] => Mux4.IN5
i_sel[0] => Mux5.IN5
i_sel[0] => Mux6.IN5
i_sel[0] => Mux7.IN5
i_sel[0] => Mux8.IN5
i_sel[0] => Mux9.IN5
i_sel[0] => Mux10.IN5
i_sel[0] => Mux11.IN5
i_sel[0] => Mux12.IN5
i_sel[0] => Mux13.IN5
i_sel[0] => Mux14.IN5
i_sel[0] => Mux15.IN5
i_sel[0] => Mux16.IN5
i_sel[0] => Mux17.IN5
i_sel[0] => Mux18.IN5
i_sel[0] => Mux19.IN5
i_sel[0] => Mux20.IN5
i_sel[0] => Mux21.IN5
i_sel[0] => Mux22.IN5
i_sel[0] => Mux23.IN5
i_sel[0] => Mux24.IN5
i_sel[0] => Mux25.IN5
i_sel[0] => Mux26.IN5
i_sel[0] => Mux27.IN5
i_sel[0] => Mux28.IN5
i_sel[0] => Mux29.IN5
i_sel[0] => Mux30.IN5
i_sel[0] => Mux31.IN5
i_sel[1] => Mux0.IN4
i_sel[1] => Mux1.IN4
i_sel[1] => Mux2.IN4
i_sel[1] => Mux3.IN4
i_sel[1] => Mux4.IN4
i_sel[1] => Mux5.IN4
i_sel[1] => Mux6.IN4
i_sel[1] => Mux7.IN4
i_sel[1] => Mux8.IN4
i_sel[1] => Mux9.IN4
i_sel[1] => Mux10.IN4
i_sel[1] => Mux11.IN4
i_sel[1] => Mux12.IN4
i_sel[1] => Mux13.IN4
i_sel[1] => Mux14.IN4
i_sel[1] => Mux15.IN4
i_sel[1] => Mux16.IN4
i_sel[1] => Mux17.IN4
i_sel[1] => Mux18.IN4
i_sel[1] => Mux19.IN4
i_sel[1] => Mux20.IN4
i_sel[1] => Mux21.IN4
i_sel[1] => Mux22.IN4
i_sel[1] => Mux23.IN4
i_sel[1] => Mux24.IN4
i_sel[1] => Mux25.IN4
i_sel[1] => Mux26.IN4
i_sel[1] => Mux27.IN4
i_sel[1] => Mux28.IN4
i_sel[1] => Mux29.IN4
i_sel[1] => Mux30.IN4
i_sel[1] => Mux31.IN4
o_data[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2to1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2to1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2to1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2to1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2to1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2to1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2to1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2to1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2to1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2to1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2to1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2to1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2to1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2to1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2to1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2to1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2to1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2to1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2to1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2to1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2to1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2to1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2to1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2to1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2to1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2to1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2to1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:dataMUX|mux2to1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2to1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2to1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2to1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2to1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2to1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2to1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2to1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2to1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2to1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2to1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2to1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2to1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2to1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2to1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2to1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2to1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2to1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2to1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2to1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2to1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2to1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2to1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2to1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2to1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2to1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2to1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2to1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2to1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2to1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2to1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2to1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2to1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2to1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2to1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2to1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2to1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2to1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2to1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2to1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2to1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2to1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2to1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2to1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2to1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2to1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2to1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2to1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2to1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2to1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2to1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2to1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2to1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2to1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2to1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:5:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:6:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:7:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:8:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:9:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:10:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:11:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:12:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:13:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:14:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:15:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:16:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:17:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:18:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:19:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:20:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:21:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:22:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:23:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:24:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:25:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:26:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:27:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:28:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:29:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:30:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpLinkMUX|mux2to1:\G_NBit_MUX:31:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:memrdMUX
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O


|MIPS_Processor|mux2to1_5bit:memrdMUX|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:memrdMUX|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:memrdMUX|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:memrdMUX|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:memrdMUX|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:wbrdMUX
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O


|MIPS_Processor|mux2to1_5bit:wbrdMUX|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:wbrdMUX|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:wbrdMUX|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:wbrdMUX|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:wbrdMUX|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:exrdMUX
i_S => mux2to1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2to1:G_NBit_MUX:4:MUXI.i_S
i_D0[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D0
i_D1[0] => mux2to1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2to1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2to1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2to1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2to1:G_NBit_MUX:4:MUXI.i_D1
o_O[0] <= mux2to1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2to1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2to1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2to1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2to1:G_NBit_MUX:4:MUXI.o_O


|MIPS_Processor|mux2to1_5bit:exrdMUX|mux2to1:\G_NBit_MUX:0:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:exrdMUX|mux2to1:\G_NBit_MUX:1:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:exrdMUX|mux2to1:\G_NBit_MUX:2:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:exrdMUX|mux2to1:\G_NBit_MUX:3:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2to1_5bit:exrdMUX|mux2to1:\G_NBit_MUX:4:MUXI
i_D0 => o_O.DATAB
i_D1 => o_O.DATAA
i_S => o_O.OUTPUTSELECT
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


