// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module system_top_check_pus_done (
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        tmp_pus_done_read,
        ap_return
);


output   ap_ready;
input  [0:0] p_read;
input  [0:0] p_read1;
input  [0:0] p_read2;
input  [0:0] p_read3;
input  [7:0] tmp_pus_done_read;
output  [7:0] ap_return;

wire   [7:0] tmp_result_fu_46_p2;
wire   [7:0] tmp_result_2_fu_52_p3;
wire   [7:0] add_ln266_fu_60_p2;
wire   [7:0] tmp_result_3_fu_66_p3;
wire   [7:0] tmp_result_4_fu_74_p2;
wire   [7:0] tmp_result_5_fu_80_p3;
wire   [7:0] add_ln266_2_fu_88_p2;

assign add_ln266_2_fu_88_p2 = (tmp_result_5_fu_80_p3 + 8'd1);

assign add_ln266_fu_60_p2 = (tmp_result_2_fu_52_p3 + 8'd1);

assign ap_ready = 1'b1;

assign ap_return = ((p_read3[0:0] == 1'b1) ? add_ln266_2_fu_88_p2 : tmp_result_5_fu_80_p3);

assign tmp_result_2_fu_52_p3 = ((p_read[0:0] == 1'b1) ? tmp_result_fu_46_p2 : tmp_pus_done_read);

assign tmp_result_3_fu_66_p3 = ((p_read1[0:0] == 1'b1) ? add_ln266_fu_60_p2 : tmp_result_2_fu_52_p3);

assign tmp_result_4_fu_74_p2 = (tmp_result_3_fu_66_p3 + 8'd1);

assign tmp_result_5_fu_80_p3 = ((p_read2[0:0] == 1'b1) ? tmp_result_4_fu_74_p2 : tmp_result_3_fu_66_p3);

assign tmp_result_fu_46_p2 = (tmp_pus_done_read + 8'd1);

endmodule //system_top_check_pus_done
