\BOOKMARK [1][-]{section.1}{Revision History}{}% 1
\BOOKMARK [1][-]{section.2}{Legal Notices}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{Introduction}{section.2}% 3
\BOOKMARK [2][-]{subsection.2.2}{License Agreement}{section.2}% 4
\BOOKMARK [2][-]{subsection.2.3}{Trademarks}{section.2}% 5
\BOOKMARK [2][-]{subsection.2.4}{Third Party Licenses}{section.2}% 6
\BOOKMARK [1][-]{section.3}{Getting Started}{}% 7
\BOOKMARK [2][-]{subsection.3.1}{Documentation Conventions}{section.3}% 8
\BOOKMARK [2][-]{subsection.3.2}{Host System Requirements}{section.3}% 9
\BOOKMARK [2][-]{subsection.3.3}{Instrument Support}{section.3}% 10
\BOOKMARK [2][-]{subsection.3.4}{Compilation}{section.3}% 11
\BOOKMARK [3][-]{subsubsection.3.4.1}{Linux}{subsection.3.4}% 12
\BOOKMARK [3][-]{subsubsection.3.4.2}{Windows}{subsection.3.4}% 13
\BOOKMARK [2][-]{subsection.3.5}{Running glscopeclient}{section.3}% 14
\BOOKMARK [2][-]{subsection.3.6}{Design Philosophy}{section.3}% 15
\BOOKMARK [1][-]{section.4}{Transports}{}% 16
\BOOKMARK [2][-]{subsection.4.1}{lan}{section.4}% 17
\BOOKMARK [2][-]{subsection.4.2}{lxi}{section.4}% 18
\BOOKMARK [2][-]{subsection.4.3}{vicp}{section.4}% 19
\BOOKMARK [2][-]{subsection.4.4}{usbtmc}{section.4}% 20
\BOOKMARK [1][-]{section.5}{Oscilloscope Drivers}{}% 21
\BOOKMARK [2][-]{subsection.5.1}{Agilent}{section.5}% 22
\BOOKMARK [3][-]{subsubsection.5.1.1}{agilent}{subsection.5.1}% 23
\BOOKMARK [2][-]{subsection.5.2}{Antikernel Labs}{section.5}% 24
\BOOKMARK [3][-]{subsubsection.5.2.1}{akila}{subsection.5.2}% 25
\BOOKMARK [3][-]{subsubsection.5.2.2}{aklabs}{subsection.5.2}% 26
\BOOKMARK [2][-]{subsection.5.3}{Enjoy Digital}{section.5}% 27
\BOOKMARK [2][-]{subsection.5.4}{Hantek}{section.5}% 28
\BOOKMARK [2][-]{subsection.5.5}{Keysight}{section.5}% 29
\BOOKMARK [2][-]{subsection.5.6}{Pico Technologies}{section.5}% 30
\BOOKMARK [2][-]{subsection.5.7}{Rigol}{section.5}% 31
\BOOKMARK [3][-]{subsubsection.5.7.1}{rigol}{subsection.5.7}% 32
\BOOKMARK [2][-]{subsection.5.8}{Rohde \046 Schwarz}{section.5}% 33
\BOOKMARK [2][-]{subsection.5.9}{Saleae}{section.5}% 34
\BOOKMARK [2][-]{subsection.5.10}{Siglent}{section.5}% 35
\BOOKMARK [2][-]{subsection.5.11}{Teledyne LeCroy / LeCroy}{section.5}% 36
\BOOKMARK [3][-]{subsubsection.5.11.1}{lecroy}{subsection.5.11}% 37
\BOOKMARK [2][-]{subsection.5.12}{Tektronix}{section.5}% 38
\BOOKMARK [2][-]{subsection.5.13}{Xilinx}{section.5}% 39
\BOOKMARK [1][-]{section.6}{Main Window}{}% 40
\BOOKMARK [2][-]{subsection.6.1}{Menu}{section.6}% 41
\BOOKMARK [3][-]{subsubsection.6.1.1}{File}{subsection.6.1}% 42
\BOOKMARK [3][-]{subsubsection.6.1.2}{Setup}{subsection.6.1}% 43
\BOOKMARK [3][-]{subsubsection.6.1.3}{View}{subsection.6.1}% 44
\BOOKMARK [3][-]{subsubsection.6.1.4}{Add}{subsection.6.1}% 45
\BOOKMARK [2][-]{subsection.6.2}{Toolbar}{section.6}% 46
\BOOKMARK [3][-]{subsubsection.6.2.1}{Capture buttons}{subsection.6.2}% 47
\BOOKMARK [3][-]{subsubsection.6.2.2}{History button}{subsection.6.2}% 48
\BOOKMARK [3][-]{subsubsection.6.2.3}{Opacity slider}{subsection.6.2}% 49
\BOOKMARK [1][-]{section.7}{Waveform Groups}{}% 50
\BOOKMARK [2][-]{subsection.7.1}{Managing Groups}{section.7}% 51
\BOOKMARK [1][-]{section.8}{Timeline}{}% 52
\BOOKMARK [1][-]{section.9}{Waveform Views}{}% 53
\BOOKMARK [2][-]{subsection.9.1}{Plot Area}{section.9}% 54
\BOOKMARK [2][-]{subsection.9.2}{Y Axis Scale}{section.9}% 55
\BOOKMARK [2][-]{subsection.9.3}{Channel Information Box}{section.9}% 56
\BOOKMARK [2][-]{subsection.9.4}{Overlays}{section.9}% 57
\BOOKMARK [2][-]{subsection.9.5}{Statistics}{section.9}% 58
\BOOKMARK [1][-]{section.10}{History View}{}% 59
\BOOKMARK [2][-]{subsection.10.1}{Estimating Waveform Memory Usage}{section.10}% 60
\BOOKMARK [1][-]{section.11}{Protocol Analyzer View}{}% 61
\BOOKMARK [1][-]{section.12}{Filters}{}% 62
\BOOKMARK [2][-]{subsection.12.1}{Introduction}{section.12}% 63
\BOOKMARK [3][-]{subsubsection.12.1.1}{Key Concepts}{subsection.12.1}% 64
\BOOKMARK [3][-]{subsubsection.12.1.2}{Conventions}{subsection.12.1}% 65
\BOOKMARK [2][-]{subsection.12.2}{8B/10B \(IBM\)}{section.12}% 66
\BOOKMARK [3][-]{subsubsection.12.2.1}{Parameters}{subsection.12.2}% 67
\BOOKMARK [3][-]{subsubsection.12.2.2}{Output Signal}{subsection.12.2}% 68
\BOOKMARK [2][-]{subsection.12.3}{8B/10B \(TMDS\)}{section.12}% 69
\BOOKMARK [3][-]{subsubsection.12.3.1}{Inputs}{subsection.12.3}% 70
\BOOKMARK [3][-]{subsubsection.12.3.2}{Parameters}{subsection.12.3}% 71
\BOOKMARK [3][-]{subsubsection.12.3.3}{Output Signal}{subsection.12.3}% 72
\BOOKMARK [2][-]{subsection.12.4}{AC Couple}{section.12}% 73
\BOOKMARK [3][-]{subsubsection.12.4.1}{Inputs}{subsection.12.4}% 74
\BOOKMARK [3][-]{subsubsection.12.4.2}{Parameters}{subsection.12.4}% 75
\BOOKMARK [3][-]{subsubsection.12.4.3}{Output Signal}{subsection.12.4}% 76
\BOOKMARK [2][-]{subsection.12.5}{ADL5205}{section.12}% 77
\BOOKMARK [3][-]{subsubsection.12.5.1}{Inputs}{subsection.12.5}% 78
\BOOKMARK [3][-]{subsubsection.12.5.2}{Parameters}{subsection.12.5}% 79
\BOOKMARK [3][-]{subsubsection.12.5.3}{Output Signal}{subsection.12.5}% 80
\BOOKMARK [2][-]{subsection.12.6}{Base}{section.12}% 81
\BOOKMARK [3][-]{subsubsection.12.6.1}{Inputs}{subsection.12.6}% 82
\BOOKMARK [3][-]{subsubsection.12.6.2}{Parameters}{subsection.12.6}% 83
\BOOKMARK [3][-]{subsubsection.12.6.3}{Output Signal}{subsection.12.6}% 84
\BOOKMARK [2][-]{subsection.12.7}{CAN}{section.12}% 85
\BOOKMARK [2][-]{subsection.12.8}{Clock Jitter \(TIE\)}{section.12}% 86
\BOOKMARK [2][-]{subsection.12.9}{Clock Recovery \(PLL\)}{section.12}% 87
\BOOKMARK [2][-]{subsection.12.10}{Clock Recovery \(UART\)}{section.12}% 88
\BOOKMARK [2][-]{subsection.12.11}{Current Shunt}{section.12}% 89
\BOOKMARK [2][-]{subsection.12.12}{DC Offset}{section.12}% 90
\BOOKMARK [3][-]{subsubsection.12.12.1}{Inputs}{subsection.12.12}% 91
\BOOKMARK [3][-]{subsubsection.12.12.2}{Parameters}{subsection.12.12}% 92
\BOOKMARK [3][-]{subsubsection.12.12.3}{Output Signal}{subsection.12.12}% 93
\BOOKMARK [2][-]{subsection.12.13}{DDR3 Command Bus}{section.12}% 94
\BOOKMARK [2][-]{subsection.12.14}{Deskew}{section.12}% 95
\BOOKMARK [3][-]{subsubsection.12.14.1}{Inputs}{subsection.12.14}% 96
\BOOKMARK [3][-]{subsubsection.12.14.2}{Parameters}{subsection.12.14}% 97
\BOOKMARK [3][-]{subsubsection.12.14.3}{Output Signal}{subsection.12.14}% 98
\BOOKMARK [2][-]{subsection.12.15}{DRAM Trcd}{section.12}% 99
\BOOKMARK [2][-]{subsection.12.16}{DRAM Trfc}{section.12}% 100
\BOOKMARK [2][-]{subsection.12.17}{DVI}{section.12}% 101
\BOOKMARK [2][-]{subsection.12.18}{Ethernet - 10baseT}{section.12}% 102
\BOOKMARK [2][-]{subsection.12.19}{Ethernet - 100baseTX}{section.12}% 103
\BOOKMARK [2][-]{subsection.12.20}{Ethernet - GMII}{section.12}% 104
\BOOKMARK [2][-]{subsection.12.21}{Ethernet - RGMII}{section.12}% 105
\BOOKMARK [2][-]{subsection.12.22}{Ethernet Autonegotiation}{section.12}% 106
\BOOKMARK [2][-]{subsection.12.23}{Eye Bit Rate}{section.12}% 107
\BOOKMARK [2][-]{subsection.12.24}{Eye Height}{section.12}% 108
\BOOKMARK [2][-]{subsection.12.25}{Eye P-P Jitter}{section.12}% 109
\BOOKMARK [2][-]{subsection.12.26}{Eye Pattern}{section.12}% 110
\BOOKMARK [2][-]{subsection.12.27}{Eye Period}{section.12}% 111
\BOOKMARK [2][-]{subsection.12.28}{Eye Width}{section.12}% 112
\BOOKMARK [2][-]{subsection.12.29}{Fall}{section.12}% 113
\BOOKMARK [2][-]{subsection.12.30}{FFT}{section.12}% 114
\BOOKMARK [2][-]{subsection.12.31}{Frequency}{section.12}% 115
\BOOKMARK [2][-]{subsection.12.32}{Horizontal Bathtub}{section.12}% 116
\BOOKMARK [2][-]{subsection.12.33}{HDMI}{section.12}% 117
\BOOKMARK [2][-]{subsection.12.34}{I2C}{section.12}% 118
\BOOKMARK [2][-]{subsection.12.35}{JTAG}{section.12}% 119
\BOOKMARK [2][-]{subsection.12.36}{MDIO}{section.12}% 120
\BOOKMARK [2][-]{subsection.12.37}{Moving Average}{section.12}% 121
\BOOKMARK [2][-]{subsection.12.38}{Multiply}{section.12}% 122
\BOOKMARK [2][-]{subsection.12.39}{Overshoot}{section.12}% 123
\BOOKMARK [2][-]{subsection.12.40}{Parallel Bus}{section.12}% 124
\BOOKMARK [2][-]{subsection.12.41}{Peak-to-Peak}{section.12}% 125
\BOOKMARK [2][-]{subsection.12.42}{Period}{section.12}% 126
\BOOKMARK [2][-]{subsection.12.43}{Rise}{section.12}% 127
\BOOKMARK [2][-]{subsection.12.44}{SPI}{section.12}% 128
\BOOKMARK [2][-]{subsection.12.45}{Subtract}{section.12}% 129
\BOOKMARK [3][-]{subsubsection.12.45.1}{Inputs}{subsection.12.45}% 130
\BOOKMARK [3][-]{subsubsection.12.45.2}{Parameters}{subsection.12.45}% 131
\BOOKMARK [3][-]{subsubsection.12.45.3}{Output Signal}{subsection.12.45}% 132
\BOOKMARK [2][-]{subsection.12.46}{Threshold}{section.12}% 133
\BOOKMARK [3][-]{subsubsection.12.46.1}{Inputs}{subsection.12.46}% 134
\BOOKMARK [3][-]{subsubsection.12.46.2}{Parameters}{subsection.12.46}% 135
\BOOKMARK [3][-]{subsubsection.12.46.3}{Output Signal}{subsection.12.46}% 136
\BOOKMARK [2][-]{subsection.12.47}{Top}{section.12}% 137
\BOOKMARK [3][-]{subsubsection.12.47.1}{Inputs}{subsection.12.47}% 138
\BOOKMARK [3][-]{subsubsection.12.47.2}{Parameters}{subsection.12.47}% 139
\BOOKMARK [3][-]{subsubsection.12.47.3}{Output Signal}{subsection.12.47}% 140
\BOOKMARK [2][-]{subsection.12.48}{UART}{section.12}% 141
\BOOKMARK [2][-]{subsection.12.49}{USB 1.0 / 2.x Activity}{section.12}% 142
\BOOKMARK [2][-]{subsection.12.50}{USB 1.0 / 2.x Packet}{section.12}% 143
\BOOKMARK [2][-]{subsection.12.51}{USB 1.0 / 2.x PCS}{section.12}% 144
\BOOKMARK [2][-]{subsection.12.52}{USB 1.0 / 2.x PMA}{section.12}% 145
\BOOKMARK [2][-]{subsection.12.53}{Undershoot}{section.12}% 146
\BOOKMARK [2][-]{subsection.12.54}{Upsample}{section.12}% 147
\BOOKMARK [2][-]{subsection.12.55}{Waterfall}{section.12}% 148
