// Generated by CIRCT firtool-1.62.0
module Sender(
  input  clock,
         reset,
  output io_txd
);

  wire             _tx_io_channel_ready;
  wire [15:0][6:0] _GEN =
    '{7'h48,
      7'h48,
      7'h48,
      7'h48,
      7'h21,
      7'h64,
      7'h6C,
      7'h72,
      7'h6F,
      7'h57,
      7'h20,
      7'h6F,
      7'h6C,
      7'h6C,
      7'h65,
      7'h48};
  reg  [7:0]       cntReg;
  wire             _tx_io_channel_valid_T = cntReg != 8'hC;
  always @(posedge clock) begin
    if (reset)
      cntReg <= 8'h0;
    else if (_tx_io_channel_ready & _tx_io_channel_valid_T)
      cntReg <= cntReg + 8'h1;
  end // always @(posedge)
  BufferedTx tx (
    .clock            (clock),
    .reset            (reset),
    .io_txd           (io_txd),
    .io_channel_ready (_tx_io_channel_ready),
    .io_channel_valid (_tx_io_channel_valid_T),
    .io_channel_bits  ({1'h0, _GEN[cntReg[3:0]]})
  );
endmodule

