Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: telescope.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "telescope.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "telescope"
Output Format                      : NGC
Target Device                      : xc5vlx50-2-ff676

---- Source Options
Top Module Name                    : telescope
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir" "../common/ipcore_dir" "../common/fastlink/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/tel_ila_dual_128.vhd. Ignore this file from project file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/telescope_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/tel_ila_trig64.vhd. Ignore this file from project file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/telescope_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/tel_ila_36.vhd. Ignore this file from project file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/telescope_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/tel_ila_blknrj.vhd. Ignore this file from project file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/telescope_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/tel_icon.vhd. Ignore this file from project file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/telescope_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/tel_ila.vhd. Ignore this file from project file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/telescope_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/tel_ila_128.vhd. Ignore this file from project file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/telescope_vhdl.prj".
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/slow_ct_defs.vhd" in Library work.
Architecture slow_ct_defs of Entity slow_ct_defs is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/ram_1kx15.vhd" in Library work.
Architecture ram_1kx15_a of Entity ram_1kx15 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/ram_2kx15.vhd" in Library work.
Architecture ram_2kx15_a of Entity ram_2kx15 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/ISER8b.vhd" in Library work.
Architecture behavioral of Entity iser8b is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/tel_defs.vhd" in Library work.
Architecture tel_defs of Entity tel_defs is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/ram_256x14.vhd" in Library work.
Architecture ram_256x14_a of Entity ram_256x14 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/retard_1.vhd" in Library work.
Architecture behavioral of Entity retard_1 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/retard_2.vhd" in Library work.
Architecture behavioral of Entity retard_2 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/align_defs.vhd" in Library work.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/tel_conf_a.vhd" in Library work.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/usb_get_new.vhd" in Library work.
Architecture usbgetarch of Entity usbget_new is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/compteur.vhd" in Library work.
Architecture behavioral of Entity compteur is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/i2c_byte.vhd" in Library work.
Architecture behavioral of Entity i2c_byte is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/OSER8B.vhd" in Library work.
Architecture behavioral of Entity oser8b is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/N_ISERDES8b_MsAllign.vhd" in Library work.
Architecture behavioral of Entity n_iserdes8b_msallign is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/ram_1kx24.vhd" in Library work.
Architecture ram_1kx24_a of Entity ram_1kx24 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/shaper.vhd" in Library work.
Architecture behavioral of Entity shaper is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/baseline.vhd" in Library work.
Architecture behavioral of Entity baseline is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/ram_1kx14.vhd" in Library work.
Architecture ram_1kx14_a of Entity ram_1kx14 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/ram_4kx14.vhd" in Library work.
Architecture ram_4kx14_a of Entity ram_4kx14 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/ram_8kx14.vhd" in Library work.
Architecture ram_8kx14_a of Entity ram_8kx14 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/ram_16x16.vhd" in Library work.
Architecture ram_16x16_a of Entity ram_16x16 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/ram_32x16.vhd" in Library work.
Architecture ram_32x16_a of Entity ram_32x16 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/ram_64x16.vhd" in Library work.
Architecture ram_64x16_a of Entity ram_64x16 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/ram_128x16.vhd" in Library work.
Architecture ram_128x16_a of Entity ram_128x16 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/ram_256x16.vhd" in Library work.
Architecture ram_256x16_a of Entity ram_256x16 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/reader.vhd" in Library work.
Architecture behavioral of Entity reader is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/My_sysmon.vhd" in Library work.
Architecture xilinx of Entity my_sysmon is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/aligner_rom_128x8.vhd" in Library work.
Architecture aligner_rom_128x8_a of Entity aligner_rom_128x8 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/aligner_ram_128x8.vhd" in Library work.
Architecture aligner_ram_128x8_a of Entity aligner_ram_128x8 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/spi_adc_rom.vhd" in Library work.
Architecture spi_adc_rom_a of Entity spi_adc_rom is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/usb_itf_new.vhd" in Library work.
Architecture usbitfarch of Entity usbitf_new is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/pic_itf.vhd" in Library work.
Architecture behavioral of Entity picitf is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/micro_wire.vhd" in Library work.
Architecture behavioral of Entity microwire is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/ipcore_dir/micro_wire_rom.vhd" in Library work.
Architecture micro_wire_rom_a of Entity micro_wire_rom is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/i2c_master.vhd" in Library work.
Architecture behavioral of Entity i2cmaster is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/clkgenerator.vhd" in Library work.
Architecture behavioral of Entity clkgenerator is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/deserialiseur.vhd" in Library work.
Architecture behavioral of Entity deserialiseur is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/serialiseur.vhd" in Library work.
Architecture behavioral of Entity serialiseur is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/ipcore_dir/myfifo.vhd" in Library work.
Architecture myfifo_a of Entity myfifo is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/ipcore_dir/myfifo2.vhd" in Library work.
Architecture myfifo2_a of Entity myfifo2 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ddr_adc.vhd" in Library work.
Architecture behavioral of Entity ddr_adc is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" in Library work.
Architecture behavioral of Entity waver is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/energy.vhd" in Library work.
Architecture behavioral of Entity energy is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/e_trigger.vhd" in Library work.
Architecture behavioral of Entity etrigger is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/histogrammer.vhd" in Library work.
Architecture behavioral of Entity histogrammer is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/sysmon.vhd" in Library work.
Architecture toto of Entity usersysmon is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/spi.vhd" in Library work.
Architecture behavioral of Entity spiadc is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/aligner_new.vhd" in Library work.
Architecture behavioral of Entity aligner_new is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/dcm_200.vhd" in Library work.
Architecture behavioral of Entity dcm_200 is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/adc_mon.vhd" in Library work.
Architecture behavioral of Entity adcmon is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/comZone.vhd" in Library work.
Entity <comzone> compiled.
Entity <comzone> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/general_io.vhd" in Library work.
Architecture behavioral of Entity generalio is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/tel_sysmon.vhd" in Library work.
Architecture behavioral of Entity sysmonitor is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/identity.vhd" in Library work.
Architecture behavioral of Entity identity is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/s_channel.vhd" in Library work.
Architecture behavioral of Entity slowchannel is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/f_channel.vhd" in Library work.
Architecture behavioral of Entity fastchannel is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/csi_channel.vhd" in Library work.
Architecture behavioral of Entity csichannel is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/terminator.vhd" in Library work.
Architecture behavioral of Entity terminator is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/read_engine_new.vhd" in Library work.
Architecture behavioral of Entity readengine is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/fastlink.vhd" in Library work.
Architecture behavioral of Entity fastlink is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/trigger.vhd" in Library work.
Architecture behavioral of Entity trigger is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/offset_ctrl.vhd" in Library work.
Architecture behavioral of Entity offsetctrl is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/talk_to_lmk.vhd" in Library work.
Architecture behavioral of Entity talktolmk is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/scItf.vhd" in Library work.
Architecture behavioral of Entity scitf is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/global_trigger.vhd" in Library work.
Architecture behavioral of Entity globaltrigger is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/virBlock.vhd" in Library work.
Architecture virblock_arch of Entity virblock is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_b/gene.vhd" in Library work.
Architecture behavioral of Entity gene is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_b/psSyncGen.vhd" in Library work.
Architecture behavioral of Entity pssyncgen is up to date.
Compiling vhdl file "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/telescope.vhd" in Library work.
Entity <telescope> compiled.
Entity <telescope> (Architecture <telescope_arch>) compiled.
Compiling verilog file "ipcore_dir/the_pll.v" in library work
Module <the_pll> compiled
No errors in compilation
Analysis of file <"telescope.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <telescope> in library <work> (architecture <telescope_arch>).

Analyzing hierarchy for entity <dcm_200> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AdcMon> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <comZone> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <GeneralIo> in library <work> (architecture <Behavioral>) with generics.
	regAd = "0000000000000000"

Analyzing hierarchy for entity <SysMonitor> in library <work> (architecture <behavioral>) with generics.
	regAd = "0000001000000000"

Analyzing hierarchy for entity <identity> in library <work> (architecture <Behavioral>) with generics.
	RegAd = "0000000000000111"

Analyzing hierarchy for entity <SlowChannel> in library <work> (architecture <Behavioral>) with generics.
	AdcNr = 0
	CirSize = 1024
	CircAd = "1011000000000000"
	HistoAd = "1101000000000000"
	MebAd = "1000000000000000"
	MebSize = 4096
	RegAd = "0001000000000000"
	SegAd = "1100100000000000"
	SegSize = 16
	WaveId = 0
	detId = 0
	reverse = true

Analyzing hierarchy for entity <FastChannel> in library <work> (architecture <Behavioral>) with generics.
	AdcNr = 1
	CirSize = 1024
	MebAd = "0010000000000000"
	MebSize = 8192
	RegAd = "0001000100000000"
	SegAd = "1100100010000000"
	SegSize = 16
	WaveId = 1
	detId = 0
	reverse = false

Analyzing hierarchy for entity <FastChannel> in library <work> (architecture <Behavioral>) with generics.
	AdcNr = 2
	CirSize = 1024
	MebAd = "0100000000000000"
	MebSize = 8192
	RegAd = "0001001000000000"
	SegAd = "1100100100000000"
	SegSize = 16
	WaveId = 2
	detId = 0
	reverse = true

Analyzing hierarchy for entity <SlowChannel> in library <work> (architecture <Behavioral>) with generics.
	AdcNr = 3
	CirSize = 1024
	CircAd = "1011110000000000"
	HistoAd = "1101100000000000"
	MebAd = "1001000000000000"
	MebSize = 4096
	RegAd = "0001001100000000"
	SegAd = "1100100110000000"
	SegSize = 16
	WaveId = 0
	detId = 1
	reverse = false

Analyzing hierarchy for entity <FastChannel> in library <work> (architecture <Behavioral>) with generics.
	AdcNr = 4
	CirSize = 1024
	MebAd = "0110000000000000"
	MebSize = 8192
	RegAd = "0001010000000000"
	SegAd = "1100101000000000"
	SegSize = 16
	WaveId = 1
	detId = 1
	reverse = false

Analyzing hierarchy for entity <CsiChannel> in library <work> (architecture <Behavioral>) with generics.
	AdcNr = 5
	CirSize = 1024
	CircAd = "1100010000000000"
	Histo1 = "1110000000000000"
	Histo2 = "1110100000000000"
	MebAd = "1010000000000000"
	MebSize = 4096
	RegAd = "0001010100000000"
	SegAd = "1100101010000000"
	SegSize = 16
	WaveId = 0
	detId = 2
	reverse = true

Analyzing hierarchy for entity <Terminator> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ReadEngine> in library <work> (architecture <Behavioral>) with generics.
	build_a = true
	withChipScope = false

Analyzing hierarchy for entity <FASTLINK> in library <work> (architecture <BEHAVIORAL>) with generics.
	last = false
	withChipScope = false

Analyzing hierarchy for entity <trigger> in library <work> (architecture <Behavioral>) with generics.
	RegAd = "0001011000000000"

Analyzing hierarchy for entity <OffsetCtrl> in library <work> (architecture <Behavioral>) with generics.
	RegAd = "0000000000000100"

Analyzing hierarchy for entity <TalkToLmk> in library <work> (architecture <behavioral>) with generics.
	RegAd = "0000000100000000"

Analyzing hierarchy for entity <ScItf> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <GlobalTrigger> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VirBlock> in library <work> (architecture <virBlock_arch>).

Analyzing hierarchy for entity <SpiAdc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Aligner_new> in library <work> (architecture <Behavioral>) with generics.
	MemAdr = "0001100000000000"

Analyzing hierarchy for entity <USERSYSMON> in library <work> (architecture <toto>).

Analyzing hierarchy for entity <DDR_ADC> in library <work> (architecture <Behavioral>) with generics.
	ADC_NR = 0
	D0 = 0
	D1 = 0
	D2 = 0
	D3 = 0
	D4 = 0
	D5 = 0
	D6 = 0
	D7 = 0
	reverse = true
	speed = 100

Analyzing hierarchy for entity <Waver> in library <work> (architecture <Behavioral>) with generics.
	CirSize = 1024
	MebAd = "1000000000000000"
	MebSize = 4096
	RegAd = "0001000000000000"
	SegAd = "1100100000000000"
	SegItems = 9
	WaveId = 0
	detId = 0

Analyzing hierarchy for entity <Energy> in library <work> (architecture <Behavioral>) with generics.
	DEFAULT_PEAKING = 300
	DEFAULT_PLATEAU = 400
	DEFAULT_RISE = 200
	DEFAULT_SHAPER_FLAT_WIDTH = 10
	RegAd = "0001000000010000"

Analyzing hierarchy for entity <ETrigger> in library <work> (architecture <Behavioral>) with generics.
	RegAd = "0001000000100000"

Analyzing hierarchy for entity <Histogrammer> in library <work> (architecture <Behavioral>) with generics.
	HistoAd = "1101000000000000"
	RegAd = "0001000000000000"

Analyzing hierarchy for entity <DDR_ADC> in library <work> (architecture <Behavioral>) with generics.
	ADC_NR = 1
	D0 = 0
	D1 = 0
	D2 = 0
	D3 = 0
	D4 = 0
	D5 = 0
	D6 = 0
	D7 = 0
	reverse = false
	speed = 250

Analyzing hierarchy for entity <Waver> in library <work> (architecture <Behavioral>) with generics.
	CirSize = 1024
	MebAd = "0010000000000000"
	MebSize = 8192
	RegAd = "0001000100000000"
	SegAd = "1100100010000000"
	SegItems = 0
	WaveId = 1
	detId = 0

Analyzing hierarchy for entity <DDR_ADC> in library <work> (architecture <Behavioral>) with generics.
	ADC_NR = 2
	D0 = 0
	D1 = 0
	D2 = 0
	D3 = 0
	D4 = 0
	D5 = 0
	D6 = 0
	D7 = 0
	reverse = true
	speed = 250

Analyzing hierarchy for entity <Waver> in library <work> (architecture <Behavioral>) with generics.
	CirSize = 1024
	MebAd = "0100000000000000"
	MebSize = 8192
	RegAd = "0001001000000000"
	SegAd = "1100100100000000"
	SegItems = 0
	WaveId = 2
	detId = 0

Analyzing hierarchy for entity <DDR_ADC> in library <work> (architecture <Behavioral>) with generics.
	ADC_NR = 3
	D0 = 0
	D1 = 0
	D2 = 0
	D3 = 0
	D4 = 0
	D5 = 0
	D6 = 0
	D7 = 0
	reverse = false
	speed = 100

Analyzing hierarchy for entity <Waver> in library <work> (architecture <Behavioral>) with generics.
	CirSize = 1024
	MebAd = "1001000000000000"
	MebSize = 4096
	RegAd = "0001001100000000"
	SegAd = "1100100110000000"
	SegItems = 9
	WaveId = 0
	detId = 1

Analyzing hierarchy for entity <Energy> in library <work> (architecture <Behavioral>) with generics.
	DEFAULT_PEAKING = 300
	DEFAULT_PLATEAU = 400
	DEFAULT_RISE = 200
	DEFAULT_SHAPER_FLAT_WIDTH = 10
	RegAd = "0001001100010000"

Analyzing hierarchy for entity <ETrigger> in library <work> (architecture <Behavioral>) with generics.
	RegAd = "0001001100100000"

Analyzing hierarchy for entity <Histogrammer> in library <work> (architecture <Behavioral>) with generics.
	HistoAd = "1101100000000000"
	RegAd = "0001001100000000"

Analyzing hierarchy for entity <DDR_ADC> in library <work> (architecture <Behavioral>) with generics.
	ADC_NR = 4
	D0 = 0
	D1 = 0
	D2 = 0
	D3 = 0
	D4 = 0
	D5 = 0
	D6 = 0
	D7 = 0
	reverse = false
	speed = 250

Analyzing hierarchy for entity <Waver> in library <work> (architecture <Behavioral>) with generics.
	CirSize = 1024
	MebAd = "0110000000000000"
	MebSize = 8192
	RegAd = "0001010000000000"
	SegAd = "1100101000000000"
	SegItems = 0
	WaveId = 1
	detId = 1

Analyzing hierarchy for entity <DDR_ADC> in library <work> (architecture <Behavioral>) with generics.
	ADC_NR = 5
	D0 = 0
	D1 = 0
	D2 = 0
	D3 = 0
	D4 = 0
	D5 = 0
	D6 = 0
	D7 = 0
	reverse = true
	speed = 100

Analyzing hierarchy for entity <Waver> in library <work> (architecture <Behavioral>) with generics.
	CirSize = 1024
	MebAd = "1010000000000000"
	MebSize = 4096
	RegAd = "0001010100000000"
	SegAd = "1100101010000000"
	SegItems = 14
	WaveId = 0
	detId = 2

Analyzing hierarchy for entity <Energy> in library <work> (architecture <Behavioral>) with generics.
	DEFAULT_PEAKING = 40
	DEFAULT_PLATEAU = 1000
	DEFAULT_RISE = 500
	DEFAULT_SHAPER_FLAT_WIDTH = 11
	RegAd = "0001010100010000"

Analyzing hierarchy for entity <Energy> in library <work> (architecture <Behavioral>) with generics.
	DEFAULT_PEAKING = 20
	DEFAULT_PLATEAU = 200
	DEFAULT_RISE = 100
	DEFAULT_SHAPER_FLAT_WIDTH = 11
	RegAd = "0001010101010000"

Analyzing hierarchy for entity <ETrigger> in library <work> (architecture <Behavioral>) with generics.
	RegAd = "0001010100100000"

Analyzing hierarchy for entity <Histogrammer> in library <work> (architecture <Behavioral>) with generics.
	HistoAd = "1110000000000000"
	RegAd = "0001010100000000"

Analyzing hierarchy for entity <Histogrammer> in library <work> (architecture <Behavioral>) with generics.
	HistoAd = "1110100000000000"
	RegAd = "0001010101000000"

Analyzing hierarchy for entity <clkgenerator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DESERIALISEUR> in library <work> (architecture <behavioral>) with generics.
	cs = false

Analyzing hierarchy for entity <SERIALISEUR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <I2cMaster> in library <work> (architecture <Behavioral>) with generics.
	PRESCALER = 63
	i2cAddr = 152

Analyzing hierarchy for entity <MicroWire> in library <work> (architecture <Behavioral>) with generics.
	scaling = 2

Analyzing hierarchy for entity <compteur> in library <work> (architecture <Behavioral>) with generics.
	MODULO = 13
	WIDTH = 4

Analyzing hierarchy for entity <usbItf_new> in library <work> (architecture <usbItfArch>).

Analyzing hierarchy for entity <PicItf> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <My_sysmon> in library <work> (architecture <xilinx>).

Analyzing hierarchy for entity <reader> in library <work> (architecture <Behavioral>) with generics.
	Items = 9
	MebSize = 4096
	WaveId = 0
	detId = 0

Analyzing hierarchy for entity <shaper> in library <work> (architecture <Behavioral>) with generics.
	INPUT_WIDTH = 14
	OUTPUT_WIDTH = 24
	SHAPER_FLAT_WIDTH = 10

Analyzing hierarchy for entity <shaper> in library <work> (architecture <Behavioral>) with generics.
	INPUT_WIDTH = 14
	OUTPUT_WIDTH = 20
	SHAPER_FLAT_WIDTH = 10

Analyzing hierarchy for entity <baseline> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <reader> in library <work> (architecture <Behavioral>) with generics.
	Items = 0
	MebSize = 8192
	WaveId = 1
	detId = 0

Analyzing hierarchy for entity <reader> in library <work> (architecture <Behavioral>) with generics.
	Items = 0
	MebSize = 8192
	WaveId = 2
	detId = 0

Analyzing hierarchy for entity <reader> in library <work> (architecture <Behavioral>) with generics.
	Items = 9
	MebSize = 4096
	WaveId = 0
	detId = 1

Analyzing hierarchy for entity <reader> in library <work> (architecture <Behavioral>) with generics.
	Items = 0
	MebSize = 8192
	WaveId = 1
	detId = 1

Analyzing hierarchy for entity <reader> in library <work> (architecture <Behavioral>) with generics.
	Items = 14
	MebSize = 4096
	WaveId = 0
	detId = 2

Analyzing hierarchy for entity <shaper> in library <work> (architecture <Behavioral>) with generics.
	INPUT_WIDTH = 14
	OUTPUT_WIDTH = 24
	SHAPER_FLAT_WIDTH = 11

Analyzing hierarchy for module <the_pll> in library <work>.

Analyzing hierarchy for entity <N_ISERDES8b_MsAllign> in library <work> (architecture <behavioral>) with generics.
	withChipScope = false

Analyzing hierarchy for entity <OSER8B> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <i2c_byte> in library <work> (architecture <Behavioral>) with generics.
	PRESCALER = 63

Analyzing hierarchy for entity <compteur> in library <work> (architecture <Behavioral>) with generics.
	MODULO = 2
	WIDTH = 2

Analyzing hierarchy for entity <compteur> in library <work> (architecture <Behavioral>) with generics.
	MODULO = 32
	WIDTH = 5

Analyzing hierarchy for entity <usbGet_new> in library <work> (architecture <usbGetArch>).

Analyzing hierarchy for entity <retard_1> in library <work> (architecture <Behavioral>) with generics.
	DATA_WIDTH = 15

Analyzing hierarchy for entity <retard_2> in library <work> (architecture <Behavioral>) with generics.
	DATA_WIDTH = 15
	DELAY_WIDTH = 10

Analyzing hierarchy for entity <retard_2> in library <work> (architecture <Behavioral>) with generics.
	DATA_WIDTH = 15
	DELAY_WIDTH = 11

Analyzing hierarchy for entity <ISER8b> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <telescope> in library <work> (Architecture <telescope_arch>).
    Set user-defined property "KEEP =  true" for signal <clk>.
WARNING:Xst:753 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/telescope.vhd" line 608: Unconnected output port 'CLK0_OUT' of component 'dcm_200'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <clk_buf> in unit <telescope>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <clk_buf> in unit <telescope>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <clk_buf> in unit <telescope>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <clk_buf> in unit <telescope>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <clk_buf> in unit <telescope>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <clk_25_buf> in unit <telescope>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <clk_25_buf> in unit <telescope>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <clk_25_buf> in unit <telescope>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <clk_25_buf> in unit <telescope>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <clk_25_buf> in unit <telescope>.
WARNING:Xst:753 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/telescope.vhd" line 636: Unconnected output port 'inspect' of component 'AdcMon'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_tel_a.ltb_buf> in unit <telescope>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_tel_a.ltb_buf> in unit <telescope>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_tel_a.ltb_buf> in unit <telescope>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_tel_a.ltb_buf> in unit <telescope>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_tel_a.ltb_buf> in unit <telescope>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_tel_a.ltb_buf> in unit <telescope>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_tel_a.ltb_buf> in unit <telescope>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_tel_a.syncW_buf> in unit <telescope>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_tel_a.syncW_buf> in unit <telescope>.
    Set user-defined property "SLEW =  SLOW" for instance <make_tel_a.syncW_buf> in unit <telescope>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_tel_a.syncR_buf> in unit <telescope>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_tel_a.syncR_buf> in unit <telescope>.
    Set user-defined property "SLEW =  SLOW" for instance <make_tel_a.syncR_buf> in unit <telescope>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_tel_a.readB_buf> in unit <telescope>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_tel_a.readB_buf> in unit <telescope>.
    Set user-defined property "SLEW =  SLOW" for instance <make_tel_a.readB_buf> in unit <telescope>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_tel_a.bDone_buf> in unit <telescope>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_tel_a.bDone_buf> in unit <telescope>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_tel_a.bDone_buf> in unit <telescope>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_tel_a.bDone_buf> in unit <telescope>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_tel_a.bDone_buf> in unit <telescope>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_tel_a.bDone_buf> in unit <telescope>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_tel_a.bDone_buf> in unit <telescope>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_tel_a.absyA_buf> in unit <telescope>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_tel_a.absyA_buf> in unit <telescope>.
    Set user-defined property "SLEW =  SLOW" for instance <make_tel_a.absyA_buf> in unit <telescope>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_tel_a.absyB_buf> in unit <telescope>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_tel_a.absyB_buf> in unit <telescope>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_tel_a.absyB_buf> in unit <telescope>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_tel_a.absyB_buf> in unit <telescope>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_tel_a.absyB_buf> in unit <telescope>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_tel_a.absyB_buf> in unit <telescope>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_tel_a.absyB_buf> in unit <telescope>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_tel_a.pulserOn_buf> in unit <telescope>.
    Set user-defined property "DRIVE =  12" for instance <make_tel_a.pulserOn_buf> in unit <telescope>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_tel_a.pulserOn_buf> in unit <telescope>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_tel_a.pulserOn_buf> in unit <telescope>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_tel_a.pulserOn_buf> in unit <telescope>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_tel_a.pulserOn_buf> in unit <telescope>.
    Set user-defined property "SLEW =  SLOW" for instance <make_tel_a.pulserOn_buf> in unit <telescope>.
Entity <telescope> analyzed. Unit <telescope> generated.

Analyzing Entity <dcm_200> in library <work> (Architecture <behavioral>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_ADV_INST> in unit <dcm_200>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <dcm_200>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <dcm_200>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <dcm_200>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_ADV_INST> in unit <dcm_200>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <dcm_200>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <dcm_200>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <dcm_200>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <dcm_200>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <dcm_200>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <dcm_200>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <dcm_200>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <dcm_200>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <dcm_200>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <dcm_200>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <dcm_200>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <dcm_200>.
Entity <dcm_200> analyzed. Unit <dcm_200> generated.

Analyzing Entity <AdcMon> in library <work> (Architecture <Behavioral>).
WARNING:Xst:790 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/adc_mon.vhd" line 164: Index value(s) does not match array range, simulation mismatch.
Entity <AdcMon> analyzed. Unit <AdcMon> generated.

Analyzing Entity <SpiAdc> in library <work> (Architecture <behavioral>).
Entity <SpiAdc> analyzed. Unit <SpiAdc> generated.

Analyzing generic Entity <Aligner_new> in library <work> (Architecture <Behavioral>).
	MemAdr = "0001100000000000"
INFO:Xst:2679 - Register <slowCtBusRd<15>> in unit <Aligner_new> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <slowCtBusRd<14>> in unit <Aligner_new> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <slowCtBusRd<13>> in unit <Aligner_new> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <slowCtBusRd<12>> in unit <Aligner_new> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <slowCtBusRd<11>> in unit <Aligner_new> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <slowCtBusRd<10>> in unit <Aligner_new> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <slowCtBusRd<9>> in unit <Aligner_new> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <slowCtBusRd<8>> in unit <Aligner_new> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Aligner_new> analyzed. Unit <Aligner_new> generated.

Analyzing Entity <comZone> in library <work> (Architecture <Behavioral>).
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/comZone.vhd" line 111: Instantiating black box module <ram_32x16_single_modified>.
WARNING:Xst:819 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/comZone.vhd" line 121: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <letterBoxLocal>, <readLate>, <ramDataOut>
Entity <comZone> analyzed. Unit <comZone> generated.

Analyzing generic Entity <GeneralIo> in library <work> (Architecture <Behavioral>).
	regAd = "0000000000000000"
WARNING:Xst:819 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/general_io.vhd" line 121: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <configReg>
Entity <GeneralIo> analyzed. Unit <GeneralIo> generated.

Analyzing generic Entity <SysMonitor> in library <work> (Architecture <behavioral>).
	regAd = "0000001000000000"
WARNING:Xst:753 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/tel_sysmon.vhd" line 59: Unconnected output port 'chanout' of component 'USERSYSMON'.
Entity <SysMonitor> analyzed. Unit <SysMonitor> generated.

Analyzing Entity <USERSYSMON> in library <work> (Architecture <toto>).
WARNING:Xst:753 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/sysmon.vhd" line 75: Unconnected output port 'EOC_OUT' of component 'My_sysmon'.
WARNING:Xst:753 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/sysmon.vhd" line 75: Unconnected output port 'EOS_OUT' of component 'My_sysmon'.
Entity <USERSYSMON> analyzed. Unit <USERSYSMON> generated.

Analyzing Entity <My_sysmon> in library <work> (Architecture <xilinx>).
    Set user-defined property "INIT_40 =  0200" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_41 =  30FF" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_42 =  1400" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_43 =  0000" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_44 =  0000" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_45 =  0000" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_46 =  0000" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_47 =  0000" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_48 =  0100" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_49 =  0000" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_4A =  0000" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_4B =  0000" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_4C =  0000" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_4D =  0000" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_4E =  0000" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_4F =  0000" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_50 =  B5ED" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_51 =  5999" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_52 =  E000" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_53 =  0000" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_54 =  A93A" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_55 =  5111" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_56 =  CAAA" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "INIT_57 =  AE4E" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <SYSMON_INST> in unit <My_sysmon>.
    Set user-defined property "SIM_MONITOR_FILE =  design.txt" for instance <SYSMON_INST> in unit <My_sysmon>.
Entity <My_sysmon> analyzed. Unit <My_sysmon> generated.

Analyzing generic Entity <identity> in library <work> (Architecture <Behavioral>).
	RegAd = "0000000000000111"
Entity <identity> analyzed. Unit <identity> generated.

Analyzing generic Entity <SlowChannel.1> in library <work> (Architecture <Behavioral>).
	AdcNr = 0
	CirSize = 1024
	CircAd = "1011000000000000"
	HistoAd = "1101000000000000"
	MebAd = "1000000000000000"
	MebSize = 4096
	RegAd = "0001000000000000"
	SegAd = "1100100000000000"
	SegSize = 16
	WaveId = 0
	detId = 0
	reverse = true
Entity <SlowChannel.1> analyzed. Unit <SlowChannel.1> generated.

Analyzing generic Entity <DDR_ADC.1> in library <work> (Architecture <Behavioral>).
	ADC_NR = 0
	D0 = 0
	D1 = 0
	D2 = 0
	D3 = 0
	D4 = 0
	D5 = 0
	D6 = 0
	D7 = 0
	reverse = true
	speed = 100
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <adc_ckl_buf> in unit <DDR_ADC.1>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <adc_ckl_buf> in unit <DDR_ADC.1>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <adc_ckl_buf> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <adc_ckl_buf> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <adc_ckl_buf> in unit <DDR_ADC.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <adc_ckl_buf> in unit <DDR_ADC.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <adc_ckl_buf> in unit <DDR_ADC.1>.
    Set user-defined property "IOBDELAY_TYPE =  VARIABLE" for instance <adc_clk_del> in unit <DDR_ADC.1>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <adc_clk_del> in unit <DDR_ADC.1>.
    Set user-defined property "BUFR_DIVIDE =  BYPASS" for instance <bufferR> in unit <DDR_ADC.1>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <bufferR> in unit <DDR_ADC.1>.
WARNING:Xst:819 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ddr_adc.vhd" line 192: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sync>
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[0].idels> in unit <DDR_ADC.1>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[0].idels> in unit <DDR_ADC.1>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[0].idels> in unit <DDR_ADC.1>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[0].idels> in unit <DDR_ADC.1>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[0].idels> in unit <DDR_ADC.1>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[0].idels> in unit <DDR_ADC.1>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[0].idels> in unit <DDR_ADC.1>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[0].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[0].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[0].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[0].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[1].idels> in unit <DDR_ADC.1>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[1].idels> in unit <DDR_ADC.1>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[1].idels> in unit <DDR_ADC.1>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[1].idels> in unit <DDR_ADC.1>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[1].idels> in unit <DDR_ADC.1>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[1].idels> in unit <DDR_ADC.1>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[1].idels> in unit <DDR_ADC.1>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[1].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[1].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[1].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[1].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[2].idels> in unit <DDR_ADC.1>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[2].idels> in unit <DDR_ADC.1>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[2].idels> in unit <DDR_ADC.1>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[2].idels> in unit <DDR_ADC.1>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[2].idels> in unit <DDR_ADC.1>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[2].idels> in unit <DDR_ADC.1>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[2].idels> in unit <DDR_ADC.1>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[2].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[2].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[2].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[2].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[3].idels> in unit <DDR_ADC.1>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[3].idels> in unit <DDR_ADC.1>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[3].idels> in unit <DDR_ADC.1>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[3].idels> in unit <DDR_ADC.1>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[3].idels> in unit <DDR_ADC.1>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[3].idels> in unit <DDR_ADC.1>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[3].idels> in unit <DDR_ADC.1>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[3].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[3].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[3].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[3].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[4].idels> in unit <DDR_ADC.1>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[4].idels> in unit <DDR_ADC.1>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[4].idels> in unit <DDR_ADC.1>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[4].idels> in unit <DDR_ADC.1>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[4].idels> in unit <DDR_ADC.1>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[4].idels> in unit <DDR_ADC.1>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[4].idels> in unit <DDR_ADC.1>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[4].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[4].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[4].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[4].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[5].idels> in unit <DDR_ADC.1>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[5].idels> in unit <DDR_ADC.1>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[5].idels> in unit <DDR_ADC.1>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[5].idels> in unit <DDR_ADC.1>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[5].idels> in unit <DDR_ADC.1>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[5].idels> in unit <DDR_ADC.1>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[5].idels> in unit <DDR_ADC.1>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[5].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[5].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[5].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[5].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[6].idels> in unit <DDR_ADC.1>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[6].idels> in unit <DDR_ADC.1>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[6].idels> in unit <DDR_ADC.1>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[6].idels> in unit <DDR_ADC.1>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[6].idels> in unit <DDR_ADC.1>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[6].idels> in unit <DDR_ADC.1>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[6].idels> in unit <DDR_ADC.1>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[6].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[6].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[6].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[6].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.1>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[7].idels> in unit <DDR_ADC.1>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[7].idels> in unit <DDR_ADC.1>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[7].idels> in unit <DDR_ADC.1>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[7].idels> in unit <DDR_ADC.1>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[7].idels> in unit <DDR_ADC.1>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[7].idels> in unit <DDR_ADC.1>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[7].idels> in unit <DDR_ADC.1>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[7].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[7].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[7].slowInstance.iddr_x> in unit <DDR_ADC.1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[7].slowInstance.iddr_x> in unit <DDR_ADC.1>.
Entity <DDR_ADC.1> analyzed. Unit <DDR_ADC.1> generated.

Analyzing generic Entity <Waver.1> in library <work> (Architecture <Behavioral>).
	CirSize = 1024
	MebAd = "1000000000000000"
	MebSize = 4096
	RegAd = "0001000000000000"
	SegAd = "1100100000000000"
	SegItems = 9
	WaveId = 0
	detId = 0
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 397: Instantiating black box module <ram_1kx14>.
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 412: Instantiating black box module <ram_4kx14>.
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 501: Instantiating black box module <ram_256x16>.
INFO:Xst:2679 - Register <control> in unit <Waver.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Waver.1> analyzed. Unit <Waver.1> generated.

Analyzing generic Entity <reader.1> in library <work> (Architecture <Behavioral>).
	Items = 9
	MebSize = 4096
	WaveId = 0
	detId = 0
Entity <reader.1> analyzed. Unit <reader.1> generated.

Analyzing generic Entity <Energy.1> in library <work> (Architecture <Behavioral>).
	DEFAULT_PEAKING = 300
	DEFAULT_PLATEAU = 400
	DEFAULT_RISE = 200
	DEFAULT_SHAPER_FLAT_WIDTH = 10
	RegAd = "0001000000010000"
Entity <Energy.1> analyzed. Unit <Energy.1> generated.

Analyzing generic Entity <shaper.1> in library <work> (Architecture <Behavioral>).
	INPUT_WIDTH = 14
	OUTPUT_WIDTH = 24
	SHAPER_FLAT_WIDTH = 10
Entity <shaper.1> analyzed. Unit <shaper.1> generated.

Analyzing generic Entity <retard_1> in library <work> (Architecture <Behavioral>).
	DATA_WIDTH = 15
Entity <retard_1> analyzed. Unit <retard_1> generated.

Analyzing generic Entity <retard_2.1> in library <work> (Architecture <Behavioral>).
	DATA_WIDTH = 15
	DELAY_WIDTH = 10
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/retard_2.vhd" line 78: Instantiating black box module <ram_1kx15>.
Entity <retard_2.1> analyzed. Unit <retard_2.1> generated.

Analyzing generic Entity <ETrigger.1> in library <work> (Architecture <Behavioral>).
	RegAd = "0001000000100000"
Entity <ETrigger.1> analyzed. Unit <ETrigger.1> generated.

Analyzing generic Entity <shaper.2> in library <work> (Architecture <Behavioral>).
	INPUT_WIDTH = 14
	OUTPUT_WIDTH = 20
	SHAPER_FLAT_WIDTH = 10
Entity <shaper.2> analyzed. Unit <shaper.2> generated.

Analyzing Entity <baseline> in library <work> (Architecture <Behavioral>).
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/baseline.vhd" line 146: Instantiating black box module <ram_256x14>.
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/baseline.vhd" line 158: Instantiating black box module <ram_256x14>.
Entity <baseline> analyzed. Unit <baseline> generated.

Analyzing generic Entity <Histogrammer.1> in library <work> (Architecture <Behavioral>).
	HistoAd = "1101000000000000"
	RegAd = "0001000000000000"
Entity <Histogrammer.1> analyzed. Unit <Histogrammer.1> generated.

Analyzing generic Entity <FastChannel.1> in library <work> (Architecture <Behavioral>).
	AdcNr = 1
	CirSize = 1024
	MebAd = "0010000000000000"
	MebSize = 8192
	RegAd = "0001000100000000"
	SegAd = "1100100010000000"
	SegSize = 16
	WaveId = 1
	detId = 0
	reverse = false
Entity <FastChannel.1> analyzed. Unit <FastChannel.1> generated.

Analyzing generic Entity <DDR_ADC.2> in library <work> (Architecture <Behavioral>).
	ADC_NR = 1
	D0 = 0
	D1 = 0
	D2 = 0
	D3 = 0
	D4 = 0
	D5 = 0
	D6 = 0
	D7 = 0
	reverse = false
	speed = 250
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <adc_ckl_buf> in unit <DDR_ADC.2>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <adc_ckl_buf> in unit <DDR_ADC.2>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <adc_ckl_buf> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <adc_ckl_buf> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <adc_ckl_buf> in unit <DDR_ADC.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <adc_ckl_buf> in unit <DDR_ADC.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <adc_ckl_buf> in unit <DDR_ADC.2>.
    Set user-defined property "IOBDELAY_TYPE =  VARIABLE" for instance <adc_clk_del> in unit <DDR_ADC.2>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <adc_clk_del> in unit <DDR_ADC.2>.
    Set user-defined property "BUFR_DIVIDE =  BYPASS" for instance <bufferR> in unit <DDR_ADC.2>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <bufferR> in unit <DDR_ADC.2>.
WARNING:Xst:819 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ddr_adc.vhd" line 192: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sync>
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[0].idels> in unit <DDR_ADC.2>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[0].idels> in unit <DDR_ADC.2>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[0].idels> in unit <DDR_ADC.2>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[0].idels> in unit <DDR_ADC.2>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[0].idels> in unit <DDR_ADC.2>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[0].idels> in unit <DDR_ADC.2>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[0].idels> in unit <DDR_ADC.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[0].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[0].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[0].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[0].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[1].idels> in unit <DDR_ADC.2>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[1].idels> in unit <DDR_ADC.2>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[1].idels> in unit <DDR_ADC.2>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[1].idels> in unit <DDR_ADC.2>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[1].idels> in unit <DDR_ADC.2>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[1].idels> in unit <DDR_ADC.2>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[1].idels> in unit <DDR_ADC.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[1].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[1].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[1].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[1].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[2].idels> in unit <DDR_ADC.2>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[2].idels> in unit <DDR_ADC.2>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[2].idels> in unit <DDR_ADC.2>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[2].idels> in unit <DDR_ADC.2>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[2].idels> in unit <DDR_ADC.2>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[2].idels> in unit <DDR_ADC.2>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[2].idels> in unit <DDR_ADC.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[2].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[2].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[2].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[2].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[3].idels> in unit <DDR_ADC.2>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[3].idels> in unit <DDR_ADC.2>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[3].idels> in unit <DDR_ADC.2>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[3].idels> in unit <DDR_ADC.2>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[3].idels> in unit <DDR_ADC.2>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[3].idels> in unit <DDR_ADC.2>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[3].idels> in unit <DDR_ADC.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[3].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[3].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[3].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[3].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[4].idels> in unit <DDR_ADC.2>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[4].idels> in unit <DDR_ADC.2>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[4].idels> in unit <DDR_ADC.2>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[4].idels> in unit <DDR_ADC.2>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[4].idels> in unit <DDR_ADC.2>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[4].idels> in unit <DDR_ADC.2>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[4].idels> in unit <DDR_ADC.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[4].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[4].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[4].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[4].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[5].idels> in unit <DDR_ADC.2>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[5].idels> in unit <DDR_ADC.2>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[5].idels> in unit <DDR_ADC.2>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[5].idels> in unit <DDR_ADC.2>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[5].idels> in unit <DDR_ADC.2>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[5].idels> in unit <DDR_ADC.2>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[5].idels> in unit <DDR_ADC.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[5].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[5].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[5].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[5].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[6].idels> in unit <DDR_ADC.2>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[6].idels> in unit <DDR_ADC.2>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[6].idels> in unit <DDR_ADC.2>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[6].idels> in unit <DDR_ADC.2>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[6].idels> in unit <DDR_ADC.2>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[6].idels> in unit <DDR_ADC.2>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[6].idels> in unit <DDR_ADC.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[6].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[6].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[6].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[6].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.2>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[7].idels> in unit <DDR_ADC.2>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[7].idels> in unit <DDR_ADC.2>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[7].idels> in unit <DDR_ADC.2>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[7].idels> in unit <DDR_ADC.2>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[7].idels> in unit <DDR_ADC.2>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[7].idels> in unit <DDR_ADC.2>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[7].idels> in unit <DDR_ADC.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[7].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[7].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[7].fastInstance.iddr_x> in unit <DDR_ADC.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[7].fastInstance.iddr_x> in unit <DDR_ADC.2>.
Entity <DDR_ADC.2> analyzed. Unit <DDR_ADC.2> generated.

Analyzing generic Entity <Waver.2> in library <work> (Architecture <Behavioral>).
	CirSize = 1024
	MebAd = "0010000000000000"
	MebSize = 8192
	RegAd = "0001000100000000"
	SegAd = "1100100010000000"
	SegItems = 0
	WaveId = 1
	detId = 0
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 397: Instantiating black box module <ram_1kx14>.
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 427: Instantiating black box module <ram_8kx14>.
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 459: Instantiating black box module <ram_32x16>.
INFO:Xst:2679 - Register <control> in unit <Waver.2> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Waver.2> analyzed. Unit <Waver.2> generated.

Analyzing generic Entity <reader.2> in library <work> (Architecture <Behavioral>).
	Items = 0
	MebSize = 8192
	WaveId = 1
	detId = 0
Entity <reader.2> analyzed. Unit <reader.2> generated.

Analyzing generic Entity <FastChannel.2> in library <work> (Architecture <Behavioral>).
	AdcNr = 2
	CirSize = 1024
	MebAd = "0100000000000000"
	MebSize = 8192
	RegAd = "0001001000000000"
	SegAd = "1100100100000000"
	SegSize = 16
	WaveId = 2
	detId = 0
	reverse = true
Entity <FastChannel.2> analyzed. Unit <FastChannel.2> generated.

Analyzing generic Entity <DDR_ADC.3> in library <work> (Architecture <Behavioral>).
	ADC_NR = 2
	D0 = 0
	D1 = 0
	D2 = 0
	D3 = 0
	D4 = 0
	D5 = 0
	D6 = 0
	D7 = 0
	reverse = true
	speed = 250
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <adc_ckl_buf> in unit <DDR_ADC.3>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <adc_ckl_buf> in unit <DDR_ADC.3>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <adc_ckl_buf> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <adc_ckl_buf> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <adc_ckl_buf> in unit <DDR_ADC.3>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <adc_ckl_buf> in unit <DDR_ADC.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <adc_ckl_buf> in unit <DDR_ADC.3>.
    Set user-defined property "IOBDELAY_TYPE =  VARIABLE" for instance <adc_clk_del> in unit <DDR_ADC.3>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <adc_clk_del> in unit <DDR_ADC.3>.
    Set user-defined property "BUFR_DIVIDE =  BYPASS" for instance <bufferR> in unit <DDR_ADC.3>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <bufferR> in unit <DDR_ADC.3>.
WARNING:Xst:819 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ddr_adc.vhd" line 192: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sync>
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[0].idels> in unit <DDR_ADC.3>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[0].idels> in unit <DDR_ADC.3>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[0].idels> in unit <DDR_ADC.3>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[0].idels> in unit <DDR_ADC.3>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[0].idels> in unit <DDR_ADC.3>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[0].idels> in unit <DDR_ADC.3>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[0].idels> in unit <DDR_ADC.3>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[0].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[0].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[0].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[0].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[1].idels> in unit <DDR_ADC.3>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[1].idels> in unit <DDR_ADC.3>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[1].idels> in unit <DDR_ADC.3>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[1].idels> in unit <DDR_ADC.3>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[1].idels> in unit <DDR_ADC.3>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[1].idels> in unit <DDR_ADC.3>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[1].idels> in unit <DDR_ADC.3>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[1].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[1].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[1].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[1].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[2].idels> in unit <DDR_ADC.3>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[2].idels> in unit <DDR_ADC.3>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[2].idels> in unit <DDR_ADC.3>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[2].idels> in unit <DDR_ADC.3>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[2].idels> in unit <DDR_ADC.3>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[2].idels> in unit <DDR_ADC.3>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[2].idels> in unit <DDR_ADC.3>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[2].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[2].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[2].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[2].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[3].idels> in unit <DDR_ADC.3>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[3].idels> in unit <DDR_ADC.3>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[3].idels> in unit <DDR_ADC.3>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[3].idels> in unit <DDR_ADC.3>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[3].idels> in unit <DDR_ADC.3>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[3].idels> in unit <DDR_ADC.3>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[3].idels> in unit <DDR_ADC.3>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[3].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[3].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[3].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[3].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[4].idels> in unit <DDR_ADC.3>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[4].idels> in unit <DDR_ADC.3>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[4].idels> in unit <DDR_ADC.3>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[4].idels> in unit <DDR_ADC.3>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[4].idels> in unit <DDR_ADC.3>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[4].idels> in unit <DDR_ADC.3>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[4].idels> in unit <DDR_ADC.3>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[4].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[4].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[4].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[4].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[5].idels> in unit <DDR_ADC.3>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[5].idels> in unit <DDR_ADC.3>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[5].idels> in unit <DDR_ADC.3>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[5].idels> in unit <DDR_ADC.3>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[5].idels> in unit <DDR_ADC.3>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[5].idels> in unit <DDR_ADC.3>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[5].idels> in unit <DDR_ADC.3>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[5].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[5].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[5].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[5].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[6].idels> in unit <DDR_ADC.3>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[6].idels> in unit <DDR_ADC.3>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[6].idels> in unit <DDR_ADC.3>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[6].idels> in unit <DDR_ADC.3>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[6].idels> in unit <DDR_ADC.3>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[6].idels> in unit <DDR_ADC.3>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[6].idels> in unit <DDR_ADC.3>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[6].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[6].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[6].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[6].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.3>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[7].idels> in unit <DDR_ADC.3>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[7].idels> in unit <DDR_ADC.3>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[7].idels> in unit <DDR_ADC.3>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[7].idels> in unit <DDR_ADC.3>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[7].idels> in unit <DDR_ADC.3>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[7].idels> in unit <DDR_ADC.3>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[7].idels> in unit <DDR_ADC.3>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[7].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[7].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[7].fastInstance.iddr_x> in unit <DDR_ADC.3>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[7].fastInstance.iddr_x> in unit <DDR_ADC.3>.
Entity <DDR_ADC.3> analyzed. Unit <DDR_ADC.3> generated.

Analyzing generic Entity <Waver.3> in library <work> (Architecture <Behavioral>).
	CirSize = 1024
	MebAd = "0100000000000000"
	MebSize = 8192
	RegAd = "0001001000000000"
	SegAd = "1100100100000000"
	SegItems = 0
	WaveId = 2
	detId = 0
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 397: Instantiating black box module <ram_1kx14>.
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 427: Instantiating black box module <ram_8kx14>.
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 459: Instantiating black box module <ram_32x16>.
INFO:Xst:2679 - Register <control> in unit <Waver.3> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Waver.3> analyzed. Unit <Waver.3> generated.

Analyzing generic Entity <reader.3> in library <work> (Architecture <Behavioral>).
	Items = 0
	MebSize = 8192
	WaveId = 2
	detId = 0
Entity <reader.3> analyzed. Unit <reader.3> generated.

Analyzing generic Entity <SlowChannel.2> in library <work> (Architecture <Behavioral>).
	AdcNr = 3
	CirSize = 1024
	CircAd = "1011110000000000"
	HistoAd = "1101100000000000"
	MebAd = "1001000000000000"
	MebSize = 4096
	RegAd = "0001001100000000"
	SegAd = "1100100110000000"
	SegSize = 16
	WaveId = 0
	detId = 1
	reverse = false
Entity <SlowChannel.2> analyzed. Unit <SlowChannel.2> generated.

Analyzing generic Entity <DDR_ADC.4> in library <work> (Architecture <Behavioral>).
	ADC_NR = 3
	D0 = 0
	D1 = 0
	D2 = 0
	D3 = 0
	D4 = 0
	D5 = 0
	D6 = 0
	D7 = 0
	reverse = false
	speed = 100
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <adc_ckl_buf> in unit <DDR_ADC.4>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <adc_ckl_buf> in unit <DDR_ADC.4>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <adc_ckl_buf> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <adc_ckl_buf> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <adc_ckl_buf> in unit <DDR_ADC.4>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <adc_ckl_buf> in unit <DDR_ADC.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <adc_ckl_buf> in unit <DDR_ADC.4>.
    Set user-defined property "IOBDELAY_TYPE =  VARIABLE" for instance <adc_clk_del> in unit <DDR_ADC.4>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <adc_clk_del> in unit <DDR_ADC.4>.
    Set user-defined property "BUFR_DIVIDE =  BYPASS" for instance <bufferR> in unit <DDR_ADC.4>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <bufferR> in unit <DDR_ADC.4>.
WARNING:Xst:819 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ddr_adc.vhd" line 192: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sync>
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[0].idels> in unit <DDR_ADC.4>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[0].idels> in unit <DDR_ADC.4>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[0].idels> in unit <DDR_ADC.4>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[0].idels> in unit <DDR_ADC.4>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[0].idels> in unit <DDR_ADC.4>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[0].idels> in unit <DDR_ADC.4>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[0].idels> in unit <DDR_ADC.4>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[0].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[0].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[0].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[0].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[1].idels> in unit <DDR_ADC.4>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[1].idels> in unit <DDR_ADC.4>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[1].idels> in unit <DDR_ADC.4>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[1].idels> in unit <DDR_ADC.4>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[1].idels> in unit <DDR_ADC.4>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[1].idels> in unit <DDR_ADC.4>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[1].idels> in unit <DDR_ADC.4>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[1].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[1].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[1].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[1].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[2].idels> in unit <DDR_ADC.4>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[2].idels> in unit <DDR_ADC.4>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[2].idels> in unit <DDR_ADC.4>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[2].idels> in unit <DDR_ADC.4>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[2].idels> in unit <DDR_ADC.4>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[2].idels> in unit <DDR_ADC.4>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[2].idels> in unit <DDR_ADC.4>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[2].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[2].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[2].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[2].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[3].idels> in unit <DDR_ADC.4>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[3].idels> in unit <DDR_ADC.4>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[3].idels> in unit <DDR_ADC.4>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[3].idels> in unit <DDR_ADC.4>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[3].idels> in unit <DDR_ADC.4>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[3].idels> in unit <DDR_ADC.4>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[3].idels> in unit <DDR_ADC.4>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[3].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[3].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[3].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[3].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[4].idels> in unit <DDR_ADC.4>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[4].idels> in unit <DDR_ADC.4>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[4].idels> in unit <DDR_ADC.4>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[4].idels> in unit <DDR_ADC.4>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[4].idels> in unit <DDR_ADC.4>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[4].idels> in unit <DDR_ADC.4>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[4].idels> in unit <DDR_ADC.4>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[4].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[4].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[4].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[4].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[5].idels> in unit <DDR_ADC.4>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[5].idels> in unit <DDR_ADC.4>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[5].idels> in unit <DDR_ADC.4>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[5].idels> in unit <DDR_ADC.4>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[5].idels> in unit <DDR_ADC.4>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[5].idels> in unit <DDR_ADC.4>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[5].idels> in unit <DDR_ADC.4>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[5].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[5].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[5].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[5].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[6].idels> in unit <DDR_ADC.4>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[6].idels> in unit <DDR_ADC.4>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[6].idels> in unit <DDR_ADC.4>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[6].idels> in unit <DDR_ADC.4>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[6].idels> in unit <DDR_ADC.4>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[6].idels> in unit <DDR_ADC.4>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[6].idels> in unit <DDR_ADC.4>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[6].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[6].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[6].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[6].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.4>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[7].idels> in unit <DDR_ADC.4>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[7].idels> in unit <DDR_ADC.4>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[7].idels> in unit <DDR_ADC.4>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[7].idels> in unit <DDR_ADC.4>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[7].idels> in unit <DDR_ADC.4>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[7].idels> in unit <DDR_ADC.4>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[7].idels> in unit <DDR_ADC.4>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[7].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[7].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[7].slowInstance.iddr_x> in unit <DDR_ADC.4>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[7].slowInstance.iddr_x> in unit <DDR_ADC.4>.
Entity <DDR_ADC.4> analyzed. Unit <DDR_ADC.4> generated.

Analyzing generic Entity <Waver.4> in library <work> (Architecture <Behavioral>).
	CirSize = 1024
	MebAd = "1001000000000000"
	MebSize = 4096
	RegAd = "0001001100000000"
	SegAd = "1100100110000000"
	SegItems = 9
	WaveId = 0
	detId = 1
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 397: Instantiating black box module <ram_1kx14>.
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 412: Instantiating black box module <ram_4kx14>.
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 501: Instantiating black box module <ram_256x16>.
INFO:Xst:2679 - Register <control> in unit <Waver.4> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Waver.4> analyzed. Unit <Waver.4> generated.

Analyzing generic Entity <reader.4> in library <work> (Architecture <Behavioral>).
	Items = 9
	MebSize = 4096
	WaveId = 0
	detId = 1
Entity <reader.4> analyzed. Unit <reader.4> generated.

Analyzing generic Entity <Energy.2> in library <work> (Architecture <Behavioral>).
	DEFAULT_PEAKING = 300
	DEFAULT_PLATEAU = 400
	DEFAULT_RISE = 200
	DEFAULT_SHAPER_FLAT_WIDTH = 10
	RegAd = "0001001100010000"
Entity <Energy.2> analyzed. Unit <Energy.2> generated.

Analyzing generic Entity <ETrigger.2> in library <work> (Architecture <Behavioral>).
	RegAd = "0001001100100000"
Entity <ETrigger.2> analyzed. Unit <ETrigger.2> generated.

Analyzing generic Entity <Histogrammer.2> in library <work> (Architecture <Behavioral>).
	HistoAd = "1101100000000000"
	RegAd = "0001001100000000"
Entity <Histogrammer.2> analyzed. Unit <Histogrammer.2> generated.

Analyzing generic Entity <FastChannel.3> in library <work> (Architecture <Behavioral>).
	AdcNr = 4
	CirSize = 1024
	MebAd = "0110000000000000"
	MebSize = 8192
	RegAd = "0001010000000000"
	SegAd = "1100101000000000"
	SegSize = 16
	WaveId = 1
	detId = 1
	reverse = false
Entity <FastChannel.3> analyzed. Unit <FastChannel.3> generated.

Analyzing generic Entity <DDR_ADC.5> in library <work> (Architecture <Behavioral>).
	ADC_NR = 4
	D0 = 0
	D1 = 0
	D2 = 0
	D3 = 0
	D4 = 0
	D5 = 0
	D6 = 0
	D7 = 0
	reverse = false
	speed = 250
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <adc_ckl_buf> in unit <DDR_ADC.5>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <adc_ckl_buf> in unit <DDR_ADC.5>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <adc_ckl_buf> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <adc_ckl_buf> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <adc_ckl_buf> in unit <DDR_ADC.5>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <adc_ckl_buf> in unit <DDR_ADC.5>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <adc_ckl_buf> in unit <DDR_ADC.5>.
    Set user-defined property "IOBDELAY_TYPE =  VARIABLE" for instance <adc_clk_del> in unit <DDR_ADC.5>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <adc_clk_del> in unit <DDR_ADC.5>.
    Set user-defined property "BUFR_DIVIDE =  BYPASS" for instance <bufferR> in unit <DDR_ADC.5>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <bufferR> in unit <DDR_ADC.5>.
WARNING:Xst:819 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ddr_adc.vhd" line 192: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sync>
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[0].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[0].idels> in unit <DDR_ADC.5>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[0].idels> in unit <DDR_ADC.5>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[0].idels> in unit <DDR_ADC.5>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[0].idels> in unit <DDR_ADC.5>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[0].idels> in unit <DDR_ADC.5>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[0].idels> in unit <DDR_ADC.5>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[0].idels> in unit <DDR_ADC.5>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[0].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[0].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[0].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[0].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[1].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[1].idels> in unit <DDR_ADC.5>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[1].idels> in unit <DDR_ADC.5>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[1].idels> in unit <DDR_ADC.5>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[1].idels> in unit <DDR_ADC.5>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[1].idels> in unit <DDR_ADC.5>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[1].idels> in unit <DDR_ADC.5>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[1].idels> in unit <DDR_ADC.5>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[1].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[1].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[1].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[1].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[2].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[2].idels> in unit <DDR_ADC.5>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[2].idels> in unit <DDR_ADC.5>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[2].idels> in unit <DDR_ADC.5>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[2].idels> in unit <DDR_ADC.5>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[2].idels> in unit <DDR_ADC.5>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[2].idels> in unit <DDR_ADC.5>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[2].idels> in unit <DDR_ADC.5>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[2].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[2].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[2].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[2].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[3].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[3].idels> in unit <DDR_ADC.5>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[3].idels> in unit <DDR_ADC.5>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[3].idels> in unit <DDR_ADC.5>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[3].idels> in unit <DDR_ADC.5>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[3].idels> in unit <DDR_ADC.5>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[3].idels> in unit <DDR_ADC.5>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[3].idels> in unit <DDR_ADC.5>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[3].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[3].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[3].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[3].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[4].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[4].idels> in unit <DDR_ADC.5>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[4].idels> in unit <DDR_ADC.5>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[4].idels> in unit <DDR_ADC.5>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[4].idels> in unit <DDR_ADC.5>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[4].idels> in unit <DDR_ADC.5>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[4].idels> in unit <DDR_ADC.5>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[4].idels> in unit <DDR_ADC.5>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[4].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[4].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[4].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[4].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[5].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[5].idels> in unit <DDR_ADC.5>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[5].idels> in unit <DDR_ADC.5>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[5].idels> in unit <DDR_ADC.5>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[5].idels> in unit <DDR_ADC.5>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[5].idels> in unit <DDR_ADC.5>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[5].idels> in unit <DDR_ADC.5>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[5].idels> in unit <DDR_ADC.5>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[5].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[5].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[5].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[5].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[6].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[6].idels> in unit <DDR_ADC.5>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[6].idels> in unit <DDR_ADC.5>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[6].idels> in unit <DDR_ADC.5>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[6].idels> in unit <DDR_ADC.5>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[6].idels> in unit <DDR_ADC.5>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[6].idels> in unit <DDR_ADC.5>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[6].idels> in unit <DDR_ADC.5>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[6].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[6].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[6].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[6].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[7].make_ibuf.ibuffer> in unit <DDR_ADC.5>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[7].idels> in unit <DDR_ADC.5>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[7].idels> in unit <DDR_ADC.5>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[7].idels> in unit <DDR_ADC.5>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[7].idels> in unit <DDR_ADC.5>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[7].idels> in unit <DDR_ADC.5>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[7].idels> in unit <DDR_ADC.5>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[7].idels> in unit <DDR_ADC.5>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[7].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[7].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[7].fastInstance.iddr_x> in unit <DDR_ADC.5>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[7].fastInstance.iddr_x> in unit <DDR_ADC.5>.
Entity <DDR_ADC.5> analyzed. Unit <DDR_ADC.5> generated.

Analyzing generic Entity <Waver.5> in library <work> (Architecture <Behavioral>).
	CirSize = 1024
	MebAd = "0110000000000000"
	MebSize = 8192
	RegAd = "0001010000000000"
	SegAd = "1100101000000000"
	SegItems = 0
	WaveId = 1
	detId = 1
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 397: Instantiating black box module <ram_1kx14>.
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 427: Instantiating black box module <ram_8kx14>.
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 459: Instantiating black box module <ram_32x16>.
INFO:Xst:2679 - Register <control> in unit <Waver.5> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Waver.5> analyzed. Unit <Waver.5> generated.

Analyzing generic Entity <reader.5> in library <work> (Architecture <Behavioral>).
	Items = 0
	MebSize = 8192
	WaveId = 1
	detId = 1
Entity <reader.5> analyzed. Unit <reader.5> generated.

Analyzing generic Entity <CsiChannel> in library <work> (Architecture <Behavioral>).
	AdcNr = 5
	CirSize = 1024
	CircAd = "1100010000000000"
	Histo1 = "1110000000000000"
	Histo2 = "1110100000000000"
	MebAd = "1010000000000000"
	MebSize = 4096
	RegAd = "0001010100000000"
	SegAd = "1100101010000000"
	SegSize = 16
	WaveId = 0
	detId = 2
	reverse = true
WARNING:Xst:753 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/csi_channel.vhd" line 430: Unconnected output port 'trigSlow' of component 'Energy'.
INFO:Xst:2679 - Register <itemData<15>> in unit <CsiChannel> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <CsiChannel> analyzed. Unit <CsiChannel> generated.

Analyzing generic Entity <DDR_ADC.6> in library <work> (Architecture <Behavioral>).
	ADC_NR = 5
	D0 = 0
	D1 = 0
	D2 = 0
	D3 = 0
	D4 = 0
	D5 = 0
	D6 = 0
	D7 = 0
	reverse = true
	speed = 100
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <adc_ckl_buf> in unit <DDR_ADC.6>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <adc_ckl_buf> in unit <DDR_ADC.6>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <adc_ckl_buf> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <adc_ckl_buf> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <adc_ckl_buf> in unit <DDR_ADC.6>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <adc_ckl_buf> in unit <DDR_ADC.6>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <adc_ckl_buf> in unit <DDR_ADC.6>.
    Set user-defined property "IOBDELAY_TYPE =  VARIABLE" for instance <adc_clk_del> in unit <DDR_ADC.6>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <adc_clk_del> in unit <DDR_ADC.6>.
    Set user-defined property "BUFR_DIVIDE =  BYPASS" for instance <bufferR> in unit <DDR_ADC.6>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <bufferR> in unit <DDR_ADC.6>.
WARNING:Xst:819 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ddr_adc.vhd" line 192: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sync>
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[0].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[0].idels> in unit <DDR_ADC.6>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[0].idels> in unit <DDR_ADC.6>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[0].idels> in unit <DDR_ADC.6>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[0].idels> in unit <DDR_ADC.6>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[0].idels> in unit <DDR_ADC.6>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[0].idels> in unit <DDR_ADC.6>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[0].idels> in unit <DDR_ADC.6>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[0].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[0].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[0].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[0].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[1].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[1].idels> in unit <DDR_ADC.6>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[1].idels> in unit <DDR_ADC.6>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[1].idels> in unit <DDR_ADC.6>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[1].idels> in unit <DDR_ADC.6>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[1].idels> in unit <DDR_ADC.6>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[1].idels> in unit <DDR_ADC.6>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[1].idels> in unit <DDR_ADC.6>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[1].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[1].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[1].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[1].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[2].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[2].idels> in unit <DDR_ADC.6>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[2].idels> in unit <DDR_ADC.6>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[2].idels> in unit <DDR_ADC.6>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[2].idels> in unit <DDR_ADC.6>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[2].idels> in unit <DDR_ADC.6>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[2].idels> in unit <DDR_ADC.6>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[2].idels> in unit <DDR_ADC.6>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[2].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[2].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[2].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[2].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[3].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[3].idels> in unit <DDR_ADC.6>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[3].idels> in unit <DDR_ADC.6>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[3].idels> in unit <DDR_ADC.6>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[3].idels> in unit <DDR_ADC.6>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[3].idels> in unit <DDR_ADC.6>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[3].idels> in unit <DDR_ADC.6>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[3].idels> in unit <DDR_ADC.6>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[3].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[3].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[3].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[3].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[4].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[4].idels> in unit <DDR_ADC.6>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[4].idels> in unit <DDR_ADC.6>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[4].idels> in unit <DDR_ADC.6>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[4].idels> in unit <DDR_ADC.6>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[4].idels> in unit <DDR_ADC.6>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[4].idels> in unit <DDR_ADC.6>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[4].idels> in unit <DDR_ADC.6>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[4].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[4].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[4].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[4].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[5].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[5].idels> in unit <DDR_ADC.6>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[5].idels> in unit <DDR_ADC.6>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[5].idels> in unit <DDR_ADC.6>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[5].idels> in unit <DDR_ADC.6>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[5].idels> in unit <DDR_ADC.6>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[5].idels> in unit <DDR_ADC.6>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[5].idels> in unit <DDR_ADC.6>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[5].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[5].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[5].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[5].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[6].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[6].idels> in unit <DDR_ADC.6>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[6].idels> in unit <DDR_ADC.6>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[6].idels> in unit <DDR_ADC.6>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[6].idels> in unit <DDR_ADC.6>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[6].idels> in unit <DDR_ADC.6>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[6].idels> in unit <DDR_ADC.6>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[6].idels> in unit <DDR_ADC.6>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[6].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[6].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[6].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[6].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <make_path[7].make_ibuf_n.ibuffer> in unit <DDR_ADC.6>.
    Set user-defined property "DELAY_SRC =  I" for instance <make_path[7].idels> in unit <DDR_ADC.6>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <make_path[7].idels> in unit <DDR_ADC.6>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <make_path[7].idels> in unit <DDR_ADC.6>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <make_path[7].idels> in unit <DDR_ADC.6>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <make_path[7].idels> in unit <DDR_ADC.6>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <make_path[7].idels> in unit <DDR_ADC.6>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <make_path[7].idels> in unit <DDR_ADC.6>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <make_path[7].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "INIT_Q1 =  0" for instance <make_path[7].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "INIT_Q2 =  0" for instance <make_path[7].slowInstance.iddr_x> in unit <DDR_ADC.6>.
    Set user-defined property "SRTYPE =  SYNC" for instance <make_path[7].slowInstance.iddr_x> in unit <DDR_ADC.6>.
Entity <DDR_ADC.6> analyzed. Unit <DDR_ADC.6> generated.

Analyzing generic Entity <Waver.6> in library <work> (Architecture <Behavioral>).
	CirSize = 1024
	MebAd = "1010000000000000"
	MebSize = 4096
	RegAd = "0001010100000000"
	SegAd = "1100101010000000"
	SegItems = 14
	WaveId = 0
	detId = 2
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 397: Instantiating black box module <ram_1kx14>.
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 412: Instantiating black box module <ram_4kx14>.
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd" line 501: Instantiating black box module <ram_256x16>.
INFO:Xst:2679 - Register <control> in unit <Waver.6> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Waver.6> analyzed. Unit <Waver.6> generated.

Analyzing generic Entity <reader.6> in library <work> (Architecture <Behavioral>).
	Items = 14
	MebSize = 4096
	WaveId = 0
	detId = 2
Entity <reader.6> analyzed. Unit <reader.6> generated.

Analyzing generic Entity <Energy.3> in library <work> (Architecture <Behavioral>).
	DEFAULT_PEAKING = 40
	DEFAULT_PLATEAU = 1000
	DEFAULT_RISE = 500
	DEFAULT_SHAPER_FLAT_WIDTH = 11
	RegAd = "0001010100010000"
Entity <Energy.3> analyzed. Unit <Energy.3> generated.

Analyzing generic Entity <shaper.3> in library <work> (Architecture <Behavioral>).
	INPUT_WIDTH = 14
	OUTPUT_WIDTH = 24
	SHAPER_FLAT_WIDTH = 11
Entity <shaper.3> analyzed. Unit <shaper.3> generated.

Analyzing generic Entity <retard_2.2> in library <work> (Architecture <Behavioral>).
	DATA_WIDTH = 15
	DELAY_WIDTH = 11
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/retard_2.vhd" line 91: Instantiating black box module <ram_2kx15>.
Entity <retard_2.2> analyzed. Unit <retard_2.2> generated.

Analyzing generic Entity <Energy.4> in library <work> (Architecture <Behavioral>).
	DEFAULT_PEAKING = 20
	DEFAULT_PLATEAU = 200
	DEFAULT_RISE = 100
	DEFAULT_SHAPER_FLAT_WIDTH = 11
	RegAd = "0001010101010000"
Entity <Energy.4> analyzed. Unit <Energy.4> generated.

Analyzing generic Entity <ETrigger.3> in library <work> (Architecture <Behavioral>).
	RegAd = "0001010100100000"
Entity <ETrigger.3> analyzed. Unit <ETrigger.3> generated.

Analyzing generic Entity <Histogrammer.3> in library <work> (Architecture <Behavioral>).
	HistoAd = "1110000000000000"
	RegAd = "0001010100000000"
Entity <Histogrammer.3> analyzed. Unit <Histogrammer.3> generated.

Analyzing generic Entity <Histogrammer.4> in library <work> (Architecture <Behavioral>).
	HistoAd = "1110100000000000"
	RegAd = "0001010101000000"
Entity <Histogrammer.4> analyzed. Unit <Histogrammer.4> generated.

Analyzing Entity <Terminator> in library <work> (Architecture <Behavioral>).
Entity <Terminator> analyzed. Unit <Terminator> generated.

Analyzing generic Entity <ReadEngine> in library <work> (Architecture <Behavioral>).
	build_a = true
	withChipScope = false
    Set user-defined property "KEEP =  true" for signal <talkerCsA>.
    Set user-defined property "KEEP =  true" for signal <talkerCsB>.
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/read_engine_new.vhd" line 415: Instantiating black box module <ram_128x16>.
WARNING:Xst:819 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/read_engine_new.vhd" line 556: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <val>
WARNING:Xst:819 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/read_engine_new.vhd" line 1070: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <fifoOut>, <telId>, <dataIn>, <lengthcnter>, <crcResult>
INFO:Xst:2679 - Register <saveWave<11>> in unit <ReadEngine> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <ReadEngine> analyzed. Unit <ReadEngine> generated.

Analyzing generic Entity <FASTLINK> in library <work> (Architecture <BEHAVIORAL>).
	last = false
	withChipScope = false
WARNING:Xst:753 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/fastlink.vhd" line 394: Unconnected output port 'full' of component 'myfifo'.
WARNING:Xst:753 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/fastlink.vhd" line 394: Unconnected output port 'empty' of component 'myfifo'.
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/fastlink.vhd" line 394: Instantiating black box module <myfifo>.
WARNING:Xst:753 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/fastlink.vhd" line 411: Unconnected output port 'full' of component 'myfifo2'.
WARNING:Xst:753 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/fastlink.vhd" line 411: Unconnected output port 'empty' of component 'myfifo2'.
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/fastlink.vhd" line 411: Instantiating black box module <myfifo2>.
WARNING:Xst:753 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/fastlink.vhd" line 424: Unconnected output port 'full' of component 'myfifo'.
WARNING:Xst:753 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/fastlink.vhd" line 424: Unconnected output port 'empty' of component 'myfifo'.
WARNING:Xst:2211 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/fastlink.vhd" line 424: Instantiating black box module <myfifo>.
Entity <FASTLINK> analyzed. Unit <FASTLINK> generated.

Analyzing Entity <clkgenerator> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/clkgenerator.vhd" line 54: Unconnected output port 'CLKFBOUT_OUT' of component 'the_pll'.
Entity <clkgenerator> analyzed. Unit <clkgenerator> generated.

Analyzing module <the_pll> in library <work>.
Module <the_pll> is correct for synthesis.
 
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKFBOUT_MULT =  32" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKFBOUT_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKIN1_PERIOD =  40.000000" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKIN2_PERIOD =  10.000000" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT0_DIVIDE =  16" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT0_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT1_DIVIDE =  4" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT1_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT2_DIVIDE =  2" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT2_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT3_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT3_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT4_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLKOUT5_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "REF_JITTER =  0.000000" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <the_pll>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <PLL_ADV_INST> in unit <the_pll>.
Analyzing generic Entity <DESERIALISEUR> in library <work> (Architecture <behavioral>).
	cs = false
Entity <DESERIALISEUR> analyzed. Unit <DESERIALISEUR> generated.

Analyzing generic Entity <N_ISERDES8b_MsAllign> in library <work> (Architecture <behavioral>).
	withChipScope = false
Entity <N_ISERDES8b_MsAllign> analyzed. Unit <N_ISERDES8b_MsAllign> generated.

Analyzing Entity <ISER8b> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IBUFDS_inst> in unit <ISER8b>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <IBUFDS_inst> in unit <ISER8b>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <IBUFDS_inst> in unit <ISER8b>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IBUFDS_inst> in unit <ISER8b>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IBUFDS_inst> in unit <ISER8b>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IBUFDS_inst> in unit <ISER8b>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IBUFDS_inst> in unit <ISER8b>.
    Set user-defined property "DELAY_SRC =  I" for instance <SIN_delay> in unit <ISER8b>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <SIN_delay> in unit <ISER8b>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <SIN_delay> in unit <ISER8b>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <SIN_delay> in unit <ISER8b>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <SIN_delay> in unit <ISER8b>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <SIN_delay> in unit <ISER8b>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <SIN_delay> in unit <ISER8b>.
    Set user-defined property "BITSLIP_ENABLE =  TRUE" for instance <ISERDES_NODELAY_master> in unit <ISER8b>.
    Set user-defined property "DATA_RATE =  SDR" for instance <ISERDES_NODELAY_master> in unit <ISER8b>.
    Set user-defined property "DATA_WIDTH =  8" for instance <ISERDES_NODELAY_master> in unit <ISER8b>.
    Set user-defined property "INIT_Q1 =  0" for instance <ISERDES_NODELAY_master> in unit <ISER8b>.
    Set user-defined property "INIT_Q2 =  0" for instance <ISERDES_NODELAY_master> in unit <ISER8b>.
    Set user-defined property "INIT_Q3 =  0" for instance <ISERDES_NODELAY_master> in unit <ISER8b>.
    Set user-defined property "INIT_Q4 =  0" for instance <ISERDES_NODELAY_master> in unit <ISER8b>.
    Set user-defined property "INTERFACE_TYPE =  NETWORKING" for instance <ISERDES_NODELAY_master> in unit <ISER8b>.
    Set user-defined property "NUM_CE =  1" for instance <ISERDES_NODELAY_master> in unit <ISER8b>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <ISERDES_NODELAY_master> in unit <ISER8b>.
    Set user-defined property "BITSLIP_ENABLE =  TRUE" for instance <ISERDES_NODELAY_slave> in unit <ISER8b>.
    Set user-defined property "DATA_RATE =  SDR" for instance <ISERDES_NODELAY_slave> in unit <ISER8b>.
    Set user-defined property "DATA_WIDTH =  8" for instance <ISERDES_NODELAY_slave> in unit <ISER8b>.
    Set user-defined property "INIT_Q1 =  0" for instance <ISERDES_NODELAY_slave> in unit <ISER8b>.
    Set user-defined property "INIT_Q2 =  0" for instance <ISERDES_NODELAY_slave> in unit <ISER8b>.
    Set user-defined property "INIT_Q3 =  0" for instance <ISERDES_NODELAY_slave> in unit <ISER8b>.
    Set user-defined property "INIT_Q4 =  0" for instance <ISERDES_NODELAY_slave> in unit <ISER8b>.
    Set user-defined property "INTERFACE_TYPE =  NETWORKING" for instance <ISERDES_NODELAY_slave> in unit <ISER8b>.
    Set user-defined property "NUM_CE =  1" for instance <ISERDES_NODELAY_slave> in unit <ISER8b>.
    Set user-defined property "SERDES_MODE =  SLAVE" for instance <ISERDES_NODELAY_slave> in unit <ISER8b>.
Entity <ISER8b> analyzed. Unit <ISER8b> generated.

Analyzing Entity <SERIALISEUR> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <obuf_inst> in unit <SERIALISEUR>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <obuf_inst> in unit <SERIALISEUR>.
    Set user-defined property "SLEW =  SLOW" for instance <obuf_inst> in unit <SERIALISEUR>.
Entity <SERIALISEUR> analyzed. Unit <SERIALISEUR> generated.

Analyzing Entity <OSER8B> in library <work> (Architecture <behavioral>).
    Set user-defined property "DATA_RATE_OQ =  SDR" for instance <moserdes_inst> in unit <OSER8B>.
    Set user-defined property "DATA_RATE_TQ =  SDR" for instance <moserdes_inst> in unit <OSER8B>.
    Set user-defined property "DATA_WIDTH =  8" for instance <moserdes_inst> in unit <OSER8B>.
    Set user-defined property "INIT_OQ =  0" for instance <moserdes_inst> in unit <OSER8B>.
    Set user-defined property "INIT_TQ =  0" for instance <moserdes_inst> in unit <OSER8B>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <moserdes_inst> in unit <OSER8B>.
    Set user-defined property "SRVAL_OQ =  0" for instance <moserdes_inst> in unit <OSER8B>.
    Set user-defined property "SRVAL_TQ =  0" for instance <moserdes_inst> in unit <OSER8B>.
    Set user-defined property "TRISTATE_WIDTH =  1" for instance <moserdes_inst> in unit <OSER8B>.
    Set user-defined property "DATA_RATE_OQ =  SDR" for instance <soserdes_inst> in unit <OSER8B>.
    Set user-defined property "DATA_RATE_TQ =  SDR" for instance <soserdes_inst> in unit <OSER8B>.
    Set user-defined property "DATA_WIDTH =  8" for instance <soserdes_inst> in unit <OSER8B>.
    Set user-defined property "INIT_OQ =  0" for instance <soserdes_inst> in unit <OSER8B>.
    Set user-defined property "INIT_TQ =  0" for instance <soserdes_inst> in unit <OSER8B>.
    Set user-defined property "SERDES_MODE =  SLAVE" for instance <soserdes_inst> in unit <OSER8B>.
    Set user-defined property "SRVAL_OQ =  0" for instance <soserdes_inst> in unit <OSER8B>.
    Set user-defined property "SRVAL_TQ =  0" for instance <soserdes_inst> in unit <OSER8B>.
    Set user-defined property "TRISTATE_WIDTH =  1" for instance <soserdes_inst> in unit <OSER8B>.
Entity <OSER8B> analyzed. Unit <OSER8B> generated.

Analyzing generic Entity <trigger> in library <work> (Architecture <Behavioral>).
	RegAd = "0001011000000000"
INFO:Xst:2679 - Register <slowCtBusRd<15>> in unit <trigger> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <slowCtBusRd<14>> in unit <trigger> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <slowCtBusRd<13>> in unit <trigger> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <slowCtBusRd<11>> in unit <trigger> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <trigger> analyzed. Unit <trigger> generated.

Analyzing generic Entity <OffsetCtrl> in library <work> (Architecture <Behavioral>).
	RegAd = "0000000000000100"
Entity <OffsetCtrl> analyzed. Unit <OffsetCtrl> generated.

Analyzing generic Entity <I2cMaster> in library <work> (Architecture <Behavioral>).
	PRESCALER = 63
	i2cAddr = 152
Entity <I2cMaster> analyzed. Unit <I2cMaster> generated.

Analyzing generic Entity <i2c_byte> in library <work> (Architecture <Behavioral>).
	PRESCALER = 63
Entity <i2c_byte> analyzed. Unit <i2c_byte> generated.

Analyzing generic Entity <TalkToLmk> in library <work> (Architecture <behavioral>).
	RegAd = "0000000100000000"
Entity <TalkToLmk> analyzed. Unit <TalkToLmk> generated.

Analyzing generic Entity <MicroWire> in library <work> (Architecture <Behavioral>).
	scaling = 2
Entity <MicroWire> analyzed. Unit <MicroWire> generated.

Analyzing generic Entity <compteur.2> in library <work> (Architecture <Behavioral>).
	MODULO = 2
	WIDTH = 2
Entity <compteur.2> analyzed. Unit <compteur.2> generated.

Analyzing generic Entity <compteur.3> in library <work> (Architecture <Behavioral>).
	MODULO = 32
	WIDTH = 5
Entity <compteur.3> analyzed. Unit <compteur.3> generated.

Analyzing generic Entity <compteur.1> in library <work> (Architecture <Behavioral>).
	MODULO = 13
	WIDTH = 4
Entity <compteur.1> analyzed. Unit <compteur.1> generated.

Analyzing Entity <ScItf> in library <work> (Architecture <Behavioral>).
Entity <ScItf> analyzed. Unit <ScItf> generated.

Analyzing Entity <usbItf_new> in library <work> (Architecture <usbItfArch>).
Entity <usbItf_new> analyzed. Unit <usbItf_new> generated.

Analyzing Entity <usbGet_new> in library <work> (Architecture <usbGetArch>).
Entity <usbGet_new> analyzed. Unit <usbGet_new> generated.

Analyzing Entity <PicItf> in library <work> (Architecture <Behavioral>).
Entity <PicItf> analyzed. Unit <PicItf> generated.

Analyzing Entity <GlobalTrigger> in library <work> (Architecture <behavioral>).
Entity <GlobalTrigger> analyzed. Unit <GlobalTrigger> generated.

Analyzing Entity <VirBlock> in library <work> (Architecture <virBlock_arch>).
Entity <VirBlock> analyzed. Unit <VirBlock> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <glt> in unit <telescope> is removed.

Synthesizing Unit <GeneralIo>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/general_io.vhd".
WARNING:Xst:653 - Signal <initConfig<15:5>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000.
WARNING:Xst:1780 - Signal <initConfig<4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <initConfig<3:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:1780 - Signal <fiveUsec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <yellowOld> equivalent to <blueOld> has been removed
    Found 1-bit register for signal <clear>.
    Found 1-bit register for signal <alignFromSc>.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 1-bit register for signal <alignezMoi>.
    Found 1-bit register for signal <blueOld>.
    Found 1-bit register for signal <clignotant>.
    Found 10-bit up counter for signal <clignoteur>.
    Found 16-bit register for signal <configReg>.
    Found 1-bit register for signal <geneOnOff>.
    Found 1-bit register for signal <greenOld>.
    Found 9-bit up counter for signal <halfMsec>.
    Found 6-bit up counter for signal <halfUsec>.
    Found 14-bit updown counter for signal <isoCnt>.
    Found 16-bit register for signal <leds_reg>.
    Found 1-bit register for signal <msec>.
    Found 1-bit register for signal <oldMs>.
    Found 1-bit register for signal <redOld>.
    Found 4-bit register for signal <telId>.
    Found 9-bit register for signal <timer>.
    Found 9-bit subtractor for signal <timer$addsub0000> created at line 235.
    Found 1-bit register for signal <up>.
    Found 1-bit register for signal <usec>.
    Summary:
	inferred   4 Counter(s).
	inferred  69 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <GeneralIo> synthesized.


Synthesizing Unit <identity>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/identity.vhd".
    Found 16-bit register for signal <slowCtBusRd>.
    Found 16-bit register for signal <identification>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <identity> synthesized.


Synthesizing Unit <Terminator>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/terminator.vhd".
    Found finite state machine <FSM_0> for signal <termiCs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | termiCs$or0000            (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit down counter for signal <dataCnter>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <Terminator> synthesized.


Synthesizing Unit <trigger>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/trigger.vhd".
WARNING:Xst:647 - Input <slowCtBus.data<15:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slowCtBus.data<11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <tsCnter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <syncZerOld> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <autoCount> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <all_zero_64> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <trigState>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 40                                             |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <valLed>.
    Found 1-bit register for signal <slowCtBusRd<12>>.
    Found 11-bit register for signal <slowCtBusRd<10:0>>.
    Found 1-bit register for signal <ltLed>.
    Found 15-bit register for signal <trigBitmask>.
    Found 1-bit register for signal <armSet>.
    Found 1-bit register for signal <forceSet>.
    Found 10-bit register for signal <inspection>.
    Found 10-bit subtractor for signal <inspection$addsub0000> created at line 283.
    Found 1-bit register for signal <lateLt>.
    Found 1-bit register for signal <lateVal>.
    Found 1-bit register for signal <localVal>.
    Found 1-bit register for signal <ltLocal>.
    Found 2-bit register for signal <mode>.
    Found 8-bit down counter for signal <monoLt>.
    Found 8-bit down counter for signal <monoVal>.
    Found 1-bit register for signal <oldMicrosec>.
    Found 1-bit register for signal <oldMillisec>.
    Found 1-bit register for signal <oldSceQualified>.
    Found 10-bit register for signal <relaxReg>.
    Found 3-bit register for signal <sceCsI>.
    Found 1-bit register for signal <sceExt>.
    Found 3-bit register for signal <sceSi1>.
    Found 3-bit register for signal <sceSi2>.
    Found 4-bit register for signal <segment>.
    Found 4-bit adder for signal <segment$addsub0000>.
    Found 8-bit register for signal <timeOut>.
    Found 8-bit subtractor for signal <timeOut$addsub0000> created at line 309.
    Found 8-bit register for signal <timeOutReg>.
    Found 1-bit register for signal <vetoLocal>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <trigger> synthesized.


Synthesizing Unit <GlobalTrigger>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/global_trigger.vhd".
INFO:Xst:1799 - State hold is never reached in FSM <state>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <glt>.
    Found 6-bit register for signal <timer>.
    Found 6-bit subtractor for signal <timer$share0000> created at line 62.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <GlobalTrigger> synthesized.


Synthesizing Unit <VirBlock>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/virBlock.vhd".
WARNING:Xst:647 - Input <slowCtBus.addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <ioFpga_9> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <slowCtBusRd> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:647 - Input <slowCtBus.rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slowCtBus.wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slowCtBus.data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ioFpga_4>.
    Found 1-bit tristate buffer for signal <ioFpga_9>.
    Found 1-bit register for signal <clk25Resync>.
    Found 1-bit register for signal <oldClk25MHz>.
    Found 14-bit up counter for signal <scaler>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <VirBlock> synthesized.


Synthesizing Unit <reader_1>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/reader.vhd".
WARNING:Xst:1780 - Signal <all_zero_64> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <readCs>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 31                                             |
    | Inputs             | 8                                              |
    | Outputs            | 20                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | throttle                  (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <doneOut>.
    Found 1-bit register for signal <errbit>.
    Found 13-bit comparator less for signal <errbit$cmp_lt0000> created at line 262.
    Found 13-bit register for signal <fifoCnter>.
    Found 13-bit subtractor for signal <fifoCnter$share0000> created at line 178.
    Found 16-bit register for signal <inputReg>.
    Found 4-bit register for signal <itemCntr>.
    Found 4-bit subtractor for signal <itemCntr$addsub0000> created at line 212.
    Found 16-bit register for signal <outputReg>.
    Found 1-bit register for signal <readOutLocal>.
    Found 3-bit register for signal <timer>.
    Found 3-bit subtractor for signal <timer$addsub0000> created at line 322.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <reader_1> synthesized.


Synthesizing Unit <reader_2>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/reader.vhd".
WARNING:Xst:1780 - Signal <all_zero_64> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State rd_item is never reached in FSM <readCs>.
INFO:Xst:1799 - State rd_item_0 is never reached in FSM <readCs>.
    Found finite state machine <FSM_4> for signal <readCs>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 28                                             |
    | Inputs             | 8                                              |
    | Outputs            | 17                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | throttle                  (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <doneOut>.
    Found 1-bit register for signal <errbit>.
    Found 14-bit comparator less for signal <errbit$cmp_lt0000> created at line 262.
    Found 14-bit register for signal <fifoCnter>.
    Found 14-bit subtractor for signal <fifoCnter$share0000> created at line 178.
    Found 16-bit register for signal <inputReg>.
    Found 1-bit register for signal <itemCntr<0>>.
    Found 1-bit subtractor for signal <itemCntr_0$addsub0000> created at line 212.
    Found 16-bit register for signal <outputReg>.
    Found 1-bit register for signal <readOutLocal>.
    Found 3-bit register for signal <timer>.
    Found 3-bit subtractor for signal <timer$addsub0000> created at line 322.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  37 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <reader_2> synthesized.


Synthesizing Unit <reader_3>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/reader.vhd".
WARNING:Xst:1780 - Signal <all_zero_64> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State rd_item is never reached in FSM <readCs>.
INFO:Xst:1799 - State rd_item_0 is never reached in FSM <readCs>.
    Found finite state machine <FSM_5> for signal <readCs>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 28                                             |
    | Inputs             | 8                                              |
    | Outputs            | 17                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | throttle                  (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <doneOut>.
    Found 1-bit register for signal <errbit>.
    Found 14-bit comparator less for signal <errbit$cmp_lt0000> created at line 262.
    Found 14-bit register for signal <fifoCnter>.
    Found 14-bit subtractor for signal <fifoCnter$share0000> created at line 178.
    Found 16-bit register for signal <inputReg>.
    Found 1-bit register for signal <itemCntr<0>>.
    Found 1-bit subtractor for signal <itemCntr_0$addsub0000> created at line 212.
    Found 16-bit register for signal <outputReg>.
    Found 1-bit register for signal <readOutLocal>.
    Found 3-bit register for signal <timer>.
    Found 3-bit subtractor for signal <timer$addsub0000> created at line 322.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  37 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <reader_3> synthesized.


Synthesizing Unit <reader_4>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/reader.vhd".
WARNING:Xst:1780 - Signal <all_zero_64> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_6> for signal <readCs>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 31                                             |
    | Inputs             | 8                                              |
    | Outputs            | 20                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | throttle                  (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <doneOut>.
    Found 1-bit register for signal <errbit>.
    Found 13-bit comparator less for signal <errbit$cmp_lt0000> created at line 262.
    Found 13-bit register for signal <fifoCnter>.
    Found 13-bit subtractor for signal <fifoCnter$share0000> created at line 178.
    Found 16-bit register for signal <inputReg>.
    Found 4-bit register for signal <itemCntr>.
    Found 4-bit subtractor for signal <itemCntr$addsub0000> created at line 212.
    Found 16-bit register for signal <outputReg>.
    Found 1-bit register for signal <readOutLocal>.
    Found 3-bit register for signal <timer>.
    Found 3-bit subtractor for signal <timer$addsub0000> created at line 322.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <reader_4> synthesized.


Synthesizing Unit <reader_5>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/reader.vhd".
WARNING:Xst:1780 - Signal <all_zero_64> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State rd_item is never reached in FSM <readCs>.
INFO:Xst:1799 - State rd_item_0 is never reached in FSM <readCs>.
    Found finite state machine <FSM_7> for signal <readCs>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 28                                             |
    | Inputs             | 8                                              |
    | Outputs            | 17                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | throttle                  (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <doneOut>.
    Found 1-bit register for signal <errbit>.
    Found 14-bit comparator less for signal <errbit$cmp_lt0000> created at line 262.
    Found 14-bit register for signal <fifoCnter>.
    Found 14-bit subtractor for signal <fifoCnter$share0000> created at line 178.
    Found 16-bit register for signal <inputReg>.
    Found 1-bit register for signal <itemCntr<0>>.
    Found 1-bit subtractor for signal <itemCntr_0$addsub0000> created at line 212.
    Found 16-bit register for signal <outputReg>.
    Found 1-bit register for signal <readOutLocal>.
    Found 3-bit register for signal <timer>.
    Found 3-bit subtractor for signal <timer$addsub0000> created at line 322.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  37 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <reader_5> synthesized.


Synthesizing Unit <reader_6>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/reader.vhd".
WARNING:Xst:1780 - Signal <all_zero_64> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_8> for signal <readCs>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 31                                             |
    | Inputs             | 8                                              |
    | Outputs            | 20                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | throttle                  (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <doneOut>.
    Found 1-bit register for signal <errbit>.
    Found 13-bit comparator less for signal <errbit$cmp_lt0000> created at line 262.
    Found 13-bit register for signal <fifoCnter>.
    Found 13-bit subtractor for signal <fifoCnter$share0000> created at line 178.
    Found 16-bit register for signal <inputReg>.
    Found 4-bit register for signal <itemCntr>.
    Found 4-bit subtractor for signal <itemCntr$addsub0000> created at line 212.
    Found 16-bit register for signal <outputReg>.
    Found 1-bit register for signal <readOutLocal>.
    Found 3-bit register for signal <timer>.
    Found 3-bit subtractor for signal <timer$addsub0000> created at line 322.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <reader_6> synthesized.


Synthesizing Unit <i2c_byte>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/i2c_byte.vhd".
    Found finite state machine <FSM_9> for signal <i2cCs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <scl>.
    Found 3-bit up counter for signal <bitCnt>.
    Found 8-bit register for signal <dataRegister>.
    Found 1-bit register for signal <lateStop>.
    Found 2-bit up counter for signal <phaseCnt>.
    Found 6-bit up counter for signal <preCompte>.
    Found 1-bit tristate buffer for signal <sdaInternal>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <i2c_byte> synthesized.


Synthesizing Unit <compteur_1>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/compteur.vhd".
    Found 1-bit register for signal <carry>.
    Found 4-bit register for signal <compte>.
    Found 4-bit adder for signal <compte$addsub0000> created at line 62.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <compteur_1> synthesized.


Synthesizing Unit <compteur_2>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/compteur.vhd".
    Found 1-bit register for signal <carry>.
    Found 2-bit register for signal <compte>.
    Found 2-bit adder for signal <compte$addsub0000> created at line 62.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <compteur_2> synthesized.


Synthesizing Unit <compteur_3>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/compteur.vhd".
    Found 1-bit register for signal <carry>.
    Found 5-bit register for signal <compte>.
    Found 5-bit adder for signal <compte$addsub0000> created at line 62.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <compteur_3> synthesized.


Synthesizing Unit <PicItf>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/pic_itf.vhd".
WARNING:Xst:646 - Signal <mode<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit tristate buffer for signal <ucSpiSdi>.
    Found 16-bit register for signal <addrRegister>.
    Found 3-bit up counter for signal <bitCnt>.
    Found 16-bit register for signal <busData>.
    Found 1-bit register for signal <busRead>.
    Found 1-bit register for signal <busReadLate0>.
    Found 1-bit register for signal <busReadLate1>.
    Found 1-bit register for signal <busReadLate2>.
    Found 1-bit register for signal <busReadSync>.
    Found 1-bit register for signal <busWrite>.
    Found 1-bit register for signal <busWriteLate>.
    Found 1-bit register for signal <busWriteSync>.
    Found 3-bit up counter for signal <byteCnt>.
    Found 16-bit register for signal <dataFromPic>.
    Found 16-bit register for signal <dataToPic>.
    Found 2-bit register for signal <mode>.
    Found 16-bit register for signal <slowCtBusLocal.addr>.
    Found 16-bit register for signal <slowCtBusLocal.data>.
    Found 1-bit register for signal <slowCtBusLocal.rd>.
    Found 1-bit register for signal <slowCtBusLocal.wr>.
    Summary:
	inferred   2 Counter(s).
	inferred 108 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <PicItf> synthesized.


Synthesizing Unit <usbGet_new>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/usb_get_new.vhd".
    Found finite state machine <FSM_10> for signal <usbCs>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 26                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <usbGetData>.
    Found 8-bit tristate buffer for signal <dataUsb>.
    Found 5-bit register for signal <timer>.
    Found 5-bit subtractor for signal <timer$addsub0000>.
    Found 1-bit tristate buffer for signal <wr_internal>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   9 Tristate(s).
Unit <usbGet_new> synthesized.


Synthesizing Unit <dcm_200>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/dcm_200.vhd".
Unit <dcm_200> synthesized.


Synthesizing Unit <comZone>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/comZone.vhd".
    Found 1-bit register for signal <letterBoxLocal>.
    Found 1-bit register for signal <readLate>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <comZone> synthesized.


Synthesizing Unit <ReadEngine>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/read_engine_new.vhd".
WARNING:Xst:647 - Input <alignIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alignOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slowCtBus.data<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <triggerPattern> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <talkerReturnB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <talkerReturnA> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <talkerCsB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <talker> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <listener> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bDoneLocal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <all_zero_128> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_11> for signal <listenerCs>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 20                                             |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <talkerCsA>.
    -----------------------------------------------------------------------
    | States             | 22                                             |
    | Transitions        | 57                                             |
    | Inputs             | 8                                              |
    | Outputs            | 24                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | talkerCsA$not0000         (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:697 - FSM extraction is enabled. Signal <talkerCsA> cannot be preserved.
    Found finite state machine <FSM_13> for signal <rcvState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <fifoItemWr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoWe>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <fifoItemRd>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <resetEvtReceived>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <resetBitmask>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <resetTsRequest>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 1-bit register for signal <saveWaveFlag<0>>.
    Found 15-bit register for signal <bitmaskForAcq>.
    Found 1-bit register for signal <counterSM<0>>.
    Found 8-bit register for signal <crcResult>.
    Found 8-bit xor2 for signal <crcResult$xor0000> created at line 828.
    Found 8-bit xor2 for signal <crcResult$xor0001> created at line 813.
    Found 1-bit register for signal <ctrlReg<0>>.
    Found 12-bit register for signal <eventNumber>.
    Found 1-bit register for signal <evtNberReceived>.
    Found 1-bit register for signal <finishcounting>.
    Found 16-bit register for signal <hacheur>.
    Found 1-bit xor2 for signal <hacheur$xor0000> created at line 751.
    Found 1-bit xor2 for signal <hacheur$xor0001> created at line 751.
    Found 1-bit xor2 for signal <hacheur$xor0002> created at line 751.
    Found 12-bit up counter for signal <lengthcnter>.
    Found 1-bit register for signal <ltOld>.
    Found 1-bit register for signal <ltOldBis>.
    Found 1-bit register for signal <lWaitLocal>.
    Found 4-bit subtractor for signal <lWaitLocal$addsub0000> created at line 696.
    Found 4-bit comparator greatequal for signal <lWaitLocal$cmp_ge0000> created at line 696.
    Found 1-bit register for signal <phase>.
    Found 4-bit up counter for signal <rdPt>.
    Found 1-bit register for signal <readBLocal>.
    Found 1-bit register for signal <readOutLocal>.
    Found 4-bit register for signal <saveParam>.
    Found 11-bit register for signal <saveWave<10:0>>.
    Found 4-bit comparator greater for signal <saveWave_9$cmp_gt0000> created at line 775.
    Found 11-bit comparator equal for signal <saveWaveFlag_0$cmp_eq0000> created at line 781.
    Found 4-bit register for signal <segRdLocal>.
    Found 1-bit register for signal <setEvtReceived>.
    Found 1-bit register for signal <slowRand>.
    Found 1-bit register for signal <syncRdLocal>.
    Found 1-bit register for signal <syncWrLocal>.
    Found 1-bit register for signal <syncZerOld>.
    Found 4-bit comparator not equal for signal <talkerCsA$cmp_ne0000> created at line 881.
    Found 2-bit register for signal <tempo>.
    Found 2-bit subtractor for signal <tempo$addsub0000> created at line 668.
    Found 1-bit register for signal <throttleLocal>.
    Found 5-bit register for signal <timeOutListener>.
    Found 5-bit subtractor for signal <timeOutListener$addsub0000> created at line 518.
    Found 5-bit register for signal <timer>.
    Found 5-bit subtractor for signal <timer$share0000> created at line 874.
    Found 4-bit register for signal <timerAvantLeng>.
    Found 4-bit subtractor for signal <timerAvantLeng$addsub0000> created at line 958.
    Found 15-bit up counter for signal <timestamp>.
    Found 15-bit register for signal <tsRequest>.
    Found 15-bit register for signal <tsVal>.
    Found 1-bit register for signal <voieIntLocal>.
    Found 4-bit up counter for signal <wrPt>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred 130 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <ReadEngine> synthesized.


Synthesizing Unit <SpiAdc>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/spi.vhd".
WARNING:Xst:646 - Signal <srData<15:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <srAddr<15:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_14> for signal <initCs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | start                                          |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <spiCs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 18                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <adcNrReg>.
    Found 5-bit up counter for signal <bitCnt>.
    Found 1-bit register for signal <rdWr_n>.
    Found 4-bit up counter for signal <romAddr>.
    Found 8-bit register for signal <shiftIn>.
    Found 24-bit register for signal <shiftReg>.
    Found 1-bit register for signal <spiType>.
    Found 6-bit up counter for signal <timerCnt>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  37 D-type flip-flop(s).
Unit <SpiAdc> synthesized.


Synthesizing Unit <Aligner_new>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/aligner_new.vhd".
WARNING:Xst:647 - Input <alignDataBit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slowCtBus.data<15:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <remoteStart> equivalent to <memWr1> has been removed
    Found finite state machine <FSM_16> for signal <allCs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | not_started                                    |
    | Power Up State     | not_started                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <delCs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <slowCtBusRd<7:0>>.
    Found 3-bit register for signal <adcCnter>.
    Found 3-bit adder for signal <adcCnter$addsub0000> created at line 252.
    Found 3-bit register for signal <adcNr>.
    Found 4-bit register for signal <bitCnter>.
    Found 4-bit adder for signal <bitCnter$addsub0000> created at line 250.
    Found 4-bit register for signal <bitNr>.
    Found 6-bit register for signal <counter>.
    Found 6-bit subtractor for signal <counter$addsub0000> created at line 309.
    Found 6-bit register for signal <delays>.
    Found 7-bit register for signal <inspectReg>.
    Found 1-bit register for signal <memWr1>.
    Found 7-bit register for signal <ramAddrIn>.
    Found 8-bit register for signal <ramDataIn>.
    Found 7-bit register for signal <romAddr>.
    Found 7-bit adder for signal <romAddr$addsub0000> created at line 233.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  64 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <Aligner_new> synthesized.


Synthesizing Unit <My_sysmon>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ipcore_dir/My_sysmon.vhd".
WARNING:Xst:1780 - Signal <FLOAT_VCCINT_ALARM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FLOAT_VCCAUX_ALARM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FLOAT_USER_TEMP_ALARM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <My_sysmon> synthesized.


Synthesizing Unit <DDR_ADC_1>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ddr_adc.vhd".
    Found 1-bit register for signal <alignDataBit>.
    Found 1-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 306.
    Found 1-bit register for signal <syncData>.
    Found 1-bit register for signal <sysClkTest>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DDR_ADC_1> synthesized.


Synthesizing Unit <Waver_1>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd".
WARNING:Xst:1780 - Signal <syncSys> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <etat> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <decimator> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <control<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <all_zero_64> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <regRead<14>> equivalent to <regRead<13>> has been removed
    Register <regRead<15>> equivalent to <regRead<13>> has been removed
    Found 4x2-bit ROM for signal <acqSlowCs$rom0000>.
    Found 3-bit register for signal <acqFastCs>.
    Found 3-bit 5-to-1 multiplexer for signal <acqFastFs>.
    Found 2-bit register for signal <acqSlowCs>.
    Found 12-bit up counter for signal <adRdFifo>.
    Found 12-bit register for signal <adWrCap>.
    Found 12-bit up counter for signal <adWrFifo>.
    Found 10-bit up counter for signal <ctRdCirc>.
    Found 8-bit register for signal <ctRdSeg>.
    Found 8-bit adder for signal <ctRdSeg$add0000> created at line 782.
    Found 12-bit down counter for signal <ctStore>.
    Found 10-bit up counter for signal <ctWrCirc>.
    Found 14-bit register for signal <dataDecim>.
    Found 1-bit register for signal <decodMebLate>.
    Found 1-bit register for signal <decodSegLate>.
    Found 1-bit register for signal <fastBusyS>.
    Found 14-bit 5-to-1 multiplexer for signal <fifoIn>.
    Found 1-bit 5-to-1 multiplexer for signal <fifoIncWrAdr>.
    Found 1-bit register for signal <fifoWrDone>.
    Found 10-bit register for signal <pretrig>.
    Found 14-bit register for signal <regRead<13:0>>.
    Found 14-bit register for signal <sample>.
    Found 1-bit register for signal <saveEnable<0>>.
    Found 12-bit register for signal <storeDepth>.
    Found 12-bit comparator greatequal for signal <storeDepth$cmp_ge0000> created at line 897.
    Found 1-bit register for signal <syncADC>.
    Found 1-bit register for signal <valResync>.
    Found 1-bit 5-to-1 multiplexer for signal <weFifo>.
    Summary:
	inferred   1 ROM(s).
	inferred   5 Counter(s).
	inferred  74 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <Waver_1> synthesized.


Synthesizing Unit <Histogrammer_1>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/histogrammer.vhd".
    Found finite state machine <FSM_18> for signal <histoCs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <adbit0>.
    Found 5-bit register for signal <binning>.
    Found 1-bit register for signal <clearMem>.
    Found 1-bit register for signal <decodMemLate>.
    Found 24-bit register for signal <dina>.
    Found 24-bit adder for signal <dina$addsub0000> created at line 213.
    Found 5-bit register for signal <diviseur>.
    Found 5-bit subtractor for signal <diviseur$addsub0000> created at line 206.
    Found 24-bit register for signal <donnee>.
    Found 24-bit addsub for signal <donnee$share0000> created at line 182.
    Found 25-bit comparator greatequal for signal <histoCs$cmp_ge0000> created at line 210.
    Found 1-bit register for signal <memWrite>.
    Found 24-bit register for signal <offset>.
    Found 1-bit register for signal <oldFire>.
    Found 16-bit register for signal <regRdBus>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 103 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Histogrammer_1> synthesized.


Synthesizing Unit <retard_1>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/retard_1.vhd".
    Found 10-bit subtractor for signal <addrb>.
    Found 10-bit up counter for signal <compteur>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Adder/Subtractor(s).
Unit <retard_1> synthesized.


Synthesizing Unit <retard_2_1>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/retard_2.vhd".
    Found 10-bit subtractor for signal <addrb>.
    Found 10-bit up counter for signal <compteur>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Adder/Subtractor(s).
Unit <retard_2_1> synthesized.


Synthesizing Unit <baseline>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/baseline.vhd".
WARNING:Xst:647 - Input <meanDepth<8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sMeani<21:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <oneValue<7:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <oneValue<3:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0001.
    Found 256x4-bit ROM for signal <pow2_bits_nb$rom0000> created at line 174.
    Found 1-bit register for signal <bslSeq<0>>.
    Found 1-bit register for signal <change>.
    Found 8-bit comparator not equal for signal <change$cmp_ne0000> created at line 199.
    Found 8-bit comparator not equal for signal <change$cmp_ne0001> created at line 197.
    Found 1-bit register for signal <configSeq<0>>.
    Found 8-bit subtractor for signal <indexLUT>.
    Found 1-bit register for signal <init>.
    Found 8-bit up counter for signal <meanPtRd>.
    Found 8-bit up counter for signal <meanPtWr>.
    Found 8-bit register for signal <oldMeanDepth>.
    Found 8-bit register for signal <oldPretrig>.
    Found 4-bit subtractor for signal <pow2_bits_nb$addsub0001> created at line 174.
    Found 8-bit adder carry out for signal <pow2_bits_nb$addsub0002> created at line 174.
    Found 9-bit comparator greatequal for signal <pow2_bits_nb$cmp_ge0000> created at line 174.
    Found 8-bit up counter for signal <pretrigPtRd>.
    Found 8-bit up counter for signal <pretrigPtWr>.
    Found 8-bit subtractor for signal <pretrigPtWr$sub0000> created at line 229.
    Found 8-bit up counter for signal <regCounter>.
    Found 8-bit comparator less for signal <regCounter$cmp_lt0000> created at line 244.
    Found 22-bit register for signal <sMeani>.
    Found 22-bit shifter arithmetic right for signal <sMeani$shift0001> created at line 281.
    Found 22-bit register for signal <sSum>.
    Found 22-bit subtractor for signal <sSum$mux0000> created at line 273.
    Found 22-bit adder for signal <sSum$mux0003> created at line 273.
    Found 1-bit register for signal <wrEn>.
    Summary:
	inferred   1 ROM(s).
	inferred   5 Counter(s).
	inferred  65 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <baseline> synthesized.


Synthesizing Unit <DDR_ADC_2>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ddr_adc.vhd".
WARNING:Xst:1780 - Signal <in_to_del_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <alignDataBit>.
    Found 1-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 306.
    Found 1-bit register for signal <syncData>.
    Found 1-bit register for signal <sysClkTest>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DDR_ADC_2> synthesized.


Synthesizing Unit <Waver_2>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd".
WARNING:Xst:1780 - Signal <etat> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <control<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <all_zero_64> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <regRead<14>> equivalent to <regRead<13>> has been removed
    Register <regRead<15>> equivalent to <regRead<13>> has been removed
    Found 4x2-bit ROM for signal <acqSlowCs$rom0000>.
    Found 3-bit register for signal <acqFastCs>.
    Found 3-bit 5-to-1 multiplexer for signal <acqFastFs>.
    Found 2-bit register for signal <acqSlowCs>.
    Found 13-bit up counter for signal <adRdFifo>.
    Found 13-bit register for signal <adWrCap>.
    Found 13-bit up counter for signal <adWrFifo>.
    Found 10-bit up counter for signal <ctRdCirc>.
    Found 5-bit register for signal <ctRdSeg>.
    Found 5-bit adder for signal <ctRdSeg$add0000> created at line 782.
    Found 13-bit down counter for signal <ctStore>.
    Found 10-bit up counter for signal <ctWrCirc>.
    Found 14-bit register for signal <dataDecim>.
    Found 5-bit up counter for signal <decimator>.
    Found 1-bit register for signal <decodMebLate>.
    Found 1-bit register for signal <decodSegLate>.
    Found 1-bit register for signal <fastBusyS>.
    Found 14-bit 5-to-1 multiplexer for signal <fifoIn>.
    Found 1-bit 5-to-1 multiplexer for signal <fifoIncWrAdr>.
    Found 1-bit register for signal <fifoWrDone>.
    Found 10-bit register for signal <pretrig>.
    Found 14-bit register for signal <regRead<13:0>>.
    Found 14-bit register for signal <sample>.
    Found 1-bit register for signal <saveEnable<0>>.
    Found 13-bit register for signal <storeDepth>.
    Found 13-bit comparator greatequal for signal <storeDepth$cmp_ge0000> created at line 897.
    Found 1-bit register for signal <syncADC>.
    Found 1-bit register for signal <syncSys>.
    Found 1-bit register for signal <valResync>.
    Found 1-bit 5-to-1 multiplexer for signal <weFifo>.
    Summary:
	inferred   1 ROM(s).
	inferred   6 Counter(s).
	inferred  73 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <Waver_2> synthesized.


Synthesizing Unit <DDR_ADC_3>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ddr_adc.vhd".
    Found 1-bit register for signal <alignDataBit>.
    Found 1-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 306.
    Found 1-bit register for signal <syncData>.
    Found 1-bit register for signal <sysClkTest>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DDR_ADC_3> synthesized.


Synthesizing Unit <Waver_3>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd".
WARNING:Xst:1780 - Signal <etat> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <control<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <all_zero_64> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <regRead<14>> equivalent to <regRead<13>> has been removed
    Register <regRead<15>> equivalent to <regRead<13>> has been removed
    Found 4x2-bit ROM for signal <acqSlowCs$rom0000>.
    Found 3-bit register for signal <acqFastCs>.
    Found 3-bit 5-to-1 multiplexer for signal <acqFastFs>.
    Found 2-bit register for signal <acqSlowCs>.
    Found 13-bit up counter for signal <adRdFifo>.
    Found 13-bit register for signal <adWrCap>.
    Found 13-bit up counter for signal <adWrFifo>.
    Found 10-bit up counter for signal <ctRdCirc>.
    Found 5-bit register for signal <ctRdSeg>.
    Found 5-bit adder for signal <ctRdSeg$add0000> created at line 782.
    Found 13-bit down counter for signal <ctStore>.
    Found 10-bit up counter for signal <ctWrCirc>.
    Found 14-bit register for signal <dataDecim>.
    Found 5-bit up counter for signal <decimator>.
    Found 1-bit register for signal <decodMebLate>.
    Found 1-bit register for signal <decodSegLate>.
    Found 1-bit register for signal <fastBusyS>.
    Found 14-bit 5-to-1 multiplexer for signal <fifoIn>.
    Found 1-bit 5-to-1 multiplexer for signal <fifoIncWrAdr>.
    Found 1-bit register for signal <fifoWrDone>.
    Found 10-bit register for signal <pretrig>.
    Found 14-bit register for signal <regRead<13:0>>.
    Found 14-bit register for signal <sample>.
    Found 1-bit register for signal <saveEnable<0>>.
    Found 13-bit register for signal <storeDepth>.
    Found 13-bit comparator greatequal for signal <storeDepth$cmp_ge0000> created at line 897.
    Found 1-bit register for signal <syncADC>.
    Found 1-bit register for signal <syncSys>.
    Found 1-bit register for signal <valResync>.
    Found 1-bit 5-to-1 multiplexer for signal <weFifo>.
    Summary:
	inferred   1 ROM(s).
	inferred   6 Counter(s).
	inferred  73 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <Waver_3> synthesized.


Synthesizing Unit <DDR_ADC_4>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ddr_adc.vhd".
WARNING:Xst:1780 - Signal <in_to_del_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <alignDataBit>.
    Found 1-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 306.
    Found 1-bit register for signal <syncData>.
    Found 1-bit register for signal <sysClkTest>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DDR_ADC_4> synthesized.


Synthesizing Unit <Waver_4>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd".
WARNING:Xst:1780 - Signal <syncSys> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <etat> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <decimator> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <control<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <all_zero_64> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <regRead<14>> equivalent to <regRead<13>> has been removed
    Register <regRead<15>> equivalent to <regRead<13>> has been removed
    Found 4x2-bit ROM for signal <acqSlowCs$rom0000>.
    Found 3-bit register for signal <acqFastCs>.
    Found 3-bit 5-to-1 multiplexer for signal <acqFastFs>.
    Found 2-bit register for signal <acqSlowCs>.
    Found 12-bit up counter for signal <adRdFifo>.
    Found 12-bit register for signal <adWrCap>.
    Found 12-bit up counter for signal <adWrFifo>.
    Found 10-bit up counter for signal <ctRdCirc>.
    Found 8-bit register for signal <ctRdSeg>.
    Found 8-bit adder for signal <ctRdSeg$add0000> created at line 782.
    Found 12-bit down counter for signal <ctStore>.
    Found 10-bit up counter for signal <ctWrCirc>.
    Found 14-bit register for signal <dataDecim>.
    Found 1-bit register for signal <decodMebLate>.
    Found 1-bit register for signal <decodSegLate>.
    Found 1-bit register for signal <fastBusyS>.
    Found 14-bit 5-to-1 multiplexer for signal <fifoIn>.
    Found 1-bit 5-to-1 multiplexer for signal <fifoIncWrAdr>.
    Found 1-bit register for signal <fifoWrDone>.
    Found 10-bit register for signal <pretrig>.
    Found 14-bit register for signal <regRead<13:0>>.
    Found 14-bit register for signal <sample>.
    Found 1-bit register for signal <saveEnable<0>>.
    Found 12-bit register for signal <storeDepth>.
    Found 12-bit comparator greatequal for signal <storeDepth$cmp_ge0000> created at line 897.
    Found 1-bit register for signal <syncADC>.
    Found 1-bit register for signal <valResync>.
    Found 1-bit 5-to-1 multiplexer for signal <weFifo>.
    Summary:
	inferred   1 ROM(s).
	inferred   5 Counter(s).
	inferred  74 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <Waver_4> synthesized.


Synthesizing Unit <Histogrammer_2>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/histogrammer.vhd".
    Found finite state machine <FSM_19> for signal <histoCs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <adbit0>.
    Found 5-bit register for signal <binning>.
    Found 1-bit register for signal <clearMem>.
    Found 1-bit register for signal <decodMemLate>.
    Found 24-bit register for signal <dina>.
    Found 24-bit adder for signal <dina$addsub0000> created at line 213.
    Found 5-bit register for signal <diviseur>.
    Found 5-bit subtractor for signal <diviseur$addsub0000> created at line 206.
    Found 24-bit register for signal <donnee>.
    Found 24-bit addsub for signal <donnee$share0000> created at line 182.
    Found 25-bit comparator greatequal for signal <histoCs$cmp_ge0000> created at line 210.
    Found 1-bit register for signal <memWrite>.
    Found 24-bit register for signal <offset>.
    Found 1-bit register for signal <oldFire>.
    Found 16-bit register for signal <regRdBus>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 103 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Histogrammer_2> synthesized.


Synthesizing Unit <DDR_ADC_5>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ddr_adc.vhd".
WARNING:Xst:1780 - Signal <in_to_del_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <alignDataBit>.
    Found 1-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 306.
    Found 1-bit register for signal <syncData>.
    Found 1-bit register for signal <sysClkTest>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DDR_ADC_5> synthesized.


Synthesizing Unit <Waver_5>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd".
WARNING:Xst:1780 - Signal <etat> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <control<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <all_zero_64> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <regRead<14>> equivalent to <regRead<13>> has been removed
    Register <regRead<15>> equivalent to <regRead<13>> has been removed
    Found 4x2-bit ROM for signal <acqSlowCs$rom0000>.
    Found 3-bit register for signal <acqFastCs>.
    Found 3-bit 5-to-1 multiplexer for signal <acqFastFs>.
    Found 2-bit register for signal <acqSlowCs>.
    Found 13-bit up counter for signal <adRdFifo>.
    Found 13-bit register for signal <adWrCap>.
    Found 13-bit up counter for signal <adWrFifo>.
    Found 10-bit up counter for signal <ctRdCirc>.
    Found 5-bit register for signal <ctRdSeg>.
    Found 5-bit adder for signal <ctRdSeg$add0000> created at line 782.
    Found 13-bit down counter for signal <ctStore>.
    Found 10-bit up counter for signal <ctWrCirc>.
    Found 14-bit register for signal <dataDecim>.
    Found 5-bit up counter for signal <decimator>.
    Found 1-bit register for signal <decodMebLate>.
    Found 1-bit register for signal <decodSegLate>.
    Found 1-bit register for signal <fastBusyS>.
    Found 14-bit 5-to-1 multiplexer for signal <fifoIn>.
    Found 1-bit 5-to-1 multiplexer for signal <fifoIncWrAdr>.
    Found 1-bit register for signal <fifoWrDone>.
    Found 10-bit register for signal <pretrig>.
    Found 14-bit register for signal <regRead<13:0>>.
    Found 14-bit register for signal <sample>.
    Found 1-bit register for signal <saveEnable<0>>.
    Found 13-bit register for signal <storeDepth>.
    Found 13-bit comparator greatequal for signal <storeDepth$cmp_ge0000> created at line 897.
    Found 1-bit register for signal <syncADC>.
    Found 1-bit register for signal <syncSys>.
    Found 1-bit register for signal <valResync>.
    Found 1-bit 5-to-1 multiplexer for signal <weFifo>.
    Summary:
	inferred   1 ROM(s).
	inferred   6 Counter(s).
	inferred  73 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <Waver_5> synthesized.


Synthesizing Unit <DDR_ADC_6>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/ddr_adc.vhd".
    Found 1-bit register for signal <alignDataBit>.
    Found 1-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 306.
    Found 1-bit register for signal <syncData>.
    Found 1-bit register for signal <sysClkTest>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DDR_ADC_6> synthesized.


Synthesizing Unit <Waver_6>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/waver.vhd".
WARNING:Xst:1780 - Signal <syncSys> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <etat> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <decimator> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <control<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <all_zero_64> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <regRead<14>> equivalent to <regRead<13>> has been removed
    Register <regRead<15>> equivalent to <regRead<13>> has been removed
    Found 4x2-bit ROM for signal <acqSlowCs$rom0000>.
    Found 3-bit register for signal <acqFastCs>.
    Found 3-bit 5-to-1 multiplexer for signal <acqFastFs>.
    Found 2-bit register for signal <acqSlowCs>.
    Found 12-bit up counter for signal <adRdFifo>.
    Found 12-bit register for signal <adWrCap>.
    Found 12-bit up counter for signal <adWrFifo>.
    Found 10-bit up counter for signal <ctRdCirc>.
    Found 8-bit register for signal <ctRdSeg>.
    Found 8-bit adder for signal <ctRdSeg$add0000> created at line 782.
    Found 12-bit down counter for signal <ctStore>.
    Found 10-bit up counter for signal <ctWrCirc>.
    Found 14-bit register for signal <dataDecim>.
    Found 1-bit register for signal <decodMebLate>.
    Found 1-bit register for signal <decodSegLate>.
    Found 1-bit register for signal <fastBusyS>.
    Found 14-bit 5-to-1 multiplexer for signal <fifoIn>.
    Found 1-bit 5-to-1 multiplexer for signal <fifoIncWrAdr>.
    Found 1-bit register for signal <fifoWrDone>.
    Found 10-bit register for signal <pretrig>.
    Found 14-bit register for signal <regRead<13:0>>.
    Found 14-bit register for signal <sample>.
    Found 1-bit register for signal <saveEnable<0>>.
    Found 12-bit register for signal <storeDepth>.
    Found 12-bit comparator greatequal for signal <storeDepth$cmp_ge0000> created at line 897.
    Found 1-bit register for signal <syncADC>.
    Found 1-bit register for signal <valResync>.
    Found 1-bit 5-to-1 multiplexer for signal <weFifo>.
    Summary:
	inferred   1 ROM(s).
	inferred   5 Counter(s).
	inferred  74 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <Waver_6> synthesized.


Synthesizing Unit <Histogrammer_3>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/histogrammer.vhd".
    Found finite state machine <FSM_20> for signal <histoCs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <adbit0>.
    Found 5-bit register for signal <binning>.
    Found 1-bit register for signal <clearMem>.
    Found 1-bit register for signal <decodMemLate>.
    Found 24-bit register for signal <dina>.
    Found 24-bit adder for signal <dina$addsub0000> created at line 213.
    Found 5-bit register for signal <diviseur>.
    Found 5-bit subtractor for signal <diviseur$addsub0000> created at line 206.
    Found 24-bit register for signal <donnee>.
    Found 24-bit addsub for signal <donnee$share0000> created at line 182.
    Found 25-bit comparator greatequal for signal <histoCs$cmp_ge0000> created at line 210.
    Found 1-bit register for signal <memWrite>.
    Found 24-bit register for signal <offset>.
    Found 1-bit register for signal <oldFire>.
    Found 16-bit register for signal <regRdBus>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 103 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Histogrammer_3> synthesized.


Synthesizing Unit <Histogrammer_4>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/histogrammer.vhd".
    Found finite state machine <FSM_21> for signal <histoCs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <adbit0>.
    Found 5-bit register for signal <binning>.
    Found 1-bit register for signal <clearMem>.
    Found 1-bit register for signal <decodMemLate>.
    Found 24-bit register for signal <dina>.
    Found 24-bit adder for signal <dina$addsub0000> created at line 213.
    Found 5-bit register for signal <diviseur>.
    Found 5-bit subtractor for signal <diviseur$addsub0000> created at line 206.
    Found 24-bit register for signal <donnee>.
    Found 24-bit addsub for signal <donnee$share0000> created at line 182.
    Found 25-bit comparator greatequal for signal <histoCs$cmp_ge0000> created at line 210.
    Found 1-bit register for signal <memWrite>.
    Found 24-bit register for signal <offset>.
    Found 1-bit register for signal <oldFire>.
    Found 16-bit register for signal <regRdBus>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 103 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Histogrammer_4> synthesized.


Synthesizing Unit <retard_2_2>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/retard_2.vhd".
    Found 11-bit subtractor for signal <addrb>.
    Found 11-bit up counter for signal <compteur>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Adder/Subtractor(s).
Unit <retard_2_2> synthesized.


Synthesizing Unit <the_pll>.
    Related source file is "ipcore_dir/the_pll.v".
Unit <the_pll> synthesized.


Synthesizing Unit <ISER8b>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/ISER8b.vhd".
Unit <ISER8b> synthesized.


Synthesizing Unit <OSER8B>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/OSER8B.vhd".
Unit <OSER8B> synthesized.


Synthesizing Unit <I2cMaster>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/i2c_master.vhd".
    Found finite state machine <FSM_22> for signal <i2cCs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <rdyLate>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <I2cMaster> synthesized.


Synthesizing Unit <MicroWire>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/micro_wire.vhd".
    Found finite state machine <FSM_23> for signal <mwCs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | resetIn                   (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <shiftReg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  32 D-type flip-flop(s).
Unit <MicroWire> synthesized.


Synthesizing Unit <usbItf_new>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/usb_itf_new.vhd".
    Found finite state machine <FSM_24> for signal <usbCs>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 27                                             |
    | Inputs             | 6                                              |
    | Outputs            | 15                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | usbCs$or0000              (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <slowCtBus.addr>.
    Found 1-bit register for signal <slowCtBus.rd>.
    Found 1-bit register for signal <slowCtBus.wr>.
    Found 16-bit register for signal <slowCtBus.data>.
    Found 1-bit register for signal <abort>.
    Found 16-bit register for signal <address>.
    Found 16-bit adder for signal <address$add0000> created at line 240.
    Found 14-bit register for signal <blockCt>.
    Found 14-bit subtractor for signal <blockCt_13$sub0000> created at line 212.
    Found 1-bit register for signal <driver>.
    Found 16-bit register for signal <readData>.
    Found 1-bit register for signal <rxf_s>.
    Found 24-bit register for signal <timeOut>.
    Found 24-bit subtractor for signal <timeOut$addsub0000> created at line 136.
    Found 1-bit register for signal <timeOutLd>.
    Found 1-bit register for signal <timeOutRaz>.
    Found 1-bit register for signal <txe_s>.
    Found 1-bit register for signal <usbGetRq>.
    Found 1-bit register for signal <usbPutRq>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  88 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <usbItf_new> synthesized.


Synthesizing Unit <AdcMon>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/adc_mon.vhd".
    Found 6-bit tristate buffer for signal <rstPort_n>.
    Found 3-bit register for signal <adcToBeReseted>.
    Found 1-bit register for signal <Mtridata_rstPort_n<0>> created at line 151.
    Found 1-bit register for signal <Mtridata_rstPort_n<1>> created at line 151.
    Found 1-bit register for signal <Mtridata_rstPort_n<2>> created at line 151.
    Found 1-bit register for signal <Mtridata_rstPort_n<3>> created at line 151.
    Found 1-bit register for signal <Mtridata_rstPort_n<4>> created at line 151.
    Found 1-bit register for signal <Mtridata_rstPort_n<5>> created at line 151.
    Found 1-bit register for signal <Mtrien_rstPort_n<0>> created at line 151.
    Found 1-bit register for signal <Mtrien_rstPort_n<1>> created at line 151.
    Found 1-bit register for signal <Mtrien_rstPort_n<2>> created at line 151.
    Found 1-bit register for signal <Mtrien_rstPort_n<3>> created at line 151.
    Found 1-bit register for signal <Mtrien_rstPort_n<4>> created at line 151.
    Found 1-bit register for signal <Mtrien_rstPort_n<5>> created at line 151.
    Found 4-bit down counter for signal <rstCnt>.
    Found 1-bit 8-to-1 multiplexer for signal <sdo>.
    Found 1-bit register for signal <startPulse>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <AdcMon> synthesized.


Synthesizing Unit <FastChannel_1>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/f_channel.vhd".
WARNING:Xst:647 - Input <clk25MHz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <phaser> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phaseCnter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mainStream> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000.
WARNING:Xst:1780 - Signal <decimated> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk25MHzLate> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <acqCs>.
    Found 3-bit register for signal <acqCs>.
    Found 3-bit register for signal <inspectSource>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <FastChannel_1> synthesized.


Synthesizing Unit <FastChannel_2>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/f_channel.vhd".
WARNING:Xst:647 - Input <clk25MHz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <phaser> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phaseCnter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mainStream> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000.
WARNING:Xst:1780 - Signal <decimated> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk25MHzLate> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <acqCs>.
    Found 3-bit register for signal <acqCs>.
    Found 3-bit register for signal <inspectSource>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <FastChannel_2> synthesized.


Synthesizing Unit <FastChannel_3>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/f_channel.vhd".
WARNING:Xst:647 - Input <clk25MHz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <phaser> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phaseCnter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mainStream> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000.
WARNING:Xst:1780 - Signal <decimated> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk25MHzLate> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <acqCs>.
    Found 3-bit register for signal <acqCs>.
    Found 3-bit register for signal <inspectSource>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <FastChannel_3> synthesized.


Synthesizing Unit <OffsetCtrl>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/offset_ctrl.vhd".
WARNING:Xst:646 - Signal <tensionDacSi2<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tensionDacSi1<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tensionDacCsi<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adjust_internal_n<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_25> for signal <offsetCs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <slowCtBusRd>.
    Found 2-bit register for signal <canal>.
    Found 1-bit register for signal <start>.
    Found 16-bit register for signal <tensionDac>.
    Found 16-bit register for signal <tensionDacCsi>.
    Found 16-bit register for signal <tensionDacSi1>.
    Found 16-bit register for signal <tensionDacSi2>.
    Found 11-bit down counter for signal <timer>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  83 D-type flip-flop(s).
Unit <OffsetCtrl> synthesized.


Synthesizing Unit <TalkToLmk>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/tel_a/talk_to_lmk.vhd".
WARNING:Xst:647 - Input <slowCtBus.rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_26> for signal <rstMwCs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | resetIn                   (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset_state                                    |
    | Power Up State     | reset_state                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <chipCt>.
    Found 32-bit register for signal <lmkRegister>.
    Found 1-bit register for signal <manuWrite>.
    Found 5-bit up counter for signal <romAd>.
    Found 1-bit register for signal <scChip>.
    Found 1-bit register for signal <scWrCs<0>>.
    Found 1-bit register for signal <selectManu>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  37 D-type flip-flop(s).
Unit <TalkToLmk> synthesized.


Synthesizing Unit <ScItf>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/scItf.vhd".
WARNING:Xst:1780 - Signal <all_zero_128> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ScItf> synthesized.


Synthesizing Unit <USERSYSMON>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/sysmon.vhd".
WARNING:Xst:646 - Signal <dobus<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_27> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk100                    (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit register for signal <value>.
    Found 1-bit register for signal <mydready>.
    Found 1-bit register for signal <convst>.
    Found 7-bit register for signal <daddr>.
    Found 1-bit register for signal <den>.
    Found 16-bit register for signal <din>.
    Found 1-bit register for signal <dwe>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  30 D-type flip-flop(s).
Unit <USERSYSMON> synthesized.


Synthesizing Unit <shaper_1>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/shaper.vhd".
    Found 15-bit register for signal <firstDif>.
    Found 15-bit subtractor for signal <firstDif$sub0000> created at line 96.
    Found 1-bit register for signal <lateTimer>.
    Found 4-bit up counter for signal <postTimer>.
    Found 16-bit register for signal <secondDif>.
    Found 16-bit subtractor for signal <secondDif$sub0000> created at line 106.
    Found 24-bit register for signal <shaperOut>.
    Found 24-bit addsub for signal <shaperOut$mux0000> created at line 148.
    Found 24-bit adder for signal <somme>.
    Summary:
	inferred   1 Counter(s).
	inferred  56 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <shaper_1> synthesized.


Synthesizing Unit <shaper_2>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/shaper.vhd".
    Found 15-bit register for signal <firstDif>.
    Found 15-bit subtractor for signal <firstDif$sub0000> created at line 96.
    Found 1-bit register for signal <lateTimer>.
    Found 4-bit up counter for signal <postTimer>.
    Found 16-bit register for signal <secondDif>.
    Found 16-bit subtractor for signal <secondDif$sub0000> created at line 106.
    Found 20-bit register for signal <shaperOut>.
    Found 20-bit addsub for signal <shaperOut$mux0000> created at line 148.
    Found 20-bit adder for signal <somme>.
    Summary:
	inferred   1 Counter(s).
	inferred  52 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <shaper_2> synthesized.


Synthesizing Unit <shaper_3>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/shaper.vhd".
    Found 15-bit register for signal <firstDif>.
    Found 15-bit subtractor for signal <firstDif$sub0000> created at line 96.
    Found 1-bit register for signal <lateTimer>.
    Found 4-bit up counter for signal <postTimer>.
    Found 16-bit register for signal <secondDif>.
    Found 16-bit subtractor for signal <secondDif$sub0000> created at line 106.
    Found 24-bit register for signal <shaperOut>.
    Found 24-bit addsub for signal <shaperOut$mux0000> created at line 148.
    Found 24-bit adder for signal <somme>.
    Summary:
	inferred   1 Counter(s).
	inferred  56 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <shaper_3> synthesized.


Synthesizing Unit <clkgenerator>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/clkgenerator.vhd".
    Found 1-bit register for signal <CLK25SYNC>.
    Found 1-bit register for signal <clk25falling>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <clkgenerator> synthesized.


Synthesizing Unit <SERIALISEUR>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/serialiseur.vhd".
Unit <SERIALISEUR> synthesized.


Synthesizing Unit <N_ISERDES8b_MsAllign>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/N_ISERDES8b_MsAllign.vhd".
WARNING:Xst:646 - Signal <mylisten> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <all_zero_128> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_28> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 14                                             |
    | Clock              | CLK50MHz                  (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <CONTA>.
    Found 8-bit adder for signal <CONTA$share0000> created at line 160.
    Found 6-bit register for signal <cp1>.
    Found 6-bit adder for signal <cp1$addsub0000> created at line 203.
    Found 6-bit register for signal <cp2>.
    Found 6-bit adder for signal <cp2$addsub0000> created at line 228.
    Found 8-bit register for signal <cptest>.
    Found 8-bit adder for signal <cptest$addsub0000> created at line 208.
    Found 8-bit register for signal <DLATCH>.
    Found 1-bit register for signal <INC_DEL>.
    Found 8-bit comparator equal for signal <state$cmp_eq0002> created at line 195.
    Found 6-bit comparator equal for signal <state$cmp_eq0003> created at line 231.
    Found 8-bit comparator greater for signal <state$cmp_gt0000> created at line 195.
    Found 8-bit comparator greater for signal <state$cmp_gt0001> created at line 217.
    Found 8-bit comparator greater for signal <state$cmp_gt0002> created at line 242.
    Found 8-bit comparator greater for signal <state$cmp_gt0003> created at line 257.
    Found 8-bit comparator less for signal <state$cmp_lt0000> created at line 207.
    Found 1-bit register for signal <Sync_Allinea>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  38 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <N_ISERDES8b_MsAllign> synthesized.


Synthesizing Unit <SysMonitor>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/tel_sysmon.vhd".
WARNING:Xst:647 - Input <slowCtBus.data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 2-bit register for signal <channel>.
    Found 1-bit register for signal <monState<0>>.
    Found 1-bit register for signal <order>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <SysMonitor> synthesized.


Synthesizing Unit <Energy_1>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/energy.vhd".
WARNING:Xst:1780 - Signal <all_zero_80> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 10-bit register for signal <riseTimeOut>.
    Found 24-bit register for signal <energyAccu>.
    Found 24-bit register for signal <energyMax>.
    Found 10-bit comparator equal for signal <energyMax$cmp_eq0000> created at line 182.
    Found 24-bit comparator lessequal for signal <energyMax$cmp_le0000> created at line 199.
    Found 1-bit register for signal <eRdy>.
    Found 10-bit comparator equal for signal <eRdy$cmp_eq0001> created at line 205.
    Found 16-bit register for signal <levelSlowReg>.
    Found 1-bit register for signal <oldPeaked>.
    Found 1-bit register for signal <peaked>.
    Found 10-bit comparator not equal for signal <peaked$cmp_ne0000> created at line 182.
    Found 10-bit comparator not equal for signal <peaked$cmp_ne0001> created at line 205.
    Found 10-bit up counter for signal <peakingCnt>.
    Found 10-bit register for signal <peakingReg>.
    Found 10-bit register for signal <shaperFlat>.
    Found 10-bit register for signal <shaperRise>.
    Found 1-bit register for signal <status<0>>.
    Found 1-bit register for signal <trigSlowLocal>.
    Found 25-bit comparator lessequal for signal <trigSlowLocal$cmp_le0000> created at line 194.
    Summary:
	inferred   1 Counter(s).
	inferred  79 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <Energy_1> synthesized.


Synthesizing Unit <ETrigger_1>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/e_trigger.vhd".
    Found 16-bit register for signal <slowCtBusRd>.
    Found 18-bit register for signal <avgBaseOut>.
    Found 1-bit register for signal <trigFastH>.
    Found 1-bit register for signal <trigFastL>.
    Found 9-bit register for signal <baseMeanDepth>.
    Found 8-bit register for signal <basePretrig>.
    Found 10-bit up counter for signal <fastCounter>.
    Found 10-bit comparator greatequal for signal <fastCounter$cmp_ge0000> created at line 145.
    Found 1-bit register for signal <invalidTrigH>.
    Found 16-bit comparator lessequal for signal <invalidTrigH$cmp_le0000> created at line 147.
    Found 16-bit register for signal <levelHFastReg>.
    Found 16-bit register for signal <levelLFastReg>.
    Found 1-bit register for signal <oldTrigFastL>.
    Found 10-bit register for signal <shaperFlat>.
    Found 10-bit register for signal <shaperRise>.
    Found 1-bit register for signal <startTrigCount<0>>.
    Found 1-bit register for signal <trigCtrl<0>>.
    Found 10-bit comparator not equal for signal <trigFastH$cmp_ne0000> created at line 148.
    Found 1-bit register for signal <trigFastL_internal>.
    Found 16-bit comparator greater for signal <trigFastL_internal$cmp_gt0000> created at line 123.
    Summary:
	inferred   1 Counter(s).
	inferred  41 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <ETrigger_1> synthesized.


Synthesizing Unit <Energy_2>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/energy.vhd".
WARNING:Xst:1780 - Signal <all_zero_80> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 10-bit register for signal <riseTimeOut>.
    Found 24-bit register for signal <energyAccu>.
    Found 24-bit register for signal <energyMax>.
    Found 10-bit comparator equal for signal <energyMax$cmp_eq0000> created at line 182.
    Found 24-bit comparator lessequal for signal <energyMax$cmp_le0000> created at line 199.
    Found 1-bit register for signal <eRdy>.
    Found 10-bit comparator equal for signal <eRdy$cmp_eq0001> created at line 205.
    Found 16-bit register for signal <levelSlowReg>.
    Found 1-bit register for signal <oldPeaked>.
    Found 1-bit register for signal <peaked>.
    Found 10-bit comparator not equal for signal <peaked$cmp_ne0000> created at line 182.
    Found 10-bit comparator not equal for signal <peaked$cmp_ne0001> created at line 205.
    Found 10-bit up counter for signal <peakingCnt>.
    Found 10-bit register for signal <peakingReg>.
    Found 10-bit register for signal <shaperFlat>.
    Found 10-bit register for signal <shaperRise>.
    Found 1-bit register for signal <status<0>>.
    Found 1-bit register for signal <trigSlowLocal>.
    Found 25-bit comparator lessequal for signal <trigSlowLocal$cmp_le0000> created at line 194.
    Summary:
	inferred   1 Counter(s).
	inferred  79 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <Energy_2> synthesized.


Synthesizing Unit <ETrigger_2>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/e_trigger.vhd".
    Found 16-bit register for signal <slowCtBusRd>.
    Found 18-bit register for signal <avgBaseOut>.
    Found 1-bit register for signal <trigFastH>.
    Found 1-bit register for signal <trigFastL>.
    Found 9-bit register for signal <baseMeanDepth>.
    Found 8-bit register for signal <basePretrig>.
    Found 10-bit up counter for signal <fastCounter>.
    Found 10-bit comparator greatequal for signal <fastCounter$cmp_ge0000> created at line 145.
    Found 1-bit register for signal <invalidTrigH>.
    Found 16-bit comparator lessequal for signal <invalidTrigH$cmp_le0000> created at line 147.
    Found 16-bit register for signal <levelHFastReg>.
    Found 16-bit register for signal <levelLFastReg>.
    Found 1-bit register for signal <oldTrigFastL>.
    Found 10-bit register for signal <shaperFlat>.
    Found 10-bit register for signal <shaperRise>.
    Found 1-bit register for signal <startTrigCount<0>>.
    Found 1-bit register for signal <trigCtrl<0>>.
    Found 10-bit comparator not equal for signal <trigFastH$cmp_ne0000> created at line 148.
    Found 1-bit register for signal <trigFastL_internal>.
    Found 16-bit comparator greater for signal <trigFastL_internal$cmp_gt0000> created at line 123.
    Summary:
	inferred   1 Counter(s).
	inferred  41 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <ETrigger_2> synthesized.


Synthesizing Unit <Energy_3>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/energy.vhd".
WARNING:Xst:1780 - Signal <all_zero_80> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 10-bit register for signal <riseTimeOut>.
    Found 24-bit register for signal <energyAccu>.
    Found 24-bit register for signal <energyMax>.
    Found 11-bit comparator equal for signal <energyMax$cmp_eq0000> created at line 182.
    Found 24-bit comparator lessequal for signal <energyMax$cmp_le0000> created at line 199.
    Found 1-bit register for signal <eRdy>.
    Found 11-bit comparator equal for signal <eRdy$cmp_eq0001> created at line 205.
    Found 16-bit register for signal <levelSlowReg>.
    Found 1-bit register for signal <oldPeaked>.
    Found 1-bit register for signal <peaked>.
    Found 11-bit comparator not equal for signal <peaked$cmp_ne0000> created at line 182.
    Found 11-bit comparator not equal for signal <peaked$cmp_ne0001> created at line 205.
    Found 11-bit up counter for signal <peakingCnt>.
    Found 11-bit register for signal <peakingReg>.
    Found 11-bit register for signal <shaperFlat>.
    Found 10-bit register for signal <shaperRise>.
    Found 1-bit register for signal <status<0>>.
    Found 1-bit register for signal <trigSlowLocal>.
    Found 25-bit comparator lessequal for signal <trigSlowLocal$cmp_le0000> created at line 194.
    Summary:
	inferred   1 Counter(s).
	inferred  79 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <Energy_3> synthesized.


Synthesizing Unit <Energy_4>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/energy.vhd".
WARNING:Xst:1780 - Signal <all_zero_80> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 10-bit register for signal <riseTimeOut>.
    Found 24-bit register for signal <energyAccu>.
    Found 24-bit register for signal <energyMax>.
    Found 11-bit comparator equal for signal <energyMax$cmp_eq0000> created at line 182.
    Found 24-bit comparator lessequal for signal <energyMax$cmp_le0000> created at line 199.
    Found 1-bit register for signal <eRdy>.
    Found 11-bit comparator equal for signal <eRdy$cmp_eq0001> created at line 205.
    Found 16-bit register for signal <levelSlowReg>.
    Found 1-bit register for signal <oldPeaked>.
    Found 1-bit register for signal <peaked>.
    Found 11-bit comparator not equal for signal <peaked$cmp_ne0000> created at line 182.
    Found 11-bit comparator not equal for signal <peaked$cmp_ne0001> created at line 205.
    Found 11-bit up counter for signal <peakingCnt>.
    Found 11-bit register for signal <peakingReg>.
    Found 11-bit register for signal <shaperFlat>.
    Found 10-bit register for signal <shaperRise>.
    Found 1-bit register for signal <status<0>>.
    Found 1-bit register for signal <trigSlowLocal>.
    Found 25-bit comparator lessequal for signal <trigSlowLocal$cmp_le0000> created at line 194.
    Summary:
	inferred   1 Counter(s).
	inferred  79 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <Energy_4> synthesized.


Synthesizing Unit <ETrigger_3>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/e_trigger.vhd".
    Found 16-bit register for signal <slowCtBusRd>.
    Found 18-bit register for signal <avgBaseOut>.
    Found 1-bit register for signal <trigFastH>.
    Found 1-bit register for signal <trigFastL>.
    Found 9-bit register for signal <baseMeanDepth>.
    Found 8-bit register for signal <basePretrig>.
    Found 10-bit up counter for signal <fastCounter>.
    Found 10-bit comparator greatequal for signal <fastCounter$cmp_ge0000> created at line 145.
    Found 1-bit register for signal <invalidTrigH>.
    Found 16-bit comparator lessequal for signal <invalidTrigH$cmp_le0000> created at line 147.
    Found 16-bit register for signal <levelHFastReg>.
    Found 16-bit register for signal <levelLFastReg>.
    Found 1-bit register for signal <oldTrigFastL>.
    Found 10-bit register for signal <shaperFlat>.
    Found 10-bit register for signal <shaperRise>.
    Found 1-bit register for signal <startTrigCount<0>>.
    Found 1-bit register for signal <trigCtrl<0>>.
    Found 10-bit comparator not equal for signal <trigFastH$cmp_ne0000> created at line 148.
    Found 1-bit register for signal <trigFastL_internal>.
    Found 16-bit comparator greater for signal <trigFastL_internal$cmp_gt0000> created at line 123.
    Summary:
	inferred   1 Counter(s).
	inferred  41 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <ETrigger_3> synthesized.


Synthesizing Unit <DESERIALISEUR>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/deserialiseur.vhd".
Unit <DESERIALISEUR> synthesized.


Synthesizing Unit <SlowChannel_1>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/s_channel.vhd".
WARNING:Xst:646 - Signal <status<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <slowCs>.
    Found 2-bit register for signal <filterSource>.
    Found 3-bit register for signal <inspectSource>.
    Found 14-bit register for signal <mainStream>.
    Found 12-bit register for signal <slowCs>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <SlowChannel_1> synthesized.


Synthesizing Unit <SlowChannel_2>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/s_channel.vhd".
WARNING:Xst:646 - Signal <status<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <slowCs>.
    Found 2-bit register for signal <filterSource>.
    Found 3-bit register for signal <inspectSource>.
    Found 14-bit register for signal <mainStream>.
    Found 12-bit register for signal <slowCs>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <SlowChannel_2> synthesized.


Synthesizing Unit <CsiChannel>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/csi_channel.vhd".
WARNING:Xst:646 - Signal <streamTrigger_i<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <streamEnerTot_i<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <streamEnerFast_i<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <status<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <etat> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddrOut_i<15:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <all_zero_64> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_29> for signal <slowState>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 42                                             |
    | Inputs             | 6                                              |
    | Outputs            | 18                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <itemData_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <itemAddr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 2-bit register for signal <filterSource>.
    Found 3-bit register for signal <inspectSource>.
    Found 14-bit register for signal <mainStream>.
    Found 1-bit register for signal <nrjFastDone>.
    Found 1-bit register for signal <nrjTotDone>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  21 D-type flip-flop(s).
Unit <CsiChannel> synthesized.


Synthesizing Unit <FASTLINK>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/fastlink/fastlink.vhd".
WARNING:Xst:1780 - Signal <sdi_vm> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sdi_l> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sdi_h> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <all_zero_128> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MSB_sync> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LSB_sync> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <octet_ser_VM> equivalent to <hout> has been removed
    Found 1-bit register for signal <clk25Resync_late>.
    Found 4-bit up counter for signal <compteur>.
    Found 5-bit comparator less for signal <compteur$cmp_lt0000> created at line 449.
    Found 8-bit register for signal <hout>.
    Found 8-bit register for signal <LSB>.
    Found 8-bit register for signal <MSB>.
    Found 1-bit register for signal <SR_sig>.
    Found 1-bit register for signal <sync_50>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <FASTLINK> synthesized.


Synthesizing Unit <telescope>.
    Related source file is "/home/parallels/Desktop/FAZIA_FEE/FAZIA_code/Original_code/common/telescope.vhd".
WARNING:Xst:647 - Input <ioFpga_10> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ioFpga_22> is never assigned.
WARNING:Xst:2565 - Inout <riserv_n<7>> is never assigned.
WARNING:Xst:1780 - Signal <timer_250ms> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <timeStamp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sourceBrute> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <slowCtBusRdPs> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <slowCtBusRdGene> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <refClk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <readerStateMach_Ql1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <readerStateMach_Qh1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <readerStateMach_Q3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <readerStateMach_Q2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <readerStateMach_I2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <readerStateMach_I1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <readerErrBit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <etatTrigger> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clkGene_int> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <all_zero_128> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <blkBusyOut>.
    Found 1-bit register for signal <lt>.
    Found 1-bit register for signal <acqBusyAll>.
    Found 1-bit register for signal <blkBusy>.
    Found 1-bit register for signal <clk25Falling>.
    Found 1-bit register for signal <clk25Old>.
    Found 1-bit register for signal <clk25Resync>.
    Found 1-bit register for signal <gltLocal>.
    Found 1-bit tristate buffer for signal <localWaitOutLocal>.
    Found 1-bit register for signal <ltOld>.
    Found 1-bit register for signal <ltRise>.
    Found 15-bit up counter for signal <prescaler>.
    Found 1-bit register for signal <reset>.
    Found 10-bit up counter for signal <slowClocker>.
    Found 1-bit register for signal <sync>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <telescope> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 9
 256x4-bit ROM                                         : 3
 4x2-bit ROM                                           : 6
# Adders/Subtractors                                   : 129
 1-bit subtractor                                      : 3
 10-bit subtractor                                     : 13
 11-bit subtractor                                     : 2
 13-bit subtractor                                     : 3
 14-bit subtractor                                     : 4
 15-bit subtractor                                     : 7
 16-bit adder                                          : 1
 16-bit subtractor                                     : 7
 2-bit adder                                           : 1
 2-bit subtractor                                      : 1
 20-bit adder                                          : 3
 20-bit addsub                                         : 3
 22-bit adder                                          : 3
 22-bit subtractor                                     : 3
 24-bit adder                                          : 8
 24-bit addsub                                         : 8
 24-bit subtractor                                     : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 6
 4-bit adder                                           : 3
 4-bit subtractor                                      : 8
 5-bit adder                                           : 4
 5-bit subtractor                                      : 7
 6-bit adder                                           : 6
 6-bit subtractor                                      : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 9
 8-bit adder carry out                                 : 3
 8-bit subtractor                                      : 7
 9-bit subtractor                                      : 1
# Counters                                             : 102
 10-bit up counter                                     : 31
 11-bit down counter                                   : 1
 11-bit up counter                                     : 4
 12-bit down counter                                   : 3
 12-bit up counter                                     : 7
 13-bit down counter                                   : 3
 13-bit up counter                                     : 6
 14-bit up counter                                     : 1
 14-bit updown counter                                 : 1
 15-bit up counter                                     : 2
 2-bit up counter                                      : 1
 3-bit up counter                                      : 3
 4-bit down counter                                    : 2
 4-bit up counter                                      : 11
 5-bit up counter                                      : 5
 6-bit up counter                                      : 3
 8-bit down counter                                    : 2
 8-bit up counter                                      : 15
 9-bit up counter                                      : 1
# Registers                                            : 1380
 1-bit register                                        : 1126
 10-bit register                                       : 27
 11-bit register                                       : 4
 12-bit register                                       : 8
 13-bit register                                       : 9
 14-bit register                                       : 18
 15-bit register                                       : 11
 16-bit register                                       : 43
 18-bit register                                       : 3
 2-bit register                                        : 15
 22-bit register                                       : 6
 24-bit register                                       : 17
 3-bit register                                        : 25
 32-bit register                                       : 1
 4-bit register                                        : 11
 5-bit register                                        : 12
 6-bit register                                        : 9
 7-bit register                                        : 4
 8-bit register                                        : 27
 9-bit register                                        : 4
# Latches                                              : 38
 1-bit latch                                           : 35
 3-bit latch                                           : 2
 4-bit latch                                           : 1
# Comparators                                          : 90
 10-bit comparator equal                               : 4
 10-bit comparator greatequal                          : 3
 10-bit comparator not equal                           : 7
 11-bit comparator equal                               : 5
 11-bit comparator not equal                           : 4
 12-bit comparator greatequal                          : 3
 13-bit comparator greatequal                          : 3
 13-bit comparator less                                : 3
 14-bit comparator less                                : 3
 16-bit comparator greater                             : 3
 16-bit comparator lessequal                           : 3
 24-bit comparator lessequal                           : 4
 25-bit comparator greatequal                          : 4
 25-bit comparator lessequal                           : 4
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 1
 4-bit comparator not equal                            : 1
 5-bit comparator less                                 : 1
 6-bit comparator equal                                : 3
 8-bit comparator equal                                : 3
 8-bit comparator greater                              : 12
 8-bit comparator less                                 : 6
 8-bit comparator not equal                            : 6
 9-bit comparator greatequal                           : 3
# Multiplexers                                         : 31
 1-bit 16-to-1 multiplexer                             : 6
 1-bit 5-to-1 multiplexer                              : 12
 1-bit 8-to-1 multiplexer                              : 1
 14-bit 5-to-1 multiplexer                             : 6
 3-bit 5-to-1 multiplexer                              : 6
# Logic shifters                                       : 3
 22-bit shifter arithmetic right                       : 3
# Tristates                                            : 12
 1-bit tristate buffer                                 : 11
 8-bit tristate buffer                                 : 1
# Xors                                                 : 5
 1-bit xor2                                            : 3
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_29> for best encoding.
Optimizing FSM <q3/slowState/FSM> on signal <slowState[1:17]> with one-hot encoding.
----------------------------------
 State       | Encoding
----------------------------------
 idle        | 00000000000000001
 waiting     | 00000000000000010
 tot_header  | 00000000000010000
 tot_length  | 00000000000100000
 tot_t_rise  | 00000000001000000
 tot_h       | 00000000010000000
 tot_l       | 00000000100000000
 fast_header | 00000000000001000
 fast_length | 00000001000000000
 fast_t_rise | 00000010000000000
 fast_h      | 00000100000000000
 fast_l      | 00001000000000000
 base_header | 00000000000000100
 base_length | 00010000000000000
 base_h      | 00100000000000000
 base_l      | 01000000000000000
 acquit      | 10000000000000000
----------------------------------
Analyzing FSM <FSM_28> for best encoding.
Optimizing FSM <fLink/deser_VM/deser_inst/state/FSM> on signal <state[1:17]> with one-hot encoding.
Optimizing FSM <fLink/DESER_GEN.deser_H/deser_inst/state/FSM> on signal <state[1:17]> with one-hot encoding.
Optimizing FSM <fLink/DESER_GEN.deser_L/deser_inst/state/FSM> on signal <state[1:17]> with one-hot encoding.
-------------------------------
 State    | Encoding
-------------------------------
 s0       | 00000000000000001
 swait    | 00000000000000010
 latch    | 00000000000000100
 incr     | 00000000000001000
 confr    | 00000000000010000
 incr2    | 00000000010000000
 confr2   | 00000000001000000
 decr2    | 00000000100000000
 confr3   | 00000001000000000
 zeroa    | 00000010000000000
 set_incr | 00000100000000000
 zerob    | 00001000000000000
 s_bslip  | 00010000000000000
 bswait   | 00100000000000000
 match    | 01000000000000000
 fine     | 10000000000000000
 error    | 00000000000100000
-------------------------------
Analyzing FSM <FSM_27> for best encoding.
Optimizing FSM <sysMonBlock/system_mon/state/FSM> on signal <state[1:6]> with one-hot encoding.
---------------------
 State   | Encoding
---------------------
 s0      | 000001
 s1      | 000010
 s2      | 001000
 s2bis   | 010000
 s3      | 100000
 sresult | 000100
---------------------
Analyzing FSM <FSM_26> for best encoding.
Optimizing FSM <make_tel_a.r_lmk/rstMwCs/FSM> on signal <rstMwCs[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 reset_state | 00
 wait_done_1 | 11
 wait_done_0 | 10
 idle        | 01
-------------------------
Analyzing FSM <FSM_25> for best encoding.
Optimizing FSM <offsetAnalog/offsetCs/FSM> on signal <offsetCs[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 wait_done | 01
 settle    | 11
 dispatch  | 10
-----------------------
Analyzing FSM <FSM_24> for best encoding.
Optimizing FSM <make_tel_a.scBloc_a/usb/usbCs/FSM> on signal <usbCs[1:13]> with one-hot encoding.
---------------------------
 State    | Encoding
---------------------------
 idle     | 0000000000001
 adh      | 0000000000010
 adl      | 0000000000100
 code     | 0000000001000
 rd_decr  | 0000100000000
 rd_bus0  | 0000000010000
 rd_bus1  | 0000010000000
 rd_datah | 0001000000000
 rd_datal | 0010000000000
 wr_datah | 0000000100000
 wr_datal | 0100000000000
 cth      | 0000001000000
 ctl      | 1000000000000
---------------------------
Analyzing FSM <FSM_23> for best encoding.
Optimizing FSM <make_tel_a.r_lmk/mw/mwCs/FSM> on signal <mwCs[1:3]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 000
 preamb      | 001
 serialize_0 | 010
 serialize_1 | 011
 wait_send_0 | 101
 postamb     | 100
-------------------------
Analyzing FSM <FSM_22> for best encoding.
Optimizing FSM <offsetAnalog/i2c_master/i2cCs/FSM> on signal <i2cCs[1:2]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00
 byte_1 | 01
 byte_2 | 11
 byte_3 | 10
--------------------
Analyzing FSM <FSM_21> for best encoding.
Optimizing FSM <q3/blockHisto2.fastHisto/histoCs/FSM> on signal <histoCs[1:3]> with sequential encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 start     | 001
 divide    | 011
 read_bin  | 100
 write_bin | 101
 raz_mem   | 010
-----------------------
Analyzing FSM <FSM_20> for best encoding.
Optimizing FSM <q3/blockHisto1.totHisto/histoCs/FSM> on signal <histoCs[1:3]> with sequential encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 start     | 001
 divide    | 011
 read_bin  | 100
 write_bin | 101
 raz_mem   | 010
-----------------------
Analyzing FSM <FSM_19> for best encoding.
Optimizing FSM <q2/blockHisto.monHisto/histoCs/FSM> on signal <histoCs[1:3]> with sequential encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 start     | 001
 divide    | 011
 read_bin  | 100
 write_bin | 101
 raz_mem   | 010
-----------------------
Analyzing FSM <FSM_18> for best encoding.
Optimizing FSM <qh1/blockHisto.monHisto/histoCs/FSM> on signal <histoCs[1:3]> with sequential encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 start     | 001
 divide    | 011
 read_bin  | 100
 write_bin | 101
 raz_mem   | 010
-----------------------
Analyzing FSM <FSM_17> for best encoding.
Optimizing FSM <adc_monitor/aligneur/delCs/FSM> on signal <delCs[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 raz   | 01
 inc   | 10
-------------------
Analyzing FSM <FSM_16> for best encoding.
Optimizing FSM <adc_monitor/aligneur/allCs/FSM> on signal <allCs[1:3]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 not_started | 000
 copy_rom    | 001
 idle        | 010
 looping     | 011
 waiting     | 110
-------------------------
Analyzing FSM <FSM_15> for best encoding.
Optimizing FSM <adc_monitor/spi_inst/spiCs/FSM> on signal <spiCs[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 wait_low  | 01
 wait_high | 10
-----------------------
Analyzing FSM <FSM_14> for best encoding.
Optimizing FSM <adc_monitor/spi_inst/initCs/FSM> on signal <initCs[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 start    | 01
 looping  | 11
 test_end | 10
----------------------
Analyzing FSM <FSM_13> for best encoding.
Optimizing FSM <rEngine/rcvState/FSM> on signal <rcvState[1:6]> with one-hot encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000001
 wait0     | 000010
 get_ec    | 001000
 waittempo | 010000
 wait1     | 000100
 get_tp    | 100000
-----------------------
Analyzing FSM <FSM_12> for best encoding.
Optimizing FSM <rEngine/talkerCsA/FSM> on signal <talkerCsA[1:22]> with one-hot encoding.
----------------------------------------
 State        | Encoding
----------------------------------------
 idle         | 0000000000000000000001
 get_seg      | 0000000000000000000010
 event_ct1    | 0000000000000000000100
 wait_bdone   | 0000000000000000001000
 tel_id       | 0000000000000010000000
 gt_tag       | 0000000000000100000000
 det_tag      | 0000000000001000000000
 trg_bitmask  | 0000000000010000000000
 talking      | 0000000000100000000000
 event_ct2    | 0000000000000001000000
 wait_fifo_3a | 0000000010000000000000
 wait_start_b | 0000000000000000010000
 xfer_b0      | 0000010000000000000000
 xfer_b       | 0001000000000000000000
 wait_fifo_3b | 0010000000000000000000
 leng         | 0000001000000000000000
 crc          | 0100000000000000000000
 eoe          | 0000000000000000100000
 wait_fifo_4  | 1000000000000000000000
 hold         | 0000000100000000000000
 wait_xfer_bo | 0000100000000000000000
 delaitoleng  | 0000000001000000000000
----------------------------------------
Analyzing FSM <FSM_11> for best encoding.
Optimizing FSM <rEngine/listenerCs/FSM> on signal <listenerCs[1:8]> with one-hot encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 00000001
 wr_seg        | 01000000
 wr_ts_rq      | 00000100
 wait_evt_nber | 00001000
 wr_ts_val     | 00000010
 wr_evt_nr     | 00010000
 wr_bitmask    | 00100000
 attendre      | 10000000
---------------------------
Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <make_tel_a.scBloc_a/usb/getteur/usbCs/FSM> on signal <usbCs[1:9]> with one-hot encoding.
--------------------------
 State       | Encoding
--------------------------
 idle        | 000000001
 wait_rxf    | 000000010
 wait_data   | 000001000
 check_txe   | 000000100
 write_data  | 001000000
 w_txe_1     | 100000000
 w_txe_0     | 010000000
 signal_end  | 000100000
 wait_acquit | 000010000
--------------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <offsetAnalog/i2c_master/i2cByte/i2cCs/FSM> on signal <i2cCs[1:3]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 start_bit | 001
 bits      | 011
 ack0      | 010
 ack       | 110
 stop_bit  | 111
-----------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <q3/waverSlow/lecteur/readCs/FSM> on signal <readCs[1:19]> with one-hot encoding.
-----------------------------------------
 State            | Encoding
-----------------------------------------
 idle             | 0000000000000000001
 start_0          | 0000000000000000010
 start_1          | 0000000000000000100
 start_2          | 0000000000000001000
 rd_item_0        | 0000000000000010000
 rd_item          | 0000000000000100000
 pretrig_header   | 0000000000100000000
 pretrig_length_0 | 0000000100000000000
 pretrig_length   | 0000001000000000000
 tempo_0          | 0000010000000000000
 wave_header      | 0000000001000000000
 rd_fifo_0        | 0000000000001000000
 rd_fifo          | 0000000010000000000
 rd_null_0        | 0000000000010000000
 rd_null          | 0010000000000000000
 remote_0         | 0000100000000000000
 remote           | 0100000000000000000
 finish           | 0001000000000000000
 acquit           | 1000000000000000000
-----------------------------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <i2/waverFast/lecteur/readCs/FSM> on signal <readCs[1:17]> with one-hot encoding.
---------------------------------------
 State            | Encoding
---------------------------------------
 idle             | 00000000000000001
 start_0          | 00000000000000010
 start_1          | 00000000000000100
 start_2          | 00000000000001000
 rd_item_0        | unreached
 rd_item          | unreached
 pretrig_header   | 00000000001000000
 pretrig_length_0 | 00000001000000000
 pretrig_length   | 00000010000000000
 tempo_0          | 00000100000000000
 wave_header      | 00000000010000000
 rd_fifo_0        | 00000000000010000
 rd_fifo          | 00000000100000000
 rd_null_0        | 00000000000100000
 rd_null          | 00100000000000000
 remote_0         | 00001000000000000
 remote           | 01000000000000000
 finish           | 00010000000000000
 acquit           | 10000000000000000
---------------------------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <q2/waverSlow/lecteur/readCs/FSM> on signal <readCs[1:19]> with one-hot encoding.
-----------------------------------------
 State            | Encoding
-----------------------------------------
 idle             | 0000000000000000001
 start_0          | 0000000000000000010
 start_1          | 0000000000000000100
 start_2          | 0000000000000001000
 rd_item_0        | 0000000000000010000
 rd_item          | 0000000000000100000
 pretrig_header   | 0000000000100000000
 pretrig_length_0 | 0000000100000000000
 pretrig_length   | 0000001000000000000
 tempo_0          | 0000010000000000000
 wave_header      | 0000000001000000000
 rd_fifo_0        | 0000000000001000000
 rd_fifo          | 0000000010000000000
 rd_null_0        | 0000000000010000000
 rd_null          | 0010000000000000000
 remote_0         | 0000100000000000000
 remote           | 0100000000000000000
 finish           | 0001000000000000000
 acquit           | 1000000000000000000
-----------------------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <ql1/waverFast/lecteur/readCs/FSM> on signal <readCs[1:17]> with one-hot encoding.
---------------------------------------
 State            | Encoding
---------------------------------------
 idle             | 00000000000000001
 start_0          | 00000000000000010
 start_1          | 00000000000000100
 start_2          | 00000000000001000
 rd_item_0        | unreached
 rd_item          | unreached
 pretrig_header   | 00000000001000000
 pretrig_length_0 | 00000001000000000
 pretrig_length   | 00000010000000000
 tempo_0          | 00000100000000000
 wave_header      | 00000000010000000
 rd_fifo_0        | 00000000000010000
 rd_fifo          | 00000000100000000
 rd_null_0        | 00000000000100000
 rd_null          | 00100000000000000
 remote_0         | 00001000000000000
 remote           | 01000000000000000
 finish           | 00010000000000000
 acquit           | 10000000000000000
---------------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <i1/waverFast/lecteur/readCs/FSM> on signal <readCs[1:17]> with one-hot encoding.
---------------------------------------
 State            | Encoding
---------------------------------------
 idle             | 00000000000000001
 start_0          | 00000000000000010
 start_1          | 00000000000000100
 start_2          | 00000000000001000
 rd_item_0        | unreached
 rd_item          | unreached
 pretrig_header   | 00000000001000000
 pretrig_length_0 | 00000001000000000
 pretrig_length   | 00000010000000000
 tempo_0          | 00000100000000000
 wave_header      | 00000000010000000
 rd_fifo_0        | 00000000000010000
 rd_fifo          | 00000000100000000
 rd_null_0        | 00000000000100000
 rd_null          | 00100000000000000
 remote_0         | 00001000000000000
 remote           | 01000000000000000
 finish           | 00010000000000000
 acquit           | 10000000000000000
---------------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <qh1/waverSlow/lecteur/readCs/FSM> on signal <readCs[1:19]> with one-hot encoding.
-----------------------------------------
 State            | Encoding
-----------------------------------------
 idle             | 0000000000000000001
 start_0          | 0000000000000000010
 start_1          | 0000000000000000100
 start_2          | 0000000000000001000
 rd_item_0        | 0000000000000010000
 rd_item          | 0000000000000100000
 pretrig_header   | 0000000000100000000
 pretrig_length_0 | 0000000100000000000
 pretrig_length   | 0000001000000000000
 tempo_0          | 0000010000000000000
 wave_header      | 0000000001000000000
 rd_fifo_0        | 0000000000001000000
 rd_fifo          | 0000000010000000000
 rd_null_0        | 0000000000010000000
 rd_null          | 0010000000000000000
 remote_0         | 0000100000000000000
 remote           | 0100000000000000000
 finish           | 0001000000000000000
 acquit           | 1000000000000000000
-----------------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <make_tel_a.globalTrig/state/FSM> on signal <state[1:2]> with sequential encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00
 latent | 01
 hold   | unreached
 acquit | 10
--------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <trigger/trigState/FSM> on signal <trigState[1:7]> with one-hot encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 0000001
 armed     | 0000010
 start_req | 0000100
 pending   | 0010000
 start_run | 0001000
 running   | 0100000
 acquit    | 1000000
-----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <finisseur/termiCs/FSM> on signal <termiCs[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 up      | 01
 waiting | 11
---------------------
Reading core <../common/ipcore_dir/spi_adc_rom.ngc>.
Reading core <../common/ipcore_dir/aligner_rom_128x8.ngc>.
Reading core <../common/ipcore_dir/aligner_ram_128x8.ngc>.
Reading core <../common/ipcore_dir/ram_1kx24.ngc>.
Reading core <../common/ipcore_dir/ram_1kx15.ngc>.
Reading core <../common/ipcore_dir/ram_256x14.ngc>.
Reading core <../common/ipcore_dir/ram_2kx15.ngc>.
Reading core <../common/ipcore_dir/ram_128x16.ngc>.
Reading core <../common/ipcore_dir/ram_1kx14.ngc>.
Reading core <../common/ipcore_dir/ram_4kx14.ngc>.
Reading core <../common/ipcore_dir/ram_256x16.ngc>.
Reading core <../common/ipcore_dir/ram_8kx14.ngc>.
Reading core <../common/ipcore_dir/ram_32x16.ngc>.
Reading core <ipcore_dir/micro_wire_rom.ngc>.
Reading core <ipcore_dir/myfifo.ngc>.
Reading core <../common/fastlink/ipcore_dir/myfifo2.ngc>.
Loading core <spi_adc_rom> for timing and area information for instance <memoireRom>.
Loading core <aligner_rom_128x8> for timing and area information for instance <memoireRom>.
Loading core <aligner_ram_128x8> for timing and area information for instance <memoireRam>.
Loading core <ram_1kx24> for timing and area information for instance <memoire>.
Loading core <ram_1kx15> for timing and area information for instance <make_mem.my_delay>.
Loading core <ram_1kx15> for timing and area information for instance <make_mem_1k.my_delay_1>.
Loading core <ram_256x14> for timing and area information for instance <make_256_cirBufBsl.pretrigBufCir>.
Loading core <ram_256x14> for timing and area information for instance <make_256_cirBufBsl.meanBufCir>.
Loading core <ram_1kx24> for timing and area information for instance <memoire>.
Loading core <ram_1kx24> for timing and area information for instance <memoire>.
Loading core <ram_1kx24> for timing and area information for instance <memoire>.
Loading core <ram_2kx15> for timing and area information for instance <make_mem_2k.my_delay_2>.
Loading core <ram_128x16> for timing and area information for instance <make_128_fifo.seg>.
Loading core <ram_1kx14> for timing and area information for instance <bufCirc>.
Loading core <ram_4kx14> for timing and area information for instance <make_4k_Meb.meb>.
Loading core <ram_256x16> for timing and area information for instance <make_256_seg.seg>.
Loading core <ram_1kx14> for timing and area information for instance <bufCirc>.
Loading core <ram_8kx14> for timing and area information for instance <make_8k_Meb.meb>.
Loading core <ram_32x16> for timing and area information for instance <make_32_seg.seg>.
Loading core <ram_1kx14> for timing and area information for instance <bufCirc>.
Loading core <ram_8kx14> for timing and area information for instance <make_8k_Meb.meb>.
Loading core <ram_32x16> for timing and area information for instance <make_32_seg.seg>.
Loading core <ram_1kx14> for timing and area information for instance <bufCirc>.
Loading core <ram_4kx14> for timing and area information for instance <make_4k_Meb.meb>.
Loading core <ram_256x16> for timing and area information for instance <make_256_seg.seg>.
Loading core <ram_1kx14> for timing and area information for instance <bufCirc>.
Loading core <ram_8kx14> for timing and area information for instance <make_8k_Meb.meb>.
Loading core <ram_32x16> for timing and area information for instance <make_32_seg.seg>.
Loading core <ram_1kx14> for timing and area information for instance <bufCirc>.
Loading core <ram_4kx14> for timing and area information for instance <make_4k_Meb.meb>.
Loading core <ram_256x16> for timing and area information for instance <make_256_seg.seg>.
Loading core <micro_wire_rom> for timing and area information for instance <rom>.
Loading core <myfifo> for timing and area information for instance <fifo1>.
Loading core <myfifo2> for timing and area information for instance <fifo2>.
Loading core <myfifo> for timing and area information for instance <fifo3>.
INFO:Xst:2261 - The FF/Latch <configReg_0> in Unit <genIoBloc> is equivalent to the following FF/Latch, which will be removed : <configReg_3> 
INFO:Xst:2261 - The FF/Latch <din_2> in Unit <system_mon> is equivalent to the following 12 FFs/Latches, which will be removed : <din_3> <din_4> <din_5> <din_6> <din_7> <din_8> <din_10> <din_11> <din_12> <din_13> <din_14> <din_15> 
INFO:Xst:2261 - The FF/Latch <slowCtBusRd_10> in Unit <sysMonBlock> is equivalent to the following 4 FFs/Latches, which will be removed : <slowCtBusRd_11> <slowCtBusRd_12> <slowCtBusRd_13> <slowCtBusRd_14> 
INFO:Xst:2261 - The FF/Latch <tensionDacSi1_12> in Unit <offsetAnalog> is equivalent to the following 3 FFs/Latches, which will be removed : <tensionDacSi1_13> <tensionDacSi1_14> <tensionDacSi1_15> 
INFO:Xst:2261 - The FF/Latch <tensionDac_0> in Unit <offsetAnalog> is equivalent to the following 5 FFs/Latches, which will be removed : <tensionDac_1> <tensionDac_12> <tensionDac_13> <tensionDac_14> <tensionDac_15> 
INFO:Xst:2261 - The FF/Latch <slowCtBusRd_14> in Unit <offsetAnalog> is equivalent to the following FF/Latch, which will be removed : <slowCtBusRd_15> 
INFO:Xst:2261 - The FF/Latch <tensionDacCsi_12> in Unit <offsetAnalog> is equivalent to the following 3 FFs/Latches, which will be removed : <tensionDacCsi_13> <tensionDacCsi_14> <tensionDacCsi_15> 
INFO:Xst:2261 - The FF/Latch <tensionDacSi2_12> in Unit <offsetAnalog> is equivalent to the following 3 FFs/Latches, which will be removed : <tensionDacSi2_13> <tensionDacSi2_14> <tensionDacSi2_15> 
WARNING:Xst:1710 - FF/Latch <slowCtBusRd_14> (without init value) has a constant value of 0 in block <offsetAnalog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <slowCtBusRd_13> (without init value) has a constant value of 0 in block <offsetAnalog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <slowCtBusRd_12> (without init value) has a constant value of 0 in block <offsetAnalog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <slowCtBusRd_11> (without init value) has a constant value of 0 in block <offsetAnalog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <slowCtBusRd_10> (without init value) has a constant value of 0 in block <offsetAnalog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tensionDacCsi_12> (without init value) has a constant value of 0 in block <offsetAnalog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tensionDac_0> (without init value) has a constant value of 0 in block <offsetAnalog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tensionDacSi2_12> (without init value) has a constant value of 0 in block <offsetAnalog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tensionDacSi1_12> (without init value) has a constant value of 0 in block <offsetAnalog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <trigBitmask_13> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <trigBitmask_12> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <trigBitmask_11> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <trigBitmask_7> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <trigBitmask_3> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <slowCtBusRd_15> (without init value) has a constant value of 0 in block <rEngine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bitmaskForAcq_13> (without init value) has a constant value of 0 in block <rEngine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bitmaskForAcq_12> (without init value) has a constant value of 0 in block <rEngine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bitmaskForAcq_11> (without init value) has a constant value of 0 in block <rEngine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bitmaskForAcq_7> (without init value) has a constant value of 0 in block <rEngine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bitmaskForAcq_3> (without init value) has a constant value of 0 in block <rEngine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <slowCtBusRd_10> (without init value) has a constant value of 0 in block <sysMonBlock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_9> (without init value) has a constant value of 1 in block <system_mon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_2> (without init value) has a constant value of 0 in block <system_mon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <configReg_0> (without init value) has a constant value of 0 in block <genIoBloc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_rstPort_n<5>> (without init value) has a constant value of 0 in block <adc_monitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_rstPort_n<4>> (without init value) has a constant value of 0 in block <adc_monitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_rstPort_n<3>> (without init value) has a constant value of 0 in block <adc_monitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_rstPort_n<1>> (without init value) has a constant value of 0 in block <adc_monitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_rstPort_n<0>> (without init value) has a constant value of 0 in block <adc_monitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_rstPort_n<2>> (without init value) has a constant value of 0 in block <adc_monitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sMeani_18> of sequential type is unconnected in block <baseMean>.
WARNING:Xst:2677 - Node <sMeani_19> of sequential type is unconnected in block <baseMean>.
WARNING:Xst:2677 - Node <sMeani_20> of sequential type is unconnected in block <baseMean>.
WARNING:Xst:2677 - Node <sMeani_21> of sequential type is unconnected in block <baseMean>.
WARNING:Xst:2677 - Node <sMeani_18> of sequential type is unconnected in block <baseMean>.
WARNING:Xst:2677 - Node <sMeani_19> of sequential type is unconnected in block <baseMean>.
WARNING:Xst:2677 - Node <sMeani_20> of sequential type is unconnected in block <baseMean>.
WARNING:Xst:2677 - Node <sMeani_21> of sequential type is unconnected in block <baseMean>.
WARNING:Xst:2677 - Node <sMeani_18> of sequential type is unconnected in block <baseMean>.
WARNING:Xst:2677 - Node <sMeani_19> of sequential type is unconnected in block <baseMean>.
WARNING:Xst:2677 - Node <sMeani_20> of sequential type is unconnected in block <baseMean>.
WARNING:Xst:2677 - Node <sMeani_21> of sequential type is unconnected in block <baseMean>.
WARNING:Xst:2677 - Node <tensionDacSi1_0> of sequential type is unconnected in block <offsetAnalog>.
WARNING:Xst:2677 - Node <tensionDacSi1_1> of sequential type is unconnected in block <offsetAnalog>.
WARNING:Xst:2677 - Node <tensionDacSi2_0> of sequential type is unconnected in block <offsetAnalog>.
WARNING:Xst:2677 - Node <tensionDacSi2_1> of sequential type is unconnected in block <offsetAnalog>.
WARNING:Xst:2677 - Node <tensionDacCsi_0> of sequential type is unconnected in block <offsetAnalog>.
WARNING:Xst:2677 - Node <tensionDacCsi_1> of sequential type is unconnected in block <offsetAnalog>.
WARNING:Xst:2677 - Node <mode_1> of sequential type is unconnected in block <picItfBloc>.
WARNING:Xst:638 - in unit adc_monitor Conflict on KEEP property on signal Mtridata_rstPort_n<2> and Mtridata_rstPort_n<1> Mtridata_rstPort_n<1> signal will be lost.
WARNING:Xst:638 - in unit adc_monitor Conflict on KEEP property on signal Mtridata_rstPort_n<1> and Mtridata_rstPort_n<4> Mtridata_rstPort_n<4> signal will be lost.
WARNING:Xst:1710 - FF/Latch <Mtridata_rstPort_n<0>> (without init value) has a constant value of 0 in block <adc_monitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_rstPort_n<3>> (without init value) has a constant value of 0 in block <adc_monitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_rstPort_n<5>> (without init value) has a constant value of 0 in block <adc_monitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_rstPort_n<0>> (without init value) has a constant value of 0 in block <adc_monitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_rstPort_n<3>> (without init value) has a constant value of 0 in block <adc_monitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_rstPort_n<5>> (without init value) has a constant value of 0 in block <adc_monitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <slowCtBusRd<15:15>> (without init value) have a constant value of 0 in block <ReadEngine>.
WARNING:Xst:2404 -  FFs/Latches <din<15:10>> (without init value) have a constant value of 0 in block <USERSYSMON>.
WARNING:Xst:2404 -  FFs/Latches <tensionDacSi1<15:12>> (without init value) have a constant value of 0 in block <OffsetCtrl>.
WARNING:Xst:2404 -  FFs/Latches <tensionDacSi2<15:12>> (without init value) have a constant value of 0 in block <OffsetCtrl>.
WARNING:Xst:2404 -  FFs/Latches <tensionDac<15:12>> (without init value) have a constant value of 0 in block <OffsetCtrl>.
WARNING:Xst:2404 -  FFs/Latches <tensionDacCsi<15:12>> (without init value) have a constant value of 0 in block <OffsetCtrl>.
WARNING:Xst:2404 -  FFs/Latches <slowCtBusRd<15:14>> (without init value) have a constant value of 0 in block <OffsetCtrl>.
WARNING:Xst:2404 -  FFs/Latches <slowCtBusRd<13:10>> (without init value) have a constant value of 0 in block <OffsetCtrl>.
WARNING:Xst:2677 - Node <mode_1> of sequential type is unconnected in block <PicItf>.
WARNING:Xst:2677 - Node <sMeani_18> of sequential type is unconnected in block <baseline>.
WARNING:Xst:2677 - Node <sMeani_19> of sequential type is unconnected in block <baseline>.
WARNING:Xst:2677 - Node <sMeani_20> of sequential type is unconnected in block <baseline>.
WARNING:Xst:2677 - Node <sMeani_21> of sequential type is unconnected in block <baseline>.
WARNING:Xst:2677 - Node <tensionDacSi1_0> of sequential type is unconnected in block <OffsetCtrl>.
WARNING:Xst:2677 - Node <tensionDacSi1_1> of sequential type is unconnected in block <OffsetCtrl>.
WARNING:Xst:2677 - Node <tensionDacSi2_0> of sequential type is unconnected in block <OffsetCtrl>.
WARNING:Xst:2677 - Node <tensionDacSi2_1> of sequential type is unconnected in block <OffsetCtrl>.
WARNING:Xst:2677 - Node <tensionDacCsi_0> of sequential type is unconnected in block <OffsetCtrl>.
WARNING:Xst:2677 - Node <tensionDacCsi_1> of sequential type is unconnected in block <OffsetCtrl>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 30
# ROMs                                                 : 9
 256x4-bit ROM                                         : 3
 4x2-bit ROM                                           : 6
# Adders/Subtractors                                   : 126
 10-bit subtractor                                     : 13
 11-bit subtractor                                     : 2
 13-bit subtractor                                     : 3
 14-bit subtractor                                     : 4
 15-bit subtractor                                     : 7
 16-bit adder                                          : 1
 16-bit subtractor                                     : 7
 2-bit adder                                           : 1
 2-bit subtractor                                      : 1
 20-bit adder                                          : 3
 20-bit addsub                                         : 3
 22-bit adder                                          : 3
 22-bit subtractor                                     : 3
 24-bit adder                                          : 8
 24-bit addsub                                         : 8
 24-bit subtractor                                     : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 6
 4-bit adder                                           : 3
 4-bit subtractor                                      : 8
 5-bit adder                                           : 4
 5-bit subtractor                                      : 7
 6-bit adder                                           : 6
 6-bit subtractor                                      : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 9
 8-bit adder carry out                                 : 3
 8-bit subtractor                                      : 7
 9-bit subtractor                                      : 1
# Counters                                             : 102
 10-bit up counter                                     : 31
 11-bit down counter                                   : 1
 11-bit up counter                                     : 4
 12-bit down counter                                   : 3
 12-bit up counter                                     : 7
 13-bit down counter                                   : 3
 13-bit up counter                                     : 6
 14-bit up counter                                     : 1
 14-bit updown counter                                 : 1
 15-bit up counter                                     : 2
 2-bit up counter                                      : 1
 3-bit up counter                                      : 3
 4-bit down counter                                    : 2
 4-bit up counter                                      : 11
 5-bit up counter                                      : 5
 6-bit up counter                                      : 3
 8-bit down counter                                    : 2
 8-bit up counter                                      : 15
 9-bit up counter                                      : 1
# Registers                                            : 3879
 Flip-Flops                                            : 3879
# Latches                                              : 38
 1-bit latch                                           : 35
 3-bit latch                                           : 2
 4-bit latch                                           : 1
# Comparators                                          : 90
 10-bit comparator equal                               : 4
 10-bit comparator greatequal                          : 3
 10-bit comparator not equal                           : 7
 11-bit comparator equal                               : 5
 11-bit comparator not equal                           : 4
 12-bit comparator greatequal                          : 3
 13-bit comparator greatequal                          : 3
 13-bit comparator less                                : 3
 14-bit comparator less                                : 3
 16-bit comparator greater                             : 3
 16-bit comparator lessequal                           : 3
 24-bit comparator lessequal                           : 4
 25-bit comparator greatequal                          : 4
 25-bit comparator lessequal                           : 4
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 1
 4-bit comparator not equal                            : 1
 5-bit comparator less                                 : 1
 6-bit comparator equal                                : 3
 8-bit comparator equal                                : 3
 8-bit comparator greater                              : 12
 8-bit comparator less                                 : 6
 8-bit comparator not equal                            : 6
 9-bit comparator greatequal                           : 3
# Multiplexers                                         : 31
 1-bit 16-to-1 multiplexer                             : 6
 1-bit 5-to-1 multiplexer                              : 12
 1-bit 8-to-1 multiplexer                              : 1
 14-bit 5-to-1 multiplexer                             : 6
 3-bit 5-to-1 multiplexer                              : 6
# Logic shifters                                       : 3
 22-bit shifter arithmetic right                       : 3
# Xors                                                 : 5
 1-bit xor2                                            : 3
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <configReg_0> (without init value) has a constant value of 0 in block <GeneralIo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <configReg_3> (without init value) has a constant value of 0 in block <GeneralIo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <trigBitmask_3> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trigBitmask_7> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trigBitmask_11> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trigBitmask_12> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trigBitmask_13> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <itemCntr_0> (without init value) has a constant value of 0 in block <reader_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <itemCntr_0> (without init value) has a constant value of 0 in block <reader_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <itemCntr_0> (without init value) has a constant value of 0 in block <reader_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_rstPort_n<0>> (without init value) has a constant value of 0 in block <AdcMon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_rstPort_n<3>> (without init value) has a constant value of 0 in block <AdcMon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_rstPort_n<1>> (without init value) has a constant value of 0 in block <AdcMon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_rstPort_n<2>> (without init value) has a constant value of 0 in block <AdcMon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_rstPort_n<4>> (without init value) has a constant value of 0 in block <AdcMon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_rstPort_n<5>> (without init value) has a constant value of 0 in block <AdcMon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit AdcMon Conflict on KEEP property on signal Mtridata_rstPort_n<0> and Mtridata_rstPort_n<3> Mtridata_rstPort_n<3> signal will be lost.
WARNING:Xst:638 - in unit AdcMon Conflict on KEEP property on signal Mtridata_rstPort_n<0> and Mtridata_rstPort_n<1> Mtridata_rstPort_n<1> signal will be lost.
WARNING:Xst:638 - in unit AdcMon Conflict on KEEP property on signal Mtridata_rstPort_n<0> and Mtridata_rstPort_n<2> Mtridata_rstPort_n<2> signal will be lost.
WARNING:Xst:638 - in unit AdcMon Conflict on KEEP property on signal Mtridata_rstPort_n<0> and Mtridata_rstPort_n<4> Mtridata_rstPort_n<4> signal will be lost.
WARNING:Xst:638 - in unit AdcMon Conflict on KEEP property on signal Mtridata_rstPort_n<0> and Mtridata_rstPort_n<5> Mtridata_rstPort_n<5> signal will be lost.
WARNING:Xst:1710 - FF/Latch <din_2> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <din_3> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <din_4> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <din_5> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <din_6> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <din_7> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <din_8> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <din_9> (without init value) has a constant value of 1 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tensionDac_0> (without init value) has a constant value of 0 in block <OffsetCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tensionDac_1> (without init value) has a constant value of 0 in block <OffsetCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <slowCtBusRd_10> (without init value) has a constant value of 0 in block <SysMonitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_11> (without init value) has a constant value of 0 in block <SysMonitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_12> (without init value) has a constant value of 0 in block <SysMonitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_13> (without init value) has a constant value of 0 in block <SysMonitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_14> (without init value) has a constant value of 0 in block <SysMonitor>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <blockNrj/formeur/lateTimer> in Unit <CsiChannel> is equivalent to the following FF/Latch, which will be removed : <blockFastNrj/formeur/lateTimer> 
WARNING:Xst:1710 - FF/Latch <daddr_5> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <daddr_4> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <daddr_3> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <daddr_2> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <blockFastNrj/trigSlowLocal> of sequential type is unconnected in block <CsiChannel>.
INFO:Xst:2146 - In block <Energy_1>, Counter <formeur/rising/compteur> <formeur/falling/compteur> are equivalent, XST will keep only <formeur/rising/compteur>.
INFO:Xst:2146 - In block <ETrigger_1>, Counter <baseMean/meanPtRd> <baseMean/pretrigPtRd> are equivalent, XST will keep only <baseMean/meanPtRd>.
INFO:Xst:2146 - In block <ETrigger_1>, Counter <formeur/rising/compteur> <formeur/falling/compteur> are equivalent, XST will keep only <formeur/rising/compteur>.
INFO:Xst:2146 - In block <Energy_2>, Counter <formeur/rising/compteur> <formeur/falling/compteur> are equivalent, XST will keep only <formeur/rising/compteur>.
INFO:Xst:2146 - In block <ETrigger_2>, Counter <baseMean/meanPtRd> <baseMean/pretrigPtRd> are equivalent, XST will keep only <baseMean/meanPtRd>.
INFO:Xst:2146 - In block <ETrigger_2>, Counter <formeur/rising/compteur> <formeur/falling/compteur> are equivalent, XST will keep only <formeur/rising/compteur>.
INFO:Xst:2146 - In block <ETrigger_3>, Counter <baseMean/meanPtRd> <baseMean/pretrigPtRd> are equivalent, XST will keep only <baseMean/meanPtRd>.
INFO:Xst:2146 - In block <ETrigger_3>, Counter <formeur/rising/compteur> <formeur/falling/compteur> are equivalent, XST will keep only <formeur/rising/compteur>.
INFO:Xst:2146 - In block <CsiChannel>, Counter <blockNrj/formeur/falling/compteur> <blockNrj/formeur/rising/compteur> <blockFastNrj/formeur/rising/compteur> <blockFastNrj/formeur/falling/compteur> are equivalent, XST will keep only <blockNrj/formeur/falling/compteur>.
INFO:Xst:1901 - Instance adc_clk_del in unit DDR_ADC_1 of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance make_path[0].slowInstance.iddr_x in unit DDR_ADC_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[1].slowInstance.iddr_x in unit DDR_ADC_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[2].slowInstance.iddr_x in unit DDR_ADC_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[3].slowInstance.iddr_x in unit DDR_ADC_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[4].slowInstance.iddr_x in unit DDR_ADC_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[5].slowInstance.iddr_x in unit DDR_ADC_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[6].slowInstance.iddr_x in unit DDR_ADC_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[7].slowInstance.iddr_x in unit DDR_ADC_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_clk_del in unit DDR_ADC_2 of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance make_path[0].fastInstance.iddr_x in unit DDR_ADC_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[1].fastInstance.iddr_x in unit DDR_ADC_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[2].fastInstance.iddr_x in unit DDR_ADC_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[3].fastInstance.iddr_x in unit DDR_ADC_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[4].fastInstance.iddr_x in unit DDR_ADC_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[5].fastInstance.iddr_x in unit DDR_ADC_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[6].fastInstance.iddr_x in unit DDR_ADC_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[7].fastInstance.iddr_x in unit DDR_ADC_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_clk_del in unit DDR_ADC_3 of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance make_path[0].fastInstance.iddr_x in unit DDR_ADC_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[1].fastInstance.iddr_x in unit DDR_ADC_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[2].fastInstance.iddr_x in unit DDR_ADC_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[3].fastInstance.iddr_x in unit DDR_ADC_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[4].fastInstance.iddr_x in unit DDR_ADC_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[5].fastInstance.iddr_x in unit DDR_ADC_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[6].fastInstance.iddr_x in unit DDR_ADC_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[7].fastInstance.iddr_x in unit DDR_ADC_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_clk_del in unit DDR_ADC_4 of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance make_path[0].slowInstance.iddr_x in unit DDR_ADC_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[1].slowInstance.iddr_x in unit DDR_ADC_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[2].slowInstance.iddr_x in unit DDR_ADC_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[3].slowInstance.iddr_x in unit DDR_ADC_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[4].slowInstance.iddr_x in unit DDR_ADC_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[5].slowInstance.iddr_x in unit DDR_ADC_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[6].slowInstance.iddr_x in unit DDR_ADC_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[7].slowInstance.iddr_x in unit DDR_ADC_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_clk_del in unit DDR_ADC_5 of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance make_path[0].fastInstance.iddr_x in unit DDR_ADC_5 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[1].fastInstance.iddr_x in unit DDR_ADC_5 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[2].fastInstance.iddr_x in unit DDR_ADC_5 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[3].fastInstance.iddr_x in unit DDR_ADC_5 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[4].fastInstance.iddr_x in unit DDR_ADC_5 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[5].fastInstance.iddr_x in unit DDR_ADC_5 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[6].fastInstance.iddr_x in unit DDR_ADC_5 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[7].fastInstance.iddr_x in unit DDR_ADC_5 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_clk_del in unit DDR_ADC_6 of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance make_path[0].slowInstance.iddr_x in unit DDR_ADC_6 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[1].slowInstance.iddr_x in unit DDR_ADC_6 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[2].slowInstance.iddr_x in unit DDR_ADC_6 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[3].slowInstance.iddr_x in unit DDR_ADC_6 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[4].slowInstance.iddr_x in unit DDR_ADC_6 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[5].slowInstance.iddr_x in unit DDR_ADC_6 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[6].slowInstance.iddr_x in unit DDR_ADC_6 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[7].slowInstance.iddr_x in unit DDR_ADC_6 of type IDDR has been replaced by IDDR_2CLK
WARNING:Xst:2041 - Unit telescope: 1 internal tristate is replaced by logic (pull-up yes): N4.

Optimizing unit <telescope> ...

Optimizing unit <GeneralIo> ...
