{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-63-g2dc71213)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\constraints.cst",
        "packer.partno": "GW2AR-LV18QN88C8/I7",
        "packer.chipdb": "GW2A-18C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:4.1-53.10"
      },
      "ports": {
        "uart_tx": {
          "direction": "output",
          "bits": [ 9272 ]
        },
        "uart_rx": {
          "direction": "input",
          "bits": [ 9271 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 9351, 9348, 9345, 9342, 9339, 9336 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 9269 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 9268 ]
        },
        "adcIn": {
          "direction": "input",
          "bits": [ 9331, 9313, 9307, 9301, 9333, 9295, 9289, 9315 ]
        }
      },
      "cells": {
        "txIntervalCounter_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48Y28/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y28/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10256 ],
            "COUT": [ 10265 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10256 ],
            "COUT": [ 10264 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10256 ],
            "COUT": [ 10263 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y30/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10256 ],
            "COUT": [ 10262 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y31/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10256 ],
            "COUT": [ 10261 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50Y27/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 10256 ]
          }
        },
        "uart_tx_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X49Y0/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:13.12-13.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9272 ],
            "I": [ 10212 ]
          }
        },
        "u.uart_rx_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9631 ],
            "I1": [ 9639 ],
            "I0": [ 9638 ],
            "F": [ 9845 ]
          }
        },
        "u.uart_rx_LUT4_I0_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9646 ],
            "I1": [ 9644 ],
            "I0": [ 9634 ],
            "F": [ 9649 ]
          }
        },
        "u.uart_rx_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9646 ],
            "I2": [ 9644 ],
            "I1": [ 9634 ],
            "I0": [ 9650 ],
            "F": [ 9625 ]
          }
        },
        "u.uart_rx_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9646 ],
            "I2": [ 9644 ],
            "I1": [ 9634 ],
            "I0": [ 9650 ],
            "F": [ 9704 ]
          }
        },
        "u.uart_rx_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X43Y0/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:12.11-12.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9650 ],
            "I": [ 9271 ]
          }
        },
        "u.txState_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y28/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 9437 ]
          }
        },
        "u.txState_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y29/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 9423 ]
          }
        },
        "u.txState_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y28/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 10224 ]
          }
        },
        "u.txState_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y28/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9433 ],
            "I2": [ 9950 ],
            "I1": [ 9955 ],
            "I0": [ 9423 ],
            "F": [ 10223 ]
          }
        },
        "u.txState_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y29/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9878 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 10227 ]
          }
        },
        "u.txState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y28/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9430 ],
            "D": [ 10227 ],
            "CLK": [ 9279 ],
            "CE": [ 10223 ]
          }
        },
        "u.txState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y28/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9427 ],
            "D": [ 9876 ],
            "CLK": [ 9279 ],
            "CE": [ 10223 ]
          }
        },
        "u.txState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y28/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9420 ],
            "D": [ 10224 ],
            "CLK": [ 9279 ],
            "CE": [ 10223 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_S0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y30/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9863 ],
            "I2": [ 9858 ],
            "I1": [ 9329 ],
            "I0": [ 9311 ],
            "F": [ 10219 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y31/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9863 ],
            "I2": [ 9858 ],
            "I1": [ 9305 ],
            "I0": [ 9299 ],
            "F": [ 10218 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y30/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9876 ],
            "I2": [ 10219 ],
            "I1": [ 10218 ],
            "I0": [ 9853 ],
            "F": [ 10215 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y30/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9876 ],
            "F": [ 10214 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y30/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9895 ],
            "O": [ 10210 ],
            "I1": [ 10215 ],
            "I0": [ 10214 ]
          }
        },
        "u.txPinRegister_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y29/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10257 ],
            "Q": [ 10212 ],
            "D": [ 10210 ],
            "CLK": [ 9279 ],
            "CE": [ 9418 ]
          }
        },
        "u.txCounter_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y30/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9908 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 9912 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y32/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10067 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 10206 ]
          }
        },
        "u.txCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y32/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9480 ],
            "D": [ 10206 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y32/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10068 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 10203 ]
          }
        },
        "u.txCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y32/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9479 ],
            "D": [ 10203 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y31/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9957 ],
            "I3": [ 10256 ],
            "I1": [ 9450 ],
            "I0": [ 10257 ],
            "COUT": [ 10200 ],
            "CIN": [ 10198 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y31/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9943 ],
            "I3": [ 10256 ],
            "I1": [ 9449 ],
            "I0": [ 10257 ],
            "COUT": [ 10196 ],
            "CIN": [ 10200 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y31/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9973 ],
            "I3": [ 10256 ],
            "I1": [ 9451 ],
            "I0": [ 10257 ],
            "COUT": [ 10198 ],
            "CIN": [ 10178 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_5_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y31/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9939 ],
            "I3": [ 10256 ],
            "I1": [ 9448 ],
            "I0": [ 10257 ],
            "COUT": [ 10194 ],
            "CIN": [ 10196 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y31/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9934 ],
            "I3": [ 10256 ],
            "I1": [ 9476 ],
            "I0": [ 10257 ],
            "COUT": [ 10192 ],
            "CIN": [ 10194 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y31/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9930 ],
            "I3": [ 10256 ],
            "I1": [ 9475 ],
            "I0": [ 10257 ],
            "COUT": [ 10190 ],
            "CIN": [ 10192 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y31/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9926 ],
            "I3": [ 10256 ],
            "I1": [ 9474 ],
            "I0": [ 10257 ],
            "COUT": [ 10175 ],
            "CIN": [ 10190 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y31/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 10022 ],
            "I3": [ 10256 ],
            "I1": [ 9468 ],
            "I0": [ 10257 ],
            "COUT": [ 10180 ],
            "CIN": [ 10185 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y31/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 10187 ],
            "I3": [ 10256 ],
            "I1": [ 9471 ],
            "I0": [ 10256 ],
            "COUT": [ 10184 ],
            "CIN": [ 10261 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y31/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 10033 ],
            "I3": [ 10256 ],
            "I1": [ 9469 ],
            "I0": [ 10257 ],
            "COUT": [ 10185 ],
            "CIN": [ 10184 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y31/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 10002 ],
            "I3": [ 10256 ],
            "I1": [ 9443 ],
            "I0": [ 10257 ],
            "COUT": [ 10177 ],
            "CIN": [ 10181 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y31/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 10012 ],
            "I3": [ 10256 ],
            "I1": [ 9445 ],
            "I0": [ 10257 ],
            "COUT": [ 10181 ],
            "CIN": [ 10180 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y31/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9989 ],
            "I3": [ 10256 ],
            "I1": [ 9467 ],
            "I0": [ 10257 ],
            "COUT": [ 10178 ],
            "CIN": [ 10177 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y31/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9922 ],
            "I3": [ 10256 ],
            "I1": [ 9473 ],
            "I0": [ 10257 ],
            "COUT": [ 10173 ],
            "CIN": [ 10175 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y31/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9918 ],
            "I3": [ 10256 ],
            "I1": [ 9481 ],
            "I0": [ 10257 ],
            "COUT": [ 10171 ],
            "CIN": [ 10173 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y31/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 10067 ],
            "I3": [ 10256 ],
            "I1": [ 9480 ],
            "I0": [ 10257 ],
            "COUT": [ 10169 ],
            "CIN": [ 10171 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y31/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 10068 ],
            "I3": [ 10256 ],
            "I1": [ 9479 ],
            "I0": [ 10257 ],
            "COUT": [ 10167 ],
            "CIN": [ 10169 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y31/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 10069 ],
            "I3": [ 10256 ],
            "I1": [ 9478 ],
            "I0": [ 10257 ],
            "COUT": [ 10058 ],
            "CIN": [ 10167 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y33/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10069 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 10164 ]
          }
        },
        "u.txCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y32/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9478 ],
            "D": [ 10164 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y32/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10059 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 10161 ]
          }
        },
        "u.txCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y32/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9456 ],
            "D": [ 10161 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y32/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10056 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 10158 ]
          }
        },
        "u.txCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y32/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9455 ],
            "D": [ 10158 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y30/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10053 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 10155 ]
          }
        },
        "u.txCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y31/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9454 ],
            "D": [ 10155 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y30/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10151 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y30/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10150 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y30/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9934 ],
            "O": [ 10143 ],
            "I1": [ 10151 ],
            "I0": [ 10150 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y30/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10146 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y30/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10145 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y30/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9934 ],
            "O": [ 10142 ],
            "I1": [ 10146 ],
            "I0": [ 10145 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y30/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9930 ],
            "O": [ 10127 ],
            "I1": [ 10143 ],
            "I0": [ 10142 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y30/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10138 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y30/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10137 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y30/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9934 ],
            "O": [ 10130 ],
            "I1": [ 10138 ],
            "I0": [ 10137 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y30/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10133 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y30/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10132 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y30/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9934 ],
            "O": [ 10129 ],
            "I1": [ 10133 ],
            "I0": [ 10132 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y30/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9930 ],
            "O": [ 10126 ],
            "I1": [ 10130 ],
            "I0": [ 10129 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y30/MUX3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9926 ],
            "O": [ 10095 ],
            "I1": [ 10127 ],
            "I0": [ 10126 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y30/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10122 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y30/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10121 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y30/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9934 ],
            "O": [ 10114 ],
            "I1": [ 10122 ],
            "I0": [ 10121 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y30/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10117 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y30/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10116 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y30/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9934 ],
            "O": [ 10113 ],
            "I1": [ 10117 ],
            "I0": [ 10116 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y30/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9930 ],
            "O": [ 10098 ],
            "I1": [ 10114 ],
            "I0": [ 10113 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y30/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10109 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y30/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10108 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y30/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9934 ],
            "O": [ 10101 ],
            "I1": [ 10109 ],
            "I0": [ 10108 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y30/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10104 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y30/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9989 ],
            "I2": [ 10012 ],
            "I1": [ 10033 ],
            "I0": [ 9471 ],
            "F": [ 10103 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y30/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9934 ],
            "O": [ 10100 ],
            "I1": [ 10104 ],
            "I0": [ 10103 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y30/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9930 ],
            "O": [ 10097 ],
            "I1": [ 10101 ],
            "I0": [ 10100 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y30/MUX3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9926 ],
            "O": [ 10094 ],
            "I1": [ 10098 ],
            "I0": [ 10097 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y30/MUX7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9922 ],
            "O": [ 9901 ],
            "I1": [ 10095 ],
            "I0": [ 10094 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y29/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9908 ],
            "I2": [ 9907 ],
            "I1": [ 9906 ],
            "I0": [ 9903 ],
            "F": [ 10090 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y29/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10089 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y29/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9900 ],
            "O": [ 9950 ],
            "I1": [ 10090 ],
            "I0": [ 10089 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y29/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10086 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y29/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9901 ],
            "O": [ 9955 ],
            "I1": [ 10084 ],
            "I0": [ 10086 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y29/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10047 ],
            "I2": [ 10053 ],
            "I1": [ 10056 ],
            "I0": [ 10059 ],
            "F": [ 10084 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y29/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10080 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y29/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10079 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y29/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9943 ],
            "O": [ 10072 ],
            "I1": [ 10080 ],
            "I0": [ 10079 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y29/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10075 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y29/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9957 ],
            "I2": [ 9973 ],
            "I1": [ 10002 ],
            "I0": [ 10022 ],
            "F": [ 10074 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y29/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9943 ],
            "O": [ 10071 ],
            "I1": [ 10075 ],
            "I0": [ 10074 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y29/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9939 ],
            "O": [ 9900 ],
            "I1": [ 10072 ],
            "I0": [ 10071 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y31/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10069 ],
            "I2": [ 10068 ],
            "I1": [ 10067 ],
            "I0": [ 9918 ],
            "F": [ 9903 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y31/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9907 ],
            "I3": [ 10256 ],
            "I1": [ 9464 ],
            "I0": [ 10257 ],
            "COUT": [ 10063 ],
            "CIN": [ 10061 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y31/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9908 ],
            "I3": [ 10256 ],
            "I1": [ 9463 ],
            "I0": [ 10257 ],
            "COUT": [ 10064 ],
            "CIN": [ 10063 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y31/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9906 ],
            "I3": [ 10256 ],
            "I1": [ 9465 ],
            "I0": [ 10257 ],
            "COUT": [ 10061 ],
            "CIN": [ 10050 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y31/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 10059 ],
            "I3": [ 10256 ],
            "I1": [ 9456 ],
            "I0": [ 10257 ],
            "COUT": [ 10055 ],
            "CIN": [ 10058 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y31/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 10056 ],
            "I3": [ 10256 ],
            "I1": [ 9455 ],
            "I0": [ 10257 ],
            "COUT": [ 10052 ],
            "CIN": [ 10055 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y31/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 10053 ],
            "I3": [ 10256 ],
            "I1": [ 9454 ],
            "I0": [ 10257 ],
            "COUT": [ 10049 ],
            "CIN": [ 10052 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y31/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 10047 ],
            "I3": [ 10256 ],
            "I1": [ 9453 ],
            "I0": [ 10257 ],
            "COUT": [ 10050 ],
            "CIN": [ 10049 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y30/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10047 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 10045 ]
          }
        },
        "u.txCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y30/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9453 ],
            "D": [ 10045 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y31/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9906 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 9998 ]
          }
        },
        "u.txCounter_DFFE_Q_24_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y30/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9423 ],
            "I1": [ 9437 ],
            "I0": [ 9471 ],
            "F": [ 10041 ]
          }
        },
        "u.txCounter_DFFE_Q_24": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y30/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9471 ],
            "D": [ 10041 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y29/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10033 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 10037 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y29/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10033 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 10036 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y29/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9955 ],
            "O": [ 10027 ],
            "I1": [ 10037 ],
            "I0": [ 10036 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y29/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10033 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 10030 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y29/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10033 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 10029 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y29/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9955 ],
            "O": [ 10026 ],
            "I1": [ 10030 ],
            "I0": [ 10029 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y29/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9950 ],
            "O": [ 10024 ],
            "I1": [ 10027 ],
            "I0": [ 10026 ]
          }
        },
        "u.txCounter_DFFE_Q_23": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y30/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9469 ],
            "D": [ 10024 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y32/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10022 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 10020 ]
          }
        },
        "u.txCounter_DFFE_Q_22": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y32/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9468 ],
            "D": [ 10020 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y29/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10012 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 10016 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y29/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10012 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 10015 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y29/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9955 ],
            "O": [ 10007 ],
            "I1": [ 10016 ],
            "I0": [ 10015 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y29/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10012 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 10010 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y29/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10012 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 10009 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y29/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9955 ],
            "O": [ 10006 ],
            "I1": [ 10010 ],
            "I0": [ 10009 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y29/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9950 ],
            "O": [ 10004 ],
            "I1": [ 10007 ],
            "I0": [ 10006 ]
          }
        },
        "u.txCounter_DFFE_Q_21": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y30/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9445 ],
            "D": [ 10004 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_20_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y30/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10002 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 10000 ]
          }
        },
        "u.txCounter_DFFE_Q_20": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y30/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9443 ],
            "D": [ 10000 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y31/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9465 ],
            "D": [ 9998 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y31/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9907 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 9914 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y30/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9989 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 9993 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y30/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9989 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 9992 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y30/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9955 ],
            "O": [ 9984 ],
            "I1": [ 9993 ],
            "I0": [ 9992 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y30/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9989 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 9987 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y30/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9989 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 9986 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y30/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9955 ],
            "O": [ 9983 ],
            "I1": [ 9987 ],
            "I0": [ 9986 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y30/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9950 ],
            "O": [ 9981 ],
            "I1": [ 9984 ],
            "I0": [ 9983 ]
          }
        },
        "u.txCounter_DFFE_Q_19": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y29/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9467 ],
            "D": [ 9981 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y29/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9973 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 9977 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y29/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9973 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 9976 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y29/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9955 ],
            "O": [ 9968 ],
            "I1": [ 9977 ],
            "I0": [ 9976 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y29/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9973 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 9971 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y29/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9973 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 9970 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y29/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9955 ],
            "O": [ 9967 ],
            "I1": [ 9971 ],
            "I0": [ 9970 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y29/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9950 ],
            "O": [ 9965 ],
            "I1": [ 9968 ],
            "I0": [ 9967 ]
          }
        },
        "u.txCounter_DFFE_Q_18": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y30/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9451 ],
            "D": [ 9965 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y29/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9957 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 9961 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y29/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9957 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 9960 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y29/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9955 ],
            "O": [ 9948 ],
            "I1": [ 9961 ],
            "I0": [ 9960 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y29/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9957 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 9953 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y29/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9957 ],
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 9952 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y29/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9955 ],
            "O": [ 9947 ],
            "I1": [ 9953 ],
            "I0": [ 9952 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y29/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9950 ],
            "O": [ 9945 ],
            "I1": [ 9948 ],
            "I0": [ 9947 ]
          }
        },
        "u.txCounter_DFFE_Q_17": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y29/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9450 ],
            "D": [ 9945 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y32/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9943 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 9941 ]
          }
        },
        "u.txCounter_DFFE_Q_16": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y32/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9449 ],
            "D": [ 9941 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y32/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9939 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 9936 ]
          }
        },
        "u.txCounter_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y32/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9448 ],
            "D": [ 9936 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_14_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y32/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9934 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 9932 ]
          }
        },
        "u.txCounter_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y32/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9476 ],
            "D": [ 9932 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y32/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9930 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 9928 ]
          }
        },
        "u.txCounter_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y32/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9475 ],
            "D": [ 9928 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y33/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9926 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 9924 ]
          }
        },
        "u.txCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y33/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9474 ],
            "D": [ 9924 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y32/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9922 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 9920 ]
          }
        },
        "u.txCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y32/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9473 ],
            "D": [ 9920 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y32/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9918 ],
            "I1": [ 9423 ],
            "I0": [ 9437 ],
            "F": [ 9916 ]
          }
        },
        "u.txCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y32/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9481 ],
            "D": [ 9916 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y31/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9464 ],
            "D": [ 9914 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y30/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9463 ],
            "D": [ 9912 ],
            "CLK": [ 9279 ],
            "CE": [ 9484 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y31/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9863 ],
            "I2": [ 9858 ],
            "I1": [ 9319 ],
            "I0": [ 9293 ],
            "F": [ 9897 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y31/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9863 ],
            "I2": [ 9858 ],
            "I1": [ 9287 ],
            "I0": [ 9282 ],
            "F": [ 9896 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_1_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y30/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9908 ],
            "I1": [ 9907 ],
            "I0": [ 9906 ],
            "F": [ 9880 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y30/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9430 ],
            "I1": [ 9427 ],
            "I0": [ 9420 ],
            "F": [ 9876 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y30/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9903 ],
            "I0": [ 9438 ],
            "F": [ 9872 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y29/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9901 ],
            "I0": [ 9900 ],
            "F": [ 9882 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y30/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9892 ],
            "I2": [ 9863 ],
            "I1": [ 9858 ],
            "I0": [ 9853 ],
            "F": [ 9878 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y31/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9892 ],
            "I2": [ 9897 ],
            "I1": [ 9896 ],
            "I0": [ 9853 ],
            "F": [ 9895 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y29/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9430 ],
            "I0": [ 9420 ],
            "F": [ 9892 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y30/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9882 ],
            "I2": [ 9880 ],
            "I1": [ 9892 ],
            "I0": [ 9876 ],
            "F": [ 9888 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y30/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9887 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y30/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9872 ],
            "O": [ 9855 ],
            "I1": [ 9888 ],
            "I0": [ 9887 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 10257 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y30/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:162.36-162.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9851 ],
            "I3": [ 10256 ],
            "I1": [ 9853 ],
            "I0": [ 10257 ],
            "COUT": [ 9884 ],
            "CIN": [ 9861 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y30/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9882 ],
            "I2": [ 9880 ],
            "I1": [ 9878 ],
            "I0": [ 9876 ],
            "F": [ 9870 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y30/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9869 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y30/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9872 ],
            "O": [ 9850 ],
            "I1": [ 9870 ],
            "I0": [ 9869 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y29/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9863 ],
            "F": [ 9866 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y29/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9855 ],
            "Q": [ 9863 ],
            "D": [ 9866 ],
            "CLK": [ 9279 ],
            "CE": [ 9850 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y30/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:162.36-162.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9864 ],
            "I3": [ 10256 ],
            "I1": [ 9863 ],
            "I0": [ 10256 ],
            "COUT": [ 9860 ],
            "CIN": [ 10262 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y30/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:162.36-162.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9857 ],
            "I3": [ 10256 ],
            "I1": [ 9858 ],
            "I0": [ 10257 ],
            "COUT": [ 9861 ],
            "CIN": [ 9860 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y30/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9855 ],
            "Q": [ 9858 ],
            "D": [ 9857 ],
            "CLK": [ 9279 ],
            "CE": [ 9850 ]
          }
        },
        "u.txBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y30/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-185.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9855 ],
            "Q": [ 9853 ],
            "D": [ 9851 ],
            "CLK": [ 9279 ],
            "CE": [ 9850 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9695 ],
            "I1": [ 9690 ],
            "I0": [ 9687 ],
            "F": [ 9840 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9649 ],
            "I0": [ 9840 ],
            "F": [ 9836 ]
          }
        },
        "u.rxState_DFFE_Q_CE_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9621 ],
            "I0": [ 9642 ],
            "F": [ 9761 ]
          }
        },
        "u.rxState_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9845 ],
            "I2": [ 9725 ],
            "I1": [ 9761 ],
            "I0": [ 9704 ],
            "F": [ 9835 ]
          }
        },
        "u.rxState_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9840 ],
            "I2": [ 9646 ],
            "I1": [ 9644 ],
            "I0": [ 9634 ],
            "F": [ 9842 ]
          }
        },
        "u.rxState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9646 ],
            "D": [ 9842 ],
            "CLK": [ 9279 ],
            "CE": [ 9835 ]
          }
        },
        "u.rxState_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010001010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9840 ],
            "I2": [ 9646 ],
            "I1": [ 9644 ],
            "I0": [ 9634 ],
            "F": [ 9838 ]
          }
        },
        "u.rxState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9644 ],
            "D": [ 9838 ],
            "CLK": [ 9279 ],
            "CE": [ 9835 ]
          }
        },
        "u.rxState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9634 ],
            "D": [ 9836 ],
            "CLK": [ 9279 ],
            "CE": [ 9835 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9744 ],
            "I2": [ 9747 ],
            "I1": [ 9717 ],
            "I0": [ 9750 ],
            "F": [ 9831 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9830 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9740 ],
            "O": [ 9638 ],
            "I1": [ 9831 ],
            "I0": [ 9830 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y37/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9781 ],
            "I2": [ 9785 ],
            "I1": [ 9789 ],
            "I0": [ 9792 ],
            "F": [ 9639 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9636 ],
            "I0": [ 9634 ],
            "F": [ 9621 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9636 ],
            "I0": [ 9634 ],
            "F": [ 9754 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9646 ],
            "I0": [ 9644 ],
            "F": [ 9636 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y37/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9817 ],
            "I1": [ 9766 ],
            "I0": [ 9775 ],
            "F": [ 9631 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y37/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9817 ],
            "I3": [ 10256 ],
            "I1": [ 9707 ],
            "I0": [ 10257 ],
            "COUT": [ 9823 ],
            "CIN": [ 9769 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9791 ],
            "I2": [ 9788 ],
            "I1": [ 9784 ],
            "I0": [ 9780 ],
            "F": [ 9820 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y38/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9820 ],
            "I2": [ 9773 ],
            "I1": [ 9711 ],
            "I0": [ 9707 ],
            "F": [ 9756 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9714 ],
            "I2": [ 9746 ],
            "I1": [ 9743 ],
            "I0": [ 9739 ],
            "F": [ 9752 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y37/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9761 ],
            "I1": [ 9817 ],
            "I0": [ 9754 ],
            "F": [ 9705 ]
          }
        },
        "u.rxCounter_DFFE_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9627 ],
            "I2": [ 9754 ],
            "I1": [ 9747 ],
            "I0": [ 9642 ],
            "F": [ 9813 ]
          }
        },
        "u.rxCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9746 ],
            "D": [ 9813 ],
            "CLK": [ 9279 ],
            "CE": [ 9704 ]
          }
        },
        "u.rxCounter_DFFE_Q_8_D_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9725 ],
            "I0": [ 9761 ],
            "F": [ 9718 ]
          }
        },
        "u.rxCounter_DFFE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9718 ],
            "I0": [ 9744 ],
            "F": [ 9809 ]
          }
        },
        "u.rxCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9743 ],
            "D": [ 9809 ],
            "CLK": [ 9279 ],
            "CE": [ 9704 ]
          }
        },
        "u.rxCounter_DFFE_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9627 ],
            "I2": [ 9725 ],
            "I1": [ 9740 ],
            "I0": [ 9642 ],
            "F": [ 9806 ]
          }
        },
        "u.rxCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9739 ],
            "D": [ 9806 ],
            "CLK": [ 9279 ],
            "CE": [ 9704 ]
          }
        },
        "u.rxCounter_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9627 ],
            "I2": [ 9725 ],
            "I1": [ 9792 ],
            "I0": [ 9642 ],
            "F": [ 9803 ]
          }
        },
        "u.rxCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9791 ],
            "D": [ 9803 ],
            "CLK": [ 9279 ],
            "CE": [ 9704 ]
          }
        },
        "u.rxCounter_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9627 ],
            "I2": [ 9754 ],
            "I1": [ 9789 ],
            "I0": [ 9642 ],
            "F": [ 9800 ]
          }
        },
        "u.rxCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9788 ],
            "D": [ 9800 ],
            "CLK": [ 9279 ],
            "CE": [ 9704 ]
          }
        },
        "u.rxCounter_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y37/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9761 ],
            "I1": [ 9754 ],
            "I0": [ 9785 ],
            "F": [ 9797 ]
          }
        },
        "u.rxCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y37/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9784 ],
            "D": [ 9797 ],
            "CLK": [ 9279 ],
            "CE": [ 9704 ]
          }
        },
        "u.rxCounter_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9761 ],
            "I1": [ 9754 ],
            "I0": [ 9781 ],
            "F": [ 9794 ]
          }
        },
        "u.rxCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9780 ],
            "D": [ 9794 ],
            "CLK": [ 9279 ],
            "CE": [ 9704 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y37/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9792 ],
            "I3": [ 10256 ],
            "I1": [ 9791 ],
            "I0": [ 10257 ],
            "COUT": [ 9787 ],
            "CIN": [ 9738 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y37/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9789 ],
            "I3": [ 10256 ],
            "I1": [ 9788 ],
            "I0": [ 10257 ],
            "COUT": [ 9783 ],
            "CIN": [ 9787 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y37/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9785 ],
            "I3": [ 10256 ],
            "I1": [ 9784 ],
            "I0": [ 10257 ],
            "COUT": [ 9779 ],
            "CIN": [ 9783 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y37/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9781 ],
            "I3": [ 10256 ],
            "I1": [ 9780 ],
            "I0": [ 10257 ],
            "COUT": [ 9777 ],
            "CIN": [ 9779 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y37/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9775 ],
            "I3": [ 10256 ],
            "I1": [ 9773 ],
            "I0": [ 10257 ],
            "COUT": [ 9768 ],
            "CIN": [ 9777 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y37/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9761 ],
            "I1": [ 9754 ],
            "I0": [ 9775 ],
            "F": [ 9771 ]
          }
        },
        "u.rxCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9773 ],
            "D": [ 9771 ],
            "CLK": [ 9279 ],
            "CE": [ 9704 ]
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y37/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9766 ],
            "I3": [ 10256 ],
            "I1": [ 9711 ],
            "I0": [ 10257 ],
            "COUT": [ 9769 ],
            "CIN": [ 9768 ]
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y38/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9761 ],
            "I1": [ 9766 ],
            "I0": [ 9754 ],
            "F": [ 9709 ]
          }
        },
        "u.rxCounter_DFFE_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9761 ],
            "I1": [ 9732 ],
            "I0": [ 9725 ],
            "F": [ 9758 ]
          }
        },
        "u.rxCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9732 ],
            "D": [ 9758 ],
            "CLK": [ 9279 ],
            "CE": [ 9704 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9756 ],
            "I2": [ 9754 ],
            "I1": [ 9752 ],
            "I0": [ 9750 ],
            "F": [ 9725 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9732 ],
            "I0": [ 9721 ],
            "F": [ 9750 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9747 ],
            "I3": [ 10256 ],
            "I1": [ 9746 ],
            "I0": [ 10257 ],
            "COUT": [ 9742 ],
            "CIN": [ 9735 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9744 ],
            "I3": [ 10256 ],
            "I1": [ 9743 ],
            "I0": [ 10257 ],
            "COUT": [ 9737 ],
            "CIN": [ 9742 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y37/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9740 ],
            "I3": [ 10256 ],
            "I1": [ 9739 ],
            "I0": [ 10257 ],
            "COUT": [ 9738 ],
            "CIN": [ 9737 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9717 ],
            "I3": [ 10256 ],
            "I1": [ 9714 ],
            "I0": [ 10257 ],
            "COUT": [ 9735 ],
            "CIN": [ 9729 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9733 ],
            "I3": [ 10256 ],
            "I1": [ 9732 ],
            "I0": [ 10256 ],
            "COUT": [ 9728 ],
            "CIN": [ 10263 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9723 ],
            "I3": [ 10256 ],
            "I1": [ 9721 ],
            "I0": [ 10257 ],
            "COUT": [ 9729 ],
            "CIN": [ 9728 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9627 ],
            "I2": [ 9725 ],
            "I1": [ 9723 ],
            "I0": [ 9642 ],
            "F": [ 9720 ]
          }
        },
        "u.rxCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9721 ],
            "D": [ 9720 ],
            "CLK": [ 9279 ],
            "CE": [ 9704 ]
          }
        },
        "u.rxCounter_DFFE_Q_10_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9718 ],
            "I0": [ 9717 ],
            "F": [ 9713 ]
          }
        },
        "u.rxCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9714 ],
            "D": [ 9713 ],
            "CLK": [ 9279 ],
            "CE": [ 9704 ]
          }
        },
        "u.rxCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y38/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9711 ],
            "D": [ 9709 ],
            "CLK": [ 9279 ],
            "CE": [ 9704 ]
          }
        },
        "u.rxCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y37/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9707 ],
            "D": [ 9705 ],
            "CLK": [ 9279 ],
            "CE": [ 9704 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:221.28-221.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9686 ],
            "I3": [ 10256 ],
            "I1": [ 9687 ],
            "I0": [ 10257 ],
            "COUT": [ 9702 ],
            "CIN": [ 9693 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9649 ],
            "I0": [ 9625 ],
            "F": [ 9685 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9695 ],
            "F": [ 9698 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9625 ],
            "Q": [ 9695 ],
            "D": [ 9698 ],
            "CLK": [ 9279 ],
            "CE": [ 9685 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:221.28-221.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9696 ],
            "I3": [ 10256 ],
            "I1": [ 9695 ],
            "I0": [ 10256 ],
            "COUT": [ 9692 ],
            "CIN": [ 10264 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:221.28-221.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9689 ],
            "I3": [ 10256 ],
            "I1": [ 9690 ],
            "I0": [ 10257 ],
            "COUT": [ 9693 ],
            "CIN": [ 9692 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9625 ],
            "Q": [ 9690 ],
            "D": [ 9689 ],
            "CLK": [ 9279 ],
            "CE": [ 9685 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9625 ],
            "Q": [ 9687 ],
            "D": [ 9686 ],
            "CLK": [ 9279 ],
            "CE": [ 9685 ]
          }
        },
        "u.led_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9655 ],
            "F": [ 9667 ]
          }
        },
        "u.led_DFFE_Q_5_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9665 ],
            "F": [ 9681 ]
          }
        },
        "u.led_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:189.1-193.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9350 ],
            "D": [ 9681 ],
            "CLK": [ 9279 ],
            "CE": [ 9622 ]
          }
        },
        "u.led_DFFE_Q_4_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9663 ],
            "F": [ 9678 ]
          }
        },
        "u.led_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:189.1-193.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9347 ],
            "D": [ 9678 ],
            "CLK": [ 9279 ],
            "CE": [ 9622 ]
          }
        },
        "u.led_DFFE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9661 ],
            "F": [ 9675 ]
          }
        },
        "u.led_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:189.1-193.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9344 ],
            "D": [ 9675 ],
            "CLK": [ 9279 ],
            "CE": [ 9622 ]
          }
        },
        "u.led_DFFE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9659 ],
            "F": [ 9672 ]
          }
        },
        "u.led_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:189.1-193.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9341 ],
            "D": [ 9672 ],
            "CLK": [ 9279 ],
            "CE": [ 9622 ]
          }
        },
        "u.led_DFFE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9657 ],
            "F": [ 9669 ]
          }
        },
        "u.led_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:189.1-193.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9338 ],
            "D": [ 9669 ],
            "CLK": [ 9279 ],
            "CE": [ 9622 ]
          }
        },
        "u.led_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:189.1-193.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9335 ],
            "D": [ 9667 ],
            "CLK": [ 9279 ],
            "CE": [ 9622 ]
          }
        },
        "u.dataIn_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9665 ],
            "D": [ 9663 ],
            "CLK": [ 9279 ],
            "CE": [ 9649 ]
          }
        },
        "u.dataIn_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9663 ],
            "D": [ 9661 ],
            "CLK": [ 9279 ],
            "CE": [ 9649 ]
          }
        },
        "u.dataIn_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9661 ],
            "D": [ 9659 ],
            "CLK": [ 9279 ],
            "CE": [ 9649 ]
          }
        },
        "u.dataIn_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9659 ],
            "D": [ 9657 ],
            "CLK": [ 9279 ],
            "CE": [ 9649 ]
          }
        },
        "u.dataIn_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9657 ],
            "D": [ 9655 ],
            "CLK": [ 9279 ],
            "CE": [ 9649 ]
          }
        },
        "u.dataIn_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9655 ],
            "D": [ 9653 ],
            "CLK": [ 9279 ],
            "CE": [ 9649 ]
          }
        },
        "u.dataIn_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9653 ],
            "D": [ 9651 ],
            "CLK": [ 9279 ],
            "CE": [ 9649 ]
          }
        },
        "u.dataIn_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9651 ],
            "D": [ 9650 ],
            "CLK": [ 9279 ],
            "CE": [ 9649 ]
          }
        },
        "u.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y6/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:10.16-10.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9279 ],
            "I": [ 9269 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9646 ],
            "I1": [ 9644 ],
            "I0": [ 9634 ],
            "F": [ 9642 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9639 ],
            "I2": [ 9638 ],
            "I1": [ 9636 ],
            "I0": [ 9634 ],
            "F": [ 9630 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9636 ],
            "I0": [ 9634 ],
            "F": [ 9629 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9631 ],
            "O": [ 9627 ],
            "I1": [ 9630 ],
            "I0": [ 9629 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9627 ],
            "I1": [ 9621 ],
            "I0": [ 9625 ],
            "F": [ 9619 ]
          }
        },
        "u.byteReady_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:195.1-236.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9622 ],
            "D": [ 9621 ],
            "CLK": [ 9279 ],
            "CE": [ 9619 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 10256 ]
          }
        },
        "txIntervalCounter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48Y28/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9487 ],
            "I3": [ 10256 ],
            "I1": [ 9383 ],
            "I0": [ 10257 ],
            "COUT": [ 9616 ],
            "CIN": [ 9534 ]
          }
        },
        "txIntervalCounter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y28/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9613 ],
            "I3": [ 10256 ],
            "I1": [ 9394 ],
            "I0": [ 10257 ],
            "COUT": [ 9611 ],
            "CIN": [ 9494 ]
          }
        },
        "txIntervalCounter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y28/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9394 ],
            "D": [ 9613 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y28/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9609 ],
            "I3": [ 10256 ],
            "I1": [ 9393 ],
            "I0": [ 10257 ],
            "COUT": [ 9607 ],
            "CIN": [ 9611 ]
          }
        },
        "txIntervalCounter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y28/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9393 ],
            "D": [ 9609 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y28/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9605 ],
            "I3": [ 10256 ],
            "I1": [ 9381 ],
            "I0": [ 10257 ],
            "COUT": [ 9603 ],
            "CIN": [ 9607 ]
          }
        },
        "txIntervalCounter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y28/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9381 ],
            "D": [ 9605 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y28/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9601 ],
            "I3": [ 10256 ],
            "I1": [ 9380 ],
            "I0": [ 10257 ],
            "COUT": [ 9599 ],
            "CIN": [ 9603 ]
          }
        },
        "txIntervalCounter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y28/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9380 ],
            "D": [ 9601 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y28/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9597 ],
            "I3": [ 10256 ],
            "I1": [ 9379 ],
            "I0": [ 10257 ],
            "COUT": [ 9595 ],
            "CIN": [ 9599 ]
          }
        },
        "txIntervalCounter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y28/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9379 ],
            "D": [ 9597 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y28/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9593 ],
            "I3": [ 10256 ],
            "I1": [ 9378 ],
            "I0": [ 10257 ],
            "COUT": [ 9591 ],
            "CIN": [ 9595 ]
          }
        },
        "txIntervalCounter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y28/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9378 ],
            "D": [ 9593 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y28/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9580 ],
            "I3": [ 10256 ],
            "I1": [ 9386 ],
            "I0": [ 10257 ],
            "COUT": [ 9578 ],
            "CIN": [ 9591 ]
          }
        },
        "txIntervalCounter_DFFR_Q_31_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y28/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9411 ],
            "F": [ 9588 ]
          }
        },
        "txIntervalCounter_DFFR_Q_31": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y28/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9411 ],
            "D": [ 9588 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y28/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9586 ],
            "I3": [ 10256 ],
            "I1": [ 9411 ],
            "I0": [ 10256 ],
            "COUT": [ 9584 ],
            "CIN": [ 10265 ]
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y28/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9582 ],
            "I3": [ 10256 ],
            "I1": [ 9409 ],
            "I0": [ 10257 ],
            "COUT": [ 9576 ],
            "CIN": [ 9584 ]
          }
        },
        "txIntervalCounter_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y28/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9409 ],
            "D": [ 9582 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y28/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9386 ],
            "D": [ 9580 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48Y28/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9536 ],
            "I3": [ 10256 ],
            "I1": [ 9385 ],
            "I0": [ 10257 ],
            "COUT": [ 9533 ],
            "CIN": [ 9578 ]
          }
        },
        "txIntervalCounter_DFFR_Q_29_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y28/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9574 ],
            "I3": [ 10256 ],
            "I1": [ 9407 ],
            "I0": [ 10257 ],
            "COUT": [ 9572 ],
            "CIN": [ 9576 ]
          }
        },
        "txIntervalCounter_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y28/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9407 ],
            "D": [ 9574 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_28_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y28/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9570 ],
            "I3": [ 10256 ],
            "I1": [ 9405 ],
            "I0": [ 10257 ],
            "COUT": [ 9568 ],
            "CIN": [ 9572 ]
          }
        },
        "txIntervalCounter_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y28/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9405 ],
            "D": [ 9570 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_27_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y28/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9566 ],
            "I3": [ 10256 ],
            "I1": [ 9416 ],
            "I0": [ 10257 ],
            "COUT": [ 9564 ],
            "CIN": [ 9568 ]
          }
        },
        "txIntervalCounter_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y28/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9416 ],
            "D": [ 9566 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_26_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y28/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9562 ],
            "I3": [ 10256 ],
            "I1": [ 9415 ],
            "I0": [ 10257 ],
            "COUT": [ 9560 ],
            "CIN": [ 9564 ]
          }
        },
        "txIntervalCounter_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y28/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9415 ],
            "D": [ 9562 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_25_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y28/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9558 ],
            "I3": [ 10256 ],
            "I1": [ 9414 ],
            "I0": [ 10257 ],
            "COUT": [ 9556 ],
            "CIN": [ 9560 ]
          }
        },
        "txIntervalCounter_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y28/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9414 ],
            "D": [ 9558 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_24_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y28/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9554 ],
            "I3": [ 10256 ],
            "I1": [ 9413 ],
            "I0": [ 10257 ],
            "COUT": [ 9552 ],
            "CIN": [ 9556 ]
          }
        },
        "txIntervalCounter_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y28/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9413 ],
            "D": [ 9554 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_23_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y28/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9550 ],
            "I3": [ 10256 ],
            "I1": [ 9366 ],
            "I0": [ 10257 ],
            "COUT": [ 9548 ],
            "CIN": [ 9552 ]
          }
        },
        "txIntervalCounter_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y28/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9366 ],
            "D": [ 9550 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_22_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y28/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9546 ],
            "I3": [ 10256 ],
            "I1": [ 9365 ],
            "I0": [ 10257 ],
            "COUT": [ 9544 ],
            "CIN": [ 9548 ]
          }
        },
        "txIntervalCounter_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y28/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9365 ],
            "D": [ 9546 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_21_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y28/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9542 ],
            "I3": [ 10256 ],
            "I1": [ 9364 ],
            "I0": [ 10257 ],
            "COUT": [ 9540 ],
            "CIN": [ 9544 ]
          }
        },
        "txIntervalCounter_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y28/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9364 ],
            "D": [ 9542 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_20_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y28/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9538 ],
            "I3": [ 10256 ],
            "I1": [ 9363 ],
            "I0": [ 10257 ],
            "COUT": [ 9531 ],
            "CIN": [ 9540 ]
          }
        },
        "txIntervalCounter_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y28/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9363 ],
            "D": [ 9538 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48Y28/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9385 ],
            "D": [ 9536 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48Y28/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9489 ],
            "I3": [ 10256 ],
            "I1": [ 9384 ],
            "I0": [ 10257 ],
            "COUT": [ 9534 ],
            "CIN": [ 9533 ]
          }
        },
        "txIntervalCounter_DFFR_Q_19_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y28/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9529 ],
            "I3": [ 10256 ],
            "I1": [ 9371 ],
            "I0": [ 10257 ],
            "COUT": [ 9527 ],
            "CIN": [ 9531 ]
          }
        },
        "txIntervalCounter_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y28/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9371 ],
            "D": [ 9529 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_18_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y28/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9525 ],
            "I3": [ 10256 ],
            "I1": [ 9370 ],
            "I0": [ 10257 ],
            "COUT": [ 9523 ],
            "CIN": [ 9527 ]
          }
        },
        "txIntervalCounter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y28/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9370 ],
            "D": [ 9525 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y28/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9521 ],
            "I3": [ 10256 ],
            "I1": [ 9369 ],
            "I0": [ 10257 ],
            "COUT": [ 9519 ],
            "CIN": [ 9523 ]
          }
        },
        "txIntervalCounter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y28/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9369 ],
            "D": [ 9521 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y28/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9517 ],
            "I3": [ 10256 ],
            "I1": [ 9368 ],
            "I0": [ 10257 ],
            "COUT": [ 9515 ],
            "CIN": [ 9519 ]
          }
        },
        "txIntervalCounter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y28/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9368 ],
            "D": [ 9517 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y28/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9513 ],
            "I3": [ 10256 ],
            "I1": [ 9391 ],
            "I0": [ 10257 ],
            "COUT": [ 9511 ],
            "CIN": [ 9515 ]
          }
        },
        "txIntervalCounter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y28/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9391 ],
            "D": [ 9513 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y28/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9509 ],
            "I3": [ 10256 ],
            "I1": [ 9390 ],
            "I0": [ 10257 ],
            "COUT": [ 9507 ],
            "CIN": [ 9511 ]
          }
        },
        "txIntervalCounter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y28/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9390 ],
            "D": [ 9509 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y28/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9505 ],
            "I3": [ 10256 ],
            "I1": [ 9389 ],
            "I0": [ 10257 ],
            "COUT": [ 9503 ],
            "CIN": [ 9507 ]
          }
        },
        "txIntervalCounter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y28/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9389 ],
            "D": [ 9505 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y28/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9501 ],
            "I3": [ 10256 ],
            "I1": [ 9388 ],
            "I0": [ 10257 ],
            "COUT": [ 9499 ],
            "CIN": [ 9503 ]
          }
        },
        "txIntervalCounter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y28/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9388 ],
            "D": [ 9501 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y28/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9497 ],
            "I3": [ 10256 ],
            "I1": [ 9396 ],
            "I0": [ 10257 ],
            "COUT": [ 9493 ],
            "CIN": [ 9499 ]
          }
        },
        "txIntervalCounter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y28/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9396 ],
            "D": [ 9497 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y28/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10256 ],
            "SUM": [ 9491 ],
            "I3": [ 10256 ],
            "I1": [ 9395 ],
            "I0": [ 10257 ],
            "COUT": [ 9494 ],
            "CIN": [ 9493 ]
          }
        },
        "txIntervalCounter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y29/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9395 ],
            "D": [ 9491 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48Y28/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9384 ],
            "D": [ 9489 ],
            "CLK": [ 9279 ]
          }
        },
        "txIntervalCounter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48Y28/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9278 ],
            "Q": [ 9383 ],
            "D": [ 9487 ],
            "CLK": [ 9279 ]
          }
        },
        "sendOnLow_LUT4_I0_F_MUX2_LUT5_I0_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y30/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9483 ]
          }
        },
        "sendOnLow_LUT4_I0_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y30/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9434 ],
            "O": [ 9484 ],
            "I1": [ 9483 ],
            "I0": [ 9425 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y32/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9481 ],
            "I2": [ 9480 ],
            "I1": [ 9479 ],
            "I0": [ 9478 ],
            "F": [ 9461 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y32/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9476 ],
            "I2": [ 9475 ],
            "I1": [ 9474 ],
            "I0": [ 9473 ],
            "F": [ 9460 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y31/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9471 ],
            "I2": [ 9469 ],
            "I1": [ 9468 ],
            "I0": [ 9467 ],
            "F": [ 9459 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y31/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9465 ],
            "I1": [ 9464 ],
            "I0": [ 9463 ],
            "F": [ 9458 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y31/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9461 ],
            "I2": [ 9460 ],
            "I1": [ 9459 ],
            "I0": [ 9458 ],
            "F": [ 9440 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y31/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9456 ],
            "I2": [ 9455 ],
            "I1": [ 9454 ],
            "I0": [ 9453 ],
            "F": [ 9438 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y31/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9451 ],
            "I2": [ 9450 ],
            "I1": [ 9449 ],
            "I0": [ 9448 ],
            "F": [ 9446 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y31/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9446 ],
            "I1": [ 9445 ],
            "I0": [ 9443 ],
            "F": [ 9439 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y31/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9440 ],
            "I2": [ 9439 ],
            "I1": [ 9438 ],
            "I0": [ 9437 ],
            "F": [ 9434 ]
          }
        },
        "sendOnLow_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y30/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9434 ],
            "I2": [ 9423 ],
            "I1": [ 9420 ],
            "I0": [ 9355 ],
            "F": [ 9433 ]
          }
        },
        "sendOnLow_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y30/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9430 ],
            "I2": [ 9427 ],
            "I1": [ 9420 ],
            "I0": [ 9355 ],
            "F": [ 9425 ]
          }
        },
        "sendOnLow_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y29/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9423 ],
            "I1": [ 9420 ],
            "I0": [ 9355 ],
            "F": [ 9418 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y28/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9416 ],
            "I2": [ 9415 ],
            "I1": [ 9414 ],
            "I0": [ 9413 ],
            "F": [ 9401 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y28/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9411 ],
            "I2": [ 9409 ],
            "I1": [ 9407 ],
            "I0": [ 9405 ],
            "F": [ 9400 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y28/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9399 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y28/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9401 ],
            "O": [ 9360 ],
            "I1": [ 9400 ],
            "I0": [ 9399 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y29/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9361 ],
            "I2": [ 9360 ],
            "I1": [ 9359 ],
            "I0": [ 9358 ],
            "F": [ 9278 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y29/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9396 ],
            "I2": [ 9395 ],
            "I1": [ 9394 ],
            "I0": [ 9393 ],
            "F": [ 9376 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y28/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9391 ],
            "I2": [ 9390 ],
            "I1": [ 9389 ],
            "I0": [ 9388 ],
            "F": [ 9375 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48Y28/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9386 ],
            "I2": [ 9385 ],
            "I1": [ 9384 ],
            "I0": [ 9383 ],
            "F": [ 9374 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y28/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9381 ],
            "I2": [ 9380 ],
            "I1": [ 9379 ],
            "I0": [ 9378 ],
            "F": [ 9373 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y29/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9376 ],
            "I2": [ 9375 ],
            "I1": [ 9374 ],
            "I0": [ 9373 ],
            "F": [ 9361 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y28/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9371 ],
            "I2": [ 9370 ],
            "I1": [ 9369 ],
            "I0": [ 9368 ],
            "F": [ 9359 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y28/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9366 ],
            "I2": [ 9365 ],
            "I1": [ 9364 ],
            "I0": [ 9363 ],
            "F": [ 9358 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y29/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9361 ],
            "I2": [ 9360 ],
            "I1": [ 9359 ],
            "I0": [ 9358 ],
            "F": [ 9353 ]
          }
        },
        "sendOnLow_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y29/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 10257 ],
            "Q": [ 9355 ],
            "D": [ 9353 ],
            "CLK": [ 9279 ]
          }
        },
        "led_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y50/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9351 ],
            "I": [ 9350 ]
          }
        },
        "led_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y50/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9348 ],
            "I": [ 9347 ]
          }
        },
        "led_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y48/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9345 ],
            "I": [ 9344 ]
          }
        },
        "led_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y48/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9342 ],
            "I": [ 9341 ]
          }
        },
        "led_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y46/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9339 ],
            "I": [ 9338 ]
          }
        },
        "led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y46/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9336 ],
            "I": [ 9335 ]
          }
        },
        "dataOut_DFFSE_Q_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y48/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9317 ],
            "I": [ 9333 ]
          }
        },
        "dataOut_DFFSE_Q_1_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X26Y0/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9327 ],
            "I": [ 9331 ]
          }
        },
        "dataOut_DFFSE_Q_1": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y29/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10257 ],
            "Q": [ 9329 ],
            "D": [ 9327 ],
            "CLK": [ 9279 ],
            "CE": [ 9278 ]
          }
        },
        "dataOut_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y31/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10257 ],
            "Q": [ 9319 ],
            "D": [ 9317 ],
            "CLK": [ 9279 ],
            "CE": [ 9278 ]
          }
        },
        "dataOut_DFFE_Q_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y35/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9280 ],
            "I": [ 9315 ]
          }
        },
        "dataOut_DFFE_Q_5_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y0/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9309 ],
            "I": [ 9313 ]
          }
        },
        "dataOut_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y29/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9311 ],
            "D": [ 9309 ],
            "CLK": [ 9279 ],
            "CE": [ 9278 ]
          }
        },
        "dataOut_DFFE_Q_4_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y48/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9303 ],
            "I": [ 9307 ]
          }
        },
        "dataOut_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X48Y31/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9305 ],
            "D": [ 9303 ],
            "CLK": [ 9279 ],
            "CE": [ 9278 ]
          }
        },
        "dataOut_DFFE_Q_3_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y35/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9297 ],
            "I": [ 9301 ]
          }
        },
        "dataOut_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y31/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9299 ],
            "D": [ 9297 ],
            "CLK": [ 9279 ],
            "CE": [ 9278 ]
          }
        },
        "dataOut_DFFE_Q_2_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y44/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9291 ],
            "I": [ 9295 ]
          }
        },
        "dataOut_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y31/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9293 ],
            "D": [ 9291 ],
            "CLK": [ 9279 ],
            "CE": [ 9278 ]
          }
        },
        "dataOut_DFFE_Q_1_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y37/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9285 ],
            "I": [ 9289 ]
          }
        },
        "dataOut_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y32/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9287 ],
            "D": [ 9285 ],
            "CLK": [ 9279 ],
            "CE": [ 9278 ]
          }
        },
        "dataOut_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y32/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.5-47.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9282 ],
            "D": [ 9280 ],
            "CLK": [ 9279 ],
            "CE": [ 9278 ]
          }
        },
        "btn1_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y29/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:15.11-15.15",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9275 ],
            "I": [ 9268 ]
          }
        }
      },
      "netnames": {
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10265 ] ,
          "attributes": {
            "ROUTING": "X43Y28/COUT0;;1"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10264 ] ,
          "attributes": {
            "ROUTING": "X2Y37/COUT0;;1"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10263 ] ,
          "attributes": {
            "ROUTING": "X3Y37/COUT0;;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10262 ] ,
          "attributes": {
            "ROUTING": "X46Y30/COUT0;;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10261 ] ,
          "attributes": {
            "ROUTING": "X41Y31/COUT0;;1"
          }
        },
        "uart_tx": {
          "hide_name": 0,
          "bits": [ 9272 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:13.12-13.19"
          }
        },
        "uart_rx": {
          "hide_name": 0,
          "bits": [ 9271 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:12.11-12.18"
          }
        },
        "u.txState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 10227 ] ,
          "attributes": {
            "ROUTING": "X45Y29/F4;;1;X45Y29/EW20;X45Y29/EW20/F4;1;X44Y29/W260;X44Y29/W260/W121;1;X42Y29/N260;X42Y29/N260/W262;1;X42Y28/D5;X42Y28/D5/N261;1;X42Y28/XD5;X42Y28/XD5/D5;1"
          }
        },
        "u.txState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10224 ] ,
          "attributes": {
            "ROUTING": "X42Y28/F3;;1;X42Y28/B0;X42Y28/B0/F3;1;X42Y28/XD0;X42Y28/XD0/B0;1"
          }
        },
        "u.txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 10223 ] ,
          "attributes": {
            "ROUTING": "X42Y28/CE2;X42Y28/CE2/X07;1;X42Y28/F6;;1;X42Y28/X07;X42Y28/X07/F6;1;X42Y28/CE0;X42Y28/CE0/X07;1"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 10219 ] ,
          "attributes": {
            "ROUTING": "X47Y30/F7;;1;X47Y30/X04;X47Y30/X04/F7;1;X47Y30/C1;X47Y30/C1/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 10218 ] ,
          "attributes": {
            "ROUTING": "X47Y31/F7;;1;X47Y31/N130;X47Y31/N130/F7;1;X47Y30/B1;X47Y30/B1/N131;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10215 ] ,
          "attributes": {
            "ROUTING": "X47Y30/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10214 ] ,
          "attributes": {
            "ROUTING": "X47Y30/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txPinRegister": {
          "hide_name": 0,
          "bits": [ 10212 ] ,
          "attributes": {
            "ROUTING": "X47Y29/Q5;;1;X47Y29/N830;X47Y29/N830/Q5;1;X47Y21/N830;X47Y21/N830/N838;1;X47Y13/N800;X47Y13/N800/N838;1;X47Y5/N100;X47Y5/N100/N808;1;X47Y4/N800;X47Y4/N800/N101;1;X47Y0/E200;X47Y0/E200/N804;1;X49Y0/X01;X49Y0/X01/E202;1;X49Y0/A0;X49Y0/A0/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:11.12-11.19",
            "hdlname": "u uart_tx"
          }
        },
        "u.txPinRegister_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 10210 ] ,
          "attributes": {
            "ROUTING": "X47Y30/OF0;;1;X47Y30/SN10;X47Y30/SN10/OF0;1;X47Y29/C5;X47Y29/C5/N111;1;X47Y29/XD5;X47Y29/XD5/C5;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 10206 ] ,
          "attributes": {
            "ROUTING": "X43Y32/F2;;1;X43Y32/XD2;X43Y32/XD2/F2;1"
          }
        },
        "u.txCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 10203 ] ,
          "attributes": {
            "ROUTING": "X43Y32/F1;;1;X43Y32/XD1;X43Y32/XD1/F1;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10200 ] ,
          "attributes": {
            "ROUTING": "X42Y31/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10198 ] ,
          "attributes": {
            "ROUTING": "X42Y31/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10196 ] ,
          "attributes": {
            "ROUTING": "X42Y31/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_5_CIN": {
          "hide_name": 0,
          "bits": [ 10194 ] ,
          "attributes": {
            "ROUTING": "X42Y31/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_5_COUT": {
          "hide_name": 0,
          "bits": [ 10192 ] ,
          "attributes": {
            "ROUTING": "X43Y31/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_4_COUT": {
          "hide_name": 0,
          "bits": [ 10190 ] ,
          "attributes": {
            "ROUTING": "X43Y31/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10187 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 10185 ] ,
          "attributes": {
            "ROUTING": "X41Y31/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN": {
          "hide_name": 0,
          "bits": [ 10184 ] ,
          "attributes": {
            "ROUTING": "X41Y31/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10181 ] ,
          "attributes": {
            "ROUTING": "X41Y31/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_1_CIN": {
          "hide_name": 0,
          "bits": [ 10180 ] ,
          "attributes": {
            "ROUTING": "X41Y31/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10178 ] ,
          "attributes": {
            "ROUTING": "X42Y31/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 10177 ] ,
          "attributes": {
            "ROUTING": "X42Y31/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 10175 ] ,
          "attributes": {
            "ROUTING": "X43Y31/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN": {
          "hide_name": 0,
          "bits": [ 10173 ] ,
          "attributes": {
            "ROUTING": "X43Y31/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 10171 ] ,
          "attributes": {
            "ROUTING": "X43Y31/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 10169 ] ,
          "attributes": {
            "ROUTING": "X43Y31/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10167 ] ,
          "attributes": {
            "ROUTING": "X44Y31/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 10164 ] ,
          "attributes": {
            "ROUTING": "X44Y33/F0;;1;X44Y33/N130;X44Y33/N130/F0;1;X44Y32/B1;X44Y32/B1/N131;1;X44Y32/XD1;X44Y32/XD1/B1;1"
          }
        },
        "u.txCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 10161 ] ,
          "attributes": {
            "ROUTING": "X44Y32/F5;;1;X44Y32/XD5;X44Y32/XD5/F5;1"
          }
        },
        "u.txCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 10158 ] ,
          "attributes": {
            "ROUTING": "X44Y32/F3;;1;X44Y32/XD3;X44Y32/XD3/F3;1"
          }
        },
        "u.txCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 10155 ] ,
          "attributes": {
            "ROUTING": "X45Y30/F6;;1;X45Y30/S130;X45Y30/S130/F6;1;X45Y31/C5;X45Y31/C5/S131;1;X45Y31/XD5;X45Y31/XD5/C5;1"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10151 ] ,
          "attributes": {
            "ROUTING": "X42Y30/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10150 ] ,
          "attributes": {
            "ROUTING": "X42Y30/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10146 ] ,
          "attributes": {
            "ROUTING": "X42Y30/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10145 ] ,
          "attributes": {
            "ROUTING": "X42Y30/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10143 ] ,
          "attributes": {
            "ROUTING": "X42Y30/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10142 ] ,
          "attributes": {
            "ROUTING": "X42Y30/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10138 ] ,
          "attributes": {
            "ROUTING": "X42Y30/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10137 ] ,
          "attributes": {
            "ROUTING": "X42Y30/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10133 ] ,
          "attributes": {
            "ROUTING": "X42Y30/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10132 ] ,
          "attributes": {
            "ROUTING": "X42Y30/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10130 ] ,
          "attributes": {
            "ROUTING": "X42Y30/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10129 ] ,
          "attributes": {
            "ROUTING": "X42Y30/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10127 ] ,
          "attributes": {
            "ROUTING": "X42Y30/OF1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10126 ] ,
          "attributes": {
            "ROUTING": "X42Y30/OF5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10122 ] ,
          "attributes": {
            "ROUTING": "X43Y30/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10121 ] ,
          "attributes": {
            "ROUTING": "X43Y30/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10117 ] ,
          "attributes": {
            "ROUTING": "X43Y30/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10116 ] ,
          "attributes": {
            "ROUTING": "X43Y30/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10114 ] ,
          "attributes": {
            "ROUTING": "X43Y30/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10113 ] ,
          "attributes": {
            "ROUTING": "X43Y30/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10109 ] ,
          "attributes": {
            "ROUTING": "X43Y30/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10108 ] ,
          "attributes": {
            "ROUTING": "X43Y30/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10104 ] ,
          "attributes": {
            "ROUTING": "X43Y30/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10103 ] ,
          "attributes": {
            "ROUTING": "X43Y30/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10101 ] ,
          "attributes": {
            "ROUTING": "X43Y30/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10100 ] ,
          "attributes": {
            "ROUTING": "X43Y30/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10098 ] ,
          "attributes": {
            "ROUTING": "X43Y30/OF1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10097 ] ,
          "attributes": {
            "ROUTING": "X43Y30/OF5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10095 ] ,
          "attributes": {
            "ROUTING": "X41Y30/OF30;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10094 ] ,
          "attributes": {
            "ROUTING": "X42Y30/OF30;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10090 ] ,
          "attributes": {
            "ROUTING": "X43Y29/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10089 ] ,
          "attributes": {
            "ROUTING": "X43Y29/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 10086 ] ,
          "attributes": {
            "ROUTING": "X43Y29/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 10084 ] ,
          "attributes": {
            "ROUTING": "X43Y29/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10080 ] ,
          "attributes": {
            "ROUTING": "X41Y29/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10079 ] ,
          "attributes": {
            "ROUTING": "X41Y29/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10075 ] ,
          "attributes": {
            "ROUTING": "X41Y29/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10074 ] ,
          "attributes": {
            "ROUTING": "X41Y29/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10072 ] ,
          "attributes": {
            "ROUTING": "X41Y29/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10071 ] ,
          "attributes": {
            "ROUTING": "X41Y29/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10069 ] ,
          "attributes": {
            "ROUTING": "X44Y31/S200;X44Y31/S200/F0;1;X44Y33/X01;X44Y33/X01/S202;1;X44Y33/C0;X44Y33/C0/X01;1;X44Y31/F0;;1;X44Y31/W200;X44Y31/W200/F0;1;X43Y31/D6;X43Y31/D6/W201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10068 ] ,
          "attributes": {
            "ROUTING": "X43Y31/S100;X43Y31/S100/F5;1;X43Y32/C1;X43Y32/C1/S101;1;X43Y31/F5;;1;X43Y31/X08;X43Y31/X08/F5;1;X43Y31/C6;X43Y31/C6/X08;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10067 ] ,
          "attributes": {
            "ROUTING": "X43Y31/S240;X43Y31/S240/F4;1;X43Y32/C2;X43Y32/C2/S241;1;X43Y31/F4;;1;X43Y31/W130;X43Y31/W130/F4;1;X43Y31/B6;X43Y31/B6/W130;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10064 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10063 ] ,
          "attributes": {
            "ROUTING": "X45Y31/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10061 ] ,
          "attributes": {
            "ROUTING": "X45Y31/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 10059 ] ,
          "attributes": {
            "ROUTING": "X44Y31/S130;X44Y31/S130/F1;1;X44Y32/C5;X44Y32/C5/S131;1;X44Y31/F1;;1;X44Y31/W210;X44Y31/W210/F1;1;X43Y31/N210;X43Y31/N210/W211;1;X43Y29/A5;X43Y29/A5/N212;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10058 ] ,
          "attributes": {
            "ROUTING": "X44Y31/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10056 ] ,
          "attributes": {
            "ROUTING": "X44Y31/S100;X44Y31/S100/F2;1;X44Y32/C3;X44Y32/C3/S101;1;X44Y31/F2;;1;X44Y31/EW10;X44Y31/EW10/F2;1;X43Y31/N250;X43Y31/N250/W111;1;X43Y29/B5;X43Y29/B5/N252;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 10055 ] ,
          "attributes": {
            "ROUTING": "X44Y31/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10053 ] ,
          "attributes": {
            "ROUTING": "X45Y31/N220;X45Y31/N220/E121;1;X45Y30/C6;X45Y30/C6/N221;1;X44Y31/F3;;1;X44Y31/EW20;X44Y31/EW20/F3;1;X43Y31/N220;X43Y31/N220/W121;1;X43Y29/C5;X43Y29/C5/N222;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 10052 ] ,
          "attributes": {
            "ROUTING": "X44Y31/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10050 ] ,
          "attributes": {
            "ROUTING": "X44Y31/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10049 ] ,
          "attributes": {
            "ROUTING": "X44Y31/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10047 ] ,
          "attributes": {
            "ROUTING": "X44Y31/E100;X44Y31/E100/F4;1;X45Y31/N240;X45Y31/N240/E101;1;X45Y30/C0;X45Y30/C0/N241;1;X44Y31/F4;;1;X44Y31/W100;X44Y31/W100/F4;1;X43Y31/N240;X43Y31/N240/W101;1;X43Y29/D5;X43Y29/D5/N242;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 10045 ] ,
          "attributes": {
            "ROUTING": "X45Y30/F0;;1;X45Y30/D3;X45Y30/D3/F0;1;X45Y30/XD3;X45Y30/XD3/D3;1"
          }
        },
        "u.txCounter_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 10041 ] ,
          "attributes": {
            "ROUTING": "X41Y30/F1;;1;X41Y30/XD1;X41Y30/XD1/F1;1"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10037 ] ,
          "attributes": {
            "ROUTING": "X42Y29/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10036 ] ,
          "attributes": {
            "ROUTING": "X42Y29/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 10033 ] ,
          "attributes": {
            "ROUTING": "X42Y29/D1;X42Y29/D1/E221;1;X42Y29/D0;X42Y29/D0/E221;1;X42Y29/D3;X42Y29/D3/E221;1;X41Y31/N220;X41Y31/N220/F2;1;X41Y29/E220;X41Y29/E220/N222;1;X42Y29/D2;X42Y29/D2/E221;1;X41Y31/F2;;1;X41Y31/SN10;X41Y31/SN10/F2;1;X41Y30/E210;X41Y30/E210/N111;1;X43Y30/B6;X43Y30/B6/E212;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10030 ] ,
          "attributes": {
            "ROUTING": "X42Y29/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10029 ] ,
          "attributes": {
            "ROUTING": "X42Y29/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10027 ] ,
          "attributes": {
            "ROUTING": "X42Y29/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10026 ] ,
          "attributes": {
            "ROUTING": "X42Y29/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 10024 ] ,
          "attributes": {
            "ROUTING": "X42Y29/OF1;;1;X42Y29/SN10;X42Y29/SN10/OF1;1;X42Y30/W210;X42Y30/W210/S111;1;X41Y30/B0;X41Y30/B0/W211;1;X41Y30/XD0;X41Y30/XD0/B0;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 10022 ] ,
          "attributes": {
            "ROUTING": "X41Y31/S100;X41Y31/S100/F3;1;X41Y32/C0;X41Y32/C0/S101;1;X41Y31/F3;;1;X41Y31/N130;X41Y31/N130/F3;1;X41Y30/N270;X41Y30/N270/N131;1;X41Y29/A2;X41Y29/A2/N271;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 10020 ] ,
          "attributes": {
            "ROUTING": "X41Y32/F0;;1;X41Y32/XD0;X41Y32/XD0/F0;1"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10016 ] ,
          "attributes": {
            "ROUTING": "X43Y29/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10015 ] ,
          "attributes": {
            "ROUTING": "X43Y29/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 10012 ] ,
          "attributes": {
            "ROUTING": "X41Y31/N100;X41Y31/N100/F4;1;X41Y30/E240;X41Y30/E240/N101;1;X43Y30/C6;X43Y30/C6/E242;1;X41Y31/N240;X41Y31/N240/F4;1;X41Y29/E240;X41Y29/E240/N242;1;X43Y29/X03;X43Y29/X03/E242;1;X43Y29/D1;X43Y29/D1/X03;1;X41Y31/F4;;1;X43Y29/D3;X43Y29/D3/X03;1;X43Y29/D0;X43Y29/D0/X03;1;X43Y29/D2;X43Y29/D2/X03;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10010 ] ,
          "attributes": {
            "ROUTING": "X43Y29/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10009 ] ,
          "attributes": {
            "ROUTING": "X43Y29/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10007 ] ,
          "attributes": {
            "ROUTING": "X43Y29/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10006 ] ,
          "attributes": {
            "ROUTING": "X43Y29/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 10004 ] ,
          "attributes": {
            "ROUTING": "X43Y29/OF1;;1;X43Y29/SN10;X43Y29/SN10/OF1;1;X43Y30/W210;X43Y30/W210/S111;1;X41Y30/B3;X41Y30/B3/W212;1;X41Y30/XD3;X41Y30/XD3/B3;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 10002 ] ,
          "attributes": {
            "ROUTING": "X41Y31/SN20;X41Y31/SN20/F5;1;X41Y30/C2;X41Y30/C2/N121;1;X41Y31/F5;;1;X41Y31/N250;X41Y31/N250/F5;1;X41Y29/X04;X41Y29/X04/N252;1;X41Y29/B2;X41Y29/B2/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 10000 ] ,
          "attributes": {
            "ROUTING": "X41Y30/F2;;1;X41Y30/XD2;X41Y30/XD2/F2;1"
          }
        },
        "u.txCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9998 ] ,
          "attributes": {
            "ROUTING": "X45Y31/F2;;1;X45Y31/D4;X45Y31/D4/F2;1;X45Y31/XD4;X45Y31/XD4/D4;1"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9993 ] ,
          "attributes": {
            "ROUTING": "X41Y30/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9992 ] ,
          "attributes": {
            "ROUTING": "X41Y30/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9989 ] ,
          "attributes": {
            "ROUTING": "X41Y30/D7;X41Y30/D7/W201;1;X41Y30/D5;X41Y30/D5/W201;1;X41Y30/D6;X41Y30/D6/W201;1;X42Y30/W200;X42Y30/W200/N101;1;X41Y30/D4;X41Y30/D4/W201;1;X42Y31/F0;;1;X42Y31/N100;X42Y31/N100/F0;1;X42Y30/E200;X42Y30/E200/N101;1;X43Y30/D6;X43Y30/D6/E201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9987 ] ,
          "attributes": {
            "ROUTING": "X41Y30/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9986 ] ,
          "attributes": {
            "ROUTING": "X41Y30/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9984 ] ,
          "attributes": {
            "ROUTING": "X41Y30/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9983 ] ,
          "attributes": {
            "ROUTING": "X41Y30/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9981 ] ,
          "attributes": {
            "ROUTING": "X41Y30/OF5;;1;X41Y30/N130;X41Y30/N130/OF5;1;X41Y29/D5;X41Y29/D5/N131;1;X41Y29/XD5;X41Y29/XD5/D5;1"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9977 ] ,
          "attributes": {
            "ROUTING": "X44Y29/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9976 ] ,
          "attributes": {
            "ROUTING": "X44Y29/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9973 ] ,
          "attributes": {
            "ROUTING": "X42Y31/EW20;X42Y31/EW20/F1;1;X41Y31/N260;X41Y31/N260/W121;1;X41Y29/C2;X41Y29/C2/N262;1;X42Y31/N210;X42Y31/N210/F1;1;X42Y29/E210;X42Y29/E210/N212;1;X44Y29/X06;X44Y29/X06/E212;1;X44Y29/D3;X44Y29/D3/X06;1;X42Y31/F1;;1;X44Y29/D1;X44Y29/D1/X06;1;X44Y29/D0;X44Y29/D0/X06;1;X44Y29/D2;X44Y29/D2/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9971 ] ,
          "attributes": {
            "ROUTING": "X44Y29/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9970 ] ,
          "attributes": {
            "ROUTING": "X44Y29/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9968 ] ,
          "attributes": {
            "ROUTING": "X44Y29/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9967 ] ,
          "attributes": {
            "ROUTING": "X44Y29/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9965 ] ,
          "attributes": {
            "ROUTING": "X44Y29/OF1;;1;X44Y29/E100;X44Y29/E100/OF1;1;X45Y29/S240;X45Y29/S240/E101;1;X45Y30/C2;X45Y30/C2/S241;1;X45Y30/XD2;X45Y30/XD2/C2;1"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9961 ] ,
          "attributes": {
            "ROUTING": "X42Y29/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9960 ] ,
          "attributes": {
            "ROUTING": "X42Y29/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9957 ] ,
          "attributes": {
            "ROUTING": "X42Y29/D7;X42Y29/D7/X04;1;X42Y29/X04;X42Y29/X04/N271;1;X42Y29/D4;X42Y29/D4/X04;1;X42Y31/N130;X42Y31/N130/F2;1;X42Y30/N270;X42Y30/N270/N131;1;X42Y29/D6;X42Y29/D6/X04;1;X42Y29/D5;X42Y29/D5/X04;1;X42Y31/F2;;1;X42Y31/N220;X42Y31/N220/F2;1;X42Y29/W220;X42Y29/W220/N222;1;X41Y29/D2;X41Y29/D2/W221;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 9955 ] ,
          "attributes": {
            "ROUTING": "X44Y29/SEL0;X44Y29/SEL0/X07;1;X44Y29/SEL2;X44Y29/SEL2/X07;1;X44Y28/S270;X44Y28/S270/E271;1;X44Y29/W270;X44Y29/W270/S271;1;X43Y29/X08;X43Y29/X08/W271;1;X43Y29/SEL2;X43Y29/SEL2/X08;1;X42Y29/SEL6;X42Y29/SEL6/X07;1;X42Y29/SEL0;X42Y29/SEL0/X07;1;X42Y29/SEL4;X42Y29/SEL4/X07;1;X43Y28/E270;X43Y28/E270/N131;1;X43Y29/E240;X43Y29/E240/OF4;1;X43Y29/SEL0;X43Y29/SEL0/X08;1;X44Y29/X07;X44Y29/X07/E241;1;X43Y29/W240;X43Y29/W240/OF4;1;X42Y29/SEL2;X42Y29/SEL2/X07;1;X42Y29/X07;X42Y29/X07/W241;1;X43Y29/N130;X43Y29/N130/OF4;1;X43Y28/W230;X43Y28/W230/N131;1;X42Y28/B6;X42Y28/B6/W231;1;X43Y30/W270;X43Y30/W270/S131;1;X41Y30/X08;X41Y30/X08/W272;1;X41Y30/SEL6;X41Y30/SEL6/X08;1;X43Y29/OF4;;1;X43Y29/S130;X43Y29/S130/OF4;1;X43Y30/W230;X43Y30/W230/S131;1;X41Y30/X06;X41Y30/X06/W232;1;X41Y30/SEL4;X41Y30/SEL4/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9953 ] ,
          "attributes": {
            "ROUTING": "X42Y29/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9952 ] ,
          "attributes": {
            "ROUTING": "X42Y29/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sendOnLow_LUT4_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 9950 ] ,
          "attributes": {
            "ROUTING": "X44Y29/S260;X44Y29/S260/E261;1;X44Y30/W260;X44Y30/W260/S261;1;X43Y30/N260;X43Y30/N260/W261;1;X43Y29/SEL1;X43Y29/SEL1/N261;1;X42Y29/SEL5;X42Y29/SEL5/X03;1;X43Y29/E260;X43Y29/E260/OF6;1;X44Y29/X03;X44Y29/X03/E261;1;X44Y29/SEL1;X44Y29/SEL1/X03;1;X42Y29/X03;X42Y29/X03/W261;1;X42Y29/SEL1;X42Y29/SEL1/X03;1;X43Y29/SN20;X43Y29/SN20/OF6;1;X43Y28/W260;X43Y28/W260/N121;1;X42Y28/C6;X42Y28/C6/W261;1;X43Y29/OF6;;1;X43Y29/W260;X43Y29/W260/OF6;1;X41Y29/S260;X41Y29/S260/W262;1;X41Y30/SEL5;X41Y30/SEL5/S261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9948 ] ,
          "attributes": {
            "ROUTING": "X42Y29/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9947 ] ,
          "attributes": {
            "ROUTING": "X42Y29/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9945 ] ,
          "attributes": {
            "ROUTING": "X42Y29/OF5;;1;X42Y29/EW20;X42Y29/EW20/OF5;1;X41Y29/D4;X41Y29/D4/W121;1;X41Y29/XD4;X41Y29/XD4/D4;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9943 ] ,
          "attributes": {
            "ROUTING": "X42Y31/S130;X42Y31/S130/F3;1;X42Y32/C5;X42Y32/C5/S131;1;X41Y29/SEL2;X41Y29/SEL2/X05;1;X42Y31/F3;;1;X42Y31/W100;X42Y31/W100/F3;1;X41Y31/N200;X41Y31/N200/W101;1;X41Y29/X05;X41Y29/X05/N202;1;X41Y29/SEL0;X41Y29/SEL0/X05;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9941 ] ,
          "attributes": {
            "ROUTING": "X42Y32/F5;;1;X42Y32/A4;X42Y32/A4/F5;1;X42Y32/XD4;X42Y32/XD4/A4;1"
          }
        },
        "sendOnLow_LUT3_I0_I2[2]": {
          "hide_name": 0,
          "bits": [ 9939 ] ,
          "attributes": {
            "ROUTING": "X42Y31/S240;X42Y31/S240/F4;1;X42Y32/C1;X42Y32/C1/S241;1;X42Y31/F4;;1;X42Y31/W130;X42Y31/W130/F4;1;X41Y31/N230;X41Y31/N230/W131;1;X41Y29/X02;X41Y29/X02/N232;1;X41Y29/SEL1;X41Y29/SEL1/X02;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9936 ] ,
          "attributes": {
            "ROUTING": "X42Y32/F1;;1;X42Y32/B0;X42Y32/B0/F1;1;X42Y32/XD0;X42Y32/XD0/B0;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9934 ] ,
          "attributes": {
            "ROUTING": "X42Y31/S100;X42Y31/S100/F5;1;X42Y32/C3;X42Y32/C3/S101;1;X43Y30/SEL6;X43Y30/SEL6/E261;1;X43Y30/SEL0;X43Y30/SEL0/E261;1;X42Y30/SEL6;X42Y30/SEL6/X06;1;X42Y31/N250;X42Y31/N250/F5;1;X42Y30/X06;X42Y30/X06/N251;1;X42Y30/SEL4;X42Y30/SEL4/X06;1;X42Y31/SN20;X42Y31/SN20/F5;1;X43Y30/SEL2;X43Y30/SEL2/E261;1;X42Y30/SEL0;X42Y30/SEL0/X06;1;X42Y31/F5;;1;X42Y30/SEL2;X42Y30/SEL2/X06;1;X42Y30/E260;X42Y30/E260/N121;1;X43Y30/SEL4;X43Y30/SEL4/E261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9932 ] ,
          "attributes": {
            "ROUTING": "X42Y32/F3;;1;X42Y32/B2;X42Y32/B2/F3;1;X42Y32/XD2;X42Y32/XD2/B2;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 9930 ] ,
          "attributes": {
            "ROUTING": "X43Y31/S200;X43Y31/S200/F0;1;X43Y32/C7;X43Y32/C7/S201;1;X43Y30/SEL5;X43Y30/SEL5/N261;1;X43Y31/E130;X43Y31/E130/F0;1;X43Y31/N260;X43Y31/N260/E130;1;X43Y30/SEL1;X43Y30/SEL1/N261;1;X42Y30/SEL5;X42Y30/SEL5/N261;1;X42Y30/SEL1;X42Y30/SEL1/N261;1;X43Y31/EW20;X43Y31/EW20/F0;1;X43Y31/F0;;1;X42Y31/N260;X42Y31/N260/W121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9928 ] ,
          "attributes": {
            "ROUTING": "X43Y32/F7;;1;X43Y32/A5;X43Y32/A5/F7;1;X43Y32/XD5;X43Y32/XD5/A5;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 9926 ] ,
          "attributes": {
            "ROUTING": "X43Y31/S210;X43Y31/S210/F1;1;X43Y33/X08;X43Y33/X08/S212;1;X43Y33/C5;X43Y33/C5/X08;1;X43Y31/N230;X43Y31/N230/W100;1;X43Y30/X02;X43Y30/X02/N231;1;X43Y30/SEL3;X43Y30/SEL3/X02;1;X43Y31/F1;;1;X43Y31/W100;X43Y31/W100/F1;1;X42Y31/N240;X42Y31/N240/W101;1;X42Y30/SEL3;X42Y30/SEL3/N241;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9924 ] ,
          "attributes": {
            "ROUTING": "X43Y33/F5;;1;X43Y33/A3;X43Y33/A3/F5;1;X43Y33/XD3;X43Y33/XD3/A3;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 9922 ] ,
          "attributes": {
            "ROUTING": "X43Y31/S130;X43Y31/S130/F2;1;X43Y32/C6;X43Y32/C6/S131;1;X43Y31/F2;;1;X43Y31/N100;X43Y31/N100/F2;1;X43Y30/W240;X43Y30/W240/N101;1;X42Y30/SEL7;X42Y30/SEL7/W241;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9920 ] ,
          "attributes": {
            "ROUTING": "X43Y32/F6;;1;X43Y32/C3;X43Y32/C3/F6;1;X43Y32/XD3;X43Y32/XD3/C3;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 9918 ] ,
          "attributes": {
            "ROUTING": "X43Y31/SN20;X43Y31/SN20/F3;1;X43Y32/E260;X43Y32/E260/S121;1;X44Y32/C0;X44Y32/C0/E261;1;X43Y31/F3;;1;X43Y31/X06;X43Y31/X06/F3;1;X43Y31/A6;X43Y31/A6/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9916 ] ,
          "attributes": {
            "ROUTING": "X44Y32/F0;;1;X44Y32/D4;X44Y32/D4/F0;1;X44Y32/XD4;X44Y32/XD4/D4;1"
          }
        },
        "u.txCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9914 ] ,
          "attributes": {
            "ROUTING": "X45Y31/F3;;1;X45Y31/XD3;X45Y31/XD3/F3;1"
          }
        },
        "u.txCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9912 ] ,
          "attributes": {
            "ROUTING": "X45Y30/F5;;1;X45Y30/A4;X45Y30/A4/F5;1;X45Y30/XD4;X45Y30/XD4/A4;1"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9908 ] ,
          "attributes": {
            "ROUTING": "X45Y30/C5;X45Y30/C5/N111;1;X45Y31/SN10;X45Y31/SN10/F1;1;X45Y30/C7;X45Y30/C7/N111;1;X45Y31/F1;;1;X45Y31/N210;X45Y31/N210/F1;1;X45Y29/W210;X45Y29/W210/N212;1;X43Y29/X02;X43Y29/X02/W212;1;X43Y29/D7;X43Y29/D7/X02;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9907 ] ,
          "attributes": {
            "ROUTING": "X45Y31/X01;X45Y31/X01/F0;1;X45Y31/C3;X45Y31/C3/X01;1;X45Y31/N100;X45Y31/N100/F0;1;X45Y30/B7;X45Y30/B7/N101;1;X45Y31/F0;;1;X45Y31/W200;X45Y31/W200/F0;1;X43Y31/N200;X43Y31/N200/W202;1;X43Y29/C7;X43Y29/C7/N202;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9906 ] ,
          "attributes": {
            "ROUTING": "X45Y31/C2;X45Y31/C2/N230;1;X44Y31/E130;X44Y31/E130/F5;1;X45Y31/N230;X45Y31/N230/E131;1;X45Y30/A7;X45Y30/A7/N231;1;X44Y31/F5;;1;X44Y31/W130;X44Y31/W130/F5;1;X43Y31/N270;X43Y31/N270/W131;1;X43Y29/B7;X43Y29/B7/N272;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9903 ] ,
          "attributes": {
            "ROUTING": "X43Y30/E230;X43Y30/E230/N131;1;X44Y30/B6;X44Y30/B6/E231;1;X43Y31/F6;;1;X43Y31/N130;X43Y31/N130/F6;1;X43Y30/N230;X43Y30/N230/N131;1;X43Y29/A7;X43Y29/A7/N231;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 9901 ] ,
          "attributes": {
            "ROUTING": "X42Y30/E270;X42Y30/E270/OF7;1;X44Y30/N270;X44Y30/N270/E272;1;X44Y29/B5;X44Y29/B5/N271;1;X42Y30/OF7;;1;X42Y30/SN20;X42Y30/SN20/OF7;1;X42Y29/E260;X42Y29/E260/N121;1;X43Y29/SEL4;X43Y29/SEL4/E261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9900 ] ,
          "attributes": {
            "ROUTING": "X41Y29/W100;X41Y29/W100/OF1;1;X40Y29/E800;X40Y29/E800/W101;1;X44Y29/S200;X44Y29/S200/E804;1;X44Y29/A5;X44Y29/A5/S200;1;X41Y29/OF1;;1;X41Y29/E210;X41Y29/E210/OF1;1;X43Y29/X06;X43Y29/X06/E212;1;X43Y29/SEL6;X43Y29/SEL6/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_I1[2]": {
          "hide_name": 0,
          "bits": [ 9897 ] ,
          "attributes": {
            "ROUTING": "X47Y31/F4;;1;X47Y31/C6;X47Y31/C6/F4;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_I1[1]": {
          "hide_name": 0,
          "bits": [ 9896 ] ,
          "attributes": {
            "ROUTING": "X47Y31/F3;;1;X47Y31/B6;X47Y31/B6/F3;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9895 ] ,
          "attributes": {
            "ROUTING": "X47Y31/F6;;1;X47Y31/N260;X47Y31/N260/F6;1;X47Y30/X05;X47Y30/X05/N261;1;X47Y30/SEL0;X47Y30/SEL0/X05;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9892 ] ,
          "attributes": {
            "ROUTING": "X45Y30/E220;X45Y30/E220/S221;1;X47Y30/D5;X47Y30/D5/E222;1;X47Y31/D6;X47Y31/D6/E222;1;X44Y29/EW20;X44Y29/EW20/F4;1;X45Y29/S220;X45Y29/S220/E121;1;X45Y31/E220;X45Y31/E220/S222;1;X44Y29/F4;;1;X44Y29/S130;X44Y29/S130/F4;1;X44Y30/E230;X44Y30/E230/S131;1;X46Y30/B5;X46Y30/B5/E232;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9888 ] ,
          "attributes": {
            "ROUTING": "X46Y30/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9887 ] ,
          "attributes": {
            "ROUTING": "X46Y30/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9884 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:162.36-162.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9882 ] ,
          "attributes": {
            "ROUTING": "X46Y30/D7;X46Y30/D7/E202;1;X44Y29/F5;;1;X44Y29/S100;X44Y29/S100/F5;1;X44Y30/E200;X44Y30/E200/S101;1;X46Y30/D5;X46Y30/D5/E202;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9880 ] ,
          "attributes": {
            "ROUTING": "X46Y30/C7;X46Y30/C7/E121;1;X45Y30/F7;;1;X45Y30/EW20;X45Y30/EW20/F7;1;X46Y30/C5;X46Y30/C5/E121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_1_F[1]": {
          "hide_name": 0,
          "bits": [ 9878 ] ,
          "attributes": {
            "ROUTING": "X47Y30/SN20;X47Y30/SN20/F5;1;X47Y29/W260;X47Y29/W260/N121;1;X45Y29/C4;X45Y29/C4/W262;1;X47Y30/F5;;1;X47Y30/EW10;X47Y30/EW10/F5;1;X46Y30/B7;X46Y30/B7/W111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 9876 ] ,
          "attributes": {
            "ROUTING": "X46Y30/A5;X46Y30/A5/E271;1;X47Y30/A0;X47Y30/A0/E272;1;X47Y30/X08;X47Y30/X08/E272;1;X47Y30/D1;X47Y30/D1/X08;1;X44Y30/W200;X44Y30/W200/F0;1;X42Y30/N200;X42Y30/N200/W202;1;X42Y28/D1;X42Y28/D1/N202;1;X42Y28/XD1;X42Y28/XD1/D1;1;X44Y30/F0;;1;X44Y30/E130;X44Y30/E130/F0;1;X45Y30/E270;X45Y30/E270/E131;1;X46Y30/A7;X46Y30/A7/E271;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 9872 ] ,
          "attributes": {
            "ROUTING": "X46Y30/SEL6;X46Y30/SEL6/E262;1;X44Y30/F6;;1;X44Y30/E260;X44Y30/E260/F6;1;X46Y30/SEL4;X46Y30/SEL4/E262;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9870 ] ,
          "attributes": {
            "ROUTING": "X46Y30/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9869 ] ,
          "attributes": {
            "ROUTING": "X46Y30/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9866 ] ,
          "attributes": {
            "ROUTING": "X46Y29/F2;;1;X46Y29/XD2;X46Y29/XD2/F2;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9864 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 9863 ] ,
          "attributes": {
            "ROUTING": "X46Y29/N210;X46Y29/N210/S100;1;X46Y29/A2;X46Y29/A2/N210;1;X46Y30/S240;X46Y30/S240/S101;1;X46Y30/B1;X46Y30/B1/S240;1;X46Y30/E200;X46Y30/E200/S101;1;X47Y30/D7;X47Y30/D7/E201;1;X46Y29/S100;X46Y29/S100/Q2;1;X46Y30/E240;X46Y30/E240/S101;1;X47Y30/C5;X47Y30/C5/E241;1;X47Y31/D4;X47Y31/D4/E221;1;X47Y31/D3;X47Y31/D3/E221;1;X46Y29/Q2;;1;X46Y29/S220;X46Y29/S220/Q2;1;X46Y31/E220;X46Y31/E220/S222;1;X47Y31/D7;X47Y31/D7/E221;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:39.11-39.22",
            "hdlname": "u txBitNumber"
          }
        },
        "u.txBitNumber_DFFRE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9861 ] ,
          "attributes": {
            "ROUTING": "X46Y30/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:162.36-162.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9860 ] ,
          "attributes": {
            "ROUTING": "X46Y30/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:162.36-162.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 9858 ] ,
          "attributes": {
            "ROUTING": "X47Y30/S260;X47Y30/S260/E121;1;X47Y31/C3;X47Y31/C3/S261;1;X46Y30/EW20;X46Y30/EW20/Q2;1;X47Y30/C7;X47Y30/C7/E121;1;X46Y30/E130;X46Y30/E130/Q2;1;X47Y30/B5;X47Y30/B5/E131;1;X47Y31/C4;X47Y31/C4/S201;1;X46Y30/X01;X46Y30/X01/Q2;1;X46Y30/B2;X46Y30/B2/X01;1;X46Y30/Q2;;1;X46Y30/E100;X46Y30/E100/Q2;1;X47Y30/S200;X47Y30/S200/E101;1;X47Y31/C7;X47Y31/C7/S201;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:39.11-39.22",
            "hdlname": "u txBitNumber"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9857 ] ,
          "attributes": {
            "ROUTING": "X46Y30/F2;;1;X46Y30/XD2;X46Y30/XD2/F2;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 9855 ] ,
          "attributes": {
            "ROUTING": "X46Y30/W240;X46Y30/W240/OF4;1;X45Y30/N240;X45Y30/N240/W241;1;X45Y29/E240;X45Y29/E240/N241;1;X46Y29/X07;X46Y29/X07/E241;1;X46Y29/LSR1;X46Y29/LSR1/X07;1;X44Y29/S270;X44Y29/S270/W272;1;X44Y30/E270;X44Y30/E270/S271;1;X46Y30/LSR1;X46Y30/LSR1/E272;1;X46Y30/N130;X46Y30/N130/OF4;1;X46Y30/OF4;;1;X46Y29/W270;X46Y29/W270/N131;1"
          }
        },
        "u.txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 9853 ] ,
          "attributes": {
            "ROUTING": "X46Y30/B3;X46Y30/B3/Q3;1;X47Y30/A1;X47Y30/A1/E111;1;X47Y30/S210;X47Y30/S210/E111;1;X47Y31/A6;X47Y31/A6/S211;1;X46Y30/Q3;;1;X46Y30/EW10;X46Y30/EW10/Q3;1;X47Y30/A5;X47Y30/A5/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txBitNumber"
          }
        },
        "u.txBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9851 ] ,
          "attributes": {
            "ROUTING": "X46Y30/F3;;1;X46Y30/XD3;X46Y30/XD3/F3;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9850 ] ,
          "attributes": {
            "ROUTING": "X46Y30/N260;X46Y30/N260/OF6;1;X46Y29/X05;X46Y29/X05/N261;1;X46Y29/CE1;X46Y29/CE1/X05;1;X45Y30/E260;X45Y30/E260/N261;1;X46Y30/X07;X46Y30/X07/E261;1;X46Y30/CE1;X46Y30/CE1/X07;1;X46Y30/OF6;;1;X46Y31/W260;X46Y31/W260/S121;1;X46Y30/SN20;X46Y30/SN20/OF6;1;X45Y31/N260;X45Y31/N260/W261;1"
          }
        },
        "u.uart_rx_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 9845 ] ,
          "attributes": {
            "ROUTING": "X3Y38/F1;;1;X3Y38/S130;X3Y38/S130/F1;1;X3Y39/S270;X3Y39/S270/S131;1;X3Y39/D3;X3Y39/D3/S270;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9842 ] ,
          "attributes": {
            "ROUTING": "X2Y38/F4;;1;X2Y38/XD4;X2Y38/XD4/F4;1"
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9840 ] ,
          "attributes": {
            "ROUTING": "X2Y37/S130;X2Y37/S130/F6;1;X2Y38/A2;X2Y38/A2/S131;1;X2Y38/D4;X2Y38/D4/S111;1;X2Y37/F6;;1;X2Y37/SN10;X2Y37/SN10/F6;1;X2Y38/D6;X2Y38/D6/S111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxState_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9838 ] ,
          "attributes": {
            "ROUTING": "X2Y38/F6;;1;X2Y38/C0;X2Y38/C0/F6;1;X2Y38/XD0;X2Y38/XD0/C0;1"
          }
        },
        "u.rxState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9836 ] ,
          "attributes": {
            "ROUTING": "X2Y38/F2;;1;X2Y38/XD2;X2Y38/XD2/F2;1"
          }
        },
        "u.rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9835 ] ,
          "attributes": {
            "ROUTING": "X2Y38/CE2;X2Y38/CE2/W211;1;X2Y38/CE0;X2Y38/CE0/W211;1;X3Y39/F3;;1;X3Y39/SN10;X3Y39/SN10/F3;1;X3Y38/W210;X3Y38/W210/N111;1;X2Y38/CE1;X2Y38/CE1/W211;1"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9831 ] ,
          "attributes": {
            "ROUTING": "X3Y37/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9830 ] ,
          "attributes": {
            "ROUTING": "X3Y37/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9823 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 9820 ] ,
          "attributes": {
            "ROUTING": "X4Y38/F2;;1;X4Y38/E100;X4Y38/E100/F2;1;X5Y38/D3;X5Y38/D3/E101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9817 ] ,
          "attributes": {
            "ROUTING": "X5Y37/N130;X5Y37/N130/F1;1;X5Y37/C7;X5Y37/C7/N130;1;X5Y37/F1;;1;X5Y37/B6;X5Y37/B6/F1;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9813 ] ,
          "attributes": {
            "ROUTING": "X2Y37/F5;;1;X2Y37/XD5;X2Y37/XD5/F5;1"
          }
        },
        "u.rxCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9809 ] ,
          "attributes": {
            "ROUTING": "X3Y39/F5;;1;X3Y39/N100;X3Y39/N100/F5;1;X3Y38/D2;X3Y38/D2/N101;1;X3Y38/XD2;X3Y38/XD2/D2;1"
          }
        },
        "u.rxCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9806 ] ,
          "attributes": {
            "ROUTING": "X4Y38/F3;;1;X4Y38/XD3;X4Y38/XD3/F3;1"
          }
        },
        "u.rxCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9803 ] ,
          "attributes": {
            "ROUTING": "X4Y38/F7;;1;X4Y38/A1;X4Y38/A1/F7;1;X4Y38/XD1;X4Y38/XD1/A1;1"
          }
        },
        "u.rxCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9800 ] ,
          "attributes": {
            "ROUTING": "X4Y38/F0;;1;X4Y38/XD0;X4Y38/XD0/F0;1"
          }
        },
        "u.rxCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9797 ] ,
          "attributes": {
            "ROUTING": "X5Y37/F4;;1;X5Y37/XD4;X5Y37/XD4/F4;1"
          }
        },
        "u.rxCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9794 ] ,
          "attributes": {
            "ROUTING": "X4Y38/F5;;1;X4Y38/XD5;X4Y38/XD5/F5;1"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9792 ] ,
          "attributes": {
            "ROUTING": "X4Y37/SN20;X4Y37/SN20/F1;1;X4Y38/B7;X4Y38/B7/S121;1;X4Y37/F1;;1;X4Y37/X06;X4Y37/X06/F1;1;X4Y37/A6;X4Y37/A6/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[6]": {
          "hide_name": 0,
          "bits": [ 9791 ] ,
          "attributes": {
            "ROUTING": "X4Y38/X06;X4Y38/X06/Q1;1;X4Y38/D2;X4Y38/D2/X06;1;X4Y38/Q1;;1;X4Y38/N210;X4Y38/N210/Q1;1;X4Y37/B1;X4Y37/B1/N211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9789 ] ,
          "attributes": {
            "ROUTING": "X4Y37/S220;X4Y37/S220/F2;1;X4Y38/X07;X4Y38/X07/S221;1;X4Y38/B0;X4Y38/B0/X07;1;X4Y37/F2;;1;X4Y37/X05;X4Y37/X05/F2;1;X4Y37/B6;X4Y37/B6/X05;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[7]": {
          "hide_name": 0,
          "bits": [ 9788 ] ,
          "attributes": {
            "ROUTING": "X4Y38/N200;X4Y38/N200/Q0;1;X4Y37/X01;X4Y37/X01/N201;1;X4Y37/B2;X4Y37/B2/X01;1;X4Y38/Q0;;1;X4Y38/E130;X4Y38/E130/Q0;1;X4Y38/C2;X4Y38/C2/E130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 9787 ] ,
          "attributes": {
            "ROUTING": "X4Y37/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9785 ] ,
          "attributes": {
            "ROUTING": "X4Y37/E100;X4Y37/E100/F3;1;X5Y37/S200;X5Y37/S200/E101;1;X5Y37/A4;X5Y37/A4/S200;1;X4Y37/F3;;1;X4Y37/N130;X4Y37/N130/F3;1;X4Y37/C6;X4Y37/C6/N130;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[8]": {
          "hide_name": 0,
          "bits": [ 9784 ] ,
          "attributes": {
            "ROUTING": "X4Y37/B3;X4Y37/B3/W111;1;X5Y37/Q4;;1;X5Y37/EW10;X5Y37/EW10/Q4;1;X4Y37/S210;X4Y37/S210/W111;1;X4Y38/B2;X4Y38/B2/S211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 9783 ] ,
          "attributes": {
            "ROUTING": "X4Y37/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9781 ] ,
          "attributes": {
            "ROUTING": "X4Y37/S100;X4Y37/S100/F4;1;X4Y38/A5;X4Y38/A5/S101;1;X4Y37/F4;;1;X4Y37/X07;X4Y37/X07/F4;1;X4Y37/D6;X4Y37/D6/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[9]": {
          "hide_name": 0,
          "bits": [ 9780 ] ,
          "attributes": {
            "ROUTING": "X4Y38/N130;X4Y38/N130/Q5;1;X4Y38/A2;X4Y38/A2/N130;1;X4Y38/Q5;;1;X4Y38/N250;X4Y38/N250/Q5;1;X4Y37/B4;X4Y37/B4/N251;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9779 ] ,
          "attributes": {
            "ROUTING": "X4Y37/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9777 ] ,
          "attributes": {
            "ROUTING": "X4Y37/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9775 ] ,
          "attributes": {
            "ROUTING": "X4Y37/A7;X4Y37/A7/F5;1;X4Y37/F5;;1;X4Y37/EW10;X4Y37/EW10/F5;1;X5Y37/A7;X5Y37/A7/E111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[10]": {
          "hide_name": 0,
          "bits": [ 9773 ] ,
          "attributes": {
            "ROUTING": "X4Y38/SN10;X4Y38/SN10/Q4;1;X4Y37/E250;X4Y37/E250/N111;1;X4Y37/B5;X4Y37/B5/E250;1;X4Y38/Q4;;1;X4Y38/EW20;X4Y38/EW20/Q4;1;X5Y38/C3;X5Y38/C3/E121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9771 ] ,
          "attributes": {
            "ROUTING": "X4Y37/F7;;1;X4Y37/S270;X4Y37/S270/F7;1;X4Y38/B4;X4Y38/B4/S271;1;X4Y38/XD4;X4Y38/XD4/B4;1"
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9769 ] ,
          "attributes": {
            "ROUTING": "X5Y37/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9768 ] ,
          "attributes": {
            "ROUTING": "X5Y37/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9766 ] ,
          "attributes": {
            "ROUTING": "X5Y37/W130;X5Y37/W130/F0;1;X5Y37/B7;X5Y37/B7/W130;1;X5Y37/F0;;1;X5Y37/SN20;X5Y37/SN20/F0;1;X5Y38/B4;X5Y38/B4/S121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9761 ] ,
          "attributes": {
            "ROUTING": "X2Y39/E270;X2Y39/E270/S131;1;X3Y39/A4;X3Y39/A4/E271;1;X3Y38/C4;X3Y38/C4/S201;1;X2Y39/E230;X2Y39/E230/S131;1;X3Y39/B3;X3Y39/B3/E231;1;X5Y38/X05;X5Y38/X05/E221;1;X5Y38/C4;X5Y38/C4/X05;1;X5Y37/C4;X5Y37/C4/E230;1;X4Y38/X08;X4Y38/X08/E272;1;X4Y38/C5;X4Y38/C5/X08;1;X5Y37/E230;X5Y37/E230/E808;1;X2Y38/S130;X2Y38/S130/F7;1;X2Y37/W800;X2Y37/W800/N101;1;X5Y37/S230;X5Y37/S230/E808;1;X5Y37/C6;X5Y37/C6/S230;1;X4Y38/E220;X4Y38/E220/E272;1;X2Y38/N100;X2Y38/N100/F7;1;X2Y37/E240;X2Y37/E240/N101;1;X4Y37/C7;X4Y37/C7/E242;1;X2Y37/E200;X2Y37/E200/N101;1;X3Y37/S200;X3Y37/S200/E201;1;X2Y38/F7;;1;X2Y38/E270;X2Y38/E270/F7;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9758 ] ,
          "attributes": {
            "ROUTING": "X3Y38/F4;;1;X3Y38/XD4;X3Y38/XD4/F4;1"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9756 ] ,
          "attributes": {
            "ROUTING": "X5Y38/F3;;1;X5Y38/W100;X5Y38/W100/F3;1;X4Y38/W200;X4Y38/W200/W101;1;X3Y38/D3;X3Y38/D3/W201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 9754 ] ,
          "attributes": {
            "ROUTING": "X2Y38/EW20;X2Y38/EW20/F3;1;X3Y38/C3;X3Y38/C3/E121;1;X5Y38/W200;X5Y38/W200/E808;1;X4Y38/X01;X4Y38/X01/W201;1;X4Y38/C0;X4Y38/C0/X01;1;X5Y38/W230;X5Y38/W230/E808;1;X4Y38/B5;X4Y38/B5/W231;1;X5Y38/N230;X5Y38/N230/E808;1;X5Y37/A6;X5Y37/A6/N231;1;X5Y37/X08;X5Y37/X08/N231;1;X5Y37/B4;X5Y37/B4/X08;1;X2Y37/E210;X2Y37/E210/N111;1;X4Y37/B7;X4Y37/B7/E212;1;X2Y38/SN10;X2Y38/SN10/F3;1;X2Y37/C5;X2Y37/C5/N111;1;X2Y38/F3;;1;X2Y38/W800;X2Y38/W800/F3;1;X5Y38/E100;X5Y38/E100/E808;1;X5Y38/A4;X5Y38/A4/E100;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9752 ] ,
          "attributes": {
            "ROUTING": "X3Y38/F0;;1;X3Y38/X01;X3Y38/X01/F0;1;X3Y38/B3;X3Y38/B3/X01;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9750 ] ,
          "attributes": {
            "ROUTING": "X3Y37/S250;X3Y37/S250/E111;1;X3Y38/A3;X3Y38/A3/S251;1;X2Y37/F7;;1;X2Y37/EW10;X2Y37/EW10/F7;1;X3Y37/A7;X3Y37/A7/E111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9747 ] ,
          "attributes": {
            "ROUTING": "X3Y37/EW10;X3Y37/EW10/F4;1;X2Y37/B5;X2Y37/B5/W111;1;X3Y37/F4;;1;X3Y37/C7;X3Y37/C7/F4;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[3]": {
          "hide_name": 0,
          "bits": [ 9746 ] ,
          "attributes": {
            "ROUTING": "X2Y37/E130;X2Y37/E130/Q5;1;X3Y37/B4;X3Y37/B4/E131;1;X3Y38/C0;X3Y38/C0/E241;1;X2Y37/Q5;;1;X2Y37/S100;X2Y37/S100/Q5;1;X2Y38/E240;X2Y38/E240/S101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9744 ] ,
          "attributes": {
            "ROUTING": "X3Y38/S230;X3Y38/S230/S131;1;X3Y39/A5;X3Y39/A5/S231;1;X3Y37/F5;;1;X3Y37/S130;X3Y37/S130/F5;1;X3Y37/D7;X3Y37/D7/S130;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[4]": {
          "hide_name": 0,
          "bits": [ 9743 ] ,
          "attributes": {
            "ROUTING": "X3Y38/X05;X3Y38/X05/Q2;1;X3Y38/B0;X3Y38/B0/X05;1;X3Y38/Q2;;1;X3Y38/N100;X3Y38/N100/Q2;1;X3Y37/B5;X3Y37/B5/N101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 9742 ] ,
          "attributes": {
            "ROUTING": "X3Y37/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9740 ] ,
          "attributes": {
            "ROUTING": "X4Y37/SN10;X4Y37/SN10/F0;1;X4Y38/B3;X4Y38/B3/S111;1;X4Y37/F0;;1;X4Y37/W200;X4Y37/W200/F0;1;X3Y37/X05;X3Y37/X05/W201;1;X3Y37/SEL6;X3Y37/SEL6/X05;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[5]": {
          "hide_name": 0,
          "bits": [ 9739 ] ,
          "attributes": {
            "ROUTING": "X4Y38/W130;X4Y38/W130/Q3;1;X3Y38/A0;X3Y38/A0/W131;1;X4Y38/Q3;;1;X4Y38/N230;X4Y38/N230/Q3;1;X4Y37/B0;X4Y37/B0/N231;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9738 ] ,
          "attributes": {
            "ROUTING": "X4Y37/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 9737 ] ,
          "attributes": {
            "ROUTING": "X4Y37/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9735 ] ,
          "attributes": {
            "ROUTING": "X3Y37/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9733 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.rxCounter[0]": {
          "hide_name": 0,
          "bits": [ 9732 ] ,
          "attributes": {
            "ROUTING": "X3Y37/W230;X3Y37/W230/N131;1;X2Y37/B7;X2Y37/B7/W231;1;X3Y38/W100;X3Y38/W100/Q4;1;X3Y38/B4;X3Y38/B4/W100;1;X3Y38/Q4;;1;X3Y38/N130;X3Y38/N130/Q4;1;X3Y37/B1;X3Y37/B1/N131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9729 ] ,
          "attributes": {
            "ROUTING": "X3Y37/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9728 ] ,
          "attributes": {
            "ROUTING": "X3Y37/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:210.30-210.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9725 ] ,
          "attributes": {
            "ROUTING": "X3Y38/SN10;X3Y38/SN10/F3;1;X3Y39/E250;X3Y39/E250/S111;1;X3Y39/B4;X3Y39/B4/E250;1;X3Y38/A4;X3Y38/A4/X06;1;X3Y38/S100;X3Y38/S100/F3;1;X3Y39/C3;X3Y39/C3/S101;1;X4Y38/C7;X4Y38/C7/E121;1;X3Y38/EW20;X3Y38/EW20/F3;1;X4Y38/C3;X4Y38/C3/E121;1;X3Y38/F3;;1;X3Y38/X06;X3Y38/X06/F3;1;X3Y38/C5;X3Y38/C5/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9723 ] ,
          "attributes": {
            "ROUTING": "X3Y37/F2;;1;X3Y37/SN10;X3Y37/SN10/F2;1;X3Y38/E250;X3Y38/E250/S111;1;X3Y38/B5;X3Y38/B5/E250;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[1]": {
          "hide_name": 0,
          "bits": [ 9721 ] ,
          "attributes": {
            "ROUTING": "X3Y38/W130;X3Y38/W130/Q5;1;X2Y38/N230;X2Y38/N230/W131;1;X2Y37/A7;X2Y37/A7/N231;1;X3Y38/Q5;;1;X3Y38/N250;X3Y38/N250/Q5;1;X3Y37/X04;X3Y37/X04/N251;1;X3Y37/B2;X3Y37/B2/X04;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9720 ] ,
          "attributes": {
            "ROUTING": "X3Y38/F5;;1;X3Y38/XD5;X3Y38/XD5/F5;1"
          }
        },
        "u.rxCounter_DFFE_Q_8_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9718 ] ,
          "attributes": {
            "ROUTING": "X3Y39/W100;X3Y39/W100/F4;1;X3Y39/B5;X3Y39/B5/W100;1;X3Y39/F4;;1;X3Y39/W240;X3Y39/W240/F4;1;X3Y39/B2;X3Y39/B2/W240;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9717 ] ,
          "attributes": {
            "ROUTING": "X3Y37/W130;X3Y37/W130/F3;1;X3Y37/S270;X3Y37/S270/W130;1;X3Y39/A2;X3Y39/A2/S272;1;X3Y37/F3;;1;X3Y37/B7;X3Y37/B7/F3;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[2]": {
          "hide_name": 0,
          "bits": [ 9714 ] ,
          "attributes": {
            "ROUTING": "X3Y38/D0;X3Y38/D0/N201;1;X3Y39/Q0;;1;X3Y39/N200;X3Y39/N200/Q0;1;X3Y37/X01;X3Y37/X01/N202;1;X3Y37/B3;X3Y37/B3/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9713 ] ,
          "attributes": {
            "ROUTING": "X3Y39/F2;;1;X3Y39/D0;X3Y39/D0/F2;1;X3Y39/XD0;X3Y39/XD0/D0;1"
          }
        },
        "u.rxCounter[11]": {
          "hide_name": 0,
          "bits": [ 9711 ] ,
          "attributes": {
            "ROUTING": "X5Y38/N130;X5Y38/N130/Q5;1;X5Y37/B0;X5Y37/B0/N131;1;X5Y38/Q5;;1;X5Y38/S250;X5Y38/S250/Q5;1;X5Y38/B3;X5Y38/B3/S250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9709 ] ,
          "attributes": {
            "ROUTING": "X5Y38/F4;;1;X5Y38/C5;X5Y38/C5/F4;1;X5Y38/XD5;X5Y38/XD5/C5;1"
          }
        },
        "u.rxCounter[12]": {
          "hide_name": 0,
          "bits": [ 9707 ] ,
          "attributes": {
            "ROUTING": "X5Y37/X05;X5Y37/X05/Q2;1;X5Y37/B1;X5Y37/B1/X05;1;X5Y37/Q2;;1;X5Y37/S130;X5Y37/S130/Q2;1;X5Y38/A3;X5Y38/A3/S131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9705 ] ,
          "attributes": {
            "ROUTING": "X5Y37/F6;;1;X5Y37/C2;X5Y37/C2/F6;1;X5Y37/XD2;X5Y37/XD2/C2;1"
          }
        },
        "u.uart_rx_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 9704 ] ,
          "attributes": {
            "ROUTING": "X3Y38/CE2;X3Y38/CE2/X08;1;X3Y38/CE1;X3Y38/CE1/X08;1;X5Y38/CE2;X5Y38/CE2/E272;1;X2Y38/E130;X2Y38/E130/F5;1;X3Y39/X06;X3Y39/X06/S271;1;X4Y38/CE0;X4Y38/CE0/E271;1;X3Y38/E270;X3Y38/E270/E131;1;X4Y38/CE2;X4Y38/CE2/E271;1;X3Y38/X08;X3Y38/X08/E251;1;X3Y38/S270;X3Y38/S270/E131;1;X2Y38/N250;X2Y38/N250/F5;1;X3Y39/CE0;X3Y39/CE0/X06;1;X4Y38/CE1;X4Y38/CE1/E271;1;X3Y39/A3;X3Y39/A3/S271;1;X2Y37/X06;X2Y37/X06/N251;1;X2Y37/CE2;X2Y37/CE2/X06;1;X2Y38/E250;X2Y38/E250/F5;1;X5Y37/CE1;X5Y37/CE1/X06;1;X2Y38/F5;;1;X2Y38/W830;X2Y38/W830/F5;1;X5Y38/N250;X5Y38/N250/E838;1;X5Y37/X06;X5Y37/X06/N251;1;X5Y37/CE2;X5Y37/CE2/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9702 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:221.28-221.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9698 ] ,
          "attributes": {
            "ROUTING": "X1Y37/F0;;1;X1Y37/D1;X1Y37/D1/F0;1;X1Y37/XD1;X1Y37/XD1/D1;1"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9696 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.rxBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 9695 ] ,
          "attributes": {
            "ROUTING": "X1Y37/A0;X1Y37/A0/E210;1;X1Y37/EW20;X1Y37/EW20/Q1;1;X2Y37/C6;X2Y37/C6/E121;1;X1Y37/Q1;;1;X1Y37/E210;X1Y37/E210/Q1;1;X2Y37/B1;X2Y37/B1/E211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:23.11-23.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9693 ] ,
          "attributes": {
            "ROUTING": "X2Y37/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:221.28-221.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9692 ] ,
          "attributes": {
            "ROUTING": "X2Y37/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:221.28-221.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 9690 ] ,
          "attributes": {
            "ROUTING": "X2Y37/X05;X2Y37/X05/Q2;1;X2Y37/B6;X2Y37/B6/X05;1;X2Y37/Q2;;1;X2Y37/X01;X2Y37/X01/Q2;1;X2Y37/B2;X2Y37/B2/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:23.11-23.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9689 ] ,
          "attributes": {
            "ROUTING": "X2Y37/F2;;1;X2Y37/XD2;X2Y37/XD2/F2;1"
          }
        },
        "u.rxBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 9687 ] ,
          "attributes": {
            "ROUTING": "X2Y37/N100;X2Y37/N100/Q3;1;X2Y37/W200;X2Y37/W200/N100;1;X2Y37/A6;X2Y37/A6/W200;1;X2Y37/Q3;;1;X2Y37/B3;X2Y37/B3/Q3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:23.11-23.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9686 ] ,
          "attributes": {
            "ROUTING": "X2Y37/F3;;1;X2Y37/XD3;X2Y37/XD3/F3;1"
          }
        },
        "u.rxBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9685 ] ,
          "attributes": {
            "ROUTING": "X2Y37/W240;X2Y37/W240/F4;1;X1Y37/X07;X1Y37/X07/W241;1;X1Y37/CE0;X1Y37/CE0/X07;1;X2Y37/F4;;1;X2Y37/X07;X2Y37/X07/F4;1;X2Y37/CE1;X2Y37/CE1/X07;1"
          }
        },
        "u.led_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9681 ] ,
          "attributes": {
            "ROUTING": "X1Y48/F0;;1;X1Y48/XD0;X1Y48/XD0/F0;1"
          }
        },
        "u.led_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9678 ] ,
          "attributes": {
            "ROUTING": "X1Y48/F6;;1;X1Y48/C4;X1Y48/C4/F6;1;X1Y48/XD4;X1Y48/XD4/C4;1"
          }
        },
        "u.led_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9675 ] ,
          "attributes": {
            "ROUTING": "X1Y48/F3;;1;X1Y48/B5;X1Y48/B5/F3;1;X1Y48/XD5;X1Y48/XD5/B5;1"
          }
        },
        "u.led_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9672 ] ,
          "attributes": {
            "ROUTING": "X1Y48/F1;;1;X1Y48/XD1;X1Y48/XD1/F1;1"
          }
        },
        "u.led_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9669 ] ,
          "attributes": {
            "ROUTING": "X1Y46/F0;;1;X1Y46/D2;X1Y46/D2/F0;1;X1Y46/XD2;X1Y46/XD2/D2;1"
          }
        },
        "u.led_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9667 ] ,
          "attributes": {
            "ROUTING": "X1Y44/F7;;1;X1Y44/A2;X1Y44/A2/F7;1;X1Y44/XD2;X1Y44/XD2/A2;1"
          }
        },
        "u.dataIn[0]": {
          "hide_name": 0,
          "bits": [ 9665 ] ,
          "attributes": {
            "ROUTING": "X1Y47/Q1;;1;X1Y47/S210;X1Y47/S210/Q1;1;X1Y48/X02;X1Y48/X02/S211;1;X1Y48/A0;X1Y48/A0/X02;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[1]": {
          "hide_name": 0,
          "bits": [ 9663 ] ,
          "attributes": {
            "ROUTING": "X1Y47/S100;X1Y47/S100/Q5;1;X1Y48/A6;X1Y48/A6/S101;1;X1Y47/Q5;;1;X1Y47/X04;X1Y47/X04/Q5;1;X1Y47/C1;X1Y47/C1/X04;1;X1Y47/XD1;X1Y47/XD1/C1;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[2]": {
          "hide_name": 0,
          "bits": [ 9661 ] ,
          "attributes": {
            "ROUTING": "X1Y47/S130;X1Y47/S130/Q4;1;X1Y48/A3;X1Y48/A3/S131;1;X1Y47/Q4;;1;X1Y47/X07;X1Y47/X07/Q4;1;X1Y47/D5;X1Y47/D5/X07;1;X1Y47/XD5;X1Y47/XD5/D5;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[3]": {
          "hide_name": 0,
          "bits": [ 9659 ] ,
          "attributes": {
            "ROUTING": "X1Y47/S270;X1Y47/S270/S131;1;X1Y48/A1;X1Y48/A1/S271;1;X1Y46/Q1;;1;X1Y46/S130;X1Y46/S130/Q1;1;X1Y47/C4;X1Y47/C4/S131;1;X1Y47/XD4;X1Y47/XD4/C4;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[4]": {
          "hide_name": 0,
          "bits": [ 9657 ] ,
          "attributes": {
            "ROUTING": "X1Y46/A0;X1Y46/A0/S272;1;X1Y43/Q2;;1;X1Y43/S130;X1Y43/S130/Q2;1;X1Y44/S270;X1Y44/S270/S131;1;X1Y46/A1;X1Y46/A1/S272;1;X1Y46/XD1;X1Y46/XD1/A1;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[5]": {
          "hide_name": 0,
          "bits": [ 9655 ] ,
          "attributes": {
            "ROUTING": "X1Y42/S200;X1Y42/S200/Q0;1;X1Y44/X03;X1Y44/X03/S202;1;X1Y44/A7;X1Y44/A7/X03;1;X1Y42/Q0;;1;X1Y42/S130;X1Y42/S130/Q0;1;X1Y43/A2;X1Y43/A2/S131;1;X1Y43/XD2;X1Y43/XD2/A2;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[6]": {
          "hide_name": 0,
          "bits": [ 9653 ] ,
          "attributes": {
            "ROUTING": "X1Y41/Q1;;1;X1Y41/S100;X1Y41/S100/Q1;1;X1Y42/C0;X1Y42/C0/S101;1;X1Y42/XD0;X1Y42/XD0/C0;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[7]": {
          "hide_name": 0,
          "bits": [ 9651 ] ,
          "attributes": {
            "ROUTING": "X1Y41/Q3;;1;X1Y41/X06;X1Y41/X06/Q3;1;X1Y41/D1;X1Y41/D1/X06;1;X1Y41/XD1;X1Y41/XD1/D1;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.uart_rx": {
          "hide_name": 0,
          "bits": [ 9650 ] ,
          "attributes": {
            "ROUTING": "X2Y38/A5;X2Y38/A5/W251;1;X3Y40/N250;X3Y40/N250/S838;1;X3Y38/W250;X3Y38/W250/N252;1;X2Y38/A1;X2Y38/A1/W251;1;X43Y0/Q6;;1;X43Y0/W830;X43Y0/W830/Q6;1;X35Y0/W830;X35Y0/W830/W838;1;X27Y0/W830;X27Y0/W830/W838;1;X19Y0/S830;X19Y0/S830/W838;1;X19Y8/W830;X19Y8/W830/S838;1;X11Y8/S830;X11Y8/S830/W838;1;X11Y16/S830;X11Y16/S830/S838;1;X11Y24/W830;X11Y24/W830/S838;1;X3Y24/S830;X3Y24/S830/W838;1;X3Y32/S830;X3Y32/S830/S838;1;X3Y40/S100;X3Y40/S100/S838;1;X3Y41/W240;X3Y41/W240/S101;1;X1Y41/C3;X1Y41/C3/W242;1;X1Y41/XD3;X1Y41/XD3/C3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:10.11-10.18",
            "hdlname": "u uart_rx"
          }
        },
        "u.uart_rx_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 9649 ] ,
          "attributes": {
            "ROUTING": "X1Y39/S830;X1Y39/S830/S131;1;X1Y47/N250;X1Y47/N250/S838;1;X1Y46/X06;X1Y46/X06/N251;1;X1Y46/CE0;X1Y46/CE0/X06;1;X1Y38/E230;X1Y38/E230/F3;1;X2Y38/B2;X2Y38/B2/E231;1;X1Y39/S230;X1Y39/S230/S131;1;X1Y41/X08;X1Y41/X08/S232;1;X1Y41/CE0;X1Y41/CE0/X08;1;X1Y46/N200;X1Y46/N200/S808;1;X1Y44/N210;X1Y44/N210/N202;1;X1Y43/CE1;X1Y43/CE1/N211;1;X1Y38/S230;X1Y38/S230/F3;1;X1Y40/S230;X1Y40/S230/S232;1;X1Y42/X06;X1Y42/X06/S232;1;X1Y42/CE0;X1Y42/CE0/X06;1;X1Y47/CE2;X1Y47/CE2/X08;1;X1Y41/CE1;X1Y41/CE1/X08;1;X1Y38/S130;X1Y38/S130/F3;1;X1Y38/N130;X1Y38/N130/F3;1;X1Y37/E230;X1Y37/E230/N131;1;X2Y37/B4;X2Y37/B4/E231;1;X1Y38/F3;;1;X1Y38/S800;X1Y38/S800/F3;1;X1Y46/S230;X1Y46/S230/S808;1;X1Y47/X08;X1Y47/X08/S231;1;X1Y47/CE0;X1Y47/CE0/X08;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 9269 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:10.16-10.19"
          }
        },
        "u.rxState[0]": {
          "hide_name": 0,
          "bits": [ 9646 ] ,
          "attributes": {
            "ROUTING": "X2Y38/N130;X2Y38/N130/Q4;1;X2Y38/C6;X2Y38/C6/N130;1;X2Y38/W240;X2Y38/W240/Q4;1;X1Y38/X07;X1Y38/X07/W241;1;X1Y38/B6;X1Y38/B6/X07;1;X1Y38/C2;X1Y38/C2/W241;1;X1Y38/C3;X1Y38/C3/W241;1;X2Y38/C4;X2Y38/C4/Q4;1;X2Y38/X03;X2Y38/X03/Q4;1;X2Y38/D1;X2Y38/D1/X03;1;X2Y38/Q4;;1;X2Y38/X07;X2Y38/X07/Q4;1;X2Y38/D5;X2Y38/D5/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxState"
          }
        },
        "u.rxState[1]": {
          "hide_name": 0,
          "bits": [ 9644 ] ,
          "attributes": {
            "ROUTING": "X2Y38/C5;X2Y38/C5/X05;1;X2Y38/C1;X2Y38/C1/E100;1;X1Y38/B3;X1Y38/B3/X01;1;X1Y38/B2;X1Y38/B2/X01;1;X2Y38/X05;X2Y38/X05/Q0;1;X2Y38/E100;X2Y38/E100/Q0;1;X2Y38/W100;X2Y38/W100/Q0;1;X2Y38/B4;X2Y38/B4/W100;1;X2Y38/W200;X2Y38/W200/Q0;1;X1Y38/X01;X1Y38/X01/W201;1;X2Y38/Q0;;1;X1Y38/A6;X1Y38/A6/X01;1;X2Y38/B6;X2Y38/B6/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxState"
          }
        },
        "u.byteReady_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 9642 ] ,
          "attributes": {
            "ROUTING": "X1Y38/E100;X1Y38/E100/F2;1;X2Y38/E200;X2Y38/E200/E101;1;X4Y38/X05;X4Y38/X05/E202;1;X4Y38/A3;X4Y38/A3/X05;1;X1Y38/W130;X1Y38/W130/F2;1;X1Y38/E270;X1Y38/E270/W130;1;X3Y38/A5;X3Y38/A5/E272;1;X1Y38/SN10;X1Y38/SN10/F2;1;X1Y37/E250;X1Y37/E250/N111;1;X2Y37/A5;X2Y37/A5/E251;1;X2Y38/A7;X2Y38/A7/E111;1;X4Y38/E210;X4Y38/E210/E212;1;X4Y38/A0;X4Y38/A0/E210;1;X1Y38/F2;;1;X1Y38/EW10;X1Y38/EW10/F2;1;X2Y38/E210;X2Y38/E210/E111;1;X4Y38/S210;X4Y38/S210/E212;1;X4Y38/A7;X4Y38/A7/S210;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9639 ] ,
          "attributes": {
            "ROUTING": "X4Y37/S130;X4Y37/S130/F6;1;X4Y38/W230;X4Y38/W230/S131;1;X3Y38/B1;X3Y38/B1/W231;1;X4Y37/F6;;1;X4Y37/W100;X4Y37/W100/F6;1;X3Y37/S240;X3Y37/S240/W101;1;X3Y38/D7;X3Y38/D7/S241;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9638 ] ,
          "attributes": {
            "ROUTING": "X3Y37/S260;X3Y37/S260/OF6;1;X3Y38/X03;X3Y38/X03/S261;1;X3Y38/A1;X3Y38/A1/X03;1;X3Y37/OF6;;1;X3Y37/SN20;X3Y37/SN20/OF6;1;X3Y38/E220;X3Y38/E220/S121;1;X3Y38/C7;X3Y38/C7/E220;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 9636 ] ,
          "attributes": {
            "ROUTING": "X3Y38/B6;X3Y38/B6/E231;1;X3Y38/B7;X3Y38/B7/E231;1;X1Y38/E130;X1Y38/E130/F6;1;X2Y38/B3;X2Y38/B3/E131;1;X1Y38/F6;;1;X2Y38/E230;X2Y38/E230/E131;1;X1Y38/X03;X1Y38/X03/F6;1;X1Y38/B4;X1Y38/B4/X03;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 9634 ] ,
          "attributes": {
            "ROUTING": "X2Y38/N210;X2Y38/N210/S100;1;X2Y38/A3;X2Y38/A3/N210;1;X2Y38/A4;X2Y38/A4/W210;1;X2Y38/W210;X2Y38/W210/S100;1;X1Y38/W210;X1Y38/W210/W111;1;X1Y38/A4;X1Y38/A4/W210;1;X1Y38/A3;X1Y38/A3/N210;1;X2Y38/EW10;X2Y38/EW10/Q2;1;X3Y38/A7;X3Y38/A7/E111;1;X1Y38/N210;X1Y38/N210/W111;1;X2Y38/A6;X2Y38/A6/X01;1;X2Y38/S100;X2Y38/S100/Q2;1;X2Y38/B1;X2Y38/B1/S100;1;X2Y38/X01;X2Y38/X01/Q2;1;X2Y38/B5;X2Y38/B5/X01;1;X2Y38/Q2;;1;X3Y38/A6;X3Y38/A6/E111;1;X1Y38/A2;X1Y38/A2/N210;1",
            "hdlname": "u rxState",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 9631 ] ,
          "attributes": {
            "ROUTING": "X3Y38/X07;X3Y38/X07/W242;1;X3Y38/SEL6;X3Y38/SEL6/X07;1;X5Y37/F7;;1;X5Y37/S100;X5Y37/S100/F7;1;X5Y38/W240;X5Y38/W240/S101;1;X3Y38/C1;X3Y38/C1/W242;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9630 ] ,
          "attributes": {
            "ROUTING": "X3Y38/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9629 ] ,
          "attributes": {
            "ROUTING": "X3Y38/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9627 ] ,
          "attributes": {
            "ROUTING": "X3Y38/W260;X3Y38/W260/OF6;1;X1Y38/C0;X1Y38/C0/W262;1;X4Y38/E270;X4Y38/E270/E131;1;X4Y38/D0;X4Y38/D0/E270;1;X4Y38/D7;X4Y38/D7/N270;1;X3Y38/N260;X3Y38/N260/OF6;1;X3Y38/D5;X3Y38/D5/N260;1;X4Y38/N270;X4Y38/N270/E131;1;X3Y38/E130;X3Y38/E130/OF6;1;X4Y38/S270;X4Y38/S270/E131;1;X4Y38/D3;X4Y38/D3/S270;1;X3Y38/OF6;;1;X3Y38/SN20;X3Y38/SN20/OF6;1;X3Y37/W220;X3Y37/W220/N121;1;X2Y37/D5;X2Y37/D5/W221;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 9625 ] ,
          "attributes": {
            "ROUTING": "X2Y38/SN20;X2Y38/SN20/F1;1;X2Y37/A4;X2Y37/A4/N121;1;X2Y37/LSR1;X2Y37/LSR1/N271;1;X1Y38/A0;X1Y38/A0/W131;1;X2Y38/N270;X2Y38/N270/W130;1;X2Y38/F1;;1;X2Y38/W130;X2Y38/W130/F1;1;X1Y38/N270;X1Y38/N270/W131;1;X1Y37/LSR0;X1Y37/LSR0/N271;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady": {
          "hide_name": 0,
          "bits": [ 9622 ] ,
          "attributes": {
            "ROUTING": "X1Y46/N210;X1Y46/N210/S818;1;X1Y44/CE1;X1Y44/CE1/N212;1;X1Y46/W210;X1Y46/W210/S818;1;X0Y46/E210;X0Y46/E210/E212;1;X1Y46/CE1;X1Y46/CE1/E211;1;X1Y48/CE0;X1Y48/CE0/S212;1;X1Y38/Q1;;1;X1Y38/S810;X1Y38/S810/Q1;1;X1Y46/S210;X1Y46/S210/S818;1;X1Y48/CE2;X1Y48/CE2/S212;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:25.5-25.14",
            "hdlname": "u byteReady"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9621 ] ,
          "attributes": {
            "ROUTING": "X1Y38/B0;X1Y38/B0/S100;1;X1Y38/S100;X1Y38/S100/F4;1;X1Y38/E210;X1Y38/E210/S100;1;X2Y38/B7;X2Y38/B7/E211;1;X1Y38/F4;;1;X1Y38/C1;X1Y38/C1/F4;1;X1Y38/XD1;X1Y38/XD1/C1;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9619 ] ,
          "attributes": {
            "ROUTING": "X1Y38/F0;;1;X1Y38/X05;X1Y38/X05/F0;1;X1Y38/CE0;X1Y38/CE0/X05;1"
          }
        },
        "txIntervalCounter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9616 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9613 ] ,
          "attributes": {
            "ROUTING": "X46Y28/F5;;1;X46Y28/XD5;X46Y28/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9611 ] ,
          "attributes": {
            "ROUTING": "X47Y28/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9609 ] ,
          "attributes": {
            "ROUTING": "X47Y28/F0;;1;X47Y28/XD0;X47Y28/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9607 ] ,
          "attributes": {
            "ROUTING": "X47Y28/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9605 ] ,
          "attributes": {
            "ROUTING": "X47Y28/F1;;1;X47Y28/XD1;X47Y28/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9603 ] ,
          "attributes": {
            "ROUTING": "X47Y28/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9601 ] ,
          "attributes": {
            "ROUTING": "X47Y28/F2;;1;X47Y28/XD2;X47Y28/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9599 ] ,
          "attributes": {
            "ROUTING": "X47Y28/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9597 ] ,
          "attributes": {
            "ROUTING": "X47Y28/F3;;1;X47Y28/XD3;X47Y28/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9595 ] ,
          "attributes": {
            "ROUTING": "X47Y28/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9593 ] ,
          "attributes": {
            "ROUTING": "X47Y28/F4;;1;X47Y28/XD4;X47Y28/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9591 ] ,
          "attributes": {
            "ROUTING": "X47Y28/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 9588 ] ,
          "attributes": {
            "ROUTING": "X42Y28/F2;;1;X42Y28/XD2;X42Y28/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9586 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9584 ] ,
          "attributes": {
            "ROUTING": "X43Y28/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 9582 ] ,
          "attributes": {
            "ROUTING": "X43Y28/F2;;1;X43Y28/XD2;X43Y28/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9580 ] ,
          "attributes": {
            "ROUTING": "X47Y28/F5;;1;X47Y28/XD5;X47Y28/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9578 ] ,
          "attributes": {
            "ROUTING": "X48Y28/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9576 ] ,
          "attributes": {
            "ROUTING": "X43Y28/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 9574 ] ,
          "attributes": {
            "ROUTING": "X43Y28/F3;;1;X43Y28/XD3;X43Y28/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_29_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9572 ] ,
          "attributes": {
            "ROUTING": "X43Y28/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 9570 ] ,
          "attributes": {
            "ROUTING": "X43Y28/F4;;1;X43Y28/XD4;X43Y28/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_28_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9568 ] ,
          "attributes": {
            "ROUTING": "X43Y28/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 9566 ] ,
          "attributes": {
            "ROUTING": "X43Y28/F5;;1;X43Y28/XD5;X43Y28/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_27_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9564 ] ,
          "attributes": {
            "ROUTING": "X44Y28/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 9562 ] ,
          "attributes": {
            "ROUTING": "X44Y28/F0;;1;X44Y28/XD0;X44Y28/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_26_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9560 ] ,
          "attributes": {
            "ROUTING": "X44Y28/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 9558 ] ,
          "attributes": {
            "ROUTING": "X44Y28/F1;;1;X44Y28/XD1;X44Y28/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_25_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9556 ] ,
          "attributes": {
            "ROUTING": "X44Y28/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 9554 ] ,
          "attributes": {
            "ROUTING": "X44Y28/F2;;1;X44Y28/XD2;X44Y28/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_24_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9552 ] ,
          "attributes": {
            "ROUTING": "X44Y28/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 9550 ] ,
          "attributes": {
            "ROUTING": "X44Y28/F3;;1;X44Y28/XD3;X44Y28/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_23_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9548 ] ,
          "attributes": {
            "ROUTING": "X44Y28/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 9546 ] ,
          "attributes": {
            "ROUTING": "X44Y28/F4;;1;X44Y28/XD4;X44Y28/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_22_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9544 ] ,
          "attributes": {
            "ROUTING": "X44Y28/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 9542 ] ,
          "attributes": {
            "ROUTING": "X44Y28/F5;;1;X44Y28/XD5;X44Y28/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_21_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9540 ] ,
          "attributes": {
            "ROUTING": "X45Y28/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 9538 ] ,
          "attributes": {
            "ROUTING": "X45Y28/F0;;1;X45Y28/XD0;X45Y28/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9536 ] ,
          "attributes": {
            "ROUTING": "X48Y28/F0;;1;X48Y28/D4;X48Y28/D4/F0;1;X48Y28/XD4;X48Y28/XD4/D4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9534 ] ,
          "attributes": {
            "ROUTING": "X48Y28/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9533 ] ,
          "attributes": {
            "ROUTING": "X48Y28/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_20_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9531 ] ,
          "attributes": {
            "ROUTING": "X45Y28/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9529 ] ,
          "attributes": {
            "ROUTING": "X45Y28/F1;;1;X45Y28/XD1;X45Y28/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_19_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9527 ] ,
          "attributes": {
            "ROUTING": "X45Y28/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9525 ] ,
          "attributes": {
            "ROUTING": "X45Y28/F2;;1;X45Y28/XD2;X45Y28/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_18_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9523 ] ,
          "attributes": {
            "ROUTING": "X45Y28/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9521 ] ,
          "attributes": {
            "ROUTING": "X45Y28/F3;;1;X45Y28/XD3;X45Y28/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9519 ] ,
          "attributes": {
            "ROUTING": "X45Y28/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9517 ] ,
          "attributes": {
            "ROUTING": "X45Y28/F4;;1;X45Y28/XD4;X45Y28/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9515 ] ,
          "attributes": {
            "ROUTING": "X45Y28/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9513 ] ,
          "attributes": {
            "ROUTING": "X45Y28/F5;;1;X45Y28/XD5;X45Y28/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9511 ] ,
          "attributes": {
            "ROUTING": "X46Y28/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9509 ] ,
          "attributes": {
            "ROUTING": "X46Y28/F0;;1;X46Y28/XD0;X46Y28/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9507 ] ,
          "attributes": {
            "ROUTING": "X46Y28/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9505 ] ,
          "attributes": {
            "ROUTING": "X46Y28/F1;;1;X46Y28/XD1;X46Y28/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9503 ] ,
          "attributes": {
            "ROUTING": "X46Y28/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9501 ] ,
          "attributes": {
            "ROUTING": "X46Y28/F2;;1;X46Y28/XD2;X46Y28/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9499 ] ,
          "attributes": {
            "ROUTING": "X46Y28/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9497 ] ,
          "attributes": {
            "ROUTING": "X46Y28/F3;;1;X46Y28/XD3;X46Y28/XD3/F3;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 10257 ] ,
          "attributes": {
            "ROUTING": "X47Y28/A2;X47Y28/A2/N210;1;X47Y28/A4;X47Y28/A4/W210;1;X44Y31/A2;X44Y31/A2/N210;1;X45Y31/A1;X45Y31/A1/E210;1;X44Y28/A4;X44Y28/A4/E251;1;X41Y31/A3;X41Y31/A3/N210;1;X41Y31/A4;X41Y31/A4/W210;1;X46Y28/A1;X46Y28/A1/W271;1;X46Y28/A3;X46Y28/A3/N210;1;X44Y31/A5;X44Y31/A5/W271;1;X44Y31/A4;X44Y31/A4/W271;1;X45Y28/A1;X45Y28/A1/E210;1;X45Y28/A4;X45Y28/A4/W210;1;X41Y31/W210;X41Y31/W210/VSS;1;X41Y31/A5;X41Y31/A5/W210;1;X44Y31/A0;X44Y31/A0/E210;1;X42Y31/A5;X42Y31/A5/W210;1;X43Y28/E250;X43Y28/E250/VSS;1;X44Y28/A5;X44Y28/A5/E251;1;X45Y29/E210;X45Y29/E210/VSS;1;X46Y29/LSR0;X46Y29/LSR0/E211;1;X43Y31/A5;X43Y31/A5/W210;1;X43Y28/A3;X43Y28/A3/N210;1;X4Y37/A3;X4Y37/A3/N210;1;X5Y37/A1;X5Y37/A1/E210;1;X4Y37/A5;X4Y37/A5/W210;1;X47Y28/E210;X47Y28/E210/VSS;1;X47Y28/A1;X47Y28/A1/E210;1;X4Y37/A0;X4Y37/A0/E210;1;X44Y28/A3;X44Y28/A3/N210;1;X47Y29/LSR1;X47Y29/LSR1/W211;1;X44Y28/A0;X44Y28/A0/E210;1;X43Y28/A5;X43Y28/A5/W210;1;X46Y28/A4;X46Y28/A4/W271;1;X43Y31/A1;X43Y31/A1/E210;1;X42Y32/N250;X42Y32/N250/VSS;1;X42Y31/A2;X42Y31/A2/N251;1;X41Y31/N210;X41Y31/N210/VSS;1;X41Y31/A2;X41Y31/A2/N210;1;X4Y37/N210;X4Y37/N210/VSS;1;X4Y37/A2;X4Y37/A2/N210;1;X48Y28/A1;X48Y28/A1/E210;1;X5Y37/E210;X5Y37/E210/VSS;1;X5Y37/A0;X5Y37/A0/E210;1;X48Y28/N210;X48Y28/N210/VSS;1;X48Y28/A2;X48Y28/A2/N210;1;X42Y31/A3;X42Y31/A3/N251;1;X45Y31/E210;X45Y31/E210/VSS;1;X45Y31/A0;X45Y31/A0/E210;1;X43Y31/W210;X43Y31/W210/VSS;1;X43Y31/A4;X43Y31/A4/W210;1;X3Y37/A4;X3Y37/A4/W210;1;X2Y37/A3;X2Y37/A3/N210;1;X42Y31/E210;X42Y31/E210/VSS;1;X42Y31/A0;X42Y31/A0/E210;1;X45Y28/N210;X45Y28/N210/VSS;1;X45Y28/A3;X45Y28/A3/N210;1;X47Y28/N210;X47Y28/N210/VSS;1;X47Y28/A3;X47Y28/A3/N210;1;X43Y31/A2;X43Y31/A2/W251;1;X48Y29/W210;X48Y29/W210/VSS;1;X47Y29/LSR2;X47Y29/LSR2/W211;1;X46Y30/A2;X46Y30/A2/N210;1;X4Y37/E210;X4Y37/E210/VSS;1;X4Y37/A1;X4Y37/A1/E210;1;X44Y31/E210;X44Y31/E210/VSS;1;X44Y31/A1;X44Y31/A1/E210;1;X3Y37/W210;X3Y37/W210/VSS;1;X3Y37/A5;X3Y37/A5/W210;1;X46Y30/N210;X46Y30/N210/VSS;1;X46Y30/A3;X46Y30/A3/N210;1;X44Y28/E210;X44Y28/E210/VSS;1;X44Y28/A1;X44Y28/A1/E210;1;X47Y28/A0;X47Y28/A0/E210;1;X45Y31/W270;X45Y31/W270/VSS;1;X47Y28/W210;X47Y28/W210/VSS;1;X47Y28/A5;X47Y28/A5/W210;1;X46Y28/A0;X46Y28/A0/W271;1;X3Y37/A3;X3Y37/A3/N210;1;X45Y28/W210;X45Y28/W210/VSS;1;X45Y28/A5;X45Y28/A5/W210;1;X4Y37/W210;X4Y37/W210/VSS;1;X4Y37/A4;X4Y37/A4/W210;1;X44Y31/W250;X44Y31/W250/VSS;1;X43Y31/A3;X43Y31/A3/W251;1;X46Y31/E210;X46Y31/E210/VSS;1;X47Y31/LSR2;X47Y31/LSR2/E211;1;X43Y28/N210;X43Y28/N210/VSS;1;X43Y28/A2;X43Y28/A2/N210;1;X48Y28/E210;X48Y28/E210/VSS;1;X48Y28/A0;X48Y28/A0/E210;1;X46Y28/N210;X46Y28/N210/VSS;1;X46Y28/A2;X46Y28/A2/N210;1;X2Y37/N210;X2Y37/N210/VSS;1;X2Y37/A2;X2Y37/A2/N210;1;X42Y31/W210;X42Y31/W210/VSS;1;X42Y31/A4;X42Y31/A4/W210;1;X45Y28/E210;X45Y28/E210/VSS;1;X45Y28/A0;X45Y28/A0/E210;1;X45Y28/A2;X45Y28/A2/N210;1;X42Y31/A1;X42Y31/A1/E210;1;X44Y28/N210;X44Y28/N210/VSS;1;X44Y28/A2;X44Y28/A2/N210;1;X3Y37/N210;X3Y37/N210/VSS;1;X3Y37/A2;X3Y37/A2/N210;1;X43Y28/W210;X43Y28/W210/VSS;1;X43Y28/A4;X43Y28/A4/W210;1;X47Y28/W270;X47Y28/W270/VSS;1;X46Y28/A5;X46Y28/A5/W271;1;X44Y31/N210;X44Y31/N210/VSS;1;X44Y31/A3;X44Y31/A3/N210;1;X0Y0/VSS;;1;X43Y31/E210;X43Y31/E210/VSS;1;X43Y31/A0;X43Y31/A0/E210;1"
          }
        },
        "txIntervalCounter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9494 ] ,
          "attributes": {
            "ROUTING": "X46Y28/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9493 ] ,
          "attributes": {
            "ROUTING": "X46Y28/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:44.30-44.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9491 ] ,
          "attributes": {
            "ROUTING": "X46Y28/F4;;1;X46Y28/S100;X46Y28/S100/F4;1;X46Y29/A4;X46Y29/A4/S101;1;X46Y29/XD4;X46Y29/XD4/A4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9489 ] ,
          "attributes": {
            "ROUTING": "X48Y28/F1;;1;X48Y28/XD1;X48Y28/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 9487 ] ,
          "attributes": {
            "ROUTING": "X48Y28/F2;;1;X48Y28/D5;X48Y28/D5/F2;1;X48Y28/XD5;X48Y28/XD5/D5;1"
          }
        },
        "sendOnLow_LUT4_I0_F_MUX2_LUT5_I0_O": {
          "hide_name": 0,
          "bits": [ 9484 ] ,
          "attributes": {
            "ROUTING": "X45Y30/CE1;X45Y30/CE1/X07;1;X44Y30/E240;X44Y30/E240/OF4;1;X45Y30/X07;X45Y30/X07/E241;1;X45Y30/CE2;X45Y30/CE2/X07;1;X44Y32/CE0;X44Y32/CE0/X07;1;X45Y31/CE1;X45Y31/CE1/E271;1;X44Y32/CE1;X44Y32/CE1/X07;1;X44Y30/S240;X44Y30/S240/OF4;1;X44Y32/X07;X44Y32/X07/S242;1;X44Y32/CE2;X44Y32/CE2/X07;1;X44Y30/S130;X44Y30/S130/OF4;1;X44Y31/E270;X44Y31/E270/S131;1;X45Y31/CE2;X45Y31/CE2/E271;1;X41Y30/CE1;X41Y30/CE1/X05;1;X43Y32/CE0;X43Y32/CE0/X07;1;X41Y30/X05;X41Y30/X05/W222;1;X41Y30/CE0;X41Y30/CE0/X05;1;X43Y32/CE2;X43Y32/CE2/X07;1;X43Y32/X07;X43Y32/X07/S262;1;X43Y32/CE1;X43Y32/CE1/X07;1;X42Y32/CE0;X42Y32/CE0/X07;1;X41Y30/N220;X41Y30/N220/W222;1;X41Y29/X07;X41Y29/X07/N221;1;X41Y29/CE2;X41Y29/CE2/X07;1;X42Y32/CE2;X42Y32/CE2/X07;1;X44Y30/W240;X44Y30/W240/OF4;1;X42Y30/S240;X42Y30/S240/W242;1;X42Y32/X07;X42Y32/X07/S242;1;X42Y32/CE1;X42Y32/CE1/X07;1;X43Y30/S260;X43Y30/S260/W121;1;X43Y32/S270;X43Y32/S270/S262;1;X43Y33/X06;X43Y33/X06/S271;1;X43Y33/CE1;X43Y33/CE1/X06;1;X44Y30/OF4;;1;X44Y30/EW20;X44Y30/EW20/OF4;1;X43Y30/W220;X43Y30/W220/W121;1;X41Y30/S220;X41Y30/S220/W222;1;X41Y32/X07;X41Y32/X07/S222;1;X41Y32/CE0;X41Y32/CE0/X07;1"
          }
        },
        "sendOnLow_LUT4_I0_F_MUX2_LUT5_I0_I1": {
          "hide_name": 0,
          "bits": [ 9483 ] ,
          "attributes": {
            "ROUTING": "X44Y30/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter[14]": {
          "hide_name": 0,
          "bits": [ 9481 ] ,
          "attributes": {
            "ROUTING": "X44Y32/EW20;X44Y32/EW20/Q4;1;X43Y32/D4;X43Y32/D4/W121;1;X44Y32/Q4;;1;X44Y32/EW10;X44Y32/EW10/Q4;1;X43Y32/N210;X43Y32/N210/W111;1;X43Y31/B3;X43Y31/B3/N211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[15]": {
          "hide_name": 0,
          "bits": [ 9480 ] ,
          "attributes": {
            "ROUTING": "X43Y32/X05;X43Y32/X05/Q2;1;X43Y32/C4;X43Y32/C4/X05;1;X43Y32/Q2;;1;X43Y32/N220;X43Y32/N220/Q2;1;X43Y31/X01;X43Y31/X01/N221;1;X43Y31/B4;X43Y31/B4/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[16]": {
          "hide_name": 0,
          "bits": [ 9479 ] ,
          "attributes": {
            "ROUTING": "X43Y32/W100;X43Y32/W100/Q1;1;X43Y32/B4;X43Y32/B4/W100;1;X43Y32/Q1;;1;X43Y32/N100;X43Y32/N100/Q1;1;X43Y31/B5;X43Y31/B5/N101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[17]": {
          "hide_name": 0,
          "bits": [ 9478 ] ,
          "attributes": {
            "ROUTING": "X44Y32/W130;X44Y32/W130/Q1;1;X43Y32/A4;X43Y32/A4/W131;1;X44Y32/Q1;;1;X44Y32/N210;X44Y32/N210/Q1;1;X44Y31/B0;X44Y31/B0/N211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[10]": {
          "hide_name": 0,
          "bits": [ 9476 ] ,
          "attributes": {
            "ROUTING": "X42Y32/E100;X42Y32/E100/Q2;1;X43Y32/D0;X43Y32/D0/E101;1;X42Y32/Q2;;1;X42Y32/SN10;X42Y32/SN10/Q2;1;X42Y31/E250;X42Y31/E250/N111;1;X42Y31/B5;X42Y31/B5/E250;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[11]": {
          "hide_name": 0,
          "bits": [ 9475 ] ,
          "attributes": {
            "ROUTING": "X43Y32/E100;X43Y32/E100/Q5;1;X43Y32/C0;X43Y32/C0/E100;1;X43Y32/Q5;;1;X43Y32/SN10;X43Y32/SN10/Q5;1;X43Y31/W250;X43Y31/W250/N111;1;X43Y31/B0;X43Y31/B0/W250;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[12]": {
          "hide_name": 0,
          "bits": [ 9474 ] ,
          "attributes": {
            "ROUTING": "X43Y32/B0;X43Y32/B0/N231;1;X43Y33/Q3;;1;X43Y33/N230;X43Y33/N230/Q3;1;X43Y31/B1;X43Y31/B1/N232;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[13]": {
          "hide_name": 0,
          "bits": [ 9473 ] ,
          "attributes": {
            "ROUTING": "X43Y32/X02;X43Y32/X02/Q3;1;X43Y32/A0;X43Y32/A0/X02;1;X43Y32/Q3;;1;X43Y32/N130;X43Y32/N130/Q3;1;X43Y31/B2;X43Y31/B2/N131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[0]": {
          "hide_name": 0,
          "bits": [ 9471 ] ,
          "attributes": {
            "ROUTING": "X41Y30/X02;X41Y30/X02/Q1;1;X41Y30/A1;X41Y30/A1/X02;1;X41Y31/X02;X41Y31/X02/S211;1;X41Y31/D6;X41Y31/D6/X02;1;X41Y30/EW10;X41Y30/EW10/Q1;1;X42Y30/E250;X42Y30/E250/E111;1;X43Y30/A6;X43Y30/A6/E251;1;X41Y30/Q1;;1;X41Y30/S210;X41Y30/S210/Q1;1;X41Y31/B1;X41Y31/B1/S211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[1]": {
          "hide_name": 0,
          "bits": [ 9469 ] ,
          "attributes": {
            "ROUTING": "X41Y30/SN10;X41Y30/SN10/Q0;1;X41Y31/B2;X41Y31/B2/S111;1;X41Y30/Q0;;1;X41Y30/S130;X41Y30/S130/Q0;1;X41Y31/C6;X41Y31/C6/S131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[2]": {
          "hide_name": 0,
          "bits": [ 9468 ] ,
          "attributes": {
            "ROUTING": "X41Y32/N100;X41Y32/N100/Q0;1;X41Y31/B6;X41Y31/B6/N101;1;X41Y32/Q0;;1;X41Y32/N130;X41Y32/N130/Q0;1;X41Y31/B3;X41Y31/B3/N131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[5]": {
          "hide_name": 0,
          "bits": [ 9467 ] ,
          "attributes": {
            "ROUTING": "X41Y29/S250;X41Y29/S250/Q5;1;X41Y31/X06;X41Y31/X06/S252;1;X41Y31/A6;X41Y31/A6/X06;1;X41Y29/Q5;;1;X41Y29/EW10;X41Y29/EW10/Q5;1;X42Y29/S210;X42Y29/S210/E111;1;X42Y31/B0;X42Y31/B0/S212;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[22]": {
          "hide_name": 0,
          "bits": [ 9465 ] ,
          "attributes": {
            "ROUTING": "X45Y31/N130;X45Y31/N130/Q4;1;X45Y31/C6;X45Y31/C6/N130;1;X45Y31/Q4;;1;X45Y31/W100;X45Y31/W100/Q4;1;X44Y31/N240;X44Y31/N240/W101;1;X44Y31/B5;X44Y31/B5/N240;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[23]": {
          "hide_name": 0,
          "bits": [ 9464 ] ,
          "attributes": {
            "ROUTING": "X45Y31/W130;X45Y31/W130/Q3;1;X45Y31/B6;X45Y31/B6/W130;1;X45Y31/Q3;;1;X45Y31/S100;X45Y31/S100/Q3;1;X45Y31/B0;X45Y31/B0/S100;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[24]": {
          "hide_name": 0,
          "bits": [ 9463 ] ,
          "attributes": {
            "ROUTING": "X45Y30/S100;X45Y30/S100/Q4;1;X45Y31/A6;X45Y31/A6/S101;1;X45Y30/Q4;;1;X45Y30/SN10;X45Y30/SN10/Q4;1;X45Y31/B1;X45Y31/B1/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 9461 ] ,
          "attributes": {
            "ROUTING": "X43Y32/F4;;1;X43Y32/N240;X43Y32/N240/F4;1;X43Y31/D7;X43Y31/D7/N241;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 9460 ] ,
          "attributes": {
            "ROUTING": "X43Y32/F0;;1;X43Y32/N200;X43Y32/N200/F0;1;X43Y31/C7;X43Y31/C7/N201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 9459 ] ,
          "attributes": {
            "ROUTING": "X41Y31/F6;;1;X41Y31/E260;X41Y31/E260/F6;1;X43Y31/X07;X43Y31/X07/E262;1;X43Y31/B7;X43Y31/B7/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 9458 ] ,
          "attributes": {
            "ROUTING": "X45Y31/F6;;1;X45Y31/W260;X45Y31/W260/F6;1;X43Y31/X03;X43Y31/X03/W262;1;X43Y31/A7;X43Y31/A7/X03;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[18]": {
          "hide_name": 0,
          "bits": [ 9456 ] ,
          "attributes": {
            "ROUTING": "X44Y31/D6;X44Y31/D6/N131;1;X44Y32/Q5;;1;X44Y32/N130;X44Y32/N130/Q5;1;X44Y31/B1;X44Y31/B1/N131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[19]": {
          "hide_name": 0,
          "bits": [ 9455 ] ,
          "attributes": {
            "ROUTING": "X44Y32/SN10;X44Y32/SN10/Q3;1;X44Y31/C6;X44Y31/C6/N111;1;X44Y32/Q3;;1;X44Y32/N230;X44Y32/N230/Q3;1;X44Y31/B2;X44Y31/B2/N231;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[20]": {
          "hide_name": 0,
          "bits": [ 9454 ] ,
          "attributes": {
            "ROUTING": "X44Y31/B6;X44Y31/B6/W111;1;X45Y31/Q5;;1;X45Y31/EW10;X45Y31/EW10/Q5;1;X44Y31/B3;X44Y31/B3/W111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[21]": {
          "hide_name": 0,
          "bits": [ 9453 ] ,
          "attributes": {
            "ROUTING": "X44Y30/S230;X44Y30/S230/W131;1;X44Y31/A6;X44Y31/A6/S231;1;X45Y30/Q3;;1;X45Y30/W130;X45Y30/W130/Q3;1;X44Y30/S270;X44Y30/S270/W131;1;X44Y31/B4;X44Y31/B4/S271;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[6]": {
          "hide_name": 0,
          "bits": [ 9451 ] ,
          "attributes": {
            "ROUTING": "X43Y31/W220;X43Y31/W220/W222;1;X42Y31/D6;X42Y31/D6/W221;1;X45Y30/Q2;;1;X45Y30/SN20;X45Y30/SN20/Q2;1;X45Y31/W220;X45Y31/W220/S121;1;X43Y31/W230;X43Y31/W230/W222;1;X42Y31/B1;X42Y31/B1/W231;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[7]": {
          "hide_name": 0,
          "bits": [ 9450 ] ,
          "attributes": {
            "ROUTING": "X42Y31/X08;X42Y31/X08/S232;1;X42Y31/C6;X42Y31/C6/X08;1;X41Y29/Q4;;1;X41Y29/E130;X41Y29/E130/Q4;1;X42Y29/S230;X42Y29/S230/E131;1;X42Y31/B2;X42Y31/B2/S232;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[8]": {
          "hide_name": 0,
          "bits": [ 9449 ] ,
          "attributes": {
            "ROUTING": "X42Y32/N240;X42Y32/N240/Q4;1;X42Y31/X05;X42Y31/X05/N241;1;X42Y31/B6;X42Y31/B6/X05;1;X42Y32/Q4;;1;X42Y32/N130;X42Y32/N130/Q4;1;X42Y31/B3;X42Y31/B3/N131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[9]": {
          "hide_name": 0,
          "bits": [ 9448 ] ,
          "attributes": {
            "ROUTING": "X42Y32/SN20;X42Y32/SN20/Q0;1;X42Y31/A6;X42Y31/A6/N121;1;X42Y32/Q0;;1;X42Y32/N100;X42Y32/N100/Q0;1;X42Y31/B4;X42Y31/B4/N101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9446 ] ,
          "attributes": {
            "ROUTING": "X42Y31/F6;;1;X42Y31/W260;X42Y31/W260/F6;1;X41Y31/C7;X41Y31/C7/W261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9445 ] ,
          "attributes": {
            "ROUTING": "X41Y31/B7;X41Y31/B7/X08;1;X41Y30/Q3;;1;X41Y30/S230;X41Y30/S230/Q3;1;X41Y31/X08;X41Y31/X08/S231;1;X41Y31/B4;X41Y31/B4/X08;1",
            "hdlname": "u txCounter",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 9443 ] ,
          "attributes": {
            "ROUTING": "X41Y30/S100;X41Y30/S100/Q2;1;X41Y31/A7;X41Y31/A7/S101;1;X41Y30/Q2;;1;X41Y30/SN20;X41Y30/SN20/Q2;1;X41Y31/B5;X41Y31/B5/S121;1",
            "hdlname": "u txCounter",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9440 ] ,
          "attributes": {
            "ROUTING": "X43Y31/F7;;1;X43Y31/E100;X43Y31/E100/F7;1;X44Y31/D7;X44Y31/D7/E101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9439 ] ,
          "attributes": {
            "ROUTING": "X41Y31/F7;;1;X41Y31/E100;X41Y31/E100/F7;1;X42Y31/E240;X42Y31/E240/E101;1;X44Y31/C7;X44Y31/C7/E242;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9438 ] ,
          "attributes": {
            "ROUTING": "X44Y31/SN20;X44Y31/SN20/F6;1;X44Y30/A6;X44Y30/A6/N121;1;X44Y31/F6;;1;X44Y31/X07;X44Y31/X07/F6;1;X44Y31/B7;X44Y31/B7/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT3_I0_I2[0]": {
          "hide_name": 0,
          "bits": [ 9437 ] ,
          "attributes": {
            "ROUTING": "X44Y32/A3;X44Y32/A3/E271;1;X43Y32/A2;X43Y32/A2/E272;1;X41Y30/A2;X41Y30/A2/S271;1;X43Y32/A6;X43Y32/A6/E272;1;X45Y29/X05;X45Y29/X05/S241;1;X45Y29/A4;X45Y29/A4/X05;1;X44Y32/A0;X44Y32/A0/E271;1;X41Y29/S270;X41Y29/S270/S131;1;X41Y31/S270;X41Y31/S270/S272;1;X41Y32/A0;X41Y32/A0/S271;1;X45Y30/A0;X45Y30/A0/X01;1;X44Y32/S270;X44Y32/S270/E271;1;X44Y33/A0;X44Y33/A0/S271;1;X41Y28/S130;X41Y28/S130/F7;1;X41Y29/S230;X41Y29/S230/S131;1;X41Y30/B1;X41Y30/B1/S231;1;X45Y30/X01;X45Y30/X01/S242;1;X45Y30/A6;X45Y30/A6/X01;1;X42Y32/A3;X42Y32/A3/E271;1;X42Y32/S270;X42Y32/S270/E271;1;X42Y33/E270;X42Y33/E270/S271;1;X43Y33/A5;X43Y33/A5/E271;1;X43Y32/E270;X43Y32/E270/E272;1;X44Y32/A5;X44Y32/A5/E271;1;X45Y30/X05;X45Y30/X05/S242;1;X45Y30/A5;X45Y30/A5/X05;1;X45Y31/W250;X45Y31/W250/S251;1;X44Y31/A7;X44Y31/A7/W251;1;X42Y32/A5;X42Y32/A5/E271;1;X45Y31/A2;X45Y31/A2/S251;1;X43Y32/A1;X43Y32/A1/E272;1;X41Y28/E820;X41Y28/E820/F7;1;X45Y28/S240;X45Y28/S240/E824;1;X45Y30/S250;X45Y30/S250/S242;1;X45Y31/A3;X45Y31/A3/S251;1;X42Y32/A1;X42Y32/A1/E271;1;X41Y28/F7;;1;X41Y28/S820;X41Y28/S820/F7;1;X41Y32/E270;X41Y32/E270/S824;1;X43Y32/A7;X43Y32/A7/E272;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3[4]": {
          "hide_name": 0,
          "bits": [ 9434 ] ,
          "attributes": {
            "ROUTING": "X44Y31/N270;X44Y31/N270/F7;1;X44Y30/X06;X44Y30/X06/N271;1;X44Y30/SEL4;X44Y30/SEL4/X06;1;X44Y31/F7;;1;X44Y31/N100;X44Y31/N100/F7;1;X44Y30/D3;X44Y30/D3/N101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_F[3]": {
          "hide_name": 0,
          "bits": [ 9433 ] ,
          "attributes": {
            "ROUTING": "X44Y30/F3;;1;X44Y30/W230;X44Y30/W230/F3;1;X42Y30/N230;X42Y30/N230/W232;1;X42Y28/X02;X42Y28/X02/N232;1;X42Y28/D6;X42Y28/D6/X02;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 9430 ] ,
          "attributes": {
            "ROUTING": "X44Y30/C0;X44Y30/C0/X02;1;X44Y29/X08;X44Y29/X08/E252;1;X44Y29/C7;X44Y29/C7/X08;1;X44Y29/B4;X44Y29/B4/S251;1;X42Y29/C4;X42Y29/C4/X06;1;X42Y29/X06;X42Y29/X06/S251;1;X42Y29/C5;X42Y29/C5/X06;1;X41Y28/C7;X41Y28/C7/W101;1;X42Y28/S250;X42Y28/S250/Q5;1;X42Y29/C7;X42Y29/C7/X06;1;X42Y29/C6;X42Y29/C6/X06;1;X42Y28/X04;X42Y28/X04/Q5;1;X42Y28/C3;X42Y28/C3/X04;1;X42Y29/C3;X42Y29/C3/S241;1;X42Y28/S240;X42Y28/S240/N130;1;X42Y29/C2;X42Y29/C2/S241;1;X43Y29/C2;X43Y29/C2/S261;1;X42Y29/E250;X42Y29/E250/S111;1;X44Y29/X04;X44Y29/X04/E252;1;X44Y29/C0;X44Y29/C0/X04;1;X42Y29/C1;X42Y29/C1/S241;1;X42Y29/C0;X42Y29/C0/S241;1;X44Y29/C3;X44Y29/C3/X04;1;X43Y29/C3;X43Y29/C3/S261;1;X43Y28/S260;X43Y28/S260/E121;1;X42Y28/EW20;X42Y28/EW20/Q5;1;X41Y30/C5;X41Y30/C5/S202;1;X41Y30/C6;X41Y30/C6/S202;1;X41Y30/C7;X41Y30/C7/S202;1;X42Y28/W100;X42Y28/W100/Q5;1;X41Y28/S200;X41Y28/S200/W101;1;X41Y30/C4;X41Y30/C4/S202;1;X43Y29/C1;X43Y29/C1/S261;1;X44Y29/C1;X44Y29/C1/X04;1;X42Y28/SN10;X42Y28/SN10/Q5;1;X42Y28/N130;X42Y28/N130/Q5;1;X43Y29/C0;X43Y29/C0/S261;1;X44Y29/C2;X44Y29/C2/X04;1;X42Y28/Q5;;1;X42Y28/E250;X42Y28/E250/Q5;1;X44Y28/S250;X44Y28/S250/E252;1;X44Y30/X02;X44Y30/X02/S252;1;X44Y30/D4;X44Y30/D4/X02;1",
            "hdlname": "u txState",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:35.11-35.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3[2]": {
          "hide_name": 0,
          "bits": [ 9427 ] ,
          "attributes": {
            "ROUTING": "X42Y29/E230;X42Y29/E230/S131;1;X44Y29/B7;X44Y29/B7/E232;1;X42Y28/W210;X42Y28/W210/Q1;1;X41Y28/B7;X41Y28/B7/W211;1;X44Y30/B0;X44Y30/B0/S212;1;X42Y28/S130;X42Y28/S130/Q1;1;X42Y28/B3;X42Y28/B3/S130;1;X43Y28/S210;X43Y28/S210/E211;1;X43Y29/B1;X43Y29/B1/S211;1;X43Y29/X01;X43Y29/X01/E221;1;X43Y29/B3;X43Y29/B3/X01;1;X41Y30/B4;X41Y30/B4/S272;1;X42Y29/B5;X42Y29/B5/S121;1;X42Y28/SN20;X42Y28/SN20/Q1;1;X42Y29/B7;X42Y29/B7/S121;1;X42Y29/B2;X42Y29/B2/S211;1;X42Y29/B3;X42Y29/B3/S211;1;X42Y29/B1;X42Y29/B1/S211;1;X42Y28/S210;X42Y28/S210/Q1;1;X42Y29/B0;X42Y29/B0/S211;1;X43Y29/B0;X43Y29/B0/X05;1;X42Y29/E220;X42Y29/E220/S121;1;X43Y29/B2;X43Y29/B2/X01;1;X43Y29/X05;X43Y29/X05/E221;1;X41Y30/B6;X41Y30/B6/S272;1;X41Y28/S270;X41Y28/S270/W131;1;X41Y30/B5;X41Y30/B5/S272;1;X42Y28/W130;X42Y28/W130/Q1;1;X42Y29/B6;X42Y29/B6/S121;1;X41Y30/B7;X41Y30/B7/S272;1;X42Y29/B4;X42Y29/B4/S121;1;X44Y29/B1;X44Y29/B1/S211;1;X44Y29/B3;X44Y29/B3/S211;1;X44Y29/B0;X44Y29/B0/S211;1;X44Y29/B2;X44Y29/B2/S211;1;X42Y28/Q1;;1;X42Y28/E210;X42Y28/E210/Q1;1;X44Y28/S210;X44Y28/S210/E212;1;X44Y30/X08;X44Y30/X08/S212;1;X44Y30/C4;X44Y30/C4/X08;1",
            "hdlname": "u txState",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:35.11-35.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 9425 ] ,
          "attributes": {
            "ROUTING": "X44Y30/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sendOnLow_LUT3_I0_I2[1]": {
          "hide_name": 0,
          "bits": [ 9423 ] ,
          "attributes": {
            "ROUTING": "X44Y30/W220;X44Y30/W220/S121;1;X44Y30/C3;X44Y30/C3/W220;1;X43Y32/B2;X43Y32/B2/W211;1;X44Y32/B5;X44Y32/B5/S252;1;X44Y32/X05;X44Y32/X05/S262;1;X44Y32/B0;X44Y32/B0/X05;1;X42Y32/B5;X42Y32/B5/X08;1;X42Y32/B3;X42Y32/B3/S212;1;X41Y31/S210;X41Y31/S210/S212;1;X44Y29/SN20;X44Y29/SN20/F7;1;X44Y28/W220;X44Y28/W220/N121;1;X42Y28/X01;X42Y28/X01/W222;1;X42Y28/A6;X42Y28/A6/X01;1;X45Y30/B6;X45Y30/B6/S251;1;X45Y31/B2;X45Y31/B2/S212;1;X43Y33/X03;X43Y33/X03/W241;1;X45Y31/B3;X45Y31/B3/S212;1;X44Y32/W210;X44Y32/W210/S212;1;X45Y29/C7;X45Y29/C7/S230;1;X41Y30/C1;X41Y30/C1/W241;1;X44Y29/E130;X44Y29/E130/F7;1;X45Y29/B4;X45Y29/B4/E131;1;X45Y29/S250;X45Y29/S250/E111;1;X45Y30/B5;X45Y30/B5/S251;1;X44Y32/X04;X44Y32/X04/S252;1;X44Y32/B3;X44Y32/B3/X04;1;X43Y29/W210;X43Y29/W210/W111;1;X41Y29/S210;X41Y29/S210/W212;1;X41Y30/B2;X41Y30/B2/S211;1;X44Y29/S820;X44Y29/S820/F7;1;X44Y33/W240;X44Y33/W240/S824;1;X41Y32/B0;X41Y32/B0/S211;1;X44Y29/SN10;X44Y29/SN10/F7;1;X44Y30/S250;X44Y30/S250/S111;1;X44Y29/EW10;X44Y29/EW10/F7;1;X45Y29/S210;X45Y29/S210/E111;1;X45Y30/B0;X45Y30/B0/S211;1;X42Y30/W240;X42Y30/W240/W212;1;X42Y32/X08;X42Y32/X08/S212;1;X44Y30/W210;X44Y30/W210/S111;1;X42Y30/S210;X42Y30/S210/W212;1;X44Y30/S260;X44Y30/S260/S121;1;X43Y32/B6;X43Y32/B6/W211;1;X45Y29/S230;X45Y29/S230/E131;1;X43Y32/B7;X43Y32/B7/W211;1;X44Y33/B0;X44Y33/B0/S211;1;X44Y30/S210;X44Y30/S210/S111;1;X44Y29/F7;;1;X42Y32/B1;X42Y32/B1/S212;1;X44Y32/S210;X44Y32/S210/S212;1;X43Y32/B1;X43Y32/B1/W211;1;X43Y33/B5;X43Y33/B5/X03;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3[1]": {
          "hide_name": 0,
          "bits": [ 9420 ] ,
          "attributes": {
            "ROUTING": "X44Y29/E210;X44Y29/E210/E202;1;X45Y29/B7;X45Y29/B7/E211;1;X41Y28/A7;X41Y28/A7/S210;1;X44Y29/A4;X44Y29/A4/X05;1;X42Y28/A3;X42Y28/A3/E200;1;X44Y29/A7;X44Y29/A7/X01;1;X44Y30/A0;X44Y30/A0/X03;1;X42Y29/A2;X42Y29/A2/E200;1;X44Y29/A1;X44Y29/A1/X01;1;X44Y29/X05;X44Y29/X05/E202;1;X44Y29/A3;X44Y29/A3/X05;1;X42Y29/A5;X42Y29/A5/S101;1;X42Y28/S200;X42Y28/S200/Q0;1;X42Y29/X01;X42Y29/X01/S201;1;X42Y29/A6;X42Y29/A6/X01;1;X42Y28/S100;X42Y28/S100/Q0;1;X42Y29/A1;X42Y29/A1/X01;1;X42Y29/A0;X42Y29/A0/X01;1;X43Y29/A2;X43Y29/A2/S251;1;X42Y29/A3;X42Y29/A3/E200;1;X43Y29/A0;X43Y29/A0/S251;1;X43Y29/A3;X43Y29/A3/S251;1;X44Y29/A2;X44Y29/A2/X05;1;X41Y30/A7;X41Y30/A7/S212;1;X43Y28/S250;X43Y28/S250/E111;1;X41Y28/S210;X41Y28/S210/W111;1;X41Y30/A6;X41Y30/A6/S212;1;X42Y28/EW10;X42Y28/EW10/Q0;1;X41Y30/A5;X41Y30/A5/S212;1;X41Y30/A4;X41Y30/A4/S212;1;X42Y29/A4;X42Y29/A4/S101;1;X44Y29/A0;X44Y29/A0/X01;1;X44Y29/X01;X44Y29/X01/E202;1;X42Y29/A7;X42Y29/A7/S101;1;X43Y29/A1;X43Y29/A1/S251;1;X42Y29/E200;X42Y29/E200/S101;1;X44Y30/B4;X44Y30/B4/X03;1;X42Y28/Q0;;1;X42Y28/E200;X42Y28/E200/Q0;1;X44Y28/S200;X44Y28/S200/E202;1;X44Y30/X03;X44Y30/X03/S202;1;X44Y30/B3;X44Y30/B3/X03;1",
            "hdlname": "u txState",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:35.11-35.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9418 ] ,
          "attributes": {
            "ROUTING": "X45Y29/F7;;1;X45Y29/E270;X45Y29/E270/F7;1;X47Y29/CE2;X47Y29/CE2/E272;1"
          }
        },
        "txIntervalCounter[4]": {
          "hide_name": 0,
          "bits": [ 9416 ] ,
          "attributes": {
            "ROUTING": "X43Y28/W100;X43Y28/W100/Q5;1;X43Y28/B5;X43Y28/B5/W100;1;X43Y28/Q5;;1;X43Y28/E100;X43Y28/E100/Q5;1;X44Y28/D7;X44Y28/D7/E101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[5]": {
          "hide_name": 0,
          "bits": [ 9415 ] ,
          "attributes": {
            "ROUTING": "X44Y28/C7;X44Y28/C7/X05;1;X44Y28/Q0;;1;X44Y28/X05;X44Y28/X05/Q0;1;X44Y28/B0;X44Y28/B0/X05;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[6]": {
          "hide_name": 0,
          "bits": [ 9414 ] ,
          "attributes": {
            "ROUTING": "X44Y28/W130;X44Y28/W130/Q1;1;X44Y28/B7;X44Y28/B7/W130;1;X44Y28/Q1;;1;X44Y28/B1;X44Y28/B1/Q1;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[7]": {
          "hide_name": 0,
          "bits": [ 9413 ] ,
          "attributes": {
            "ROUTING": "X44Y28/B2;X44Y28/B2/X01;1;X44Y28/Q2;;1;X44Y28/X01;X44Y28/X01/Q2;1;X44Y28/A7;X44Y28/A7/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 9411 ] ,
          "attributes": {
            "ROUTING": "X42Y28/X05;X42Y28/X05/Q2;1;X42Y28/A2;X42Y28/A2/X05;1;X42Y28/E130;X42Y28/E130/Q2;1;X43Y28/B1;X43Y28/B1/E131;1;X42Y28/Q2;;1;X42Y28/E100;X42Y28/E100/Q2;1;X43Y28/D7;X43Y28/D7/E101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 9409 ] ,
          "attributes": {
            "ROUTING": "X43Y28/X05;X43Y28/X05/Q2;1;X43Y28/C7;X43Y28/C7/X05;1;X43Y28/Q2;;1;X43Y28/S130;X43Y28/S130/Q2;1;X43Y28/B2;X43Y28/B2/S130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 9407 ] ,
          "attributes": {
            "ROUTING": "X43Y28/W130;X43Y28/W130/Q3;1;X43Y28/B7;X43Y28/B7/W130;1;X43Y28/Q3;;1;X43Y28/B3;X43Y28/B3/Q3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 9405 ] ,
          "attributes": {
            "ROUTING": "X43Y28/X03;X43Y28/X03/Q4;1;X43Y28/A7;X43Y28/A7/X03;1;X43Y28/Q4;;1;X43Y28/N240;X43Y28/N240/Q4;1;X43Y28/B4;X43Y28/B4/N240;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9401 ] ,
          "attributes": {
            "ROUTING": "X44Y28/F7;;1;X44Y28/W270;X44Y28/W270/F7;1;X43Y28/X08;X43Y28/X08/W271;1;X43Y28/SEL6;X43Y28/SEL6/X08;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9400 ] ,
          "attributes": {
            "ROUTING": "X43Y28/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9399 ] ,
          "attributes": {
            "ROUTING": "X43Y28/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txIntervalCounter[20]": {
          "hide_name": 0,
          "bits": [ 9396 ] ,
          "attributes": {
            "ROUTING": "X46Y28/B3;X46Y28/B3/Q3;1;X46Y28/Q3;;1;X46Y28/SN10;X46Y28/SN10/Q3;1;X46Y29/D7;X46Y29/D7/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[21]": {
          "hide_name": 0,
          "bits": [ 9395 ] ,
          "attributes": {
            "ROUTING": "X46Y29/N130;X46Y29/N130/Q4;1;X46Y29/C7;X46Y29/C7/N130;1;X46Y29/Q4;;1;X46Y29/N100;X46Y29/N100/Q4;1;X46Y28/B4;X46Y28/B4/N101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[22]": {
          "hide_name": 0,
          "bits": [ 9394 ] ,
          "attributes": {
            "ROUTING": "X46Y28/W100;X46Y28/W100/Q5;1;X46Y28/B5;X46Y28/B5/W100;1;X46Y28/Q5;;1;X46Y28/S250;X46Y28/S250/Q5;1;X46Y29/B7;X46Y29/B7/S251;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[23]": {
          "hide_name": 0,
          "bits": [ 9393 ] ,
          "attributes": {
            "ROUTING": "X47Y28/X05;X47Y28/X05/Q0;1;X47Y28/B0;X47Y28/B0/X05;1;X47Y28/Q0;;1;X47Y28/SN10;X47Y28/SN10/Q0;1;X47Y29/W250;X47Y29/W250/S111;1;X46Y29/A7;X46Y29/A7/W251;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[16]": {
          "hide_name": 0,
          "bits": [ 9391 ] ,
          "attributes": {
            "ROUTING": "X45Y28/X08;X45Y28/X08/Q5;1;X45Y28/B5;X45Y28/B5/X08;1;X45Y28/Q5;;1;X45Y28/E100;X45Y28/E100/Q5;1;X46Y28/D6;X46Y28/D6/E101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[17]": {
          "hide_name": 0,
          "bits": [ 9390 ] ,
          "attributes": {
            "ROUTING": "X46Y28/B0;X46Y28/B0/X05;1;X46Y28/Q0;;1;X46Y28/X05;X46Y28/X05/Q0;1;X46Y28/C6;X46Y28/C6/X05;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[18]": {
          "hide_name": 0,
          "bits": [ 9389 ] ,
          "attributes": {
            "ROUTING": "X46Y28/B1;X46Y28/B1/Q1;1;X46Y28/Q1;;1;X46Y28/W130;X46Y28/W130/Q1;1;X46Y28/B6;X46Y28/B6/W130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[19]": {
          "hide_name": 0,
          "bits": [ 9388 ] ,
          "attributes": {
            "ROUTING": "X46Y28/B2;X46Y28/B2/X01;1;X46Y28/Q2;;1;X46Y28/X01;X46Y28/X01/Q2;1;X46Y28/A6;X46Y28/A6/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[28]": {
          "hide_name": 0,
          "bits": [ 9386 ] ,
          "attributes": {
            "ROUTING": "X47Y28/W100;X47Y28/W100/Q5;1;X47Y28/B5;X47Y28/B5/W100;1;X47Y28/Q5;;1;X47Y28/E100;X47Y28/E100/Q5;1;X48Y28/D6;X48Y28/D6/E101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[29]": {
          "hide_name": 0,
          "bits": [ 9385 ] ,
          "attributes": {
            "ROUTING": "X48Y28/X07;X48Y28/X07/Q4;1;X48Y28/B0;X48Y28/B0/X07;1;X48Y28/Q4;;1;X48Y28/N130;X48Y28/N130/Q4;1;X48Y28/C6;X48Y28/C6/N130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[30]": {
          "hide_name": 0,
          "bits": [ 9384 ] ,
          "attributes": {
            "ROUTING": "X48Y28/B1;X48Y28/B1/Q1;1;X48Y28/Q1;;1;X48Y28/W130;X48Y28/W130/Q1;1;X48Y28/B6;X48Y28/B6/W130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[31]": {
          "hide_name": 0,
          "bits": [ 9383 ] ,
          "attributes": {
            "ROUTING": "X48Y28/X04;X48Y28/X04/Q5;1;X48Y28/B2;X48Y28/B2/X04;1;X48Y28/Q5;;1;X48Y28/E130;X48Y28/E130/Q5;1;X48Y28/A6;X48Y28/A6/E130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[24]": {
          "hide_name": 0,
          "bits": [ 9381 ] ,
          "attributes": {
            "ROUTING": "X47Y28/B1;X47Y28/B1/Q1;1;X47Y28/Q1;;1;X47Y28/X02;X47Y28/X02/Q1;1;X47Y28/D6;X47Y28/D6/X02;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[25]": {
          "hide_name": 0,
          "bits": [ 9380 ] ,
          "attributes": {
            "ROUTING": "X47Y28/S130;X47Y28/S130/Q2;1;X47Y28/B2;X47Y28/B2/S130;1;X47Y28/Q2;;1;X47Y28/N130;X47Y28/N130/Q2;1;X47Y28/C6;X47Y28/C6/N130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[26]": {
          "hide_name": 0,
          "bits": [ 9379 ] ,
          "attributes": {
            "ROUTING": "X47Y28/B3;X47Y28/B3/Q3;1;X47Y28/Q3;;1;X47Y28/W130;X47Y28/W130/Q3;1;X47Y28/B6;X47Y28/B6/W130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[27]": {
          "hide_name": 0,
          "bits": [ 9378 ] ,
          "attributes": {
            "ROUTING": "X47Y28/B4;X47Y28/B4/X03;1;X47Y28/Q4;;1;X47Y28/X03;X47Y28/X03/Q4;1;X47Y28/A6;X47Y28/A6/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[3]": {
          "hide_name": 0,
          "bits": [ 9376 ] ,
          "attributes": {
            "ROUTING": "X46Y29/F7;;1;X46Y29/E100;X46Y29/E100/F7;1;X47Y29/D4;X47Y29/D4/E101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[2]": {
          "hide_name": 0,
          "bits": [ 9375 ] ,
          "attributes": {
            "ROUTING": "X46Y28/F6;;1;X46Y28/SN20;X46Y28/SN20/F6;1;X46Y29/E260;X46Y29/E260/S121;1;X47Y29/C4;X47Y29/C4/E261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 9374 ] ,
          "attributes": {
            "ROUTING": "X48Y28/F6;;1;X48Y28/S130;X48Y28/S130/F6;1;X48Y29/W230;X48Y29/W230/S131;1;X47Y29/B4;X47Y29/B4/W231;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 9373 ] ,
          "attributes": {
            "ROUTING": "X47Y28/F6;;1;X47Y28/S100;X47Y28/S100/F6;1;X47Y29/A4;X47Y29/A4/S101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter[12]": {
          "hide_name": 0,
          "bits": [ 9371 ] ,
          "attributes": {
            "ROUTING": "X45Y28/X02;X45Y28/X02/Q1;1;X45Y28/D6;X45Y28/D6/X02;1;X45Y28/Q1;;1;X45Y28/B1;X45Y28/B1/Q1;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[13]": {
          "hide_name": 0,
          "bits": [ 9370 ] ,
          "attributes": {
            "ROUTING": "X45Y28/N130;X45Y28/N130/Q2;1;X45Y28/C6;X45Y28/C6/N130;1;X45Y28/Q2;;1;X45Y28/X01;X45Y28/X01/Q2;1;X45Y28/B2;X45Y28/B2/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[14]": {
          "hide_name": 0,
          "bits": [ 9369 ] ,
          "attributes": {
            "ROUTING": "X45Y28/W130;X45Y28/W130/Q3;1;X45Y28/B6;X45Y28/B6/W130;1;X45Y28/Q3;;1;X45Y28/B3;X45Y28/B3/Q3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[15]": {
          "hide_name": 0,
          "bits": [ 9368 ] ,
          "attributes": {
            "ROUTING": "X45Y28/A6;X45Y28/A6/X03;1;X45Y28/Q4;;1;X45Y28/X03;X45Y28/X03/Q4;1;X45Y28/B4;X45Y28/B4/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[8]": {
          "hide_name": 0,
          "bits": [ 9366 ] ,
          "attributes": {
            "ROUTING": "X44Y28/S130;X44Y28/S130/Q3;1;X44Y28/D6;X44Y28/D6/S130;1;X44Y28/Q3;;1;X44Y28/B3;X44Y28/B3/Q3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[9]": {
          "hide_name": 0,
          "bits": [ 9365 ] ,
          "attributes": {
            "ROUTING": "X44Y28/N130;X44Y28/N130/Q4;1;X44Y28/C6;X44Y28/C6/N130;1;X44Y28/Q4;;1;X44Y28/W100;X44Y28/W100/Q4;1;X44Y28/B4;X44Y28/B4/W100;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[10]": {
          "hide_name": 0,
          "bits": [ 9364 ] ,
          "attributes": {
            "ROUTING": "X44Y28/X08;X44Y28/X08/Q5;1;X44Y28/B6;X44Y28/B6/X08;1;X44Y28/Q5;;1;X44Y28/E250;X44Y28/E250/Q5;1;X44Y28/B5;X44Y28/B5/E250;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "txIntervalCounter[11]": {
          "hide_name": 0,
          "bits": [ 9363 ] ,
          "attributes": {
            "ROUTING": "X45Y28/W100;X45Y28/W100/Q0;1;X44Y28/W200;X44Y28/W200/W101;1;X44Y28/A6;X44Y28/A6/W200;1;X45Y28/Q0;;1;X45Y28/X05;X45Y28/X05/Q0;1;X45Y28/B0;X45Y28/B0/X05;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:36.16-36.33"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9361 ] ,
          "attributes": {
            "ROUTING": "X46Y29/D0;X46Y29/D0/W121;1;X47Y29/F4;;1;X47Y29/EW20;X47Y29/EW20/F4;1;X46Y29/D3;X46Y29/D3/W121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9360 ] ,
          "attributes": {
            "ROUTING": "X46Y29/C0;X46Y29/C0/E261;1;X43Y28/OF6;;1;X43Y28/E260;X43Y28/E260/OF6;1;X45Y28/S260;X45Y28/S260/E262;1;X45Y29/E260;X45Y29/E260/S261;1;X46Y29/C3;X46Y29/C3/E261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9359 ] ,
          "attributes": {
            "ROUTING": "X46Y29/B0;X46Y29/B0/S231;1;X45Y28/F6;;1;X45Y28/E130;X45Y28/E130/F6;1;X46Y28/S230;X46Y28/S230/E131;1;X46Y29/B3;X46Y29/B3/S231;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9358 ] ,
          "attributes": {
            "ROUTING": "X46Y29/A0;X46Y29/A0/E252;1;X44Y28/F6;;1;X44Y28/SN10;X44Y28/SN10/F6;1;X44Y29/E250;X44Y29/E250/S111;1;X46Y29/A3;X46Y29/A3/E252;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow": {
          "hide_name": 0,
          "bits": [ 9355 ] ,
          "attributes": {
            "ROUTING": "X46Y29/W130;X46Y29/W130/Q1;1;X45Y29/A7;X45Y29/A7/W131;1;X44Y30/A4;X44Y30/A4/W272;1;X46Y29/Q1;;1;X46Y29/S130;X46Y29/S130/Q1;1;X46Y30/W270;X46Y30/W270/S131;1;X44Y30/A3;X44Y30/A3/W272;1",
            "hdlname": "u sendOnLow",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:15.11-15.20"
          }
        },
        "sendOnLow_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 9353 ] ,
          "attributes": {
            "ROUTING": "X46Y29/F0;;1;X46Y29/D1;X46Y29/D1/F0;1;X46Y29/XD1;X46Y29/XD1/D1;1"
          }
        },
        "led[0]": {
          "hide_name": 0,
          "bits": [ 9351 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[0]": {
          "hide_name": 0,
          "bits": [ 9350 ] ,
          "attributes": {
            "ROUTING": "X1Y48/Q0;;1;X1Y48/W100;X1Y48/W100/Q0;1;X0Y48/S200;X0Y48/S200/W101;1;X0Y50/D1;X0Y50/D1/S202;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[1]": {
          "hide_name": 0,
          "bits": [ 9348 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[1]": {
          "hide_name": 0,
          "bits": [ 9347 ] ,
          "attributes": {
            "ROUTING": "X1Y48/Q4;;1;X1Y48/EW10;X1Y48/EW10/Q4;1;X0Y48/S250;X0Y48/S250/W111;1;X0Y50/A0;X0Y50/A0/S252;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[2]": {
          "hide_name": 0,
          "bits": [ 9345 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[2]": {
          "hide_name": 0,
          "bits": [ 9344 ] ,
          "attributes": {
            "ROUTING": "X1Y48/Q5;;1;X1Y48/EW20;X1Y48/EW20/Q5;1;X0Y48/D1;X0Y48/D1/W121;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[3]": {
          "hide_name": 0,
          "bits": [ 9342 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[3]": {
          "hide_name": 0,
          "bits": [ 9341 ] ,
          "attributes": {
            "ROUTING": "X1Y48/Q1;;1;X1Y48/W130;X1Y48/W130/Q1;1;X0Y48/A0;X0Y48/A0/W131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[4]": {
          "hide_name": 0,
          "bits": [ 9339 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[4]": {
          "hide_name": 0,
          "bits": [ 9338 ] ,
          "attributes": {
            "ROUTING": "X1Y46/Q2;;1;X1Y46/W220;X1Y46/W220/Q2;1;X0Y46/D1;X0Y46/D1/W221;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[5]": {
          "hide_name": 0,
          "bits": [ 9336 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[5]": {
          "hide_name": 0,
          "bits": [ 9335 ] ,
          "attributes": {
            "ROUTING": "X1Y44/Q2;;1;X1Y44/EW10;X1Y44/EW10/Q2;1;X0Y44/S250;X0Y44/S250/W111;1;X0Y46/A0;X0Y46/A0/S252;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "adcIn[4]": {
          "hide_name": 0,
          "bits": [ 9333 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "adcIn[0]": {
          "hide_name": 0,
          "bits": [ 9331 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[0]": {
          "hide_name": 0,
          "bits": [ 9329 ] ,
          "attributes": {
            "ROUTING": "X47Y29/Q2;;1;X47Y29/SN20;X47Y29/SN20/Q2;1;X47Y30/B7;X47Y30/B7/S121;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFSE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9327 ] ,
          "attributes": {
            "ROUTING": "X26Y0/Q6;;1;X26Y0/E830;X26Y0/E830/Q6;1;X34Y0/E800;X34Y0/E800/E838;1;X42Y0/S800;X42Y0/S800/E808;1;X42Y8/S800;X42Y8/S800/S808;1;X42Y16/S800;X42Y16/S800/S808;1;X42Y24/S810;X42Y24/S810/S808;1;X42Y28/E810;X42Y28/E810/S814;1;X46Y28/S210;X46Y28/S210/E814;1;X46Y29/E210;X46Y29/E210/S211;1;X47Y29/B2;X47Y29/B2/E211;1;X47Y29/XD2;X47Y29/XD2/B2;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 10256 ] ,
          "attributes": {
            "ROUTING": "X41Y31/D3;X41Y31/D3/X03;1;X48Y28/C1;X48Y28/C1/N220;1;X41Y31/C4;X41Y31/C4/S220;1;X43Y28/D2;X43Y28/D2/S270;1;X5Y37/D0;X5Y37/D0/S260;1;X46Y28/D2;X46Y28/D2/X03;1;X43Y31/C2;X43Y31/C2/X04;1;X44Y31/C2;X44Y31/C2/X04;1;X42Y31/D5;X42Y31/D5/X04;1;X44Y28/C1;X44Y28/C1/X04;1;X46Y28/D5;X46Y28/D5/X04;1;X50Y27/E230;X50Y27/E230/VCC;1;X50Y27/C4;X50Y27/C4/E230;1;X43Y28/C5;X43Y28/C5/S220;1;X45Y28/D5;X45Y28/D5/W270;1;X48Y29/N260;X48Y29/N260/VCC;1;X48Y28/C2;X48Y28/C2/N261;1;X44Y31/D5;X44Y31/D5/X04;1;X43Y31/C5;X43Y31/C5/S220;1;X43Y31/D2;X43Y31/D2/E260;1;X2Y37/D2;X2Y37/D2/X03;1;X47Y28/C3;X47Y28/C3/X04;1;X46Y30/C0;X46Y30/C0/X04;1;X2Y37/C0;X2Y37/C0/X04;1;X43Y31/C3;X43Y31/C3/X04;1;X47Y28/D2;X47Y28/D2/X08;1;X41Y31/D2;X41Y31/D2/X03;1;X47Y28/D0;X47Y28/D0/X08;1;X2Y37/D1;X2Y37/D1/X03;1;X45Y31/D1;X45Y31/D1/X08;1;X45Y28/C3;X45Y28/C3/W220;1;X45Y28/W270;X45Y28/W270/VCC;1;X45Y28/D4;X45Y28/D4/W270;1;X46Y28/X03;X46Y28/X03/VCC;1;X46Y28/D3;X46Y28/D3/X03;1;X43Y31/D4;X43Y31/D4/X04;1;X43Y31/E260;X43Y31/E260/VCC;1;X43Y31/D3;X43Y31/D3/E260;1;X41Y31/C5;X41Y31/C5/S220;1;X2Y37/C3;X2Y37/C3/X04;1;X43Y31/D1;X43Y31/D1/S260;1;X43Y31/D0;X43Y31/D0/S260;1;X45Y28/C4;X45Y28/C4/S220;1;X45Y28/D1;X45Y28/D1/E270;1;X46Y30/D2;X46Y30/D2/X08;1;X46Y28/C3;X46Y28/C3/X04;1;X41Y31/X03;X41Y31/X03/VCC;1;X41Y31/A1;X41Y31/A1/X03;1;X46Y28/C0;X46Y28/C0/X04;1;X45Y28/D2;X45Y28/D2/E260;1;X43Y28/C2;X43Y28/C2/X04;1;X3Y37/X08;X3Y37/X08/VCC;1;X3Y37/C5;X3Y37/C5/X08;1;X5Y37/C1;X5Y37/C1/X04;1;X42Y31/D2;X42Y31/D2/E260;1;X2Y37/A1;X2Y37/A1/X03;1;X41Y31/C3;X41Y31/C3/X04;1;X46Y28/D4;X46Y28/D4/X04;1;X44Y31/C5;X44Y31/C5/X08;1;X3Y37/D1;X3Y37/D1/X03;1;X43Y28/D4;X43Y28/D4/X04;1;X42Y31/D1;X42Y31/D1/E270;1;X4Y37/C3;X4Y37/C3/X04;1;X47Y28/D1;X47Y28/D1/X08;1;X4Y37/D5;X4Y37/D5/X04;1;X4Y37/D1;X4Y37/D1/X08;1;X45Y28/E260;X45Y28/E260/VCC;1;X45Y28/D3;X45Y28/D3/E260;1;X2Y37/X03;X2Y37/X03/VCC;1;X2Y37/D3;X2Y37/D3/X03;1;X46Y30/X04;X46Y30/X04/VCC;1;X46Y30/C1;X46Y30/C1/X04;1;X42Y28/E220;X42Y28/E220/VCC;1;X43Y28/D1;X43Y28/D1/E221;1;X41Y31/E270;X41Y31/E270/VCC;1;X41Y31/D1;X41Y31/D1/E270;1;X41Y31/C1;X41Y31/C1/X04;1;X43Y28/C3;X43Y28/C3/X04;1;X47Y28/C1;X47Y28/C1/X04;1;X48Y28/N220;X48Y28/N220/VCC;1;X48Y28/C0;X48Y28/C0/N220;1;X42Y31/C4;X42Y31/C4/S220;1;X43Y31/S260;X43Y31/S260/VCC;1;X46Y28/D1;X46Y28/D1/S260;1;X43Y31/S220;X43Y31/S220/VCC;1;X43Y31/C4;X43Y31/C4/S220;1;X3Y37/C2;X3Y37/C2/W261;1;X44Y31/C0;X44Y31/C0/X04;1;X44Y28/D1;X44Y28/D1/X03;1;X44Y31/C1;X44Y31/C1/X04;1;X3Y37/D3;X3Y37/D3/X03;1;X4Y37/C2;X4Y37/C2/X04;1;X44Y31/X08;X44Y31/X08/VCC;1;X44Y31/C4;X44Y31/C4/X08;1;X3Y37/D4;X3Y37/D4/X07;1;X44Y28/C0;X44Y28/C0/X04;1;X48Y28/D2;X48Y28/D2/X08;1;X5Y37/S260;X5Y37/S260/VCC;1;X5Y37/D1;X5Y37/D1/S260;1;X44Y31/D4;X44Y31/D4/X04;1;X44Y28/D2;X44Y28/D2/X03;1;X42Y31/E270;X42Y31/E270/VCC;1;X42Y31/D0;X42Y31/D0/E270;1;X45Y31/C1;X45Y31/C1/X04;1;X3Y37/A1;X3Y37/A1/X03;1;X46Y30/D1;X46Y30/D1/X08;1;X45Y28/C1;X45Y28/C1/N220;1;X46Y28/C2;X46Y28/C2/X04;1;X4Y37/D3;X4Y37/D3/X08;1;X46Y28/S260;X46Y28/S260/VCC;1;X46Y28/D0;X46Y28/D0/S260;1;X4Y37/C4;X4Y37/C4/X08;1;X42Y31/C1;X42Y31/C1/X04;1;X44Y28/D3;X44Y28/D3/X03;1;X47Y28/D3;X47Y28/D3/X08;1;X42Y31/D4;X42Y31/D4/X04;1;X4Y37/W260;X4Y37/W260/VCC;1;X3Y37/C3;X3Y37/C3/W261;1;X43Y31/C0;X43Y31/C0/X04;1;X44Y31/D1;X44Y31/D1/X03;1;X46Y30/C2;X46Y30/C2/W220;1;X3Y37/C0;X3Y37/C0/N220;1;X43Y28/S220;X43Y28/S220/VCC;1;X43Y28/C4;X43Y28/C4/S220;1;X44Y31/D2;X44Y31/D2/X03;1;X43Y31/X04;X43Y31/X04/VCC;1;X43Y31/C1;X43Y31/C1/X04;1;X41Y31/S220;X41Y31/S220/VCC;1;X45Y28/S220;X45Y28/S220/VCC;1;X45Y28/C5;X45Y28/C5/S220;1;X46Y28/C4;X46Y28/C4/S220;1;X44Y28/C5;X44Y28/C5/S220;1;X44Y31/D0;X44Y31/D0/X03;1;X3Y37/X03;X3Y37/X03/VCC;1;X3Y37/D2;X3Y37/D2/X03;1;X45Y28/N220;X45Y28/N220/VCC;1;X45Y28/C0;X45Y28/C0/N220;1;X42Y31/C3;X42Y31/C3/X04;1;X43Y28/D5;X43Y28/D5/X04;1;X43Y28/S270;X43Y28/S270/VCC;1;X43Y28/D3;X43Y28/D3/S270;1;X42Y31/C0;X42Y31/C0/X04;1;X41Y31/C0;X41Y31/C0/X04;1;X44Y28/C2;X44Y28/C2/X04;1;X45Y31/X04;X45Y31/X04/VCC;1;X45Y31/C0;X45Y31/C0/X04;1;X42Y31/S220;X42Y31/S220/VCC;1;X42Y31/C5;X42Y31/C5/S220;1;X47Y28/C2;X47Y28/C2/X04;1;X42Y31/E260;X42Y31/E260/VCC;1;X42Y31/D3;X42Y31/D3/E260;1;X45Y31/X08;X45Y31/X08/VCC;1;X45Y31/D0;X45Y31/D0/X08;1;X48Y28/D0;X48Y28/D0/X08;1;X4Y37/C5;X4Y37/C5/X08;1;X46Y30/W220;X46Y30/W220/VCC;1;X46Y30/C3;X46Y30/C3/W220;1;X47Y28/D5;X47Y28/D5/X04;1;X47Y28/D4;X47Y28/D4/X04;1;X44Y31/X03;X44Y31/X03/VCC;1;X44Y31/D3;X44Y31/D3/X03;1;X44Y28/S220;X44Y28/S220/VCC;1;X44Y28/C4;X44Y28/C4/S220;1;X47Y28/X08;X47Y28/X08/VCC;1;X47Y28/C4;X47Y28/C4/X08;1;X44Y28/C3;X44Y28/C3/X04;1;X45Y28/E270;X45Y28/E270/VCC;1;X45Y28/D0;X45Y28/D0/E270;1;X41Y31/D4;X41Y31/D4/X04;1;X4Y37/C0;X4Y37/C0/X04;1;X47Y28/S220;X47Y28/S220/VCC;1;X47Y28/C5;X47Y28/C5/S220;1;X44Y28/D5;X44Y28/D5/X04;1;X46Y30/N200;X46Y30/N200/VCC;1;X46Y30/A1;X46Y30/A1/N200;1;X45Y28/W220;X45Y28/W220/VCC;1;X45Y28/C2;X45Y28/C2/W220;1;X4Y37/D4;X4Y37/D4/X04;1;X3Y37/C4;X3Y37/C4/X08;1;X46Y28/X04;X46Y28/X04/VCC;1;X46Y28/C1;X46Y28/C1/X04;1;X43Y31/W270;X43Y31/W270/VCC;1;X43Y31/D5;X43Y31/D5/W270;1;X46Y30/X08;X46Y30/X08/VCC;1;X46Y30/D3;X46Y30/D3/X08;1;X48Y28/X08;X48Y28/X08/VCC;1;X48Y28/D1;X48Y28/D1/X08;1;X47Y28/X04;X47Y28/X04/VCC;1;X47Y28/C0;X47Y28/C0/X04;1;X44Y31/X04;X44Y31/X04/VCC;1;X44Y31/C3;X44Y31/C3/X04;1;X2Y37/X04;X2Y37/X04/VCC;1;X2Y37/C2;X2Y37/C2/X04;1;X41Y31/X04;X41Y31/X04/VCC;1;X41Y31/D5;X41Y31/D5/X04;1;X41Y31/W220;X41Y31/W220/VCC;1;X41Y31/C2;X41Y31/C2/W220;1;X3Y37/X07;X3Y37/X07/VCC;1;X3Y37/D5;X3Y37/D5/X07;1;X4Y37/X08;X4Y37/X08/VCC;1;X4Y37/D2;X4Y37/D2/X08;1;X4Y37/S260;X4Y37/S260/VCC;1;X4Y37/D0;X4Y37/D0/S260;1;X46Y28/S220;X46Y28/S220/VCC;1;X46Y28/C5;X46Y28/C5/S220;1;X43Y28/C1;X43Y28/C1/X04;1;X44Y28/X03;X44Y28/X03/VCC;1;X44Y28/D0;X44Y28/D0/X03;1;X43Y28/N200;X43Y28/N200/VCC;1;X43Y28/A1;X43Y28/A1/N200;1;X3Y37/N220;X3Y37/N220/VCC;1;X3Y37/C1;X3Y37/C1/N220;1;X2Y37/N220;X2Y37/N220/VCC;1;X2Y37/C1;X2Y37/C1/N220;1;X42Y31/X04;X42Y31/X04/VCC;1;X42Y31/C2;X42Y31/C2/X04;1;X43Y28/X04;X43Y28/X04/VCC;1;X43Y28/C0;X43Y28/C0/X04;1;X44Y28/X04;X44Y28/X04/VCC;1;X44Y28/D4;X44Y28/D4/X04;1;X4Y37/X04;X4Y37/X04/VCC;1;X4Y37/C1;X4Y37/C1/X04;1;X0Y0/VCC;;1;X5Y37/X04;X5Y37/X04/VCC;1;X5Y37/C0;X5Y37/C0/X04;1"
          }
        },
        "dataOut[4]": {
          "hide_name": 0,
          "bits": [ 9319 ] ,
          "attributes": {
            "ROUTING": "X47Y31/Q5;;1;X47Y31/X08;X47Y31/X08/Q5;1;X47Y31/B4;X47Y31/B4/X08;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 9317 ] ,
          "attributes": {
            "ROUTING": "X55Y48/Q6;;1;X55Y48/E830;X55Y48/E830/Q6;1;X48Y48/N830;X48Y48/N830/W838;1;X48Y40/N800;X48Y40/N800/N838;1;X48Y32/N100;X48Y32/N100/N808;1;X48Y31/W240;X48Y31/W240/N101;1;X47Y31/C5;X47Y31/C5/W241;1;X47Y31/XD5;X47Y31/XD5/C5;1"
          }
        },
        "adcIn[7]": {
          "hide_name": 0,
          "bits": [ 9315 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "adcIn[1]": {
          "hide_name": 0,
          "bits": [ 9313 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[1]": {
          "hide_name": 0,
          "bits": [ 9311 ] ,
          "attributes": {
            "ROUTING": "X47Y29/Q0;;1;X47Y29/S100;X47Y29/S100/Q0;1;X47Y30/A7;X47Y30/A7/S101;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9309 ] ,
          "attributes": {
            "ROUTING": "X3Y0/F6;;1;X3Y0/E830;X3Y0/E830/F6;1;X11Y0/E830;X11Y0/E830/E838;1;X19Y0/E800;X19Y0/E800/E838;1;X27Y0/N800;X27Y0/N800/E808;1;X27Y7/E800;X27Y7/E800/S808;1;X35Y7/E800;X35Y7/E800/E808;1;X43Y7/E800;X43Y7/E800/E808;1;X47Y7/S800;X47Y7/S800/E804;1;X47Y15/S800;X47Y15/S800/S808;1;X47Y23/S800;X47Y23/S800/S808;1;X47Y31/N200;X47Y31/N200/S808;1;X47Y29/D0;X47Y29/D0/N202;1;X47Y29/XD0;X47Y29/XD0/D0;1"
          }
        },
        "adcIn[2]": {
          "hide_name": 0,
          "bits": [ 9307 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[2]": {
          "hide_name": 0,
          "bits": [ 9305 ] ,
          "attributes": {
            "ROUTING": "X48Y31/Q5;;1;X48Y31/EW10;X48Y31/EW10/Q5;1;X47Y31/B7;X47Y31/B7/W111;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9303 ] ,
          "attributes": {
            "ROUTING": "X55Y48/F6;;1;X55Y48/W830;X55Y48/W830/F6;1;X47Y48/N830;X47Y48/N830/W838;1;X47Y40/N830;X47Y40/N830/N838;1;X47Y32/N260;X47Y32/N260/N838;1;X47Y31/E260;X47Y31/E260/N261;1;X48Y31/C5;X48Y31/C5/E261;1;X48Y31/XD5;X48Y31/XD5/C5;1"
          }
        },
        "adcIn[3]": {
          "hide_name": 0,
          "bits": [ 9301 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[3]": {
          "hide_name": 0,
          "bits": [ 9299 ] ,
          "attributes": {
            "ROUTING": "X47Y31/Q2;;1;X47Y31/E130;X47Y31/E130/Q2;1;X47Y31/A7;X47Y31/A7/E130;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9297 ] ,
          "attributes": {
            "ROUTING": "X55Y35/Q6;;1;X55Y35/E830;X55Y35/E830/Q6;1;X48Y35/N830;X48Y35/N830/W838;1;X48Y31/W250;X48Y31/W250/N834;1;X47Y31/A2;X47Y31/A2/W251;1;X47Y31/XD2;X47Y31/XD2/A2;1"
          }
        },
        "adcIn[5]": {
          "hide_name": 0,
          "bits": [ 9295 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[5]": {
          "hide_name": 0,
          "bits": [ 9293 ] ,
          "attributes": {
            "ROUTING": "X47Y31/Q1;;1;X47Y31/X06;X47Y31/X06/Q1;1;X47Y31/A4;X47Y31/A4/X06;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9291 ] ,
          "attributes": {
            "ROUTING": "X55Y44/F6;;1;X55Y44/N830;X55Y44/N830/F6;1;X55Y36/N830;X55Y36/N830/N838;1;X55Y32/E830;X55Y32/E830/N834;1;X48Y32/W100;X48Y32/W100/W838;1;X47Y32/N240;X47Y32/N240/W101;1;X47Y31/C1;X47Y31/C1/N241;1;X47Y31/XD1;X47Y31/XD1/C1;1"
          }
        },
        "adcIn[6]": {
          "hide_name": 0,
          "bits": [ 9289 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[6]": {
          "hide_name": 0,
          "bits": [ 9287 ] ,
          "attributes": {
            "ROUTING": "X47Y32/Q5;;1;X47Y32/N130;X47Y32/N130/Q5;1;X47Y31/B3;X47Y31/B3/N131;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9285 ] ,
          "attributes": {
            "ROUTING": "X55Y37/F6;;1;X55Y37/E830;X55Y37/E830/F6;1;X48Y37/N830;X48Y37/N830/W838;1;X48Y33/W250;X48Y33/W250/N834;1;X47Y33/N250;X47Y33/N250/W251;1;X47Y32/B5;X47Y32/B5/N251;1;X47Y32/XD5;X47Y32/XD5/B5;1"
          }
        },
        "dataOut[7]": {
          "hide_name": 0,
          "bits": [ 9282 ] ,
          "attributes": {
            "ROUTING": "X47Y32/Q1;;1;X47Y32/SN10;X47Y32/SN10/Q1;1;X47Y31/A3;X47Y31/A3/N111;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9280 ] ,
          "attributes": {
            "ROUTING": "X55Y35/F6;;1;X55Y35/W830;X55Y35/W830/F6;1;X47Y35/N260;X47Y35/N260/W838;1;X47Y33/N260;X47Y33/N260/N262;1;X47Y32/C1;X47Y32/C1/N261;1;X47Y32/XD1;X47Y32/XD1/C1;1"
          }
        },
        "u.clk": {
          "hide_name": 0,
          "bits": [ 9279 ] ,
          "attributes": {
            "ROUTING": "X43Y28/E240;X43Y28/E240/N242;1;X44Y28/CLK2;X44Y28/CLK2/E241;1;X1Y46/CLK1;X1Y46/CLK1/E242;1;X43Y28/CLK2;X43Y28/CLK2/N242;1;X0Y37/W800;X0Y37/W800/N101;1;X7Y37/W200;X7Y37/W200/E808;1;X5Y37/X01;X5Y37/X01/W202;1;X5Y37/CLK1;X5Y37/CLK1/X01;1;X3Y38/CLK2;X3Y38/CLK2/E242;1;X40Y30/N100;X40Y30/N100/S808;1;X40Y29/E240;X40Y29/E240/N101;1;X41Y29/CLK2;X41Y29/CLK2/E241;1;X0Y38/W210;X0Y38/W210/S818;1;X1Y38/E240;X1Y38/E240/E212;1;X3Y38/CLK1;X3Y38/CLK1/E242;1;X47Y30/W100;X47Y30/W100/E828;1;X46Y30/N240;X46Y30/N240/W101;1;X46Y29/CLK2;X46Y29/CLK2/N241;1;X2Y38/CLK0;X2Y38/CLK0/X02;1;X45Y28/CLK1;X45Y28/CLK1/W242;1;X2Y38/CLK2;X2Y38/CLK2/X02;1;X1Y48/CLK2;X1Y48/CLK2/E241;1;X1Y38/X02;X1Y38/X02/E211;1;X1Y38/CLK0;X1Y38/CLK0/X02;1;X47Y31/CLK2;X47Y31/CLK2/S241;1;X46Y28/CLK0;X46Y28/CLK0/W241;1;X48Y30/S200;X48Y30/S200/E808;1;X48Y31/X01;X48Y31/X01/S201;1;X48Y31/CLK2;X48Y31/CLK2/X01;1;X5Y38/X02;X5Y38/X02/E232;1;X5Y38/CLK2;X5Y38/CLK2/X02;1;X42Y28/CLK0;X42Y28/CLK0/X03;1;X46Y28/CLK1;X46Y28/CLK1/W241;1;X1Y37/CLK0;X1Y37/CLK0/E241;1;X47Y28/CLK2;X47Y28/CLK2/N242;1;X43Y32/W240;X43Y32/W240/S242;1;X42Y32/CLK0;X42Y32/CLK0/W241;1;X48Y14/S800;X48Y14/S800/E808;1;X48Y22/S810;X48Y22/S810/S808;1;X48Y30/N220;X48Y30/N220/S818;1;X48Y28/W220;X48Y28/W220/N222;1;X47Y28/X01;X47Y28/X01/W221;1;X47Y28/CLK1;X47Y28/CLK1/X01;1;X47Y30/W270;X47Y30/W270/W131;1;X45Y30/X04;X45Y30/X04/W272;1;X45Y30/CLK1;X45Y30/CLK1/X04;1;X0Y46/W240;X0Y46/W240/S828;1;X1Y46/CLK0;X1Y46/CLK0/E242;1;X4Y38/W820;X4Y38/W820/N100;1;X3Y38/E240;X3Y38/E240/E828;1;X4Y38/CLK2;X4Y38/CLK2/E241;1;X44Y30/S220;X44Y30/S220/S818;1;X44Y32/X01;X44Y32/X01/S222;1;X44Y32/CLK1;X44Y32/CLK1/X01;1;X44Y32/CLK2;X44Y32/CLK2/E241;1;X47Y29/CLK1;X47Y29/CLK1/N241;1;X47Y29/CLK2;X47Y29/CLK2/N241;1;X43Y32/E240;X43Y32/E240/S242;1;X44Y32/CLK0;X44Y32/CLK0/E241;1;X47Y31/CLK1;X47Y31/CLK1/S241;1;X43Y30/N240;X43Y30/N240/E824;1;X43Y28/CLK1;X43Y28/CLK1/N242;1;X0Y38/E210;X0Y38/E210/S818;1;X2Y38/X02;X2Y38/X02/E212;1;X2Y38/CLK1;X2Y38/CLK1/X02;1;X1Y47/CLK0;X1Y47/CLK0/E242;1;X4Y38/CLK1;X4Y38/CLK1/X02;1;X42Y28/CLK1;X42Y28/CLK1/X03;1;X0Y46/S100;X0Y46/S100/S828;1;X0Y47/W240;X0Y47/W240/S101;1;X1Y47/CLK2;X1Y47/CLK2/E242;1;X47Y28/W240;X47Y28/W240/N242;1;X45Y28/CLK0;X45Y28/CLK0/W242;1;X41Y30/CLK0;X41Y30/CLK0/X01;1;X45Y30/S240;X45Y30/S240/W242;1;X45Y31/CLK1;X45Y31/CLK1/S241;1;X0Y46/S240;X0Y46/S240/S828;1;X0Y48/E240;X0Y48/E240/S242;1;X1Y48/CLK0;X1Y48/CLK0/E241;1;X47Y28/CLK0;X47Y28/CLK0/N242;1;X47Y30/W240;X47Y30/W240/E828;1;X46Y30/CLK1;X46Y30/CLK1/W241;1;X47Y30/N230;X47Y30/N230/W131;1;X47Y29/X02;X47Y29/X02/N231;1;X47Y29/CLK0;X47Y29/CLK0/X02;1;X43Y32/CLK2;X43Y32/CLK2/X04;1;X44Y29/N240;X44Y29/N240/N101;1;X44Y28/CLK1;X44Y28/CLK1/N241;1;X43Y32/S240;X43Y32/S240/S212;1;X43Y33/CLK1;X43Y33/CLK1/S241;1;X45Y30/S210;X45Y30/S210/E211;1;X45Y31/X02;X45Y31/X02/S211;1;X45Y31/CLK2;X45Y31/CLK2/X02;1;X3Y30/S800;X3Y30/S800/E804;1;X3Y38/E230;X3Y38/E230/S808;1;X4Y38/X02;X4Y38/X02/E231;1;X4Y38/CLK0;X4Y38/CLK0/X02;1;X46Y29/N240;X46Y29/N240/E242;1;X46Y28/CLK2;X46Y28/CLK2/N241;1;X42Y32/CLK1;X42Y32/CLK1/X03;1;X42Y30/S200;X42Y30/S200/E202;1;X42Y32/X03;X42Y32/X03/S202;1;X42Y32/CLK2;X42Y32/CLK2/X03;1;X40Y26/E200;X40Y26/E200/S804;1;X42Y26/S200;X42Y26/S200/E202;1;X42Y28/X03;X42Y28/X03/S202;1;X42Y28/CLK2;X42Y28/CLK2/X03;1;X43Y30/S240;X43Y30/S240/E824;1;X43Y32/CLK0;X43Y32/CLK0/S242;1;X1Y44/CLK1;X1Y44/CLK1/S242;1;X1Y41/CLK0;X1Y41/CLK0/N241;1;X2Y37/CLK2;X2Y37/CLK2/E242;1;X0Y38/N100;X0Y38/N100/S818;1;X0Y37/E240;X0Y37/E240/N101;1;X2Y37/CLK1;X2Y37/CLK1/E242;1;X44Y30/N230;X44Y30/N230/E804;1;X44Y28/X02;X44Y28/X02/N232;1;X44Y28/CLK0;X44Y28/CLK0/X02;1;X41Y30/X01;X41Y30/X01/E201;1;X41Y30/CLK1;X41Y30/CLK1/X01;1;X46Y29/CLK1;X46Y29/CLK1/E242;1;X0Y38/W810;X0Y38/W810/S818;1;X3Y38/S210;X3Y38/S210/E814;1;X3Y39/X02;X3Y39/X02/S211;1;X3Y39/CLK0;X3Y39/CLK0/X02;1;X41Y30/S200;X41Y30/S200/E201;1;X41Y32/X03;X41Y32/X03/S202;1;X41Y32/CLK0;X41Y32/CLK0/X03;1;X48Y30/N200;X48Y30/N200/E808;1;X48Y28/X03;X48Y28/X03/N202;1;X48Y28/CLK0;X48Y28/CLK0/X03;1;X1Y42/N240;X1Y42/N240/E241;1;X1Y41/CLK1;X1Y41/CLK1/N241;1;X47Y30/N240;X47Y30/N240/E828;1;X47Y28/E240;X47Y28/E240/N242;1;X48Y28/CLK2;X48Y28/CLK2/E241;1;X0Y30/W800;X0Y30/W800/S808;1;X7Y30/E800;X7Y30/E800/E808;1;X15Y30/E810;X15Y30/E810/E808;1;X23Y30/E820;X23Y30/E820/E818;1;X31Y30/E820;X31Y30/E820/E828;1;X39Y30/E820;X39Y30/E820/E828;1;X47Y30/S240;X47Y30/S240/E828;1;X47Y32/CLK0;X47Y32/CLK0/S242;1;X0Y6/S830;X0Y6/S830/F6;1;X0Y14/S830;X0Y14/S830/S838;1;X0Y22/S800;X0Y22/S800/S838;1;X0Y30/S810;X0Y30/S810/S808;1;X0Y38/S820;X0Y38/S820/S818;1;X0Y42/E240;X0Y42/E240/S824;1;X1Y42/S240;X1Y42/S240/E241;1;X1Y43/CLK1;X1Y43/CLK1/S241;1;X42Y30/E210;X42Y30/E210/E202;1;X43Y30/S210;X43Y30/S210/E211;1;X43Y32/X04;X43Y32/X04/S212;1;X43Y32/CLK1;X43Y32/CLK1/X04;1;X40Y30/E800;X40Y30/E800/S808;1;X48Y30/W130;X48Y30/W130/E808;1;X47Y30/S270;X47Y30/S270/W131;1;X47Y32/X02;X47Y32/X02/S272;1;X47Y32/CLK2;X47Y32/CLK2/X02;1;X40Y14/S800;X40Y14/S800/E808;1;X40Y22/S800;X40Y22/S800/S808;1;X40Y30/E200;X40Y30/E200/S808;1;X1Y42/CLK0;X1Y42/CLK0/E241;1;X47Y31/X04;X47Y31/X04/S271;1;X47Y31/CLK0;X47Y31/CLK0/X04;1;X4Y6/S830;X4Y6/S830/E834;1;X4Y14/S800;X4Y14/S800/S838;1;X4Y22/S800;X4Y22/S800/S808;1;X4Y30/S810;X4Y30/S810/S808;1;X4Y38/N100;X4Y38/N100/S818;1;X4Y37/E240;X4Y37/E240/N101;1;X5Y37/CLK2;X5Y37/CLK2/E241;1;X45Y30/X02;X45Y30/X02/E211;1;X45Y30/CLK2;X45Y30/CLK2/X02;1;X44Y30/N100;X44Y30/N100/S818;1;X44Y29/E240;X44Y29/E240/N101;1;X46Y29/CLK0;X46Y29/CLK0/E242;1;X0Y6/F6;;1;X0Y6/E830;X0Y6/E830/F6;1;X8Y6/E830;X8Y6/E830/E838;1;X16Y6/E830;X16Y6/E830/E838;1;X24Y6/S830;X24Y6/S830/E838;1;X24Y14/E830;X24Y14/E830/S838;1;X32Y14/E800;X32Y14/E800/E838;1;X40Y14/E800;X40Y14/E800/E808;1;X44Y14/S800;X44Y14/S800/E804;1;X44Y22/S810;X44Y22/S810/S808;1;X44Y30/E210;X44Y30/E210/S818;1;X45Y30/N210;X45Y30/N210/E211;1;X45Y28/X04;X45Y28/X04/N212;1;X45Y28/CLK2;X45Y28/CLK2/X04;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:9.11-9.14",
            "hdlname": "u clk"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 9278 ] ,
          "attributes": {
            "ROUTING": "X46Y29/X06;X46Y29/X06/F3;1;X46Y29/LSR2;X46Y29/LSR2/X06;1;X47Y29/CE1;X47Y29/CE1/X06;1;X46Y29/N230;X46Y29/N230/F3;1;X46Y28/X08;X46Y28/X08/N231;1;X46Y28/LSR0;X46Y28/LSR0/X08;1;X47Y29/X06;X47Y29/X06/E231;1;X47Y29/CE0;X47Y29/CE0/X06;1;X47Y31/CE2;X47Y31/CE2/S212;1;X47Y32/CE2;X47Y32/CE2/E211;1;X42Y28/X08;X42Y28/X08/N231;1;X42Y28/LSR1;X42Y28/LSR1/X08;1;X45Y28/LSR1;X45Y28/LSR1/W211;1;X47Y28/LSR0;X47Y28/LSR0/E211;1;X48Y28/LSR0;X48Y28/LSR0/E212;1;X46Y28/E210;X46Y28/E210/N111;1;X48Y28/LSR2;X48Y28/LSR2/E212;1;X46Y29/EW10;X46Y29/EW10/F3;1;X47Y31/CE1;X47Y31/CE1/S212;1;X44Y28/LSR2;X44Y28/LSR2/W212;1;X44Y28/LSR1;X44Y28/LSR1/W212;1;X46Y29/SN10;X46Y29/SN10/F3;1;X46Y28/W210;X46Y28/W210/N111;1;X44Y28/LSR0;X44Y28/LSR0/W212;1;X47Y29/S210;X47Y29/S210/E111;1;X47Y32/CE0;X47Y32/CE0/E211;1;X46Y28/LSR1;X46Y28/LSR1/X08;1;X43Y28/LSR2;X43Y28/LSR2/W211;1;X44Y28/W210;X44Y28/W210/W212;1;X43Y28/LSR1;X43Y28/LSR1/W211;1;X46Y28/LSR2;X46Y28/LSR2/X08;1;X42Y29/N230;X42Y29/N230/W804;1;X46Y29/W800;X46Y29/W800/F3;1;X47Y31/CE0;X47Y31/CE0/S212;1;X46Y30/S210;X46Y30/S210/S111;1;X46Y32/E210;X46Y32/E210/S212;1;X46Y29/E230;X46Y29/E230/F3;1;X48Y29/S230;X48Y29/S230/E232;1;X48Y31/X08;X48Y31/X08/S232;1;X48Y31/CE2;X48Y31/CE2/X08;1;X46Y29/F3;;1;X47Y28/LSR1;X47Y28/LSR1/E211;1;X45Y28/LSR0;X45Y28/LSR0/W211;1;X45Y28/LSR2;X45Y28/LSR2/W211;1;X47Y28/LSR2;X47Y28/LSR2/E211;1"
          }
        },
        "btn1_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 9275 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "btn1": {
          "hide_name": 0,
          "bits": [ 9268 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:15.11-15.15"
          }
        }
      }
    }
  }
}
