============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Y_22S720/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     321squarial
   Run Date =   Sat Oct  8 16:35:53 2022

   Run on =     LAPTOP-0TRO264C
============================================================
RUN-1002 : start command "open_project Sparkroad.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../src/rtl/top.v
HDL-1007 : analyze verilog file ../../src/rtl/flash/flash_dri.v
HDL-1007 : analyze verilog file ../../src/rtl/flash/flash_erase.v
HDL-1007 : analyze verilog file ../../src/rtl/flash/flash_fast_read.v
HDL-1007 : analyze verilog file ../../src/rtl/flash/flash_id.v
HDL-1007 : analyze verilog file ../../src/rtl/flash/flash_read.v
HDL-1007 : analyze verilog file ../../src/rtl/flash/flash_sector_erase.v
HDL-1007 : analyze verilog file ../../src/rtl/flash/flash_wait_free.v
HDL-1007 : analyze verilog file ../../src/rtl/flash/flash_write.v
HDL-1007 : analyze verilog file ../../src/rtl/flash/flash_write_enable.v
HDL-1007 : analyze verilog file ../../src/rtl/uart/uart.v
HDL-1007 : analyze verilog file ../../src/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file ../../src/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file ../../src/rtl/uart/ubus.v
HDL-1007 : analyze verilog file ../../src/rtl/uart/uprotocol.v
HDL-1007 : analyze verilog file ../../src/rtl/tube/tube_dri.v
HDL-1007 : analyze verilog file ../../src/rtl/tube/rst.v
RUN-1001 : Project manager successfully analyzed 17 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/Sparkroad_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Y_22S720/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 4 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "sclk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net sclk_dup_1 as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1531 instances
RUN-0007 : 489 luts, 898 seqs, 60 mslices, 45 lslices, 36 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1758 nets
RUN-1001 : 1038 nets have 2 pins
RUN-1001 : 625 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     395     
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |     153     
RUN-1001 :   Yes  |  No   |  No   |     350     
RUN-1001 :   Yes  |  No   |  Yes  |      0      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |  18   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 24
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1529 instances, 489 luts, 898 seqs, 105 slices, 13 macros(105 instances: 60 mslices 45 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 6464, tnet num: 1756, tinst num: 1529, tnode num: 8923, tedge num: 10146.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1756 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.395244s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (94.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 363455
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1529.
PHY-3001 : End clustering;  0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 237724, overlap = 0
PHY-3002 : Step(2): len = 146122, overlap = 0
PHY-3002 : Step(3): len = 117539, overlap = 0
PHY-3002 : Step(4): len = 84643.6, overlap = 0
PHY-3002 : Step(5): len = 75142.3, overlap = 0
PHY-3002 : Step(6): len = 69571.6, overlap = 0.1875
PHY-3002 : Step(7): len = 63742.8, overlap = 0.0625
PHY-3002 : Step(8): len = 54564.8, overlap = 0.625
PHY-3002 : Step(9): len = 49771.7, overlap = 4.5
PHY-3002 : Step(10): len = 47801.5, overlap = 5.75
PHY-3002 : Step(11): len = 43557.3, overlap = 5.75
PHY-3002 : Step(12): len = 44456.1, overlap = 6
PHY-3002 : Step(13): len = 44306.5, overlap = 5.6875
PHY-3002 : Step(14): len = 42441.3, overlap = 5.75
PHY-3002 : Step(15): len = 40819.9, overlap = 5.5
PHY-3002 : Step(16): len = 40553.5, overlap = 5.375
PHY-3002 : Step(17): len = 35843.1, overlap = 6
PHY-3002 : Step(18): len = 35880.1, overlap = 5.5
PHY-3002 : Step(19): len = 36798.9, overlap = 5.1875
PHY-3002 : Step(20): len = 33746, overlap = 4.8125
PHY-3002 : Step(21): len = 32364.1, overlap = 4.375
PHY-3002 : Step(22): len = 32904.6, overlap = 3.4375
PHY-3002 : Step(23): len = 30823.5, overlap = 0
PHY-3002 : Step(24): len = 30395.2, overlap = 0
PHY-3002 : Step(25): len = 28389.2, overlap = 0
PHY-3002 : Step(26): len = 28766.2, overlap = 0
PHY-3002 : Step(27): len = 28222.8, overlap = 1.125
PHY-3002 : Step(28): len = 27872.9, overlap = 2.875
PHY-3002 : Step(29): len = 26494.9, overlap = 2.9375
PHY-3002 : Step(30): len = 27095.5, overlap = 3.125
PHY-3002 : Step(31): len = 27775.1, overlap = 2.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004888s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1756 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.034379s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (136.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.61025e-05
PHY-3002 : Step(32): len = 25249.5, overlap = 11.375
PHY-3002 : Step(33): len = 25325.3, overlap = 11.0312
PHY-3002 : Step(34): len = 25319.9, overlap = 11.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000132205
PHY-3002 : Step(35): len = 24794.6, overlap = 9.84375
PHY-3002 : Step(36): len = 24979.3, overlap = 10
PHY-3002 : Step(37): len = 25552.1, overlap = 8.90625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00026441
PHY-3002 : Step(38): len = 24772.1, overlap = 9
PHY-3002 : Step(39): len = 25064.7, overlap = 9.125
PHY-3002 : Step(40): len = 25064.7, overlap = 9.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1756 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.034763s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.70488e-05
PHY-3002 : Step(41): len = 26000.1, overlap = 34.3125
PHY-3002 : Step(42): len = 26000.1, overlap = 34.3125
PHY-3002 : Step(43): len = 25413.8, overlap = 32.25
PHY-3002 : Step(44): len = 25413.8, overlap = 32.25
PHY-3002 : Step(45): len = 25605.1, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.40976e-05
PHY-3002 : Step(46): len = 26913.1, overlap = 27.9688
PHY-3002 : Step(47): len = 27376.7, overlap = 26.4375
PHY-3002 : Step(48): len = 27097.1, overlap = 25.3438
PHY-3002 : Step(49): len = 27514.8, overlap = 24.75
PHY-3002 : Step(50): len = 27743.7, overlap = 23.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.81953e-05
PHY-3002 : Step(51): len = 27176.8, overlap = 22.7812
PHY-3002 : Step(52): len = 27462.7, overlap = 22
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 6464, tnet num: 1756, tinst num: 1529, tnode num: 8923, tedge num: 10146.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 57.84 peak overflow 2.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1758.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 29312, over cnt = 113(0%), over = 342, worst = 12
PHY-1001 : End global iterations;  0.068505s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (136.9%)

PHY-1001 : Congestion index: top1 = 26.14, top5 = 14.73, top10 = 9.59, top15 = 6.89.
PHY-1001 : End incremental global routing;  0.151852s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (123.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1756 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.043369s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.225486s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (117.8%)

OPT-1001 : Current memory(MB): used = 155, reserve = 129, peak = 155.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1003/1758.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 29312, over cnt = 113(0%), over = 342, worst = 12
PHY-1002 : len = 31584, over cnt = 52(0%), over = 110, worst = 12
PHY-1002 : len = 33272, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 33304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.086001s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.8%)

PHY-1001 : Congestion index: top1 = 25.04, top5 = 15.51, top10 = 10.39, top15 = 7.48.
OPT-1001 : End congestion update;  0.151939s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (82.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1756 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.057743s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.2%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.209794s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (89.4%)

OPT-1001 : Current memory(MB): used = 156, reserve = 131, peak = 156.
OPT-1001 : End physical optimization;  0.827947s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (101.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 489 LUT to BLE ...
SYN-4008 : Packed 489 LUT and 305 SEQ to BLE.
SYN-4003 : Packing 593 remaining SEQ's ...
SYN-4005 : Packed 185 SEQ with LUT/SLICE
SYN-4006 : 11 single LUT's are left
SYN-4006 : 408 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 897/1041 primitive instances ...
PHY-3001 : End packing;  0.100430s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (93.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 642 instances
RUN-1001 : 302 mslices, 301 lslices, 36 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1460 nets
RUN-1001 : 727 nets have 2 pins
RUN-1001 : 629 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 640 instances, 603 slices, 13 macros(105 instances: 60 mslices 45 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 28866, Over = 44.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5396, tnet num: 1458, tinst num: 640, tnode num: 7230, tedge num: 9025.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1458 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.469444s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (96.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.54862e-05
PHY-3002 : Step(53): len = 27854.7, overlap = 45.25
PHY-3002 : Step(54): len = 28104.5, overlap = 43.5
PHY-3002 : Step(55): len = 28150.2, overlap = 42.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.09724e-05
PHY-3002 : Step(56): len = 27942.6, overlap = 40
PHY-3002 : Step(57): len = 28442.1, overlap = 38
PHY-3002 : Step(58): len = 28768.8, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.19447e-05
PHY-3002 : Step(59): len = 28903.3, overlap = 33
PHY-3002 : Step(60): len = 29146.3, overlap = 33.25
PHY-3002 : Step(61): len = 29388.7, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049322s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (126.7%)

PHY-3001 : Trial Legalized: Len = 41866
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1458 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029211s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00090481
PHY-3002 : Step(62): len = 36622, overlap = 5.5
PHY-3002 : Step(63): len = 35320.8, overlap = 11.25
PHY-3002 : Step(64): len = 32755.7, overlap = 14.25
PHY-3002 : Step(65): len = 32087.6, overlap = 16
PHY-3002 : Step(66): len = 31670.2, overlap = 20
PHY-3002 : Step(67): len = 31217.8, overlap = 22.25
PHY-3002 : Step(68): len = 30856, overlap = 22.5
PHY-3002 : Step(69): len = 30818.1, overlap = 21.25
PHY-3002 : Step(70): len = 30615.8, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00180962
PHY-3002 : Step(71): len = 30614.7, overlap = 21.5
PHY-3002 : Step(72): len = 30588.3, overlap = 21.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00361924
PHY-3002 : Step(73): len = 30574.9, overlap = 21.75
PHY-3002 : Step(74): len = 30541, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009488s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (164.7%)

PHY-3001 : Legalized: Len = 36790, Over = 0
PHY-3001 : End spreading;  0.007340s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 36790, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5396, tnet num: 1458, tinst num: 640, tnode num: 7230, tedge num: 9025.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 25/1460.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 39480, over cnt = 103(0%), over = 153, worst = 5
PHY-1002 : len = 40088, over cnt = 66(0%), over = 80, worst = 3
PHY-1002 : len = 41168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 41184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.174866s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.3%)

PHY-1001 : Congestion index: top1 = 23.77, top5 = 16.94, top10 = 12.32, top15 = 9.11.
PHY-1001 : End incremental global routing;  0.254942s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (98.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1458 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040783s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (114.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.325430s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (100.8%)

OPT-1001 : Current memory(MB): used = 161, reserve = 136, peak = 161.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1224/1460.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 41184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006734s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 23.77, top5 = 16.94, top10 = 12.32, top15 = 9.11.
OPT-1001 : End congestion update;  0.076481s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (81.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1458 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032396s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.5%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.108988s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (86.0%)

OPT-1001 : Current memory(MB): used = 161, reserve = 136, peak = 161.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1458 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031686s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1224/1460.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 41184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007235s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (216.0%)

PHY-1001 : Congestion index: top1 = 23.77, top5 = 16.94, top10 = 12.32, top15 = 9.11.
PHY-1001 : End incremental global routing;  0.078617s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (99.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1458 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039328s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1224/1460.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 41184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007952s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 23.77, top5 = 16.94, top10 = 12.32, top15 = 9.11.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1458 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030604s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 23.275862
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.128856s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (98.3%)

RUN-1003 : finish command "place" in  4.521041s wall, 4.968750s user + 0.859375s system = 5.828125s CPU (128.9%)

RUN-1004 : used memory is 153 MB, reserved memory is 128 MB, peak memory is 161 MB
RUN-1002 : start command "export_db Sparkroad_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Y_22S720/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 642 instances
RUN-1001 : 302 mslices, 301 lslices, 36 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1460 nets
RUN-1001 : 727 nets have 2 pins
RUN-1001 : 629 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5396, tnet num: 1458, tinst num: 640, tnode num: 7230, tedge num: 9025.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 302 mslices, 301 lslices, 36 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1458 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 39416, over cnt = 105(0%), over = 155, worst = 5
PHY-1002 : len = 40040, over cnt = 66(0%), over = 80, worst = 3
PHY-1002 : len = 41032, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 41176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.197753s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.7%)

PHY-1001 : Congestion index: top1 = 23.73, top5 = 16.91, top10 = 12.31, top15 = 9.11.
PHY-1001 : End global routing;  0.271733s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (97.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 171, reserve = 146, peak = 171.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sclk_dup_1 will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 435, reserve = 414, peak = 435.
PHY-1001 : End build detailed router design. 5.533793s wall, 5.250000s user + 0.140625s system = 5.390625s CPU (97.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 23288, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.013575s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (115.1%)

PHY-1001 : Current memory(MB): used = 438, reserve = 417, peak = 438.
PHY-1001 : End phase 1; 0.019549s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Patch 835 net; 0.689045s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (97.5%)

PHY-1022 : len = 86816, over cnt = 45(0%), over = 45, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 459, reserve = 438, peak = 459.
PHY-1001 : End initial routed; 1.270252s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (110.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1331(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.501567s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (93.5%)

PHY-1001 : Current memory(MB): used = 461, reserve = 440, peak = 461.
PHY-1001 : End phase 2; 1.771912s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (105.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 86816, over cnt = 45(0%), over = 45, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.008406s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 86976, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.057200s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (109.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 87040, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.026956s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1331(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.505487s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (95.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 12 feed throughs used by 10 nets
PHY-1001 : End commit to database; 0.195774s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (95.8%)

PHY-1001 : Current memory(MB): used = 473, reserve = 453, peak = 473.
PHY-1001 : End phase 3; 0.988599s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (96.4%)

PHY-1003 : Routed, final wirelength = 87040
PHY-1001 : Current memory(MB): used = 473, reserve = 453, peak = 473.
PHY-1001 : End export database. 0.009118s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (171.4%)

PHY-1001 : End detail routing;  8.599624s wall, 8.375000s user + 0.156250s system = 8.531250s CPU (99.2%)

RUN-1003 : finish command "route" in  9.416052s wall, 9.140625s user + 0.171875s system = 9.312500s CPU (98.9%)

RUN-1004 : used memory is 448 MB, reserved memory is 428 MB, peak memory is 473 MB
RUN-1002 : start command "report_area -io_info -file Sparkroad_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20BG256***

IO Statistics
#IO                        36
  #input                    4
  #output                  32
  #inout                    0

Utilization Statistics
#lut                      739   out of  19600    3.77%
#reg                      976   out of  19600    4.98%
#le                      1142
  #lut only               166   out of   1142   14.54%
  #reg only               403   out of   1142   35.29%
  #lut&reg                573   out of   1142   50.18%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       36   out of    188   19.15%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet      Type               DriverType         Driver           Fanout
#1        sclk_dup_1    GCLK               io                 sclk_syn_2.di    545


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   flash_sdi       INPUT        K11        LVCMOS25          N/A          PULLUP      NONE    
      rxd          INPUT        B15        LVCMOS25          N/A          PULLUP      NONE    
     sclk          INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
   flash_cs       OUTPUT        P14        LVCMOS25           8            NONE       NONE    
   flash_sck      OUTPUT         H4        LVCMOS25           8            NONE       NONE    
   flash_sdo      OUTPUT        M13        LVCMOS25           8            NONE       NONE    
    led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
    tube[7]       OUTPUT         A2        LVCMOS25           8            NONE       NONE    
    tube[6]       OUTPUT         B2        LVCMOS25           8            NONE       NONE    
    tube[5]       OUTPUT         D3        LVCMOS25           8            NONE       NONE    
    tube[4]       OUTPUT         F5        LVCMOS25           8            NONE       NONE    
    tube[3]       OUTPUT         E4        LVCMOS25           8            NONE       NONE    
    tube[2]       OUTPUT         F4        LVCMOS25           8            NONE       NONE    
    tube[1]       OUTPUT         B3        LVCMOS25           8            NONE       NONE    
    tube[0]       OUTPUT         E3        LVCMOS25           8            NONE       NONE    
  tube_sel[3]     OUTPUT         F3        LVCMOS25           8            NONE       NONE    
  tube_sel[2]     OUTPUT         C2        LVCMOS25           8            NONE       NONE    
  tube_sel[1]     OUTPUT         C3        LVCMOS25           8            NONE       NONE    
  tube_sel[0]     OUTPUT         B1        LVCMOS25           8            NONE       NONE    
      txd         OUTPUT        C11        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------+
|Instance                 |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------+
|top                      |top                |1142   |634     |105     |976     |0       |0       |
|  u_flash_dri            |flash_dri          |577    |323     |68      |482     |0       |0       |
|    u_flash_erase        |flash_erase        |38     |22      |6       |36      |0       |0       |
|    u_flash_fast_read    |flash_fast_read    |88     |26      |9       |72      |0       |0       |
|    u_flash_id           |flash_id           |56     |20      |6       |54      |0       |0       |
|    u_flash_read         |flash_read         |95     |68      |6       |89      |0       |0       |
|    u_flash_sector_erase |flash_sector_erase |64     |49      |6       |49      |0       |0       |
|    u_flash_wait_free    |flash_wait_free    |127    |47      |23      |85      |0       |0       |
|    u_flash_write        |flash_write        |64     |56      |6       |54      |0       |0       |
|    u_flash_write_enable |flash_write_enable |32     |22      |6       |30      |0       |0       |
|  u_tube_dri             |tube_dri           |35     |25      |10      |26      |0       |0       |
|  u_uart                 |uart               |530    |286     |27      |468     |0       |0       |
|    u_uart_rx            |uart_rx            |73     |48      |9       |57      |0       |0       |
|    u_uart_tx            |uart_tx            |67     |37      |9       |46      |0       |0       |
|    u_ubus               |ubus               |87     |42      |0       |86      |0       |0       |
|    u_uprotocol          |uprotocol          |303    |159     |9       |279     |0       |0       |
+--------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       692   
    #2         2       471   
    #3         3       111   
    #4         4        47   
    #5        5-10      72   
    #6       11-50      29   
  Average     2.36           

RUN-1002 : start command "export_db Sparkroad_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid Sparkroad_inst.bid"
RUN-1002 : start command "bitgen -bit Sparkroad.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 640
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1460, pip num: 10257
BIT-1002 : Init feedthrough with 4 threads.
BIT-1002 : Init feedthrough completely, num: 12
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 814 valid insts, and 30193 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Sparkroad.bit.
RUN-1003 : finish command "bitgen -bit Sparkroad.bit" in  3.622153s wall, 10.093750s user + 0.093750s system = 10.187500s CPU (281.3%)

RUN-1004 : used memory is 451 MB, reserved memory is 432 MB, peak memory is 586 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221008_163553.log"
