ARM GAS  /tmp/ccDCszjj.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"watchdog.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.watchdog_disable,"ax",%progbits
  16              		.align	1
  17              		.global	watchdog_disable
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	watchdog_disable:
  25              	.LFB66:
  26              		.file 1 "Core/Src/watchdog.c"
   1:Core/Src/watchdog.c **** #include "watchdog.h"
   2:Core/Src/watchdog.c **** 
   3:Core/Src/watchdog.c **** // Tracks watchdog state
   4:Core/Src/watchdog.c **** static uint8_t watchdog_toggle_flag = 0;
   5:Core/Src/watchdog.c **** 
   6:Core/Src/watchdog.c **** void watchdog_init(void)
   7:Core/Src/watchdog.c **** {
   8:Core/Src/watchdog.c ****   watchdog_disable();
   9:Core/Src/watchdog.c **** }
  10:Core/Src/watchdog.c **** 
  11:Core/Src/watchdog.c **** void watchdog_disable(void)
  12:Core/Src/watchdog.c **** {
  27              		.loc 1 12 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  13:Core/Src/watchdog.c ****   HAL_GPIO_WritePin(SET2_GPIO_Port, SET2_Pin, GPIO_PIN_RESET);
  36              		.loc 1 13 3 view .LVU1
  37 0002 0A4C     		ldr	r4, .L3
  38 0004 0022     		movs	r2, #0
  39 0006 4FF40071 		mov	r1, #512
  40 000a 2046     		mov	r0, r4
  41 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
  42              	.LVL0:
  14:Core/Src/watchdog.c ****   HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_SET);
  43              		.loc 1 14 3 view .LVU2
  44 0010 0122     		movs	r2, #1
ARM GAS  /tmp/ccDCszjj.s 			page 2


  45 0012 4FF48061 		mov	r1, #1024
  46 0016 2046     		mov	r0, r4
  47 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
  48              	.LVL1:
  15:Core/Src/watchdog.c ****   HAL_GPIO_WritePin(SET0_GPIO_Port, SET0_Pin, GPIO_PIN_SET);
  49              		.loc 1 15 3 view .LVU3
  50 001c 0122     		movs	r2, #1
  51 001e 4FF40061 		mov	r1, #2048
  52 0022 2046     		mov	r0, r4
  53 0024 FFF7FEFF 		bl	HAL_GPIO_WritePin
  54              	.LVL2:
  16:Core/Src/watchdog.c **** }
  55              		.loc 1 16 1 is_stmt 0 view .LVU4
  56 0028 10BD     		pop	{r4, pc}
  57              	.L4:
  58 002a 00BF     		.align	2
  59              	.L3:
  60 002c 00080140 		.word	1073809408
  61              		.cfi_endproc
  62              	.LFE66:
  64              		.section	.text.watchdog_init,"ax",%progbits
  65              		.align	1
  66              		.global	watchdog_init
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  70              		.fpu softvfp
  72              	watchdog_init:
  73              	.LFB65:
   7:Core/Src/watchdog.c ****   watchdog_disable();
  74              		.loc 1 7 1 is_stmt 1 view -0
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78 0000 08B5     		push	{r3, lr}
  79              	.LCFI1:
  80              		.cfi_def_cfa_offset 8
  81              		.cfi_offset 3, -8
  82              		.cfi_offset 14, -4
   8:Core/Src/watchdog.c **** }
  83              		.loc 1 8 3 view .LVU6
  84 0002 FFF7FEFF 		bl	watchdog_disable
  85              	.LVL3:
   9:Core/Src/watchdog.c **** 
  86              		.loc 1 9 1 is_stmt 0 view .LVU7
  87 0006 08BD     		pop	{r3, pc}
  88              		.cfi_endproc
  89              	.LFE65:
  91              		.section	.text.watchdog_toggle,"ax",%progbits
  92              		.align	1
  93              		.global	watchdog_toggle
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  97              		.fpu softvfp
  99              	watchdog_toggle:
 100              	.LFB67:
ARM GAS  /tmp/ccDCszjj.s 			page 3


  17:Core/Src/watchdog.c **** 
  18:Core/Src/watchdog.c **** // Reset the watchdog timer
  19:Core/Src/watchdog.c **** void watchdog_toggle(void)
  20:Core/Src/watchdog.c **** {
 101              		.loc 1 20 1 is_stmt 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 0
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105 0000 10B5     		push	{r4, lr}
 106              	.LCFI2:
 107              		.cfi_def_cfa_offset 8
 108              		.cfi_offset 4, -8
 109              		.cfi_offset 14, -4
  21:Core/Src/watchdog.c ****   HAL_GPIO_WritePin(WDToggle_GPIO_Port, WDToggle_Pin, (GPIO_PinState)watchdog_toggle_flag);
 110              		.loc 1 21 3 view .LVU9
 111 0002 064C     		ldr	r4, .L9
 112 0004 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 113 0006 4FF48051 		mov	r1, #4096
 114 000a 0548     		ldr	r0, .L9+4
 115 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 116              	.LVL4:
  22:Core/Src/watchdog.c ****   watchdog_toggle_flag = !watchdog_toggle_flag;
 117              		.loc 1 22 3 view .LVU10
 118              		.loc 1 22 26 is_stmt 0 view .LVU11
 119 0010 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 120 0012 B3FA83F3 		clz	r3, r3
 121 0016 5B09     		lsrs	r3, r3, #5
 122              		.loc 1 22 24 view .LVU12
 123 0018 2370     		strb	r3, [r4]
  23:Core/Src/watchdog.c **** }
 124              		.loc 1 23 1 view .LVU13
 125 001a 10BD     		pop	{r4, pc}
 126              	.L10:
 127              		.align	2
 128              	.L9:
 129 001c 00000000 		.word	.LANCHOR0
 130 0020 00080140 		.word	1073809408
 131              		.cfi_endproc
 132              	.LFE67:
 134              		.section	.text.watchdog_set_time_period,"ax",%progbits
 135              		.align	1
 136              		.global	watchdog_set_time_period
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 140              		.fpu softvfp
 142              	watchdog_set_time_period:
 143              	.LVL5:
 144              	.LFB68:
  24:Core/Src/watchdog.c **** 
  25:Core/Src/watchdog.c **** // Function to set the watchdog timer period
  26:Core/Src/watchdog.c **** void watchdog_set_time_period(const watchdog_delay wdd)
  27:Core/Src/watchdog.c **** {
 145              		.loc 1 27 1 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccDCszjj.s 			page 4


 149              		.loc 1 27 1 is_stmt 0 view .LVU15
 150 0000 10B5     		push	{r4, lr}
 151              	.LCFI3:
 152              		.cfi_def_cfa_offset 8
 153              		.cfi_offset 4, -8
 154              		.cfi_offset 14, -4
  28:Core/Src/watchdog.c ****   switch(wdd)
 155              		.loc 1 28 3 is_stmt 1 view .LVU16
 156 0002 0728     		cmp	r0, #7
 157 0004 00F29580 		bhi	.L12
 158 0008 DFE800F0 		tbb	[pc, r0]
 159              	.L14:
 160 000c 04       		.byte	(.L21-.L14)/2
 161 000d 18       		.byte	(.L20-.L14)/2
 162 000e 2C       		.byte	(.L19-.L14)/2
 163 000f 40       		.byte	(.L18-.L14)/2
 164 0010 43       		.byte	(.L17-.L14)/2
 165 0011 57       		.byte	(.L16-.L14)/2
 166 0012 6B       		.byte	(.L15-.L14)/2
 167 0013 7F       		.byte	(.L13-.L14)/2
 168              		.p2align 1
 169              	.L21:
  29:Core/Src/watchdog.c ****   {
  30:Core/Src/watchdog.c ****     case WD_DELAY_1_MS:
  31:Core/Src/watchdog.c ****     {
  32:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET2_GPIO_Port, SET2_Pin, GPIO_PIN_RESET);
 170              		.loc 1 32 7 view .LVU17
 171 0014 484C     		ldr	r4, .L24
 172 0016 0022     		movs	r2, #0
 173 0018 4FF40071 		mov	r1, #512
 174 001c 2046     		mov	r0, r4
 175              	.LVL6:
 176              		.loc 1 32 7 is_stmt 0 view .LVU18
 177 001e FFF7FEFF 		bl	HAL_GPIO_WritePin
 178              	.LVL7:
  33:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_RESET);
 179              		.loc 1 33 7 is_stmt 1 view .LVU19
 180 0022 0022     		movs	r2, #0
 181 0024 4FF48061 		mov	r1, #1024
 182 0028 2046     		mov	r0, r4
 183 002a FFF7FEFF 		bl	HAL_GPIO_WritePin
 184              	.LVL8:
  34:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET0_GPIO_Port, SET0_Pin, GPIO_PIN_RESET);
 185              		.loc 1 34 7 view .LVU20
 186 002e 0022     		movs	r2, #0
 187 0030 4FF40061 		mov	r1, #2048
 188 0034 2046     		mov	r0, r4
 189 0036 FFF7FEFF 		bl	HAL_GPIO_WritePin
 190              	.LVL9:
  35:Core/Src/watchdog.c ****       break;
 191              		.loc 1 35 7 view .LVU21
 192              	.L11:
  36:Core/Src/watchdog.c ****     }
  37:Core/Src/watchdog.c **** 
  38:Core/Src/watchdog.c ****     case WD_DELAY_10_MS:
  39:Core/Src/watchdog.c ****     {
  40:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET2_GPIO_Port, SET2_Pin, GPIO_PIN_RESET);
ARM GAS  /tmp/ccDCszjj.s 			page 5


  41:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_RESET);
  42:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET0_GPIO_Port, SET0_Pin, GPIO_PIN_SET);
  43:Core/Src/watchdog.c ****       break;
  44:Core/Src/watchdog.c ****     }
  45:Core/Src/watchdog.c **** 
  46:Core/Src/watchdog.c ****     case WD_DELAY_54_MS:
  47:Core/Src/watchdog.c ****     {
  48:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET2_GPIO_Port, SET2_Pin, GPIO_PIN_RESET);
  49:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_SET);
  50:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET0_GPIO_Port, SET0_Pin, GPIO_PIN_RESET);
  51:Core/Src/watchdog.c ****       break;
  52:Core/Src/watchdog.c ****     }
  53:Core/Src/watchdog.c **** 
  54:Core/Src/watchdog.c ****     case WD_DELAY_DISABLE:
  55:Core/Src/watchdog.c ****     {
  56:Core/Src/watchdog.c ****       watchdog_disable();
  57:Core/Src/watchdog.c ****       break;
  58:Core/Src/watchdog.c ****     }
  59:Core/Src/watchdog.c **** 
  60:Core/Src/watchdog.c ****     case WD_DELAY_1_S:
  61:Core/Src/watchdog.c ****     {
  62:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET2_GPIO_Port, SET2_Pin, GPIO_PIN_SET);
  63:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_RESET);
  64:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET0_GPIO_Port, SET0_Pin, GPIO_PIN_RESET);
  65:Core/Src/watchdog.c ****       break;
  66:Core/Src/watchdog.c ****     }
  67:Core/Src/watchdog.c **** 
  68:Core/Src/watchdog.c ****     case WD_DELAY_3_S:
  69:Core/Src/watchdog.c ****     {
  70:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET2_GPIO_Port, SET2_Pin, GPIO_PIN_SET);
  71:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_RESET);
  72:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET0_GPIO_Port, SET0_Pin, GPIO_PIN_SET);
  73:Core/Src/watchdog.c ****       break;
  74:Core/Src/watchdog.c ****     }
  75:Core/Src/watchdog.c **** 
  76:Core/Src/watchdog.c ****     case WD_DELAY_32_S:
  77:Core/Src/watchdog.c ****     {
  78:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET2_GPIO_Port, SET2_Pin, GPIO_PIN_SET);
  79:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_SET);
  80:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET0_GPIO_Port, SET0_Pin, GPIO_PIN_RESET);
  81:Core/Src/watchdog.c ****       break;
  82:Core/Src/watchdog.c ****     }
  83:Core/Src/watchdog.c **** 
  84:Core/Src/watchdog.c ****     case WD_DELAY_3_MIN:
  85:Core/Src/watchdog.c ****     {
  86:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET2_GPIO_Port, SET2_Pin, GPIO_PIN_SET);
  87:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_SET);
  88:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET0_GPIO_Port, SET0_Pin, GPIO_PIN_SET);
  89:Core/Src/watchdog.c ****       break;
  90:Core/Src/watchdog.c ****     }
  91:Core/Src/watchdog.c **** 
  92:Core/Src/watchdog.c ****     default:
  93:Core/Src/watchdog.c ****     {
  94:Core/Src/watchdog.c ****       watchdog_disable();
  95:Core/Src/watchdog.c ****       break;
  96:Core/Src/watchdog.c ****     }
  97:Core/Src/watchdog.c ****   }
ARM GAS  /tmp/ccDCszjj.s 			page 6


  98:Core/Src/watchdog.c **** }
 193              		.loc 1 98 1 is_stmt 0 view .LVU22
 194 003a 10BD     		pop	{r4, pc}
 195              	.LVL10:
 196              	.L20:
  40:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_RESET);
 197              		.loc 1 40 7 is_stmt 1 view .LVU23
 198 003c 3E4C     		ldr	r4, .L24
 199 003e 0022     		movs	r2, #0
 200 0040 4FF40071 		mov	r1, #512
 201 0044 2046     		mov	r0, r4
 202              	.LVL11:
  40:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_RESET);
 203              		.loc 1 40 7 is_stmt 0 view .LVU24
 204 0046 FFF7FEFF 		bl	HAL_GPIO_WritePin
 205              	.LVL12:
  41:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET0_GPIO_Port, SET0_Pin, GPIO_PIN_SET);
 206              		.loc 1 41 7 is_stmt 1 view .LVU25
 207 004a 0022     		movs	r2, #0
 208 004c 4FF48061 		mov	r1, #1024
 209 0050 2046     		mov	r0, r4
 210 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 211              	.LVL13:
  42:Core/Src/watchdog.c ****       break;
 212              		.loc 1 42 7 view .LVU26
 213 0056 0122     		movs	r2, #1
 214 0058 4FF40061 		mov	r1, #2048
 215 005c 2046     		mov	r0, r4
 216 005e FFF7FEFF 		bl	HAL_GPIO_WritePin
 217              	.LVL14:
  43:Core/Src/watchdog.c ****     }
 218              		.loc 1 43 7 view .LVU27
 219 0062 EAE7     		b	.L11
 220              	.LVL15:
 221              	.L19:
  48:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_SET);
 222              		.loc 1 48 7 view .LVU28
 223 0064 344C     		ldr	r4, .L24
 224 0066 0022     		movs	r2, #0
 225 0068 4FF40071 		mov	r1, #512
 226 006c 2046     		mov	r0, r4
 227              	.LVL16:
  48:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_SET);
 228              		.loc 1 48 7 is_stmt 0 view .LVU29
 229 006e FFF7FEFF 		bl	HAL_GPIO_WritePin
 230              	.LVL17:
  49:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET0_GPIO_Port, SET0_Pin, GPIO_PIN_RESET);
 231              		.loc 1 49 7 is_stmt 1 view .LVU30
 232 0072 0122     		movs	r2, #1
 233 0074 4FF48061 		mov	r1, #1024
 234 0078 2046     		mov	r0, r4
 235 007a FFF7FEFF 		bl	HAL_GPIO_WritePin
 236              	.LVL18:
  50:Core/Src/watchdog.c ****       break;
 237              		.loc 1 50 7 view .LVU31
 238 007e 0022     		movs	r2, #0
 239 0080 4FF40061 		mov	r1, #2048
ARM GAS  /tmp/ccDCszjj.s 			page 7


 240 0084 2046     		mov	r0, r4
 241 0086 FFF7FEFF 		bl	HAL_GPIO_WritePin
 242              	.LVL19:
  51:Core/Src/watchdog.c ****     }
 243              		.loc 1 51 7 view .LVU32
 244 008a D6E7     		b	.L11
 245              	.LVL20:
 246              	.L18:
  56:Core/Src/watchdog.c ****       break;
 247              		.loc 1 56 7 view .LVU33
 248 008c FFF7FEFF 		bl	watchdog_disable
 249              	.LVL21:
  57:Core/Src/watchdog.c ****     }
 250              		.loc 1 57 7 view .LVU34
 251 0090 D3E7     		b	.L11
 252              	.LVL22:
 253              	.L17:
  62:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_RESET);
 254              		.loc 1 62 7 view .LVU35
 255 0092 294C     		ldr	r4, .L24
 256 0094 0122     		movs	r2, #1
 257 0096 4FF40071 		mov	r1, #512
 258 009a 2046     		mov	r0, r4
 259              	.LVL23:
  62:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_RESET);
 260              		.loc 1 62 7 is_stmt 0 view .LVU36
 261 009c FFF7FEFF 		bl	HAL_GPIO_WritePin
 262              	.LVL24:
  63:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET0_GPIO_Port, SET0_Pin, GPIO_PIN_RESET);
 263              		.loc 1 63 7 is_stmt 1 view .LVU37
 264 00a0 0022     		movs	r2, #0
 265 00a2 4FF48061 		mov	r1, #1024
 266 00a6 2046     		mov	r0, r4
 267 00a8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 268              	.LVL25:
  64:Core/Src/watchdog.c ****       break;
 269              		.loc 1 64 7 view .LVU38
 270 00ac 0022     		movs	r2, #0
 271 00ae 4FF40061 		mov	r1, #2048
 272 00b2 2046     		mov	r0, r4
 273 00b4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 274              	.LVL26:
  65:Core/Src/watchdog.c ****     }
 275              		.loc 1 65 7 view .LVU39
 276 00b8 BFE7     		b	.L11
 277              	.LVL27:
 278              	.L16:
  70:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_RESET);
 279              		.loc 1 70 7 view .LVU40
 280 00ba 1F4C     		ldr	r4, .L24
 281 00bc 0122     		movs	r2, #1
 282 00be 4FF40071 		mov	r1, #512
 283 00c2 2046     		mov	r0, r4
 284              	.LVL28:
  70:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_RESET);
 285              		.loc 1 70 7 is_stmt 0 view .LVU41
 286 00c4 FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  /tmp/ccDCszjj.s 			page 8


 287              	.LVL29:
  71:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET0_GPIO_Port, SET0_Pin, GPIO_PIN_SET);
 288              		.loc 1 71 7 is_stmt 1 view .LVU42
 289 00c8 0022     		movs	r2, #0
 290 00ca 4FF48061 		mov	r1, #1024
 291 00ce 2046     		mov	r0, r4
 292 00d0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 293              	.LVL30:
  72:Core/Src/watchdog.c ****       break;
 294              		.loc 1 72 7 view .LVU43
 295 00d4 0122     		movs	r2, #1
 296 00d6 4FF40061 		mov	r1, #2048
 297 00da 2046     		mov	r0, r4
 298 00dc FFF7FEFF 		bl	HAL_GPIO_WritePin
 299              	.LVL31:
  73:Core/Src/watchdog.c ****     }
 300              		.loc 1 73 7 view .LVU44
 301 00e0 ABE7     		b	.L11
 302              	.LVL32:
 303              	.L15:
  78:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_SET);
 304              		.loc 1 78 7 view .LVU45
 305 00e2 154C     		ldr	r4, .L24
 306 00e4 0122     		movs	r2, #1
 307 00e6 4FF40071 		mov	r1, #512
 308 00ea 2046     		mov	r0, r4
 309              	.LVL33:
  78:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_SET);
 310              		.loc 1 78 7 is_stmt 0 view .LVU46
 311 00ec FFF7FEFF 		bl	HAL_GPIO_WritePin
 312              	.LVL34:
  79:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET0_GPIO_Port, SET0_Pin, GPIO_PIN_RESET);
 313              		.loc 1 79 7 is_stmt 1 view .LVU47
 314 00f0 0122     		movs	r2, #1
 315 00f2 4FF48061 		mov	r1, #1024
 316 00f6 2046     		mov	r0, r4
 317 00f8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 318              	.LVL35:
  80:Core/Src/watchdog.c ****       break;
 319              		.loc 1 80 7 view .LVU48
 320 00fc 0022     		movs	r2, #0
 321 00fe 4FF40061 		mov	r1, #2048
 322 0102 2046     		mov	r0, r4
 323 0104 FFF7FEFF 		bl	HAL_GPIO_WritePin
 324              	.LVL36:
  81:Core/Src/watchdog.c ****     }
 325              		.loc 1 81 7 view .LVU49
 326 0108 97E7     		b	.L11
 327              	.LVL37:
 328              	.L13:
  86:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_SET);
 329              		.loc 1 86 7 view .LVU50
 330 010a 0B4C     		ldr	r4, .L24
 331 010c 0122     		movs	r2, #1
 332 010e 4FF40071 		mov	r1, #512
 333 0112 2046     		mov	r0, r4
 334              	.LVL38:
ARM GAS  /tmp/ccDCszjj.s 			page 9


  86:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET1_GPIO_Port, SET1_Pin, GPIO_PIN_SET);
 335              		.loc 1 86 7 is_stmt 0 view .LVU51
 336 0114 FFF7FEFF 		bl	HAL_GPIO_WritePin
 337              	.LVL39:
  87:Core/Src/watchdog.c ****       HAL_GPIO_WritePin(SET0_GPIO_Port, SET0_Pin, GPIO_PIN_SET);
 338              		.loc 1 87 7 is_stmt 1 view .LVU52
 339 0118 0122     		movs	r2, #1
 340 011a 4FF48061 		mov	r1, #1024
 341 011e 2046     		mov	r0, r4
 342 0120 FFF7FEFF 		bl	HAL_GPIO_WritePin
 343              	.LVL40:
  88:Core/Src/watchdog.c ****       break;
 344              		.loc 1 88 7 view .LVU53
 345 0124 0122     		movs	r2, #1
 346 0126 4FF40061 		mov	r1, #2048
 347 012a 2046     		mov	r0, r4
 348 012c FFF7FEFF 		bl	HAL_GPIO_WritePin
 349              	.LVL41:
  89:Core/Src/watchdog.c ****     }
 350              		.loc 1 89 7 view .LVU54
 351 0130 83E7     		b	.L11
 352              	.LVL42:
 353              	.L12:
  94:Core/Src/watchdog.c ****       break;
 354              		.loc 1 94 7 view .LVU55
 355 0132 FFF7FEFF 		bl	watchdog_disable
 356              	.LVL43:
  95:Core/Src/watchdog.c ****     }
 357              		.loc 1 95 7 view .LVU56
 358              		.loc 1 98 1 is_stmt 0 view .LVU57
 359 0136 80E7     		b	.L11
 360              	.L25:
 361              		.align	2
 362              	.L24:
 363 0138 00080140 		.word	1073809408
 364              		.cfi_endproc
 365              	.LFE68:
 367              		.section	.bss.watchdog_toggle_flag,"aw",%nobits
 368              		.set	.LANCHOR0,. + 0
 371              	watchdog_toggle_flag:
 372 0000 00       		.space	1
 373              		.text
 374              	.Letext0:
 375              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 376              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 377              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 378              		.file 5 "Core/Inc/watchdog.h"
ARM GAS  /tmp/ccDCszjj.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 watchdog.c
     /tmp/ccDCszjj.s:16     .text.watchdog_disable:0000000000000000 $t
     /tmp/ccDCszjj.s:24     .text.watchdog_disable:0000000000000000 watchdog_disable
     /tmp/ccDCszjj.s:60     .text.watchdog_disable:000000000000002c $d
     /tmp/ccDCszjj.s:65     .text.watchdog_init:0000000000000000 $t
     /tmp/ccDCszjj.s:72     .text.watchdog_init:0000000000000000 watchdog_init
     /tmp/ccDCszjj.s:92     .text.watchdog_toggle:0000000000000000 $t
     /tmp/ccDCszjj.s:99     .text.watchdog_toggle:0000000000000000 watchdog_toggle
     /tmp/ccDCszjj.s:129    .text.watchdog_toggle:000000000000001c $d
     /tmp/ccDCszjj.s:135    .text.watchdog_set_time_period:0000000000000000 $t
     /tmp/ccDCszjj.s:142    .text.watchdog_set_time_period:0000000000000000 watchdog_set_time_period
     /tmp/ccDCszjj.s:160    .text.watchdog_set_time_period:000000000000000c $d
     /tmp/ccDCszjj.s:168    .text.watchdog_set_time_period:0000000000000014 $t
     /tmp/ccDCszjj.s:363    .text.watchdog_set_time_period:0000000000000138 $d
     /tmp/ccDCszjj.s:371    .bss.watchdog_toggle_flag:0000000000000000 watchdog_toggle_flag
     /tmp/ccDCszjj.s:372    .bss.watchdog_toggle_flag:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
