{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580999305851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580999305852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 06 15:28:25 2020 " "Processing started: Thu Feb 06 15:28:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580999305852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580999305852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Demo -c Lab2Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Demo -c Lab2Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580999305852 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1580999306322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/strelica.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/strelica.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 strelica " "Found entity 1: strelica" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/detectchange.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/detectchange.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DetectChange " "Found entity 1: DetectChange" {  } { { "moduli/DetectChange.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/DetectChange.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/mul.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/mul.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "moduli/MUL.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/addx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduli/addx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDX-rtl " "Found design unit 1: ADDX-rtl" {  } { { "moduli/ADDX.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/ADDX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306739 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDX " "Found entity 1: ADDX" {  } { { "moduli/ADDX.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/ADDX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/mp4x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduli/mp4x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP4X-rtl " "Found design unit 1: MP4X-rtl" {  } { { "moduli/MP4X.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MP4X.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306742 ""} { "Info" "ISGN_ENTITY_NAME" "1 MP4X " "Found entity 1: MP4X" {  } { { "moduli/MP4X.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MP4X.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/pcd8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/pcd8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pCD8 " "Found entity 1: pCD8" {  } { { "moduli/pCD8.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/pCD8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/mousetransceiver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/mousetransceiver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MouseTransceiver " "Found entity 1: MouseTransceiver" {  } { { "moduli/MouseTransceiver.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/mouseinterface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/mouseinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MouseInterface " "Found entity 1: MouseInterface" {  } { { "moduli/MouseInterface.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/sub10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/sub10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUB10 " "Found entity 1: SUB10" {  } { { "moduli/SUB10.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/SUB10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/binary2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduli/binary2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary2BCD-rtl " "Found design unit 1: Binary2BCD-rtl" {  } { { "moduli/Binary2BCD.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Binary2BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306757 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD " "Found entity 1: Binary2BCD" {  } { { "moduli/Binary2BCD.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Binary2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/7_segment_digit_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduli/7_segment_digit_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_digit_interface-rtl " "Found design unit 1: seven_segment_digit_interface-rtl" {  } { { "moduli/7_segment_digit_interface.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/7_segment_digit_interface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306761 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_digit_interface " "Found entity 1: seven_segment_digit_interface" {  } { { "moduli/7_segment_digit_interface.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/7_segment_digit_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/add10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/add10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADD10 " "Found entity 1: ADD10" {  } { { "moduli/ADD10.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/ADD10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/add1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/add1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADD1 " "Found entity 1: ADD1" {  } { { "moduli/ADD1.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/ADD1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/transmit_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/transmit_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_test " "Found entity 1: transmit_test" {  } { { "moduli/transmit_test.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/transmit_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/transceiver3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/transceiver3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Transceiver3 " "Found entity 1: Transceiver3" {  } { { "moduli/Transceiver3.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Transceiver3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/risingedge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/risingedge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RisingEdge " "Found entity 1: RisingEdge" {  } { { "moduli/RisingEdge.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/RisingEdge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/reg11.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/reg11.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG11 " "Found entity 1: REG11" {  } { { "moduli/REG11.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG11.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/reg6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduli/reg6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG6-reg6 " "Found design unit 1: REG6-reg6" {  } { { "moduli/REG6.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG6.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306786 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG6 " "Found entity 1: REG6" {  } { { "moduli/REG6.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/reg5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduli/reg5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG5-reg5 " "Found design unit 1: REG5-reg5" {  } { { "moduli/REG5.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG5.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306789 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG5 " "Found entity 1: REG5" {  } { { "moduli/REG5.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/reg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduli/reg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG2-reg2 " "Found design unit 1: REG2-reg2" {  } { { "moduli/REG2.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG2.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306795 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG2 " "Found entity 1: REG2" {  } { { "moduli/REG2.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/reg1_ld_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/reg1_ld_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG1_LD_INC " "Found entity 1: REG1_LD_INC" {  } { { "moduli/REG1_LD_INC.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG1_LD_INC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/reg1_inc_cl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/reg1_inc_cl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG1_INC_CL " "Found entity 1: REG1_INC_CL" {  } { { "moduli/REG1_INC_CL.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG1_INC_CL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/reg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduli/reg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG1-reg1 " "Found design unit 1: REG1-reg1" {  } { { "moduli/REG1.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG1.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306804 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG1 " "Found entity 1: REG1" {  } { { "moduli/REG1.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/mousecontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/mousecontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MouseController " "Found entity 1: MouseController" {  } { { "moduli/MouseController.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "moduli/Debouncer.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/dc8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/dc8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DC8 " "Found entity 1: DC8" {  } { { "moduli/DC8.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/DC8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xomreza.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xomreza.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XOMreza " "Found entity 1: XOMreza" {  } { { "XOMreza.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/XOMreza.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "VGAController.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file layer1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Layer1 " "Found entity 1: Layer1" {  } { { "Layer1.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Layer1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file layer0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Layer0 " "Found entity 1: Layer0" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Layer0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Demo " "Found entity 1: Lab2Demo" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGX-rtl " "Found design unit 1: REGX-rtl" {  } { { "REGX.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/REGX.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306829 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGX " "Found entity 1: REGX" {  } { { "REGX.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/REGX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp2x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mp2x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP2X-rtl " "Found design unit 1: MP2X-rtl" {  } { { "MP2X.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/MP2X.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306832 ""} { "Info" "ISGN_ENTITY_NAME" "1 MP2X " "Found entity 1: MP2X" {  } { { "MP2X.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/MP2X.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONSTX-rtl " "Found design unit 1: CONSTX-rtl" {  } { { "CONSTX.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/CONSTX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306836 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONSTX " "Found entity 1: CONSTX" {  } { { "CONSTX.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/CONSTX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CMPX-rtl " "Found design unit 1: CMPX-rtl" {  } { { "CMPX.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/CMPX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306839 ""} { "Info" "ISGN_ENTITY_NAME" "1 CMPX " "Found entity 1: CMPX" {  } { { "CMPX.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/CMPX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIVIDER-rtl " "Found design unit 1: CLK_DIVIDER-rtl" {  } { { "CLK_DIVIDER.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/CLK_DIVIDER.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306842 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIVIDER " "Found entity 1: CLK_DIVIDER" {  } { { "CLK_DIVIDER.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/CLK_DIVIDER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/pomeranje_strelice.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/pomeranje_strelice.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pomeranje_strelice " "Found entity 1: pomeranje_strelice" {  } { { "moduli/pomeranje_strelice.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/pomeranje_strelice.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/igra.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/igra.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 igra " "Found entity 1: igra" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/krugprovera.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/krugprovera.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 krugProvera " "Found entity 1: krugProvera" {  } { { "moduli/krugProvera.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/krugProvera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xcrtanje.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xcrtanje.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Xcrtanje " "Found entity 1: Xcrtanje" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/uslovpolja.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/uslovpolja.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UslovPolja " "Found entity 1: UslovPolja" {  } { { "moduli/UslovPolja.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/UslovPolja.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/xopolje.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/xopolje.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XOPolje " "Found entity 1: XOPolje" {  } { { "moduli/XOPolje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XOPolje.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/proverapobede.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/proverapobede.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProveraPobede " "Found entity 1: ProveraPobede" {  } { { "moduli/ProveraPobede.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/ProveraPobede.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/loadingscreen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/loadingscreen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LoadingScreen " "Found entity 1: LoadingScreen" {  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/polukrug.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/polukrug.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PoluKrug " "Found entity 1: PoluKrug" {  } { { "moduli/PoluKrug.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/PoluKrug.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/or12_26.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/or12_26.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OR12_26 " "Found entity 1: OR12_26" {  } { { "moduli/OR12_26.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/OR12_26.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/poljepobede.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/poljepobede.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PoljePobede " "Found entity 1: PoljePobede" {  } { { "moduli/PoljePobede.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/PoljePobede.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/oprovera.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/oprovera.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OProvera " "Found entity 1: OProvera" {  } { { "moduli/OProvera.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/OProvera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/xcrtanjels.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/xcrtanjels.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XCrtanjeLS " "Found entity 1: XCrtanjeLS" {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xxxx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xxxx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xxxx " "Found entity 1: xxxx" {  } { { "xxxx.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/xxxx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999306887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999306887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Demo " "Elaborating entity \"Lab2Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580999307029 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "crvena1\[3..0\] crvena " "Bus \"crvena1\[3..0\]\" found using same base name as \"crvena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 368 680 758 384 "crvena1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307034 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "zelena1\[3..0\] zelena " "Bus \"zelena1\[3..0\]\" found using same base name as \"zelena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 384 680 762 400 "zelena1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307034 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "plava1\[3..0\] plava " "Bus \"plava1\[3..0\]\" found using same base name as \"plava\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 400 680 759 416 "plava1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307034 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "crvena2\[3..0\] crvena " "Bus \"crvena2\[3..0\]\" found using same base name as \"crvena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 320 200 286 336 "crvena2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307034 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "zelena2\[3..0\] zelena " "Bus \"zelena2\[3..0\]\" found using same base name as \"zelena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 336 200 282 352 "zelena2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307034 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "plava2\[3..0\] plava " "Bus \"plava2\[3..0\]\" found using same base name as \"plava\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 352 200 279 368 "plava2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307034 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "crvena3\[3..0\] crvena " "Bus \"crvena3\[3..0\]\" found using same base name as \"crvena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 872 264 368 888 "crvena3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307034 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "zelena3\[3..0\] zelena " "Bus \"zelena3\[3..0\]\" found using same base name as \"zelena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 888 264 368 904 "zelena3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307035 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "plava3\[3..0\] plava " "Bus \"plava3\[3..0\]\" found using same base name as \"plava\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 920 264 368 936 "plava3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307035 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "crvena0\[3..0\] crvena " "Bus \"crvena0\[3..0\]\" found using same base name as \"crvena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 120 800 886 136 "crvena0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307035 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "zelena0\[3..0\] zelena " "Bus \"zelena0\[3..0\]\" found using same base name as \"zelena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 136 800 882 152 "zelena0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307035 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "plava0\[3..0\] plava " "Bus \"plava0\[3..0\]\" found using same base name as \"plava\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 152 800 879 168 "plava0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307035 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "crvena0\[3..0\] crvena " "Bus \"crvena0\[3..0\]\" found using same base name as \"crvena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 624 608 674 640 "crvena0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307035 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "crvena1\[3..0\] crvena " "Bus \"crvena1\[3..0\]\" found using same base name as \"crvena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 640 616 702 656 "crvena1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307035 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "crvena2\[3..0\] crvena " "Bus \"crvena2\[3..0\]\" found using same base name as \"crvena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 656 616 702 672 "crvena2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307035 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "crvena3\[3..0\] crvena " "Bus \"crvena3\[3..0\]\" found using same base name as \"crvena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 672 560 664 688 "crvena3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307035 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "zelena0\[3..0\] zelena " "Bus \"zelena0\[3..0\]\" found using same base name as \"zelena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 808 616 678 824 "zelena0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307035 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "zelena1\[3..0\] zelena " "Bus \"zelena1\[3..0\]\" found using same base name as \"zelena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 824 624 706 840 "zelena1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307036 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "zelena2\[3..0\] zelena " "Bus \"zelena2\[3..0\]\" found using same base name as \"zelena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 840 624 706 856 "zelena2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307036 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "zelena3\[3..0\] zelena " "Bus \"zelena3\[3..0\]\" found using same base name as \"zelena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 856 568 672 872 "zelena3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307036 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "plava0\[3..0\] plava " "Bus \"plava0\[3..0\]\" found using same base name as \"plava\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 984 616 675 1000 "plava0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307036 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "plava1\[3..0\] plava " "Bus \"plava1\[3..0\]\" found using same base name as \"plava\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 1000 624 703 1016 "plava1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307036 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "plava2\[3..0\] plava " "Bus \"plava2\[3..0\]\" found using same base name as \"plava\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 1016 624 703 1032 "plava2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307036 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "plava3\[3..0\] plava " "Bus \"plava3\[3..0\]\" found using same base name as \"plava\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 1032 568 672 1048 "plava3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307036 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "crvena " "Converted elements in bus name \"crvena\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena\[3..0\] crvena3..0 " "Converted element name(s) from \"crvena\[3..0\]\" to \"crvena3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 152 1360 1440 164 "crvena\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307039 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena\[3..0\] crvena3..0 " "Converted element name(s) from \"crvena\[3..0\]\" to \"crvena3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 648 784 860 664 "crvena\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307039 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 152 1360 1440 164 "crvena\[3..0\]" "" } { 648 784 860 664 "crvena\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307039 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "crvena0 " "Converted elements in bus name \"crvena0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena0\[3..0\] crvena03..0 " "Converted element name(s) from \"crvena0\[3..0\]\" to \"crvena03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 120 800 886 136 "crvena0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307039 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena0\[3..0\] crvena03..0 " "Converted element name(s) from \"crvena0\[3..0\]\" to \"crvena03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 624 608 674 640 "crvena0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307039 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 120 800 886 136 "crvena0\[3..0\]" "" } { 624 608 674 640 "crvena0\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307039 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "crvena1 " "Converted elements in bus name \"crvena1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena1\[3..0\] crvena13..0 " "Converted element name(s) from \"crvena1\[3..0\]\" to \"crvena13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 368 680 758 384 "crvena1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307039 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena1\[3..0\] crvena13..0 " "Converted element name(s) from \"crvena1\[3..0\]\" to \"crvena13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 640 616 702 656 "crvena1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307039 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 368 680 758 384 "crvena1\[3..0\]" "" } { 640 616 702 656 "crvena1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307039 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "crvena2 " "Converted elements in bus name \"crvena2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena2\[3..0\] crvena23..0 " "Converted element name(s) from \"crvena2\[3..0\]\" to \"crvena23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 320 200 286 336 "crvena2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307039 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena2\[3..0\] crvena23..0 " "Converted element name(s) from \"crvena2\[3..0\]\" to \"crvena23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 656 616 702 672 "crvena2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307039 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 320 200 286 336 "crvena2\[3..0\]" "" } { 656 616 702 672 "crvena2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307039 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "crvena3 " "Converted elements in bus name \"crvena3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena3\[3..0\] crvena33..0 " "Converted element name(s) from \"crvena3\[3..0\]\" to \"crvena33..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 872 264 368 888 "crvena3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307040 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena3\[3..0\] crvena33..0 " "Converted element name(s) from \"crvena3\[3..0\]\" to \"crvena33..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 672 560 664 688 "crvena3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307040 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 872 264 368 888 "crvena3\[3..0\]" "" } { 672 560 664 688 "crvena3\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307040 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "plava " "Converted elements in bus name \"plava\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava\[3..0\] plava3..0 " "Converted element name(s) from \"plava\[3..0\]\" to \"plava3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 264 1360 1440 276 "plava\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307040 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava\[3..0\] plava3..0 " "Converted element name(s) from \"plava\[3..0\]\" to \"plava3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 1008 792 861 1024 "plava\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307040 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 264 1360 1440 276 "plava\[3..0\]" "" } { 1008 792 861 1024 "plava\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307040 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "plava0 " "Converted elements in bus name \"plava0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava0\[3..0\] plava03..0 " "Converted element name(s) from \"plava0\[3..0\]\" to \"plava03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 152 800 879 168 "plava0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307040 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava0\[3..0\] plava03..0 " "Converted element name(s) from \"plava0\[3..0\]\" to \"plava03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 984 616 675 1000 "plava0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307040 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 152 800 879 168 "plava0\[3..0\]" "" } { 984 616 675 1000 "plava0\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307040 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "plava1 " "Converted elements in bus name \"plava1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava1\[3..0\] plava13..0 " "Converted element name(s) from \"plava1\[3..0\]\" to \"plava13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 400 680 759 416 "plava1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307041 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava1\[3..0\] plava13..0 " "Converted element name(s) from \"plava1\[3..0\]\" to \"plava13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 1000 624 703 1016 "plava1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307041 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 400 680 759 416 "plava1\[3..0\]" "" } { 1000 624 703 1016 "plava1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307041 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "plava2 " "Converted elements in bus name \"plava2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava2\[3..0\] plava23..0 " "Converted element name(s) from \"plava2\[3..0\]\" to \"plava23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 352 200 279 368 "plava2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307041 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava2\[3..0\] plava23..0 " "Converted element name(s) from \"plava2\[3..0\]\" to \"plava23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 1016 624 703 1032 "plava2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307041 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 352 200 279 368 "plava2\[3..0\]" "" } { 1016 624 703 1032 "plava2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307041 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "plava3 " "Converted elements in bus name \"plava3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava3\[3..0\] plava33..0 " "Converted element name(s) from \"plava3\[3..0\]\" to \"plava33..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 920 264 368 936 "plava3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307041 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava3\[3..0\] plava33..0 " "Converted element name(s) from \"plava3\[3..0\]\" to \"plava33..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 1032 568 672 1048 "plava3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307041 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 920 264 368 936 "plava3\[3..0\]" "" } { 1032 568 672 1048 "plava3\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307041 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "zelena " "Converted elements in bus name \"zelena\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena\[3..0\] zelena3..0 " "Converted element name(s) from \"zelena\[3..0\]\" to \"zelena3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 208 1360 1440 220 "zelena\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307041 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena\[3..0\] zelena3..0 " "Converted element name(s) from \"zelena\[3..0\]\" to \"zelena3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 832 792 864 848 "zelena\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307041 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 208 1360 1440 220 "zelena\[3..0\]" "" } { 832 792 864 848 "zelena\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307041 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "zelena0 " "Converted elements in bus name \"zelena0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena0\[3..0\] zelena03..0 " "Converted element name(s) from \"zelena0\[3..0\]\" to \"zelena03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 136 800 882 152 "zelena0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307041 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena0\[3..0\] zelena03..0 " "Converted element name(s) from \"zelena0\[3..0\]\" to \"zelena03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 808 616 678 824 "zelena0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307041 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 136 800 882 152 "zelena0\[3..0\]" "" } { 808 616 678 824 "zelena0\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307041 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "zelena1 " "Converted elements in bus name \"zelena1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena1\[3..0\] zelena13..0 " "Converted element name(s) from \"zelena1\[3..0\]\" to \"zelena13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 384 680 762 400 "zelena1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307042 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena1\[3..0\] zelena13..0 " "Converted element name(s) from \"zelena1\[3..0\]\" to \"zelena13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 824 624 706 840 "zelena1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307042 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 384 680 762 400 "zelena1\[3..0\]" "" } { 824 624 706 840 "zelena1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307042 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "zelena2 " "Converted elements in bus name \"zelena2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena2\[3..0\] zelena23..0 " "Converted element name(s) from \"zelena2\[3..0\]\" to \"zelena23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 336 200 282 352 "zelena2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307042 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena2\[3..0\] zelena23..0 " "Converted element name(s) from \"zelena2\[3..0\]\" to \"zelena23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 840 624 706 856 "zelena2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307042 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 336 200 282 352 "zelena2\[3..0\]" "" } { 840 624 706 856 "zelena2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307042 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "zelena3 " "Converted elements in bus name \"zelena3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena3\[3..0\] zelena33..0 " "Converted element name(s) from \"zelena3\[3..0\]\" to \"zelena33..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 888 264 368 904 "zelena3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307042 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena3\[3..0\] zelena33..0 " "Converted element name(s) from \"zelena3\[3..0\]\" to \"zelena33..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 856 568 672 872 "zelena3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307042 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 888 264 368 904 "zelena3\[3..0\]" "" } { 856 568 672 872 "zelena3\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController VGAController:inst " "Elaborating entity \"VGAController\" for hierarchy \"VGAController:inst\"" {  } { { "Lab2Demo.bdf" "inst" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 104 312 440 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX VGAController:inst\|CMPX:inst7 " "Elaborating entity \"CMPX\" for hierarchy \"VGAController:inst\|CMPX:inst7\"" {  } { { "VGAController.bdf" "inst7" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 648 936 1096 720 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX VGAController:inst\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"VGAController:inst\|REGX:inst\"" {  } { { "VGAController.bdf" "inst" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 232 400 632 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst4 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst4\"" {  } { { "VGAController.bdf" "inst4" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 328 544 600 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst9 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst9\"" {  } { { "VGAController.bdf" "inst9" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 592 1016 1072 648 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst8 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst8\"" {  } { { "VGAController.bdf" "inst8" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 592 552 608 648 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX VGAController:inst\|CMPX:inst12 " "Elaborating entity \"CMPX\" for hierarchy \"VGAController:inst\|CMPX:inst12\"" {  } { { "VGAController.bdf" "inst12" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 888 936 1096 960 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX VGAController:inst\|REGX:inst1 " "Elaborating entity \"REGX\" for hierarchy \"VGAController:inst\|REGX:inst1\"" {  } { { "VGAController.bdf" "inst1" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 232 872 1104 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst5 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst5\"" {  } { { "VGAController.bdf" "inst5" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 328 1016 1072 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst14 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst14\"" {  } { { "VGAController.bdf" "inst14" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 832 1016 1072 888 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst13 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst13\"" {  } { { "VGAController.bdf" "inst13" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 832 552 608 888 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst18 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst18\"" {  } { { "VGAController.bdf" "inst18" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 1080 1016 1072 1136 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst17 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst17\"" {  } { { "VGAController.bdf" "inst17" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 1080 552 608 1136 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_digit_interface seven_segment_digit_interface:inst7 " "Elaborating entity \"seven_segment_digit_interface\" for hierarchy \"seven_segment_digit_interface:inst7\"" {  } { { "Lab2Demo.bdf" "inst7" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 896 1344 1464 1072 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCD Binary2BCD:inst9 " "Elaborating entity \"Binary2BCD\" for hierarchy \"Binary2BCD:inst9\"" {  } { { "Lab2Demo.bdf" "inst9" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 624 968 1192 704 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igra igra:inst46 " "Elaborating entity \"igra\" for hierarchy \"igra:inst46\"" {  } { { "Lab2Demo.bdf" "inst46" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 304 8 200 496 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307112 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307121 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307121 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307121 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307122 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307122 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307122 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307122 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307122 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307122 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307122 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307122 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307122 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307122 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307122 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307123 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307123 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307123 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307123 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307123 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307123 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307123 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307123 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307123 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307123 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307124 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307124 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307124 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307124 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307124 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307124 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307124 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307124 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307124 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307124 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307124 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307124 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307124 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307124 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307125 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307125 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307125 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307125 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307125 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307125 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307125 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307125 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307125 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307125 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307125 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307126 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307126 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307126 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307126 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307126 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307126 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307126 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307127 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307127 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307127 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307127 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307127 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307127 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307127 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307127 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307127 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307128 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307128 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307128 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307128 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307128 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307128 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307128 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307128 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307128 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307129 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307129 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307129 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307129 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307129 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307129 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307129 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307129 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307129 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307130 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307130 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307130 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307130 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307130 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307130 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307130 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307130 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307130 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307130 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307130 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307130 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307130 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307131 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307131 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307131 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307131 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307131 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307131 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307131 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307131 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307131 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307131 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307131 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307131 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307131 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307131 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307132 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307132 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307132 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307132 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307132 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307132 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307132 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307132 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307132 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307132 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307132 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307132 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307133 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307133 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307133 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307133 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307133 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307133 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307133 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307133 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307133 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307133 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307133 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307133 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307133 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307133 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307134 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307134 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307134 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307134 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307134 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307134 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307134 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307134 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307134 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307134 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307134 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307134 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307135 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307135 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307135 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307135 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307135 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307135 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307135 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307135 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307135 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307135 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307135 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307135 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307135 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307135 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307136 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307136 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307136 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307136 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307136 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307136 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307136 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307136 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307136 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307136 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307136 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307136 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307136 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307136 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307137 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307137 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307137 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307137 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307137 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307137 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307137 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307137 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307137 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307137 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307137 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307137 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307138 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307138 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307138 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307138 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307138 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307138 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307138 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307138 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307138 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307138 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307138 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307138 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307139 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307139 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307139 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307139 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307139 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307139 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307139 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307139 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307139 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307139 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307139 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307139 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307139 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307139 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307140 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307140 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307140 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307140 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307140 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307140 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307140 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307140 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307140 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307140 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307140 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307140 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307140 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307141 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307141 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307141 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307141 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307141 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307141 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307141 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307141 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307141 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307141 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307141 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307141 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307141 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307141 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307142 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307142 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307142 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307142 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307142 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307142 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307142 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307142 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307142 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307143 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307143 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307143 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307143 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307143 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307143 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307143 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307143 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307144 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307144 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307144 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307144 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307144 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307144 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307144 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307144 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307144 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307144 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307145 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307145 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307145 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307145 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307145 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307145 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307145 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307145 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307145 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307145 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307145 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307145 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307146 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307146 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307146 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307146 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307146 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307146 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307146 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307146 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307146 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307146 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307146 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307146 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307147 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307147 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307147 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307147 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307147 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307147 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307147 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307147 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307147 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307147 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307147 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307147 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307147 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307147 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307148 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307148 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307148 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307148 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307148 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307148 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307148 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307148 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307148 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307148 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307148 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307148 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307148 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307148 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307149 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307149 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307149 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307149 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307149 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307149 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307149 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307149 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307149 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307149 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307149 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307149 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307150 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307150 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307150 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307150 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307150 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307150 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307150 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307150 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307150 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307150 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307150 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307150 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307151 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307151 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307151 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307151 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307151 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307151 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307151 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307151 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307151 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307151 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307151 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307151 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307152 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307152 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307152 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307152 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307152 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307152 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307152 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307152 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307152 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307152 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307152 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307152 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307152 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307152 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307153 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307153 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307153 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307153 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307153 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307153 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307153 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307153 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307153 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307153 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307153 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307153 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307153 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307153 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307154 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307154 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307154 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307154 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307154 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307154 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307154 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307154 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307154 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307154 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307154 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307154 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307154 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307154 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307155 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307155 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307155 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307155 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307155 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307155 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307155 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307155 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307155 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307155 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307155 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307155 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307155 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307155 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307156 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307156 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307156 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307156 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307156 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307156 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307156 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307156 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307156 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307156 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307156 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307156 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307156 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307156 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307157 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307157 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307157 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307157 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307157 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307157 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "CONSTX inst20 " "Block or symbol \"CONSTX\" of instance \"inst20\" overlaps another block or symbol" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 184 600 656 240 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1580999307157 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst78 " "Primitive \"GND\" of instance \"inst78\" not used" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 208 152 184 240 "inst78" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999307157 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst81 " "Primitive \"VCC\" of instance \"inst81\" not used" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 152 72 104 168 "inst81" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999307157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xcrtanje igra:inst46\|Xcrtanje:inst152 " "Elaborating entity \"Xcrtanje\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\"" {  } { { "moduli/igra.bdf" "inst152" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307159 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307162 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307162 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307162 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307162 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 240 864 880 288 "X2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307162 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 222 1256 1272 272 "Y1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307162 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 568 1272 1352 584 "Y1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307162 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 544 1576 1631 560 "Y2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307162 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 1232 592 664 1248 "X2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307163 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 1184 1408 1480 1200 "X2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307163 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 1944 1016 1062 1960 "X1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307163 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 3104 1248 1294 3120 "X1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307163 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 3808 544 616 3824 "X1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307163 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 1912 1728 1794 1928 "Y1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307163 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 4304 2048 2128 4320 "Y1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307163 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 4240 2360 2478 4256 "Y2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307163 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 3640 1656 1712 3656 "Y1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999307163 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst101 " "Block or symbol \"AND2\" of instance \"inst101\" overlaps another block or symbol" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 3712 1712 1776 3760 "inst101" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1580999307164 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 288 56 224 304 "X\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307164 ""}  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 288 56 224 304 "X\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307164 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 360 56 224 376 "X1\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307164 ""}  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 360 56 224 376 "X1\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307164 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 424 56 224 440 "X2\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307164 ""}  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 424 56 224 440 "X2\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307164 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 320 56 224 336 "Y\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307164 ""}  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 320 56 224 336 "Y\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307164 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 392 56 224 408 "Y1\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307164 ""}  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 392 56 224 408 "Y1\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307164 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 456 56 224 472 "Y2\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307164 ""}  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 456 56 224 472 "Y2\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999307164 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst81 " "Primitive \"VCC\" of instance \"inst81\" not used" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 160 272 304 176 "inst81" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999307164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|Xcrtanje:inst152\|CONSTX:inst90 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|CONSTX:inst90\"" {  } { { "Xcrtanje.bdf" "inst90" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 2712 1080 1136 2768 "inst90" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|Xcrtanje:inst152\|CONSTX:inst4 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|CONSTX:inst4\"" {  } { { "Xcrtanje.bdf" "inst4" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 424 872 928 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP2X igra:inst46\|Xcrtanje:inst152\|MP2X:inst135 " "Elaborating entity \"MP2X\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|MP2X:inst135\"" {  } { { "Xcrtanje.bdf" "inst135" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 1864 1760 1864 1960 "inst135" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD10 igra:inst46\|Xcrtanje:inst152\|ADD10:inst132 " "Elaborating entity \"ADD10\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|ADD10:inst132\"" {  } { { "Xcrtanje.bdf" "inst132" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 1848 1576 1704 1944 "inst132" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD1 igra:inst46\|Xcrtanje:inst152\|ADD10:inst132\|ADD1:inst12 " "Elaborating entity \"ADD1\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|ADD10:inst132\|ADD1:inst12\"" {  } { { "moduli/ADD10.bdf" "inst12" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/ADD10.bdf" { { 200 1200 1296 296 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|Xcrtanje:inst152\|CONSTX:inst133 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|CONSTX:inst133\"" {  } { { "Xcrtanje.bdf" "inst133" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 1864 1408 1464 1920 "inst133" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|Xcrtanje:inst152\|REGX:inst96 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|REGX:inst96\"" {  } { { "Xcrtanje.bdf" "inst96" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 3904 800 1032 3984 "inst96" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|Xcrtanje:inst152\|REGX:inst91 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|REGX:inst91\"" {  } { { "Xcrtanje.bdf" "inst91" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 3648 2163 2395 3728 "inst91" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|Xcrtanje:inst152\|ADDX:inst18 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|ADDX:inst18\"" {  } { { "Xcrtanje.bdf" "inst18" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 3792 616 800 3904 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|Xcrtanje:inst152\|REGX:inst95 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|REGX:inst95\"" {  } { { "Xcrtanje.bdf" "inst95" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 3160 1168 1400 3240 "inst95" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|Xcrtanje:inst152\|CONSTX:inst7 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|CONSTX:inst7\"" {  } { { "Xcrtanje.bdf" "inst7" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 480 544 600 536 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB10 igra:inst46\|Xcrtanje:inst152\|SUB10:inst10 " "Elaborating entity \"SUB10\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|SUB10:inst10\"" {  } { { "Xcrtanje.bdf" "inst10" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 1216 664 824 1312 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst107 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst107\"" {  } { { "moduli/igra.bdf" "inst107" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 904 5024 5080 960 "inst107" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst104 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst104\"" {  } { { "moduli/igra.bdf" "inst104" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 936 5128 5184 992 "inst104" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst108 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst108\"" {  } { { "moduli/igra.bdf" "inst108" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 920 4936 4992 976 "inst108" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst111 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst111\"" {  } { { "moduli/igra.bdf" "inst111" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1064 5056 5112 1120 "inst111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOPolje igra:inst46\|XOPolje:inst368 " "Elaborating entity \"XOPolje\" for hierarchy \"igra:inst46\|XOPolje:inst368\"" {  } { { "moduli/igra.bdf" "inst368" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 808 11968 12064 968 "inst368" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectChange igra:inst46\|XOPolje:inst368\|DetectChange:inst362 " "Elaborating entity \"DetectChange\" for hierarchy \"igra:inst46\|XOPolje:inst368\|DetectChange:inst362\"" {  } { { "moduli/XOPolje.bdf" "inst362" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XOPolje.bdf" { { 832 1472 1632 928 "inst362" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX igra:inst46\|XOPolje:inst368\|DetectChange:inst362\|CMPX:inst16 " "Elaborating entity \"CMPX\" for hierarchy \"igra:inst46\|XOPolje:inst368\|DetectChange:inst362\|CMPX:inst16\"" {  } { { "moduli/DetectChange.bdf" "inst16" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/DetectChange.bdf" { { 624 1952 2112 696 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|XOPolje:inst368\|DetectChange:inst362\|REGX:STRELICA5 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|XOPolje:inst368\|DetectChange:inst362\|REGX:STRELICA5\"" {  } { { "moduli/DetectChange.bdf" "STRELICA5" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/DetectChange.bdf" { { 496 1664 1896 576 "STRELICA5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|XOPolje:inst368\|DetectChange:inst362\|CONSTX:inst14 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|XOPolje:inst368\|DetectChange:inst362\|CONSTX:inst14\"" {  } { { "moduli/DetectChange.bdf" "inst14" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/DetectChange.bdf" { { 488 2032 2088 544 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|XOPolje:inst368\|DetectChange:inst362\|CONSTX:inst33 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|XOPolje:inst368\|DetectChange:inst362\|CONSTX:inst33\"" {  } { { "moduli/DetectChange.bdf" "inst33" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/DetectChange.bdf" { { 1072 2032 2088 1128 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UslovPolja igra:inst46\|UslovPolja:inst62 " "Elaborating entity \"UslovPolja\" for hierarchy \"igra:inst46\|UslovPolja:inst62\"" {  } { { "moduli/igra.bdf" "inst62" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 904 9440 9600 1064 "inst62" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pomeranje_strelice igra:inst46\|pomeranje_strelice:inst " "Elaborating entity \"pomeranje_strelice\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\"" {  } { { "moduli/igra.bdf" "inst" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 424 128 296 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strelica igra:inst46\|pomeranje_strelice:inst\|strelica:inst4 " "Elaborating entity \"strelica\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\"" {  } { { "moduli/pomeranje_strelice.bdf" "inst4" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/pomeranje_strelice.bdf" { { 560 448 640 784 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307299 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "levo " "Pin \"levo\" not connected" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 1296 -88 80 1312 "levo" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580999307300 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "desno " "Pin \"desno\" not connected" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 1328 -88 80 1344 "desno" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580999307300 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "gore " "Pin \"gore\" not connected" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 1368 -88 80 1384 "gore" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580999307300 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "dole " "Pin \"dole\" not connected" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 1408 -88 80 1424 "dole" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580999307300 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst42 " "Primitive \"DFF\" of instance \"inst42\" not used" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 560 184 248 640 "inst42" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999307301 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst43 " "Primitive \"DFF\" of instance \"inst43\" not used" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 560 528 592 640 "inst43" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999307301 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst45 " "Primitive \"VCC\" of instance \"inst45\" not used" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 424 -8 24 440 "inst45" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999307301 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst56 " "Primitive \"OR2\" of instance \"inst56\" not used" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 1288 136 200 1336 "inst56" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999307301 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst57 " "Primitive \"OR2\" of instance \"inst57\" not used" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 1384 128 192 1432 "inst57" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999307301 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst67 " "Primitive \"NOT\" of instance \"inst67\" not used" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 568 88 136 600 "inst67" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999307301 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst73 " "Primitive \"NOT\" of instance \"inst73\" not used" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 568 424 472 600 "inst73" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999307301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|REGX:inst\"" {  } { { "moduli/strelica.bdf" "inst" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 240 448 680 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst11 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst11\"" {  } { { "moduli/strelica.bdf" "inst11" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 1200 440 496 1256 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst35 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst35\"" {  } { { "moduli/strelica.bdf" "inst35" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 152 696 752 208 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|REGX:inst2 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|REGX:inst2\"" {  } { { "moduli/strelica.bdf" "inst2" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 920 416 648 1000 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst37 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst37\"" {  } { { "moduli/strelica.bdf" "inst37" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 872 832 888 928 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst6 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst6\"" {  } { { "moduli/strelica.bdf" "inst6" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 224 1544 1600 280 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst18 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst18\"" {  } { { "moduli/strelica.bdf" "inst18" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 408 1600 1656 464 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MouseController igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50 " "Elaborating entity \"MouseController\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\"" {  } { { "moduli/pomeranje_strelice.bdf" "inst50" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/pomeranje_strelice.bdf" { { 216 448 624 440 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MouseInterface igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1 " "Elaborating entity \"MouseInterface\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\"" {  } { { "moduli/MouseController.bdf" "inst1" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseController.bdf" { { 272 544 728 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307350 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst30 " "Primitive \"NOT\" of instance \"inst30\" not used" {  } { { "moduli/MouseInterface.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { { 792 320 368 824 "inst30" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999307351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|CMPX:inst66 " "Elaborating entity \"CMPX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|CMPX:inst66\"" {  } { { "moduli/MouseInterface.bdf" "inst66" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { { 496 1288 1448 568 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|REGX:packet_byte_reg " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|REGX:packet_byte_reg\"" {  } { { "moduli/MouseInterface.bdf" "packet_byte_reg" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { { 480 800 1032 560 "packet_byte_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RisingEdge igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|RisingEdge:inst5 " "Elaborating entity \"RisingEdge\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|RisingEdge:inst5\"" {  } { { "moduli/MouseInterface.bdf" "inst5" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { { 312 816 912 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MouseTransceiver igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2 " "Elaborating entity \"MouseTransceiver\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\"" {  } { { "moduli/MouseInterface.bdf" "inst2" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { { 344 400 616 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307359 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "tx_cmd " "Pin \"tx_cmd\" not connected" {  } { { "moduli/MouseTransceiver.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 552 -224 -56 568 "tx_cmd\[8..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580999307361 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst71 " "Primitive \"NOT\" of instance \"inst71\" not used" {  } { { "moduli/MouseTransceiver.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 760 1264 1312 792 "inst71" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999307362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC8 igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|DC8:inst9 " "Elaborating entity \"DC8\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|DC8:inst9\"" {  } { { "moduli/MouseTransceiver.bdf" "inst9" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 176 -8 184 272 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|Debouncer:inst3 " "Elaborating entity \"Debouncer\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|Debouncer:inst3\"" {  } { { "moduli/MouseTransceiver.bdf" "inst3" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 688 -480 -384 784 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_INC_CL igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|Debouncer:inst3\|REG1_INC_CL:inst2 " "Elaborating entity \"REG1_INC_CL\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|Debouncer:inst3\|REG1_INC_CL:inst2\"" {  } { { "moduli/Debouncer.bdf" "inst2" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Debouncer.bdf" { { 616 328 424 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CMPX:inst85 " "Elaborating entity \"CMPX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CMPX:inst85\"" {  } { { "moduli/MouseTransceiver.bdf" "inst85" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 680 1480 1640 752 "inst85" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|REGX:bit_cnt " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|REGX:bit_cnt\"" {  } { { "moduli/MouseTransceiver.bdf" "bit_cnt" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 520 1072 1304 600 "bit_cnt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CONSTX:inst87 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CONSTX:inst87\"" {  } { { "moduli/MouseTransceiver.bdf" "inst87" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 624 1552 1608 680 "inst87" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CMPX:inst63 " "Elaborating entity \"CMPX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CMPX:inst63\"" {  } { { "moduli/MouseTransceiver.bdf" "inst63" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 248 1432 1592 320 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|REGX:Timer_reg " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|REGX:Timer_reg\"" {  } { { "moduli/MouseTransceiver.bdf" "Timer_reg" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 80 984 1216 160 "Timer_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CONSTX:inst60 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CONSTX:inst60\"" {  } { { "moduli/MouseTransceiver.bdf" "inst60" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 192 1120 1176 248 "inst60" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CONSTX:inst69 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CONSTX:inst69\"" {  } { { "moduli/MouseTransceiver.bdf" "inst69" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 192 1504 1560 248 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|REGX:inst1 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|REGX:inst1\"" {  } { { "moduli/MouseTransceiver.bdf" "inst1" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 928 1272 1504 1008 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CONSTX:inst82123184 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CONSTX:inst82123184\"" {  } { { "moduli/MouseTransceiver.bdf" "inst82123184" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 616 1208 1264 672 "inst82123184" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|REGX:inst31 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|REGX:inst31\"" {  } { { "moduli/MouseTransceiver.bdf" "inst31" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { -144 976 1208 -64 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|REGX:inst9 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|REGX:inst9\"" {  } { { "moduli/MouseInterface.bdf" "inst9" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { { 536 16 248 616 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|CMPX:inst18 " "Elaborating entity \"CMPX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|CMPX:inst18\"" {  } { { "moduli/MouseInterface.bdf" "inst18" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { { 704 128 288 776 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|REGX:mouse_data_reg " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|REGX:mouse_data_reg\"" {  } { { "moduli/MouseInterface.bdf" "mouse_data_reg" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { { 896 1056 1288 976 "mouse_data_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVIDER igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|CLK_DIVIDER:inst4 " "Elaborating entity \"CLK_DIVIDER\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|CLK_DIVIDER:inst4\"" {  } { { "moduli/MouseController.bdf" "inst4" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseController.bdf" { { 704 560 712 792 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst49 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst49\"" {  } { { "moduli/igra.bdf" "inst49" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 984 9344 9400 1040 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst6 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst6\"" {  } { { "moduli/igra.bdf" "inst6" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 936 9288 9344 992 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst10 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst10\"" {  } { { "moduli/igra.bdf" "inst10" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 952 9120 9176 1008 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst305 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst305\"" {  } { { "moduli/igra.bdf" "inst305" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5904 7456 7512 5960 "inst305" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst306 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst306\"" {  } { { "moduli/igra.bdf" "inst306" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5920 7952 8008 5976 "inst306" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst281 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst281\"" {  } { { "moduli/igra.bdf" "inst281" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5872 7896 7952 5928 "inst281" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst282 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst282\"" {  } { { "moduli/igra.bdf" "inst282" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5888 7728 7784 5944 "inst282" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProveraPobede igra:inst46\|ProveraPobede:inst375 " "Elaborating entity \"ProveraPobede\" for hierarchy \"igra:inst46\|ProveraPobede:inst375\"" {  } { { "moduli/igra.bdf" "inst375" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 816 13840 14040 1296 "inst375" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR12_26 igra:inst46\|ProveraPobede:inst375\|OR12_26:inst51 " "Elaborating entity \"OR12_26\" for hierarchy \"igra:inst46\|ProveraPobede:inst375\|OR12_26:inst51\"" {  } { { "moduli/ProveraPobede.bdf" "inst51" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/ProveraPobede.bdf" { { 352 2512 2664 608 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|ProveraPobede:inst375\|CONSTX:inst66 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|ProveraPobede:inst375\|CONSTX:inst66\"" {  } { { "moduli/ProveraPobede.bdf" "inst66" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/ProveraPobede.bdf" { { -24 72 128 32 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst5 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst5\"" {  } { { "moduli/igra.bdf" "inst5" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 936 7920 7976 992 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst51 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst51\"" {  } { { "moduli/igra.bdf" "inst51" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 952 10456 10512 1008 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst58 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst58\"" {  } { { "moduli/igra.bdf" "inst58" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1688 7976 8032 1744 "inst58" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst86 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst86\"" {  } { { "moduli/igra.bdf" "inst86" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2328 7968 8024 2384 "inst86" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst95 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst95\"" {  } { { "moduli/igra.bdf" "inst95" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3112 7464 7520 3168 "inst95" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst94 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst94\"" {  } { { "moduli/igra.bdf" "inst94" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3128 7960 8016 3184 "inst94" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst92 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst92\"" {  } { { "moduli/igra.bdf" "inst92" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3080 7904 7960 3136 "inst92" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst93 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst93\"" {  } { { "moduli/igra.bdf" "inst93" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3096 7736 7792 3152 "inst93" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst239 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst239\"" {  } { { "moduli/igra.bdf" "inst239" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3096 9104 9160 3152 "inst239" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst241 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst241\"" {  } { { "moduli/igra.bdf" "inst241" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3096 10440 10496 3152 "inst241" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst252 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst252\"" {  } { { "moduli/igra.bdf" "inst252" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3832 7960 8016 3888 "inst252" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst267 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst267\"" {  } { { "moduli/igra.bdf" "inst267" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4472 7952 8008 4528 "inst267" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst299 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst299\"" {  } { { "moduli/igra.bdf" "inst299" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5200 7456 7512 5256 "inst299" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst278 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst278\"" {  } { { "moduli/igra.bdf" "inst278" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5184 9096 9152 5240 "inst278" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst280 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst280\"" {  } { { "moduli/igra.bdf" "inst280" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5184 10432 10488 5240 "inst280" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999307997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst312 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst312\"" {  } { { "moduli/igra.bdf" "inst312" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6560 7944 8000 6616 "inst312" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst105 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst105\"" {  } { { "moduli/igra.bdf" "inst105" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 912 3872 3928 968 "inst105" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst120 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst120\"" {  } { { "moduli/igra.bdf" "inst120" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1576 5008 5064 1632 "inst120" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst119 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst119\"" {  } { { "moduli/igra.bdf" "inst119" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1608 5112 5168 1664 "inst119" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst121 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst121\"" {  } { { "moduli/igra.bdf" "inst121" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1592 4920 4976 1648 "inst121" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst122 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst122\"" {  } { { "moduli/igra.bdf" "inst122" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1736 5040 5096 1792 "inst122" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst116 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst116\"" {  } { { "moduli/igra.bdf" "inst116" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1552 3872 3928 1608 "inst116" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst115 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst115\"" {  } { { "moduli/igra.bdf" "inst115" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1584 3976 4032 1640 "inst115" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst114 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst114\"" {  } { { "moduli/igra.bdf" "inst114" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 904 6248 6304 960 "inst114" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst113 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst113\"" {  } { { "moduli/igra.bdf" "inst113" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 936 6352 6408 992 "inst113" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst128 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst128\"" {  } { { "moduli/igra.bdf" "inst128" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2232 3872 3928 2288 "inst128" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst127 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst127\"" {  } { { "moduli/igra.bdf" "inst127" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2264 3976 4032 2320 "inst127" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst129 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst129\"" {  } { { "moduli/igra.bdf" "inst129" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2248 3784 3840 2304 "inst129" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst130 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst130\"" {  } { { "moduli/igra.bdf" "inst130" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2392 3904 3960 2448 "inst130" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst124 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst124\"" {  } { { "moduli/igra.bdf" "inst124" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1592 6240 6296 1648 "inst124" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst123 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst123\"" {  } { { "moduli/igra.bdf" "inst123" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1624 6344 6400 1680 "inst123" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst131 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst131\"" {  } { { "moduli/igra.bdf" "inst131" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2232 5168 5224 2288 "inst131" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst132 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst132\"" {  } { { "moduli/igra.bdf" "inst132" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2264 5272 5328 2320 "inst132" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst141 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst141\"" {  } { { "moduli/igra.bdf" "inst141" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3048 3744 3800 3104 "inst141" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst142 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst142\"" {  } { { "moduli/igra.bdf" "inst142" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3192 3864 3920 3248 "inst142" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst137 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst137\"" {  } { { "moduli/igra.bdf" "inst137" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2224 6296 6352 2280 "inst137" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst138 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst138\"" {  } { { "moduli/igra.bdf" "inst138" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2256 6400 6456 2312 "inst138" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999308920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "krugProvera igra:inst46\|krugProvera:inst30 " "Elaborating entity \"krugProvera\" for hierarchy \"igra:inst46\|krugProvera:inst30\"" {  } { { "moduli/igra.bdf" "inst30" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3264 1528 1680 3392 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309001 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK " "Pin \"CLK\" not connected" {  } { { "moduli/krugProvera.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/krugProvera.bdf" { { 352 72 240 368 "CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580999309002 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst81 " "Primitive \"VCC\" of instance \"inst81\" not used" {  } { { "moduli/krugProvera.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/krugProvera.bdf" { { 88 288 320 104 "inst81" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999309002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX igra:inst46\|krugProvera:inst30\|CMPX:inst18 " "Elaborating entity \"CMPX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|CMPX:inst18\"" {  } { { "moduli/krugProvera.bdf" "inst18" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/krugProvera.bdf" { { 584 1688 1848 656 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|ADDX:inst17 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|ADDX:inst17\"" {  } { { "moduli/krugProvera.bdf" "inst17" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/krugProvera.bdf" { { 368 1584 1768 480 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL igra:inst46\|krugProvera:inst30\|MUL:inst7 " "Elaborating entity \"MUL\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\"" {  } { { "moduli/krugProvera.bdf" "inst7" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/krugProvera.bdf" { { 256 1320 1456 352 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst20 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst20\"" {  } { { "moduli/MUL.bdf" "inst20" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 856 1480 1664 968 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst19 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst19\"" {  } { { "moduli/MUL.bdf" "inst19" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 856 1088 1272 968 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst18 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst18\"" {  } { { "moduli/MUL.bdf" "inst18" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 856 720 904 968 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst17 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst17\"" {  } { { "moduli/MUL.bdf" "inst17" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 656 1480 1664 768 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst16 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst16\"" {  } { { "moduli/MUL.bdf" "inst16" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 656 1088 1272 768 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst15 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst15\"" {  } { { "moduli/MUL.bdf" "inst15" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 656 720 904 768 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst14 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst14\"" {  } { { "moduli/MUL.bdf" "inst14" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 440 1464 1648 552 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst13 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst13\"" {  } { { "moduli/MUL.bdf" "inst13" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 440 1072 1256 552 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst12 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst12\"" {  } { { "moduli/MUL.bdf" "inst12" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 440 704 888 552 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|krugProvera:inst30\|CONSTX:inst4 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|CONSTX:inst4\"" {  } { { "moduli/krugProvera.bdf" "inst4" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/krugProvera.bdf" { { 480 1880 1936 536 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|krugProvera:inst30\|CONSTX:inst5 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|CONSTX:inst5\"" {  } { { "moduli/krugProvera.bdf" "inst5" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/krugProvera.bdf" { { 832 1928 1984 888 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg18 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg18\"" {  } { { "moduli/igra.bdf" "Timer_reg18" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3056 1272 1504 3136 "Timer_reg18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg6 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg6\"" {  } { { "moduli/igra.bdf" "Timer_reg6" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3048 1704 1936 3128 "Timer_reg6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg25 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg25\"" {  } { { "moduli/igra.bdf" "Timer_reg25" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3024 328 560 3104 "Timer_reg25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg17 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg17\"" {  } { { "moduli/igra.bdf" "Timer_reg17" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2232 2424 2656 2312 "Timer_reg17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg16 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg16\"" {  } { { "moduli/igra.bdf" "Timer_reg16" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2224 2856 3088 2304 "Timer_reg16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg27 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg27\"" {  } { { "moduli/igra.bdf" "Timer_reg27" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3632 1488 1720 3712 "Timer_reg27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg28 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg28\"" {  } { { "moduli/igra.bdf" "Timer_reg28" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3624 1920 2152 3704 "Timer_reg28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg24 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg24\"" {  } { { "moduli/igra.bdf" "Timer_reg24" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 120 352 3744 "Timer_reg24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999309238 ""}
