============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 13 2024  10:39:24 am
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7459 ps) Setup Check with Pin u_counter/count_enabled_reg/clk->srl
          Group: in2reg
     Startpoint: (R) rst_n
          Clock: (R) clk
       Endpoint: (R) u_counter/count_enabled_reg/srl
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     150                  
       Uncertainty:-      50                  
     Required Time:=    9800                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     340                  
             Slack:=    7459                  

Exceptions/Constraints:
  input_delay             2000            proj.sdc_line_15 

#--------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  rst_n                           (i,u)   -       R     (arrival)         1029     0     0    2000 
  u_counter/g3/z                  (i,u)   in_0->z F     unmapped_not        12     0    16    2016 
  u_counter/g4/z                  (u)     in_1->z F     unmapped_or2        11     0   159    2175 
  u_counter/g15/z                 (u)     in_0->z R     unmapped_not         2     0    48    2224 
  u_counter/g18/z                 (u)     in_1->z R     unmapped_and2        1     0    52    2276 
  u_counter/g36/z                 (u)     in_1->z R     unmapped_or2         1     0    65    2340 
  u_counter/count_enabled_reg/srl -       -       R     unmapped_d_flop      1     -     0    2340 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

