\t (00:00:03) allegro 17.2 P028 Windows SPB 64-bit Edition
\t (00:00:03)     Journal start - Thu May 17 20:59:51 2018
\t (00:00:03)         Host=ZULOLO-PC User=Zulolo Pid=1836 CPUs=8
\t (00:00:03) CmdLine= D:\Cadence\SPB_17.2\tools\bin\allegro.exe
\t (00:00:03) 
   (00:00:03) Loading axlcore.cxt 
\t (00:00:04) Opening existing design...
\d (00:00:04) Design opened: G:/Cadence/Package_Symbol/C1X2_p381.dra
\i (00:00:05) trapsize 35
\i (00:00:05) trapsize 36
\i (00:00:05) trapsize 36
\i (00:00:05) generaledit 
\i (00:00:20) open 
\i (00:00:47) fillin "G:\Work\io\design\pcb\io_4di_4aic_dbdoctor.brd"
\i (00:00:47) cd "G:\Work\io\design\pcb"
\t (00:00:47) Opening existing design...
\t (00:00:47) Grids are drawn 3.200, 3.200 apart for enhanced viewability.
\t (00:00:47) Grids are drawn 1.600, 1.600 apart for enhanced viewability.
\i (00:00:47) trapsize 1117
\i (00:00:48) trapsize 1143
\t (00:00:48) Grids are drawn 1.600, 1.600 apart for enhanced viewability.
\i (00:00:48) trapsize 1143
\t (00:00:48)     Journal end - Thu May 17 21:00:36 2018
