#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Dec 17 21:02:37 2016
# Process ID: 5564
# Current directory: C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log sccomp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sccomp.tcl
# Log file: C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.runs/synth_1/sccomp.vds
# Journal file: C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sccomp.tcl -notrace
Command: synth_design -top sccomp -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8616 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 302.066 ; gain = 92.180
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sccomp' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/sccomp.v:23]
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/CPU.v:24]
INFO: [Synth 8-638] synthesizing module 'program_counter' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (1#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'adder' (2#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/control.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/control.v:33]
INFO: [Synth 8-256] done synthesizing module 'control' (3#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_regfile' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_regfile.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_regfile' (4#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_regfile.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_JalToWn' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_JalToWn.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_JalToWn' (5#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_JalToWn.v:23]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-256] done synthesizing module 'regfile' (6#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_Alua' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_Alua.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_Alua' (7#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_Alua.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtend' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/SignExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignExtend' (8#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/SignExtend.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_Alub' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_Alub.v:22]
INFO: [Synth 8-256] done synthesizing module 'Mux_Alub' (9#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_Alub.v:22]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_WData' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_WData.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_WData' (11#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_WData.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_JalToWdata' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_JalToWdata.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_JalToWdata' (12#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_JalToWdata.v:23]
INFO: [Synth 8-638] synthesizing module 'branch_adder' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/branch_adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'branch_adder' (13#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/branch_adder.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux4to1' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux4to1.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux4to1' (14#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux4to1.v:23]
INFO: [Synth 8-256] done synthesizing module 'CPU' (15#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/CPU.v:24]
INFO: [Synth 8-638] synthesizing module 'inst_mem' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/inst_mem.v:23]
INFO: [Synth 8-256] done synthesizing module 'inst_mem' (16#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/inst_mem.v:23]
INFO: [Synth 8-638] synthesizing module 'data_mem' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/data_mem.v:23]
INFO: [Synth 8-256] done synthesizing module 'data_mem' (17#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/data_mem.v:23]
INFO: [Synth 8-256] done synthesizing module 'sccomp' (18#1) [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/sccomp.v:23]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[9]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[8]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[7]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[31]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[30]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[29]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[28]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[27]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[26]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[25]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[24]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[23]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[22]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[21]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[20]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[19]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[18]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[17]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[16]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[15]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[14]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[13]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[12]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[11]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[10]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[9]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[8]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[7]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[1]
WARNING: [Synth 8-3331] design inst_mem has unconnected port a[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 338.492 ; gain = 128.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 338.492 ; gain = 128.605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/constrs_1/imports/Desktop/ZYBO_MASTER.xdc]
Finished Parsing XDC File [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/constrs_1/imports/Desktop/ZYBO_MASTER.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/constrs_1/imports/Desktop/ZYBO_MASTER.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sccomp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sccomp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 642.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 642.922 ; gain = 433.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 642.922 ; gain = 433.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 642.922 ; gain = 433.035
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "wreg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/ALU.v:28]
INFO: [Synth 8-5545] ROM "finish" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'aluc_reg' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/control.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'regrt_reg' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/control.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'pcsrc_reg' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'wreg_reg' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/control.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'aluimm_reg' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/control.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'wmem_reg' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/control.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'm2reg_reg' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/control.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'shift_reg' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/control.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'sext_reg' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/control.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'jal_reg' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/control.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'finish_reg' [C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/sccomp.v:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 642.922 ; gain = 433.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sccomp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module Mux_regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Mux_JalToWn 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Mux_Alua 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SignExtend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux_Alub 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
Module Mux_WData 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux_JalToWdata 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module branch_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Mux4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "finish" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 642.922 ; gain = 433.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|inst_mem    | rom           | 32x32         | LUT            | 
|sccomp      | scinstmem/rom | 32x32         | LUT            | 
+------------+---------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                 | Inference | Size (Depth x Width) | Primitives      | 
+------------+----------------------------+-----------+----------------------+-----------------+
|sccomp      | sccpu/registerfile/RAM_reg | Implied   | 32 x 32              | RAM32M x 12     | 
|sccomp      | scdatamem/ram_reg          | Implied   | 32 x 32              | RAM32X1S x 32   | 
+------------+----------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 644.590 ; gain = 434.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 720.469 ; gain = 510.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 720.469 ; gain = 510.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 720.469 ; gain = 510.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 720.469 ; gain = 510.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 720.469 ; gain = 510.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 720.469 ; gain = 510.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 720.469 ; gain = 510.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 720.469 ; gain = 510.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    24|
|3     |LUT1     |    33|
|4     |LUT2     |    22|
|5     |LUT3     |    25|
|6     |LUT4     |    69|
|7     |LUT5     |   178|
|8     |LUT6     |   417|
|9     |RAM32M   |    12|
|10    |RAM32X1S |    32|
|11    |FDCE     |    32|
|12    |LD       |    14|
|13    |LDC      |     1|
|14    |IBUF     |     2|
|15    |OBUF     |     1|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |   863|
|2     |  sccpu          |CPU             |   825|
|3     |    alu_reg      |ALU             |     8|
|4     |    branch_add   |branch_adder    |     8|
|5     |    cntrol_reg   |control         |   299|
|6     |    pc_reg       |program_counter |   491|
|7     |    registerfile |regfile         |    19|
|8     |  scdatamem      |data_mem        |    32|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 720.469 ; gain = 510.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 720.469 ; gain = 189.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 720.469 ; gain = 510.582
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  LD => LDCE: 14 instances
  LDC => LDCE: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 720.469 ; gain = 501.105
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.runs/synth_1/sccomp.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 720.469 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 17 21:03:31 2016...
