

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Fri Feb 21 11:29:43 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Tapped_fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  0.400 us|  0.400 us|   41|   41|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |       38|       38|         2|          2|          1|    19|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       74|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|        0|       40|    -|
|Memory               |        0|     -|       96|       20|    -|
|Multiplexer          |        -|     -|        -|       96|    -|
|Register             |        -|     -|      114|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      210|      230|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_11s_32s_32_1_1_U2  |mul_11s_32s_32_1_1  |        0|   1|  0|  20|    0|
    |mul_32s_7ns_32_1_1_U1  |mul_32s_7ns_32_1_1  |        0|   0|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   1|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |fir_int_int_c_U  |fir_int_int_c  |        0|  32|  10|    0|    19|   32|     1|          608|
    |shift_reg_U      |shift_reg      |        0|  64|  10|    0|    19|   32|     1|          608|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |               |        0|  96|  20|    0|    38|   64|     2|         1216|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_196_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln12_fu_190_p2   |         +|   0|  0|  13|           6|           2|
    |add_ln21_fu_172_p2   |         +|   0|  0|  12|           5|           2|
    |icmp_ln16_fu_166_p2  |      icmp|   0|  0|  10|           6|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  74|          49|          37|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |acc_reg_121                      |   9|          2|   32|         64|
    |ap_NS_fsm                        |  26|          5|    1|          5|
    |ap_phi_mux_mul_pn_phi_fu_137_p4  |   9|          2|   32|         64|
    |i_reg_109                        |   9|          2|    6|         12|
    |mul_pn_reg_134                   |   9|          2|   32|         64|
    |shift_reg_address0               |  20|          4|    5|         20|
    |shift_reg_d0                     |  14|          3|   32|         96|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  96|         20|  140|        325|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |acc_reg_121        |  32|   0|   32|          0|
    |ap_CS_fsm          |   4|   0|    4|          0|
    |i_cast1_reg_216    |   6|   0|   64|         58|
    |i_reg_109          |   6|   0|    6|          0|
    |icmp_ln16_reg_221  |   1|   0|    1|          0|
    |mul_pn_reg_134     |  32|   0|   32|          0|
    |mul_reg_207        |  32|   0|   32|          0|
    |tmp_reg_212        |   1|   0|    1|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 114|   0|  172|         58|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

