Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne13.ecn.purdue.edu, pid 5824
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/bodytrack/kite_medium_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec bodytrack -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/bodytrack --router_map_file configs/topologies/paper_solutions/kite_medium_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_medium_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_medium_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124c86630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124c8d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124c956a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124ca06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124ca86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124c326a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124c3a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124c446a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124c4d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124c556a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124c5f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124c676a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124bf16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124bf96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124c036a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124c0b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124c166a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124c1e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124c276a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124bb06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124bb86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124bc26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124bcb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124bd66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124bde6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124be76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b706a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b796a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b836a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b8c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b956a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b9d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124ba76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b2f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b386a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b416a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b4b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b546a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b5d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b666a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124af06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124af96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b016a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b0a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b136a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b1c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b256a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124b2e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124ab86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124ac16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124aca6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124ad46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124add6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124ae66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124a6f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124a786a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124a816a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124a8a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124a936a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124a9b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124aa56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124aad6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124a376a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff124a3f6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a4a390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a4add8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a53860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a5b2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a5bd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a627b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a6d240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a6dc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249f6710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a00198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a00be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a06668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a110f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a11b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a195c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a22048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a22a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a2c518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124a2cf60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249b69e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249bc470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249bceb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249c5940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249d03c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249d0e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249d8898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249e2320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249e2d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249eb7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124974278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124974cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff12497c748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249871d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124987c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff12498f6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124997128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124997b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249a15f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249a9080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249a9ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124933550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124933f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff12493ea20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249464a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124946ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff12494c978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124957400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124957e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249618d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124969358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124969da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1248f1828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1248fa2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1248facf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff124904780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff12490e208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff12490ec50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249166d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1259cd080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1259cdb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1249255c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1248af048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1248afa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff1248b8518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7ff1248b8e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff1248bf0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff1248bf2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff1248bf518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff1248bf748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff1248bf978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff1248bfba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff1248bfdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff1248cc048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff1248cc278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff1248cc4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff1248cc6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff1248cc908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff1248ccb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff1248ccd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff1248ccf98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7ff12487eeb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7ff124887518>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_medium_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_medium_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_medium_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 33496762329000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 33551013340500 because a thread reached the max instruction count
