<?xml version="1.0" encoding="UTF-8"?>
<device name="x58-core-f1-legacy" desc="model of scratchpads and GPIO unit" documentation="Scratchpads and GPIO unit in the IntelÂ® X58 Express Chipset. - legacy variant, using old PCIe libraries" limitations="&lt;ul&gt;&lt;li&gt;The device is mostly dummy.&lt;/li&gt;&lt;/ul&gt;" bitorder="le">
  <bank name="pci_config" documentation="The PCI configuration space." byte_order="little-endian" function="255">
    <register name="base_address_0" offset="16" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_1" offset="20" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_2" offset="24" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_3" offset="28" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_4" offset="32" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_5" offset="36" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="bist" documentation="Build-in Self Test" offset="15" size="1">
    </register>
    <register name="cache_line_size" documentation="CacheLine Size" offset="12" size="1">
    </register>
    <register name="capabilities_ptr" documentation="Capabilities Pointer" offset="52" size="1">
    </register>
    <register name="cardbus_cis_ptr" documentation="Cardbus CIS Pointer" offset="40" size="4">
    </register>
    <register name="class_code" documentation="Class Code" offset="9" size="3">
    </register>
    <register name="command" documentation="Command Register" offset="4" size="2">
      <field name="fb" desc="Fast Back-to-Back Transactions Enable" msb="9" lsb="9" />
      <field name="id" desc="Interrupt Disable" msb="10" lsb="10" />
      <field name="io" desc="I/O Space Enable" msb="0" lsb="0" />
      <field name="m" desc="Bus Master Enable" msb="2" lsb="2" />
      <field name="mem" desc="Memory Space Enable" msb="1" lsb="1" />
      <field name="mwi" desc="Memory Write and Invalidate" msb="4" lsb="4" />
      <field name="pe" desc="Parity Error Response" msb="6" lsb="6" />
      <field name="sc" desc="Special Cycle Enable" msb="3" lsb="3" />
      <field name="se" desc="SERR# Enable" msb="8" lsb="8" />
      <field name="vga" desc="VGA Palette Snoop" msb="5" lsb="5" />
      <field name="wc" desc="IDSEL Steppin/Wait Cycle Control" msb="7" lsb="7" />
    </register>
    <register name="device_id" documentation="Device ID" offset="2" size="2">
    </register>
    <register name="exp_capabilities" documentation="PCI Express Capabilities Register" offset="66" size="2">
      <field name="cv" desc="Capability Version" msb="3" lsb="0" />
      <field name="dpt" desc="Device/Port Type" msb="7" lsb="4" />
      <field name="imn" desc="Interrupt Message Number" msb="13" lsb="9" />
      <field name="si" desc="Slot Implemented" msb="8" lsb="8" />
    </register>
    <register name="exp_capability_header" documentation="PCI Express Capability List Register" offset="64" size="2">
      <field name="id" desc="Capability ID" msb="7" lsb="0" />
      <field name="next_ptr" desc="Next capability offset" msb="15" lsb="8" />
    </register>
    <register name="exp_dev_cap" documentation="Device Capabilities Register" offset="68" size="4">
      <field name="cspls" desc="Captured Slot Power Limit Scale" msb="27" lsb="26" />
      <field name="csplv" desc="Captured Slot Power Limit Value" msb="25" lsb="18" />
      <field name="el0al" desc="Endpoint L0 Acceptable Latency" msb="8" lsb="6" />
      <field name="el1al" desc="Endpoint L1 Acceptable Latency" msb="11" lsb="9" />
      <field name="etfs" desc="Extended Tag Field Supported" msb="5" lsb="5" />
      <field name="flrc" desc="Function Level Reset Capability" msb="28" lsb="28" />
      <field name="mpss" desc="Max Payload_Size Supported" msb="2" lsb="0" />
      <field name="pfs" desc="Phantom Functions Supported" msb="4" lsb="3" />
      <field name="rber" desc="Role Based Error Reporting" msb="15" lsb="15" />
    </register>
    <register name="exp_dev_cap2" documentation="Device Capabilities 2 Register" offset="100" size="4">
      <field name="ctds" desc="Completion Timeout Disable Supported" msb="4" lsb="4" />
      <field name="ctrs" desc="Completion Timeout Ranges Supported" msb="3" lsb="0" />
    </register>
    <register name="exp_dev_control" documentation="Device Control Register" offset="72" size="2">
      <field name="appme" desc="Auxiliary Power PM Enable" msb="10" lsb="10" />
      <field name="cere" desc="Correctable Error Reporting Enable" msb="0" lsb="0" />
      <field name="ens" desc="Enabled No Snoop" msb="11" lsb="11" />
      <field name="ero" desc="Enabled Relaxed Ordering" msb="4" lsb="4" />
      <field name="etfe" desc="Extended Tag Field Enable" msb="8" lsb="8" />
      <field name="fere" desc="Fatal Error Reporting Enable" msb="2" lsb="2" />
      <field name="iflr" desc="Initiate Function Level Reset" msb="15" lsb="15" />
      <field name="mps" desc="Max Payload Size" msb="7" lsb="5" />
      <field name="mrrs" desc="Max Read Request Size" msb="14" lsb="12" />
      <field name="nfere" desc="Non-Fatal Error Reporting Enable" msb="1" lsb="1" />
      <field name="pfe" desc="Phantom Functions Enable" msb="9" lsb="9" />
      <field name="urre" desc="Unsupported Request Reporting Enable" msb="3" lsb="3" />
    </register>
    <register name="exp_dev_control2" documentation="Device control 2 Register" offset="104" size="2">
      <field name="aoeb" desc="AtomicOp Egress Blocking" msb="7" lsb="7" />
      <field name="aore" desc="AtomicOp Requester Enable" msb="6" lsb="6" />
      <field name="arife" desc="ARI Forwarding Enable" msb="5" lsb="5" />
      <field name="ctd" desc="Completion Timeout Disable" msb="4" lsb="4" />
      <field name="ctv" desc="Completion Timeout Value" msb="3" lsb="0" />
      <field name="eetlppb" desc="End-End TLP Prefix Blocking" msb="15" lsb="15" />
      <field name="idoce" desc="IDO Completion Enable" msb="9" lsb="9" />
      <field name="idore" desc="IDO Request Enable" msb="8" lsb="8" />
      <field name="ltrme" desc="LTR Mechanism Enable" msb="10" lsb="10" />
    </register>
    <register name="exp_dev_status" documentation="Device Status Register" offset="74" size="2">
      <field name="auxpd" desc="AUX Power Detected" msb="4" lsb="4" />
      <field name="ced" desc="Correctable Error Detected" msb="0" lsb="0" />
      <field name="fed" desc="Fatal Error Detected" msb="2" lsb="2" />
      <field name="nfed" desc="Non-Fatal Error Detected" msb="1" lsb="1" />
      <field name="tp" desc="Transactions Pending" msb="5" lsb="5" />
      <field name="urd" desc="Unsupported Request Detected" msb="3" lsb="3" />
    </register>
    <register name="exp_dev_status2" documentation="Device status 2 Register" offset="106" size="2">
    </register>
    <register name="exp_link_cap" documentation="Link Capabilities Register" offset="76" size="4">
      <field name="aspms" desc="Active State Power Management Support" msb="11" lsb="10" />
      <field name="cpm" desc="Clock Power Management" msb="18" lsb="18" />
      <field name="dlllar" desc="Data Link Layer Link Active Reporting Capable" msb="20" lsb="20" />
      <field name="l0el" desc="L0 Exit Latency" msb="14" lsb="12" />
      <field name="l1el" desc="L1 Exit Latency" msb="17" lsb="15" />
      <field name="lbn" desc="Link Bandwidth Notification Capability" msb="21" lsb="21" />
      <field name="mls" desc="Max Link Speed" msb="3" lsb="0" />
      <field name="mlw" desc="Max Link Width" msb="9" lsb="4" />
      <field name="pn" desc="Port Number" msb="31" lsb="24" />
      <field name="sder" desc="Surprise Down Error Reporting Capable" msb="19" lsb="19" />
    </register>
    <register name="exp_link_cap2" documentation="Link Capabilities 2 Register" offset="108" size="4">
    </register>
    <register name="exp_link_control" documentation="Link Control Register" offset="80" size="2">
      <field name="aspmc" desc="Active State Power Management (ASPM) Control" msb="1" lsb="0" />
      <field name="ccc" desc="Common Clock Configuration" msb="6" lsb="6" />
      <field name="ecpm" desc="Enable Clock Power Management" msb="8" lsb="8" />
      <field name="es" desc="Extended Synch" msb="7" lsb="7" />
      <field name="hawd" desc="Hardware Autonomous Width Disable" msb="9" lsb="9" />
      <field name="labie" desc="Link Autonomous Bandwidth Interrupt Enable" msb="11" lsb="11" />
      <field name="lbmie" desc="Link Bandwidth Management Interrupt Enable" msb="10" lsb="10" />
      <field name="ld" desc="Link Disable" msb="4" lsb="4" />
      <field name="rcb" desc="Read Completion Boundary" msb="3" lsb="3" />
      <field name="rl" desc="Retrain Link" msb="5" lsb="5" />
    </register>
    <register name="exp_link_control2" documentation="Link Control 2 Register" offset="112" size="2">
      <field name="cd" desc="Compliance de-emphasis" msb="12" lsb="12" />
      <field name="csos" desc="Compliance SOS" msb="11" lsb="11" />
      <field name="ec" desc="Enter Compliance" msb="4" lsb="4" />
      <field name="emc" desc="Enter Modified Compliance" msb="10" lsb="10" />
      <field name="hasd" desc="Hardware Autonomous Speed Disable" msb="5" lsb="5" />
      <field name="sd" desc="Selectable De-emphasis" msb="6" lsb="6" />
      <field name="tls" desc="Target Link Speed" msb="3" lsb="0" />
      <field name="tm" desc="Transmit Margin" msb="9" lsb="7" />
    </register>
    <register name="exp_link_status" documentation="Link Status Register" offset="82" size="2">
      <field name="dllla" desc="Data Link Layer Link Active" msb="13" lsb="13" />
      <field name="labs" desc="Link Autonomous Bandwidth Status" msb="15" lsb="15" />
      <field name="lbms" desc="Link Bandwidth Management Status" msb="14" lsb="14" />
      <field name="ls" desc="Current Link Speed" msb="3" lsb="0" />
      <field name="lt" desc="Link Training" msb="11" lsb="11" />
      <field name="nlw" desc="Negotiated Link Width" msb="9" lsb="4" />
      <field name="scc" desc="Slot Clock Configuration" msb="12" lsb="12" />
      <field name="te" desc="Training Error" msb="10" lsb="10" />
    </register>
    <register name="exp_link_status2" documentation="Link Status 2 Register" offset="114" size="2">
      <field name="cdl" desc="Current De-emphasis Level" msb="0" lsb="0" />
    </register>
    <register name="exp_root_cap" desc="Root Capabilities" offset="94" size="2">
      <field name="csv" desc="CRS Software Visibility" msb="0" lsb="0" />
    </register>
    <register name="exp_root_control" documentation="Root Control Register" offset="92" size="2">
      <field name="crssve" desc="CRS Software Visibility Enable" msb="4" lsb="4" />
      <field name="pmeie" desc="PME Interrupt Enable" msb="3" lsb="3" />
      <field name="secee" desc="System Error on Correctable Error Enable" msb="0" lsb="0" />
      <field name="sefee" desc="System Error on Fatal Error Enable" msb="2" lsb="2" />
      <field name="senfee" desc="System Error on Non-Fatal Error Enable" msb="1" lsb="1" />
    </register>
    <register name="exp_root_status" documentation="Root Status" offset="96" size="4">
      <field name="pmep" desc="PME Pending" msb="17" lsb="17" />
      <field name="pmerid" desc="PME Requester ID" msb="15" lsb="0" />
      <field name="pmes" desc="PME Status" msb="16" lsb="16" />
    </register>
    <register name="exp_slot_cap" documentation="Slot Capabilities Register" offset="84" size="4">
      <field name="abp" desc="Attention Button Present" msb="0" lsb="0" />
      <field name="aip" desc="Attention Indicator Present" msb="3" lsb="3" />
      <field name="eip" desc="Electromechanical Interlock Present" msb="17" lsb="17" />
      <field name="hpc" desc="Hot Plug Capable" msb="6" lsb="6" />
      <field name="hps" desc="Hot-Plug Surprise" msb="5" lsb="5" />
      <field name="mrlsp" desc="MRL Sensor Present" msb="2" lsb="2" />
      <field name="nccs" desc="No Command Completed Support" msb="18" lsb="18" />
      <field name="pcp" desc="Power Controller Present" msb="1" lsb="1" />
      <field name="pip" desc="Power Indicator Present" msb="4" lsb="4" />
      <field name="psn" desc="Physical Slot Number" msb="31" lsb="19" />
      <field name="spls" desc="Slot Power Limit Scale" msb="16" lsb="15" />
      <field name="splv" desc="Slot Power Limit Value" msb="14" lsb="7" />
    </register>
    <register name="exp_slot_cap2" documentation="Slot Capabilities 2 Register" offset="116" size="4">
    </register>
    <register name="exp_slot_control" documentation="Slot Control Register" offset="88" size="2">
      <field name="abpe" desc="Attention Button Pressed Enable" msb="0" lsb="0" />
      <field name="aic" desc="Attention Indicator Control" msb="7" lsb="6" />
      <field name="ccie" desc="Command Completed Interrupt Enable" msb="4" lsb="4" />
      <field name="dllsce" desc="Data Link Layer State Changed Enable" msb="12" lsb="12" />
      <field name="eic" desc="Electromechanical Interlock Control" msb="11" lsb="11" />
      <field name="hpie" desc="Hot-Plug Interrupt Enable" msb="5" lsb="5" />
      <field name="mrlsce" desc="MRL Sensor Changed Enable" msb="2" lsb="2" />
      <field name="pcc" desc="Power Controller Control" msb="10" lsb="10" />
      <field name="pdce" desc="Present Detect Changed Enable" msb="3" lsb="3" />
      <field name="pfde" desc="Power Fault Detected Enable" msb="1" lsb="1" />
      <field name="pic" desc="Power Indicator Control" msb="9" lsb="8" />
    </register>
    <register name="exp_slot_control2" documentation="Slot Control 2 Register" offset="120" size="2">
    </register>
    <register name="exp_slot_status" documentation="Slot Status Register" offset="90" size="2">
      <field name="abp" desc="Attention Button Pressed" msb="0" lsb="0" />
      <field name="cc" desc="Command Completed" msb="4" lsb="4" />
      <field name="dllsc" desc="Data Link Layer State Changed" msb="8" lsb="8" />
      <field name="eis" desc="Electromechanical Interlock Status" msb="7" lsb="7" />
      <field name="mrlsc" desc="MRL Sensor Changed" msb="2" lsb="2" />
      <field name="mrlss" desc="MRL Sensor State" msb="5" lsb="5" />
      <field name="pdc" desc="Presence Detect Changed" msb="3" lsb="3" />
      <field name="pds" desc="Presence Detect State" msb="6" lsb="6" />
      <field name="pfd" desc="Power Fault Detected" msb="1" lsb="1" />
    </register>
    <register name="exp_slot_status2" documentation="Slot Status 2 Register" offset="122" size="2">
    </register>
    <register name="expansion_rom_base" desc="Expansion ROM base address" offset="48" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="1" />
      <field name="e" documentation="Address decode enable" msb="0" lsb="0" />
    </register>
    <register name="header_type" documentation="Header Type" offset="14" size="1">
      <field name="mf" desc="Multi-Function Device" msb="7" lsb="7" />
      <field name="type" desc="Header Layout" msb="6" lsb="0" />
    </register>
    <register name="interrupt_line" documentation="Interrupt Line" offset="60" size="1">
    </register>
    <register name="interrupt_pin" documentation="Interrupt Pin" offset="61" size="1">
    </register>
    <register name="latency_timer" documentation="Latency Timer" offset="13" size="1">
    </register>
    <register name="max_lat" documentation="MAX_LAT" offset="63" size="1">
    </register>
    <register name="min_gnt" documentation="MIN_GNT" offset="62" size="1">
    </register>
    <register name="revision_id" documentation="Revision ID" offset="8" size="1">
    </register>
    <register name="status" documentation="Status Register" offset="6" size="2">
      <field name="c" desc="Capabilities List" msb="4" lsb="4" />
      <field name="dpe" desc="Detected Parity Error" msb="15" lsb="15" />
      <field name="ds" desc="DEVSEL timing" msb="10" lsb="9" />
      <field name="fbb" desc="Fast Back-to-Back Transactions Capable" msb="7" lsb="7" />
      <field name="ins" desc="Interrupt Status" msb="3" lsb="3" />
      <field name="ir" desc="Immediate Readiness" msb="0" lsb="0" />
      <field name="mhz" desc="66 MHz Capable" msb="5" lsb="5" />
      <field name="pe" desc="Master Data Parity Error" msb="8" lsb="8" />
      <field name="rma" desc="Received Master Abort" msb="13" lsb="13" />
      <field name="rta" desc="Received Target Abort" msb="12" lsb="12" />
      <field name="ssa" desc="Signaled System Abort" msb="14" lsb="14" />
      <field name="sta" desc="Signaled Target Abort" msb="11" lsb="11" />
    </register>
    <register name="subsystem_id" documentation="Subsystem ID" offset="46" size="2">
    </register>
    <register name="subsystem_vendor_id" documentation="Subsystem Vendor ID" offset="44" size="2">
    </register>
    <register name="vendor_id" documentation="Vendor ID" offset="0" size="2">
    </register>
  </bank>
</device>
