# Files used :

- Verilog : [simple.v](/OpenTimer/verilog/simple.v)
- Lib : [osu_](/OpenTimer/libs/)
- SDC : [simple.sdc](/OpenTimer/sdc/simple.sdc)
