

================================================================
== Vitis HLS Report for 'sigmoid_plan'
================================================================
* Date:           Tue Dec  7 15:50:13 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        sigmoid_new
* Solution:       PLAN8_8_200m (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k325t-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.553 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|    1001|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|       -|    -|
|Register         |        -|    -|     596|     160|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     596|    1161|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      890|  840|  407600|  203800|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U1  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln952_fu_175_p2        |         +|   0|  0|   15|           8|           7|
    |add_ln961_fu_300_p2        |         +|   0|  0|   39|          32|           7|
    |add_ln968_fu_402_p2        |         +|   0|  0|   11|          11|          11|
    |lsb_index_fu_205_p2        |         +|   0|  0|   39|          32|           7|
    |m_1_fu_347_p2              |         +|   0|  0|   71|          64|          64|
    |x0_V_1_fu_488_p2           |         +|   0|  0|   20|          13|          12|
    |x0_V_2_fu_501_p2           |         +|   0|  0|   20|          13|          12|
    |x0_V_fu_475_p2             |         +|   0|  0|   20|          13|          12|
    |sub_ln947_fu_161_p2        |         -|   0|  0|   39|           4|          32|
    |sub_ln950_fu_226_p2        |         -|   0|  0|   13|           3|           4|
    |sub_ln962_fu_305_p2        |         -|   0|  0|   39|           6|          32|
    |sub_ln968_fu_397_p2        |         -|   0|  0|   11|           3|          11|
    |and_ln1549_1_fu_529_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1549_fu_524_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln1560_fu_442_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln949_fu_266_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln952_fu_277_p2        |       and|   0|  0|    8|           8|           8|
    |p_Result_2_fu_241_p2       |       and|   0|  0|    8|           8|           8|
    |tobool29_i_i290_fu_310_p2  |       and|   0|  0|    2|           1|           1|
    |icmp_ln1549_1_fu_195_p2    |      icmp|   0|  0|    9|           4|           1|
    |icmp_ln1549_fu_465_p2      |      icmp|   0|  0|   11|           8|           7|
    |icmp_ln1560_1_fu_381_p2    |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1560_fu_428_p2      |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln938_fu_470_p2       |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln949_fu_220_p2       |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln950_fu_246_p2       |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln961_fu_294_p2       |      icmp|   0|  0|   18|          32|           1|
    |p_Result_3_fu_282_p2       |      icmp|   0|  0|   11|           8|           1|
    |lshr_ln950_fu_235_p2       |      lshr|   0|  0|   17|           2|           8|
    |lshr_ln961_fu_322_p2       |      lshr|   0|  0|  182|          64|          64|
    |a_fu_288_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln1549_fu_534_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln1560_1_fu_513_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1560_fu_438_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln938_fu_507_p2         |        or|   0|  0|    2|           1|           1|
    |ap_return                  |    select|   0|  0|    8|           1|           8|
    |m_fu_337_p3                |    select|   0|  0|   64|           1|          64|
    |select_ln1549_1_fu_578_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln1549_fu_550_p3    |    select|   0|  0|    9|           1|           9|
    |select_ln946_fu_390_p3     |    select|   0|  0|   10|           1|          10|
    |shl_ln952_fu_272_p2        |       shl|   0|  0|   17|           1|           8|
    |shl_ln962_fu_331_p2        |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln1560_fu_448_p2       |       xor|   0|  0|    2|           2|           1|
    |xor_ln938_fu_518_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln952_fu_260_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1001|         531|         503|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln952_reg_617                  |   8|   0|    8|          0|
    |add_ln961_reg_642                  |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |icmp_ln1549_1_reg_627              |   1|   0|    1|          0|
    |icmp_ln1560_1_reg_667              |   1|   0|    1|          0|
    |icmp_ln1560_reg_677                |   1|   0|    1|          0|
    |icmp_ln1560_reg_677_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln961_reg_637                 |   1|   0|    1|          0|
    |in_read_reg_594                    |   8|   0|    8|          0|
    |m_4_reg_657                        |  63|   0|   63|          0|
    |p_Result_4_reg_662                 |   1|   0|    1|          0|
    |p_Result_7_reg_672                 |  64|   0|   64|          0|
    |sub_ln947_reg_605                  |  32|   0|   32|          0|
    |sub_ln962_reg_647                  |  32|   0|   32|          0|
    |tobool29_i_i290_reg_652            |   1|   0|    1|          0|
    |trunc_ln1386_reg_632               |   7|   0|    7|          0|
    |trunc_ln946_reg_622                |  11|   0|   11|          0|
    |trunc_ln950_reg_612                |   4|   0|    4|          0|
    |xor_ln1560_reg_687                 |   1|   0|    1|          0|
    |icmp_ln1549_1_reg_627              |  64|  32|    1|          0|
    |icmp_ln1560_1_reg_667              |  64|  32|    1|          0|
    |in_read_reg_594                    |  64|  32|    8|          0|
    |trunc_ln1386_reg_632               |  64|  32|    7|          0|
    |trunc_ln946_reg_622                |  64|  32|   11|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 596| 160|  304|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_return  |  out|    8|  ap_ctrl_hs|  sigmoid_plan|  return value|
|in_r       |   in|    8|     ap_none|          in_r|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

