// Generated by CIRCT firtool-1.62.0
module FP4Adder(	// \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala:200:7
  input        clock,	// \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala:200:7
               reset,	// \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala:200:7
  input  [3:0] io_a,	// \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala:201:14
               io_b,	// \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala:201:14
  output [3:0] io_sum	// \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala:201:14
);

  wire [1:0] _exp_diff_T = io_a[3:2] - io_b[3:2];	// \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala:207:19, :209:19, :213:25
  wire       _GEN = _exp_diff_T == 2'h1;	// \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala:213:25, :218:18
  wire       _GEN_0 = _GEN | $signed(_exp_diff_T) > -2'sh1;	// \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala:213:25, :218:{18,25}, :219:19, :222:{25,32}
  wire [3:0] _sum_mant_T =
    (_GEN_0 ? {2'h1, io_a[1:0]} : {1'h0, {1'h1, io_a[1:0]} >> 2'h0 - _exp_diff_T})
    + (_GEN ? {1'h0, {1'h1, io_b[1:0]} >> _exp_diff_T} : {2'h1, io_b[1:0]});	// \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala:208:{18,33}, :210:{18,33}, :213:25, :218:{18,25}, :219:19, :220:{19,28}, :222:32, :223:{19,28,32}, :224:19, :233:30
  assign io_sum = {_GEN_0 ? io_a[3:2] : io_b[3:2], _sum_mant_T[3:2]};	// \\REU Project Working\\Chisel-for-Fundamental-IC\\src\\main\\scala\\Fundamental_IC.scala:200:7, :207:19, :209:19, :218:25, :219:19, :221:16, :222:32, :233:30, :244:25, :247:16
endmodule

