# Chapter 6.5: Layout Optimization

## ğŸ“‹ Chapter Overview

**Layout optimization** techniques reduce area, improve performance, and enhance manufacturability. This chapter covers transistor folding, diffusion sharing, and Design for Manufacturing (DFM) considerations essential for efficient VLSI layout.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Apply transistor folding to reduce area
- Use diffusion sharing to minimize cell width
- Implement DFM techniques for better yield
- Optimize layouts for performance and area

---

## 6.5.1 Transistor Folding

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TRANSISTOR FOLDING                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Problem: Wide transistors don't fit in fixed cell height         â”‚
â”‚   Solution: "Fold" the transistor into multiple parallel fingers   â”‚
â”‚                                                                      â”‚
â”‚   Single transistor (W = 32Î», L = 2Î»):                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”‚
â”‚   â”‚â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â”‚ W=32Î»      â”‚
â”‚   â”‚â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â”‚ Gate        â”‚
â”‚   â”‚â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â–’â”‚             â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â”‚
â”‚   â†‘ Too tall for standard cell height!                              â”‚
â”‚                                                                      â”‚
â”‚   Folded into 4 fingers (each W = 8Î», L = 2Î»):                     â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”                               â”‚
â”‚   â”‚â–“Ã—â–“â–“â–“â–“â”‚ â”‚â–“â–“â–“â–“Ã—â–“â”‚ â”‚â–“Ã—â–“â–“â–“â–“â”‚ â”‚â–“â–“â–“â–“Ã—â–“â”‚  W=8Î» each                  â”‚
â”‚   â”‚â•â•â•â•â•â•â”‚â•â”‚â•â•â•â•â•â•â”‚â•â”‚â•â•â•â•â•â•â”‚â•â”‚â•â•â•â•â•â•â”‚  All gates connected         â”‚
â”‚   â”‚â–’Ã—â–’â–’â–’â–’â”‚ â”‚â–’â–’â–’â–’Ã—â–’â”‚ â”‚â–’Ã—â–’â–’â–’â–’â”‚ â”‚â–’â–’â–’â–’Ã—â–’â”‚                              â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”˜                               â”‚
â”‚      S   D   D   S   S   D   D   S                                  â”‚
â”‚                                                                      â”‚
â”‚   Folding analysis:                                                 â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚   â”‚ Parameter           â”‚ Unfolded  â”‚ 4-Finger Folded         â”‚    â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤    â”‚
â”‚   â”‚ Effective W         â”‚ 32Î»       â”‚ 4 Ã— 8Î» = 32Î»           â”‚    â”‚
â”‚   â”‚ Height              â”‚ 32Î»       â”‚ 8Î»                      â”‚    â”‚
â”‚   â”‚ Width               â”‚ ~10Î»      â”‚ ~40Î»                    â”‚    â”‚
â”‚   â”‚ Gate capacitance    â”‚ Same      â”‚ Same (total)            â”‚    â”‚
â”‚   â”‚ Drain capacitance   â”‚ C_d       â”‚ ~C_d/2 (shared)         â”‚    â”‚
â”‚   â”‚ Current drive       â”‚ Same      â”‚ Same (all parallel)     â”‚    â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                      â”‚
â”‚   Formula:                                                          â”‚
â”‚   $Number\ of\ fingers = \lceil W / W_{max} \rceil$                â”‚
â”‚                                                                      â”‚
â”‚   Where $W_{max}$ = maximum width that fits in cell height         â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6.5.2 Diffusion Sharing

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    DIFFUSION SHARING                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Adjacent transistors can share source/drain diffusions:          â”‚
â”‚                                                                      â”‚
â”‚   Without sharing (separate transistors):                           â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚   â”‚  S       D  â”‚  gap  â”‚  S       D  â”‚                    â”‚        â”‚
â”‚   â”‚  â”‚       â”‚  â”‚       â”‚  â”‚       â”‚  â”‚                    â”‚        â”‚
â”‚   â”‚â–“â–“Ã—â–“â–“â–“â–“â–“â–“Ã—â–“â–“â”‚       â”‚â–“â–“Ã—â–“â–“â–“â–“â–“â–“Ã—â–“â–“â”‚                    â”‚        â”‚
â”‚   â”‚â•â•â•ªâ•â•â•â•â•â•â•â•ªâ•â•â”‚       â”‚â•â•â•ªâ•â•â•â•â•â•â•â•ªâ•â•â”‚                    â”‚        â”‚
â”‚   â”‚â–’â–’Ã—â–’â–’â–’â–’â–’â–’Ã—â–’â–’â”‚       â”‚â–’â–’Ã—â–’â–’â–’â–’â–’â–’Ã—â–’â–’â”‚                    â”‚        â”‚
â”‚   â”‚  â”‚       â”‚  â”‚       â”‚  â”‚       â”‚  â”‚                    â”‚        â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚       â†â”€â”€W1â”€â”€â†’  â†gapâ†’   â†â”€â”€W2â”€â”€â†’                                   â”‚
â”‚                                                                      â”‚
â”‚   Total width = W1 + gap + W2 = 24Î» (example)                      â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   With diffusion sharing:                                           â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚
â”‚   â”‚  S       D=S      D  â”‚                               â”‚          â”‚
â”‚   â”‚  â”‚        â”‚       â”‚  â”‚  Transistors share common    â”‚          â”‚
â”‚   â”‚â–“â–“Ã—â–“â–“â–“â–“â–“â–“â–“â–“Ã—â–“â–“â–“â–“â–“â–“Ã—â–“â–“â”‚  source/drain diffusion      â”‚          â”‚
â”‚   â”‚â•â•â•ªâ•â•â•â•â•â•â•â•â•ªâ•â•â•â•â•â•â•â•ªâ•â•â”‚                               â”‚          â”‚
â”‚   â”‚â–’â–’Ã—â–’â–’â–’â–’â–’â–’â–’â–’Ã—â–’â–’â–’â–’â–’â–’Ã—â–’â–’â”‚                               â”‚          â”‚
â”‚   â”‚  â”‚        â”‚       â”‚  â”‚                               â”‚          â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚
â”‚       â†â”€â”€W1â”€â”€â†’â†â”€â”€W2â”€â”€â†’                                              â”‚
â”‚                                                                      â”‚
â”‚   Total width = W1 + W2 = 16Î» (no gap needed!)                     â”‚
â”‚                                                                      â”‚
â”‚   Area savings with sharing:                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚   â”‚ Transistors  â”‚ Diffusions w/o â”‚ Diffusions with â”‚ Savings â”‚    â”‚
â”‚   â”‚              â”‚ sharing        â”‚ sharing         â”‚         â”‚    â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤    â”‚
â”‚   â”‚ 2            â”‚ 4              â”‚ 3               â”‚ 25%     â”‚    â”‚
â”‚   â”‚ 3            â”‚ 6              â”‚ 4               â”‚ 33%     â”‚    â”‚
â”‚   â”‚ 4            â”‚ 8              â”‚ 5               â”‚ 38%     â”‚    â”‚
â”‚   â”‚ n            â”‚ 2n             â”‚ n+1             â”‚ (n-1)/2nâ”‚    â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                      â”‚
â”‚   Requirement: Shared terminal must have same electrical function  â”‚
â”‚   (e.g., both drainâ†’output, or both sourceâ†’VDD)                   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6.5.3 Optimized Euler Path Layout

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    EULER PATH FOR OPTIMAL LAYOUT                     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Goal: Find transistor ordering that maximizes diffusion sharing  â”‚
â”‚                                                                      â”‚
â”‚   Example: Y = (AÂ·B + C)' (AOI21 gate)                             â”‚
â”‚                                                                      â”‚
â”‚   PMOS graph (parallel = same node):                                â”‚
â”‚                                                                      â”‚
â”‚        VDD                                                          â”‚
â”‚         â”‚                                                           â”‚
â”‚    â”Œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”                                                      â”‚
â”‚    A    B    C                                                      â”‚
â”‚    â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â†’ Out                                             â”‚
â”‚                                                                      â”‚
â”‚   NMOS graph (series = path through edges):                        â”‚
â”‚                                                                      â”‚
â”‚        Out                                                          â”‚
â”‚         â”‚                                                           â”‚
â”‚    â”Œâ”€â”€â”€â”€A                                                           â”‚
â”‚    â”‚    â”‚                                                           â”‚
â”‚    â”‚    B                                                           â”‚
â”‚    â”‚    â”‚                                                           â”‚
â”‚    Câ”€â”€â”€â”€â”´â”€â”€â”€â†’ GND                                                   â”‚
â”‚                                                                      â”‚
â”‚   Finding Euler path (visits each edge once):                       â”‚
â”‚                                                                      â”‚
â”‚   PMOS: VDD â†’ A â†’ Out â†’ B â†’ VDD â†’ C â†’ Out                          â”‚
â”‚   NMOS: Out â†’ A â†’ ? â†’ B â†’ GND â†’ C â†’ Out                            â”‚
â”‚                                                                      â”‚
â”‚   Common Euler path: C-A-B or C-B-A                                â”‚
â”‚   Let's use: C-A-B ordering for both PMOS and NMOS                 â”‚
â”‚                                                                      â”‚
â”‚   Optimized layout with this ordering:                              â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚
â”‚   â”‚ VDDâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”‚      â”‚
â”‚   â”‚       Ã—         Ã—         Ã—                             â”‚      â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”                         â”‚      â”‚
â”‚   â”‚   â”‚â–“â–“â–“â”‚Ã—â–“â–“â–“â–“â–“â–“â–“â–“â”‚Ã—â–“â–“â–“â–“â–“â–“â–“â–“â”‚Ã—â–“â–“â”‚  PMOS (all parallel)   â”‚      â”‚
â”‚   â”‚   â””â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”˜                         â”‚      â”‚
â”‚   â”‚       â”‚    C    â”‚    A    â”‚    B    â”‚                   â”‚      â”‚
â”‚   â”‚       â”‚=========â”‚=========â”‚=========â”‚                   â”‚      â”‚
â”‚   â”‚       â”‚    Ã—    â”‚    Ã—    â”‚    Ã—    â”‚â”€â”€â†’ Output         â”‚      â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”               â”‚      â”‚
â”‚   â”‚   â”‚â–’â–’â–’â”‚Ã—â–’â–’â–’â–’â–’â–’â–’â–’â”‚Ã—â–’â–’â–’â–’â–’â–’â–’â–’â”‚â–’â–’â–’â–’â–’â–’â–’â–’Ã—â”‚â–’â–’â–’â”‚               â”‚      â”‚
â”‚   â”‚   â””â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”˜               â”‚      â”‚
â”‚   â”‚       Ã—                             Ã—                   â”‚      â”‚
â”‚   â”‚ GNDâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”‚      â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚
â”‚                                                                      â”‚
â”‚   Result: Unbroken diffusion stripes for both NMOS and PMOS!       â”‚
â”‚   Maximum diffusion sharing achieved                                â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6.5.4 Design for Manufacturing (DFM)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    DFM TECHNIQUES                                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   DFM improves manufacturing yield by avoiding problematic patterns:â”‚
â”‚                                                                      â”‚
â”‚   1. MINIMUM FEATURE AVOIDANCE                                      â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                        â”‚
â”‚   Avoid minimum widths/spacings when possible                       â”‚
â”‚                                                                      â”‚
â”‚   Bad (minimum):          Better (relaxed):                         â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”                        â”‚
â”‚   â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚ â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚         â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚   â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚                        â”‚
â”‚   â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚ â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚         â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚   â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚                        â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜                        â”‚
â”‚     â†‘2Î»â†‘                    â†‘ 4Î» â†‘                                  â”‚
â”‚   Min spacing              Relaxed spacing                          â”‚
â”‚                                                                      â”‚
â”‚   2. DENSITY UNIFORMITY                                             â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                             â”‚
â”‚   Avoid large density variations (CMP issues)                       â”‚
â”‚                                                                      â”‚
â”‚   Bad (non-uniform):       Better (uniform):                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                    â”‚
â”‚   â”‚â–ˆâ–ˆâ–ˆâ–ˆ              â”‚     â”‚â–ˆâ–ˆâ–ˆâ–ˆ    â–ˆâ–ˆâ–ˆâ–ˆ      â”‚                    â”‚
â”‚   â”‚â–ˆâ–ˆâ–ˆâ–ˆ              â”‚     â”‚â–ˆâ–ˆâ–ˆâ–ˆ    â–ˆâ–ˆâ–ˆâ–ˆ      â”‚                    â”‚
â”‚   â”‚â–ˆâ–ˆâ–ˆâ–ˆ              â”‚     â”‚    â–ˆâ–ˆâ–ˆâ–ˆ    â–ˆâ–ˆâ–ˆâ–ˆ  â”‚                    â”‚
â”‚   â”‚                  â”‚     â”‚    â–ˆâ–ˆâ–ˆâ–ˆ    â–ˆâ–ˆâ–ˆâ–ˆ  â”‚                    â”‚
â”‚   â”‚                  â”‚     â”‚â–ˆâ–ˆâ–ˆâ–ˆ    â–ˆâ–ˆâ–ˆâ–ˆ      â”‚                    â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                    â”‚
â”‚     Large empty area         Dummy fill added                       â”‚
â”‚                                                                      â”‚
â”‚   3. ANTENNA RULES                                                  â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                  â”‚
â”‚   Long metal lines collect charge during plasma etching            â”‚
â”‚   Can damage thin gate oxide                                        â”‚
â”‚                                                                      â”‚
â”‚   Problem:                 Solution:                                â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                  â”‚
â”‚   â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚   â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”€â”¬â”€â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚ â† Diode         â”‚
â”‚   â”‚         â†“          â”‚   â”‚         â†“â”‚         â”‚    protection   â”‚
â”‚   â”‚      â”Œâ”€â”€â”€â”€â”€â”       â”‚   â”‚      â”Œâ”€â”€â”€â”¼â”€â”€â”      â”‚                  â”‚
â”‚   â”‚      â”‚GATE â”‚       â”‚   â”‚      â”‚GATE â”‚      â”‚                  â”‚
â”‚   â”‚      â””â”€â”€â”€â”€â”€â”˜       â”‚   â”‚      â””â”€â”€â”€â”€â”€â”€â”˜      â”‚                  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                  â”‚
â”‚   Long antenna           Antenna diode added                        â”‚
â”‚                                                                      â”‚
â”‚   4. VIA REDUNDANCY                                                 â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                 â”‚
â”‚   Use multiple vias for reliability                                 â”‚
â”‚                                                                      â”‚
â”‚   Single via (risky):      Multiple vias (reliable):               â”‚
â”‚       â”Œâ”€â”€â”€â”                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                       â”‚
â”‚       â”‚ Ã— â”‚                    â”‚ Ã— Ã— Ã— Ã— Ã— â”‚                       â”‚
â”‚       â””â”€â”€â”€â”˜                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                       â”‚
â”‚   Via may fail             Redundancy protects                      â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6.5.5 Wire Width Optimization

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    WIRE SIZING FOR PERFORMANCE                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Wire width affects resistance, capacitance, and delay:           â”‚
â”‚                                                                      â”‚
â”‚   Trade-offs:                                                       â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Wider Wire          â”‚ Narrower Wire                          â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Lower resistance    â”‚ Higher resistance                      â”‚  â”‚
â”‚   â”‚ Higher capacitance  â”‚ Lower capacitance                      â”‚  â”‚
â”‚   â”‚ Better for long     â”‚ Better for short                       â”‚  â”‚
â”‚   â”‚ distance signals    â”‚ local connections                      â”‚  â”‚
â”‚   â”‚ More area           â”‚ Less area                              â”‚  â”‚
â”‚   â”‚ More reliable       â”‚ Electromigration risk                  â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚   Wire RC model:                                                    â”‚
â”‚                                                                      â”‚
â”‚       R âˆ L/W    (longer = more R, wider = less R)                 â”‚
â”‚       C âˆ LÃ—W    (longer = more C, wider = more C)                 â”‚
â”‚                                                                      â”‚
â”‚   Delay âˆ R Ã— C âˆ LÂ² (Elmore delay)                                â”‚
â”‚                                                                      â”‚
â”‚   Optimal wire width depends on wire length:                       â”‚
â”‚                                                                      â”‚
â”‚      Short wires         Medium wires        Long wires            â”‚
â”‚      (< 100Î»)            (100-1000Î»)         (> 1000Î»)             â”‚
â”‚                                                                      â”‚
â”‚      â”Œâ”€â”€â”€â”               â”Œâ”€â”€â”€â”€â”€â”             â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚
â”‚      â”‚minâ”‚               â”‚1.5Ã— â”‚             â”‚   2-3Ã—    â”‚         â”‚
â”‚      â”‚   â”‚               â”‚ min â”‚             â”‚   min     â”‚         â”‚
â”‚      â””â”€â”€â”€â”˜               â””â”€â”€â”€â”€â”€â”˜             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚                                                                      â”‚
â”‚      Min width           Moderate            Wide for low R         â”‚
â”‚      for low C           width               (repeaters also used) â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Power/ground wire sizing:                                         â”‚
â”‚                                                                      â”‚
â”‚   â€¢ Size for current capacity (electromigration limit)             â”‚
â”‚   â€¢ Rule of thumb: 1mA per Âµm of metal width                       â”‚
â”‚   â€¢ Use wider wires for high-current paths                         â”‚
â”‚                                                                      â”‚
â”‚   $I_{max} = J_{max} \times W \times t$                            â”‚
â”‚                                                                      â”‚
â”‚   Where: J_max = max current density, W = width, t = thickness     â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6.5.6 Area Optimization Summary

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    AREA OPTIMIZATION TECHNIQUES                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Summary of techniques for minimum area layout:                    â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ Technique             â”‚ Area Benefit     â”‚ Trade-off        â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚ Transistor folding    â”‚ Fits in fixed    â”‚ More contacts,   â”‚   â”‚
â”‚   â”‚                       â”‚ cell height      â”‚ routing          â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚ Diffusion sharing     â”‚ 25-40% width     â”‚ Requires proper  â”‚   â”‚
â”‚   â”‚                       â”‚ reduction        â”‚ transistor order â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚ Euler path ordering   â”‚ Maximizes        â”‚ May complicate   â”‚   â”‚
â”‚   â”‚                       â”‚ sharing          â”‚ routing          â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚ Common centroid       â”‚ Better matching  â”‚ More routing     â”‚   â”‚
â”‚   â”‚ layout                â”‚ (analog)         â”‚ complexity       â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚ Minimum features      â”‚ Smallest area    â”‚ Yield issues     â”‚   â”‚
â”‚   â”‚                       â”‚                  â”‚                  â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚ Via stacking          â”‚ Reduces routing  â”‚ Design rule      â”‚   â”‚
â”‚   â”‚                       â”‚ area             â”‚ complexity       â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Optimization priority hierarchy:                                  â”‚
â”‚                                                                      â”‚
â”‚   1. FUNCTIONALITY        â† Must work correctly                     â”‚
â”‚          â†“                                                          â”‚
â”‚   2. DRC CLEAN           â† Must pass design rules                  â”‚
â”‚          â†“                                                          â”‚
â”‚   3. TIMING              â† Must meet speed requirements            â”‚
â”‚          â†“                                                          â”‚
â”‚   4. AREA                â† Minimize silicon usage                  â”‚
â”‚          â†“                                                          â”‚
â”‚   5. POWER               â† Reduce power consumption                â”‚
â”‚          â†“                                                          â”‚
â”‚   6. YIELD/DFM           â† Improve manufacturability               â”‚
â”‚                                                                      â”‚
â”‚   Never sacrifice higher-priority goals for lower-priority ones!   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Optimization Technique | Description | Typical Benefit |
|------------------------|-------------|-----------------|
| Transistor Folding | Split wide transistors into fingers | Fits any width in fixed-height cells |
| Diffusion Sharing | Share S/D between adjacent transistors | 25-40% width reduction |
| Euler Path Ordering | Order transistors for max sharing | Unbroken diffusion stripes |
| Dummy Fill | Add metal in empty areas | Better CMP uniformity |
| Via Redundancy | Use multiple vias | Improved reliability |
| Wire Sizing | Width based on length/current | Balanced R-C delay |

---

## â“ Quick Revision Questions

1. **When is transistor folding necessary? What are the trade-offs?**

2. **Calculate diffusion savings when sharing between 4 series transistors.**

3. **What is an Euler path, and how does it help layout optimization?**

4. **List three DFM techniques and explain why each improves yield.**

5. **For a 1000Î» long wire, should you use minimum width? Why or why not?**

6. **What is the optimization priority hierarchy in layout design?**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Standard Cell Design](04-standard-cell-design.md) | [Unit 6 Home](README.md) | [Unit 7: Timing Analysis â†’](../07-Timing-Analysis/README.md) |
