Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jun  8 13:56:02 2021
| Host         : DESKTOP-5RDIS3H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              88 |           30 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              14 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+----------------------------------+------------------+------------------+----------------+
|           Clock Signal          |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------+----------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                  | kb/ps2_rx_unit/p_0_in            | reset_IBUF       |                1 |              4 |
|  pianodc/LED_BCD_reg[4]_i_2_n_0 |                                  |                  |                2 |              5 |
|  kb/ps2_rx_unit/E[0]            |                                  |                  |                4 |              6 |
|  pianodc/seg_inferred__0/i__n_0 |                                  |                  |                2 |              7 |
|  clk_IBUF_BUFG                  |                                  | reset_IBUF       |                3 |             10 |
|  clk_IBUF_BUFG                  | kb/ps2_rx_unit/d_reg[10]_i_1_n_0 | reset_IBUF       |                2 |             10 |
|  ktp/E_BUFG[0]                  |                                  |                  |               11 |             30 |
|  clk_IBUF_BUFG                  |                                  |                  |               11 |             40 |
+---------------------------------+----------------------------------+------------------+------------------+----------------+


