#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-576-g06077ed02)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5587576d4d40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5587576d4ed0 .scope module, "TestMemSine" "TestMemSine" 3 6;
 .timescale -9 -10;
v0x558757729330_0 .var "a", 7 0;
v0x558757729410_0 .var "clk", 0 0;
v0x5587577294e0_0 .var "d", 7 0;
v0x5587577295e0_0 .net "q", 7 0, v0x558757728fe0_0;  1 drivers
v0x5587577296b0_0 .var "we", 0 0;
S_0x5587576d5060 .scope module, "theMem" "SpRamRfSine" 3 37, 4 6 0, S_0x5587576d4ed0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 8 "qout";
P_0x5587576d6110 .param/l "DW" 0 4 7, +C4<00000000000000000000000000001000>;
P_0x5587576d6150 .param/str "INIT_FILE" 0 4 9, "sindata8b256.dat";
P_0x5587576d6190 .param/l "WORDS" 0 4 8, +C4<00000000000000000000000100000000>;
v0x5587576ff9e0_0 .net "addr", 7 0, v0x558757729330_0;  1 drivers
v0x558757728e30_0 .net "clk", 0 0, v0x558757729410_0;  1 drivers
v0x558757728ef0_0 .net/s "din", 7 0, v0x5587577294e0_0;  1 drivers
v0x558757728fe0_0 .var/s "qout", 7 0;
v0x5587577290c0 .array/s "ram", 255 0, 7 0;
v0x5587577291d0_0 .net "we", 0 0, v0x5587577296b0_0;  1 drivers
E_0x55875770f030 .event posedge, v0x558757728e30_0;
    .scope S_0x5587576d5060;
T_0 ;
    %vpi_call/w 4 24 "$readmemh", P_0x5587576d6150, v0x5587577290c0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5587576d5060;
T_1 ;
    %wait E_0x55875770f030;
    %load/vec4 v0x5587577291d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x558757728ef0_0;
    %load/vec4 v0x5587576ff9e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5587577290c0, 0, 4;
T_1.0 ;
    %load/vec4 v0x5587576ff9e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5587577290c0, 4;
    %assign/vec4 v0x558757728fe0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5587576d4ed0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558757729410_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558757729330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5587577294e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5587577296b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x5587576d4ed0;
T_3 ;
    %vpi_call/w 3 9 "$dumpfile", "TestMemSine.vcd" {0 0 0};
    %vpi_call/w 3 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5587576d4ed0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5587576d4ed0;
T_4 ;
T_4.0 ;
    %delay 50, 0;
    %load/vec4 v0x558757729410_0;
    %inv;
    %store/vec4 v0x558757729410_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x5587576d4ed0;
T_5 ;
    %delay 500000, 0;
    %vpi_call/w 3 20 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5587576d4ed0;
T_6 ;
    %delay 100, 0;
    %pushi/vec4 65808, 0, 17;
    %split/vec4 8;
    %store/vec4 v0x5587577294e0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x558757729330_0, 0, 8;
    %store/vec4 v0x5587577296b0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 66352, 0, 17;
    %split/vec4 8;
    %store/vec4 v0x5587577294e0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x558757729330_0, 0, 8;
    %store/vec4 v0x5587577296b0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 67168, 0, 17;
    %split/vec4 8;
    %store/vec4 v0x5587577294e0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x558757729330_0, 0, 8;
    %store/vec4 v0x5587577296b0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 68256, 0, 17;
    %split/vec4 8;
    %store/vec4 v0x5587577294e0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x558757729330_0, 0, 8;
    %store/vec4 v0x5587577296b0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 69616, 0, 17;
    %split/vec4 8;
    %store/vec4 v0x5587577294e0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x558757729330_0, 0, 8;
    %store/vec4 v0x5587577296b0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 17;
    %split/vec4 8;
    %store/vec4 v0x5587577294e0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x558757729330_0, 0, 8;
    %store/vec4 v0x5587577296b0_0, 0, 1;
T_6.0 ;
    %delay 100, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x558757729330_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x558757729330_0, 0, 8;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "TestMemSine.sv";
    "././SpRamRfSine.sv";
