---
description: This page shows the Table of Contents in the Athens IV SBC manual.
---

# TABLE OF CONTENTS

1. [IMPORTANT SAFE HANDLING INFORMATION](1.-important-safe-handling-information.md)
2.  [INTRODUCTION & PRODUCT CONFIGURATION](2.-introduction-and-product-configurations.md)

    2.1 [Introduction](2.-introduction-and-product-configurations.md#2-1-introduction)

    2.2 [Processor Module](2.-introduction-and-product-configurations.md#2-2-processor-module)

    2.3 [I/O Features and Connector Types](2.-introduction-and-product-configurations.md#2-1-1-gemini-carrier-board-overview)

    2.4 [Operating System Support](2.-introduction-and-product-configurations.md#2-4-operating-system-support)

    2.5 [Mechanical, Electrical, Environmental](2.-introduction-and-product-configurations.md#2-5-mechanical-electrical-environmental)

    2.6 [Athena II to Athena IV Evolution](2.-introduction-and-product-configurations.md#2-6-athena-ii-to-athena-iv-evolution)

    2.7 [Product Variants](2.-introduction-and-product-configurations.md#2-7-product-variants)
3. [MODULE FEATURES](emnano-i230v-com.md)
4.  [FUNCTIONAL OVERVIEW](3.-functional-overview.md)

    4.1 [Processor Module](3.-functional-overview.md#4-1-processor-module)

    4.2 [Power Supply Specifications](3.-functional-overview.md#3-2-power-supply-specifications)

    4.3 [RTC Backup Battery](3.-functional-overview.md#3-3-backup-battery)

    4.4 [Ethernet](3.-functional-overview.md#3-4-ethernet-ports)

    4.5 [Video](3.-functional-overview.md#4-5-video)

    4.6 [Audio](3.-functional-overview.md#3-7-display-output-controller)

    4.7 [USB2.0 Ports](3.-functional-overview.md#3-6-digital-i-o)

    4.8 [USB3.0 Port](3.-functional-overview.md#3-6-digital-i-o-1)

    4.9 [SATA](3.-functional-overview.md#3-8-led-indicators)

    4.10 [M.2 SATA Socket](3.-functional-overview.md#4-10-m-2-sata-socket)

    4.11 [Data Acquisition](3.-functional-overview.md#4-11-data-acquisition)

    4.12 [Serial Ports](3.-functional-overview.md#4-12-serial-ports)

    4.13 [PCIe Link Routing](3.-functional-overview.md#4-13-pcie-link-routing)

    4.14 [PC/104](3.-functional-overview.md#3-5-audio-interface)

    4.15 [Watch Dog Timer (WDT)](3.-functional-overview.md#3-10-pcie-link-routing)

    4.16 [Trusted Platform Module](3.-functional-overview.md#3-11-pci-104-and-pcie-104-expansion-interface)

    4.17 [LED Indicators](3.-functional-overview.md#3-12-m-2-socket)

    4.18 [Jumpers](3.-functional-overview.md#3-13-sata-connector)
5. [BLOCK DIAGRAM](4.-block-diagram.md)
6.  [MECHANICAL DRAWING](5.-mechanical-drawing.md)

    6.1 [3D STEP Model](5.-mechanical-drawing.md#6-1-3d-step-model)

    6.2 [2D Drawing](5.-mechanical-drawing.md#6-2-2d-drawing)
7.  [CONNECTOR, LED & JUMPER LOCATIONS](6.-carrier-board-connector-and-jumper-locations.md)

    7.1 [Athena IV Call outs - TOP](6.-carrier-board-connector-and-jumper-locations.md#7-1-athena-iv-call-outs-top)

    7.2 [Athena IV Call outs - BOTTOM](6.-carrier-board-connector-and-jumper-locations.md#7-2-athena-iv-call-outs-bottom)
8.  [I/O CONNECTORS, JUMPERS and LEDs REFERENCE TABLES](7.-i-o-connectors-jumpers-and-leds-reference-tables.md)

    8.1 [Connector Reference Table](7.-i-o-connectors-jumpers-and-leds-reference-tables.md#8-1-connector-reference-table)

    8.2 [Jumper Reference Table](7.-i-o-connectors-jumpers-and-leds-reference-tables.md#8-2-jumper-reference-table)

    8.3 [LED Reference Table](7.-i-o-connectors-jumpers-and-leds-reference-tables.md#8-3-led-reference-table)
9.  [CONNECTOR PINOUTS](8.-connector-pinout-specification.md)

    9.1 [Power \[J11\]](8.-connector-pinout-specification.md#9-1-power-j-11)

    9.2 [HDD Power Out \[J12\]](8.-connector-pinout-specification.md#9-2-hdd-power-in-j-12)

    9.3 [External RTC Battery \[J9\]](8.-connector-pinout-specification.md#9-3-external-rtc-battery-j-9)

    9.4 [Ethernet Ports](8.-connector-pinout-specification.md#9-4-ethernet-ports)

    &#x20;      9.4.1 [ETH-1 \[J4\]](8.-connector-pinout-specification.md#9-4-1-eth-1-j-4)

    &#x20;      9.4.2 [ETH-2 \[J19\]](8.-connector-pinout-specification.md#9-4-2-eth-2-j-19)

    9.5 [VGA \[J25\]](8.-connector-pinout-specification.md#9-5-vga-j-25)

    9.6 [LVDS \[J24\]](8.-connector-pinout-specification.md#9-6-lvds-j-24)

    9.7 [LVDS Backlight \[J8\]](8.-connector-pinout-specification.md#9-7-lvds-backlight-j-8)

    9.8 [Audio \[J15\]](8.-connector-pinout-specification.md#9-8-audio-j-15)

    9.9 [USB2.0 Ports \[J5, J21\]](8.-connector-pinout-specification.md#9-9-usb-2-0-ports-j-5-j-21)

    9.10 [USB3.0 \[J7\]](8.-connector-pinout-specification.md#9-10-usb-3-0-j-7)

    9.11 [SATA \[J26\]](8.-connector-pinout-specification.md#9-11-sata-j-26)

    9.12 [Data Acquisition (DAQ) \[J14\]](8.-connector-pinout-specification.md#9-12-data-acquisition-daq-j-14)

    9.13 [Serial Ports & Legacy I/O \[J3\]](8.-connector-pinout-specification.md#9-13-serial-ports-and-legacy-i-o-j-3)

    9.14 [JTAG \[J16\]](8.-connector-pinout-specification.md#9-14-jtag-j-16)
10. [I/O CONNECTORS & CABLES LIST](9.-i-o-connector-list.md)

    10.1 [I/O Connectors & Mating Cables](9.-i-o-connector-list.md#10-1-i-o-connectors-and-mating-cables)

    10.2 [Cable Kit](9.-i-o-connector-list.md#10-2-cable-kit)
11. &#x20;[I/O EXPANSION & CoMEx SOCKETS](10.-expansion-sockets.md)

    11.1 [PC/104 Expansion Connectors \[J1, J2\]](10.-expansion-sockets.md#11-1-pc-104-expansion-connectors-j-1-j-2)

    11.2 [M.2 SATA \[J10\]](10.-expansion-sockets.md#11-2-m-2-sata-j-10)

    11.3 [CoM Express Module \[J18\]](10.-expansion-sockets.md#11-3-com-express-module-j-18)
12. [JUMPER DESCRIPTION](7.-i-o-connectors-jumpers-and-led-refernce-table.md)

    12.1 [Serial Port & DIO pull-up/pull-down Configuration \[JP1\]](7.-i-o-connectors-jumpers-and-led-refernce-table.md#12-1-serial-port-and-dio-pull-up-pull-down-configuration-jp-1)

    &#x20;        12.1.1 [Select the protocol for the serial ports](7.-i-o-connectors-jumpers-and-led-refernce-table.md#12-1-1-select-the-protocol-for-the-serial-ports)

    &#x20;         12.1.2 [Enable the pull-up or pull-down on the DIOs](7.-i-o-connectors-jumpers-and-led-refernce-table.md#12-1-2-enable-the-pull-up-or-pull-down-on-the-dios)

    12.2 [LVDS Scan & Mapping \[JP4\]](7.-i-o-connectors-jumpers-and-led-refernce-table.md#12-2-lvds-scan-and-mapping-jp-4)

    12.3 [LVDS LCD Panel Voltage Select \[JP5\]](7.-i-o-connectors-jumpers-and-led-refernce-table.md#12-3-lvds-lcd-panel-voltage-select-jp-5)

    12.4 [ISA Base Address \[JP6\]](7.-i-o-connectors-jumpers-and-led-refernce-table.md#12-4-isa-base-address-jp-6)

    12.5  [ISA IRQ \[JP6\]](7.-i-o-connectors-jumpers-and-led-refernce-table.md#12-4-isa-irq-jp-6)

    12.6 [Termination Enable for Serial Ports \[JP7, JP8\]](7.-i-o-connectors-jumpers-and-led-refernce-table.md#12-5-termination-enable-for-serial-ports-jp-7-jp-8)

    12.7 [SPI Select \[JP9\]](7.-i-o-connectors-jumpers-and-led-refernce-table.md#12-6-spi-select-jp-9)

    12.8 [Watchdog Timer \[J6\]](7.-i-o-connectors-jumpers-and-led-refernce-table.md#12-7-watchdog-timer-j-6)

    12.9 [DAQ Configuration \[J13\]](7.-i-o-connectors-jumpers-and-led-refernce-table.md#12-8-daq-configuration-j-13)

    12.10 [Headless Mode \[J25\]](7.-i-o-connectors-jumpers-and-led-refernce-table.md#12-9-headless-mode-j-25)
13. [DATA ACQUISITION SUBSYSTEM](13.-data-acquisition-subsystem/)

    13.1 [Data Acquisition Circuitry I/O Map ](13.-data-acquisition-subsystem/12.1-daq-register-map.md)

    &#x20;        13.1.1 [Overview ](13.-data-acquisition-subsystem/12.1-daq-register-map.md#13-1-1-overview)

    &#x20;        13.1.2 [Register Map Page Summary ](13.-data-acquisition-subsystem/12.1-daq-register-map.md#13-1-2-register-map-page-summary)

    &#x20;        13.1.3 [Register Map Bit Summary](13.-data-acquisition-subsystem/12.1-daq-register-map.md#13-1-3-register-map-bit-summary)

    &#x20;        13.1.4 [Main Registers](13.-data-acquisition-subsystem/12.1-daq-register-map.md#13-1-4-main-registers)

    &#x20;        13.1.5 [Page 0: Counter / Timer Control Registers](13.-data-acquisition-subsystem/12.1-daq-register-map.md#13-1-5-page-0-counter-timer-control-registers)

    &#x20;        13.1.6 [Page 1: Autocalibration Control Registers](13.-data-acquisition-subsystem/12.1-daq-register-map.md#13-1-6-page-1-autocalibration-control-regsiters)

    &#x20;        13.1.7 [Page 2 Expanded FIFO and AD/DA Control](13.-data-acquisition-subsystem/12.1-daq-register-map.md#13-1-7-page-2-expanded-fifo-and-ad-da-control)

    &#x20;        13.1.8 [Page 3: Board IDs](13.-data-acquisition-subsystem/12.1-daq-register-map.md#13-1-8-page-3-board-ids)

    13.2 [Analog-to-Digital Input Ranges and Resolution](13.-data-acquisition-subsystem/12.2-analog-to-digital-converter.md#13-2-analog-to-digital-input-ranges-and-resolution)

    &#x20;        13.2.1 [Overview ](13.-data-acquisition-subsystem/12.2-analog-to-digital-converter.md#13-2-1-overview)

    &#x20;        13.2.2 [Input Range Selection ](13.-data-acquisition-subsystem/12.2-analog-to-digital-converter.md#13-2-2-input-range-selection)

    &#x20;        13.2.3 [Input Range Table ](13.-data-acquisition-subsystem/12.2-analog-to-digital-converter.md#13-2-3-input-range-table)

    &#x20;                    13.2.3.1 Overview

    &#x20;                     13.2.3.2 Input Range Selection&#x20;

    &#x20;                     13.2.3.3 Input Range Table&#x20;

    13.3 [Performing an A/D Conversion](13.-data-acquisition-subsystem/12.2-analog-to-digital-converter.md#13-3-performing-an-a-d-conversion)

    &#x20;        13.3.1 [Introduction](13.-data-acquisition-subsystem/12.2-analog-to-digital-converter.md#13-3-1-introduction)&#x20;

    &#x20;        13.3.2 [Select the Input Channel ](13.-data-acquisition-subsystem/12.2-analog-to-digital-converter.md#13-3-2-select-the-input-channel)

    &#x20;        13.3.3 [Select the Input Range](13.-data-acquisition-subsystem/12.2-analog-to-digital-converter.md#13-3-3-select-the-input-range)&#x20;

    &#x20;        13.3.4 [Wait for Analog Input Circuit to Settle ](13.-data-acquisition-subsystem/12.2-analog-to-digital-converter.md#13-3-4-wait-for-analog-input-circuit-to-settle)

    &#x20;        13.3.5 [Perform an A/D Conversion on the Current Channel ](13.-data-acquisition-subsystem/12.2-analog-to-digital-converter.md#13-3-5-perform-an-a-d-conversion-on-the-current-channel)

    &#x20;        13.3.6 [Wait for the Conversion to Finish ](13.-data-acquisition-subsystem/12.2-analog-to-digital-converter.md#13-3-6-wait-for-the-conversion-to-finish)

    &#x20;        13.3.7 [Read the Data from the Board](13.-data-acquisition-subsystem/12.2-analog-to-digital-converter.md#13-3-7-read-the-data-from-the-board)

    &#x20;        13.3.8 [Convert the numerical data to a meaningful value ](13.-data-acquisition-subsystem/12.2-analog-to-digital-converter.md#13-3-8-convert-the-numerical-data-to-a-meaningful-value)

    13.4 [A/D Scan, Interrupt and FIFO Operation](13.-data-acquisition-subsystem/12.2-analog-to-digital-converter.md#13-4-a-d-scan-interrupt-and-fifo-operation)

    13.5 [Digital-to-Analog Output Ranges and Resolution](13.-data-acquisition-subsystem/untitled-1.md#13-3-digital-to-analog-output-ranges-and-resolution)

    &#x20;        13.5.1 [Description](13.-data-acquisition-subsystem/untitled-1.md#13-3-1-description)

    &#x20;        13.5.2 [Resolution](13.-data-acquisition-subsystem/untitled-1.md#13-3-2-resolution)

    &#x20;        13.5.3 [Output Range Selection ](13.-data-acquisition-subsystem/untitled-1.md#13-3-3-output-range-selection)

    &#x20;        13.5.4 [D/A Conversion Formulas and Tables ](13.-data-acquisition-subsystem/untitled-1.md#13-3-4-d-a-conversion-formulas-and-tables)

    &#x20;        13.5.5 [Generating an Analog Output ](13.-data-acquisition-subsystem/untitled-1.md#13-3-5-generating-an-analog-output)

    &#x20;        13.5.6 [Compute the D/A Code for the Desired Output Voltage](13.-data-acquisition-subsystem/untitled-1.md#13-3-6-compute-the-d-a-code-for-the-desired-output-voltage)

    &#x20;        13.5.7 [Write the Value to the Selected Output Channel Registers](13.-data-acquisition-subsystem/untitled-1.md#13-3-7-write-the-value-to-the-selected-output-channel-registers)

    &#x20;        13.5.8 [Wait for the D/A to Update ](13.-data-acquisition-subsystem/untitled-1.md#13-3-8-wait-for-the-d-a-to-update)

    &#x20;        13.5.9 [Analog Circuit Calibration](13.-data-acquisition-subsystem/untitled-1.md#13-3-9-analog-circuit-calibration)

    13.6 [Digital I/O Operation](13.-data-acquisition-subsystem/12.4-digital-i-o-operation.md)

    &#x20;13.7 [Counter/Timer Operation](13.-data-acquisition-subsystem/12.5-counter-timer-operation.md)

    &#x20;         13.7.1 [Counter 0 – A/D Sample Control ](13.-data-acquisition-subsystem/12.5-counter-timer-operation.md#13-5-1-counter-0-a-d-sample-control)

    &#x20;         13.7.2 [Counter 1 – Counting/Totalizing Functions ](13.-data-acquisition-subsystem/12.5-counter-timer-operation.md#13-5-2-counter-1-counting-totalizing-functions)

    &#x20;         13.7.3 [Command Sequences ](13.-data-acquisition-subsystem/12.5-counter-timer-operation.md#13-5-3-command-sequences)

    &#x20;                     13.7.3.1 [Load and Enable (Run) a Counter Sequence ](13.-data-acquisition-subsystem/12.5-counter-timer-operation.md#13-5-3-1-load-and-enable-run-a-counter-sequence)

    &#x20;                     13.7.3.2 [Read a Counter Sequence ](13.-data-acquisition-subsystem/12.5-counter-timer-operation.md#13-5-3-2-read-a-counter-sequence)

    &#x20;                     13.7.3.3 [Disabling the Counter Gate Command ](13.-data-acquisition-subsystem/12.5-counter-timer-operation.md#13-5-3-3-disabling-the-counter-gate-command)

    &#x20;                     13.7.3.4 [Clearing a Counter Sequence ](13.-data-acquisition-subsystem/12.5-counter-timer-operation.md#13-5-3-4-clearing-a-counter-sequence)

    13.8 [Serial Port Protocol Mode Select](13.-data-acquisition-subsystem/serial-port-protocol-mode-select.md)
14. [GETTING STARTED](11.-quick-start-guide.md)

    14.1 [Software Setup](11.-quick-start-guide.md#14-1-software-setup)

    14.2 [Hardware Setup](11.-quick-start-guide.md#14-2-hardware-setup)
15. &#x20;[HEAT SINK](14.-thermal-solutions.md)
16. &#x20;[SPECIFICATIONS](15.-specifications.md)
17. &#x20;[ORDERING GUIDE](16.-ordering-guide.md)
18. &#x20;[LIMITED WARRANTY POLICY](16.-limited-warranty-policy.md)
