[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/Assertions/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/Assertions/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<431> s<430> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<11> s<3> l<1:1> el<1:7>
n<m> u<3> t<StringConst> p<11> s<10> l<1:8> el<1:9>
n<> u<4> t<PortDir_Inp> p<7> s<6> l<1:10> el<1:15>
n<> u<5> t<Data_type_or_implicit> p<6> l<1:16> el<1:16>
n<> u<6> t<Net_port_type> p<7> c<5> l<1:16> el<1:16>
n<> u<7> t<Net_port_header> p<9> c<4> s<8> l<1:10> el<1:15>
n<clock> u<8> t<StringConst> p<9> l<1:16> el<1:21>
n<> u<9> t<Ansi_port_declaration> p<10> c<7> l<1:10> el<1:21>
n<> u<10> t<List_of_port_declarations> p<11> c<9> l<1:9> el<1:22>
n<> u<11> t<Module_ansi_header> p<228> c<2> s<35> l<1:1> el<1:23>
n<> u<12> t<IntVec_TypeLogic> p<23> s<22> l<2:1> el<2:6>
n<15> u<13> t<IntConst> p<14> l<2:8> el<2:10>
n<> u<14> t<Primary_literal> p<15> c<13> l<2:8> el<2:10>
n<> u<15> t<Constant_primary> p<16> c<14> l<2:8> el<2:10>
n<> u<16> t<Constant_expression> p<21> c<15> s<20> l<2:8> el<2:10>
n<0> u<17> t<IntConst> p<18> l<2:11> el<2:12>
n<> u<18> t<Primary_literal> p<19> c<17> l<2:11> el<2:12>
n<> u<19> t<Constant_primary> p<20> c<18> l<2:11> el<2:12>
n<> u<20> t<Constant_expression> p<21> c<19> l<2:11> el<2:12>
n<> u<21> t<Constant_range> p<22> c<16> l<2:8> el<2:12>
n<> u<22> t<Packed_dimension> p<23> c<21> l<2:7> el<2:13>
n<> u<23> t<Data_type> p<29> c<12> s<28> l<2:1> el<2:13>
n<a> u<24> t<StringConst> p<25> l<2:14> el<2:15>
n<> u<25> t<Variable_decl_assignment> p<28> c<24> s<27> l<2:14> el<2:15>
n<b> u<26> t<StringConst> p<27> l<2:17> el<2:18>
n<> u<27> t<Variable_decl_assignment> p<28> c<26> l<2:17> el<2:18>
n<> u<28> t<List_of_variable_decl_assignments> p<29> c<25> l<2:14> el<2:18>
n<> u<29> t<Variable_declaration> p<30> c<23> l<2:1> el<2:19>
n<> u<30> t<Data_declaration> p<31> c<29> l<2:1> el<2:19>
n<> u<31> t<Package_or_generate_item_declaration> p<32> c<30> l<2:1> el<2:19>
n<> u<32> t<Module_or_generate_item_declaration> p<33> c<31> l<2:1> el<2:19>
n<> u<33> t<Module_common_item> p<34> c<32> l<2:1> el<2:19>
n<> u<34> t<Module_or_generate_item> p<35> c<33> l<2:1> el<2:19>
n<> u<35> t<Non_port_module_item> p<228> c<34> s<49> l<2:1> el<2:19>
n<> u<36> t<IntVec_TypeLogic> p<37> l<3:1> el<3:6>
n<> u<37> t<Data_type> p<43> c<36> s<42> l<3:1> el<3:6>
n<c> u<38> t<StringConst> p<39> l<3:7> el<3:8>
n<> u<39> t<Variable_decl_assignment> p<42> c<38> s<41> l<3:7> el<3:8>
n<d> u<40> t<StringConst> p<41> l<3:10> el<3:11>
n<> u<41> t<Variable_decl_assignment> p<42> c<40> l<3:10> el<3:11>
n<> u<42> t<List_of_variable_decl_assignments> p<43> c<39> l<3:7> el<3:11>
n<> u<43> t<Variable_declaration> p<44> c<37> l<3:1> el<3:12>
n<> u<44> t<Data_declaration> p<45> c<43> l<3:1> el<3:12>
n<> u<45> t<Package_or_generate_item_declaration> p<46> c<44> l<3:1> el<3:12>
n<> u<46> t<Module_or_generate_item_declaration> p<47> c<45> l<3:1> el<3:12>
n<> u<47> t<Module_common_item> p<48> c<46> l<3:1> el<3:12>
n<> u<48> t<Module_or_generate_item> p<49> c<47> l<3:1> el<3:12>
n<> u<49> t<Non_port_module_item> p<228> c<48> s<69> l<3:1> el<3:12>
n<> u<50> t<IntVec_TypeBit> p<61> s<60> l<4:9> el<4:12>
n<15> u<51> t<IntConst> p<52> l<4:14> el<4:16>
n<> u<52> t<Primary_literal> p<53> c<51> l<4:14> el<4:16>
n<> u<53> t<Constant_primary> p<54> c<52> l<4:14> el<4:16>
n<> u<54> t<Constant_expression> p<59> c<53> s<58> l<4:14> el<4:16>
n<0> u<55> t<IntConst> p<56> l<4:17> el<4:18>
n<> u<56> t<Primary_literal> p<57> c<55> l<4:17> el<4:18>
n<> u<57> t<Constant_primary> p<58> c<56> l<4:17> el<4:18>
n<> u<58> t<Constant_expression> p<59> c<57> l<4:17> el<4:18>
n<> u<59> t<Constant_range> p<60> c<54> l<4:14> el<4:18>
n<> u<60> t<Packed_dimension> p<61> c<59> l<4:13> el<4:19>
n<> u<61> t<Data_type> p<63> c<50> s<62> l<4:9> el<4:19>
n<bits> u<62> t<StringConst> p<63> l<4:20> el<4:24>
n<> u<63> t<Type_declaration> p<64> c<61> l<4:1> el<4:25>
n<> u<64> t<Data_declaration> p<65> c<63> l<4:1> el<4:25>
n<> u<65> t<Package_or_generate_item_declaration> p<66> c<64> l<4:1> el<4:25>
n<> u<66> t<Module_or_generate_item_declaration> p<67> c<65> l<4:1> el<4:25>
n<> u<67> t<Module_common_item> p<68> c<66> l<4:1> el<4:25>
n<> u<68> t<Module_or_generate_item> p<69> c<67> l<4:1> el<4:25>
n<> u<69> t<Non_port_module_item> p<228> c<68> s<108> l<4:1> el<4:25>
n<> u<70> t<ALWAYS_COMB> p<105> s<104> l<7:1> el<7:12>
n<a1> u<71> t<StringConst> p<104> s<103> l<8:1> el<8:3>
n<bits> u<72> t<StringConst> p<73> l<8:12> el<8:16>
n<> u<73> t<Ps_type_identifier> p<74> c<72> l<8:12> el<8:16>
n<> u<74> t<Simple_type> p<75> c<73> l<8:12> el<8:16>
n<> u<75> t<Casting_type> p<80> c<74> s<79> l<8:12> el<8:16>
n<a> u<76> t<StringConst> p<77> l<8:18> el<8:19>
n<> u<77> t<Primary_literal> p<78> c<76> l<8:18> el<8:19>
n<> u<78> t<Primary> p<79> c<77> l<8:18> el<8:19>
n<> u<79> t<Expression> p<80> c<78> l<8:18> el<8:19>
n<> u<80> t<Cast> p<81> c<75> l<8:12> el<8:20>
n<> u<81> t<Primary> p<82> c<80> l<8:12> el<8:20>
n<> u<82> t<Expression> p<95> c<81> s<94> l<8:12> el<8:20>
n<bits> u<83> t<StringConst> p<84> l<8:24> el<8:28>
n<> u<84> t<Ps_type_identifier> p<85> c<83> l<8:24> el<8:28>
n<> u<85> t<Simple_type> p<86> c<84> l<8:24> el<8:28>
n<> u<86> t<Casting_type> p<91> c<85> s<90> l<8:24> el<8:28>
n<b> u<87> t<StringConst> p<88> l<8:30> el<8:31>
n<> u<88> t<Primary_literal> p<89> c<87> l<8:30> el<8:31>
n<> u<89> t<Primary> p<90> c<88> l<8:30> el<8:31>
n<> u<90> t<Expression> p<91> c<89> l<8:30> el<8:31>
n<> u<91> t<Cast> p<92> c<86> l<8:24> el<8:32>
n<> u<92> t<Primary> p<93> c<91> l<8:24> el<8:32>
n<> u<93> t<Expression> p<95> c<92> l<8:24> el<8:32>
n<> u<94> t<BinOp_Equiv> p<95> s<93> l<8:21> el<8:23>
n<> u<95> t<Expression> p<96> c<82> l<8:12> el<8:32>
n<> u<96> t<Expression> p<99> c<95> s<98> l<8:11> el<8:33>
n<> u<97> t<Statement_or_null> p<98> l<8:34> el<8:35>
n<> u<98> t<Action_block> p<99> c<97> l<8:34> el<8:35>
n<> u<99> t<Simple_immediate_assert_statement> p<100> c<96> l<8:4> el<8:35>
n<> u<100> t<Simple_immediate_assertion_statement> p<101> c<99> l<8:4> el<8:35>
n<> u<101> t<Immediate_assertion_statement> p<102> c<100> l<8:4> el<8:35>
n<> u<102> t<Procedural_assertion_statement> p<103> c<101> l<8:4> el<8:35>
n<> u<103> t<Statement_item> p<104> c<102> l<8:4> el<8:35>
n<> u<104> t<Statement> p<105> c<71> l<8:1> el<8:35>
n<> u<105> t<Always_construct> p<106> c<70> l<7:1> el<8:35>
n<> u<106> t<Module_common_item> p<107> c<105> l<7:1> el<8:35>
n<> u<107> t<Module_or_generate_item> p<108> c<106> l<7:1> el<8:35>
n<> u<108> t<Non_port_module_item> p<228> c<107> s<190> l<7:1> el<8:35>
n<toggles> u<109> t<StringConst> p<184> s<122> l<9:10> el<9:17>
n<> u<110> t<IntVec_TypeBit> p<111> l<9:18> el<9:21>
n<> u<111> t<Data_type> p<112> c<110> l<9:18> el<9:21>
n<> u<112> t<Data_type_or_implicit> p<113> c<111> l<9:18> el<9:21>
n<> u<113> t<SeqFormatType_Data> p<114> c<112> l<9:18> el<9:21>
n<> u<114> t<Property_formal_type> p<116> c<113> s<115> l<9:18> el<9:21>
n<x> u<115> t<StringConst> p<116> l<9:22> el<9:23>
n<> u<116> t<Property_port_item> p<122> c<114> s<121> l<9:18> el<9:23>
n<> u<117> t<Data_type_or_implicit> p<118> l<9:25> el<9:25>
n<> u<118> t<SeqFormatType_Data> p<119> c<117> l<9:25> el<9:25>
n<> u<119> t<Property_formal_type> p<121> c<118> s<120> l<9:25> el<9:25>
n<y> u<120> t<StringConst> p<121> l<9:25> el<9:26>
n<> u<121> t<Property_port_item> p<122> c<119> l<9:25> el<9:26>
n<> u<122> t<Property_port_list> p<184> c<116> s<182> l<9:18> el<9:26>
n<> u<123> t<IntVec_TypeLogic> p<124> l<10:2> el<10:7>
n<> u<124> t<Integer_type> p<125> c<123> l<10:2> el<10:7>
n<> u<125> t<Simple_type> p<126> c<124> l<10:2> el<10:7>
n<> u<126> t<Casting_type> p<131> c<125> s<130> l<10:2> el<10:7>
n<x> u<127> t<StringConst> p<128> l<10:9> el<10:10>
n<> u<128> t<Primary_literal> p<129> c<127> l<10:9> el<10:10>
n<> u<129> t<Primary> p<130> c<128> l<10:9> el<10:10>
n<> u<130> t<Expression> p<131> c<129> l<10:9> el<10:10>
n<> u<131> t<Cast> p<132> c<126> l<10:2> el<10:11>
n<> u<132> t<Primary> p<133> c<131> l<10:2> el<10:11>
n<> u<133> t<Expression> p<146> c<132> s<145> l<10:2> el<10:11>
n<> u<134> t<IntVec_TypeLogic> p<135> l<10:16> el<10:21>
n<> u<135> t<Integer_type> p<136> c<134> l<10:16> el<10:21>
n<> u<136> t<Simple_type> p<137> c<135> l<10:16> el<10:21>
n<> u<137> t<Casting_type> p<142> c<136> s<141> l<10:16> el<10:21>
n<y> u<138> t<StringConst> p<139> l<10:23> el<10:24>
n<> u<139> t<Primary_literal> p<140> c<138> l<10:23> el<10:24>
n<> u<140> t<Primary> p<141> c<139> l<10:23> el<10:24>
n<> u<141> t<Expression> p<142> c<140> l<10:23> el<10:24>
n<> u<142> t<Cast> p<143> c<137> l<10:16> el<10:25>
n<> u<143> t<Primary> p<144> c<142> l<10:16> el<10:25>
n<> u<144> t<Expression> p<146> c<143> l<10:16> el<10:25>
n<> u<145> t<BinOp_FourStateLogicEqual> p<146> s<144> l<10:12> el<10:15>
n<> u<146> t<Expression> p<147> c<133> l<10:2> el<10:25>
n<> u<147> t<Expression> p<148> c<146> l<10:1> el<10:26>
n<> u<148> t<Expression_or_dist> p<149> c<147> l<10:1> el<10:26>
n<> u<149> t<Sequence_expr> p<181> c<148> s<180> l<10:1> el<10:26>
n<> u<150> t<IntVec_TypeLogic> p<151> l<10:34> el<10:39>
n<> u<151> t<Integer_type> p<152> c<150> l<10:34> el<10:39>
n<> u<152> t<Simple_type> p<153> c<151> l<10:34> el<10:39>
n<> u<153> t<Casting_type> p<158> c<152> s<157> l<10:34> el<10:39>
n<x> u<154> t<StringConst> p<155> l<10:41> el<10:42>
n<> u<155> t<Primary_literal> p<156> c<154> l<10:41> el<10:42>
n<> u<156> t<Primary> p<157> c<155> l<10:41> el<10:42>
n<> u<157> t<Expression> p<158> c<156> l<10:41> el<10:42>
n<> u<158> t<Cast> p<159> c<153> l<10:34> el<10:43>
n<> u<159> t<Primary> p<160> c<158> l<10:34> el<10:43>
n<> u<160> t<Expression> p<173> c<159> s<172> l<10:34> el<10:43>
n<> u<161> t<IntVec_TypeLogic> p<162> l<10:48> el<10:53>
n<> u<162> t<Integer_type> p<163> c<161> l<10:48> el<10:53>
n<> u<163> t<Simple_type> p<164> c<162> l<10:48> el<10:53>
n<> u<164> t<Casting_type> p<169> c<163> s<168> l<10:48> el<10:53>
n<y> u<165> t<StringConst> p<166> l<10:55> el<10:56>
n<> u<166> t<Primary_literal> p<167> c<165> l<10:55> el<10:56>
n<> u<167> t<Primary> p<168> c<166> l<10:55> el<10:56>
n<> u<168> t<Expression> p<169> c<167> l<10:55> el<10:56>
n<> u<169> t<Cast> p<170> c<164> l<10:48> el<10:57>
n<> u<170> t<Primary> p<171> c<169> l<10:48> el<10:57>
n<> u<171> t<Expression> p<173> c<170> l<10:48> el<10:57>
n<> u<172> t<BinOp_FourStateLogicEqual> p<173> s<171> l<10:44> el<10:47>
n<> u<173> t<Expression> p<174> c<160> l<10:34> el<10:57>
n<> u<174> t<Expression> p<176> c<173> l<10:33> el<10:58>
n<> u<175> t<Unary_Not> p<176> s<174> l<10:31> el<10:32>
n<> u<176> t<Expression> p<177> c<175> l<10:31> el<10:58>
n<> u<177> t<Expression_or_dist> p<178> c<176> l<10:31> el<10:58>
n<> u<178> t<Sequence_expr> p<179> c<177> l<10:31> el<10:58>
n<> u<179> t<Property_expr> p<181> c<178> l<10:31> el<10:58>
n<> u<180> t<NON_OVERLAP_IMPLY> p<181> s<179> l<10:27> el<10:30>
n<> u<181> t<Property_expr> p<182> c<149> l<10:1> el<10:58>
n<> u<182> t<Property_spec> p<184> c<181> s<183> l<10:1> el<10:58>
n<> u<183> t<ENDPROPERTY> p<184> l<11:1> el<11:12>
n<> u<184> t<Property_declaration> p<185> c<109> l<9:1> el<11:12>
n<> u<185> t<Assertion_item_declaration> p<186> c<184> l<9:1> el<11:12>
n<> u<186> t<Package_or_generate_item_declaration> p<187> c<185> l<9:1> el<11:12>
n<> u<187> t<Module_or_generate_item_declaration> p<188> c<186> l<9:1> el<11:12>
n<> u<188> t<Module_common_item> p<189> c<187> l<9:1> el<11:12>
n<> u<189> t<Module_or_generate_item> p<190> c<188> l<9:1> el<11:12>
n<> u<190> t<Non_port_module_item> p<228> c<189> s<225> l<9:1> el<11:12>
n<a2> u<191> t<StringConst> p<221> s<220> l<12:1> el<12:3>
n<> u<192> t<Edge_Posedge> p<197> s<196> l<12:24> el<12:31>
n<clock> u<193> t<StringConst> p<194> l<12:32> el<12:37>
n<> u<194> t<Primary_literal> p<195> c<193> l<12:32> el<12:37>
n<> u<195> t<Primary> p<196> c<194> l<12:32> el<12:37>
n<> u<196> t<Expression> p<197> c<195> l<12:32> el<12:37>
n<> u<197> t<Event_expression> p<198> c<192> l<12:24> el<12:37>
n<> u<198> t<Clocking_event> p<216> c<197> s<215> l<12:22> el<12:38>
n<toggles> u<199> t<StringConst> p<210> s<209> l<12:39> el<12:46>
n<c> u<200> t<StringConst> p<201> l<12:47> el<12:48>
n<> u<201> t<Primary_literal> p<202> c<200> l<12:47> el<12:48>
n<> u<202> t<Primary> p<203> c<201> l<12:47> el<12:48>
n<> u<203> t<Expression> p<209> c<202> s<208> l<12:47> el<12:48>
n<d> u<204> t<StringConst> p<205> l<12:50> el<12:51>
n<> u<205> t<Primary_literal> p<206> c<204> l<12:50> el<12:51>
n<> u<206> t<Primary> p<207> c<205> l<12:50> el<12:51>
n<> u<207> t<Expression> p<208> c<206> l<12:50> el<12:51>
n<> u<208> t<Argument> p<209> c<207> l<12:50> el<12:51>
n<> u<209> t<List_of_arguments> p<210> c<203> l<12:47> el<12:51>
n<> u<210> t<Complex_func_call> p<211> c<199> l<12:39> el<12:52>
n<> u<211> t<Primary> p<212> c<210> l<12:39> el<12:52>
n<> u<212> t<Expression> p<213> c<211> l<12:39> el<12:52>
n<> u<213> t<Expression_or_dist> p<214> c<212> l<12:39> el<12:52>
n<> u<214> t<Sequence_expr> p<215> c<213> l<12:39> el<12:52>
n<> u<215> t<Property_expr> p<216> c<214> l<12:39> el<12:52>
n<> u<216> t<Property_spec> p<219> c<198> s<218> l<12:22> el<12:52>
n<> u<217> t<Statement_or_null> p<218> l<12:53> el<12:54>
n<> u<218> t<Action_block> p<219> c<217> l<12:53> el<12:54>
n<> u<219> t<Assert_property_statement> p<220> c<216> l<12:5> el<12:54>
n<> u<220> t<Concurrent_assertion_statement> p<221> c<219> l<12:5> el<12:54>
n<> u<221> t<Concurrent_assertion_item> p<222> c<191> l<12:1> el<12:54>
n<> u<222> t<Assertion_item> p<223> c<221> l<12:1> el<12:54>
n<> u<223> t<Module_common_item> p<224> c<222> l<12:1> el<12:54>
n<> u<224> t<Module_or_generate_item> p<225> c<223> l<12:1> el<12:54>
n<> u<225> t<Non_port_module_item> p<228> c<224> s<227> l<12:1> el<12:54>
n<m> u<226> t<StringConst> p<228> l<13:13> el<13:14>
n<> u<227> t<ENDMODULE> p<228> s<226> l<13:1> el<13:10>
n<> u<228> t<Module_declaration> p<229> c<11> l<1:1> el<13:14>
n<> u<229> t<Description> p<430> c<228> s<429> l<1:1> el<13:14>
n<module> u<230> t<Module_keyword> p<239> s<231> l<16:1> el<16:7>
n<m> u<231> t<StringConst> p<239> s<238> l<16:8> el<16:9>
n<> u<232> t<PortDir_Inp> p<235> s<234> l<16:10> el<16:15>
n<> u<233> t<Data_type_or_implicit> p<234> l<16:16> el<16:16>
n<> u<234> t<Net_port_type> p<235> c<233> l<16:16> el<16:16>
n<> u<235> t<Net_port_header> p<237> c<232> s<236> l<16:10> el<16:15>
n<clock> u<236> t<StringConst> p<237> l<16:16> el<16:21>
n<> u<237> t<Ansi_port_declaration> p<238> c<235> l<16:10> el<16:21>
n<> u<238> t<List_of_port_declarations> p<239> c<237> l<16:9> el<16:22>
n<> u<239> t<Module_ansi_header> p<428> c<230> s<251> l<16:1> el<16:23>
n<> u<240> t<IntVec_TypeLogic> p<241> l<17:1> el<17:6>
n<> u<241> t<Data_type> p<245> c<240> s<244> l<17:1> el<17:6>
n<a> u<242> t<StringConst> p<243> l<17:7> el<17:8>
n<> u<243> t<Variable_decl_assignment> p<244> c<242> l<17:7> el<17:8>
n<> u<244> t<List_of_variable_decl_assignments> p<245> c<243> l<17:7> el<17:8>
n<> u<245> t<Variable_declaration> p<246> c<241> l<17:1> el<17:9>
n<> u<246> t<Data_declaration> p<247> c<245> l<17:1> el<17:9>
n<> u<247> t<Package_or_generate_item_declaration> p<248> c<246> l<17:1> el<17:9>
n<> u<248> t<Module_or_generate_item_declaration> p<249> c<247> l<17:1> el<17:9>
n<> u<249> t<Module_common_item> p<250> c<248> l<17:1> el<17:9>
n<> u<250> t<Module_or_generate_item> p<251> c<249> l<17:1> el<17:9>
n<> u<251> t<Non_port_module_item> p<428> c<250> s<274> l<17:1> el<17:9>
n<p1> u<252> t<StringConst> p<268> s<257> l<18:5> el<18:7>
n<> u<253> t<Data_type_or_implicit> p<254> l<18:8> el<18:8>
n<> u<254> t<Let_formal_type> p<256> c<253> s<255> l<18:8> el<18:8>
n<x> u<255> t<StringConst> p<256> l<18:8> el<18:9>
n<> u<256> t<Let_port_item> p<257> c<254> l<18:8> el<18:9>
n<> u<257> t<Let_port_list> p<268> c<256> s<267> l<18:8> el<18:9>
n<> u<258> t<Dollar_keyword> p<265> s<259> l<18:13> el<18:14>
n<past> u<259> t<StringConst> p<265> s<264> l<18:14> el<18:18>
n<x> u<260> t<StringConst> p<261> l<18:19> el<18:20>
n<> u<261> t<Primary_literal> p<262> c<260> l<18:19> el<18:20>
n<> u<262> t<Primary> p<263> c<261> l<18:19> el<18:20>
n<> u<263> t<Expression> p<264> c<262> l<18:19> el<18:20>
n<> u<264> t<List_of_arguments> p<265> c<263> l<18:19> el<18:20>
n<> u<265> t<Complex_func_call> p<266> c<258> l<18:13> el<18:21>
n<> u<266> t<Primary> p<267> c<265> l<18:13> el<18:21>
n<> u<267> t<Expression> p<268> c<266> l<18:13> el<18:21>
n<> u<268> t<Let_declaration> p<269> c<252> l<18:1> el<18:22>
n<> u<269> t<Assertion_item_declaration> p<270> c<268> l<18:1> el<18:22>
n<> u<270> t<Package_or_generate_item_declaration> p<271> c<269> l<18:1> el<18:22>
n<> u<271> t<Module_or_generate_item_declaration> p<272> c<270> l<18:1> el<18:22>
n<> u<272> t<Module_common_item> p<273> c<271> l<18:1> el<18:22>
n<> u<273> t<Module_or_generate_item> p<274> c<272> l<18:1> el<18:22>
n<> u<274> t<Non_port_module_item> p<428> c<273> s<306> l<18:1> el<18:22>
n<p2> u<275> t<StringConst> p<300> s<280> l<19:5> el<19:7>
n<> u<276> t<Data_type_or_implicit> p<277> l<19:8> el<19:8>
n<> u<277> t<Let_formal_type> p<279> c<276> s<278> l<19:8> el<19:8>
n<x> u<278> t<StringConst> p<279> l<19:8> el<19:9>
n<> u<279> t<Let_port_item> p<280> c<277> l<19:8> el<19:9>
n<> u<280> t<Let_port_list> p<300> c<279> s<299> l<19:8> el<19:9>
n<$past> u<281> t<StringConst> p<282> l<19:14> el<19:18>
n<> u<282> t<System_task_names> p<297> c<281> s<289> l<19:13> el<19:18>
n<x> u<283> t<StringConst> p<284> l<19:19> el<19:20>
n<> u<284> t<Primary_literal> p<285> c<283> l<19:19> el<19:20>
n<> u<285> t<Primary> p<286> c<284> l<19:19> el<19:20>
n<> u<286> t<Expression> p<289> c<285> s<287> l<19:19> el<19:20>
n<> u<287> t<Argument> p<289> s<288> l<19:21> el<19:21>
n<> u<288> t<Argument> p<289> l<19:22> el<19:22>
n<> u<289> t<List_of_arguments> p<297> c<286> s<296> l<19:19> el<19:22>
n<> u<290> t<Edge_Posedge> p<295> s<294> l<19:25> el<19:32>
n<clock> u<291> t<StringConst> p<292> l<19:33> el<19:38>
n<> u<292> t<Primary_literal> p<293> c<291> l<19:33> el<19:38>
n<> u<293> t<Primary> p<294> c<292> l<19:33> el<19:38>
n<> u<294> t<Expression> p<295> c<293> l<19:33> el<19:38>
n<> u<295> t<Event_expression> p<296> c<290> l<19:25> el<19:38>
n<> u<296> t<Clocking_event> p<297> c<295> l<19:23> el<19:39>
n<> u<297> t<System_task> p<298> c<282> l<19:13> el<19:40>
n<> u<298> t<Primary> p<299> c<297> l<19:13> el<19:40>
n<> u<299> t<Expression> p<300> c<298> l<19:13> el<19:40>
n<> u<300> t<Let_declaration> p<301> c<275> l<19:1> el<19:41>
n<> u<301> t<Assertion_item_declaration> p<302> c<300> l<19:1> el<19:41>
n<> u<302> t<Package_or_generate_item_declaration> p<303> c<301> l<19:1> el<19:41>
n<> u<303> t<Module_or_generate_item_declaration> p<304> c<302> l<19:1> el<19:41>
n<> u<304> t<Module_common_item> p<305> c<303> l<19:1> el<19:41>
n<> u<305> t<Module_or_generate_item> p<306> c<304> l<19:1> el<19:41>
n<> u<306> t<Non_port_module_item> p<428> c<305> s<329> l<19:1> el<19:41>
n<s> u<307> t<StringConst> p<323> s<312> l<20:5> el<20:6>
n<> u<308> t<Data_type_or_implicit> p<309> l<20:7> el<20:7>
n<> u<309> t<Let_formal_type> p<311> c<308> s<310> l<20:7> el<20:7>
n<x> u<310> t<StringConst> p<311> l<20:7> el<20:8>
n<> u<311> t<Let_port_item> p<312> c<309> l<20:7> el<20:8>
n<> u<312> t<Let_port_list> p<323> c<311> s<322> l<20:7> el<20:8>
n<> u<313> t<Dollar_keyword> p<320> s<314> l<20:12> el<20:13>
n<sampled> u<314> t<StringConst> p<320> s<319> l<20:13> el<20:20>
n<x> u<315> t<StringConst> p<316> l<20:21> el<20:22>
n<> u<316> t<Primary_literal> p<317> c<315> l<20:21> el<20:22>
n<> u<317> t<Primary> p<318> c<316> l<20:21> el<20:22>
n<> u<318> t<Expression> p<319> c<317> l<20:21> el<20:22>
n<> u<319> t<List_of_arguments> p<320> c<318> l<20:21> el<20:22>
n<> u<320> t<Complex_func_call> p<321> c<313> l<20:12> el<20:23>
n<> u<321> t<Primary> p<322> c<320> l<20:12> el<20:23>
n<> u<322> t<Expression> p<323> c<321> l<20:12> el<20:23>
n<> u<323> t<Let_declaration> p<324> c<307> l<20:1> el<20:24>
n<> u<324> t<Assertion_item_declaration> p<325> c<323> l<20:1> el<20:24>
n<> u<325> t<Package_or_generate_item_declaration> p<326> c<324> l<20:1> el<20:24>
n<> u<326> t<Module_or_generate_item_declaration> p<327> c<325> l<20:1> el<20:24>
n<> u<327> t<Module_common_item> p<328> c<326> l<20:1> el<20:24>
n<> u<328> t<Module_or_generate_item> p<329> c<327> l<20:1> el<20:24>
n<> u<329> t<Non_port_module_item> p<428> c<328> s<395> l<20:1> el<20:24>
n<> u<330> t<ALWAYS_COMB> p<392> s<391> l<21:1> el<21:12>
n<a1> u<331> t<StringConst> p<348> s<347> l<22:1> el<22:3>
n<p1> u<332> t<StringConst> p<338> s<337> l<22:12> el<22:14>
n<a> u<333> t<StringConst> p<334> l<22:15> el<22:16>
n<> u<334> t<Primary_literal> p<335> c<333> l<22:15> el<22:16>
n<> u<335> t<Primary> p<336> c<334> l<22:15> el<22:16>
n<> u<336> t<Expression> p<337> c<335> l<22:15> el<22:16>
n<> u<337> t<List_of_arguments> p<338> c<336> l<22:15> el<22:16>
n<> u<338> t<Complex_func_call> p<339> c<332> l<22:12> el<22:17>
n<> u<339> t<Primary> p<340> c<338> l<22:12> el<22:17>
n<> u<340> t<Expression> p<343> c<339> s<342> l<22:12> el<22:17>
n<> u<341> t<Statement_or_null> p<342> l<22:18> el<22:19>
n<> u<342> t<Action_block> p<343> c<341> l<22:18> el<22:19>
n<> u<343> t<Simple_immediate_assert_statement> p<344> c<340> l<22:5> el<22:19>
n<> u<344> t<Simple_immediate_assertion_statement> p<345> c<343> l<22:5> el<22:19>
n<> u<345> t<Immediate_assertion_statement> p<346> c<344> l<22:5> el<22:19>
n<> u<346> t<Procedural_assertion_statement> p<347> c<345> l<22:5> el<22:19>
n<> u<347> t<Statement_item> p<348> c<346> l<22:5> el<22:19>
n<> u<348> t<Statement> p<349> c<331> l<22:1> el<22:19>
n<> u<349> t<Statement_or_null> p<389> c<348> s<368> l<22:1> el<22:19>
n<a2> u<350> t<StringConst> p<367> s<366> l<23:1> el<23:3>
n<p2> u<351> t<StringConst> p<357> s<356> l<23:12> el<23:14>
n<a> u<352> t<StringConst> p<353> l<23:15> el<23:16>
n<> u<353> t<Primary_literal> p<354> c<352> l<23:15> el<23:16>
n<> u<354> t<Primary> p<355> c<353> l<23:15> el<23:16>
n<> u<355> t<Expression> p<356> c<354> l<23:15> el<23:16>
n<> u<356> t<List_of_arguments> p<357> c<355> l<23:15> el<23:16>
n<> u<357> t<Complex_func_call> p<358> c<351> l<23:12> el<23:17>
n<> u<358> t<Primary> p<359> c<357> l<23:12> el<23:17>
n<> u<359> t<Expression> p<362> c<358> s<361> l<23:12> el<23:17>
n<> u<360> t<Statement_or_null> p<361> l<23:18> el<23:19>
n<> u<361> t<Action_block> p<362> c<360> l<23:18> el<23:19>
n<> u<362> t<Simple_immediate_assert_statement> p<363> c<359> l<23:5> el<23:19>
n<> u<363> t<Simple_immediate_assertion_statement> p<364> c<362> l<23:5> el<23:19>
n<> u<364> t<Immediate_assertion_statement> p<365> c<363> l<23:5> el<23:19>
n<> u<365> t<Procedural_assertion_statement> p<366> c<364> l<23:5> el<23:19>
n<> u<366> t<Statement_item> p<367> c<365> l<23:5> el<23:19>
n<> u<367> t<Statement> p<368> c<350> l<23:1> el<23:19>
n<> u<368> t<Statement_or_null> p<389> c<367> s<387> l<23:1> el<23:19>
n<a3> u<369> t<StringConst> p<386> s<385> l<24:1> el<24:3>
n<s> u<370> t<StringConst> p<376> s<375> l<24:12> el<24:13>
n<a> u<371> t<StringConst> p<372> l<24:14> el<24:15>
n<> u<372> t<Primary_literal> p<373> c<371> l<24:14> el<24:15>
n<> u<373> t<Primary> p<374> c<372> l<24:14> el<24:15>
n<> u<374> t<Expression> p<375> c<373> l<24:14> el<24:15>
n<> u<375> t<List_of_arguments> p<376> c<374> l<24:14> el<24:15>
n<> u<376> t<Complex_func_call> p<377> c<370> l<24:12> el<24:16>
n<> u<377> t<Primary> p<378> c<376> l<24:12> el<24:16>
n<> u<378> t<Expression> p<381> c<377> s<380> l<24:12> el<24:16>
n<> u<379> t<Statement_or_null> p<380> l<24:17> el<24:18>
n<> u<380> t<Action_block> p<381> c<379> l<24:17> el<24:18>
n<> u<381> t<Simple_immediate_assert_statement> p<382> c<378> l<24:5> el<24:18>
n<> u<382> t<Simple_immediate_assertion_statement> p<383> c<381> l<24:5> el<24:18>
n<> u<383> t<Immediate_assertion_statement> p<384> c<382> l<24:5> el<24:18>
n<> u<384> t<Procedural_assertion_statement> p<385> c<383> l<24:5> el<24:18>
n<> u<385> t<Statement_item> p<386> c<384> l<24:5> el<24:18>
n<> u<386> t<Statement> p<387> c<369> l<24:1> el<24:18>
n<> u<387> t<Statement_or_null> p<389> c<386> s<388> l<24:1> el<24:18>
n<> u<388> t<END> p<389> l<25:1> el<25:4>
n<> u<389> t<Seq_block> p<390> c<349> l<21:13> el<25:4>
n<> u<390> t<Statement_item> p<391> c<389> l<21:13> el<25:4>
n<> u<391> t<Statement> p<392> c<390> l<21:13> el<25:4>
n<> u<392> t<Always_construct> p<393> c<330> l<21:1> el<25:4>
n<> u<393> t<Module_common_item> p<394> c<392> l<21:1> el<25:4>
n<> u<394> t<Module_or_generate_item> p<395> c<393> l<21:1> el<25:4>
n<> u<395> t<Non_port_module_item> p<428> c<394> s<425> l<21:1> el<25:4>
n<a4> u<396> t<StringConst> p<421> s<420> l<26:1> el<26:3>
n<> u<397> t<Edge_Posedge> p<402> s<401> l<26:23> el<26:30>
n<clock> u<398> t<StringConst> p<399> l<26:31> el<26:36>
n<> u<399> t<Primary_literal> p<400> c<398> l<26:31> el<26:36>
n<> u<400> t<Primary> p<401> c<399> l<26:31> el<26:36>
n<> u<401> t<Expression> p<402> c<400> l<26:31> el<26:36>
n<> u<402> t<Event_expression> p<403> c<397> l<26:23> el<26:36>
n<> u<403> t<Clocking_event> p<416> c<402> s<415> l<26:21> el<26:37>
n<p1> u<404> t<StringConst> p<410> s<409> l<26:38> el<26:40>
n<a> u<405> t<StringConst> p<406> l<26:41> el<26:42>
n<> u<406> t<Primary_literal> p<407> c<405> l<26:41> el<26:42>
n<> u<407> t<Primary> p<408> c<406> l<26:41> el<26:42>
n<> u<408> t<Expression> p<409> c<407> l<26:41> el<26:42>
n<> u<409> t<List_of_arguments> p<410> c<408> l<26:41> el<26:42>
n<> u<410> t<Complex_func_call> p<411> c<404> l<26:38> el<26:43>
n<> u<411> t<Primary> p<412> c<410> l<26:38> el<26:43>
n<> u<412> t<Expression> p<413> c<411> l<26:38> el<26:43>
n<> u<413> t<Expression_or_dist> p<414> c<412> l<26:38> el<26:43>
n<> u<414> t<Sequence_expr> p<415> c<413> l<26:38> el<26:43>
n<> u<415> t<Property_expr> p<416> c<414> l<26:38> el<26:43>
n<> u<416> t<Property_spec> p<419> c<403> s<418> l<26:21> el<26:43>
n<> u<417> t<Statement_or_null> p<418> l<26:44> el<26:45>
n<> u<418> t<Action_block> p<419> c<417> l<26:44> el<26:45>
n<> u<419> t<Assert_property_statement> p<420> c<416> l<26:5> el<26:45>
n<> u<420> t<Concurrent_assertion_statement> p<421> c<419> l<26:5> el<26:45>
n<> u<421> t<Concurrent_assertion_item> p<422> c<396> l<26:1> el<26:45>
n<> u<422> t<Assertion_item> p<423> c<421> l<26:1> el<26:45>
n<> u<423> t<Module_common_item> p<424> c<422> l<26:1> el<26:45>
n<> u<424> t<Module_or_generate_item> p<425> c<423> l<26:1> el<26:45>
n<> u<425> t<Non_port_module_item> p<428> c<424> s<427> l<26:1> el<26:45>
n<m> u<426> t<StringConst> p<428> l<27:13> el<27:14>
n<> u<427> t<ENDMODULE> p<428> s<426> l<27:1> el<27:10>
n<> u<428> t<Module_declaration> p<429> c<239> l<16:1> el<27:14>
n<> u<429> t<Description> p<430> c<428> l<16:1> el<27:14>
n<> u<430> t<Source_text> p<431> c<229> l<1:1> el<27:14>
n<> u<431> t<Top_level_rule> c<1> l<1:1> el<28:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Assertions/dut.sv:1:1: No timescale set for "m".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/Assertions/dut.sv:1:1: Compile module "work@m".

[WRN:CP0334] ${SURELOG_DIR}/tests/Assertions/dut.sv:16:1: Colliding compilation unit name: "m",
             ${SURELOG_DIR}/tests/Assertions/dut.sv:1:1: previous usage.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/Assertions/dut.sv:1:1: Top level module "work@m".

[WRN:EL0505] ${SURELOG_DIR}/tests/Assertions/dut.sv:16:1: Multiply defined module "work@m",
             ${SURELOG_DIR}/tests/Assertions/dut.sv:1:1: previous definition.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assert_stmt                                            1
bit_typespec                                           3
constant                                              18
design                                                 1
immediate_assert                                       1
logic_net                                              6
logic_typespec                                         9
logic_var                                              4
module_inst                                            3
operation                                              4
packed_array_typespec                                  1
port                                                   2
property_spec                                          1
range                                                  9
ref_obj                                               20
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 2
assert_stmt                                            2
bit_typespec                                           3
constant                                              18
design                                                 1
immediate_assert                                       2
logic_net                                              6
logic_typespec                                         9
logic_var                                              4
module_inst                                            3
operation                                              8
packed_array_typespec                                  1
port                                                   3
property_spec                                          2
range                                                  9
ref_obj                                               27
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Assertions/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/Assertions/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/Assertions/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@m)
|vpiElaborated:1
|vpiName:work@m
|uhdmallModules:
\_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
  |vpiParent:
  \_design: (work@m)
  |vpiFullName:work@m
  |vpiTypedef:
  \_bit_typespec: (bits), line:4:9, endln:4:19
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:bits
    |vpiInstance:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiRange:
    \_range: , line:4:13, endln:4:19
      |vpiParent:
      \_bit_typespec: (bits), line:4:9, endln:4:19
      |vpiLeftRange:
      \_constant: , line:4:14, endln:4:16
        |vpiParent:
        \_range: , line:4:13, endln:4:19
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:4:17, endln:4:18
        |vpiParent:
        \_range: , line:4:13, endln:4:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:work@m
  |vpiNet:
  \_logic_net: (work@m.clock), line:1:16, endln:1:21
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:clock
    |vpiFullName:work@m.clock
  |vpiNet:
  \_logic_net: (work@m.a), line:2:14, endln:2:15
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiTypespec:
    \_ref_obj: (work@m.a)
      |vpiParent:
      \_logic_net: (work@m.a), line:2:14, endln:2:15
      |vpiFullName:work@m.a
      |vpiActual:
      \_logic_typespec: , line:2:1, endln:2:13
    |vpiName:a
    |vpiFullName:work@m.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@m.b), line:2:17, endln:2:18
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiTypespec:
    \_ref_obj: (work@m.b)
      |vpiParent:
      \_logic_net: (work@m.b), line:2:17, endln:2:18
      |vpiFullName:work@m.b
      |vpiActual:
      \_logic_typespec: , line:2:1, endln:2:13
    |vpiName:b
    |vpiFullName:work@m.b
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@m.c), line:3:7, endln:3:8
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiTypespec:
    \_ref_obj: (work@m.c)
      |vpiParent:
      \_logic_net: (work@m.c), line:3:7, endln:3:8
      |vpiFullName:work@m.c
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:6
    |vpiName:c
    |vpiFullName:work@m.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@m.d), line:3:10, endln:3:11
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiTypespec:
    \_ref_obj: (work@m.d)
      |vpiParent:
      \_logic_net: (work@m.d), line:3:10, endln:3:11
      |vpiFullName:work@m.d
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:6
    |vpiName:d
    |vpiFullName:work@m.d
    |vpiNetType:36
  |vpiAssertion:
  \_assert_stmt: (work@m.a2), line:12:1, endln:12:54
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:a2
    |vpiFullName:work@m.a2
    |vpiProperty:
    \_property_spec: , line:12:22, endln:12:52
      |vpiParent:
      \_assert_stmt: (work@m.a2), line:12:1, endln:12:54
      |vpiPropertyExpr:
      \_operation: , line:12:24, endln:12:37
        |vpiParent:
        \_property_spec: , line:12:22, endln:12:52
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@m.a2.clock), line:12:32, endln:12:37
          |vpiParent:
          \_operation: , line:12:24, endln:12:37
          |vpiName:clock
          |vpiFullName:work@m.a2.clock
          |vpiActual:
          \_logic_net: (work@m.clock), line:1:16, endln:1:21
  |vpiPort:
  \_port: (clock), line:1:16, endln:1:21
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:clock
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@m.clock.clock), line:1:16, endln:1:21
      |vpiParent:
      \_port: (clock), line:1:16, endln:1:21
      |vpiName:clock
      |vpiFullName:work@m.clock.clock
      |vpiActual:
      \_logic_net: (work@m.clock), line:1:16, endln:1:21
    |vpiTypedef:
    \_ref_obj: (work@m.clock)
      |vpiParent:
      \_port: (clock), line:1:16, endln:1:21
      |vpiFullName:work@m.clock
      |vpiActual:
      \_logic_typespec: , line:1:16, endln:1:16
  |vpiProcess:
  \_always: , line:7:1, endln:8:35
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiStmt:
    \_immediate_assert: (a1), line:8:1, endln:8:35
      |vpiParent:
      \_always: , line:7:1, endln:8:35
      |vpiName:a1
      |vpiExpr:
      \_operation: , line:8:12, endln:8:32
        |vpiParent:
        \_immediate_assert: (a1), line:8:1, endln:8:35
        |vpiOpType:14
        |vpiOperand:
        \_operation: , line:8:12, endln:8:20
          |vpiParent:
          \_operation: , line:8:12, endln:8:32
          |vpiTypespec:
          \_ref_obj: (work@m.a1)
            |vpiParent:
            \_operation: , line:8:12, endln:8:20
            |vpiFullName:work@m.a1
            |vpiActual:
            \_bit_typespec: (bits), line:4:9, endln:4:19
          |vpiOpType:67
          |vpiOperand:
          \_ref_obj: (work@m.a1.a), line:8:18, endln:8:19
            |vpiParent:
            \_operation: , line:8:12, endln:8:20
            |vpiName:a
            |vpiFullName:work@m.a1.a
            |vpiActual:
            \_logic_net: (work@m.a), line:2:14, endln:2:15
        |vpiOperand:
        \_operation: , line:8:24, endln:8:32
          |vpiParent:
          \_operation: , line:8:12, endln:8:32
          |vpiTypespec:
          \_ref_obj: (work@m.a1)
            |vpiParent:
            \_operation: , line:8:24, endln:8:32
            |vpiFullName:work@m.a1
            |vpiActual:
            \_bit_typespec: (bits), line:4:9, endln:4:19
          |vpiOpType:67
          |vpiOperand:
          \_ref_obj: (work@m.a1.b), line:8:30, endln:8:31
            |vpiParent:
            \_operation: , line:8:24, endln:8:32
            |vpiName:b
            |vpiFullName:work@m.a1.b
            |vpiActual:
            \_logic_net: (work@m.b), line:2:17, endln:2:18
    |vpiAlwaysType:2
|uhdmtopModules:
\_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
  |vpiName:work@m
  |vpiVariables:
  \_logic_var: (work@m.a), line:2:14, endln:2:15
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiTypespec:
    \_ref_obj: (work@m.a)
      |vpiParent:
      \_logic_var: (work@m.a), line:2:14, endln:2:15
      |vpiFullName:work@m.a
      |vpiActual:
      \_logic_typespec: , line:2:1, endln:2:13
    |vpiName:a
    |vpiFullName:work@m.a
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@m.b), line:2:17, endln:2:18
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiTypespec:
    \_ref_obj: (work@m.b)
      |vpiParent:
      \_logic_var: (work@m.b), line:2:17, endln:2:18
      |vpiFullName:work@m.b
      |vpiActual:
      \_logic_typespec: , line:2:1, endln:2:13
    |vpiName:b
    |vpiFullName:work@m.b
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@m.c), line:3:7, endln:3:8
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiTypespec:
    \_ref_obj: (work@m.c)
      |vpiParent:
      \_logic_var: (work@m.c), line:3:7, endln:3:8
      |vpiFullName:work@m.c
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:6
    |vpiName:c
    |vpiFullName:work@m.c
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@m.d), line:3:10, endln:3:11
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiTypespec:
    \_ref_obj: (work@m.d)
      |vpiParent:
      \_logic_var: (work@m.d), line:3:10, endln:3:11
      |vpiFullName:work@m.d
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:6
    |vpiName:d
    |vpiFullName:work@m.d
    |vpiVisibility:1
  |vpiTypedef:
  \_bit_typespec: (bits), line:4:9, endln:4:19
  |vpiDefName:work@m
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@m.clock), line:1:16, endln:1:21
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiTypespec:
    \_ref_obj: (work@m.clock)
      |vpiParent:
      \_logic_net: (work@m.clock), line:1:16, endln:1:21
      |vpiFullName:work@m.clock
      |vpiActual:
      \_logic_typespec: , line:1:16, endln:1:16
    |vpiName:clock
    |vpiFullName:work@m.clock
  |vpiAssertion:
  \_assert_stmt: (work@m.a2), line:12:1, endln:12:54
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:a2
    |vpiFullName:work@m.a2
    |vpiProperty:
    \_property_spec: , line:12:22, endln:12:52
      |vpiParent:
      \_assert_stmt: (work@m.a2), line:12:1, endln:12:54
      |vpiPropertyExpr:
      \_operation: , line:12:24, endln:12:37
        |vpiParent:
        \_property_spec: , line:12:22, endln:12:52
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@m.a2.clock), line:12:32, endln:12:37
          |vpiParent:
          \_operation: , line:12:24, endln:12:37
          |vpiName:clock
          |vpiFullName:work@m.a2.clock
          |vpiActual:
          \_logic_net: (work@m.clock), line:1:16, endln:1:21
  |vpiTopModule:1
  |vpiPort:
  \_port: (clock), line:1:16, endln:1:21
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:clock
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@m.clock), line:1:16, endln:1:21
      |vpiParent:
      \_port: (clock), line:1:16, endln:1:21
      |vpiName:clock
      |vpiFullName:work@m.clock
      |vpiActual:
      \_logic_net: (work@m.clock), line:1:16, endln:1:21
    |vpiTypedef:
    \_ref_obj: (work@m.clock)
      |vpiParent:
      \_port: (clock), line:1:16, endln:1:21
      |vpiFullName:work@m.clock
      |vpiActual:
      \_logic_typespec: , line:1:16, endln:1:16
    |vpiInstance:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
  |vpiProcess:
  \_always: , line:7:1, endln:8:35
    |vpiParent:
    \_module_inst: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiStmt:
    \_immediate_assert: (a1), line:8:1, endln:8:35
      |vpiParent:
      \_always: , line:7:1, endln:8:35
      |vpiName:a1
      |vpiExpr:
      \_operation: , line:8:12, endln:8:32
        |vpiParent:
        \_immediate_assert: (a1), line:8:1, endln:8:35
        |vpiOpType:14
        |vpiOperand:
        \_operation: , line:8:12, endln:8:20
          |vpiParent:
          \_operation: , line:8:12, endln:8:32
          |vpiTypespec:
          \_ref_obj: (work@m.a1)
            |vpiParent:
            \_operation: , line:8:12, endln:8:20
            |vpiFullName:work@m.a1
            |vpiActual:
            \_bit_typespec: (bits), line:4:9, endln:4:19
          |vpiOpType:67
          |vpiOperand:
          \_ref_obj: (work@m.a1.a), line:8:18, endln:8:19
            |vpiParent:
            \_operation: , line:8:12, endln:8:20
            |vpiName:a
            |vpiFullName:work@m.a1.a
            |vpiActual:
            \_logic_var: (work@m.a), line:2:14, endln:2:15
        |vpiOperand:
        \_operation: , line:8:24, endln:8:32
          |vpiParent:
          \_operation: , line:8:12, endln:8:32
          |vpiTypespec:
          \_ref_obj: (work@m.a1)
            |vpiParent:
            \_operation: , line:8:24, endln:8:32
            |vpiFullName:work@m.a1
            |vpiActual:
            \_bit_typespec: (bits), line:4:9, endln:4:19
          |vpiOpType:67
          |vpiOperand:
          \_ref_obj: (work@m.a1.b), line:8:30, endln:8:31
            |vpiParent:
            \_operation: , line:8:24, endln:8:32
            |vpiName:b
            |vpiFullName:work@m.a1.b
            |vpiActual:
            \_logic_var: (work@m.b), line:2:17, endln:2:18
    |vpiAlwaysType:2
\_weaklyReferenced:
\_bit_typespec: (bits), line:4:9, endln:4:19
  |vpiName:bits
  |vpiTypedefAlias:
  \_ref_obj: (bits)
    |vpiParent:
    \_bit_typespec: (bits), line:4:9, endln:4:19
    |vpiFullName:bits
    |vpiActual:
    \_bit_typespec: (bits), line:4:9, endln:4:19
  |vpiRange:
  \_range: , line:4:13, endln:4:19
    |vpiParent:
    \_bit_typespec: (bits), line:4:9, endln:4:19
    |vpiLeftRange:
    \_constant: , line:4:14, endln:4:16
      |vpiParent:
      \_range: , line:4:13, endln:4:19
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:17, endln:4:18
      |vpiParent:
      \_range: , line:4:13, endln:4:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: (bits), line:4:9, endln:4:19
  |vpiName:bits
  |vpiTypedefAlias:
  \_ref_obj: (bits)
    |vpiParent:
    \_bit_typespec: (bits), line:4:9, endln:4:19
    |vpiFullName:bits
    |vpiActual:
    \_bit_typespec: (bits), line:4:9, endln:4:19
  |vpiRange:
  \_range: , line:4:13, endln:4:19
    |vpiParent:
    \_bit_typespec: (bits), line:4:9, endln:4:19
    |vpiLeftRange:
    \_constant: , line:4:14, endln:4:16
      |vpiParent:
      \_range: , line:4:13, endln:4:19
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:17, endln:4:18
      |vpiParent:
      \_range: , line:4:13, endln:4:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:1:16, endln:1:16
\_logic_typespec: , line:1:16, endln:1:16
  |vpiParent:
  \_logic_net: (work@m.clock), line:1:16, endln:1:21
\_logic_typespec: , line:2:1, endln:2:13
  |vpiParent:
  \_logic_var: (work@m.b), line:2:17, endln:2:18
  |vpiRange:
  \_range: , line:2:7, endln:2:13
    |vpiParent:
    \_logic_typespec: , line:2:1, endln:2:13
    |vpiLeftRange:
    \_constant: , line:2:8, endln:2:10
      |vpiParent:
      \_range: , line:2:7, endln:2:13
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:11, endln:2:12
      |vpiParent:
      \_range: , line:2:7, endln:2:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:1, endln:3:6
  |vpiParent:
  \_logic_var: (work@m.d), line:3:10, endln:3:11
\_logic_typespec: , line:1:16, endln:1:16
\_logic_typespec: , line:2:1, endln:2:13
  |vpiRange:
  \_range: , line:2:7, endln:2:13
    |vpiParent:
    \_logic_typespec: , line:2:1, endln:2:13
    |vpiLeftRange:
    \_constant: , line:2:8, endln:2:10
      |vpiParent:
      \_range: , line:2:7, endln:2:13
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:11, endln:2:12
      |vpiParent:
      \_range: , line:2:7, endln:2:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:1, endln:2:13
  |vpiRange:
  \_range: , line:2:7, endln:2:13
    |vpiParent:
    \_logic_typespec: , line:2:1, endln:2:13
    |vpiLeftRange:
    \_constant: , line:2:8, endln:2:10
      |vpiParent:
      \_range: , line:2:7, endln:2:13
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:11, endln:2:12
      |vpiParent:
      \_range: , line:2:7, endln:2:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:1, endln:3:6
\_logic_typespec: , line:3:1, endln:3:6
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/Assertions/dut.sv | ${SURELOG_DIR}/build/regression/Assertions/roundtrip/dut_000.sv | 10 | 13 |