.. 
   Input file: docs/IP_REFERENCES/APB_SOC_CTRL_reference.md

Register map
^^^^^^^^^^^^


Overview
""""""""


Refer to :ref:`GAP9 address map<REF_MEMORY_MAP_DETAIL>` for the base address to be used.

.. table:: 
    :align: center
    :widths: 40 12 12 90

    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |                              Name                               |Offset|Width|                        Description                        |
    +=================================================================+======+=====+===========================================================+
    |:ref:`INFO<apb_soc_ctrl__INFO>`                                  |0x0   |   32|Core information register.                                 |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`FC_BOOT<apb_soc_ctrl__FC_BOOT>`                            |0x4   |   32|Boot address                                               |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`FC_FETCH<apb_soc_ctrl__FC_FETCH>`                          |0x8   |   32|FC Fetch enable                                            |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CL_ISOLATE<apb_soc_ctrl__CL_ISOLATE>`                      |0xC   |   32|Isolate cluster register                                   |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADFUN0<apb_soc_ctrl__PADFUN0>`                            |0x10  |   32|Mux config register (pad 0-15)                             |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADFUN1<apb_soc_ctrl__PADFUN1>`                            |0x14  |   32|Mux config register (pad 16-31)                            |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADFUN2<apb_soc_ctrl__PADFUN2>`                            |0x18  |   32|Mux config register (pad 32-47)                            |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADFUN3<apb_soc_ctrl__PADFUN3>`                            |0x1C  |   32|Mux config register (pad 48-63)                            |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADFUN4<apb_soc_ctrl__PADFUN4>`                            |0x20  |   32|Mux config register (pad 64-79)                            |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADFUN5<apb_soc_ctrl__PADFUN5>`                            |0x24  |   32|Mux config register (pad 80-89)                            |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`FEATURE_DISABLE_QK<apb_soc_ctrl__FEATURE_DISABLE_QK>`      |0x28  |   32|Feature disablement for Quiddikey features                 |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG0<apb_soc_ctrl__PADCFG0>`                            |0x30  |   32|Function register (pad 0 to 3)                             |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG1<apb_soc_ctrl__PADCFG1>`                            |0x34  |   32|Function register (pad 4 to 7)                             |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG2<apb_soc_ctrl__PADCFG2>`                            |0x38  |   32|Function register (pad 8 to 11)                            |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG3<apb_soc_ctrl__PADCFG3>`                            |0x3C  |   32|Function register (pad 12 to 15)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG4<apb_soc_ctrl__PADCFG4>`                            |0x40  |   32|Function register (pad 16 to 19)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG5<apb_soc_ctrl__PADCFG5>`                            |0x44  |   32|Function register (pad 20 to 23)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG6<apb_soc_ctrl__PADCFG6>`                            |0x48  |   32|Function register (pad 24 to 27)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG7<apb_soc_ctrl__PADCFG7>`                            |0x4C  |   32|Function register (pad 28 to 31)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG8<apb_soc_ctrl__PADCFG8>`                            |0x50  |   32|Function register (pad 32 to 35)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG9<apb_soc_ctrl__PADCFG9>`                            |0x54  |   32|Function register (pad 36 to 39)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG10<apb_soc_ctrl__PADCFG10>`                          |0x58  |   32|Function register (pad 40 to 43)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG11<apb_soc_ctrl__PADCFG11>`                          |0x5C  |   32|Function register (pad 44 to 47)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG12<apb_soc_ctrl__PADCFG12>`                          |0x60  |   32|Function register (pad 48 to 51)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG13<apb_soc_ctrl__PADCFG13>`                          |0x64  |   32|Function register (pad 52 to 55)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG14<apb_soc_ctrl__PADCFG14>`                          |0x68  |   32|Function register (pad 56 to 59)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG15<apb_soc_ctrl__PADCFG15>`                          |0x6C  |   32|Function register (pad 60 to 63)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG16<apb_soc_ctrl__PADCFG16>`                          |0x70  |   32|Function register (pad 64 to 67)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG17<apb_soc_ctrl__PADCFG17>`                          |0x74  |   32|Function register (pad 68 to 71)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG18<apb_soc_ctrl__PADCFG18>`                          |0x78  |   32|Function register (pad 72 to 75)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG19<apb_soc_ctrl__PADCFG19>`                          |0x7C  |   32|Function register (pad 76 to 79)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG20<apb_soc_ctrl__PADCFG20>`                          |0x80  |   32|Function register (pad 80 to 83)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG21<apb_soc_ctrl__PADCFG21>`                          |0x84  |   32|Function register (pad 84 to 87)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG22<apb_soc_ctrl__PADCFG22>`                          |0x88  |   32|Function register (pad 88 to 89)                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`REG_REPROG_PAD0<apb_soc_ctrl__REG_REPROG_PAD0>`            |0x90  |   32|Controls reprogrammable pads 27,28,29,30,34                |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`REG_REPROG_PAD1<apb_soc_ctrl__REG_REPROG_PAD1>`            |0x94  |   32|Controls reprogrammable pads 35,40,41,42,43                |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`REG_REPROG_PAD2<apb_soc_ctrl__REG_REPROG_PAD2>`            |0x98  |   32|Controls reprogrammable pads 44,45,60,61,62                |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`REG_REPROG_PAD3<apb_soc_ctrl__REG_REPROG_PAD3>`            |0x9C  |   32|Controls reprogrammable pads 63,65,66,67,68                |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CL_BUSY<apb_soc_ctrl__CL_BUSY>`                            |0xB0  |   32|Cluster busy register                                      |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`JTAGREG<apb_soc_ctrl__JTAGREG>`                            |0xB4  |   32|JTAG external register                                     |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`REF_FAST_CLK_DIV<apb_soc_ctrl__REF_FAST_CLK_DIV>`          |0xB8  |   32|Read only, reference fast clk divided by power of 2        |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SW_RST<apb_soc_ctrl__SW_RST>`                              |0xBC  |   32|Software reset, reboot                                     |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CORESTATUS<apb_soc_ctrl__CORESTATUS>`                      |0xC0  |   32|EOC and chip status register                               |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`BOOTSEL<apb_soc_ctrl__BOOTSEL>`                            |0xC4  |   32|Value of pad bootsel                                       |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`WD_RST_RST<apb_soc_ctrl__WD_RST_RST>`                      |0xC8  |   32|Rearm WD timeout                                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`WD_RST_SET<apb_soc_ctrl__WD_RST_SET>`                      |0xCC  |   32|Set WD timer                                               |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`RWM_CSI2<apb_soc_ctrl__RWM_CSI2>`                          |0xD0  |   32|Margin adjust settings for CSI-2 Controller                |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`IDLE_MODE<apb_soc_ctrl__IDLE_MODE>`                        |0xD4  |   32|Activates IDLE MODE                                        |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`RWM_ANC<apb_soc_ctrl__RWM_ANC>`                            |0xD8  |   32|Margin adjust settings for SFU                             |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`REF_CLK_MUX<apb_soc_ctrl__REF_CLK_MUX>`                    |0xDC  |   32|Reference clock selection                                  |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SUPERVISOR_DBG<apb_soc_ctrl__SUPERVISOR_DBG>`              |0xE0  |   32|                                                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`DBG_CTRL<apb_soc_ctrl__DBG_CTRL>`                          |0xE4  |   32|Debug access control                                       |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CLK_DIV_I3C<apb_soc_ctrl__CLK_DIV_I3C>`                    |0xF0  |   32|Clock divider for I3C                                      |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CLK_EN_QUIDDIKEY<apb_soc_ctrl__CLK_EN_QUIDDIKEY>`          |0xF4  |   32|Quiddikey enablement                                       |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_CTRL_INFO<apb_soc_ctrl__SLEEP_CTRL_INFO>`            |0xF8  |   32|Safe domain's Sleep control info                           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`VERSION<apb_soc_ctrl__VERSION>`                            |0xFC  |   32|Show chip version (User controlled)                        |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_SPIS_CTRL<apb_soc_ctrl__SLEEP_SPIS_CTRL>`            |0x100 |   32|Sleep SPIS control                                         |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_CTRL<apb_soc_ctrl__SLEEP_CTRL>`                      |0x104 |   32|Sleep control                                              |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_GPIO_CTRL<apb_soc_ctrl__SLEEP_GPIO_CTRL>`            |0x108 |   32|Sleep GPIO control                                         |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_CNT_CTRL<apb_soc_ctrl__SLEEP_CNT_CTRL>`              |0x10C |   32|Sleep Counter control                                      |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`REG_OSC_CTRL<apb_soc_ctrl__REG_OSC_CTRL>`                  |0x110 |   32|Controls fast oscillator                                   |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CLK_DIV_REF_FAST_POW2<apb_soc_ctrl__CLK_DIV_REF_FAST_POW2>`|0x118 |   32|Controls fast oscillator pow2 divider                      |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`FEATURE_DISABLE<apb_soc_ctrl__FEATURE_DISABLE>`            |0x120 |   32|Feature disablement from always on (safe) domain           |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_PAD_CFG0<apb_soc_ctrl__SLEEP_PAD_CFG0>`              |0x140 |   32|Sleep pad control                                          |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_PAD_CFG1<apb_soc_ctrl__SLEEP_PAD_CFG1>`              |0x144 |   32|Sleep pad control                                          |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_PAD_CFG2<apb_soc_ctrl__SLEEP_PAD_CFG2>`              |0x148 |   32|Sleep pad control                                          |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_PAD_CFG3<apb_soc_ctrl__SLEEP_PAD_CFG3>`              |0x14C |   32|Sleep pad control                                          |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_PAD_CFG4<apb_soc_ctrl__SLEEP_PAD_CFG4>`              |0x150 |   32|Sleep pad control                                          |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_PAD_CFG5<apb_soc_ctrl__SLEEP_PAD_CFG5>`              |0x154 |   32|Sleep pad control                                          |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_PAD_CFG6<apb_soc_ctrl__SLEEP_PAD_CFG6>`              |0x158 |   32|Sleep pad control                                          |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`L2_CTRL_ACTIVE<apb_soc_ctrl__L2_CTRL_ACTIVE>`              |0x15C |   32|Controls L2 power when SOC is powered on                   |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`L2_PWR_ACTIVE<apb_soc_ctrl__L2_PWR_ACTIVE>`                |0x160 |   32|Controls L2 power when SOC is powered on                   |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`NEVACFG<apb_soc_ctrl__NEVACFG>`                            |0x164 |   32|NEVA config                                                |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`TRCCFG<apb_soc_ctrl__TRCCFG>`                              |0x168 |   32|TRC config                                                 |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`RWM_L2_MEM<apb_soc_ctrl__RWM_L2_MEM>`                      |0x16C |   32|Read/write margins for L2 and ROM memories                 |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CLU_SW_RSTN<apb_soc_ctrl__CLU_SW_RSTN>`                    |0x170 |   32|Cluster software reset                                     |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`L2_PWR<apb_soc_ctrl__L2_PWR>`                              |0x174 |   32|Controls L2 power when SOC is off (deep/retentive sleep)   |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`L2_CTRL<apb_soc_ctrl__L2_CTRL>`                            |0x178 |   32|Controls L2 power when SOC is off (deep/retentive sleep)   |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`BORCFG<apb_soc_ctrl__BORCFG>`                              |0x180 |   32|Controls the brown-out reset                               |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`RARMODE<apb_soc_ctrl__RARMODE>`                            |0x184 |   32|Controls configuration of the DC-DC modulation at low loads|
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`ABBCFG<apb_soc_ctrl__ABBCFG>`                              |0x188 |   32|Used to disable adaptive body-bias                         |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`L2_ACK<apb_soc_ctrl__L2_ACK>`                              |0x18C |   32|Acknowledge/status signals from L2 memories                |
    +-----------------------------------------------------------------+------+-----+-----------------------------------------------------------+

.. _apb_soc_ctrl__INFO:

INFO
""""

Core information register.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+------+------------------+
    |Bit #|R/W|  Name  |Reset |   Description    |
    +=====+===+========+======+==================+
    |15:0 |R  |NB_CL   |0x0008|Number of clusters|
    +-----+---+--------+------+------------------+
    |31:16|R  |NB_CORES|0x0001|Number of cores   |
    +-----+---+--------+------+------------------+

.. _apb_soc_ctrl__FC_BOOT:

FC_BOOT
"""""""

Boot address

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+---------------+
    |Bit #|R/W|Name|  Reset   |  Description  |
    +=====+===+====+==========+===============+
    |31:0 |R/W|ADDR|0x1A000080|FC Boot Address|
    +-----+---+----+----------+---------------+

.. _apb_soc_ctrl__FC_FETCH:

FC_FETCH
""""""""

FC Fetch enable

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+---------------+
    |Bit #|R/W|Name |Reset|  Description  |
    +=====+===+=====+=====+===============+
    |    0|R/W|FC_FE|0x1  |FC Fetch Enable|
    +-----+---+-----+-----+---------------+

.. _apb_soc_ctrl__CL_ISOLATE:

CL_ISOLATE
""""""""""

Isolate cluster register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+---------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                      Description                                      |
    +=====+===+====+=====+=======================================================================================+
    |    0|R/W|EN  |0x1  |Isolate cluster. Inhibits AXI transactions from cluster to SoC: b0: Disable; b1: Enable|
    +-----+---+----+-----+---------------------------------------------------------------------------------------+

.. _apb_soc_ctrl__PADFUN0:

PADFUN0
"""""""

Mux config register (pad 0-15)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+-------------------------------------+
    |Bit #|R/W|  Name   |Reset|             Description             |
    +=====+===+=========+=====+=====================================+
    |1:0  |R/W|PADMUX_0 |0x1  |Selects between: hyper0_ckn / gpio0  |
    +-----+---+---------+-----+-------------------------------------+
    |3:2  |R/W|PADMUX_1 |0x1  |Selects between: hyper0_ck / gpio1   |
    +-----+---+---------+-----+-------------------------------------+
    |5:4  |R/W|PADMUX_2 |0x1  |Selects between: hyper0_dq0 / gpio2  |
    +-----+---+---------+-----+-------------------------------------+
    |7:6  |R/W|PADMUX_3 |0x1  |Selects between: hyper0_dq1 / gpio3  |
    +-----+---+---------+-----+-------------------------------------+
    |9:8  |R/W|PADMUX_4 |0x1  |Selects between: hyper0_dq2 / gpio4  |
    +-----+---+---------+-----+-------------------------------------+
    |11:10|R/W|PADMUX_5 |0x1  |Selects between: hyper0_dq3 / gpio5  |
    +-----+---+---------+-----+-------------------------------------+
    |13:12|R/W|PADMUX_6 |0x1  |Selects between: hyper0_dq4 / gpio6  |
    +-----+---+---------+-----+-------------------------------------+
    |15:14|R/W|PADMUX_7 |0x1  |Selects between: hyper0_dq5 / gpio7  |
    +-----+---+---------+-----+-------------------------------------+
    |17:16|R/W|PADMUX_8 |0x1  |Selects between: hyper0_dq6 / gpio8  |
    +-----+---+---------+-----+-------------------------------------+
    |19:18|R/W|PADMUX_9 |0x1  |Selects between: hyper0_dq7 / gpio9  |
    +-----+---+---------+-----+-------------------------------------+
    |21:20|R/W|PADMUX_10|0x1  |Selects between: hyper0_csn0 / gpio10|
    +-----+---+---------+-----+-------------------------------------+
    |23:22|R/W|PADMUX_11|0x1  |Selects between: hyper0_csn1 / gpio11|
    +-----+---+---------+-----+-------------------------------------+
    |25:24|R/W|PADMUX_12|0x1  |Selects between: hyper0_rwds / gpio12|
    +-----+---+---------+-----+-------------------------------------+
    |27:26|R/W|PADMUX_13|0x1  |Selects between: hyper1_ckn / gpio13 |
    +-----+---+---------+-----+-------------------------------------+
    |29:28|R/W|PADMUX_14|0x1  |Selects between: hyper1_ck / gpio14  |
    +-----+---+---------+-----+-------------------------------------+
    |31:30|R/W|PADMUX_15|0x1  |Selects between: hyper1_dq0 / gpio15 |
    +-----+---+---------+-----+-------------------------------------+

.. _apb_soc_ctrl__PADFUN1:

PADFUN1
"""""""

Mux config register (pad 16-31)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                  Description                   |
    +=====+===+=========+=====+================================================+
    |1:0  |R/W|PADMUX_16|0x1  |Selects between: hyper1_dq1 / gpio16            |
    +-----+---+---------+-----+------------------------------------------------+
    |3:2  |R/W|PADMUX_17|0x1  |Selects between: hyper1_dq2 / gpio17            |
    +-----+---+---------+-----+------------------------------------------------+
    |5:4  |R/W|PADMUX_18|0x1  |Selects between: hyper1_dq3 / gpio18            |
    +-----+---+---------+-----+------------------------------------------------+
    |7:6  |R/W|PADMUX_19|0x1  |Selects between: hyper1_dq4 / gpio19            |
    +-----+---+---------+-----+------------------------------------------------+
    |9:8  |R/W|PADMUX_20|0x1  |Selects between: hyper1_dq5 / gpio20            |
    +-----+---+---------+-----+------------------------------------------------+
    |11:10|R/W|PADMUX_21|0x1  |Selects between: hyper1_dq6 / gpio21            |
    +-----+---+---------+-----+------------------------------------------------+
    |13:12|R/W|PADMUX_22|0x1  |Selects between: hyper1_dq7 / gpio22            |
    +-----+---+---------+-----+------------------------------------------------+
    |15:14|R/W|PADMUX_23|0x1  |Selects between: hyper1_csn0 / gpio23           |
    +-----+---+---------+-----+------------------------------------------------+
    |17:16|R/W|PADMUX_24|0x1  |Selects between: hyper1_csn1 / gpio24           |
    +-----+---+---------+-----+------------------------------------------------+
    |19:18|R/W|PADMUX_25|0x1  |Selects between: hyper1_rwds / gpio25           |
    +-----+---+---------+-----+------------------------------------------------+
    |21:20|R/W|PADMUX_26|0x1  |Selects between: spi0_sck / gpio26              |
    +-----+---+---------+-----+------------------------------------------------+
    |23:22|R/W|PADMUX_27|0x1  |Selects between: mux_group_sel_spi0_cs0 / gpio27|
    +-----+---+---------+-----+------------------------------------------------+
    |25:24|R/W|PADMUX_28|0x1  |Selects between: mux_group_sel_spi0_cs1 / gpio28|
    +-----+---+---------+-----+------------------------------------------------+
    |27:26|R/W|PADMUX_29|0x1  |Selects between: mux_group_sel_spi0_cs2 / gpio29|
    +-----+---+---------+-----+------------------------------------------------+
    |29:28|R/W|PADMUX_30|0x1  |Selects between: mux_group_sel_spi0_cs3 / gpio30|
    +-----+---+---------+-----+------------------------------------------------+
    |31:30|R/W|PADMUX_31|0x1  |Selects between: spi0_sdo / gpio31              |
    +-----+---+---------+-----+------------------------------------------------+

.. _apb_soc_ctrl__PADFUN2:

PADFUN2
"""""""

Mux config register (pad 32-47)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+-----------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                        Description                        |
    +=====+===+=========+=====+===========================================================+
    |1:0  |R/W|PADMUX_32|0x1  |Selects between: spi0_sdi / gpio32                         |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |3:2  |R/W|PADMUX_33|0x1  |Selects between: spi1_sck / gpio33 / uart3_clk             |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |5:4  |R/W|PADMUX_34|0x1  |Selects between: mux_group_sel_spi1_cs0 / gpio34           |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |7:6  |R/W|PADMUX_35|0x1  |Selects between: mux_group_sel_spi1_cs1 / gpio35           |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |9:8  |R/W|PADMUX_36|0x1  |Selects between: spi1_cs2 / gpio36 / uart3_cts / spi1_sdio2|
    +-----+---+---------+-----+-----------------------------------------------------------+
    |11:10|R/W|PADMUX_37|0x1  |Selects between: spi1_cs3 / gpio37 / uart3_rts / spi1_sdio3|
    +-----+---+---------+-----+-----------------------------------------------------------+
    |13:12|R/W|PADMUX_38|0x1  |Selects between: spi1_sdo / gpio38                         |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |15:14|R/W|PADMUX_39|0x1  |Selects between: spi1_sdi / gpio39                         |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |17:16|R/W|PADMUX_40|0x1  |Selects between: mux_group_sel_i2c0_sda / gpio40           |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |19:18|R/W|PADMUX_41|0x1  |Selects between: mux_group_sel_i2c0_scl / gpio41           |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |21:20|R/W|PADMUX_42|0x1  |Selects between: mux_group_sel_i2c1_sda / gpio42           |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |23:22|R/W|PADMUX_43|0x1  |Selects between: mux_group_sel_i2c1_scl / gpio43           |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |25:24|R/W|PADMUX_44|0x1  |Selects between: mux_group_sel_i2c2_sda / gpio44           |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |27:26|R/W|PADMUX_45|0x1  |Selects between: mux_group_sel_i2c2_scl / gpio45           |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |29:28|R/W|PADMUX_46|0x1  |Selects between: i3c_sda / gpio46 / i2c3_sda / spi0_sdio2  |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |31:30|R/W|PADMUX_47|0x1  |Selects between: i3c_scl / gpio47 / i2c3_scl / spi0_sdio3  |
    +-----+---+---------+-----+-----------------------------------------------------------+

.. _apb_soc_ctrl__PADFUN3:

PADFUN3
"""""""

Mux config register (pad 48-63)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+-------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                   Description                   |
    +=====+===+=========+=====+=================================================+
    |1:0  |R/W|PADMUX_48|0x1  |Selects between: i2s0_sck / gpio48 / uart2_clk   |
    +-----+---+---------+-----+-------------------------------------------------+
    |3:2  |R/W|PADMUX_49|0x1  |Selects between: i2s0_ws / gpio49                |
    +-----+---+---------+-----+-------------------------------------------------+
    |5:4  |R/W|PADMUX_50|0x1  |Selects between: i2s0_sdi / gpio50               |
    +-----+---+---------+-----+-------------------------------------------------+
    |7:6  |R/W|PADMUX_51|0x1  |Selects between: i2s0_sdo / gpio51               |
    +-----+---+---------+-----+-------------------------------------------------+
    |9:8  |R/W|PADMUX_52|0x1  |Selects between: i2s1_sck / gpio52               |
    +-----+---+---------+-----+-------------------------------------------------+
    |11:10|R/W|PADMUX_53|0x1  |Selects between: i2s1_ws / gpio53 / spi2_cs1     |
    +-----+---+---------+-----+-------------------------------------------------+
    |13:12|R/W|PADMUX_54|0x1  |Selects between: i2s1_sdi / gpio54 / spi2_cs2    |
    +-----+---+---------+-----+-------------------------------------------------+
    |15:14|R/W|PADMUX_55|0x1  |Selects between: i2s1_sdo / gpio55 / spi2_cs3    |
    +-----+---+---------+-----+-------------------------------------------------+
    |17:16|R/W|PADMUX_56|0x1  |Selects between: i2s2_sck / gpio56 / spi2_sck    |
    +-----+---+---------+-----+-------------------------------------------------+
    |19:18|R/W|PADMUX_57|0x1  |Selects between: i2s2_ws / gpio57 / spi2_cs0     |
    +-----+---+---------+-----+-------------------------------------------------+
    |21:20|R/W|PADMUX_58|0x1  |Selects between: i2s2_sdi / gpio58 / spi2_sdi    |
    +-----+---+---------+-----+-------------------------------------------------+
    |23:22|R/W|PADMUX_59|0x1  |Selects between: i2s2_sdo / gpio59 / spi2_sdo    |
    +-----+---+---------+-----+-------------------------------------------------+
    |25:24|R/W|PADMUX_60|0x1  |Selects between: mux_group_sel_uart0_rx / gpio60 |
    +-----+---+---------+-----+-------------------------------------------------+
    |27:26|R/W|PADMUX_61|0x1  |Selects between: mux_group_sel_uart0_tx / gpio61 |
    +-----+---+---------+-----+-------------------------------------------------+
    |29:28|R/W|PADMUX_62|0x1  |Selects between: mux_group_sel_uart0_cts / gpio62|
    +-----+---+---------+-----+-------------------------------------------------+
    |31:30|R/W|PADMUX_63|0x1  |Selects between: mux_group_sel_uart0_rts / gpio63|
    +-----+---+---------+-----+-------------------------------------------------+

.. _apb_soc_ctrl__PADFUN4:

PADFUN4
"""""""

Mux config register (pad 64-79)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+-----------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                        Description                        |
    +=====+===+=========+=====+===========================================================+
    |1:0  |R/W|PADMUX_64|0x1  |Selects between: uart0_clk / gpio64                        |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |3:2  |R/W|PADMUX_65|0x1  |Selects between: mux_group_sel_uart1_rx / gpio65           |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |5:4  |R/W|PADMUX_66|0x1  |Selects between: mux_group_sel_uart1_tx / gpio66           |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |7:6  |R/W|PADMUX_67|0x1  |Selects between: mux_group_sel_pwm0 / gpio67               |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |9:8  |R/W|PADMUX_68|0x1  |Selects between: mux_group_sel_pwm1 / gpio68               |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |11:10|R/W|PADMUX_69|0x1  |Selects between: uart1_clk / gpio69                        |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |13:12|R/W|PADMUX_70|0x1  |Selects between: cam_pclk / gpio70 / spi3_sck              |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |15:14|R/W|PADMUX_71|0x1  |Selects between: cam_hsync / gpio71 / spi3_cs0 / csi2_hsync|
    +-----+---+---------+-----+-----------------------------------------------------------+
    |17:16|R/W|PADMUX_72|0x1  |Selects between: cam_data0 / gpio72 / spi3_cs1             |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |19:18|R/W|PADMUX_73|0x1  |Selects between: cam_data1 / gpio73 / spi3_cs2             |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |21:20|R/W|PADMUX_74|0x1  |Selects between: cam_data2 / gpio74 / spi3_cs3             |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |23:22|R/W|PADMUX_75|0x1  |Selects between: cam_data3 / gpio75 / spi3_sdo             |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |25:24|R/W|PADMUX_76|0x1  |Selects between: cam_data4 / gpio76 / spi3_sdi             |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |27:26|R/W|PADMUX_77|0x1  |Selects between: cam_data5 / gpio77 / observability1       |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |29:28|R/W|PADMUX_78|0x1  |Selects between: cam_data6 / gpio78 / observability2       |
    +-----+---+---------+-----+-----------------------------------------------------------+
    |31:30|R/W|PADMUX_79|0x1  |Selects between: cam_data7 / gpio79 / observability3       |
    +-----+---+---------+-----+-----------------------------------------------------------+

.. _apb_soc_ctrl__PADFUN5:

PADFUN5
"""""""

Mux config register (pad 80-89)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+-----------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                           Description                           |
    +=====+===+=========+=====+=================================================================+
    |1:0  |R/W|PADMUX_80|0x1  |Selects between: cam_vsync / gpio80 / observability4 / csi2_vsync|
    +-----+---+---------+-----+-----------------------------------------------------------------+
    |3:2  |R/W|PADMUX_81|0x0  |Selects between: jtag_tck / gpio81 / uart4_clk                   |
    +-----+---+---------+-----+-----------------------------------------------------------------+
    |5:4  |R/W|PADMUX_82|0x0  |Selects between: jtag_tdi / gpio82 / uart4_rx                    |
    +-----+---+---------+-----+-----------------------------------------------------------------+
    |7:6  |R/W|PADMUX_83|0x0  |Selects between: jtag_tdo / gpio83 / uart4_tx                    |
    +-----+---+---------+-----+-----------------------------------------------------------------+
    |9:8  |R/W|PADMUX_84|0x0  |Selects between: jtag_tms / gpio84 / uart4_cts                   |
    +-----+---+---------+-----+-----------------------------------------------------------------+
    |11:10|R/W|PADMUX_85|0x0  |Selects between: jtag_trst / gpio85 / uart4_rts                  |
    +-----+---+---------+-----+-----------------------------------------------------------------+
    |13:12|R/W|PADMUX_86|0x1  |Selects between: wakeup_spi2_sck / gpio86                        |
    +-----+---+---------+-----+-----------------------------------------------------------------+
    |15:14|R/W|PADMUX_87|0x1  |Selects between: wakeup_spi2_sdi / gpio87                        |
    +-----+---+---------+-----+-----------------------------------------------------------------+
    |17:16|R/W|PADMUX_88|0x1  |Selects between: wakeup_spi2_sdo / gpio88                        |
    +-----+---+---------+-----+-----------------------------------------------------------------+
    |19:18|R/W|PADMUX_89|0x1  |Selects between: wakeup_spi2_cs0 / gpio89                        |
    +-----+---+---------+-----+-----------------------------------------------------------------+

.. _apb_soc_ctrl__FEATURE_DISABLE_QK:

FEATURE_DISABLE_QK
""""""""""""""""""

Feature disablement for Quiddikey features

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------------+-----+---------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|          Name          |Reset|                                                  Description                                                  |
    +=====+===+========================+=====+===============================================================================================================+
    |    0|R/W|DISABLE_QUIDDIKEY_UNWRAP|0x0  |Disable Quiddikey unwrap                                                                                       |
    +-----+---+------------------------+-----+---------------------------------------------------------------------------------------------------------------+
    |    1|R/W|DISABLE_QUIDDIKEY_ENROLL|0x0  |Disable Quiddikey enroll                                                                                       |
    +-----+---+------------------------+-----+---------------------------------------------------------------------------------------------------------------+
    |   31|R/W|DISABLE_LOCK            |0x0  |When set, DISABLE_* registers cannot be written to zero. Configuration is lost when SoC domain is switched off.|
    +-----+---+------------------------+-----+---------------------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl__PADCFG0:

PADCFG0
"""""""

Function register (pad 0 to 3)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------------+-----+-------------------------------+
    |Bit #|R/W|        Name        |Reset|          Description          |
    +=====+===+====================+=====+===============================+
    |    0|R/W|PAD_0_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+--------------------+-----+-------------------------------+
    |    1|R/W|PAD_0_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+--------------------+-----+-------------------------------+
    |3:2  |R/W|PAD_0_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+--------------------+-----+-------------------------------+
    |    8|R/W|PAD_1_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+--------------------+-----+-------------------------------+
    |    9|R/W|PAD_1_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+--------------------+-----+-------------------------------+
    |11:10|R/W|PAD_1_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+--------------------+-----+-------------------------------+
    |   16|R/W|PAD_2_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+--------------------+-----+-------------------------------+
    |   17|R/W|PAD_2_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+--------------------+-----+-------------------------------+
    |19:18|R/W|PAD_2_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+--------------------+-----+-------------------------------+
    |   24|R/W|PAD_3_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+--------------------+-----+-------------------------------+
    |   25|R/W|PAD_3_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+--------------------+-----+-------------------------------+
    |27:26|R/W|PAD_3_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+--------------------+-----+-------------------------------+

.. _apb_soc_ctrl__PADCFG1:

PADCFG1
"""""""

Function register (pad 4 to 7)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------------+-----+-------------------------------+
    |Bit #|R/W|        Name        |Reset|          Description          |
    +=====+===+====================+=====+===============================+
    |    0|R/W|PAD_4_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+--------------------+-----+-------------------------------+
    |    1|R/W|PAD_4_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+--------------------+-----+-------------------------------+
    |3:2  |R/W|PAD_4_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+--------------------+-----+-------------------------------+
    |    8|R/W|PAD_5_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+--------------------+-----+-------------------------------+
    |    9|R/W|PAD_5_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+--------------------+-----+-------------------------------+
    |11:10|R/W|PAD_5_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+--------------------+-----+-------------------------------+
    |   16|R/W|PAD_6_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+--------------------+-----+-------------------------------+
    |   17|R/W|PAD_6_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+--------------------+-----+-------------------------------+
    |19:18|R/W|PAD_6_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+--------------------+-----+-------------------------------+
    |   24|R/W|PAD_7_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+--------------------+-----+-------------------------------+
    |   25|R/W|PAD_7_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+--------------------+-----+-------------------------------+
    |27:26|R/W|PAD_7_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+--------------------+-----+-------------------------------+

.. _apb_soc_ctrl__PADCFG2:

PADCFG2
"""""""

Function register (pad 8 to 11)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------------+-----+-------------------------------+
    |Bit #|R/W|        Name         |Reset|          Description          |
    +=====+===+=====================+=====+===============================+
    |    0|R/W|PAD_8_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+---------------------+-----+-------------------------------+
    |    1|R/W|PAD_8_PULL_UP        |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+---------------------+-----+-------------------------------+
    |3:2  |R/W|PAD_8_DRIVE_STRENGTH |0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+---------------------+-----+-------------------------------+
    |    8|R/W|PAD_9_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+---------------------+-----+-------------------------------+
    |    9|R/W|PAD_9_PULL_UP        |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+---------------------+-----+-------------------------------+
    |11:10|R/W|PAD_9_DRIVE_STRENGTH |0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+---------------------+-----+-------------------------------+
    |   16|R/W|PAD_10_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+---------------------+-----+-------------------------------+
    |   17|R/W|PAD_10_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+---------------------+-----+-------------------------------+
    |19:18|R/W|PAD_10_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+---------------------+-----+-------------------------------+
    |   24|R/W|PAD_11_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+---------------------+-----+-------------------------------+
    |   25|R/W|PAD_11_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+---------------------+-----+-------------------------------+
    |27:26|R/W|PAD_11_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+---------------------+-----+-------------------------------+

.. _apb_soc_ctrl__PADCFG3:

PADCFG3
"""""""

Function register (pad 12 to 15)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------------+-----+-------------------------------+
    |Bit #|R/W|        Name         |Reset|          Description          |
    +=====+===+=====================+=====+===============================+
    |    0|R/W|PAD_12_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+---------------------+-----+-------------------------------+
    |    1|R/W|PAD_12_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+---------------------+-----+-------------------------------+
    |3:2  |R/W|PAD_12_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+---------------------+-----+-------------------------------+
    |    8|R/W|PAD_13_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+---------------------+-----+-------------------------------+
    |    9|R/W|PAD_13_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+---------------------+-----+-------------------------------+
    |11:10|R/W|PAD_13_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+---------------------+-----+-------------------------------+
    |   16|R/W|PAD_14_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+---------------------+-----+-------------------------------+
    |   17|R/W|PAD_14_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+---------------------+-----+-------------------------------+
    |19:18|R/W|PAD_14_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+---------------------+-----+-------------------------------+
    |   24|R/W|PAD_15_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+---------------------+-----+-------------------------------+
    |   25|R/W|PAD_15_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+---------------------+-----+-------------------------------+
    |27:26|R/W|PAD_15_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+---------------------+-----+-------------------------------+

.. _apb_soc_ctrl__PADCFG4:

PADCFG4
"""""""

Function register (pad 16 to 19)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------------+-----+-------------------------------+
    |Bit #|R/W|        Name         |Reset|          Description          |
    +=====+===+=====================+=====+===============================+
    |    0|R/W|PAD_16_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+---------------------+-----+-------------------------------+
    |    1|R/W|PAD_16_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+---------------------+-----+-------------------------------+
    |3:2  |R/W|PAD_16_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+---------------------+-----+-------------------------------+
    |    8|R/W|PAD_17_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+---------------------+-----+-------------------------------+
    |    9|R/W|PAD_17_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+---------------------+-----+-------------------------------+
    |11:10|R/W|PAD_17_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+---------------------+-----+-------------------------------+
    |   16|R/W|PAD_18_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+---------------------+-----+-------------------------------+
    |   17|R/W|PAD_18_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+---------------------+-----+-------------------------------+
    |19:18|R/W|PAD_18_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+---------------------+-----+-------------------------------+
    |   24|R/W|PAD_19_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+---------------------+-----+-------------------------------+
    |   25|R/W|PAD_19_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+---------------------+-----+-------------------------------+
    |27:26|R/W|PAD_19_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+---------------------+-----+-------------------------------+

.. _apb_soc_ctrl__PADCFG5:

PADCFG5
"""""""

Function register (pad 20 to 23)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------------+-----+-------------------------------+
    |Bit #|R/W|        Name         |Reset|          Description          |
    +=====+===+=====================+=====+===============================+
    |    0|R/W|PAD_20_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+---------------------+-----+-------------------------------+
    |    1|R/W|PAD_20_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+---------------------+-----+-------------------------------+
    |3:2  |R/W|PAD_20_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+---------------------+-----+-------------------------------+
    |    8|R/W|PAD_21_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+---------------------+-----+-------------------------------+
    |    9|R/W|PAD_21_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+---------------------+-----+-------------------------------+
    |11:10|R/W|PAD_21_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+---------------------+-----+-------------------------------+
    |   16|R/W|PAD_22_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+---------------------+-----+-------------------------------+
    |   17|R/W|PAD_22_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+---------------------+-----+-------------------------------+
    |19:18|R/W|PAD_22_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+---------------------+-----+-------------------------------+
    |   24|R/W|PAD_23_PULL_DOWN     |0x0  |Write 1 to enable I/O pull-down|
    +-----+---+---------------------+-----+-------------------------------+
    |   25|R/W|PAD_23_PULL_UP       |0x0  |Write 1 to enable I/O pull-up  |
    +-----+---+---------------------+-----+-------------------------------+
    |27:26|R/W|PAD_23_DRIVE_STRENGTH|0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA |
    +-----+---+---------------------+-----+-------------------------------+

.. _apb_soc_ctrl__PADCFG6:

PADCFG6
"""""""

Function register (pad 24 to 27)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+-------------------------------------------------------+
    |Bit #|R/W|        Name          |Reset|                      Description                      |
    +=====+===+======================+=====+=======================================================+
    |    0|R/W|PAD_24_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    1|R/W|PAD_24_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |3:2  |R/W|PAD_24_DRIVE_STRENGTH |0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA                         |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    8|R/W|PAD_25_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    9|R/W|PAD_25_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |11:10|R/W|PAD_25_DRIVE_STRENGTH |0x0  |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA                         |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   16|R/W|PAD_26_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   17|R/W|PAD_26_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |19:18|R/W|PAD_26_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   20|R/W|PAD_26_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   21|R/W|PAD_26_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   24|R/W|PAD_27_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   25|R/W|PAD_27_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |27:26|R/W|PAD_27_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   28|R/W|PAD_27_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   29|R/W|PAD_27_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+

.. _apb_soc_ctrl__PADCFG7:

PADCFG7
"""""""

Function register (pad 28 to 31)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+-------------------------------------------------------+
    |Bit #|R/W|        Name          |Reset|                      Description                      |
    +=====+===+======================+=====+=======================================================+
    |    0|R/W|PAD_28_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    1|R/W|PAD_28_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |3:2  |R/W|PAD_28_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    4|R/W|PAD_28_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    5|R/W|PAD_28_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    8|R/W|PAD_29_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    9|R/W|PAD_29_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |11:10|R/W|PAD_29_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   12|R/W|PAD_29_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   13|R/W|PAD_29_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   16|R/W|PAD_30_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   17|R/W|PAD_30_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |19:18|R/W|PAD_30_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   20|R/W|PAD_30_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   21|R/W|PAD_30_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   24|R/W|PAD_31_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   25|R/W|PAD_31_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |27:26|R/W|PAD_31_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   28|R/W|PAD_31_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   29|R/W|PAD_31_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+

.. _apb_soc_ctrl__PADCFG8:

PADCFG8
"""""""

Function register (pad 32 to 35)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+-------------------------------------------------------+
    |Bit #|R/W|        Name          |Reset|                      Description                      |
    +=====+===+======================+=====+=======================================================+
    |    0|R/W|PAD_32_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    1|R/W|PAD_32_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |3:2  |R/W|PAD_32_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    4|R/W|PAD_32_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    5|R/W|PAD_32_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    8|R/W|PAD_33_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    9|R/W|PAD_33_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |11:10|R/W|PAD_33_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   12|R/W|PAD_33_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   13|R/W|PAD_33_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   16|R/W|PAD_34_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   17|R/W|PAD_34_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |19:18|R/W|PAD_34_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   20|R/W|PAD_34_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   21|R/W|PAD_34_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   24|R/W|PAD_35_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   25|R/W|PAD_35_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |27:26|R/W|PAD_35_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   28|R/W|PAD_35_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   29|R/W|PAD_35_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+

.. _apb_soc_ctrl__PADCFG9:

PADCFG9
"""""""

Function register (pad 36 to 39)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+-------------------------------------------------------+
    |Bit #|R/W|        Name          |Reset|                      Description                      |
    +=====+===+======================+=====+=======================================================+
    |    0|R/W|PAD_36_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    1|R/W|PAD_36_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |3:2  |R/W|PAD_36_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    4|R/W|PAD_36_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    5|R/W|PAD_36_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    8|R/W|PAD_37_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    9|R/W|PAD_37_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |11:10|R/W|PAD_37_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   12|R/W|PAD_37_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   13|R/W|PAD_37_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   16|R/W|PAD_38_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   17|R/W|PAD_38_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |19:18|R/W|PAD_38_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   20|R/W|PAD_38_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   21|R/W|PAD_38_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   24|R/W|PAD_39_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   25|R/W|PAD_39_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |27:26|R/W|PAD_39_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   28|R/W|PAD_39_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   29|R/W|PAD_39_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+

.. _apb_soc_ctrl__PADCFG10:

PADCFG10
""""""""

Function register (pad 40 to 43)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+-------------------------------------------------------+
    |Bit #|R/W|        Name          |Reset|                      Description                      |
    +=====+===+======================+=====+=======================================================+
    |    0|R/W|PAD_40_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    1|R/W|PAD_40_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |3:2  |R/W|PAD_40_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    4|R/W|PAD_40_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    5|R/W|PAD_40_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    8|R/W|PAD_41_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    9|R/W|PAD_41_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |11:10|R/W|PAD_41_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   12|R/W|PAD_41_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   13|R/W|PAD_41_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   16|R/W|PAD_42_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   17|R/W|PAD_42_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |19:18|R/W|PAD_42_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   20|R/W|PAD_42_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   21|R/W|PAD_42_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   24|R/W|PAD_43_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   25|R/W|PAD_43_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |27:26|R/W|PAD_43_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   28|R/W|PAD_43_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   29|R/W|PAD_43_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+

.. _apb_soc_ctrl__PADCFG11:

PADCFG11
""""""""

Function register (pad 44 to 47)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+-------------------------------------------------------+
    |Bit #|R/W|        Name          |Reset|                      Description                      |
    +=====+===+======================+=====+=======================================================+
    |    0|R/W|PAD_44_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    1|R/W|PAD_44_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |3:2  |R/W|PAD_44_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    4|R/W|PAD_44_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    5|R/W|PAD_44_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    8|R/W|PAD_45_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    9|R/W|PAD_45_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |11:10|R/W|PAD_45_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   12|R/W|PAD_45_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   13|R/W|PAD_45_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   16|R/W|PAD_46_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   17|R/W|PAD_46_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |19:18|R/W|PAD_46_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   20|R/W|PAD_46_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   21|R/W|PAD_46_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   24|R/W|PAD_47_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   25|R/W|PAD_47_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |27:26|R/W|PAD_47_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   28|R/W|PAD_47_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   29|R/W|PAD_47_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+

.. _apb_soc_ctrl__PADCFG12:

PADCFG12
""""""""

Function register (pad 48 to 51)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+-------------------------------------------------------+
    |Bit #|R/W|        Name          |Reset|                      Description                      |
    +=====+===+======================+=====+=======================================================+
    |    0|R/W|PAD_48_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    1|R/W|PAD_48_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |3:2  |R/W|PAD_48_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    4|R/W|PAD_48_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    5|R/W|PAD_48_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    8|R/W|PAD_49_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    9|R/W|PAD_49_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |11:10|R/W|PAD_49_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   12|R/W|PAD_49_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   13|R/W|PAD_49_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   16|R/W|PAD_50_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   17|R/W|PAD_50_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |19:18|R/W|PAD_50_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   20|R/W|PAD_50_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   21|R/W|PAD_50_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   24|R/W|PAD_51_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   25|R/W|PAD_51_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |27:26|R/W|PAD_51_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   28|R/W|PAD_51_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   29|R/W|PAD_51_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+

.. _apb_soc_ctrl__PADCFG13:

PADCFG13
""""""""

Function register (pad 52 to 55)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+-------------------------------------------------------+
    |Bit #|R/W|        Name          |Reset|                      Description                      |
    +=====+===+======================+=====+=======================================================+
    |    0|R/W|PAD_52_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    1|R/W|PAD_52_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |3:2  |R/W|PAD_52_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    4|R/W|PAD_52_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    5|R/W|PAD_52_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    8|R/W|PAD_53_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    9|R/W|PAD_53_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |11:10|R/W|PAD_53_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   12|R/W|PAD_53_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   13|R/W|PAD_53_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   16|R/W|PAD_54_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   17|R/W|PAD_54_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |19:18|R/W|PAD_54_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   20|R/W|PAD_54_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   21|R/W|PAD_54_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   24|R/W|PAD_55_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   25|R/W|PAD_55_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |27:26|R/W|PAD_55_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   28|R/W|PAD_55_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   29|R/W|PAD_55_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+

.. _apb_soc_ctrl__PADCFG14:

PADCFG14
""""""""

Function register (pad 56 to 59)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+-------------------------------------------------------+
    |Bit #|R/W|        Name          |Reset|                      Description                      |
    +=====+===+======================+=====+=======================================================+
    |    0|R/W|PAD_56_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    1|R/W|PAD_56_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |3:2  |R/W|PAD_56_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    4|R/W|PAD_56_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    5|R/W|PAD_56_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    8|R/W|PAD_57_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    9|R/W|PAD_57_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |11:10|R/W|PAD_57_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   12|R/W|PAD_57_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   13|R/W|PAD_57_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   16|R/W|PAD_58_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   17|R/W|PAD_58_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |19:18|R/W|PAD_58_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   20|R/W|PAD_58_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   21|R/W|PAD_58_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   24|R/W|PAD_59_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   25|R/W|PAD_59_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |27:26|R/W|PAD_59_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   28|R/W|PAD_59_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   29|R/W|PAD_59_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+

.. _apb_soc_ctrl__PADCFG15:

PADCFG15
""""""""

Function register (pad 60 to 63)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+-------------------------------------------------------+
    |Bit #|R/W|        Name          |Reset|                      Description                      |
    +=====+===+======================+=====+=======================================================+
    |    0|R/W|PAD_60_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    1|R/W|PAD_60_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |3:2  |R/W|PAD_60_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    4|R/W|PAD_60_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    5|R/W|PAD_60_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    8|R/W|PAD_61_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    9|R/W|PAD_61_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |11:10|R/W|PAD_61_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   12|R/W|PAD_61_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   13|R/W|PAD_61_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   16|R/W|PAD_62_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   17|R/W|PAD_62_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |19:18|R/W|PAD_62_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   20|R/W|PAD_62_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   21|R/W|PAD_62_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   24|R/W|PAD_63_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   25|R/W|PAD_63_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |27:26|R/W|PAD_63_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   28|R/W|PAD_63_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   29|R/W|PAD_63_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+

.. _apb_soc_ctrl__PADCFG16:

PADCFG16
""""""""

Function register (pad 64 to 67)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+-------------------------------------------------------+
    |Bit #|R/W|        Name          |Reset|                      Description                      |
    +=====+===+======================+=====+=======================================================+
    |    0|R/W|PAD_64_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    1|R/W|PAD_64_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |3:2  |R/W|PAD_64_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    4|R/W|PAD_64_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    5|R/W|PAD_64_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    8|R/W|PAD_65_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    9|R/W|PAD_65_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |11:10|R/W|PAD_65_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   12|R/W|PAD_65_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   13|R/W|PAD_65_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   16|R/W|PAD_66_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   17|R/W|PAD_66_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |19:18|R/W|PAD_66_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   20|R/W|PAD_66_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   21|R/W|PAD_66_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   24|R/W|PAD_67_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   25|R/W|PAD_67_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |27:26|R/W|PAD_67_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   28|R/W|PAD_67_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   29|R/W|PAD_67_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+

.. _apb_soc_ctrl__PADCFG17:

PADCFG17
""""""""

Function register (pad 68 to 71)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+-------------------------------------------------------+
    |Bit #|R/W|        Name          |Reset|                      Description                      |
    +=====+===+======================+=====+=======================================================+
    |    0|R/W|PAD_68_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    1|R/W|PAD_68_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |3:2  |R/W|PAD_68_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    4|R/W|PAD_68_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    5|R/W|PAD_68_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    8|R/W|PAD_69_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    9|R/W|PAD_69_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |11:10|R/W|PAD_69_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   12|R/W|PAD_69_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   13|R/W|PAD_69_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   16|R/W|PAD_70_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   17|R/W|PAD_70_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |19:18|R/W|PAD_70_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   20|R/W|PAD_70_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   21|R/W|PAD_70_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   24|R/W|PAD_71_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   25|R/W|PAD_71_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |27:26|R/W|PAD_71_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   28|R/W|PAD_71_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   29|R/W|PAD_71_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+

.. _apb_soc_ctrl__PADCFG18:

PADCFG18
""""""""

Function register (pad 72 to 75)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+-------------------------------------------------------+
    |Bit #|R/W|        Name          |Reset|                      Description                      |
    +=====+===+======================+=====+=======================================================+
    |    0|R/W|PAD_72_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    1|R/W|PAD_72_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |3:2  |R/W|PAD_72_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    4|R/W|PAD_72_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    5|R/W|PAD_72_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    8|R/W|PAD_73_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    9|R/W|PAD_73_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |11:10|R/W|PAD_73_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   12|R/W|PAD_73_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   13|R/W|PAD_73_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   16|R/W|PAD_74_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   17|R/W|PAD_74_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |19:18|R/W|PAD_74_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   20|R/W|PAD_74_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   21|R/W|PAD_74_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   24|R/W|PAD_75_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   25|R/W|PAD_75_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |27:26|R/W|PAD_75_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   28|R/W|PAD_75_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   29|R/W|PAD_75_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+

.. _apb_soc_ctrl__PADCFG19:

PADCFG19
""""""""

Function register (pad 76 to 79)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+-------------------------------------------------------+
    |Bit #|R/W|        Name          |Reset|                      Description                      |
    +=====+===+======================+=====+=======================================================+
    |    0|R/W|PAD_76_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    1|R/W|PAD_76_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |3:2  |R/W|PAD_76_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    4|R/W|PAD_76_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    5|R/W|PAD_76_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    8|R/W|PAD_77_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    9|R/W|PAD_77_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |11:10|R/W|PAD_77_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   12|R/W|PAD_77_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   13|R/W|PAD_77_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   16|R/W|PAD_78_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   17|R/W|PAD_78_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |19:18|R/W|PAD_78_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   20|R/W|PAD_78_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   21|R/W|PAD_78_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   24|R/W|PAD_79_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   25|R/W|PAD_79_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |27:26|R/W|PAD_79_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   28|R/W|PAD_79_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   29|R/W|PAD_79_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+

.. _apb_soc_ctrl__PADCFG20:

PADCFG20
""""""""

Function register (pad 80 to 83)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+-------------------------------------------------------+
    |Bit #|R/W|        Name          |Reset|                      Description                      |
    +=====+===+======================+=====+=======================================================+
    |    0|R/W|PAD_80_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    1|R/W|PAD_80_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |3:2  |R/W|PAD_80_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    4|R/W|PAD_80_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    5|R/W|PAD_80_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    8|R/W|PAD_81_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    9|R/W|PAD_81_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |11:10|R/W|PAD_81_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   12|R/W|PAD_81_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   13|R/W|PAD_81_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   16|R/W|PAD_82_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   17|R/W|PAD_82_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |19:18|R/W|PAD_82_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   20|R/W|PAD_82_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   21|R/W|PAD_82_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   24|R/W|PAD_83_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   25|R/W|PAD_83_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |27:26|R/W|PAD_83_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   28|R/W|PAD_83_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   29|R/W|PAD_83_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+

.. _apb_soc_ctrl__PADCFG21:

PADCFG21
""""""""

Function register (pad 84 to 87)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+-------------------------------------------------------+
    |Bit #|R/W|        Name          |Reset|                      Description                      |
    +=====+===+======================+=====+=======================================================+
    |    0|R/W|PAD_84_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    1|R/W|PAD_84_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |3:2  |R/W|PAD_84_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    4|R/W|PAD_84_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    5|R/W|PAD_84_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    8|R/W|PAD_85_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    9|R/W|PAD_85_PULL_UP        |0x1  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |11:10|R/W|PAD_85_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   12|R/W|PAD_85_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   13|R/W|PAD_85_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   16|R/W|PAD_86_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   17|R/W|PAD_86_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |19:18|R/W|PAD_86_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   20|R/W|PAD_86_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   21|R/W|PAD_86_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   24|R/W|PAD_87_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   25|R/W|PAD_87_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |27:26|R/W|PAD_87_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   28|R/W|PAD_87_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   29|R/W|PAD_87_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+

.. _apb_soc_ctrl__PADCFG22:

PADCFG22
""""""""

Function register (pad 88 to 89)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+-------------------------------------------------------+
    |Bit #|R/W|        Name          |Reset|                      Description                      |
    +=====+===+======================+=====+=======================================================+
    |    0|R/W|PAD_88_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    1|R/W|PAD_88_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |3:2  |R/W|PAD_88_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    4|R/W|PAD_88_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    5|R/W|PAD_88_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    8|R/W|PAD_89_PULL_DOWN      |0x0  |Write 1 to enable I/O pull-down                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |    9|R/W|PAD_89_PULL_UP        |0x0  |Write 1 to enable I/O pull-up                          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |11:10|R/W|PAD_89_DRIVE_STRENGTH |0x0  |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA                        |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   12|R/W|PAD_89_SCHMITT_TRIGGER|0x0  |Write 1 to enable Schmitt trigger on this I/O          |
    +-----+---+----------------------+-----+-------------------------------------------------------+
    |   13|R/W|PAD_89_SLEW_RATE      |0x0  |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V (unused)|
    +-----+---+----------------------+-----+-------------------------------------------------------+

.. _apb_soc_ctrl__REG_REPROG_PAD0:

REG_REPROG_PAD0
"""""""""""""""

Controls reprogrammable pads 27,28,29,30,34

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+----------------------------------------------------------------------+
    |Bit #|R/W|         Name         |Reset|                             Description                              |
    +=====+===+======================+=====+======================================================================+
    |5:0  |R/W|MUX_GROUP_SEL_SPI0_CS0|0x00 |Selects function for reprogrammable pad 27. Default function: SPI0_CS0|
    +-----+---+----------------------+-----+----------------------------------------------------------------------+
    |11:6 |R/W|MUX_GROUP_SEL_SPI0_CS1|0x01 |Selects function for reprogrammable pad 28. Default function: SPI0_CS1|
    +-----+---+----------------------+-----+----------------------------------------------------------------------+
    |17:12|R/W|MUX_GROUP_SEL_SPI0_CS2|0x02 |Selects function for reprogrammable pad 29. Default function: SPI0_CS2|
    +-----+---+----------------------+-----+----------------------------------------------------------------------+
    |23:18|R/W|MUX_GROUP_SEL_SPI0_CS3|0x03 |Selects function for reprogrammable pad 30. Default function: SPI0_CS3|
    +-----+---+----------------------+-----+----------------------------------------------------------------------+
    |29:24|R/W|MUX_GROUP_SEL_SPI1_CS0|0x04 |Selects function for reprogrammable pad 34. Default function: SPI1_CS0|
    +-----+---+----------------------+-----+----------------------------------------------------------------------+

.. _apb_soc_ctrl__REG_REPROG_PAD1:

REG_REPROG_PAD1
"""""""""""""""

Controls reprogrammable pads 35,40,41,42,43

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+----------------------------------------------------------------------+
    |Bit #|R/W|         Name         |Reset|                             Description                              |
    +=====+===+======================+=====+======================================================================+
    |5:0  |R/W|MUX_GROUP_SEL_SPI1_CS1|0x06 |Selects function for reprogrammable pad 35. Default function: SPI1_CS1|
    +-----+---+----------------------+-----+----------------------------------------------------------------------+
    |11:6 |R/W|MUX_GROUP_SEL_I2C0_SDA|0x08 |Selects function for reprogrammable pad 40. Default function: I2C0_SDA|
    +-----+---+----------------------+-----+----------------------------------------------------------------------+
    |17:12|R/W|MUX_GROUP_SEL_I2C0_SCL|0x09 |Selects function for reprogrammable pad 41. Default function: I2C0_SCL|
    +-----+---+----------------------+-----+----------------------------------------------------------------------+
    |23:18|R/W|MUX_GROUP_SEL_I2C1_SDA|0x0A |Selects function for reprogrammable pad 42. Default function: I2C1_SDA|
    +-----+---+----------------------+-----+----------------------------------------------------------------------+
    |29:24|R/W|MUX_GROUP_SEL_I2C1_SCL|0x0C |Selects function for reprogrammable pad 43. Default function: I2C1_SCL|
    +-----+---+----------------------+-----+----------------------------------------------------------------------+

.. _apb_soc_ctrl__REG_REPROG_PAD2:

REG_REPROG_PAD2
"""""""""""""""

Controls reprogrammable pads 44,45,60,61,62

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------------------+-----+-----------------------------------------------------------------------+
    |Bit #|R/W|         Name          |Reset|                              Description                              |
    +=====+===+=======================+=====+=======================================================================+
    |5:0  |R/W|MUX_GROUP_SEL_I2C2_SDA |0x0E |Selects function for reprogrammable pad 44. Default function: I2C2_SDA |
    +-----+---+-----------------------+-----+-----------------------------------------------------------------------+
    |11:6 |R/W|MUX_GROUP_SEL_I2C2_SCL |0x10 |Selects function for reprogrammable pad 45. Default function: I2C2_SCL |
    +-----+---+-----------------------+-----+-----------------------------------------------------------------------+
    |17:12|R/W|MUX_GROUP_SEL_UART0_RX |0x12 |Selects function for reprogrammable pad 60. Default function: UART0_RX |
    +-----+---+-----------------------+-----+-----------------------------------------------------------------------+
    |23:18|R/W|MUX_GROUP_SEL_UART0_TX |0x13 |Selects function for reprogrammable pad 61. Default function: UART0_TX |
    +-----+---+-----------------------+-----+-----------------------------------------------------------------------+
    |29:24|R/W|MUX_GROUP_SEL_UART0_CTS|0x14 |Selects function for reprogrammable pad 62. Default function: UART0_CTS|
    +-----+---+-----------------------+-----+-----------------------------------------------------------------------+

.. _apb_soc_ctrl__REG_REPROG_PAD3:

REG_REPROG_PAD3
"""""""""""""""

Controls reprogrammable pads 63,65,66,67,68

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------------------+-----+-----------------------------------------------------------------------+
    |Bit #|R/W|         Name          |Reset|                              Description                              |
    +=====+===+=======================+=====+=======================================================================+
    |5:0  |R/W|MUX_GROUP_SEL_UART0_RTS|0x16 |Selects function for reprogrammable pad 63. Default function: UART0_RTS|
    +-----+---+-----------------------+-----+-----------------------------------------------------------------------+
    |11:6 |R/W|MUX_GROUP_SEL_UART1_RX |0x18 |Selects function for reprogrammable pad 65. Default function: UART1_RX |
    +-----+---+-----------------------+-----+-----------------------------------------------------------------------+
    |17:12|R/W|MUX_GROUP_SEL_UART1_TX |0x1B |Selects function for reprogrammable pad 66. Default function: UART1_TX |
    +-----+---+-----------------------+-----+-----------------------------------------------------------------------+
    |23:18|R/W|MUX_GROUP_SEL_PWM0     |0x1E |Selects function for reprogrammable pad 67. Default function: PWM0     |
    +-----+---+-----------------------+-----+-----------------------------------------------------------------------+
    |29:24|R/W|MUX_GROUP_SEL_PWM1     |0x21 |Selects function for reprogrammable pad 68. Default function: PWM1     |
    +-----+---+-----------------------+-----+-----------------------------------------------------------------------+

.. _apb_soc_ctrl__CL_BUSY:

CL_BUSY
"""""""

Cluster busy register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+----------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                   Description                                    |
    +=====+===+====+=====+==================================================================================+
    |    0|R  |BUSY|0x0  |Cluster busy flag (i.e. It's 1 if there is at least 1 active block in the cluster)|
    +-----+---+----+-----+----------------------------------------------------------------------------------+

.. _apb_soc_ctrl__JTAGREG:

JTAGREG
"""""""

JTAG external register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+----------------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                             Description                              |
    +=====+===+========+=====+======================================================================+
    |3:0  |R/W|INTERNAL|0x0  |JTAG internal register used for synchronisation from external debugger|
    +-----+---+--------+-----+----------------------------------------------------------------------+
    |11:8 |R  |EXTERNAL|0x0  |JTAG external register used for synchronisation from external debugger|
    +-----+---+--------+-----+----------------------------------------------------------------------+

.. _apb_soc_ctrl__REF_FAST_CLK_DIV:

REF_FAST_CLK_DIV
""""""""""""""""

Read only, reference fast clk divided by power of 2

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+-------------------------------------------+
    |Bit #|R/W|Name|Reset|                Description                |
    +=====+===+====+=====+===========================================+
    |    0|R  |CLK |0x0  |Current value of the divided REF FAST clock|
    +-----+---+----+-----+-------------------------------------------+

.. _apb_soc_ctrl__SW_RST:

SW_RST
""""""

Software reset, reboot

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------+
    |Bit #|R/W|Name |Reset|          Description          |
    +=====+===+=====+=====+===============================+
    |    0|R  |RESET|0x0  |Writing 1 triggers a chip reset|
    +-----+---+-----+-----+-------------------------------+

.. _apb_soc_ctrl__CORESTATUS:

CORESTATUS
""""""""""

EOC and chip status register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------+-----+---------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |Reset|                                               Description                                               |
    +=====+===+======+=====+=========================================================================================================+
    |31:0 |R/W|STATUS|0x0  |Chip status register. The SW can store the exit value value so that the external loader can get it.      |
    +-----+---+------+-----+---------------------------------------------------------------------------------------------------------+
    |31   |R/W|EOC   |0x0  |End Of Computation. The SW can store 1 here to notify the external loader that the execution is finished.|
    +-----+---+------+-----+---------------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl__BOOTSEL:

BOOTSEL
"""""""

Value of pad bootsel

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                Description                                                 |
    +=====+===+=======+=====+============================================================================================================+
    |1:0  |R  |BOOTSEL|0x0  |Boot mode. These bits can be used by the ROM to select the boot mode, see ROM documentation for more details|
    +-----+---+-------+-----+------------------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl__WD_RST_RST:

WD_RST_RST
""""""""""

Rearm WD timeout

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+---------------------------------------------------------------+
    |Bit #|R/W|Name |Reset|                          Description                          |
    +=====+===+=====+=====+===============================================================+
    |31:0 |R  |CLEAR|0x0  |Any write to this register re-arms the watchdog timeout counter|
    +-----+---+-----+-----+---------------------------------------------------------------+

.. _apb_soc_ctrl__WD_RST_SET:

WD_RST_SET
""""""""""

Set WD timer

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|   Name    | Reset |                                                           Description                                                            |
    +=====+===+===========+=======+==================================================================================================================================+
    |23:0 |R  |REF_COUNTER|0xFFFFF|Watchdog timeout counter, in periods of the SOC ref clock (maximum 2^16 * 1 / 32.768KHZ = 2s when using the 32kHz reference clock)|
    +-----+---+-----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
    |31   |R  |ENABLE     |0x0    |Enable the watchdog: triggers chip reset if the timeout counter expires without being re-armed                                    |
    +-----+---+-----------+-------+----------------------------------------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl__RWM_CSI2:

RWM_CSI2
""""""""

Margin adjust settings for CSI-2 Controller

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+---------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                 Description                 |
    +=====+===+========+=====+=============================================+
    |5:0  |R/W|RWM_CSI2|0x00 |Margin settings for CSI-2 controller memories|
    +-----+---+--------+-----+---------------------------------------------+

.. _apb_soc_ctrl__IDLE_MODE:

IDLE_MODE
"""""""""

Activates IDLE MODE

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------+------+-------------------------------------------------------------------+
    |Bit #|R/W|   Name    |Reset |                            Description                            |
    +=====+===+===========+======+===================================================================+
    |15:0 |R/W|REF_COUNTER|0xFFFF|IDLE MODE Counter, maximum 2^16 * 1 / 32.768KHZ = 2s               |
    +-----+---+-----------+------+-------------------------------------------------------------------+
    |31   |R/W|ENABLE     |0x0   |Enable IDLE MODE on READ return status of idle mode (0=normal mode)|
    +-----+---+-----------+------+-------------------------------------------------------------------+

.. _apb_soc_ctrl__RWM_ANC:

RWM_ANC
"""""""

Margin adjust settings for SFU

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+-------------------------------------------------+
    |Bit #|R/W|     Name     |Reset|                   Description                   |
    +=====+===+==============+=====+=================================================+
    |5:0  |R/W|RWM_ASRC_DPRAM|0x00 |Margin settings for SFU ASRC dual-port memories  |
    +-----+---+--------------+-----+-------------------------------------------------+
    |12:6 |R/W|RWM_ASRC_RAM  |0x40 |Margin settings for SFU ASRC single-port memories|
    +-----+---+--------------+-----+-------------------------------------------------+
    |18:13|R/W|RWM_GFU_DPRAM |0x00 |Margin settings for SFU GFU dual-port memories   |
    +-----+---+--------------+-----+-------------------------------------------------+
    |25:19|R/W|RWM_POLY_RAM  |0x40 |Margin settings for SFU Polyphase Filter memories|
    +-----+---+--------------+-----+-------------------------------------------------+
    |29:26|R/W|RWM_GFU_R1PL  |0x00 |Margin settings for SFU GFU single-port memories |
    +-----+---+--------------+-----+-------------------------------------------------+

.. _apb_soc_ctrl__REF_CLK_MUX:

REF_CLK_MUX
"""""""""""

Reference clock selection

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-----------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                       Description                                       |
    +=====+===+=======+=====+=========================================================================================+
    |    0|R/W|SOC    |0x0  |Reference clock selection for SOC: 0: 32Khz REF SLOW clock; 1: divided REF FAST clock    |
    +-----+---+-------+-----+-----------------------------------------------------------------------------------------+
    |    1|R/W|CLUSTER|0x0  |Reference clock selection for cluster: 0: 32Khz REF SLOW clock; 1: divided REF FAST clock|
    +-----+---+-------+-----+-----------------------------------------------------------------------------------------+

.. _apb_soc_ctrl__SUPERVISOR_DBG:

SUPERVISOR_DBG
""""""""""""""



.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+---------------------------------------+
    |Bit #|R/W|Name|Reset|              Description              |
    +=====+===+====+=====+=======================================+
    |    0|R/W|MODE|0x0  |Write 1 to enable supervisor debug mode|
    +-----+---+----+-----+---------------------------------------+

.. _apb_soc_ctrl__DBG_CTRL:

DBG_CTRL
""""""""

Debug access control

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-----------------------------------------+
    |Bit #|R/W|    Name     |Reset|               Description               |
    +=====+===+=============+=====+=========================================+
    |    0|R/W|HART_CL_CORE0|0x0  |Write 1 to enable HART for cluster core 0|
    +-----+---+-------------+-----+-----------------------------------------+
    |    1|R/W|HART_CL_CORE1|0x0  |Write 1 to enable HART for cluster core 1|
    +-----+---+-------------+-----+-----------------------------------------+
    |    2|R/W|HART_CL_CORE2|0x0  |Write 1 to enable HART for cluster core 2|
    +-----+---+-------------+-----+-----------------------------------------+
    |    3|R/W|HART_CL_CORE3|0x0  |Write 1 to enable HART for cluster core 3|
    +-----+---+-------------+-----+-----------------------------------------+
    |    4|R/W|HART_CL_CORE4|0x0  |Write 1 to enable HART for cluster core 4|
    +-----+---+-------------+-----+-----------------------------------------+
    |    5|R/W|HART_CL_CORE5|0x0  |Write 1 to enable HART for cluster core 5|
    +-----+---+-------------+-----+-----------------------------------------+
    |    6|R/W|HART_CL_CORE6|0x0  |Write 1 to enable HART for cluster core 6|
    +-----+---+-------------+-----+-----------------------------------------+
    |    7|R/W|HART_CL_CORE7|0x0  |Write 1 to enable HART for cluster core 7|
    +-----+---+-------------+-----+-----------------------------------------+
    |    8|R/W|HART_CL_CORE8|0x0  |Write 1 to enable HART for cluster core 8|
    +-----+---+-------------+-----+-----------------------------------------+
    |    9|R/W|HART_FC_CORE |0x1  |Write 1 to enable HART for FC core       |
    +-----+---+-------------+-----+-----------------------------------------+

.. _apb_soc_ctrl__CLK_DIV_I3C:

CLK_DIV_I3C
"""""""""""

Clock divider for I3C

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------+-----+-------------------------------+
    |Bit #|R/W|   Name    |Reset|          Description          |
    +=====+===+===========+=====+===============================+
    |    0|R/W|CLK_EN     |0x0  |Write 1 to enable clock for I3C|
    +-----+---+-----------+-----+-------------------------------+
    |15:8 |R/W|CLK_DIVIDER|0x0  |Integer divider for I3C        |
    +-----+---+-----------+-----+-------------------------------+

.. _apb_soc_ctrl__CLK_EN_QUIDDIKEY:

CLK_EN_QUIDDIKEY
""""""""""""""""

Quiddikey enablement

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                     Description                      |
    +=====+===+=========+=====+======================================================+
    |    0|R/W|QK_CLK_EN|0x0  |Write 1 to enable clock for the Quiddikey             |
    +-----+---+---------+-----+------------------------------------------------------+
    |    1|R/W|QK_RSTN  |0x0  |Control the value of the active low reset of Quiddikey|
    +-----+---+---------+-----+------------------------------------------------------+

.. _apb_soc_ctrl__SLEEP_CTRL_INFO:

SLEEP_CTRL_INFO
"""""""""""""""

Safe domain's Sleep control info

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                            Description                                             |
    +=====+===+=============+=====+====================================================================================================+
    |7:0  |R  |REBOOT       |0x0  |SW config. This field is only interpreted by ROM and runtime to keep information accross deep sleep.|
    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+
    |8    |R  |RTC_WAKE_EN  |0x0  |Enable RTC wakeup                                                                                   |
    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+
    |9    |R  |RTC_EVENT    |0x0  |RTC event                                                                                           |
    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+
    |10   |R  |EXT_WAKEUP_EN|0x0  |Enable external wakeup                                                                              |
    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+
    |26:11|R  |EXT_EVENT    |0x0  |External event on wake-up I/Os                                                                      |
    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+
    |28:27|R  |WAKEUP_CFG   |0x0  |Selected wake-up sequence                                                                           |
    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+
    |29   |R  |FORCE_AO_PADS|0x0  |Force always-on I/Os into their sleep mode configuration (see SLEEPPADCFGx registers)               |
    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+
    |30   |R  |CNT_WAKE_EN  |0x0  |Enable counter wakeup                                                                               |
    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+
    |31   |R  |CNT_EVENT    |0x0  |Counter event                                                                                       |
    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl__VERSION:

VERSION
"""""""

Show chip version (User controlled)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                   Description                   |
    +=====+===+=======+=====+=================================================+
    |3:0  |R/W|VERSION|0x0  |4-bit field available to SW to store chip version|
    +-----+---+-------+-----+-------------------------------------------------+

.. _apb_soc_ctrl__SLEEP_SPIS_CTRL:

SLEEP_SPIS_CTRL
"""""""""""""""

Sleep SPIS control

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                  Description                                   |
    +=====+===+============+=====+================================================================================+
    |    0|R/W|MUX         |0x0  |Enable wake-up interface, 0: GPIO-only external wake-up; 1: SPIS wake-up enabled|
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |2:1  |R/W|SPIS_MODE   |0x0  |SPI slave controller CPOL and CPHA                                              |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |    3|R/W|SPIS_RSTN   |0x1  |Reset the SPI Slave wakeup controller                                           |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |    4|R/W|SPIS_SW_DONE|0x0  |Notify outside device wakeup done                                               |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+

.. _apb_soc_ctrl__SLEEP_CTRL:

SLEEP_CTRL
""""""""""

Sleep control

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                            Description                                             |
    +=====+===+=============+=====+====================================================================================================+
    |7:0  |R/W|REBOOT       |0x0  |SW config. This field is only interpreted by ROM and runtime to keep information accross deep sleep.|
    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+
    |8    |R/W|RTC_WAKE_EN  |0x0  |Enable RTC wakeup                                                                                   |
    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+
    |9    |R/W|RTC_EVENT    |0x0  |RTC event                                                                                           |
    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+
    |10   |R/W|EXT_WAKEUP_EN|0x0  |Enable external wakeup                                                                              |
    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+
    |26:11|R/W|EXT_EVENT    |0x0  |External event. Bit order corresponds to the numbering in SLEEP_GPIO_CTRL register.                 |
    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+
    |28:27|R/W|WAKEUP_CFG   |0x0  |Selected wake-up sequence                                                                           |
    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+
    |29   |R/W|FORCE_AO_PADS|0x0  |Force always-on I/Os into their sleep mode configuration (see SLEEPPADCFGx registers)               |
    +-----+---+-------------+-----+----------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl__SLEEP_GPIO_CTRL:

SLEEP_GPIO_CTRL
"""""""""""""""

Sleep GPIO control

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------------+-----+-------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name        |Reset|                                        Description                                        |
    +=====+===+===================+=====+===========================================================================================+
    |1:0  |R/W|GPIO_WAKEUP_0_TYPE |0x0  |Wake-up on I2C1_SDA pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-----+-------------------------------------------------------------------------------------------+
    |3:2  |R/W|GPIO_WAKEUP_1_TYPE |0x0  |Wake-up on I2C1_SCL pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-----+-------------------------------------------------------------------------------------------+
    |5:4  |R/W|GPIO_WAKEUP_2_TYPE |0x0  |Wake-up on UART1_RX pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-----+-------------------------------------------------------------------------------------------+
    |7:6  |R/W|GPIO_WAKEUP_3_TYPE |0x0  |Wake-up on UART1_TX pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-----+-------------------------------------------------------------------------------------------+
    |9:8  |R/W|GPIO_WAKEUP_4_TYPE |0x0  |Wake-up on PWM0 pad. b00: disabled; b01: wake on high signal; b10: wake on low signal      |
    +-----+---+-------------------+-----+-------------------------------------------------------------------------------------------+
    |11:10|R/W|GPIO_WAKEUP_5_TYPE |0x0  |Wake-up on PWM1 pad. b00: disabled; b01: wake on high signal; b10: wake on low signal      |
    +-----+---+-------------------+-----+-------------------------------------------------------------------------------------------+
    |13:12|R/W|GPIO_WAKEUP_6_TYPE |0x0  |Wake-up on WAKEUP_CS0 pad. b00: disabled; b01: wake on high signal; b10: wake on low signal|
    +-----+---+-------------------+-----+-------------------------------------------------------------------------------------------+
    |15:14|R/W|GPIO_WAKEUP_7_TYPE |0x0  |Wake-up on WAKEUP_SDO pad. b00: disabled; b01: wake on high signal; b10: wake on low signal|
    +-----+---+-------------------+-----+-------------------------------------------------------------------------------------------+
    |17:16|R/W|GPIO_WAKEUP_8_TYPE |0x0  |Wake-up on I2C0_SDA pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-----+-------------------------------------------------------------------------------------------+
    |19:18|R/W|GPIO_WAKEUP_9_TYPE |0x0  |Wake-up on I2C0_SCL pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-----+-------------------------------------------------------------------------------------------+
    |21:20|R/W|GPIO_WAKEUP_10_TYPE|0x0  |Wake-up on SPI1_CS0 pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-----+-------------------------------------------------------------------------------------------+
    |23:22|R/W|GPIO_WAKEUP_11_TYPE|0x0  |Wake-up on SPI1_CS1 pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-----+-------------------------------------------------------------------------------------------+
    |25:24|R/W|GPIO_WAKEUP_12_TYPE|0x0  |Wake-up on SPI1_CS2 pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-----+-------------------------------------------------------------------------------------------+
    |27:26|R/W|GPIO_WAKEUP_13_TYPE|0x0  |Wake-up on SPI1_CS3 pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-----+-------------------------------------------------------------------------------------------+
    |29:28|R/W|GPIO_WAKEUP_14_TYPE|0x0  |Wake-up on SPI1_SDI pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-----+-------------------------------------------------------------------------------------------+
    |31:30|R/W|GPIO_WAKEUP_15_TYPE|0x0  |Wake-up on SPI1_SDO pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-----+-------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl__SLEEP_CNT_CTRL:

SLEEP_CNT_CTRL
""""""""""""""

Sleep Counter control

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+------------------------------------+
    |Bit #|R/W|  Name   |Reset|            Description             |
    +=====+===+=========+=====+====================================+
    |19:0 |R/W|VALUE    |0x0  |Counter target value                |
    +-----+---+---------+-----+------------------------------------+
    |20   |R/W|EN       |0x0  |Counter enable                      |
    +-----+---+---------+-----+------------------------------------+
    |21   |R/W|CNT_EVENT|0x0  |Counter event (target value reached)|
    +-----+---+---------+-----+------------------------------------+

.. _apb_soc_ctrl__REG_OSC_CTRL:

REG_OSC_CTRL
""""""""""""

Controls fast oscillator

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------+-----+-------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|     Name      |Reset|                                                       Description                                                       |
    +=====+===+===============+=====+=========================================================================================================================+
    |    0|R/W|FAST_OSC_EN    |0x0  |0: Power Down, 1: Enables fast oscillator                                                                                |
    +-----+---+---------------+-----+-------------------------------------------------------------------------------------------------------------------------+
    |    1|R/W|SLOW_OSC_EN    |0x0  |0: Power Down, 1: Enables 32KHz oscillator                                                                               |
    +-----+---+---------------+-----+-------------------------------------------------------------------------------------------------------------------------+
    |    2|R/W|BYPASS_FAST_OSC|0x0  |0: Use fast oscillator to generate FAST REF clock, 1: Use external signal on USART0_CLK/FAST_REF_CK pad as FAST REF clock|
    +-----+---+---------------+-----+-------------------------------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl__CLK_DIV_REF_FAST_POW2:

CLK_DIV_REF_FAST_POW2
"""""""""""""""""""""

Controls fast oscillator pow2 divider

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+------------------------------------------+
    |Bit #|R/W| Name  |Reset|               Description                |
    +=====+===+=======+=====+==========================================+
    |2:0  |R/W|DIVIDER|0x0  |Fast clock divider (division is 2^DIVIDER)|
    +-----+---+-------+-----+------------------------------------------+
    |3    |R/W|EN     |0x0  |Enable divider                            |
    +-----+---+-------+-----+------------------------------------------+

.. _apb_soc_ctrl__FEATURE_DISABLE:

FEATURE_DISABLE
"""""""""""""""

Feature disablement from always on (safe) domain

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|        Name         |Reset|                                                             Description                                                              |
    +=====+===+=====================+=====+======================================================================================================================================+
    |    0|R/W|DISABLE_JTAG         |0x1  |Disable JTAG. It is disabled at reset and may be enabled back by the bootloader                                                       |
    +-----+---+---------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------+
    |    1|R/W|DISABLE_CRYPTO       |0x0  |Disable AES and Quiddikey                                                                                                             |
    +-----+---+---------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------+
    |    2|R/W|DISABLE_MRAM         |0x0  |Disable mram                                                                                                                          |
    +-----+---+---------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------+
    |    3|R/W|DISABLE_EFUSE_PROGRAM|0x0  |Disable eFuse programming                                                                                                             |
    +-----+---+---------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------+
    |    4|R/W|DISABLE_SAFE_JTAG    |0x0  |Disable safe domain JTAG to avoid accidental toggling when alternates are used                                                        |
    +-----+---+---------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------+
    |   31|R/W|DISABLE_LOCK         |0x0  |When set, DISABLE_* registers cannot be written to zero until next whole chip reset or power-up. Configuration is kept in sleep modes.|
    +-----+---+---------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl__SLEEP_PAD_CFG0:

SLEEP_PAD_CFG0
""""""""""""""

Sleep pad control

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------+-----+--------------------------------------------------------------+
    |Bit #|R/W|     Name      |Reset|                         Description                          |
    +=====+===+===============+=====+==============================================================+
    |    0|R/W|PAD_0_PULL_DOWN|0x0  |Pad 33 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    1|R/W|PAD_0_PULL_UP  |0x0  |Pad 33 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |3:2  |R/W|PAD_0_DRIVE    |0x0  |Pad 33 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    4|R/W|PAD_0_OUT      |0x0  |Pad 33 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    5|R/W|PAD_0_OEN      |0x1  |Pad 33 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    8|R/W|PAD_1_PULL_DOWN|0x0  |Pad 34 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    9|R/W|PAD_1_PULL_UP  |0x0  |Pad 34 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |11:10|R/W|PAD_1_DRIVE    |0x0  |Pad 34 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   12|R/W|PAD_1_OUT      |0x0  |Pad 34 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   13|R/W|PAD_1_OEN      |0x1  |Pad 34 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   16|R/W|PAD_2_PULL_DOWN|0x0  |Pad 35 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   17|R/W|PAD_2_PULL_UP  |0x0  |Pad 35 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |19:18|R/W|PAD_2_DRIVE    |0x0  |Pad 35 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   20|R/W|PAD_2_OUT      |0x0  |Pad 35 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   21|R/W|PAD_2_OEN      |0x1  |Pad 35 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   24|R/W|PAD_3_PULL_DOWN|0x0  |Pad 36 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   25|R/W|PAD_3_PULL_UP  |0x0  |Pad 36 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |27:26|R/W|PAD_3_DRIVE    |0x0  |Pad 36 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   28|R/W|PAD_3_OUT      |0x0  |Pad 36 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   29|R/W|PAD_3_OEN      |0x1  |Pad 36 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+

.. _apb_soc_ctrl__SLEEP_PAD_CFG1:

SLEEP_PAD_CFG1
""""""""""""""

Sleep pad control

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------+-----+--------------------------------------------------------------+
    |Bit #|R/W|     Name      |Reset|                         Description                          |
    +=====+===+===============+=====+==============================================================+
    |    0|R/W|PAD_0_PULL_DOWN|0x0  |Pad 37 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    1|R/W|PAD_0_PULL_UP  |0x0  |Pad 37 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |3:2  |R/W|PAD_0_DRIVE    |0x0  |Pad 37 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    4|R/W|PAD_0_OUT      |0x0  |Pad 37 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    5|R/W|PAD_0_OEN      |0x1  |Pad 37 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    8|R/W|PAD_1_PULL_DOWN|0x0  |Pad 38 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    9|R/W|PAD_1_PULL_UP  |0x0  |Pad 38 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |11:10|R/W|PAD_1_DRIVE    |0x0  |Pad 38 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   12|R/W|PAD_1_OUT      |0x0  |Pad 38 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   13|R/W|PAD_1_OEN      |0x1  |Pad 38 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   16|R/W|PAD_2_PULL_DOWN|0x0  |Pad 39 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   17|R/W|PAD_2_PULL_UP  |0x0  |Pad 39 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |19:18|R/W|PAD_2_DRIVE    |0x0  |Pad 39 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   20|R/W|PAD_2_OUT      |0x0  |Pad 39 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   21|R/W|PAD_2_OEN      |0x1  |Pad 39 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   24|R/W|PAD_3_PULL_DOWN|0x0  |Pad 40 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   25|R/W|PAD_3_PULL_UP  |0x0  |Pad 40 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |27:26|R/W|PAD_3_DRIVE    |0x0  |Pad 40 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   28|R/W|PAD_3_OUT      |0x0  |Pad 40 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   29|R/W|PAD_3_OEN      |0x1  |Pad 40 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+

.. _apb_soc_ctrl__SLEEP_PAD_CFG2:

SLEEP_PAD_CFG2
""""""""""""""

Sleep pad control

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------+-----+--------------------------------------------------------------+
    |Bit #|R/W|     Name      |Reset|                         Description                          |
    +=====+===+===============+=====+==============================================================+
    |    0|R/W|PAD_0_PULL_DOWN|0x0  |Pad 41 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    1|R/W|PAD_0_PULL_UP  |0x0  |Pad 41 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |3:2  |R/W|PAD_0_DRIVE    |0x0  |Pad 41 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    4|R/W|PAD_0_OUT      |0x0  |Pad 41 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    5|R/W|PAD_0_OEN      |0x1  |Pad 41 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    8|R/W|PAD_1_PULL_DOWN|0x0  |Pad 42 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    9|R/W|PAD_1_PULL_UP  |0x0  |Pad 42 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |11:10|R/W|PAD_1_DRIVE    |0x0  |Pad 42 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   12|R/W|PAD_1_OUT      |0x0  |Pad 42 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   13|R/W|PAD_1_OEN      |0x1  |Pad 42 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   16|R/W|PAD_2_PULL_DOWN|0x0  |Pad 43 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   17|R/W|PAD_2_PULL_UP  |0x0  |Pad 43 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |19:18|R/W|PAD_2_DRIVE    |0x0  |Pad 43 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   20|R/W|PAD_2_OUT      |0x0  |Pad 43 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   21|R/W|PAD_2_OEN      |0x1  |Pad 43 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   24|R/W|PAD_3_PULL_DOWN|0x0  |Pad 65 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   25|R/W|PAD_3_PULL_UP  |0x0  |Pad 65 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |27:26|R/W|PAD_3_DRIVE    |0x0  |Pad 65 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   28|R/W|PAD_3_OUT      |0x0  |Pad 65 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   29|R/W|PAD_3_OEN      |0x1  |Pad 65 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+

.. _apb_soc_ctrl__SLEEP_PAD_CFG3:

SLEEP_PAD_CFG3
""""""""""""""

Sleep pad control

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------+-----+--------------------------------------------------------------+
    |Bit #|R/W|     Name      |Reset|                         Description                          |
    +=====+===+===============+=====+==============================================================+
    |    0|R/W|PAD_0_PULL_DOWN|0x0  |Pad 66 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    1|R/W|PAD_0_PULL_UP  |0x0  |Pad 66 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |3:2  |R/W|PAD_0_DRIVE    |0x0  |Pad 66 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    4|R/W|PAD_0_OUT      |0x0  |Pad 66 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    5|R/W|PAD_0_OEN      |0x1  |Pad 66 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    8|R/W|PAD_1_PULL_DOWN|0x0  |Pad 67 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    9|R/W|PAD_1_PULL_UP  |0x0  |Pad 67 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |11:10|R/W|PAD_1_DRIVE    |0x0  |Pad 67 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   12|R/W|PAD_1_OUT      |0x0  |Pad 67 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   13|R/W|PAD_1_OEN      |0x1  |Pad 67 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   16|R/W|PAD_2_PULL_DOWN|0x0  |Pad 68 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   17|R/W|PAD_2_PULL_UP  |0x0  |Pad 68 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |19:18|R/W|PAD_2_DRIVE    |0x0  |Pad 68 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   20|R/W|PAD_2_OUT      |0x0  |Pad 68 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   21|R/W|PAD_2_OEN      |0x1  |Pad 68 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   24|R/W|PAD_3_PULL_DOWN|0x0  |Pad 69 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   25|R/W|PAD_3_PULL_UP  |0x0  |Pad 69 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |27:26|R/W|PAD_3_DRIVE    |0x0  |Pad 69 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   28|R/W|PAD_3_OUT      |0x0  |Pad 69 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   29|R/W|PAD_3_OEN      |0x1  |Pad 69 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+

.. _apb_soc_ctrl__SLEEP_PAD_CFG4:

SLEEP_PAD_CFG4
""""""""""""""

Sleep pad control

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------+-----+--------------------------------------------------------------+
    |Bit #|R/W|     Name      |Reset|                         Description                          |
    +=====+===+===============+=====+==============================================================+
    |    0|R/W|PAD_0_PULL_DOWN|0x0  |Pad 81 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    1|R/W|PAD_0_PULL_UP  |0x0  |Pad 81 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |3:2  |R/W|PAD_0_DRIVE    |0x0  |Pad 81 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    4|R/W|PAD_0_OUT      |0x0  |Pad 81 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    5|R/W|PAD_0_OEN      |0x1  |Pad 81 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    8|R/W|PAD_1_PULL_DOWN|0x0  |Pad 82 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    9|R/W|PAD_1_PULL_UP  |0x0  |Pad 82 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |11:10|R/W|PAD_1_DRIVE    |0x0  |Pad 82 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   12|R/W|PAD_1_OUT      |0x0  |Pad 82 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   13|R/W|PAD_1_OEN      |0x1  |Pad 82 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   16|R/W|PAD_2_PULL_DOWN|0x0  |Pad 83 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   17|R/W|PAD_2_PULL_UP  |0x0  |Pad 83 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |19:18|R/W|PAD_2_DRIVE    |0x0  |Pad 83 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   20|R/W|PAD_2_OUT      |0x0  |Pad 83 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   21|R/W|PAD_2_OEN      |0x1  |Pad 83 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   24|R/W|PAD_3_PULL_DOWN|0x0  |Pad 84 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   25|R/W|PAD_3_PULL_UP  |0x0  |Pad 84 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |27:26|R/W|PAD_3_DRIVE    |0x0  |Pad 84 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   28|R/W|PAD_3_OUT      |0x0  |Pad 84 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   29|R/W|PAD_3_OEN      |0x1  |Pad 84 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+

.. _apb_soc_ctrl__SLEEP_PAD_CFG5:

SLEEP_PAD_CFG5
""""""""""""""

Sleep pad control

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------+-----+--------------------------------------------------------------+
    |Bit #|R/W|     Name      |Reset|                         Description                          |
    +=====+===+===============+=====+==============================================================+
    |    0|R/W|PAD_0_PULL_DOWN|0x0  |Pad 85 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    1|R/W|PAD_0_PULL_UP  |0x1  |Pad 85 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |3:2  |R/W|PAD_0_DRIVE    |0x0  |Pad 85 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    4|R/W|PAD_0_OUT      |0x0  |Pad 85 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    5|R/W|PAD_0_OEN      |0x1  |Pad 85 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    8|R/W|PAD_1_PULL_DOWN|0x0  |Pad 86 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    9|R/W|PAD_1_PULL_UP  |0x0  |Pad 86 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |11:10|R/W|PAD_1_DRIVE    |0x0  |Pad 86 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   12|R/W|PAD_1_OUT      |0x0  |Pad 86 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   13|R/W|PAD_1_OEN      |0x1  |Pad 86 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   16|R/W|PAD_2_PULL_DOWN|0x0  |Pad 87 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   17|R/W|PAD_2_PULL_UP  |0x0  |Pad 87 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |19:18|R/W|PAD_2_DRIVE    |0x0  |Pad 87 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   20|R/W|PAD_2_OUT      |0x0  |Pad 87 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   21|R/W|PAD_2_OEN      |0x1  |Pad 87 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   24|R/W|PAD_3_PULL_DOWN|0x0  |Pad 88 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   25|R/W|PAD_3_PULL_UP  |0x0  |Pad 88 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |27:26|R/W|PAD_3_DRIVE    |0x0  |Pad 88 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   28|R/W|PAD_3_OUT      |0x0  |Pad 88 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |   29|R/W|PAD_3_OEN      |0x1  |Pad 88 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+

.. _apb_soc_ctrl__SLEEP_PAD_CFG6:

SLEEP_PAD_CFG6
""""""""""""""

Sleep pad control

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------+-----+--------------------------------------------------------------+
    |Bit #|R/W|     Name      |Reset|                         Description                          |
    +=====+===+===============+=====+==============================================================+
    |    0|R/W|PAD_0_PULL_DOWN|0x0  |Pad 89 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    1|R/W|PAD_0_PULL_UP  |0x0  |Pad 89 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |3:2  |R/W|PAD_0_DRIVE    |0x0  |Pad 89 driver length in deep sleep mode.                      |
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    4|R/W|PAD_0_OUT      |0x0  |Pad 89 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+-----+--------------------------------------------------------------+
    |    5|R/W|PAD_0_OEN      |0x1  |Pad 89 output enabled in deep sleep mode.                     |
    +-----+---+---------------+-----+--------------------------------------------------------------+

.. _apb_soc_ctrl__L2_CTRL_ACTIVE:

L2_CTRL_ACTIVE
""""""""""""""

Controls L2 power when SOC is powered on

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name        |Reset|                                                                  Description                                                                  |
    +=====+===+===================+=====+===============================================================================================================================================+
    |11:0 |R/W|INTLVD_L2_POWERGATE|0x0  |Value of the POWERGATE pin of L2 memory cuts of INTERLEAVED RAM banks when SOC domain is on (should always be 0)                               |
    +-----+---+-------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------+
    |27:16|R/W|INTLVD_L2_DEEPSLEEP|0x0  |Value of the DEEPSLEEP pin of L2 memory cuts of INTERLEAVED RAM banks when SOC domain is on (set to 1 to force deepsleep mode -- data are lost)|
    +-----+---+-------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl__L2_PWR_ACTIVE:

L2_PWR_ACTIVE
"""""""""""""

Controls L2 power when SOC is powered on

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------------+-----+------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name        |Reset|                                                               Description                                                                |
    +=====+===+===================+=====+==========================================================================================================================================+
    |11:0 |R/W|INTLVD_L2_SD_ARRAY |0x0  |Power switch control for memory array of INTERLEAVED banks when SOC domain is on: bit *i*\ =1 shuts down array supply for bank *i*        |
    +-----+---+-------------------+-----+------------------------------------------------------------------------------------------------------------------------------------------+
    |27:16|R/W|INTLVD_L2_SD_PERIPH|0x0  |Power switch control for memory periphery of INTERLEAVED banks when SOC domain is on: bit *i*\ =1 shuts down periphery supply for bank *i*|
    +-----+---+-------------------+-----+------------------------------------------------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl__NEVACFG:

NEVACFG
"""""""

NEVA config

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------+-----+------------------------------------------------------+
    |Bit #|R/W|      Name      |Reset|                     Description                      |
    +=====+===+================+=====+======================================================+
    |4:0  |R/W|NEVA_IO_LS_TSEL |0x1F |Max output current when switching on switchable I/Os  |
    +-----+---+----------------+-----+------------------------------------------------------+
    |5    |R/W|NEVA_IO_LS_FORCE|0x0  |Force NEVA switch status for switchable I/Os          |
    +-----+---+----------------+-----+------------------------------------------------------+
    |6    |R/W|NEVA_IO_LS_EN   |0x0  |EN signal value for switchable I/Os in force mode     |
    +-----+---+----------------+-----+------------------------------------------------------+
    |7    |R/W|NEVA_IO_LS_SD   |0x0  |SD signal value for switchable I/Os in force mode     |
    +-----+---+----------------+-----+------------------------------------------------------+
    |12:8 |R/W|NEVA_IO_HS_TSEL |0x1F |Max output current when switching on memory interfaces|
    +-----+---+----------------+-----+------------------------------------------------------+
    |13   |R/W|NEVA_IO_HS_FORCE|0x0  |Force NEVA switch status for memory interfaces        |
    +-----+---+----------------+-----+------------------------------------------------------+
    |14   |R/W|NEVA_IO_HS_EN   |0x0  |EN signal value for memory interfaces in force mode   |
    +-----+---+----------------+-----+------------------------------------------------------+
    |15   |R/W|NEVA_IO_HS_SD   |0x0  |SD signal value for memory interfaces in force mode   |
    +-----+---+----------------+-----+------------------------------------------------------+

.. _apb_soc_ctrl__TRCCFG:

TRCCFG
""""""

TRC config

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------------+-----+--------------------------------------------------------+
    |Bit #|R/W|      Name       |Reset|                      Description                       |
    +=====+===+=================+=====+========================================================+
    |1:0  |R/W|CSI2_PROGDELAY   |0x0  |CSI-2 domain power switch controller PROGDELAY setting  |
    +-----+---+-----------------+-----+--------------------------------------------------------+
    |4:2  |R/W|CSI2_CURRSET     |0x7  |CSI-2 domain power switch controller CURRSET setting    |
    +-----+---+-----------------+-----+--------------------------------------------------------+
    |6:5  |R/W|MRAM_PROGDELAY   |0x0  |MRAM domain power switch controller PROGDELAY setting   |
    +-----+---+-----------------+-----+--------------------------------------------------------+
    |9:7  |R/W|MRAM_CURRSET     |0x7  |MRAM domain power switch controller CURRSET setting     |
    +-----+---+-----------------+-----+--------------------------------------------------------+
    |11:10|R/W|SOC_PROGDELAY    |0x0  |SOC domain power switch controller PROGDELAY setting    |
    +-----+---+-----------------+-----+--------------------------------------------------------+
    |14:12|R/W|SOC_CURRSET      |0x7  |SOC domain power switch controller CURRSET setting      |
    +-----+---+-----------------+-----+--------------------------------------------------------+
    |16:15|R/W|CLUSTER_PROGDELAY|0x0  |CLUSTER domain power switch controller PROGDELAY setting|
    +-----+---+-----------------+-----+--------------------------------------------------------+
    |19:17|R/W|CLUSTER_CURRSET  |0x7  |CLUSTER domain power switch controller CURRSET setting  |
    +-----+---+-----------------+-----+--------------------------------------------------------+
    |21:20|R/W|SFU_PROGDELAY    |0x0  |SFU domain power switch controller PROGDELAY setting    |
    +-----+---+-----------------+-----+--------------------------------------------------------+
    |24:22|R/W|SFU_CURRSET      |0x7  |SFU domain power switch controller CURRSET setting      |
    +-----+---+-----------------+-----+--------------------------------------------------------+

.. _apb_soc_ctrl__RWM_L2_MEM:

RWM_L2_MEM
""""""""""

Read/write margins for L2 and ROM memories

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+--------------------------------------------------+
    |Bit #|R/W|     Name     |Reset|                   Description                    |
    +=====+===+==============+=====+==================================================+
    |5:0  |R/W|RWM_L2_INTLVD |0x20 |Margin setting for L2 interleaved banks           |
    +-----+---+--------------+-----+--------------------------------------------------+
    |13:8 |R/W|RWM_L2_PRIVATE|0x20 |Margin setting for L2 private banks               |
    +-----+---+--------------+-----+--------------------------------------------------+
    |16   |R/W|RWM_L2_FORCE  |0x0  |0: use default RWM values, 1: use RWM_L2_* values |
    +-----+---+--------------+-----+--------------------------------------------------+
    |21:20|R/W|RWM_ROM_SAWL  |0x2  |SAWL margin setting for ROM                       |
    +-----+---+--------------+-----+--------------------------------------------------+
    |22   |R/W|RWM_ROM_WL    |0x0  |WL margin setting for ROM                         |
    +-----+---+--------------+-----+--------------------------------------------------+
    |24   |R/W|RWM_ROM_FORCE |0x1  |0: use default RWM values, 1: use RWM_ROM_* values|
    +-----+---+--------------+-----+--------------------------------------------------+

.. _apb_soc_ctrl__CLU_SW_RSTN:

CLU_SW_RSTN
"""""""""""

Cluster software reset

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+-----------------------------------+
    |Bit #|R/W|    Name    |Reset|            Description            |
    +=====+===+============+=====+===================================+
    |    0|R/W|CLUSTER_RSTN|0x1  |Cluster software reset (active low)|
    +-----+---+------------+-----+-----------------------------------+

.. _apb_soc_ctrl__L2_PWR:

L2_PWR
""""""

Controls L2 power when SOC is off (deep/retentive sleep)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                                                                Description                                                                |
    +=====+===+==================+=====+===========================================================================================================================================+
    |11:0 |R/W|INTLVD_L2_SD_ARRAY|0x0  |Power switch control for memory array of INTERLEAVED banks when chip is in retentive mode: bit *i*\ =0 shuts down array supply for bank *i*|
    +-----+---+------------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl__L2_CTRL:

L2_CTRL
"""""""

Controls L2 power when SOC is off (deep/retentive sleep)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name        |Reset|                                                                         Description                                                                          |
    +=====+===+===================+=====+==============================================================================================================================================================+
    |11:0 |R/W|INTLVD_L2_DEEPSLEEP|0x0  |Force INTERLEAVED banks into deepsleep (data are lost) when chip is in retentive mode: bit *i*\ =0 enables deepsleep for bank *i*                             |
    +-----+---+-------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13:12|R/W|PRI_L2_DEEPSLEEP   |0x0  |Force PRIVATE banks into deepsleep and switch off array supply (data are lost) when chip is in retentive mode: bit 12+\ *i*\ =0 enables deepsleep for bank *i*|
    +-----+---+-------------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl__BORCFG:

BORCFG
""""""

Controls the brown-out reset

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------+-----+---------------------------------------------------------------------------------+
    |Bit #|R/W|   Name   |Reset|                                   Description                                   |
    +=====+===+==========+=====+=================================================================================+
    |    0|R/W|BOR_ENABLE|0x0  |Set to 1 to enable BOR monitoring of power supply                                |
    +-----+---+----------+-----+---------------------------------------------------------------------------------+
    |5:1  |R/W|BOR_VSEL  |0x04 |Threshold of detection of power supply drops. Recommended values: 00100 or 00011.|
    +-----+---+----------+-----+---------------------------------------------------------------------------------+

.. _apb_soc_ctrl__RARMODE:

RARMODE
"""""""

Controls configuration of the DC-DC modulation at low loads

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                            Description                            |
    +=====+===+=============+=====+===================================================================+
    |    0|R/W|ACTIVESKIPB  |0x0  |Enables standard DC-DC behavior (pulse-skipping off, decimation on)|
    +-----+---+-------------+-----+-------------------------------------------------------------------+
    |    1|R/W|EN_DECIM_SKIP|0x0  |Enables decimation when in pulse-skipping mode                     |
    +-----+---+-------------+-----+-------------------------------------------------------------------+
    |    2|R/W|DISABLE_VREF |0x0  |Disable generation of 0.6V Vref to save power if eMRAM is not used |
    +-----+---+-------------+-----+-------------------------------------------------------------------+

.. _apb_soc_ctrl__ABBCFG:

ABBCFG
""""""

Used to disable adaptive body-bias

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------------+-----+--------------------------+
    |Bit #|R/W|       Name        |Reset|       Description        |
    +=====+===+===================+=====+==========================+
    |    0|R/W|SOC_ABB_DISABLE    |0x0  |Disable SOC domain ABB    |
    +-----+---+-------------------+-----+--------------------------+
    |    1|R/W|CLUSTER_ABB_DISABLE|0x0  |Disable CLUSTER domain ABB|
    +-----+---+-------------------+-----+--------------------------+

.. _apb_soc_ctrl__L2_ACK:

L2_ACK
""""""

Acknowledge/status signals from L2 memories

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------------------+-----+----------------------------------------------------------+
    |Bit #|R/W|         Name         |Reset|                       Description                        |
    +=====+===+======================+=====+==========================================================+
    |11:0 |R  |INTLVD_ARRAY_WAKE_ACK |0x0  |Wake status of the arrays of interleaved L2 banks         |
    +-----+---+----------------------+-----+----------------------------------------------------------+
    |27:16|R  |INTLVD_PERIPH_WAKE_ACK|0x0  |Wake status of the periphery logic of interleaved L2 banks|
    +-----+---+----------------------+-----+----------------------------------------------------------+
    |31:30|R  |PRIVATE_ARRAY_WAKE_ACK|0x0  |Wake status of the arrays of private L2 banks             |
    +-----+---+----------------------+-----+----------------------------------------------------------+
