
*** Running vivado
    with args -log top_FPMAC_Test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_FPMAC_Test.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_FPMAC_Test.tcl -notrace
Command: link_design -top top_FPMAC_Test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.953 ; gain = 0.000 ; free physical = 25040 ; free virtual = 36266
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/300MHz/temp_300MHz.xdc]
WARNING: [Vivado 12-2489] -period contains time 3.333333 which will be rounded to 3.333 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/300MHz/temp_300MHz.xdc:3]
WARNING: [Vivado 12-2489] -waveform contains time 1.666667 which will be rounded to 1.667 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/300MHz/temp_300MHz.xdc:3]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/300MHz/temp_300MHz.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.418 ; gain = 0.000 ; free physical = 24944 ; free virtual = 36169
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2225.418 ; gain = 510.379 ; free physical = 24944 ; free virtual = 36169
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2314.199 ; gain = 88.781 ; free physical = 24949 ; free virtual = 36174

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 212ca73e9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2708.059 ; gain = 393.859 ; free physical = 24590 ; free virtual = 35815

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 212ca73e9

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2986.949 ; gain = 0.000 ; free physical = 24341 ; free virtual = 35567
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 212ca73e9

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2986.949 ; gain = 0.000 ; free physical = 24341 ; free virtual = 35567
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20b199e00

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2986.949 ; gain = 0.000 ; free physical = 24341 ; free virtual = 35567
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 20b199e00

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3018.965 ; gain = 32.016 ; free physical = 24350 ; free virtual = 35576
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 20b199e00

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3018.965 ; gain = 32.016 ; free physical = 24350 ; free virtual = 35576
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20b199e00

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3018.965 ; gain = 32.016 ; free physical = 24350 ; free virtual = 35576
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3018.965 ; gain = 0.000 ; free physical = 24350 ; free virtual = 35576
Ending Logic Optimization Task | Checksum: 1f3a01000

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3018.965 ; gain = 32.016 ; free physical = 24350 ; free virtual = 35576

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f3a01000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3018.965 ; gain = 0.000 ; free physical = 24358 ; free virtual = 35584

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f3a01000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3018.965 ; gain = 0.000 ; free physical = 24358 ; free virtual = 35584

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3018.965 ; gain = 0.000 ; free physical = 24358 ; free virtual = 35584
Ending Netlist Obfuscation Task | Checksum: 1f3a01000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3018.965 ; gain = 0.000 ; free physical = 24358 ; free virtual = 35584
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3018.965 ; gain = 793.547 ; free physical = 24358 ; free virtual = 35584
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3058.984 ; gain = 32.016 ; free physical = 24356 ; free virtual = 35582
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/300MHz/impl_FPMAC_300MHz.runs/impl_1/top_FPMAC_Test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMAC_Test_drc_opted.rpt -pb top_FPMAC_Test_drc_opted.pb -rpx top_FPMAC_Test_drc_opted.rpx
Command: report_drc -file top_FPMAC_Test_drc_opted.rpt -pb top_FPMAC_Test_drc_opted.pb -rpx top_FPMAC_Test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/300MHz/impl_FPMAC_300MHz.runs/impl_1/top_FPMAC_Test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24342 ; free virtual = 35568
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15d5c0ce0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24342 ; free virtual = 35568
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24342 ; free virtual = 35568

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 760ef013

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24339 ; free virtual = 35565

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 132e32c22

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24343 ; free virtual = 35569

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 132e32c22

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24343 ; free virtual = 35569
Phase 1 Placer Initialization | Checksum: 132e32c22

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24343 ; free virtual = 35569

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e00ce6ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24361 ; free virtual = 35587

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16fbb4b73

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24361 ; free virtual = 35587

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 16fbb4b73

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24361 ; free virtual = 35587

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1f29130a8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24366 ; free virtual = 35592

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 11 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 10, total 11, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 12 nets or LUTs. Breaked 11 LUTs, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-666] Processed cell DUT/multOp. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24366 ; free virtual = 35592
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24366 ; free virtual = 35592

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           11  |              1  |                    12  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           11  |              1  |                    12  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1a8e64c5b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24366 ; free virtual = 35592
Phase 2.4 Global Placement Core | Checksum: 24ab2a3b0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24366 ; free virtual = 35592
Phase 2 Global Placement | Checksum: 24ab2a3b0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24366 ; free virtual = 35592

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25caa469d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24366 ; free virtual = 35592

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fdb0b22a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24365 ; free virtual = 35591

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 267597484

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24365 ; free virtual = 35591

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ae8e6c2f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24365 ; free virtual = 35591

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d36c300c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24362 ; free virtual = 35588

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1c450cccd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24354 ; free virtual = 35580

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 202d4bd6b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24354 ; free virtual = 35580

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 26e74be15

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24354 ; free virtual = 35580

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1025848af

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24353 ; free virtual = 35579
Phase 3 Detail Placement | Checksum: 1025848af

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24353 ; free virtual = 35579

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 51796ffe

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.651 | TNS=-716.162 |
Phase 1 Physical Synthesis Initialization | Checksum: ba7f4578

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24353 ; free virtual = 35579
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: ddff8f25

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24353 ; free virtual = 35579
Phase 4.1.1.1 BUFG Insertion | Checksum: 51796ffe

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24353 ; free virtual = 35579

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.822. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: ea24acc7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24355 ; free virtual = 35581

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24355 ; free virtual = 35581
Phase 4.1 Post Commit Optimization | Checksum: ea24acc7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24355 ; free virtual = 35581

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ea24acc7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24355 ; free virtual = 35581

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ea24acc7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24355 ; free virtual = 35581
Phase 4.3 Placer Reporting | Checksum: ea24acc7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24355 ; free virtual = 35581

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24355 ; free virtual = 35581

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24355 ; free virtual = 35581
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f25bf4dd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24355 ; free virtual = 35581
Ending Placer Task | Checksum: 80fd1bd3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24355 ; free virtual = 35581
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24372 ; free virtual = 35597
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24363 ; free virtual = 35590
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/300MHz/impl_FPMAC_300MHz.runs/impl_1/top_FPMAC_Test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_FPMAC_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24350 ; free virtual = 35576
INFO: [runtcl-4] Executing : report_utilization -file top_FPMAC_Test_utilization_placed.rpt -pb top_FPMAC_Test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_FPMAC_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24349 ; free virtual = 35576
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24342 ; free virtual = 35568
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.39s |  WALL: 0.17s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24342 ; free virtual = 35568

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.822 | TNS=-640.801 |
Phase 1 Physical Synthesis Initialization | Checksum: 1485b082a

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24341 ; free virtual = 35568
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.822 | TNS=-640.801 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1485b082a

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24340 ; free virtual = 35567

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.822 | TNS=-640.801 |
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[6].  Re-placed instance DUT/RightShifterComponent/level5_d1_reg[12]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.815 | TNS=-641.074 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/RightShifterComponent/level4[12]. Critical path length was reduced through logic transformation on cell DUT/RightShifterComponent/level5_d1[28]_i_1_comp.
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level3[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.810 | TNS=-641.123 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level3[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-641.054 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level3[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level2__0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/expDiffVerySmall. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net DUT/i__carry__0_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.779 | TNS=-636.100 |
INFO: [Physopt 32-710] Processed net DUT/RightShifterComponent/level3[12]. Critical path length was reduced through logic transformation on cell DUT/RightShifterComponent/level5_d1[36]_i_1_comp.
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/S[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.738 | TNS=-636.074 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/RightShifterComponent/level4[13]. Critical path length was reduced through logic transformation on cell DUT/RightShifterComponent/level5_d1[29]_i_1_comp.
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level3[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.696 | TNS=-636.091 |
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/level3_d1_reg_n_0_[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/D[13]. Critical path length was reduced through logic transformation on cell DUT/C_internal[13]_i_1_comp.
INFO: [Physopt 32-735] Processed net DUT/C_internal[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.680 | TNS=-635.037 |
INFO: [Physopt 32-702] Processed net DUT/expDiffNotLarge. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry__0_i_4__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i__carry__0_i_4__1_n_0. Critical path length was reduced through logic transformation on cell DUT/i__carry__0_i_4__1_comp.
INFO: [Physopt 32-735] Processed net DUT/i__carry__0_i_1__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.675 | TNS=-630.734 |
INFO: [Physopt 32-702] Processed net C_internal_reg[8]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/D[8]. Critical path length was reduced through logic transformation on cell DUT/C_internal[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net DUT/C_internal[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.674 | TNS=-630.136 |
INFO: [Physopt 32-702] Processed net DUT/i__carry__0_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i__carry__0_i_1__0_n_0. Critical path length was reduced through logic transformation on cell DUT/i__carry__0_i_1__0_comp.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.656 | TNS=-626.152 |
INFO: [Physopt 32-663] Processed net R_OBUF[7].  Re-placed instance C_internal_reg[7]
INFO: [Physopt 32-735] Processed net R_OBUF[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.647 | TNS=-626.094 |
INFO: [Physopt 32-663] Processed net C_internal_reg[2]_lopt_replica_1.  Re-placed instance C_internal_reg[2]_lopt_replica
INFO: [Physopt 32-735] Processed net C_internal_reg[2]_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.640 | TNS=-625.936 |
INFO: [Physopt 32-702] Processed net R_OBUF[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/D[3]. Critical path length was reduced through logic transformation on cell DUT/C_internal[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net DUT/C_internal[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.634 | TNS=-625.610 |
INFO: [Physopt 32-702] Processed net C_internal_reg[7]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/D[7]. Critical path length was reduced through logic transformation on cell DUT/C_internal[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net DUT/C_internal[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.623 | TNS=-625.058 |
INFO: [Physopt 32-702] Processed net DUT/i__carry__0_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i__carry__0_i_4__0_n_0. Critical path length was reduced through logic transformation on cell DUT/i__carry__0_i_4__0_comp.
INFO: [Physopt 32-735] Processed net DUT/i__carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.607 | TNS=-624.046 |
INFO: [Physopt 32-702] Processed net DUT/plusOp_inferred__6/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i__carry_i_1__1_n_0. Critical path length was reduced through logic transformation on cell DUT/i__carry_i_1__1_comp.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.605 | TNS=-623.583 |
INFO: [Physopt 32-663] Processed net R_OBUF[14].  Re-placed instance C_internal_reg[14]
INFO: [Physopt 32-735] Processed net R_OBUF[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.601 | TNS=-623.238 |
INFO: [Physopt 32-702] Processed net DUT/i__carry__0_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i___0_carry__0_i_7_n_0. Critical path length was reduced through logic transformation on cell DUT/i___0_carry__0_i_7_comp.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.599 | TNS=-609.471 |
INFO: [Physopt 32-702] Processed net R_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/D[1]. Critical path length was reduced through logic transformation on cell DUT/C_internal[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net DUT/C_internal[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.565 | TNS=-608.987 |
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq300_uid2LeadingZeroCounter/level3_d1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DUT/IEEEFPFMA_5_10_Freq300_uid2LeadingZeroCounter/level3_d1[5]_i_2_n_0.  Re-placed instance DUT/IEEEFPFMA_5_10_Freq300_uid2LeadingZeroCounter/level3_d1[5]_i_2
INFO: [Physopt 32-735] Processed net DUT/IEEEFPFMA_5_10_Freq300_uid2LeadingZeroCounter/level3_d1[5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.548 | TNS=-608.905 |
INFO: [Physopt 32-663] Processed net R_OBUF[0].  Re-placed instance C_internal_reg[0]
INFO: [Physopt 32-735] Processed net R_OBUF[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.541 | TNS=-608.849 |
INFO: [Physopt 32-663] Processed net C_internal_reg[11]_lopt_replica_1.  Re-placed instance C_internal_reg[11]_lopt_replica
INFO: [Physopt 32-735] Processed net C_internal_reg[11]_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.530 | TNS=-608.720 |
INFO: [Physopt 32-663] Processed net C_internal_reg[5]_lopt_replica_1.  Re-placed instance C_internal_reg[5]_lopt_replica
INFO: [Physopt 32-735] Processed net C_internal_reg[5]_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.522 | TNS=-608.681 |
INFO: [Physopt 32-663] Processed net DUT/NormalizationShifter/level3_d1_reg_n_0_[4].  Re-placed instance DUT/NormalizationShifter/level3_d1_reg[4]
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/level3_d1_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.514 | TNS=-608.507 |
INFO: [Physopt 32-702] Processed net C_internal_reg[0]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/D[0]. Critical path length was reduced through logic transformation on cell DUT/C_internal[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net DUT/C_internal[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.507 | TNS=-608.383 |
INFO: [Physopt 32-663] Processed net R_OBUF[2].  Re-placed instance C_internal_reg[2]
INFO: [Physopt 32-735] Processed net R_OBUF[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.496 | TNS=-608.363 |
INFO: [Physopt 32-702] Processed net C_internal_reg[2]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net DUT/C_internal[13]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net DUT/C_internal[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/C_internal[13]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/plusOp[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal_reg[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/resultBeforeRound_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[11]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[14]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/D[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net C_internal_reg[2]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/level3_d1_reg_n_0_[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/C_internal[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/C_internal[13]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/plusOp[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/resultBeforeRound_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[11]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[14]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/D[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.496 | TNS=-608.363 |
Phase 3 Critical Path Optimization | Checksum: 1485b082a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24302 ; free virtual = 35528

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.496 | TNS=-608.363 |
INFO: [Physopt 32-702] Processed net C_internal_reg[2]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/level3_d1_reg_n_0_[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net DUT/C_internal[13]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net DUT/C_internal[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/C_internal[13]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/plusOp[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal_reg[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/resultBeforeRound_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[11]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[14]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/D[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net C_internal_reg[2]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/level3_d1_reg_n_0_[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/C_internal[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/C_internal[13]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/plusOp[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/resultBeforeRound_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[11]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/C_internal[14]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/D[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.496 | TNS=-608.363 |
Phase 4 Critical Path Optimization | Checksum: 1485b082a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24271 ; free virtual = 35497
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24271 ; free virtual = 35497
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.496 | TNS=-608.363 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.326  |         32.438  |            0  |              0  |                    26  |           0  |           2  |  00:00:07  |
|  Total          |          0.326  |         32.438  |            0  |              0  |                    26  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24271 ; free virtual = 35497
Ending Physical Synthesis Task | Checksum: 2124a3d29

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24271 ; free virtual = 35497
INFO: [Common 17-83] Releasing license: Implementation
243 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24273 ; free virtual = 35500
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3146.895 ; gain = 0.000 ; free physical = 24273 ; free virtual = 35501
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/300MHz/impl_FPMAC_300MHz.runs/impl_1/top_FPMAC_Test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d3197b29 ConstDB: 0 ShapeSum: f0bde2a7 RouteDB: 0
Post Restoration Checksum: NetGraph: afbf627d NumContArr: 1de03904 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: cd9f9b81

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3190.445 ; gain = 43.551 ; free physical = 24200 ; free virtual = 35427

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: cd9f9b81

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3223.445 ; gain = 76.551 ; free physical = 24160 ; free virtual = 35388

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: cd9f9b81

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3223.445 ; gain = 76.551 ; free physical = 24160 ; free virtual = 35388
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1447ecbd1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3238.742 ; gain = 91.848 ; free physical = 24149 ; free virtual = 35377
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.515 | TNS=-585.061| WHS=-0.136 | THS=-2.859 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 742
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 742
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: f8806a45

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3245.430 ; gain = 98.535 ; free physical = 24144 ; free virtual = 35371

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f8806a45

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3245.430 ; gain = 98.535 ; free physical = 24144 ; free virtual = 35371
Phase 3 Initial Routing | Checksum: c6547ff7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3245.430 ; gain = 98.535 ; free physical = 24144 ; free virtual = 35371
INFO: [Route 35-580] Design has 22 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==============================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                          |
+====================+===================+==============================================+
| sys_clk_pin        | sys_clk_pin       | DUT/RsgnTentative_d1_reg/D                   |
| sys_clk_pin        | sys_clk_pin       | DUT/NormalizationShifter/level3_d1_reg[1]/D  |
| sys_clk_pin        | sys_clk_pin       | DUT/NormalizationShifter/level0_d1_reg[11]/D |
| sys_clk_pin        | sys_clk_pin       | DUT/NormalizationShifter/level0_d1_reg[7]/D  |
| sys_clk_pin        | sys_clk_pin       | DUT/NormalizationShifter/level0_d1_reg[5]/D  |
+--------------------+-------------------+----------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 438
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.866 | TNS=-720.219| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d8532473

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3245.430 ; gain = 98.535 ; free physical = 24148 ; free virtual = 35375

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 212
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.817 | TNS=-715.480| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 26eb4e6b5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 3245.430 ; gain = 98.535 ; free physical = 24151 ; free virtual = 35378

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 318
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.260 | TNS=-736.423| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1fe82f465

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 3245.430 ; gain = 98.535 ; free physical = 24142 ; free virtual = 35370
Phase 4 Rip-up And Reroute | Checksum: 1fe82f465

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 3245.430 ; gain = 98.535 ; free physical = 24142 ; free virtual = 35370

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1cca189d6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 3245.430 ; gain = 98.535 ; free physical = 24142 ; free virtual = 35370
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.738 | TNS=-688.246| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 20355e6b2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 3256.430 ; gain = 109.535 ; free physical = 24137 ; free virtual = 35364

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20355e6b2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 3256.430 ; gain = 109.535 ; free physical = 24137 ; free virtual = 35364
Phase 5 Delay and Skew Optimization | Checksum: 20355e6b2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 3256.430 ; gain = 109.535 ; free physical = 24137 ; free virtual = 35364

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 232c06b71

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 3256.430 ; gain = 109.535 ; free physical = 24137 ; free virtual = 35364
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.729 | TNS=-664.732| WHS=0.106  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 232c06b71

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 3256.430 ; gain = 109.535 ; free physical = 24137 ; free virtual = 35364
Phase 6 Post Hold Fix | Checksum: 232c06b71

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 3256.430 ; gain = 109.535 ; free physical = 24137 ; free virtual = 35364

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.177221 %
  Global Horizontal Routing Utilization  = 0.211921 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1ca260cfa

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 3256.430 ; gain = 109.535 ; free physical = 24137 ; free virtual = 35364

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ca260cfa

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 3256.430 ; gain = 109.535 ; free physical = 24130 ; free virtual = 35358

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 141c46e49

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 3272.438 ; gain = 125.543 ; free physical = 24130 ; free virtual = 35358

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.729 | TNS=-664.732| WHS=0.106  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 141c46e49

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 3272.438 ; gain = 125.543 ; free physical = 24130 ; free virtual = 35358
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 3272.438 ; gain = 125.543 ; free physical = 24177 ; free virtual = 35404

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
263 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:44 . Memory (MB): peak = 3272.438 ; gain = 125.543 ; free physical = 24177 ; free virtual = 35404
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3272.438 ; gain = 0.000 ; free physical = 24174 ; free virtual = 35402
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/300MHz/impl_FPMAC_300MHz.runs/impl_1/top_FPMAC_Test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMAC_Test_drc_routed.rpt -pb top_FPMAC_Test_drc_routed.pb -rpx top_FPMAC_Test_drc_routed.rpx
Command: report_drc -file top_FPMAC_Test_drc_routed.rpt -pb top_FPMAC_Test_drc_routed.pb -rpx top_FPMAC_Test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/300MHz/impl_FPMAC_300MHz.runs/impl_1/top_FPMAC_Test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_FPMAC_Test_methodology_drc_routed.rpt -pb top_FPMAC_Test_methodology_drc_routed.pb -rpx top_FPMAC_Test_methodology_drc_routed.rpx
Command: report_methodology -file top_FPMAC_Test_methodology_drc_routed.rpt -pb top_FPMAC_Test_methodology_drc_routed.pb -rpx top_FPMAC_Test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/300MHz/impl_FPMAC_300MHz.runs/impl_1/top_FPMAC_Test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_FPMAC_Test_power_routed.rpt -pb top_FPMAC_Test_power_summary_routed.pb -rpx top_FPMAC_Test_power_routed.rpx
Command: report_power -file top_FPMAC_Test_power_routed.rpt -pb top_FPMAC_Test_power_summary_routed.pb -rpx top_FPMAC_Test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
275 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_FPMAC_Test_route_status.rpt -pb top_FPMAC_Test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMAC_Test_timing_summary_routed.rpt -pb top_FPMAC_Test_timing_summary_routed.pb -rpx top_FPMAC_Test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_FPMAC_Test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_FPMAC_Test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_FPMAC_Test_bus_skew_routed.rpt -pb top_FPMAC_Test_bus_skew_routed.pb -rpx top_FPMAC_Test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 10:16:30 2025...
