INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jfonda/Documents/EE324/Resources/IP_Repo/myled_1.0/hdl/myled_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myled_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jfonda/Documents/EE324/Resources/IP_Repo/myled_1.0/hdl/myled_v1_0_S_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myled_v1_0_S_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jfonda/Documents/EE324/Resources/IP_Repo/myled_1.0/hdl/myled_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myled_tb
WARNING: [VRFC 10-994] loop statement with empty body is not permitted in this mode of verilog [/home/jfonda/Documents/EE324/Resources/IP_Repo/myled_1.0/hdl/myled_tb.v:165]
WARNING: [VRFC 10-994] loop statement with empty body is not permitted in this mode of verilog [/home/jfonda/Documents/EE324/Resources/IP_Repo/myled_1.0/hdl/myled_tb.v:204]
ERROR: [VRFC 10-29] axi_read expects 2 arguments [/home/jfonda/Documents/EE324/Resources/IP_Repo/myled_1.0/hdl/myled_tb.v:103]
ERROR: [VRFC 10-29] axi_read expects 2 arguments [/home/jfonda/Documents/EE324/Resources/IP_Repo/myled_1.0/hdl/myled_tb.v:109]
ERROR: [VRFC 10-1280] procedural assignment to a non-register s_axi_rdata is not permitted, left-hand side should be reg/integer/time/genvar [/home/jfonda/Documents/EE324/Resources/IP_Repo/myled_1.0/hdl/myled_tb.v:179]
ERROR: [VRFC 10-1280] procedural assignment to a non-register s_axi_rdata is not permitted, left-hand side should be reg/integer/time/genvar [/home/jfonda/Documents/EE324/Resources/IP_Repo/myled_1.0/hdl/myled_tb.v:179]
ERROR: [VRFC 10-1280] procedural assignment to a non-register s_axi_rvalid is not permitted, left-hand side should be reg/integer/time/genvar [/home/jfonda/Documents/EE324/Resources/IP_Repo/myled_1.0/hdl/myled_tb.v:180]
ERROR: [VRFC 10-1280] procedural assignment to a non-register s_axi_rvalid is not permitted, left-hand side should be reg/integer/time/genvar [/home/jfonda/Documents/EE324/Resources/IP_Repo/myled_1.0/hdl/myled_tb.v:180]
ERROR: [VRFC 10-91] s_axiaclk is not declared [/home/jfonda/Documents/EE324/Resources/IP_Repo/myled_1.0/hdl/myled_tb.v:188]
ERROR: [VRFC 10-1280] procedural assignment to a non-register s_axi_rvalid is not permitted, left-hand side should be reg/integer/time/genvar [/home/jfonda/Documents/EE324/Resources/IP_Repo/myled_1.0/hdl/myled_tb.v:191]
ERROR: [VRFC 10-1280] procedural assignment to a non-register s_axi_rvalid is not permitted, left-hand side should be reg/integer/time/genvar [/home/jfonda/Documents/EE324/Resources/IP_Repo/myled_1.0/hdl/myled_tb.v:191]
ERROR: [VRFC 10-1280] procedural assignment to a non-register s_axi_rvalid is not permitted, left-hand side should be reg/integer/time/genvar [/home/jfonda/Documents/EE324/Resources/IP_Repo/myled_1.0/hdl/myled_tb.v:196]
ERROR: [VRFC 10-1280] procedural assignment to a non-register s_axi_rvalid is not permitted, left-hand side should be reg/integer/time/genvar [/home/jfonda/Documents/EE324/Resources/IP_Repo/myled_1.0/hdl/myled_tb.v:196]
ERROR: [VRFC 10-1040] module myled_tb ignored due to previous errors [/home/jfonda/Documents/EE324/Resources/IP_Repo/myled_1.0/hdl/myled_tb.v:23]
