{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543512115325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543512115341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 11:21:55 2018 " "Processing started: Thu Nov 29 11:21:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543512115341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543512115341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TLC_Mk3 -c TLC_Mk3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TLC_Mk3 -c TLC_Mk3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543512115341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543512116044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543512116044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_combiner_tlc_mk3.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_combiner_tlc_mk3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_combiner_TLC_Mk3 " "Found entity 1: bus_combiner_TLC_Mk3" {  } { { "bus_combiner_TLC_Mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/bus_combiner_TLC_Mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543512124013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543512124013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlc_mk3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tlc_mk3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_Mk3 " "Found entity 1: TLC_Mk3" {  } { { "TLC_Mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/TLC_Mk3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543512124123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543512124123 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 Input_Logic_TLC_Mk3.v(13) " "Verilog HDL Expression warning at Input_Logic_TLC_Mk3.v(13): truncated literal to match 2 bits" {  } { { "Input_Logic_TLC_Mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/Input_Logic_TLC_Mk3.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543512124217 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 Input_Logic_TLC_Mk3.v(18) " "Verilog HDL Expression warning at Input_Logic_TLC_Mk3.v(18): truncated literal to match 2 bits" {  } { { "Input_Logic_TLC_Mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/Input_Logic_TLC_Mk3.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543512124217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_logic_tlc_mk3.v 1 1 " "Found 1 design units, including 1 entities, in source file input_logic_tlc_mk3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_TLC_Mk3 " "Found entity 1: Input_Logic_TLC_Mk3" {  } { { "Input_Logic_TLC_Mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/Input_Logic_TLC_Mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543512124232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543512124232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_logic_tlc_mk2.v 1 1 " "Found 1 design units, including 1 entities, in source file input_logic_tlc_mk2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_TLC_Mk2 " "Found entity 1: Input_Logic_TLC_Mk2" {  } { { "Input_Logic_TLC_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/Input_Logic_TLC_Mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543512124357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543512124357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_logic_tlc_mk3.v 1 1 " "Found 1 design units, including 1 entities, in source file output_logic_tlc_mk3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_TLC_Mk3 " "Found entity 1: Output_Logic_TLC_Mk3" {  } { { "Output_Logic_TLC_Mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/Output_Logic_TLC_Mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543512124467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543512124467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TLC_Mk3 " "Elaborating entity \"TLC_Mk3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543512124639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_TLC_Mk3 Output_Logic_TLC_Mk3:inst " "Elaborating entity \"Output_Logic_TLC_Mk3\" for hierarchy \"Output_Logic_TLC_Mk3:inst\"" {  } { { "TLC_Mk3.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/TLC_Mk3.bdf" { { 240 872 1024 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543512124889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_TLC_Mk3 Input_Logic_TLC_Mk3:sdfgsdfg " "Elaborating entity \"Input_Logic_TLC_Mk3\" for hierarchy \"Input_Logic_TLC_Mk3:sdfgsdfg\"" {  } { { "TLC_Mk3.bdf" "sdfgsdfg" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/TLC_Mk3.bdf" { { 240 456 608 320 "sdfgsdfg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543512125107 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "X Input_Logic_TLC_Mk3.v(22) " "Verilog HDL Always Construct warning at Input_Logic_TLC_Mk3.v(22): variable \"X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Input_Logic_TLC_Mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/Input_Logic_TLC_Mk3.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543512125107 "|TLC_Mk3|Input_Logic_TLC_Mk3:sdfgsdfg"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Input_Logic_TLC_Mk3.v(11) " "Verilog HDL Case Statement information at Input_Logic_TLC_Mk3.v(11): all case item expressions in this case statement are onehot" {  } { { "Input_Logic_TLC_Mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/Input_Logic_TLC_Mk3.v" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543512125107 "|TLC_Mk3|Input_Logic_TLC_Mk3:sdfgsdfg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X Input_Logic_TLC_Mk3.v(9) " "Verilog HDL Always Construct warning at Input_Logic_TLC_Mk3.v(9): inferring latch(es) for variable \"X\", which holds its previous value in one or more paths through the always construct" {  } { { "Input_Logic_TLC_Mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/Input_Logic_TLC_Mk3.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543512125123 "|TLC_Mk3|Input_Logic_TLC_Mk3:sdfgsdfg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] Input_Logic_TLC_Mk3.v(9) " "Inferred latch for \"X\[0\]\" at Input_Logic_TLC_Mk3.v(9)" {  } { { "Input_Logic_TLC_Mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/Input_Logic_TLC_Mk3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543512125123 "|TLC_Mk3|Input_Logic_TLC_Mk3:sdfgsdfg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] Input_Logic_TLC_Mk3.v(9) " "Inferred latch for \"X\[1\]\" at Input_Logic_TLC_Mk3.v(9)" {  } { { "Input_Logic_TLC_Mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/Input_Logic_TLC_Mk3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543512125123 "|TLC_Mk3|Input_Logic_TLC_Mk3:sdfgsdfg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[2\] Input_Logic_TLC_Mk3.v(9) " "Inferred latch for \"X\[2\]\" at Input_Logic_TLC_Mk3.v(9)" {  } { { "Input_Logic_TLC_Mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/Input_Logic_TLC_Mk3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543512125123 "|TLC_Mk3|Input_Logic_TLC_Mk3:sdfgsdfg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[3\] Input_Logic_TLC_Mk3.v(9) " "Inferred latch for \"X\[3\]\" at Input_Logic_TLC_Mk3.v(9)" {  } { { "Input_Logic_TLC_Mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/Input_Logic_TLC_Mk3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543512125123 "|TLC_Mk3|Input_Logic_TLC_Mk3:sdfgsdfg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_combiner_TLC_Mk3 bus_combiner_TLC_Mk3:inst2 " "Elaborating entity \"bus_combiner_TLC_Mk3\" for hierarchy \"bus_combiner_TLC_Mk3:inst2\"" {  } { { "TLC_Mk3.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/TLC_Mk3.bdf" { { 240 280 432 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543512125342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Input_Logic_TLC_Mk3:sdfgsdfg\|X\[3\] " "Latch Input_Logic_TLC_Mk3:sdfgsdfg\|X\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Enable " "Ports D and ENA on the latch are fed by the same signal Enable" {  } { { "TLC_Mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/TLC_Mk3.bdf" { { 264 112 280 280 "Enable" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543512126592 ""}  } { { "Input_Logic_TLC_Mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/Input_Logic_TLC_Mk3.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543512126592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Input_Logic_TLC_Mk3:sdfgsdfg\|X\[2\] " "Latch Input_Logic_TLC_Mk3:sdfgsdfg\|X\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Enable " "Ports D and ENA on the latch are fed by the same signal Enable" {  } { { "TLC_Mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/TLC_Mk3.bdf" { { 264 112 280 280 "Enable" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543512126592 ""}  } { { "Input_Logic_TLC_Mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/Input_Logic_TLC_Mk3.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543512126592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Input_Logic_TLC_Mk3:sdfgsdfg\|X\[1\] " "Latch Input_Logic_TLC_Mk3:sdfgsdfg\|X\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Enable " "Ports D and ENA on the latch are fed by the same signal Enable" {  } { { "TLC_Mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/TLC_Mk3.bdf" { { 264 112 280 280 "Enable" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543512126608 ""}  } { { "Input_Logic_TLC_Mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/Input_Logic_TLC_Mk3.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543512126608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Input_Logic_TLC_Mk3:sdfgsdfg\|X\[0\] " "Latch Input_Logic_TLC_Mk3:sdfgsdfg\|X\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Enable " "Ports D and ENA on the latch are fed by the same signal Enable" {  } { { "TLC_Mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/TLC_Mk3.bdf" { { 264 112 280 280 "Enable" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543512126608 ""}  } { { "Input_Logic_TLC_Mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Traffic_Light_Counter_Mk3/Input_Logic_TLC_Mk3.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543512126608 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543512126686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543512128249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543512128249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543512128939 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543512128939 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543512128939 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543512128939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543512129236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 11:22:09 2018 " "Processing ended: Thu Nov 29 11:22:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543512129236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543512129236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543512129236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543512129236 ""}
