1668385987 /home/jpanov/Cadence/XlmSim_24_03_labs/lab5-Multi-Core/SC-MC/modus_test/LIBS/verilog/include_libraries_sim.v
1668385987 /home/jpanov/Cadence/XlmSim_24_03_labs/lab5-Multi-Core/SC-MC/modus_test/SOURCEFILES/dtmf_chip.test_netlist.v
1668385991 /home/jpanov/Cadence/XlmSim_24_03_labs/lab5-Multi-Core/SC-MC/modus_test/workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v
