
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122944                       # Number of seconds simulated
sim_ticks                                122943751154                       # Number of ticks simulated
final_tick                               1180802572467                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121898                       # Simulator instruction rate (inst/s)
host_op_rate                                   153830                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3392556                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923624                       # Number of bytes of host memory used
host_seconds                                 36239.26                       # Real time elapsed on the host
sim_insts                                  4417508862                       # Number of instructions simulated
sim_ops                                    5574670961                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4089984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4347008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1050752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2243328                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11737856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3192448                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3192448                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        31953                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        33961                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8209                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        17526                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 91702                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           24941                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                24941                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33267116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13535                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     35357698                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8546608                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14576                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18246783                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                95473384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10411                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13535                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16658                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14576                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              55180                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25966737                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25966737                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25966737                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33267116                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13535                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     35357698                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8546608                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14576                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18246783                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              121440121                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147591539                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23187999                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19096500                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1935214                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9390406                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8678654                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437804                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87572                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104570374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128112544                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23187999                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11116458                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27206221                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6271840                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6692585                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12115527                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1575144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142773822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.093005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.535429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115567601     80.94%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784899      1.95%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365806      1.66%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381145      1.67%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2270276      1.59%     87.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1128188      0.79%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779352      0.55%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978007      1.39%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13518548      9.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142773822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.157109                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.868021                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103386358                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8122462                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26856257                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110577                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4298159                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732167                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6484                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154518597                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51330                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4298159                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103906489                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        5258146                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1681864                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26437665                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1191491                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153049938                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4499                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402165                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       627563                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        36571                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214121265                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713368449                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713368449                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45862040                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33762                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17740                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3829969                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15193429                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900561                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       307035                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1687403                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149180557                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33762                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139225353                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108518                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25221168                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57226425                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1718                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142773822                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.975146                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.577765                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     85358703     59.79%     59.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23756980     16.64%     76.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11960281      8.38%     84.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7809975      5.47%     90.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6909243      4.84%     95.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2700802      1.89%     97.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3063720      2.15%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118360      0.78%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95758      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142773822                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976346     74.94%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155270     11.92%     86.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171181     13.14%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114989624     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012929      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14363816     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7842962      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139225353                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.943315                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1302797                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009357                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422635843                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174436163                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135106510                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140528150                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       198084                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2981300                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1030                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          687                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158891                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          590                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4298159                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4516761                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       263517                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149214319                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165936                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15193429                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900561                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17740                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        210428                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13178                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          687                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1152054                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084896                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236950                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136847050                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112936                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2378303                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21954142                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295732                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841206                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.927201                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135112079                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135106510                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81532251                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221206335                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.915408                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368580                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26803066                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1960184                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    138475663                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.884068                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.703629                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     89369429     64.54%     64.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22514307     16.26%     80.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10811727      7.81%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816497      3.48%     92.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3760253      2.72%     94.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536730      1.11%     95.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564322      1.13%     97.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095114      0.79%     97.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007284      2.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    138475663                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007284                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284693361                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302748313                       # The number of ROB writes
system.switch_cpus0.timesIdled                  59663                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4817717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.475915                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.475915                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.677546                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.677546                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618401874                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186426859                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145884625                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147591539                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23629278                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19149702                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2049945                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9522159                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9068744                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2526717                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90704                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103041070                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130086352                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23629278                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11595461                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28422155                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6664734                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3908413                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12026077                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1654095                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139941219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.135183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.550056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111519064     79.69%     79.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2672746      1.91%     81.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2036700      1.46%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5003424      3.58%     86.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1127412      0.81%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1617122      1.16%     88.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1220868      0.87%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          769024      0.55%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13974859      9.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139941219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.160099                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.881394                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       101817272                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5500711                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27982278                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       113833                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4527116                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4077184                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42468                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156951334                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81376                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4527116                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102682433                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1491891                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2506390                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27220109                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1513272                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155332288                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        31129                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        276426                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       606806                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       193602                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    218220613                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    723495446                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    723495446                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172135276                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46085297                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37485                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20810                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5051349                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15005544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7311055                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123357                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1625416                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152573801                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37462                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141678899                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       193469                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27875672                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60567277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139941219                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.012417                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.562301                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80592618     57.59%     57.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24939625     17.82%     75.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11659488      8.33%     83.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8546086      6.11%     89.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7593607      5.43%     95.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3013639      2.15%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2983363      2.13%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       463105      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       149688      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139941219                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         569205     68.73%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116170     14.03%     82.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       142742     17.24%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118918736     83.94%     83.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2128916      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16673      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13375501      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7239073      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141678899                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.959939                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             828117                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005845                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    424320601                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180487365                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138112436                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142507016                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       349719                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3677000                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1040                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          432                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226172                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4527116                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         876930                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        93788                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152611263                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        51843                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15005544                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7311055                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20788                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81669                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          432                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1114775                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1170033                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2284808                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139124637                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12851956                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2554260                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20089261                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19760550                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7237305                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.942633                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138294235                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138112436                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82847643                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229555909                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.935775                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360904                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100842723                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123844269                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28769081                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2052419                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135414103                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.914560                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.689790                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84624836     62.49%     62.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23763031     17.55%     80.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10469307      7.73%     87.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5488120      4.05%     91.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4372678      3.23%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1571010      1.16%     96.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1335443      0.99%     97.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       997580      0.74%     97.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2792098      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135414103                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100842723                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123844269                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18413419                       # Number of memory references committed
system.switch_cpus1.commit.loads             11328536                       # Number of loads committed
system.switch_cpus1.commit.membars              16674                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17794031                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111588111                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2521219                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2792098                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285235355                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          309754105                       # The number of ROB writes
system.switch_cpus1.timesIdled                  77489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                7650320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100842723                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123844269                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100842723                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.463581                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.463581                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.683255                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.683255                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       627326582                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192380718                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146798875                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33348                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147591539                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24626216                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20174170                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2087911                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10056015                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9736162                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2520036                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96197                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109325987                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132187617                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24626216                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12256198                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28633601                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6239027                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4931591                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12789858                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1631571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    147024309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.099859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.525239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       118390708     80.52%     80.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2310779      1.57%     82.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3925404      2.67%     84.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2283828      1.55%     86.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1787292      1.22%     87.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1570749      1.07%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          965529      0.66%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2423320      1.65%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13366700      9.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    147024309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166854                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.895631                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       108636231                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6151925                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28029364                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        73932                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4132851                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4037900                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     159293758                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4132851                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109184972                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         621403                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4594302                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27536798                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       953978                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158210541                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         96958                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       550859                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    223401826                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    736042729                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    736042729                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178963910                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44437902                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35607                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17829                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2772385                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14672743                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7515696                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        72630                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1712847                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153020341                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35607                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143705202                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        90663                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22692194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     50242655                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    147024309                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.977425                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.542922                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     88375324     60.11%     60.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22517967     15.32%     75.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12122224      8.25%     83.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9004254      6.12%     89.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8777260      5.97%     95.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3244131      2.21%     97.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2467553      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       329756      0.22%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       185840      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    147024309                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         127886     28.04%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        170357     37.35%     65.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       157806     34.60%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121293303     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1945116      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17778      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12959502      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7489503      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143705202                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.973668                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             456049                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003174                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    434981423                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    175748387                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140637480                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144161251                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       292212                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3043960                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          245                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       120950                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4132851                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         416001                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        55634                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153055948                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       798671                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14672743                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7515696                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17829                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          245                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1202965                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1106738                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2309703                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141464589                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12634762                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2240611                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20124050                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20021555                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7489288                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.958487                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140637538                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140637480                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83143735                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        230302032                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.952883                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361020                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104054235                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128261421                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24794784                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35556                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2105461                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    142891458                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.897614                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.708673                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     91017055     63.70%     63.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24999167     17.50%     81.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9776287      6.84%     88.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5146921      3.60%     91.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4377342      3.06%     94.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2110725      1.48%     96.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       985460      0.69%     96.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1534844      1.07%     97.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2943657      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    142891458                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104054235                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128261421                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19023529                       # Number of memory references committed
system.switch_cpus2.commit.loads             11628783                       # Number of loads committed
system.switch_cpus2.commit.membars              17778                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18609363                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115468274                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2652789                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2943657                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           293004006                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          310247031                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 567230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104054235                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128261421                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104054235                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.418410                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.418410                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.705015                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.705015                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       636175775                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196368337                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148760225                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35556                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               147591539                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22286989                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18370871                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1988538                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9182391                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8554668                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2339918                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88237                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108596251                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122408474                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22286989                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10894586                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25596594                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5880269                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4820160                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12598753                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1646361                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142871454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.052041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.472521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       117274860     82.08%     82.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1335951      0.94%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1891868      1.32%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2474902      1.73%     86.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2770342      1.94%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2063778      1.44%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1186072      0.83%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1743866      1.22%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12129815      8.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142871454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.151005                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.829373                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107399514                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6415433                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25140060                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58232                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3858214                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3561277                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147716573                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3858214                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108143897                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1098868                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3984000                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24456650                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1329819                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146731936                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          976                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        270371                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       548574                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          745                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204625862                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    685500675                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    685500675                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167301355                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37324501                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38884                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22552                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4011887                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13946022                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7249420                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119873                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1579421                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142621806                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38856                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133501262                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27130                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20460116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48267098                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6192                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    142871454                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.934415                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.499948                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     86366813     60.45%     60.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22760913     15.93%     76.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12613709      8.83%     85.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8133192      5.69%     90.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7452944      5.22%     96.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2974333      2.08%     98.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1805129      1.26%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       516228      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248193      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142871454                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64195     22.73%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94290     33.39%     56.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123886     43.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112077626     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2036212      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16332      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12177743      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7193349      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133501262                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.904532                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282371                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    410183479                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    163121106                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130951788                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133783633                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       326362                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2905895                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          143                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       173074                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          190                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3858214                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         837506                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       109813                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142660662                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1353272                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13946022                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7249420                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22524                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         82995                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1170191                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1120757                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2290948                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131697004                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12013305                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1804258                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19204993                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18457705                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7191688                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.892307                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130951973                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130951788                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76712131                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208346571                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.887258                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368195                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97980045                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120421649                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22246439                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2021138                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    139013240                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.866260                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.676255                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     90198639     64.88%     64.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23469344     16.88%     81.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9219224      6.63%     88.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4744794      3.41%     91.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4137896      2.98%     94.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1988608      1.43%     96.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1720734      1.24%     97.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       811561      0.58%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2722440      1.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    139013240                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97980045                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120421649                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18116470                       # Number of memory references committed
system.switch_cpus3.commit.loads             11040124                       # Number of loads committed
system.switch_cpus3.commit.membars              16332                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17271224                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108543843                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2457117                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2722440                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           278958888                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289194443                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46711                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4720085                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97980045                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120421649                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97980045                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.506343                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.506343                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.663859                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.663859                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       593433300                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181691646                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138373849                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32664                       # number of misc regfile writes
system.l20.replacements                         31963                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          359183                       # Total number of references to valid blocks.
system.l20.sampled_refs                         34011                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.560789                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.140429                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.428342                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1693.043834                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           352.387395                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001045                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000209                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.826682                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.172064                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        66944                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  66944                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10871                       # number of Writeback hits
system.l20.Writeback_hits::total                10871                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        66944                       # number of demand (read+write) hits
system.l20.demand_hits::total                   66944                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        66944                       # number of overall hits
system.l20.overall_hits::total                  66944                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        31953                       # number of ReadReq misses
system.l20.ReadReq_misses::total                31963                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        31953                       # number of demand (read+write) misses
system.l20.demand_misses::total                 31963                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        31953                       # number of overall misses
system.l20.overall_misses::total                31963                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2661443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   9733072849                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     9735734292                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2661443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   9733072849                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      9735734292                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2661443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   9733072849                       # number of overall miss cycles
system.l20.overall_miss_latency::total     9735734292                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98897                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98907                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10871                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10871                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98897                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98907                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98897                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98907                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.323094                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.323162                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.323094                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.323162                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.323094                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.323162                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 304605.916471                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 304593.883303                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 304605.916471                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 304593.883303                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 304605.916471                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 304593.883303                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5384                       # number of writebacks
system.l20.writebacks::total                     5384                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        31953                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           31963                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        31953                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            31963                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        31953                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           31963                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2022088                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7692076087                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7694098175                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2022088                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7692076087                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7694098175                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2022088                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7692076087                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7694098175                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.323094                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.323162                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.323094                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.323162                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.323094                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.323162                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 202208.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 240730.951303                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 240718.899196                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 202208.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 240730.951303                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 240718.899196                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 202208.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 240730.951303                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 240718.899196                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         33975                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          149660                       # Total number of references to valid blocks.
system.l21.sampled_refs                         36023                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.154568                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            5.033857                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.783351                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1685.747880                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           356.434912                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002458                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000382                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.823119                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.174040                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        39811                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  39811                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8621                       # number of Writeback hits
system.l21.Writeback_hits::total                 8621                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        39811                       # number of demand (read+write) hits
system.l21.demand_hits::total                   39811                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        39811                       # number of overall hits
system.l21.overall_hits::total                  39811                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        33961                       # number of ReadReq misses
system.l21.ReadReq_misses::total                33974                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        33961                       # number of demand (read+write) misses
system.l21.demand_misses::total                 33974                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        33961                       # number of overall misses
system.l21.overall_misses::total                33974                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3369783                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  11431510816                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    11434880599                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3369783                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  11431510816                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     11434880599                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3369783                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  11431510816                       # number of overall miss cycles
system.l21.overall_miss_latency::total    11434880599                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        73772                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              73785                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8621                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8621                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        73772                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               73785                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        73772                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              73785                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.460351                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.460446                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.460351                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.460446                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.460351                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.460446                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 259214.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 336607.014399                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 336577.400336                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 259214.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 336607.014399                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 336577.400336                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 259214.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 336607.014399                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 336577.400336                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4908                       # number of writebacks
system.l21.writebacks::total                     4908                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        33961                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           33974                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        33961                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            33974                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        33961                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           33974                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2535866                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   9259914655                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   9262450521                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2535866                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   9259914655                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   9262450521                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2535866                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   9259914655                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   9262450521                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.460351                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.460446                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.460351                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.460446                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.460351                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.460446                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 195066.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 272663.191749                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 272633.499765                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 195066.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 272663.191749                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 272633.499765                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 195066.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 272663.191749                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 272633.499765                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8225                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          199729                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10273                       # Sample count of references to valid blocks.
system.l22.avg_refs                         19.442130                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           35.574276                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     2.277598                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1394.112866                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           616.035260                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.017370                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001112                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.680719                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.300798                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        26032                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  26032                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8381                       # number of Writeback hits
system.l22.Writeback_hits::total                 8381                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        26032                       # number of demand (read+write) hits
system.l22.demand_hits::total                   26032                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        26032                       # number of overall hits
system.l22.overall_hits::total                  26032                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8209                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8225                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8209                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8225                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8209                       # number of overall misses
system.l22.overall_misses::total                 8225                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4277348                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2448129557                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2452406905                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4277348                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2448129557                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2452406905                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4277348                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2448129557                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2452406905                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34241                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34257                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8381                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8381                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34241                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34257                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34241                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34257                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.239742                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.240097                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.239742                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.240097                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.239742                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.240097                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 267334.250000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 298225.064807                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 298164.973252                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 267334.250000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 298225.064807                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 298164.973252                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 267334.250000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 298225.064807                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 298164.973252                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4465                       # number of writebacks
system.l22.writebacks::total                     4465                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8209                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8225                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8209                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8225                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8209                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8225                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3253882                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1923586471                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1926840353                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3253882                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1923586471                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1926840353                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3253882                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1923586471                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1926840353                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.239742                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.240097                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.239742                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.240097                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.239742                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.240097                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 203367.625000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 234326.528323                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 234266.304316                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 203367.625000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 234326.528323                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 234266.304316                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 203367.625000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 234326.528323                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 234266.304316                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         17546                       # number of replacements
system.l23.tagsinuse                      2047.985509                       # Cycle average of tags in use
system.l23.total_refs                          206693                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19594                       # Sample count of references to valid blocks.
system.l23.avg_refs                         10.548790                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           17.431726                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.202226                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1651.539704                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           377.811853                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.008512                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000587                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.806416                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.184478                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        33738                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  33738                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           19061                       # number of Writeback hits
system.l23.Writeback_hits::total                19061                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        33738                       # number of demand (read+write) hits
system.l23.demand_hits::total                   33738                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        33738                       # number of overall hits
system.l23.overall_hits::total                  33738                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        17523                       # number of ReadReq misses
system.l23.ReadReq_misses::total                17537                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        17526                       # number of demand (read+write) misses
system.l23.demand_misses::total                 17540                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        17526                       # number of overall misses
system.l23.overall_misses::total                17540                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3851656                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   5752017714                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     5755869370                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       882835                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       882835                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3851656                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   5752900549                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      5756752205                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3851656                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   5752900549                       # number of overall miss cycles
system.l23.overall_miss_latency::total     5756752205                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51261                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51275                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        19061                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            19061                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51264                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51278                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51264                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51278                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.341839                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.342019                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.341877                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.342057                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.341877                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.342057                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 275118.285714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 328255.305256                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 328212.885328                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 294278.333333                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 294278.333333                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 275118.285714                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 328249.489273                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 328207.081243                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 275118.285714                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 328249.489273                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 328207.081243                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks               10184                       # number of writebacks
system.l23.writebacks::total                    10184                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        17523                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           17537                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        17526                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            17540                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        17526                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           17540                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2957212                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   4632029460                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   4634986672                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       691435                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       691435                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2957212                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   4632720895                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   4635678107                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2957212                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   4632720895                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   4635678107                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.341839                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.342019                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.341877                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.342057                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.341877                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.342057                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 211229.428571                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 264339.979456                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 264297.580658                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 230478.333333                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 230478.333333                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 211229.428571                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 264334.183214                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 264291.796294                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 211229.428571                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 264334.183214                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 264291.796294                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.994325                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012123178                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840223.960000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.994325                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016017                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881401                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12115517                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12115517                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12115517                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12115517                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12115517                       # number of overall hits
system.cpu0.icache.overall_hits::total       12115517                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2849443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2849443                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2849443                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2849443                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2849443                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2849443                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12115527                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12115527                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12115527                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12115527                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12115527                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12115527                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 284944.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 284944.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 284944.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2744443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2744443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2744443                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 274444.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98897                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191221728                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 99153                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1928.552116                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.511974                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.488026                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916062                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083938                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10957150                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10957150                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17324                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17324                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18666560                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18666560                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18666560                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18666560                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       413106                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       413106                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       413221                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        413221                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       413221                       # number of overall misses
system.cpu0.dcache.overall_misses::total       413221                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  57346929529                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  57346929529                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     16594597                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     16594597                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  57363524126                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  57363524126                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  57363524126                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  57363524126                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11370256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11370256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19079781                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19079781                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19079781                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19079781                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036332                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036332                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021658                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021658                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021658                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021658                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 138818.921848                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 138818.921848                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 144300.843478                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 144300.843478                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 138820.447475                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 138820.447475                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 138820.447475                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 138820.447475                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10871                       # number of writebacks
system.cpu0.dcache.writebacks::total            10871                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       314209                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       314209                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       314324                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       314324                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       314324                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       314324                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98897                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98897                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98897                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98897                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98897                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98897                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  14401705247                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14401705247                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  14401705247                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14401705247                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  14401705247                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14401705247                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008698                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008698                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005183                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005183                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005183                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005183                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145623.277218                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 145623.277218                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145623.277218                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145623.277218                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145623.277218                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145623.277218                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996143                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017106815                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050618.578629                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996143                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12026060                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12026060                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12026060                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12026060                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12026060                       # number of overall hits
system.cpu1.icache.overall_hits::total       12026060                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4533924                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4533924                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4533924                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4533924                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4533924                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4533924                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12026077                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12026077                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12026077                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12026077                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12026077                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12026077                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 266701.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 266701.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 266701.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 266701.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 266701.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 266701.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3477683                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3477683                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3477683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3477683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3477683                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3477683                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 267514.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 267514.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 267514.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 267514.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 267514.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 267514.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 73772                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180494078                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74028                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2438.186605                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.726775                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.273225                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901276                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098724                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9671850                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9671850                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7051536                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7051536                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20458                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20458                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16674                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16674                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16723386                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16723386                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16723386                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16723386                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       180737                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       180737                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       180737                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        180737                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       180737                       # number of overall misses
system.cpu1.dcache.overall_misses::total       180737                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  34380110868                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  34380110868                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  34380110868                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  34380110868                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  34380110868                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  34380110868                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9852587                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9852587                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7051536                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7051536                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16674                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16674                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16904123                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16904123                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16904123                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16904123                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018344                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018344                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010692                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010692                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010692                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010692                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 190221.763491                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 190221.763491                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 190221.763491                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 190221.763491                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 190221.763491                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 190221.763491                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8621                       # number of writebacks
system.cpu1.dcache.writebacks::total             8621                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       106965                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       106965                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       106965                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       106965                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       106965                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       106965                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        73772                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        73772                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        73772                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        73772                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        73772                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        73772                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  14312396596                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14312396596                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  14312396596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14312396596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  14312396596                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14312396596                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007488                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007488                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004364                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004364                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004364                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004364                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 194008.520794                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 194008.520794                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 194008.520794                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 194008.520794                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 194008.520794                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 194008.520794                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.034292                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019140406                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205931.614719                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.034292                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024093                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738837                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12789841                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12789841                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12789841                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12789841                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12789841                       # number of overall hits
system.cpu2.icache.overall_hits::total       12789841                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4683973                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4683973                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4683973                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4683973                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4683973                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4683973                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12789858                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12789858                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12789858                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12789858                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12789858                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12789858                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 275527.823529                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 275527.823529                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 275527.823529                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 275527.823529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 275527.823529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 275527.823529                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4410148                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4410148                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4410148                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4410148                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4410148                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4410148                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 275634.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 275634.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 275634.250000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 275634.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 275634.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 275634.250000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34241                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163959305                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34497                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4752.856915                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.061240                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.938760                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902583                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097417                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9423834                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9423834                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7359191                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7359191                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17800                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17800                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17778                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17778                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16783025                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16783025                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16783025                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16783025                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        87623                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        87623                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        87623                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         87623                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        87623                       # number of overall misses
system.cpu2.dcache.overall_misses::total        87623                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10611447058                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10611447058                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10611447058                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10611447058                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10611447058                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10611447058                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9511457                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9511457                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7359191                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7359191                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17778                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17778                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16870648                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16870648                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16870648                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16870648                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009212                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009212                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005194                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005194                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005194                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005194                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 121103.443822                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 121103.443822                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121103.443822                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121103.443822                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121103.443822                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121103.443822                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8381                       # number of writebacks
system.cpu2.dcache.writebacks::total             8381                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        53382                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        53382                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        53382                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        53382                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        53382                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        53382                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34241                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34241                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34241                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34241                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34241                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34241                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4212981296                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4212981296                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4212981296                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4212981296                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4212981296                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4212981296                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 123039.084606                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 123039.084606                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 123039.084606                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 123039.084606                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 123039.084606                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 123039.084606                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995969                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015822157                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043907.760563                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995969                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12598736                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12598736                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12598736                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12598736                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12598736                       # number of overall hits
system.cpu3.icache.overall_hits::total       12598736                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4606025                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4606025                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4606025                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4606025                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4606025                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4606025                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12598753                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12598753                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12598753                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12598753                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12598753                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12598753                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 270942.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 270942.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 270942.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 270942.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 270942.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 270942.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3967856                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3967856                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3967856                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3967856                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3967856                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3967856                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 283418.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 283418.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 283418.285714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 283418.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 283418.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 283418.285714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51264                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172486575                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51520                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3347.953707                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.222027                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.777973                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911024                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088976                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8944259                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8944259                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7039578                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7039578                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17245                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17245                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16332                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16332                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15983837                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15983837                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15983837                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15983837                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       149527                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       149527                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3117                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3117                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       152644                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        152644                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       152644                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152644                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  26904540726                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  26904540726                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    830814538                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    830814538                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  27735355264                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  27735355264                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  27735355264                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  27735355264                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9093786                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9093786                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7042695                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7042695                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16332                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16332                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16136481                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16136481                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16136481                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16136481                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016443                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016443                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000443                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000443                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009460                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009460                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009460                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009460                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 179930.987220                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 179930.987220                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 266543.002246                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 266543.002246                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 181699.609968                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 181699.609968                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 181699.609968                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 181699.609968                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2839129                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 258102.636364                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19061                       # number of writebacks
system.cpu3.dcache.writebacks::total            19061                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        98266                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        98266                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3114                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3114                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       101380                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       101380                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       101380                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       101380                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51261                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51261                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51264                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51264                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51264                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51264                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   8110488281                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8110488281                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       907735                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       907735                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   8111396016                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8111396016                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8111396016                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8111396016                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005637                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005637                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 158219.470572                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 158219.470572                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 302578.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 302578.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 158227.918539                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 158227.918539                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 158227.918539                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 158227.918539                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
