session,paper_id,paper_title,author_order,author_name,author_affil_ids,author_is_eca,affiliations_resolved
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,1,R. Adaikkalavan,1,False,"AMD, Austin, TX"
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,2,A. Smith,1,False,"AMD, Austin, TX"
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,3,T. Singh,1,False,"AMD, Austin, TX"
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,4,S. Rangarajan,1,False,"AMD, Austin, TX"
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,5,E. Chapman,1,False,"AMD, Austin, TX"
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,6,S. Naffziger,2,False,"AMD, Fort Collins, CO"
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,7,S. Maiyuran,3,False,"AMD, Folsom, CA"
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,8,C. Chen,4,False,"AMD, Shanghai, China"
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,9,S. Sundaram,1,False,"AMD, Austin, TX"
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,10,M. Silla,1,False,"AMD, Austin, TX"
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,11,D. Law,5,False,"AMD, Markham, Canada"
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,12,K. Hoover,1,False,"AMD, Austin, TX"
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,13,S. Lipson,1,False,"AMD, Austin, TX"
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,14,K. Duda,2,False,"AMD, Fort Collins, CO"
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,15,V. Parthasarathy,6,False,"AMD, San Diego, CA"
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,16,D. John,1,False,"AMD, Austin, TX"
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,17,H. Vemulapalli,1,False,"AMD, Austin, TX"
SESSION 2,2.1,AMD Instinct MI350 Series GPUs: CDNA 4-Based 3D-Stacked 3nm XCDs and 6nm IODs for AI applications,18,S. P. K. Gade,7,False,"AMD, Hyderabad, India"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,1,C-H. Yu,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,2,J. Bae,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,3,J. Kim,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,4,H. Kim,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,5,W. Shin,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,6,J-S. Yoon,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,7,Y-J. Jin,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,8,J. Oh,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,9,J. Lee,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,10,E. Kim,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,11,M. Chi,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,12,S. Choi,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,13,D. Kim,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,14,H. Jo,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,15,H. Kim,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,16,H. Heo,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,17,H. Kim,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,18,S-G. Kim,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,19,M. Choi,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,20,S. Je,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,21,J. Ham,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,22,J. Yoon,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,23,Y. F. Arthanto,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,24,S-I. Bae,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,25,S. Park,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,26,J. Lee,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,27,H. Chae,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,28,K. Ryu,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,29,Y. Kim,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,30,J-O. Seo,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,31,N. Cho,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,32,T. Jeon,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,33,G. Ahn,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,34,M. Ki,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,35,J. Choi,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,36,S. Baek,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,37,D. Kim,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,38,J. Kim,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,39,S. Kang,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,40,S. Son,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,41,M. Kim,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,42,Y. Choe,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,43,Y. Lee,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,44,S. Park,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.2,A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s DS1 UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,45,J. Oh,,False,"Rebellions, Seongnam, Korea"
SESSION 2,2.3,A 71.3mJ/Frame End-to-End Driving Processor with Flexible D S 1 Heterogeneous Core Orchestration via Sparsity Reasoning,1,J. Jung,"1,2",True,"Ulsan National Institute of Science and Technology, Ulsan, Korea | Yonsei University, Seoul, Korea"
SESSION 2,2.3,A 71.3mJ/Frame End-to-End Driving Processor with Flexible D S 1 Heterogeneous Core Orchestration via Sparsity Reasoning,2,S. Lee,1,True,"Ulsan National Institute of Science and Technology, Ulsan, Korea"
SESSION 2,2.3,A 71.3mJ/Frame End-to-End Driving Processor with Flexible D S 1 Heterogeneous Core Orchestration via Sparsity Reasoning,3,J. Yoo,2,False,"Yonsei University, Seoul, Korea"
SESSION 2,2.3,A 71.3mJ/Frame End-to-End Driving Processor with Flexible D S 1 Heterogeneous Core Orchestration via Sparsity Reasoning,4,G. Yun,2,False,"Yonsei University, Seoul, Korea"
SESSION 2,2.3,A 71.3mJ/Frame End-to-End Driving Processor with Flexible D S 1 Heterogeneous Core Orchestration via Sparsity Reasoning,5,K. J. Lee,2,False,"Yonsei University, Seoul, Korea"
SESSION 2,2.4,UniC-Vision: A 14.4Gb/s 7.3pJ/b Universal Vision Transformer OFDM Channel Estimation Accelerator for B5G/6G AI-RAN,1,S. Yun,"1,2",False,"Korea Advanced Institute of Science and Technology, Daejeon, Korea | Pohang University of Science and Technology, Pohang, Korea"
SESSION 2,2.4,UniC-Vision: A 14.4Gb/s 7.3pJ/b Universal Vision Transformer OFDM Channel Estimation Accelerator for B5G/6G AI-RAN,2,C. Lee,"1,2",False,"Korea Advanced Institute of Science and Technology, Daejeon, Korea | Pohang University of Science and Technology, Pohang, Korea"
SESSION 2,2.4,UniC-Vision: A 14.4Gb/s 7.3pJ/b Universal Vision Transformer OFDM Channel Estimation Accelerator for B5G/6G AI-RAN,3,S. Kwon,1,False,"Korea Advanced Institute of Science and Technology, Daejeon, Korea"
SESSION 2,2.4,UniC-Vision: A 14.4Gb/s 7.3pJ/b Universal Vision Transformer OFDM Channel Estimation Accelerator for B5G/6G AI-RAN,4,J. Chang,3,False,"University of Michigan, Ann Arbor, MI"
SESSION 2,2.4,UniC-Vision: A 14.4Gb/s 7.3pJ/b Universal Vision Transformer OFDM Channel Estimation Accelerator for B5G/6G AI-RAN,5,Z. Zhang,3,False,"University of Michigan, Ann Arbor, MI"
SESSION 2,2.4,UniC-Vision: A 14.4Gb/s 7.3pJ/b Universal Vision Transformer OFDM Channel Estimation Accelerator for B5G/6G AI-RAN,6,Y. Lee,1,False,"Korea Advanced Institute of Science and Technology, Daejeon, Korea"
SESSION 2,2.5,"A 1.1mm2, 14.4ns, 13.1pJ/b Forward Error Correction with Ordered-Statistics Post Processing for Ultra-Reliable and Low-Latency Communications",1,C-H. Lu,1,False,"University of Michigan, Ann Arbor, MI"
SESSION 2,2.5,"A 1.1mm2, 14.4ns, 13.1pJ/b Forward Error Correction with Ordered-Statistics Post Processing for Ultra-Reliable and Low-Latency Communications",2,W. Tang,1,False,"University of Michigan, Ann Arbor, MI"
SESSION 2,2.5,"A 1.1mm2, 14.4ns, 13.1pJ/b Forward Error Correction with Ordered-Statistics Post Processing for Ultra-Reliable and Low-Latency Communications",3,J. Kim,2,False,"Pohang University of Science and Technology, Pohang, Korea"
SESSION 2,2.5,"A 1.1mm2, 14.4ns, 13.1pJ/b Forward Error Correction with Ordered-Statistics Post Processing for Ultra-Reliable and Low-Latency Communications",4,Y. Lee,3,False,"Korea Advanced Institute of Science and Technology, Daejeon, Korea"
SESSION 2,2.5,"A 1.1mm2, 14.4ns, 13.1pJ/b Forward Error Correction with Ordered-Statistics Post Processing for Ultra-Reliable and Low-Latency Communications",5,Z. Zhang,1,False,"University of Michigan, Ann Arbor, MI"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,1,M. Cohen,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,2,M. Kar,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,3,S. Venkataramani,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,4,V. Srinivasan,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,5,B. Veraa,2,False,"IBM Infrastructure, Austin, TX"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,6,M. Ziegler,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,7,N. Cao,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,8,A. Ranjan,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,9,J. Silberman,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,10,M. Guillorn,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,11,S. Woodward,3,False,"IBM Infrastructure, Rochester, MN"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,12,J. Lancaster,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,13,J. Hursey,4,False,"IBM Research, Rochester, MN"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,14,K-H. Kim,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,15,A. Mannari,5,False,"IBM Research, Zurich, Switzerland"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,16,A. Nagarajan,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,17,A. Samajdar,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,18,B. Hekmatshoartabari,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,19,B. Galbraith,3,False,"IBM Infrastructure, Rochester, MN"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,20,C. Zhou,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,21,D. Satterfield,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,22,G. Still,6,False,"IBM Infrastructure, Research Triangle Park, NC"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,23,G. Tellez,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,24,I. Nair,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,25,I. Masilamanai,2,False,"IBM Infrastructure, Austin, TX"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,26,J. Jung,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,27,K. Randhawa,2,False,"IBM Infrastructure, Austin, TX"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,28,M. Schaal,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,29,M. Lutz,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,30,P. Crumley,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,31,P. Jacob,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,32,P. Chatarasi,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,33,R. Jain,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,34,S. Lee,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,35,S. Sen,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,36,S. Krithivasan,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,37,S. Rider,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,38,S. Jain,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,39,S. Koswatta,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,40,T. Roewer,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,41,T. Gooding,3,False,"IBM Infrastructure, Rochester, MN"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,42,V. Ferrari,7,False,"IBM Research, Sao Paulo, Brazil"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,43,V. Zalani,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,44,Z. Ren,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,45,K. Reick,2,False,"IBM Infrastructure, Austin, TX"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,46,L. Maurice,8,False,"IBM Research, Austin, TX"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,47,C. Gonzalez,9,False,"IBM Infrastructure, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,48,C. Catalino,2,False,"IBM Infrastructure, Austin, TX"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,49,R. Nett,2,False,"IBM Infrastructure, Austin, TX"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,50,P-F. Lu,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,51,R. Senger,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.6,Spyre: An Inference-Optimized Scalable AI Accelerator for Enterprise Workloads,52,L. Chang,1,False,"IBM Research, Yorktown Heights, NY"
SESSION 2,2.7,Tiamat: A 98-to-134ms/Step Transformer-Based Diffusion Model D S 2 Processor Supporting Classifier-Free Guidance for Image Generation,1,P-Y. Lu,,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 2,2.7,Tiamat: A 98-to-134ms/Step Transformer-Based Diffusion Model D S 2 Processor Supporting Classifier-Free Guidance for Image Generation,2,P-W. Chen,,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 2,2.7,Tiamat: A 98-to-134ms/Step Transformer-Based Diffusion Model D S 2 Processor Supporting Classifier-Free Guidance for Image Generation,3,S-H. Yeh,,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 2,2.7,Tiamat: A 98-to-134ms/Step Transformer-Based Diffusion Model D S 2 Processor Supporting Classifier-Free Guidance for Image Generation,4,Z-J. Zhang,,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 2,2.7,Tiamat: A 98-to-134ms/Step Transformer-Based Diffusion Model D S 2 Processor Supporting Classifier-Free Guidance for Image Generation,5,Y-T. Chen,,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 2,2.7,Tiamat: A 98-to-134ms/Step Transformer-Based Diffusion Model D S 2 Processor Supporting Classifier-Free Guidance for Image Generation,6,T-Y. Wang,,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 2,2.7,Tiamat: A 98-to-134ms/Step Transformer-Based Diffusion Model D S 2 Processor Supporting Classifier-Free Guidance for Image Generation,7,C-T. Huang,,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",1,S-W. Hsieh,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",2,Y-S. Chen,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",3,P-Y. Tsai,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",4,M-H. Lin,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",5,C-Y. Cheng,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",6,L-F. Hsu,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",7,P-H. Huang,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",8,H-W. Chih,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",9,P-H. Chiang,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",10,C-M. Chang,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",11,M-H. Chiang,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",12,C-H. Yuan,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",13,S-P. Kuo,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",14,V. Uggu,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",15,C-K. Chan,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",16,M-E. D. Shih,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",17,Y-C. Tseng,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",18,H-P. Cheng,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",19,S. Huang,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",20,C-P. Chen,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",21,S. Chang,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",22,C-M. Wang,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",23,P-Y. Yeh,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",24,J. Liu,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",25,Y-C. Chang,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",26,C-C. Ju,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.8,"MADiC: A 3nm 7.4TOPS/mm2, 17.4TOPS/W Generative Diffusion Accelerator Enabled by Hardware-Compiler Co-Optimization of Memory Hierarchy and Operator Parallelism",27,Y. K. Jou,,False,"MediaTek, Hsinchu, Taiwan"
SESSION 2,2.9,A 0.24mJ/Frame Quadratic Interpolation 4DGS Processor with Recursive Computation Reuse and Tree-Based Parallel-Rendering,1,X. Yang,,False,"Tsinghua University, Beijing, China"
SESSION 2,2.9,A 0.24mJ/Frame Quadratic Interpolation 4DGS Processor with Recursive Computation Reuse and Tree-Based Parallel-Rendering,2,Y. Wang,,False,"Tsinghua University, Beijing, China"
SESSION 2,2.9,A 0.24mJ/Frame Quadratic Interpolation 4DGS Processor with Recursive Computation Reuse and Tree-Based Parallel-Rendering,3,W. Xu,,False,"Tsinghua University, Beijing, China"
SESSION 2,2.9,A 0.24mJ/Frame Quadratic Interpolation 4DGS Processor with Recursive Computation Reuse and Tree-Based Parallel-Rendering,4,Y. Qin,,False,"Tsinghua University, Beijing, China"
SESSION 2,2.9,A 0.24mJ/Frame Quadratic Interpolation 4DGS Processor with Recursive Computation Reuse and Tree-Based Parallel-Rendering,5,H. Wang,,False,"Tsinghua University, Beijing, China"
SESSION 2,2.9,A 0.24mJ/Frame Quadratic Interpolation 4DGS Processor with Recursive Computation Reuse and Tree-Based Parallel-Rendering,6,R. Guo,,False,"Tsinghua University, Beijing, China"
SESSION 2,2.9,A 0.24mJ/Frame Quadratic Interpolation 4DGS Processor with Recursive Computation Reuse and Tree-Based Parallel-Rendering,7,Z. Yue,,False,"Tsinghua University, Beijing, China"
SESSION 2,2.9,A 0.24mJ/Frame Quadratic Interpolation 4DGS Processor with Recursive Computation Reuse and Tree-Based Parallel-Rendering,8,J. Gu,,False,"Tsinghua University, Beijing, China"
SESSION 2,2.9,A 0.24mJ/Frame Quadratic Interpolation 4DGS Processor with Recursive Computation Reuse and Tree-Based Parallel-Rendering,9,S. Wei,,False,"Tsinghua University, Beijing, China"
SESSION 2,2.9,A 0.24mJ/Frame Quadratic Interpolation 4DGS Processor with Recursive Computation Reuse and Tree-Based Parallel-Rendering,10,Y. Hu,,False,"Tsinghua University, Beijing, China"
SESSION 2,2.9,A 0.24mJ/Frame Quadratic Interpolation 4DGS Processor with Recursive Computation Reuse and Tree-Based Parallel-Rendering,11,S. Yin,,False,"Tsinghua University, Beijing, China"
SESSION 2,2.10,A 1286fps 0.39mJ/Frame Modeling/Rendering Unified 3D GS D S 2 Processor with Locality-Optimized Computation and Reconfigurable Architecture,1,H. Wang,,True,"Tsinghua University, Beijing, China"
SESSION 2,2.10,A 1286fps 0.39mJ/Frame Modeling/Rendering Unified 3D GS D S 2 Processor with Locality-Optimized Computation and Reconfigurable Architecture,2,X. Feng,,True,"Tsinghua University, Beijing, China"
SESSION 2,2.10,A 1286fps 0.39mJ/Frame Modeling/Rendering Unified 3D GS D S 2 Processor with Locality-Optimized Computation and Reconfigurable Architecture,3,W. Gao,,False,"Tsinghua University, Beijing, China"
SESSION 2,2.10,A 1286fps 0.39mJ/Frame Modeling/Rendering Unified 3D GS D S 2 Processor with Locality-Optimized Computation and Reconfigurable Architecture,4,H. Yang,,False,"Tsinghua University, Beijing, China"
SESSION 2,2.10,A 1286fps 0.39mJ/Frame Modeling/Rendering Unified 3D GS D S 2 Processor with Locality-Optimized Computation and Reconfigurable Architecture,5,Y. Liu,,False,"Tsinghua University, Beijing, China"
"SESSION 3 Monday, February 16th, 1:30 PM",3.1,A Multimodal Biosensing System-on-Chip with Integrated D S 1 Wireless Transceiver and Power Management for Stress Monitoring,1,M-H. Chang,1,True,"National Yang Ming Chiao Tung University, Hsinchu, Taiwan"
"SESSION 3 Monday, February 16th, 1:30 PM",3.1,A Multimodal Biosensing System-on-Chip with Integrated D S 1 Wireless Transceiver and Power Management for Stress Monitoring,2,L. Chou,1,True,"National Yang Ming Chiao Tung University, Hsinchu, Taiwan"
"SESSION 3 Monday, February 16th, 1:30 PM",3.1,A Multimodal Biosensing System-on-Chip with Integrated D S 1 Wireless Transceiver and Power Management for Stress Monitoring,3,Y-J. Liu,1,False,"National Yang Ming Chiao Tung University, Hsinchu, Taiwan"
"SESSION 3 Monday, February 16th, 1:30 PM",3.1,A Multimodal Biosensing System-on-Chip with Integrated D S 1 Wireless Transceiver and Power Management for Stress Monitoring,4,C-H. Hsu,1,False,"National Yang Ming Chiao Tung University, Hsinchu, Taiwan"
"SESSION 3 Monday, February 16th, 1:30 PM",3.1,A Multimodal Biosensing System-on-Chip with Integrated D S 1 Wireless Transceiver and Power Management for Stress Monitoring,5,Y-Y. Yang,1,False,"National Yang Ming Chiao Tung University, Hsinchu, Taiwan"
"SESSION 3 Monday, February 16th, 1:30 PM",3.1,A Multimodal Biosensing System-on-Chip with Integrated D S 1 Wireless Transceiver and Power Management for Stress Monitoring,6,B-C. Juan,1,False,"National Yang Ming Chiao Tung University, Hsinchu, Taiwan"
"SESSION 3 Monday, February 16th, 1:30 PM",3.1,A Multimodal Biosensing System-on-Chip with Integrated D S 1 Wireless Transceiver and Power Management for Stress Monitoring,7,G-Y. Lin,1,False,"National Yang Ming Chiao Tung University, Hsinchu, Taiwan"
"SESSION 3 Monday, February 16th, 1:30 PM",3.1,A Multimodal Biosensing System-on-Chip with Integrated D S 1 Wireless Transceiver and Power Management for Stress Monitoring,8,Y-J. Lin,1,False,"National Yang Ming Chiao Tung University, Hsinchu, Taiwan"
"SESSION 3 Monday, February 16th, 1:30 PM",3.1,A Multimodal Biosensing System-on-Chip with Integrated D S 1 Wireless Transceiver and Power Management for Stress Monitoring,9,Y-W. Huang,1,False,"National Yang Ming Chiao Tung University, Hsinchu, Taiwan"
"SESSION 3 Monday, February 16th, 1:30 PM",3.1,A Multimodal Biosensing System-on-Chip with Integrated D S 1 Wireless Transceiver and Power Management for Stress Monitoring,10,N. Kumar,2,False,"National Chung Hsing University, Taichung, Taiwan"
"SESSION 3 Monday, February 16th, 1:30 PM",3.1,A Multimodal Biosensing System-on-Chip with Integrated D S 1 Wireless Transceiver and Power Management for Stress Monitoring,11,S-P. Lin,2,False,"National Chung Hsing University, Taichung, Taiwan"
"SESSION 3 Monday, February 16th, 1:30 PM",3.1,A Multimodal Biosensing System-on-Chip with Integrated D S 1 Wireless Transceiver and Power Management for Stress Monitoring,12,Y-T. Liao,1,False,"National Yang Ming Chiao Tung University, Hsinchu, Taiwan"
"SESSION 3 Monday, February 16th, 1:30 PM",3.2,A Near-Field RF Reflection Transceiver ASIC for Continuous D S 1 Unobtrusive Blood Pressure Monitoring,1,Y. Han,,False,"University of Texas, Austin, TX"
"SESSION 3 Monday, February 16th, 1:30 PM",3.2,A Near-Field RF Reflection Transceiver ASIC for Continuous D S 1 Unobtrusive Blood Pressure Monitoring,2,N. Kumar,,False,"University of Texas, Austin, TX"
"SESSION 3 Monday, February 16th, 1:30 PM",3.2,A Near-Field RF Reflection Transceiver ASIC for Continuous D S 1 Unobtrusive Blood Pressure Monitoring,3,L. Zhao,,False,"University of Texas, Austin, TX"
"SESSION 3 Monday, February 16th, 1:30 PM",3.2,A Near-Field RF Reflection Transceiver ASIC for Continuous D S 1 Unobtrusive Blood Pressure Monitoring,4,J. Y. Adebiyi,,False,"University of Texas, Austin, TX"
"SESSION 3 Monday, February 16th, 1:30 PM",3.2,A Near-Field RF Reflection Transceiver ASIC for Continuous D S 1 Unobtrusive Blood Pressure Monitoring,5,L. Jiang,,False,"University of Texas, Austin, TX"
"SESSION 3 Monday, February 16th, 1:30 PM",3.2,A Near-Field RF Reflection Transceiver ASIC for Continuous D S 1 Unobtrusive Blood Pressure Monitoring,6,H. Lu,,False,"University of Texas, Austin, TX"
"SESSION 3 Monday, February 16th, 1:30 PM",3.2,A Near-Field RF Reflection Transceiver ASIC for Continuous D S 1 Unobtrusive Blood Pressure Monitoring,7,G. Perkins,,False,"University of Texas, Austin, TX"
"SESSION 3 Monday, February 16th, 1:30 PM",3.2,A Near-Field RF Reflection Transceiver ASIC for Continuous D S 1 Unobtrusive Blood Pressure Monitoring,8,H. Tanaka,,False,"University of Texas, Austin, TX"
"SESSION 3 Monday, February 16th, 1:30 PM",3.2,A Near-Field RF Reflection Transceiver ASIC for Continuous D S 1 Unobtrusive Blood Pressure Monitoring,9,D. Akinwande,,False,"University of Texas, Austin, TX"
"SESSION 3 Monday, February 16th, 1:30 PM",3.2,A Near-Field RF Reflection Transceiver ASIC for Continuous D S 1 Unobtrusive Blood Pressure Monitoring,10,Y. Jia,,False,"University of Texas, Austin, TX"
"SESSION 3 Monday, February 16th, 1:30 PM",3.3,A Battery-Powered Hybrid Resonant Pulse-Train Generator with D S 1 Adaptive Frequency Tracking and Residual Energy Recycling for Ultrasonic Implants,1,X. Li,1,True,"Delft University of Technology, Delft, The Netherlands"
"SESSION 3 Monday, February 16th, 1:30 PM",3.3,A Battery-Powered Hybrid Resonant Pulse-Train Generator with D S 1 Adaptive Frequency Tracking and Residual Energy Recycling for Ultrasonic Implants,2,W. Peng,1,True,"Delft University of Technology, Delft, The Netherlands"
"SESSION 3 Monday, February 16th, 1:30 PM",3.3,A Battery-Powered Hybrid Resonant Pulse-Train Generator with D S 1 Adaptive Frequency Tracking and Residual Energy Recycling for Ultrasonic Implants,3,L. Kumar,1,False,"Delft University of Technology, Delft, The Netherlands"
"SESSION 3 Monday, February 16th, 1:30 PM",3.3,A Battery-Powered Hybrid Resonant Pulse-Train Generator with D S 1 Adaptive Frequency Tracking and Residual Energy Recycling for Ultrasonic Implants,4,X. Zhao,1,False,"Delft University of Technology, Delft, The Netherlands"
"SESSION 3 Monday, February 16th, 1:30 PM",3.3,A Battery-Powered Hybrid Resonant Pulse-Train Generator with D S 1 Adaptive Frequency Tracking and Residual Energy Recycling for Ultrasonic Implants,5,C. Huang,2,False,"Iowa State University, Ames, IA"
"SESSION 3 Monday, February 16th, 1:30 PM",3.3,A Battery-Powered Hybrid Resonant Pulse-Train Generator with D S 1 Adaptive Frequency Tracking and Residual Energy Recycling for Ultrasonic Implants,6,S. Du,1,False,"Delft University of Technology, Delft, The Netherlands"
"SESSION 3 Monday, February 16th, 1:30 PM",3.4,An Ultrasound-Powering TX with Standing-Wave Peak Tracking D S 1 Employing Adiabatic Power Sensing Achieving 82% Power-Tracking Accuracy and <90ms Settling Time for Brain Implants,1,M. Gourdouparis,"1,2",False,"imec, Eindhoven, The Netherlands | TU Delft, Delft, The Netherlands"
"SESSION 3 Monday, February 16th, 1:30 PM",3.4,An Ultrasound-Powering TX with Standing-Wave Peak Tracking D S 1 Employing Adiabatic Power Sensing Achieving 82% Power-Tracking Accuracy and <90ms Settling Time for Brain Implants,2,C. Shi,1,False,"imec, Eindhoven, The Netherlands"
"SESSION 3 Monday, February 16th, 1:30 PM",3.4,An Ultrasound-Powering TX with Standing-Wave Peak Tracking D S 1 Employing Adiabatic Power Sensing Achieving 82% Power-Tracking Accuracy and <90ms Settling Time for Brain Implants,3,J. Liu,1,False,"imec, Eindhoven, The Netherlands"
"SESSION 3 Monday, February 16th, 1:30 PM",3.4,An Ultrasound-Powering TX with Standing-Wave Peak Tracking D S 1 Employing Adiabatic Power Sensing Achieving 82% Power-Tracking Accuracy and <90ms Settling Time for Brain Implants,4,Y. He,1,False,"imec, Eindhoven, The Netherlands"
"SESSION 3 Monday, February 16th, 1:30 PM",3.4,An Ultrasound-Powering TX with Standing-Wave Peak Tracking D S 1 Employing Adiabatic Power Sensing Achieving 82% Power-Tracking Accuracy and <90ms Settling Time for Brain Implants,5,S. Stanzione,1,False,"imec, Eindhoven, The Netherlands"
"SESSION 3 Monday, February 16th, 1:30 PM",3.4,An Ultrasound-Powering TX with Standing-Wave Peak Tracking D S 1 Employing Adiabatic Power Sensing Achieving 82% Power-Tracking Accuracy and <90ms Settling Time for Brain Implants,6,W. Serdijn,2,False,"TU Delft, Delft, The Netherlands"
"SESSION 3 Monday, February 16th, 1:30 PM",3.4,An Ultrasound-Powering TX with Standing-Wave Peak Tracking D S 1 Employing Adiabatic Power Sensing Achieving 82% Power-Tracking Accuracy and <90ms Settling Time for Brain Implants,7,Y-H. Liu,1,False,"imec, Eindhoven, The Netherlands"
"SESSION 4 Monday, February 16th, 3:35 PM",4.1,"A 0.64mA, -108.2dB THD+N Class-D Amplifier with Neural-Assisted Pre-Reconfiguration for Smart Power Optimization",1,K. Zhou,,False,"Fudan University, Shanghai, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.1,"A 0.64mA, -108.2dB THD+N Class-D Amplifier with Neural-Assisted Pre-Reconfiguration for Smart Power Optimization",2,Y. Tang,,False,"Fudan University, Shanghai, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.1,"A 0.64mA, -108.2dB THD+N Class-D Amplifier with Neural-Assisted Pre-Reconfiguration for Smart Power Optimization",3,Z. Shen,,False,"Fudan University, Shanghai, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.1,"A 0.64mA, -108.2dB THD+N Class-D Amplifier with Neural-Assisted Pre-Reconfiguration for Smart Power Optimization",4,X. Yang,,False,"Fudan University, Shanghai, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.1,"A 0.64mA, -108.2dB THD+N Class-D Amplifier with Neural-Assisted Pre-Reconfiguration for Smart Power Optimization",5,T. Qu,,False,"Fudan University, Shanghai, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.1,"A 0.64mA, -108.2dB THD+N Class-D Amplifier with Neural-Assisted Pre-Reconfiguration for Smart Power Optimization",6,Y. Wang,,False,"Fudan University, Shanghai, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.1,"A 0.64mA, -108.2dB THD+N Class-D Amplifier with Neural-Assisted Pre-Reconfiguration for Smart Power Optimization",7,S. Ye,,False,"Fudan University, Shanghai, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.1,"A 0.64mA, -108.2dB THD+N Class-D Amplifier with Neural-Assisted Pre-Reconfiguration for Smart Power Optimization",8,Z. Hong,,False,"Fudan University, Shanghai, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.1,"A 0.64mA, -108.2dB THD+N Class-D Amplifier with Neural-Assisted Pre-Reconfiguration for Smart Power Optimization",9,J. Xu,,False,"Fudan University, Shanghai, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.2,"A -102.2dB THD+N, 92% Efficiency, 1.08mW Idle Power Digital-Input Class-D Amplifier with Power-Adaptive Techniques and Dual-Edge Pulse-Width Adjustment Modulator",1,M. Zhang,,False,"TU Delft, Delft, The Netherlands"
"SESSION 4 Monday, February 16th, 3:35 PM",4.2,"A -102.2dB THD+N, 92% Efficiency, 1.08mW Idle Power Digital-Input Class-D Amplifier with Power-Adaptive Techniques and Dual-Edge Pulse-Width Adjustment Modulator",2,H. Zhang,,False,"TU Delft, Delft, The Netherlands"
"SESSION 4 Monday, February 16th, 3:35 PM",4.2,"A -102.2dB THD+N, 92% Efficiency, 1.08mW Idle Power Digital-Input Class-D Amplifier with Power-Adaptive Techniques and Dual-Edge Pulse-Width Adjustment Modulator",3,D. M. Lombardo,,False,"TU Delft, Delft, The Netherlands"
"SESSION 4 Monday, February 16th, 3:35 PM",4.2,"A -102.2dB THD+N, 92% Efficiency, 1.08mW Idle Power Digital-Input Class-D Amplifier with Power-Adaptive Techniques and Dual-Edge Pulse-Width Adjustment Modulator",4,Q. Fan,,False,"TU Delft, Delft, The Netherlands"
"SESSION 4 Monday, February 16th, 3:35 PM",4.4,A 2.1-to-3.7ppm/°C Bandgap Voltage Reference with a Current-Domain TC Compensation and ±0.06% Inaccuracy from -40°C to 125°C in 130nm CMOS,1,Z. Tang,1,False,"Xidian University, Xi’an, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.4,A 2.1-to-3.7ppm/°C Bandgap Voltage Reference with a Current-Domain TC Compensation and ±0.06% Inaccuracy from -40°C to 125°C in 130nm CMOS,2,S. Pan,2,False,"Tsinghua University, Beijing, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.4,A 2.1-to-3.7ppm/°C Bandgap Voltage Reference with a Current-Domain TC Compensation and ±0.06% Inaccuracy from -40°C to 125°C in 130nm CMOS,3,X. Yu,3,False,"Zhejiang University, Hangzhou, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.4,A 2.1-to-3.7ppm/°C Bandgap Voltage Reference with a Current-Domain TC Compensation and ±0.06% Inaccuracy from -40°C to 125°C in 130nm CMOS,4,N. N. Tan,4,False,"Vango Technologies, Hangzhou, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.4,A 2.1-to-3.7ppm/°C Bandgap Voltage Reference with a Current-Domain TC Compensation and ±0.06% Inaccuracy from -40°C to 125°C in 130nm CMOS,5,Z. Zhu,1,False,"Xidian University, Xi’an, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.5,A 1ppm/°C and ±0.066% 3σ Accuracy Bandgap Reference with D S 2 Temperature-Adaptive PTAT Scaling,1,J. Rui,1,False,"East China Normal University, Shanghai, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.5,A 1ppm/°C and ±0.066% 3σ Accuracy Bandgap Reference with D S 2 Temperature-Adaptive PTAT Scaling,2,L. Lyu,1,False,"East China Normal University, Shanghai, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.5,A 1ppm/°C and ±0.066% 3σ Accuracy Bandgap Reference with D S 2 Temperature-Adaptive PTAT Scaling,3,Y. Wan,1,False,"East China Normal University, Shanghai, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.5,A 1ppm/°C and ±0.066% 3σ Accuracy Bandgap Reference with D S 2 Temperature-Adaptive PTAT Scaling,4,K. Shan,1,False,"East China Normal University, Shanghai, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.5,A 1ppm/°C and ±0.066% 3σ Accuracy Bandgap Reference with D S 2 Temperature-Adaptive PTAT Scaling,5,W. Gu,1,False,"East China Normal University, Shanghai, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.5,A 1ppm/°C and ±0.066% 3σ Accuracy Bandgap Reference with D S 2 Temperature-Adaptive PTAT Scaling,6,C-J. R. Shi,2,False,"University of Washington, Seattle, WA"
"SESSION 4 Monday, February 16th, 3:35 PM",4.5,A 1ppm/°C and ±0.066% 3σ Accuracy Bandgap Reference with D S 2 Temperature-Adaptive PTAT Scaling,7,X. Wu,1,False,"East China Normal University, Shanghai, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.6,An Integrated Voltage and Current Reference Together D S 2 Achieving 5.7 and 9.1ppm/°C from -40 to 125°C,1,L. Fang,,False,"University of Macau, Macau, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.6,An Integrated Voltage and Current Reference Together D S 2 Achieving 5.7 and 9.1ppm/°C from -40 to 125°C,2,Y. Zhu,,False,"University of Macau, Macau, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.6,An Integrated Voltage and Current Reference Together D S 2 Achieving 5.7 and 9.1ppm/°C from -40 to 125°C,3,R. P. Martins,,False,"University of Macau, Macau, China"
"SESSION 4 Monday, February 16th, 3:35 PM",4.6,An Integrated Voltage and Current Reference Together D S 2 Achieving 5.7 and 9.1ppm/°C from -40 to 125°C,4,C-H. Chan,,False,"University of Macau, Macau, China"
"SESSION 5 Monday, February 16th, 1:30 PM",5.1,A Formation Flight Phased-Array Transceiver for Spatial Power Combining and Distributing Architectures in Direct-to-Device- Communication Satellite Constellations,1,K. Yuasa,1,False,"Institute of Science Tokyo, Tokyo, Japan"
"SESSION 5 Monday, February 16th, 1:30 PM",5.1,A Formation Flight Phased-Array Transceiver for Spatial Power Combining and Distributing Architectures in Direct-to-Device- Communication Satellite Constellations,2,Y. Takahashi,1,False,"Institute of Science Tokyo, Tokyo, Japan"
"SESSION 5 Monday, February 16th, 1:30 PM",5.1,A Formation Flight Phased-Array Transceiver for Spatial Power Combining and Distributing Architectures in Direct-to-Device- Communication Satellite Constellations,3,S. Watanabe,1,False,"Institute of Science Tokyo, Tokyo, Japan"
"SESSION 5 Monday, February 16th, 1:30 PM",5.1,A Formation Flight Phased-Array Transceiver for Spatial Power Combining and Distributing Architectures in Direct-to-Device- Communication Satellite Constellations,4,S. Kato,1,False,"Institute of Science Tokyo, Tokyo, Japan"
"SESSION 5 Monday, February 16th, 1:30 PM",5.1,A Formation Flight Phased-Array Transceiver for Spatial Power Combining and Distributing Architectures in Direct-to-Device- Communication Satellite Constellations,5,S. Ema,2,False,"Microwave Factory, Kanagawa, Japan"
"SESSION 5 Monday, February 16th, 1:30 PM",5.1,A Formation Flight Phased-Array Transceiver for Spatial Power Combining and Distributing Architectures in Direct-to-Device- Communication Satellite Constellations,6,G. Hattori,2,False,"Microwave Factory, Kanagawa, Japan"
"SESSION 5 Monday, February 16th, 1:30 PM",5.1,A Formation Flight Phased-Array Transceiver for Spatial Power Combining and Distributing Architectures in Direct-to-Device- Communication Satellite Constellations,7,A. Naka,3,False,"Interstellar Technologies, Hokkaido, Japan"
"SESSION 5 Monday, February 16th, 1:30 PM",5.1,A Formation Flight Phased-Array Transceiver for Spatial Power Combining and Distributing Architectures in Direct-to-Device- Communication Satellite Constellations,8,S. Morioka,3,False,"Interstellar Technologies, Hokkaido, Japan"
"SESSION 5 Monday, February 16th, 1:30 PM",5.1,A Formation Flight Phased-Array Transceiver for Spatial Power Combining and Distributing Architectures in Direct-to-Device- Communication Satellite Constellations,9,T. Inagawa,3,False,"Interstellar Technologies, Hokkaido, Japan"
"SESSION 5 Monday, February 16th, 1:30 PM",5.1,A Formation Flight Phased-Array Transceiver for Spatial Power Combining and Distributing Architectures in Direct-to-Device- Communication Satellite Constellations,10,K. Murata,4,False,"Iwate University, Iwate, Japan"
"SESSION 5 Monday, February 16th, 1:30 PM",5.1,A Formation Flight Phased-Array Transceiver for Spatial Power Combining and Distributing Architectures in Direct-to-Device- Communication Satellite Constellations,11,N. Honma,4,False,"Iwate University, Iwate, Japan"
"SESSION 5 Monday, February 16th, 1:30 PM",5.1,A Formation Flight Phased-Array Transceiver for Spatial Power Combining and Distributing Architectures in Direct-to-Device- Communication Satellite Constellations,12,J. Mayeda,1,False,"Institute of Science Tokyo, Tokyo, Japan"
"SESSION 5 Monday, February 16th, 1:30 PM",5.1,A Formation Flight Phased-Array Transceiver for Spatial Power Combining and Distributing Architectures in Direct-to-Device- Communication Satellite Constellations,13,A. Shirane,1,False,"Institute of Science Tokyo, Tokyo, Japan"
"SESSION 5 Monday, February 16th, 1:30 PM",5.2,A 28GHz Frequency-Diverse Sub-Array TX with Secret Phase Keys and Antenna Subset Modulation for Eavesdropping-Resilient Wireless Communication,1,Q. Zhou,,False,"Rice University, Houston, TX"
"SESSION 5 Monday, February 16th, 1:30 PM",5.2,A 28GHz Frequency-Diverse Sub-Array TX with Secret Phase Keys and Antenna Subset Modulation for Eavesdropping-Resilient Wireless Communication,2,Y. Su,,False,"Rice University, Houston, TX"
"SESSION 5 Monday, February 16th, 1:30 PM",5.2,A 28GHz Frequency-Diverse Sub-Array TX with Secret Phase Keys and Antenna Subset Modulation for Eavesdropping-Resilient Wireless Communication,3,H. Guo,,False,"Rice University, Houston, TX"
"SESSION 5 Monday, February 16th, 1:30 PM",5.2,A 28GHz Frequency-Diverse Sub-Array TX with Secret Phase Keys and Antenna Subset Modulation for Eavesdropping-Resilient Wireless Communication,4,Y. Hu,,False,"Rice University, Houston, TX"
"SESSION 5 Monday, February 16th, 1:30 PM",5.2,A 28GHz Frequency-Diverse Sub-Array TX with Secret Phase Keys and Antenna Subset Modulation for Eavesdropping-Resilient Wireless Communication,5,K. Yang,,False,"Rice University, Houston, TX"
"SESSION 5 Monday, February 16th, 1:30 PM",5.2,A 28GHz Frequency-Diverse Sub-Array TX with Secret Phase Keys and Antenna Subset Modulation for Eavesdropping-Resilient Wireless Communication,6,T. Chi,,False,"Rice University, Houston, TX"
"SESSION 5 Monday, February 16th, 1:30 PM",5.3,"SPARTA: A Scalable, Programmable and Active mm-Wave D S 1 Dual-Surface Reflect/Transmit Array with Integrated Gain and Phase Control Allowing Bidirectional Signal Routing Capability for Robust and Reconfigurable mm-Wave Networks at 60GHz",1,M. F. Allam,1,True,"Princeton University, Princeton, NJ"
"SESSION 5 Monday, February 16th, 1:30 PM",5.3,"SPARTA: A Scalable, Programmable and Active mm-Wave D S 1 Dual-Surface Reflect/Transmit Array with Integrated Gain and Phase Control Allowing Bidirectional Signal Routing Capability for Robust and Reconfigurable mm-Wave Networks at 60GHz",2,W. Fang,1,True,"Princeton University, Princeton, NJ"
"SESSION 5 Monday, February 16th, 1:30 PM",5.3,"SPARTA: A Scalable, Programmable and Active mm-Wave D S 1 Dual-Surface Reflect/Transmit Array with Integrated Gain and Phase Control Allowing Bidirectional Signal Routing Capability for Robust and Reconfigurable mm-Wave Networks at 60GHz",3,Z. Shao,1,True,"Princeton University, Princeton, NJ"
"SESSION 5 Monday, February 16th, 1:30 PM",5.3,"SPARTA: A Scalable, Programmable and Active mm-Wave D S 1 Dual-Surface Reflect/Transmit Array with Integrated Gain and Phase Control Allowing Bidirectional Signal Routing Capability for Robust and Reconfigurable mm-Wave Networks at 60GHz",4,H. Saeidi,2,False,"Qualcomm, San Diego, CA"
"SESSION 5 Monday, February 16th, 1:30 PM",5.3,"SPARTA: A Scalable, Programmable and Active mm-Wave D S 1 Dual-Surface Reflect/Transmit Array with Integrated Gain and Phase Control Allowing Bidirectional Signal Routing Capability for Robust and Reconfigurable mm-Wave Networks at 60GHz",5,A. Stepko,1,False,"Princeton University, Princeton, NJ"
"SESSION 5 Monday, February 16th, 1:30 PM",5.3,"SPARTA: A Scalable, Programmable and Active mm-Wave D S 1 Dual-Surface Reflect/Transmit Array with Integrated Gain and Phase Control Allowing Bidirectional Signal Routing Capability for Robust and Reconfigurable mm-Wave Networks at 60GHz",6,K. Sengupta,1,False,"Princeton University, Princeton, NJ"
"SESSION 6 Monday, February 16th, 3:35 PM",6.1,Full-Duplex RF Canceler Achieving Wideband High-SI-Power Low-Noise Cancellation Through A Novel N-Path-Filter-Based Architecture and ML-Based Canceler Configuration,1,L. S. Garimella,,False,"Columbia University, New York, NY"
"SESSION 6 Monday, February 16th, 3:35 PM",6.1,Full-Duplex RF Canceler Achieving Wideband High-SI-Power Low-Noise Cancellation Through A Novel N-Path-Filter-Based Architecture and ML-Based Canceler Configuration,2,A. Davidson,,False,"Columbia University, New York, NY"
"SESSION 6 Monday, February 16th, 3:35 PM",6.1,Full-Duplex RF Canceler Achieving Wideband High-SI-Power Low-Noise Cancellation Through A Novel N-Path-Filter-Based Architecture and ML-Based Canceler Configuration,3,N. Patil,,False,"Columbia University, New York, NY"
"SESSION 6 Monday, February 16th, 3:35 PM",6.1,Full-Duplex RF Canceler Achieving Wideband High-SI-Power Low-Noise Cancellation Through A Novel N-Path-Filter-Based Architecture and ML-Based Canceler Configuration,4,Y. Ma,,False,"Columbia University, New York, NY"
"SESSION 6 Monday, February 16th, 3:35 PM",6.1,Full-Duplex RF Canceler Achieving Wideband High-SI-Power Low-Noise Cancellation Through A Novel N-Path-Filter-Based Architecture and ML-Based Canceler Configuration,5,A. Junaid,,False,"Columbia University, New York, NY"
"SESSION 6 Monday, February 16th, 3:35 PM",6.1,Full-Duplex RF Canceler Achieving Wideband High-SI-Power Low-Noise Cancellation Through A Novel N-Path-Filter-Based Architecture and ML-Based Canceler Configuration,6,K. Pabba,,False,"Columbia University, New York, NY"
"SESSION 6 Monday, February 16th, 3:35 PM",6.1,Full-Duplex RF Canceler Achieving Wideband High-SI-Power Low-Noise Cancellation Through A Novel N-Path-Filter-Based Architecture and ML-Based Canceler Configuration,7,H. Krishnaswamy,,False,"Columbia University, New York, NY"
"SESSION 6 Monday, February 16th, 3:35 PM",6.4,A 436-to-472GHz 4-Element IF Beamforming Phased-Array Receiver in 65nm CMOS,1,H. Guo,,False,"City University of Hong Kong, Hong Kong, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.4,A 436-to-472GHz 4-Element IF Beamforming Phased-Array Receiver in 65nm CMOS,2,H-T. Hu,,False,"City University of Hong Kong, Hong Kong, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.4,A 436-to-472GHz 4-Element IF Beamforming Phased-Array Receiver in 65nm CMOS,3,Z. Lin,,False,"City University of Hong Kong, Hong Kong, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.4,A 436-to-472GHz 4-Element IF Beamforming Phased-Array Receiver in 65nm CMOS,4,Z. Guo,,False,"City University of Hong Kong, Hong Kong, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.4,A 436-to-472GHz 4-Element IF Beamforming Phased-Array Receiver in 65nm CMOS,5,X. Xia,,False,"City University of Hong Kong, Hong Kong, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.4,A 436-to-472GHz 4-Element IF Beamforming Phased-Array Receiver in 65nm CMOS,6,K. M. Shum,,False,"City University of Hong Kong, Hong Kong, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.4,A 436-to-472GHz 4-Element IF Beamforming Phased-Array Receiver in 65nm CMOS,7,C. H. Chan,,False,"City University of Hong Kong, Hong Kong, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.5,A 26/28/37/39GHz Reconfigurable Fully Connected MIMO D S 2 Receiver Front-End with On-Chip Diplexer Achieving 52-to-70dB Blocker Rejection,1,X. Jiang,"1,2",True,"Southeast University, Nanjing, China | Purple Mountain Laboratories, Nanjing, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.5,A 26/28/37/39GHz Reconfigurable Fully Connected MIMO D S 2 Receiver Front-End with On-Chip Diplexer Achieving 52-to-70dB Blocker Rejection,2,Q. Chen,"1,2",True,"Southeast University, Nanjing, China | Purple Mountain Laboratories, Nanjing, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.5,A 26/28/37/39GHz Reconfigurable Fully Connected MIMO D S 2 Receiver Front-End with On-Chip Diplexer Achieving 52-to-70dB Blocker Rejection,3,Z. Zhang,"1,2",False,"Southeast University, Nanjing, China | Purple Mountain Laboratories, Nanjing, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.5,A 26/28/37/39GHz Reconfigurable Fully Connected MIMO D S 2 Receiver Front-End with On-Chip Diplexer Achieving 52-to-70dB Blocker Rejection,4,H. Xia,2,False,"Purple Mountain Laboratories, Nanjing, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.5,A 26/28/37/39GHz Reconfigurable Fully Connected MIMO D S 2 Receiver Front-End with On-Chip Diplexer Achieving 52-to-70dB Blocker Rejection,5,S. Zhang,1,False,"Southeast University, Nanjing, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.5,A 26/28/37/39GHz Reconfigurable Fully Connected MIMO D S 2 Receiver Front-End with On-Chip Diplexer Achieving 52-to-70dB Blocker Rejection,6,Y. Han,1,False,"Southeast University, Nanjing, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.5,A 26/28/37/39GHz Reconfigurable Fully Connected MIMO D S 2 Receiver Front-End with On-Chip Diplexer Achieving 52-to-70dB Blocker Rejection,7,X. Chen,2,False,"Purple Mountain Laboratories, Nanjing, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.5,A 26/28/37/39GHz Reconfigurable Fully Connected MIMO D S 2 Receiver Front-End with On-Chip Diplexer Achieving 52-to-70dB Blocker Rejection,8,D. Cheng,2,False,"Purple Mountain Laboratories, Nanjing, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.5,A 26/28/37/39GHz Reconfigurable Fully Connected MIMO D S 2 Receiver Front-End with On-Chip Diplexer Achieving 52-to-70dB Blocker Rejection,9,L. He,2,False,"Purple Mountain Laboratories, Nanjing, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.5,A 26/28/37/39GHz Reconfigurable Fully Connected MIMO D S 2 Receiver Front-End with On-Chip Diplexer Achieving 52-to-70dB Blocker Rejection,10,X. Wu,"1,2",False,"Southeast University, Nanjing, China | Purple Mountain Laboratories, Nanjing, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.5,A 26/28/37/39GHz Reconfigurable Fully Connected MIMO D S 2 Receiver Front-End with On-Chip Diplexer Achieving 52-to-70dB Blocker Rejection,11,L. Li,"1,2",False,"Southeast University, Nanjing, China | Purple Mountain Laboratories, Nanjing, China"
"SESSION 6 Monday, February 16th, 3:35 PM",6.5,A 26/28/37/39GHz Reconfigurable Fully Connected MIMO D S 2 Receiver Front-End with On-Chip Diplexer Achieving 52-to-70dB Blocker Rejection,12,X. You,"1,2",False,"Southeast University, Nanjing, China | Purple Mountain Laboratories, Nanjing, China"
SESSION 7,7.1,54×42 LiDAR 3D-Stacked System-On-Chip with On-Chip Point D S 1 Cloud Processing and Hybrid On-Chip/Package-Embedded 25V Boost Generation,1,N. A. Dutton,1,False,"STMicroelectronics, Edinburgh, United Kingdom"
SESSION 7,7.1,54×42 LiDAR 3D-Stacked System-On-Chip with On-Chip Point D S 1 Cloud Processing and Hybrid On-Chip/Package-Embedded 25V Boost Generation,2,X. Branca,2,False,"STMicroelectronics, Grenoble, France"
SESSION 7,7.1,54×42 LiDAR 3D-Stacked System-On-Chip with On-Chip Point D S 1 Cloud Processing and Hybrid On-Chip/Package-Embedded 25V Boost Generation,3,M. Thivin,2,False,"STMicroelectronics, Grenoble, France"
SESSION 7,7.1,54×42 LiDAR 3D-Stacked System-On-Chip with On-Chip Point D S 1 Cloud Processing and Hybrid On-Chip/Package-Embedded 25V Boost Generation,4,S. Collins,1,False,"STMicroelectronics, Edinburgh, United Kingdom"
SESSION 7,7.1,54×42 LiDAR 3D-Stacked System-On-Chip with On-Chip Point D S 1 Cloud Processing and Hybrid On-Chip/Package-Embedded 25V Boost Generation,5,H. Thuaire,2,False,"STMicroelectronics, Grenoble, France"
SESSION 7,7.1,54×42 LiDAR 3D-Stacked System-On-Chip with On-Chip Point D S 1 Cloud Processing and Hybrid On-Chip/Package-Embedded 25V Boost Generation,6,F. Martin,2,False,"STMicroelectronics, Grenoble, France"
SESSION 7,7.1,54×42 LiDAR 3D-Stacked System-On-Chip with On-Chip Point D S 1 Cloud Processing and Hybrid On-Chip/Package-Embedded 25V Boost Generation,7,V. Clemencon,2,False,"STMicroelectronics, Grenoble, France"
SESSION 7,7.1,54×42 LiDAR 3D-Stacked System-On-Chip with On-Chip Point D S 1 Cloud Processing and Hybrid On-Chip/Package-Embedded 25V Boost Generation,8,M. Al-Rawhani,1,False,"STMicroelectronics, Edinburgh, United Kingdom"
SESSION 7,7.1,54×42 LiDAR 3D-Stacked System-On-Chip with On-Chip Point D S 1 Cloud Processing and Hybrid On-Chip/Package-Embedded 25V Boost Generation,9,D. Hall,1,False,"STMicroelectronics, Edinburgh, United Kingdom"
SESSION 7,7.1,54×42 LiDAR 3D-Stacked System-On-Chip with On-Chip Point D S 1 Cloud Processing and Hybrid On-Chip/Package-Embedded 25V Boost Generation,10,A. Crocherie,1,False,"STMicroelectronics, Edinburgh, United Kingdom"
SESSION 7,7.1,54×42 LiDAR 3D-Stacked System-On-Chip with On-Chip Point D S 1 Cloud Processing and Hybrid On-Chip/Package-Embedded 25V Boost Generation,11,C. Pastorelli,1,False,"STMicroelectronics, Edinburgh, United Kingdom"
SESSION 7,7.1,54×42 LiDAR 3D-Stacked System-On-Chip with On-Chip Point D S 1 Cloud Processing and Hybrid On-Chip/Package-Embedded 25V Boost Generation,12,S. Taupin,2,False,"STMicroelectronics, Grenoble, France"
SESSION 7,7.1,54×42 LiDAR 3D-Stacked System-On-Chip with On-Chip Point D S 1 Cloud Processing and Hybrid On-Chip/Package-Embedded 25V Boost Generation,13,S. Trochut,2,False,"STMicroelectronics, Grenoble, France"
SESSION 7,7.1,54×42 LiDAR 3D-Stacked System-On-Chip with On-Chip Point D S 1 Cloud Processing and Hybrid On-Chip/Package-Embedded 25V Boost Generation,14,A. Singh,1,False,"STMicroelectronics, Edinburgh, United Kingdom"
SESSION 7,7.1,54×42 LiDAR 3D-Stacked System-On-Chip with On-Chip Point D S 1 Cloud Processing and Hybrid On-Chip/Package-Embedded 25V Boost Generation,15,A. Assmann,1,False,"STMicroelectronics, Edinburgh, United Kingdom"
SESSION 7,7.1,54×42 LiDAR 3D-Stacked System-On-Chip with On-Chip Point D S 1 Cloud Processing and Hybrid On-Chip/Package-Embedded 25V Boost Generation,16,B. R. Rae,1,False,"STMicroelectronics, Edinburgh, United Kingdom"
SESSION 7,7.1,54×42 LiDAR 3D-Stacked System-On-Chip with On-Chip Point D S 1 Cloud Processing and Hybrid On-Chip/Package-Embedded 25V Boost Generation,17,P. Mellot,2,False,"STMicroelectronics, Grenoble, France"
SESSION 7,7.2,VoxCAD: A 0.82-to-81.0mW Intelligent 3D-Perception dToF SoC with Sector-Wise Voxelization and High-Density Tri-Mode eDRAM CIM Macro,1,H. Sang,1,True,"University of Macau, Macau, China"
SESSION 7,7.2,VoxCAD: A 0.82-to-81.0mW Intelligent 3D-Perception dToF SoC with Sector-Wise Voxelization and High-Density Tri-Mode eDRAM CIM Macro,2,Z. Wang,1,True,"University of Macau, Macau, China"
SESSION 7,7.2,VoxCAD: A 0.82-to-81.0mW Intelligent 3D-Perception dToF SoC with Sector-Wise Voxelization and High-Density Tri-Mode eDRAM CIM Macro,3,L. He,1,False,"University of Macau, Macau, China"
SESSION 7,7.2,VoxCAD: A 0.82-to-81.0mW Intelligent 3D-Perception dToF SoC with Sector-Wise Voxelization and High-Density Tri-Mode eDRAM CIM Macro,4,G. Zhao,1,False,"University of Macau, Macau, China"
SESSION 7,7.2,VoxCAD: A 0.82-to-81.0mW Intelligent 3D-Perception dToF SoC with Sector-Wise Voxelization and High-Density Tri-Mode eDRAM CIM Macro,5,W. Xie,2,False,"KAIST, Daejeon, Korea"
SESSION 7,7.2,VoxCAD: A 0.82-to-81.0mW Intelligent 3D-Perception dToF SoC with Sector-Wise Voxelization and High-Density Tri-Mode eDRAM CIM Macro,6,B. Wang,3,False,"Hamad Bin Khalifa University, Doha, Qatar"
SESSION 7,7.2,VoxCAD: A 0.82-to-81.0mW Intelligent 3D-Perception dToF SoC with Sector-Wise Voxelization and High-Density Tri-Mode eDRAM CIM Macro,7,R. P. Martins,1,False,"University of Macau, Macau, China"
SESSION 7,7.2,VoxCAD: A 0.82-to-81.0mW Intelligent 3D-Perception dToF SoC with Sector-Wise Voxelization and High-Density Tri-Mode eDRAM CIM Macro,8,M-K. Law,1,False,"University of Macau, Macau, China"
SESSION 7,7.4,A 480×320 CMOS LiDAR Sensor with Tapering 1-Step D S 1 Histogramming TDCs and Sub-Pixel Echo Resolvers,1,W. Roh,"1,2",True,"Sungkyunkwan University, Suwon, Korea | SolidVue, Seongnam, Korea"
SESSION 7,7.4,A 480×320 CMOS LiDAR Sensor with Tapering 1-Step D S 1 Histogramming TDCs and Sub-Pixel Echo Resolvers,2,C. Piao,2,True,"SolidVue, Seongnam, Korea"
SESSION 7,7.4,A 480×320 CMOS LiDAR Sensor with Tapering 1-Step D S 1 Histogramming TDCs and Sub-Pixel Echo Resolvers,3,T. Jeon,1,False,"Sungkyunkwan University, Suwon, Korea"
SESSION 7,7.4,A 480×320 CMOS LiDAR Sensor with Tapering 1-Step D S 1 Histogramming TDCs and Sub-Pixel Echo Resolvers,4,J. Bae,1,False,"Sungkyunkwan University, Suwon, Korea"
SESSION 7,7.4,A 480×320 CMOS LiDAR Sensor with Tapering 1-Step D S 1 Histogramming TDCs and Sub-Pixel Echo Resolvers,5,J-H. Chun,"1,2",False,"Sungkyunkwan University, Suwon, Korea | SolidVue, Seongnam, Korea"
SESSION 7,7.4,A 480×320 CMOS LiDAR Sensor with Tapering 1-Step D S 1 Histogramming TDCs and Sub-Pixel Echo Resolvers,6,S-J. Kim,3,False,"Sogang University, Seoul, Korea"
SESSION 7,7.4,A 480×320 CMOS LiDAR Sensor with Tapering 1-Step D S 1 Histogramming TDCs and Sub-Pixel Echo Resolvers,7,J. Choi,"1,2",False,"Sungkyunkwan University, Suwon, Korea | SolidVue, Seongnam, Korea"
SESSION 7,7.5,A 26.0mW 30fps 400x300-pixel SWIR Ge-SPAD dToF Range Sensor with Programmable Macro-Pixels and Integrated Histogram Processing for Low-Power AR/VR Applications,1,M. Perenzoni,1,False,"Sony Semiconductor Solutions Europe, Trento, Italy"
SESSION 7,7.5,A 26.0mW 30fps 400x300-pixel SWIR Ge-SPAD dToF Range Sensor with Programmable Macro-Pixels and Integrated Histogram Processing for Low-Power AR/VR Applications,2,K. Okamoto,"1,2",False,"Sony Semiconductor Solutions Europe, Trento, Italy | Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 7,7.5,A 26.0mW 30fps 400x300-pixel SWIR Ge-SPAD dToF Range Sensor with Programmable Macro-Pixels and Integrated Histogram Processing for Low-Power AR/VR Applications,3,F. De Nisi,1,False,"Sony Semiconductor Solutions Europe, Trento, Italy"
SESSION 7,7.5,A 26.0mW 30fps 400x300-pixel SWIR Ge-SPAD dToF Range Sensor with Programmable Macro-Pixels and Integrated Histogram Processing for Low-Power AR/VR Applications,4,D. Perenzoni,1,False,"Sony Semiconductor Solutions Europe, Trento, Italy"
SESSION 7,7.5,A 26.0mW 30fps 400x300-pixel SWIR Ge-SPAD dToF Range Sensor with Programmable Macro-Pixels and Integrated Histogram Processing for Low-Power AR/VR Applications,5,J. Y. Jeong,1,False,"Sony Semiconductor Solutions Europe, Trento, Italy"
SESSION 7,7.5,A 26.0mW 30fps 400x300-pixel SWIR Ge-SPAD dToF Range Sensor with Programmable Macro-Pixels and Integrated Histogram Processing for Low-Power AR/VR Applications,6,Y. Zou,1,False,"Sony Semiconductor Solutions Europe, Trento, Italy"
SESSION 7,7.5,A 26.0mW 30fps 400x300-pixel SWIR Ge-SPAD dToF Range Sensor with Programmable Macro-Pixels and Integrated Histogram Processing for Low-Power AR/VR Applications,7,H. Mai,1,False,"Sony Semiconductor Solutions Europe, Trento, Italy"
SESSION 7,7.5,A 26.0mW 30fps 400x300-pixel SWIR Ge-SPAD dToF Range Sensor with Programmable Macro-Pixels and Integrated Histogram Processing for Low-Power AR/VR Applications,8,G. Quarta,1,False,"Sony Semiconductor Solutions Europe, Trento, Italy"
SESSION 7,7.5,A 26.0mW 30fps 400x300-pixel SWIR Ge-SPAD dToF Range Sensor with Programmable Macro-Pixels and Integrated Histogram Processing for Low-Power AR/VR Applications,9,F. P. Mattioli Della Rocca,1,False,"Sony Semiconductor Solutions Europe, Trento, Italy"
SESSION 7,7.5,A 26.0mW 30fps 400x300-pixel SWIR Ge-SPAD dToF Range Sensor with Programmable Macro-Pixels and Integrated Histogram Processing for Low-Power AR/VR Applications,10,Y. Okamura,"1,2",False,"Sony Semiconductor Solutions Europe, Trento, Italy | Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 7,7.5,A 26.0mW 30fps 400x300-pixel SWIR Ge-SPAD dToF Range Sensor with Programmable Macro-Pixels and Integrated Histogram Processing for Low-Power AR/VR Applications,11,D. Marani,1,False,"Sony Semiconductor Solutions Europe, Trento, Italy"
SESSION 7,7.5,A 26.0mW 30fps 400x300-pixel SWIR Ge-SPAD dToF Range Sensor with Programmable Macro-Pixels and Integrated Histogram Processing for Low-Power AR/VR Applications,12,M. Brian,1,False,"Sony Semiconductor Solutions Europe, Trento, Italy"
SESSION 7,7.5,A 26.0mW 30fps 400x300-pixel SWIR Ge-SPAD dToF Range Sensor with Programmable Macro-Pixels and Integrated Histogram Processing for Low-Power AR/VR Applications,13,D. Giorgetti,1,False,"Sony Semiconductor Solutions Europe, Trento, Italy"
SESSION 7,7.5,A 26.0mW 30fps 400x300-pixel SWIR Ge-SPAD dToF Range Sensor with Programmable Macro-Pixels and Integrated Histogram Processing for Low-Power AR/VR Applications,14,S. Ochiai,2,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 7,7.5,A 26.0mW 30fps 400x300-pixel SWIR Ge-SPAD dToF Range Sensor with Programmable Macro-Pixels and Integrated Histogram Processing for Low-Power AR/VR Applications,15,K. Tatani,2,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 7,7.5,A 26.0mW 30fps 400x300-pixel SWIR Ge-SPAD dToF Range Sensor with Programmable Macro-Pixels and Integrated Histogram Processing for Low-Power AR/VR Applications,16,D. Stoppa,1,False,"Sony Semiconductor Solutions Europe, Trento, Italy"
SESSION 7,7.6,A 128×96 Multimodal Flash LiDAR SPAD Imager with Object Segmentation Latency of 18μs Based on Compute-Near-Sensor Ising Annealing Machine,1,J. Wang,,True,"Fudan University, Shanghai, China"
SESSION 7,7.6,A 128×96 Multimodal Flash LiDAR SPAD Imager with Object Segmentation Latency of 18μs Based on Compute-Near-Sensor Ising Annealing Machine,2,T. Hong,,True,"Fudan University, Shanghai, China"
SESSION 7,7.6,A 128×96 Multimodal Flash LiDAR SPAD Imager with Object Segmentation Latency of 18μs Based on Compute-Near-Sensor Ising Annealing Machine,3,B. Chen,,True,"Fudan University, Shanghai, China"
SESSION 7,7.6,A 128×96 Multimodal Flash LiDAR SPAD Imager with Object Segmentation Latency of 18μs Based on Compute-Near-Sensor Ising Annealing Machine,4,Z. Huang,,False,"Fudan University, Shanghai, China"
SESSION 7,7.6,A 128×96 Multimodal Flash LiDAR SPAD Imager with Object Segmentation Latency of 18μs Based on Compute-Near-Sensor Ising Annealing Machine,5,Q. Liu,,False,"Fudan University, Shanghai, China"
SESSION 7,7.6,A 128×96 Multimodal Flash LiDAR SPAD Imager with Object Segmentation Latency of 18μs Based on Compute-Near-Sensor Ising Annealing Machine,6,M. Liu,,False,"Fudan University, Shanghai, China"
SESSION 7,7.7,A Fully Reconfigurable Hybrid SPAD Vision Sensor with 134dB Dynamic Range Using Time-Coded Dual Exposures,1,K. Hong,"1,2",False,"Ulsan National Institute of Science and Technology, Ulsan, Korea | Sogang University, Seoul, Korea"
SESSION 7,7.7,A Fully Reconfigurable Hybrid SPAD Vision Sensor with 134dB Dynamic Range Using Time-Coded Dual Exposures,2,J. Kang,"1,2",False,"Ulsan National Institute of Science and Technology, Ulsan, Korea | Sogang University, Seoul, Korea"
SESSION 7,7.7,A Fully Reconfigurable Hybrid SPAD Vision Sensor with 134dB Dynamic Range Using Time-Coded Dual Exposures,3,J-H. Hwang,"1,2",False,"Ulsan National Institute of Science and Technology, Ulsan, Korea | Sogang University, Seoul, Korea"
SESSION 7,7.7,A Fully Reconfigurable Hybrid SPAD Vision Sensor with 134dB Dynamic Range Using Time-Coded Dual Exposures,4,I. Son,3,False,"SolidVue, Seongnam, Korea"
SESSION 7,7.7,A Fully Reconfigurable Hybrid SPAD Vision Sensor with 134dB Dynamic Range Using Time-Coded Dual Exposures,5,S. Park,3,False,"SolidVue, Seongnam, Korea"
SESSION 7,7.7,A Fully Reconfigurable Hybrid SPAD Vision Sensor with 134dB Dynamic Range Using Time-Coded Dual Exposures,6,J-H. Chun,"3,4",False,"SolidVue, Seongnam, Korea | Sungkyunkwan University, Suwon, Korea"
SESSION 7,7.7,A Fully Reconfigurable Hybrid SPAD Vision Sensor with 134dB Dynamic Range Using Time-Coded Dual Exposures,7,J. Choi,"3,4",False,"SolidVue, Seongnam, Korea | Sungkyunkwan University, Suwon, Korea"
SESSION 7,7.7,A Fully Reconfigurable Hybrid SPAD Vision Sensor with 134dB Dynamic Range Using Time-Coded Dual Exposures,8,S-J. Kim,2,False,"Sogang University, Seoul, Korea"
SESSION 7,7.8,A 55nm Intelligent Vision SoC Achieving 346TOPS/W System D S 2 Efficiency via Fully Analog Sensing-to-Inference Pipeline,1,Z. Yang,1,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 7,7.8,A 55nm Intelligent Vision SoC Achieving 346TOPS/W System D S 2 Efficiency via Fully Analog Sensing-to-Inference Pipeline,2,H. Yu,1,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 7,7.8,A 55nm Intelligent Vision SoC Achieving 346TOPS/W System D S 2 Efficiency via Fully Analog Sensing-to-Inference Pipeline,3,X. Liu,1,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 7,7.8,A 55nm Intelligent Vision SoC Achieving 346TOPS/W System D S 2 Efficiency via Fully Analog Sensing-to-Inference Pipeline,4,Z. Kong,1,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 7,7.8,A 55nm Intelligent Vision SoC Achieving 346TOPS/W System D S 2 Efficiency via Fully Analog Sensing-to-Inference Pipeline,5,H. Li,1,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 7,7.8,A 55nm Intelligent Vision SoC Achieving 346TOPS/W System D S 2 Efficiency via Fully Analog Sensing-to-Inference Pipeline,6,L. Ran,2,False,"Beijing Pixelcore Technology, Beijing, China"
SESSION 7,7.8,A 55nm Intelligent Vision SoC Achieving 346TOPS/W System D S 2 Efficiency via Fully Analog Sensing-to-Inference Pipeline,7,Z. Lyu,3,False,"Hefei Reliance Memory, Hefei, China"
SESSION 7,7.8,A 55nm Intelligent Vision SoC Achieving 346TOPS/W System D S 2 Efficiency via Fully Analog Sensing-to-Inference Pipeline,8,X. Feng,2,False,"Beijing Pixelcore Technology, Beijing, China"
SESSION 7,7.8,A 55nm Intelligent Vision SoC Achieving 346TOPS/W System D S 2 Efficiency via Fully Analog Sensing-to-Inference Pipeline,9,L. Zhao,3,False,"Hefei Reliance Memory, Hefei, China"
SESSION 7,7.8,A 55nm Intelligent Vision SoC Achieving 346TOPS/W System D S 2 Efficiency via Fully Analog Sensing-to-Inference Pipeline,10,Y. Li,1,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 7,7.8,A 55nm Intelligent Vision SoC Achieving 346TOPS/W System D S 2 Efficiency via Fully Analog Sensing-to-Inference Pipeline,11,J. Li,1,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 7,7.8,A 55nm Intelligent Vision SoC Achieving 346TOPS/W System D S 2 Efficiency via Fully Analog Sensing-to-Inference Pipeline,12,F. Zhou,1,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 7,7.8,A 55nm Intelligent Vision SoC Achieving 346TOPS/W System D S 2 Efficiency via Fully Analog Sensing-to-Inference Pipeline,13,L. Lin,1,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,1,S. Lee,,True,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,2,S-Y. Yoo,,True,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,3,Y. Shim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,4,Y-S. Choi,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,5,D. Bae,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,6,M. Ito,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,7,D. Shin,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,8,S-G. Koo,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,9,S-J. Byun,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,10,G. Cho,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,11,H. Kwon,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,12,J. Jeong,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,13,B. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,14,S-H. Han,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,15,Y. Lee,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,16,H. Sugihara,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,17,J. Jung,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,18,S. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,19,K. Lim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,20,W. Ryu,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,21,Y. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,22,S-S. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,23,H. Shim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,24,M-W. Seo,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,25,J-K. Lee,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,26,J. Go,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.9,A 1.09e--Random-Noise 1.5μm-Pixel-Pitch 12MP Global-Shutter- Equivalent CMOS Image Sensor with 3μm Digital Pixels Using Quad-Phase-Staggered Zigzag Readout and Motion Compensation,27,J. Song,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 7,7.10,A 200MP 0.61μm-Pixel-Pitch CMOS Imager with Sub-1e- Readout D S 2 Noise Using Interlaced-Shared Transistor Architecture and On-Chip Motion Artifact-Free HDR Synthesis for 8K Video Applications,1,R. Xu,1,False,"SmartSens Technology, Santa Clara, CA"
SESSION 7,7.10,A 200MP 0.61μm-Pixel-Pitch CMOS Imager with Sub-1e- Readout D S 2 Noise Using Interlaced-Shared Transistor Architecture and On-Chip Motion Artifact-Free HDR Synthesis for 8K Video Applications,2,G. Ren,2,False,"SmartSens Technology, Shanghai, China"
SESSION 7,7.10,A 200MP 0.61μm-Pixel-Pitch CMOS Imager with Sub-1e- Readout D S 2 Noise Using Interlaced-Shared Transistor Architecture and On-Chip Motion Artifact-Free HDR Synthesis for 8K Video Applications,3,Y. Mo,2,False,"SmartSens Technology, Shanghai, China"
SESSION 7,7.10,A 200MP 0.61μm-Pixel-Pitch CMOS Imager with Sub-1e- Readout D S 2 Noise Using Interlaced-Shared Transistor Architecture and On-Chip Motion Artifact-Free HDR Synthesis for 8K Video Applications,4,D. Qi,2,False,"SmartSens Technology, Shanghai, China"
SESSION 7,7.10,A 200MP 0.61μm-Pixel-Pitch CMOS Imager with Sub-1e- Readout D S 2 Noise Using Interlaced-Shared Transistor Architecture and On-Chip Motion Artifact-Free HDR Synthesis for 8K Video Applications,5,Q. Wang,2,False,"SmartSens Technology, Shanghai, China"
SESSION 7,7.10,A 200MP 0.61μm-Pixel-Pitch CMOS Imager with Sub-1e- Readout D S 2 Noise Using Interlaced-Shared Transistor Architecture and On-Chip Motion Artifact-Free HDR Synthesis for 8K Video Applications,6,S. Zhang,2,False,"SmartSens Technology, Shanghai, China"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,1,W-C. Chen,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,2,M-S. Lin,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,3,C-C. Tsai,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,4,S. Li,2,False,"TSMC, San Jose, CA"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,5,W-S. Lin,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,6,Y-J. Huang,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,7,N-C. Cheng,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,8,Y-C. Chen,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,9,W-H. Huang,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,10,C-H. Wen,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,11,H-H. Kuo,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,12,H-T. Ke,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,13,J-R. Huang,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,14,C-Y. Li,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,15,S-T. Lai,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,16,S-C. Yang,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,17,K-T. Chou,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,18,P-C. Chiou,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,19,T-H. Tsai,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,20,Y-T. Chen,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,21,Y-M. Chen,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.2,A 32Gb/s 12.35Tb/s/mm2 0.36pJ/b UCIe-Like Die-to-Die Interface Featuring Edge-Triggered Transceivers in 3nm with Active LSI Packaging,22,K. C-H. Hsieh,1,False,"TSMC, Hsinchu, Taiwan"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,1,R. Shivnaraine,1,False,"Microsoft, Sunnyvale, CA"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,2,C. Boecker,1,False,"Microsoft, Sunnyvale, CA"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,3,E. Groen,1,False,"Microsoft, Sunnyvale, CA"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,4,S. Li,1,False,"Microsoft, Sunnyvale, CA"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,5,P. Lu,1,False,"Microsoft, Sunnyvale, CA"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,6,S. Vamvakos,1,False,"Microsoft, Sunnyvale, CA"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,7,R. Vu,1,False,"Microsoft, Sunnyvale, CA"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,8,C. Hanke,1,False,"Microsoft, Sunnyvale, CA"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,9,S. Tangirala,1,False,"Microsoft, Sunnyvale, CA"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,10,W. Liu,1,False,"Microsoft, Sunnyvale, CA"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,11,M. Salik,2,False,"Microsoft, Raleigh, NC"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,12,K. Bartholomew,2,False,"Microsoft, Raleigh, NC"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,13,S. Reddy,2,False,"Microsoft, Raleigh, NC"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,14,A. Tessitore,2,False,"Microsoft, Raleigh, NC"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,15,A. Shallal,2,False,"Microsoft, Raleigh, NC"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,16,K. Nallaparaju,2,False,"Microsoft, Raleigh, NC"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,17,J. Liang,2,False,"Microsoft, Raleigh, NC"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,18,M. Chen,2,False,"Microsoft, Raleigh, NC"
SESSION 8,8.3,A 0.23pJ/b 24Gb/s Modular D2D Interface With Zero Wake Penalty Clock Gating in 3nm,19,S. Desai,1,False,"Microsoft, Sunnyvale, CA"
SESSION 8,8.8,A 0.292pJ/b 56Gb/s/wire Capacitively Driven Simultaneous Bidirectional Transceiver with PVT/Mismatch Tracking for XSR and D2D Interfaces in 28nm CMOS,1,K. Kim,,False,"Seoul National University, Seoul, Korea"
SESSION 8,8.8,A 0.292pJ/b 56Gb/s/wire Capacitively Driven Simultaneous Bidirectional Transceiver with PVT/Mismatch Tracking for XSR and D2D Interfaces in 28nm CMOS,2,Y. Lee,,False,"Seoul National University, Seoul, Korea"
SESSION 8,8.8,A 0.292pJ/b 56Gb/s/wire Capacitively Driven Simultaneous Bidirectional Transceiver with PVT/Mismatch Tracking for XSR and D2D Interfaces in 28nm CMOS,3,D. Na,,False,"Seoul National University, Seoul, Korea"
SESSION 8,8.8,A 0.292pJ/b 56Gb/s/wire Capacitively Driven Simultaneous Bidirectional Transceiver with PVT/Mismatch Tracking for XSR and D2D Interfaces in 28nm CMOS,4,H-J. Park,,False,"Seoul National University, Seoul, Korea"
SESSION 8,8.8,A 0.292pJ/b 56Gb/s/wire Capacitively Driven Simultaneous Bidirectional Transceiver with PVT/Mismatch Tracking for XSR and D2D Interfaces in 28nm CMOS,5,J. Song,,False,"Seoul National University, Seoul, Korea"
SESSION 8,8.8,A 0.292pJ/b 56Gb/s/wire Capacitively Driven Simultaneous Bidirectional Transceiver with PVT/Mismatch Tracking for XSR and D2D Interfaces in 28nm CMOS,6,W-S. Choi,,False,"Seoul National University, Seoul, Korea"
SESSION 8,8.9,A 72Gb/s/pin Single-Ended Simultaneous Bi-Directional Transceiver with C-Peaking Leakage Cancellation and Dual-Loop Hybrid Impedance Calibration for Chiplet Interfaces,1,X. Cheng,,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 8,8.9,A 72Gb/s/pin Single-Ended Simultaneous Bi-Directional Transceiver with C-Peaking Leakage Cancellation and Dual-Loop Hybrid Impedance Calibration for Chiplet Interfaces,2,H. Wu,,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 8,8.9,A 72Gb/s/pin Single-Ended Simultaneous Bi-Directional Transceiver with C-Peaking Leakage Cancellation and Dual-Loop Hybrid Impedance Calibration for Chiplet Interfaces,3,Z. Li,,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 8,8.9,A 72Gb/s/pin Single-Ended Simultaneous Bi-Directional Transceiver with C-Peaking Leakage Cancellation and Dual-Loop Hybrid Impedance Calibration for Chiplet Interfaces,4,W. Wu,,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 8,8.9,A 72Gb/s/pin Single-Ended Simultaneous Bi-Directional Transceiver with C-Peaking Leakage Cancellation and Dual-Loop Hybrid Impedance Calibration for Chiplet Interfaces,5,X. Luo,,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 8,8.9,A 72Gb/s/pin Single-Ended Simultaneous Bi-Directional Transceiver with C-Peaking Leakage Cancellation and Dual-Loop Hybrid Impedance Calibration for Chiplet Interfaces,6,Y. Zhang,,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 8,8.9,A 72Gb/s/pin Single-Ended Simultaneous Bi-Directional Transceiver with C-Peaking Leakage Cancellation and Dual-Loop Hybrid Impedance Calibration for Chiplet Interfaces,7,Q. Pan,,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 8,8.11,A 1.59pJ/b 112Gb/s PAM-4 and 1.06pJ/b 168Gb/s PAM-8 Resistor-Less 7-Bit SST DAC-Based Transmitter with 8-Tap FFE in 28nm CMOS,1,Y-H. Tsai,,False,"National Taiwan University, Taipei, Taiwan"
SESSION 8,8.11,A 1.59pJ/b 112Gb/s PAM-4 and 1.06pJ/b 168Gb/s PAM-8 Resistor-Less 7-Bit SST DAC-Based Transmitter with 8-Tap FFE in 28nm CMOS,2,M-H. Chuang,,False,"National Taiwan University, Taipei, Taiwan"
SESSION 8,8.11,A 1.59pJ/b 112Gb/s PAM-4 and 1.06pJ/b 168Gb/s PAM-8 Resistor-Less 7-Bit SST DAC-Based Transmitter with 8-Tap FFE in 28nm CMOS,3,S-I. Liu,,False,"National Taiwan University, Taipei, Taiwan"
"SESSION 9 Monday, February 16th, 3:35 PM",9.1,A Single-Power-Link 13.56MHz Wireless Power and Data Transfer System with Synchronized Phase-Shifted Time-Multiplexing Dual Uplinks for Implantable Voltammetry,1,Z. Li,1,False,"Iowa State University, Ames, IA"
"SESSION 9 Monday, February 16th, 3:35 PM",9.1,A Single-Power-Link 13.56MHz Wireless Power and Data Transfer System with Synchronized Phase-Shifted Time-Multiplexing Dual Uplinks for Implantable Voltammetry,2,J. Tang,1,False,"Iowa State University, Ames, IA"
"SESSION 9 Monday, February 16th, 3:35 PM",9.1,A Single-Power-Link 13.56MHz Wireless Power and Data Transfer System with Synchronized Phase-Shifted Time-Multiplexing Dual Uplinks for Implantable Voltammetry,3,N. Singh,2,False,"University of Georgia, Athens, GA"
"SESSION 9 Monday, February 16th, 3:35 PM",9.1,A Single-Power-Link 13.56MHz Wireless Power and Data Transfer System with Synchronized Phase-Shifted Time-Multiplexing Dual Uplinks for Implantable Voltammetry,4,J. Jiang,1,False,"Iowa State University, Ames, IA"
"SESSION 9 Monday, February 16th, 3:35 PM",9.1,A Single-Power-Link 13.56MHz Wireless Power and Data Transfer System with Synchronized Phase-Shifted Time-Multiplexing Dual Uplinks for Implantable Voltammetry,5,L. Zhao,1,False,"Iowa State University, Ames, IA"
"SESSION 9 Monday, February 16th, 3:35 PM",9.1,A Single-Power-Link 13.56MHz Wireless Power and Data Transfer System with Synchronized Phase-Shifted Time-Multiplexing Dual Uplinks for Implantable Voltammetry,6,W. Zhu,1,False,"Iowa State University, Ames, IA"
"SESSION 9 Monday, February 16th, 3:35 PM",9.1,A Single-Power-Link 13.56MHz Wireless Power and Data Transfer System with Synchronized Phase-Shifted Time-Multiplexing Dual Uplinks for Implantable Voltammetry,7,X. Sun,1,False,"Iowa State University, Ames, IA"
"SESSION 9 Monday, February 16th, 3:35 PM",9.1,A Single-Power-Link 13.56MHz Wireless Power and Data Transfer System with Synchronized Phase-Shifted Time-Multiplexing Dual Uplinks for Implantable Voltammetry,8,L. Dong,2,False,"University of Georgia, Athens, GA"
"SESSION 9 Monday, February 16th, 3:35 PM",9.1,A Single-Power-Link 13.56MHz Wireless Power and Data Transfer System with Synchronized Phase-Shifted Time-Multiplexing Dual Uplinks for Implantable Voltammetry,9,C. Huang,1,False,"Iowa State University, Ames, IA"
"SESSION 9 Monday, February 16th, 3:35 PM",9.2,A 91%-Efficiency Single-Stage Bipolar Quad-Output Regulating Rectifier with Event-Driven Output Power Enhancement via Coil-Reused DC-DC for Wireless Power Transfer,1,T. Lu,1,False,"Delft University of Technology, Delft, The Netherlands"
"SESSION 9 Monday, February 16th, 3:35 PM",9.2,A 91%-Efficiency Single-Stage Bipolar Quad-Output Regulating Rectifier with Event-Driven Output Power Enhancement via Coil-Reused DC-DC for Wireless Power Transfer,2,B. Zhao,2,False,"Zhejiang University, Hangzhou, China"
"SESSION 9 Monday, February 16th, 3:35 PM",9.2,A 91%-Efficiency Single-Stage Bipolar Quad-Output Regulating Rectifier with Event-Driven Output Power Enhancement via Coil-Reused DC-DC for Wireless Power Transfer,3,S. Du,1,False,"Delft University of Technology, Delft, The Netherlands"
"SESSION 9 Monday, February 16th, 3:35 PM",9.3,An Output-Domain-Independent Single-Transmitter-Dual- Receiver Wireless Power Transfer System with Detuned-Tank and Time-Multiplexing Control for Adaptive Power Distribution,1,Y. Chen,,False,"Sun Yat-Sen University, Guangzhou, China"
"SESSION 9 Monday, February 16th, 3:35 PM",9.3,An Output-Domain-Independent Single-Transmitter-Dual- Receiver Wireless Power Transfer System with Detuned-Tank and Time-Multiplexing Control for Adaptive Power Distribution,2,Y. Lin,,False,"Sun Yat-Sen University, Guangzhou, China"
"SESSION 9 Monday, February 16th, 3:35 PM",9.3,An Output-Domain-Independent Single-Transmitter-Dual- Receiver Wireless Power Transfer System with Detuned-Tank and Time-Multiplexing Control for Adaptive Power Distribution,3,D. Chen,,False,"Sun Yat-Sen University, Guangzhou, China"
"SESSION 9 Monday, February 16th, 3:35 PM",9.3,An Output-Domain-Independent Single-Transmitter-Dual- Receiver Wireless Power Transfer System with Detuned-Tank and Time-Multiplexing Control for Adaptive Power Distribution,4,J. Guo,,False,"Sun Yat-Sen University, Guangzhou, China"
"SESSION 9 Monday, February 16th, 3:35 PM",9.4,A Multi-Coil Scalable Energy-Shared Wireless Power Receiver Network for Distributed Time-Division-Multiplexing Somatosensory Cortex Stimulation,1,K. Cui,,False,"Tsinghua University, Beijing, China"
"SESSION 9 Monday, February 16th, 3:35 PM",9.4,A Multi-Coil Scalable Energy-Shared Wireless Power Receiver Network for Distributed Time-Division-Multiplexing Somatosensory Cortex Stimulation,2,Y. Lu,,False,"Tsinghua University, Beijing, China"
SESSION 10,10.1,"A 3nm, 400TOPS, 1080k DMIPS SoC with Chiplet Support for ASIL D S 1 D Automotive Cross-Domain Applications",1,S. Machida,1,False,"Renesas Electronics, Tokyo, Japan"
SESSION 10,10.1,"A 3nm, 400TOPS, 1080k DMIPS SoC with Chiplet Support for ASIL D S 1 D Automotive Cross-Domain Applications",2,K. Fukuoka,1,False,"Renesas Electronics, Tokyo, Japan"
SESSION 10,10.1,"A 3nm, 400TOPS, 1080k DMIPS SoC with Chiplet Support for ASIL D S 1 D Automotive Cross-Domain Applications",3,T. Onda,1,False,"Renesas Electronics, Tokyo, Japan"
SESSION 10,10.1,"A 3nm, 400TOPS, 1080k DMIPS SoC with Chiplet Support for ASIL D S 1 D Automotive Cross-Domain Applications",4,N. Yada,1,False,"Renesas Electronics, Tokyo, Japan"
SESSION 10,10.1,"A 3nm, 400TOPS, 1080k DMIPS SoC with Chiplet Support for ASIL D S 1 D Automotive Cross-Domain Applications",5,H. Nakano,1,False,"Renesas Electronics, Tokyo, Japan"
SESSION 10,10.1,"A 3nm, 400TOPS, 1080k DMIPS SoC with Chiplet Support for ASIL D S 1 D Automotive Cross-Domain Applications",6,S. Yamanaka,1,False,"Renesas Electronics, Tokyo, Japan"
SESSION 10,10.1,"A 3nm, 400TOPS, 1080k DMIPS SoC with Chiplet Support for ASIL D S 1 D Automotive Cross-Domain Applications",7,H. V. Cao,2,False,"Renesas Design Vietnam, Ho Chi Minh, Vietnam"
SESSION 10,10.1,"A 3nm, 400TOPS, 1080k DMIPS SoC with Chiplet Support for ASIL D S 1 D Automotive Cross-Domain Applications",8,Y. Hara,1,False,"Renesas Electronics, Tokyo, Japan"
SESSION 10,10.1,"A 3nm, 400TOPS, 1080k DMIPS SoC with Chiplet Support for ASIL D S 1 D Automotive Cross-Domain Applications",9,T. Irita,1,False,"Renesas Electronics, Tokyo, Japan"
SESSION 10,10.1,"A 3nm, 400TOPS, 1080k DMIPS SoC with Chiplet Support for ASIL D S 1 D Automotive Cross-Domain Applications",10,K. Wakahara,1,False,"Renesas Electronics, Tokyo, Japan"
SESSION 10,10.1,"A 3nm, 400TOPS, 1080k DMIPS SoC with Chiplet Support for ASIL D S 1 D Automotive Cross-Domain Applications",11,C. Cordoba,3,False,"Renesas Electronics Europe, Paris, France"
SESSION 10,10.1,"A 3nm, 400TOPS, 1080k DMIPS SoC with Chiplet Support for ASIL D S 1 D Automotive Cross-Domain Applications",12,T. Kamei,1,False,"Renesas Electronics, Tokyo, Japan"
SESSION 10,10.1,"A 3nm, 400TOPS, 1080k DMIPS SoC with Chiplet Support for ASIL D S 1 D Automotive Cross-Domain Applications",13,Y. Shimazaki,1,False,"Renesas Electronics, Tokyo, Japan"
SESSION 10,10.2,A Dynamic Performance Augmentation in a 3nm-Plus Mobile CPU,1,C-Y. Lu,1,False,"MediaTek, Hsinchu, Taiwan"
SESSION 10,10.2,A Dynamic Performance Augmentation in a 3nm-Plus Mobile CPU,2,B-J. Huang,1,False,"MediaTek, Hsinchu, Taiwan"
SESSION 10,10.2,A Dynamic Performance Augmentation in a 3nm-Plus Mobile CPU,3,S-Y. Hsueh,1,False,"MediaTek, Hsinchu, Taiwan"
SESSION 10,10.2,A Dynamic Performance Augmentation in a 3nm-Plus Mobile CPU,4,T-H. Tran,1,False,"MediaTek, Hsinchu, Taiwan"
SESSION 10,10.2,A Dynamic Performance Augmentation in a 3nm-Plus Mobile CPU,5,E-W. Fang,1,False,"MediaTek, Hsinchu, Taiwan"
SESSION 10,10.2,A Dynamic Performance Augmentation in a 3nm-Plus Mobile CPU,6,C-Y. Yeh,1,False,"MediaTek, Hsinchu, Taiwan"
SESSION 10,10.2,A Dynamic Performance Augmentation in a 3nm-Plus Mobile CPU,7,Q. Sun,2,False,"MediaTek, Austin, TX"
SESSION 10,10.2,A Dynamic Performance Augmentation in a 3nm-Plus Mobile CPU,8,T. Chen,2,False,"MediaTek, Austin, TX"
SESSION 10,10.2,A Dynamic Performance Augmentation in a 3nm-Plus Mobile CPU,9,H. Chen,2,False,"MediaTek, Austin, TX"
SESSION 10,10.2,A Dynamic Performance Augmentation in a 3nm-Plus Mobile CPU,10,H. Chang,1,False,"MediaTek, Hsinchu, Taiwan"
SESSION 10,10.2,A Dynamic Performance Augmentation in a 3nm-Plus Mobile CPU,11,C-J. Tsai,1,False,"MediaTek, Hsinchu, Taiwan"
SESSION 10,10.2,A Dynamic Performance Augmentation in a 3nm-Plus Mobile CPU,12,Y-C. Zhuang,1,False,"MediaTek, Hsinchu, Taiwan"
SESSION 10,10.2,A Dynamic Performance Augmentation in a 3nm-Plus Mobile CPU,13,B. Chen,1,False,"MediaTek, Hsinchu, Taiwan"
SESSION 10,10.2,A Dynamic Performance Augmentation in a 3nm-Plus Mobile CPU,14,E. Wang,1,False,"MediaTek, Hsinchu, Taiwan"
SESSION 10,10.2,A Dynamic Performance Augmentation in a 3nm-Plus Mobile CPU,15,H. Mair,2,False,"MediaTek, Austin, TX"
SESSION 10,10.2,A Dynamic Performance Augmentation in a 3nm-Plus Mobile CPU,16,S-A. Hwang,1,False,"MediaTek, Hsinchu, Taiwan"
SESSION 10,10.3,A 2nm Clock-Edge Architecture for Processor Clock-Power Reduction,1,Y. Peng,1,False,"Qualcomm, Raleigh, NC"
SESSION 10,10.3,A 2nm Clock-Edge Architecture for Processor Clock-Power Reduction,2,D. Yingling,1,False,"Qualcomm, Raleigh, NC"
SESSION 10,10.3,A 2nm Clock-Edge Architecture for Processor Clock-Power Reduction,3,B. Hajri,2,False,"Qualcomm, Cork, Ireland"
SESSION 10,10.3,A 2nm Clock-Edge Architecture for Processor Clock-Power Reduction,4,R. Vachon,1,False,"Qualcomm, Raleigh, NC"
SESSION 10,10.3,A 2nm Clock-Edge Architecture for Processor Clock-Power Reduction,5,F. Gebreyohannes,2,False,"Qualcomm, Cork, Ireland"
SESSION 10,10.3,A 2nm Clock-Edge Architecture for Processor Clock-Power Reduction,6,V. Li,3,False,"Qualcomm, San Diego, CA"
SESSION 10,10.3,A 2nm Clock-Edge Architecture for Processor Clock-Power Reduction,7,G. Chhetri,4,False,"Qualcomm, Bangalore, India"
SESSION 10,10.3,A 2nm Clock-Edge Architecture for Processor Clock-Power Reduction,8,K. Bowman,1,False,"Qualcomm, Raleigh, NC"
SESSION 10,10.4,A 0.008mm2 16-to-1600MHz All-Digital Fractional Divider Using AUX-DLL for Background LMS-Based DTC Calibration,1,A. Elkholy,,False,"Broadcom, Irvine, CA"
SESSION 10,10.4,A 0.008mm2 16-to-1600MHz All-Digital Fractional Divider Using AUX-DLL for Background LMS-Based DTC Calibration,2,Y. Ismail,,False,"Broadcom, Irvine, CA"
SESSION 10,10.4,A 0.008mm2 16-to-1600MHz All-Digital Fractional Divider Using AUX-DLL for Background LMS-Based DTC Calibration,3,Z. Huang,,False,"Broadcom, Irvine, CA"
SESSION 10,10.4,A 0.008mm2 16-to-1600MHz All-Digital Fractional Divider Using AUX-DLL for Background LMS-Based DTC Calibration,4,A. Garg,,False,"Broadcom, Irvine, CA"
SESSION 10,10.4,A 0.008mm2 16-to-1600MHz All-Digital Fractional Divider Using AUX-DLL for Background LMS-Based DTC Calibration,5,A. Nazemi,,False,"Broadcom, Irvine, CA"
SESSION 10,10.4,A 0.008mm2 16-to-1600MHz All-Digital Fractional Divider Using AUX-DLL for Background LMS-Based DTC Calibration,6,J. Cao,,False,"Broadcom, Irvine, CA"
SESSION 10,10.4,A 0.008mm2 16-to-1600MHz All-Digital Fractional Divider Using AUX-DLL for Background LMS-Based DTC Calibration,7,A. Momtaz,,False,"Broadcom, Irvine, CA"
SESSION 10,10.5,Proactive Power Management-Based Supply Regulation with Online Learning for Variation-Tolerant Workload-Aware Droop Mitigation in 28nm CMOS,1,X. Chen,1,False,"Northwestern University, Evanston, IL"
SESSION 10,10.5,Proactive Power Management-Based Supply Regulation with Online Learning for Variation-Tolerant Workload-Aware Droop Mitigation in 28nm CMOS,2,A. Liss,1,False,"Northwestern University, Evanston, IL"
SESSION 10,10.5,Proactive Power Management-Based Supply Regulation with Online Learning for Variation-Tolerant Workload-Aware Droop Mitigation in 28nm CMOS,3,W. Covington,1,False,"Northwestern University, Evanston, IL"
SESSION 10,10.5,Proactive Power Management-Based Supply Regulation with Online Learning for Variation-Tolerant Workload-Aware Droop Mitigation in 28nm CMOS,4,Q. Cao,1,False,"Northwestern University, Evanston, IL"
SESSION 10,10.5,Proactive Power Management-Based Supply Regulation with Online Learning for Variation-Tolerant Workload-Aware Droop Mitigation in 28nm CMOS,5,Y. Li,1,False,"Northwestern University, Evanston, IL"
SESSION 10,10.5,Proactive Power Management-Based Supply Regulation with Online Learning for Variation-Tolerant Workload-Aware Droop Mitigation in 28nm CMOS,6,K. Wei,2,False,"Texas Instruments, Dallas, TX"
SESSION 10,10.5,Proactive Power Management-Based Supply Regulation with Online Learning for Variation-Tolerant Workload-Aware Droop Mitigation in 28nm CMOS,7,R. Magod,3,False,"Indian Institute of Technology Madras, Chennai, India"
SESSION 10,10.5,Proactive Power Management-Based Supply Regulation with Online Learning for Variation-Tolerant Workload-Aware Droop Mitigation in 28nm CMOS,8,M. Khellah,4,False,"Intel, Hillsboro, OR"
SESSION 10,10.5,Proactive Power Management-Based Supply Regulation with Online Learning for Variation-Tolerant Workload-Aware Droop Mitigation in 28nm CMOS,9,X. Zhang,5,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
SESSION 10,10.5,Proactive Power Management-Based Supply Regulation with Online Learning for Variation-Tolerant Workload-Aware Droop Mitigation in 28nm CMOS,10,J. Gu,1,False,"Northwestern University, Evanston, IL"
SESSION 10,10.6,A Hybrid-Bonded 12.1TOPS/mm2 56-Core DNN Processor with D S 1 2.5Tb/s/mm2 3D Network on Chip,1,P. C. Knag,1,False,"Intel, Hillsboro, OR"
SESSION 10,10.6,A Hybrid-Bonded 12.1TOPS/mm2 56-Core DNN Processor with D S 1 2.5Tb/s/mm2 3D Network on Chip,2,G. K. Chen,1,False,"Intel, Hillsboro, OR"
SESSION 10,10.6,A Hybrid-Bonded 12.1TOPS/mm2 56-Core DNN Processor with D S 1 2.5Tb/s/mm2 3D Network on Chip,3,S. Xie,2,False,"Intel, Austin, TX"
SESSION 10,10.6,A Hybrid-Bonded 12.1TOPS/mm2 56-Core DNN Processor with D S 1 2.5Tb/s/mm2 3D Network on Chip,4,S. Yada,1,False,"Intel, Hillsboro, OR"
SESSION 10,10.6,A Hybrid-Bonded 12.1TOPS/mm2 56-Core DNN Processor with D S 1 2.5Tb/s/mm2 3D Network on Chip,5,W. Wu,1,False,"Intel, Hillsboro, OR"
SESSION 10,10.6,A Hybrid-Bonded 12.1TOPS/mm2 56-Core DNN Processor with D S 1 2.5Tb/s/mm2 3D Network on Chip,6,Y-S. Lin,1,False,"Intel, Hillsboro, OR"
SESSION 10,10.6,A Hybrid-Bonded 12.1TOPS/mm2 56-Core DNN Processor with D S 1 2.5Tb/s/mm2 3D Network on Chip,7,A. Kashirin,1,False,"Intel, Hillsboro, OR"
SESSION 10,10.6,A Hybrid-Bonded 12.1TOPS/mm2 56-Core DNN Processor with D S 1 2.5Tb/s/mm2 3D Network on Chip,8,X. Meng,2,False,"Intel, Austin, TX"
SESSION 10,10.6,A Hybrid-Bonded 12.1TOPS/mm2 56-Core DNN Processor with D S 1 2.5Tb/s/mm2 3D Network on Chip,9,R. Criss,1,False,"Intel, Hillsboro, OR"
SESSION 10,10.6,A Hybrid-Bonded 12.1TOPS/mm2 56-Core DNN Processor with D S 1 2.5Tb/s/mm2 3D Network on Chip,10,A. S. Leon,3,False,"Intel, Santa Clara, CA"
SESSION 10,10.6,A Hybrid-Bonded 12.1TOPS/mm2 56-Core DNN Processor with D S 1 2.5Tb/s/mm2 3D Network on Chip,11,C. Tokunaga,1,False,"Intel, Hillsboro, OR"
SESSION 10,10.6,A Hybrid-Bonded 12.1TOPS/mm2 56-Core DNN Processor with D S 1 2.5Tb/s/mm2 3D Network on Chip,12,R. K. Krishnamurthy,1,False,"Intel, Hillsboro, OR"
SESSION 10,10.6,A Hybrid-Bonded 12.1TOPS/mm2 56-Core DNN Processor with D S 1 2.5Tb/s/mm2 3D Network on Chip,13,J. W. Tschanz,1,False,"Intel, Hillsboro, OR"
SESSION 10,10.7,A 28nm Mode-Reconfigurable CAM-CIM Hybrid Complete 3-SAT Solver Supporting Conflict-Driven Clause Learning with 100% Solvability,1,Z. Wu,,False,"Peking University, Beijing, China"
SESSION 10,10.7,A 28nm Mode-Reconfigurable CAM-CIM Hybrid Complete 3-SAT Solver Supporting Conflict-Driven Clause Learning with 100% Solvability,2,X. Tang,,False,"Peking University, Beijing, China"
SESSION 10,10.7,A 28nm Mode-Reconfigurable CAM-CIM Hybrid Complete 3-SAT Solver Supporting Conflict-Driven Clause Learning with 100% Solvability,3,L. Lin,,False,"Peking University, Beijing, China"
SESSION 10,10.7,A 28nm Mode-Reconfigurable CAM-CIM Hybrid Complete 3-SAT Solver Supporting Conflict-Driven Clause Learning with 100% Solvability,4,Y. Yang,,False,"Peking University, Beijing, China"
SESSION 10,10.7,A 28nm Mode-Reconfigurable CAM-CIM Hybrid Complete 3-SAT Solver Supporting Conflict-Driven Clause Learning with 100% Solvability,5,H. Luo,,False,"Peking University, Beijing, China"
SESSION 10,10.7,A 28nm Mode-Reconfigurable CAM-CIM Hybrid Complete 3-SAT Solver Supporting Conflict-Driven Clause Learning with 100% Solvability,6,B. Xu,,False,"Peking University, Beijing, China"
SESSION 10,10.7,A 28nm Mode-Reconfigurable CAM-CIM Hybrid Complete 3-SAT Solver Supporting Conflict-Driven Clause Learning with 100% Solvability,7,Y. Liang,,False,"Peking University, Beijing, China"
SESSION 10,10.7,A 28nm Mode-Reconfigurable CAM-CIM Hybrid Complete 3-SAT Solver Supporting Conflict-Driven Clause Learning with 100% Solvability,8,X. Bo,,False,"Peking University, Beijing, China"
SESSION 10,10.7,A 28nm Mode-Reconfigurable CAM-CIM Hybrid Complete 3-SAT Solver Supporting Conflict-Driven Clause Learning with 100% Solvability,9,Y. Wang,,False,"Peking University, Beijing, China"
SESSION 10,10.8,COBI: A Degree-of-56 Column-Bipartite Densely Connected Digital Ising Chip with 8b Spin Coefficients,1,Y. Wu,1,False,"University of California, Santa Barbara, CA"
SESSION 10,10.8,COBI: A Degree-of-56 Column-Bipartite Densely Connected Digital Ising Chip with 8b Spin Coefficients,2,J. Bae,1,False,"University of California, Santa Barbara, CA"
SESSION 10,10.8,COBI: A Degree-of-56 Column-Bipartite Densely Connected Digital Ising Chip with 8b Spin Coefficients,3,S. Shin,2,False,"Korea Advanced Institute of Science and Technology, Daejeon, Korea"
SESSION 10,10.8,COBI: A Degree-of-56 Column-Bipartite Densely Connected Digital Ising Chip with 8b Spin Coefficients,4,B. Kim,2,False,"Korea Advanced Institute of Science and Technology, Daejeon, Korea"
SESSION 10,10.10,PCIM-SAT: A 55nm Probabilistic K-SAT Solver with p-Bit-Based Parallel-Variable Update on a Mixed-Signal Compute-in-Memory Architecture,1,T. Bhattacharya,,False,"University of California, Santa Barbara, CA"
SESSION 10,10.10,PCIM-SAT: A 55nm Probabilistic K-SAT Solver with p-Bit-Based Parallel-Variable Update on a Mixed-Signal Compute-in-Memory Architecture,2,G. H. Hutchinson,,False,"University of California, Santa Barbara, CA"
SESSION 10,10.10,PCIM-SAT: A 55nm Probabilistic K-SAT Solver with p-Bit-Based Parallel-Variable Update on a Mixed-Signal Compute-in-Memory Architecture,3,D. Kwon,,False,"University of California, Santa Barbara, CA"
SESSION 10,10.10,PCIM-SAT: A 55nm Probabilistic K-SAT Solver with p-Bit-Based Parallel-Variable Update on a Mixed-Signal Compute-in-Memory Architecture,4,D. Strukov,,False,"University of California, Santa Barbara, CA"
SESSION 11,11.1,A 14b 400MS/s TDC-Assisted Pipelined-SAR ADC with Rail-to-Rail Input VTC and Background Time-Domain Error Calibration,1,J. Wang,1,False,"Peking University, Beijing, China"
SESSION 11,11.1,A 14b 400MS/s TDC-Assisted Pipelined-SAR ADC with Rail-to-Rail Input VTC and Background Time-Domain Error Calibration,2,B. Li,1,False,"Peking University, Beijing, China"
SESSION 11,11.1,A 14b 400MS/s TDC-Assisted Pipelined-SAR ADC with Rail-to-Rail Input VTC and Background Time-Domain Error Calibration,3,H. Luo,1,False,"Peking University, Beijing, China"
SESSION 11,11.1,A 14b 400MS/s TDC-Assisted Pipelined-SAR ADC with Rail-to-Rail Input VTC and Background Time-Domain Error Calibration,4,M. Zhan,2,False,"Tsinghua University, Beijing, China"
SESSION 11,11.1,A 14b 400MS/s TDC-Assisted Pipelined-SAR ADC with Rail-to-Rail Input VTC and Background Time-Domain Error Calibration,5,X. He,2,False,"Tsinghua University, Beijing, China"
SESSION 11,11.1,A 14b 400MS/s TDC-Assisted Pipelined-SAR ADC with Rail-to-Rail Input VTC and Background Time-Domain Error Calibration,6,D. Shen,1,False,"Peking University, Beijing, China"
SESSION 11,11.1,A 14b 400MS/s TDC-Assisted Pipelined-SAR ADC with Rail-to-Rail Input VTC and Background Time-Domain Error Calibration,7,L. Jie,2,False,"Tsinghua University, Beijing, China"
SESSION 11,11.1,A 14b 400MS/s TDC-Assisted Pipelined-SAR ADC with Rail-to-Rail Input VTC and Background Time-Domain Error Calibration,8,X. Tang,1,False,"Peking University, Beijing, China"
SESSION 11,11.3,A 500MS/s 12b Pipe-SAR ADC Using a Triple-Cascode FIA with Virtual Supply Extension,1,M. Rocco,1,True,"Politecnico di Milano, Milan, Italy"
SESSION 11,11.3,A 500MS/s 12b Pipe-SAR ADC Using a Triple-Cascode FIA with Virtual Supply Extension,2,G. Zanoletti,1,True,"Politecnico di Milano, Milan, Italy"
SESSION 11,11.3,A 500MS/s 12b Pipe-SAR ADC Using a Triple-Cascode FIA with Virtual Supply Extension,3,A. Ceroni,1,True,"Politecnico di Milano, Milan, Italy"
SESSION 11,11.3,A 500MS/s 12b Pipe-SAR ADC Using a Triple-Cascode FIA with Virtual Supply Extension,4,G. Tombolan,1,False,"Politecnico di Milano, Milan, Italy"
SESSION 11,11.3,A 500MS/s 12b Pipe-SAR ADC Using a Triple-Cascode FIA with Virtual Supply Extension,5,G. Bè,"1,2",False,"Politecnico di Milano, Milan, Italy | *now with Infineon Technologies, Villach, Austria"
SESSION 11,11.3,A 500MS/s 12b Pipe-SAR ADC Using a Triple-Cascode FIA with Virtual Supply Extension,6,L. Ricci,1,False,"Politecnico di Milano, Milan, Italy"
SESSION 11,11.3,A 500MS/s 12b Pipe-SAR ADC Using a Triple-Cascode FIA with Virtual Supply Extension,7,S. Levantino,1,False,"Politecnico di Milano, Milan, Italy"
SESSION 11,11.3,A 500MS/s 12b Pipe-SAR ADC Using a Triple-Cascode FIA with Virtual Supply Extension,8,A. L. Lacaita,1,False,"Politecnico di Milano, Milan, Italy"
SESSION 11,11.3,A 500MS/s 12b Pipe-SAR ADC Using a Triple-Cascode FIA with Virtual Supply Extension,9,L. Bertulessi,1,False,"Politecnico di Milano, Milan, Italy"
SESSION 11,11.3,A 500MS/s 12b Pipe-SAR ADC Using a Triple-Cascode FIA with Virtual Supply Extension,10,C. Samori,1,False,"Politecnico di Milano, Milan, Italy"
SESSION 11,11.3,A 500MS/s 12b Pipe-SAR ADC Using a Triple-Cascode FIA with Virtual Supply Extension,11,A. G. Bonfanti,1,False,"Politecnico di Milano, Milan, Italy"
SESSION 11,11.4,A 13b 500MS/s 94dB-SFDR Resistive-Input Pipelined-SAR ADC with Linear and Efficient Current-Buffer-Based Integrating Sampler,1,X. He,,False,"Tsinghua University, Beijing, China"
SESSION 11,11.4,A 13b 500MS/s 94dB-SFDR Resistive-Input Pipelined-SAR ADC with Linear and Efficient Current-Buffer-Based Integrating Sampler,2,M. Gu,,False,"Tsinghua University, Beijing, China"
SESSION 11,11.4,A 13b 500MS/s 94dB-SFDR Resistive-Input Pipelined-SAR ADC with Linear and Efficient Current-Buffer-Based Integrating Sampler,3,Y. Tao,,False,"Tsinghua University, Beijing, China"
SESSION 11,11.4,A 13b 500MS/s 94dB-SFDR Resistive-Input Pipelined-SAR ADC with Linear and Efficient Current-Buffer-Based Integrating Sampler,4,S. Huang,,False,"Tsinghua University, Beijing, China"
SESSION 11,11.4,A 13b 500MS/s 94dB-SFDR Resistive-Input Pipelined-SAR ADC with Linear and Efficient Current-Buffer-Based Integrating Sampler,5,Z. Zhang,,False,"Tsinghua University, Beijing, China"
SESSION 11,11.4,A 13b 500MS/s 94dB-SFDR Resistive-Input Pipelined-SAR ADC with Linear and Efficient Current-Buffer-Based Integrating Sampler,6,Y. Zhong,,False,"Tsinghua University, Beijing, China"
SESSION 11,11.4,A 13b 500MS/s 94dB-SFDR Resistive-Input Pipelined-SAR ADC with Linear and Efficient Current-Buffer-Based Integrating Sampler,7,N. Sun,,False,"Tsinghua University, Beijing, China"
SESSION 11,11.4,A 13b 500MS/s 94dB-SFDR Resistive-Input Pipelined-SAR ADC with Linear and Efficient Current-Buffer-Based Integrating Sampler,8,L. Jie,,False,"Tsinghua University, Beijing, China"
SESSION 11,11.5,A Compact 7b 175GS/s Linearized Time-Interleaved Slope ADC with Switched Input Buffers,1,E. Martens,,False,"imec, Leuven, Belgium"
SESSION 11,11.5,A Compact 7b 175GS/s Linearized Time-Interleaved Slope ADC with Switched Input Buffers,2,A. Parisi,,False,"imec, Leuven, Belgium"
SESSION 11,11.5,A Compact 7b 175GS/s Linearized Time-Interleaved Slope ADC with Switched Input Buffers,3,A. Kankuppe,,False,"imec, Leuven, Belgium"
SESSION 11,11.5,A Compact 7b 175GS/s Linearized Time-Interleaved Slope ADC with Switched Input Buffers,4,A. Cooman,,False,"imec, Leuven, Belgium"
SESSION 11,11.5,A Compact 7b 175GS/s Linearized Time-Interleaved Slope ADC with Switched Input Buffers,5,H. Li,,False,"imec, Leuven, Belgium"
SESSION 11,11.5,A Compact 7b 175GS/s Linearized Time-Interleaved Slope ADC with Switched Input Buffers,6,S. Van Winckel,,False,"imec, Leuven, Belgium"
SESSION 11,11.5,A Compact 7b 175GS/s Linearized Time-Interleaved Slope ADC with Switched Input Buffers,7,P. Renukaswamy,,False,"imec, Leuven, Belgium"
SESSION 11,11.5,A Compact 7b 175GS/s Linearized Time-Interleaved Slope ADC with Switched Input Buffers,8,L. Moura Santana,,False,"imec, Leuven, Belgium"
SESSION 11,11.5,A Compact 7b 175GS/s Linearized Time-Interleaved Slope ADC with Switched Input Buffers,9,J. Lagos Benites,,False,"imec, Leuven, Belgium"
SESSION 11,11.5,A Compact 7b 175GS/s Linearized Time-Interleaved Slope ADC with Switched Input Buffers,10,N. Markulic,,False,"imec, Leuven, Belgium"
SESSION 11,11.5,A Compact 7b 175GS/s Linearized Time-Interleaved Slope ADC with Switched Input Buffers,11,J. Craninckx,,False,"imec, Leuven, Belgium"
SESSION 11,11.6,An 8b 20GS/s Time-Interleaved ADC with 2.6mW 1GS/s Hybrid-Voltage/Time-Domain Sub-ADC in 12nm FinFET,1,D. Miyazaki,,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 11,11.6,An 8b 20GS/s Time-Interleaved ADC with 2.6mW 1GS/s Hybrid-Voltage/Time-Domain Sub-ADC in 12nm FinFET,2,Y. Yagishita,,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 11,11.6,An 8b 20GS/s Time-Interleaved ADC with 2.6mW 1GS/s Hybrid-Voltage/Time-Domain Sub-ADC in 12nm FinFET,3,M. Takasaki,,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 11,11.6,An 8b 20GS/s Time-Interleaved ADC with 2.6mW 1GS/s Hybrid-Voltage/Time-Domain Sub-ADC in 12nm FinFET,4,S. Nagata,,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 11,11.6,An 8b 20GS/s Time-Interleaved ADC with 2.6mW 1GS/s Hybrid-Voltage/Time-Domain Sub-ADC in 12nm FinFET,5,T. Nogamida,,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 11,11.6,An 8b 20GS/s Time-Interleaved ADC with 2.6mW 1GS/s Hybrid-Voltage/Time-Domain Sub-ADC in 12nm FinFET,6,Y. Abe,,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 11,11.6,An 8b 20GS/s Time-Interleaved ADC with 2.6mW 1GS/s Hybrid-Voltage/Time-Domain Sub-ADC in 12nm FinFET,7,K. Tomita,,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 11,11.6,An 8b 20GS/s Time-Interleaved ADC with 2.6mW 1GS/s Hybrid-Voltage/Time-Domain Sub-ADC in 12nm FinFET,8,K. Hasebe,,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 11,11.6,An 8b 20GS/s Time-Interleaved ADC with 2.6mW 1GS/s Hybrid-Voltage/Time-Domain Sub-ADC in 12nm FinFET,9,T. Kikkawa,,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 11,11.6,An 8b 20GS/s Time-Interleaved ADC with 2.6mW 1GS/s Hybrid-Voltage/Time-Domain Sub-ADC in 12nm FinFET,10,S. Yoshizawa,,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 11,11.6,An 8b 20GS/s Time-Interleaved ADC with 2.6mW 1GS/s Hybrid-Voltage/Time-Domain Sub-ADC in 12nm FinFET,11,A. Suzuki,,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 11,11.6,An 8b 20GS/s Time-Interleaved ADC with 2.6mW 1GS/s Hybrid-Voltage/Time-Domain Sub-ADC in 12nm FinFET,12,S. Kato,,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 11,11.6,An 8b 20GS/s Time-Interleaved ADC with 2.6mW 1GS/s Hybrid-Voltage/Time-Domain Sub-ADC in 12nm FinFET,13,T. Naito,,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 11,11.6,An 8b 20GS/s Time-Interleaved ADC with 2.6mW 1GS/s Hybrid-Voltage/Time-Domain Sub-ADC in 12nm FinFET,14,K. Bunsen,,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 11,11.6,An 8b 20GS/s Time-Interleaved ADC with 2.6mW 1GS/s Hybrid-Voltage/Time-Domain Sub-ADC in 12nm FinFET,15,T. Matsumoto,,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 11,11.6,An 8b 20GS/s Time-Interleaved ADC with 2.6mW 1GS/s Hybrid-Voltage/Time-Domain Sub-ADC in 12nm FinFET,16,Y. Katayama,,False,"Sony Semiconductor Solutions, Atsugi, Japan"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,1,H. Zhu,1,False,"Analog Devices, Wilmington, MA"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,2,L. Singer,1,False,"Analog Devices, Wilmington, MA"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,3,R. Kapusta,1,False,"Analog Devices, Wilmington, MA"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,4,D. Kelly,1,False,"Analog Devices, Wilmington, MA"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,5,T. Pan,1,False,"Analog Devices, Wilmington, MA"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,6,M. Hensley,2,False,"Analog Devices, Austin, TX"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,7,S. Bardsley,3,False,"Analog Devices, Durham, NC"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,8,C. Dillon,3,False,"Analog Devices, Durham, NC"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,9,D. Rey-Losada,4,False,"Analog Devices, San Diego, CA"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,10,K. M. Sheikh,5,False,"Analog Devices, Ottawa, Canada"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,11,C-K. Hsu,1,False,"Analog Devices, Wilmington, MA"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,12,Z. Li,6,False,"Analog Devices, Toronto, Canada"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,13,J. Brunsilius,4,False,"Analog Devices, San Diego, CA"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,14,E. Alvarez-Fontecilla,4,False,"Analog Devices, San Diego, CA"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,15,R. Bishop,1,False,"Analog Devices, Wilmington, MA"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,16,P. Wilkins,1,False,"Analog Devices, Wilmington, MA"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,17,H. L’Bahy,1,False,"Analog Devices, Wilmington, MA"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,18,A. Cantoni,1,False,"Analog Devices, Wilmington, MA"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,19,N. Zhang,1,False,"Analog Devices, Wilmington, MA"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,20,K. M. S. Oo,1,False,"Analog Devices, Wilmington, MA"
SESSION 11,11.7,A 12b 12GS/s Two-Way Interleaved Pipeline ADC with Integrated Broadband RF VGA in 5nm,21,C. Asci,1,False,"Analog Devices, Wilmington, MA"
SESSION 12,12.1,"A 74fs-Jitter, −59dBc-Spur Fractional-N DPLL Using a Supply-Resilient Time-Amplifying Dual-Ramp DTC",1,R. Gurbaxani,1,False,"TU Delft, Delft, The Netherlands"
SESSION 12,12.1,"A 74fs-Jitter, −59dBc-Spur Fractional-N DPLL Using a Supply-Resilient Time-Amplifying Dual-Ramp DTC",2,C. S. Vaucher,"1,2",False,"TU Delft, Delft, The Netherlands | NXP Semiconductors, Eindhoven, The Netherlands"
SESSION 12,12.1,"A 74fs-Jitter, −59dBc-Spur Fractional-N DPLL Using a Supply-Resilient Time-Amplifying Dual-Ramp DTC",3,M. Babaie,1,False,"TU Delft, Delft, The Netherlands"
SESSION 12,12.2,A Fractional-N Digital PLL with a Supply-Insensitive DTC Achieving –62dBc Spur and 69fs Jitter Under 10mV Sinusoidal pp DTC Supply Ripple and 6.2mV DTC Supply Noise rms,1,D. Fagotti,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.2,A Fractional-N Digital PLL with a Supply-Insensitive DTC Achieving –62dBc Spur and 69fs Jitter Under 10mV Sinusoidal pp DTC Supply Ripple and 6.2mV DTC Supply Noise rms,2,R. Moleri,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.2,A Fractional-N Digital PLL with a Supply-Insensitive DTC Achieving –62dBc Spur and 69fs Jitter Under 10mV Sinusoidal pp DTC Supply Ripple and 6.2mV DTC Supply Noise rms,3,M. Rossoni,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.2,A Fractional-N Digital PLL with a Supply-Insensitive DTC Achieving –62dBc Spur and 69fs Jitter Under 10mV Sinusoidal pp DTC Supply Ripple and 6.2mV DTC Supply Noise rms,4,D. Lodi Rizzini,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.2,A Fractional-N Digital PLL with a Supply-Insensitive DTC Achieving –62dBc Spur and 69fs Jitter Under 10mV Sinusoidal pp DTC Supply Ripple and 6.2mV DTC Supply Noise rms,5,P. Salvi,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.2,A Fractional-N Digital PLL with a Supply-Insensitive DTC Achieving –62dBc Spur and 69fs Jitter Under 10mV Sinusoidal pp DTC Supply Ripple and 6.2mV DTC Supply Noise rms,6,S. Gallucci,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.2,A Fractional-N Digital PLL with a Supply-Insensitive DTC Achieving –62dBc Spur and 69fs Jitter Under 10mV Sinusoidal pp DTC Supply Ripple and 6.2mV DTC Supply Noise rms,7,G. R. Trotta,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.2,A Fractional-N Digital PLL with a Supply-Insensitive DTC Achieving –62dBc Spur and 69fs Jitter Under 10mV Sinusoidal pp DTC Supply Ripple and 6.2mV DTC Supply Noise rms,8,A. L. Lacaita,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.2,A Fractional-N Digital PLL with a Supply-Insensitive DTC Achieving –62dBc Spur and 69fs Jitter Under 10mV Sinusoidal pp DTC Supply Ripple and 6.2mV DTC Supply Noise rms,9,S. M. Dartizio,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.2,A Fractional-N Digital PLL with a Supply-Insensitive DTC Achieving –62dBc Spur and 69fs Jitter Under 10mV Sinusoidal pp DTC Supply Ripple and 6.2mV DTC Supply Noise rms,10,S. Levantino,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.3,A –66dBc-Worst-Fractional-Spur and 58fs-Jitter Fractional-N Digital PLL Using a Supply-Resilient Pseudo-Differential Inverse-Constant-Slope DTC,1,P. Salvi,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.3,A –66dBc-Worst-Fractional-Spur and 58fs-Jitter Fractional-N Digital PLL Using a Supply-Resilient Pseudo-Differential Inverse-Constant-Slope DTC,2,M. Rossoni,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.3,A –66dBc-Worst-Fractional-Spur and 58fs-Jitter Fractional-N Digital PLL Using a Supply-Resilient Pseudo-Differential Inverse-Constant-Slope DTC,3,R. Moleri,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.3,A –66dBc-Worst-Fractional-Spur and 58fs-Jitter Fractional-N Digital PLL Using a Supply-Resilient Pseudo-Differential Inverse-Constant-Slope DTC,4,D. Lodi Rizzini,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.3,A –66dBc-Worst-Fractional-Spur and 58fs-Jitter Fractional-N Digital PLL Using a Supply-Resilient Pseudo-Differential Inverse-Constant-Slope DTC,5,D. Fagotti,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.3,A –66dBc-Worst-Fractional-Spur and 58fs-Jitter Fractional-N Digital PLL Using a Supply-Resilient Pseudo-Differential Inverse-Constant-Slope DTC,6,S. Gallucci,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.3,A –66dBc-Worst-Fractional-Spur and 58fs-Jitter Fractional-N Digital PLL Using a Supply-Resilient Pseudo-Differential Inverse-Constant-Slope DTC,7,A. L. Lacaita,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.3,A –66dBc-Worst-Fractional-Spur and 58fs-Jitter Fractional-N Digital PLL Using a Supply-Resilient Pseudo-Differential Inverse-Constant-Slope DTC,8,S. M. Dartizio,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.3,A –66dBc-Worst-Fractional-Spur and 58fs-Jitter Fractional-N Digital PLL Using a Supply-Resilient Pseudo-Differential Inverse-Constant-Slope DTC,9,S. Levantino,,False,"Politecnico di Milano, Milan, Italy"
SESSION 12,12.4,"A 21.6fs -Jitter, -260.7dB-FoM Fractional-N PLL Enabled by rms an Intrinsically Linear Variable-Slope SPD for Quantization Error Cancellation",1,Y. Liu,,False,"Fudan University, Shanghai, China"
SESSION 12,12.4,"A 21.6fs -Jitter, -260.7dB-FoM Fractional-N PLL Enabled by rms an Intrinsically Linear Variable-Slope SPD for Quantization Error Cancellation",2,Y. Li,,False,"Fudan University, Shanghai, China"
SESSION 12,12.4,"A 21.6fs -Jitter, -260.7dB-FoM Fractional-N PLL Enabled by rms an Intrinsically Linear Variable-Slope SPD for Quantization Error Cancellation",3,K. Wang,,False,"Fudan University, Shanghai, China"
SESSION 12,12.4,"A 21.6fs -Jitter, -260.7dB-FoM Fractional-N PLL Enabled by rms an Intrinsically Linear Variable-Slope SPD for Quantization Error Cancellation",4,X. Yu,,False,"Fudan University, Shanghai, China"
SESSION 12,12.4,"A 21.6fs -Jitter, -260.7dB-FoM Fractional-N PLL Enabled by rms an Intrinsically Linear Variable-Slope SPD for Quantization Error Cancellation",5,R. Ni,,False,"Fudan University, Shanghai, China"
SESSION 12,12.5,A 14GHz Chopper-Refolding Sampling PLL Achieving 33.8fs rms and 80.8dBc Reference Spur with a kT/C-Noise-Cancellation SPD,1,Y. Liu,,False,"Tsinghua University, Beijing, China"
SESSION 12,12.5,A 14GHz Chopper-Refolding Sampling PLL Achieving 33.8fs rms and 80.8dBc Reference Spur with a kT/C-Noise-Cancellation SPD,2,J. Zhang,,False,"Tsinghua University, Beijing, China"
SESSION 12,12.5,A 14GHz Chopper-Refolding Sampling PLL Achieving 33.8fs rms and 80.8dBc Reference Spur with a kT/C-Noise-Cancellation SPD,3,X. Liu,,False,"Tsinghua University, Beijing, China"
SESSION 12,12.5,A 14GHz Chopper-Refolding Sampling PLL Achieving 33.8fs rms and 80.8dBc Reference Spur with a kT/C-Noise-Cancellation SPD,4,Y. Wang,,False,"Tsinghua University, Beijing, China"
SESSION 12,12.6,A 0.65-to-1V-V 10.5-to-11.85GHz Fractional-N Sampling PLL DD Achieving 71.47fs Integrated Jitter and <-60dBc Near-Integer Fractional Spur in 40nm CMOS,1,Y. Li,"1,2",False,"Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 12,12.6,A 0.65-to-1V-V 10.5-to-11.85GHz Fractional-N Sampling PLL DD Achieving 71.47fs Integrated Jitter and <-60dBc Near-Integer Fractional Spur in 40nm CMOS,2,J. Chen,"1,2",False,"Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 12,12.6,A 0.65-to-1V-V 10.5-to-11.85GHz Fractional-N Sampling PLL DD Achieving 71.47fs Integrated Jitter and <-60dBc Near-Integer Fractional Spur in 40nm CMOS,3,X. Shen,1,False,"Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China"
SESSION 12,12.6,A 0.65-to-1V-V 10.5-to-11.85GHz Fractional-N Sampling PLL DD Achieving 71.47fs Integrated Jitter and <-60dBc Near-Integer Fractional Spur in 40nm CMOS,4,J. Yang,3,False,"Westlake University, Hangzhou, China"
SESSION 12,12.6,A 0.65-to-1V-V 10.5-to-11.85GHz Fractional-N Sampling PLL DD Achieving 71.47fs Integrated Jitter and <-60dBc Near-Integer Fractional Spur in 40nm CMOS,5,J. Liu,"1,2",False,"Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 12,12.6,A 0.65-to-1V-V 10.5-to-11.85GHz Fractional-N Sampling PLL DD Achieving 71.47fs Integrated Jitter and <-60dBc Near-Integer Fractional Spur in 40nm CMOS,6,N. Wu,"1,2",False,"Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 12,12.6,A 0.65-to-1V-V 10.5-to-11.85GHz Fractional-N Sampling PLL DD Achieving 71.47fs Integrated Jitter and <-60dBc Near-Integer Fractional Spur in 40nm CMOS,7,Z. Zhang,"1,2",False,"Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 12,12.6,A 0.65-to-1V-V 10.5-to-11.85GHz Fractional-N Sampling PLL DD Achieving 71.47fs Integrated Jitter and <-60dBc Near-Integer Fractional Spur in 40nm CMOS,8,L. Liu,"1,2",False,"Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 12,12.8,A 5.7mW@0.55V-to-50mW@0.9V Deeply Power-Scalable Reconfigurable Series-Resonance/Class-F VCO with Mutual-Inductance Self-Cancellation and Hybrid 8-Shaped Coupling Techniques,1,J. Lan,,False,"Tsinghua University, Beijing, China"
SESSION 12,12.8,A 5.7mW@0.55V-to-50mW@0.9V Deeply Power-Scalable Reconfigurable Series-Resonance/Class-F VCO with Mutual-Inductance Self-Cancellation and Hybrid 8-Shaped Coupling Techniques,2,W. Deng,,False,"Tsinghua University, Beijing, China"
SESSION 12,12.8,A 5.7mW@0.55V-to-50mW@0.9V Deeply Power-Scalable Reconfigurable Series-Resonance/Class-F VCO with Mutual-Inductance Self-Cancellation and Hybrid 8-Shaped Coupling Techniques,3,H. Jia,,False,"Tsinghua University, Beijing, China"
SESSION 12,12.8,A 5.7mW@0.55V-to-50mW@0.9V Deeply Power-Scalable Reconfigurable Series-Resonance/Class-F VCO with Mutual-Inductance Self-Cancellation and Hybrid 8-Shaped Coupling Techniques,4,S. Zhang,,False,"Tsinghua University, Beijing, China"
SESSION 12,12.8,A 5.7mW@0.55V-to-50mW@0.9V Deeply Power-Scalable Reconfigurable Series-Resonance/Class-F VCO with Mutual-Inductance Self-Cancellation and Hybrid 8-Shaped Coupling Techniques,5,Z. Wang,,False,"Tsinghua University, Beijing, China"
SESSION 12,12.8,A 5.7mW@0.55V-to-50mW@0.9V Deeply Power-Scalable Reconfigurable Series-Resonance/Class-F VCO with Mutual-Inductance Self-Cancellation and Hybrid 8-Shaped Coupling Techniques,6,B. Chi,,False,"Tsinghua University, Beijing, China"
SESSION 12,12.9,A 10.2-to-16.2GHz Dual-Mode-Transformer-Based Wideband Series-Resonance VCO Achieving >201.1dBc/Hz FoM at a 10MHz T Offset,1,Y. Li,,False,"Fudan University, Shanghai, China"
SESSION 12,12.9,A 10.2-to-16.2GHz Dual-Mode-Transformer-Based Wideband Series-Resonance VCO Achieving >201.1dBc/Hz FoM at a 10MHz T Offset,2,Y. Liu,,False,"Fudan University, Shanghai, China"
SESSION 12,12.9,A 10.2-to-16.2GHz Dual-Mode-Transformer-Based Wideband Series-Resonance VCO Achieving >201.1dBc/Hz FoM at a 10MHz T Offset,3,K. Wang,,False,"Fudan University, Shanghai, China"
SESSION 12,12.9,A 10.2-to-16.2GHz Dual-Mode-Transformer-Based Wideband Series-Resonance VCO Achieving >201.1dBc/Hz FoM at a 10MHz T Offset,4,D. Pu,,False,"Fudan University, Shanghai, China"
SESSION 12,12.9,A 10.2-to-16.2GHz Dual-Mode-Transformer-Based Wideband Series-Resonance VCO Achieving >201.1dBc/Hz FoM at a 10MHz T Offset,5,X. Yu,,False,"Fudan University, Shanghai, China"
SESSION 12,12.9,A 10.2-to-16.2GHz Dual-Mode-Transformer-Based Wideband Series-Resonance VCO Achieving >201.1dBc/Hz FoM at a 10MHz T Offset,6,R. Ni,,False,"Fudan University, Shanghai, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.1,"HYDAR: A 390K QPS, 1574K QPS/W Hybrid Analog/Digital D S 1 Compute-in-RRAM Accelerator for Efficient Recommendation System",1,J. Li,1,False,"Tsinghua University, Beijing, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.1,"HYDAR: A 390K QPS, 1574K QPS/W Hybrid Analog/Digital D S 1 Compute-in-RRAM Accelerator for Efficient Recommendation System",2,P. Yao,1,False,"Tsinghua University, Beijing, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.1,"HYDAR: A 390K QPS, 1574K QPS/W Hybrid Analog/Digital D S 1 Compute-in-RRAM Accelerator for Efficient Recommendation System",3,X. Li,1,False,"Tsinghua University, Beijing, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.1,"HYDAR: A 390K QPS, 1574K QPS/W Hybrid Analog/Digital D S 1 Compute-in-RRAM Accelerator for Efficient Recommendation System",4,Z. Hao,1,False,"Tsinghua University, Beijing, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.1,"HYDAR: A 390K QPS, 1574K QPS/W Hybrid Analog/Digital D S 1 Compute-in-RRAM Accelerator for Efficient Recommendation System",5,D. Wu,1,False,"Tsinghua University, Beijing, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.1,"HYDAR: A 390K QPS, 1574K QPS/W Hybrid Analog/Digital D S 1 Compute-in-RRAM Accelerator for Efficient Recommendation System",6,Z. Li,1,False,"Tsinghua University, Beijing, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.1,"HYDAR: A 390K QPS, 1574K QPS/W Hybrid Analog/Digital D S 1 Compute-in-RRAM Accelerator for Efficient Recommendation System",7,H. Xianyu,2,False,"Beijing Elemem Technology, Beijing, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.1,"HYDAR: A 390K QPS, 1574K QPS/W Hybrid Analog/Digital D S 1 Compute-in-RRAM Accelerator for Efficient Recommendation System",8,L. Li,3,False,"Migu Culture Technology, Beijing, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.1,"HYDAR: A 390K QPS, 1574K QPS/W Hybrid Analog/Digital D S 1 Compute-in-RRAM Accelerator for Efficient Recommendation System",9,S. You,4,False,"China Mobile Research Institute, Beijing, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.1,"HYDAR: A 390K QPS, 1574K QPS/W Hybrid Analog/Digital D S 1 Compute-in-RRAM Accelerator for Efficient Recommendation System",10,T. Chiu,5,False,"Xiamen Industrial Technology Research Institute, Fujian, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.1,"HYDAR: A 390K QPS, 1574K QPS/W Hybrid Analog/Digital D S 1 Compute-in-RRAM Accelerator for Efficient Recommendation System",11,M. Sheng,6,False,"Bytedance China, Beijing, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.1,"HYDAR: A 390K QPS, 1574K QPS/W Hybrid Analog/Digital D S 1 Compute-in-RRAM Accelerator for Efficient Recommendation System",12,W. Yang,7,False,"Huawei Technologies, Shenzhen, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.1,"HYDAR: A 390K QPS, 1574K QPS/W Hybrid Analog/Digital D S 1 Compute-in-RRAM Accelerator for Efficient Recommendation System",13,Q. Zhang,1,False,"Tsinghua University, Beijing, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.1,"HYDAR: A 390K QPS, 1574K QPS/W Hybrid Analog/Digital D S 1 Compute-in-RRAM Accelerator for Efficient Recommendation System",14,J. Tang,1,False,"Tsinghua University, Beijing, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.1,"HYDAR: A 390K QPS, 1574K QPS/W Hybrid Analog/Digital D S 1 Compute-in-RRAM Accelerator for Efficient Recommendation System",15,H. Qian,1,False,"Tsinghua University, Beijing, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.1,"HYDAR: A 390K QPS, 1574K QPS/W Hybrid Analog/Digital D S 1 Compute-in-RRAM Accelerator for Efficient Recommendation System",16,B. Gao,1,False,"Tsinghua University, Beijing, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.1,"HYDAR: A 390K QPS, 1574K QPS/W Hybrid Analog/Digital D S 1 Compute-in-RRAM Accelerator for Efficient Recommendation System",17,H. Wu,1,False,"Tsinghua University, Beijing, China"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.2,AI-Enabled End-to-End Design in RFICs with Controllable D S 1 Architectural Style from ‘Classical’ to ‘Non-Intuitive’ for mm-Wave/sub-THz LNAs,1,J. Zhou,1,True,"Princeton University, Princeton, NJ"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.2,AI-Enabled End-to-End Design in RFICs with Controllable D S 1 Architectural Style from ‘Classical’ to ‘Non-Intuitive’ for mm-Wave/sub-THz LNAs,2,E. A. Karahan,2,True,"now with Marvell, Irvine, CA"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.2,AI-Enabled End-to-End Design in RFICs with Controllable D S 1 Architectural Style from ‘Classical’ to ‘Non-Intuitive’ for mm-Wave/sub-THz LNAs,3,J. Park,1,False,"Princeton University, Princeton, NJ"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.2,AI-Enabled End-to-End Design in RFICs with Controllable D S 1 Architectural Style from ‘Classical’ to ‘Non-Intuitive’ for mm-Wave/sub-THz LNAs,4,S. Ghozzy,1,False,"Princeton University, Princeton, NJ"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.2,AI-Enabled End-to-End Design in RFICs with Controllable D S 1 Architectural Style from ‘Classical’ to ‘Non-Intuitive’ for mm-Wave/sub-THz LNAs,5,K. Sengupta,1,False,"Princeton University, Princeton, NJ"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.3,Medusa: A Quantum-Inspired 200-Variable 1016-Clause Analog k-SAT Solver,1,L. D. Wormald,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.3,Medusa: A Quantum-Inspired 200-Variable 1016-Clause Analog k-SAT Solver,2,Y-T. Hsu,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.3,Medusa: A Quantum-Inspired 200-Variable 1016-Clause Analog k-SAT Solver,3,E. Dikopoulos,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.3,Medusa: A Quantum-Inspired 200-Variable 1016-Clause Analog k-SAT Solver,4,W. Tang,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.3,Medusa: A Quantum-Inspired 200-Variable 1016-Clause Analog k-SAT Solver,5,B. Datsko,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.3,Medusa: A Quantum-Inspired 200-Variable 1016-Clause Analog k-SAT Solver,6,A. Hammoud,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.3,Medusa: A Quantum-Inspired 200-Variable 1016-Clause Analog k-SAT Solver,7,Z. Zhang,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.3,Medusa: A Quantum-Inspired 200-Variable 1016-Clause Analog k-SAT Solver,8,M. P. Flynn,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.4,An Inverse-Designed Passively Coupled N-Path Filter with g -Boosted Active HBT Switches m,1,V. Chenna,,False,"University of Southern California, Los Angeles, CA"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.4,An Inverse-Designed Passively Coupled N-Path Filter with g -Boosted Active HBT Switches m,2,H. Hashemi,,False,"University of Southern California, Los Angeles, CA"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.5,A Nonintuitively Frequency-Staggered Wideband mm-Wave Low-Noise Amplifier,1,V. Chenna,,False,"University of Southern California, Los Angeles, CA"
"SESSION 13 Tuesday, February 17th, 8:00 AM",13.5,A Nonintuitively Frequency-Staggered Wideband mm-Wave Low-Noise Amplifier,2,H. Hashemi,,False,"University of Southern California, Los Angeles, CA"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.1,THz-TSI: A 0.33pJ/b 264Gb/s Through-Silicon Interconnect D S 1 Module for 3D Integration Utilizing Terahertz Coupling,1,C. Jiang,,False,"Fudan University, Shanghai, China"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.1,THz-TSI: A 0.33pJ/b 264Gb/s Through-Silicon Interconnect D S 1 Module for 3D Integration Utilizing Terahertz Coupling,2,X. Feng,,False,"Fudan University, Shanghai, China"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.1,THz-TSI: A 0.33pJ/b 264Gb/s Through-Silicon Interconnect D S 1 Module for 3D Integration Utilizing Terahertz Coupling,3,X. Shen,,False,"Fudan University, Shanghai, China"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.1,THz-TSI: A 0.33pJ/b 264Gb/s Through-Silicon Interconnect D S 1 Module for 3D Integration Utilizing Terahertz Coupling,4,C. Chen,,False,"Fudan University, Shanghai, China"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.1,THz-TSI: A 0.33pJ/b 264Gb/s Through-Silicon Interconnect D S 1 Module for 3D Integration Utilizing Terahertz Coupling,5,Q. Liu,,False,"Fudan University, Shanghai, China"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.1,THz-TSI: A 0.33pJ/b 264Gb/s Through-Silicon Interconnect D S 1 Module for 3D Integration Utilizing Terahertz Coupling,6,M. Liu,,False,"Fudan University, Shanghai, China"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.1,THz-TSI: A 0.33pJ/b 264Gb/s Through-Silicon Interconnect D S 1 Module for 3D Integration Utilizing Terahertz Coupling,7,N. Xu,,False,"Fudan University, Shanghai, China"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.2,An 8λ×38Gb/s/λ 106fJ/b Optical WDM Transmitter in 45nm CMOS SOI,1,A. Shoobi,,False,"University of Pennsylvania, Philadelphia, PA"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.2,An 8λ×38Gb/s/λ 106fJ/b Optical WDM Transmitter in 45nm CMOS SOI,2,K. Omirzakhov,,False,"University of Pennsylvania, Philadelphia, PA"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.2,An 8λ×38Gb/s/λ 106fJ/b Optical WDM Transmitter in 45nm CMOS SOI,3,Z. Yu,,False,"University of Pennsylvania, Philadelphia, PA"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.2,An 8λ×38Gb/s/λ 106fJ/b Optical WDM Transmitter in 45nm CMOS SOI,4,A. Pirmoradi,,False,"University of Pennsylvania, Philadelphia, PA"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.2,An 8λ×38Gb/s/λ 106fJ/b Optical WDM Transmitter in 45nm CMOS SOI,5,F. Aflatouni,,False,"University of Pennsylvania, Philadelphia, PA"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.3,A Single-Chip Laser Diode Driver with Built-In Frequency-Sweep Linearization for FMCW LiDAR,1,W. Zhu,1,False,"Iowa State University, Ames, IA"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.3,A Single-Chip Laser Diode Driver with Built-In Frequency-Sweep Linearization for FMCW LiDAR,2,J. Jiang,1,False,"Iowa State University, Ames, IA"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.3,A Single-Chip Laser Diode Driver with Built-In Frequency-Sweep Linearization for FMCW LiDAR,3,X. Sun,1,False,"Iowa State University, Ames, IA"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.3,A Single-Chip Laser Diode Driver with Built-In Frequency-Sweep Linearization for FMCW LiDAR,4,Z. Li,1,False,"Iowa State University, Ames, IA"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.3,A Single-Chip Laser Diode Driver with Built-In Frequency-Sweep Linearization for FMCW LiDAR,5,T. Gu,2,False,"University of Delaware, Newark, DE"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.3,A Single-Chip Laser Diode Driver with Built-In Frequency-Sweep Linearization for FMCW LiDAR,6,X. Zhang,3,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.3,A Single-Chip Laser Diode Driver with Built-In Frequency-Sweep Linearization for FMCW LiDAR,7,C. Huang,1,False,"Iowa State University, Ames, IA"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.4,A 40Gb/s 8mW-OMA 1-to-N VCSEL Driver for Parallel and D S 1 Wireless Optical Links Using 150nm GaN HEMT,1,S. S. Feng,1,False,"Hong Kong University of Science and Technology, Hong Kong, China"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.4,A 40Gb/s 8mW-OMA 1-to-N VCSEL Driver for Parallel and D S 1 Wireless Optical Links Using 150nm GaN HEMT,2,F. Chen,1,False,"Hong Kong University of Science and Technology, Hong Kong, China"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.4,A 40Gb/s 8mW-OMA 1-to-N VCSEL Driver for Parallel and D S 1 Wireless Optical Links Using 150nm GaN HEMT,3,R. M. Ma,"1,2",False,"Hong Kong University of Science and Technology, Hong Kong, China | High5 Semiconductor, Hong Kong, China"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.4,A 40Gb/s 8mW-OMA 1-to-N VCSEL Driver for Parallel and D S 1 Wireless Optical Links Using 150nm GaN HEMT,4,H. B. Bao,1,False,"Hong Kong University of Science and Technology, Hong Kong, China"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.4,A 40Gb/s 8mW-OMA 1-to-N VCSEL Driver for Parallel and D S 1 Wireless Optical Links Using 150nm GaN HEMT,5,K. Zhong,3,False,"Hong Kong Polytechnic University, Hong Kong, China"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.4,A 40Gb/s 8mW-OMA 1-to-N VCSEL Driver for Parallel and D S 1 Wireless Optical Links Using 150nm GaN HEMT,6,P. T. A. Lau,3,False,"Hong Kong Polytechnic University, Hong Kong, China"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.4,A 40Gb/s 8mW-OMA 1-to-N VCSEL Driver for Parallel and D S 1 Wireless Optical Links Using 150nm GaN HEMT,7,C. P. Yue,"1,2",False,"Hong Kong University of Science and Technology, Hong Kong, China | High5 Semiconductor, Hong Kong, China"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.5,Highly-Integrated Light-Sensing System with RF Harvesting and Transmission in Commercial N-Type IGZO Flexible Technology,1,M. Privitera,"1,2",False,"University of Catania, Catania, Italy | National University of Singapore, Singapore, Singapore"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.5,Highly-Integrated Light-Sensing System with RF Harvesting and Transmission in Commercial N-Type IGZO Flexible Technology,2,M. Z. Naveed,1,False,"University of Catania, Catania, Italy"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.5,Highly-Integrated Light-Sensing System with RF Harvesting and Transmission in Commercial N-Type IGZO Flexible Technology,3,A. Ballo,"1,2",False,"University of Catania, Catania, Italy | National University of Singapore, Singapore, Singapore"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.5,Highly-Integrated Light-Sensing System with RF Harvesting and Transmission in Commercial N-Type IGZO Flexible Technology,4,G. Giustolisi,1,False,"University of Catania, Catania, Italy"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.5,Highly-Integrated Light-Sensing System with RF Harvesting and Transmission in Commercial N-Type IGZO Flexible Technology,5,A. D. Grasso,1,False,"University of Catania, Catania, Italy"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.5,Highly-Integrated Light-Sensing System with RF Harvesting and Transmission in Commercial N-Type IGZO Flexible Technology,6,M. Alioto,2,False,"National University of Singapore, Singapore, Singapore"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.6,Self-Programmable Twin PUFs via Photovoltaic Energy Harvesting During the Pre-Wafer-Dicing Stage,1,E. Lee,,False,"Massachusetts Institute of Technology, Cambridge, MA"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.6,Self-Programmable Twin PUFs via Photovoltaic Energy Harvesting During the Pre-Wafer-Dicing Stage,2,J. Jung,,False,"Massachusetts Institute of Technology, Cambridge, MA"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.6,Self-Programmable Twin PUFs via Photovoltaic Energy Harvesting During the Pre-Wafer-Dicing Stage,3,M. Ashok,,False,"Massachusetts Institute of Technology, Cambridge, MA"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.6,Self-Programmable Twin PUFs via Photovoltaic Energy Harvesting During the Pre-Wafer-Dicing Stage,4,A. P. Chandrakasan,,False,"Massachusetts Institute of Technology, Cambridge, MA"
"SESSION 14 Tuesday, February 17th, 10:05 AM",14.6,Self-Programmable Twin PUFs via Photovoltaic Energy Harvesting During the Pre-Wafer-Dicing Stage,5,R. Han,,False,"Massachusetts Institute of Technology, Cambridge, MA"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,1,J. M. Thimmaiah,1,False,"Sandisk, Bengaluru, India"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,2,R. Yamashita,2,False,"Sandisk, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,3,I-S. Yoon,3,False,"Sandisk, Milpitas, CA"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,4,J. Li,3,False,"Sandisk, Milpitas, CA"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,5,C. Hsu,3,False,"Sandisk, Milpitas, CA"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,6,T. Ariki,2,False,"Sandisk, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,7,N. Ookuma,2,False,"Sandisk, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,8,Y. Kato,2,False,"Sandisk, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,9,K. Hayashi,2,False,"Sandisk, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,10,K. Yamauchi,2,False,"Sandisk, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,11,I. K V,1,False,"Sandisk, Bengaluru, India"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,12,M. Kano,2,False,"Sandisk, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,13,S. Bhamidipati,1,False,"Sandisk, Bengaluru, India"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,14,S. Bhatia,1,False,"Sandisk, Bengaluru, India"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,15,S. Malhotra,1,False,"Sandisk, Bengaluru, India"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,16,N. Ojima,2,False,"Sandisk, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,17,E. Wu,3,False,"Sandisk, Milpitas, CA"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,18,Z. Yang,3,False,"Sandisk, Milpitas, CA"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,19,F. W. Tsai,3,False,"Sandisk, Milpitas, CA"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,20,M. Bayle,2,False,"Sandisk, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,21,N. Minami,2,False,"Sandisk, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,22,Y. Fujihara,2,False,"Sandisk, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,23,K. Kitamura,2,False,"Sandisk, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,24,T. Kitani,2,False,"Sandisk, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,25,T. Kodama,4,False,"KIOXIA, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,26,T. Handa,4,False,"KIOXIA, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,27,N. Kanagawa,4,False,"KIOXIA, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,28,Y. Ishizaki,4,False,"KIOXIA, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,29,S. Fujimura,4,False,"KIOXIA, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,30,Y. Suzuki,4,False,"KIOXIA, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,31,M. Sako,4,False,"KIOXIA, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,32,Y. Higashi,4,False,"KIOXIA, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,33,Y. Watanabe,4,False,"KIOXIA, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,34,T. Kouchi,4,False,"KIOXIA, Yokohama, Japan"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,35,A. V,1,False,"Sandisk, Bengaluru, India"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,36,C-Y. Chen,3,False,"Sandisk, Milpitas, CA"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,37,X. Yang,3,False,"Sandisk, Milpitas, CA"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,38,G. Liang,3,False,"Sandisk, Milpitas, CA"
SESSION 15,15.1,A 2Tb 4b/Cell 6-Plane 3D-Flash Memory with 37.6Gb/mm2 Bit Density and >85MB/s Write Throughput,39,J. Wang,3,False,"Sandisk, Milpitas, CA"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",1,P-H. Lee,1,False,"TSMC Design Technology, Hsinchu, Taiwan"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",2,C-F. Lee,1,False,"TSMC Design Technology, Hsinchu, Taiwan"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",3,H-J. Lin,1,False,"TSMC Design Technology, Hsinchu, Taiwan"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",4,C-H. Lu,1,False,"TSMC Design Technology, Hsinchu, Taiwan"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",5,Y-A. Chang,1,False,"TSMC Design Technology, Hsinchu, Taiwan"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",6,P. W. Sanjaya,1,False,"TSMC Design Technology, Hsinchu, Taiwan"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",7,C-J. Tsen,1,False,"TSMC Design Technology, Hsinchu, Taiwan"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",8,K-C. Chen,1,False,"TSMC Design Technology, Hsinchu, Taiwan"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",9,M-C. Lin,1,False,"TSMC Design Technology, Hsinchu, Taiwan"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",10,C-J. Hung,1,False,"TSMC Design Technology, Hsinchu, Taiwan"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",11,T-L. Chou,1,False,"TSMC Design Technology, Hsinchu, Taiwan"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",12,C-H. Weng,2,False,"TSMC, Hsinchu, Taiwan"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",13,C-Y. Wang,2,False,"TSMC, Hsinchu, Taiwan"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",14,J. Wu,2,False,"TSMC, Hsinchu, Taiwan"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",15,H. Chuang,2,False,"TSMC, Hsinchu, Taiwan"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",16,Y. Wang,1,False,"TSMC Design Technology, Hsinchu, Taiwan"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",17,Y-D. Chih,1,False,"TSMC Design Technology, Hsinchu, Taiwan"
SESSION 15,15.4,"A 16nm 168Mb Embedded STT-MRAM with 0.0249μm2 Bit-Cell, Dual-Port Access, and 51.2Gb/s Read Throughput for Automotive and Edge AI Applications",18,T-Y. J. Chang,1,False,"TSMC Design Technology, Hsinchu, Taiwan"
SESSION 15,15.5,A 3nm 0.167fJ/b 5.27Mb/mm2 Configurable TCAM with Macro-Wise Pipelined Search Methods for Automotive Applications,1,S. Nagata,,False,"Renesas Electronics, Tokyo, Japan"
SESSION 15,15.5,A 3nm 0.167fJ/b 5.27Mb/mm2 Configurable TCAM with Macro-Wise Pipelined Search Methods for Automotive Applications,2,Y. Sawada,,False,"Renesas Electronics, Tokyo, Japan"
SESSION 15,15.5,A 3nm 0.167fJ/b 5.27Mb/mm2 Configurable TCAM with Macro-Wise Pipelined Search Methods for Automotive Applications,3,K. Takiguchi,,False,"Renesas Electronics, Tokyo, Japan"
SESSION 15,15.5,A 3nm 0.167fJ/b 5.27Mb/mm2 Configurable TCAM with Macro-Wise Pipelined Search Methods for Automotive Applications,4,M. Morimoto,,False,"Renesas Electronics, Tokyo, Japan"
SESSION 15,15.5,A 3nm 0.167fJ/b 5.27Mb/mm2 Configurable TCAM with Macro-Wise Pipelined Search Methods for Automotive Applications,5,S. Tanaka,,False,"Renesas Electronics, Tokyo, Japan"
SESSION 15,15.5,A 3nm 0.167fJ/b 5.27Mb/mm2 Configurable TCAM with Macro-Wise Pipelined Search Methods for Automotive Applications,6,N. Fujita,,False,"Renesas Electronics, Tokyo, Japan"
SESSION 15,15.5,A 3nm 0.167fJ/b 5.27Mb/mm2 Configurable TCAM with Macro-Wise Pipelined Search Methods for Automotive Applications,7,T. Miura,,False,"Renesas Electronics, Tokyo, Japan"
SESSION 15,15.5,A 3nm 0.167fJ/b 5.27Mb/mm2 Configurable TCAM with Macro-Wise Pipelined Search Methods for Automotive Applications,8,D. Nakamura,,False,"Renesas Electronics, Tokyo, Japan"
SESSION 15,15.5,A 3nm 0.167fJ/b 5.27Mb/mm2 Configurable TCAM with Macro-Wise Pipelined Search Methods for Automotive Applications,9,T. Ito,,False,"Renesas Electronics, Tokyo, Japan"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,1,S. Joo,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,2,J. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,3,Y. Lee,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,4,J-Y. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,5,Y. Lee,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,6,Y-M. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,7,C. Oh,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,8,K-H. Shim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,9,H. Lee,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,10,Y-Y. Byun,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,11,C. Bae,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,12,J. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,13,J-M. Ryu,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,14,S-H. Kang,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,15,J. Lee,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,16,Y-U. Chang,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,17,J. Lee,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,18,J. Hwang,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,19,D. Seo,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,20,K-H. Na,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,21,Y. G. Song,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,22,D. Lim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,23,K-S. Ha,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,24,Y-S. Sohn,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.6,A 36GB 3.3TB/s HBM4 DRAM with Per-Channel TSV RDQS Auto Calibration and Fully-Programmable MBIST,25,S-J. Hwang,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",1,J. You,,True,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",2,M. Kim,,True,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",3,D. Kwon,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",4,S. Yoon,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",5,J. Park,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",6,H. Do,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",7,J. Park,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",8,Y. Jung,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",9,S. Lee,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",10,K. Kim,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",11,H. Jeong,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",12,J. Kang,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",13,H. Kwon,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",14,M. Oh,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",15,J. Kim,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",16,J. Oh,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",17,G-M. Hong,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",18,D. Ka,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",19,S. Lee,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",20,H. Song,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",21,M. Kim,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",22,D. Yun,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",23,S. Kwon,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",24,D. Lee,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",25,T. Shin,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",26,J. Lee,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",27,J. Yoon,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",28,K. Kang,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",29,S. Heo,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",30,D. Kim,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",31,J. Jang,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.7,"A 1cnm 14.4Gb/s/pin 16Gb LPDDR6 SDRAM with Efficiency Mode, LDO-Based WCK Tree, Dynamic Write NT-ODT, Fast CS Control and System Meta Mode",32,H. Kim,,False,"SK hynix, Icheon, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,1,K. Kim,,True,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,2,Y. Um,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,3,H-J. Song,,True,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,4,J. Jang,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,5,S. Lee,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,6,H. Seol,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,7,H-J. Kwon,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,8,J-H. Seol,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,9,H. Shin,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,10,J. Lee,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,11,J. Choi,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,12,S-W. Yoon,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,13,S. Y. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,14,D. Lee,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,15,M. Jang,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,16,D. Kwon,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,17,S. Lee,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,18,J. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,19,J. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,20,I. Jung,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,21,T. Song,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,22,C. W. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,23,S. H. Baek,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,24,J. Choi,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,25,Y-H. Seo,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,26,W. H. Choi,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,27,C. Yoo,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.8,A 16Gb 12.8Gb/s LPDDR6 SDRAM with 12-DQ/Sub-Channel Wide NRZ Signaling and Enhanced Reliability by Per-Row Activation Counting and Meta-Data Scheme,28,S. Hwang,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",1,H. Park,,True,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",2,S. Lee,,True,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",3,K. Kim,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",4,J. Cha,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",5,H. Ko,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",6,J. Yang,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",7,S. Kim,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",8,Y. Kim,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",9,M. Park,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",10,G. Lee,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",11,K. Lee,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",12,S. Lee,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",13,J. Lee,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",14,G. Jeon,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",15,S. Jeong,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",16,Y. Joo,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",17,J. Cha,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",18,S. Hwang,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",19,S. Kim,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",20,E. Song,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",21,J. Ji,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",22,B. Kang,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",23,B. Kim,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",24,S. Byeon,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",25,H. Chi,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",26,H. Kim,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.9,"A 48Gb/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features",27,J. Kim,,False,"SK hynix Semiconductor, Icheon, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,1,H. Yoon,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,2,Y. Park,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,3,T. J. Park,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,4,S. L. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,5,S. Jung,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,6,D. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,7,K. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,8,Y. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,9,K. Kang,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,10,B. Won,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,11,S-H. Jung,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,12,S. Woo,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,13,D. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,14,J. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,15,I. Jung,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,16,J. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,17,J-J. Song,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,18,I. Nam,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,19,Y-H. Seo,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,20,S. Yim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,21,J. Park,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,22,C. Yoo,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 15,15.10,A Vertical-Cell-Transistor(VCT)-Based 4F2 DRAM with Cell-on-Peripheral (COP) Architecture Using Wafer-to-Wafer Hybrid Copper Bonding,23,S. Hwang,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 16,16.1,PV Energy-Harvesting Interface Using Reconfigurable Self-Clamp CSCR Converter Achieving 3.83× High-Efficiency VCR Ratio and Open-Voltage-Sense-Free MPPT,1,Z. Zhong,,False,"University of Macau, Macau, China"
SESSION 16,16.1,PV Energy-Harvesting Interface Using Reconfigurable Self-Clamp CSCR Converter Achieving 3.83× High-Efficiency VCR Ratio and Open-Voltage-Sense-Free MPPT,2,R. P. Martins,,False,"University of Macau, Macau, China"
SESSION 16,16.1,PV Energy-Harvesting Interface Using Reconfigurable Self-Clamp CSCR Converter Achieving 3.83× High-Efficiency VCR Ratio and Open-Voltage-Sense-Free MPPT,3,M. Huang,,False,"University of Macau, Macau, China"
SESSION 16,16.2,A Bias-Flip-Based Piezoelectric Energy Harvesting Interface with a Digital Track-and-Lock MPPT Achieving Sampling-Free Operation and 99.8% MPPT Efficiency,1,R. Zhang,1,False,"Sun Yat-Sen University, Guangzhou, China"
SESSION 16,16.2,A Bias-Flip-Based Piezoelectric Energy Harvesting Interface with a Digital Track-and-Lock MPPT Achieving Sampling-Free Operation and 99.8% MPPT Efficiency,2,C. Wang,2,False,"Chinese University of Hong Kong, Hong Kong, China"
SESSION 16,16.2,A Bias-Flip-Based Piezoelectric Energy Harvesting Interface with a Digital Track-and-Lock MPPT Achieving Sampling-Free Operation and 99.8% MPPT Efficiency,3,Z. Ye,1,False,"Sun Yat-Sen University, Guangzhou, China"
SESSION 16,16.2,A Bias-Flip-Based Piezoelectric Energy Harvesting Interface with a Digital Track-and-Lock MPPT Achieving Sampling-Free Operation and 99.8% MPPT Efficiency,4,K. N. Leung,2,False,"Chinese University of Hong Kong, Hong Kong, China"
SESSION 16,16.2,A Bias-Flip-Based Piezoelectric Energy Harvesting Interface with a Digital Track-and-Lock MPPT Achieving Sampling-Free Operation and 99.8% MPPT Efficiency,5,J. Guo,1,False,"Sun Yat-Sen University, Guangzhou, China"
SESSION 16,16.3,A Fully Integrated Piezoelectric Energy-Harvesting Interface with Single-Stage Bias-Flip and MPPT Achieving 5.63× Maximum Output Power Improving Rate,1,X. Wu,1,False,"University of Science and Technology of China, Hefei, China"
SESSION 16,16.3,A Fully Integrated Piezoelectric Energy-Harvesting Interface with Single-Stage Bias-Flip and MPPT Achieving 5.63× Maximum Output Power Improving Rate,2,J. Yuan,1,False,"University of Science and Technology of China, Hefei, China"
SESSION 16,16.3,A Fully Integrated Piezoelectric Energy-Harvesting Interface with Single-Stage Bias-Flip and MPPT Achieving 5.63× Maximum Output Power Improving Rate,3,M. Shang,1,False,"University of Science and Technology of China, Hefei, China"
SESSION 16,16.3,A Fully Integrated Piezoelectric Energy-Harvesting Interface with Single-Stage Bias-Flip and MPPT Achieving 5.63× Maximum Output Power Improving Rate,4,B. Wang,1,False,"University of Science and Technology of China, Hefei, China"
SESSION 16,16.3,A Fully Integrated Piezoelectric Energy-Harvesting Interface with Single-Stage Bias-Flip and MPPT Achieving 5.63× Maximum Output Power Improving Rate,5,S. Du,2,False,"TU Delft, Delft, The Netherlands"
SESSION 16,16.3,A Fully Integrated Piezoelectric Energy-Harvesting Interface with Single-Stage Bias-Flip and MPPT Achieving 5.63× Maximum Output Power Improving Rate,6,L. Cheng,1,False,"University of Science and Technology of China, Hefei, China"
SESSION 16,16.5,A Single-Inductor Multi-Channel Thermoelectric Energy D S 1 Harvesting Interface Realizing Uneven Temperature MPPT with 39.6% Efficiency Enhancement and 62mV Tapped-Inductor-Oscillator-Based Start-Up,1,Y. Yang,,False,"Delft University of Technology, Delft, The Netherlands"
SESSION 16,16.5,A Single-Inductor Multi-Channel Thermoelectric Energy D S 1 Harvesting Interface Realizing Uneven Temperature MPPT with 39.6% Efficiency Enhancement and 62mV Tapped-Inductor-Oscillator-Based Start-Up,2,S. Du,,False,"Delft University of Technology, Delft, The Netherlands"
SESSION 16,16.7,A 90.7%-Efficiency Piezoelectric Resonator-Based Sigma D S 1 Converter with 6-Phase 2-DoF On-Chip Regulation and Zero-Standby Sigma Mode for Transient and Output Power Enhancement,1,S. Jiang,1,False,"Delft University of Technology, Delft, The Netherlands"
SESSION 16,16.7,A 90.7%-Efficiency Piezoelectric Resonator-Based Sigma D S 1 Converter with 6-Phase 2-DoF On-Chip Regulation and Zero-Standby Sigma Mode for Transient and Output Power Enhancement,2,T. Wang,1,False,"Delft University of Technology, Delft, The Netherlands"
SESSION 16,16.7,A 90.7%-Efficiency Piezoelectric Resonator-Based Sigma D S 1 Converter with 6-Phase 2-DoF On-Chip Regulation and Zero-Standby Sigma Mode for Transient and Output Power Enhancement,3,P. Mercier,2,False,"University of California, San Diego, CA"
SESSION 16,16.7,A 90.7%-Efficiency Piezoelectric Resonator-Based Sigma D S 1 Converter with 6-Phase 2-DoF On-Chip Regulation and Zero-Standby Sigma Mode for Transient and Output Power Enhancement,4,S. Du,1,False,"Delft University of Technology, Delft, The Netherlands"
SESSION 16,16.8,A Battery Charger Based On Mesh-Connection 2×CF Continuously-Scalable-Conversion-Ratio Converter Achieving 3.2W/mm3 Power Density,1,Y. Wang,1,False,"University of Macau, Macau, China"
SESSION 16,16.8,A Battery Charger Based On Mesh-Connection 2×CF Continuously-Scalable-Conversion-Ratio Converter Achieving 3.2W/mm3 Power Density,2,Z. Zhang,1,False,"University of Macau, Macau, China"
SESSION 16,16.8,A Battery Charger Based On Mesh-Connection 2×CF Continuously-Scalable-Conversion-Ratio Converter Achieving 3.2W/mm3 Power Density,3,Y. Zhang,2,False,"Hong Kong University of Science and Technology, Hong Kong, China"
SESSION 16,16.8,A Battery Charger Based On Mesh-Connection 2×CF Continuously-Scalable-Conversion-Ratio Converter Achieving 3.2W/mm3 Power Density,4,R. P. Martins,1,False,"University of Macau, Macau, China"
SESSION 16,16.8,A Battery Charger Based On Mesh-Connection 2×CF Continuously-Scalable-Conversion-Ratio Converter Achieving 3.2W/mm3 Power Density,5,M. Huang,1,False,"University of Macau, Macau, China"
SESSION 16,16.9,A 96.6% Single-Mode Hybrid Dual-Path Buck-Boost Converter with Conduction Loss Reduction through Conversion-Ratio-Based Adaptive 3-Phase Control,1,M. Kim,1,False,"Korea University, Seoul, Korea"
SESSION 16,16.9,A 96.6% Single-Mode Hybrid Dual-Path Buck-Boost Converter with Conduction Loss Reduction through Conversion-Ratio-Based Adaptive 3-Phase Control,2,Y. Lee,1,False,"Korea University, Seoul, Korea"
SESSION 16,16.9,A 96.6% Single-Mode Hybrid Dual-Path Buck-Boost Converter with Conduction Loss Reduction through Conversion-Ratio-Based Adaptive 3-Phase Control,3,H. Park,1,False,"Korea University, Seoul, Korea"
SESSION 16,16.9,A 96.6% Single-Mode Hybrid Dual-Path Buck-Boost Converter with Conduction Loss Reduction through Conversion-Ratio-Based Adaptive 3-Phase Control,4,H. Kim,"1,2",False,"Korea University, Seoul, Korea | Samsung Electronics, Hwaseong, Korea"
SESSION 16,16.9,A 96.6% Single-Mode Hybrid Dual-Path Buck-Boost Converter with Conduction Loss Reduction through Conversion-Ratio-Based Adaptive 3-Phase Control,5,W. Jung,"1,2",False,"Korea University, Seoul, Korea | Samsung Electronics, Hwaseong, Korea"
SESSION 16,16.9,A 96.6% Single-Mode Hybrid Dual-Path Buck-Boost Converter with Conduction Loss Reduction through Conversion-Ratio-Based Adaptive 3-Phase Control,6,M. Kim,2,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 16,16.9,A 96.6% Single-Mode Hybrid Dual-Path Buck-Boost Converter with Conduction Loss Reduction through Conversion-Ratio-Based Adaptive 3-Phase Control,7,J. Bae,2,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 16,16.9,A 96.6% Single-Mode Hybrid Dual-Path Buck-Boost Converter with Conduction Loss Reduction through Conversion-Ratio-Based Adaptive 3-Phase Control,8,H-S. Oh,2,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 16,16.9,A 96.6% Single-Mode Hybrid Dual-Path Buck-Boost Converter with Conduction Loss Reduction through Conversion-Ratio-Based Adaptive 3-Phase Control,9,H. Yu,2,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 16,16.9,A 96.6% Single-Mode Hybrid Dual-Path Buck-Boost Converter with Conduction Loss Reduction through Conversion-Ratio-Based Adaptive 3-Phase Control,10,H-M. Lee,1,False,"Korea University, Seoul, Korea"
SESSION 16,16.10,Fully Integrated mm-Scale 5G RF MIMO Harvester with -40dBm D S 1 Sensitivity and Spatial MPPT via Hybrid Transformer-Based Combining/Shifting,1,A. Ballo,"1,2",False,"University of Catania, Catania, Italy | National University of Singapore, Singapore, Singapore"
SESSION 16,16.10,Fully Integrated mm-Scale 5G RF MIMO Harvester with -40dBm D S 1 Sensitivity and Spatial MPPT via Hybrid Transformer-Based Combining/Shifting,2,R. Yang,2,False,"National University of Singapore, Singapore, Singapore"
SESSION 16,16.10,Fully Integrated mm-Scale 5G RF MIMO Harvester with -40dBm D S 1 Sensitivity and Spatial MPPT via Hybrid Transformer-Based Combining/Shifting,3,K. Ali,2,False,"National University of Singapore, Singapore, Singapore"
SESSION 16,16.10,Fully Integrated mm-Scale 5G RF MIMO Harvester with -40dBm D S 1 Sensitivity and Spatial MPPT via Hybrid Transformer-Based Combining/Shifting,4,M. B. Alioto,2,False,"National University of Singapore, Singapore, Singapore"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.1,NVIDIA GB10: SoC Built for AI Acceleration,1,A. Skende,1,False,"Nvidia, Westford, MA"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.1,NVIDIA GB10: SoC Built for AI Acceleration,2,G. Rosseel,2,False,"Nvidia, Santa Clara, CA"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.1,NVIDIA GB10: SoC Built for AI Acceleration,3,N.Pinckney,3,False,"Nvidia, Austin, TX"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.2,The STM32N6 Microcontroller: Enabling Intelligent Edge AI for D S 1 IoT and Beyond DS2,1,G. Desoli,1,False,"STMicroelectronics, Cornaredo, Italy"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.2,The STM32N6 Microcontroller: Enabling Intelligent Edge AI for D S 1 IoT and Beyond DS2,2,J-F. Agaësse,2,False,"STMicroelectronics, Grenoble, France"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.2,The STM32N6 Microcontroller: Enabling Intelligent Edge AI for D S 1 IoT and Beyond DS2,3,N. Chawla,3,False,"STMicroelectronics, Greater Noida, India"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.2,The STM32N6 Microcontroller: Enabling Intelligent Edge AI for D S 1 IoT and Beyond DS2,4,E. Hilkens,2,False,"STMicroelectronics, Grenoble, France"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.2,The STM32N6 Microcontroller: Enabling Intelligent Edge AI for D S 1 IoT and Beyond DS2,5,T. Boesch,4,False,"STMicroelectronics, Geneva, Switzerland"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.2,The STM32N6 Microcontroller: Enabling Intelligent Edge AI for D S 1 IoT and Beyond DS2,6,V. Taufour,2,False,"STMicroelectronics, Grenoble, France"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.2,The STM32N6 Microcontroller: Enabling Intelligent Edge AI for D S 1 IoT and Beyond DS2,7,M. Ayodhyawasi,3,True,"STMicroelectronics, Greater Noida, India"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.2,The STM32N6 Microcontroller: Enabling Intelligent Edge AI for D S 1 IoT and Beyond DS2,8,P. Ravenhill,2,False,"STMicroelectronics, Grenoble, France"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.2,The STM32N6 Microcontroller: Enabling Intelligent Edge AI for D S 1 IoT and Beyond DS2,9,S. Pal-Singh,3,False,"STMicroelectronics, Greater Noida, India"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.2,The STM32N6 Microcontroller: Enabling Intelligent Edge AI for D S 1 IoT and Beyond DS2,10,M. Soulie,2,False,"STMicroelectronics, Grenoble, France"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,1,D. Shin,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,2,H. Yang,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,3,S. Jeon,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,4,J. Park,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,5,S. Han,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,6,J. Park,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,7,J. Lee,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,8,J. Kim,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,9,H. Kim,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,10,Y. Oh,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,11,M. Kim,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,12,C. Jung,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,13,W. Kim,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,14,S. Kim,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,15,H. Jeong,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,16,G. Kim,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,17,K. Lee,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,18,G. Song,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,19,Y. Min,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,20,C. Song,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,21,A. Kanybek,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,22,Y. Jung,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,23,J. Song,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,24,S. Cho,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,25,H. Na,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,26,J. Park,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,27,D. Si,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,28,B. Lee,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,29,B. Park,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.3,ARIES and REGULUS: A Unified and Scalable Hardware-Software D S 1 Co-Designed NPU SoC Family for On-Device and On-Premises D S 2 Multimodal Inference,30,H. Jeon,,False,"Mobilint, Seoul, Korea"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.4,MAIA: A Reticle-Scale AI Accelerator,1,S. Xu,1,False,"Microsoft, Mountain View, CA"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.4,MAIA: A Reticle-Scale AI Accelerator,2,G. Mandal,1,False,"Microsoft, Mountain View, CA"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.4,MAIA: A Reticle-Scale AI Accelerator,3,S. Jahagirdar,1,False,"Microsoft, Mountain View, CA"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.4,MAIA: A Reticle-Scale AI Accelerator,4,S. Tripathy,2,False,"Microsoft, Bengaluru, India"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.4,MAIA: A Reticle-Scale AI Accelerator,5,P. Parthasarathy,1,False,"Microsoft, Mountain View, CA"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.4,MAIA: A Reticle-Scale AI Accelerator,6,S. Srinivasan,1,False,"Microsoft, Mountain View, CA"
"SESSION 17 Tuesday, February 17th, 1:30 PM",17.4,MAIA: A Reticle-Scale AI Accelerator,7,A. Levin,1,False,"Microsoft, Mountain View, CA"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.1,A 3.19pJ/b Electro-Optical Router with 18ns Setup Frame-Level Routing and 1-to-6 Wavelength-Flexible Link Capacity for Photonic Interposers,1,Y. Thonnart,1,False,"CEA-List, Grenoble, France"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.1,A 3.19pJ/b Electro-Optical Router with 18ns Setup Frame-Level Routing and 1-to-6 Wavelength-Flexible Link Capacity for Photonic Interposers,2,C. Bernard,2,False,"CEA-Léti, Grenoble, France"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.1,A 3.19pJ/b Electro-Optical Router with 18ns Setup Frame-Level Routing and 1-to-6 Wavelength-Flexible Link Capacity for Photonic Interposers,3,S. Bernabé,2,False,"CEA-Léti, Grenoble, France"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.1,A 3.19pJ/b Electro-Optical Router with 18ns Setup Frame-Level Routing and 1-to-6 Wavelength-Flexible Link Capacity for Photonic Interposers,4,M. Assous,2,False,"CEA-Léti, Grenoble, France"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.1,A 3.19pJ/b Electro-Optical Router with 18ns Setup Frame-Level Routing and 1-to-6 Wavelength-Flexible Link Capacity for Photonic Interposers,5,L. Boutafa,2,False,"CEA-Léti, Grenoble, France"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.1,A 3.19pJ/b Electro-Optical Router with 18ns Setup Frame-Level Routing and 1-to-6 Wavelength-Flexible Link Capacity for Photonic Interposers,6,B. Charbonnier,2,False,"CEA-Léti, Grenoble, France"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.1,A 3.19pJ/b Electro-Optical Router with 18ns Setup Frame-Level Routing and 1-to-6 Wavelength-Flexible Link Capacity for Photonic Interposers,7,R. Franiatte,2,False,"CEA-Léti, Grenoble, France"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.1,A 3.19pJ/b Electro-Optical Router with 18ns Setup Frame-Level Routing and 1-to-6 Wavelength-Flexible Link Capacity for Photonic Interposers,8,C. Fuguet,1,False,"CEA-List, Grenoble, France"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.1,A 3.19pJ/b Electro-Optical Router with 18ns Setup Frame-Level Routing and 1-to-6 Wavelength-Flexible Link Capacity for Photonic Interposers,9,O. Guille,2,False,"CEA-Léti, Grenoble, France"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.1,A 3.19pJ/b Electro-Optical Router with 18ns Setup Frame-Level Routing and 1-to-6 Wavelength-Flexible Link Capacity for Photonic Interposers,10,V. Josselin,2,False,"CEA-Léti, Grenoble, France"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.1,A 3.19pJ/b Electro-Optical Router with 18ns Setup Frame-Level Routing and 1-to-6 Wavelength-Flexible Link Capacity for Photonic Interposers,11,S. Malhouitre,2,False,"CEA-Léti, Grenoble, France"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.1,A 3.19pJ/b Electro-Optical Router with 18ns Setup Frame-Level Routing and 1-to-6 Wavelength-Flexible Link Capacity for Photonic Interposers,12,L. Mendizabal,2,False,"CEA-Léti, Grenoble, France"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.1,A 3.19pJ/b Electro-Optical Router with 18ns Setup Frame-Level Routing and 1-to-6 Wavelength-Flexible Link Capacity for Photonic Interposers,13,A. Myko,2,False,"CEA-Léti, Grenoble, France"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.1,A 3.19pJ/b Electro-Optical Router with 18ns Setup Frame-Level Routing and 1-to-6 Wavelength-Flexible Link Capacity for Photonic Interposers,14,D. Saint Patrice,2,False,"CEA-Léti, Grenoble, France"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.1,A 3.19pJ/b Electro-Optical Router with 18ns Setup Frame-Level Routing and 1-to-6 Wavelength-Flexible Link Capacity for Photonic Interposers,15,R. Vélard,2,False,"CEA-Léti, Grenoble, France"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.1,A 3.19pJ/b Electro-Optical Router with 18ns Setup Frame-Level Routing and 1-to-6 Wavelength-Flexible Link Capacity for Photonic Interposers,16,J. Charbonnier,2,False,"CEA-Léti, Grenoble, France"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.3,SMoLPU: 122.1μJ/Token Sparse MoE-Based Speculative D S 1 Decoding Language Processing Unit with Adaptive-Offload NPU-CIM Core,1,S. Ha,1,False,"KAIST, Daejeon, Korea"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.3,SMoLPU: 122.1μJ/Token Sparse MoE-Based Speculative D S 1 Decoding Language Processing Unit with Adaptive-Offload NPU-CIM Core,2,J. Lee,1,False,"KAIST, Daejeon, Korea"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.3,SMoLPU: 122.1μJ/Token Sparse MoE-Based Speculative D S 1 Decoding Language Processing Unit with Adaptive-Offload NPU-CIM Core,3,Y. Moon,1,False,"KAIST, Daejeon, Korea"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.3,SMoLPU: 122.1μJ/Token Sparse MoE-Based Speculative D S 1 Decoding Language Processing Unit with Adaptive-Offload NPU-CIM Core,4,S. Whang,1,False,"KAIST, Daejeon, Korea"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.3,SMoLPU: 122.1μJ/Token Sparse MoE-Based Speculative D S 1 Decoding Language Processing Unit with Adaptive-Offload NPU-CIM Core,5,W. Jo,1,False,"KAIST, Daejeon, Korea"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.3,SMoLPU: 122.1μJ/Token Sparse MoE-Based Speculative D S 1 Decoding Language Processing Unit with Adaptive-Offload NPU-CIM Core,6,G. Park,1,False,"KAIST, Daejeon, Korea"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.3,SMoLPU: 122.1μJ/Token Sparse MoE-Based Speculative D S 1 Decoding Language Processing Unit with Adaptive-Offload NPU-CIM Core,7,S. Kim,1,False,"KAIST, Daejeon, Korea"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.3,SMoLPU: 122.1μJ/Token Sparse MoE-Based Speculative D S 1 Decoding Language Processing Unit with Adaptive-Offload NPU-CIM Core,8,S. Um,2,False,"Massachusetts Institute of Technology, Cambridge, MA"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.3,SMoLPU: 122.1μJ/Token Sparse MoE-Based Speculative D S 1 Decoding Language Processing Unit with Adaptive-Offload NPU-CIM Core,9,J. Ryu,1,False,"KAIST, Daejeon, Korea"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.3,SMoLPU: 122.1μJ/Token Sparse MoE-Based Speculative D S 1 Decoding Language Processing Unit with Adaptive-Offload NPU-CIM Core,10,Y. Jo,1,False,"KAIST, Daejeon, Korea"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.3,SMoLPU: 122.1μJ/Token Sparse MoE-Based Speculative D S 1 Decoding Language Processing Unit with Adaptive-Offload NPU-CIM Core,11,H-J. Yoo,1,False,"KAIST, Daejeon, Korea"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.4,SpikeRAM: A 48.1pW/Synapse/Bit Event-Driven Spiking D S 1 Compute-Near/In-Memory Processor with Neuromorphic Sensor Enabling Life-Long On-Chip Learning,1,H. Fu,1,False,"Hong Kong University of Science and Technology, Guangzhou, China"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.4,SpikeRAM: A 48.1pW/Synapse/Bit Event-Driven Spiking D S 1 Compute-Near/In-Memory Processor with Neuromorphic Sensor Enabling Life-Long On-Chip Learning,2,Y. Zhou,1,False,"Hong Kong University of Science and Technology, Guangzhou, China"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.4,SpikeRAM: A 48.1pW/Synapse/Bit Event-Driven Spiking D S 1 Compute-Near/In-Memory Processor with Neuromorphic Sensor Enabling Life-Long On-Chip Learning,3,Z. Zhang,1,False,"Hong Kong University of Science and Technology, Guangzhou, China"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.4,SpikeRAM: A 48.1pW/Synapse/Bit Event-Driven Spiking D S 1 Compute-Near/In-Memory Processor with Neuromorphic Sensor Enabling Life-Long On-Chip Learning,4,H. Zheng,1,False,"Hong Kong University of Science and Technology, Guangzhou, China"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.4,SpikeRAM: A 48.1pW/Synapse/Bit Event-Driven Spiking D S 1 Compute-Near/In-Memory Processor with Neuromorphic Sensor Enabling Life-Long On-Chip Learning,5,R. Yang,1,False,"Hong Kong University of Science and Technology, Guangzhou, China"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.4,SpikeRAM: A 48.1pW/Synapse/Bit Event-Driven Spiking D S 1 Compute-Near/In-Memory Processor with Neuromorphic Sensor Enabling Life-Long On-Chip Learning,6,Y. Huang,1,False,"Hong Kong University of Science and Technology, Guangzhou, China"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.4,SpikeRAM: A 48.1pW/Synapse/Bit Event-Driven Spiking D S 1 Compute-Near/In-Memory Processor with Neuromorphic Sensor Enabling Life-Long On-Chip Learning,7,D. Yang,2,False,"North China Research Institute of Electro-Optics, Beijing, China"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.4,SpikeRAM: A 48.1pW/Synapse/Bit Event-Driven Spiking D S 1 Compute-Near/In-Memory Processor with Neuromorphic Sensor Enabling Life-Long On-Chip Learning,8,Y. Xing,3,False,"SynSense, Chengdu, China"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.4,SpikeRAM: A 48.1pW/Synapse/Bit Event-Driven Spiking D S 1 Compute-Near/In-Memory Processor with Neuromorphic Sensor Enabling Life-Long On-Chip Learning,9,T. Demirci,4,False,"SynSense, Zurich, Switzerland"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.4,SpikeRAM: A 48.1pW/Synapse/Bit Event-Driven Spiking D S 1 Compute-Near/In-Memory Processor with Neuromorphic Sensor Enabling Life-Long On-Chip Learning,10,N. Qiao,5,False,"SynSense, Ningbo, China"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.4,SpikeRAM: A 48.1pW/Synapse/Bit Event-Driven Spiking D S 1 Compute-Near/In-Memory Processor with Neuromorphic Sensor Enabling Life-Long On-Chip Learning,11,B. Cheng,1,False,"Hong Kong University of Science and Technology, Guangzhou, China"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.5,A 28nm 47.3TFLOPs/W 894mJ/Inference Visual Autoregressive Accelerator with Differential-Amplifier Speculation and Chain-Reaction-Like Parallel Generation.,1,Z. Yue,,True,"Tsinghua University, Beijing, China"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.5,A 28nm 47.3TFLOPs/W 894mJ/Inference Visual Autoregressive Accelerator with Differential-Amplifier Speculation and Chain-Reaction-Like Parallel Generation.,2,X. Xiang,,True,"Tsinghua University, Beijing, China"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.5,A 28nm 47.3TFLOPs/W 894mJ/Inference Visual Autoregressive Accelerator with Differential-Amplifier Speculation and Chain-Reaction-Like Parallel Generation.,3,J. Fu,,False,"Tsinghua University, Beijing, China"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.5,A 28nm 47.3TFLOPs/W 894mJ/Inference Visual Autoregressive Accelerator with Differential-Amplifier Speculation and Chain-Reaction-Like Parallel Generation.,4,S. Wei,,False,"Tsinghua University, Beijing, China"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.5,A 28nm 47.3TFLOPs/W 894mJ/Inference Visual Autoregressive Accelerator with Differential-Amplifier Speculation and Chain-Reaction-Like Parallel Generation.,5,Y. Wang,,False,"Tsinghua University, Beijing, China"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.5,A 28nm 47.3TFLOPs/W 894mJ/Inference Visual Autoregressive Accelerator with Differential-Amplifier Speculation and Chain-Reaction-Like Parallel Generation.,6,Y. Hu,,False,"Tsinghua University, Beijing, China"
"SESSION 18 Tuesday, February 17th, 3:35 PM",18.5,A 28nm 47.3TFLOPs/W 894mJ/Inference Visual Autoregressive Accelerator with Differential-Amplifier Speculation and Chain-Reaction-Like Parallel Generation.,7,S. Yin,,False,"Tsinghua University, Beijing, China"
SESSION 19,19.1,Piggybacked SC-on-CSCR: A Modular On-Chip Switched-Capacitor Converter for 12-to-60V Input 1.8-to-5V Output Achieving 5.67mW/mm2 Power Density and 71.5% Peak Efficiency,1,Y. Yang,1,False,"Delft University of Technology, Delft, The Netherlands"
SESSION 19,19.1,Piggybacked SC-on-CSCR: A Modular On-Chip Switched-Capacitor Converter for 12-to-60V Input 1.8-to-5V Output Achieving 5.67mW/mm2 Power Density and 71.5% Peak Efficiency,2,X. Zhang,2,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
SESSION 19,19.1,Piggybacked SC-on-CSCR: A Modular On-Chip Switched-Capacitor Converter for 12-to-60V Input 1.8-to-5V Output Achieving 5.67mW/mm2 Power Density and 71.5% Peak Efficiency,3,S. Du,1,False,"Delft University of Technology, Delft, The Netherlands"
SESSION 19,19.3,A 94.8%-Peak-Efficiency Double Step-Up SIBO Converter Achieving 88% Output Ripple Reduction for AMOLED Display,1,H-J. Choi,,False,"Sogang University, Seoul, Korea"
SESSION 19,19.3,A 94.8%-Peak-Efficiency Double Step-Up SIBO Converter Achieving 88% Output Ripple Reduction for AMOLED Display,2,J-M. Cho,,False,"Sogang University, Seoul, Korea"
SESSION 19,19.3,A 94.8%-Peak-Efficiency Double Step-Up SIBO Converter Achieving 88% Output Ripple Reduction for AMOLED Display,3,S-Y. Nam,,False,"Sogang University, Seoul, Korea"
SESSION 19,19.3,A 94.8%-Peak-Efficiency Double Step-Up SIBO Converter Achieving 88% Output Ripple Reduction for AMOLED Display,4,S-W. Hong,,False,"Sogang University, Seoul, Korea"
SESSION 19,19.4,A Digital-Feedback Active-Gate-Driver IC for 600A 1200V SiC MOSFETs Supporting High- and Low-Side Drive with Simultaneous dV /dt Control and V Surge Suppression ds ds Enabled by Miller Capacitance Calibration,1,S. Kawai,,False,"Toshiba, Kawasaki, Japan"
SESSION 19,19.4,A Digital-Feedback Active-Gate-Driver IC for 600A 1200V SiC MOSFETs Supporting High- and Low-Side Drive with Simultaneous dV /dt Control and V Surge Suppression ds ds Enabled by Miller Capacitance Calibration,2,K. Horii,,False,"Toshiba, Kawasaki, Japan"
SESSION 19,19.4,A Digital-Feedback Active-Gate-Driver IC for 600A 1200V SiC MOSFETs Supporting High- and Low-Side Drive with Simultaneous dV /dt Control and V Surge Suppression ds ds Enabled by Miller Capacitance Calibration,3,K. Miyazaki,,False,"Toshiba, Kawasaki, Japan"
SESSION 19,19.4,A Digital-Feedback Active-Gate-Driver IC for 600A 1200V SiC MOSFETs Supporting High- and Low-Side Drive with Simultaneous dV /dt Control and V Surge Suppression ds ds Enabled by Miller Capacitance Calibration,4,Y. Bushimata,,False,"Toshiba, Kawasaki, Japan"
SESSION 19,19.4,A Digital-Feedback Active-Gate-Driver IC for 600A 1200V SiC MOSFETs Supporting High- and Low-Side Drive with Simultaneous dV /dt Control and V Surge Suppression ds ds Enabled by Miller Capacitance Calibration,5,S. Takaya,,False,"Toshiba, Kawasaki, Japan"
SESSION 19,19.4,A Digital-Feedback Active-Gate-Driver IC for 600A 1200V SiC MOSFETs Supporting High- and Low-Side Drive with Simultaneous dV /dt Control and V Surge Suppression ds ds Enabled by Miller Capacitance Calibration,6,H. Ishihara,,False,"Toshiba, Kawasaki, Japan"
SESSION 19,19.5,A Binary-Weighted Switched-Capacitor Gate Driver IC for Overcoming Trade-offs Between Driving Loss and Delay Time with Gate-Current Feedback Achieving 85% Driving Loss Reduction,1,K. Horii,,False,"Toshiba, Kawasaki, Japan"
SESSION 19,19.5,A Binary-Weighted Switched-Capacitor Gate Driver IC for Overcoming Trade-offs Between Driving Loss and Delay Time with Gate-Current Feedback Achieving 85% Driving Loss Reduction,2,K. Miyazaki,,False,"Toshiba, Kawasaki, Japan"
SESSION 19,19.5,A Binary-Weighted Switched-Capacitor Gate Driver IC for Overcoming Trade-offs Between Driving Loss and Delay Time with Gate-Current Feedback Achieving 85% Driving Loss Reduction,3,S. Kawai,,False,"Toshiba, Kawasaki, Japan"
SESSION 19,19.5,A Binary-Weighted Switched-Capacitor Gate Driver IC for Overcoming Trade-offs Between Driving Loss and Delay Time with Gate-Current Feedback Achieving 85% Driving Loss Reduction,4,H. Ishihara,,False,"Toshiba, Kawasaki, Japan"
SESSION 19,19.6,A 68%-Peak-Efficiency Single-Transformer Multi-Output Isolated DC-DC Converter with a Regulated Negative Rail,1,Q. Huang,1,True,"University of Science and Technology of China, Hefei, China"
SESSION 19,19.6,A 68%-Peak-Efficiency Single-Transformer Multi-Output Isolated DC-DC Converter with a Regulated Negative Rail,2,D. Pan,1,True,"University of Science and Technology of China, Hefei, China"
SESSION 19,19.6,A 68%-Peak-Efficiency Single-Transformer Multi-Output Isolated DC-DC Converter with a Regulated Negative Rail,3,W. Xu,2,False,"Hefei CLT Microelectronics, Hefei, China"
SESSION 19,19.6,A 68%-Peak-Efficiency Single-Transformer Multi-Output Isolated DC-DC Converter with a Regulated Negative Rail,4,Y. Zhang,1,False,"University of Science and Technology of China, Hefei, China"
SESSION 19,19.6,A 68%-Peak-Efficiency Single-Transformer Multi-Output Isolated DC-DC Converter with a Regulated Negative Rail,5,L. Cheng,"1,2",False,"University of Science and Technology of China, Hefei, China | Hefei CLT Microelectronics, Hefei, China"
SESSION 19,19.7,A Hybrid Bipolar-Output Isolated Converter with +15V/–5V Outputs for SiC Gate Drivers,1,J-M. Cho,,False,"Sogang University, Seoul, Korea"
SESSION 19,19.7,A Hybrid Bipolar-Output Isolated Converter with +15V/–5V Outputs for SiC Gate Drivers,2,J-H. Kim,,False,"Sogang University, Seoul, Korea"
SESSION 19,19.7,A Hybrid Bipolar-Output Isolated Converter with +15V/–5V Outputs for SiC Gate Drivers,3,Y-C. Lee,,False,"Sogang University, Seoul, Korea"
SESSION 19,19.7,A Hybrid Bipolar-Output Isolated Converter with +15V/–5V Outputs for SiC Gate Drivers,4,S-W. Hong,,False,"Sogang University, Seoul, Korea"
SESSION 19,19.8,A Fully Integrated Bidirectional 5-Level Isolated DC-DC Converter D S 1 with 42.5% Efficiency and 170mW/mm2 Transformer Power Density,1,K. Datta,,False,"Dartmouth College, Hanover, NH"
SESSION 19,19.8,A Fully Integrated Bidirectional 5-Level Isolated DC-DC Converter D S 1 with 42.5% Efficiency and 170mW/mm2 Transformer Power Density,2,Y. Wu,,False,"Dartmouth College, Hanover, NH"
SESSION 19,19.8,A Fully Integrated Bidirectional 5-Level Isolated DC-DC Converter D S 1 with 42.5% Efficiency and 170mW/mm2 Transformer Power Density,3,C. Sullivan,,False,"Dartmouth College, Hanover, NH"
SESSION 19,19.8,A Fully Integrated Bidirectional 5-Level Isolated DC-DC Converter D S 1 with 42.5% Efficiency and 170mW/mm2 Transformer Power Density,4,J. Stauth,,False,"Dartmouth College, Hanover, NH"
SESSION 20,20.2,A High Back-off Efficiency Unequal-Stacked Doherty Power Amplifier Achieving 16.7dBm P in a 22nm FDSOI CMOS avg Technology for 5G FR2 Applications,1,S. Park,,False,"Samsung Electronics, Seoul, Korea"
SESSION 20,20.2,A High Back-off Efficiency Unequal-Stacked Doherty Power Amplifier Achieving 16.7dBm P in a 22nm FDSOI CMOS avg Technology for 5G FR2 Applications,2,J. Lee,,False,"Samsung Electronics, Seoul, Korea"
SESSION 20,20.2,A High Back-off Efficiency Unequal-Stacked Doherty Power Amplifier Achieving 16.7dBm P in a 22nm FDSOI CMOS avg Technology for 5G FR2 Applications,3,S. Baek,,False,"Samsung Electronics, Seoul, Korea"
SESSION 20,20.2,A High Back-off Efficiency Unequal-Stacked Doherty Power Amplifier Achieving 16.7dBm P in a 22nm FDSOI CMOS avg Technology for 5G FR2 Applications,4,T. Kim,,False,"Samsung Electronics, Seoul, Korea"
SESSION 20,20.2,A High Back-off Efficiency Unequal-Stacked Doherty Power Amplifier Achieving 16.7dBm P in a 22nm FDSOI CMOS avg Technology for 5G FR2 Applications,5,Y. Chen,,False,"Samsung Electronics, Seoul, Korea"
SESSION 20,20.2,A High Back-off Efficiency Unequal-Stacked Doherty Power Amplifier Achieving 16.7dBm P in a 22nm FDSOI CMOS avg Technology for 5G FR2 Applications,6,S. Jeon,,False,"Samsung Electronics, Seoul, Korea"
SESSION 20,20.2,A High Back-off Efficiency Unequal-Stacked Doherty Power Amplifier Achieving 16.7dBm P in a 22nm FDSOI CMOS avg Technology for 5G FR2 Applications,7,S-G. Yang,,False,"Samsung Electronics, Seoul, Korea"
SESSION 20,20.3,A mm-Wave Doherty Power Amplifier in a Single-Path Footprint D S 2 Using Compact Reciprocal Doherty Networks,1,L. Liu,1,False,"University of Texas, Austin, TX"
SESSION 20,20.3,A mm-Wave Doherty Power Amplifier in a Single-Path Footprint D S 2 Using Compact Reciprocal Doherty Networks,2,Y. Fang,1,False,"University of Texas, Austin, TX"
SESSION 20,20.3,A mm-Wave Doherty Power Amplifier in a Single-Path Footprint D S 2 Using Compact Reciprocal Doherty Networks,3,Q. Zhou,2,False,"Rice University, Houston, TX"
SESSION 20,20.3,A mm-Wave Doherty Power Amplifier in a Single-Path Footprint D S 2 Using Compact Reciprocal Doherty Networks,4,T. Chi,2,False,"Rice University, Houston, TX"
SESSION 20,20.3,A mm-Wave Doherty Power Amplifier in a Single-Path Footprint D S 2 Using Compact Reciprocal Doherty Networks,5,S. Li,1,False,"University of Texas, Austin, TX"
SESSION 20,20.4,"An Ultra-Compact, Inherently Resilient FR3 Source-Follower D S 2 Power Amplifier with 4:1 VSWR-Resilience and RIMD Immunity for Large-Scale SATCOM and 6G Phased-Arrays",1,M. Eleraky,,False,"ETH Zurich, Zurich, Switzerland"
SESSION 20,20.4,"An Ultra-Compact, Inherently Resilient FR3 Source-Follower D S 2 Power Amplifier with 4:1 VSWR-Resilience and RIMD Immunity for Large-Scale SATCOM and 6G Phased-Arrays",2,J. Zeng,,False,"ETH Zurich, Zurich, Switzerland"
SESSION 20,20.4,"An Ultra-Compact, Inherently Resilient FR3 Source-Follower D S 2 Power Amplifier with 4:1 VSWR-Resilience and RIMD Immunity for Large-Scale SATCOM and 6G Phased-Arrays",3,H. Wang,,False,"ETH Zurich, Zurich, Switzerland"
SESSION 20,20.5,"A 24-to-27.5GHz Self-Adaptive Load-Modulated Balanced Amplifier for Integrated Communication, Sensing, and Power Transfer Scenarios",1,L. Yu,1,True,"Southeast University, Nanjing, China"
SESSION 20,20.5,"A 24-to-27.5GHz Self-Adaptive Load-Modulated Balanced Amplifier for Integrated Communication, Sensing, and Power Transfer Scenarios",2,P. Chen,1,True,"Southeast University, Nanjing, China"
SESSION 20,20.5,"A 24-to-27.5GHz Self-Adaptive Load-Modulated Balanced Amplifier for Integrated Communication, Sensing, and Power Transfer Scenarios",3,Y. Yu,1,False,"Southeast University, Nanjing, China"
SESSION 20,20.5,"A 24-to-27.5GHz Self-Adaptive Load-Modulated Balanced Amplifier for Integrated Communication, Sensing, and Power Transfer Scenarios",4,G. Zhang,1,False,"Southeast University, Nanjing, China"
SESSION 20,20.5,"A 24-to-27.5GHz Self-Adaptive Load-Modulated Balanced Amplifier for Integrated Communication, Sensing, and Power Transfer Scenarios",5,X. Lu,1,False,"Southeast University, Nanjing, China"
SESSION 20,20.5,"A 24-to-27.5GHz Self-Adaptive Load-Modulated Balanced Amplifier for Integrated Communication, Sensing, and Power Transfer Scenarios",6,X. Zhang,2,False,"China Academy of Information and Communications Technology, Beijing, China"
SESSION 20,20.5,"A 24-to-27.5GHz Self-Adaptive Load-Modulated Balanced Amplifier for Integrated Communication, Sensing, and Power Transfer Scenarios",7,J. Chen,1,False,"Southeast University, Nanjing, China"
SESSION 20,20.5,"A 24-to-27.5GHz Self-Adaptive Load-Modulated Balanced Amplifier for Integrated Communication, Sensing, and Power Transfer Scenarios",8,X. Zhu,1,False,"Southeast University, Nanjing, China"
SESSION 20,20.5,"A 24-to-27.5GHz Self-Adaptive Load-Modulated Balanced Amplifier for Integrated Communication, Sensing, and Power Transfer Scenarios",9,C. Yu,1,False,"Southeast University, Nanjing, China"
SESSION 20,20.5,"A 24-to-27.5GHz Self-Adaptive Load-Modulated Balanced Amplifier for Integrated Communication, Sensing, and Power Transfer Scenarios",10,W. Hong,1,False,"Southeast University, Nanjing, China"
SESSION 20,20.7,An Ultra-Compact D-Band Transceiver Front-End Based on a Common-Gate Bidirectional Amplifier Achieving 11.2dBm TX P sat and 8.2dB RX Average NF for an Area-Constrained 2D Beamformer AiP,1,S. M. A. Uddin,"1,2",False,"Pennsylvania State University, University Park, PA | Texas Instruments, Dallas, TX"
SESSION 20,20.7,An Ultra-Compact D-Band Transceiver Front-End Based on a Common-Gate Bidirectional Amplifier Achieving 11.2dBm TX P sat and 8.2dB RX Average NF for an Area-Constrained 2D Beamformer AiP,2,W. Lee,1,False,"Pennsylvania State University, University Park, PA"
SESSION 20,20.8,A 16-to-256QAM G-Band Subharmonic Phase-Modulating D S 1 Transmitter for Beyond-5G Communications,1,J. Zhou,1,False,"University of California, Los Angeles, CA"
SESSION 20,20.8,A 16-to-256QAM G-Band Subharmonic Phase-Modulating D S 1 Transmitter for Beyond-5G Communications,2,J. Du,1,False,"University of California, Los Angeles, CA"
SESSION 20,20.8,A 16-to-256QAM G-Band Subharmonic Phase-Modulating D S 1 Transmitter for Beyond-5G Communications,3,C-J. Tien,1,False,"University of California, Los Angeles, CA"
SESSION 20,20.8,A 16-to-256QAM G-Band Subharmonic Phase-Modulating D S 1 Transmitter for Beyond-5G Communications,4,J-W. Chen,1,False,"University of California, Los Angeles, CA"
SESSION 20,20.8,A 16-to-256QAM G-Band Subharmonic Phase-Modulating D S 1 Transmitter for Beyond-5G Communications,5,R-C. Soong,1,False,"University of California, Los Angeles, CA"
SESSION 20,20.8,A 16-to-256QAM G-Band Subharmonic Phase-Modulating D S 1 Transmitter for Beyond-5G Communications,6,F. C. Beltran,1,False,"University of California, Los Angeles, CA"
SESSION 20,20.8,A 16-to-256QAM G-Band Subharmonic Phase-Modulating D S 1 Transmitter for Beyond-5G Communications,7,L. Cuskelly,1,False,"University of California, Los Angeles, CA"
SESSION 20,20.8,A 16-to-256QAM G-Band Subharmonic Phase-Modulating D S 1 Transmitter for Beyond-5G Communications,8,C. Chen,1,False,"University of California, Los Angeles, CA"
SESSION 20,20.8,A 16-to-256QAM G-Band Subharmonic Phase-Modulating D S 1 Transmitter for Beyond-5G Communications,9,M. Zhu,1,False,"University of California, Los Angeles, CA"
SESSION 20,20.8,A 16-to-256QAM G-Band Subharmonic Phase-Modulating D S 1 Transmitter for Beyond-5G Communications,10,A. Tang,"1,2",False,"University of California, Los Angeles, CA | California Institute of Technology, Los Angeles, CA"
SESSION 20,20.8,A 16-to-256QAM G-Band Subharmonic Phase-Modulating D S 1 Transmitter for Beyond-5G Communications,11,S-W. Tam,3,False,"NXP Semiconductors, San Jose, CA"
SESSION 20,20.8,A 16-to-256QAM G-Band Subharmonic Phase-Modulating D S 1 Transmitter for Beyond-5G Communications,12,M-C. F. Chang,1,False,"University of California, Los Angeles, CA"
SESSION 20,20.9,A Compact 26/38GHz-Reconfigurable Dual-Band Low-Noise D S 1 Amplifier Using Transformer-Based Pole-Zero-Inversion Image-Rejection Technique Achieving >39/41dB IRR for 5G Multi-Band Applications,1,J. Luo,,False,"Hangzhou Dianzi University, Hangzhou, China"
SESSION 20,20.9,A Compact 26/38GHz-Reconfigurable Dual-Band Low-Noise D S 1 Amplifier Using Transformer-Based Pole-Zero-Inversion Image-Rejection Technique Achieving >39/41dB IRR for 5G Multi-Band Applications,2,J. Wen,,False,"Hangzhou Dianzi University, Hangzhou, China"
SESSION 20,20.9,A Compact 26/38GHz-Reconfigurable Dual-Band Low-Noise D S 1 Amplifier Using Transformer-Based Pole-Zero-Inversion Image-Rejection Technique Achieving >39/41dB IRR for 5G Multi-Band Applications,3,Y. Wu,,False,"Hangzhou Dianzi University, Hangzhou, China"
SESSION 20,20.9,A Compact 26/38GHz-Reconfigurable Dual-Band Low-Noise D S 1 Amplifier Using Transformer-Based Pole-Zero-Inversion Image-Rejection Technique Achieving >39/41dB IRR for 5G Multi-Band Applications,4,X. Wang,,False,"Hangzhou Dianzi University, Hangzhou, China"
SESSION 20,20.9,A Compact 26/38GHz-Reconfigurable Dual-Band Low-Noise D S 1 Amplifier Using Transformer-Based Pole-Zero-Inversion Image-Rejection Technique Achieving >39/41dB IRR for 5G Multi-Band Applications,5,L. Sun,,False,"Hangzhou Dianzi University, Hangzhou, China"
SESSION 20,20.10,A 214-to-242GHz Miniaturized Co-Packaged PA-Antenna Array D S 1 with 29dBm Lens-less EIRP in a 0.13μm SiGe Process,1,Q. Meng,,False,
SESSION 20,20.10,A 214-to-242GHz Miniaturized Co-Packaged PA-Antenna Array D S 1 with 29dBm Lens-less EIRP in a 0.13μm SiGe Process,2,Z. Wang,,False,
SESSION 20,20.10,A 214-to-242GHz Miniaturized Co-Packaged PA-Antenna Array D S 1 with 29dBm Lens-less EIRP in a 0.13μm SiGe Process,3,P. Zhou,,False,
SESSION 20,20.10,A 214-to-242GHz Miniaturized Co-Packaged PA-Antenna Array D S 1 with 29dBm Lens-less EIRP in a 0.13μm SiGe Process,4,D. Tang,,False,
SESSION 20,20.10,A 214-to-242GHz Miniaturized Co-Packaged PA-Antenna Array D S 1 with 29dBm Lens-less EIRP in a 0.13μm SiGe Process,5,S. Tang,,False,
SESSION 20,20.10,A 214-to-242GHz Miniaturized Co-Packaged PA-Antenna Array D S 1 with 29dBm Lens-less EIRP in a 0.13μm SiGe Process,6,J. Xiao,,False,
SESSION 20,20.10,A 214-to-242GHz Miniaturized Co-Packaged PA-Antenna Array D S 1 with 29dBm Lens-less EIRP in a 0.13μm SiGe Process,7,R. Zhou,,False,
SESSION 20,20.10,A 214-to-242GHz Miniaturized Co-Packaged PA-Antenna Array D S 1 with 29dBm Lens-less EIRP in a 0.13μm SiGe Process,8,J. Li,,False,
SESSION 20,20.10,A 214-to-242GHz Miniaturized Co-Packaged PA-Antenna Array D S 1 with 29dBm Lens-less EIRP in a 0.13μm SiGe Process,9,Z. Chen,,False,
SESSION 20,20.10,A 214-to-242GHz Miniaturized Co-Packaged PA-Antenna Array D S 1 with 29dBm Lens-less EIRP in a 0.13μm SiGe Process,10,J. Chen,,False,
SESSION 20,20.10,A 214-to-242GHz Miniaturized Co-Packaged PA-Antenna Array D S 1 with 29dBm Lens-less EIRP in a 0.13μm SiGe Process,11,H. Gao,,False,
SESSION 20,20.10,A 214-to-242GHz Miniaturized Co-Packaged PA-Antenna Array D S 1 with 29dBm Lens-less EIRP in a 0.13μm SiGe Process,12,W. Hong,,False,
SESSION 20,20.10,A 214-to-242GHz Miniaturized Co-Packaged PA-Antenna Array D S 1 with 29dBm Lens-less EIRP in a 0.13μm SiGe Process,13,Southeast University,,False,
SESSION 20,20.10,A 214-to-242GHz Miniaturized Co-Packaged PA-Antenna Array D S 1 with 29dBm Lens-less EIRP in a 0.13μm SiGe Process,14,Nanjing,,False,
SESSION 20,20.10,A 214-to-242GHz Miniaturized Co-Packaged PA-Antenna Array D S 1 with 29dBm Lens-less EIRP in a 0.13μm SiGe Process,15,China,,False,
SESSION 20,20.11,A 215GHz 8×8 Radiator-Oscillator Array with Robust Coupling Achieving 25.5dBm EIRP and 12.9% FTR,1,A. Elmenshawi,1,False,"Rensselaer Polytechnic Institute, Troy, NY"
SESSION 20,20.11,A 215GHz 8×8 Radiator-Oscillator Array with Robust Coupling Achieving 25.5dBm EIRP and 12.9% FTR,2,S. Muralidharan,2,False,"Oso Semiconductor, Berkeley, CA"
SESSION 20,20.11,A 215GHz 8×8 Radiator-Oscillator Array with Robust Coupling Achieving 25.5dBm EIRP and 12.9% FTR,3,M. M. Hella,1,False,"Rensselaer Polytechnic Institute, Troy, NY"
SESSION 21,21.1,"Sub-1mV-Accuracy, 24-CH Synchronous Battery Monitoring IC with Bipolar-Sampling ADCs and Calibration Engines",1,J. Han,"1,2",False,"Korea Advanced Institute of Science and Technology, Daejeon, Korea | Autosilicon, Daejeon, Korea"
SESSION 21,21.1,"Sub-1mV-Accuracy, 24-CH Synchronous Battery Monitoring IC with Bipolar-Sampling ADCs and Calibration Engines",2,S. Woo,2,False,"Autosilicon, Daejeon, Korea"
SESSION 21,21.1,"Sub-1mV-Accuracy, 24-CH Synchronous Battery Monitoring IC with Bipolar-Sampling ADCs and Calibration Engines",3,K-S. Oh,2,False,"Autosilicon, Daejeon, Korea"
SESSION 21,21.1,"Sub-1mV-Accuracy, 24-CH Synchronous Battery Monitoring IC with Bipolar-Sampling ADCs and Calibration Engines",4,D. Kim,2,False,"Autosilicon, Daejeon, Korea"
SESSION 21,21.1,"Sub-1mV-Accuracy, 24-CH Synchronous Battery Monitoring IC with Bipolar-Sampling ADCs and Calibration Engines",5,Y. Ko,2,False,"Autosilicon, Daejeon, Korea"
SESSION 21,21.1,"Sub-1mV-Accuracy, 24-CH Synchronous Battery Monitoring IC with Bipolar-Sampling ADCs and Calibration Engines",6,W-J. Choi,"1,2",False,"Korea Advanced Institute of Science and Technology, Daejeon, Korea | Autosilicon, Daejeon, Korea"
SESSION 21,21.1,"Sub-1mV-Accuracy, 24-CH Synchronous Battery Monitoring IC with Bipolar-Sampling ADCs and Calibration Engines",7,S. Han,2,False,"Autosilicon, Daejeon, Korea"
SESSION 21,21.1,"Sub-1mV-Accuracy, 24-CH Synchronous Battery Monitoring IC with Bipolar-Sampling ADCs and Calibration Engines",8,K. Park,2,False,"Autosilicon, Daejeon, Korea"
SESSION 21,21.1,"Sub-1mV-Accuracy, 24-CH Synchronous Battery Monitoring IC with Bipolar-Sampling ADCs and Calibration Engines",9,J. Choi,2,False,"Autosilicon, Daejeon, Korea"
SESSION 21,21.1,"Sub-1mV-Accuracy, 24-CH Synchronous Battery Monitoring IC with Bipolar-Sampling ADCs and Calibration Engines",10,J. Lee,2,False,"Autosilicon, Daejeon, Korea"
SESSION 21,21.1,"Sub-1mV-Accuracy, 24-CH Synchronous Battery Monitoring IC with Bipolar-Sampling ADCs and Calibration Engines",11,J-Y. Jeon,2,False,"Autosilicon, Daejeon, Korea"
SESSION 21,21.1,"Sub-1mV-Accuracy, 24-CH Synchronous Battery Monitoring IC with Bipolar-Sampling ADCs and Calibration Engines",12,Y-S. Son,2,False,"Autosilicon, Daejeon, Korea"
SESSION 21,21.1,"Sub-1mV-Accuracy, 24-CH Synchronous Battery Monitoring IC with Bipolar-Sampling ADCs and Calibration Engines",13,S-G. Lee,1,False,"Korea Advanced Institute of Science and Technology, Daejeon, Korea"
SESSION 21,21.1,"Sub-1mV-Accuracy, 24-CH Synchronous Battery Monitoring IC with Bipolar-Sampling ADCs and Calibration Engines",14,K. Kwon,1,False,"Korea Advanced Institute of Science and Technology, Daejeon, Korea"
SESSION 21,21.2,A Fully Integrated GMR Biosensor with On-Chip Coils and Sensors D S 2 Achieving 605 Resolution FoM for Multiplexed PoC Diagnostics,1,M. Wu,1,False,"University of California, San Diego, CA"
SESSION 21,21.2,A Fully Integrated GMR Biosensor with On-Chip Coils and Sensors D S 2 Achieving 605 Resolution FoM for Multiplexed PoC Diagnostics,2,R. Lassalle-Balier,2,False,"Allegro MicroSystems, Chavanod, France"
SESSION 21,21.2,A Fully Integrated GMR Biosensor with On-Chip Coils and Sensors D S 2 Achieving 605 Resolution FoM for Multiplexed PoC Diagnostics,3,P. Aguirre,3,False,"Allegro MicroSystems, Montevideo, Uruguay"
SESSION 21,21.2,A Fully Integrated GMR Biosensor with On-Chip Coils and Sensors D S 2 Achieving 605 Resolution FoM for Multiplexed PoC Diagnostics,4,F. Ferrer,3,False,"Allegro MicroSystems, Montevideo, Uruguay"
SESSION 21,21.2,A Fully Integrated GMR Biosensor with On-Chip Coils and Sensors D S 2 Achieving 605 Resolution FoM for Multiplexed PoC Diagnostics,5,S. Haji Alizad,4,False,"Allegro MicroSystems, Manchester, NH"
SESSION 21,21.2,A Fully Integrated GMR Biosensor with On-Chip Coils and Sensors D S 2 Achieving 605 Resolution FoM for Multiplexed PoC Diagnostics,6,S. Kummari,1,False,"University of California, San Diego, CA"
SESSION 21,21.2,A Fully Integrated GMR Biosensor with On-Chip Coils and Sensors D S 2 Achieving 605 Resolution FoM for Multiplexed PoC Diagnostics,7,A. Latham,4,False,"Allegro MicroSystems, Manchester, NH"
SESSION 21,21.2,A Fully Integrated GMR Biosensor with On-Chip Coils and Sensors D S 2 Achieving 605 Resolution FoM for Multiplexed PoC Diagnostics,8,D. A. Hall,1,False,"University of California, San Diego, CA"
SESSION 21,21.3,A Temperature- and Aging-Compensated TMR Current Sensor with ±0.13% Sensitivity Variation from -40°C to 120°C,1,T. Qu,,False,"Fudan University, Shanghai, China"
SESSION 21,21.3,A Temperature- and Aging-Compensated TMR Current Sensor with ±0.13% Sensitivity Variation from -40°C to 120°C,2,N. Wang,,False,"Fudan University, Shanghai, China"
SESSION 21,21.3,A Temperature- and Aging-Compensated TMR Current Sensor with ±0.13% Sensitivity Variation from -40°C to 120°C,3,K. Zhou,,False,"Fudan University, Shanghai, China"
SESSION 21,21.3,A Temperature- and Aging-Compensated TMR Current Sensor with ±0.13% Sensitivity Variation from -40°C to 120°C,4,J. Liu,,False,"Fudan University, Shanghai, China"
SESSION 21,21.3,A Temperature- and Aging-Compensated TMR Current Sensor with ±0.13% Sensitivity Variation from -40°C to 120°C,5,L. Xiang,,False,"Fudan University, Shanghai, China"
SESSION 21,21.3,A Temperature- and Aging-Compensated TMR Current Sensor with ±0.13% Sensitivity Variation from -40°C to 120°C,6,M. Sun,,False,"Fudan University, Shanghai, China"
SESSION 21,21.3,A Temperature- and Aging-Compensated TMR Current Sensor with ±0.13% Sensitivity Variation from -40°C to 120°C,7,Z. Hong,,False,"Fudan University, Shanghai, China"
SESSION 21,21.3,A Temperature- and Aging-Compensated TMR Current Sensor with ±0.13% Sensitivity Variation from -40°C to 120°C,8,X. Zeng,,False,"Fudan University, Shanghai, China"
SESSION 21,21.3,A Temperature- and Aging-Compensated TMR Current Sensor with ±0.13% Sensitivity Variation from -40°C to 120°C,9,J. Xu,,False,"Fudan University, Shanghai, China"
SESSION 21,21.5,A 0.6V 625um2 Fully Stacked RC-Based Temperature Sensor Using Low TCR Metal Resistor Achieving 0.017nJ·%2-Accuracy FoM in 2nm Gate-All-Around Process,1,H. Choi,,False,"Samsung Electronics, Yongin, Korea"
SESSION 21,21.5,A 0.6V 625um2 Fully Stacked RC-Based Temperature Sensor Using Low TCR Metal Resistor Achieving 0.017nJ·%2-Accuracy FoM in 2nm Gate-All-Around Process,2,J. Kim,,False,"Samsung Electronics, Yongin, Korea"
SESSION 21,21.5,A 0.6V 625um2 Fully Stacked RC-Based Temperature Sensor Using Low TCR Metal Resistor Achieving 0.017nJ·%2-Accuracy FoM in 2nm Gate-All-Around Process,3,W. Jung,,False,"Samsung Electronics, Yongin, Korea"
SESSION 21,21.5,A 0.6V 625um2 Fully Stacked RC-Based Temperature Sensor Using Low TCR Metal Resistor Achieving 0.017nJ·%2-Accuracy FoM in 2nm Gate-All-Around Process,4,S. Yoo,,False,"Samsung Electronics, Yongin, Korea"
SESSION 21,21.5,A 0.6V 625um2 Fully Stacked RC-Based Temperature Sensor Using Low TCR Metal Resistor Achieving 0.017nJ·%2-Accuracy FoM in 2nm Gate-All-Around Process,5,J-H. Yang,,False,"Samsung Electronics, Yongin, Korea"
SESSION 21,21.5,A 0.6V 625um2 Fully Stacked RC-Based Temperature Sensor Using Low TCR Metal Resistor Achieving 0.017nJ·%2-Accuracy FoM in 2nm Gate-All-Around Process,6,S. Lee,,False,"Samsung Electronics, Yongin, Korea"
SESSION 21,21.5,A 0.6V 625um2 Fully Stacked RC-Based Temperature Sensor Using Low TCR Metal Resistor Achieving 0.017nJ·%2-Accuracy FoM in 2nm Gate-All-Around Process,7,J. Park,,False,"Samsung Electronics, Yongin, Korea"
SESSION 21,21.5,A 0.6V 625um2 Fully Stacked RC-Based Temperature Sensor Using Low TCR Metal Resistor Achieving 0.017nJ·%2-Accuracy FoM in 2nm Gate-All-Around Process,8,M. Choi,,False,"Samsung Electronics, Yongin, Korea"
SESSION 21,21.5,A 0.6V 625um2 Fully Stacked RC-Based Temperature Sensor Using Low TCR Metal Resistor Achieving 0.017nJ·%2-Accuracy FoM in 2nm Gate-All-Around Process,9,B. Rhew,,False,"Samsung Electronics, Yongin, Korea"
SESSION 21,21.6,A ±60mA-Inaccuracy Low-Side Average Current Sensor with Operating-Conditions-Insensitive Control Supporting 0.1-to-3A Load Range and Sub-100ns Sample Time for Automotive USB Charge Application,1,J-J. Kuang,"1,2",False,"University of Electronic Science and Technology of China, Chengdu, China | SouthChip Semiconductor Technology, Chengdu, China"
SESSION 21,21.6,A ±60mA-Inaccuracy Low-Side Average Current Sensor with Operating-Conditions-Insensitive Control Supporting 0.1-to-3A Load Range and Sub-100ns Sample Time for Automotive USB Charge Application,2,X. Ming,1,False,"University of Electronic Science and Technology of China, Chengdu, China"
SESSION 21,21.6,A ±60mA-Inaccuracy Low-Side Average Current Sensor with Operating-Conditions-Insensitive Control Supporting 0.1-to-3A Load Range and Sub-100ns Sample Time for Automotive USB Charge Application,3,X-C. Gong,1,False,"University of Electronic Science and Technology of China, Chengdu, China"
SESSION 21,21.6,A ±60mA-Inaccuracy Low-Side Average Current Sensor with Operating-Conditions-Insensitive Control Supporting 0.1-to-3A Load Range and Sub-100ns Sample Time for Automotive USB Charge Application,4,T-C. Lang,2,False,"SouthChip Semiconductor Technology, Chengdu, China"
SESSION 21,21.6,A ±60mA-Inaccuracy Low-Side Average Current Sensor with Operating-Conditions-Insensitive Control Supporting 0.1-to-3A Load Range and Sub-100ns Sample Time for Automotive USB Charge Application,5,X. Geng,2,False,"SouthChip Semiconductor Technology, Chengdu, China"
SESSION 21,21.6,A ±60mA-Inaccuracy Low-Side Average Current Sensor with Operating-Conditions-Insensitive Control Supporting 0.1-to-3A Load Range and Sub-100ns Sample Time for Automotive USB Charge Application,6,B. Zhang,1,False,"University of Electronic Science and Technology of China, Chengdu, China"
SESSION 21,21.7,A Battery-Free Wireless Electrochemical-Interface SoC Featuring D S 1 143dB Dynamic Range for Multimodal Wearables,1,W. Wang,,False,"Zhejiang University, Hangzhou, China"
SESSION 21,21.7,A Battery-Free Wireless Electrochemical-Interface SoC Featuring D S 1 143dB Dynamic Range for Multimodal Wearables,2,Y. Shen,,False,"Zhejiang University, Hangzhou, China"
SESSION 21,21.7,A Battery-Free Wireless Electrochemical-Interface SoC Featuring D S 1 143dB Dynamic Range for Multimodal Wearables,3,T. Cai,,False,"Zhejiang University, Hangzhou, China"
SESSION 21,21.7,A Battery-Free Wireless Electrochemical-Interface SoC Featuring D S 1 143dB Dynamic Range for Multimodal Wearables,4,Q. Xiao,,False,"Zhejiang University, Hangzhou, China"
SESSION 21,21.7,A Battery-Free Wireless Electrochemical-Interface SoC Featuring D S 1 143dB Dynamic Range for Multimodal Wearables,5,Y. Luo,,False,"Zhejiang University, Hangzhou, China"
SESSION 21,21.7,A Battery-Free Wireless Electrochemical-Interface SoC Featuring D S 1 143dB Dynamic Range for Multimodal Wearables,6,B. Zhao,,False,"Zhejiang University, Hangzhou, China"
SESSION 21,21.8,A CMOS Hybrid Common-Gate Current-Integrating Sampler with >37dB SNDR Across 51GHz BW in a 128GS/s Front-End,1,J. Dai,1,False,"Tsinghua University, Beijing, China"
SESSION 21,21.8,A CMOS Hybrid Common-Gate Current-Integrating Sampler with >37dB SNDR Across 51GHz BW in a 128GS/s Front-End,2,Y. Zhong,1,False,"Tsinghua University, Beijing, China"
SESSION 21,21.8,A CMOS Hybrid Common-Gate Current-Integrating Sampler with >37dB SNDR Across 51GHz BW in a 128GS/s Front-End,3,Y. Tao,1,False,"Tsinghua University, Beijing, China"
SESSION 21,21.8,A CMOS Hybrid Common-Gate Current-Integrating Sampler with >37dB SNDR Across 51GHz BW in a 128GS/s Front-End,4,A. Zhang,1,False,"Tsinghua University, Beijing, China"
SESSION 21,21.8,A CMOS Hybrid Common-Gate Current-Integrating Sampler with >37dB SNDR Across 51GHz BW in a 128GS/s Front-End,5,M. Zhan,1,False,"Tsinghua University, Beijing, China"
SESSION 21,21.8,A CMOS Hybrid Common-Gate Current-Integrating Sampler with >37dB SNDR Across 51GHz BW in a 128GS/s Front-End,6,H. Zhang,2,False,"Magnichip, Nanjing, China"
SESSION 21,21.8,A CMOS Hybrid Common-Gate Current-Integrating Sampler with >37dB SNDR Across 51GHz BW in a 128GS/s Front-End,7,L. Jie,1,False,"Tsinghua University, Beijing, China"
SESSION 21,21.8,A CMOS Hybrid Common-Gate Current-Integrating Sampler with >37dB SNDR Across 51GHz BW in a 128GS/s Front-End,8,N. Sun,1,False,"Tsinghua University, Beijing, China"
SESSION 21,21.9,A -82.3dB THD+N 60V Fully Integrated Shunt-Resistor-Based In-Line Current Sensor with DLL-Assisted Dynamic Body-Biasing Technique,1,H. Ma,,False,"TU Delft, Delft, The Netherlands"
SESSION 21,21.9,A -82.3dB THD+N 60V Fully Integrated Shunt-Resistor-Based In-Line Current Sensor with DLL-Assisted Dynamic Body-Biasing Technique,2,H. Zhang,,False,"TU Delft, Delft, The Netherlands"
SESSION 21,21.9,A -82.3dB THD+N 60V Fully Integrated Shunt-Resistor-Based In-Line Current Sensor with DLL-Assisted Dynamic Body-Biasing Technique,3,Q. Fan,,False,"TU Delft, Delft, The Netherlands"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.1,A Cryo-CMOS Color-Center Quantum Controller with Diamond Waveguide Micro-Chiplet Integration,1,J. Wang,,False,"Massachusetts Institute of Technology, Cambridge, MA"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.1,A Cryo-CMOS Color-Center Quantum Controller with Diamond Waveguide Micro-Chiplet Integration,2,Y. Han,,False,"Massachusetts Institute of Technology, Cambridge, MA"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.1,A Cryo-CMOS Color-Center Quantum Controller with Diamond Waveguide Micro-Chiplet Integration,3,I. B. Harris,,False,"Massachusetts Institute of Technology, Cambridge, MA"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.1,A Cryo-CMOS Color-Center Quantum Controller with Diamond Waveguide Micro-Chiplet Integration,4,E. Lee,,False,"Massachusetts Institute of Technology, Cambridge, MA"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.1,A Cryo-CMOS Color-Center Quantum Controller with Diamond Waveguide Micro-Chiplet Integration,5,Y. Hu,,False,"Massachusetts Institute of Technology, Cambridge, MA"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.1,A Cryo-CMOS Color-Center Quantum Controller with Diamond Waveguide Micro-Chiplet Integration,6,D. Liu,,False,"Massachusetts Institute of Technology, Cambridge, MA"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.1,A Cryo-CMOS Color-Center Quantum Controller with Diamond Waveguide Micro-Chiplet Integration,7,D. Englund,,False,"Massachusetts Institute of Technology, Cambridge, MA"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.1,A Cryo-CMOS Color-Center Quantum Controller with Diamond Waveguide Micro-Chiplet Integration,8,R. Han,,False,"Massachusetts Institute of Technology, Cambridge, MA"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,1,K. Tien,1,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,2,D. J. Frank,1,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,3,J. F. Bulzacchelli,1,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,4,P. Rosno,2,False,"IBM Systems, Rochester, MN"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,5,D. Moertl,2,False,"IBM Systems, Rochester, MN"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,6,J. Timmerwilke,1,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,7,A. Noori,1,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,8,D. Underwood,1,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,9,K. Inoue,1,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,10,S. Ray,1,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,11,D. Ramirez,2,False,"IBM Systems, Rochester, MN"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,12,T. J. Schmerbeck,2,False,"IBM Systems, Rochester, MN"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,13,B. Snell,2,False,"IBM Systems, Rochester, MN"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,14,J. Ekman,2,False,"IBM Systems, Rochester, MN"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,15,R. Black,2,False,"IBM Systems, Rochester, MN"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,16,M. Yeck,1,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,17,T. Haselhorst,2,False,"IBM Systems, Rochester, MN"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,18,E. Erickson,2,False,"IBM Systems, Rochester, MN"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,19,K. Demsky,2,False,"IBM Systems, Rochester, MN"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,20,C. W. Baks,1,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,21,J. Kaus,2,False,"IBM Systems, Rochester, MN"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,22,A. Ruffino,3,False,"IBM Zurich Research Laboratory, Rueschlikon, Switzerland"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,23,P. A. Francese,3,False,"IBM Zurich Research Laboratory, Rueschlikon, Switzerland"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,24,A. Davies,2,False,"IBM Systems, Rochester, MN"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,25,S. Chakraborty,1,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,26,S. Lekuch,1,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,27,B. P. Gaucher,1,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,28,B. Sadhu,1,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,29,S. M. Willenborg,2,False,"IBM Systems, Rochester, MN"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.2,A 16-Channel Low-Power Cryo-CMOS Flux Control Pulse Generator ASIC in 14nm FinFET Technology,30,D. J. Friedman,1,False,"IBM T. J. Watson Research Center, Yorktown Heights, NY"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.3,A Multi-Qubit Cryo-CMOS SoC with Polar-Based Electron-Spin and PDM-Based Nuclear-Spin Controllers for Color Centers in Diamond,1,N. Fakkel,,True,"TU Delft, Delft, The Netherlands"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.3,A Multi-Qubit Cryo-CMOS SoC with Polar-Based Electron-Spin and PDM-Based Nuclear-Spin Controllers for Color Centers in Diamond,2,L. Enthoven,,True,"TU Delft, Delft, The Netherlands"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.3,A Multi-Qubit Cryo-CMOS SoC with Polar-Based Electron-Spin and PDM-Based Nuclear-Spin Controllers for Color Centers in Diamond,3,M. A. Elbadry,,False,"TU Delft, Delft, The Netherlands"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.3,A Multi-Qubit Cryo-CMOS SoC with Polar-Based Electron-Spin and PDM-Based Nuclear-Spin Controllers for Color Centers in Diamond,4,H. B. van Ommen,,False,"TU Delft, Delft, The Netherlands"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.3,A Multi-Qubit Cryo-CMOS SoC with Polar-Based Electron-Spin and PDM-Based Nuclear-Spin Controllers for Color Centers in Diamond,5,M. van Riggelen,,False,"TU Delft, Delft, The Netherlands"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.3,A Multi-Qubit Cryo-CMOS SoC with Polar-Based Electron-Spin and PDM-Based Nuclear-Spin Controllers for Color Centers in Diamond,6,J. Yun,,False,"TU Delft, Delft, The Netherlands"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.3,A Multi-Qubit Cryo-CMOS SoC with Polar-Based Electron-Spin and PDM-Based Nuclear-Spin Controllers for Color Centers in Diamond,7,T. H. Taminiau,,False,"TU Delft, Delft, The Netherlands"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.3,A Multi-Qubit Cryo-CMOS SoC with Polar-Based Electron-Spin and PDM-Based Nuclear-Spin Controllers for Color Centers in Diamond,8,F. Sebastiano,,True,"TU Delft, Delft, The Netherlands"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.3,A Multi-Qubit Cryo-CMOS SoC with Polar-Based Electron-Spin and PDM-Based Nuclear-Spin Controllers for Color Centers in Diamond,9,M. Babaie,,True,"TU Delft, Delft, The Netherlands"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.4,A Radiation-Hardened Self-Healing CMOS Imager with Online Pixel/Logic Annealing and Tile-Adaptive Compression for Space Applications,1,Q. Cheng,"1,2",True,"Southern University of Science and Technology, Shenzhen, China | Kyoto University, Kyoto, Japan"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.4,A Radiation-Hardened Self-Healing CMOS Imager with Online Pixel/Logic Annealing and Tile-Adaptive Compression for Space Applications,2,Z. Yang,1,True,"Southern University of Science and Technology, Shenzhen, China"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.4,A Radiation-Hardened Self-Healing CMOS Imager with Online Pixel/Logic Annealing and Tile-Adaptive Compression for Space Applications,3,H. Li,2,False,"Kyoto University, Kyoto, Japan"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.4,A Radiation-Hardened Self-Healing CMOS Imager with Online Pixel/Logic Annealing and Tile-Adaptive Compression for Space Applications,4,Q. Li,1,False,"Southern University of Science and Technology, Shenzhen, China"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.4,A Radiation-Hardened Self-Healing CMOS Imager with Online Pixel/Logic Annealing and Tile-Adaptive Compression for Space Applications,5,Z. Kong,1,False,"Southern University of Science and Technology, Shenzhen, China"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.4,A Radiation-Hardened Self-Healing CMOS Imager with Online Pixel/Logic Annealing and Tile-Adaptive Compression for Space Applications,6,G. Niu,1,False,"Southern University of Science and Technology, Shenzhen, China"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.4,A Radiation-Hardened Self-Healing CMOS Imager with Online Pixel/Logic Annealing and Tile-Adaptive Compression for Space Applications,7,Y. Liang,1,False,"Southern University of Science and Technology, Shenzhen, China"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.4,A Radiation-Hardened Self-Healing CMOS Imager with Online Pixel/Logic Annealing and Tile-Adaptive Compression for Space Applications,8,J. Li,1,False,"Southern University of Science and Technology, Shenzhen, China"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.4,A Radiation-Hardened Self-Healing CMOS Imager with Online Pixel/Logic Annealing and Tile-Adaptive Compression for Space Applications,9,J. Yoo,3,False,"Seoul National University, Seoul, Korea"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.4,A Radiation-Hardened Self-Healing CMOS Imager with Online Pixel/Logic Annealing and Tile-Adaptive Compression for Space Applications,10,M. Hashimoto,2,False,"Kyoto University, Kyoto, Japan"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.4,A Radiation-Hardened Self-Healing CMOS Imager with Online Pixel/Logic Annealing and Tile-Adaptive Compression for Space Applications,11,L. Lin,1,False,"Southern University of Science and Technology, Shenzhen, China"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.5,A 500kGy Radiation-Hardened 2.4GHz Wi-Fi Receiver for Innovative Nuclear Power Plant Decommissioning,1,Y. Narukiyo,1,False,"Institute of Science Tokyo, Tokyo, Japan"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.5,A 500kGy Radiation-Hardened 2.4GHz Wi-Fi Receiver for Innovative Nuclear Power Plant Decommissioning,2,S. Kato,1,False,"Institute of Science Tokyo, Tokyo, Japan"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.5,A 500kGy Radiation-Hardened 2.4GHz Wi-Fi Receiver for Innovative Nuclear Power Plant Decommissioning,3,K. Yanaka,1,False,"Institute of Science Tokyo, Tokyo, Japan"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.5,A 500kGy Radiation-Hardened 2.4GHz Wi-Fi Receiver for Innovative Nuclear Power Plant Decommissioning,4,Y. Takahashi,1,False,"Institute of Science Tokyo, Tokyo, Japan"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.5,A 500kGy Radiation-Hardened 2.4GHz Wi-Fi Receiver for Innovative Nuclear Power Plant Decommissioning,5,M. Miyahara,2,False,"High Energy Accelerator Research Organization, Ibaraki, Japan"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.5,A 500kGy Radiation-Hardened 2.4GHz Wi-Fi Receiver for Innovative Nuclear Power Plant Decommissioning,6,J. Mayeda,1,False,"Institute of Science Tokyo, Tokyo, Japan"
"SESSION 22 Tuesday, February 17th, 1:30 PM",22.5,A 500kGy Radiation-Hardened 2.4GHz Wi-Fi Receiver for Innovative Nuclear Power Plant Decommissioning,7,A. Shirane,1,False,"Institute of Science Tokyo, Tokyo, Japan"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.1,A 32Gb/s/λ 256Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3D-Stacked 7nm EIC/65nm PIC Technology,1,S. Song,1,False,"Nvidia, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.1,A 32Gb/s/λ 256Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3D-Stacked 7nm EIC/65nm PIC Technology,2,N. Mehta,1,False,"Nvidia, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.1,A 32Gb/s/λ 256Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3D-Stacked 7nm EIC/65nm PIC Technology,3,N. Nedovic,1,False,"Nvidia, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.1,A 32Gb/s/λ 256Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3D-Stacked 7nm EIC/65nm PIC Technology,4,A. Rekhi,1,False,"Nvidia, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.1,A 32Gb/s/λ 256Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3D-Stacked 7nm EIC/65nm PIC Technology,5,G. Kalogerakis,1,False,"Nvidia, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.1,A 32Gb/s/λ 256Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3D-Stacked 7nm EIC/65nm PIC Technology,6,L. Xu,1,False,"Nvidia, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.1,A 32Gb/s/λ 256Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3D-Stacked 7nm EIC/65nm PIC Technology,7,B. Zimmer,1,False,"Nvidia, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.1,A 32Gb/s/λ 256Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3D-Stacked 7nm EIC/65nm PIC Technology,8,S. G. Tell,2,False,"Nvidia, Durham, NC"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.1,A 32Gb/s/λ 256Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3D-Stacked 7nm EIC/65nm PIC Technology,9,Y. Nishi,1,False,"Nvidia, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.1,A 32Gb/s/λ 256Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3D-Stacked 7nm EIC/65nm PIC Technology,10,X. Chen,1,False,"Nvidia, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.1,A 32Gb/s/λ 256Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3D-Stacked 7nm EIC/65nm PIC Technology,11,W. Lopes,1,False,"Nvidia, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.1,A 32Gb/s/λ 256Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3D-Stacked 7nm EIC/65nm PIC Technology,12,B. G. Lee,3,False,"Nvidia, Ridgefield, CT"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.1,A 32Gb/s/λ 256Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3D-Stacked 7nm EIC/65nm PIC Technology,13,T. H. Greer III,2,False,"Nvidia, Durham, NC"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.1,A 32Gb/s/λ 256Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3D-Stacked 7nm EIC/65nm PIC Technology,14,C. T. Gray,2,False,"Nvidia, Durham, NC"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,1,M. Sosio,1,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,2,C. Nani,1,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,3,E. Monaco,1,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,4,N. Ghittori,1,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,5,D. Albano,1,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,6,A. Di Pasquo,1,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,7,A. Bosi,1,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,8,T. Lovitt,2,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,9,G. Gira,1,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,10,F. Martinelli,1,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,11,V. Karam,2,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,12,D. Khanna,2,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,13,M. N. Khiarak,2,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,14,S. Cyrusian,3,False,"Marvell, Irvine, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,15,M. Davoodi,3,False,"Marvell, Irvine, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,16,M. Garampazzi,1,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,17,N. N. Miral,1,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,18,F. Giunco,1,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,19,I. Fabiano,1,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,20,N. Codega,1,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,21,C. Asero,1,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,22,D. L. Herbas,1,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,23,E. Temporiti,1,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,24,S. Scouten,2,False,"Marvell, Irvine, CA | Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,25,K. Kota,3,False,"Marvell, Irvine, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,26,Y. Fu,4,False,"Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,27,R. Jin,3,False,"Marvell, Irvine, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,28,J. Mueller,4,False,"Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,29,M. Leung,3,False,"Marvell, Irvine, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,30,A. Farhoodfar,4,False,"Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,31,S. Jantzi,3,False,"Marvell, Irvine, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.2,A 2-Channel 800Gb/s Transceiver for Coherent-Lite Applications D S 1 with <300ns Latency in 5nm FinFET,32,K. Chang,4,False,"Marvell, Santa Clara, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.3,A 2×500Gb/s Monolithic Silicon-Photonic DWDM PAM-4 D S 1 Transceiver in 45nm CMOS SOI,1,Z. Xu,,True,"Huazhong University of Science and Technology, Wuhan, China"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.3,A 2×500Gb/s Monolithic Silicon-Photonic DWDM PAM-4 D S 1 Transceiver in 45nm CMOS SOI,2,Y. Lin,,True,"Huazhong University of Science and Technology, Wuhan, China"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.3,A 2×500Gb/s Monolithic Silicon-Photonic DWDM PAM-4 D S 1 Transceiver in 45nm CMOS SOI,3,J. Jin,,True,"Huazhong University of Science and Technology, Wuhan, China"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.3,A 2×500Gb/s Monolithic Silicon-Photonic DWDM PAM-4 D S 1 Transceiver in 45nm CMOS SOI,4,Z. Ye,,True,"Huazhong University of Science and Technology, Wuhan, China"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.3,A 2×500Gb/s Monolithic Silicon-Photonic DWDM PAM-4 D S 1 Transceiver in 45nm CMOS SOI,5,D. Xu,,False,"Huazhong University of Science and Technology, Wuhan, China"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.3,A 2×500Gb/s Monolithic Silicon-Photonic DWDM PAM-4 D S 1 Transceiver in 45nm CMOS SOI,6,A. Xu,,False,"Huazhong University of Science and Technology, Wuhan, China"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.3,A 2×500Gb/s Monolithic Silicon-Photonic DWDM PAM-4 D S 1 Transceiver in 45nm CMOS SOI,7,C. Sheng,,False,"Huazhong University of Science and Technology, Wuhan, China"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.3,A 2×500Gb/s Monolithic Silicon-Photonic DWDM PAM-4 D S 1 Transceiver in 45nm CMOS SOI,8,B. Hong,,False,"Huazhong University of Science and Technology, Wuhan, China"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.3,A 2×500Gb/s Monolithic Silicon-Photonic DWDM PAM-4 D S 1 Transceiver in 45nm CMOS SOI,9,X. Bi,,False,"Huazhong University of Science and Technology, Wuhan, China"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,1,M. Kashmiri,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,2,A. Yadav,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,3,J. Namkoong,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,4,B. Nakhkoob,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,5,T. Kao,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,6,S. Shen,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,7,V. Pandey,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,8,K-C. Chen,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,9,J. Han,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,10,S. Gaddam,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,11,S. Kazemkhani,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,12,S. Y. Kim,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,13,S. Maangat,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,14,B. Nguyen,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,15,M. Robinson,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,16,H. Hedayati,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,17,Broadcom,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,18,San Jose,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.4,A 6.4Tb/s 4.2pJ/b Co-Packaged Optics ASIC with Direct-Drive D S 1 Integrated TIA and Retimed Segmented Mach-Zehnder Modulator Driver in 7nm FinFET,19,CA,,False,
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.5,A 212Gb/s/λ 0.91pJ/b Direct-Drive O-Band Monolithic Coherent Transmitter Based on Carrier-Injection-Mode Mach-Zehnder Modulator,1,A. R. Chowdhury,1,False,"University of California, Berkeley, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.5,A 212Gb/s/λ 0.91pJ/b Direct-Drive O-Band Monolithic Coherent Transmitter Based on Carrier-Injection-Mode Mach-Zehnder Modulator,2,W. Rahman,1,False,"University of California, Berkeley, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.5,A 212Gb/s/λ 0.91pJ/b Direct-Drive O-Band Monolithic Coherent Transmitter Based on Carrier-Injection-Mode Mach-Zehnder Modulator,3,A. ElShater,2,False,"MediaTek, Irvine, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.5,A 212Gb/s/λ 0.91pJ/b Direct-Drive O-Band Monolithic Coherent Transmitter Based on Carrier-Injection-Mode Mach-Zehnder Modulator,4,T. Ali,2,False,"MediaTek, Irvine, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.5,A 212Gb/s/λ 0.91pJ/b Direct-Drive O-Band Monolithic Coherent Transmitter Based on Carrier-Injection-Mode Mach-Zehnder Modulator,5,V. Stojanovic,"1,3",False,"University of California, Berkeley, CA | Ayar Labs, San Jose, CA"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.6,A 112Gb/s NRZ Heterodyne Detection 23ns Settled Burst-Mode RX with CD Suppression and Envelope Demodulation for 100G PON,1,C. Wang,,False,"imec - Ghent University, Ghent, Belgium"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.6,A 112Gb/s NRZ Heterodyne Detection 23ns Settled Burst-Mode RX with CD Suppression and Envelope Demodulation for 100G PON,2,Y. Gu,,False,"imec - Ghent University, Ghent, Belgium"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.6,A 112Gb/s NRZ Heterodyne Detection 23ns Settled Burst-Mode RX with CD Suppression and Envelope Demodulation for 100G PON,3,G. Coudyzer,,False,"imec - Ghent University, Ghent, Belgium"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.6,A 112Gb/s NRZ Heterodyne Detection 23ns Settled Burst-Mode RX with CD Suppression and Envelope Demodulation for 100G PON,4,S. Niu,,False,"imec - Ghent University, Ghent, Belgium"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.6,A 112Gb/s NRZ Heterodyne Detection 23ns Settled Burst-Mode RX with CD Suppression and Envelope Demodulation for 100G PON,5,J. Zhang,,False,"imec - Ghent University, Ghent, Belgium"
"SESSION 23 Tuesday, February 17th, 3:35 PM",23.6,A 112Gb/s NRZ Heterodyne Detection 23ns Settled Burst-Mode RX with CD Suppression and Envelope Demodulation for 100G PON,6,X. Yin,,False,"imec - Ghent University, Ghent, Belgium"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.1,A 28nm CMOS 1-Chip In-Pixel Memory Backplane Circuit with Pixel-Level Sensing and Compensation for 6652-PPI MicroLED AR Glasses,1,Y. Kwon,,False,"Samsung Electronics, Suwon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.1,A 28nm CMOS 1-Chip In-Pixel Memory Backplane Circuit with Pixel-Level Sensing and Compensation for 6652-PPI MicroLED AR Glasses,2,S. Kim,,False,"Samsung Electronics, Suwon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.1,A 28nm CMOS 1-Chip In-Pixel Memory Backplane Circuit with Pixel-Level Sensing and Compensation for 6652-PPI MicroLED AR Glasses,3,Y. Choi,,False,"Samsung Electronics, Suwon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.1,A 28nm CMOS 1-Chip In-Pixel Memory Backplane Circuit with Pixel-Level Sensing and Compensation for 6652-PPI MicroLED AR Glasses,4,T. Kwon,,False,"Samsung Electronics, Suwon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.1,A 28nm CMOS 1-Chip In-Pixel Memory Backplane Circuit with Pixel-Level Sensing and Compensation for 6652-PPI MicroLED AR Glasses,5,S. Ryu,,False,"Samsung Electronics, Suwon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.1,A 28nm CMOS 1-Chip In-Pixel Memory Backplane Circuit with Pixel-Level Sensing and Compensation for 6652-PPI MicroLED AR Glasses,6,S. Na,,False,"Samsung Electronics, Suwon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.1,A 28nm CMOS 1-Chip In-Pixel Memory Backplane Circuit with Pixel-Level Sensing and Compensation for 6652-PPI MicroLED AR Glasses,7,K. Kim,,False,"Samsung Electronics, Suwon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.1,A 28nm CMOS 1-Chip In-Pixel Memory Backplane Circuit with Pixel-Level Sensing and Compensation for 6652-PPI MicroLED AR Glasses,8,U. Song,,False,"Samsung Electronics, Suwon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.1,A 28nm CMOS 1-Chip In-Pixel Memory Backplane Circuit with Pixel-Level Sensing and Compensation for 6652-PPI MicroLED AR Glasses,9,H-W. Lim,,False,"Samsung Electronics, Suwon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.1,A 28nm CMOS 1-Chip In-Pixel Memory Backplane Circuit with Pixel-Level Sensing and Compensation for 6652-PPI MicroLED AR Glasses,10,J. Lee,,False,"Samsung Electronics, Suwon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.1,A 28nm CMOS 1-Chip In-Pixel Memory Backplane Circuit with Pixel-Level Sensing and Compensation for 6652-PPI MicroLED AR Glasses,11,J-Y. Lee,,False,"Samsung Electronics, Suwon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.2,"A 4042-PPI 10b 240Hz Digital-PWM CMOS Backplane for Micro-LED-on-Silicon Displays with a Shared, Unified Memory-in-Pixel Architecture",1,K. Kim,,False,"KAIST, Daejeon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.2,"A 4042-PPI 10b 240Hz Digital-PWM CMOS Backplane for Micro-LED-on-Silicon Displays with a Shared, Unified Memory-in-Pixel Architecture",2,J-G. Lee,,False,"KAIST, Daejeon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.2,"A 4042-PPI 10b 240Hz Digital-PWM CMOS Backplane for Micro-LED-on-Silicon Displays with a Shared, Unified Memory-in-Pixel Architecture",3,H-S. Kim,,False,"KAIST, Daejeon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.3,A 144mW 161Mpixels/s Tensor Display Processor for 3D Virtual Reality,1,C-Y. Lee,,False,"National Taiwan University, Taipei, Taiwan"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.3,A 144mW 161Mpixels/s Tensor Display Processor for 3D Virtual Reality,2,Y-F. Tsai,,False,"National Taiwan University, Taipei, Taiwan"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.3,A 144mW 161Mpixels/s Tensor Display Processor for 3D Virtual Reality,3,Y-S. Lin,,False,"National Taiwan University, Taipei, Taiwan"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.3,A 144mW 161Mpixels/s Tensor Display Processor for 3D Virtual Reality,4,C-H. Yang,,False,"National Taiwan University, Taipei, Taiwan"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.4,A 512ch 10b Source-Driver IC with Current-Mode Auto-Zeroing Scheme Achieving 1.4mV DVO and 600ns 1-Horizontal Time for Mobile OLED Displays,1,Y. Park,,False,"KAIST, Daejeon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.4,A 512ch 10b Source-Driver IC with Current-Mode Auto-Zeroing Scheme Achieving 1.4mV DVO and 600ns 1-Horizontal Time for Mobile OLED Displays,2,G-W. Lim,,False,"KAIST, Daejeon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.4,A 512ch 10b Source-Driver IC with Current-Mode Auto-Zeroing Scheme Achieving 1.4mV DVO and 600ns 1-Horizontal Time for Mobile OLED Displays,3,H-S. Kim,,False,"KAIST, Daejeon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.5,A 10b Display Driver IC with a Pivoting Translinear-Loop DAC-in-Buffer Enabling 1μs 1-H Scan Time and 1722μm2 per Channel,1,H-J. Kim,,False,"KAIST, Daejeon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.5,A 10b Display Driver IC with a Pivoting Translinear-Loop DAC-in-Buffer Enabling 1μs 1-H Scan Time and 1722μm2 per Channel,2,Y. Park,,False,"KAIST, Daejeon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.5,A 10b Display Driver IC with a Pivoting Translinear-Loop DAC-in-Buffer Enabling 1μs 1-H Scan Time and 1722μm2 per Channel,3,K. Kim,,False,"KAIST, Daejeon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.5,A 10b Display Driver IC with a Pivoting Translinear-Loop DAC-in-Buffer Enabling 1μs 1-H Scan Time and 1722μm2 per Channel,4,S. Shin,,False,"KAIST, Daejeon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.5,A 10b Display Driver IC with a Pivoting Translinear-Loop DAC-in-Buffer Enabling 1μs 1-H Scan Time and 1722μm2 per Channel,5,H-S. Kim,,False,"KAIST, Daejeon, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.6,A Touch-Embedded OLED Display-Driver IC with Display Noise Referencing and Display Coupling Noise Prediction Based on Dedicated Neural Networks for Mobile Applications with CoE Display,1,Y-R. Jo,,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.6,A Touch-Embedded OLED Display-Driver IC with Display Noise Referencing and Display Coupling Noise Prediction Based on Dedicated Neural Networks for Mobile Applications with CoE Display,2,S. Na,,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.6,A Touch-Embedded OLED Display-Driver IC with Display Noise Referencing and Display Coupling Noise Prediction Based on Dedicated Neural Networks for Mobile Applications with CoE Display,3,S. Byun,,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.6,A Touch-Embedded OLED Display-Driver IC with Display Noise Referencing and Display Coupling Noise Prediction Based on Dedicated Neural Networks for Mobile Applications with CoE Display,4,J. Park,,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.6,A Touch-Embedded OLED Display-Driver IC with Display Noise Referencing and Display Coupling Noise Prediction Based on Dedicated Neural Networks for Mobile Applications with CoE Display,5,G. Ha,,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.6,A Touch-Embedded OLED Display-Driver IC with Display Noise Referencing and Display Coupling Noise Prediction Based on Dedicated Neural Networks for Mobile Applications with CoE Display,6,J. Ok,,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.6,A Touch-Embedded OLED Display-Driver IC with Display Noise Referencing and Display Coupling Noise Prediction Based on Dedicated Neural Networks for Mobile Applications with CoE Display,7,T-G. Song,,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.6,A Touch-Embedded OLED Display-Driver IC with Display Noise Referencing and Display Coupling Noise Prediction Based on Dedicated Neural Networks for Mobile Applications with CoE Display,8,W-N. Lee,,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.6,A Touch-Embedded OLED Display-Driver IC with Display Noise Referencing and Display Coupling Noise Prediction Based on Dedicated Neural Networks for Mobile Applications with CoE Display,9,J. Lee,,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.6,A Touch-Embedded OLED Display-Driver IC with Display Noise Referencing and Display Coupling Noise Prediction Based on Dedicated Neural Networks for Mobile Applications with CoE Display,10,H-W. Lim,,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.6,A Touch-Embedded OLED Display-Driver IC with Display Noise Referencing and Display Coupling Noise Prediction Based on Dedicated Neural Networks for Mobile Applications with CoE Display,11,S. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 24 Tuesday, February 17th, 3:35 PM",24.6,A Touch-Embedded OLED Display-Driver IC with Display Noise Referencing and Display Coupling Noise Prediction Based on Dedicated Neural Networks for Mobile Applications with CoE Display,12,J-Y. Lee,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,1,A. Golder,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,2,R. Kumar,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,3,S. Taneja,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,4,K. Race,2,False,"Intel, Austin, TX"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,5,P. Aseron,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,6,J. Greensky,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,7,W. Wang,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,8,H. Gong,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,9,L. Kethareswaran,2,False,"Intel, Austin, TX"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,10,V. Suresh,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,11,A. Vartak,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,12,A. Challagundla,2,False,"Intel, Austin, TX"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,13,J. Casas,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,14,P. Lalwaney,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,15,D. Kim,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,16,C. N. Gutierrez,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,17,E. Z. Ramos,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,18,W. Cho,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,19,J. M. Rojas Chaves,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,20,M. Steiner,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,21,D. Lake,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,22,N. Yennampelli,3,False,"Intel, Hyderabad, India"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,23,K. Nivarthi,3,False,"Intel, Hyderabad, India"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,24,K. Bijinapally,3,False,"Intel, Hyderabad, India"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,25,B. P. Talamala,3,False,"Intel, Hyderabad, India"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,26,S. Valluri,3,False,"Intel, Hyderabad, India"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,27,V. Srirambhatla,3,False,"Intel, Hyderabad, India"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,28,C. Wilkerson,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,29,R. Cammarota,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.1,HERACLES: 8192-Way SIMD Programmable Scalable D S 2 Fully-Homomorphic Encryption SoC for Privacy-Preserving Cloud Computing in Intel 3 CMOS,30,S. Mathew,1,False,"Intel, Hillsboro, OR"
SESSION 25,25.2,A 28nm 0.48mJ/boot Torus FHE Processor for Arbitrary Computation on Encrypted Data,1,X. Yu,,False,"Fudan University, Shanghai, China"
SESSION 25,25.2,A 28nm 0.48mJ/boot Torus FHE Processor for Arbitrary Computation on Encrypted Data,2,Y. Sun,,False,"Fudan University, Shanghai, China"
SESSION 25,25.2,A 28nm 0.48mJ/boot Torus FHE Processor for Arbitrary Computation on Encrypted Data,3,Y. Zhao,,False,"Fudan University, Shanghai, China"
SESSION 25,25.2,A 28nm 0.48mJ/boot Torus FHE Processor for Arbitrary Computation on Encrypted Data,4,H. Kuang,,False,"Fudan University, Shanghai, China"
SESSION 25,25.2,A 28nm 0.48mJ/boot Torus FHE Processor for Arbitrary Computation on Encrypted Data,5,S. Wang,,False,"Fudan University, Shanghai, China"
SESSION 25,25.2,A 28nm 0.48mJ/boot Torus FHE Processor for Arbitrary Computation on Encrypted Data,6,Z. Yang,,False,"Fudan University, Shanghai, China"
SESSION 25,25.2,A 28nm 0.48mJ/boot Torus FHE Processor for Arbitrary Computation on Encrypted Data,7,J. Han,,False,"Fudan University, Shanghai, China"
SESSION 25,25.3,A 16nm 0.042mm2 0.66uJ/Ops Lightweight MLWE PQC KEM with D S 2 Cryptanalysis-ASIC Co-optimization,1,A. Ghosh,1,True,"Purdue University, West Lafayette, IN"
SESSION 25,25.3,A 16nm 0.042mm2 0.66uJ/Ops Lightweight MLWE PQC KEM with D S 2 Cryptanalysis-ASIC Co-optimization,2,M-C. Li,1,True,"Purdue University, West Lafayette, IN"
SESSION 25,25.3,A 16nm 0.042mm2 0.66uJ/Ops Lightweight MLWE PQC KEM with D S 2 Cryptanalysis-ASIC Co-optimization,3,L. Ding,1,False,"Purdue University, West Lafayette, IN"
SESSION 25,25.3,A 16nm 0.042mm2 0.66uJ/Ops Lightweight MLWE PQC KEM with D S 2 Cryptanalysis-ASIC Co-optimization,4,S. Kundu,2,False,"KU Leuven ESAT, Leuven, Belgium"
SESSION 25,25.3,A 16nm 0.042mm2 0.66uJ/Ops Lightweight MLWE PQC KEM with D S 2 Cryptanalysis-ASIC Co-optimization,5,A. Sayeed,1,False,"Purdue University, West Lafayette, IN"
SESSION 25,25.3,A 16nm 0.042mm2 0.66uJ/Ops Lightweight MLWE PQC KEM with D S 2 Cryptanalysis-ASIC Co-optimization,6,A. Karmakar,3,False,"Indian Institute of Technology, Kanpur, India"
SESSION 25,25.3,A 16nm 0.042mm2 0.66uJ/Ops Lightweight MLWE PQC KEM with D S 2 Cryptanalysis-ASIC Co-optimization,7,H. Naman,1,False,"Purdue University, West Lafayette, IN"
SESSION 25,25.3,A 16nm 0.042mm2 0.66uJ/Ops Lightweight MLWE PQC KEM with D S 2 Cryptanalysis-ASIC Co-optimization,8,S. Antal,1,False,"Purdue University, West Lafayette, IN"
SESSION 25,25.3,A 16nm 0.042mm2 0.66uJ/Ops Lightweight MLWE PQC KEM with D S 2 Cryptanalysis-ASIC Co-optimization,9,I. Verbauwhede,2,False,"KU Leuven ESAT, Leuven, Belgium"
SESSION 25,25.3,A 16nm 0.042mm2 0.66uJ/Ops Lightweight MLWE PQC KEM with D S 2 Cryptanalysis-ASIC Co-optimization,10,S. Sen,1,False,"Purdue University, West Lafayette, IN"
SESSION 25,25.4,OmniCrypt: A 435.86M-GOPS/W Bootstrappable Multi-Scheme FHE Accelerator with On-Chip Data Generation for Privacy-Preserving Computation,1,A. Putra,,True,"KAIST, Daejeon, Korea"
SESSION 25,25.4,OmniCrypt: A 435.86M-GOPS/W Bootstrappable Multi-Scheme FHE Accelerator with On-Chip Data Generation for Privacy-Preserving Computation,2,H. Cho,,True,"KAIST, Daejeon, Korea"
SESSION 25,25.4,OmniCrypt: A 435.86M-GOPS/W Bootstrappable Multi-Scheme FHE Accelerator with On-Chip Data Generation for Privacy-Preserving Computation,3,S. Yune,,False,"KAIST, Daejeon, Korea"
SESSION 25,25.4,OmniCrypt: A 435.86M-GOPS/W Bootstrappable Multi-Scheme FHE Accelerator with On-Chip Data Generation for Privacy-Preserving Computation,4,C. M. Duong,,False,"KAIST, Daejeon, Korea"
SESSION 25,25.4,OmniCrypt: A 435.86M-GOPS/W Bootstrappable Multi-Scheme FHE Accelerator with On-Chip Data Generation for Privacy-Preserving Computation,5,J. Jeon,,False,"KAIST, Daejeon, Korea"
SESSION 25,25.4,OmniCrypt: A 435.86M-GOPS/W Bootstrappable Multi-Scheme FHE Accelerator with On-Chip Data Generation for Privacy-Preserving Computation,6,J-Y. Kim,,False,"KAIST, Daejeon, Korea"
SESSION 25,25.5,A 0.05mm2 1.19-to-7.34mW SQIsign-1D Isogeny-Based Post-Quantum Signature Verification Accelerator for IoT,1,K. S. T. Ramapragada,,False,"Indian Institute of Science, Bengaluru, India"
SESSION 25,25.5,A 0.05mm2 1.19-to-7.34mW SQIsign-1D Isogeny-Based Post-Quantum Signature Verification Accelerator for IoT,2,U. Banerjee,,False,"Indian Institute of Science, Bengaluru, India"
SESSION 25,25.6,A 17%/27% Area-/Energy-Overhead Glitch-Transition Secure SHA-3 Engine Fusing Dual-Rail Precharge Logic and Asymmetric Masking,1,C. Zhao,"1,1",False,"Tsinghua University, Beijing, China | Tsinghua University, Beijing, China"
SESSION 25,25.6,A 17%/27% Area-/Energy-Overhead Glitch-Transition Secure SHA-3 Engine Fusing Dual-Rail Precharge Logic and Asymmetric Masking,2,H. Shui,"1,1",False,"Tsinghua University, Beijing, China | Tsinghua University, Beijing, China"
SESSION 25,25.6,A 17%/27% Area-/Energy-Overhead Glitch-Transition Secure SHA-3 Engine Fusing Dual-Rail Precharge Logic and Asymmetric Masking,3,B. Yang,"1,1",False,"Tsinghua University, Beijing, China | Tsinghua University, Beijing, China"
SESSION 25,25.6,A 17%/27% Area-/Energy-Overhead Glitch-Transition Secure SHA-3 Engine Fusing Dual-Rail Precharge Logic and Asymmetric Masking,4,W. Zhu,"1,1",False,"Tsinghua University, Beijing, China | Tsinghua University, Beijing, China"
SESSION 25,25.6,A 17%/27% Area-/Energy-Overhead Glitch-Transition Secure SHA-3 Engine Fusing Dual-Rail Precharge Logic and Asymmetric Masking,5,Y. Cao,"1,1",False,"Tsinghua University, Beijing, China | Tsinghua University, Beijing, China"
SESSION 25,25.6,A 17%/27% Area-/Energy-Overhead Glitch-Transition Secure SHA-3 Engine Fusing Dual-Rail Precharge Logic and Asymmetric Masking,6,Z. Hou,"1,1",False,"Tsinghua University, Beijing, China | Tsinghua University, Beijing, China"
SESSION 25,25.6,A 17%/27% Area-/Energy-Overhead Glitch-Transition Secure SHA-3 Engine Fusing Dual-Rail Precharge Logic and Asymmetric Masking,7,Y. Liu,"1,1",False,"Tsinghua University, Beijing, China | Tsinghua University, Beijing, China"
SESSION 25,25.6,A 17%/27% Area-/Energy-Overhead Glitch-Transition Secure SHA-3 Engine Fusing Dual-Rail Precharge Logic and Asymmetric Masking,8,X. Han,"1,1",False,"Tsinghua University, Beijing, China | Tsinghua University, Beijing, China"
SESSION 25,25.6,A 17%/27% Area-/Energy-Overhead Glitch-Transition Secure SHA-3 Engine Fusing Dual-Rail Precharge Logic and Asymmetric Masking,9,S. Yin,"1,1",False,"Tsinghua University, Beijing, China | Tsinghua University, Beijing, China"
SESSION 25,25.6,A 17%/27% Area-/Energy-Overhead Glitch-Transition Secure SHA-3 Engine Fusing Dual-Rail Precharge Logic and Asymmetric Masking,10,W. Chen,"1,1",False,"Tsinghua University, Beijing, China | Tsinghua University, Beijing, China"
SESSION 25,25.6,A 17%/27% Area-/Energy-Overhead Glitch-Transition Secure SHA-3 Engine Fusing Dual-Rail Precharge Logic and Asymmetric Masking,11,H. Wang,"1,1",False,"Tsinghua University, Beijing, China | Tsinghua University, Beijing, China"
SESSION 25,25.6,A 17%/27% Area-/Energy-Overhead Glitch-Transition Secure SHA-3 Engine Fusing Dual-Rail Precharge Logic and Asymmetric Masking,12,J. Yang,1,False,"Tsinghua University, Beijing, China"
SESSION 25,25.6,A 17%/27% Area-/Energy-Overhead Glitch-Transition Secure SHA-3 Engine Fusing Dual-Rail Precharge Logic and Asymmetric Masking,13,M. Zhu,2,False,"Micro Innovation Integrated Circuit Design, Wuxi, China"
SESSION 25,25.6,A 17%/27% Area-/Energy-Overhead Glitch-Transition Secure SHA-3 Engine Fusing Dual-Rail Precharge Logic and Asymmetric Masking,14,A. Zhang,"1,1",False,"Tsinghua University, Beijing, China | Tsinghua University, Beijing, China"
SESSION 25,25.6,A 17%/27% Area-/Energy-Overhead Glitch-Transition Secure SHA-3 Engine Fusing Dual-Rail Precharge Logic and Asymmetric Masking,15,L. Liu,"1,1",False,"Tsinghua University, Beijing, China | Tsinghua University, Beijing, China"
SESSION 25,25.7,TinyPAD: A 166μm2/lane Variation-Tolerant Probing-Attack Detector for an 8Gb/s/lane Chip-to-Chip Interface in 16nm FinFET,1,M. Li,1,False,"Columbia University, New York, NY"
SESSION 25,25.7,TinyPAD: A 166μm2/lane Variation-Tolerant Probing-Attack Detector for an 8Gb/s/lane Chip-to-Chip Interface in 16nm FinFET,2,R. Wan,1,False,"Columbia University, New York, NY"
SESSION 25,25.7,TinyPAD: A 166μm2/lane Variation-Tolerant Probing-Attack Detector for an 8Gb/s/lane Chip-to-Chip Interface in 16nm FinFET,3,S. K. Mathew,2,False,"Intel, Hillsboro, OR"
SESSION 25,25.7,TinyPAD: A 166μm2/lane Variation-Tolerant Probing-Attack Detector for an 8Gb/s/lane Chip-to-Chip Interface in 16nm FinFET,4,V. De,2,False,"Intel, Hillsboro, OR"
SESSION 25,25.7,TinyPAD: A 166μm2/lane Variation-Tolerant Probing-Attack Detector for an 8Gb/s/lane Chip-to-Chip Interface in 16nm FinFET,5,M. Seok,1,False,"Columbia University, New York, NY"
SESSION 25,25.8,A Sub-Threshold All-nMOS Reconfigurable PUF with Secure Configuration Selection for Stable 6-Bits/Cell,1,S. Xu,,True,"Kyoto University, Kyoto, Japan"
SESSION 25,25.8,A Sub-Threshold All-nMOS Reconfigurable PUF with Secure Configuration Selection for Stable 6-Bits/Cell,2,K. Liu,,True,"Kyoto University, Kyoto, Japan"
SESSION 25,25.8,A Sub-Threshold All-nMOS Reconfigurable PUF with Secure Configuration Selection for Stable 6-Bits/Cell,3,L. Chan,,False,"Kyoto University, Kyoto, Japan"
SESSION 25,25.8,A Sub-Threshold All-nMOS Reconfigurable PUF with Secure Configuration Selection for Stable 6-Bits/Cell,4,H. Tagawa,,False,"Kyoto University, Kyoto, Japan"
SESSION 25,25.8,A Sub-Threshold All-nMOS Reconfigurable PUF with Secure Configuration Selection for Stable 6-Bits/Cell,5,H. Shinohara,,False,"Kyoto University, Kyoto, Japan"
SESSION 25,25.8,A Sub-Threshold All-nMOS Reconfigurable PUF with Secure Configuration Selection for Stable 6-Bits/Cell,6,K. Niitsu,,False,"Kyoto University, Kyoto, Japan"
SESSION 25,25.9,A PVT Variation- and Attack-Tolerant Metastability-Based TRNG Using Binary Search in 2nm,1,Y. Youn,1,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 25,25.9,A PVT Variation- and Attack-Tolerant Metastability-Based TRNG Using Binary Search in 2nm,2,Y. Lim,"1,2",False,"Samsung Electronics, Hwaseong, Korea | now with Yonsei University, Seoul, Korea"
SESSION 25,25.9,A PVT Variation- and Attack-Tolerant Metastability-Based TRNG Using Binary Search in 2nm,3,J. Lee,1,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 25,25.9,A PVT Variation- and Attack-Tolerant Metastability-Based TRNG Using Binary Search in 2nm,4,D. Hong,1,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 25,25.9,A PVT Variation- and Attack-Tolerant Metastability-Based TRNG Using Binary Search in 2nm,5,W. Kim,1,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 25,25.9,A PVT Variation- and Attack-Tolerant Metastability-Based TRNG Using Binary Search in 2nm,6,Y-S. Kwak,1,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 25,25.9,A PVT Variation- and Attack-Tolerant Metastability-Based TRNG Using Binary Search in 2nm,7,K-J. Moon,1,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 25,25.9,A PVT Variation- and Attack-Tolerant Metastability-Based TRNG Using Binary Search in 2nm,8,B. Kang,1,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 25,25.9,A PVT Variation- and Attack-Tolerant Metastability-Based TRNG Using Binary Search in 2nm,9,S. Yoo,1,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 25,25.10,A 65nm 0.066pJ/bit Floating-Latch-Based True Random Number Generator Resilient to Power-Noise Injection Attacks,1,K. Cheng,1,False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"
SESSION 25,25.10,A 65nm 0.066pJ/bit Floating-Latch-Based True Random Number Generator Resilient to Power-Noise Injection Attacks,2,Y. Huang,1,False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"
SESSION 25,25.10,A 65nm 0.066pJ/bit Floating-Latch-Based True Random Number Generator Resilient to Power-Noise Injection Attacks,3,Z. Yang,1,False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"
SESSION 25,25.10,A 65nm 0.066pJ/bit Floating-Latch-Based True Random Number Generator Resilient to Power-Noise Injection Attacks,4,L. Wang,1,False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"
SESSION 25,25.10,A 65nm 0.066pJ/bit Floating-Latch-Based True Random Number Generator Resilient to Power-Noise Injection Attacks,5,H. Ren,1,False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"
SESSION 25,25.10,A 65nm 0.066pJ/bit Floating-Latch-Based True Random Number Generator Resilient to Power-Noise Injection Attacks,6,X. Shan,1,False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"
SESSION 25,25.10,A 65nm 0.066pJ/bit Floating-Latch-Based True Random Number Generator Resilient to Power-Noise Injection Attacks,7,P-I. Mak,2,False,"University of Macau, Macau, China"
SESSION 25,25.10,A 65nm 0.066pJ/bit Floating-Latch-Based True Random Number Generator Resilient to Power-Noise Injection Attacks,8,Y. Chen,3,False,"Tsinghua University, Beijing, China"
SESSION 25,25.10,A 65nm 0.066pJ/bit Floating-Latch-Based True Random Number Generator Resilient to Power-Noise Injection Attacks,9,B. Li,1,False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"
SESSION 26,26.1,"Coupled-OSC-Based Converters Achieving 89.5% Peak Efficiency at 61MHz, 1.82W/mm2 Power Density at 360MHz, and Inherent Even Phase Interleaving",1,J. Yang,,False,"University of Macau, Macau, China"
SESSION 26,26.1,"Coupled-OSC-Based Converters Achieving 89.5% Peak Efficiency at 61MHz, 1.82W/mm2 Power Density at 360MHz, and Inherent Even Phase Interleaving",2,F. Zhang,,False,"University of Macau, Macau, China"
SESSION 26,26.1,"Coupled-OSC-Based Converters Achieving 89.5% Peak Efficiency at 61MHz, 1.82W/mm2 Power Density at 360MHz, and Inherent Even Phase Interleaving",3,R. P. Martins,,False,"University of Macau, Macau, China"
SESSION 26,26.1,"Coupled-OSC-Based Converters Achieving 89.5% Peak Efficiency at 61MHz, 1.82W/mm2 Power Density at 360MHz, and Inherent Even Phase Interleaving",4,M. Huang,,False,"University of Macau, Macau, China"
SESSION 26,26.2,A Compact 4Vin 93.4%-Peak-Efficiency 12A Load and 20mV Undershoot Resonant Sigma Converter with PCB-Embedded Converter-on-Substrate Packaging,1,Y. Du,,False,"Zhejiang University, Hangzhou, China"
SESSION 26,26.2,A Compact 4Vin 93.4%-Peak-Efficiency 12A Load and 20mV Undershoot Resonant Sigma Converter with PCB-Embedded Converter-on-Substrate Packaging,2,S. Ren,,False,"Zhejiang University, Hangzhou, China"
SESSION 26,26.2,A Compact 4Vin 93.4%-Peak-Efficiency 12A Load and 20mV Undershoot Resonant Sigma Converter with PCB-Embedded Converter-on-Substrate Packaging,3,Z. Fei,,False,"Zhejiang University, Hangzhou, China"
SESSION 26,26.2,A Compact 4Vin 93.4%-Peak-Efficiency 12A Load and 20mV Undershoot Resonant Sigma Converter with PCB-Embedded Converter-on-Substrate Packaging,4,Z. Chen,,False,"Zhejiang University, Hangzhou, China"
SESSION 26,26.2,A Compact 4Vin 93.4%-Peak-Efficiency 12A Load and 20mV Undershoot Resonant Sigma Converter with PCB-Embedded Converter-on-Substrate Packaging,5,M. Zhao,,False,"Zhejiang University, Hangzhou, China"
SESSION 26,26.2,A Compact 4Vin 93.4%-Peak-Efficiency 12A Load and 20mV Undershoot Resonant Sigma Converter with PCB-Embedded Converter-on-Substrate Packaging,6,C. Li,,False,"Zhejiang University, Hangzhou, China"
SESSION 26,26.2,A Compact 4Vin 93.4%-Peak-Efficiency 12A Load and 20mV Undershoot Resonant Sigma Converter with PCB-Embedded Converter-on-Substrate Packaging,7,Y. Ding,,False,"Zhejiang University, Hangzhou, China"
SESSION 26,26.2,A Compact 4Vin 93.4%-Peak-Efficiency 12A Load and 20mV Undershoot Resonant Sigma Converter with PCB-Embedded Converter-on-Substrate Packaging,8,W. Li,,False,"Zhejiang University, Hangzhou, China"
SESSION 26,26.2,A Compact 4Vin 93.4%-Peak-Efficiency 12A Load and 20mV Undershoot Resonant Sigma Converter with PCB-Embedded Converter-on-Substrate Packaging,9,Z. Tan,,False,"Zhejiang University, Hangzhou, China"
SESSION 26,26.2,A Compact 4Vin 93.4%-Peak-Efficiency 12A Load and 20mV Undershoot Resonant Sigma Converter with PCB-Embedded Converter-on-Substrate Packaging,10,W. Qu,,False,"Zhejiang University, Hangzhou, China"
SESSION 26,26.3,A Multi-Phase Hybrid Converter with Q Samplers Enabling Simultaneous IL Auto-Balance and Arbitrary Phase Count,1,J. Yang,,True,"University of Macau, Macau, China"
SESSION 26,26.3,A Multi-Phase Hybrid Converter with Q Samplers Enabling Simultaneous IL Auto-Balance and Arbitrary Phase Count,2,Z. Tang,,True,"University of Macau, Macau, China"
SESSION 26,26.3,A Multi-Phase Hybrid Converter with Q Samplers Enabling Simultaneous IL Auto-Balance and Arbitrary Phase Count,3,R. P. Martins,,False,"University of Macau, Macau, China"
SESSION 26,26.3,A Multi-Phase Hybrid Converter with Q Samplers Enabling Simultaneous IL Auto-Balance and Arbitrary Phase Count,4,M. Huang,,False,"University of Macau, Macau, China"
SESSION 26,26.4,A 12-to-1V 90.5%-Peak-Efficiency 721A/cm3-Current-Density Quad-Output Converter with One Shared DC Capacitor,1,Q. Min,1,False,"University of Science and Technology of China, Hefei, China"
SESSION 26,26.4,A 12-to-1V 90.5%-Peak-Efficiency 721A/cm3-Current-Density Quad-Output Converter with One Shared DC Capacitor,2,J. Yuan,1,False,"University of Science and Technology of China, Hefei, China"
SESSION 26,26.4,A 12-to-1V 90.5%-Peak-Efficiency 721A/cm3-Current-Density Quad-Output Converter with One Shared DC Capacitor,3,J. Jin,1,False,"University of Science and Technology of China, Hefei, China"
SESSION 26,26.4,A 12-to-1V 90.5%-Peak-Efficiency 721A/cm3-Current-Density Quad-Output Converter with One Shared DC Capacitor,4,Y. Ji,1,False,"University of Science and Technology of China, Hefei, China"
SESSION 26,26.4,A 12-to-1V 90.5%-Peak-Efficiency 721A/cm3-Current-Density Quad-Output Converter with One Shared DC Capacitor,5,W. Xu,2,False,"Hefei CLT Microelectronics, Hefei, China"
SESSION 26,26.4,A 12-to-1V 90.5%-Peak-Efficiency 721A/cm3-Current-Density Quad-Output Converter with One Shared DC Capacitor,6,L. Cheng,"1,2",False,"University of Science and Technology of China, Hefei, China | Hefei CLT Microelectronics, Hefei, China"
SESSION 26,26.5,An Inductor-at-Middle Hybrid Buck Converter with Shared Power-Signal Path for Distributed Vertical Power Delivery,1,Z. Zhu,"1,2",False,"Tsinghua University, Beijing, China | University of Macau, Macau, China"
SESSION 26,26.5,An Inductor-at-Middle Hybrid Buck Converter with Shared Power-Signal Path for Distributed Vertical Power Delivery,2,J. Huang,2,False,"University of Macau, Macau, China"
SESSION 26,26.5,An Inductor-at-Middle Hybrid Buck Converter with Shared Power-Signal Path for Distributed Vertical Power Delivery,3,Z. Song,"1,2",False,"Tsinghua University, Beijing, China | University of Macau, Macau, China"
SESSION 26,26.5,An Inductor-at-Middle Hybrid Buck Converter with Shared Power-Signal Path for Distributed Vertical Power Delivery,4,Z. Yu,"1,2",False,"Tsinghua University, Beijing, China | University of Macau, Macau, China"
SESSION 26,26.5,An Inductor-at-Middle Hybrid Buck Converter with Shared Power-Signal Path for Distributed Vertical Power Delivery,5,S. Han,2,False,"University of Macau, Macau, China"
SESSION 26,26.5,An Inductor-at-Middle Hybrid Buck Converter with Shared Power-Signal Path for Distributed Vertical Power Delivery,6,S-W. Sin,2,False,"University of Macau, Macau, China"
SESSION 26,26.5,An Inductor-at-Middle Hybrid Buck Converter with Shared Power-Signal Path for Distributed Vertical Power Delivery,7,Y. Lu,1,False,"Tsinghua University, Beijing, China"
SESSION 26,26.6,A 92.4%-Peak-Efficiency 48V to 0.8-to-1.6V Hybrid Converter with Inductor-Interleaved Fibonacci Switched-Capacitor,1,H-W. Jeong,,False,"Sogang University, Seoul, Korea"
SESSION 26,26.6,A 92.4%-Peak-Efficiency 48V to 0.8-to-1.6V Hybrid Converter with Inductor-Interleaved Fibonacci Switched-Capacitor,2,C-H. Lee,,False,"Sogang University, Seoul, Korea"
SESSION 26,26.6,A 92.4%-Peak-Efficiency 48V to 0.8-to-1.6V Hybrid Converter with Inductor-Interleaved Fibonacci Switched-Capacitor,3,H-J. Choi,,False,"Sogang University, Seoul, Korea"
SESSION 26,26.6,A 92.4%-Peak-Efficiency 48V to 0.8-to-1.6V Hybrid Converter with Inductor-Interleaved Fibonacci Switched-Capacitor,4,S-W. Hong,,False,"Sogang University, Seoul, Korea"
SESSION 26,26.7,A 100A 93.4%-Peak-Efficiency LLC Resonant Converter with an Embedded Primary-Current-Extracted Regulator,1,Z. Liu,1,False,"University of Science and Technology of China, Hefei, China"
SESSION 26,26.7,A 100A 93.4%-Peak-Efficiency LLC Resonant Converter with an Embedded Primary-Current-Extracted Regulator,2,Y. Ji,1,False,"University of Science and Technology of China, Hefei, China"
SESSION 26,26.7,A 100A 93.4%-Peak-Efficiency LLC Resonant Converter with an Embedded Primary-Current-Extracted Regulator,3,Z. Luo,1,False,"University of Science and Technology of China, Hefei, China"
SESSION 26,26.7,A 100A 93.4%-Peak-Efficiency LLC Resonant Converter with an Embedded Primary-Current-Extracted Regulator,4,Y. Ge,1,False,"University of Science and Technology of China, Hefei, China"
SESSION 26,26.7,A 100A 93.4%-Peak-Efficiency LLC Resonant Converter with an Embedded Primary-Current-Extracted Regulator,5,W. Xu,2,False,"Hefei CLT Microelectronics, Hefei, China"
SESSION 26,26.7,A 100A 93.4%-Peak-Efficiency LLC Resonant Converter with an Embedded Primary-Current-Extracted Regulator,6,W. Huang,2,False,"Hefei CLT Microelectronics, Hefei, China"
SESSION 26,26.7,A 100A 93.4%-Peak-Efficiency LLC Resonant Converter with an Embedded Primary-Current-Extracted Regulator,7,L. Cheng,"1,2",False,"University of Science and Technology of China, Hefei, China | Hefei CLT Microelectronics, Hefei, China"
SESSION 26,26.9,A Compact Dual-Capacitor Relay SPT Supply Modulator with Overshoot-Free Adaptive On-Time Control for 5G FR2 CMOS PA,1,Z. Yu,"1,2",False,"Tsinghua University, Beijing, China | University of Macau, Macau, China"
SESSION 26,26.9,A Compact Dual-Capacitor Relay SPT Supply Modulator with Overshoot-Free Adaptive On-Time Control for 5G FR2 CMOS PA,2,Z. Tong,2,False,"University of Macau, Macau, China"
SESSION 26,26.9,A Compact Dual-Capacitor Relay SPT Supply Modulator with Overshoot-Free Adaptive On-Time Control for 5G FR2 CMOS PA,3,J. Huang,2,False,"University of Macau, Macau, China"
SESSION 26,26.9,A Compact Dual-Capacitor Relay SPT Supply Modulator with Overshoot-Free Adaptive On-Time Control for 5G FR2 CMOS PA,4,J. Yin,2,False,"University of Macau, Macau, China"
SESSION 26,26.9,A Compact Dual-Capacitor Relay SPT Supply Modulator with Overshoot-Free Adaptive On-Time Control for 5G FR2 CMOS PA,5,Y. Lu,1,False,"Tsinghua University, Beijing, China"
SESSION 27,27.1,A 20GHz Frequency Synthesizer with Spur-Shaping Modulator Achieving 46.2fs Jitter and -76.5dBc Worst-Case Fractional Spur,1,Z. Ye,,False,"University of Electronic Science and Technology of China, Chengdu, China"
SESSION 27,27.1,A 20GHz Frequency Synthesizer with Spur-Shaping Modulator Achieving 46.2fs Jitter and -76.5dBc Worst-Case Fractional Spur,2,Y. Sun,,False,"University of Electronic Science and Technology of China, Chengdu, China"
SESSION 27,27.1,A 20GHz Frequency Synthesizer with Spur-Shaping Modulator Achieving 46.2fs Jitter and -76.5dBc Worst-Case Fractional Spur,3,L. Hou,,False,"University of Electronic Science and Technology of China, Chengdu, China"
SESSION 27,27.1,A 20GHz Frequency Synthesizer with Spur-Shaping Modulator Achieving 46.2fs Jitter and -76.5dBc Worst-Case Fractional Spur,4,Y. Ding,,False,"University of Electronic Science and Technology of China, Chengdu, China"
SESSION 27,27.1,A 20GHz Frequency Synthesizer with Spur-Shaping Modulator Achieving 46.2fs Jitter and -76.5dBc Worst-Case Fractional Spur,5,Y. Wen,,False,"University of Electronic Science and Technology of China, Chengdu, China"
SESSION 27,27.1,A 20GHz Frequency Synthesizer with Spur-Shaping Modulator Achieving 46.2fs Jitter and -76.5dBc Worst-Case Fractional Spur,6,H. Zhang,,False,"University of Electronic Science and Technology of China, Chengdu, China"
SESSION 27,27.1,A 20GHz Frequency Synthesizer with Spur-Shaping Modulator Achieving 46.2fs Jitter and -76.5dBc Worst-Case Fractional Spur,7,X. Geng,,False,"University of Electronic Science and Technology of China, Chengdu, China"
SESSION 27,27.1,A 20GHz Frequency Synthesizer with Spur-Shaping Modulator Achieving 46.2fs Jitter and -76.5dBc Worst-Case Fractional Spur,8,Q. Xie,,False,"University of Electronic Science and Technology of China, Chengdu, China"
SESSION 27,27.1,A 20GHz Frequency Synthesizer with Spur-Shaping Modulator Achieving 46.2fs Jitter and -76.5dBc Worst-Case Fractional Spur,9,S. Yang,,False,"University of Electronic Science and Technology of China, Chengdu, China"
SESSION 27,27.1,A 20GHz Frequency Synthesizer with Spur-Shaping Modulator Achieving 46.2fs Jitter and -76.5dBc Worst-Case Fractional Spur,10,Z. Wang,,False,"University of Electronic Science and Technology of China, Chengdu, China"
SESSION 27,27.2,"A 157fs -Jitter, –73dBc-Fractional-Spur, Calibration-Free rms Cascaded SPLL Employing Robust Feedforward Noise Cancellation and MMD-Based Quantization-Error Cancellation with a 60MHz Reference",1,H. Zhang,,False,"University of Tokyo, Tokyo, Japan"
SESSION 27,27.2,"A 157fs -Jitter, –73dBc-Fractional-Spur, Calibration-Free rms Cascaded SPLL Employing Robust Feedforward Noise Cancellation and MMD-Based Quantization-Error Cancellation with a 60MHz Reference",2,Y. He,,False,"University of Tokyo, Tokyo, Japan"
SESSION 27,27.2,"A 157fs -Jitter, –73dBc-Fractional-Spur, Calibration-Free rms Cascaded SPLL Employing Robust Feedforward Noise Cancellation and MMD-Based Quantization-Error Cancellation with a 60MHz Reference",3,Y. Zhu,,False,"University of Tokyo, Tokyo, Japan"
SESSION 27,27.2,"A 157fs -Jitter, –73dBc-Fractional-Spur, Calibration-Free rms Cascaded SPLL Employing Robust Feedforward Noise Cancellation and MMD-Based Quantization-Error Cancellation with a 60MHz Reference",4,H. Ren,,False,"University of Tokyo, Tokyo, Japan"
SESSION 27,27.2,"A 157fs -Jitter, –73dBc-Fractional-Spur, Calibration-Free rms Cascaded SPLL Employing Robust Feedforward Noise Cancellation and MMD-Based Quantization-Error Cancellation with a 60MHz Reference",5,T. Iizuka,,False,"University of Tokyo, Tokyo, Japan"
SESSION 27,27.3,A 14GHz Ring-Based 3rd-Order Fractional-N PLL with 164fs rms Jitter and a 100MHz Reference,1,Z. Zhu,,False,"Hong Kong University of Science and Technology, Guangzhou, China"
SESSION 27,27.3,A 14GHz Ring-Based 3rd-Order Fractional-N PLL with 164fs rms Jitter and a 100MHz Reference,2,Q. Lin,,False,"Hong Kong University of Science and Technology, Guangzhou, China"
SESSION 27,27.3,A 14GHz Ring-Based 3rd-Order Fractional-N PLL with 164fs rms Jitter and a 100MHz Reference,3,Z. Huang,,False,"Hong Kong University of Science and Technology, Guangzhou, China"
SESSION 27,27.4,A 0.068mm2 8.5-to-12.7GHz Complementary Dual-Core VCO with Auto-2nd-Harmonic-Tracking Technique Achieving 202.7dBc/Hz Peak FoM and 0.9dB-FoM Variation at a 1MHz Offset in a 39.6% T Tuning Range,1,X. Du,"1,2",False,"University of Macau, Macau, China | UM Hetao IC Research Institute, Shenzhen, China"
SESSION 27,27.4,A 0.068mm2 8.5-to-12.7GHz Complementary Dual-Core VCO with Auto-2nd-Harmonic-Tracking Technique Achieving 202.7dBc/Hz Peak FoM and 0.9dB-FoM Variation at a 1MHz Offset in a 39.6% T Tuning Range,2,X. Zhan,1,False,"University of Macau, Macau, China"
SESSION 27,27.4,A 0.068mm2 8.5-to-12.7GHz Complementary Dual-Core VCO with Auto-2nd-Harmonic-Tracking Technique Achieving 202.7dBc/Hz Peak FoM and 0.9dB-FoM Variation at a 1MHz Offset in a 39.6% T Tuning Range,3,T. Ou,1,False,"University of Macau, Macau, China"
SESSION 27,27.4,A 0.068mm2 8.5-to-12.7GHz Complementary Dual-Core VCO with Auto-2nd-Harmonic-Tracking Technique Achieving 202.7dBc/Hz Peak FoM and 0.9dB-FoM Variation at a 1MHz Offset in a 39.6% T Tuning Range,4,Z. Chen,1,False,"University of Macau, Macau, China"
SESSION 27,27.4,A 0.068mm2 8.5-to-12.7GHz Complementary Dual-Core VCO with Auto-2nd-Harmonic-Tracking Technique Achieving 202.7dBc/Hz Peak FoM and 0.9dB-FoM Variation at a 1MHz Offset in a 39.6% T Tuning Range,5,J. Li,1,False,"University of Macau, Macau, China"
SESSION 27,27.4,A 0.068mm2 8.5-to-12.7GHz Complementary Dual-Core VCO with Auto-2nd-Harmonic-Tracking Technique Achieving 202.7dBc/Hz Peak FoM and 0.9dB-FoM Variation at a 1MHz Offset in a 39.6% T Tuning Range,6,H. Li,1,False,"University of Macau, Macau, China"
SESSION 27,27.4,A 0.068mm2 8.5-to-12.7GHz Complementary Dual-Core VCO with Auto-2nd-Harmonic-Tracking Technique Achieving 202.7dBc/Hz Peak FoM and 0.9dB-FoM Variation at a 1MHz Offset in a 39.6% T Tuning Range,7,Z. Yang,3,False,"Southwest Jiaotong University, Chengdu, China"
SESSION 27,27.4,A 0.068mm2 8.5-to-12.7GHz Complementary Dual-Core VCO with Auto-2nd-Harmonic-Tracking Technique Achieving 202.7dBc/Hz Peak FoM and 0.9dB-FoM Variation at a 1MHz Offset in a 39.6% T Tuning Range,8,Z. Xu,1,False,"University of Macau, Macau, China"
SESSION 27,27.4,A 0.068mm2 8.5-to-12.7GHz Complementary Dual-Core VCO with Auto-2nd-Harmonic-Tracking Technique Achieving 202.7dBc/Hz Peak FoM and 0.9dB-FoM Variation at a 1MHz Offset in a 39.6% T Tuning Range,9,P-I. Mak,1,False,"University of Macau, Macau, China"
SESSION 27,27.4,A 0.068mm2 8.5-to-12.7GHz Complementary Dual-Core VCO with Auto-2nd-Harmonic-Tracking Technique Achieving 202.7dBc/Hz Peak FoM and 0.9dB-FoM Variation at a 1MHz Offset in a 39.6% T Tuning Range,10,R. P. Martins,1,False,"University of Macau, Macau, China"
SESSION 27,27.4,A 0.068mm2 8.5-to-12.7GHz Complementary Dual-Core VCO with Auto-2nd-Harmonic-Tracking Technique Achieving 202.7dBc/Hz Peak FoM and 0.9dB-FoM Variation at a 1MHz Offset in a 39.6% T Tuning Range,11,J. Yin,1,False,"University of Macau, Macau, China"
SESSION 27,27.5,A 17.9-to-22.4GHz 195.6±1.3dBc/Hz FoM Quad-Core Class-F-1 VCO Featuring Improved Synchronization Using a Circular Pentafilar Transformer-Based Tank,1,Y. Wu,1,False,"University of Macau, Macau, China"
SESSION 27,27.5,A 17.9-to-22.4GHz 195.6±1.3dBc/Hz FoM Quad-Core Class-F-1 VCO Featuring Improved Synchronization Using a Circular Pentafilar Transformer-Based Tank,2,Y. Peng,"1,2",False,"University of Macau, Macau, China | UM Hetao IC Research Institute, Shenzhen, China"
SESSION 27,27.5,A 17.9-to-22.4GHz 195.6±1.3dBc/Hz FoM Quad-Core Class-F-1 VCO Featuring Improved Synchronization Using a Circular Pentafilar Transformer-Based Tank,3,J. Li,1,False,"University of Macau, Macau, China"
SESSION 27,27.5,A 17.9-to-22.4GHz 195.6±1.3dBc/Hz FoM Quad-Core Class-F-1 VCO Featuring Improved Synchronization Using a Circular Pentafilar Transformer-Based Tank,4,F. Yuan,1,False,"University of Macau, Macau, China"
SESSION 27,27.5,A 17.9-to-22.4GHz 195.6±1.3dBc/Hz FoM Quad-Core Class-F-1 VCO Featuring Improved Synchronization Using a Circular Pentafilar Transformer-Based Tank,5,J. Li,1,False,"University of Macau, Macau, China"
SESSION 27,27.5,A 17.9-to-22.4GHz 195.6±1.3dBc/Hz FoM Quad-Core Class-F-1 VCO Featuring Improved Synchronization Using a Circular Pentafilar Transformer-Based Tank,6,J. Yin,1,False,"University of Macau, Macau, China"
SESSION 27,27.5,A 17.9-to-22.4GHz 195.6±1.3dBc/Hz FoM Quad-Core Class-F-1 VCO Featuring Improved Synchronization Using a Circular Pentafilar Transformer-Based Tank,7,R. P. Martins,1,False,"University of Macau, Macau, China"
SESSION 27,27.5,A 17.9-to-22.4GHz 195.6±1.3dBc/Hz FoM Quad-Core Class-F-1 VCO Featuring Improved Synchronization Using a Circular Pentafilar Transformer-Based Tank,8,P-I. Mak,1,False,"University of Macau, Macau, China"
SESSION 27,27.6,A 9.7GHz Self-Linearized-VCO-Based FMCW Chirp Generator Achieving 1.56GHz/μs Slope and 0.57μs Duration with 0.094% rms Frequency Error,1,D. Zhang,,False,"Institute of Science Tokyo, Tokyo, Japan"
SESSION 27,27.6,A 9.7GHz Self-Linearized-VCO-Based FMCW Chirp Generator Achieving 1.56GHz/μs Slope and 0.57μs Duration with 0.094% rms Frequency Error,2,Y. Zhang,,False,"Institute of Science Tokyo, Tokyo, Japan"
SESSION 27,27.6,A 9.7GHz Self-Linearized-VCO-Based FMCW Chirp Generator Achieving 1.56GHz/μs Slope and 0.57μs Duration with 0.094% rms Frequency Error,3,Z. Liu,,False,"Institute of Science Tokyo, Tokyo, Japan"
SESSION 27,27.6,A 9.7GHz Self-Linearized-VCO-Based FMCW Chirp Generator Achieving 1.56GHz/μs Slope and 0.57μs Duration with 0.094% rms Frequency Error,4,Y. Xiong,,False,"Institute of Science Tokyo, Tokyo, Japan"
SESSION 27,27.6,A 9.7GHz Self-Linearized-VCO-Based FMCW Chirp Generator Achieving 1.56GHz/μs Slope and 0.57μs Duration with 0.094% rms Frequency Error,5,M. Rossoni,,False,"Institute of Science Tokyo, Tokyo, Japan"
SESSION 27,27.6,A 9.7GHz Self-Linearized-VCO-Based FMCW Chirp Generator Achieving 1.56GHz/μs Slope and 0.57μs Duration with 0.094% rms Frequency Error,6,W. Wang,,False,"Institute of Science Tokyo, Tokyo, Japan"
SESSION 27,27.6,A 9.7GHz Self-Linearized-VCO-Based FMCW Chirp Generator Achieving 1.56GHz/μs Slope and 0.57μs Duration with 0.094% rms Frequency Error,7,A. A. Fadila,,False,"Institute of Science Tokyo, Tokyo, Japan"
SESSION 27,27.6,A 9.7GHz Self-Linearized-VCO-Based FMCW Chirp Generator Achieving 1.56GHz/μs Slope and 0.57μs Duration with 0.094% rms Frequency Error,8,D. Li,,False,"Institute of Science Tokyo, Tokyo, Japan"
SESSION 27,27.6,A 9.7GHz Self-Linearized-VCO-Based FMCW Chirp Generator Achieving 1.56GHz/μs Slope and 0.57μs Duration with 0.094% rms Frequency Error,9,M. Tang,,False,"Institute of Science Tokyo, Tokyo, Japan"
SESSION 27,27.6,A 9.7GHz Self-Linearized-VCO-Based FMCW Chirp Generator Achieving 1.56GHz/μs Slope and 0.57μs Duration with 0.094% rms Frequency Error,10,D. Xu,,False,"Institute of Science Tokyo, Tokyo, Japan"
SESSION 27,27.6,A 9.7GHz Self-Linearized-VCO-Based FMCW Chirp Generator Achieving 1.56GHz/μs Slope and 0.57μs Duration with 0.094% rms Frequency Error,11,C. de Gomez,,False,"Institute of Science Tokyo, Tokyo, Japan"
SESSION 27,27.6,A 9.7GHz Self-Linearized-VCO-Based FMCW Chirp Generator Achieving 1.56GHz/μs Slope and 0.57μs Duration with 0.094% rms Frequency Error,12,D. Xu,,False,"Institute of Science Tokyo, Tokyo, Japan"
SESSION 27,27.6,A 9.7GHz Self-Linearized-VCO-Based FMCW Chirp Generator Achieving 1.56GHz/μs Slope and 0.57μs Duration with 0.094% rms Frequency Error,13,K. Kunihiro,,False,"Institute of Science Tokyo, Tokyo, Japan"
SESSION 27,27.6,A 9.7GHz Self-Linearized-VCO-Based FMCW Chirp Generator Achieving 1.56GHz/μs Slope and 0.57μs Duration with 0.094% rms Frequency Error,14,H. Sakai,,False,"Institute of Science Tokyo, Tokyo, Japan"
SESSION 27,27.6,A 9.7GHz Self-Linearized-VCO-Based FMCW Chirp Generator Achieving 1.56GHz/μs Slope and 0.57μs Duration with 0.094% rms Frequency Error,15,K. Okada,,False,"Institute of Science Tokyo, Tokyo, Japan"
SESSION 27,27.8,A 77GHz 8-bit CMOS Phase Shifter Adopting a Nested-Vector- Based Error Correction with 0.33°/0.07dB RMS-Error for MIMO Radar Applications,1,G. Park,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 27,27.8,A 77GHz 8-bit CMOS Phase Shifter Adopting a Nested-Vector- Based Error Correction with 0.33°/0.07dB RMS-Error for MIMO Radar Applications,2,B-T. Moon,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 27,27.8,A 77GHz 8-bit CMOS Phase Shifter Adopting a Nested-Vector- Based Error Correction with 0.33°/0.07dB RMS-Error for MIMO Radar Applications,3,K. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 27,27.8,A 77GHz 8-bit CMOS Phase Shifter Adopting a Nested-Vector- Based Error Correction with 0.33°/0.07dB RMS-Error for MIMO Radar Applications,4,D. Kim,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 27,27.8,A 77GHz 8-bit CMOS Phase Shifter Adopting a Nested-Vector- Based Error Correction with 0.33°/0.07dB RMS-Error for MIMO Radar Applications,5,G. Baek,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 27,27.8,A 77GHz 8-bit CMOS Phase Shifter Adopting a Nested-Vector- Based Error Correction with 0.33°/0.07dB RMS-Error for MIMO Radar Applications,6,B. Yook,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 27,27.8,A 77GHz 8-bit CMOS Phase Shifter Adopting a Nested-Vector- Based Error Correction with 0.33°/0.07dB RMS-Error for MIMO Radar Applications,7,H-C. Park,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 27,27.8,A 77GHz 8-bit CMOS Phase Shifter Adopting a Nested-Vector- Based Error Correction with 0.33°/0.07dB RMS-Error for MIMO Radar Applications,8,C-H. Park,,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 27,27.9,A Dual-Mode DCO-PA with a Twisted 8-Shape Inductor for BLE Achieving 42% TX Efficiency at 1.6dBm and 0.29mW RX Clock,1,J. Chen,"1,2",False,"University College Dublin, Dublin, Ireland | King’s College London, London, United Kingdom"
SESSION 27,27.9,A Dual-Mode DCO-PA with a Twisted 8-Shape Inductor for BLE Achieving 42% TX Efficiency at 1.6dBm and 0.29mW RX Clock,2,K. Xu,2,False,"King’s College London, London, United Kingdom"
SESSION 27,27.9,A Dual-Mode DCO-PA with a Twisted 8-Shape Inductor for BLE Achieving 42% TX Efficiency at 1.6dBm and 0.29mW RX Clock,3,L. Guo,1,False,"University College Dublin, Dublin, Ireland"
SESSION 27,27.9,A Dual-Mode DCO-PA with a Twisted 8-Shape Inductor for BLE Achieving 42% TX Efficiency at 1.6dBm and 0.29mW RX Clock,4,T. Siriburanon,1,False,"University College Dublin, Dublin, Ireland"
SESSION 27,27.9,A Dual-Mode DCO-PA with a Twisted 8-Shape Inductor for BLE Achieving 42% TX Efficiency at 1.6dBm and 0.29mW RX Clock,5,J. Yin,3,False,"University of Macau, Macau, China"
SESSION 27,27.9,A Dual-Mode DCO-PA with a Twisted 8-Shape Inductor for BLE Achieving 42% TX Efficiency at 1.6dBm and 0.29mW RX Clock,6,B. M. Al-Hashimi,2,False,"King’s College London, London, United Kingdom"
SESSION 27,27.9,A Dual-Mode DCO-PA with a Twisted 8-Shape Inductor for BLE Achieving 42% TX Efficiency at 1.6dBm and 0.29mW RX Clock,7,R. B. Staszewski,1,False,"University College Dublin, Dublin, Ireland"
SESSION 27,27.10,A 48-to-82.5GHz CMOS Split-Tail Gilbert-Cell Frequency Doubler Achieving 11% PAE at 8.5dBm Output Power,1,J. Jamal,1,False,"University of Pavia, Pavia, Italy"
SESSION 27,27.10,A 48-to-82.5GHz CMOS Split-Tail Gilbert-Cell Frequency Doubler Achieving 11% PAE at 8.5dBm Output Power,2,L. Piotto,2,False,"Fondazione Chips-IT, Pavia, Italy"
SESSION 27,27.10,A 48-to-82.5GHz CMOS Split-Tail Gilbert-Cell Frequency Doubler Achieving 11% PAE at 8.5dBm Output Power,3,F. Vecchi,3,False,"STMicroelectronics, Pavia, Italy"
SESSION 27,27.10,A 48-to-82.5GHz CMOS Split-Tail Gilbert-Cell Frequency Doubler Achieving 11% PAE at 8.5dBm Output Power,4,M. M. Pirbazari,3,False,"STMicroelectronics, Pavia, Italy"
SESSION 27,27.10,A 48-to-82.5GHz CMOS Split-Tail Gilbert-Cell Frequency Doubler Achieving 11% PAE at 8.5dBm Output Power,5,A. Mazzanti,1,False,"University of Pavia, Pavia, Italy"
"SESSION 28 Wednesday, February 18th, 8:00 AM",28.1,Importance of GaN for 5G and Solid-State mm-Wave Circuits of the Future,1,U. K. Mishra,,False,"University of California, Santa Barbara, CA"
"SESSION 28 Wednesday, February 18th, 8:00 AM",28.1,Importance of GaN for 5G and Solid-State mm-Wave Circuits of the Future,2,C. J. Clymore,,False,"University of California, Santa Barbara, CA"
"SESSION 28 Wednesday, February 18th, 8:00 AM",28.1,Importance of GaN for 5G and Solid-State mm-Wave Circuits of the Future,3,E. Akso,,False,"University of California, Santa Barbara, CA"
"SESSION 28 Wednesday, February 18th, 8:00 AM",28.1,Importance of GaN for 5G and Solid-State mm-Wave Circuits of the Future,4,M. Guidry,,False,"University of California, Santa Barbara, CA"
"SESSION 28 Wednesday, February 18th, 8:00 AM",28.2,"High-Selectivity, Tunable Filters with Zero Static Power Consumption Formed Using Micromachined Magnetostatic Wave Cavities",1,S. Yao,,False,"University of Pennsylvania, Philadelphia, PA"
"SESSION 28 Wednesday, February 18th, 8:00 AM",28.2,"High-Selectivity, Tunable Filters with Zero Static Power Consumption Formed Using Micromachined Magnetostatic Wave Cavities",2,X. Du,,False,"University of Pennsylvania, Philadelphia, PA"
"SESSION 28 Wednesday, February 18th, 8:00 AM",28.2,"High-Selectivity, Tunable Filters with Zero Static Power Consumption Formed Using Micromachined Magnetostatic Wave Cavities",3,Y. Ding,,False,"University of Pennsylvania, Philadelphia, PA"
"SESSION 28 Wednesday, February 18th, 8:00 AM",28.2,"High-Selectivity, Tunable Filters with Zero Static Power Consumption Formed Using Micromachined Magnetostatic Wave Cavities",4,S. Wu,,False,"University of Pennsylvania, Philadelphia, PA"
"SESSION 28 Wednesday, February 18th, 8:00 AM",28.2,"High-Selectivity, Tunable Filters with Zero Static Power Consumption Formed Using Micromachined Magnetostatic Wave Cavities",5,C-Y. Chang,,False,"University of Pennsylvania, Philadelphia, PA"
"SESSION 28 Wednesday, February 18th, 8:00 AM",28.2,"High-Selectivity, Tunable Filters with Zero Static Power Consumption Formed Using Micromachined Magnetostatic Wave Cavities",6,M. Allen,,False,"University of Pennsylvania, Philadelphia, PA"
"SESSION 28 Wednesday, February 18th, 8:00 AM",28.2,"High-Selectivity, Tunable Filters with Zero Static Power Consumption Formed Using Micromachined Magnetostatic Wave Cavities",7,R. H. Olsson III,,False,"University of Pennsylvania, Philadelphia, PA"
"SESSION 28 Wednesday, February 18th, 8:00 AM",28.4,"The Sensing, Computing, and Devices Opportunities of Computational Behavioral Phenotype: An Autism Spectrum Disorder Case Study",1,G. Sapiro,1,False,"Princeton University, Princeton, NJ"
"SESSION 28 Wednesday, February 18th, 8:00 AM",28.4,"The Sensing, Computing, and Devices Opportunities of Computational Behavioral Phenotype: An Autism Spectrum Disorder Case Study",2,M. Di Martino,2,False,"Duke University, Durham, NC"
"SESSION 28 Wednesday, February 18th, 8:00 AM",28.4,"The Sensing, Computing, and Devices Opportunities of Computational Behavioral Phenotype: An Autism Spectrum Disorder Case Study",3,G. Dawson,2,False,"Duke University, Durham, NC"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,1,X. Wu,1,True,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,2,K. Zhao,1,True,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,3,M. Liu,1,True,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,4,S. Ding,1,False,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,5,X. Li,1,False,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,6,Y. Lu,1,False,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,7,R. Wang,1,False,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,8,Z. Zhao,1,False,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,9,L. Qian,1,False,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,10,Y. Yang,1,False,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,11,J. Wu,1,False,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,12,L. Huang,1,False,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,13,C. Shi,1,False,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,14,Y. Wei,1,False,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,15,Y. Lu,1,False,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,16,N. Guan,1,False,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,17,H. Ye,1,False,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,18,J. Chen,2,False,"University of Houston, Houston, TX"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.1,A 48-Day-Duration Pasting Bioelectronic Device Realizing D S 2 Closed-Loop Realtime Detection and Precision Treatment for Type-1 Diabetes,19,R. Zhang,1,False,"East China Normal University, Shanghai, China"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.2,A 1400THz/s Ultra-Fast-Scan 14GHz EPR-on-a-Chip Based on Injection-Locked Phase Detection Featuring 120μM Concentration Sensitivity,1,J-B. David,1,False,"CEA-LETI-MINATEC, Grenoble, France"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.2,A 1400THz/s Ultra-Fast-Scan 14GHz EPR-on-a-Chip Based on Injection-Locked Phase Detection Featuring 120μM Concentration Sensitivity,2,A. Siligaris,1,False,"CEA-LETI-MINATEC, Grenoble, France"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.2,A 1400THz/s Ultra-Fast-Scan 14GHz EPR-on-a-Chip Based on Injection-Locked Phase Detection Featuring 120μM Concentration Sensitivity,3,C. Dehos,1,False,"CEA-LETI-MINATEC, Grenoble, France"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.2,A 1400THz/s Ultra-Fast-Scan 14GHz EPR-on-a-Chip Based on Injection-Locked Phase Detection Featuring 120μM Concentration Sensitivity,4,J. L. Gonzalez Jimenez,1,False,"CEA-LETI-MINATEC, Grenoble, France"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.2,A 1400THz/s Ultra-Fast-Scan 14GHz EPR-on-a-Chip Based on Injection-Locked Phase Detection Featuring 120μM Concentration Sensitivity,5,J-F. Jacquot,2,False,"CEA-IRIG, Grenoble, France"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.2,A 1400THz/s Ultra-Fast-Scan 14GHz EPR-on-a-Chip Based on Injection-Locked Phase Detection Featuring 120μM Concentration Sensitivity,6,C. Lombard,2,False,"CEA-IRIG, Grenoble, France"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.2,A 1400THz/s Ultra-Fast-Scan 14GHz EPR-on-a-Chip Based on Injection-Locked Phase Detection Featuring 120μM Concentration Sensitivity,7,K. Chighine,2,False,"CEA-IRIG, Grenoble, France"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.2,A 1400THz/s Ultra-Fast-Scan 14GHz EPR-on-a-Chip Based on Injection-Locked Phase Detection Featuring 120μM Concentration Sensitivity,8,V. Maurel,2,False,"CEA-IRIG, Grenoble, France"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.2,A 1400THz/s Ultra-Fast-Scan 14GHz EPR-on-a-Chip Based on Injection-Locked Phase Detection Featuring 120μM Concentration Sensitivity,9,S. Gambarelli,2,False,"CEA-IRIG, Grenoble, France"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.3,A 256-Channel Event-Driven Readout for Solid-State Nanopore D S 2 Single-Molecule Sensing with 193pArms Noise in a 1MHz Bandwidth,1,S. Crols,"1,2",False,"KU Leuven - MICAS, Leuven, Belgium | imec, Leuven, Belgium"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.3,A 256-Channel Event-Driven Readout for Solid-State Nanopore D S 2 Single-Molecule Sensing with 193pArms Noise in a 1MHz Bandwidth,2,C. Mora Lopez,2,False,"imec, Leuven, Belgium"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.3,A 256-Channel Event-Driven Readout for Solid-State Nanopore D S 2 Single-Molecule Sensing with 193pArms Noise in a 1MHz Bandwidth,3,F. Tavernier,1,False,"KU Leuven - MICAS, Leuven, Belgium"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.3,A 256-Channel Event-Driven Readout for Solid-State Nanopore D S 2 Single-Molecule Sensing with 193pArms Noise in a 1MHz Bandwidth,4,M. Verhelst,"1,2",False,"KU Leuven - MICAS, Leuven, Belgium | imec, Leuven, Belgium"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.3,A 256-Channel Event-Driven Readout for Solid-State Nanopore D S 2 Single-Molecule Sensing with 193pArms Noise in a 1MHz Bandwidth,5,N. Van Helleputte,2,False,"imec, Leuven, Belgium"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.4,Shape-Memory Multi-Size Micro-Cage Array on CMOS with Integrated Electrochemical Sensors for Joint Bio-Sample Manipulation and Sensing,1,Z. Huang,,False,"ETH Zurich, Zurich, Switzerland"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.4,Shape-Memory Multi-Size Micro-Cage Array on CMOS with Integrated Electrochemical Sensors for Joint Bio-Sample Manipulation and Sensing,2,F. Jiang,,False,"ETH Zurich, Zurich, Switzerland"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.4,Shape-Memory Multi-Size Micro-Cage Array on CMOS with Integrated Electrochemical Sensors for Joint Bio-Sample Manipulation and Sensing,3,H. Liu,,False,"ETH Zurich, Zurich, Switzerland"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.4,Shape-Memory Multi-Size Micro-Cage Array on CMOS with Integrated Electrochemical Sensors for Joint Bio-Sample Manipulation and Sensing,4,A. Wang,,False,"ETH Zurich, Zurich, Switzerland"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.4,Shape-Memory Multi-Size Micro-Cage Array on CMOS with Integrated Electrochemical Sensors for Joint Bio-Sample Manipulation and Sensing,5,Y. Sheng,,False,"ETH Zurich, Zurich, Switzerland"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.4,Shape-Memory Multi-Size Micro-Cage Array on CMOS with Integrated Electrochemical Sensors for Joint Bio-Sample Manipulation and Sensing,6,M. Saif,,False,"ETH Zurich, Zurich, Switzerland"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.4,Shape-Memory Multi-Size Micro-Cage Array on CMOS with Integrated Electrochemical Sensors for Joint Bio-Sample Manipulation and Sensing,7,H. Wang,,False,"ETH Zurich, Zurich, Switzerland"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.5,A Sub-Gram Individual Plant Stress Sensor Tag for Smart Farming,1,D. Nitto,1,False,"University of Osaka, Suita, Japan,"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.5,A Sub-Gram Individual Plant Stress Sensor Tag for Smart Farming,2,K. Yanase,1,False,"University of Osaka, Suita, Japan,"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.5,A Sub-Gram Individual Plant Stress Sensor Tag for Smart Farming,3,Y. Fujisawa,1,False,"University of Osaka, Suita, Japan,"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.5,A Sub-Gram Individual Plant Stress Sensor Tag for Smart Farming,4,J. Shiomi,1,False,"University of Osaka, Suita, Japan,"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.5,A Sub-Gram Individual Plant Stress Sensor Tag for Smart Farming,5,Y. Midoh,1,False,"University of Osaka, Suita, Japan,"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.5,A Sub-Gram Individual Plant Stress Sensor Tag for Smart Farming,6,T. Wadatsumi,2,False,"Kobe University, Kobe, Japan"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.5,A Sub-Gram Individual Plant Stress Sensor Tag for Smart Farming,7,M. Nagata,2,False,"Kobe University, Kobe, Japan"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.5,A Sub-Gram Individual Plant Stress Sensor Tag for Smart Farming,8,A. Oncu,3,False,"Bogazici University, Istanbul, Turkey"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.5,A Sub-Gram Individual Plant Stress Sensor Tag for Smart Farming,9,C. Sideris,4,False,"University of Southern California, Los Angeles, CA"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.5,A Sub-Gram Individual Plant Stress Sensor Tag for Smart Farming,10,C. Suriyasak,5,False,"Kyushu University, Fukuoka, Japan"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.5,A Sub-Gram Individual Plant Stress Sensor Tag for Smart Farming,11,Y. Ishibashi,5,False,"Kyushu University, Fukuoka, Japan"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.5,A Sub-Gram Individual Plant Stress Sensor Tag for Smart Farming,12,N. Miura,1,False,"University of Osaka, Suita, Japan,"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.6,A 65nm CMOS Hydrogel-Based Dual Fluorescence Sensor for D S 2 Bioavailable Phosphorus Detection,1,T-Y. Cheng,,True,"California Institute of Technology, Pasadena, CA"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.6,A 65nm CMOS Hydrogel-Based Dual Fluorescence Sensor for D S 2 Bioavailable Phosphorus Detection,2,R. S. Mukkamala,,True,"California Institute of Technology, Pasadena, CA"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.6,A 65nm CMOS Hydrogel-Based Dual Fluorescence Sensor for D S 2 Bioavailable Phosphorus Detection,3,R. E. Alcalde,,False,"California Institute of Technology, Pasadena, CA"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.6,A 65nm CMOS Hydrogel-Based Dual Fluorescence Sensor for D S 2 Bioavailable Phosphorus Detection,4,M. Panahandeh,,False,"California Institute of Technology, Pasadena, CA"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.6,A 65nm CMOS Hydrogel-Based Dual Fluorescence Sensor for D S 2 Bioavailable Phosphorus Detection,5,A. Agarwal,,False,"California Institute of Technology, Pasadena, CA"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.6,A 65nm CMOS Hydrogel-Based Dual Fluorescence Sensor for D S 2 Bioavailable Phosphorus Detection,6,J. A. Kornfield,,False,"California Institute of Technology, Pasadena, CA"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.6,A 65nm CMOS Hydrogel-Based Dual Fluorescence Sensor for D S 2 Bioavailable Phosphorus Detection,7,D. K. Newman,,False,"California Institute of Technology, Pasadena, CA"
"SESSION 29 Wednesday, February 18th, 10:05 AM",29.6,A 65nm CMOS Hydrogel-Based Dual Fluorescence Sensor for D S 2 Bioavailable Phosphorus Detection,8,A. Emami,,False,"California Institute of Technology, Pasadena, CA"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,1,X. Wang,"1,2",False,"Southeast University, Nanjing, China | National Center of Technology Innovation for EDA, Nanjing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,2,Y. Du,1,False,"Southeast University, Nanjing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,3,T. Jiao,1,False,"Southeast University, Nanjing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,4,D. Wu,1,False,"Southeast University, Nanjing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,5,X. Chen,1,False,"Southeast University, Nanjing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,6,M. Tang,1,False,"Southeast University, Nanjing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,7,Y. Yang,1,False,"Southeast University, Nanjing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,8,Z. Liu,1,False,"Southeast University, Nanjing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,9,A. Guo,1,False,"Southeast University, Nanjing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,10,G. Fu,3,False,"Xiaomi, Beijing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,11,P. Li,3,False,"Xiaomi, Beijing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,12,J. Dong,3,False,"Xiaomi, Beijing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,13,B. Liu,1,False,"Southeast University, Nanjing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,14,X. Liu,1,False,"Southeast University, Nanjing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,15,W. Shan,1,False,"Southeast University, Nanjing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,16,H. Cai,1,False,"Southeast University, Nanjing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,17,G. Sun,4,False,"Peking University, Beijing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,18,L. Tong,3,False,"Xiaomi, Beijing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,19,J. Yang,"1,2",False,"Southeast University, Nanjing, China | National Center of Technology Innovation for EDA, Nanjing, China"
SESSION 30,30.1,A 28nm 127.54TFLOPS/W MXFP6 and 117.42TFLOPS/W MXFP8 D S 2 Compute-in-Memory Macro with Adaptive-Preserved-Bit-Width and Serial-Dual-Bit-Sliding Schemes,20,X. Si,1,False,"Southeast University, Nanjing, China"
SESSION 30,30.2,A 12nm 4Mb 104.56-to-137.75TFLOPS/W Charge-Trap Transistor-Based Computing-in-Memory Macro Using Analog-Predict-Digital-Compute for AI Edge Devices,1,J. Shen,"1,2",True,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.2,A 12nm 4Mb 104.56-to-137.75TFLOPS/W Charge-Trap Transistor-Based Computing-in-Memory Macro Using Analog-Predict-Digital-Compute for AI Edge Devices,2,Z. Zhou,"1,2",True,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.2,A 12nm 4Mb 104.56-to-137.75TFLOPS/W Charge-Trap Transistor-Based Computing-in-Memory Macro Using Analog-Predict-Digital-Compute for AI Edge Devices,3,W. Zha,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.2,A 12nm 4Mb 104.56-to-137.75TFLOPS/W Charge-Trap Transistor-Based Computing-in-Memory Macro Using Analog-Predict-Digital-Compute for AI Edge Devices,4,Z. Li,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.2,A 12nm 4Mb 104.56-to-137.75TFLOPS/W Charge-Trap Transistor-Based Computing-in-Memory Macro Using Analog-Predict-Digital-Compute for AI Edge Devices,5,W. Li,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.2,A 12nm 4Mb 104.56-to-137.75TFLOPS/W Charge-Trap Transistor-Based Computing-in-Memory Macro Using Analog-Predict-Digital-Compute for AI Edge Devices,6,B. Wang,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.2,A 12nm 4Mb 104.56-to-137.75TFLOPS/W Charge-Trap Transistor-Based Computing-in-Memory Macro Using Analog-Predict-Digital-Compute for AI Edge Devices,7,J. Zhu,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.2,A 12nm 4Mb 104.56-to-137.75TFLOPS/W Charge-Trap Transistor-Based Computing-in-Memory Macro Using Analog-Predict-Digital-Compute for AI Edge Devices,8,H. Gao,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.2,A 12nm 4Mb 104.56-to-137.75TFLOPS/W Charge-Trap Transistor-Based Computing-in-Memory Macro Using Analog-Predict-Digital-Compute for AI Edge Devices,9,Z. Han,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.2,A 12nm 4Mb 104.56-to-137.75TFLOPS/W Charge-Trap Transistor-Based Computing-in-Memory Macro Using Analog-Predict-Digital-Compute for AI Edge Devices,10,Y. Wang,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.2,A 12nm 4Mb 104.56-to-137.75TFLOPS/W Charge-Trap Transistor-Based Computing-in-Memory Macro Using Analog-Predict-Digital-Compute for AI Edge Devices,11,L. Wang,3,False,"Columbia University, New York, NY"
SESSION 30,30.2,A 12nm 4Mb 104.56-to-137.75TFLOPS/W Charge-Trap Transistor-Based Computing-in-Memory Macro Using Analog-Predict-Digital-Compute for AI Edge Devices,12,H. Hu,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.2,A 12nm 4Mb 104.56-to-137.75TFLOPS/W Charge-Trap Transistor-Based Computing-in-Memory Macro Using Analog-Predict-Digital-Compute for AI Edge Devices,13,Q. Luo,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.2,A 12nm 4Mb 104.56-to-137.75TFLOPS/W Charge-Trap Transistor-Based Computing-in-Memory Macro Using Analog-Predict-Digital-Compute for AI Edge Devices,14,C. Dou,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.2,A 12nm 4Mb 104.56-to-137.75TFLOPS/W Charge-Trap Transistor-Based Computing-in-Memory Macro Using Analog-Predict-Digital-Compute for AI Edge Devices,15,M. Liu,1,False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.3,A 22nm 96Mb 50.6-to-90.2TFLOPS/W Non-Linear MLC ReRAM CIM Macro with High-Retention for Mamba/Transformer/CNN,1,H-H. Hsu,1,True,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.3,A 22nm 96Mb 50.6-to-90.2TFLOPS/W Non-Linear MLC ReRAM CIM Macro with High-Retention for Mamba/Transformer/CNN,2,W-S. Khwa,2,True,"TSMC Corporate Research, Hsinchu, Taiwan"
SESSION 30,30.3,A 22nm 96Mb 50.6-to-90.2TFLOPS/W Non-Linear MLC ReRAM CIM Macro with High-Retention for Mamba/Transformer/CNN,3,Y-K. Yeh,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.3,A 22nm 96Mb 50.6-to-90.2TFLOPS/W Non-Linear MLC ReRAM CIM Macro with High-Retention for Mamba/Transformer/CNN,4,C-L. Wu,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.3,A 22nm 96Mb 50.6-to-90.2TFLOPS/W Non-Linear MLC ReRAM CIM Macro with High-Retention for Mamba/Transformer/CNN,5,C-Y. Chen,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.3,A 22nm 96Mb 50.6-to-90.2TFLOPS/W Non-Linear MLC ReRAM CIM Macro with High-Retention for Mamba/Transformer/CNN,6,Y-C. Huang,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.3,A 22nm 96Mb 50.6-to-90.2TFLOPS/W Non-Linear MLC ReRAM CIM Macro with High-Retention for Mamba/Transformer/CNN,7,Y-H. Lin,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.3,A 22nm 96Mb 50.6-to-90.2TFLOPS/W Non-Linear MLC ReRAM CIM Macro with High-Retention for Mamba/Transformer/CNN,8,C-F. Chang,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.3,A 22nm 96Mb 50.6-to-90.2TFLOPS/W Non-Linear MLC ReRAM CIM Macro with High-Retention for Mamba/Transformer/CNN,9,Y-T. Shao,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.3,A 22nm 96Mb 50.6-to-90.2TFLOPS/W Non-Linear MLC ReRAM CIM Macro with High-Retention for Mamba/Transformer/CNN,10,J-C. Tien,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.3,A 22nm 96Mb 50.6-to-90.2TFLOPS/W Non-Linear MLC ReRAM CIM Macro with High-Retention for Mamba/Transformer/CNN,11,D-Q. You,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.3,A 22nm 96Mb 50.6-to-90.2TFLOPS/W Non-Linear MLC ReRAM CIM Macro with High-Retention for Mamba/Transformer/CNN,12,P-S. Wu,2,False,"TSMC Corporate Research, Hsinchu, Taiwan"
SESSION 30,30.3,A 22nm 96Mb 50.6-to-90.2TFLOPS/W Non-Linear MLC ReRAM CIM Macro with High-Retention for Mamba/Transformer/CNN,13,B. Zhang,3,False,"TSMC Corporate Research, San Jose, CA"
SESSION 30,30.3,A 22nm 96Mb 50.6-to-90.2TFLOPS/W Non-Linear MLC ReRAM CIM Macro with High-Retention for Mamba/Transformer/CNN,14,R-S. Liu,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.3,A 22nm 96Mb 50.6-to-90.2TFLOPS/W Non-Linear MLC ReRAM CIM Macro with High-Retention for Mamba/Transformer/CNN,15,C-C. Hsieh,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.3,A 22nm 96Mb 50.6-to-90.2TFLOPS/W Non-Linear MLC ReRAM CIM Macro with High-Retention for Mamba/Transformer/CNN,16,K-T. Tang,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.3,A 22nm 96Mb 50.6-to-90.2TFLOPS/W Non-Linear MLC ReRAM CIM Macro with High-Retention for Mamba/Transformer/CNN,17,M-F. Chang,"1,2",False,"National Tsing Hua University, Hsinchu, Taiwan | TSMC Corporate Research, Hsinchu, Taiwan"
SESSION 30,30.4,A 28nm 106.85TOPS/W and 77.68TFLOPS/W CIM Macro with Stage-Wise-Enabled Lossless Compressors Based on Sign-Bit-Embedded Transition-Counting-Lines for Edge-AI Devices,1,L. Feng,,False,"Xidian University, Xi’an, China"
SESSION 30,30.4,A 28nm 106.85TOPS/W and 77.68TFLOPS/W CIM Macro with Stage-Wise-Enabled Lossless Compressors Based on Sign-Bit-Embedded Transition-Counting-Lines for Edge-AI Devices,2,Y. Liu,,False,"Xidian University, Xi’an, China"
SESSION 30,30.4,A 28nm 106.85TOPS/W and 77.68TFLOPS/W CIM Macro with Stage-Wise-Enabled Lossless Compressors Based on Sign-Bit-Embedded Transition-Counting-Lines for Edge-AI Devices,3,L. Wu,,False,"Xidian University, Xi’an, China"
SESSION 30,30.4,A 28nm 106.85TOPS/W and 77.68TFLOPS/W CIM Macro with Stage-Wise-Enabled Lossless Compressors Based on Sign-Bit-Embedded Transition-Counting-Lines for Edge-AI Devices,4,D. Li,,False,"Xidian University, Xi’an, China"
SESSION 30,30.4,A 28nm 106.85TOPS/W and 77.68TFLOPS/W CIM Macro with Stage-Wise-Enabled Lossless Compressors Based on Sign-Bit-Embedded Transition-Counting-Lines for Edge-AI Devices,5,Z. Zhu,,False,"Xidian University, Xi’an, China"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,1,J-C. Tien,1,True,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,2,W-S. Khwa,2,True,"TSMC Corporate Research, Hsinchu, Taiwan"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,3,L-J. Hsieh,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,4,T-H. Lou,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,5,J-C. Bai,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,6,Y-S. Kao,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,7,T-H. Hsu,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,8,M. Tseng,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,9,H-H. Hsu,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,10,Y-K. Yeh,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,11,D-Q. You,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,12,A. S. Lele,3,False,"TSMC Corporate Research, San Jose, CA"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,13,B. Crafton,3,False,"TSMC Corporate Research, San Jose, CA"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,14,B. Zhang,3,False,"TSMC Corporate Research, San Jose, CA"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,15,P-S. Wu,2,False,"TSMC Corporate Research, Hsinchu, Taiwan"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,16,Y-T. Yang,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,17,C-C. Lo,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,18,R-S. Liu,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,19,C-C. Hsieh,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,20,K-T. Tang,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.5,A 16nm 72kb 120.5TFLOPS/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks,21,M-F. Chang,"1,2",False,"National Tsing Hua University, Hsinchu, Taiwan | TSMC Corporate Research, Hsinchu, Taiwan"
SESSION 30,30.6,A 16Mb 166.8TOPS/W Near-Memory Phase-Domain-Computing Ferroelectric NAND Flash for Approximate Nearest Neighbor Search on Edge Devices,1,W. Li,"1,2",True,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.6,A 16Mb 166.8TOPS/W Near-Memory Phase-Domain-Computing Ferroelectric NAND Flash for Approximate Nearest Neighbor Search on Edge Devices,2,B. Wang,"1,2",True,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.6,A 16Mb 166.8TOPS/W Near-Memory Phase-Domain-Computing Ferroelectric NAND Flash for Approximate Nearest Neighbor Search on Edge Devices,3,Z. Zhou,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.6,A 16Mb 166.8TOPS/W Near-Memory Phase-Domain-Computing Ferroelectric NAND Flash for Approximate Nearest Neighbor Search on Edge Devices,4,J. Zhu,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.6,A 16Mb 166.8TOPS/W Near-Memory Phase-Domain-Computing Ferroelectric NAND Flash for Approximate Nearest Neighbor Search on Edge Devices,5,Z. Li,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.6,A 16Mb 166.8TOPS/W Near-Memory Phase-Domain-Computing Ferroelectric NAND Flash for Approximate Nearest Neighbor Search on Edge Devices,6,J. Shen,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.6,A 16Mb 166.8TOPS/W Near-Memory Phase-Domain-Computing Ferroelectric NAND Flash for Approximate Nearest Neighbor Search on Edge Devices,7,W. Zha,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.6,A 16Mb 166.8TOPS/W Near-Memory Phase-Domain-Computing Ferroelectric NAND Flash for Approximate Nearest Neighbor Search on Edge Devices,8,Z. Han,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.6,A 16Mb 166.8TOPS/W Near-Memory Phase-Domain-Computing Ferroelectric NAND Flash for Approximate Nearest Neighbor Search on Edge Devices,9,Y. Wang,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.6,A 16Mb 166.8TOPS/W Near-Memory Phase-Domain-Computing Ferroelectric NAND Flash for Approximate Nearest Neighbor Search on Edge Devices,10,L. Wang,3,False,"Columbia University, New York, NY"
SESSION 30,30.6,A 16Mb 166.8TOPS/W Near-Memory Phase-Domain-Computing Ferroelectric NAND Flash for Approximate Nearest Neighbor Search on Edge Devices,11,H. Hu,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.6,A 16Mb 166.8TOPS/W Near-Memory Phase-Domain-Computing Ferroelectric NAND Flash for Approximate Nearest Neighbor Search on Edge Devices,12,Q. Luo,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.6,A 16Mb 166.8TOPS/W Near-Memory Phase-Domain-Computing Ferroelectric NAND Flash for Approximate Nearest Neighbor Search on Edge Devices,13,C. Dou,"1,2",False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | University of Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.6,A 16Mb 166.8TOPS/W Near-Memory Phase-Domain-Computing Ferroelectric NAND Flash for Approximate Nearest Neighbor Search on Edge Devices,14,M. Liu,1,False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.7,A 1.2GHz 12.77GB/s/mm2 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications,1,Y. Cao,"1,2,3",False,"Fudan University, Shanghai, China | Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | Zhangjiang Laboratory, Shanghai, China"
SESSION 30,30.7,A 1.2GHz 12.77GB/s/mm2 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications,2,J. Jiang,1,False,"Fudan University, Shanghai, China"
SESSION 30,30.7,A 1.2GHz 12.77GB/s/mm2 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications,3,H. Jiang,3,False,"Zhangjiang Laboratory, Shanghai, China"
SESSION 30,30.7,A 1.2GHz 12.77GB/s/mm2 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications,4,Q. Zhang,3,False,"Zhangjiang Laboratory, Shanghai, China"
SESSION 30,30.7,A 1.2GHz 12.77GB/s/mm2 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications,5,X. Liu,2,False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.7,A 1.2GHz 12.77GB/s/mm2 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications,6,J. Cheng,2,False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.7,A 1.2GHz 12.77GB/s/mm2 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications,7,Z. Han,2,False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.7,A 1.2GHz 12.77GB/s/mm2 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications,8,X. Jiang,4,False,"Xi’an UniIC Semiconductors, Xi’an, China"
SESSION 30,30.7,A 1.2GHz 12.77GB/s/mm2 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications,9,F. Zuo,4,False,"Xi’an UniIC Semiconductors, Xi’an, China"
SESSION 30,30.7,A 1.2GHz 12.77GB/s/mm2 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications,10,S. Wang,4,False,"Xi’an UniIC Semiconductors, Xi’an, China"
SESSION 30,30.7,A 1.2GHz 12.77GB/s/mm2 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications,11,F. Bai,4,False,"Xi’an UniIC Semiconductors, Xi’an, China"
SESSION 30,30.7,A 1.2GHz 12.77GB/s/mm2 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications,12,Y. Guo,4,False,"Xi’an UniIC Semiconductors, Xi’an, China"
SESSION 30,30.7,A 1.2GHz 12.77GB/s/mm2 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications,13,C. Dou,2,False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.7,A 1.2GHz 12.77GB/s/mm2 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications,14,J. Yang,"1,2,3",False,"Fudan University, Shanghai, China | Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China | Zhangjiang Laboratory, Shanghai, China"
SESSION 30,30.7,A 1.2GHz 12.77GB/s/mm2 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications,15,H. Lv,2,False,"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.7,A 1.2GHz 12.77GB/s/mm2 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications,16,Q. Liu,1,False,"Fudan University, Shanghai, China"
SESSION 30,30.7,A 1.2GHz 12.77GB/s/mm2 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications,17,M. Liu,"1,2",False,"Fudan University, Shanghai, China | Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",1,Y-K. Yeh,1,True,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",2,J-W. Su,2,True,"Industrial Technology Research Institute, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",3,T-H. Hsu,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",4,M. Tseng,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",5,J-C. Tien,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",6,K-C. Chen,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",7,C-Y. Yue,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",8,Y-E. Lin,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",9,Y-J. Hu,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",10,L-J. Hsieh,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",11,J-C. Bai,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",12,Y-S. Kao,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",13,T-H. Lou,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",14,H-H. Hsu,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",15,D-Q. You,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",16,S. Shyh-Shyuan,2,False,"Industrial Technology Research Institute, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",17,W-C. Lo,2,False,"Industrial Technology Research Institute, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",18,S-C. Chang,"1,2",False,"National Tsing Hua University, Hsinchu, Taiwan | Industrial Technology Research Institute, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",19,Y-T. Yang,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",20,C-C. Lo,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",21,R-S. Liu,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",22,C-C. Hsieh,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",23,K-T. Tang,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.8,"A 16nm, 1Mb, 1-to-8b-Configurable 444.21TOPS/W Fully Digital SRAM Compute-In-Memory Macro for Hybrid SNN-CNN Edge Computing",24,M-F. Chang,1,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 30,30.9,"A 147TOPS/W, 250TOPS/mm2, Fully Synthesizable, Digital D S 2 Compute-in-Memory Accelerator Supporting INT8×INT8 with Zero-Point Quantization in Intel 18A Technology",1,A. Agarwal,1,False,"Intel, Hillsboro, OR"
SESSION 30,30.9,"A 147TOPS/W, 250TOPS/mm2, Fully Synthesizable, Digital D S 2 Compute-in-Memory Accelerator Supporting INT8×INT8 with Zero-Point Quantization in Intel 18A Technology",2,S. K. Hsu,1,False,"Intel, Hillsboro, OR"
SESSION 30,30.9,"A 147TOPS/W, 250TOPS/mm2, Fully Synthesizable, Digital D S 2 Compute-in-Memory Accelerator Supporting INT8×INT8 with Zero-Point Quantization in Intel 18A Technology",3,M. A. Anders,1,False,"Intel, Hillsboro, OR"
SESSION 30,30.9,"A 147TOPS/W, 250TOPS/mm2, Fully Synthesizable, Digital D S 2 Compute-in-Memory Accelerator Supporting INT8×INT8 with Zero-Point Quantization in Intel 18A Technology",4,A. Raha,2,False,"Intel, Santa Clara, CA,"
SESSION 30,30.9,"A 147TOPS/W, 250TOPS/mm2, Fully Synthesizable, Digital D S 2 Compute-in-Memory Accelerator Supporting INT8×INT8 with Zero-Point Quantization in Intel 18A Technology",5,D. A. Mathaikutty,3,False,"Intel, Chandler, AZ"
SESSION 30,30.9,"A 147TOPS/W, 250TOPS/mm2, Fully Synthesizable, Digital D S 2 Compute-in-Memory Accelerator Supporting INT8×INT8 with Zero-Point Quantization in Intel 18A Technology",6,R. Krishnamurthy,1,False,"Intel, Hillsboro, OR"
SESSION 31,31.1,A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding,1,P. Dong,"1,2",False,"Hong Kong University of Science and Technology, Hong Kong, China | AI Chip Center for Emerging Smart System, Hong Kong, China"
SESSION 31,31.1,A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding,2,Y. Tan,"1,2",False,"Hong Kong University of Science and Technology, Hong Kong, China | AI Chip Center for Emerging Smart System, Hong Kong, China"
SESSION 31,31.1,A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding,3,X. Liu,2,False,"AI Chip Center for Emerging Smart System, Hong Kong, China"
SESSION 31,31.1,A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding,4,P. Luo,2,False,"AI Chip Center for Emerging Smart System, Hong Kong, China"
SESSION 31,31.1,A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding,5,Y. Liu,2,False,"AI Chip Center for Emerging Smart System, Hong Kong, China"
SESSION 31,31.1,A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding,6,D. Pang,2,False,"AI Chip Center for Emerging Smart System, Hong Kong, China"
SESSION 31,31.1,A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding,7,S. Ma,"1,2",False,"Hong Kong University of Science and Technology, Hong Kong, China | AI Chip Center for Emerging Smart System, Hong Kong, China"
SESSION 31,31.1,A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding,8,X. Huang,1,False,"Hong Kong University of Science and Technology, Hong Kong, China"
SESSION 31,31.1,A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding,9,S-Y. Liu,1,False,"Hong Kong University of Science and Technology, Hong Kong, China"
SESSION 31,31.1,A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding,10,D. Zhang,"1,2",False,"Hong Kong University of Science and Technology, Hong Kong, China | AI Chip Center for Emerging Smart System, Hong Kong, China"
SESSION 31,31.1,A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding,11,Z. Lu,3,False,"Hefei Reliance Memory, Hefei, China"
SESSION 31,31.1,A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding,12,L. Liang,2,False,"AI Chip Center for Emerging Smart System, Hong Kong, China"
SESSION 31,31.1,A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding,13,C-Y. Tsui,"1,2",False,"Hong Kong University of Science and Technology, Hong Kong, China | AI Chip Center for Emerging Smart System, Hong Kong, China"
SESSION 31,31.1,A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding,14,F. Tu,"1,2",False,"Hong Kong University of Science and Technology, Hong Kong, China | AI Chip Center for Emerging Smart System, Hong Kong, China"
SESSION 31,31.1,A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding,15,L. Zhao,4,False,"Zhejiang University, Hangzhou, China"
SESSION 31,31.1,A 14.08-to-135.69Token/s ReRAM-on-Logic Stacked Outlier-Free Large-Language-Model Accelerator with Block-Clustered Weight-Compression and Adaptive Parallel-Speculative-Decoding,16,K-T. Cheng,"1,2",False,"Hong Kong University of Science and Technology, Hong Kong, China | AI Chip Center for Emerging Smart System, Hong Kong, China"
SESSION 31,31.2,Revolver: Low-Bit GenAI Accelerator for Distilled-Model and CoT with Phase-Aware-Quantization and Rotation-Based Integer-Scaled Group Quantization,1,S. Kim,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.2,Revolver: Low-Bit GenAI Accelerator for Distilled-Model and CoT with Phase-Aware-Quantization and Rotation-Based Integer-Scaled Group Quantization,2,J. Oh,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.2,Revolver: Low-Bit GenAI Accelerator for Distilled-Model and CoT with Phase-Aware-Quantization and Rotation-Based Integer-Scaled Group Quantization,3,B. Kim,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.2,Revolver: Low-Bit GenAI Accelerator for Distilled-Model and CoT with Phase-Aware-Quantization and Rotation-Based Integer-Scaled Group Quantization,4,Y. Choi,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.2,Revolver: Low-Bit GenAI Accelerator for Distilled-Model and CoT with Phase-Aware-Quantization and Rotation-Based Integer-Scaled Group Quantization,5,G. Park,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.2,Revolver: Low-Bit GenAI Accelerator for Distilled-Model and CoT with Phase-Aware-Quantization and Rotation-Based Integer-Scaled Group Quantization,6,H-J. Yoo,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.3,A 51.6μJ/Token Subspace-Rotation-Based Dual-Quantized Large-Language-Model Accelerator with Fused Scale-Activation INT Datapath and Rearranged Bit-Slice LUT Computation,1,B. Liu,,False,"Southeast University, Nanjing, China"
SESSION 31,31.3,A 51.6μJ/Token Subspace-Rotation-Based Dual-Quantized Large-Language-Model Accelerator with Fused Scale-Activation INT Datapath and Rearranged Bit-Slice LUT Computation,2,Z. Zou,,False,"Southeast University, Nanjing, China"
SESSION 31,31.3,A 51.6μJ/Token Subspace-Rotation-Based Dual-Quantized Large-Language-Model Accelerator with Fused Scale-Activation INT Datapath and Rearranged Bit-Slice LUT Computation,3,X. Yan,,False,"Southeast University, Nanjing, China"
SESSION 31,31.3,A 51.6μJ/Token Subspace-Rotation-Based Dual-Quantized Large-Language-Model Accelerator with Fused Scale-Activation INT Datapath and Rearranged Bit-Slice LUT Computation,4,X. Kang,,False,"Southeast University, Nanjing, China"
SESSION 31,31.3,A 51.6μJ/Token Subspace-Rotation-Based Dual-Quantized Large-Language-Model Accelerator with Fused Scale-Activation INT Datapath and Rearranged Bit-Slice LUT Computation,5,X. Chen,,False,"Southeast University, Nanjing, China"
SESSION 31,31.3,A 51.6μJ/Token Subspace-Rotation-Based Dual-Quantized Large-Language-Model Accelerator with Fused Scale-Activation INT Datapath and Rearranged Bit-Slice LUT Computation,6,B. Hu,,False,"Southeast University, Nanjing, China"
SESSION 31,31.3,A 51.6μJ/Token Subspace-Rotation-Based Dual-Quantized Large-Language-Model Accelerator with Fused Scale-Activation INT Datapath and Rearranged Bit-Slice LUT Computation,7,J. Lin,,False,"Southeast University, Nanjing, China"
SESSION 31,31.3,A 51.6μJ/Token Subspace-Rotation-Based Dual-Quantized Large-Language-Model Accelerator with Fused Scale-Activation INT Datapath and Rearranged Bit-Slice LUT Computation,8,H. Du,,False,"Southeast University, Nanjing, China"
SESSION 31,31.3,A 51.6μJ/Token Subspace-Rotation-Based Dual-Quantized Large-Language-Model Accelerator with Fused Scale-Activation INT Datapath and Rearranged Bit-Slice LUT Computation,9,J. Yang,,False,"Southeast University, Nanjing, China"
SESSION 31,31.3,A 51.6μJ/Token Subspace-Rotation-Based Dual-Quantized Large-Language-Model Accelerator with Fused Scale-Activation INT Datapath and Rearranged Bit-Slice LUT Computation,10,X. Si,,False,"Southeast University, Nanjing, China"
SESSION 31,31.3,A 51.6μJ/Token Subspace-Rotation-Based Dual-Quantized Large-Language-Model Accelerator with Fused Scale-Activation INT Datapath and Rearranged Bit-Slice LUT Computation,11,H. Cai,,False,"Southeast University, Nanjing, China"
SESSION 31,31.4,VARSA: A Visual Autoregressive Generation Accelerator Using Performance-Scalable Multi-Precision PE-LUT and Grid-Similarity Attention Compression,1,J. Zhou,,False,"Peking University, Beijing, China"
SESSION 31,31.4,VARSA: A Visual Autoregressive Generation Accelerator Using Performance-Scalable Multi-Precision PE-LUT and Grid-Similarity Attention Compression,2,H. Li,,False,"Peking University, Beijing, China"
SESSION 31,31.4,VARSA: A Visual Autoregressive Generation Accelerator Using Performance-Scalable Multi-Precision PE-LUT and Grid-Similarity Attention Compression,3,K. Jiang,,False,"Peking University, Beijing, China"
SESSION 31,31.4,VARSA: A Visual Autoregressive Generation Accelerator Using Performance-Scalable Multi-Precision PE-LUT and Grid-Similarity Attention Compression,4,Y. Sun,,False,"Peking University, Beijing, China"
SESSION 31,31.4,VARSA: A Visual Autoregressive Generation Accelerator Using Performance-Scalable Multi-Precision PE-LUT and Grid-Similarity Attention Compression,5,T. Jia,,False,"Peking University, Beijing, China"
SESSION 31,31.5,SoulMate: A 9.8mW Mobile Intelligence System-on-Chip with D S 2 Mixed-Rank Architecture for On-Device LLM Personalization,1,S. Hong,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.5,SoulMate: A 9.8mW Mobile Intelligence System-on-Chip with D S 2 Mixed-Rank Architecture for On-Device LLM Personalization,2,J. Choi,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.5,SoulMate: A 9.8mW Mobile Intelligence System-on-Chip with D S 2 Mixed-Rank Architecture for On-Device LLM Personalization,3,J. So,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.5,SoulMate: A 9.8mW Mobile Intelligence System-on-Chip with D S 2 Mixed-Rank Architecture for On-Device LLM Personalization,4,N. Lee,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.5,SoulMate: A 9.8mW Mobile Intelligence System-on-Chip with D S 2 Mixed-Rank Architecture for On-Device LLM Personalization,5,W. Jo,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.5,SoulMate: A 9.8mW Mobile Intelligence System-on-Chip with D S 2 Mixed-Rank Architecture for On-Device LLM Personalization,6,Z. Kalzhan,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.5,SoulMate: A 9.8mW Mobile Intelligence System-on-Chip with D S 2 Mixed-Rank Architecture for On-Device LLM Personalization,7,W. Chin,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.5,SoulMate: A 9.8mW Mobile Intelligence System-on-Chip with D S 2 Mixed-Rank Architecture for On-Device LLM Personalization,8,H-J. Yoo,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.6,Tri-Oracle: A 17.78μJ/Token Vision-Language Model Accelerator with Token-Attention-Weight Redundancy Prediction,1,S. Yoo,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.6,Tri-Oracle: A 17.78μJ/Token Vision-Language Model Accelerator with Token-Attention-Weight Redundancy Prediction,2,H. Kim,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.6,Tri-Oracle: A 17.78μJ/Token Vision-Language Model Accelerator with Token-Attention-Weight Redundancy Prediction,3,M. Son,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.6,Tri-Oracle: A 17.78μJ/Token Vision-Language Model Accelerator with Token-Attention-Weight Redundancy Prediction,4,Y. Chen,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.6,Tri-Oracle: A 17.78μJ/Token Vision-Language Model Accelerator with Token-Attention-Weight Redundancy Prediction,5,S. Jeong,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.6,Tri-Oracle: A 17.78μJ/Token Vision-Language Model Accelerator with Token-Attention-Weight Redundancy Prediction,6,J-Y. Kim,,False,"KAIST, Daejeon, Korea"
SESSION 31,31.7,LUT-SSM: A 99.3TFLOPS/W LUT-Based State-Space Model Accelerator Using Energy-Efficient Element-Wise Layer Fusion and LUT-Friendly Weight-Only Quantization,1,S. Yoo,"1,2",True,"Korea Advanced Institute of Science and Technology, Daejeon, Korea | Pohang University of Science and Technology, Pohang, Korea"
SESSION 31,31.7,LUT-SSM: A 99.3TFLOPS/W LUT-Based State-Space Model Accelerator Using Energy-Efficient Element-Wise Layer Fusion and LUT-Friendly Weight-Only Quantization,2,D. Kam,3,True,"Ulsan National Institute of Science and Technology, Ulsan, Korea"
SESSION 31,31.7,LUT-SSM: A 99.3TFLOPS/W LUT-Based State-Space Model Accelerator Using Energy-Efficient Element-Wise Layer Fusion and LUT-Friendly Weight-Only Quantization,3,G. Park,4,False,"Naver Cloud, Seongnam, Korea"
SESSION 31,31.7,LUT-SSM: A 99.3TFLOPS/W LUT-Based State-Space Model Accelerator Using Energy-Efficient Element-Wise Layer Fusion and LUT-Friendly Weight-Only Quantization,4,S. Kwon,1,False,"Korea Advanced Institute of Science and Technology, Daejeon, Korea"
SESSION 31,31.7,LUT-SSM: A 99.3TFLOPS/W LUT-Based State-Space Model Accelerator Using Energy-Efficient Element-Wise Layer Fusion and LUT-Friendly Weight-Only Quantization,5,D. Lee,4,False,"Naver Cloud, Seongnam, Korea"
SESSION 31,31.7,LUT-SSM: A 99.3TFLOPS/W LUT-Based State-Space Model Accelerator Using Energy-Efficient Element-Wise Layer Fusion and LUT-Friendly Weight-Only Quantization,6,Y. Lee,1,False,"Korea Advanced Institute of Science and Technology, Daejeon, Korea"
SESSION 31,31.9,ALPhA-Vision: A Real-Time Always-On Vision Processor with D S 2 787μs Face Detection Latency in <5mW,1,B. Keller,1,False,"Nvidia, Santa Clara, CA"
SESSION 31,31.9,ALPhA-Vision: A Real-Time Always-On Vision Processor with D S 2 787μs Face Detection Latency in <5mW,2,R. Venkatesan,1,False,"Nvidia, Santa Clara, CA"
SESSION 31,31.9,ALPhA-Vision: A Real-Time Always-On Vision Processor with D S 2 787μs Face Detection Latency in <5mW,3,S. Dai,1,False,"Nvidia, Santa Clara, CA"
SESSION 31,31.9,ALPhA-Vision: A Real-Time Always-On Vision Processor with D S 2 787μs Face Detection Latency in <5mW,4,J. Clemons,2,False,"Nvidia, Austin, TX"
SESSION 31,31.9,ALPhA-Vision: A Real-Time Always-On Vision Processor with D S 2 787μs Face Detection Latency in <5mW,5,M. Fojtik,3,False,"Nvidia, Durham, NC"
SESSION 31,31.9,ALPhA-Vision: A Real-Time Always-On Vision Processor with D S 2 787μs Face Detection Latency in <5mW,6,M. Chang,1,False,"Nvidia, Santa Clara, CA"
SESSION 31,31.9,ALPhA-Vision: A Real-Time Always-On Vision Processor with D S 2 787μs Face Detection Latency in <5mW,7,T. Tambe,4,False,"Stanford University, Stanford, CA"
SESSION 31,31.9,ALPhA-Vision: A Real-Time Always-On Vision Processor with D S 2 787μs Face Detection Latency in <5mW,8,N. Pinckney,2,False,"Nvidia, Austin, TX"
SESSION 31,31.9,ALPhA-Vision: A Real-Time Always-On Vision Processor with D S 2 787μs Face Detection Latency in <5mW,9,S. G. Tell,3,False,"Nvidia, Durham, NC"
SESSION 31,31.9,ALPhA-Vision: A Real-Time Always-On Vision Processor with D S 2 787μs Face Detection Latency in <5mW,10,Q. Huang,1,False,"Nvidia, Santa Clara, CA"
SESSION 31,31.9,ALPhA-Vision: A Real-Time Always-On Vision Processor with D S 2 787μs Face Detection Latency in <5mW,11,S. De Mello,1,False,"Nvidia, Santa Clara, CA"
SESSION 31,31.9,ALPhA-Vision: A Real-Time Always-On Vision Processor with D S 2 787μs Face Detection Latency in <5mW,12,B. Khailany,2,False,"Nvidia, Austin, TX"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.1,A 98.5dB-SNDR 250kHz-BW 1V-Supply Continuous-Time Zoom ADC with Smart-Tracking and Floating-Tail-Resistor Linearized Gm-C Loop Filter,1,C. Xing,,False,"Tsinghua University, Beijing, China"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.1,A 98.5dB-SNDR 250kHz-BW 1V-Supply Continuous-Time Zoom ADC with Smart-Tracking and Floating-Tail-Resistor Linearized Gm-C Loop Filter,2,Y. Cui,,False,"Tsinghua University, Beijing, China"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.1,A 98.5dB-SNDR 250kHz-BW 1V-Supply Continuous-Time Zoom ADC with Smart-Tracking and Floating-Tail-Resistor Linearized Gm-C Loop Filter,3,S. Pan,,False,"Tsinghua University, Beijing, China"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.1,A 98.5dB-SNDR 250kHz-BW 1V-Supply Continuous-Time Zoom ADC with Smart-Tracking and Floating-Tail-Resistor Linearized Gm-C Loop Filter,4,Y. Zhong,,False,"Tsinghua University, Beijing, China"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.1,A 98.5dB-SNDR 250kHz-BW 1V-Supply Continuous-Time Zoom ADC with Smart-Tracking and Floating-Tail-Resistor Linearized Gm-C Loop Filter,5,N. Sun,,False,"Tsinghua University, Beijing, China"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.1,A 98.5dB-SNDR 250kHz-BW 1V-Supply Continuous-Time Zoom ADC with Smart-Tracking and Floating-Tail-Resistor Linearized Gm-C Loop Filter,6,L. Jie,,False,"Tsinghua University, Beijing, China"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.2,A PVT-Robust Frequency-Scalable Fully Dynamic ΔΣ ADC with Bottom-Plate Level Shift,1,T. Kaneko,1,False,"Asahi Kasei Microdevices, Yokohama, Japan"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.2,A PVT-Robust Frequency-Scalable Fully Dynamic ΔΣ ADC with Bottom-Plate Level Shift,2,H. Ishida,1,False,"Asahi Kasei Microdevices, Yokohama, Japan"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.2,A PVT-Robust Frequency-Scalable Fully Dynamic ΔΣ ADC with Bottom-Plate Level Shift,3,Y. Yamaki,1,False,"Asahi Kasei Microdevices, Yokohama, Japan"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.2,A PVT-Robust Frequency-Scalable Fully Dynamic ΔΣ ADC with Bottom-Plate Level Shift,4,S. Takehara,1,False,"Asahi Kasei Microdevices, Yokohama, Japan"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.2,A PVT-Robust Frequency-Scalable Fully Dynamic ΔΣ ADC with Bottom-Plate Level Shift,5,U-K. Moon,2,False,"Oregon State University, Corvallis, OR"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.3,An 85.1dB-SNDR 8MS/s Incremental Pipeline ADC with Dual-Residue-Assisted Exponential Quantization,1,Z. Wang,,False,"Peking University, Beijing, China"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.3,An 85.1dB-SNDR 8MS/s Incremental Pipeline ADC with Dual-Residue-Assisted Exponential Quantization,2,B. Li,,False,"Peking University, Beijing, China"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.3,An 85.1dB-SNDR 8MS/s Incremental Pipeline ADC with Dual-Residue-Assisted Exponential Quantization,3,H. Luo,,False,"Peking University, Beijing, China"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.3,An 85.1dB-SNDR 8MS/s Incremental Pipeline ADC with Dual-Residue-Assisted Exponential Quantization,4,C. Chu,,False,"Peking University, Beijing, China"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.3,An 85.1dB-SNDR 8MS/s Incremental Pipeline ADC with Dual-Residue-Assisted Exponential Quantization,5,J. Yang,,False,"Peking University, Beijing, China"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.3,An 85.1dB-SNDR 8MS/s Incremental Pipeline ADC with Dual-Residue-Assisted Exponential Quantization,6,Y. Wang,,False,"Peking University, Beijing, China"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.3,An 85.1dB-SNDR 8MS/s Incremental Pipeline ADC with Dual-Residue-Assisted Exponential Quantization,7,X. Tang,,False,"Peking University, Beijing, China"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.4,A 103.9dB-SFDR 83.8dB-SNDR 3MHz-BW Multi-Bit Quadratic-Exponential Noise-Coupled IDSM with High Tolerance to DAC Non-Linearity,1,Z. Li,"1,2",False,"University of Macau, Macau, China | UM Hetao IC Research Institute, Shenzhen, China"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.4,A 103.9dB-SFDR 83.8dB-SNDR 3MHz-BW Multi-Bit Quadratic-Exponential Noise-Coupled IDSM with High Tolerance to DAC Non-Linearity,2,B. Wang,3,False,"Formula Microelectronics, Shanghai, China"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.4,A 103.9dB-SFDR 83.8dB-SNDR 3MHz-BW Multi-Bit Quadratic-Exponential Noise-Coupled IDSM with High Tolerance to DAC Non-Linearity,3,M. Guo,1,False,"University of Macau, Macau, China"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.4,A 103.9dB-SFDR 83.8dB-SNDR 3MHz-BW Multi-Bit Quadratic-Exponential Noise-Coupled IDSM with High Tolerance to DAC Non-Linearity,4,R. P. Martins,1,False,"University of Macau, Macau, China"
"SESSION 32 Wednesday, February 18th, 1:30 PM",32.4,A 103.9dB-SFDR 83.8dB-SNDR 3MHz-BW Multi-Bit Quadratic-Exponential Noise-Coupled IDSM with High Tolerance to DAC Non-Linearity,5,S-W. Sin,1,False,"University of Macau, Macau, China"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.1,A 22-to-25GHz CMOS Non-Magnetic Balanced Circulator Achieving at Least 20dB TX-RX Isolation for an Antenna VSWR of 2,1,H. Deng,,False,"TU Delft, Delft, The Netherlands"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.1,A 22-to-25GHz CMOS Non-Magnetic Balanced Circulator Achieving at Least 20dB TX-RX Isolation for an Antenna VSWR of 2,2,E. Shokrolahzade,,False,"TU Delft, Delft, The Netherlands"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.1,A 22-to-25GHz CMOS Non-Magnetic Balanced Circulator Achieving at Least 20dB TX-RX Isolation for an Antenna VSWR of 2,3,N. Fakkel,,False,"TU Delft, Delft, The Netherlands"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.1,A 22-to-25GHz CMOS Non-Magnetic Balanced Circulator Achieving at Least 20dB TX-RX Isolation for an Antenna VSWR of 2,4,M. Spirito,,False,"TU Delft, Delft, The Netherlands"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.1,A 22-to-25GHz CMOS Non-Magnetic Balanced Circulator Achieving at Least 20dB TX-RX Isolation for an Antenna VSWR of 2,5,F. Sebastiano,,False,"TU Delft, Delft, The Netherlands"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.1,A 22-to-25GHz CMOS Non-Magnetic Balanced Circulator Achieving at Least 20dB TX-RX Isolation for an Antenna VSWR of 2,6,M. Babaie,,False,"TU Delft, Delft, The Netherlands"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.2,An Infinite-Loop CMOS-Compatible Isolator Enabled True D S 2 VSWR-Resilient Power Amplifier for 6G FR3 in Massive MIMO and Phased-Array Systems,1,M. Ghorbanpoor,"1,2",False,"CSEM, Neuchatel, Switzerland | ETH Zurich, Zurich, Switzerland"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.2,An Infinite-Loop CMOS-Compatible Isolator Enabled True D S 2 VSWR-Resilient Power Amplifier for 6G FR3 in Massive MIMO and Phased-Array Systems,2,M. Eleraky,2,False,"ETH Zurich, Zurich, Switzerland"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.2,An Infinite-Loop CMOS-Compatible Isolator Enabled True D S 2 VSWR-Resilient Power Amplifier for 6G FR3 in Massive MIMO and Phased-Array Systems,3,K. Manetakis,1,False,"CSEM, Neuchatel, Switzerland"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.2,An Infinite-Loop CMOS-Compatible Isolator Enabled True D S 2 VSWR-Resilient Power Amplifier for 6G FR3 in Massive MIMO and Phased-Array Systems,4,P. Nussbaum,1,False,"CSEM, Neuchatel, Switzerland"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.2,An Infinite-Loop CMOS-Compatible Isolator Enabled True D S 2 VSWR-Resilient Power Amplifier for 6G FR3 in Massive MIMO and Phased-Array Systems,5,H. Wang,2,False,"ETH Zurich, Zurich, Switzerland"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.4,A 4.5-to-7.2GHz Beyond Rail-to-Rail Output SCPA with 27.9dBm P out and 46.2% DE at 5.1GHz Using Periodic Voltage-Pacing Network,1,B. Yang,"1,2",False,"Shenzhen University, Shenzhen, China | University of Electronic Science and Technology of China, Chengdu, China"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.4,A 4.5-to-7.2GHz Beyond Rail-to-Rail Output SCPA with 27.9dBm P out and 46.2% DE at 5.1GHz Using Periodic Voltage-Pacing Network,2,J. Zhou,1,False,"Shenzhen University, Shenzhen, China"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.4,A 4.5-to-7.2GHz Beyond Rail-to-Rail Output SCPA with 27.9dBm P out and 46.2% DE at 5.1GHz Using Periodic Voltage-Pacing Network,3,J. Mao,1,False,"Shenzhen University, Shenzhen, China"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.4,A 4.5-to-7.2GHz Beyond Rail-to-Rail Output SCPA with 27.9dBm P out and 46.2% DE at 5.1GHz Using Periodic Voltage-Pacing Network,4,X. Luo,1,False,"Shenzhen University, Shenzhen, China"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.5,"A 0.6-to-0.9GHz, 28.06dBm P , 43.73% SE, 6-Phase out Switched-Capacitor Power Amplifier Using In-Cell Digital Waveform Synthesis for the 2nd-, 3rd-, and 4th-Harmonic Suppression",1,X. Liang,1,False,"University of Electronic Science and Technology of China, Chengdu, China"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.5,"A 0.6-to-0.9GHz, 28.06dBm P , 43.73% SE, 6-Phase out Switched-Capacitor Power Amplifier Using In-Cell Digital Waveform Synthesis for the 2nd-, 3rd-, and 4th-Harmonic Suppression",2,B. Yang,"1,2",False,"University of Electronic Science and Technology of China, Chengdu, China | Shenzhen University, Shenzhen, China"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.5,"A 0.6-to-0.9GHz, 28.06dBm P , 43.73% SE, 6-Phase out Switched-Capacitor Power Amplifier Using In-Cell Digital Waveform Synthesis for the 2nd-, 3rd-, and 4th-Harmonic Suppression",3,H. Tang,"1,2",False,"University of Electronic Science and Technology of China, Chengdu, China | Shenzhen University, Shenzhen, China"
"SESSION 33 Wednesday, February 18th, 3:35 PM",33.5,"A 0.6-to-0.9GHz, 28.06dBm P , 43.73% SE, 6-Phase out Switched-Capacitor Power Amplifier Using In-Cell Digital Waveform Synthesis for the 2nd-, 3rd-, and 4th-Harmonic Suppression",4,X. Luo,2,False,"Shenzhen University, Shenzhen, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.1,A 128mW 2×4 Radar-on-Chip with Forward-ΔΣ DPLL-Locked D S 2 Multi-Injection RTWO in 22nm CMOS Enabling ADC-Free Digitization and PS-Free Beamforming Demonstrated in In-Cabin Vital-Sign Monitoring,1,L. Lou,1,False,"University of Science and Technology of China, Hefei, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.1,A 128mW 2×4 Radar-on-Chip with Forward-ΔΣ DPLL-Locked D S 2 Multi-Injection RTWO in 22nm CMOS Enabling ADC-Free Digitization and PS-Free Beamforming Demonstrated in In-Cabin Vital-Sign Monitoring,2,Z. Zhou,1,False,"University of Science and Technology of China, Hefei, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.1,A 128mW 2×4 Radar-on-Chip with Forward-ΔΣ DPLL-Locked D S 2 Multi-Injection RTWO in 22nm CMOS Enabling ADC-Free Digitization and PS-Free Beamforming Demonstrated in In-Cabin Vital-Sign Monitoring,3,L. Yuan,1,False,"University of Science and Technology of China, Hefei, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.1,A 128mW 2×4 Radar-on-Chip with Forward-ΔΣ DPLL-Locked D S 2 Multi-Injection RTWO in 22nm CMOS Enabling ADC-Free Digitization and PS-Free Beamforming Demonstrated in In-Cabin Vital-Sign Monitoring,4,Y. Long,1,False,"University of Science and Technology of China, Hefei, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.1,A 128mW 2×4 Radar-on-Chip with Forward-ΔΣ DPLL-Locked D S 2 Multi-Injection RTWO in 22nm CMOS Enabling ADC-Free Digitization and PS-Free Beamforming Demonstrated in In-Cabin Vital-Sign Monitoring,5,G. Chen,2,False,"National University of Singapore, Singapore, Singapore"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.1,A 128mW 2×4 Radar-on-Chip with Forward-ΔΣ DPLL-Locked D S 2 Multi-Injection RTWO in 22nm CMOS Enabling ADC-Free Digitization and PS-Free Beamforming Demonstrated in In-Cabin Vital-Sign Monitoring,6,X. Li,3,False,"Shanghai Jiao Tong University, Shanghai, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.1,A 128mW 2×4 Radar-on-Chip with Forward-ΔΣ DPLL-Locked D S 2 Multi-Injection RTWO in 22nm CMOS Enabling ADC-Free Digitization and PS-Free Beamforming Demonstrated in In-Cabin Vital-Sign Monitoring,7,S. Yang,1,False,"University of Science and Technology of China, Hefei, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.1,A 128mW 2×4 Radar-on-Chip with Forward-ΔΣ DPLL-Locked D S 2 Multi-Injection RTWO in 22nm CMOS Enabling ADC-Free Digitization and PS-Free Beamforming Demonstrated in In-Cabin Vital-Sign Monitoring,8,H. Cui,1,False,"University of Science and Technology of China, Hefei, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.1,A 128mW 2×4 Radar-on-Chip with Forward-ΔΣ DPLL-Locked D S 2 Multi-Injection RTWO in 22nm CMOS Enabling ADC-Free Digitization and PS-Free Beamforming Demonstrated in In-Cabin Vital-Sign Monitoring,9,J. Peng,1,False,"University of Science and Technology of China, Hefei, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.1,A 128mW 2×4 Radar-on-Chip with Forward-ΔΣ DPLL-Locked D S 2 Multi-Injection RTWO in 22nm CMOS Enabling ADC-Free Digitization and PS-Free Beamforming Demonstrated in In-Cabin Vital-Sign Monitoring,10,W. Tao,1,False,"University of Science and Technology of China, Hefei, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.1,A 128mW 2×4 Radar-on-Chip with Forward-ΔΣ DPLL-Locked D S 2 Multi-Injection RTWO in 22nm CMOS Enabling ADC-Free Digitization and PS-Free Beamforming Demonstrated in In-Cabin Vital-Sign Monitoring,11,J. Deng,1,False,"University of Science and Technology of China, Hefei, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.1,A 128mW 2×4 Radar-on-Chip with Forward-ΔΣ DPLL-Locked D S 2 Multi-Injection RTWO in 22nm CMOS Enabling ADC-Free Digitization and PS-Free Beamforming Demonstrated in In-Cabin Vital-Sign Monitoring,12,Y. Hu,1,False,"University of Science and Technology of China, Hefei, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",1,Moon,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",2,Li,2,False,"Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",3,Suh,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",4,M. Lee,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",5,D. Kim,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",6,K. Kim,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",7,G. Park,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",8,G. Baek,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",9,B. Yook,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",10,D. Choi,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",11,K. Yoo,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",12,J. Kim,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",13,T. Yu,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",14,S. Kang,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",15,H. Jo,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",16,J. Son,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",17,S. Lee,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",18,P-K. Lau,3,False,"Samsung Electronics, Hwaseong, Korea | Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",19,S. I. Lu,3,False,"Samsung Electronics, Hwaseong, Korea | Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",20,G. E. Rogers,3,False,"Samsung Electronics, Hwaseong, Korea | Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",21,A. Jain,3,False,"Samsung Electronics, Hwaseong, Korea | Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",22,J. Wang,2,False,"Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",23,V. Ariyarathna,2,False,"Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",24,W. J. Kim,2,False,"Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",25,O. Eliezer,2,False,"Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",26,G. Feygin,2,False,"Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",27,W. Zhou,2,False,"Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",28,K-J. Moon,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",29,J. Chung,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",30,W. Lee,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",31,S. Kim,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",32,J. Kim,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",33,J. Lee,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",34,T. Kim,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",35,S. Kim,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",36,Y. Lee,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",37,Y. H. Jang,2,False,"Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",38,S. K. Rayudu,3,False,"Samsung Electronics, Hwaseong, Korea | Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",39,S. Chien,3,False,"Samsung Electronics, Hwaseong, Korea | Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",40,Y. Chen,3,False,"Samsung Electronics, Hwaseong, Korea | Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",41,H. Lim,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",42,K. Kang,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",43,S. Lee,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",44,J. Lee,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",45,J. Bae,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",46,H-G. Seok,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",47,P. Dayal,2,False,"Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",48,W. Wu,3,False,"Samsung Electronics, Hwaseong, Korea | Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",49,H-C. Park,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",50,J. Hur,3,False,"Samsung Electronics, Hwaseong, Korea | Samsung Electronics, San Diego, CA;3Samsung Electronics, San Jose, CA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",51,S. Yoo,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",52,C-H. Park,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.2,"Compact, Low-Power 60-and-77GHz 4T/4R Multi-Mode FMCW Radar RFICs in 28nm CMOS",53,J. Kim,1,False,"Samsung Electronics, Hwaseong, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.3,A 234-to-252GHz Dual-Polarized Transceiver Using Antenna-in- D S 2 Package Technologies for Cross-Polarimetric Sensing,1,X. Chen,1,False,"Massachusetts Institute of Technology, Cambridge, MA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.3,A 234-to-252GHz Dual-Polarized Transceiver Using Antenna-in- D S 2 Package Technologies for Cross-Polarimetric Sensing,2,G. C. Dogiamis,"2,3",False,"Intel, Chandler, AZ | Deca Technologies, Tempe, AZ"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.3,A 234-to-252GHz Dual-Polarized Transceiver Using Antenna-in- D S 2 Package Technologies for Cross-Polarimetric Sensing,3,R. Han,1,False,"Massachusetts Institute of Technology, Cambridge, MA"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,1,R. Fu,1,True,"Beihang University, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,2,L. Shi,1,True,"Beihang University, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,3,F. Cai,1,False,"Beihang University, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,4,Y. Yang,1,False,"Beihang University, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,5,H. Lei,1,False,"Beihang University, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,6,Z. Fu,1,False,"Beihang University, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,7,Y. Xu,1,False,"Beihang University, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,8,P. Wang,1,False,"Beihang University, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,9,Z. Li,1,False,"Beihang University, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,10,S. Wang,1,False,"Beihang University, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,11,J. Jiao,1,False,"Beihang University, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,12,D. Liang,1,False,"Beihang University, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,13,L. Wu,"1,2",False,"Beihang University, Beijing, China | Tianmushan Laboratory, Hangzhou, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,14,G. Zhang,3,False,"Beijing Institute of Technology, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,15,N. Du,3,False,"Beijing Institute of Technology, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,16,Z. Wang,1,False,"Beihang University, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,17,Y. Gu,1,False,"Beihang University, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,18,X. Ye,3,False,"Beijing Institute of Technology, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,19,X. Fang,1,False,"Beihang University, Beijing, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,20,W. Zhao,"1,2",False,"Beihang University, Beijing, China | Tianmushan Laboratory, Hangzhou, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.4,A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% D S 2 Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response,21,H. Zhang,"1,2",False,"Beihang University, Beijing, China | Tianmushan Laboratory, Hangzhou, China"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.5,A 0.0523mm2 11.4mW IEEE 802.15.4a/z/ab Compatible D S 2 Aliasing-Suppressing All-Digital IR-UWB Transmitter Featuring Comb-Notched Maximally Flat Amplitude Spectral Shaping,1,J. Son,,False,"Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.5,A 0.0523mm2 11.4mW IEEE 802.15.4a/z/ab Compatible D S 2 Aliasing-Suppressing All-Digital IR-UWB Transmitter Featuring Comb-Notched Maximally Flat Amplitude Spectral Shaping,2,M. Park,,False,"Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.5,A 0.0523mm2 11.4mW IEEE 802.15.4a/z/ab Compatible D S 2 Aliasing-Suppressing All-Digital IR-UWB Transmitter Featuring Comb-Notched Maximally Flat Amplitude Spectral Shaping,3,C. Park,,False,"Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.5,A 0.0523mm2 11.4mW IEEE 802.15.4a/z/ab Compatible D S 2 Aliasing-Suppressing All-Digital IR-UWB Transmitter Featuring Comb-Notched Maximally Flat Amplitude Spectral Shaping,4,K. Lee,,False,"Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.5,A 0.0523mm2 11.4mW IEEE 802.15.4a/z/ab Compatible D S 2 Aliasing-Suppressing All-Digital IR-UWB Transmitter Featuring Comb-Notched Maximally Flat Amplitude Spectral Shaping,5,J-H. Yoon,,False,"Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.5,A 0.0523mm2 11.4mW IEEE 802.15.4a/z/ab Compatible D S 2 Aliasing-Suppressing All-Digital IR-UWB Transmitter Featuring Comb-Notched Maximally Flat Amplitude Spectral Shaping,6,J. Lee,,False,"Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea"
"SESSION 34 Wednesday, February 18th, 1:30 PM",34.5,A 0.0523mm2 11.4mW IEEE 802.15.4a/z/ab Compatible D S 2 Aliasing-Suppressing All-Digital IR-UWB Transmitter Featuring Comb-Notched Maximally Flat Amplitude Spectral Shaping,7,M. Song,,False,"Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.1,CANCEL: A Cancellation-Aided Ambient IoT Nanopowered Communication System for Energy-Limited Tags,1,H. Abolmagd,"1,2",False,"University of British Columbia, Vancouver, Canada | now with Nokia, Ottawa, Canada"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.1,CANCEL: A Cancellation-Aided Ambient IoT Nanopowered Communication System for Energy-Limited Tags,2,S-K. Kuo,3,False,"University of California, San Diego, CA"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.1,CANCEL: A Cancellation-Aided Ambient IoT Nanopowered Communication System for Energy-Limited Tags,3,M. N. Hasan,1,False,"University of British Columbia, Vancouver, Canada"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.1,CANCEL: A Cancellation-Aided Ambient IoT Nanopowered Communication System for Energy-Limited Tags,4,S. Kadaveru,3,False,"University of California, San Diego, CA"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.1,CANCEL: A Cancellation-Aided Ambient IoT Nanopowered Communication System for Energy-Limited Tags,5,A. Ghorbani Nejad,1,False,"University of British Columbia, Vancouver, Canada"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.1,CANCEL: A Cancellation-Aided Ambient IoT Nanopowered Communication System for Energy-Limited Tags,6,M. Dunna,3,False,"University of California, San Diego, CA"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.1,CANCEL: A Cancellation-Aided Ambient IoT Nanopowered Communication System for Energy-Limited Tags,7,A. Khorami,1,False,"University of British Columbia, Vancouver, Canada"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.1,CANCEL: A Cancellation-Aided Ambient IoT Nanopowered Communication System for Energy-Limited Tags,8,Y. Yu,3,False,"University of California, San Diego, CA"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.1,CANCEL: A Cancellation-Aided Ambient IoT Nanopowered Communication System for Energy-Limited Tags,9,D. Bharadia,3,False,"University of California, San Diego, CA"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.1,CANCEL: A Cancellation-Aided Ambient IoT Nanopowered Communication System for Energy-Limited Tags,10,P. Mercier,3,False,"University of California, San Diego, CA"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.1,CANCEL: A Cancellation-Aided Ambient IoT Nanopowered Communication System for Energy-Limited Tags,11,S. Shekhar,1,False,"University of British Columbia, Vancouver, Canada"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.2,A 20mg Battery-Free Crystal-Less Miniaturized TX System for Flying Insects Localization with 1.45km Range,1,Y. Shen,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.2,A 20mg Battery-Free Crystal-Less Miniaturized TX System for Flying Insects Localization with 1.45km Range,2,S. Young,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.2,A 20mg Battery-Free Crystal-Less Miniaturized TX System for Flying Insects Localization with 1.45km Range,3,D. Komma,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.2,A 20mg Battery-Free Crystal-Less Miniaturized TX System for Flying Insects Localization with 1.45km Range,4,R. Strohman,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.2,A 20mg Battery-Free Crystal-Less Miniaturized TX System for Flying Insects Localization with 1.45km Range,5,R. Narasimha,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.2,A 20mg Battery-Free Crystal-Less Miniaturized TX System for Flying Insects Localization with 1.45km Range,6,J. Chang,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.2,A 20mg Battery-Free Crystal-Less Miniaturized TX System for Flying Insects Localization with 1.45km Range,7,A. Bejarano-Carbo,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.2,A 20mg Battery-Free Crystal-Less Miniaturized TX System for Flying Insects Localization with 1.45km Range,8,Y. Wang,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.2,A 20mg Battery-Free Crystal-Less Miniaturized TX System for Flying Insects Localization with 1.45km Range,9,G. Tao,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.2,A 20mg Battery-Free Crystal-Less Miniaturized TX System for Flying Insects Localization with 1.45km Range,10,H-S. Kim,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.2,A 20mg Battery-Free Crystal-Less Miniaturized TX System for Flying Insects Localization with 1.45km Range,11,D. Blaauw,,False,"University of Michigan, Ann Arbor, MI"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.3,A 0.052mm2 Blocker-Tolerant Non-Uniform Current Sub-Sampling Receiver with a Discrete-Time FIR/IIR Filter Enabling 56dB Rejection in 28nm CMOS,1,M. Ayesh,"1,2",False,"now with Marvell, Irvine, CA | University of Southern California, Los Angeles, CA"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.3,A 0.052mm2 Blocker-Tolerant Non-Uniform Current Sub-Sampling Receiver with a Discrete-Time FIR/IIR Filter Enabling 56dB Rejection in 28nm CMOS,2,M-W. Chen,2,False,"University of Southern California, Los Angeles, CA"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.4,A NearLink 2.0 Compliant Dual-Band RF Transceiver for Smart Wireless Personal Audio Applications,1,R. Yu,1,False,"Huawei Technologies, Shenzhen, China"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.4,A NearLink 2.0 Compliant Dual-Band RF Transceiver for Smart Wireless Personal Audio Applications,2,S. Liu,1,False,"Huawei Technologies, Shenzhen, China"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.4,A NearLink 2.0 Compliant Dual-Band RF Transceiver for Smart Wireless Personal Audio Applications,3,X. Chen,1,False,"Huawei Technologies, Shenzhen, China"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.4,A NearLink 2.0 Compliant Dual-Band RF Transceiver for Smart Wireless Personal Audio Applications,4,T. Zhang,1,False,"Huawei Technologies, Shenzhen, China"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.4,A NearLink 2.0 Compliant Dual-Band RF Transceiver for Smart Wireless Personal Audio Applications,5,W. K. Chan,1,False,"Huawei Technologies, Shenzhen, China"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.4,A NearLink 2.0 Compliant Dual-Band RF Transceiver for Smart Wireless Personal Audio Applications,6,D. Hu,1,False,"Huawei Technologies, Shenzhen, China"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.4,A NearLink 2.0 Compliant Dual-Band RF Transceiver for Smart Wireless Personal Audio Applications,7,H. Yu,1,False,"Huawei Technologies, Shenzhen, China"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.4,A NearLink 2.0 Compliant Dual-Band RF Transceiver for Smart Wireless Personal Audio Applications,8,W. Yao,1,False,"Huawei Technologies, Shenzhen, China"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.4,A NearLink 2.0 Compliant Dual-Band RF Transceiver for Smart Wireless Personal Audio Applications,9,T. T. Yeo,1,False,"Huawei Technologies, Shenzhen, China"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.4,A NearLink 2.0 Compliant Dual-Band RF Transceiver for Smart Wireless Personal Audio Applications,10,P. Wu,2,False,"HiSilicon Technologies, Shanghai, China"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.4,A NearLink 2.0 Compliant Dual-Band RF Transceiver for Smart Wireless Personal Audio Applications,11,X. Zhao,2,False,"HiSilicon Technologies, Shanghai, China"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.4,A NearLink 2.0 Compliant Dual-Band RF Transceiver for Smart Wireless Personal Audio Applications,12,Z. Guo,2,False,"HiSilicon Technologies, Shanghai, China"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.5,Fully Integrated Backscattered WiFi 802.11b Transmitter with D S 2 Active Harmonics and Image Rejection for 30dB IRR and 36dB HRR at 0.88μW,1,R. Yang,,False,"National University of Singapore, Singapore, Singapore"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.5,Fully Integrated Backscattered WiFi 802.11b Transmitter with D S 2 Active Harmonics and Image Rejection for 30dB IRR and 36dB HRR at 0.88μW,2,K. Ali,,False,"National University of Singapore, Singapore, Singapore"
"SESSION 35 Wednesday, February 18th, 3:35 PM",35.5,Fully Integrated Backscattered WiFi 802.11b Transmitter with D S 2 Active Harmonics and Image Rejection for 30dB IRR and 36dB HRR at 0.88μW,3,M. Alioto,,False,"National University of Singapore, Singapore, Singapore"
SESSION 36,36.1,ReFIND: A Resolution-Reconfigurable Bio-Signal Classification D S 2 SoC Enabling >10× Savings in AFE Power per Channel,1,A. Pandey,1,False,"University of California, Berkeley, CA"
SESSION 36,36.1,ReFIND: A Resolution-Reconfigurable Bio-Signal Classification D S 2 SoC Enabling >10× Savings in AFE Power per Channel,2,I-T. Lin,1,False,"University of California, Berkeley, CA"
SESSION 36,36.1,ReFIND: A Resolution-Reconfigurable Bio-Signal Classification D S 2 SoC Enabling >10× Savings in AFE Power per Channel,3,D. Vaish,1,False,"University of California, Berkeley, CA"
SESSION 36,36.1,ReFIND: A Resolution-Reconfigurable Bio-Signal Classification D S 2 SoC Enabling >10× Savings in AFE Power per Channel,4,A. Rammohan,1,False,"University of California, Berkeley, CA"
SESSION 36,36.1,ReFIND: A Resolution-Reconfigurable Bio-Signal Classification D S 2 SoC Enabling >10× Savings in AFE Power per Channel,5,S. Bhat,1,False,"University of California, Berkeley, CA"
SESSION 36,36.1,ReFIND: A Resolution-Reconfigurable Bio-Signal Classification D S 2 SoC Enabling >10× Savings in AFE Power per Channel,6,J. Pinkenburg,1,False,"University of California, Berkeley, CA"
SESSION 36,36.1,ReFIND: A Resolution-Reconfigurable Bio-Signal Classification D S 2 SoC Enabling >10× Savings in AFE Power per Channel,7,R. Muller,"1,2",False,"University of California, Berkeley, CA | Weill Neurohub, Berkeley, CA"
SESSION 36,36.2,A Neural Interface SoC for Smart Glasses with Low-Power Neural D S 2 Commanding and Efficient LoRA-Enabled On-Chip Learning,1,Z. Zhong,1,True,"Northwestern University, Evanston, IL"
SESSION 36,36.2,A Neural Interface SoC for Smart Glasses with Low-Power Neural D S 2 Commanding and Efficient LoRA-Enabled On-Chip Learning,2,H. Yu,1,True,"Northwestern University, Evanston, IL"
SESSION 36,36.2,A Neural Interface SoC for Smart Glasses with Low-Power Neural D S 2 Commanding and Efficient LoRA-Enabled On-Chip Learning,3,W. McGarry,1,False,"Northwestern University, Evanston, IL"
SESSION 36,36.2,A Neural Interface SoC for Smart Glasses with Low-Power Neural D S 2 Commanding and Efficient LoRA-Enabled On-Chip Learning,4,Y. Wei,2,False,"Texas Instruments, Dallas, TX"
SESSION 36,36.2,A Neural Interface SoC for Smart Glasses with Low-Power Neural D S 2 Commanding and Efficient LoRA-Enabled On-Chip Learning,5,J. Gu,1,False,"Northwestern University, Evanston, IL"
SESSION 36,36.3,A 16.4nJ/Class Patient-Independent Prototype-Based Spatio-Temporal CNN Processor with Forward-Inference-Based Adaptation for Robust and Low-Latency Seizure Detection,1,Y. Wang,1,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 36,36.3,A 16.4nJ/Class Patient-Independent Prototype-Based Spatio-Temporal CNN Processor with Forward-Inference-Based Adaptation for Robust and Low-Latency Seizure Detection,2,L. Lin,1,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 36,36.3,A 16.4nJ/Class Patient-Independent Prototype-Based Spatio-Temporal CNN Processor with Forward-Inference-Based Adaptation for Robust and Low-Latency Seizure Detection,3,J. Yoo,2,False,"Seoul National University, Seoul, Korea"
SESSION 36,36.3,A 16.4nJ/Class Patient-Independent Prototype-Based Spatio-Temporal CNN Processor with Forward-Inference-Based Adaptation for Robust and Low-Latency Seizure Detection,4,J. Li,1,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 36,36.4,ANP-OT: A 0.17nW/Synapse 0.46pJ/SOP Neuromorphic Olfactory Processor with On-Chip Transfer Learning for Non-Invasive Cross-Hospital Cross-Pulmonary-Disease Diagnosis,1,D. Huo,1,True,"Tsinghua University, Beijing, China"
SESSION 36,36.4,ANP-OT: A 0.17nW/Synapse 0.46pJ/SOP Neuromorphic Olfactory Processor with On-Chip Transfer Learning for Non-Invasive Cross-Hospital Cross-Pulmonary-Disease Diagnosis,2,Z. Cheng,1,True,"Tsinghua University, Beijing, China"
SESSION 36,36.4,ANP-OT: A 0.17nW/Synapse 0.46pJ/SOP Neuromorphic Olfactory Processor with On-Chip Transfer Learning for Non-Invasive Cross-Hospital Cross-Pulmonary-Disease Diagnosis,3,J. Zhang,1,False,"Tsinghua University, Beijing, China"
SESSION 36,36.4,ANP-OT: A 0.17nW/Synapse 0.46pJ/SOP Neuromorphic Olfactory Processor with On-Chip Transfer Learning for Non-Invasive Cross-Hospital Cross-Pulmonary-Disease Diagnosis,4,Y. Jiang,2,False,"Beijing Tsinghua Changgung Hospital, Beijing, China"
SESSION 36,36.4,ANP-OT: A 0.17nW/Synapse 0.46pJ/SOP Neuromorphic Olfactory Processor with On-Chip Transfer Learning for Non-Invasive Cross-Hospital Cross-Pulmonary-Disease Diagnosis,5,L. Zhang,3,False,"Hebei Medical University Third Hospital, Shijiazhuang, China"
SESSION 36,36.4,ANP-OT: A 0.17nW/Synapse 0.46pJ/SOP Neuromorphic Olfactory Processor with On-Chip Transfer Learning for Non-Invasive Cross-Hospital Cross-Pulmonary-Disease Diagnosis,6,H. Wang,3,False,"Hebei Medical University Third Hospital, Shijiazhuang, China"
SESSION 36,36.4,ANP-OT: A 0.17nW/Synapse 0.46pJ/SOP Neuromorphic Olfactory Processor with On-Chip Transfer Learning for Non-Invasive Cross-Hospital Cross-Pulmonary-Disease Diagnosis,7,N. Ma,2,False,"Beijing Tsinghua Changgung Hospital, Beijing, China"
SESSION 36,36.4,ANP-OT: A 0.17nW/Synapse 0.46pJ/SOP Neuromorphic Olfactory Processor with On-Chip Transfer Learning for Non-Invasive Cross-Hospital Cross-Pulmonary-Disease Diagnosis,8,Z. Huang,2,False,"Beijing Tsinghua Changgung Hospital, Beijing, China"
SESSION 36,36.4,ANP-OT: A 0.17nW/Synapse 0.46pJ/SOP Neuromorphic Olfactory Processor with On-Chip Transfer Learning for Non-Invasive Cross-Hospital Cross-Pulmonary-Disease Diagnosis,9,M. Lin,2,False,"Beijing Tsinghua Changgung Hospital, Beijing, China"
SESSION 36,36.4,ANP-OT: A 0.17nW/Synapse 0.46pJ/SOP Neuromorphic Olfactory Processor with On-Chip Transfer Learning for Non-Invasive Cross-Hospital Cross-Pulmonary-Disease Diagnosis,10,Y. Zhao,3,False,"Hebei Medical University Third Hospital, Shijiazhuang, China"
SESSION 36,36.4,ANP-OT: A 0.17nW/Synapse 0.46pJ/SOP Neuromorphic Olfactory Processor with On-Chip Transfer Learning for Non-Invasive Cross-Hospital Cross-Pulmonary-Disease Diagnosis,11,Z. Wang,1,False,"Tsinghua University, Beijing, China"
SESSION 36,36.4,ANP-OT: A 0.17nW/Synapse 0.46pJ/SOP Neuromorphic Olfactory Processor with On-Chip Transfer Learning for Non-Invasive Cross-Hospital Cross-Pulmonary-Disease Diagnosis,12,K-T. Tang,4,False,"National Tsing Hua University, Hsinchu, Taiwan"
SESSION 36,36.4,ANP-OT: A 0.17nW/Synapse 0.46pJ/SOP Neuromorphic Olfactory Processor with On-Chip Transfer Learning for Non-Invasive Cross-Hospital Cross-Pulmonary-Disease Diagnosis,13,H. Chen,1,False,"Tsinghua University, Beijing, China"
SESSION 36,36.5,A 185.6dB-FOM 180.3dB-FOM 10.64-NEF NS-SAR-ADC with DR SNDR Calibration-Free 2nd-Order kT/C-Noise Shaping for Wearable ExG Acquisition,1,G. Kim,,False,"Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea"
SESSION 36,36.5,A 185.6dB-FOM 180.3dB-FOM 10.64-NEF NS-SAR-ADC with DR SNDR Calibration-Free 2nd-Order kT/C-Noise Shaping for Wearable ExG Acquisition,2,K. Park,,False,"Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea"
SESSION 36,36.5,A 185.6dB-FOM 180.3dB-FOM 10.64-NEF NS-SAR-ADC with DR SNDR Calibration-Free 2nd-Order kT/C-Noise Shaping for Wearable ExG Acquisition,3,M. Lee,,False,"Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea"
SESSION 36,36.5,A 185.6dB-FOM 180.3dB-FOM 10.64-NEF NS-SAR-ADC with DR SNDR Calibration-Free 2nd-Order kT/C-Noise Shaping for Wearable ExG Acquisition,4,J. Wie,,False,"Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea"
SESSION 36,36.5,A 185.6dB-FOM 180.3dB-FOM 10.64-NEF NS-SAR-ADC with DR SNDR Calibration-Free 2nd-Order kT/C-Noise Shaping for Wearable ExG Acquisition,5,S. Jeong,,False,"Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea"
SESSION 36,36.5,A 185.6dB-FOM 180.3dB-FOM 10.64-NEF NS-SAR-ADC with DR SNDR Calibration-Free 2nd-Order kT/C-Noise Shaping for Wearable ExG Acquisition,6,Y. Shin,,False,"Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea"
SESSION 36,36.5,A 185.6dB-FOM 180.3dB-FOM 10.64-NEF NS-SAR-ADC with DR SNDR Calibration-Free 2nd-Order kT/C-Noise Shaping for Wearable ExG Acquisition,7,K. Lee,,False,"Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea"
SESSION 36,36.5,A 185.6dB-FOM 180.3dB-FOM 10.64-NEF NS-SAR-ADC with DR SNDR Calibration-Free 2nd-Order kT/C-Noise Shaping for Wearable ExG Acquisition,8,J-H. Yoon,,False,"Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea"
SESSION 36,36.5,A 185.6dB-FOM 180.3dB-FOM 10.64-NEF NS-SAR-ADC with DR SNDR Calibration-Free 2nd-Order kT/C-Noise Shaping for Wearable ExG Acquisition,9,M. Song,,False,"Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea"
SESSION 36,36.5,A 185.6dB-FOM 180.3dB-FOM 10.64-NEF NS-SAR-ADC with DR SNDR Calibration-Free 2nd-Order kT/C-Noise Shaping for Wearable ExG Acquisition,10,J. Lee,,False,"Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea"
SESSION 36,36.6,Sparsity-Aware Neural Interface with CIM-Based Predictive D S 2 Focused Sampling for Hotspot Spike Tracking,1,H. Wu,1,True,"Westlake University, Hangzhou, China"
SESSION 36,36.6,Sparsity-Aware Neural Interface with CIM-Based Predictive D S 2 Focused Sampling for Hotspot Spike Tracking,2,F. Tian,2,True,"Hong Kong University of Science and Technology, Hong Kong, China"
SESSION 36,36.6,Sparsity-Aware Neural Interface with CIM-Based Predictive D S 2 Focused Sampling for Hotspot Spike Tracking,3,J. Chen,1,False,"Westlake University, Hangzhou, China"
SESSION 36,36.6,Sparsity-Aware Neural Interface with CIM-Based Predictive D S 2 Focused Sampling for Hotspot Spike Tracking,4,Z. Liao,1,False,"Westlake University, Hangzhou, China"
SESSION 36,36.6,Sparsity-Aware Neural Interface with CIM-Based Predictive D S 2 Focused Sampling for Hotspot Spike Tracking,5,H. Zhang,1,False,"Westlake University, Hangzhou, China"
SESSION 36,36.6,Sparsity-Aware Neural Interface with CIM-Based Predictive D S 2 Focused Sampling for Hotspot Spike Tracking,6,X. Liu,1,False,"Westlake University, Hangzhou, China"
SESSION 36,36.6,Sparsity-Aware Neural Interface with CIM-Based Predictive D S 2 Focused Sampling for Hotspot Spike Tracking,7,W. Zou,1,False,"Westlake University, Hangzhou, China"
SESSION 36,36.6,Sparsity-Aware Neural Interface with CIM-Based Predictive D S 2 Focused Sampling for Hotspot Spike Tracking,8,S. Cheng,1,False,"Westlake University, Hangzhou, China"
SESSION 36,36.6,Sparsity-Aware Neural Interface with CIM-Based Predictive D S 2 Focused Sampling for Hotspot Spike Tracking,9,Z. Zhang,3,False,"Institute of Semiconductors of the Chinese Academy of Sciences, Beijing, China"
SESSION 36,36.6,Sparsity-Aware Neural Interface with CIM-Based Predictive D S 2 Focused Sampling for Hotspot Spike Tracking,10,J. Xu,4,False,"Westlake University, Hangzhou, China | Hong Kong University of Science and Technology, Hong Kong, China | Institute of Semiconductors of the Chinese Academy of Sciences, Beijing, China"
SESSION 36,36.6,Sparsity-Aware Neural Interface with CIM-Based Predictive D S 2 Focused Sampling for Hotspot Spike Tracking,11,C-Y. Tsui,2,False,"Hong Kong University of Science and Technology, Hong Kong, China"
SESSION 36,36.6,Sparsity-Aware Neural Interface with CIM-Based Predictive D S 2 Focused Sampling for Hotspot Spike Tracking,12,K-T. T. Cheng,2,False,"Hong Kong University of Science and Technology, Hong Kong, China"
SESSION 36,36.6,Sparsity-Aware Neural Interface with CIM-Based Predictive D S 2 Focused Sampling for Hotspot Spike Tracking,13,J. Yang,1,False,"Westlake University, Hangzhou, China"
SESSION 36,36.6,Sparsity-Aware Neural Interface with CIM-Based Predictive D S 2 Focused Sampling for Hotspot Spike Tracking,14,M. Sawan,1,False,"Westlake University, Hangzhou, China"
SESSION 36,36.7,A 90.7%-Efficiency Hybrid Optogenetic Stimulation System with Sub-Threshold Electrical Stimuli Achieving 70.6% Optical Energy Saving,1,J. Kang,1,False,"Korea University, Seoul, Korea"
SESSION 36,36.7,A 90.7%-Efficiency Hybrid Optogenetic Stimulation System with Sub-Threshold Electrical Stimuli Achieving 70.6% Optical Energy Saving,2,H. Roh,2,False,"Korea Institute of Science and Technology, Seoul, Korea"
SESSION 36,36.7,A 90.7%-Efficiency Hybrid Optogenetic Stimulation System with Sub-Threshold Electrical Stimuli Achieving 70.6% Optical Energy Saving,3,K. Eom,1,False,"Korea University, Seoul, Korea"
SESSION 36,36.7,A 90.7%-Efficiency Hybrid Optogenetic Stimulation System with Sub-Threshold Electrical Stimuli Achieving 70.6% Optical Energy Saving,4,H-S. Lee,1,False,"Korea University, Seoul, Korea"
SESSION 36,36.7,A 90.7%-Efficiency Hybrid Optogenetic Stimulation System with Sub-Threshold Electrical Stimuli Achieving 70.6% Optical Energy Saving,5,H. Chon,1,False,"Korea University, Seoul, Korea"
SESSION 36,36.7,A 90.7%-Efficiency Hybrid Optogenetic Stimulation System with Sub-Threshold Electrical Stimuli Achieving 70.6% Optical Energy Saving,6,M. Im,2,False,"Korea Institute of Science and Technology, Seoul, Korea"
SESSION 36,36.7,A 90.7%-Efficiency Hybrid Optogenetic Stimulation System with Sub-Threshold Electrical Stimuli Achieving 70.6% Optical Energy Saving,7,H-M. Lee,1,False,"Korea University, Seoul, Korea"
SESSION 36,36.8,An 80×80μm2/Pixel 55.48dB-Wide-DR 400-Pixel Subretinal Prosthesis SoC with Power-Aware Light Adaptation and Charge-Recycling Local Dynamic Supply,1,K. Eom,1,False,"Korea University, Seoul, Korea"
SESSION 36,36.8,An 80×80μm2/Pixel 55.48dB-Wide-DR 400-Pixel Subretinal Prosthesis SoC with Power-Aware Light Adaptation and Charge-Recycling Local Dynamic Supply,2,H-S. Lee,1,False,"Korea University, Seoul, Korea"
SESSION 36,36.8,An 80×80μm2/Pixel 55.48dB-Wide-DR 400-Pixel Subretinal Prosthesis SoC with Power-Aware Light Adaptation and Charge-Recycling Local Dynamic Supply,3,M. Kim,2,False,"Korea Institute of Science and Technology, Seoul, Korea"
SESSION 36,36.8,An 80×80μm2/Pixel 55.48dB-Wide-DR 400-Pixel Subretinal Prosthesis SoC with Power-Aware Light Adaptation and Charge-Recycling Local Dynamic Supply,4,M. Im,2,False,"Korea Institute of Science and Technology, Seoul, Korea"
SESSION 36,36.8,An 80×80μm2/Pixel 55.48dB-Wide-DR 400-Pixel Subretinal Prosthesis SoC with Power-Aware Light Adaptation and Charge-Recycling Local Dynamic Supply,5,H-M. Lee,1,False,"Korea University, Seoul, Korea"
SESSION 36,36.9,A CMOS Neural Probe with 1280 Electrodes and 88 Emission Sites Featuring Thermo-Optic Switching and On-Chip Calibration for Dual-Wavelength Optogenetics,1,X. Yang,,True,
SESSION 36,36.9,A CMOS Neural Probe with 1280 Electrodes and 88 Emission Sites Featuring Thermo-Optic Switching and On-Chip Calibration for Dual-Wavelength Optogenetics,2,P. Neutens,,True,
SESSION 36,36.9,A CMOS Neural Probe with 1280 Electrodes and 88 Emission Sites Featuring Thermo-Optic Switching and On-Chip Calibration for Dual-Wavelength Optogenetics,3,A. Humblet,,False,
SESSION 36,36.9,A CMOS Neural Probe with 1280 Electrodes and 88 Emission Sites Featuring Thermo-Optic Switching and On-Chip Calibration for Dual-Wavelength Optogenetics,4,C. Sawigun,,False,
SESSION 36,36.9,A CMOS Neural Probe with 1280 Electrodes and 88 Emission Sites Featuring Thermo-Optic Switching and On-Chip Calibration for Dual-Wavelength Optogenetics,5,J. O’Callaghan,,False,
SESSION 36,36.9,A CMOS Neural Probe with 1280 Electrodes and 88 Emission Sites Featuring Thermo-Optic Switching and On-Chip Calibration for Dual-Wavelength Optogenetics,6,T. Geurts,,False,
SESSION 36,36.9,A CMOS Neural Probe with 1280 Electrodes and 88 Emission Sites Featuring Thermo-Optic Switching and On-Chip Calibration for Dual-Wavelength Optogenetics,7,Z. Li,,False,
SESSION 36,36.9,A CMOS Neural Probe with 1280 Electrodes and 88 Emission Sites Featuring Thermo-Optic Switching and On-Chip Calibration for Dual-Wavelength Optogenetics,8,Y. Gubin,,False,
SESSION 36,36.9,A CMOS Neural Probe with 1280 Electrodes and 88 Emission Sites Featuring Thermo-Optic Switching and On-Chip Calibration for Dual-Wavelength Optogenetics,9,K. De Munck,,False,
SESSION 36,36.9,A CMOS Neural Probe with 1280 Electrodes and 88 Emission Sites Featuring Thermo-Optic Switching and On-Chip Calibration for Dual-Wavelength Optogenetics,10,H. A. C. Tilmans,,False,
SESSION 36,36.9,A CMOS Neural Probe with 1280 Electrodes and 88 Emission Sites Featuring Thermo-Optic Switching and On-Chip Calibration for Dual-Wavelength Optogenetics,11,A. De Proft,,False,
SESSION 36,36.9,A CMOS Neural Probe with 1280 Electrodes and 88 Emission Sites Featuring Thermo-Optic Switching and On-Chip Calibration for Dual-Wavelength Optogenetics,12,B. Dutta,,False,
SESSION 36,36.9,A CMOS Neural Probe with 1280 Electrodes and 88 Emission Sites Featuring Thermo-Optic Switching and On-Chip Calibration for Dual-Wavelength Optogenetics,13,C. Mora Lopez,,False,
SESSION 36,36.10,A 43.8-to-662.0μW 27.5-to-878.9fps Frame-Rate-Scalable Duty-Cycled Electrical Impedance Tomography System with MIMO Current-Balancing IA,1,H. Choi,1,True,"KAIST, Daejeon, Korea"
SESSION 36,36.10,A 43.8-to-662.0μW 27.5-to-878.9fps Frame-Rate-Scalable Duty-Cycled Electrical Impedance Tomography System with MIMO Current-Balancing IA,2,G. Yun,1,True,"KAIST, Daejeon, Korea"
SESSION 36,36.10,A 43.8-to-662.0μW 27.5-to-878.9fps Frame-Rate-Scalable Duty-Cycled Electrical Impedance Tomography System with MIMO Current-Balancing IA,3,J-H. Suh,2,False,"University of California, San Diego, CA"
SESSION 36,36.10,A 43.8-to-662.0μW 27.5-to-878.9fps Frame-Rate-Scalable Duty-Cycled Electrical Impedance Tomography System with MIMO Current-Balancing IA,4,S. Park,1,False,"KAIST, Daejeon, Korea"
SESSION 36,36.10,A 43.8-to-662.0μW 27.5-to-878.9fps Frame-Rate-Scalable Duty-Cycled Electrical Impedance Tomography System with MIMO Current-Balancing IA,5,D. Yi,1,False,"KAIST, Daejeon, Korea"
SESSION 36,36.10,A 43.8-to-662.0μW 27.5-to-878.9fps Frame-Rate-Scalable Duty-Cycled Electrical Impedance Tomography System with MIMO Current-Balancing IA,6,S. Ha,3,False,"New York University Abu Dhabi, Abu Dhabi, United Arab Emirates"
SESSION 36,36.10,A 43.8-to-662.0μW 27.5-to-878.9fps Frame-Rate-Scalable Duty-Cycled Electrical Impedance Tomography System with MIMO Current-Balancing IA,7,M. Je,1,False,"KAIST, Daejeon, Korea"
SESSION 36,36.11,A 0.62μW/sensor 82fps Time-to-Digital Impedance Measurement D S 2 IC with Unified Excitation/Readout Front-End for Large-Scale Piezo-Resistive Sensor Array,1,J. Li,"1,2",False,"University of Bristol, Bristol, United Kingdom | University College London, London, United Kingdom"
SESSION 36,36.11,A 0.62μW/sensor 82fps Time-to-Digital Impedance Measurement D S 2 IC with Unified Excitation/Readout Front-End for Large-Scale Piezo-Resistive Sensor Array,2,Q. Zhang,2,False,"University College London, London, United Kingdom"
SESSION 36,36.11,A 0.62μW/sensor 82fps Time-to-Digital Impedance Measurement D S 2 IC with Unified Excitation/Readout Front-End for Large-Scale Piezo-Resistive Sensor Array,3,S. Ha,"2,3",False,"University College London, London, United Kingdom | New York University Abu Dhabi, Abu Dhabi, United Arab Emirates"
SESSION 36,36.11,A 0.62μW/sensor 82fps Time-to-Digital Impedance Measurement D S 2 IC with Unified Excitation/Readout Front-End for Large-Scale Piezo-Resistive Sensor Array,4,A. Demosthenous,2,False,"University College London, London, United Kingdom"
SESSION 36,36.11,A 0.62μW/sensor 82fps Time-to-Digital Impedance Measurement D S 2 IC with Unified Excitation/Readout Front-End for Large-Scale Piezo-Resistive Sensor Array,5,D. Jiang,2,False,"University College London, London, United Kingdom"
SESSION 36,36.11,A 0.62μW/sensor 82fps Time-to-Digital Impedance Measurement D S 2 IC with Unified Excitation/Readout Front-End for Large-Scale Piezo-Resistive Sensor Array,6,Y. Wu,2,False,"University College London, London, United Kingdom"
SESSION 37,37.1,A 72Gb/s/pin Single-Ended Driver-Cooperative Coded PAM3 Transceiver with Asymmetric Data-Dependent Equalization and Bias-Peaking for Chiplets and Memory Interfaces,1,H. Wu,,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 37,37.1,A 72Gb/s/pin Single-Ended Driver-Cooperative Coded PAM3 Transceiver with Asymmetric Data-Dependent Equalization and Bias-Peaking for Chiplets and Memory Interfaces,2,X. Cheng,,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 37,37.1,A 72Gb/s/pin Single-Ended Driver-Cooperative Coded PAM3 Transceiver with Asymmetric Data-Dependent Equalization and Bias-Peaking for Chiplets and Memory Interfaces,3,Y. Zhang,,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 37,37.1,A 72Gb/s/pin Single-Ended Driver-Cooperative Coded PAM3 Transceiver with Asymmetric Data-Dependent Equalization and Bias-Peaking for Chiplets and Memory Interfaces,4,X. Luo,,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 37,37.1,A 72Gb/s/pin Single-Ended Driver-Cooperative Coded PAM3 Transceiver with Asymmetric Data-Dependent Equalization and Bias-Peaking for Chiplets and Memory Interfaces,5,Z. Li,,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 37,37.1,A 72Gb/s/pin Single-Ended Driver-Cooperative Coded PAM3 Transceiver with Asymmetric Data-Dependent Equalization and Bias-Peaking for Chiplets and Memory Interfaces,6,W. Wu,,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 37,37.1,A 72Gb/s/pin Single-Ended Driver-Cooperative Coded PAM3 Transceiver with Asymmetric Data-Dependent Equalization and Bias-Peaking for Chiplets and Memory Interfaces,7,Q. Pan,,False,"Southern University of Science and Technology, Shenzhen, China"
SESSION 37,37.2,A 47.0Tb/s/mm 112Gb/s/pin PAM4 Single-Ended Transceiver Featuring 4-Aggressor Crosstalk Cancellation and Supply-Noise Tolerance for Short-Reach Memory Interfaces,1,Q. Liu,1,False,"Nanjing University, Nanjing, China"
SESSION 37,37.2,A 47.0Tb/s/mm 112Gb/s/pin PAM4 Single-Ended Transceiver Featuring 4-Aggressor Crosstalk Cancellation and Supply-Noise Tolerance for Short-Reach Memory Interfaces,2,Y. Hui,1,False,"Nanjing University, Nanjing, China"
SESSION 37,37.2,A 47.0Tb/s/mm 112Gb/s/pin PAM4 Single-Ended Transceiver Featuring 4-Aggressor Crosstalk Cancellation and Supply-Noise Tolerance for Short-Reach Memory Interfaces,3,Y. Nong,1,False,"Nanjing University, Nanjing, China"
SESSION 37,37.2,A 47.0Tb/s/mm 112Gb/s/pin PAM4 Single-Ended Transceiver Featuring 4-Aggressor Crosstalk Cancellation and Supply-Noise Tolerance for Short-Reach Memory Interfaces,4,H. Ma,1,False,"Nanjing University, Nanjing, China"
SESSION 37,37.2,A 47.0Tb/s/mm 112Gb/s/pin PAM4 Single-Ended Transceiver Featuring 4-Aggressor Crosstalk Cancellation and Supply-Noise Tolerance for Short-Reach Memory Interfaces,5,Y. Xu,1,False,"Nanjing University, Nanjing, China"
SESSION 37,37.2,A 47.0Tb/s/mm 112Gb/s/pin PAM4 Single-Ended Transceiver Featuring 4-Aggressor Crosstalk Cancellation and Supply-Noise Tolerance for Short-Reach Memory Interfaces,6,H. Hu,1,False,"Nanjing University, Nanjing, China"
SESSION 37,37.2,A 47.0Tb/s/mm 112Gb/s/pin PAM4 Single-Ended Transceiver Featuring 4-Aggressor Crosstalk Cancellation and Supply-Noise Tolerance for Short-Reach Memory Interfaces,7,J. Zhu,1,False,"Nanjing University, Nanjing, China"
SESSION 37,37.2,A 47.0Tb/s/mm 112Gb/s/pin PAM4 Single-Ended Transceiver Featuring 4-Aggressor Crosstalk Cancellation and Supply-Noise Tolerance for Short-Reach Memory Interfaces,8,Q. Wang,2,False,"T-Head (Shanghai) Semiconductor, Shanghai, China"
SESSION 37,37.2,A 47.0Tb/s/mm 112Gb/s/pin PAM4 Single-Ended Transceiver Featuring 4-Aggressor Crosstalk Cancellation and Supply-Noise Tolerance for Short-Reach Memory Interfaces,9,L. Wang,2,False,"T-Head (Shanghai) Semiconductor, Shanghai, China"
SESSION 37,37.2,A 47.0Tb/s/mm 112Gb/s/pin PAM4 Single-Ended Transceiver Featuring 4-Aggressor Crosstalk Cancellation and Supply-Noise Tolerance for Short-Reach Memory Interfaces,10,L. Du,"1,3",False,"Nanjing University, Nanjing, China | Interdisciplinary Research Center for Future Intelligent Chips (Chip-X), Suzhou, China"
SESSION 37,37.2,A 47.0Tb/s/mm 112Gb/s/pin PAM4 Single-Ended Transceiver Featuring 4-Aggressor Crosstalk Cancellation and Supply-Noise Tolerance for Short-Reach Memory Interfaces,11,Y. Du,"1,3",False,"Nanjing University, Nanjing, China | Interdisciplinary Research Center for Future Intelligent Chips (Chip-X), Suzhou, China"
SESSION 37,37.3,A 2nm All-Digital 14.4Gb/s/pin LPDDR6 PHY with Quarter-Rate Clocking Architecture and Multi-Level FIFO-Based Speculative DFE,1,Y. Choi,,False,"Samsung Electronics, Yongin, Korea"
SESSION 37,37.3,A 2nm All-Digital 14.4Gb/s/pin LPDDR6 PHY with Quarter-Rate Clocking Architecture and Multi-Level FIFO-Based Speculative DFE,2,D. Kim,,False,"Samsung Electronics, Yongin, Korea"
SESSION 37,37.3,A 2nm All-Digital 14.4Gb/s/pin LPDDR6 PHY with Quarter-Rate Clocking Architecture and Multi-Level FIFO-Based Speculative DFE,3,M. Kim,,False,"Samsung Electronics, Yongin, Korea"
SESSION 37,37.3,A 2nm All-Digital 14.4Gb/s/pin LPDDR6 PHY with Quarter-Rate Clocking Architecture and Multi-Level FIFO-Based Speculative DFE,4,S. Lee,,False,"Samsung Electronics, Yongin, Korea"
SESSION 37,37.3,A 2nm All-Digital 14.4Gb/s/pin LPDDR6 PHY with Quarter-Rate Clocking Architecture and Multi-Level FIFO-Based Speculative DFE,5,H. Kang,,False,"Samsung Electronics, Yongin, Korea"
SESSION 37,37.3,A 2nm All-Digital 14.4Gb/s/pin LPDDR6 PHY with Quarter-Rate Clocking Architecture and Multi-Level FIFO-Based Speculative DFE,6,G. Lee,,False,"Samsung Electronics, Yongin, Korea"
SESSION 37,37.3,A 2nm All-Digital 14.4Gb/s/pin LPDDR6 PHY with Quarter-Rate Clocking Architecture and Multi-Level FIFO-Based Speculative DFE,7,Y. Kim,,False,"Samsung Electronics, Yongin, Korea"
SESSION 37,37.3,A 2nm All-Digital 14.4Gb/s/pin LPDDR6 PHY with Quarter-Rate Clocking Architecture and Multi-Level FIFO-Based Speculative DFE,8,S. Kang,,False,"Samsung Electronics, Yongin, Korea"
SESSION 37,37.3,A 2nm All-Digital 14.4Gb/s/pin LPDDR6 PHY with Quarter-Rate Clocking Architecture and Multi-Level FIFO-Based Speculative DFE,9,H. Cho,,False,"Samsung Electronics, Yongin, Korea"
SESSION 37,37.3,A 2nm All-Digital 14.4Gb/s/pin LPDDR6 PHY with Quarter-Rate Clocking Architecture and Multi-Level FIFO-Based Speculative DFE,10,B. Kang,,False,"Samsung Electronics, Yongin, Korea"
SESSION 37,37.3,A 2nm All-Digital 14.4Gb/s/pin LPDDR6 PHY with Quarter-Rate Clocking Architecture and Multi-Level FIFO-Based Speculative DFE,11,K. Lee,,False,"Samsung Electronics, Yongin, Korea"
SESSION 37,37.3,A 2nm All-Digital 14.4Gb/s/pin LPDDR6 PHY with Quarter-Rate Clocking Architecture and Multi-Level FIFO-Based Speculative DFE,12,J. Song,,False,"Samsung Electronics, Yongin, Korea"
SESSION 37,37.3,A 2nm All-Digital 14.4Gb/s/pin LPDDR6 PHY with Quarter-Rate Clocking Architecture and Multi-Level FIFO-Based Speculative DFE,13,J. Choi,,False,"Samsung Electronics, Yongin, Korea"
SESSION 37,37.3,A 2nm All-Digital 14.4Gb/s/pin LPDDR6 PHY with Quarter-Rate Clocking Architecture and Multi-Level FIFO-Based Speculative DFE,14,S. Yi,,False,"Samsung Electronics, Yongin, Korea"
SESSION 37,37.3,A 2nm All-Digital 14.4Gb/s/pin LPDDR6 PHY with Quarter-Rate Clocking Architecture and Multi-Level FIFO-Based Speculative DFE,15,B. Koo,,False,"Samsung Electronics, Yongin, Korea"
SESSION 37,37.3,A 2nm All-Digital 14.4Gb/s/pin LPDDR6 PHY with Quarter-Rate Clocking Architecture and Multi-Level FIFO-Based Speculative DFE,16,K. Chae,,False,"Samsung Electronics, Yongin, Korea"
SESSION 37,37.3,A 2nm All-Digital 14.4Gb/s/pin LPDDR6 PHY with Quarter-Rate Clocking Architecture and Multi-Level FIFO-Based Speculative DFE,17,H-G. Rhew,,False,"Samsung Electronics, Yongin, Korea"
SESSION 37,37.4,"A 100Gb/s, 1.92pJ/b Aggregate 4-Lane Single-Ended NRZ Transceiver with 15dB Far-End Crosstalk Cancellation via On-Chip Feature Extraction and Classification in 16nm FinFET",1,X. Lin,,False,"Oregon State University, Corvallis, OR"
SESSION 37,37.4,"A 100Gb/s, 1.92pJ/b Aggregate 4-Lane Single-Ended NRZ Transceiver with 15dB Far-End Crosstalk Cancellation via On-Chip Feature Extraction and Classification in 16nm FinFET",2,R. Javadi,,False,"Oregon State University, Corvallis, OR"
SESSION 37,37.4,"A 100Gb/s, 1.92pJ/b Aggregate 4-Lane Single-Ended NRZ Transceiver with 15dB Far-End Crosstalk Cancellation via On-Chip Feature Extraction and Classification in 16nm FinFET",3,B. Bose,,False,"Oregon State University, Corvallis, OR"
SESSION 37,37.4,"A 100Gb/s, 1.92pJ/b Aggregate 4-Lane Single-Ended NRZ Transceiver with 15dB Far-End Crosstalk Cancellation via On-Chip Feature Extraction and Classification in 16nm FinFET",4,T. Anand,,False,"Oregon State University, Corvallis, OR"
SESSION 37,37.5,A 16Gb/s/pin 0.51pJ/bit Single-Ended NRZ Transceiver with Distributed Dual-Loop VDDQ Ripple Compensation and Dynamic Clock Duty-Cycle Calibration for Memory Interfaces,1,Y. He,1,True,"Fudan University, Shanghai, China"
SESSION 37,37.5,A 16Gb/s/pin 0.51pJ/bit Single-Ended NRZ Transceiver with Distributed Dual-Loop VDDQ Ripple Compensation and Dynamic Clock Duty-Cycle Calibration for Memory Interfaces,2,Y. Luo,1,True,"Fudan University, Shanghai, China"
SESSION 37,37.5,A 16Gb/s/pin 0.51pJ/bit Single-Ended NRZ Transceiver with Distributed Dual-Loop VDDQ Ripple Compensation and Dynamic Clock Duty-Cycle Calibration for Memory Interfaces,3,Y. Wang,1,True,"Fudan University, Shanghai, China"
SESSION 37,37.5,A 16Gb/s/pin 0.51pJ/bit Single-Ended NRZ Transceiver with Distributed Dual-Loop VDDQ Ripple Compensation and Dynamic Clock Duty-Cycle Calibration for Memory Interfaces,4,T. Yi,2,False,"ZhangJiang Laboratory, Shanghai, China"
SESSION 37,37.5,A 16Gb/s/pin 0.51pJ/bit Single-Ended NRZ Transceiver with Distributed Dual-Loop VDDQ Ripple Compensation and Dynamic Clock Duty-Cycle Calibration for Memory Interfaces,5,C. Jiang,1,False,"Fudan University, Shanghai, China"
SESSION 37,37.5,A 16Gb/s/pin 0.51pJ/bit Single-Ended NRZ Transceiver with Distributed Dual-Loop VDDQ Ripple Compensation and Dynamic Clock Duty-Cycle Calibration for Memory Interfaces,6,C. Chen,1,False,"Fudan University, Shanghai, China"
SESSION 37,37.5,A 16Gb/s/pin 0.51pJ/bit Single-Ended NRZ Transceiver with Distributed Dual-Loop VDDQ Ripple Compensation and Dynamic Clock Duty-Cycle Calibration for Memory Interfaces,7,Q. Liu,1,False,"Fudan University, Shanghai, China"
SESSION 37,37.5,A 16Gb/s/pin 0.51pJ/bit Single-Ended NRZ Transceiver with Distributed Dual-Loop VDDQ Ripple Compensation and Dynamic Clock Duty-Cycle Calibration for Memory Interfaces,8,M. Liu,1,False,"Fudan University, Shanghai, China"
SESSION 37,37.5,A 16Gb/s/pin 0.51pJ/bit Single-Ended NRZ Transceiver with Distributed Dual-Loop VDDQ Ripple Compensation and Dynamic Clock Duty-Cycle Calibration for Memory Interfaces,9,W. Jiang,1,False,"Fudan University, Shanghai, China"
SESSION 37,37.6,A 0.092pJ/b and 7.7fJ/b/dB Cross-Self-Referenced Slope-Sampling Receiver with Long-Tail ISI Robustness for Next-Generation Low-Power Memory Interfaces,1,K-S. Lee,,True,"Kwangwoon University, Seoul, Korea"
SESSION 37,37.6,A 0.092pJ/b and 7.7fJ/b/dB Cross-Self-Referenced Slope-Sampling Receiver with Long-Tail ISI Robustness for Next-Generation Low-Power Memory Interfaces,2,C. Han,,True,"Kwangwoon University, Seoul, Korea"
SESSION 37,37.6,A 0.092pJ/b and 7.7fJ/b/dB Cross-Self-Referenced Slope-Sampling Receiver with Long-Tail ISI Robustness for Next-Generation Low-Power Memory Interfaces,3,J-H. Chae,,False,"Kwangwoon University, Seoul, Korea"
SESSION 37,37.7,A 12.8Gb/s Parallel Receiver with a One-Way Self-Training Scheme for Equalizing ISI and Reflections in Multi-Drop Memory Interfaces,1,J-W. Moon,1,False,"Pohang University of Science and Technology, Pohang, Korea"
SESSION 37,37.7,A 12.8Gb/s Parallel Receiver with a One-Way Self-Training Scheme for Equalizing ISI and Reflections in Multi-Drop Memory Interfaces,2,T. Kim,1,False,"Pohang University of Science and Technology, Pohang, Korea"
SESSION 37,37.7,A 12.8Gb/s Parallel Receiver with a One-Way Self-Training Scheme for Equalizing ISI and Reflections in Multi-Drop Memory Interfaces,3,M. Kim,1,False,"Pohang University of Science and Technology, Pohang, Korea"
SESSION 37,37.7,A 12.8Gb/s Parallel Receiver with a One-Way Self-Training Scheme for Equalizing ISI and Reflections in Multi-Drop Memory Interfaces,4,H. Seong,1,False,"Pohang University of Science and Technology, Pohang, Korea"
SESSION 37,37.7,A 12.8Gb/s Parallel Receiver with a One-Way Self-Training Scheme for Equalizing ISI and Reflections in Multi-Drop Memory Interfaces,5,J. Lee,1,False,"Pohang University of Science and Technology, Pohang, Korea"
SESSION 37,37.7,A 12.8Gb/s Parallel Receiver with a One-Way Self-Training Scheme for Equalizing ISI and Reflections in Multi-Drop Memory Interfaces,6,J. Park,1,False,"Pohang University of Science and Technology, Pohang, Korea"
SESSION 37,37.7,A 12.8Gb/s Parallel Receiver with a One-Way Self-Training Scheme for Equalizing ISI and Reflections in Multi-Drop Memory Interfaces,7,D. Park,1,False,"Pohang University of Science and Technology, Pohang, Korea"
SESSION 37,37.7,A 12.8Gb/s Parallel Receiver with a One-Way Self-Training Scheme for Equalizing ISI and Reflections in Multi-Drop Memory Interfaces,8,J. Lee,1,False,"Pohang University of Science and Technology, Pohang, Korea"
SESSION 37,37.7,A 12.8Gb/s Parallel Receiver with a One-Way Self-Training Scheme for Equalizing ISI and Reflections in Multi-Drop Memory Interfaces,9,J-J. Park,2,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 37,37.7,A 12.8Gb/s Parallel Receiver with a One-Way Self-Training Scheme for Equalizing ISI and Reflections in Multi-Drop Memory Interfaces,10,C. Yoon,2,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 37,37.7,A 12.8Gb/s Parallel Receiver with a One-Way Self-Training Scheme for Equalizing ISI and Reflections in Multi-Drop Memory Interfaces,11,J-Y. Sim,1,False,"Pohang University of Science and Technology, Pohang, Korea"
SESSION 37,37.7,A 12.8Gb/s Parallel Receiver with a One-Way Self-Training Scheme for Equalizing ISI and Reflections in Multi-Drop Memory Interfaces,12,S-K. Lee,1,False,"Pohang University of Science and Technology, Pohang, Korea"
SESSION 37,37.8,A 0.87pJ/b 17Gb/s/pin Parallel Receiver with a Local DQS Recovery for Supply-Noise-Tolerant DQS Distribution in High-Performance NAND Flash Interfaces,1,B-C. Kim,1,False,"Pohang University of Science and Technology, Pohang, Korea"
SESSION 37,37.8,A 0.87pJ/b 17Gb/s/pin Parallel Receiver with a Local DQS Recovery for Supply-Noise-Tolerant DQS Distribution in High-Performance NAND Flash Interfaces,2,K. Lee,1,False,"Pohang University of Science and Technology, Pohang, Korea"
SESSION 37,37.8,A 0.87pJ/b 17Gb/s/pin Parallel Receiver with a Local DQS Recovery for Supply-Noise-Tolerant DQS Distribution in High-Performance NAND Flash Interfaces,3,D. Park,1,False,"Pohang University of Science and Technology, Pohang, Korea"
SESSION 37,37.8,A 0.87pJ/b 17Gb/s/pin Parallel Receiver with a Local DQS Recovery for Supply-Noise-Tolerant DQS Distribution in High-Performance NAND Flash Interfaces,4,J-J. Park,2,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 37,37.8,A 0.87pJ/b 17Gb/s/pin Parallel Receiver with a Local DQS Recovery for Supply-Noise-Tolerant DQS Distribution in High-Performance NAND Flash Interfaces,5,C. Yoon,2,False,"Samsung Electronics, Hwaseong, Korea"
SESSION 37,37.8,A 0.87pJ/b 17Gb/s/pin Parallel Receiver with a Local DQS Recovery for Supply-Noise-Tolerant DQS Distribution in High-Performance NAND Flash Interfaces,6,J-Y. Sim,1,False,"Pohang University of Science and Technology, Pohang, Korea"
SESSION 37,37.8,A 0.87pJ/b 17Gb/s/pin Parallel Receiver with a Local DQS Recovery for Supply-Noise-Tolerant DQS Distribution in High-Performance NAND Flash Interfaces,7,S-K. Lee,1,False,"Pohang University of Science and Technology, Pohang, Korea"
SESSION 37,37.9,A 14Gb/s/pin 0.163pJ/b DQ Receiver for HBM with Baud-Rate Phase Tracking Loop Supporting Background Offset Calibration,1,J. Lee,1,False,"Yonsei University, Seoul, Korea"
SESSION 37,37.9,A 14Gb/s/pin 0.163pJ/b DQ Receiver for HBM with Baud-Rate Phase Tracking Loop Supporting Background Offset Calibration,2,H-J. Shin,1,False,"Yonsei University, Seoul, Korea"
SESSION 37,37.9,A 14Gb/s/pin 0.163pJ/b DQ Receiver for HBM with Baud-Rate Phase Tracking Loop Supporting Background Offset Calibration,3,H-G. Ko,2,False,"ONEsemiconductor, Gyeonggi, Korea"
SESSION 37,37.9,A 14Gb/s/pin 0.163pJ/b DQ Receiver for HBM with Baud-Rate Phase Tracking Loop Supporting Background Offset Calibration,4,K. Park,1,False,"Yonsei University, Seoul, Korea"
