#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan  6 11:37:41 2021
# Process ID: 8848
# Current directory: f:/TowerSketch/ram_8_64k_ex
# Command line: vivado.exe -notrace -source f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_8_64k/ram_8_64k_ex.tcl
# Log file: f:/TowerSketch/ram_8_64k_ex/vivado.log
# Journal file: f:/TowerSketch/ram_8_64k_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_8_64k/ram_8_64k_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software/vivado2017.04/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 839.523 ; gain = 132.754
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.ip_user_files/sim_scripts/ram_8_64k/xsim/ram_8_64k.sh'
INFO: [SIM-utils-43] Exported 'F:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.ip_user_files/sim_scripts/ram_8_64k/xsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.ip_user_files/sim_scripts/ram_8_64k/modelsim/ram_8_64k.sh'
INFO: [SIM-utils-43] Exported 'F:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.ip_user_files/sim_scripts/ram_8_64k/modelsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.ip_user_files/sim_scripts/ram_8_64k/questa/ram_8_64k.sh'
INFO: [SIM-utils-43] Exported 'F:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.ip_user_files/sim_scripts/ram_8_64k/questa/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.ip_user_files/sim_scripts/ram_8_64k/ies/ram_8_64k.sh'
INFO: [SIM-utils-43] Exported 'F:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.ip_user_files/sim_scripts/ram_8_64k/ies/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.ip_user_files/sim_scripts/ram_8_64k/vcs/ram_8_64k.sh'
INFO: [SIM-utils-43] Exported 'F:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.ip_user_files/sim_scripts/ram_8_64k/vcs/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.ip_user_files/sim_scripts/ram_8_64k/riviera/ram_8_64k.sh'
INFO: [SIM-utils-43] Exported 'F:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.ip_user_files/sim_scripts/ram_8_64k/riviera/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.ip_user_files/sim_scripts/ram_8_64k/activehdl/ram_8_64k.sh'
INFO: [SIM-utils-43] Exported 'F:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.ip_user_files/sim_scripts/ram_8_64k/activehdl/summary.log'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'f:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/software/vivado2017.04/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'f:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ram_8_64k_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'f:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ram_8_64k_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.srcs/sources_1/ip/ram_8_64k/sim/ram_8_64k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_8_64k
INFO: [VRFC 10-2263] Analyzing Verilog file "f:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj ram_8_64k_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "f:/TowerSketch/ram_8_64k_ex/imports/addr_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADDR_GEN
INFO: [VRFC 10-163] Analyzing VHDL file "f:/TowerSketch/ram_8_64k_ex/imports/bmg_tb_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "f:/TowerSketch/ram_8_64k_ex/imports/bmg_stim_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_LOGIC_TDP
INFO: [VRFC 10-307] analyzing entity BMG_STIM_GEN
INFO: [VRFC 10-163] Analyzing VHDL file "f:/TowerSketch/ram_8_64k_ex/imports/checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CHECKER
INFO: [VRFC 10-163] Analyzing VHDL file "f:/TowerSketch/ram_8_64k_ex/imports/data_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DATA_GEN
INFO: [VRFC 10-163] Analyzing VHDL file "f:/TowerSketch/ram_8_64k_ex/imports/ram_8_64k_exdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_8_64k_exdes
INFO: [VRFC 10-163] Analyzing VHDL file "f:/TowerSketch/ram_8_64k_ex/imports/ram_8_64k_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_8_64k_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "f:/TowerSketch/ram_8_64k_ex/imports/random.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RANDOM
INFO: [VRFC 10-163] Analyzing VHDL file "f:/TowerSketch/ram_8_64k_ex/imports/ram_8_64k_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_8_64k_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 839.523 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'f:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/software/vivado2017.04/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 675b6e82cfa3439f933ee4ceb0514b98 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ram_8_64k_tb_behav xil_defaultlib.ram_8_64k_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.bmg_tb_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8)\]
Compiling architecture data_gen_arch of entity xil_defaultlib.DATA_GEN [\DATA_GEN(data_gen_width=8,dout_...]
Compiling architecture checker_arch of entity xil_defaultlib.CHECKER [\CHECKER(write_width=8,read_widt...]
Compiling architecture register_arch of entity xil_defaultlib.REGISTER_LOGIC_TDP [register_logic_tdp_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDR_GEN [\ADDR_GEN(c_max_depth=65536,rst_...]
Compiling architecture behavioral of entity xil_defaultlib.BMG_STIM_GEN [bmg_stim_gen_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_ELABORATION...
Compiling module xil_defaultlib.ram_8_64k
Compiling architecture xilinx of entity xil_defaultlib.ram_8_64k_wrapper [ram_8_64k_wrapper_default]
Compiling architecture ram_8_64k_exdes_arch of entity xil_defaultlib.ram_8_64k_exdes [ram_8_64k_exdes_default]
Compiling architecture ram_8_64k_tb_arch of entity xil_defaultlib.ram_8_64k_tb
Built simulation snapshot ram_8_64k_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source f:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.sim/sim_1/behav/xsim/xsim.dir/ram_8_64k_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan  6 11:39:09 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 839.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'f:/TowerSketch/ram_8_64k_ex/ram_8_64k_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram_8_64k_tb_behav -key {Behavioral:sim_1:Functional:ram_8_64k_tb} -tclbatch {ram_8_64k_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ram_8_64k_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module ram_8_64k_tb.ram_8_64k_exdes_inst.BMG_PORT.bmg0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ram_8_64k_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 843.184 ; gain = 3.660
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 865.457 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  6 11:53:12 2021...
