;redcode
;assert 1
	SPL 0, #-0
	CMP -279, <-126
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 60
	SPL 0, #-0
	SPL 0, #-0
	SUB 450, 20
	ADD #297, <1
	SPL 0, <182
	SUB #12, @260
	SUB 110, 200
	CMP 27, 12
	SUB 0, @-0
	JMZ @12, #0
	SPL 30, 9
	ADD -30, 9
	SUB @12, @10
	ADD #277, <1
	ADD #12, @260
	SUB #12, @260
	CMP 1, <-1
	CMP 1, <-1
	JMP <12, #13
	DJN 20, <12
	SPL 0, #-0
	DJN 27, #12
	ADD #297, <1
	JMP 450, 20
	JMP 450, 20
	SLT <-49, -6
	DAT <270, #1
	DAT <270, #1
	SUB 110, 200
	DJN <-127, 100
	CMP 772, 16
	ADD 300, 90
	SPL <-127, 100
	JMZ @297, @1
	SUB @12, @10
	CMP -207, <-129
	MOV 169, @932
	MOV 169, @932
	SPL 0, <409
	MOV 169, @332
	DAT <297, #1
	SPL 0, <409
	SPL 0, <409
	SUB #72, @296
	MOV 27, @12
	CMP -279, <-126
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <182
	SPL 0, #-0
	SPL 0, #-0
	SUB 450, 20
	SLT #270, <1
