

================================================================
== Vitis HLS Report for 'decision_function_12'
================================================================
* Date:           Thu Jan 23 13:48:13 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_512 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read1420 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read1420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read1319 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read1218 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read1117 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read1016 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read915 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read814 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read713 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read612 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read511 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read410 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read39 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read28 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read17 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read28, i18 261412" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_315 = icmp_slt  i18 %p_read612, i18 241" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_315' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_316 = icmp_slt  i18 %p_read17, i18 146787" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_316' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_317 = icmp_slt  i18 %p_read, i18 26113" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_317' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_318 = icmp_slt  i18 %p_read_512, i18 2685" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_318' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_319 = icmp_slt  i18 %p_read612, i18 292" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_319' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_320 = icmp_slt  i18 %p_read28, i18 261414" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_320' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_321 = icmp_slt  i18 %p_read410, i18 5077" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_321' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_322 = icmp_slt  i18 %p_read915, i18 43413" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_322' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_323 = icmp_slt  i18 %p_read17, i18 213737" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_323' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_324 = icmp_slt  i18 %p_read814, i18 29" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_324' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_325 = icmp_slt  i18 %p_read511, i18 854" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_325' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_326 = icmp_slt  i18 %p_read511, i18 851" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_326' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_327 = icmp_slt  i18 %p_read1319, i18 45" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_327' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_328 = icmp_slt  i18 %p_read39, i18 12856" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_328' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_329 = icmp_slt  i18 %p_read713, i18 105" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_329' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_330 = icmp_slt  i18 %p_read1218, i18 9" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_330' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_331 = icmp_slt  i18 %p_read1420, i18 55" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_331' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_332 = icmp_slt  i18 %p_read28, i18 244" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_332' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_333 = icmp_slt  i18 %p_read511, i18 748" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_333' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_334 = icmp_slt  i18 %p_read612, i18 953" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_334' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_335 = icmp_slt  i18 %p_read612, i18 632" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_335' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_336 = icmp_slt  i18 %p_read1016, i18 55" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_336' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_337 = icmp_slt  i18 %p_read1117, i18 11699" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_337' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_338 = icmp_slt  i18 %p_read28, i18 973" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_338' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_315, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 51 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_151 = xor i1 %icmp_ln86_315, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_151" [firmware/BDT.h:104]   --->   Operation 53 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln102_303 = and i1 %icmp_ln86_316, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_303' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_59)   --->   "%xor_ln104_152 = xor i1 %icmp_ln86_316, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_59 = and i1 %xor_ln104_152, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 56 'and' 'and_ln104_59' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_304 = and i1 %icmp_ln86_317, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_304' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_60)   --->   "%xor_ln104_153 = xor i1 %icmp_ln86_317, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_60 = and i1 %and_ln102, i1 %xor_ln104_153" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104_60' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln102_305 = and i1 %icmp_ln86_318, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_305' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_61)   --->   "%xor_ln104_154 = xor i1 %icmp_ln86_318, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_61 = and i1 %and_ln104, i1 %xor_ln104_154" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104_61' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln102_306 = and i1 %icmp_ln86_319, i1 %and_ln102_303" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_306' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_62)   --->   "%xor_ln104_155 = xor i1 %icmp_ln86_319, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_62 = and i1 %and_ln102_303, i1 %xor_ln104_155" [firmware/BDT.h:104]   --->   Operation 65 'and' 'and_ln104_62' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns)   --->   "%and_ln102_308 = and i1 %icmp_ln86_321, i1 %and_ln104_60" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_308' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_311 = and i1 %icmp_ln86_324, i1 %and_ln102_306" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_311' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_292)   --->   "%xor_ln104_159 = xor i1 %icmp_ln86_324, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_292)   --->   "%and_ln104_64 = and i1 %and_ln102_306, i1 %xor_ln104_159" [firmware/BDT.h:104]   --->   Operation 69 'and' 'and_ln104_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns)   --->   "%or_ln117_291 = or i1 %and_ln102_304, i1 %and_ln102_305" [firmware/BDT.h:117]   --->   Operation 70 'or' 'or_ln117_291' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117_292 = or i1 %or_ln117_291, i1 %and_ln104_64" [firmware/BDT.h:117]   --->   Operation 71 'or' 'or_ln117_292' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_313)   --->   "%xor_ln104_157 = xor i1 %icmp_ln86_321, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_309)   --->   "%and_ln102_309 = and i1 %icmp_ln86_322, i1 %and_ln102_305" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_309' <Predicate = (or_ln117_291 & or_ln117_292)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns)   --->   "%and_ln102_310 = and i1 %icmp_ln86_323, i1 %and_ln104_61" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_310' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_311)   --->   "%and_ln102_315 = and i1 %icmp_ln86_328, i1 %and_ln102_308" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_313)   --->   "%and_ln102_326 = and i1 %icmp_ln86_329, i1 %xor_ln104_157" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_313)   --->   "%and_ln102_316 = and i1 %and_ln102_326, i1 %and_ln104_60" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_309)   --->   "%or_ln117 = or i1 %and_ln102_304, i1 %and_ln102_309" [firmware/BDT.h:117]   --->   Operation 78 'or' 'or_ln117' <Predicate = (or_ln117_291 & or_ln117_292)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_309)   --->   "%xor_ln117 = xor i1 %and_ln102_304, i1 1" [firmware/BDT.h:117]   --->   Operation 79 'xor' 'xor_ln117' <Predicate = (or_ln117_291 & or_ln117_292)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_309)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 80 'zext' 'zext_ln117' <Predicate = (or_ln117_291 & or_ln117_292)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_309)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117' <Predicate = (or_ln117_291 & or_ln117_292)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_309)   --->   "%select_ln117_308 = select i1 %or_ln117_291, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117_308' <Predicate = (or_ln117_292)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_309)   --->   "%zext_ln117_33 = zext i2 %select_ln117_308" [firmware/BDT.h:117]   --->   Operation 83 'zext' 'zext_ln117_33' <Predicate = (or_ln117_292)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_311)   --->   "%or_ln117_293 = or i1 %or_ln117_292, i1 %and_ln102_315" [firmware/BDT.h:117]   --->   Operation 84 'or' 'or_ln117_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_309 = select i1 %or_ln117_292, i3 %zext_ln117_33, i3 4" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_309' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.97ns)   --->   "%or_ln117_294 = or i1 %or_ln117_292, i1 %and_ln102_308" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_294' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_311)   --->   "%select_ln117_310 = select i1 %or_ln117_293, i3 %select_ln117_309, i3 5" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_313)   --->   "%or_ln117_295 = or i1 %or_ln117_294, i1 %and_ln102_316" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_311 = select i1 %or_ln117_294, i3 %select_ln117_310, i3 6" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_311' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.97ns)   --->   "%or_ln117_296 = or i1 %or_ln117_292, i1 %and_ln104_60" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_296' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_313)   --->   "%select_ln117_312 = select i1 %or_ln117_295, i3 %select_ln117_311, i3 7" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_313)   --->   "%zext_ln117_34 = zext i3 %select_ln117_312" [firmware/BDT.h:117]   --->   Operation 92 'zext' 'zext_ln117_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_313 = select i1 %or_ln117_296, i4 %zext_ln117_34, i4 8" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_313' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.97ns)   --->   "%or_ln117_298 = or i1 %or_ln117_296, i1 %and_ln102_310" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_298' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 95 [1/1] (0.97ns)   --->   "%and_ln102_307 = and i1 %icmp_ln86_320, i1 %and_ln104_59" [firmware/BDT.h:102]   --->   Operation 95 'and' 'and_ln102_307' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_317)   --->   "%xor_ln104_158 = xor i1 %icmp_ln86_323, i1 1" [firmware/BDT.h:104]   --->   Operation 96 'xor' 'xor_ln104_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.97ns)   --->   "%and_ln102_312 = and i1 %icmp_ln86_325, i1 %and_ln104_62" [firmware/BDT.h:102]   --->   Operation 97 'and' 'and_ln102_312' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_315)   --->   "%and_ln102_317 = and i1 %icmp_ln86_330, i1 %and_ln102_310" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_317' <Predicate = (or_ln117_298)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_317)   --->   "%and_ln102_327 = and i1 %icmp_ln86_331, i1 %xor_ln104_158" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_317)   --->   "%and_ln102_318 = and i1 %and_ln102_327, i1 %and_ln104_61" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_319)   --->   "%and_ln102_319 = and i1 %icmp_ln86_332, i1 %and_ln102_311" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_315)   --->   "%or_ln117_297 = or i1 %or_ln117_296, i1 %and_ln102_317" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_297' <Predicate = (or_ln117_298)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_315)   --->   "%select_ln117_314 = select i1 %or_ln117_297, i4 %select_ln117_313, i4 9" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_314' <Predicate = (or_ln117_298)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_317)   --->   "%or_ln117_299 = or i1 %or_ln117_298, i1 %and_ln102_318" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_315 = select i1 %or_ln117_298, i4 %select_ln117_314, i4 10" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_315' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.97ns)   --->   "%or_ln117_300 = or i1 %or_ln117_296, i1 %and_ln104_61" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_300' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_317)   --->   "%select_ln117_316 = select i1 %or_ln117_299, i4 %select_ln117_315, i4 11" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_316' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_319)   --->   "%or_ln117_301 = or i1 %or_ln117_300, i1 %and_ln102_319" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_317 = select i1 %or_ln117_300, i4 %select_ln117_316, i4 12" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_317' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.97ns)   --->   "%or_ln117_302 = or i1 %or_ln117_300, i1 %and_ln102_311" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_302' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_319)   --->   "%select_ln117_318 = select i1 %or_ln117_301, i4 %select_ln117_317, i4 13" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_318' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_319 = select i1 %or_ln117_302, i4 %select_ln117_318, i4 14" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_319' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.97ns)   --->   "%or_ln117_304 = or i1 %or_ln117_302, i1 %and_ln102_312" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_304' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_63)   --->   "%xor_ln104_156 = xor i1 %icmp_ln86_320, i1 1" [firmware/BDT.h:104]   --->   Operation 114 'xor' 'xor_ln104_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_63 = and i1 %and_ln104_59, i1 %xor_ln104_156" [firmware/BDT.h:104]   --->   Operation 115 'and' 'and_ln104_63' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_323)   --->   "%xor_ln104_160 = xor i1 %icmp_ln86_325, i1 1" [firmware/BDT.h:104]   --->   Operation 116 'xor' 'xor_ln104_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.97ns)   --->   "%and_ln102_313 = and i1 %icmp_ln86_326, i1 %and_ln102_307" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_313' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_321)   --->   "%and_ln102_320 = and i1 %icmp_ln86_333, i1 %and_ln102_312" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_320' <Predicate = (or_ln117_304)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_323)   --->   "%and_ln102_328 = and i1 %icmp_ln86_334, i1 %xor_ln104_160" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_323)   --->   "%and_ln102_321 = and i1 %and_ln102_328, i1 %and_ln104_62" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_325)   --->   "%and_ln102_322 = and i1 %icmp_ln86_335, i1 %and_ln102_313" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_321)   --->   "%or_ln117_303 = or i1 %or_ln117_302, i1 %and_ln102_320" [firmware/BDT.h:117]   --->   Operation 122 'or' 'or_ln117_303' <Predicate = (or_ln117_304)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_321)   --->   "%select_ln117_320 = select i1 %or_ln117_303, i4 %select_ln117_319, i4 15" [firmware/BDT.h:117]   --->   Operation 123 'select' 'select_ln117_320' <Predicate = (or_ln117_304)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_321)   --->   "%zext_ln117_35 = zext i4 %select_ln117_320" [firmware/BDT.h:117]   --->   Operation 124 'zext' 'zext_ln117_35' <Predicate = (or_ln117_304)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_323)   --->   "%or_ln117_305 = or i1 %or_ln117_304, i1 %and_ln102_321" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_321 = select i1 %or_ln117_304, i5 %zext_ln117_35, i5 16" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_321' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.97ns)   --->   "%or_ln117_306 = or i1 %or_ln117_302, i1 %and_ln104_62" [firmware/BDT.h:117]   --->   Operation 127 'or' 'or_ln117_306' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_323)   --->   "%select_ln117_322 = select i1 %or_ln117_305, i5 %select_ln117_321, i5 17" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_322' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_325)   --->   "%or_ln117_307 = or i1 %or_ln117_306, i1 %and_ln102_322" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_323 = select i1 %or_ln117_306, i5 %select_ln117_322, i5 18" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_323' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln117_308 = or i1 %or_ln117_306, i1 %and_ln102_313" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_308' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_325)   --->   "%select_ln117_324 = select i1 %or_ln117_307, i5 %select_ln117_323, i5 19" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_324' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_325 = select i1 %or_ln117_308, i5 %select_ln117_324, i5 20" [firmware/BDT.h:117]   --->   Operation 133 'select' 'select_ln117_325' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_327)   --->   "%xor_ln104_161 = xor i1 %icmp_ln86_326, i1 1" [firmware/BDT.h:104]   --->   Operation 134 'xor' 'xor_ln104_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.97ns)   --->   "%and_ln102_314 = and i1 %icmp_ln86_327, i1 %and_ln104_63" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_314' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_327)   --->   "%and_ln102_329 = and i1 %icmp_ln86_336, i1 %xor_ln104_161" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_327)   --->   "%and_ln102_323 = and i1 %and_ln102_329, i1 %and_ln102_307" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_329)   --->   "%and_ln102_324 = and i1 %icmp_ln86_337, i1 %and_ln102_314" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_327)   --->   "%or_ln117_309 = or i1 %or_ln117_308, i1 %and_ln102_323" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.97ns)   --->   "%or_ln117_310 = or i1 %or_ln117_306, i1 %and_ln102_307" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_310' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_327)   --->   "%select_ln117_326 = select i1 %or_ln117_309, i5 %select_ln117_325, i5 21" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_326' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_329)   --->   "%or_ln117_311 = or i1 %or_ln117_310, i1 %and_ln102_324" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_327 = select i1 %or_ln117_310, i5 %select_ln117_326, i5 22" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_327' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.97ns)   --->   "%or_ln117_312 = or i1 %or_ln117_310, i1 %and_ln102_314" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_312' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_329)   --->   "%select_ln117_328 = select i1 %or_ln117_311, i5 %select_ln117_327, i5 23" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_328' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_329 = select i1 %or_ln117_312, i5 %select_ln117_328, i5 24" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_329' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_162 = xor i1 %icmp_ln86_327, i1 1" [firmware/BDT.h:104]   --->   Operation 147 'xor' 'xor_ln104_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_330 = and i1 %icmp_ln86_338, i1 %xor_ln104_162" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_325 = and i1 %and_ln102_330, i1 %and_ln104_63" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_313 = or i1 %or_ln117_312, i1 %and_ln102_325" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_330 = select i1 %or_ln117_313, i5 %select_ln117_329, i5 25" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_330' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.26i12.i12.i5, i5 0, i12 3530, i5 1, i12 1660, i5 2, i12 97, i5 3, i12 3763, i5 4, i12 208, i5 5, i12 687, i5 6, i12 3374, i5 7, i12 213, i5 8, i12 4038, i5 9, i12 70, i5 10, i12 371, i5 11, i12 3889, i5 12, i12 124, i5 13, i12 1031, i5 14, i12 3894, i5 15, i12 3568, i5 16, i12 3916, i5 17, i12 610, i5 18, i12 818, i5 19, i12 3493, i5 20, i12 222, i5 21, i12 2012, i5 22, i12 10, i5 23, i12 600, i5 24, i12 3641, i5 25, i12 181, i12 0, i5 %select_ln117_330" [firmware/BDT.h:118]   --->   Operation 152 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.97>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 153 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_314 = or i1 %or_ln117_306, i1 %and_ln104_59" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_314, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 155 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 156 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read28', firmware/BDT.h:86) on port 'p_read2' (firmware/BDT.h:86) [32]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [34]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [59]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_303', firmware/BDT.h:102) [63]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_306', firmware/BDT.h:102) [72]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_311', firmware/BDT.h:102) [83]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_309', firmware/BDT.h:102) [80]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [108]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [112]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_308', firmware/BDT.h:117) [114]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_309', firmware/BDT.h:117) [117]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_310', firmware/BDT.h:117) [119]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_311', firmware/BDT.h:117) [121]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_312', firmware/BDT.h:117) [123]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_313', firmware/BDT.h:117) [126]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_317', firmware/BDT.h:102) [95]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_297', firmware/BDT.h:117) [125]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_314', firmware/BDT.h:117) [128]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_315', firmware/BDT.h:117) [130]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_316', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_317', firmware/BDT.h:117) [134]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_318', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_319', firmware/BDT.h:117) [138]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_320', firmware/BDT.h:102) [99]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_303', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_320', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_321', firmware/BDT.h:117) [143]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_322', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_323', firmware/BDT.h:117) [147]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_324', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_325', firmware/BDT.h:117) [151]  (1.215 ns)

 <State 6>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_310', firmware/BDT.h:117) [152]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_327', firmware/BDT.h:117) [155]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_328', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_329', firmware/BDT.h:117) [159]  (1.215 ns)

 <State 7>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_162', firmware/BDT.h:104) [91]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_330', firmware/BDT.h:102) [106]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_325', firmware/BDT.h:102) [107]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_313', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_330', firmware/BDT.h:117) [161]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [162]  (3.205 ns)

 <State 8>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_314', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [163]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
