\BOOKMARK [0][-]{chapter.1}{Theoretical Part}{}% 1
\BOOKMARK [1][-]{section.1.1}{Why Pipelined Processor}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Hazards in Pipelined Processor}{chapter.1}% 3
\BOOKMARK [2][-]{subsection.1.2.1}{Structure Hazards}{section.1.2}% 4
\BOOKMARK [2][-]{subsection.1.2.2}{Control Hazards}{section.1.2}% 5
\BOOKMARK [2][-]{subsection.1.2.3}{Data Hazards}{section.1.2}% 6
\BOOKMARK [1][-]{section.1.3}{Literature Review}{chapter.1}% 7
\BOOKMARK [0][-]{chapter.2}{Design}{}% 8
\BOOKMARK [1][-]{section.2.1}{Components Overview}{chapter.2}% 9
\BOOKMARK [1][-]{section.2.2}{Opcode Fetch}{chapter.2}% 10
\BOOKMARK [2][-]{subsection.2.2.1}{Program Memory}{section.2.2}% 11
\BOOKMARK [1][-]{section.2.3}{Opcode Decode}{chapter.2}% 12
\BOOKMARK [2][-]{subsection.2.3.1}{Inputs and Outputs}{section.2.3}% 13
\BOOKMARK [2][-]{subsection.2.3.2}{Opcode Implementations}{section.2.3}% 14
\BOOKMARK [2][-]{subsection.2.3.3}{List of implemented instructions}{section.2.3}% 15
\BOOKMARK [1][-]{section.2.4}{Executing}{chapter.2}% 16
\BOOKMARK [2][-]{subsection.2.4.1}{Reister File}{section.2.4}% 17
\BOOKMARK [2][-]{subsection.2.4.2}{ALU}{section.2.4}% 18
\BOOKMARK [2][-]{subsection.2.4.3}{List of ALU Operations}{section.2.4}% 19
\BOOKMARK [1][-]{section.2.5}{Design Tools}{chapter.2}% 20
\BOOKMARK [0][-]{chapter.3}{Results Dissemination}{}% 21
\BOOKMARK [1][-]{section.3.1}{Validation Procedure}{chapter.3}% 22
\BOOKMARK [1][-]{section.3.2}{Simulation/Synthesis Results}{chapter.3}% 23
\BOOKMARK [1][-]{section.3.3}{Discussion}{chapter.3}% 24
\BOOKMARK [1][-]{section.3.4}{Conclusion}{chapter.3}% 25
