TRACE::2020-05-25.13:59:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.13:59:48::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.13:59:48::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.13:59:54::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.13:59:54::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.13:59:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.13:59:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-25.14:00:01::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-05-25.14:00:01::SCWWriter::formatted JSON is {
	"platformName":	"EX_1_ROT_ENC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_1_ROT_ENC",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-05-25.14:00:01::SCWWriter::formatted JSON is {
	"platformName":	"EX_1_ROT_ENC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_1_ROT_ENC",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_1_ROT_ENC",
	"systems":	[{
			"systemName":	"EX_1_ROT_ENC",
			"systemDesc":	"EX_1_ROT_ENC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_1_ROT_ENC"
		}]
}
TRACE::2020-05-25.14:00:01::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-05-25.14:00:01::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-25.14:00:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-25.14:00:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-25.14:00:01::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:01::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:01::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:01::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:02::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:02::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:02::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:02::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:02::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:02::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:02::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:02::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:02::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-05-25.14:00:02::SCWPlatform::Generating the sources  .
TRACE::2020-05-25.14:00:02::SCWBDomain::Generating boot domain sources.
TRACE::2020-05-25.14:00:02::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-05-25.14:00:02::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:02::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:02::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:02::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:02::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:02::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:02::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-25.14:00:02::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:02::SCWMssOS::mss does not exists at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:02::SCWMssOS::Creating sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:02::SCWMssOS::Adding the swdes entry, created swdb C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:02::SCWMssOS::updating the scw layer changes to swdes at   C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:02::SCWMssOS::Writing mss at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:02::SCWMssOS::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-05-25.14:00:02::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-05-25.14:00:02::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-05-25.14:00:02::SCWBDomain::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-05-25.14:00:30::SCWPlatform::Generating sources Done.
TRACE::2020-05-25.14:00:30::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:30::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:30::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:30::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:30::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:30::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:30::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-05-25.14:00:30::SCWMssOS::Could not open the swdb for C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-05-25.14:00:30::SCWMssOS::Could not open the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-05-25.14:00:30::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-25.14:00:30::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:30::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:30::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:30::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-25.14:00:30::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.14:00:30::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:30::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:30::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:30::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:30::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:31::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:31::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:31::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:31::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:31::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:31::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:31::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:31::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:31::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWWriter::formatted JSON is {
	"platformName":	"EX_1_ROT_ENC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_1_ROT_ENC",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_1_ROT_ENC",
	"systems":	[{
			"systemName":	"EX_1_ROT_ENC",
			"systemDesc":	"EX_1_ROT_ENC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_1_ROT_ENC",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"65798b7f3901761ba5cdf4afafb9d88a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-25.14:00:31::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-25.14:00:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-25.14:00:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-25.14:00:31::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:31::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:31::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:31::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:31::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:31::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWMssOS::mss does not exists at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWMssOS::Creating sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWMssOS::Adding the swdes entry, created swdb C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWMssOS::updating the scw layer changes to swdes at   C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWMssOS::Writing mss at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWMssOS::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-25.14:00:31::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-05-25.14:00:31::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-05-25.14:00:31::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:31::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:31::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:31::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:31::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:31::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:31::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:31::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:31::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:31::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:31::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:31::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:31::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:32::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:32::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:32::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:32::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:32::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:32::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:32::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:32::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:32::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:32::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:32::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:32::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:32::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:32::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:32::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:32::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:32::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:32::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:32::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:32::SCWWriter::formatted JSON is {
	"platformName":	"EX_1_ROT_ENC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_1_ROT_ENC",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_1_ROT_ENC",
	"systems":	[{
			"systemName":	"EX_1_ROT_ENC",
			"systemDesc":	"EX_1_ROT_ENC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_1_ROT_ENC",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"65798b7f3901761ba5cdf4afafb9d88a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-25.14:00:32::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:32::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:32::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:32::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:32::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:32::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:32::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:32::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:32::SCWMssOS::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-25.14:00:32::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-05-25.14:00:35::SCWPlatform::Started generating the artifacts platform EX_1_ROT_ENC
TRACE::2020-05-25.14:00:35::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-25.14:00:35::SCWPlatform::Started generating the artifacts for system configuration EX_1_ROT_ENC
LOG::2020-05-25.14:00:35::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-25.14:00:35::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-25.14:00:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-25.14:00:35::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-05-25.14:00:35::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-25.14:00:35::SCWSystem::Not a boot domain 
LOG::2020-05-25.14:00:35::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-25.14:00:35::SCWDomain::Generating domain artifcats
TRACE::2020-05-25.14:00:35::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-25.14:00:35::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/sw/EX_1_ROT_ENC/qemu/
TRACE::2020-05-25.14:00:35::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/sw/EX_1_ROT_ENC/standalone_domain/qemu/
TRACE::2020-05-25.14:00:35::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-25.14:00:35::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:35::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:35::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:35::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:35::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:35::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-05-25.14:00:35::SCWMssOS::Could not open the swdb for C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-05-25.14:00:35::SCWMssOS::Could not open the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-05-25.14:00:35::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-25.14:00:35::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:35::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:35::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:35::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.14:00:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.14:00:36::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:36::SCWMssOS::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-25.14:00:36::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-25.14:00:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-25.14:00:36::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-25.14:00:36::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-25.14:00:36::SCWMssOS::Copying to export directory.
TRACE::2020-05-25.14:00:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-25.14:00:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-05-25.14:00:36::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-05-25.14:00:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-25.14:00:36::SCWSystem::Completed Processing the sysconfig EX_1_ROT_ENC
LOG::2020-05-25.14:00:36::SCWPlatform::Completed generating the artifacts for system configuration EX_1_ROT_ENC
TRACE::2020-05-25.14:00:36::SCWPlatform::Started preparing the platform 
TRACE::2020-05-25.14:00:36::SCWSystem::Writing the bif file for system config EX_1_ROT_ENC
TRACE::2020-05-25.14:00:36::SCWSystem::dir created 
TRACE::2020-05-25.14:00:36::SCWSystem::Writing the bif 
TRACE::2020-05-25.14:00:36::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-25.14:00:36::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-25.14:00:36::SCWPlatform::Completed generating the platform
TRACE::2020-05-25.14:00:36::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:36::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:36::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:36::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:36::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:36::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:36::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:36::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:36::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:36::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:36::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:36::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:36::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:36::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:36::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:36::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:36::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:36::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:36::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:36::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:36::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:37::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:37::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:37::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:37::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:37::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:37::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:37::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:37::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:37::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:37::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:37::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:37::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:37::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:37::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:37::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:37::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:37::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:37::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:37::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:37::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:37::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:37::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:37::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:37::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:37::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:37::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:37::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:37::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:37::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:37::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:37::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:37::SCWWriter::formatted JSON is {
	"platformName":	"EX_1_ROT_ENC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_1_ROT_ENC",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_1_ROT_ENC",
	"systems":	[{
			"systemName":	"EX_1_ROT_ENC",
			"systemDesc":	"EX_1_ROT_ENC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_1_ROT_ENC",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"65798b7f3901761ba5cdf4afafb9d88a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9cd597f71c3fb0a7f269e43fd1a54cb0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-25.14:00:37::SCWPlatform::updated the xpfm file.
TRACE::2020-05-25.14:00:37::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:37::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:37::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:37::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:38::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:38::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:38::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:38::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:38::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:38::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:38::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:38::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:38::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:38::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:38::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:38::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:38::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:38::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:38::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:38::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:38::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:38::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:38::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:38::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:38::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:38::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:38::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:38::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:38::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:39::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:39::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:39::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:39::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:39::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:39::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:39::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:39::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:39::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:39::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:39::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:39::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:39::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:39::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:39::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:39::SCWWriter::formatted JSON is {
	"platformName":	"EX_1_ROT_ENC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_1_ROT_ENC",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_1_ROT_ENC",
	"systems":	[{
			"systemName":	"EX_1_ROT_ENC",
			"systemDesc":	"EX_1_ROT_ENC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_1_ROT_ENC",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"65798b7f3901761ba5cdf4afafb9d88a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9cd597f71c3fb0a7f269e43fd1a54cb0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-25.14:00:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:39::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:39::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:39::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:39::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:39::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:39::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:39::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:39::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:39::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:40::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:40::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:40::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:40::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:40::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:40::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:40::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:40::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:40::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:40::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:40::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:40::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:40::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWWriter::formatted JSON is {
	"platformName":	"EX_1_ROT_ENC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_1_ROT_ENC",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_1_ROT_ENC",
	"systems":	[{
			"systemName":	"EX_1_ROT_ENC",
			"systemDesc":	"EX_1_ROT_ENC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_1_ROT_ENC",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"65798b7f3901761ba5cdf4afafb9d88a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9cd597f71c3fb0a7f269e43fd1a54cb0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:40::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:40::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:40::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:40::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:40::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:40::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:41::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:41::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:41::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:41::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:41::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.14:00:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.14:00:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:41::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:41::SCWWriter::formatted JSON is {
	"platformName":	"EX_1_ROT_ENC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_1_ROT_ENC",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_1_ROT_ENC",
	"systems":	[{
			"systemName":	"EX_1_ROT_ENC",
			"systemDesc":	"EX_1_ROT_ENC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_1_ROT_ENC",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"65798b7f3901761ba5cdf4afafb9d88a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9cd597f71c3fb0a7f269e43fd1a54cb0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-25.14:00:41::SCWPlatform::Clearing the existing platform
TRACE::2020-05-25.14:00:41::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-25.14:00:41::SCWBDomain::clearing the fsbl build
TRACE::2020-05-25.14:00:41::SCWMssOS::Removing the swdes entry for  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:41::SCWMssOS::Removing the swdes entry for  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:41::SCWSystem::Clearing the domains completed.
TRACE::2020-05-25.14:00:41::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-25.14:00:41::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform:: Platform location is C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:41::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:41::SCWPlatform::Removing the HwDB with name C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:41::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-25.14:00:48::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-05-25.14:00:48::SCWReader::Active system found as  EX_1_ROT_ENC
TRACE::2020-05-25.14:00:48::SCWReader::Handling sysconfig EX_1_ROT_ENC
TRACE::2020-05-25.14:00:48::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-25.14:00:48::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-25.14:00:48::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-25.14:00:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:48::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:00:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:00:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:48::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:00:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:00:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:48::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-05-25.14:00:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:48::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:00:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:00:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:48::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-25.14:00:48::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:48::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:48::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:48::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-25.14:00:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.14:00:48::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:48::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:00:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:00:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:48::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:48::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-25.14:00:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:48::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:00:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:00:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:48::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:49::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-05-25.14:00:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-25.14:00:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-25.14:00:49::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:49::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:00:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:00:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:49::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:49::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:49::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:49::SCWReader::No isolation master present  
TRACE::2020-05-25.14:00:49::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-25.14:00:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-25.14:00:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-25.14:00:49::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:49::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:00:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:00:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:49::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:49::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:00:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:00:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:49::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:49::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:49::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:49::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:49::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:49::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.14:00:49::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.14:00:49::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-25.14:00:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-25.14:00:49::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:49::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:00:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:00:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:49::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:49::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:49::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:49::SCWReader::No isolation master present  
TRACE::2020-05-25.14:00:49::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:49::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:00:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:00:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:49::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:49::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:49::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:00:49::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:49::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:49::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:00:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:00:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:50::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:50::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:50::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:50::SCWMssOS::In reload Mss file.
TRACE::2020-05-25.14:00:50::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:50::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:50::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:50::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:50::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:50::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:00:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:00:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:50::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:50::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-05-25.14:00:50::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-05-25.14:00:50::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-05-25.14:00:50::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-25.14:00:50::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:50::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:50::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:50::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.14:00:50::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.14:00:50::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:50::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:50::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:50::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:50::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:51::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:00:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:00:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:51::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:51::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:51::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:51::SCWMssOS::Removing the swdes entry for  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:51::SCWMssOS::In reload Mss file.
TRACE::2020-05-25.14:00:51::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:51::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:51::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:51::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:51::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:00:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:00:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:51::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:51::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:51::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:51::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:51::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:51::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.14:00:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.14:00:51::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:51::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:51::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:51::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:51::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:51::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:00:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:00:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:51::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:51::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:51::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:51::SCWMssOS::Removing the swdes entry for  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:56::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:56::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:56::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:56::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:00:56::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:00:56::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:00:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:00:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:00:56::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:56::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:00:56::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:56::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:56::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:00:56::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.14:00:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.14:00:56::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:10::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:10::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:10::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:10::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:01:10::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:01:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:01:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:01:10::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:10::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:01:10::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:10::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:10::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:10::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:10::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:01:10::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:01:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:01:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:01:10::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:11::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:01:11::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:12::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:12::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:12::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:12::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:01:12::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:12::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:01:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:01:12::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:01:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:01:12::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:12::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:01:12::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:12::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:12::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:12::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:12::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:01:12::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:12::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:01:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:01:12::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:01:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:01:12::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:12::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:01:12::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:13::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:13::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:13::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:01:13::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:01:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:01:13::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:01:13::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:01:13::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:01:13::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:01:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:13::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:13::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:13::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:01:13::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:01:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:01:13::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:01:13::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:13::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:01:13::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:13::SCWWriter::formatted JSON is {
	"platformName":	"EX_1_ROT_ENC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_1_ROT_ENC",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_1_ROT_ENC",
	"systems":	[{
			"systemName":	"EX_1_ROT_ENC",
			"systemDesc":	"EX_1_ROT_ENC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_1_ROT_ENC",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"65798b7f3901761ba5cdf4afafb9d88a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9cd597f71c3fb0a7f269e43fd1a54cb0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-25.14:01:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:13::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:13::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:13::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:01:13::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:01:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:01:13::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:01:13::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:13::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:01:13::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:13::SCWMssOS::Removing the swdes entry for  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:14::SCWMssOS::In reload Mss file.
TRACE::2020-05-25.14:01:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:01:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:01:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:01:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:01:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:01:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:01:14::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:14::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:14::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:14::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.14:01:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.14:01:14::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:01:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:01:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:01:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:01:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:01:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:01:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:01:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:01:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:01:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:01:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:01:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:01:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:01:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:01:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:01:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:01:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:01:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:01:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:01:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:01:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:01:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:01:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:01:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:01:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:15::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:15::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:15::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:01:15::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:01:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:01:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:01:15::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:01:15::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:15::SCWMssOS::Removing the swdes entry for  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:15::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:15::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:15::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:15::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:01:15::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:01:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:01:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:01:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:01:15::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:01:15::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:15::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:15::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:15::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.14:01:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.14:01:15::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:01:15::SCWMssOS::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-25.14:01:15::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-05-25.14:01:19::SCWMssOS::Removing file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-05-25.14:10:17::SCWPlatform::Started generating the artifacts platform EX_1_ROT_ENC
TRACE::2020-05-25.14:10:17::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-25.14:10:17::SCWPlatform::Started generating the artifacts for system configuration EX_1_ROT_ENC
LOG::2020-05-25.14:10:17::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-25.14:10:17::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-25.14:10:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-25.14:10:17::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-05-25.14:10:17::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:10:17::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:10:17::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:10:17::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:10:17::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:10:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:10:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:10:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:10:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:10:17::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:10:17::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:10:17::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:10:17::SCWBDomain::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-05-25.14:10:17::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-25.14:10:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-25.14:10:17::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl & make 
TRACE::2020-05-25.14:10:18::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-05-25.14:10:18::SCWBDomain::make[1]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-05-25.14:10:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.14:10:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-05-25.14:10:18::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-05-25.14:10:18::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:18::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:18::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2020-05-25.14:10:18::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:18::SCWBDomain::coresightps_dcc_v1_6/src'

TRACE::2020-05-25.14:10:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.14:10:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.14:10:18::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.14:10:18::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:18::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:18::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2020-05-25.14:10:18::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:18::SCWBDomain::cpu_cortexa9_v2_8/src'

TRACE::2020-05-25.14:10:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.14:10:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.14:10:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.14:10:18::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:18::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:18::SCWBDomain::/ddrps_v1_0/src'

TRACE::2020-05-25.14:10:18::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:18::SCWBDomain::ddrps_v1_0/src'

TRACE::2020-05-25.14:10:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.14:10:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:18::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:18::SCWBDomain::/devcfg_v3_5/src'

TRACE::2020-05-25.14:10:18::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:18::SCWBDomain::devcfg_v3_5/src'

TRACE::2020-05-25.14:10:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.14:10:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.14:10:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.14:10:18::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:18::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:19::SCWBDomain::/dmaps_v2_5/src'

TRACE::2020-05-25.14:10:19::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:19::SCWBDomain::dmaps_v2_5/src'

TRACE::2020-05-25.14:10:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.14:10:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:19::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:19::SCWBDomain::/gpiops_v3_6/src'

TRACE::2020-05-25.14:10:19::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:19::SCWBDomain::gpiops_v3_6/src'

TRACE::2020-05-25.14:10:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.14:10:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:19::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:19::SCWBDomain::/iicps_v3_10/src'

TRACE::2020-05-25.14:10:19::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:19::SCWBDomain::iicps_v3_10/src'

TRACE::2020-05-25.14:10:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/IP_ROT_ENC_v1_0/src"

TRACE::2020-05-25.14:10:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/IP_ROT_ENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-25.14:10:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-25.14:10:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:19::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:19::SCWBDomain::/IP_ROT_ENC_v1_0/src'

TRACE::2020-05-25.14:10:19::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:19::SCWBDomain::IP_ROT_ENC_v1_0/src'

TRACE::2020-05-25.14:10:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.14:10:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:19::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:19::SCWBDomain::/qspips_v3_6/src'

TRACE::2020-05-25.14:10:19::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:19::SCWBDomain::qspips_v3_6/src'

TRACE::2020-05-25.14:10:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.14:10:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:19::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:19::SCWBDomain::/scugic_v4_1/src'

TRACE::2020-05-25.14:10:19::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:19::SCWBDomain::scugic_v4_1/src'

TRACE::2020-05-25.14:10:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.14:10:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-25.14:10:19::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-25.14:10:19::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:19::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:19::SCWBDomain::/scutimer_v2_1/src'

TRACE::2020-05-25.14:10:19::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:19::SCWBDomain::scutimer_v2_1/src'

TRACE::2020-05-25.14:10:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.14:10:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:20::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2020-05-25.14:10:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:20::SCWBDomain::scuwdt_v2_1/src'

TRACE::2020-05-25.14:10:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.14:10:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-25.14:10:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-25.14:10:20::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:20::SCWBDomain::/sdps_v3_8/src'

TRACE::2020-05-25.14:10:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:20::SCWBDomain::sdps_v3_8/src'

TRACE::2020-05-25.14:10:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.14:10:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-25.14:10:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-25.14:10:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:20::SCWBDomain::/standalone_v7_1/src'

TRACE::2020-05-25.14:10:20::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:20::SCWBDomain::/standalone_v7_1/src/profile'

TRACE::2020-05-25.14:10:20::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:20::SCWBDomain::standalone_v7_1/src/profile'

TRACE::2020-05-25.14:10:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:20::SCWBDomain::standalone_v7_1/src'

TRACE::2020-05-25.14:10:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.14:10:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:20::SCWBDomain::/uartps_v3_8/src'

TRACE::2020-05-25.14:10:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:20::SCWBDomain::uartps_v3_8/src'

TRACE::2020-05-25.14:10:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.14:10:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.14:10:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.14:10:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:20::SCWBDomain::/usbps_v2_4/src'

TRACE::2020-05-25.14:10:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:21::SCWBDomain::usbps_v2_4/src'

TRACE::2020-05-25.14:10:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.14:10:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:21::SCWBDomain::/xadcps_v2_3/src'

TRACE::2020-05-25.14:10:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:21::SCWBDomain::xadcps_v2_3/src'

TRACE::2020-05-25.14:10:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-05-25.14:10:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:21::SCWBDomain::/xilffs_v4_2/src'

TRACE::2020-05-25.14:10:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:21::SCWBDomain::xilffs_v4_2/src'

TRACE::2020-05-25.14:10:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-05-25.14:10:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:21::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2020-05-25.14:10:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:21::SCWBDomain::xilrsa_v1_5/src'

TRACE::2020-05-25.14:10:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.14:10:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.14:10:21::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.14:10:21::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:21::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2020-05-25.14:10:21::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-05-25.14:10:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:22::SCWBDomain::coresightps_dcc_v1_6/src'

TRACE::2020-05-25.14:10:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.14:10:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-25.14:10:22::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-25.14:10:22::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:22::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2020-05-25.14:10:22::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-05-25.14:10:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:22::SCWBDomain::cpu_cortexa9_v2_8/src'

TRACE::2020-05-25.14:10:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.14:10:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.14:10:22::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.14:10:22::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:22::SCWBDomain::/ddrps_v1_0/src'

TRACE::2020-05-25.14:10:22::SCWBDomain::"Compiling ddrps"

TRACE::2020-05-25.14:10:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:22::SCWBDomain::ddrps_v1_0/src'

TRACE::2020-05-25.14:10:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.14:10:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:10:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:10:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:10:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:22::SCWBDomain::/devcfg_v3_5/src'

TRACE::2020-05-25.14:10:22::SCWBDomain::"Compiling devcfg"

TRACE::2020-05-25.14:10:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:24::SCWBDomain::devcfg_v3_5/src'

TRACE::2020-05-25.14:10:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.14:10:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.14:10:24::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.14:10:24::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:24::SCWBDomain::/dmaps_v2_5/src'

TRACE::2020-05-25.14:10:24::SCWBDomain::"Compiling dmaps"

TRACE::2020-05-25.14:10:26::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:26::SCWBDomain::dmaps_v2_5/src'

TRACE::2020-05-25.14:10:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.14:10:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:10:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:10:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:10:26::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:26::SCWBDomain::/gpiops_v3_6/src'

TRACE::2020-05-25.14:10:26::SCWBDomain::"Compiling gpiops"

TRACE::2020-05-25.14:10:28::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:28::SCWBDomain::gpiops_v3_6/src'

TRACE::2020-05-25.14:10:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.14:10:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:10:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:10:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:10:28::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:28::SCWBDomain::/iicps_v3_10/src'

TRACE::2020-05-25.14:10:28::SCWBDomain::"Compiling iicps"

TRACE::2020-05-25.14:10:31::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:31::SCWBDomain::iicps_v3_10/src'

TRACE::2020-05-25.14:10:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/IP_ROT_ENC_v1_0/src"

TRACE::2020-05-25.14:10:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/IP_ROT_ENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-25.14:10:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-25.14:10:31::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:31::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:31::SCWBDomain::/IP_ROT_ENC_v1_0/src'

TRACE::2020-05-25.14:10:31::SCWBDomain::"Compiling IP_ROT_ENC..."

TRACE::2020-05-25.14:10:31::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:31::SCWBDomain::/IP_ROT_ENC_v1_0/src'

TRACE::2020-05-25.14:10:31::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:31::SCWBDomain::IP_ROT_ENC_v1_0/src'

TRACE::2020-05-25.14:10:31::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:31::SCWBDomain::IP_ROT_ENC_v1_0/src'

TRACE::2020-05-25.14:10:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.14:10:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:10:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:10:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:10:31::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:31::SCWBDomain::/qspips_v3_6/src'

TRACE::2020-05-25.14:10:31::SCWBDomain::"Compiling qspips"

TRACE::2020-05-25.14:10:33::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:33::SCWBDomain::qspips_v3_6/src'

TRACE::2020-05-25.14:10:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.14:10:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:10:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:10:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:10:33::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:33::SCWBDomain::/scugic_v4_1/src'

TRACE::2020-05-25.14:10:33::SCWBDomain::"Compiling scugic"

TRACE::2020-05-25.14:10:35::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:35::SCWBDomain::scugic_v4_1/src'

TRACE::2020-05-25.14:10:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.14:10:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.14:10:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.14:10:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:35::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:35::SCWBDomain::/scutimer_v2_1/src'

TRACE::2020-05-25.14:10:35::SCWBDomain::"Compiling scutimer"

TRACE::2020-05-25.14:10:36::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:36::SCWBDomain::scutimer_v2_1/src'

TRACE::2020-05-25.14:10:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.14:10:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:10:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:10:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:10:36::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:36::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2020-05-25.14:10:36::SCWBDomain::"Compiling scuwdt"

TRACE::2020-05-25.14:10:37::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:37::SCWBDomain::scuwdt_v2_1/src'

TRACE::2020-05-25.14:10:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.14:10:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-05-25.14:10:37::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-05-25.14:10:37::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-05-25.14:10:37::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:37::SCWBDomain::/sdps_v3_8/src'

TRACE::2020-05-25.14:10:37::SCWBDomain::"Compiling sdps"

TRACE::2020-05-25.14:10:39::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:39::SCWBDomain::sdps_v3_8/src'

TRACE::2020-05-25.14:10:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.14:10:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-25.14:10:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-25.14:10:39::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:39::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:39::SCWBDomain::/standalone_v7_1/src'

TRACE::2020-05-25.14:10:39::SCWBDomain::"Compiling standalone"

TRACE::2020-05-25.14:10:46::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:46::SCWBDomain::standalone_v7_1/src'

TRACE::2020-05-25.14:10:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.14:10:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:10:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:10:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:10:46::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:46::SCWBDomain::/uartps_v3_8/src'

TRACE::2020-05-25.14:10:46::SCWBDomain::"Compiling uartps"

TRACE::2020-05-25.14:10:48::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:48::SCWBDomain::uartps_v3_8/src'

TRACE::2020-05-25.14:10:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.14:10:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.14:10:48::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.14:10:48::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:48::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:48::SCWBDomain::/usbps_v2_4/src'

TRACE::2020-05-25.14:10:48::SCWBDomain::"Compiling usbps"

TRACE::2020-05-25.14:10:50::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:50::SCWBDomain::usbps_v2_4/src'

TRACE::2020-05-25.14:10:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.14:10:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:10:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:10:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:10:50::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:50::SCWBDomain::/xadcps_v2_3/src'

TRACE::2020-05-25.14:10:50::SCWBDomain::"Compiling xadcps"

TRACE::2020-05-25.14:10:52::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:52::SCWBDomain::xadcps_v2_3/src'

TRACE::2020-05-25.14:10:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-05-25.14:10:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:10:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:10:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:10:52::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:52::SCWBDomain::/xilffs_v4_2/src'

TRACE::2020-05-25.14:10:52::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-05-25.14:10:54::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:54::SCWBDomain::xilffs_v4_2/src'

TRACE::2020-05-25.14:10:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-05-25.14:10:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:10:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:10:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:10:55::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:10:55::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2020-05-25.14:10:55::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:10:55::SCWBDomain::xilrsa_v1_5/src'

TRACE::2020-05-25.14:10:55::SCWBDomain::'Finished building libraries'

TRACE::2020-05-25.14:10:55::SCWBDomain::make[1]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-05-25.14:10:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-25.14:10:55::SCWBDomain::include -I.

TRACE::2020-05-25.14:10:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-25.14:10:55::SCWBDomain::9_0/include -I.

TRACE::2020-05-25.14:10:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-25.14:10:55::SCWBDomain::0/include -I.

TRACE::2020-05-25.14:10:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-05-25.14:10:55::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-05-25.14:10:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-25.14:10:55::SCWBDomain::0/include -I.

TRACE::2020-05-25.14:10:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-05-25.14:10:55::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-05-25.14:10:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-25.14:10:56::SCWBDomain::9_0/include -I.

TRACE::2020-05-25.14:10:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-25.14:10:56::SCWBDomain::0/include -I.

TRACE::2020-05-25.14:10:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-25.14:10:56::SCWBDomain::9_0/include -I.

TRACE::2020-05-25.14:10:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-05-25.14:10:56::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-05-25.14:10:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-25.14:10:56::SCWBDomain::9_0/include -I.

TRACE::2020-05-25.14:10:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-05-25.14:10:57::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-05-25.14:10:57::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-05-25.14:10:57::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-25.14:10:57::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-05-25.14:10:57::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2020-05-25.14:10:57::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-05-25.14:10:57::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-25.14:10:57::SCWSystem::Not a boot domain 
LOG::2020-05-25.14:10:57::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-25.14:10:57::SCWDomain::Generating domain artifcats
TRACE::2020-05-25.14:10:57::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-25.14:10:57::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/sw/EX_1_ROT_ENC/qemu/
TRACE::2020-05-25.14:10:57::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/sw/EX_1_ROT_ENC/standalone_domain/qemu/
TRACE::2020-05-25.14:10:57::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-25.14:10:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:10:57::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:10:57::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:10:57::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:10:57::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:10:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:10:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:10:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:10:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:10:57::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:10:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-05-25.14:10:57::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-05-25.14:10:57::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-05-25.14:10:57::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-25.14:10:57::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:10:57::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:10:57::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:10:57::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.14:10:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.14:10:57::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:10:57::SCWMssOS::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-25.14:10:57::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:10:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-25.14:10:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-25.14:10:57::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-25.14:10:57::SCWMssOS::doing bsp build ... 
TRACE::2020-05-25.14:10:57::SCWMssOS::System Command Ran  C: & cd  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-05-25.14:10:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.14:10:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-05-25.14:10:57::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-05-25.14:10:57::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.14:10:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.14:10:57::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.14:10:57::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.14:10:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.14:10:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.14:10:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.14:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.14:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.14:10:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.14:10:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.14:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.14:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/IP_ROT_ENC_v1_0/src"

TRACE::2020-05-25.14:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/IP_ROT_ENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-25.14:10:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-25.14:10:58::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.14:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.14:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.14:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-25.14:10:58::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-25.14:10:58::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.14:10:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.14:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-25.14:10:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-25.14:10:59::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.14:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-25.14:10:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-25.14:10:59::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.14:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.14:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.14:10:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.14:10:59::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.14:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:10:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:10:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.14:10:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.14:10:59::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.14:10:59::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:10:59::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-05-25.14:11:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.14:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-25.14:11:00::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-25.14:11:00::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:11:00::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-05-25.14:11:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.14:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.14:11:00::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.14:11:00::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-25.14:11:00::SCWMssOS::"Compiling ddrps"

TRACE::2020-05-25.14:11:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.14:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:11:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:11:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.14:11:00::SCWMssOS::"Compiling devcfg"

TRACE::2020-05-25.14:11:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.14:11:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.14:11:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.14:11:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-25.14:11:01::SCWMssOS::"Compiling dmaps"

TRACE::2020-05-25.14:11:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.14:11:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:11:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:11:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.14:11:03::SCWMssOS::"Compiling gpiops"

TRACE::2020-05-25.14:11:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.14:11:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:11:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:11:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.14:11:05::SCWMssOS::"Compiling iicps"

TRACE::2020-05-25.14:11:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/IP_ROT_ENC_v1_0/src"

TRACE::2020-05-25.14:11:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/IP_ROT_ENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-25.14:11:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-25.14:11:07::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:11:07::SCWMssOS::"Compiling IP_ROT_ENC..."

TRACE::2020-05-25.14:11:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.14:11:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:11:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:11:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.14:11:07::SCWMssOS::"Compiling qspips"

TRACE::2020-05-25.14:11:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.14:11:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:11:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:11:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.14:11:09::SCWMssOS::"Compiling scugic"

TRACE::2020-05-25.14:11:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.14:11:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.14:11:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.14:11:11::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:11:11::SCWMssOS::"Compiling scutimer"

TRACE::2020-05-25.14:11:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.14:11:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:11:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:11:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.14:11:11::SCWMssOS::"Compiling scuwdt"

TRACE::2020-05-25.14:11:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.14:11:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-05-25.14:11:12::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-05-25.14:11:12::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-05-25.14:11:12::SCWMssOS::"Compiling sdps"

TRACE::2020-05-25.14:11:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.14:11:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-25.14:11:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-25.14:11:14::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:11:14::SCWMssOS::"Compiling standalone"

TRACE::2020-05-25.14:11:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.14:11:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:11:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:11:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.14:11:21::SCWMssOS::"Compiling uartps"

TRACE::2020-05-25.14:11:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.14:11:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.14:11:23::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.14:11:23::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-25.14:11:23::SCWMssOS::"Compiling usbps"

TRACE::2020-05-25.14:11:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.14:11:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:11:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:11:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.14:11:25::SCWMssOS::"Compiling xadcps"

TRACE::2020-05-25.14:11:27::SCWMssOS::'Finished building libraries'

TRACE::2020-05-25.14:11:27::SCWMssOS::Copying to export directory.
TRACE::2020-05-25.14:11:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-25.14:11:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-25.14:11:27::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-25.14:11:27::SCWSystem::Completed Processing the sysconfig EX_1_ROT_ENC
LOG::2020-05-25.14:11:27::SCWPlatform::Completed generating the artifacts for system configuration EX_1_ROT_ENC
TRACE::2020-05-25.14:11:27::SCWPlatform::Started preparing the platform 
TRACE::2020-05-25.14:11:27::SCWSystem::Writing the bif file for system config EX_1_ROT_ENC
TRACE::2020-05-25.14:11:27::SCWSystem::dir created 
TRACE::2020-05-25.14:11:27::SCWSystem::Writing the bif 
TRACE::2020-05-25.14:11:27::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-25.14:11:27::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-25.14:11:27::SCWPlatform::Completed generating the platform
TRACE::2020-05-25.14:11:27::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:11:27::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:11:27::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:11:27::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:11:27::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:11:27::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:11:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:11:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:11:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:11:27::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:11:28::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:11:28::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:11:28::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:11:28::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:11:28::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:11:28::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:11:28::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:11:28::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:11:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:11:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:11:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:11:28::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:11:28::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:11:28::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:11:28::SCWWriter::formatted JSON is {
	"platformName":	"EX_1_ROT_ENC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_1_ROT_ENC",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_1_ROT_ENC",
	"systems":	[{
			"systemName":	"EX_1_ROT_ENC",
			"systemDesc":	"EX_1_ROT_ENC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_1_ROT_ENC",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"65798b7f3901761ba5cdf4afafb9d88a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e3112d3ec84e7309ff3cab6882fa828b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-25.14:11:28::SCWPlatform::updated the xpfm file.
TRACE::2020-05-25.14:11:28::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:11:28::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:11:28::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:11:28::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:11:28::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:11:28::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:11:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:11:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:11:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:11:28::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:11:28::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:11:28::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:42:06::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl & make clean
TRACE::2020-05-25.14:42:06::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-05-25.14:42:06::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-05-25.14:42:06::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-05-25.14:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-05-25.14:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-05-25.14:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-05-25.14:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-05-25.14:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-05-25.14:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-25.14:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-25.14:42:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/IP_ROT_ENC_v1_0/src -s clean 

ERROR::2020-05-25.14:42:06::SCWSystem::Error in Processing the domain zynq_fsbl
LOG::2020-05-25.14:42:19::SCWPlatform::Started generating the artifacts platform EX_1_ROT_ENC
TRACE::2020-05-25.14:42:19::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-25.14:42:19::SCWPlatform::Started generating the artifacts for system configuration EX_1_ROT_ENC
LOG::2020-05-25.14:42:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-25.14:42:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-25.14:42:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-25.14:42:19::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-05-25.14:42:19::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:42:19::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:42:19::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:42:19::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:42:19::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:42:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:42:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:42:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:42:19::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:42:19::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:42:19::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:42:19::SCWBDomain::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-05-25.14:42:19::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-25.14:42:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-25.14:42:19::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl & make 
TRACE::2020-05-25.14:42:20::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-05-25.14:42:20::SCWBDomain::make[1]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-05-25.14:42:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.14:42:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-05-25.14:42:20::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-05-25.14:42:20::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:20::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2020-05-25.14:42:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:20::SCWBDomain::coresightps_dcc_v1_6/src'

TRACE::2020-05-25.14:42:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.14:42:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.14:42:20::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.14:42:20::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:20::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2020-05-25.14:42:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:20::SCWBDomain::cpu_cortexa9_v2_8/src'

TRACE::2020-05-25.14:42:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.14:42:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.14:42:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.14:42:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:20::SCWBDomain::/ddrps_v1_0/src'

TRACE::2020-05-25.14:42:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:20::SCWBDomain::ddrps_v1_0/src'

TRACE::2020-05-25.14:42:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.14:42:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:20::SCWBDomain::/devcfg_v3_5/src'

TRACE::2020-05-25.14:42:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:20::SCWBDomain::devcfg_v3_5/src'

TRACE::2020-05-25.14:42:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.14:42:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.14:42:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.14:42:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:20::SCWBDomain::/dmaps_v2_5/src'

TRACE::2020-05-25.14:42:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:20::SCWBDomain::dmaps_v2_5/src'

TRACE::2020-05-25.14:42:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.14:42:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:20::SCWBDomain::/gpiops_v3_6/src'

TRACE::2020-05-25.14:42:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:20::SCWBDomain::gpiops_v3_6/src'

TRACE::2020-05-25.14:42:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.14:42:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:20::SCWBDomain::/iicps_v3_10/src'

TRACE::2020-05-25.14:42:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:20::SCWBDomain::iicps_v3_10/src'

TRACE::2020-05-25.14:42:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/IP_ROT_ENC_v1_0/src"

TRACE::2020-05-25.14:42:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/IP_ROT_ENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-25.14:42:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-25.14:42:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:20::SCWBDomain::/IP_ROT_ENC_v1_0/src'

TRACE::2020-05-25.14:42:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:20::SCWBDomain::IP_ROT_ENC_v1_0/src'

TRACE::2020-05-25.14:42:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.14:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:21::SCWBDomain::/qspips_v3_6/src'

TRACE::2020-05-25.14:42:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:21::SCWBDomain::qspips_v3_6/src'

TRACE::2020-05-25.14:42:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.14:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:21::SCWBDomain::/scugic_v4_1/src'

TRACE::2020-05-25.14:42:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:21::SCWBDomain::scugic_v4_1/src'

TRACE::2020-05-25.14:42:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.14:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-25.14:42:21::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-25.14:42:21::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:21::SCWBDomain::/scutimer_v2_1/src'

TRACE::2020-05-25.14:42:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:21::SCWBDomain::scutimer_v2_1/src'

TRACE::2020-05-25.14:42:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.14:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:21::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2020-05-25.14:42:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:21::SCWBDomain::scuwdt_v2_1/src'

TRACE::2020-05-25.14:42:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.14:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-25.14:42:21::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-25.14:42:21::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:21::SCWBDomain::/sdps_v3_8/src'

TRACE::2020-05-25.14:42:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:21::SCWBDomain::sdps_v3_8/src'

TRACE::2020-05-25.14:42:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.14:42:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-25.14:42:21::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-25.14:42:21::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:21::SCWBDomain::/standalone_v7_1/src'

TRACE::2020-05-25.14:42:21::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:21::SCWBDomain::/standalone_v7_1/src/profile'

TRACE::2020-05-25.14:42:21::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:22::SCWBDomain::standalone_v7_1/src/profile'

TRACE::2020-05-25.14:42:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:22::SCWBDomain::standalone_v7_1/src'

TRACE::2020-05-25.14:42:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.14:42:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:22::SCWBDomain::/uartps_v3_8/src'

TRACE::2020-05-25.14:42:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:22::SCWBDomain::uartps_v3_8/src'

TRACE::2020-05-25.14:42:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.14:42:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.14:42:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.14:42:22::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:22::SCWBDomain::/usbps_v2_4/src'

TRACE::2020-05-25.14:42:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:22::SCWBDomain::usbps_v2_4/src'

TRACE::2020-05-25.14:42:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.14:42:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:22::SCWBDomain::/xadcps_v2_3/src'

TRACE::2020-05-25.14:42:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:22::SCWBDomain::xadcps_v2_3/src'

TRACE::2020-05-25.14:42:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-05-25.14:42:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:22::SCWBDomain::/xilffs_v4_2/src'

TRACE::2020-05-25.14:42:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:22::SCWBDomain::xilffs_v4_2/src'

TRACE::2020-05-25.14:42:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-05-25.14:42:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:22::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2020-05-25.14:42:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:22::SCWBDomain::xilrsa_v1_5/src'

TRACE::2020-05-25.14:42:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.14:42:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.14:42:22::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.14:42:22::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:22::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2020-05-25.14:42:22::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-05-25.14:42:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:22::SCWBDomain::coresightps_dcc_v1_6/src'

TRACE::2020-05-25.14:42:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.14:42:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-25.14:42:22::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-25.14:42:23::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:23::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2020-05-25.14:42:23::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-05-25.14:42:23::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:23::SCWBDomain::cpu_cortexa9_v2_8/src'

TRACE::2020-05-25.14:42:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.14:42:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.14:42:23::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.14:42:23::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:23::SCWBDomain::/ddrps_v1_0/src'

TRACE::2020-05-25.14:42:23::SCWBDomain::"Compiling ddrps"

TRACE::2020-05-25.14:42:23::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:23::SCWBDomain::ddrps_v1_0/src'

TRACE::2020-05-25.14:42:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.14:42:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:42:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:42:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:42:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:23::SCWBDomain::/devcfg_v3_5/src'

TRACE::2020-05-25.14:42:23::SCWBDomain::"Compiling devcfg"

TRACE::2020-05-25.14:42:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:24::SCWBDomain::devcfg_v3_5/src'

TRACE::2020-05-25.14:42:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.14:42:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.14:42:24::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.14:42:24::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:24::SCWBDomain::/dmaps_v2_5/src'

TRACE::2020-05-25.14:42:24::SCWBDomain::"Compiling dmaps"

TRACE::2020-05-25.14:42:26::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:26::SCWBDomain::dmaps_v2_5/src'

TRACE::2020-05-25.14:42:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.14:42:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:42:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:42:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:42:26::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:26::SCWBDomain::/gpiops_v3_6/src'

TRACE::2020-05-25.14:42:26::SCWBDomain::"Compiling gpiops"

TRACE::2020-05-25.14:42:28::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:28::SCWBDomain::gpiops_v3_6/src'

TRACE::2020-05-25.14:42:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.14:42:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:42:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:42:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:42:28::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:28::SCWBDomain::/iicps_v3_10/src'

TRACE::2020-05-25.14:42:28::SCWBDomain::"Compiling iicps"

TRACE::2020-05-25.14:42:30::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:30::SCWBDomain::iicps_v3_10/src'

TRACE::2020-05-25.14:42:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/IP_ROT_ENC_v1_0/src"

TRACE::2020-05-25.14:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/IP_ROT_ENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-25.14:42:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-25.14:42:31::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:31::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:31::SCWBDomain::/IP_ROT_ENC_v1_0/src'

TRACE::2020-05-25.14:42:31::SCWBDomain::"Compiling IP_ROT_ENC..."

TRACE::2020-05-25.14:42:31::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:31::SCWBDomain::/IP_ROT_ENC_v1_0/src'

TRACE::2020-05-25.14:42:31::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:31::SCWBDomain::IP_ROT_ENC_v1_0/src'

TRACE::2020-05-25.14:42:31::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:31::SCWBDomain::IP_ROT_ENC_v1_0/src'

TRACE::2020-05-25.14:42:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.14:42:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:42:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:42:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:42:31::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:31::SCWBDomain::/qspips_v3_6/src'

TRACE::2020-05-25.14:42:31::SCWBDomain::"Compiling qspips"

TRACE::2020-05-25.14:42:33::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:33::SCWBDomain::qspips_v3_6/src'

TRACE::2020-05-25.14:42:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.14:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:42:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:42:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:42:33::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:33::SCWBDomain::/scugic_v4_1/src'

TRACE::2020-05-25.14:42:33::SCWBDomain::"Compiling scugic"

TRACE::2020-05-25.14:42:35::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:35::SCWBDomain::scugic_v4_1/src'

TRACE::2020-05-25.14:42:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.14:42:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.14:42:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.14:42:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:35::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:35::SCWBDomain::/scutimer_v2_1/src'

TRACE::2020-05-25.14:42:35::SCWBDomain::"Compiling scutimer"

TRACE::2020-05-25.14:42:36::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:36::SCWBDomain::scutimer_v2_1/src'

TRACE::2020-05-25.14:42:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.14:42:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:42:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:42:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:42:36::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:36::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2020-05-25.14:42:36::SCWBDomain::"Compiling scuwdt"

TRACE::2020-05-25.14:42:37::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:37::SCWBDomain::scuwdt_v2_1/src'

TRACE::2020-05-25.14:42:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.14:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-05-25.14:42:37::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-05-25.14:42:37::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-05-25.14:42:37::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:37::SCWBDomain::/sdps_v3_8/src'

TRACE::2020-05-25.14:42:37::SCWBDomain::"Compiling sdps"

TRACE::2020-05-25.14:42:39::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:39::SCWBDomain::sdps_v3_8/src'

TRACE::2020-05-25.14:42:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.14:42:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-25.14:42:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-25.14:42:39::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:39::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:39::SCWBDomain::/standalone_v7_1/src'

TRACE::2020-05-25.14:42:39::SCWBDomain::"Compiling standalone"

TRACE::2020-05-25.14:42:47::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:47::SCWBDomain::standalone_v7_1/src'

TRACE::2020-05-25.14:42:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.14:42:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:42:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:42:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:42:47::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:47::SCWBDomain::/uartps_v3_8/src'

TRACE::2020-05-25.14:42:47::SCWBDomain::"Compiling uartps"

TRACE::2020-05-25.14:42:49::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:49::SCWBDomain::uartps_v3_8/src'

TRACE::2020-05-25.14:42:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.14:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.14:42:49::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.14:42:49::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:49::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:49::SCWBDomain::/usbps_v2_4/src'

TRACE::2020-05-25.14:42:49::SCWBDomain::"Compiling usbps"

TRACE::2020-05-25.14:42:51::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:51::SCWBDomain::usbps_v2_4/src'

TRACE::2020-05-25.14:42:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.14:42:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:42:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:42:51::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:42:51::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:51::SCWBDomain::/xadcps_v2_3/src'

TRACE::2020-05-25.14:42:51::SCWBDomain::"Compiling xadcps"

TRACE::2020-05-25.14:42:53::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:53::SCWBDomain::xadcps_v2_3/src'

TRACE::2020-05-25.14:42:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-05-25.14:42:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:42:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:42:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:42:53::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:53::SCWBDomain::/xilffs_v4_2/src'

TRACE::2020-05-25.14:42:53::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-05-25.14:42:53::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:53::SCWBDomain::xilffs_v4_2/src'

TRACE::2020-05-25.14:42:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-05-25.14:42:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:42:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:42:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.14:42:54::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.14:42:54::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2020-05-25.14:42:54::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-05-25.14:42:54::SCWBDomain::xilrsa_v1_5/src'

TRACE::2020-05-25.14:42:54::SCWBDomain::'Finished building libraries'

TRACE::2020-05-25.14:42:54::SCWBDomain::make[1]: Leaving directory 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-05-25.14:42:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-25.14:42:54::SCWBDomain::include -I.

TRACE::2020-05-25.14:42:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-25.14:42:54::SCWBDomain::9_0/include -I.

TRACE::2020-05-25.14:42:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-05-25.14:42:54::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-05-25.14:42:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-25.14:42:54::SCWBDomain::0/include -I.

TRACE::2020-05-25.14:42:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-05-25.14:42:54::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-05-25.14:42:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-25.14:42:55::SCWBDomain::9_0/include -I.

TRACE::2020-05-25.14:42:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-25.14:42:55::SCWBDomain::0/include -I.

TRACE::2020-05-25.14:42:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-25.14:42:55::SCWBDomain::0/include -I.

TRACE::2020-05-25.14:42:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-25.14:42:55::SCWBDomain::9_0/include -I.

TRACE::2020-05-25.14:42:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-05-25.14:42:55::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-05-25.14:42:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-25.14:42:56::SCWBDomain::9_0/include -I.

TRACE::2020-05-25.14:42:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-05-25.14:42:56::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-05-25.14:42:56::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-05-25.14:42:56::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-25.14:42:56::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-05-25.14:42:56::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2020-05-25.14:42:56::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-05-25.14:42:56::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-25.14:42:56::SCWSystem::Not a boot domain 
LOG::2020-05-25.14:42:56::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-25.14:42:56::SCWDomain::Generating domain artifcats
TRACE::2020-05-25.14:42:56::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-25.14:42:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/sw/EX_1_ROT_ENC/qemu/
TRACE::2020-05-25.14:42:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/sw/EX_1_ROT_ENC/standalone_domain/qemu/
TRACE::2020-05-25.14:42:56::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-25.14:42:56::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:42:56::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:42:56::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:42:56::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:42:56::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:42:56::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:42:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:42:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:42:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:42:56::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:42:56::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:42:56::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:42:56::SCWMssOS::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-25.14:42:56::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:42:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-25.14:42:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-25.14:42:56::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-25.14:42:56::SCWMssOS::doing bsp build ... 
TRACE::2020-05-25.14:42:56::SCWMssOS::System Command Ran  C: & cd  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-05-25.14:42:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.14:42:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-05-25.14:42:56::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-05-25.14:42:56::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.14:42:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.14:42:56::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.14:42:56::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.14:42:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.14:42:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.14:42:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.14:42:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.14:42:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.14:42:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.14:42:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.14:42:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.14:42:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/IP_ROT_ENC_v1_0/src"

TRACE::2020-05-25.14:42:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/IP_ROT_ENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-25.14:42:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-25.14:42:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.14:42:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.14:42:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.14:42:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-25.14:42:57::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-25.14:42:57::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.14:42:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.14:42:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-25.14:42:58::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-25.14:42:58::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.14:42:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-25.14:42:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-25.14:42:58::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.14:42:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.14:42:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.14:42:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.14:42:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.14:42:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.14:42:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.14:42:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.14:42:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.14:42:59::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.14:42:59::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:59::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-05-25.14:42:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.14:42:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-25.14:42:59::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-25.14:42:59::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:59::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-05-25.14:42:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.14:42:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.14:42:59::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.14:42:59::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-25.14:42:59::SCWMssOS::"Compiling ddrps"

TRACE::2020-05-25.14:42:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.14:42:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:42:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:42:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.14:42:59::SCWMssOS::"Compiling devcfg"

TRACE::2020-05-25.14:43:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.14:43:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.14:43:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.14:43:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-25.14:43:01::SCWMssOS::"Compiling dmaps"

TRACE::2020-05-25.14:43:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.14:43:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:43:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:43:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.14:43:03::SCWMssOS::"Compiling gpiops"

TRACE::2020-05-25.14:43:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.14:43:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:43:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:43:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.14:43:05::SCWMssOS::"Compiling iicps"

TRACE::2020-05-25.14:43:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/IP_ROT_ENC_v1_0/src"

TRACE::2020-05-25.14:43:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/IP_ROT_ENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-25.14:43:08::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-25.14:43:08::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:43:08::SCWMssOS::"Compiling IP_ROT_ENC..."

TRACE::2020-05-25.14:43:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.14:43:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:43:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:43:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.14:43:09::SCWMssOS::"Compiling qspips"

TRACE::2020-05-25.14:43:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.14:43:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:43:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:43:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.14:43:11::SCWMssOS::"Compiling scugic"

TRACE::2020-05-25.14:43:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.14:43:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.14:43:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.14:43:13::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:43:13::SCWMssOS::"Compiling scutimer"

TRACE::2020-05-25.14:43:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.14:43:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:43:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:43:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.14:43:14::SCWMssOS::"Compiling scuwdt"

TRACE::2020-05-25.14:43:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.14:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-05-25.14:43:15::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-05-25.14:43:15::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-05-25.14:43:15::SCWMssOS::"Compiling sdps"

TRACE::2020-05-25.14:43:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.14:43:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-25.14:43:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-25.14:43:18::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-25.14:43:18::SCWMssOS::"Compiling standalone"

TRACE::2020-05-25.14:43:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.14:43:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:43:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:43:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.14:43:27::SCWMssOS::"Compiling uartps"

TRACE::2020-05-25.14:43:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.14:43:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.14:43:29::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.14:43:29::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-25.14:43:29::SCWMssOS::"Compiling usbps"

TRACE::2020-05-25.14:43:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.14:43:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.14:43:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.14:43:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.14:43:31::SCWMssOS::"Compiling xadcps"

TRACE::2020-05-25.14:43:33::SCWMssOS::'Finished building libraries'

TRACE::2020-05-25.14:43:34::SCWMssOS::Copying to export directory.
TRACE::2020-05-25.14:43:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-25.14:43:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-25.14:43:34::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-25.14:43:34::SCWSystem::Completed Processing the sysconfig EX_1_ROT_ENC
LOG::2020-05-25.14:43:34::SCWPlatform::Completed generating the artifacts for system configuration EX_1_ROT_ENC
TRACE::2020-05-25.14:43:34::SCWPlatform::Started preparing the platform 
TRACE::2020-05-25.14:43:34::SCWSystem::Writing the bif file for system config EX_1_ROT_ENC
TRACE::2020-05-25.14:43:34::SCWSystem::dir created 
TRACE::2020-05-25.14:43:34::SCWSystem::Writing the bif 
TRACE::2020-05-25.14:43:34::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-25.14:43:34::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-25.14:43:34::SCWPlatform::Completed generating the platform
TRACE::2020-05-25.14:43:34::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:43:34::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:43:34::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:43:34::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:43:34::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:43:34::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:43:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:43:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:43:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:43:34::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:43:34::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:43:34::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.14:43:34::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:43:34::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:43:34::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:43:34::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:43:34::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:43:34::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:43:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:43:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:43:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:43:34::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:43:34::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:43:34::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:43:34::SCWWriter::formatted JSON is {
	"platformName":	"EX_1_ROT_ENC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_1_ROT_ENC",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_1_ROT_ENC",
	"systems":	[{
			"systemName":	"EX_1_ROT_ENC",
			"systemDesc":	"EX_1_ROT_ENC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_1_ROT_ENC",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"65798b7f3901761ba5cdf4afafb9d88a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e3112d3ec84e7309ff3cab6882fa828b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-25.14:43:34::SCWPlatform::updated the xpfm file.
TRACE::2020-05-25.14:43:38::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:43:38::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:43:38::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:43:38::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw
TRACE::2020-05-25.14:43:38::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/hw/design_1_wrapper.xsa
TRACE::2020-05-25.14:43:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.14:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.14:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.14:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.14:43:38::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.14:43:38::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.14:43:38::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
