Basic verilog syntax -> how to make register, how to do data-flow and behavior modelling at the same time
