Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Opto2/Dropbox/Curso_de_Extensao_VHDL/Aulas/Aula 10/Material_aula10/SOMADOR_FLOAT/PIPELINED_FLOAT_ADDER_TB_isim_beh.exe -prj C:/Users/Opto2/Dropbox/Curso_de_Extensao_VHDL/Aulas/Aula 10/Material_aula10/SOMADOR_FLOAT/PIPELINED_FLOAT_ADDER_TB_beh.prj work.PIPELINED_FLOAT_ADDER_TB 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso_de_Extensao_VHDL/Aulas/Aula 10/Material_aula10/SOMADOR_FLOAT/ONE_BIT_FULL_ADDER.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso_de_Extensao_VHDL/Aulas/Aula 10/Material_aula10/SOMADOR_FLOAT/PIPELINED_ALIGNER_POSITION_CHAIN.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso_de_Extensao_VHDL/Aulas/Aula 10/Material_aula10/SOMADOR_FLOAT/EIGHT_BIT_FULL_ADDER.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso_de_Extensao_VHDL/Aulas/Aula 10/Material_aula10/SOMADOR_FLOAT/PRE_ALIGNER.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso_de_Extensao_VHDL/Aulas/Aula 10/Material_aula10/SOMADOR_FLOAT/PIPELINED_ALIGNER_POSITION_SELECTOR.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso_de_Extensao_VHDL/Aulas/Aula 10/Material_aula10/SOMADOR_FLOAT/PIPELINED_MANTISSA_ALIGNER_TM.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso_de_Extensao_VHDL/Aulas/Aula 10/Material_aula10/SOMADOR_FLOAT/PIPELINED_FLOAT_ADDER_SYNC.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso_de_Extensao_VHDL/Aulas/Aula 10/Material_aula10/SOMADOR_FLOAT/PIPELINED_ALIGNER_TM.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso_de_Extensao_VHDL/Aulas/Aula 10/Material_aula10/SOMADOR_FLOAT/FULL_ADDER_24.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso_de_Extensao_VHDL/Aulas/Aula 10/Material_aula10/SOMADOR_FLOAT/PIPELINED_FLOAT_ADDER_TM.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso_de_Extensao_VHDL/Aulas/Aula 10/Material_aula10/SOMADOR_FLOAT/PIPELINED_FLOAT_ADDER_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity PIPELINED_FLOAT_ADDER_SYNC [pipelined_float_adder_sync_defau...]
Compiling architecture behavioral of entity ONEBIT_FULL_ADDER [onebit_full_adder_default]
Compiling architecture behavioral of entity EIGHT_BIT_FULL_ADDER [\EIGHT_BIT_FULL_ADDER(9)\]
Compiling architecture behavioral of entity PRE_ALIGNER [pre_aligner_default]
Compiling architecture behavioral of entity PIPELINED_MANTISSA_ALIGNER_TM [pipelined_mantissa_aligner_tm_de...]
Compiling architecture behavioral of entity FULL_ADDER_24 [full_adder_24_default]
Compiling architecture behavioral of entity PIPELINED_ALIGNER_POSITION_CHAIN [pipelined_aligner_position_chain...]
Compiling architecture behavioral of entity PIPELINED_ALIGNER_POSITION_SELECTOR [pipelined_aligner_position_selec...]
Compiling architecture behavioral of entity PIPELINED_ALIGNER_TM [pipelined_aligner_tm_default]
Compiling architecture behavioral of entity PIPELINED_FLOAT_ADDER_TM [pipelined_float_adder_tm_default]
Compiling architecture behavior of entity pipelined_float_adder_tb
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable C:/Users/Opto2/Dropbox/Curso_de_Extensao_VHDL/Aulas/Aula 10/Material_aula10/SOMADOR_FLOAT/PIPELINED_FLOAT_ADDER_TB_isim_beh.exe
Fuse Memory Usage: 34860 KB
Fuse CPU Usage: 984 ms
