Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Jan 18 09:04:06 2026
| Host         : AK227-12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file compressor_top_timing_summary_routed.rpt -pb compressor_top_timing_summary_routed.pb -rpx compressor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : compressor_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                Violations  
---------  --------  -----------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay              19          
ULMTCS-2   Warning   Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.927        0.000                      0                34440        0.028        0.000                      0                34440        4.500        0.000                       0                 17240  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.927        0.000                      0                34440        0.028        0.000                      0                34440        4.500        0.000                       0                 17240  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 storage/compmem_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[649][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 0.732ns (8.570%)  route 7.809ns (91.430%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.543     5.064    storage/clk_IBUF_BUFG
    SLICE_X40Y81         FDCE                                         r  storage/compmem_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.520 f  storage/compmem_counter_reg[4]/Q
                         net (fo=185, routed)         3.949     9.469    storage/out[3]
    SLICE_X6Y33          LUT6 (Prop_lut6_I2_O)        0.124     9.593 r  storage/compressedstorage[777][7]_i_2/O
                         net (fo=10, routed)          3.345    12.938    storage/compressedstorage[777][7]_i_2_n_0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.152    13.090 r  storage/compressedstorage[649][7]_i_1/O
                         net (fo=8, routed)           0.515    13.605    storage/compressedstorage[649][7]_i_1_n_0
    SLICE_X57Y6          FDRE                                         r  storage/compressedstorage_reg[649][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.453    14.794    storage/clk_IBUF_BUFG
    SLICE_X57Y6          FDRE                                         r  storage/compressedstorage_reg[649][0]/C
                         clock pessimism              0.180    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X57Y6          FDRE (Setup_fdre_C_CE)      -0.407    14.532    storage/compressedstorage_reg[649][0]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -13.605    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 storage/compmem_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[649][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 0.732ns (8.570%)  route 7.809ns (91.430%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.543     5.064    storage/clk_IBUF_BUFG
    SLICE_X40Y81         FDCE                                         r  storage/compmem_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.520 f  storage/compmem_counter_reg[4]/Q
                         net (fo=185, routed)         3.949     9.469    storage/out[3]
    SLICE_X6Y33          LUT6 (Prop_lut6_I2_O)        0.124     9.593 r  storage/compressedstorage[777][7]_i_2/O
                         net (fo=10, routed)          3.345    12.938    storage/compressedstorage[777][7]_i_2_n_0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.152    13.090 r  storage/compressedstorage[649][7]_i_1/O
                         net (fo=8, routed)           0.515    13.605    storage/compressedstorage[649][7]_i_1_n_0
    SLICE_X57Y6          FDRE                                         r  storage/compressedstorage_reg[649][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.453    14.794    storage/clk_IBUF_BUFG
    SLICE_X57Y6          FDRE                                         r  storage/compressedstorage_reg[649][2]/C
                         clock pessimism              0.180    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X57Y6          FDRE (Setup_fdre_C_CE)      -0.407    14.532    storage/compressedstorage_reg[649][2]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -13.605    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 storage/compmem_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[649][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 0.732ns (8.570%)  route 7.809ns (91.430%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.543     5.064    storage/clk_IBUF_BUFG
    SLICE_X40Y81         FDCE                                         r  storage/compmem_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.520 f  storage/compmem_counter_reg[4]/Q
                         net (fo=185, routed)         3.949     9.469    storage/out[3]
    SLICE_X6Y33          LUT6 (Prop_lut6_I2_O)        0.124     9.593 r  storage/compressedstorage[777][7]_i_2/O
                         net (fo=10, routed)          3.345    12.938    storage/compressedstorage[777][7]_i_2_n_0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.152    13.090 r  storage/compressedstorage[649][7]_i_1/O
                         net (fo=8, routed)           0.515    13.605    storage/compressedstorage[649][7]_i_1_n_0
    SLICE_X57Y6          FDRE                                         r  storage/compressedstorage_reg[649][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.453    14.794    storage/clk_IBUF_BUFG
    SLICE_X57Y6          FDRE                                         r  storage/compressedstorage_reg[649][7]/C
                         clock pessimism              0.180    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X57Y6          FDRE (Setup_fdre_C_CE)      -0.407    14.532    storage/compressedstorage_reg[649][7]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -13.605    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 storage/compmem_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[134][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.525ns  (logic 0.730ns (8.563%)  route 7.795ns (91.437%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.543     5.064    storage/clk_IBUF_BUFG
    SLICE_X40Y81         FDCE                                         r  storage/compmem_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.520 f  storage/compmem_counter_reg[4]/Q
                         net (fo=185, routed)         3.878     9.398    storage/out[3]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  storage/compressedstorage[838][7]_i_2/O
                         net (fo=11, routed)          3.106    12.628    storage/compressedstorage[838][7]_i_2_n_0
    SLICE_X42Y3          LUT2 (Prop_lut2_I0_O)        0.150    12.778 r  storage/compressedstorage[134][7]_i_1/O
                         net (fo=8, routed)           0.811    13.589    storage/compressedstorage[134][7]_i_1_n_0
    SLICE_X50Y1          FDRE                                         r  storage/compressedstorage_reg[134][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.453    14.794    storage/clk_IBUF_BUFG
    SLICE_X50Y1          FDRE                                         r  storage/compressedstorage_reg[134][7]/C
                         clock pessimism              0.180    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X50Y1          FDRE (Setup_fdre_C_CE)      -0.373    14.566    storage/compressedstorage_reg[134][7]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -13.589    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 storage/compmem_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[137][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 0.732ns (8.667%)  route 7.713ns (91.333%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.543     5.064    storage/clk_IBUF_BUFG
    SLICE_X40Y81         FDCE                                         r  storage/compmem_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.520 f  storage/compmem_counter_reg[4]/Q
                         net (fo=185, routed)         3.949     9.469    storage/out[3]
    SLICE_X6Y33          LUT6 (Prop_lut6_I2_O)        0.124     9.593 r  storage/compressedstorage[777][7]_i_2/O
                         net (fo=10, routed)          3.113    12.706    storage/compressedstorage[777][7]_i_2_n_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I0_O)        0.152    12.858 r  storage/compressedstorage[137][7]_i_1/O
                         net (fo=8, routed)           0.651    13.509    storage/compressedstorage[137][7]_i_1_n_0
    SLICE_X48Y1          FDRE                                         r  storage/compressedstorage_reg[137][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.452    14.793    storage/clk_IBUF_BUFG
    SLICE_X48Y1          FDRE                                         r  storage/compressedstorage_reg[137][7]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X48Y1          FDRE (Setup_fdre_C_CE)      -0.407    14.531    storage/compressedstorage_reg[137][7]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -13.509    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 storage/compmem_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[134][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 0.730ns (8.710%)  route 7.652ns (91.290%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.543     5.064    storage/clk_IBUF_BUFG
    SLICE_X40Y81         FDCE                                         r  storage/compmem_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.520 f  storage/compmem_counter_reg[4]/Q
                         net (fo=185, routed)         3.878     9.398    storage/out[3]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  storage/compressedstorage[838][7]_i_2/O
                         net (fo=11, routed)          3.106    12.628    storage/compressedstorage[838][7]_i_2_n_0
    SLICE_X42Y3          LUT2 (Prop_lut2_I0_O)        0.150    12.778 r  storage/compressedstorage[134][7]_i_1/O
                         net (fo=8, routed)           0.668    13.445    storage/compressedstorage[134][7]_i_1_n_0
    SLICE_X41Y2          FDRE                                         r  storage/compressedstorage_reg[134][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.448    14.789    storage/clk_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  storage/compressedstorage_reg[134][4]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X41Y2          FDRE (Setup_fdre_C_CE)      -0.409    14.525    storage/compressedstorage_reg[134][4]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -13.445    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 storage/compmem_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[649][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 0.732ns (8.748%)  route 7.636ns (91.252%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.543     5.064    storage/clk_IBUF_BUFG
    SLICE_X40Y81         FDCE                                         r  storage/compmem_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.520 f  storage/compmem_counter_reg[4]/Q
                         net (fo=185, routed)         3.949     9.469    storage/out[3]
    SLICE_X6Y33          LUT6 (Prop_lut6_I2_O)        0.124     9.593 r  storage/compressedstorage[777][7]_i_2/O
                         net (fo=10, routed)          3.345    12.938    storage/compressedstorage[777][7]_i_2_n_0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.152    13.090 r  storage/compressedstorage[649][7]_i_1/O
                         net (fo=8, routed)           0.342    13.432    storage/compressedstorage[649][7]_i_1_n_0
    SLICE_X51Y6          FDRE                                         r  storage/compressedstorage_reg[649][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.452    14.793    storage/clk_IBUF_BUFG
    SLICE_X51Y6          FDRE                                         r  storage/compressedstorage_reg[649][1]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X51Y6          FDRE (Setup_fdre_C_CE)      -0.407    14.531    storage/compressedstorage_reg[649][1]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -13.432    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 storage/compmem_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[649][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 0.732ns (8.748%)  route 7.636ns (91.252%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.543     5.064    storage/clk_IBUF_BUFG
    SLICE_X40Y81         FDCE                                         r  storage/compmem_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.520 f  storage/compmem_counter_reg[4]/Q
                         net (fo=185, routed)         3.949     9.469    storage/out[3]
    SLICE_X6Y33          LUT6 (Prop_lut6_I2_O)        0.124     9.593 r  storage/compressedstorage[777][7]_i_2/O
                         net (fo=10, routed)          3.345    12.938    storage/compressedstorage[777][7]_i_2_n_0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.152    13.090 r  storage/compressedstorage[649][7]_i_1/O
                         net (fo=8, routed)           0.342    13.432    storage/compressedstorage[649][7]_i_1_n_0
    SLICE_X51Y6          FDRE                                         r  storage/compressedstorage_reg[649][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.452    14.793    storage/clk_IBUF_BUFG
    SLICE_X51Y6          FDRE                                         r  storage/compressedstorage_reg[649][3]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X51Y6          FDRE (Setup_fdre_C_CE)      -0.407    14.531    storage/compressedstorage_reg[649][3]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -13.432    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 storage/compmem_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[649][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 0.732ns (8.748%)  route 7.636ns (91.252%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.543     5.064    storage/clk_IBUF_BUFG
    SLICE_X40Y81         FDCE                                         r  storage/compmem_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.520 f  storage/compmem_counter_reg[4]/Q
                         net (fo=185, routed)         3.949     9.469    storage/out[3]
    SLICE_X6Y33          LUT6 (Prop_lut6_I2_O)        0.124     9.593 r  storage/compressedstorage[777][7]_i_2/O
                         net (fo=10, routed)          3.345    12.938    storage/compressedstorage[777][7]_i_2_n_0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.152    13.090 r  storage/compressedstorage[649][7]_i_1/O
                         net (fo=8, routed)           0.342    13.432    storage/compressedstorage[649][7]_i_1_n_0
    SLICE_X51Y6          FDRE                                         r  storage/compressedstorage_reg[649][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.452    14.793    storage/clk_IBUF_BUFG
    SLICE_X51Y6          FDRE                                         r  storage/compressedstorage_reg[649][4]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X51Y6          FDRE (Setup_fdre_C_CE)      -0.407    14.531    storage/compressedstorage_reg[649][4]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -13.432    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 storage/compmem_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[649][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 0.732ns (8.748%)  route 7.636ns (91.252%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.543     5.064    storage/clk_IBUF_BUFG
    SLICE_X40Y81         FDCE                                         r  storage/compmem_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.456     5.520 f  storage/compmem_counter_reg[4]/Q
                         net (fo=185, routed)         3.949     9.469    storage/out[3]
    SLICE_X6Y33          LUT6 (Prop_lut6_I2_O)        0.124     9.593 r  storage/compressedstorage[777][7]_i_2/O
                         net (fo=10, routed)          3.345    12.938    storage/compressedstorage[777][7]_i_2_n_0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.152    13.090 r  storage/compressedstorage[649][7]_i_1/O
                         net (fo=8, routed)           0.342    13.432    storage/compressedstorage[649][7]_i_1_n_0
    SLICE_X51Y6          FDRE                                         r  storage/compressedstorage_reg[649][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       1.452    14.793    storage/clk_IBUF_BUFG
    SLICE_X51Y6          FDRE                                         r  storage/compressedstorage_reg[649][5]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X51Y6          FDRE (Setup_fdre_C_CE)      -0.407    14.531    storage/compressedstorage_reg[649][5]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -13.432    
  -------------------------------------------------------------------
                         slack                                  1.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 storage/bit_buf_reg[6]_rep__14/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[994][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.430%)  route 0.226ns (61.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.567     1.450    storage/clk_IBUF_BUFG
    SLICE_X48Y49         FDCE                                         r  storage/bit_buf_reg[6]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  storage/bit_buf_reg[6]_rep__14/Q
                         net (fo=64, routed)          0.226     1.817    storage/bit_buf_reg[6]_rep__14_n_0
    SLICE_X49Y50         FDRE                                         r  storage/compressedstorage_reg[994][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.834     1.962    storage/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  storage/compressedstorage_reg[994][6]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.071     1.789    storage/compressedstorage_reg[994][6]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 storage/bit_buf_reg[7]_rep__16/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[841][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.605%)  route 0.234ns (62.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.562     1.445    storage/clk_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  storage/bit_buf_reg[7]_rep__16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  storage/bit_buf_reg[7]_rep__16/Q
                         net (fo=64, routed)          0.234     1.820    storage/bit_buf_reg[7]_rep__16_n_0
    SLICE_X38Y49         FDRE                                         r  storage/compressedstorage_reg[841][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.833     1.960    storage/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  storage/compressedstorage_reg[841][7]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.064     1.780    storage/compressedstorage_reg[841][7]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 storage/bit_buf_reg[0]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[1467][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.314%)  route 0.237ns (62.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.558     1.441    storage/clk_IBUF_BUFG
    SLICE_X35Y89         FDCE                                         r  storage/bit_buf_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  storage/bit_buf_reg[0]_rep__7/Q
                         net (fo=64, routed)          0.237     1.819    storage/bit_buf_reg[0]_rep__7_n_0
    SLICE_X36Y91         FDRE                                         r  storage/compressedstorage_reg[1467][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.828     1.956    storage/clk_IBUF_BUFG
    SLICE_X36Y91         FDRE                                         r  storage/compressedstorage_reg[1467][0]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.070     1.777    storage/compressedstorage_reg[1467][0]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 storage/bit_buf_reg[6]_rep__16/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[851][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.877%)  route 0.263ns (65.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.563     1.446    storage/clk_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         r  storage/bit_buf_reg[6]_rep__16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  storage/bit_buf_reg[6]_rep__16/Q
                         net (fo=64, routed)          0.263     1.850    storage/bit_buf_reg[6]_rep__16_n_0
    SLICE_X35Y43         FDRE                                         r  storage/compressedstorage_reg[851][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.831     1.958    storage/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  storage/compressedstorage_reg[851][6]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.076     1.785    storage/compressedstorage_reg[851][6]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 storage/bit_buf_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[1840][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.573%)  route 0.255ns (64.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.554     1.437    storage/clk_IBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  storage/bit_buf_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  storage/bit_buf_reg[1]_rep__2/Q
                         net (fo=64, routed)          0.255     1.834    storage/bit_buf_reg[1]_rep__2_n_0
    SLICE_X36Y80         FDRE                                         r  storage/compressedstorage_reg[1840][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.819     1.947    storage/clk_IBUF_BUFG
    SLICE_X36Y80         FDRE                                         r  storage/compressedstorage_reg[1840][1]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.070     1.768    storage/compressedstorage_reg[1840][1]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 storage/compmem_counter_reg[9]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compmem_counter_reg[10]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.227ns (49.061%)  route 0.236ns (50.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.554     1.437    storage/clk_IBUF_BUFG
    SLICE_X37Y68         FDCE                                         r  storage/compmem_counter_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  storage/compmem_counter_reg[9]_rep__0/Q
                         net (fo=121, routed)         0.236     1.801    storage/compmem_counter_reg[9]_rep__0_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I4_O)        0.099     1.900 r  storage/compmem_counter[10]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     1.900    storage/compmem_counter[10]_rep__1_i_1_n_0
    SLICE_X34Y63         FDCE                                         r  storage/compmem_counter_reg[10]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.823     1.951    storage/clk_IBUF_BUFG
    SLICE_X34Y63         FDCE                                         r  storage/compmem_counter_reg[10]_rep__1/C
                         clock pessimism             -0.249     1.702    
    SLICE_X34Y63         FDCE (Hold_fdce_C_D)         0.120     1.822    storage/compmem_counter_reg[10]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 storage/bit_buf_reg[1]_rep__16/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[835][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.906%)  route 0.252ns (64.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.563     1.446    storage/clk_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         r  storage/bit_buf_reg[1]_rep__16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  storage/bit_buf_reg[1]_rep__16/Q
                         net (fo=64, routed)          0.252     1.839    storage/bit_buf_reg[1]_rep__16_n_0
    SLICE_X35Y47         FDRE                                         r  storage/compressedstorage_reg[835][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.832     1.959    storage/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  storage/compressedstorage_reg[835][1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.046     1.756    storage/compressedstorage_reg[835][1]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 storage/bit_buf_reg[7]_rep__12/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[1130][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.602%)  route 0.279ns (66.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.559     1.442    storage/clk_IBUF_BUFG
    SLICE_X33Y61         FDCE                                         r  storage/bit_buf_reg[7]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  storage/bit_buf_reg[7]_rep__12/Q
                         net (fo=64, routed)          0.279     1.862    storage/bit_buf_reg[7]_rep__12_n_0
    SLICE_X45Y66         FDRE                                         r  storage/compressedstorage_reg[1130][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.825     1.952    storage/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  storage/compressedstorage_reg[1130][7]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X45Y66         FDRE (Hold_fdre_C_D)         0.075     1.778    storage/compressedstorage_reg[1130][7]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 storage/bit_buf_reg[2]_rep__16/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[886][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.610%)  route 0.291ns (67.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.562     1.445    storage/clk_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  storage/bit_buf_reg[2]_rep__16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  storage/bit_buf_reg[2]_rep__16/Q
                         net (fo=64, routed)          0.291     1.878    storage/bit_buf_reg[2]_rep__16_n_0
    SLICE_X41Y48         FDRE                                         r  storage/compressedstorage_reg[886][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.834     1.961    storage/clk_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  storage/compressedstorage_reg[886][2]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.070     1.787    storage/compressedstorage_reg[886][2]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 storage/bit_buf_reg[7]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/compressedstorage_reg[1358][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.010%)  route 0.381ns (72.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.559     1.442    storage/clk_IBUF_BUFG
    SLICE_X39Y89         FDCE                                         r  storage/bit_buf_reg[7]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  storage/bit_buf_reg[7]_rep__8/Q
                         net (fo=64, routed)          0.381     1.964    storage/bit_buf_reg[7]_rep__8_n_0
    SLICE_X37Y104        FDRE                                         r  storage/compressedstorage_reg[1358][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17239, routed)       0.916     2.044    storage/clk_IBUF_BUFG
    SLICE_X37Y104        FDRE                                         r  storage/compressedstorage_reg[1358][7]/C
                         clock pessimism             -0.249     1.795    
    SLICE_X37Y104        FDRE (Hold_fdre_C_D)         0.070     1.865    storage/compressedstorage_reg[1358][7]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64    btn_readout_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66    btn_readout_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66    btn_readout_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67    btn_readout_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67    btn_readout_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67    btn_readout_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67    btn_readout_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    btn_readout_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    btn_readout_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    btn_readout_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    btn_readout_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    btn_readout_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    btn_readout_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    btn_readout_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    btn_readout_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    btn_readout_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    btn_readout_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    btn_readout_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    btn_readout_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    btn_readout_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64    btn_readout_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    btn_readout_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    btn_readout_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    btn_readout_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    btn_readout_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    btn_readout_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    btn_readout_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    btn_readout_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    btn_readout_counter_reg[13]/C



