# SERDES-Design-of-RX-Decision-Feedback-Equalizer
This project discusses the design of a Decision-Feedback Equalizer for a 12 Gb/s NRZ input & a channel of 14-inch FR4.

*****************
### Key References:

[1] B. Razavi, "The Design of an Equalizer—Part Two [The Analog Mind]," in IEEE Solid-State Circuits Magazine, vol. 14, no. 1, pp. 7-12, winter 2022.

[2] B. Razavi, "The Decision-Feedback Equalizer [A Circuit for All Seasons]," in IEEE Solid-State Circuits Magazine, vol. 9, no. 4, pp. 13-132, Fall 2017.

[3] S. Ibrahim and B. Razavi, “Low-power CMOS equalizer design for 20-Gb/s systems,” IEEE J. Solid-State Circuits, vol. 46, no. 6, pp. 1321–1336, Jun. 2011.

[4] Y. Li and F. Yuan, "Adaptive data-transition decision feedback equalizer for serial links," 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), Boston, MA, USA, 2017.

*****************
For design details, check the report: ([Report: RX DFE](https://github.com/muhammadaldacher/SERDES-Design-of-RX-Decision-Feedback-Equalizer/blob/main/%5BReport%5D%20RX%20DFE.pdf))</br></br>
My project on google drive: ([Drive](https://drive.google.com/drive/folders/1ILROeJkutBS71W40WG0q5eJzDRhLPh1F?usp=drive_link)) <br/>
*****************
