
---------- Begin Simulation Statistics ----------
final_tick                                 1074521200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 163291                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402812                       # Number of bytes of host memory used
host_op_rate                                   283752                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.41                       # Real time elapsed on the host
host_tick_rate                               86568587                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2026814                       # Number of instructions simulated
sim_ops                                       3522025                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001075                       # Number of seconds simulated
sim_ticks                                  1074521200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               427308                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23947                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            457177                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             233332                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          427308                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           193976                       # Number of indirect misses.
system.cpu.branchPred.lookups                  482512                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10906                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12220                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2332062                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1902167                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24045                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     339525                       # Number of branches committed
system.cpu.commit.bw_lim_events                586030                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          876293                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2026814                       # Number of instructions committed
system.cpu.commit.committedOps                3522025                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2296885                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.533392                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.725745                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1150543     50.09%     50.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       168541      7.34%     57.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       165949      7.22%     64.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       225822      9.83%     74.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       586030     25.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2296885                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73320                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9078                       # Number of function calls committed.
system.cpu.commit.int_insts                   3467286                       # Number of committed integer instructions.
system.cpu.commit.loads                        484570                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20303      0.58%      0.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2771845     78.70%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36675      1.04%     80.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2895      0.08%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6210      0.18%     80.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11188      0.32%     80.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12102      0.34%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6511      0.18%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1200      0.03%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          465462     13.22%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         155230      4.41%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19108      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3522025                       # Class of committed instruction
system.cpu.commit.refs                         651869                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2026814                       # Number of Instructions Simulated
system.cpu.committedOps                       3522025                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.325383                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.325383                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8016                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34397                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49464                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4616                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1018193                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4611655                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   287334                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1121019                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24099                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 85777                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      567243                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2093                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      186281                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           171                       # TLB misses on write requests
system.cpu.fetch.Branches                      482512                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    234527                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2189406                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4467                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2788757                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  139                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           696                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48198                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179619                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             322063                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             244238                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.038139                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2536422                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.926904                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931767                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1213759     47.85%     47.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    71363      2.81%     50.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57273      2.26%     52.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74576      2.94%     55.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1119451     44.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2536422                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    120576                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    66330                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    213153200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    213153200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    213153200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    213152800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    213152800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    213152800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8107200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8106800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       571600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       571200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       571200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       571200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4599600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4424000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4462000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4626800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     76811200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     76819200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     76856000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     76770000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1622786000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28579                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   369663                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.507471                       # Inst execution rate
system.cpu.iew.exec_refs                       755224                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     186274                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  696243                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                599118                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                923                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               548                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               196284                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4398263                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                568950                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33932                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4049525                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3264                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8252                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24099                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14462                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           620                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39024                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          261                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114546                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        28984                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             69                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20553                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8026                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5681397                       # num instructions consuming a value
system.cpu.iew.wb_count                       4027723                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567012                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3221418                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.499355                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4034666                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6268751                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3478047                       # number of integer regfile writes
system.cpu.ipc                               0.754499                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.754499                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26492      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3197296     78.30%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   53      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40482      0.99%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4485      0.11%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1228      0.03%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6876      0.17%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15123      0.37%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13901      0.34%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7125      0.17%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2256      0.06%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               554217     13.57%     94.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              175332      4.29%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25138      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13456      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4083460                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   90579                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              182511                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        87076                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             132400                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3966389                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10539419                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3940647                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5142158                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4397149                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4083460                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1114                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          876227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18591                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            382                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1298471                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2536422                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.609929                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.672378                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1161540     45.79%     45.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              166172      6.55%     52.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              292700     11.54%     63.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              332152     13.10%     76.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              583858     23.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2536422                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.520103                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      234642                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           353                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12319                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3717                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               599118                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              196284                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1529079                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2686304                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  835546                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4826395                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              119                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43681                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   335938                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16821                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4414                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11860139                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4537749                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6203138                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1150041                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75035                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24099                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                171515                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1376720                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            156348                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7195259                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19283                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                861                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    198068                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            904                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6109173                       # The number of ROB reads
system.cpu.rob.rob_writes                     9037137                       # The number of ROB writes
system.cpu.timesIdled                            1491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18192                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          419                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37664                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              419                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          626                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            627                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              109                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22443                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1074521200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11972                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1317                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7845                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1309                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1309                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11972                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       934272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       934272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  934272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13281                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13281    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13281                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11109697                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28820203                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1074521200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17423                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4068                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23362                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                865                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2049                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2049                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17423                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7737                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49396                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57133                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       170496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1251584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1422080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10106                       # Total snoops (count)
system.l2bus.snoopTraffic                       84480                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29575                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014505                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119564                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29146     98.55%     98.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                      429      1.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29575                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20169597                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18653254                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3199197                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1074521200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1074521200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       231182                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           231182                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       231182                       # number of overall hits
system.cpu.icache.overall_hits::total          231182                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3344                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3344                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3344                       # number of overall misses
system.cpu.icache.overall_misses::total          3344                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    168518000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    168518000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    168518000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    168518000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       234526                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       234526                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       234526                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       234526                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014259                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014259                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014259                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014259                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50394.138756                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50394.138756                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50394.138756                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50394.138756                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          679                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          679                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          679                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          679                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2665                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2665                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2665                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2665                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    134256800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    134256800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    134256800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    134256800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50377.786116                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50377.786116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50377.786116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50377.786116                       # average overall mshr miss latency
system.cpu.icache.replacements                   2409                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       231182                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          231182                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3344                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3344                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    168518000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    168518000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       234526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       234526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014259                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014259                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50394.138756                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50394.138756                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          679                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          679                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2665                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2665                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    134256800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    134256800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50377.786116                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50377.786116                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1074521200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1074521200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.449593                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              211545                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2409                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.814446                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.449593                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            471717                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           471717                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1074521200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1074521200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1074521200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       659177                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           659177                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       659177                       # number of overall hits
system.cpu.dcache.overall_hits::total          659177                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35171                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35171                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35171                       # number of overall misses
system.cpu.dcache.overall_misses::total         35171                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1707085198                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1707085198                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1707085198                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1707085198                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       694348                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       694348                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       694348                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       694348                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050653                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050653                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050653                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050653                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48536.726223                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48536.726223                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48536.726223                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48536.726223                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29138                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               760                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.339474                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           53                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1775                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2750                       # number of writebacks
system.cpu.dcache.writebacks::total              2750                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22624                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22624                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22624                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22624                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12547                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12547                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12547                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4260                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16807                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    573905598                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    573905598                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    573905598                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    246423119                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    820328717                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018070                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018070                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018070                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024205                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45740.463697                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45740.463697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45740.463697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57845.802582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48808.753317                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15783                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       493963                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          493963                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33081                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33081                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1603828800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1603828800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       527044                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       527044                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062767                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062767                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48481.871769                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48481.871769                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22582                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22582                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474373600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474373600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019921                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019921                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45182.741213                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45182.741213                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165214                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165214                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103256398                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103256398                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       167304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49404.975120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49404.975120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2048                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2048                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     99531998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     99531998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012241                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012241                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48599.608398                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48599.608398                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4260                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4260                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    246423119                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    246423119                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57845.802582                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57845.802582                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1074521200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1074521200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.769775                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              629961                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15783                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.913895                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   744.986467                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   230.783308                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.727526                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.225374                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          203                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          530                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.198242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.801758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1405503                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1405503                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1074521200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             838                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5004                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          837                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6679                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            838                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5004                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          837                       # number of overall hits
system.l2cache.overall_hits::total               6679                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1825                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7542                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3423                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12790                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1825                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7542                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3423                       # number of overall misses
system.l2cache.overall_misses::total            12790                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    123988000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    516506400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    237081717                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    877576117                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    123988000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    516506400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    237081717                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    877576117                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2663                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12546                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4260                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19469                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2663                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12546                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4260                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19469                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.685317                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.601148                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.803521                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656942                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.685317                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.601148                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.803521                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656942                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67938.630137                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68484.009547                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69261.383874                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68614.239015                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67938.630137                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68484.009547                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69261.383874                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68614.239015                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1317                       # number of writebacks
system.l2cache.writebacks::total                 1317                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             22                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           16                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            22                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1825                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7536                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3407                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12768                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1825                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7536                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3407                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          513                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13281                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    109388000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    456043600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    209214536                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    774646136                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    109388000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    456043600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    209214536                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     30957514                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    805603650                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.685317                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.600670                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.799765                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655812                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.685317                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.600670                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.799765                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.682161                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59938.630137                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60515.339703                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61407.260346                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60670.906642                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59938.630137                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60515.339703                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61407.260346                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60346.031189                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60658.357804                       # average overall mshr miss latency
system.l2cache.replacements                      9238                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2751                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2751                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2751                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2751                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          343                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          343                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          513                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          513                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     30957514                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     30957514                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60346.031189                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60346.031189                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          739                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              739                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1310                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1310                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     90882400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     90882400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2049                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2049                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.639336                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.639336                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69375.877863                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69375.877863                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1309                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1309                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80395200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80395200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.638848                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.638848                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61417.265088                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61417.265088                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          838                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4265                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          837                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5940                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1825                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6232                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3423                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11480                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    123988000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425624000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    237081717                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    786693717                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2663                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10497                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4260                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17420                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.685317                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.593693                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.803521                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.659013                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67938.630137                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68296.534018                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69261.383874                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68527.327265                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1825                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6227                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3407                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11459                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    109388000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375648400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    209214536                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    694250936                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.685317                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.593217                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.799765                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657807                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59938.630137                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60325.742733                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61407.260346                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60585.647613                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1074521200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1074521200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3704.041864                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25304                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9238                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.739121                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.070621                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   275.576806                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2340.688849                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   942.603460                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   133.102128                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002947                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.067279                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.571457                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.230128                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032496                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904307                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1177                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2919                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          137                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1023                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1014                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1776                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.287354                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.712646                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               314566                       # Number of tag accesses
system.l2cache.tags.data_accesses              314566                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1074521200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          482304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       218048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        32832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              849984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116800                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116800                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        84288                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            84288                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1825                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7536                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3407                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          513                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13281                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1317                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1317                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          108699577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          448854802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    202925731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     30555004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              791035114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     108699577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         108699577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78442380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78442380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78442380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         108699577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         448854802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    202925731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     30555004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             869477494                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1094868800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                8812488                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403836                       # Number of bytes of host memory used
host_op_rate                                 15281376                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.24                       # Real time elapsed on the host
host_tick_rate                               86374359                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2075214                       # Number of instructions simulated
sim_ops                                       3599674                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000020                       # Number of seconds simulated
sim_ticks                                    20347600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3404                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               533                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3067                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1884                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3404                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1520                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4081                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     532                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          325                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     82369                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    21873                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               533                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       2498                       # Number of branches committed
system.cpu.commit.bw_lim_events                 12658                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           12191                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                48400                       # Number of instructions committed
system.cpu.commit.committedOps                  77649                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        37719                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.058618                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.597772                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         8051     21.34%     21.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        10293     27.29%     48.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3427      9.09%     57.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3290      8.72%     66.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        12658     33.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        37719                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      37947                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  285                       # Number of function calls committed.
system.cpu.commit.int_insts                     49877                       # Number of committed integer instructions.
system.cpu.commit.loads                          5583                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          171      0.22%      0.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            43896     56.53%     56.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     56.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.06%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3593      4.63%     61.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.04%     61.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.03%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3102      3.99%     65.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.07%     65.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           5124      6.60%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.03%     72.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         4868      6.27%     78.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         2147      2.77%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv          790      1.02%     82.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         5115      6.59%     88.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             936      1.21%     90.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2526      3.25%     93.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         4647      5.98%     99.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          550      0.71%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             77649                       # Class of committed instruction
system.cpu.commit.refs                           8659                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       48400                       # Number of Instructions Simulated
system.cpu.committedOps                         77649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.051012                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.051012                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  8970                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  95189                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     6745                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     21886                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    587                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2944                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        6343                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3236                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        4081                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6122                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         32034                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   144                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          59826                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1174                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.080226                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               8511                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2416                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.176080                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              41132                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.423126                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.834871                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    13572     33.00%     33.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1525      3.71%     36.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1940      4.72%     41.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2117      5.15%     46.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    21978     53.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                41132                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     68653                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    34029                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3222400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3222400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3222000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3222400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3222400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3222400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       388400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       388800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       388800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       388400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      2246800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      2238000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      2238400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      2247200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       984400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       990800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       994000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       990800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       33848000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            9737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  578                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     2797                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.652952                       # Inst execution rate
system.cpu.iew.exec_refs                         9578                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3236                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3804                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  6906                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                46                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 3521                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               89841                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  6342                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               815                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 84084                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    587                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    12                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2083                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1323                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          446                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             54                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          401                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            177                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    148535                       # num instructions consuming a value
system.cpu.iew.wb_count                         83774                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.434632                       # average fanout of values written-back
system.cpu.iew.wb_producers                     64558                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.646858                       # insts written-back per cycle
system.cpu.iew.wb_sent                          83929                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    95120                       # number of integer regfile reads
system.cpu.int_regfile_writes                   42364                       # number of integer regfile writes
system.cpu.ipc                               0.951464                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.951464                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               279      0.33%      0.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 48337     56.93%     57.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     57.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    73      0.09%     57.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3854      4.54%     61.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.04%     61.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     61.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.04%     61.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3423      4.03%     66.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   86      0.10%     66.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                5271      6.21%     72.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 61      0.07%     72.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     72.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            5102      6.01%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            2222      2.62%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             826      0.97%     81.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           5400      6.36%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1235      1.45%     89.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2655      3.13%     92.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            5315      6.26%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            693      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  84899                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   40940                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               82160                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        40362                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              48533                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  43680                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             129736                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        43412                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             53553                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      89820                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     84899                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               966                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        16269                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         41132                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.064062                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.504818                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                9749     23.70%     23.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5925     14.40%     38.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                7565     18.39%     56.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                7728     18.79%     75.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               10165     24.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           41132                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.668973                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        6122                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2126                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              369                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 6906                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3521                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   17229                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            50869                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    5028                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 90858                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2742                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     8416                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     40                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    18                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                287519                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  93297                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              108934                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     23063                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    100                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    587                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3692                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    18074                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             75957                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           104826                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            346                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      7663                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       114901                       # The number of ROB reads
system.cpu.rob.rob_writes                      183099                       # The number of ROB writes
system.cpu.timesIdled                              77                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            273                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          110                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           219                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     20347600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                109                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           18                       # Transaction distribution
system.membus.trans_dist::CleanEvict               92                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           109                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         8128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         8128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    8128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               109                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     109    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 109                       # Request fanout histogram
system.membus.reqLayer2.occupancy              116402                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy             231598                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     20347600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 136                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            33                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               213                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            137                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          289                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          120                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     409                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         6144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     9664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               110                       # Total snoops (count)
system.l2bus.snoopTraffic                        1152                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                247                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.020243                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.141116                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      242     97.98%     97.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      2.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  247                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               48000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               121997                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              115200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        20347600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     20347600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         5992                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5992                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5992                       # number of overall hits
system.cpu.icache.overall_hits::total            5992                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          130                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            130                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          130                       # number of overall misses
system.cpu.icache.overall_misses::total           130                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8164400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8164400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8164400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8164400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6122                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6122                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6122                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6122                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021235                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021235                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021235                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021235                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62803.076923                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62803.076923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62803.076923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62803.076923                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           33                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           33                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           97                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           97                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           97                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           97                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6111200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6111200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6111200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6111200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015844                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015844                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015844                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015844                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63002.061856                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63002.061856                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63002.061856                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63002.061856                       # average overall mshr miss latency
system.cpu.icache.replacements                     96                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5992                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5992                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          130                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           130                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8164400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8164400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021235                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021235                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62803.076923                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62803.076923                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           33                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           97                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           97                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6111200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6111200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63002.061856                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63002.061856                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     20347600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     20347600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5749                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                96                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.885417                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             12340                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            12340                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     20347600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     20347600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     20347600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         7251                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             7251                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         7251                       # number of overall hits
system.cpu.dcache.overall_hits::total            7251                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           83                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             83                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           83                       # number of overall misses
system.cpu.dcache.overall_misses::total            83                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3956400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3956400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3956400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3956400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         7334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         7334                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         7334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         7334                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011317                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011317                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011317                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011317                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47667.469880                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47667.469880                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47667.469880                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47667.469880                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           15                       # number of writebacks
system.cpu.dcache.writebacks::total                15                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           47                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           36                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           36                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1722400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1722400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1722400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        88396                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1810796                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004909                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004909                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004909                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005454                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47844.444444                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47844.444444                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47844.444444                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        22099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45269.900000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     40                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         4175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           83                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            83                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3956400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3956400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019493                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019493                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47667.469880                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47667.469880                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           36                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1722400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1722400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47844.444444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47844.444444                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         3076                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3076                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        88396                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        88396                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        22099                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        22099                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     20347600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     20347600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 596                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                40                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.900000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   825.257092                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   198.742908                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.805915                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.194085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          198                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          826                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          515                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.193359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             14708                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            14708                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     20347600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              13                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  27                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             13                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 27                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            86                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            23                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               110                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           86                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           23                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            1                       # number of overall misses
system.l2cache.overall_misses::total              110                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      5903200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1570000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher        60398                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      7533598                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      5903200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1570000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher        60398                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      7533598                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           97                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           36                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             137                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           97                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           36                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            4                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            137                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.886598                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.638889                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.802920                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.886598                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.638889                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.802920                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68641.860465                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68260.869565                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        60398                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68487.254545                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68641.860465                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68260.869565                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        60398                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68487.254545                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             18                       # number of writebacks
system.l2cache.writebacks::total                   18                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           86                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           23                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          110                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           86                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           23                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          110                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      5223200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1386000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher        52398                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      6661598                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      5223200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1386000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        52398                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      6661598                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.886598                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.638889                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.802920                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.886598                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.638889                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.802920                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60734.883721                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60260.869565                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        52398                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60559.981818                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60734.883721                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60260.869565                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        52398                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60559.981818                       # average overall mshr miss latency
system.l2cache.replacements                       110                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           15                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           15                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           15                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           15                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           27                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           86                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           23                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          110                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      5903200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1570000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher        60398                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      7533598                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           97                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          137                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.886598                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.638889                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.802920                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68641.860465                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68260.869565                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        60398                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68487.254545                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           86                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           23                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          110                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      5223200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1386000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher        52398                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      6661598                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.886598                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.638889                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.802920                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60734.883721                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60260.869565                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        52398                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60559.981818                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     20347600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     20347600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    355                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  110                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.227273                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.932670                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   974.099551                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1931.158583                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1027.751282                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   128.057913                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008528                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.237817                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.471474                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.250916                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031264                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1149                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2947                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          109                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1037                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          928                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1987                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280518                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719482                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2294                       # Number of tag accesses
system.l2cache.tags.data_accesses                2294                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     20347600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            5440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                6976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         5440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           5440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1152                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1152                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               85                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               23                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  109                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            18                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  18                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          267353398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           72342684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      3145334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              342841416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     267353398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         267353398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        56616014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              56616014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        56616014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         267353398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          72342684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      3145334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             399457430                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1139928800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5221061                       # Simulator instruction rate (inst/s)
host_mem_usage                                4415100                       # Number of bytes of host memory used
host_op_rate                                  9072328                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.40                       # Real time elapsed on the host
host_tick_rate                              111759456                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2104604                       # Number of instructions simulated
sim_ops                                       3657714                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000045                       # Number of seconds simulated
sim_ticks                                    45060000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                10471                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1570                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              9820                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2779                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10471                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7692                       # Number of indirect misses.
system.cpu.branchPred.lookups                   11347                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     565                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1342                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     37902                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    23955                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1603                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5865                       # Number of branches committed
system.cpu.commit.bw_lim_events                  8676                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           27927                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                29390                       # Number of instructions committed
system.cpu.commit.committedOps                  58040                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        62559                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.927764                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.479436                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        41362     66.12%     66.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         5200      8.31%     74.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3827      6.12%     80.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3494      5.59%     86.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         8676     13.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        62559                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       4123                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  358                       # Number of function calls committed.
system.cpu.commit.int_insts                     56085                       # Number of committed integer instructions.
system.cpu.commit.loads                          8223                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          377      0.65%      0.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            42368     73.00%     73.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              51      0.09%     73.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              219      0.38%     74.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            180      0.31%     74.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.41%     74.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             124      0.21%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             404      0.70%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              28      0.05%     75.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             554      0.95%     76.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            484      0.83%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            87      0.15%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           10      0.02%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7095     12.22%     89.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3962      6.83%     96.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1128      1.94%     98.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          729      1.26%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             58040                       # Class of committed instruction
system.cpu.commit.refs                          12914                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       29390                       # Number of Instructions Simulated
system.cpu.committedOps                         58040                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.832936                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.832936                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           61                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          146                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          267                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            97                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 21269                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  97522                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    22048                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     23963                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1621                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1763                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       10867                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           114                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        5745                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       11347                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6704                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         44083                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   614                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          53799                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           204                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3242                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.100728                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              24697                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3344                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.477577                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              70664                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.511364                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.880570                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    41597     58.87%     58.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1543      2.18%     61.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1634      2.31%     63.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1572      2.22%     65.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    24318     34.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                70664                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      6010                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3477                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3762000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3762000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3762400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3762400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3762400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3762000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        63600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        64000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        53600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        53600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        53200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        53200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       210400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       208000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       208400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       210400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1738000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1735200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1724800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1732000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       30681600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           41986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1966                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     7110                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.668380                       # Inst execution rate
system.cpu.iew.exec_refs                        16572                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5730                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12508                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 12274                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                226                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                40                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6555                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               85953                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 10842                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2279                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 75293                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     63                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   315                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1621                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   420                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              457                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4053                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1864                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1779                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            187                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     83071                       # num instructions consuming a value
system.cpu.iew.wb_count                         74147                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.616340                       # average fanout of values written-back
system.cpu.iew.wb_producers                     51200                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.658207                       # insts written-back per cycle
system.cpu.iew.wb_sent                          74613                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   107410                       # number of integer regfile reads
system.cpu.int_regfile_writes                   58041                       # number of integer regfile writes
system.cpu.ipc                               0.260897                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.260897                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               868      1.12%      1.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 56430     72.75%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   52      0.07%     73.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   267      0.34%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 268      0.35%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 266      0.34%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  155      0.20%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  578      0.75%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.04%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  647      0.83%     76.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 524      0.68%     77.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                151      0.19%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              10      0.01%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 9831     12.67%     90.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5136      6.62%     96.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1545      1.99%     98.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            813      1.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  77569                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    5160                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               10380                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         4864                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               7447                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  71541                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             216110                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        69283                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            106452                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      85598                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     77569                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 355                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           27924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               685                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            217                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        36266                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         70664                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.097716                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.538188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               42850     60.64%     60.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5276      7.47%     68.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                5734      8.11%     76.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                6391      9.04%     85.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               10413     14.74%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           70664                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.688584                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        6741                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            90                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               270                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              328                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                12274                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6555                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   32311                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                           112650                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   15245                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 67933                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    423                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    23342                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    555                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   331                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                236958                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  93669                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              107671                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     24308                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1752                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1621                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3188                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    39763                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              7868                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           136914                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2960                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                160                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2948                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            174                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       139850                       # The number of ROB reads
system.cpu.rob.rob_writes                      180113                       # The number of ROB writes
system.cpu.timesIdled                             510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1240                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           72                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2478                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               72                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          646                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1334                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     45060000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                659                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           53                       # Transaction distribution
system.membus.trans_dist::CleanEvict              593                       # Transaction distribution
system.membus.trans_dist::ReadExReq                29                       # Transaction distribution
system.membus.trans_dist::ReadExResp               29                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           659                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        47424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        47424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   47424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               688                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     688    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 688                       # Request fanout histogram
system.membus.reqLayer2.occupancy              618838                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1481562                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     45060000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1206                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           121                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1815                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  7                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 33                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                33                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1206                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2706                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1011                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3717                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        57728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        25920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    83648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               704                       # Total snoops (count)
system.l2bus.snoopTraffic                        3392                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1943                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.038600                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.192690                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1868     96.14%     96.14% # Request fanout histogram
system.l2bus.snoop_fanout::1                       75      3.86%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1943                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              404799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1061153                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1082400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        45060000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     45060000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         5620                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5620                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5620                       # number of overall hits
system.cpu.icache.overall_hits::total            5620                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1084                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1084                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1084                       # number of overall misses
system.cpu.icache.overall_misses::total          1084                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45253199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45253199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45253199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45253199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6704                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6704                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6704                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6704                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.161695                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.161695                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.161695                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.161695                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41746.493542                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41746.493542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41746.493542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41746.493542                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           91                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          182                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          182                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          182                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          182                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          902                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          902                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          902                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          902                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36388399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36388399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36388399                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36388399                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.134547                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.134547                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.134547                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.134547                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40341.905765                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40341.905765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40341.905765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40341.905765                       # average overall mshr miss latency
system.cpu.icache.replacements                    902                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5620                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5620                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1084                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1084                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45253199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45253199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6704                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6704                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.161695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.161695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41746.493542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41746.493542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          182                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          182                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          902                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          902                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36388399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36388399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.134547                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.134547                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40341.905765                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40341.905765                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     45060000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     45060000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               29163                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1158                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             25.183938                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             14310                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            14310                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     45060000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     45060000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     45060000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        14508                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            14508                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        14508                       # number of overall hits
system.cpu.dcache.overall_hits::total           14508                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          554                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            554                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          554                       # number of overall misses
system.cpu.dcache.overall_misses::total           554                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     26044000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     26044000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     26044000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     26044000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        15062                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        15062                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        15062                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        15062                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.036781                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036781                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.036781                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036781                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47010.830325                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47010.830325                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47010.830325                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47010.830325                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           79                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                35                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           68                       # number of writebacks
system.cpu.dcache.writebacks::total                68                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          265                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          265                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          265                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          265                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          289                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           48                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14001200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14001200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14001200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2671153                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16672353                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019187                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019187                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019187                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022374                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48447.058824                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48447.058824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48447.058824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55649.020833                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49472.857567                       # average overall mshr miss latency
system.cpu.dcache.replacements                    337                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          521                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           521                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23734000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23734000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        10361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        10361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.050285                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.050285                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45554.702495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45554.702495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          265                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          265                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11717600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11717600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45771.875000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45771.875000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           33                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2310000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2310000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4701                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4701                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007020                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007020                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        70000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        70000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           33                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2283600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2283600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007020                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007020                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        69200                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        69200                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           48                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           48                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2671153                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2671153                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55649.020833                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55649.020833                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     45060000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     45060000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               67563                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1361                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.642175                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   844.393183                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   179.606817                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.824603                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.175397                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          150                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          874                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          427                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.146484                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             30461                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            30461                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     45060000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             436                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             108                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           10                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 554                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            436                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            108                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           10                       # number of overall hits
system.l2cache.overall_hits::total                554                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           466                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           181                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               685                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          466                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          181                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           38                       # number of overall misses
system.l2cache.overall_misses::total              685                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     31636800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12741200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2561961                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     46939961                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     31636800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12741200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2561961                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     46939961                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          902                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          289                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           48                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1239                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          902                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          289                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           48                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1239                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.516630                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.626298                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.791667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.552865                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.516630                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.626298                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.791667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.552865                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67890.128755                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 70393.370166                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67420.026316                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68525.490511                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67890.128755                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 70393.370166                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67420.026316                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68525.490511                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             53                       # number of writebacks
system.l2cache.writebacks::total                   53                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          466                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          180                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          684                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          466                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          180                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           38                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          688                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     27908800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     11244800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2257961                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     41411561                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     27908800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     11244800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2257961                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       217595                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     41629156                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.516630                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.622837                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.791667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.552058                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.516630                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.622837                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.791667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.555287                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59890.128755                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62471.111111                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59420.026316                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60543.217836                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59890.128755                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62471.111111                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59420.026316                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 54398.750000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60507.494186                       # average overall mshr miss latency
system.l2cache.replacements                       697                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           68                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           68                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           68                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           68                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           21                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            4                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       217595                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       217595                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 54398.750000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 54398.750000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           29                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             29                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2210400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2210400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           33                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           33                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.878788                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.878788                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 76220.689655                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 76220.689655                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           29                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           29                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1978400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1978400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.878788                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.878788                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 68220.689655                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 68220.689655                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          436                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          104                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          550                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          466                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          152                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          656                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     31636800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10530800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2561961                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     44729561                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          902                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          256                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           48                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1206                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.516630                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.593750                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.791667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.543947                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67890.128755                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69281.578947                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67420.026316                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68185.306402                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          466                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          151                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          655                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     27908800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9266400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2257961                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     39433161                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.516630                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.589844                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.791667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.543118                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59890.128755                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61366.887417                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59420.026316                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60203.299237                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     45060000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     45060000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14868                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4793                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.102024                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.570999                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1190.055451                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1807.156598                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   940.096598                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   122.120355                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008928                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.290541                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.441200                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.229516                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.029815                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          955                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3141                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           92                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          855                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          965                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1950                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.233154                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.766846                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                20505                       # Number of tag accesses
system.l2cache.tags.data_accesses               20505                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     45060000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           29824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               44032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        29824                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          29824                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3392                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3392                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              466                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              180                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           38                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  688                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            53                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  53                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          661873058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          255659121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     53972481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      5681314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              977185974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     661873058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         661873058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        75277408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              75277408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        75277408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         661873058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         255659121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     53972481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      5681314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1052463382                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
