id,created_at,closed_at,state,comments,title
1575,2020-08-31 06:20:30.000000000,1970-01-01 00:00:00.000000001,open,0,"Update scalacheck-1-14, ... to 3.1.4.0"
1574,2020-08-31 06:20:23.000000000,1970-01-01 00:00:00.000000001,open,0,"Update scalatest, scalatest_2.11, ... to 3.1.4"
1573,2020-08-29 04:30:44.000000000,1970-01-01 00:00:00.000000001,open,0,Documentation and minor plugin changes.
1572,2020-08-28 10:30:37.000000000,1970-01-01 00:00:00.000000001,open,2,Add chisel plugin to mill build system.
1571,2020-08-28 07:27:02.000000000,2020-08-28 07:56:25.000000000,closed,3,Restore and deprecate Chisel.Driver
1570,2020-08-26 14:03:16.000000000,2020-08-27 21:59:02.000000000,closed,4,Update README.md
1569,2020-08-26 00:58:44.000000000,1970-01-01 00:00:00.000000001,open,0,[3.4.0-RC1] missing reference
1568,2020-08-25 23:35:03.000000000,2020-08-26 02:54:36.000000000,closed,0,Relax plugin scalac phase order
1567,2020-08-25 21:24:21.000000000,1970-01-01 00:00:00.000000001,open,0,Request for multithreading support for verilator backend
1566,2020-08-25 04:17:13.000000000,2020-08-27 02:51:09.000000000,closed,3,"Add ChiselPhase, Stop writing files in ChiselStage$ methods, Expand ChiselStage$ helpers"
1565,2020-08-24 17:14:29.000000000,1970-01-01 00:00:00.000000001,open,1,Chisel tester with newest verilator as backend got a compile error
1564,2020-08-24 00:23:16.000000000,1970-01-01 00:00:00.000000001,open,1,chisel emitts expensive verilog
1563,2020-08-22 05:34:02.000000000,1970-01-01 00:00:00.000000001,open,0,Better Building of FIRRTL From Source
1562,2020-08-22 01:47:05.000000000,2020-08-22 02:39:24.000000000,closed,0,Updated PR template to include checklist and documentation updates
1561,2020-08-22 00:42:16.000000000,2020-08-22 01:40:06.000000000,closed,0,Move multi-clock to explanations
1560,2020-08-21 02:24:37.000000000,2020-08-21 23:02:26.000000000,closed,3,Added website docs and mdoc.
1559,2020-08-20 22:43:51.000000000,1970-01-01 00:00:00.000000001,open,0,Add CONTRIBUTING.md
1558,2020-08-19 03:27:45.000000000,2020-08-20 23:55:40.000000000,closed,2,"Remove use of PreservesAll, cleanup dependencies"
1557,2020-08-17 21:45:58.000000000,1970-01-01 00:00:00.000000001,open,4,Recursively generate one-hot multiplexers for aggregates
1556,2020-08-15 02:23:42.000000000,2020-08-15 02:56:18.000000000,closed,1,fix build release problem
1555,2020-08-14 10:19:34.000000000,1970-01-01 00:00:00.000000001,open,0,Update treadle to 1.3-20200728-SNAPSHOT
1554,2020-08-14 05:17:24.000000000,2020-08-14 08:30:56.000000000,closed,2,Move Treadle dependency to the tests
1553,2020-08-14 02:24:50.000000000,2020-08-14 03:30:17.000000000,closed,0,Bump Scala to 2.12.12
1552,2020-08-13 21:45:08.000000000,2020-08-13 22:09:28.000000000,closed,3,Typo in the wiki of Bundles and Vecs
1551,2020-08-13 07:08:49.000000000,2020-08-14 02:23:12.000000000,closed,4,Deprecate support for Scala 2.11
1550,2020-08-13 04:19:59.000000000,2020-08-13 09:17:22.000000000,closed,2,Deprecate Module.io and BlackBox.io
1549,2020-08-12 20:18:56.000000000,1970-01-01 00:00:00.000000001,open,0,"Deprecate phases.Emitter, Remove Usages"
1548,2020-08-11 08:21:09.000000000,1970-01-01 00:00:00.000000001,open,0,"Update scalacheck-1-14, ... to 3.1.3.0"
1547,2020-08-11 08:21:02.000000000,1970-01-01 00:00:00.000000001,open,0,"Update scalatest, scalatest_2.11, ... to 3.1.3"
1546,2020-08-11 05:12:21.000000000,2020-08-11 21:28:16.000000000,closed,1,Restore Counter.n API
1545,2020-08-09 10:43:18.000000000,1970-01-01 00:00:00.000000001,open,0,Update sbt-buildinfo to 0.10.0
1544,2020-08-08 05:06:35.000000000,2020-08-10 22:03:49.000000000,closed,0,Remove ChiselLegacyAnnotation
1543,2020-08-07 09:07:28.000000000,1970-01-01 00:00:00.000000001,open,0,Instance api 2
1542,2020-08-07 09:05:58.000000000,1970-01-01 00:00:00.000000001,open,0,"Update scalatest, scalatest_2.11, ... to 3.2.1"
1541,2020-08-07 02:18:57.000000000,2020-08-07 02:46:10.000000000,closed,0,Update OneHot.scala (bp #1539)
1540,2020-08-07 02:18:47.000000000,2020-08-07 02:39:08.000000000,closed,0,Update OneHot.scala (bp #1539)
1539,2020-08-07 01:25:22.000000000,2020-08-07 02:18:31.000000000,closed,1,Update OneHot.scala
1538,2020-08-05 18:09:10.000000000,2020-08-12 03:28:13.000000000,closed,10,Bug fix for manipulating submodules in aspects
1537,2020-08-04 18:06:08.000000000,2020-08-12 03:28:13.000000000,closed,0,InjectionAspect cannot create connections between submodules
1536,2020-08-03 00:21:28.000000000,2020-08-03 21:31:36.000000000,closed,1,"Update treadle_2.11, treadle_2.12 to 1.3-20200728-SNAPSHOT"
1535,2020-08-03 00:21:19.000000000,2020-08-03 21:31:52.000000000,closed,1,"Update firrtl_2.11, firrtl_2.12 to 1.4-20200728-SNAPSHOT"
1534,2020-07-31 02:55:29.000000000,2020-07-31 06:29:50.000000000,closed,0,Add emitSystemVerilog method to ChiselStage
1533,2020-07-31 01:57:43.000000000,2020-07-31 02:23:47.000000000,closed,0,Broken auto-clonetype on Scala 2.11.12 (bp #1480)
1532,2020-07-31 01:57:35.000000000,2020-07-31 21:50:31.000000000,closed,1,Broken auto-clonetype on Scala 2.11.12 (bp #1480)
1531,2020-07-30 05:00:52.000000000,1970-01-01 00:00:00.000000001,open,0,Instance api
1530,2020-07-30 04:55:17.000000000,2020-07-30 05:00:21.000000000,closed,0,WIP: Instance API for Importing Modules
1529,2020-07-29 21:13:03.000000000,2020-07-30 04:54:18.000000000,closed,0,Instance plugin
1528,2020-07-29 14:43:24.000000000,1970-01-01 00:00:00.000000001,open,1,Static Right shift of SInt is inconsistent: neither arithmetic nor logical
1527,2020-07-29 14:03:38.000000000,2020-08-14 00:37:45.000000000,closed,3,Allow a counter to be manually reset
1526,2020-07-29 03:09:07.000000000,2020-07-29 03:34:34.000000000,closed,0,update Select.get(IntermediateAnd)Leafs to work with records (bp #1525)
1525,2020-07-28 21:46:18.000000000,2020-07-29 03:08:57.000000000,closed,0,update Select.get(IntermediateAnd)Leafs to work with records
1524,2020-07-28 10:59:55.000000000,2020-07-30 03:07:03.000000000,closed,1,Update build instructions in README
1523,2020-07-27 15:42:49.000000000,2020-07-30 03:07:03.000000000,closed,5,Building chisel locally is broken
1522,2020-07-25 23:39:29.000000000,1970-01-01 00:00:00.000000001,open,0,"Printable should adopt a `f""`-like handling of `%`"
1521,2020-07-22 07:28:16.000000000,1970-01-01 00:00:00.000000001,open,4,Some recommendations on stop
1520,2020-07-22 00:41:31.000000000,2020-07-26 02:42:15.000000000,closed,0,Using TreadleTesterPhase now requires new
1519,2020-07-20 23:24:23.000000000,2020-07-22 04:40:17.000000000,closed,1,Remove scalastyle configurations
1518,2020-07-20 22:14:52.000000000,2020-07-31 22:05:14.000000000,closed,4,Check whether signals escape their when scopes
1517,2020-07-20 13:03:25.000000000,1970-01-01 00:00:00.000000001,open,0,disambiguous SourceInfo.
1516,2020-07-15 23:58:13.000000000,2020-07-16 00:46:07.000000000,closed,1,Add Treadle to CI builds
1515,2020-07-15 13:30:42.000000000,2020-07-30 09:11:34.000000000,closed,11,Allow a counter to be instantiated using a Scala range
1514,2020-07-14 18:26:18.000000000,1970-01-01 00:00:00.000000001,open,0,Update sbt-scalafix to 0.9.19
1513,2020-07-13 23:23:20.000000000,1970-01-01 00:00:00.000000001,open,2,bug fix for BundleLiterals
1512,2020-07-13 22:54:35.000000000,2020-07-31 22:05:14.000000000,closed,0,Illegal cross-module references can silently pass through to broken FIRRTL
1511,2020-07-13 21:53:08.000000000,2020-07-13 23:46:44.000000000,closed,1,Update Development Meetings Info
1510,2020-07-13 12:29:49.000000000,1970-01-01 00:00:00.000000001,open,2,Bundle asUInt ignores structural width
1509,2020-07-10 20:52:32.000000000,1970-01-01 00:00:00.000000001,open,1,Fixes inconsistencies declaring FixedPoint and Interval literals
1508,2020-07-08 05:48:54.000000000,1970-01-01 00:00:00.000000001,open,0,Does chisel plan to support full-featured SVA?
1507,2020-07-07 04:02:26.000000000,1970-01-01 00:00:00.000000001,open,3,Interval literal creation is inconsistent 
1506,2020-07-06 02:43:28.000000000,2020-08-14 04:11:53.000000000,closed,0,"Update treadle_2.11, treadle_2.12 to 1.3-20200603-SNAPSHOT"
1505,2020-07-03 20:26:00.000000000,1970-01-01 00:00:00.000000001,open,0,Update sbt-scalafix to 0.9.18
1504,2020-07-02 20:12:54.000000000,2020-07-06 00:13:56.000000000,closed,3,fix treadle dependency for mill
1503,2020-07-01 10:20:00.000000000,1970-01-01 00:00:00.000000001,open,1,Propose Binary operator for Bool and Bits.
1502,2020-06-30 23:19:47.000000000,1970-01-01 00:00:00.000000001,open,0,Deprecate 2.11
1501,2020-06-28 03:19:06.000000000,1970-01-01 00:00:00.000000001,open,0,Update sbt to 1.3.13
1500,2020-06-25 22:41:22.000000000,2020-07-29 21:28:43.000000000,closed,23,Bool: add implication operator |->
1499,2020-06-24 23:19:07.000000000,2020-07-22 23:08:11.000000000,closed,32,Basic model checking API
1498,2020-06-24 07:53:17.000000000,2020-06-24 08:19:43.000000000,closed,0,Fix TesterDriver.scala regression #1481 (bp #1496)
1497,2020-06-24 04:55:34.000000000,1970-01-01 00:00:00.000000001,open,4,"Using ""Flipped"" on singleton Bundle results in unexpected behavior"
1496,2020-06-24 04:16:43.000000000,2020-06-24 07:52:56.000000000,closed,0,Fix TesterDriver.scala regression #1481
1495,2020-06-24 02:26:42.000000000,2020-06-24 04:58:39.000000000,closed,0,Add .scala-steward.conf
1494,2020-06-24 02:19:44.000000000,2020-06-24 02:27:59.000000000,closed,2,"Update firrtl_2.11, firrtl_2.12 to 1.4-20200603-SNAPSHOT"
1493,2020-06-23 23:33:21.000000000,2020-06-24 00:49:06.000000000,closed,3,Don't run FIRRTL in FlattenSpec's ChiselStage
1492,2020-06-23 04:35:32.000000000,2020-06-24 00:26:23.000000000,closed,0,"Remove Deprecated Usages of chisel3.Driver, CircuitForm (bp #1481)"
1491,2020-06-22 23:33:08.000000000,2020-06-23 00:39:34.000000000,closed,0,Canonicalize construction of Decoupled with no payload (bp #785)
1490,2020-06-22 23:32:55.000000000,2020-06-23 02:01:23.000000000,closed,0,Canonicalize construction of Decoupled with no payload (bp #785)
1489,2020-06-22 23:24:21.000000000,2020-06-23 02:10:49.000000000,closed,3,Fix Mergify Backport labeling for 3.2.x
1488,2020-06-22 21:39:32.000000000,2020-06-22 22:07:41.000000000,closed,0,Bump 'removed in 3.3' deprecations to 3.4 (bp #1439)
1487,2020-06-20 03:55:40.000000000,2020-06-20 04:48:10.000000000,closed,0,Memoize the hashcode of the ChiselCircuitAnnotation (bp #1485)
1486,2020-06-20 03:55:29.000000000,2020-06-23 01:06:06.000000000,closed,0,Memoize the hashcode of the ChiselCircuitAnnotation (bp #1485)
1485,2020-06-20 03:17:32.000000000,2020-06-20 03:55:12.000000000,closed,0,Memoize the hashcode of the ChiselCircuitAnnotation
1484,2020-06-20 01:41:37.000000000,1970-01-01 00:00:00.000000001,open,1,Rename defaultVersions to chiselDependencies and define ChiselLibrary class.
1483,2020-06-19 22:30:38.000000000,2020-06-30 20:39:11.000000000,closed,1,This adds a mechanism for the unittests to be run with the TreadleBac…
1482,2020-06-19 07:03:46.000000000,1970-01-01 00:00:00.000000001,open,0,Update scalatest to 3.2.0
1481,2020-06-19 01:32:38.000000000,2020-06-23 04:34:47.000000000,closed,2,"Remove Deprecated Usages of chisel3.Driver, CircuitForm"
1480,2020-06-19 00:19:07.000000000,2020-07-31 01:57:19.000000000,closed,0,Broken auto-clonetype on Scala 2.11.12
1479,2020-06-18 21:59:58.000000000,2020-06-18 22:53:59.000000000,closed,0,Have defaultVersions specify complete ModuleIDs.
1478,2020-06-18 07:05:12.000000000,1970-01-01 00:00:00.000000001,open,0,CloneModuleAsRecord needs a macro
1477,2020-06-17 16:12:12.000000000,2020-06-25 08:58:03.000000000,closed,4,"I am newbee here. I want to find a IDE which can ""ctrl + click"" to jump the define code "
1476,2020-06-16 20:02:29.000000000,2020-06-17 19:24:52.000000000,closed,1,Move LFSR16 to Compatibility Mode (Deprecated in 3.2)
1475,2020-06-15 22:11:29.000000000,1970-01-01 00:00:00.000000001,open,1,Remove Deprecated Driver
1474,2020-06-11 01:34:41.000000000,1970-01-01 00:00:00.000000001,open,2,Builder: use LazyLogging.logger.warn to print elaboration message
1473,2020-06-10 21:38:40.000000000,2020-08-13 20:45:55.000000000,closed,4,"Make it possible to disable ""Elaborating design..."" message"
1472,2020-06-10 10:07:05.000000000,1970-01-01 00:00:00.000000001,open,1,"There is VecInit.tabulate, why not VecInit.fill?"
1471,2020-06-09 02:27:55.000000000,1970-01-01 00:00:00.000000001,open,0,Update sbt-scalafix to 0.9.17
1470,2020-06-08 23:14:26.000000000,2020-06-08 23:48:07.000000000,closed,0,Report Builder.error errors as exceptions outside hardware context (bp #1425)
1469,2020-06-08 21:30:04.000000000,2020-06-08 22:19:56.000000000,closed,0,Grouping Chisel API (bp #1073)
1468,2020-06-08 21:29:53.000000000,2020-06-23 00:40:13.000000000,closed,0,Grouping Chisel API (bp #1073)
1467,2020-06-08 18:22:56.000000000,2020-06-13 05:28:37.000000000,closed,3,"Comparing chisel with verilog, Is there a significant gap in resource usage after synthesize?"
1466,2020-06-08 01:47:30.000000000,1970-01-01 00:00:00.000000001,open,1,java.util.NoSuchElementException: None.get encountered in `HasId`
1465,2020-06-06 16:12:42.000000000,1970-01-01 00:00:00.000000001,open,5,Bad error reporting on wrong (subword) assignments
1464,2020-06-06 01:43:25.000000000,2020-06-06 02:27:00.000000000,closed,0,verilator_4_016 --> v4.016 (bp #1459)
1463,2020-06-06 01:43:11.000000000,2020-06-22 23:46:34.000000000,closed,0,verilator_4_016 --> v4.016 (bp #1459)
1462,2020-06-05 23:44:24.000000000,2020-06-22 22:30:38.000000000,closed,0,[3.2.x] Bump Mima check to 3.2.6
1461,2020-06-05 23:39:34.000000000,2020-06-22 22:24:31.000000000,closed,0,[3.3.x] Bump Mima check to 3.3.1
1460,2020-06-05 23:36:29.000000000,2020-06-06 01:05:09.000000000,closed,0,Restore backporting to 3.2.x
1459,2020-06-02 14:04:34.000000000,2020-06-06 01:42:34.000000000,closed,2,verilator_4_016 --> v4.016
1458,2020-06-02 01:55:57.000000000,2020-06-03 03:41:33.000000000,closed,1,Bump SNAPSHOT version.
1457,2020-05-31 05:16:31.000000000,1970-01-01 00:00:00.000000001,open,0,Update sbt to 1.3.12
1456,2020-05-30 22:07:11.000000000,1970-01-01 00:00:00.000000001,open,2,Vec generates unreasonably large verilog with unnecesarry wires
1455,2020-05-30 19:21:26.000000000,2020-06-01 04:20:17.000000000,closed,4,Queue-FlipFlop-Output
1454,2020-05-30 14:50:36.000000000,2020-05-30 19:21:47.000000000,closed,1,Queue with flip flop output
1453,2020-05-30 01:22:26.000000000,2020-06-02 02:27:46.000000000,closed,1,Update sbt to 1.3.11
1452,2020-05-29 22:44:46.000000000,1970-01-01 00:00:00.000000001,open,3,make parameters for util modules public
1451,2020-05-29 12:19:23.000000000,2020-05-30 13:22:14.000000000,closed,1,Queue with flip flop output
1450,2020-05-29 11:42:07.000000000,2020-05-29 12:14:30.000000000,closed,1,Queue with FlipFlopOutput
1449,2020-05-29 05:32:26.000000000,1970-01-01 00:00:00.000000001,open,6,Add scalafix linter framework
1448,2020-05-27 21:19:11.000000000,2020-07-30 07:48:31.000000000,closed,7,Improved Chisel Naming via Compiler Plugins + Prefixing
1447,2020-05-21 21:34:15.000000000,1970-01-01 00:00:00.000000001,open,1,Need a way to turn on debug flag for treadle and verilator backend
1446,2020-05-21 02:02:21.000000000,2020-05-21 03:31:15.000000000,closed,2,make run function more composable
1445,2020-05-19 13:18:29.000000000,1970-01-01 00:00:00.000000001,open,2,Chisel Integration is Painful
1444,2020-05-15 03:45:13.000000000,1970-01-01 00:00:00.000000001,open,4,Option to Disable Randomization Logic
1443,2020-05-14 06:24:20.000000000,1970-01-01 00:00:00.000000001,open,0,Update scalacheck-1-14 to 3.1.2.0
1442,2020-05-14 03:11:15.000000000,2020-05-14 04:15:16.000000000,closed,0,Scala steward+1432 - Update scalatest to 3.1.2 (bp #1441)
1441,2020-05-14 02:45:16.000000000,2020-05-14 03:10:54.000000000,closed,0,Scala steward+1432 - Update scalatest to 3.1.2
1440,2020-05-13 22:36:20.000000000,2020-05-13 23:01:51.000000000,closed,0,Update sbt to 1.3.10 (bp #1415)
1439,2020-05-13 22:01:47.000000000,2020-06-22 21:39:17.000000000,closed,0,Bump 'removed in 3.3' deprecations to 3.4
1438,2020-05-13 21:40:46.000000000,2020-05-14 03:20:29.000000000,closed,0,Update scalacheck-1-14 to 3.1.1.1 (bp #1413)
1437,2020-05-13 20:55:32.000000000,2020-05-13 21:40:20.000000000,closed,0,Update sbt-site to 1.4.0 (bp #1395)
1436,2020-05-13 05:58:59.000000000,2020-05-15 19:39:45.000000000,closed,1,add IntelliJ Chisel plugin tips when starting a new project
1435,2020-05-12 21:48:49.000000000,1970-01-01 00:00:00.000000001,open,1,Pretty Print Failing Line/Column
1434,2020-05-12 21:16:23.000000000,1970-01-01 00:00:00.000000001,open,4,Longer path info
1433,2020-05-12 21:08:57.000000000,1970-01-01 00:00:00.000000001,open,1,Enhance chiselName for anonymous Modules and Companion Objects
1432,2020-05-10 16:09:55.000000000,2020-05-14 02:45:53.000000000,closed,1,Update scalatest to 3.1.2
1431,2020-05-06 19:36:09.000000000,2020-05-06 20:06:59.000000000,closed,0,Fix Double Elaboration Backportably (bp #1426)
1430,2020-05-06 03:48:01.000000000,2020-05-06 04:41:07.000000000,closed,0,Update scalatest 3.1.1
1429,2020-05-05 04:55:25.000000000,2020-05-06 04:13:40.000000000,closed,0,Update Mergify rules to backport to 3.3.x
1428,2020-05-05 04:51:53.000000000,2020-05-06 04:13:35.000000000,closed,0,[3.3.x] Add binary compatibility checking to CI
1427,2020-05-05 04:08:08.000000000,2020-05-19 22:31:30.000000000,closed,5,Timing constraints in chisel
1426,2020-05-05 02:07:36.000000000,2020-05-06 19:35:49.000000000,closed,1,Fix Double Elaboration Backportably
1425,2020-05-05 00:31:52.000000000,2020-06-08 23:14:11.000000000,closed,0,Report Builder.error errors as exceptions outside hardware context
1424,2020-05-04 06:46:39.000000000,1970-01-01 00:00:00.000000001,open,3,Add SourceInfo to chisel3.util gadgets
1423,2020-05-03 13:31:23.000000000,1970-01-01 00:00:00.000000001,open,4,Allow subword assignment
1422,2020-04-28 16:05:22.000000000,2020-05-05 00:34:37.000000000,closed,2,Implicit Int2Bool (.B) conversion returns Bool(false) for all non null int values except 1
1421,2020-04-26 17:32:11.000000000,2020-04-29 09:25:24.000000000,closed,0,How is the object `shiftRegister` being used? 
1420,2020-04-26 02:52:40.000000000,2020-05-04 21:56:40.000000000,closed,0,README: add link to website source
1419,2020-04-25 19:45:26.000000000,2020-04-26 08:17:53.000000000,closed,5,Blackbox instance input port will set to zero instead of report a uninitialized error if it isn't be assigned
1418,2020-04-24 06:54:54.000000000,1970-01-01 00:00:00.000000001,open,0,Ensure that Elaborate only runs once
1417,2020-04-17 03:52:17.000000000,2020-04-17 05:44:17.000000000,closed,3,"Revert ""Make uselessly public fields in utils private"""
1416,2020-04-17 01:12:16.000000000,2020-04-27 22:27:41.000000000,closed,0,Add tests for async reset regs of non-UInt types (bp #1414)
1415,2020-04-15 13:23:58.000000000,2020-05-13 22:35:26.000000000,closed,0,Update sbt to 1.3.10
1414,2020-04-14 07:32:48.000000000,2020-04-17 01:11:36.000000000,closed,0,Add tests for async reset regs of non-UInt types
1413,2020-04-14 06:13:47.000000000,2020-05-13 21:40:15.000000000,closed,0,Update scalacheck-1-14 to 3.1.1.1
1412,2020-04-14 05:20:11.000000000,2020-05-06 19:35:49.000000000,closed,3,Have phases.Emitter name phases.Convert as a dependent
1411,2020-04-11 00:55:32.000000000,2020-04-11 01:22:45.000000000,closed,0,Make Counter emit valid FIRRTL (bp #1408)
1410,2020-04-10 23:12:20.000000000,2020-08-05 07:45:52.000000000,closed,3,Private vals don't get named by reflection nor @chiselName
1409,2020-04-10 22:56:51.000000000,1970-01-01 00:00:00.000000001,open,1,Error when reference defined in when scope is accessed outside of it
1408,2020-04-10 22:43:06.000000000,2020-04-11 00:54:53.000000000,closed,1,Make Counter emit valid FIRRTL
1407,2020-04-10 00:11:11.000000000,2020-04-10 20:57:59.000000000,closed,0,Use thread local storage for ChiselContext. (#1404)
1406,2020-04-08 21:02:18.000000000,1970-01-01 00:00:00.000000001,open,6,Add/use findCause Exception Cause Search Utility
1405,2020-04-08 03:04:29.000000000,2020-08-12 20:10:45.000000000,closed,2,Switch to HowToSerialize for Emission
1404,2020-04-08 01:13:53.000000000,2020-04-08 19:44:49.000000000,closed,0,Use thread local storage for ChiselContext.
1403,2020-04-07 13:20:18.000000000,1970-01-01 00:00:00.000000001,open,4,chiselName behaving badly when nesting modules
1402,2020-04-07 09:57:58.000000000,2020-04-10 18:51:42.000000000,closed,3,expose typeEquivalent
1401,2020-04-07 09:35:00.000000000,1970-01-01 00:00:00.000000001,open,5,How about providing `pwhen` or parallelWhen
1400,2020-04-04 19:25:24.000000000,2020-04-07 02:02:31.000000000,closed,3,Change BundleLiteral to RecordLiteral
1399,2020-04-04 18:38:31.000000000,2020-04-04 21:10:49.000000000,closed,0,Fix mill build
1398,2020-04-03 07:34:25.000000000,1970-01-01 00:00:00.000000001,open,0,Ergonomics of asUInt
1397,2020-04-02 02:45:35.000000000,2020-04-21 02:42:31.000000000,closed,0,Mux1H: note results unspecified unless exactly one select signal is high
1396,2020-04-01 06:51:27.000000000,1970-01-01 00:00:00.000000001,open,0,Chisel and Treadle need an elegant Plusargs mechanism
1395,2020-04-01 04:42:34.000000000,2020-05-13 20:55:13.000000000,closed,1,Update sbt-site to 1.4.0
1394,2020-04-01 02:22:44.000000000,2020-04-14 04:24:15.000000000,closed,0,Scalasteward scalatest 3.1.0
1393,2020-03-31 20:37:04.000000000,2020-04-17 01:22:41.000000000,closed,1,Update sbt to 1.3.9
1392,2020-03-31 02:03:54.000000000,2020-05-13 20:53:20.000000000,closed,0,Java API Documents Linking (bp #1367)
1391,2020-03-28 04:15:08.000000000,1970-01-01 00:00:00.000000001,open,0,Support `$` in port names
1390,2020-03-28 02:32:27.000000000,2020-03-28 04:34:22.000000000,closed,0,Add publishSettings to subprojects.
1389,2020-03-25 06:56:37.000000000,2020-03-27 01:18:22.000000000,closed,0,Bump to Scala 2.12.11
1388,2020-03-25 03:29:11.000000000,2020-03-25 05:37:47.000000000,closed,0,Propagate user compile options for Chisel.Module (bp #1387)
1387,2020-03-25 02:31:20.000000000,2020-03-25 03:28:31.000000000,closed,0,Propagate user compile options for Chisel.Module
1386,2020-03-24 22:25:18.000000000,1970-01-01 00:00:00.000000001,open,2,"Request for standard operator for ""assign superclass to subclass"" or ""assign by name"""
1385,2020-03-23 23:11:09.000000000,2020-06-22 21:39:19.000000000,closed,0,Remove Deprecated Features for 3.3 Release
1384,2020-03-23 05:19:07.000000000,2020-03-26 06:51:46.000000000,closed,2,No more compile internal
1383,2020-03-23 04:34:42.000000000,2020-03-23 20:29:04.000000000,closed,0,Add NoChiselNamePrefix to ignore instances in @chiselName
1382,2020-03-22 00:21:56.000000000,2020-03-27 00:27:25.000000000,closed,9,Set StageError cause in ChiselStage
1381,2020-03-21 06:20:22.000000000,2020-03-21 07:28:21.000000000,closed,1,Use innermost builder cause to trim stack trace (bp #1380)
1380,2020-03-21 04:55:05.000000000,2020-03-21 06:19:43.000000000,closed,1,Use innermost builder cause to trim stack trace
1379,2020-03-20 02:44:15.000000000,2020-04-27 22:16:27.000000000,closed,0,adding dshlw to test
1378,2020-03-19 22:36:55.000000000,2020-03-19 23:53:48.000000000,closed,0,Dont wrap elaboration annotations (bp #1374)
1377,2020-03-13 19:51:42.000000000,2020-03-24 01:31:13.000000000,closed,1,Remove toNamed (and friends) deprecation.
1376,2020-03-12 13:21:44.000000000,2020-03-16 22:50:27.000000000,closed,2,Functional mismatch between chisel and its generated verilog
1375,2020-03-11 23:32:22.000000000,2020-03-13 07:51:04.000000000,closed,1,Update MiMa check to include all 3.2.x releases
1374,2020-03-11 23:01:25.000000000,2020-03-19 22:36:14.000000000,closed,1,Dont wrap elaboration annotations
1373,2020-03-11 02:34:45.000000000,2020-03-11 03:00:39.000000000,closed,0,[mergify] Update match string for labeling backported PRs
1372,2020-03-07 01:05:17.000000000,2020-03-09 00:21:09.000000000,closed,0,Make mergify open backport PRs & signal on failed cherry-picks
1371,2020-03-06 03:54:18.000000000,2020-03-23 20:29:03.000000000,closed,8,Nested @chiselName adds extra names
1370,2020-03-06 03:22:46.000000000,2020-03-06 07:59:08.000000000,closed,2,BlackBox Clock Port Documentation
1369,2020-03-06 02:57:33.000000000,1970-01-01 00:00:00.000000001,open,0,Optionally throw exception on recoverable error
1368,2020-03-04 22:04:03.000000000,1970-01-01 00:00:00.000000001,open,0,Maybe adding chisel3.Driver.apply()
1367,2020-03-03 22:38:12.000000000,2020-03-31 02:03:15.000000000,closed,1,Java API Documents Linking
1366,2020-03-02 14:59:37.000000000,2020-03-03 01:00:25.000000000,closed,2,SyncReadMem.read(x) and Mem.read(RegNext(x)) behave differently
1365,2020-02-28 22:10:17.000000000,2020-02-28 23:04:31.000000000,closed,0,Retain default version assignment
1364,2020-02-27 15:15:23.000000000,1970-01-01 00:00:00.000000001,open,2,Manipulating Bundles in tests
1363,2020-02-26 06:13:44.000000000,1970-01-01 00:00:00.000000001,open,13,make the Counter util use BigInt to create 32bit or larger counters
1362,2020-02-26 06:12:14.000000000,1970-01-01 00:00:00.000000001,open,6,Current Implementation of Counter makes it impossible to create a 32bit or larger counter
1361,2020-02-25 07:03:17.000000000,2020-03-07 00:05:56.000000000,closed,13,Provide API to set concrete type of implicit reset
1360,2020-02-25 06:58:11.000000000,2020-03-07 00:48:20.000000000,closed,5,Make implicit clock and reset final vals
1359,2020-02-25 05:32:47.000000000,2020-03-02 23:51:52.000000000,closed,0,Cleanup aspects
1358,2020-02-24 22:56:37.000000000,2020-03-14 03:49:30.000000000,closed,5,CompileOptions: allow the top module reset to be assumed as Async
1357,2020-02-22 06:37:19.000000000,2020-02-22 07:12:13.000000000,closed,0,add testOnly
1356,2020-02-22 02:38:19.000000000,2020-02-22 06:13:02.000000000,closed,0,sbt compatible publish for mill
1355,2020-02-22 01:02:01.000000000,2020-03-15 07:55:26.000000000,closed,1,"Feature Request: allow Top reset to be Async when ""inferredReset"" is true"
1354,2020-02-21 17:27:02.000000000,1970-01-01 00:00:00.000000001,open,11,VecInit doesn't work with 0-length vector
1353,2020-02-21 06:50:30.000000000,2020-05-06 03:48:51.000000000,closed,2,Update scalatest to 3.1.1
1352,2020-02-21 03:10:26.000000000,1970-01-01 00:00:00.000000001,open,1,MultiIOModule which has val foo := reset gets an IO called foo instead of reset
1351,2020-02-20 14:42:15.000000000,2020-02-20 22:00:39.000000000,closed,5,Chisel3 (local) compile error
1350,2020-02-20 00:59:49.000000000,1970-01-01 00:00:00.000000001,open,8,Naming of ready/valid interface
1349,2020-02-20 00:24:42.000000000,2020-02-20 03:18:49.000000000,closed,0,Restore SNAPSHOT version.
1348,2020-02-19 23:13:04.000000000,2020-02-19 23:37:20.000000000,closed,0,Patch fix #1109 (bp #1346)
1347,2020-02-19 07:28:18.000000000,2020-02-19 07:50:53.000000000,closed,0,"Upcoming Events: Remove CCC, add Dev Meetings (bp #1345)"
1346,2020-02-19 07:07:29.000000000,2020-02-19 23:12:16.000000000,closed,1,Patch fix #1109
1345,2020-02-18 04:48:49.000000000,2020-02-19 07:27:39.000000000,closed,0,"Upcoming Events: Remove CCC, add Dev Meetings"
1344,2020-02-17 14:37:16.000000000,2020-02-24 23:53:49.000000000,closed,1,Chisel in EDA Playground
1343,2020-02-14 04:22:07.000000000,2020-04-01 02:23:51.000000000,closed,2,Update scalatest to 3.1.0
1342,2020-02-14 04:18:42.000000000,2020-04-02 20:32:02.000000000,closed,1,Update paradise to 2.1.1
1341,2020-02-14 04:18:25.000000000,2020-04-01 02:16:34.000000000,closed,1,Update junit to 4.13
1340,2020-02-14 04:18:18.000000000,2020-04-01 01:52:21.000000000,closed,1,Update sbt-site to 1.3.3
1339,2020-02-14 02:25:39.000000000,1970-01-01 00:00:00.000000001,open,0,WIP: Import elaborated 2
1338,2020-02-13 04:00:39.000000000,2020-02-13 04:23:20.000000000,closed,0,Fix := of Reset and AsyncReset to DontCare (bp #1336)
1337,2020-02-13 03:33:18.000000000,1970-01-01 00:00:00.000000001,open,1,Added Overprovision Widths transform and tests
1336,2020-02-12 08:16:22.000000000,2020-02-13 03:59:57.000000000,closed,0,Fix := of Reset and AsyncReset to DontCare
1335,2020-02-12 02:28:19.000000000,2020-02-12 04:09:41.000000000,closed,0,"Revert ""Bump minor version (#1322)"""
1334,2020-02-12 02:02:48.000000000,2020-04-11 00:55:06.000000000,closed,23,Crash in updateBundleStack() when trying to run tests in parallel
1333,2020-02-12 01:30:18.000000000,2020-02-12 04:48:24.000000000,closed,1,Clone child elements lazily in Vec (bp #1329)
1332,2020-02-12 00:27:11.000000000,2020-02-12 01:03:13.000000000,closed,0,Bump sbt and tool/plugin dependencies.
1330,2020-02-11 14:03:50.000000000,2020-06-02 22:52:12.000000000,closed,1,Initialize memory
1329,2020-02-11 10:26:48.000000000,2020-02-12 01:29:37.000000000,closed,3,Clone child elements lazily in Vec
1328,2020-02-11 00:54:53.000000000,1970-01-01 00:00:00.000000001,open,1,Lazy val ports material ports in parent of modules where the lazy val is defined
1327,2020-02-09 15:28:18.000000000,2020-02-09 20:00:12.000000000,closed,1,Repair build.sc for mill 0.6.0
1326,2020-02-08 06:21:51.000000000,2020-02-11 01:28:07.000000000,closed,0,"Printf: Add support for tabs, and give helpful error messages (#1323)"
1325,2020-02-07 21:31:34.000000000,2020-02-09 09:53:40.000000000,closed,6,README: have a linke to the classic tutorial
1324,2020-02-07 09:39:26.000000000,2020-02-13 23:56:20.000000000,closed,3,fix mill build
1323,2020-02-07 03:34:42.000000000,2020-02-08 06:19:36.000000000,closed,4,"Printf: Add support for tabs, and give helpful error messages"
1322,2020-02-07 02:23:12.000000000,2020-02-07 02:57:47.000000000,closed,0,3.2.3 release
1321,2020-02-07 00:24:24.000000000,2020-02-08 06:22:07.000000000,closed,1,printf doesn't work for \t
1320,2020-02-06 11:36:34.000000000,2020-03-03 04:47:42.000000000,closed,5,"Mux1H: don't special-case (sel: UInt, in: UInt)"
1319,2020-02-05 21:50:48.000000000,2020-02-05 22:14:07.000000000,closed,0,Add Scaladoc about RegNext Unset/Inferred Widths (bp #1318)
1318,2020-02-05 20:56:29.000000000,2020-02-05 21:50:03.000000000,closed,0,Add Scaladoc about RegNext Unset/Inferred Widths
1317,2020-02-02 12:33:47.000000000,2020-02-22 02:11:11.000000000,closed,1,"java.io.IOException: Cannot run program ""dot"": error=2, No such file or directory"
1315,2020-01-28 19:50:16.000000000,2020-02-06 22:17:15.000000000,closed,5,"Emit FIRRTL andr, orr for Bits.{andR, orR}"
1314,2020-01-27 23:46:54.000000000,2020-03-03 04:47:44.000000000,closed,4,Mux1H generates functionally different RTL depending on data type
1313,2020-01-25 06:43:39.000000000,2020-01-25 07:07:22.000000000,closed,0,Fixed code example typo in comment (bp #1294)
1312,2020-01-25 06:17:23.000000000,2020-01-25 06:42:05.000000000,closed,0,Remove redundancy code (bp #1296)
1310,2020-01-24 15:33:23.000000000,1970-01-01 00:00:00.000000001,open,3,Fix syntax error in Pipe example
1309,2020-01-23 22:28:02.000000000,2020-01-23 22:53:11.000000000,closed,0,Big decimal methods for num types.2
1308,2020-01-22 23:38:07.000000000,2020-01-23 00:03:48.000000000,closed,0,Change when/switch thunk type to Any
1307,2020-01-22 00:38:44.000000000,1970-01-01 00:00:00.000000001,open,3,Problems with Interval Inference
1306,2020-01-21 05:49:12.000000000,2020-01-21 06:14:13.000000000,closed,0,specifying type of targets field in ChiselStage (bp #1305)
1305,2020-01-21 05:19:53.000000000,2020-01-21 05:48:32.000000000,closed,0,specifying type of targets field in ChiselStage
1304,2020-01-18 04:53:42.000000000,2020-01-18 05:14:39.000000000,closed,0,Bugfix: Select.instances now works with blackboxes (bp #1303)
1303,2020-01-18 04:21:30.000000000,2020-01-18 04:52:58.000000000,closed,1,Bugfix: Select.instances now works with blackboxes
1302,2020-01-18 03:01:16.000000000,1970-01-01 00:00:00.000000001,open,0,Fixed-width addition doesn't work with an unspecified binary point
1301,2020-01-18 02:57:19.000000000,1970-01-01 00:00:00.000000001,open,5,Add test for fixed-width addition for FixedPoint.
1300,2020-01-18 00:49:35.000000000,2020-01-18 01:02:22.000000000,closed,1,A least a warning on small mistakes
1299,2020-01-13 19:51:50.000000000,2020-06-02 22:57:04.000000000,closed,1,Warning of sbt version
1298,2020-01-11 02:05:10.000000000,2020-01-23 00:03:48.000000000,closed,3,Nested when/.elsewhen statement hits Scala warning
1297,2020-01-10 12:03:01.000000000,1970-01-01 00:00:00.000000001,open,2,asUInt for bundle literals may be inconsistent
1296,2020-01-05 19:56:28.000000000,2020-01-25 06:16:44.000000000,closed,1,Remove redundancy code
1295,2020-01-05 05:17:39.000000000,1970-01-01 00:00:00.000000001,open,2,Incorrectly sized enum results in confusing and verbose error message
1294,2020-01-04 22:29:39.000000000,2020-01-25 06:43:00.000000000,closed,0,Fixed code example typo in comment
1293,2020-01-04 04:15:53.000000000,1970-01-01 00:00:00.000000001,open,0,loadMemoryFromFile() should place readmemh() inline for better compatibility
1292,2020-01-04 04:02:09.000000000,2020-05-15 00:12:25.000000000,closed,2,Chisel creates unused _RAND_* signals which verilator complains about
1291,2020-01-01 19:22:39.000000000,1970-01-01 00:00:00.000000001,open,7,build.sc compilation fails using Chisel3 release-3.2.2 make with mill 0.5.4
1290,2020-01-01 08:32:39.000000000,1970-01-01 00:00:00.000000001,open,0,Can chisel implement printf to a file?
1289,2019-12-31 06:24:22.000000000,1970-01-01 00:00:00.000000001,open,0,Memory with write masks result in confusing layout and readmemh() behaviour
1288,2019-12-23 18:04:02.000000000,2019-12-24 07:29:02.000000000,closed,1,Add module's name in elaborating info
1287,2019-12-23 16:43:47.000000000,1970-01-01 00:00:00.000000001,open,8,"Update logging to have name of design in ""Elaborating design..."""
1286,2019-12-19 18:51:59.000000000,2020-02-11 00:47:55.000000000,closed,3,Fix add other module's port
1285,2019-12-19 05:41:23.000000000,2020-02-03 22:38:45.000000000,closed,0,Add method asBool to Clock.
1284,2019-12-19 03:02:30.000000000,2020-01-24 01:06:53.000000000,closed,2,Provides Double and BigDecimal methods to  access literal values for FixedPoint and Interval
1283,2019-12-18 23:09:52.000000000,2020-01-22 04:47:44.000000000,closed,2,BitPat supports whitespace and underscores
1282,2019-12-18 16:31:47.000000000,2020-07-18 07:42:18.000000000,closed,1,Ignore lazy val when get public fields
1281,2019-12-18 06:04:33.000000000,2020-06-01 20:08:59.000000000,closed,1,IO support for InjectingAspects
1280,2019-12-18 05:20:45.000000000,2020-07-13 22:26:44.000000000,closed,4,Provide an implementation of litOption() for BundleLits
1279,2019-12-18 02:45:54.000000000,2020-06-19 22:32:27.000000000,closed,11,Run chisel test suite with Treadle
1278,2019-12-18 01:42:17.000000000,2019-12-18 02:04:52.000000000,closed,0,Band aid until litOption is implemented for Aggregates. (bp #1277)
1277,2019-12-17 22:48:58.000000000,2019-12-18 01:41:37.000000000,closed,1,Band aid until litOption is implemented for Aggregates.
1276,2019-12-17 01:08:41.000000000,2020-01-22 04:04:32.000000000,closed,3,Remove unused WriteEmitted phase (bp #1273)
1275,2019-12-13 01:10:45.000000000,2020-01-03 04:16:47.000000000,closed,3,Fixed problem creating Interval literals with full ranges
1274,2019-12-12 01:55:02.000000000,2019-12-12 03:17:25.000000000,closed,4, Bug fixes to support code for Interval
1273,2019-12-11 00:47:33.000000000,2019-12-17 01:07:56.000000000,closed,0,Remove unused WriteEmitted phase
1272,2019-12-11 00:29:47.000000000,1970-01-01 00:00:00.000000001,open,0,Make literal handling consistent and reliable for FixedPoint and Interval and others
1271,2019-12-10 21:09:20.000000000,2019-12-10 21:11:44.000000000,closed,0,3.3 lack example
1270,2019-12-10 07:30:15.000000000,2020-02-20 07:23:37.000000000,closed,0,Migrate to Dependency Wrapper
1269,2019-12-07 00:49:53.000000000,2019-12-07 01:26:28.000000000,closed,0,"Revert ""Use macro to materialize CompileOptions in Chisel._ (bp #1253)"""
1268,2019-12-07 00:49:03.000000000,2019-12-07 01:11:29.000000000,closed,0,"Revert ""Compat compile options macro"""
1267,2019-12-06 03:09:15.000000000,1970-01-01 00:00:00.000000001,open,0,API to turn Data into read-only reference
1266,2019-12-05 09:28:48.000000000,2019-12-05 09:51:47.000000000,closed,0,Add ChiselEnum to BundleLiterals (bp #1215)
1265,2019-12-03 05:07:08.000000000,2019-12-03 05:32:10.000000000,closed,0,Fix asTypeOf for Clock (bp #1258)
1264,2019-12-03 04:36:36.000000000,2019-12-03 06:42:04.000000000,closed,2,Remove Jenkins CI from .mergify.yml
1263,2019-12-03 02:55:25.000000000,2019-12-11 01:35:31.000000000,closed,2,Adds a .scalafmt.conf to the repo.
1262,2019-12-03 02:47:00.000000000,1970-01-01 00:00:00.000000001,open,0,Remove 3.2 minus Deprecations
1261,2019-11-30 07:58:42.000000000,2019-11-30 08:18:54.000000000,closed,0,Update README to reflect CCC20 Extension (bp #1260)
1260,2019-11-30 07:37:14.000000000,2019-11-30 07:57:50.000000000,closed,0,Update README to reflect CCC20 Extension
1259,2019-11-30 06:39:05.000000000,2019-11-30 07:05:29.000000000,closed,0,Fix deprecation warning that leaks into user code (bp #1256)
1258,2019-11-30 06:31:03.000000000,2019-12-03 05:06:17.000000000,closed,0,Fix asTypeOf for Clock
1257,2019-11-30 03:59:06.000000000,2019-11-30 04:21:45.000000000,closed,0,Use macro to materialize CompileOptions in Chisel._ (bp #1253)
1256,2019-11-30 02:04:20.000000000,2019-11-30 06:38:13.000000000,closed,10,Fix deprecation warning that leaks into user code
1255,2019-11-28 09:56:37.000000000,1970-01-01 00:00:00.000000001,open,1,Chisel 3.2 Support for soDLA
1254,2019-11-28 05:35:09.000000000,2019-11-28 06:07:45.000000000,closed,1,Fix bidirectional Wire with Analog (bp #1252)
1253,2019-11-28 03:18:03.000000000,2019-11-30 03:55:01.000000000,closed,8,Compat compile options macro
1252,2019-11-27 08:18:24.000000000,2019-11-28 05:29:33.000000000,closed,4,Fix bidirectional Wire with Analog
1251,2019-11-25 09:04:17.000000000,2019-11-25 20:23:49.000000000,closed,6,Enable @chiselName on non-module classes (bp #1209)
1250,2019-11-25 08:59:05.000000000,2019-11-25 21:15:32.000000000,closed,3,Add brief description of (current) chisel versioning and version recommendations. (bp #1180)
1249,2019-11-25 07:37:17.000000000,2019-11-25 07:59:58.000000000,closed,1,Improve naming of anonymous/class-in-function Modules (bp #1224)
1248,2019-11-25 07:22:02.000000000,2019-11-26 01:27:04.000000000,closed,4,Improve error message when assigning from Seq to Vec (bp #1239)
1247,2019-11-23 05:35:19.000000000,2019-11-23 06:23:28.000000000,closed,2,Support literals cast to aggregates as async reset reg init values (bp #1225)
1246,2019-11-23 04:08:36.000000000,2019-11-23 05:31:46.000000000,closed,0,Fix mergify to backports: omit jenkins CI
1245,2019-11-23 02:09:48.000000000,2019-11-23 05:52:43.000000000,closed,3,Add CCC20 Info at README top (bp #1243)
1244,2019-11-22 22:39:24.000000000,2019-11-23 02:04:18.000000000,closed,1,Create .mergify.yml
1243,2019-11-21 23:29:39.000000000,2019-11-22 00:10:55.000000000,closed,3,Add CCC20 Info at README top
1242,2019-11-21 15:06:33.000000000,1970-01-01 00:00:00.000000001,open,0,Explicit - Clock from PeekPokeTester
1241,2019-11-19 21:39:16.000000000,2020-08-18 21:08:21.000000000,closed,1,"One test FAILED but ""All tests passed"""
1240,2019-11-18 08:04:26.000000000,2019-12-19 05:15:45.000000000,closed,2,Different behavior between head and tail
1239,2019-11-18 05:55:19.000000000,2019-11-18 06:19:14.000000000,closed,2,Improve error message when assigning from Seq to Vec
1238,2019-11-18 04:00:53.000000000,2020-02-03 23:37:34.000000000,closed,1,Add asBool to Clock
1237,2019-11-10 15:29:02.000000000,2020-01-08 03:25:30.000000000,closed,6,Remove over design
1236,2019-11-08 22:47:50.000000000,2019-11-09 00:41:05.000000000,closed,0,Add MiMa and CI checks for binary compatibility
1235,2019-11-08 08:19:33.000000000,1970-01-01 00:00:00.000000001,open,4,Fix ExtModule port's suggestedName not work
1234,2019-11-07 21:35:07.000000000,1970-01-01 00:00:00.000000001,open,4,Recursively suggests names to supported Map
1233,2019-11-07 20:40:43.000000000,1970-01-01 00:00:00.000000001,open,0,Bad error message for switch(){is()} if multiple is() with same value.
1232,2019-11-07 03:32:15.000000000,1970-01-01 00:00:00.000000001,open,2,Bad Error Message for Connecting to Input
1231,2019-11-07 01:31:07.000000000,2019-11-07 01:50:57.000000000,closed,0,Bump for 3.2-20191106-SNAPSHOT.
1230,2019-11-07 00:24:53.000000000,1970-01-01 00:00:00.000000001,open,2,Fill 0 returns type instead of value
1229,2019-11-06 05:44:45.000000000,2019-11-08 22:39:14.000000000,closed,2,Add MiMa and CI checks for binary compatibility
1228,2019-11-06 01:17:47.000000000,1970-01-01 00:00:00.000000001,open,5,Adds a link to the Chris Celio style guide
1227,2019-11-05 23:03:36.000000000,2019-11-06 00:50:39.000000000,closed,1,Bump master SNAPSHOT version.
1226,2019-11-05 21:18:36.000000000,2019-11-06 03:18:57.000000000,closed,6,"Revert ""Interval Data Type Support for Chisel (#1210)"""
1225,2019-11-05 07:35:36.000000000,2019-11-06 02:41:48.000000000,closed,5,Support literals cast to aggregates as async reset reg init values
1224,2019-11-02 10:08:52.000000000,2019-11-02 10:50:30.000000000,closed,2,Improve naming of anonymous/class-in-function Modules
1223,2019-11-02 03:37:20.000000000,2019-11-02 10:50:30.000000000,closed,1,Anonymous Modules get bad names
1222,2019-10-30 01:09:57.000000000,1970-01-01 00:00:00.000000001,open,0,None.get for Malformed Bundle
1221,2019-10-29 00:59:50.000000000,1970-01-01 00:00:00.000000001,open,0,chisel3.Driver.execute seems to emit anno file after FIRRTL invocation now
1220,2019-10-29 00:21:33.000000000,1970-01-01 00:00:00.000000001,open,0,Better error message for Vec mono-connected to Seq
1219,2019-10-26 01:26:02.000000000,1970-01-01 00:00:00.000000001,open,0,Add stacked source locators 
1218,2019-10-24 06:48:27.000000000,1970-01-01 00:00:00.000000001,open,0,User feedback from Hacker News regarding the performance
1217,2019-10-24 02:44:49.000000000,1970-01-01 00:00:00.000000001,open,0,Added Tracker API to record name changes
1216,2019-10-23 21:36:19.000000000,2019-10-23 21:59:49.000000000,closed,2,Make ChiselStage targets not private
1215,2019-10-22 09:13:14.000000000,2019-12-05 09:27:57.000000000,closed,6,Add ChiselEnum to BundleLiterals
1214,2019-10-22 04:18:53.000000000,2019-12-05 09:39:07.000000000,closed,2,Enum Support in BundleLiterals
1213,2019-10-21 18:26:19.000000000,2020-03-25 03:00:17.000000000,closed,1,Deprecate Driver methods in favor of ChiselStage
1212,2019-10-21 11:17:47.000000000,2019-10-21 22:11:03.000000000,closed,4,Failed to bore submodule signal to current module
1211,2019-10-17 06:16:07.000000000,2019-10-31 04:13:10.000000000,closed,10,Could you please write a tutorial on how to use Chisel3/firrtl in an offline PC?
1210,2019-10-17 02:57:48.000000000,2019-10-19 06:44:09.000000000,closed,0,Interval Data Type Support for Chisel
1209,2019-10-14 19:46:39.000000000,2019-11-16 00:25:06.000000000,closed,10,Enable @chiselName on non-module classes
1208,2019-10-14 19:18:30.000000000,2019-12-03 00:29:09.000000000,closed,3,Improve AsyncResetSpec test-cases
1207,2019-10-13 14:36:49.000000000,2019-10-18 21:04:10.000000000,closed,2,not found: object chisel3
1206,2019-10-10 18:23:36.000000000,2020-02-23 01:09:35.000000000,closed,3,Added jvmopts and scalafix scripts
1205,2019-10-08 00:11:59.000000000,2019-10-08 00:21:01.000000000,closed,1,Use masked litOption comparisons to detect exhaustive MuxLookup
1204,2019-10-04 11:14:19.000000000,2019-10-18 21:03:15.000000000,closed,2,posedge memory 
1203,2019-10-01 23:00:31.000000000,2020-06-09 01:06:57.000000000,closed,0,ScalaFix support from #1182
1202,2019-10-01 21:59:33.000000000,1970-01-01 00:00:00.000000001,open,3,Removeunused
1201,2019-10-01 21:16:52.000000000,2019-11-06 18:44:58.000000000,closed,1,Don't use MuxLookup default for full mapping
1200,2019-10-01 18:25:33.000000000,1970-01-01 00:00:00.000000001,open,0,Esoteric Reverse
1199,2019-10-01 17:47:56.000000000,1970-01-01 00:00:00.000000001,open,4,Mux Trees
1198,2019-10-01 05:38:09.000000000,1970-01-01 00:00:00.000000001,open,6,[rfc] Case/If Else Statement Emission
1197,2019-09-29 06:46:05.000000000,2019-12-19 04:54:47.000000000,closed,4, why the code of statemachine generate if-else statement instead of case statement with Verilog
1196,2019-09-28 19:07:20.000000000,2019-10-08 18:23:53.000000000,closed,1,Fix direction of dynamic index in complex Vec
1195,2019-09-28 05:14:19.000000000,2019-12-19 04:55:55.000000000,closed,7,Test Failed with chisel-testers  
1194,2019-09-27 23:52:07.000000000,2019-10-08 01:03:23.000000000,closed,4,Strip Object and Outer Class from desiredName
1193,2019-09-26 21:43:35.000000000,2019-09-27 23:24:03.000000000,closed,2,More README.md fixes
1192,2019-09-26 01:42:10.000000000,2019-10-08 18:23:53.000000000,closed,3,Unexpected behavior when composing Flipped and Vec
1191,2019-09-26 00:25:32.000000000,2019-09-26 00:49:09.000000000,closed,0,Use raw link for FIR filter
1190,2019-09-25 23:31:52.000000000,2019-09-25 23:58:40.000000000,closed,0,Readme Fixes
1189,2019-09-24 12:28:42.000000000,1970-01-01 00:00:00.000000001,open,1,"Get width of value using the size of string for UInt, SInt, ..."
1188,2019-09-24 02:16:26.000000000,2019-10-01 02:22:14.000000000,closed,0,Bump sbt to 1.3.2
1187,2019-09-24 00:13:49.000000000,1970-01-01 00:00:00.000000001,open,12,Absorb rocket.DecodeLogic into Standard Library
1186,2019-09-23 22:12:46.000000000,2019-09-23 22:54:39.000000000,closed,4,[Do not merge] Possible workaround for #1184/#871
1185,2019-09-23 17:38:41.000000000,1970-01-01 00:00:00.000000001,open,2,Enum(n) error better message
1184,2019-09-23 14:03:24.000000000,1970-01-01 00:00:00.000000001,open,10,Chisel does not generate error if size argument is not .W in RegInit
1183,2019-09-19 03:30:10.000000000,2020-02-04 01:42:40.000000000,closed,4,Add read-under-write parameter to SyncReadMem
1182,2019-09-14 14:29:02.000000000,2019-10-01 23:06:36.000000000,closed,1,Removeunused
1181,2019-09-14 14:14:20.000000000,2019-09-17 20:06:25.000000000,closed,2,Updated to sbt 1.3.0
1180,2019-09-14 03:48:54.000000000,2019-11-13 00:22:48.000000000,closed,2,Add brief description of (current) chisel versioning and version recommendations.
1179,2019-09-14 02:43:08.000000000,2019-09-17 01:41:40.000000000,closed,0,Bump Scala to 2.12.10
1178,2019-09-13 01:38:22.000000000,1970-01-01 00:00:00.000000001,open,0,TopWiring API
1177,2019-09-13 01:31:56.000000000,2019-09-13 21:05:58.000000000,closed,1,Fix Queue.apply for size 0 in chisel3._ code
1176,2019-09-12 22:00:00.000000000,2019-09-13 23:19:12.000000000,closed,1,Add requirements to Queue class
1175,2019-09-12 20:06:57.000000000,2019-10-21 22:56:27.000000000,closed,3,Internal BoringUtils.bore Bug Fix
1174,2019-09-09 19:56:23.000000000,2019-09-09 20:28:49.000000000,closed,0,Switch to new API links
1173,2019-09-08 19:33:41.000000000,2019-09-08 20:16:15.000000000,closed,0,Add Chisel Cheatsheet Latest Release Link
1172,2019-09-06 19:59:54.000000000,2019-09-12 22:34:02.000000000,closed,1,TileLink IP
1171,2019-09-05 12:45:48.000000000,2019-09-30 18:13:13.000000000,closed,4,Tester sending incorrect signal to verilator when testing RRArbiter with 0 bitwidth
1170,2019-09-04 02:54:04.000000000,1970-01-01 00:00:00.000000001,open,0,Incorrect Error Message in Data.connect(...)
1169,2019-09-02 05:16:53.000000000,2019-09-08 20:16:15.000000000,closed,1,chisel cheatsheet link in README.md needs update
1168,2019-08-31 07:12:10.000000000,1970-01-01 00:00:00.000000001,open,6,Bits.scala cleanup part 2
1167,2019-08-30 16:04:44.000000000,2019-09-14 13:51:15.000000000,closed,0,First pass refactoring
1166,2019-08-28 20:49:33.000000000,2019-10-08 01:03:23.000000000,closed,0,Default desiredName and Inner Classes / Objects
1165,2019-08-23 22:45:14.000000000,2019-08-28 23:51:36.000000000,closed,4,Refactor of Bits.scala
1164,2019-08-23 02:13:42.000000000,1970-01-01 00:00:00.000000001,open,0,Add UInt.asBools to minimize differences between 3.1.x and 3.2
1163,2019-08-23 00:57:09.000000000,1970-01-01 00:00:00.000000001,open,41,Remove implicit width truncation / Don't repeat Verilog's assignment issue in Chisel
1162,2019-08-20 21:59:26.000000000,2019-09-11 20:09:06.000000000,closed,4,"Move dontTouch, RawModule, and MultiIOModule out of experimental"
1161,2019-08-15 03:41:34.000000000,2019-08-20 00:19:25.000000000,closed,3,"Move the toBool{,s} deprecation warnings to the initial methods instead of the macro expansions."
1160,2019-08-15 01:59:28.000000000,2019-08-28 06:11:46.000000000,closed,0,Fix Stack Trace Trimming in Driver
1159,2019-08-14 15:42:53.000000000,2019-08-28 06:11:46.000000000,closed,0,chisel3.Driver.execute tries to run firrtl even if Chisel fails
1158,2019-08-13 20:43:09.000000000,2019-09-06 02:44:31.000000000,closed,0,Bump dependency versions
1157,2019-08-13 20:41:56.000000000,1970-01-01 00:00:00.000000001,open,0,Reduce scalastyle warnins - no functional changes.
1156,2019-08-13 14:00:31.000000000,2019-09-10 02:32:13.000000000,closed,0,Bump Scala to 2.12.9
1155,2019-08-13 08:51:51.000000000,2019-08-16 03:52:37.000000000,closed,0,Dependency API (take 2)
1154,2019-08-13 02:53:51.000000000,1970-01-01 00:00:00.000000001,open,1,ExtModule's lacked support built in support for providing
1153,2019-08-13 01:27:57.000000000,1970-01-01 00:00:00.000000001,open,0,Added length to Printable
1152,2019-08-12 19:50:36.000000000,2019-08-19 20:09:07.000000000,closed,2,Refactor: remove redundant code
1151,2019-08-12 19:42:44.000000000,2019-08-12 20:31:46.000000000,closed,3,java.lang.NullPointerException instead of scala.UnitializedFieldE…
1150,2019-08-09 17:06:01.000000000,1970-01-01 00:00:00.000000001,open,5,Add sourceInfo to Data.connect exception messages
1149,2019-08-08 22:15:20.000000000,2019-08-08 22:43:50.000000000,closed,0,Update website references to the new website
1148,2019-08-08 02:07:10.000000000,2019-08-09 02:53:02.000000000,closed,0,Require target is hardware for Vec.apply(a: UInt)
1147,2019-08-07 01:14:42.000000000,2019-08-07 02:33:52.000000000,closed,1,Avoid when(reset) construct in LFSR
1146,2019-08-06 04:19:22.000000000,1970-01-01 00:00:00.000000001,open,3,Added Chisel documentation generation.
1145,2019-08-02 08:14:10.000000000,2020-03-16 21:13:45.000000000,closed,3,Blackbox code for a part 
1144,2019-08-02 05:23:54.000000000,1970-01-01 00:00:00.000000001,open,8,Counter-intuitive user experience (UX) for simple constant addition
1143,2019-07-31 23:52:54.000000000,2019-08-01 02:38:55.000000000,closed,0,Improve compatibility mode testing
1142,2019-07-31 20:39:52.000000000,2019-07-31 21:06:54.000000000,closed,0,Fixup and enable Dummy CompatibilitySpec test
1141,2019-07-31 19:46:50.000000000,2019-07-31 20:12:46.000000000,closed,0,Fix shift register in README
1140,2019-07-31 04:24:58.000000000,1970-01-01 00:00:00.000000001,open,6,Circular-shift (rotate) operations for UInt
1139,2019-07-31 02:31:59.000000000,2019-08-02 00:26:09.000000000,closed,3,Remove Deprecations since before 3.2
1138,2019-07-30 18:55:52.000000000,2019-07-30 22:14:52.000000000,closed,1,"Core deprecation ""since"" should be ""3.2"" not ""3.3"""
1137,2019-07-30 08:15:38.000000000,2019-07-31 12:05:23.000000000,closed,3,Error generate code to RTL with blackbox
1136,2019-07-28 07:23:41.000000000,2020-02-11 02:38:45.000000000,closed,3,Make Queue.irrevocable work properly in chisel3
1135,2019-07-27 21:12:05.000000000,1970-01-01 00:00:00.000000001,open,5,Circular shift operation
1134,2019-07-27 13:04:47.000000000,2020-02-11 02:38:45.000000000,closed,5,Queue.irrevocable
1133,2019-07-26 02:11:09.000000000,1970-01-01 00:00:00.000000001,open,12,Basic hardware type-hierarchy cleanup
1132,2019-07-25 17:24:39.000000000,1970-01-01 00:00:00.000000001,open,0,chiselName on abstract classes with unimplemented methods chokes compilation
1131,2019-07-25 15:42:07.000000000,1970-01-01 00:00:00.000000001,open,5,Posedge and negedge signal
1130,2019-07-25 13:50:36.000000000,2019-07-26 12:53:23.000000000,closed,13,Reference io is not fully initialized
1129,2019-07-25 00:19:01.000000000,2019-07-25 00:49:13.000000000,closed,0,Fix Num.+ Scaladoc
1128,2019-07-23 21:30:35.000000000,1970-01-01 00:00:00.000000001,open,1,add toTarget and toAbsoluteTarget
1127,2019-07-19 21:16:31.000000000,1970-01-01 00:00:00.000000001,open,2,[WIP] add clock edge annotation support 
1126,2019-07-19 20:53:22.000000000,2019-12-11 01:38:39.000000000,closed,4,Standard code formatting
1125,2019-07-17 16:37:29.000000000,1970-01-01 00:00:00.000000001,open,5,Type after shift in IntelliJ
1124,2019-07-16 20:24:52.000000000,1970-01-01 00:00:00.000000001,open,1,Submit VerifyConnectionProperties.scala as a separate PR
1123,2019-07-16 14:18:50.000000000,2019-07-16 15:12:29.000000000,closed,0,fix typo in README.md
1122,2019-07-12 07:49:12.000000000,2019-07-12 09:55:27.000000000,closed,2,About Memory Port when add --repl-seq-mem command to generate verilog
1121,2019-07-09 18:44:13.000000000,2019-07-11 14:51:54.000000000,closed,7,UNRESOLVED DEPENDENCIES  
1120,2019-07-04 10:35:01.000000000,2019-08-26 12:04:40.000000000,closed,6,"add toTarget for NamedComponent, and Module, deprcate toNamed."
1119,2019-07-02 08:30:12.000000000,1970-01-01 00:00:00.000000001,open,3,Assign Clock equal to 1
1118,2019-07-02 06:28:02.000000000,2019-07-02 10:48:39.000000000,closed,3,Reference io is not fully initialized
1117,2019-06-26 21:34:32.000000000,1970-01-01 00:00:00.000000001,open,1,ExtModule needs utils like BlackBox has
1116,2019-06-26 02:55:17.000000000,2019-06-26 22:19:32.000000000,closed,0,Use Verilator 4.016
1115,2019-06-26 02:40:20.000000000,2019-07-08 22:35:14.000000000,closed,0,Analog dont care+no analog mono+connection properties
1114,2019-06-24 21:44:48.000000000,1970-01-01 00:00:00.000000001,open,5,Stage/Phase exception processing hides expected exceptions
1113,2019-06-24 14:29:37.000000000,1970-01-01 00:00:00.000000001,open,0,Space in setTargetDirName() causes Verilator to fail
1112,2019-06-23 21:19:00.000000000,1970-01-01 00:00:00.000000001,open,5,DontTouchNotFoundException: Component marked dontTouch (DataCache.cacheStateName) not found!
1111,2019-06-20 10:58:32.000000000,2019-07-23 09:33:41.000000000,closed,16,New Website
1110,2019-06-14 12:18:59.000000000,2019-06-19 18:39:45.000000000,closed,0,Ducky readme changes
1109,2019-06-13 11:08:33.000000000,2020-02-19 23:12:18.000000000,closed,5,Bad error message when using experimental.IO
1108,2019-06-12 22:41:56.000000000,1970-01-01 00:00:00.000000001,open,0,"BlackBoxUtils use a BlackBox self-type, should be BaseBlackBox?"
1107,2019-06-08 00:19:55.000000000,2019-06-08 00:33:16.000000000,closed,0,Additional README.md updates
1106,2019-06-04 22:02:29.000000000,2019-06-19 21:07:58.000000000,closed,8,First crack at updating the readme
1105,2019-06-03 16:13:19.000000000,2019-06-17 23:19:57.000000000,closed,6,adding vec initialisation in chisel3 cheat sheet
1104,2019-06-02 11:46:16.000000000,2019-06-25 02:04:10.000000000,closed,0,Fixes @chiselName issue for modules with nested ChiselEnum
1103,2019-05-31 11:53:51.000000000,2019-09-19 23:37:48.000000000,closed,3,Add running one testcase to mill
1102,2019-05-29 14:52:35.000000000,2019-06-25 15:53:58.000000000,closed,1,Is there a quick method to  initialize all register with zero by reset signal rather than system function $random?
1101,2019-05-23 06:19:07.000000000,2019-05-23 06:21:26.000000000,closed,1,What doew the operator '<>' mean?
1100,2019-05-23 01:48:37.000000000,2019-06-25 02:04:10.000000000,closed,3,@chiselName on a Module with a nested ChiselEnum results an error
1099,2019-05-22 02:48:44.000000000,2019-05-22 04:01:32.000000000,closed,0,Minor Scaladoc update
1098,2019-05-16 22:11:12.000000000,1970-01-01 00:00:00.000000001,open,1,BlackBox IOs have wrong directions sometimes
1097,2019-05-15 07:28:54.000000000,2019-05-18 06:21:23.000000000,closed,8,strange problem when i use when and otherwise
1096,2019-05-14 01:12:10.000000000,2019-05-22 06:52:14.000000000,closed,0,Include snapshots by default in mill
1095,2019-05-13 21:26:04.000000000,2019-05-13 21:50:27.000000000,closed,1,A number of style/import cleanups to chisel-stage
1094,2019-05-11 00:08:10.000000000,2019-05-11 00:29:28.000000000,closed,0,Change LFSR16 deprecation from 3.3 -> 3.2
1093,2019-05-10 11:39:16.000000000,2019-05-10 18:07:36.000000000,closed,2,Fix LFSR regression
1092,2019-05-10 01:11:52.000000000,2019-05-10 04:13:55.000000000,closed,3,"LFSR/PRNG Asynchronous Safety, Use Vec[Bool] to store internal state"
1091,2019-05-09 00:52:22.000000000,2019-05-10 03:35:11.000000000,closed,2,Fix treatment of Vec of Analog and Vec of Bundle of Analog
1090,2019-05-07 18:27:20.000000000,1970-01-01 00:00:00.000000001,open,2,Allow internal tests to set whether or not a VCD should be dumped
1089,2019-05-07 05:07:12.000000000,1970-01-01 00:00:00.000000001,open,0,Unhelpful error if you accidentally try to bitselect low to high
1088,2019-05-06 23:51:55.000000000,2019-05-09 21:55:54.000000000,closed,11,PRNG and LFSR Utils
1087,2019-05-06 23:46:10.000000000,1970-01-01 00:00:00.000000001,open,0,ECC Utils
1086,2019-05-04 06:03:21.000000000,2019-05-05 11:51:19.000000000,closed,0,Expand upon ScalaDoc in Driver
1085,2019-04-30 13:06:15.000000000,1970-01-01 00:00:00.000000001,open,2,[RFC] Warning/Error if CDC not managed correctly
1084,2019-04-27 04:11:04.000000000,1970-01-01 00:00:00.000000001,open,0,Define isLit for Bundle Literals
1083,2019-04-26 23:14:34.000000000,2019-05-10 03:35:10.000000000,closed,0,Vec of Analog is broken
1082,2019-04-24 23:34:57.000000000,2019-04-25 00:07:14.000000000,closed,0,Add back Int forms of Mem do_apply methods
1081,2019-04-24 02:13:16.000000000,1970-01-01 00:00:00.000000001,open,1,"Bit Slice with (start, length) instead of (start, end)"
1080,2019-04-23 10:12:45.000000000,2019-06-04 16:56:30.000000000,closed,0,Dependency API
1079,2019-04-23 03:07:13.000000000,2019-05-02 06:55:21.000000000,closed,6,Make asTypeOf work for bundles with zero-width fields.
1078,2019-04-23 01:14:08.000000000,2019-05-20 21:07:34.000000000,closed,0,Repackagecore rebase
1077,2019-04-20 22:54:00.000000000,2019-08-13 02:49:43.000000000,closed,1,Aspect-Oriented Programming for Chisel
1076,2019-04-20 05:43:51.000000000,2019-04-24 03:24:20.000000000,closed,6,Change size of memories from Int to BigInt
1075,2019-04-20 03:30:25.000000000,2019-05-02 06:55:21.000000000,closed,0,asTypeOf broken for bundles with zero-width fields
1074,2019-04-19 23:55:22.000000000,1970-01-01 00:00:00.000000001,open,0,Investigate behaviour of Vec(Record()) and nested Vec
1073,2019-04-18 22:27:55.000000000,2020-06-08 21:29:40.000000000,closed,5,Grouping Chisel API
1072,2019-04-18 09:50:16.000000000,1970-01-01 00:00:00.000000001,open,2,Make wrapper class like DecoupledIO as functor
1071,2019-04-17 21:23:09.000000000,2019-05-10 18:12:34.000000000,closed,10,IO(Analog) fix for RawModule
1070,2019-04-17 05:48:33.000000000,2019-04-20 11:08:39.000000000,closed,0,-
1069,2019-04-17 05:38:48.000000000,2019-12-18 23:11:51.000000000,closed,6,BitPat.pase bug fixed
1068,2019-04-15 22:21:31.000000000,2019-04-15 23:48:20.000000000,closed,0,Style nitpick
1067,2019-04-14 09:31:27.000000000,1970-01-01 00:00:00.000000001,open,1,[RFC] Add standalone asyncqueue librarys to experimental.
1066,2019-04-13 04:55:51.000000000,2019-04-16 00:07:12.000000000,closed,1,Avoid silently truncating BigInt to Int
1065,2019-04-12 02:53:50.000000000,2019-05-14 05:08:26.000000000,closed,1,RawModule with no reset should be able to use withClock method.
1064,2019-04-11 06:20:56.000000000,2019-04-20 00:02:36.000000000,closed,6,Fix wrong directionality for Vec(Flipped())
1063,2019-04-11 04:57:45.000000000,2019-04-20 00:02:35.000000000,closed,7,"Weird binding/directionality issue with Vec(n, Flipped(...))"
1062,2019-04-10 20:31:06.000000000,2019-04-10 20:32:23.000000000,closed,1,Missing LICENCE file
1061,2019-04-10 20:23:55.000000000,1970-01-01 00:00:00.000000001,open,11,"Add user-friendly DecoupledIn, DecoupledOut objects"
1060,2019-04-10 20:13:08.000000000,2019-04-13 02:10:04.000000000,closed,9,Hide awkward DecoupledIO .bits attribute from user
1059,2019-04-04 14:26:21.000000000,1970-01-01 00:00:00.000000001,open,8,Modifying the name of the module that comes from Chisel Library.
1058,2019-03-31 00:15:41.000000000,1970-01-01 00:00:00.000000001,open,1,Expand APIs that support ChiselEnum
1057,2019-03-30 09:32:30.000000000,2019-04-27 04:07:42.000000000,closed,15,[proposal] Bundle literals implementation
1056,2019-03-30 03:30:07.000000000,2019-07-19 09:39:29.000000000,closed,10,Support Analog DontCare bulk-connect
1055,2019-03-29 10:59:44.000000000,1970-01-01 00:00:00.000000001,open,0,API supports for ValidIO
1054,2019-03-28 19:23:42.000000000,2019-03-28 20:32:43.000000000,closed,0,Make core.DontCare private to chisel3
1053,2019-03-26 23:10:17.000000000,2019-03-27 02:44:04.000000000,closed,5,Try to eliminate JVM hang due to static initialization deadlock
1052,2019-03-26 02:19:57.000000000,2019-04-13 00:00:00.000000000,closed,1,Implement connectFromBits in ChiselEnum
1051,2019-03-26 01:39:02.000000000,2019-03-26 10:49:15.000000000,closed,1,Allow naming annotation to work outside builder context
1050,2019-03-23 02:00:08.000000000,2019-04-02 01:00:56.000000000,closed,7,Detect bundle aliasing
1049,2019-03-23 00:50:54.000000000,2019-03-23 02:04:03.000000000,closed,0,Add Record to type hierarchy documentation
1048,2019-03-23 00:14:46.000000000,2019-03-23 01:17:09.000000000,closed,0,Undeprecate isLit
1047,2019-03-22 06:02:14.000000000,2019-03-26 01:04:32.000000000,closed,3,Check field referential equality in autoclonetype
1046,2019-03-22 05:20:13.000000000,2019-03-26 10:49:15.000000000,closed,1,Better debug visibility / error messages for chiselName
1045,2019-03-22 03:38:32.000000000,2019-03-22 05:21:08.000000000,closed,3,Remove @chiselName from MixedVec
1044,2019-03-22 02:12:38.000000000,2019-03-22 02:57:33.000000000,closed,5,Change == to reference equality (eq) in Data print
1043,2019-03-21 03:31:37.000000000,2019-03-21 03:57:25.000000000,closed,2,Replace textual release version with Shields SemVer badge.
1042,2019-03-19 16:50:34.000000000,2019-03-19 17:16:42.000000000,closed,2,Register declared inside a when block executes unconditionally
1041,2019-03-19 02:54:08.000000000,2020-04-27 22:24:28.000000000,closed,1,withClock calls withClockAndReset which causes error in RawModule with no reset
1040,2019-03-19 01:37:50.000000000,2019-03-24 02:50:19.000000000,closed,1,Aggregate coverage - aggregate tests but not publishing
1039,2019-03-18 16:45:11.000000000,2019-03-19 02:40:11.000000000,closed,3,The contradiction of Width Inference
1038,2019-03-17 06:22:03.000000000,2019-03-26 01:04:32.000000000,closed,0,Check referential equality of source and destination bundle fields in autoclonetype
1037,2019-03-16 03:52:31.000000000,2019-03-18 23:17:34.000000000,closed,0,Split #974 into two PRs - scalastyle updates
1036,2019-03-16 02:47:51.000000000,2019-03-16 03:02:15.000000000,closed,0,Fix typo in link
1035,2019-03-16 00:50:53.000000000,2019-03-20 21:06:19.000000000,closed,2,Mill support for Chisel3
1034,2019-03-15 00:50:14.000000000,2019-03-15 01:26:34.000000000,closed,0,Decouple implementation details from LoadMemoryAnnotation.
1033,2019-03-14 13:09:21.000000000,2019-03-16 03:38:47.000000000,closed,0,Tighten inferred width for PopCount
1032,2019-03-13 20:52:07.000000000,2019-03-13 22:11:59.000000000,closed,1,Update recommended verilator version to 4.006
1031,2019-03-12 02:36:58.000000000,2019-03-22 05:21:08.000000000,closed,6,Unable to poke value to dynamically generated MixedVec Bundle
1030,2019-03-05 14:16:43.000000000,2019-03-06 08:51:57.000000000,closed,5,Generic Type for Module Generation
1029,2019-02-28 23:09:00.000000000,1970-01-01 00:00:00.000000001,open,4,Mismatch between wiki saying bitwise reductions work on SInts and implementation which does not
1028,2019-02-25 23:59:21.000000000,2019-02-26 05:52:53.000000000,closed,0,Docs for ListLookup
1027,2019-02-25 00:57:16.000000000,2019-03-22 02:57:32.000000000,closed,0,Calling == in bindingToString can cause a weird crash
1026,2019-02-20 05:47:42.000000000,2019-02-20 23:00:03.000000000,closed,0,Update templates to include documentation.
1025,2019-02-20 05:42:00.000000000,2019-02-20 06:58:47.000000000,closed,0,Update README to reference the bootcamp
1024,2019-02-19 06:48:03.000000000,2019-03-16 00:15:33.000000000,closed,1,Generate better names for Pipe via TransitName
1023,2019-02-19 06:21:15.000000000,2019-02-19 23:52:27.000000000,closed,1,"Valid/Pipe Improvements: Scaladoc, latency requirement"
1022,2019-02-18 22:39:30.000000000,2019-05-13 21:01:56.000000000,closed,2,Miscellaneous Scaladoc Cleanup
1021,2019-02-17 05:54:55.000000000,2019-02-20 04:05:29.000000000,closed,1,Util doc lsfr
1020,2019-02-17 01:45:29.000000000,2019-03-23 15:11:36.000000000,closed,3,RegNext logic for Bundle should be updated
1019,2019-02-16 07:59:03.000000000,2019-03-11 16:09:13.000000000,closed,5,"ScalaDocs improvement for utils Math, MixedVec"
1018,2019-02-16 05:06:56.000000000,2019-02-20 03:30:12.000000000,closed,0,Documentation for Reg utilities
1017,2019-02-16 05:04:31.000000000,2019-02-20 05:46:08.000000000,closed,5,Add Scaladoc for chisel3.util.TransitName
1016,2019-02-16 04:57:39.000000000,2019-02-20 01:29:37.000000000,closed,0,ScalaDoc for OneHot
1015,2019-02-16 04:40:34.000000000,2019-06-11 11:45:35.000000000,closed,6,"Added documentation to Decoupled, Conditionals, Counter"
1014,2019-02-16 03:52:07.000000000,2019-02-20 09:15:36.000000000,closed,3,ScalaDoc for Mux (examples added)
1013,2019-02-16 02:17:38.000000000,2019-02-20 05:14:40.000000000,closed,7,Mainline Chisel multi-clock functionality
1012,2019-02-13 02:43:09.000000000,2019-04-11 04:45:56.000000000,closed,4,Vec of modules incorrectly passing paramaters
1011,2019-02-09 01:36:33.000000000,2019-08-13 13:37:00.000000000,closed,22,Add support for asynchronous reset
1010,2019-02-07 00:56:26.000000000,1970-01-01 00:00:00.000000001,open,6,Emit fewer _T variables
1009,2019-02-06 03:03:43.000000000,2019-02-20 05:14:40.000000000,closed,1,[RFC] Mainline withClockAndReset and friends out of experimental
1008,2019-01-29 12:33:36.000000000,2019-03-24 00:40:01.000000000,closed,7,move doNotDedup to experimental
1007,2019-01-28 07:21:38.000000000,1970-01-01 00:00:00.000000001,open,5,Operations returns an OpBinding value regardless of whether all operand is literal or not
1006,2019-01-26 05:52:22.000000000,2019-05-24 23:24:29.000000000,closed,2,[Strawman RFC] Packages
1005,2019-01-26 05:29:48.000000000,1970-01-01 00:00:00.000000001,open,2,[RFC] Bundle and Vec .Lit and .Wire
1004,2019-01-26 03:42:42.000000000,2019-06-04 03:22:43.000000000,closed,5,Chisel stage
1003,2019-01-26 02:54:19.000000000,1970-01-01 00:00:00.000000001,open,0,Be able to specify initial value for LFSR16
1002,2019-01-26 02:41:56.000000000,2019-02-02 01:31:49.000000000,closed,0,Queue Tests
1001,2019-01-26 02:39:05.000000000,1970-01-01 00:00:00.000000001,open,0,Notification on moving to WireDefault
1000,2019-01-25 00:07:49.000000000,2019-04-16 22:32:30.000000000,closed,2,Fork all sbt tasks
999,2019-01-24 04:48:41.000000000,2020-05-18 20:41:32.000000000,closed,8,Reg enable valid construction
998,2019-01-23 03:36:41.000000000,2019-01-23 04:39:34.000000000,closed,1,Import aliases for chisel3.core
997,2019-01-22 23:48:58.000000000,2019-01-24 00:12:01.000000000,closed,0,Bump copyright year
996,2019-01-22 18:05:19.000000000,2019-01-24 13:02:49.000000000,closed,19,Latest merge with experimental fails
995,2019-01-22 05:48:17.000000000,2019-01-22 10:31:07.000000000,closed,3,Support DontCare in Mux and cloneSupertype
994,2019-01-22 02:06:05.000000000,2019-01-22 05:24:44.000000000,closed,5,Unify internal (chisel3.core) and external (chisel3 / chisel3.experimental) Module class names
993,2019-01-21 08:18:21.000000000,2019-11-15 08:18:39.000000000,closed,4,Inconsistent printf with firrtl backend
992,2019-01-19 05:08:10.000000000,2019-01-23 02:13:07.000000000,closed,0,Remove ghpages
991,2019-01-19 04:56:24.000000000,2019-01-19 05:23:27.000000000,closed,1,Purge bin
990,2019-01-19 02:40:51.000000000,1970-01-01 00:00:00.000000001,open,1,Consider Using Scalafix and/or Scalafmt for linting and possibly code rewriting
989,2019-01-18 04:57:57.000000000,2019-01-23 20:24:44.000000000,closed,6,"getWidth not working on hardware generated by ""asUInt"" and parameterized IO bundles."
988,2019-01-18 03:00:42.000000000,2019-01-18 04:13:23.000000000,closed,0,Generate better code for UInt.andR
987,2019-01-18 02:57:03.000000000,2019-01-18 08:44:17.000000000,closed,10,Fix scaladoc for UInt.unary_!
986,2019-01-17 06:27:04.000000000,2019-01-26 12:24:02.000000000,closed,7,"WireDefault instead of WireInit, keep WireInit around"
985,2019-01-17 04:13:51.000000000,2019-01-23 04:06:09.000000000,closed,7,Define Data .toString
984,2019-01-15 20:27:06.000000000,1970-01-01 00:00:00.000000001,open,0,Feature discussion | Generating SystemVerilog assertions from Chisel
983,2019-01-12 11:02:49.000000000,1970-01-01 00:00:00.000000001,open,0,Real Verilog tables from Chisel Vecs
982,2019-01-12 04:10:01.000000000,2019-01-12 04:37:30.000000000,closed,0,"Improve chiselName to name Iterable[Data], Option[Data]"
981,2019-01-12 02:02:36.000000000,2019-01-26 03:40:25.000000000,closed,2,Chisel Stage
980,2019-01-11 05:28:01.000000000,1970-01-01 00:00:00.000000001,open,2,Exception handling
979,2019-01-10 04:30:17.000000000,2019-01-10 04:55:21.000000000,closed,0,Avoid procedural wire assignment in test resource
978,2019-01-09 10:15:04.000000000,2019-01-23 01:07:16.000000000,closed,0,Boring utils dedup fix
977,2019-01-08 06:49:30.000000000,2019-10-17 02:53:25.000000000,closed,2,Upstream intervals 1
976,2019-01-06 17:06:32.000000000,2019-03-23 15:41:05.000000000,closed,2,BlackBox parametrization
975,2019-01-05 04:55:08.000000000,2019-01-07 22:52:35.000000000,closed,0,Add explicit Sonatype resolvers so SNAPSHOTs can be found remotely.
974,2019-01-05 04:01:46.000000000,2019-03-19 01:53:02.000000000,closed,2,Aggregate coverage - aggregate tests but not publishing
973,2019-01-04 16:48:07.000000000,2019-01-04 20:06:27.000000000,closed,1,How to push Rocket to use local FIRRTL and Chisel ?
972,2018-12-30 14:38:52.000000000,1970-01-01 00:00:00.000000001,open,0,"In the process of Chisel to FIRRTL, the ArrayBuffer how to generate FIRRTL after adding Command?"
971,2018-12-28 12:00:32.000000000,2018-12-28 12:50:25.000000000,closed,1,Can't find field of aggregate Memory in nested Module
970,2018-12-27 09:31:18.000000000,2018-12-27 23:14:16.000000000,closed,1,Use updated LoadMemoryAnnotation
969,2018-12-27 07:12:33.000000000,2019-11-15 04:30:46.000000000,closed,1,Where is import scala.reflect.macros.blackbox.Context?
968,2018-12-27 00:44:22.000000000,2018-12-28 00:32:44.000000000,closed,3,loadMemoryFromFile doesn't work with memories of aggregate types
967,2018-12-26 23:54:18.000000000,2019-01-08 03:17:52.000000000,closed,5,Fix build error due to scala bug #11125
966,2018-12-21 15:17:04.000000000,2019-01-19 04:58:59.000000000,closed,3,Remove GhpagesPlugin.
965,2018-12-19 05:44:07.000000000,1970-01-01 00:00:00.000000001,open,4,Failure when comparing against large UInt literal
964,2018-12-19 01:53:04.000000000,2018-12-24 08:13:55.000000000,closed,0,Add Windows setup instructions to readme
963,2018-09-26 21:48:07.000000000,2019-02-20 09:36:57.000000000,closed,7,HasBlackBoxResource doesn't work with absolute paths
962,2018-12-12 16:30:41.000000000,2019-01-02 11:07:26.000000000,closed,5,Added support to extract bit in reverse order
961,2018-12-12 03:18:23.000000000,2018-12-12 03:49:21.000000000,closed,0,Improve quality of code generation for UInt.-%
960,2018-12-11 20:08:07.000000000,2018-12-24 08:13:55.000000000,closed,2,We really want this to happen!
959,2018-12-11 02:57:44.000000000,2019-01-26 12:24:02.000000000,closed,5,[RFC] Rename WireInit to WireDefault
958,2018-12-08 13:07:19.000000000,2018-12-09 13:33:57.000000000,closed,5,RESET
957,2018-12-08 10:05:23.000000000,1970-01-01 00:00:00.000000001,open,3,[RFC] Bits as full Types
956,2018-12-06 07:15:58.000000000,2018-12-07 02:12:06.000000000,closed,1,Bump SBT from 1.2.6 to 1.2.7 to fix partial recompilation issue
955,2018-12-02 21:50:31.000000000,2019-01-22 18:07:02.000000000,closed,3,Support context types in Bundle
954,2018-11-30 12:10:38.000000000,2018-12-15 05:46:22.000000000,closed,5,Can assign registers from different clock domain
953,2018-11-30 03:47:29.000000000,2019-01-23 04:06:09.000000000,closed,0,Chisel type prints need improvement
952,2018-11-29 06:57:06.000000000,2018-12-20 00:04:01.000000000,closed,9,Fix width inferencing issue
951,2018-11-23 12:05:31.000000000,2018-11-24 03:33:32.000000000,closed,8,Porting black boxes from Chisel 2 to Chisel 3
950,2018-11-22 04:41:54.000000000,2018-12-05 02:53:37.000000000,closed,1,"asBools, asBool, and chained apply on asBools"
949,2018-11-21 15:49:35.000000000,2018-11-21 16:04:03.000000000,closed,1,"Can't connect Decoupled(...) to Vec(n, Flipped(Decoupled(...))"
948,2018-11-21 15:01:48.000000000,2018-11-21 23:32:33.000000000,closed,0,Update description given that Chisel3 has been released
947,2018-11-21 04:14:29.000000000,2019-01-24 01:25:37.000000000,closed,0,Use Verilator 4.006; bump to Scala 2.12.7
946,2018-11-20 07:05:27.000000000,2019-03-30 02:10:14.000000000,closed,15,Ignore empty aggregates elements when binding aggregate direction
945,2018-11-20 06:27:40.000000000,2018-11-21 02:00:36.000000000,closed,2,Make Vec cloneType keep directions of elements
944,2018-11-17 09:07:13.000000000,2018-12-15 06:15:21.000000000,closed,6,Bits is a second class type
943,2018-11-17 02:23:57.000000000,2019-01-23 00:13:36.000000000,closed,10,RFC: Add Rocket Chip-style clonemodule as CloneAndGetIO to experimental
942,2018-11-17 00:27:56.000000000,2020-04-27 22:32:12.000000000,closed,3,[RFC] Define Policy for Ensuring Binary Compatibility
941,2018-11-16 23:17:22.000000000,2018-11-21 23:19:51.000000000,closed,4,Bump sbt to 1.2.6; update dependencies
940,2018-11-16 19:30:17.000000000,2018-12-18 05:03:01.000000000,closed,2, Help with design low-level HDL language
939,2018-11-16 10:00:33.000000000,1970-01-01 00:00:00.000000001,open,7,Faster Record using HashMap and List instead of ListMap
938,2018-11-16 00:34:38.000000000,2020-05-13 21:52:17.000000000,closed,3,"Support ""Initial"" based Reset in generated Verilog"
937,2018-11-15 10:53:34.000000000,1970-01-01 00:00:00.000000001,open,0,PeekPokeTester
936,2018-11-13 23:45:42.000000000,2019-03-22 20:39:53.000000000,closed,2,Fix enum annotations
935,2018-11-13 22:36:45.000000000,2018-11-13 22:57:05.000000000,closed,0,Add Chisel logo to README
934,2018-11-13 11:37:54.000000000,2018-11-13 17:09:09.000000000,closed,2,Custom always block
933,2018-11-10 14:42:39.000000000,2018-11-11 08:36:06.000000000,closed,8,How to connect Mem with wire?
932,2018-11-10 14:31:33.000000000,2018-12-18 05:03:09.000000000,closed,10,PeekPokeTester doesn't work with StrongEnum
931,2018-11-09 06:37:53.000000000,2018-11-26 22:47:29.000000000,closed,13,Trim Stack Trace
930,2018-11-09 02:00:23.000000000,2018-11-09 05:32:51.000000000,closed,8,Add Chisel logo to repo and README
929,2018-11-08 03:45:22.000000000,2018-12-18 05:04:20.000000000,closed,4,[Bug] Wrong pruning behavior when templates are used in Chisel3 or FIRRTL?
928,2018-11-08 02:10:04.000000000,2018-11-08 02:46:08.000000000,closed,1,"Wiki Cookbook -> Vec(elts) is deprecated, use VecInit(elts) instead"
927,2018-11-06 03:59:54.000000000,1970-01-01 00:00:00.000000001,open,4,[RFC] Tagged Unions
926,2018-11-05 22:57:58.000000000,2018-11-05 23:47:59.000000000,closed,0,Convert to 2.1 .circleci/config.yml
925,2018-11-04 11:08:35.000000000,2018-11-05 10:06:14.000000000,closed,8,Wire assignment to output of Reg does not always work
924,2018-11-03 10:08:46.000000000,2018-11-06 00:52:23.000000000,closed,4,sbt compile error
923,2018-11-03 02:34:09.000000000,2018-11-03 02:53:05.000000000,closed,0,Add CircleCI status badge to README
922,2018-11-03 01:55:54.000000000,2020-01-30 13:32:17.000000000,closed,1,Tests for Queue
921,2018-11-01 13:05:44.000000000,1970-01-01 00:00:00.000000001,open,4,Aggregate Literals
920,2018-11-01 01:49:37.000000000,2018-11-03 00:56:02.000000000,closed,2,Circleci
919,2018-10-31 22:55:34.000000000,2018-10-31 23:10:31.000000000,closed,1,Initial version of CircleCI config.yml
918,2018-10-31 03:56:39.000000000,2018-11-03 01:49:54.000000000,closed,0,Fix Queue.io.count when entries=1
917,2018-10-30 05:44:13.000000000,2018-11-03 01:49:57.000000000,closed,1,Queue.io.count is broken when length is 1
916,2018-10-30 01:14:00.000000000,2018-10-30 02:25:29.000000000,closed,0,Turn off strong enum annotations
915,2018-10-29 21:23:39.000000000,2018-10-30 02:34:56.000000000,closed,2,Overload connect for StrongEnum annotations
914,2018-10-29 03:35:31.000000000,2018-10-29 21:56:38.000000000,closed,0,Fix LoadMemoryTransform for Instance Annotations
913,2018-10-26 11:58:39.000000000,2018-11-02 04:06:36.000000000,closed,4,"Add BigInt / Int to Bool conversion (0.B, 1.B)"
912,2018-10-25 21:41:37.000000000,2018-10-28 19:30:46.000000000,closed,5,Make BaseModule.name lazy
911,2018-10-25 21:34:57.000000000,2018-10-28 19:30:46.000000000,closed,0,Lazy evaluation of BaseModule.name
910,2018-10-24 06:47:07.000000000,2018-12-29 04:25:27.000000000,closed,1,[F764.4] Use new EmitterAnnotation
909,2018-10-23 06:54:48.000000000,2020-08-03 20:59:49.000000000,closed,6,Field
908,2018-10-13 04:04:44.000000000,2019-03-26 01:04:32.000000000,closed,3,Add test for behavior of bundles with cloneType.
907,2018-10-13 01:30:02.000000000,2018-10-13 01:30:12.000000000,closed,0,ccccccglcttvbvrcehluugdtfdgrckrhfcbnhhcflrhi
906,2018-10-10 03:22:14.000000000,1970-01-01 00:00:00.000000001,open,2,Tests fail without warning when Verilator not installed
905,2018-10-09 02:49:27.000000000,2018-10-10 05:12:00.000000000,closed,0,Mill ivy or module dep
904,2018-10-09 00:49:35.000000000,1970-01-01 00:00:00.000000001,open,6,[RFC] Formalize support for IP-XACT
903,2018-10-05 22:31:32.000000000,2019-02-20 09:36:57.000000000,closed,3,add HasBlackBoxPath to BlackBoxUtils.scala
902,2018-10-03 22:30:21.000000000,2018-10-04 00:11:33.000000000,closed,2,Modify ReadyValidIO noenq to set the data payload to DontCare.
901,2018-10-03 05:09:06.000000000,2018-10-04 03:15:38.000000000,closed,10,Add DataMirror.modulePorts
900,2018-09-30 18:54:04.000000000,2018-10-02 09:57:07.000000000,closed,5,Make When Statement Functional
899,2018-09-29 01:01:35.000000000,2019-01-22 05:24:44.000000000,closed,3,Unify Module names in chisel3.core._ and chisel3.experimental._
898,2018-09-27 22:57:43.000000000,2018-10-05 08:21:22.000000000,closed,0,"Change InlineSpec to expect ""_"" and not ""$"""
896,2018-09-22 01:32:32.000000000,2018-09-22 01:32:51.000000000,closed,0,TEST COMMIT
895,2018-09-22 01:04:18.000000000,2018-09-22 01:31:32.000000000,closed,0,Add CODEOWNERS file
894,2018-09-20 09:06:55.000000000,2018-09-20 21:23:26.000000000,closed,0,Documentation tweaks
893,2018-09-20 07:15:56.000000000,2018-11-21 02:00:36.000000000,closed,0,Multi-dimensional Vec has weird behavior with bidirectional elements
892,2018-09-18 05:28:34.000000000,2018-10-12 23:52:49.000000000,closed,15,Strong enums
891,2018-09-16 01:14:46.000000000,2018-09-22 00:56:44.000000000,closed,3,Allow Referential Equality for Expressions
890,2018-09-15 00:54:54.000000000,2018-09-15 01:23:54.000000000,closed,1,mem instance does not honor withClock()
889,2018-09-14 15:10:49.000000000,2018-09-21 02:44:27.000000000,closed,4,VCD Dump fails for FIR interpreter
888,2018-09-13 19:35:04.000000000,2018-09-13 20:16:04.000000000,closed,0,Bump version reference in README.md
887,2018-09-11 06:09:37.000000000,2018-09-15 04:07:19.000000000,closed,0,Give type annotation to litOption.
886,2018-09-08 10:41:48.000000000,1970-01-01 00:00:00.000000001,open,2,Request for a NotSynthesized annotation on a per signal basis.
885,2018-09-04 05:51:23.000000000,2018-10-13 01:32:16.000000000,closed,14,"[RFC] Strong, Annotated Enums"
884,2018-08-28 21:14:27.000000000,2018-08-29 21:34:05.000000000,closed,2,Inhibit aggressive resource file name mangling.
883,2018-08-28 21:08:02.000000000,2018-08-30 18:51:15.000000000,closed,1,Inhibit aggressive resource file name mangling
882,2018-08-25 01:46:43.000000000,2019-07-19 09:39:28.000000000,closed,1,Can't set DontCare for Analog wires using bulk connect (<>)
881,2018-08-24 21:54:57.000000000,2019-04-27 00:48:19.000000000,closed,3,[F764.3] Add Annotations for Controlling Driver
880,2018-08-24 21:51:49.000000000,2018-09-28 20:33:17.000000000,closed,0,[F764.2] Add dumpAnnotations method to Driver
879,2018-08-24 21:16:31.000000000,2018-09-14 08:35:32.000000000,closed,3,"I still got the error message ""edu.berkeley.cs#firrtl_2.12;1.2-SNAPSHOT: not found"" after publishLocal firrtl"
878,2018-08-23 14:04:54.000000000,2018-12-18 10:37:49.000000000,closed,8,sub field assignment
877,2018-08-23 03:48:18.000000000,2018-09-07 23:24:59.000000000,closed,0,[F764.1] Bump scopt from 3.6.0 -> 3.7.0
876,2018-08-22 05:55:27.000000000,2018-08-22 22:27:42.000000000,closed,0,Minor tweaks to the style guide
875,2018-08-21 04:22:11.000000000,1970-01-01 00:00:00.000000001,open,1,[RFC] [do-not-merge] Refactor Bits into Separate Files
874,2018-08-19 22:20:14.000000000,2018-12-18 11:39:51.000000000,closed,5,Windows  Compatibilty.
873,2018-08-14 05:07:16.000000000,2018-09-08 00:54:05.000000000,closed,6,API Documentation Improvements
872,2018-08-11 05:22:50.000000000,2018-11-17 12:34:07.000000000,closed,3,[RFC] API Documentation Improvements
871,2018-08-10 05:30:45.000000000,2018-08-24 02:53:22.000000000,closed,10,Missing the `.W` suffix when constructing a UInt does not fail; returns wrong type?
870,2018-08-09 22:36:01.000000000,1970-01-01 00:00:00.000000001,open,1,Bulk connect on BlackBox io doesn't work for Bundles defined compatibility mode
869,2018-08-01 00:38:25.000000000,2020-08-03 20:59:32.000000000,closed,3,Add infinite-width bit extract operator
868,2018-08-01 00:28:12.000000000,2018-08-01 02:43:55.000000000,closed,1,Cleanup implicit conversions
867,2018-08-01 00:05:57.000000000,1970-01-01 00:00:00.000000001,open,2,"[RFC] More Consistent Notion of ""Infinite Width"" Values"
866,2018-07-31 02:49:09.000000000,2019-01-22 04:55:08.000000000,closed,1,Testers2
865,2018-07-27 11:01:33.000000000,2018-07-27 15:54:12.000000000,closed,1,Exception Error
864,2018-07-26 01:49:10.000000000,1970-01-01 00:00:00.000000001,open,2,Zipping Vecs Together (HardwareTuple)
863,2018-07-25 22:03:40.000000000,2018-07-26 23:29:46.000000000,closed,0,Update latest release reference.
862,2018-07-19 21:28:21.000000000,2018-07-20 05:06:52.000000000,closed,0,Add support for Input() and Output() and test for same.
861,2018-07-19 01:55:29.000000000,2018-07-21 02:55:30.000000000,closed,5,Compatibility mode discrepancies - Input() and Output() definitions.
860,2018-07-17 01:00:53.000000000,1970-01-01 00:00:00.000000001,open,5,[RFC] Create Backend Plug-In API
859,2018-07-14 15:44:07.000000000,2018-07-16 06:54:03.000000000,closed,1,Unresolved dependencies when sbt compile
858,2018-07-14 02:56:59.000000000,2018-08-22 00:38:04.000000000,closed,1,Bump to Scala 2.12.6 and make it the default.
857,2018-07-12 02:40:48.000000000,2018-08-01 00:32:16.000000000,closed,8,Revert removal of bit extraction const prop for literals
856,2018-07-12 00:12:03.000000000,2019-04-24 03:24:20.000000000,closed,4,Support for [Sparse] Mems larger than 2^31 - 1 [for Simulation Purposes]
855,2018-07-11 05:34:14.000000000,2018-07-11 22:12:42.000000000,closed,0,Update versions and links in README
854,2018-07-09 22:44:20.000000000,2018-07-11 05:35:00.000000000,closed,3,Fix use of read-only refs on rhs of connect in compatibility mode
853,2018-07-09 22:30:21.000000000,2018-08-01 01:11:34.000000000,closed,6,Ensure names work for bundles and literals.
852,2018-07-09 22:26:47.000000000,2018-08-01 01:11:36.000000000,closed,0,Empty refs generate NoSuchElementException
851,2018-07-09 20:32:06.000000000,2018-07-09 21:33:33.000000000,closed,0,Bump recommended Verilator version to 3.922
850,2018-07-08 23:37:47.000000000,2018-08-22 22:55:39.000000000,closed,4,Heterogeneous Vec (MixedVec)
849,2018-07-08 05:21:13.000000000,1970-01-01 00:00:00.000000001,open,10,Vec literals
848,2018-07-08 03:30:59.000000000,2019-01-22 10:31:07.000000000,closed,0,Can't use Mux with DontCare while equivalent when() statement is fine
847,2018-07-07 03:46:39.000000000,1970-01-01 00:00:00.000000001,open,0,Zero-Width Wire Support
846,2018-07-07 03:17:37.000000000,2018-07-07 04:07:19.000000000,closed,2,Undeprecate log2Up and log2Down
845,2018-07-07 01:50:14.000000000,2018-12-18 05:20:19.000000000,closed,6,Trim Stack traces by default
844,2018-07-06 05:20:47.000000000,2018-12-18 05:22:04.000000000,closed,7,Cannot use Seq in Bundle construction?
843,2018-07-05 03:44:49.000000000,2018-07-05 22:45:05.000000000,closed,0,Ignore eclipse metadata
842,2018-06-30 04:01:20.000000000,2018-06-30 04:52:33.000000000,closed,1,Catch returns from within when blocks and provide an error message
841,2018-06-29 23:10:45.000000000,2018-06-30 04:52:32.000000000,closed,3,Return in When statement causes exciting bugs and error messages
840,2018-06-26 04:14:01.000000000,2018-09-01 00:36:17.000000000,closed,13,Support for verilog memory loading. 
839,2018-06-23 10:13:11.000000000,2018-06-26 00:47:52.000000000,closed,0,Correcting documentation errors in Arbiter.scala
838,2018-06-22 22:56:33.000000000,2018-08-23 22:41:07.000000000,closed,12,Add instance inline API
837,2018-06-21 19:20:17.000000000,2018-06-29 22:43:48.000000000,closed,0,"Add Emacs temporaries, backups to .gitignore"
836,2018-06-19 10:52:21.000000000,2019-12-10 00:52:09.000000000,closed,5,Should we be able to poke() implicit resets?
835,2018-06-11 20:15:48.000000000,2018-12-18 05:23:14.000000000,closed,10,[RFC] Provide mechanism to load memories directly in simulation
834,2018-06-09 06:01:31.000000000,2019-12-10 00:56:11.000000000,closed,2,Programmatic access to Module IOs
833,2018-06-09 04:22:47.000000000,2018-06-21 04:09:49.000000000,closed,22,[RFC] [Proposal] Programmatic Port Creation
832,2018-06-08 23:24:49.000000000,1970-01-01 00:00:00.000000001,open,4,Bundle doesn't implement === (hardware equality)
831,2018-06-08 23:21:03.000000000,1970-01-01 00:00:00.000000001,open,0,Naming of assert and aliasing with Scala and ScalaTest
830,2018-06-08 22:38:54.000000000,1970-01-01 00:00:00.000000001,open,3,RawParam not escaped properly
829,2018-06-07 06:01:38.000000000,2018-07-03 02:27:14.000000000,closed,5,Direct to firrtl
828,2018-06-05 11:10:21.000000000,2018-12-18 11:37:25.000000000,closed,3,Is it possible to add support for Xilinx and Intel fpga development?
827,2018-06-01 06:04:32.000000000,2018-06-01 06:32:44.000000000,closed,0,Suggest wrapping in Wire(_) or IO(_) in requireIsHardware
826,2018-06-01 05:33:51.000000000,2018-06-01 23:16:12.000000000,closed,1,Literals set the ref so that they no longer get named
825,2018-05-25 02:02:08.000000000,2018-05-25 02:18:59.000000000,closed,1,Use Vec.apply instead of new Vec in VecInit.apply
824,2018-05-25 01:02:31.000000000,2018-05-25 01:12:45.000000000,closed,0,Remove extraneous traversal in cloneSupertype
823,2018-05-24 10:43:56.000000000,2018-05-24 22:46:33.000000000,closed,1,Fix UIntToOH for output widths larger than 2^(input width)
822,2018-05-24 05:44:46.000000000,2018-12-18 05:26:38.000000000,closed,1,UIntToOH padding
821,2018-05-23 22:17:15.000000000,2018-05-23 22:31:27.000000000,closed,2,Add test for zero-width Mems.
820,2018-05-11 23:45:33.000000000,2018-07-05 03:39:29.000000000,closed,15,Bundle Literals Framework
819,2018-04-28 03:12:47.000000000,2019-07-19 00:46:54.000000000,closed,13,Add width utility functions to avoid incorrect usage of bare log2Ceil().
818,2018-04-27 05:19:09.000000000,1970-01-01 00:00:00.000000001,open,6,Chisel Standard Library
817,2018-04-27 01:44:49.000000000,2018-04-27 01:59:31.000000000,closed,0,Minor edits to wording
816,2018-04-25 01:41:17.000000000,2018-04-25 04:22:27.000000000,closed,0,Make Mem and SyncReadMem constructors private
815,2018-04-25 01:23:16.000000000,2018-04-25 04:22:30.000000000,closed,0,Mem constructor doesn't work
814,2018-04-24 03:01:26.000000000,2018-05-01 22:40:57.000000000,closed,3,Add chisel version to generated top-level page.
813,2018-04-23 02:53:05.000000000,2018-04-23 04:38:48.000000000,closed,3,"Why is Reg(init=,next=) throwing deprecation warnings?"
812,2018-04-22 12:12:39.000000000,2018-04-23 12:12:51.000000000,closed,4,verilog output reg statement cannot be expressed in chisel3.
811,2018-04-22 10:10:35.000000000,1970-01-01 00:00:00.000000001,open,0,chiselName is interacting poorly with ElaborationArtefacts and throws head of empty list error
810,2018-04-21 03:20:53.000000000,2018-04-23 00:18:31.000000000,closed,4,Add Module.currentModule for getting a reference to the current Module
809,2018-04-20 06:15:28.000000000,2018-04-23 00:18:31.000000000,closed,0,Access to Current Module Object
808,2018-04-18 07:21:30.000000000,2018-09-18 02:17:51.000000000,closed,2,Is there any way to turn off VCD dump while using verilator as test backend?
807,2018-04-17 05:45:59.000000000,2018-04-21 01:33:25.000000000,closed,1,Vec.fill  INPUT OUTPUT
806,2018-04-15 13:08:38.000000000,2018-05-19 03:21:50.000000000,closed,6,specify tag
805,2018-04-14 03:25:33.000000000,2019-04-27 04:07:42.000000000,closed,9,[RFC] Bundle Literals
804,2018-04-10 10:24:19.000000000,2018-08-24 21:46:24.000000000,closed,6,"Annotations are Options, Immutable Option Parsing"
803,2018-03-28 18:21:56.000000000,1970-01-01 00:00:00.000000001,open,3,DontCare does not support Clocks
802,2018-03-23 20:39:20.000000000,2018-03-23 20:41:53.000000000,closed,1,"[misfiled issue] [RFC] Multi-source, Single Sink Wiring Proposal #802"
801,2018-03-21 01:53:02.000000000,2018-03-24 00:17:40.000000000,closed,1,Fallback null insertion for autoclonetype
800,2018-03-17 02:29:07.000000000,1970-01-01 00:00:00.000000001,open,8,[RFC] define Module to be MultiIOModule? and unifying the Module type hierarchy
799,2018-03-15 21:56:21.000000000,2018-03-27 01:42:57.000000000,closed,14,Add treadle as an additional backend to new testers2
798,2018-03-10 02:00:44.000000000,2019-03-16 00:30:14.000000000,closed,2,Testers2+interprocesstester
797,2018-03-08 05:45:23.000000000,2018-03-08 22:50:12.000000000,closed,1,Add reset to portNames.
796,2018-03-07 07:01:48.000000000,2018-03-07 07:55:09.000000000,closed,0,Fix SyncReadMem.read; add test
795,2018-03-05 16:46:05.000000000,2018-12-18 05:28:12.000000000,closed,16,Error linking verilator on OSX
794,2018-03-03 05:30:49.000000000,2018-03-04 05:58:01.000000000,closed,0,Bump SNAPSHOT version
793,2018-03-03 04:52:33.000000000,2018-03-03 05:40:29.000000000,closed,0,Stricter updateBundleStack
792,2018-03-02 16:52:19.000000000,2018-03-03 05:40:29.000000000,closed,2,The new chisel (updated in Rocket on 02/03/2017) does not work with riscv-boom.
791,2018-03-02 04:12:24.000000000,1970-01-01 00:00:00.000000001,open,3,Tagbackendtests
790,2018-02-28 23:27:26.000000000,2018-03-10 02:33:46.000000000,closed,8,Adding a style guide
789,2018-02-28 21:37:33.000000000,2018-03-02 03:34:53.000000000,closed,0,Add support for options.
788,2018-02-28 06:33:19.000000000,2018-03-01 06:31:44.000000000,closed,10,Auto Clone Bundles in Companion Objects
787,2018-02-23 10:11:06.000000000,2018-02-24 04:42:43.000000000,closed,2,Add companion objects to macro classes
786,2018-02-23 03:06:06.000000000,2018-02-23 03:17:53.000000000,closed,2,"Revert ""Aggregate coverage - discover a working combination of aggreg…"
785,2018-02-23 01:43:19.000000000,2020-06-22 23:32:37.000000000,closed,14,Canonicalize construction of Decoupled with no payload
784,2018-02-22 05:07:59.000000000,2018-12-18 04:34:53.000000000,closed,3, Attaching Analog(X.W) to several Analog(1.W)
783,2018-02-22 03:00:46.000000000,2018-02-24 02:44:23.000000000,closed,4,Remove checkboxes from issue/pr templates.
782,2018-02-22 02:46:28.000000000,2018-02-23 02:02:45.000000000,closed,0,Aggregate coverage - discover a working combination of aggregate usage to enable coverage of subprojects.
781,2018-02-21 22:29:32.000000000,1970-01-01 00:00:00.000000001,open,1,Auto-wrapping IOs of compatibility mode modules from chisel3._ modules fails
780,2018-02-21 05:15:11.000000000,2018-02-22 07:07:18.000000000,closed,0,Support zero-entry queues
779,2018-02-20 20:58:49.000000000,2018-03-03 03:39:54.000000000,closed,4,Floating output ports
778,2018-02-16 08:57:51.000000000,2018-06-18 21:40:18.000000000,closed,1,"Fixed UIntToOH(x, 1) invocation with x.width == 0"
777,2018-02-15 03:24:49.000000000,2018-03-06 02:10:46.000000000,closed,15,[RFC] Literal Types
776,2018-02-13 02:46:35.000000000,2019-09-18 21:42:41.000000000,closed,3,run basic tests for travis confirmation
775,2018-02-11 14:13:07.000000000,2018-03-07 07:55:11.000000000,closed,2,Undeclared reference exceptions when using SyncReadMem
774,2018-02-09 06:49:31.000000000,2018-02-21 00:22:00.000000000,closed,2,Make Bundle abstract
773,2018-02-09 03:15:33.000000000,2018-02-13 06:58:14.000000000,closed,0,Bump sbt to 1.1.1
772,2018-02-08 22:50:01.000000000,2019-03-24 02:50:18.000000000,closed,1,Running coverage under sbt 1.0 does not cover source in chiselFrontEnd
771,2018-02-08 05:35:49.000000000,2018-02-08 23:50:36.000000000,closed,2,"Make uncloneable IO deprecated instead of error, improve error handling"
770,2018-01-30 23:53:59.000000000,2018-02-21 05:21:23.000000000,closed,2,Add a Gitter chat badge to README.md
769,2018-01-30 04:37:30.000000000,2018-02-08 01:04:10.000000000,closed,2,Better support for autoclonetype of nested Bundles
768,2018-01-28 07:31:17.000000000,2018-02-03 12:30:57.000000000,closed,13,Autoclonetype will clone args that are of type data
767,2018-01-27 05:07:01.000000000,2018-03-01 06:40:54.000000000,closed,8,Refactor Annotations
766,2018-01-24 11:40:37.000000000,2018-01-24 23:47:02.000000000,closed,1,Remove unused BuildInfo.BuildTime.
765,2018-01-24 05:43:11.000000000,1970-01-01 00:00:00.000000001,open,2,[RFC] What does it mean to be a Bundle?
764,2018-01-22 04:17:50.000000000,2018-03-03 03:44:19.000000000,closed,6,type Reset matches all Bools
763,2018-01-20 23:51:56.000000000,2018-06-01 23:16:12.000000000,closed,1,withClockAndReset generates incorrect FIRRTL causing UndeclaredReferenceException
762,2018-01-20 08:21:44.000000000,2018-01-20 10:39:37.000000000,closed,0,Fix deprecations in tests
761,2018-01-20 06:13:51.000000000,2018-01-24 02:53:57.000000000,closed,8,Runtime API deprecation warnings
760,2018-01-20 05:41:24.000000000,1970-01-01 00:00:00.000000001,open,3,SyncReadMems read with enable doesn't work in chisel3
759,2018-01-18 23:35:50.000000000,2018-01-19 02:57:34.000000000,closed,0,Update README.md with release status and supported Verilator version.
758,2018-01-18 07:54:21.000000000,2018-01-27 06:03:30.000000000,closed,1,Bundle Field Aliasing
757,2018-01-17 01:10:24.000000000,2018-01-17 01:38:19.000000000,closed,0,Change clonetype test to be autoclonetype friendly
756,2018-01-13 19:37:02.000000000,2018-01-19 02:58:12.000000000,closed,4,Where is the release branch?
755,2018-01-11 23:15:05.000000000,1970-01-01 00:00:00.000000001,open,0,Review License Practices
754,2018-01-03 03:40:10.000000000,2018-02-08 02:49:15.000000000,closed,4,Cloning IO with compatibility
753,2017-12-29 06:27:37.000000000,2017-12-30 02:21:57.000000000,closed,1,"Add support for autoclonetype of bound, anonymous inner Bundles"
752,2017-12-26 01:35:16.000000000,2017-12-28 10:37:59.000000000,closed,1, unnecessary dual-port RAM
751,2017-12-24 02:17:16.000000000,2017-12-29 06:27:57.000000000,closed,5,Memoize autoclonetype
750,2017-12-22 03:04:40.000000000,2017-12-22 04:27:39.000000000,closed,1,Use test_run_dir for InvalidateAPISpec tests.
749,2017-12-22 02:34:37.000000000,2017-12-22 04:28:13.000000000,closed,0,Remove (possibly) extraneous aggregate() line.
748,2017-12-22 01:32:40.000000000,2017-12-22 04:28:13.000000000,closed,0,aggregation appears broken in sbt 1.0.4
747,2017-12-21 02:19:54.000000000,2017-12-21 04:54:26.000000000,closed,0,"Add compileOptions to Module.apply, use for invalidating submod ports"
746,2017-12-20 08:03:56.000000000,2017-12-21 04:54:26.000000000,closed,1,Submodule ports not properly invalidating in compatibility code
745,2017-12-20 06:45:50.000000000,2017-12-20 07:20:06.000000000,closed,0,Properly invalidate submodule IOs in tests
744,2017-12-19 09:33:09.000000000,2017-12-20 05:17:23.000000000,closed,0,Add source info / compile options transforms to Mem accessors
743,2017-12-18 17:46:42.000000000,1970-01-01 00:00:00.000000001,open,2,Support for system verilog interfaces in BlackBox modules
742,2017-12-17 00:44:14.000000000,2017-12-19 01:00:49.000000000,closed,2,Bump SBT to 1.0.4 and update plugins
741,2017-12-16 03:12:48.000000000,2018-12-18 04:37:57.000000000,closed,1,Lowering pass generates Firrtl with memory's clock connected to validIf
740,2017-12-15 03:55:43.000000000,2020-08-13 05:34:30.000000000,closed,10,[RFC] IntraModule Namespaces
739,2017-12-14 11:26:55.000000000,2017-12-15 04:04:51.000000000,closed,0,Add error message for <> of Vec and Seq of different lengths
738,2017-12-14 11:04:49.000000000,2017-12-15 04:36:19.000000000,closed,0,Fix a few compiler warnings
737,2017-12-14 10:19:25.000000000,2017-12-14 11:09:56.000000000,closed,0,Some ScalaDoc improvements
736,2017-12-13 08:58:45.000000000,1970-01-01 00:00:00.000000001,open,4,Negedge-triggered SRAMs
735,2017-12-12 22:43:20.000000000,2017-12-13 03:34:14.000000000,closed,0,Bump scala and plugins.
734,2017-12-11 20:05:54.000000000,2018-03-03 03:57:53.000000000,closed,2,Problem in Queue - java.util.NoSuchElementException: key not found: ram_opt
733,2017-12-11 09:04:27.000000000,2017-12-11 11:52:12.000000000,closed,6,Unable to install Chisel on master (commit in description)
732,2017-12-09 21:58:03.000000000,2017-12-12 03:58:17.000000000,closed,1,Can't init Reg of Vec to all 0
731,2017-12-08 12:52:11.000000000,2017-12-20 06:33:08.000000000,closed,5,Add WireInit.apply that accepts DontCare
730,2017-12-08 12:23:08.000000000,2017-12-09 06:06:19.000000000,closed,0,Reject negative shift amounts; add tests
729,2017-12-08 11:37:16.000000000,2017-12-09 06:06:19.000000000,closed,0,Negative shift amounts should issue an error
728,2017-12-08 10:09:34.000000000,2017-12-20 06:33:08.000000000,closed,2,DontCare Influences Type Inference
727,2017-12-08 03:12:39.000000000,2017-12-08 04:10:46.000000000,closed,2,processing the UInt in bit
726,2017-12-08 00:31:56.000000000,1970-01-01 00:00:00.000000001,open,2,Provide API to Access When Condition
725,2017-12-06 05:15:24.000000000,1970-01-01 00:00:00.000000001,open,54,[RFC] New Testers Proposal
724,2017-11-27 16:30:16.000000000,2017-12-07 09:09:54.000000000,closed,3,Fixed X-pessimism in RRArbiter
723,2017-11-23 15:23:27.000000000,2018-01-03 02:51:36.000000000,closed,27,Auto clone type 🦆
722,2017-11-21 13:14:12.000000000,2017-11-23 06:51:51.000000000,closed,7,Add auto clone implementation for inner Bundles
721,2017-11-21 08:00:39.000000000,1970-01-01 00:00:00.000000001,open,2,Strange behavior with .elements on anonymous bundle
720,2017-11-21 07:28:17.000000000,2017-11-23 19:10:00.000000000,closed,3,"Change switch to emit when, elsewhen, instead of when, when"
719,2017-11-13 23:48:24.000000000,2017-11-22 05:59:45.000000000,closed,3,Fix chisel3.Driver example documentation
718,2017-11-09 05:28:08.000000000,2018-08-08 00:54:35.000000000,closed,7,BoringUtils / Synthesizable Cross Module References
717,2017-11-07 08:01:01.000000000,2017-12-11 05:28:02.000000000,closed,5,Google Chisel Assert API
716,2017-11-06 08:35:04.000000000,2017-12-14 02:32:31.000000000,closed,4,printf %b displays true instead of bits
715,2017-11-04 00:55:48.000000000,2017-11-06 22:34:42.000000000,closed,0,Default to unidoc for scaladoc generation.
714,2017-11-03 23:58:15.000000000,2017-11-06 22:28:46.000000000,closed,2,Update InvalidateAPISpec tests.
713,2017-11-03 23:56:30.000000000,2017-12-09 02:02:51.000000000,closed,6,Add issue and pull_request templates.
712,2017-10-27 01:04:53.000000000,2020-02-04 00:49:46.000000000,closed,4,About the write and read from Mem
711,2017-10-24 20:52:25.000000000,2017-10-25 23:54:46.000000000,closed,3,Create LICENSE
710,2017-10-19 23:14:42.000000000,2018-12-18 04:25:27.000000000,closed,2,User unfriendly or misleading error message when creating Chisel modules outside of a Builder context
709,2017-10-19 15:47:46.000000000,2017-11-14 07:47:52.000000000,closed,5,Unable to generate Bool test and assignment to reset
708,2017-10-18 22:15:23.000000000,2017-12-20 05:17:24.000000000,closed,0,Mem of Vec cannot be accessed as expected
707,2017-10-17 20:27:28.000000000,2017-10-27 02:45:46.000000000,closed,1,problem with chisel3 using centos
706,2017-10-13 10:28:38.000000000,2020-05-19 22:45:39.000000000,closed,2,Cannot instantiate reset-free registers?
705,2017-10-11 23:16:53.000000000,2017-10-12 20:24:03.000000000,closed,2,invalidateapi branch generates slightly different temporary names
704,2017-10-11 16:41:01.000000000,2017-10-19 23:04:06.000000000,closed,5,"Erroneous ""Module without wrapping it in Module()""-Exception?"
703,2017-10-10 20:58:27.000000000,2018-03-03 04:10:52.000000000,closed,3,Extend API to include explicit handling of reset and initialization
702,2017-10-04 02:41:02.000000000,2017-10-04 08:36:49.000000000,closed,0,Remove warning in Queue for compatibility code
701,2017-10-03 06:23:01.000000000,2017-10-11 03:22:17.000000000,closed,4,Unprotect def getModulePorts
700,2017-10-03 05:53:05.000000000,1970-01-01 00:00:00.000000001,open,0,Marking a Literal dontTouch results in a Firrtl Error
699,2017-10-01 18:32:33.000000000,2017-10-02 11:30:08.000000000,closed,4,printf issue
698,2017-09-27 06:09:04.000000000,2017-09-27 08:05:14.000000000,closed,0,"Disallow assignment to op results, including bit slices"
697,2017-09-26 02:37:51.000000000,2019-12-03 01:43:57.000000000,closed,4,Comparison Operators should check whether widths allow both outcomes.
696,2017-09-21 09:48:35.000000000,2017-09-21 09:54:49.000000000,closed,1,Incorrect Wiki Article
695,2017-09-20 03:01:22.000000000,2017-09-20 23:22:17.000000000,closed,1,Generate aggregate coverage but publish a single Jar
694,2017-09-16 10:18:24.000000000,2018-05-25 00:53:43.000000000,closed,6,Aggregates can now be marked as literals.
693,2017-09-16 00:58:55.000000000,2018-10-11 20:29:30.000000000,closed,0,Incorporate lessons learned from latest publishing.
692,2017-09-11 11:48:28.000000000,2017-09-11 19:59:45.000000000,closed,2,chisel.eecs.berkeley.edu refused to connect.
691,2017-09-10 04:03:26.000000000,2017-12-22 05:26:21.000000000,closed,15,UInt(width=...) constructor broken instead of deprecated?
690,2017-09-07 13:51:44.000000000,2018-03-06 02:09:10.000000000,closed,1,Needs cloneType for ArbiterIO
689,2017-09-03 18:16:09.000000000,2018-04-21 01:36:40.000000000,closed,1,Is there a better way for cascade the bool expression?
687,2017-08-31 11:57:22.000000000,2018-03-17 01:50:06.000000000,closed,1,"simulation issue of ""assert"":  Error-[SVA-SSTINSC] SVA-system task in non-SVA context."
686,2017-08-31 01:11:49.000000000,2017-08-31 03:01:59.000000000,closed,3,Contributing to the Wiki docu
685,2017-08-30 14:23:47.000000000,2018-03-17 01:48:18.000000000,closed,1,result width of multiplication
684,2017-08-29 17:32:26.000000000,2017-08-29 21:03:23.000000000,closed,9,Stop Queue while reset is high
683,2017-08-28 15:36:58.000000000,2017-08-29 03:24:03.000000000,closed,7,Another try of a smoother intro what Chisel is
682,2017-08-28 01:58:02.000000000,2017-08-28 15:37:52.000000000,closed,1,A smoother intro what Chisel is
681,2017-08-25 16:52:41.000000000,2017-08-25 18:25:26.000000000,closed,1,`PeekPokeTester.peekAt` returns random data?
680,2017-08-24 10:16:22.000000000,2019-12-03 01:45:15.000000000,closed,2,Generation of harness code with verilator
679,2017-08-24 10:08:17.000000000,2018-12-18 04:39:38.000000000,closed,2,Parametrizing BlackBox parameters
678,2017-08-24 01:37:59.000000000,2019-09-12 00:26:22.000000000,closed,2,Documentation Needed for RawModule and MultiIOModule
677,2017-08-24 00:36:08.000000000,2017-08-24 00:59:10.000000000,closed,2,Where is implicitConversions needed after #672?
676,2017-08-24 00:23:58.000000000,2017-09-07 00:24:20.000000000,closed,0,Added API to get Verilog from Chisel
675,2017-08-23 22:25:14.000000000,2017-09-14 20:42:08.000000000,closed,3,Update sbt to 0.13.16; add Scala 2.12 support.
674,2017-08-21 23:42:32.000000000,2017-08-23 02:23:29.000000000,closed,2,frsq option example
673,2017-08-16 03:17:30.000000000,2017-08-16 05:59:26.000000000,closed,0,Make .dir give correct direction for Module io in compatibility
672,2017-08-15 22:34:26.000000000,2017-08-17 22:26:30.000000000,closed,5,Make Reset a trait
671,2017-08-11 22:34:55.000000000,2017-08-12 00:05:45.000000000,closed,0,Rename userDir -> specifiedDir
670,2017-08-11 16:54:49.000000000,2017-08-11 19:00:48.000000000,closed,1,README: Java package
669,2017-08-09 00:09:08.000000000,2018-02-17 02:29:46.000000000,closed,4,Auto clonetype
668,2017-08-08 21:25:09.000000000,2017-09-23 02:35:54.000000000,closed,4,Direction Woes
667,2017-08-08 03:29:32.000000000,2017-08-08 21:30:55.000000000,closed,3,Give default direction to children of Vecs in compatibility code
666,2017-08-07 14:11:37.000000000,2018-03-10 03:22:47.000000000,closed,9,parameterization to the name of IO
665,2017-08-07 13:10:32.000000000,2017-08-10 10:20:28.000000000,closed,5,parameterization to the number of IO
664,2017-08-07 03:41:55.000000000,2017-08-08 03:26:44.000000000,closed,0,Don't assign default direction to Analog in Chisel._
663,2017-08-04 15:16:56.000000000,2017-09-27 21:23:48.000000000,closed,1,error when declare a flip bundle
662,2017-08-04 14:36:31.000000000,2018-03-17 01:45:26.000000000,closed,7,How to traversal or return the signalName/Direction/type of all elements of a bundle?
661,2017-08-03 17:48:18.000000000,1970-01-01 00:00:00.000000001,open,14,Bulk connect common sub-parts of Bundles/Records
660,2017-08-02 21:11:23.000000000,2017-08-03 00:18:16.000000000,closed,2,Disable aggregation until we can apply it selectively
659,2017-08-02 01:44:38.000000000,2017-08-02 03:08:08.000000000,closed,0,"Update Makefile, build.sbt to support subproject coverage"
658,2017-08-01 23:15:27.000000000,2017-08-02 01:11:04.000000000,closed,0,"Address scalastyle issues, out of date comments, extraneous imports."
657,2017-08-01 22:12:41.000000000,2017-08-02 02:07:20.000000000,closed,2,Reg binding problems with Rocket
656,2017-07-31 22:17:37.000000000,2018-03-10 03:17:44.000000000,closed,2,Proposal: Support creation of artifacts by chisel toolchain
655,2017-07-28 07:54:15.000000000,2017-07-29 01:45:10.000000000,closed,0,Black box top-level IO fix
654,2017-07-28 07:19:53.000000000,2017-07-29 01:22:58.000000000,closed,0,Add rebinding test
653,2017-07-28 04:54:34.000000000,2017-10-05 23:13:28.000000000,closed,8,the cloneType and chiselCloneType hot mess 🔥
652,2017-07-23 14:42:56.000000000,2017-08-04 20:50:17.000000000,closed,6,On the deprecation of log2Up
651,2017-07-22 06:22:39.000000000,2017-10-10 04:14:53.000000000,closed,8,Added MemShiftRegister to chisel utils
650,2017-07-21 01:03:40.000000000,2017-08-23 00:06:08.000000000,closed,2,Documentation needed on how Chisel/FIRRTL width-inference works
649,2017-07-21 00:37:32.000000000,2017-07-21 01:04:34.000000000,closed,6,Chisel is not inferring the correct width of register
648,2017-07-18 03:23:34.000000000,2017-07-18 03:57:34.000000000,closed,0,Update deprecated code in build.sbt
647,2017-07-17 15:58:57.000000000,2019-06-29 04:24:15.000000000,closed,2,"If you have a rogue Verilog file in the current directory, the Verilator backend picks it up"
646,2017-07-14 04:24:42.000000000,1970-01-01 00:00:00.000000001,open,4,chiselName should be able to name signals in anonymous class instances
645,2017-07-10 23:45:25.000000000,2017-10-26 23:39:42.000000000,closed,6,Invalidateapi
644,2017-07-10 13:15:39.000000000,1970-01-01 00:00:00.000000001,open,1,Add other operations to Width class
643,2017-07-06 23:45:08.000000000,2017-07-08 00:00:48.000000000,closed,2,Ensure IO is non-null before attempting to autoWrapPorts.
642,2017-07-05 16:11:35.000000000,2017-11-06 23:25:56.000000000,closed,12,Stack overflow problem for small ROM
641,2017-07-04 21:30:25.000000000,2017-07-07 01:35:32.000000000,closed,3,Fix syntax of README.md
640,2017-07-03 11:05:21.000000000,2017-11-09 02:25:16.000000000,closed,5,For this code the time from firrtl to verilg could be very slow
639,2017-07-01 01:56:16.000000000,2018-11-21 23:11:11.000000000,closed,3,Build API for memory initialization from file.
638,2017-06-30 02:51:54.000000000,2017-11-09 02:23:42.000000000,closed,3,AsyncFifo in Chisel3
637,2017-06-29 22:24:54.000000000,2017-07-27 22:10:18.000000000,closed,0,Fix style of literal creators
636,2017-06-29 11:11:02.000000000,2018-03-06 01:32:24.000000000,closed,3,Improve error message when forgetting to use cloneType
635,2017-06-28 06:13:21.000000000,2017-08-18 04:24:03.000000000,closed,12,More of the bindings refactor
634,2017-06-27 08:01:14.000000000,2018-03-07 23:57:17.000000000,closed,7,"poke(c.io.somesignal, 0xffffffff) works with Verilator, but fails with firrtl"
633,2017-06-27 02:54:41.000000000,1970-01-01 00:00:00.000000001,open,2,"Blackbox IO doesn't actually ""exist"""
632,2017-06-22 05:57:57.000000000,2017-06-27 15:15:33.000000000,closed,4,Add an assembly.sbt for chisel3
630,2017-06-20 01:52:58.000000000,2017-06-20 05:47:11.000000000,closed,3,Any knobs to disable the optimization?
629,2017-06-16 03:32:08.000000000,2017-09-29 01:07:59.000000000,closed,1,Clone directions for compatibility code in chiselCloneType
628,2017-06-15 01:46:00.000000000,2017-12-09 00:34:55.000000000,closed,7,Make deprecated debug point to and call dontTouch
627,2017-06-13 23:14:26.000000000,2017-06-20 03:42:44.000000000,closed,2,Fix a small typo in the README
626,2017-06-12 17:30:48.000000000,2017-06-12 21:14:36.000000000,closed,2,When attempting to compile: `build.sbt:43: error: illegal start of simple expression`
625,2017-06-10 02:20:19.000000000,2017-11-09 02:58:27.000000000,closed,1,Vecs lose direction in compatibility mode
624,2017-06-03 11:06:45.000000000,2017-06-06 12:06:42.000000000,closed,2,Can not install the sbt
623,2017-06-02 21:39:04.000000000,2017-06-06 00:16:08.000000000,closed,1,Too small fixes that caused me problems testing the interval stuff
622,2017-06-01 20:51:01.000000000,2017-06-02 00:12:20.000000000,closed,2,Assignment of init random values for register
621,2017-06-01 20:23:28.000000000,2017-06-05 23:37:46.000000000,closed,12,Behavior of register or wires that is never assigned
620,2017-05-30 23:43:30.000000000,2017-05-31 22:47:12.000000000,closed,0,Dont touch
619,2017-05-29 03:36:48.000000000,2017-05-29 03:47:49.000000000,closed,0,Correct misleading example code
618,2017-05-26 00:52:54.000000000,2019-01-26 01:20:50.000000000,closed,23,"""Clone Module"" API Idea and Request for Comment"
617,2017-05-25 06:21:34.000000000,2017-06-27 05:35:46.000000000,closed,9,Directions internals mega-refactor
616,2017-05-24 22:27:23.000000000,2017-05-25 20:03:26.000000000,closed,3,Update internal Pipe wiring - fixes #615
615,2017-05-24 21:03:31.000000000,2017-05-25 20:03:28.000000000,closed,1,chisel3.util.pipe is broken
614,2017-05-23 20:31:53.000000000,2019-09-18 21:40:15.000000000,closed,4,Add support for empty Vecs - addresses #529
613,2017-05-19 01:58:44.000000000,2017-05-19 03:20:59.000000000,closed,3,java.lang.OutOfMemoryError: GC overhead limit exceeded
612,2017-05-17 00:59:29.000000000,2018-12-18 04:22:22.000000000,closed,4,setName equivalent in Chisel3
611,2017-05-12 00:32:38.000000000,2017-05-13 01:09:15.000000000,closed,0,Changed multiplication of SInt and UInt
610,2017-05-11 23:41:39.000000000,2017-05-12 02:07:30.000000000,closed,0,Scope resources - move them down into chisel3 directory - fixes #549
609,2017-05-11 00:19:12.000000000,1970-01-01 00:00:00.000000001,open,7,API For Tagging Signals
608,2017-05-05 03:18:37.000000000,2017-12-14 02:29:25.000000000,closed,3,SyncReadMem strange read behavior after rdEn gets deasserted
607,2017-05-04 02:05:35.000000000,2017-05-04 02:13:09.000000000,closed,0,Clear clock and reset scope for RawModule
606,2017-05-03 20:52:26.000000000,1970-01-01 00:00:00.000000001,open,9,Bundles with structurally typed fields in compatibility mode fail in Scala 2.12
605,2017-05-03 02:14:36.000000000,2017-05-26 05:41:16.000000000,closed,0,Prepare for Scala 2.12
604,2017-05-02 23:33:09.000000000,2017-05-04 02:13:09.000000000,closed,0,Chisel emits invalid Firrtl when you instantiate a RawModule under a normal Module
603,2017-05-01 02:30:16.000000000,2017-12-14 03:08:54.000000000,closed,4,Bulk-connect operator gets confused with Wire
602,2017-04-29 01:25:04.000000000,2018-08-23 22:41:06.000000000,closed,0,Chisel API for Inlining Module Instances
601,2017-04-29 00:30:12.000000000,1970-01-01 00:00:00.000000001,open,0,Source info support for libraries is something that needs more thought and discussion.
600,2017-04-28 20:32:48.000000000,2017-11-09 02:16:20.000000000,closed,4,Chisel2 bulk-connects are not longer supported in chisel3?
599,2017-04-28 15:26:27.000000000,2017-07-26 01:15:11.000000000,closed,5,More Documentation Updates
598,2017-04-27 23:58:14.000000000,2017-11-09 02:15:10.000000000,closed,8,Can't find setName method
597,2017-04-27 22:10:15.000000000,2017-04-27 22:18:07.000000000,closed,0,Update instructions for installing firrtl.
596,2017-04-27 21:25:04.000000000,2017-04-27 22:07:57.000000000,closed,2,Unresolved dependency on sbt compile
595,2017-04-27 02:32:03.000000000,2017-05-10 23:10:00.000000000,closed,6,Add implicit CompileOptions to Record and Bundle. Fixes #495
594,2017-04-26 13:13:50.000000000,2017-04-26 13:41:35.000000000,closed,11,Multi clock definition
593,2017-04-26 03:52:23.000000000,2017-04-29 00:28:40.000000000,closed,2,Need CompileOptions in chisel3 utils
592,2017-04-26 03:38:22.000000000,2017-04-26 23:55:41.000000000,closed,0,Dropimportnotstrict492 - More updates to get things through rocket-chip.
591,2017-04-25 12:24:38.000000000,2017-11-09 02:13:20.000000000,closed,3,how to run Chisels sims using Verilator
590,2017-04-23 20:23:32.000000000,2017-07-26 01:06:40.000000000,closed,3,Fixed point width inference was wrong when binary points didn't align.
589,2017-04-22 00:51:01.000000000,2017-04-22 08:40:53.000000000,closed,0,Remove VecLike/IndexedSeq from Mem type
588,2017-04-21 23:44:31.000000000,2017-07-24 23:31:35.000000000,closed,7,Recursively SetFirrtlDirection for Aggregate types
587,2017-04-21 17:05:02.000000000,2017-04-21 20:26:44.000000000,closed,2,reset of complex Reg
586,2017-04-21 13:31:10.000000000,2018-03-17 01:40:44.000000000,closed,3,issue on probing different nodes for the same signal give different waveform
585,2017-04-21 12:26:10.000000000,2017-06-20 01:14:19.000000000,closed,4,Latency delay in VCD file
584,2017-04-20 06:11:50.000000000,2017-04-20 09:32:43.000000000,closed,4,Graphical testbench for Chisel
583,2017-04-19 04:55:47.000000000,2017-04-27 04:52:29.000000000,closed,0,Deprecate fromBits and clock/reset constructors
582,2017-04-18 22:48:15.000000000,1970-01-01 00:00:00.000000001,open,3,Provide API for Casting Bundle to Parent Type for Bulk Connect
581,2017-04-15 11:05:45.000000000,2017-11-09 02:08:45.000000000,closed,0,"In Chisel._, Module and BlackBox No Longer Share io Interface"
580,2017-04-15 09:26:15.000000000,2017-04-15 11:00:49.000000000,closed,0,	Fix assignment from 0-entry Vec: add test
579,2017-04-14 20:54:14.000000000,2017-11-09 02:07:50.000000000,closed,3,FIRRTL Pass from Chisel
578,2017-04-13 06:04:03.000000000,2017-11-09 02:08:07.000000000,closed,22,"The definitive binding refactor thread, request for comments"
577,2017-04-12 06:31:43.000000000,2017-04-12 23:55:12.000000000,closed,3,Gender issue
576,2017-04-11 09:05:36.000000000,2017-11-09 02:07:16.000000000,closed,5,RegEnable doesn't generate a register when enable bit is tied to false.B
575,2017-04-08 14:55:57.000000000,2017-04-14 23:34:11.000000000,closed,2,Fix macOS install instructions for homebrew package manager
574,2017-04-08 03:04:34.000000000,2017-04-08 03:42:34.000000000,closed,1,Change Enum to emit minimum widths of 1
573,2017-04-04 03:54:51.000000000,2017-04-13 07:55:37.000000000,closed,8,Fix one hot mux
572,2017-04-04 03:44:40.000000000,2017-04-04 20:33:39.000000000,closed,0,Define CompileOptions case class to support CompileOptions manipulation.
571,2017-04-03 12:22:24.000000000,1970-01-01 00:00:00.000000001,open,6,Vec of Module IO strips directions and can connect to Bundle with different directions
570,2017-04-03 12:15:36.000000000,2017-04-05 00:35:04.000000000,closed,0,Use input element to decide if Vec of values has direction
569,2017-04-02 23:20:23.000000000,2017-04-05 00:35:04.000000000,closed,8,Working code fails tests
568,2017-03-31 08:25:54.000000000,2017-04-03 05:29:18.000000000,closed,2,Make Module instantiations draw clock from Builder instead of parent
567,2017-03-31 07:18:05.000000000,2017-04-03 05:29:18.000000000,closed,5,withClock and friends doesn't apply to child modules correctly
566,2017-03-30 03:04:20.000000000,2018-03-24 08:38:20.000000000,closed,5,Add annotation dumping to dumpFirrtl (used by rocket)
565,2017-03-29 23:42:34.000000000,2017-12-14 03:08:25.000000000,closed,5,More mux woes
564,2017-03-28 11:08:39.000000000,2017-04-03 00:03:02.000000000,closed,2,Creating FixedPoint literals was throwing away width
563,2017-03-28 02:55:24.000000000,2017-03-28 03:01:37.000000000,closed,1,"Why is Option[Data] supported, but not 0 entry Vecs?"
562,2017-03-28 02:52:45.000000000,2017-03-28 03:01:22.000000000,closed,1,"Support Vec(0) fields in Bundles, just like Option[Data]; add test"
561,2017-03-25 02:18:14.000000000,2017-03-25 02:48:37.000000000,closed,0,Fix getWidth on empty Vecs; add test
560,2017-03-25 01:34:51.000000000,2017-03-28 11:12:36.000000000,closed,11,Andrew's fix for one-hot mux with differing fixed point targets
559,2017-03-25 00:58:12.000000000,2017-03-25 01:08:11.000000000,closed,1,"Fixed fix, allow Mux of different binary points and widths"
558,2017-03-25 00:06:54.000000000,2017-04-18 23:38:27.000000000,closed,13,Mux1H Bug (HELP!) OneHotMux broken when used with FixedPoint
557,2017-03-24 22:54:25.000000000,2017-03-25 01:08:11.000000000,closed,9,FixedPoint Mux (with different binary points)
556,2017-03-22 00:25:02.000000000,2019-10-07 23:12:28.000000000,closed,8,Fix Packaging For Development Use
555,2017-03-21 01:49:03.000000000,2017-03-21 22:41:39.000000000,closed,23,withClockAndReset + node names
554,2017-03-20 12:21:30.000000000,2017-04-08 03:42:34.000000000,closed,4,1-entry enum compile error
553,2017-03-17 23:52:01.000000000,2017-03-18 01:43:39.000000000,closed,1,Add single arg constructor back to compatibility reg
552,2017-03-16 21:16:27.000000000,2018-12-18 04:28:50.000000000,closed,1,BlackBoxHelper directory annotation should be handled by Driver.execute
551,2017-03-16 00:37:32.000000000,2017-12-06 05:15:37.000000000,closed,26,Tester unification
550,2017-03-14 01:36:58.000000000,2018-01-05 03:16:22.000000000,closed,6,Vec of lits addressing
549,2017-03-12 07:24:00.000000000,2017-05-12 02:07:33.000000000,closed,4,getResources Bug
548,2017-03-11 16:19:58.000000000,2017-04-18 23:35:49.000000000,closed,4,Trying to programmatically generate LUT black box (naming help???)
547,2017-03-11 03:11:43.000000000,2017-12-06 05:15:42.000000000,closed,2,Better tester concurrency specifications?
546,2017-03-09 07:34:08.000000000,2017-03-09 09:34:18.000000000,closed,5,Fixed oneHotMux can't handle only one input
545,2017-03-04 05:04:56.000000000,1970-01-01 00:00:00.000000001,open,4,Incremental compilation
544,2017-03-03 06:40:19.000000000,2017-03-13 22:35:06.000000000,closed,1,Does anyone ever run a transform without an annotation?
543,2017-03-03 05:58:11.000000000,2018-12-18 04:19:24.000000000,closed,1,Matching on Input
542,2017-03-03 04:34:19.000000000,2017-12-22 22:30:21.000000000,closed,17,Fixes format strings in assertions. Fixes #540
541,2017-03-03 01:26:15.000000000,2019-10-07 23:23:38.000000000,closed,5,API to walk through module scala instances
540,2017-03-03 01:08:55.000000000,2017-12-22 22:30:23.000000000,closed,3,Add assertion example to Wiki
539,2017-03-02 01:00:33.000000000,2017-07-29 01:12:19.000000000,closed,3,asUInt and allies should not have parens in def with no parameters
538,2017-03-01 00:33:13.000000000,2017-03-01 03:52:24.000000000,closed,10,Expected chirrtl output of bulk connections in the compatibility mode?
537,2017-02-28 08:28:25.000000000,2017-03-01 06:58:43.000000000,closed,7,Fix minor typo in readme
536,2017-02-28 03:41:22.000000000,1970-01-01 00:00:00.000000001,open,3,Analog type does not allow static addressing of sub-wires
535,2017-02-28 02:31:28.000000000,1970-01-01 00:00:00.000000001,open,4,A simple proposal for better generated names
534,2017-02-28 00:22:32.000000000,2017-03-01 02:32:39.000000000,closed,1,Use test_run_dir for more tests.
533,2017-02-27 21:28:42.000000000,2017-03-21 17:57:34.000000000,closed,0,Trouble with private fields in last release
532,2017-02-27 09:02:41.000000000,2017-03-03 04:36:01.000000000,closed,5,"For transforms that require order, allow setting order via firrtl execution options"
531,2017-02-25 06:54:06.000000000,2017-02-28 05:08:13.000000000,closed,5,Digit record field
530,2017-02-25 01:51:04.000000000,2017-03-14 01:39:22.000000000,closed,4,"Revert ""Change Vec creation to check if gen is lit (and hence needs t…"
529,2017-02-24 23:34:47.000000000,2017-11-09 01:54:00.000000000,closed,2,Can no longer create Vecs of size 0 with a literal type
528,2017-02-24 17:12:57.000000000,2017-03-08 22:27:05.000000000,closed,11,Remove log2Up and log2Down from API
527,2017-02-24 02:55:45.000000000,2017-11-28 01:17:05.000000000,closed,6,Have to assign IO Vec to intermediate Wire in elsewhen
526,2017-02-23 23:51:28.000000000,1970-01-01 00:00:00.000000001,open,7,"""Default Block"" / more than one match per line for switch statement"
525,2017-02-23 05:53:33.000000000,1970-01-01 00:00:00.000000001,open,8,Digital Top with Analog Black Box
524,2017-02-23 05:42:23.000000000,2017-04-19 00:04:29.000000000,closed,7,Assertion during evaluation: assertion failed
523,2017-02-23 03:44:22.000000000,2017-02-23 06:19:08.000000000,closed,0,Bugfix #513. Fix BPSet width inference in Chisel3
522,2017-02-23 00:21:19.000000000,2017-04-05 00:35:04.000000000,closed,3,Revisit Vec wiring once the directionality / vec / binding refactors happen.
521,2017-02-22 01:37:09.000000000,2017-02-23 01:42:47.000000000,closed,4,Have an options where Asserts are not filtered with reset
520,2017-02-21 21:21:31.000000000,2017-02-22 00:13:39.000000000,closed,0,Use chisel3 in libraryDependencies example.
519,2017-02-21 06:03:09.000000000,1970-01-01 00:00:00.000000001,open,1,Backend-dependent inline blackbox
518,2017-02-21 00:38:09.000000000,2017-02-21 03:37:26.000000000,closed,3,edu.berkeley.cs#chisel_2.11;3.1-SNAPSHOT: not found
517,2017-02-18 04:51:41.000000000,2017-02-23 05:09:31.000000000,closed,11,Remove check on potentialy empty string for Record names.
516,2017-02-18 03:02:52.000000000,2017-02-24 04:48:19.000000000,closed,0,"Fend off future bug - replace FixedPoint "":="" with ""connect""."
515,2017-02-17 12:45:20.000000000,2017-02-17 13:08:19.000000000,closed,1,Builderreflectionfix
514,2017-02-17 12:09:10.000000000,2017-02-17 23:16:42.000000000,closed,0,Command line --repl-seq-mem lost before firrtl invoked
513,2017-02-17 12:04:06.000000000,2017-11-09 01:49:01.000000000,closed,7,setBinaryPoint
512,2017-02-16 06:35:42.000000000,2017-04-18 23:13:49.000000000,closed,2,Module Hierarchy Proposal
511,2017-02-16 00:33:51.000000000,2017-02-17 01:36:18.000000000,closed,7,Add scaladoc examples for Vec and Bundle
510,2017-02-15 07:40:35.000000000,2017-08-18 04:55:45.000000000,closed,5,Use firrtl elses in elsewhen/otherwise case emission
509,2017-02-15 06:47:48.000000000,2017-02-17 00:02:22.000000000,closed,5,Add support for clock and reset scoping
508,2017-02-14 16:42:31.000000000,2017-02-23 01:48:48.000000000,closed,13,reverse cat
507,2017-02-14 05:00:00.000000000,2017-02-23 01:49:16.000000000,closed,28,Module Hierarchy Refactor: Request for Comments
506,2017-02-13 23:19:41.000000000,2017-03-02 04:38:17.000000000,closed,3,Cheatsheet switch statement
505,2017-02-13 23:16:49.000000000,2017-02-15 22:45:17.000000000,closed,6,Fixed point factory stuff
504,2017-02-12 12:36:25.000000000,2017-04-05 22:38:17.000000000,closed,5,Add firrtl as git submodule
503,2017-02-12 11:48:40.000000000,2017-02-23 01:56:51.000000000,closed,5,Why chisel annotations should depend on firrtl annotations?
502,2017-02-10 05:19:03.000000000,2017-02-25 06:39:59.000000000,closed,1,Fix mismatch between Chisel and Firrtl on UInt -& UInt
501,2017-02-10 05:11:06.000000000,2017-02-25 06:39:59.000000000,closed,1,"-& Returns UInt in Chisel, SInt in Firrtl"
500,2017-02-09 13:34:50.000000000,2017-02-24 17:50:56.000000000,closed,2,Escape % in assertion messages
499,2017-02-09 11:16:23.000000000,2018-12-18 04:20:47.000000000,closed,12,Workspace Issues: Compile errors with firrtl master
498,2017-02-09 10:07:15.000000000,2017-02-09 10:40:46.000000000,closed,3,Fix random failures in CompatibilitySpec
497,2017-02-09 00:46:36.000000000,2017-05-05 01:52:58.000000000,closed,1,Connecting basic types wrong should error in chisel
496,2017-02-08 06:02:31.000000000,2017-02-08 06:35:25.000000000,closed,4,@chiselName doesn't work on Anonymous Modules
495,2017-02-08 04:05:38.000000000,2017-05-10 23:10:02.000000000,closed,0,Problem with chisel3 bulk connect of compatibility layer defined bundles
494,2017-02-08 01:43:52.000000000,2017-04-25 19:44:35.000000000,closed,7,Remove explicit import of NotStrict - fixes #492
493,2017-02-08 01:40:07.000000000,2017-05-20 00:26:38.000000000,closed,0,Update comments describing Decoupled/ReadyValid - fix #437.
492,2017-02-08 01:12:17.000000000,2017-04-25 19:44:41.000000000,closed,2,remove import chisel3.core.ExplicitCompileOptions.NotStrict
491,2017-02-08 00:58:55.000000000,2017-02-08 10:54:25.000000000,closed,4,Fix up Absolute value #abs
490,2017-02-07 22:22:09.000000000,2017-02-08 04:40:27.000000000,closed,2,Rename SeqMem to SyncReadMem - fixes #102.
489,2017-02-07 07:14:45.000000000,2017-02-24 18:10:54.000000000,closed,0,Test that large Vecs can have widths inferred
488,2017-02-07 06:35:49.000000000,2018-02-27 04:11:37.000000000,closed,19,Update Cheatsheet for Chisel3
487,2017-02-07 04:42:05.000000000,2017-02-17 12:57:25.000000000,closed,8,"FixedPoint Lit creation inconsistent with UInt, SInt? "
486,2017-02-07 01:30:08.000000000,1970-01-01 00:00:00.000000001,open,0,Get better test coverage
485,2017-02-07 00:16:20.000000000,2019-09-17 02:54:32.000000000,closed,1,Da steve101 tree reduce
484,2017-02-04 04:15:49.000000000,2017-02-08 23:12:31.000000000,closed,0,Bump sbt version.
483,2017-02-03 06:43:17.000000000,2017-02-08 05:24:18.000000000,closed,0,Add naming transforms to chisel utils
482,2017-02-03 02:11:53.000000000,2017-12-15 04:04:51.000000000,closed,1,Unhelpful Error Message Connecting Seq to Vec of different size
481,2017-02-03 01:59:03.000000000,2017-02-07 02:20:24.000000000,closed,1,Using flip on a Blackbox IO bundle doesn't work
480,2017-02-03 01:22:52.000000000,2017-02-04 02:56:33.000000000,closed,4,Added vec IO tests for #104
479,2017-02-03 00:50:12.000000000,2017-02-03 22:07:11.000000000,closed,0,Fix potential NPE if we try to evaluate isMissingIOWrapper() inside IO().
478,2017-02-02 10:54:32.000000000,2017-02-08 02:14:59.000000000,closed,6,Latest chisel3 master won't run in IntelliJ
477,2017-02-02 06:01:29.000000000,2017-04-12 02:06:47.000000000,closed,1,Better testers in chisel3
476,2017-02-02 03:31:10.000000000,2017-02-08 05:15:05.000000000,closed,1,Don't allow CompileOptions to materialize in Chisel core
475,2017-02-01 20:17:20.000000000,2018-12-18 04:26:46.000000000,closed,8,Allow assignment to tuple
474,2017-02-01 06:31:27.000000000,2017-04-18 23:03:48.000000000,closed,4,Add Chisel Line Information when generating the T_signals
473,2017-02-01 04:41:22.000000000,2017-02-07 03:31:23.000000000,closed,1,unhelpful error message on incorrect use of .elsewhen
472,2017-02-01 02:47:40.000000000,2018-06-01 05:29:20.000000000,closed,6,Chisel vals in objects can prevent deduplication
471,2017-02-01 02:04:53.000000000,2017-02-09 04:23:59.000000000,closed,1,Fix up deprecation warnings and clean up CompatibiltySpec code.
470,2017-01-31 11:47:46.000000000,2017-02-01 00:30:29.000000000,closed,6,Fix namespace
469,2017-01-31 08:05:30.000000000,2017-04-14 09:59:00.000000000,closed,30,Module Hierarchy Refactor
468,2017-01-31 07:12:17.000000000,2017-02-07 03:29:11.000000000,closed,3,exception on incorrect enum definition
467,2017-01-31 03:18:33.000000000,2017-04-18 23:01:47.000000000,closed,10,recursive value needs type
466,2017-01-28 19:13:24.000000000,2017-02-08 22:31:50.000000000,closed,5,do_abs for fixed pt
465,2017-01-28 06:26:17.000000000,2017-02-07 03:23:08.000000000,closed,5,Chisel exception during elaboration on use before declaration
464,2017-01-28 05:44:10.000000000,2017-02-07 03:22:17.000000000,closed,2,Update chisel3 cheatsheet for latest round of API changes
463,2017-01-27 23:46:13.000000000,2017-02-07 02:59:56.000000000,closed,2,Inheritance Diagram For Chisel Types
462,2017-01-27 23:36:03.000000000,2017-01-28 00:03:09.000000000,closed,2,Inheritance of Modules with io declared in the base class
461,2017-01-27 07:02:44.000000000,2017-04-27 04:52:29.000000000,closed,0,"override_clock, override_reset is inconsistent with normal connection semantics"
460,2017-01-27 03:06:15.000000000,2017-02-25 11:45:54.000000000,closed,0,Disallow CompileOptions materialize inside chisel3
459,2017-01-27 00:53:11.000000000,2017-02-07 03:20:46.000000000,closed,2,Default Value for Valid IO
458,2017-01-26 18:08:33.000000000,2017-01-27 01:28:04.000000000,closed,4,doesn't lose old firrtl options annotations + transforms
457,2017-01-26 16:16:55.000000000,2017-04-18 22:59:44.000000000,closed,5,SeqMem Clks
456,2017-01-25 10:45:42.000000000,2017-02-23 04:27:13.000000000,closed,10,bundle reflection should not get width as data field
455,2017-01-25 06:58:59.000000000,2017-03-09 06:38:15.000000000,closed,13,Deprecate old Reg with nulls constructor
454,2017-01-25 05:32:56.000000000,2017-04-13 03:38:11.000000000,closed,2,Bundles not working properly?
453,2017-01-25 03:20:23.000000000,2017-01-31 22:49:19.000000000,closed,3,Move blackbox verilog implementations within reach of verilator
452,2017-01-25 02:09:30.000000000,2017-02-01 23:28:46.000000000,closed,6,Stop dumping test artifacts in chisel3/
451,2017-01-25 00:54:12.000000000,2017-11-09 02:09:28.000000000,closed,4,Should error on Connecting UInt and SInt
450,2017-01-24 07:21:19.000000000,2017-02-16 03:19:37.000000000,closed,4,"Implement asTypeOf, refactor internal APIs"
449,2017-01-24 06:55:11.000000000,2017-02-07 03:16:55.000000000,closed,3,Iterable or Seq
448,2017-01-23 22:18:15.000000000,2017-01-27 04:37:52.000000000,closed,5,Use the same firrtl for all sub-projects - fixes #447.
447,2017-01-23 22:16:44.000000000,2017-02-07 03:14:41.000000000,closed,1,chisel3 sub-projects may use a different version of firrtl
446,2017-01-21 01:24:17.000000000,2017-04-12 02:00:03.000000000,closed,3,Is there a reason we do an explicit Mux compatibility check?
445,2017-01-20 04:55:21.000000000,2017-08-21 23:29:35.000000000,closed,10,Shouldn't Vec(Reg()) generate an error?
444,2017-01-20 03:48:49.000000000,2017-01-21 00:14:05.000000000,closed,4,Mark Annotation and FixedPoint as experimental
443,2017-01-19 06:12:08.000000000,2017-04-18 23:06:33.000000000,closed,6,eliminate redundant wires/copies
442,2017-01-19 04:43:35.000000000,2017-02-07 03:10:00.000000000,closed,4,Associate resources with Modules / etc
441,2017-01-19 03:25:26.000000000,2017-01-19 03:43:36.000000000,closed,2,Document which way Bundles are packed
440,2017-01-18 07:29:52.000000000,2017-07-24 23:33:00.000000000,closed,16,Consolidate directionality data
439,2017-01-17 03:40:51.000000000,2017-01-31 01:17:34.000000000,closed,12,Add shift register with reset
438,2017-01-15 09:19:09.000000000,2017-04-13 03:09:37.000000000,closed,18,Reg + Type parameterization
437,2017-01-12 04:29:17.000000000,2017-05-20 00:26:40.000000000,closed,12,Are `EnqIO` and `DeqIO` backwards?
436,2017-01-12 03:04:13.000000000,2017-02-23 04:26:31.000000000,closed,5,"Make EnqIO (output of queue) IrrevocableIO, reflecting queue guarantees"
435,2017-01-11 20:15:29.000000000,1970-01-01 00:00:00.000000001,open,3,Add simulation logging library
434,2017-01-11 04:20:33.000000000,2017-01-11 06:18:10.000000000,closed,0,Make stop() immediately end simulation for Verilator tests
433,2017-01-11 04:03:09.000000000,2017-06-21 03:43:08.000000000,closed,3,Make reinterpret cast conversions (fromBits / asUInt / etc) consistent
432,2017-01-05 04:33:22.000000000,2017-01-27 23:58:39.000000000,closed,0,Provide package-level text to reduce ScalaDoc white space.
431,2017-01-05 02:04:09.000000000,2017-02-01 03:53:46.000000000,closed,0,fix buildInfoPackage name (and comment)
430,2017-01-03 22:35:02.000000000,2017-01-04 22:54:30.000000000,closed,0,Update FIRRTL cloning instructions.
429,2017-01-03 13:28:44.000000000,2017-02-16 04:30:12.000000000,closed,5,Adding a BlackBox example in code documentation
428,2017-01-03 11:30:09.000000000,2017-01-05 04:48:23.000000000,closed,5,How to print message to different files during simulation?
427,2017-01-03 01:46:54.000000000,2017-04-15 05:06:22.000000000,closed,19,Special Top Module class to rename/delete clock/reset
426,2017-01-02 05:04:42.000000000,2017-01-04 22:55:21.000000000,closed,1,Incorrect FIRRTL clone command in README.md
425,2016-12-31 05:12:38.000000000,2017-01-05 22:20:43.000000000,closed,8,Issue with FIRRTL while using PeekPokeTester
424,2016-12-24 05:59:14.000000000,2017-01-13 22:51:19.000000000,closed,9,Make fromBits work with types other than UInt
423,2016-12-22 05:12:43.000000000,2017-02-08 06:18:54.000000000,closed,0,Add generateFirrtl() method to ChiselSpec.scala
422,2016-12-22 04:20:32.000000000,2017-02-09 07:00:33.000000000,closed,16,Add Analog type
421,2016-12-21 08:29:44.000000000,2017-02-07 03:06:01.000000000,closed,3,Does fromBits work?
420,2016-12-17 05:01:08.000000000,2017-02-07 06:21:49.000000000,closed,0,Stackoverflow with large vecs
419,2016-12-16 06:42:00.000000000,2017-11-09 01:36:54.000000000,closed,7,cloneType vs. chiselCloneType
418,2016-12-16 05:20:57.000000000,2018-04-14 03:25:51.000000000,closed,1,Bundle literal constructors
417,2016-12-16 05:15:06.000000000,2018-02-17 04:25:45.000000000,closed,15,Statically usable literals
416,2016-12-16 02:21:28.000000000,2017-02-07 03:04:34.000000000,closed,5,What is the BlackBox API do for circuits with reset and clock
415,2016-12-16 00:46:21.000000000,2016-12-16 01:01:32.000000000,closed,0,Can The Spam: disable reflective call warnings on tests
414,2016-12-16 00:33:16.000000000,1970-01-01 00:00:00.000000001,open,6,Chisel's IR is public
413,2016-12-15 04:36:14.000000000,2017-11-09 01:12:13.000000000,closed,4,Expose invalidate API and stop invalidating everything by default
412,2016-12-15 04:32:20.000000000,2017-02-07 03:02:01.000000000,closed,1,Move Annotations to Experimental Package
411,2016-12-15 04:26:51.000000000,2019-06-11 11:45:48.000000000,closed,2,ScalaDoc Improvements to Utils
410,2016-12-15 04:18:50.000000000,2017-02-07 03:02:30.000000000,closed,2,Compatibility layer interoperability
409,2016-12-15 04:16:52.000000000,2017-01-28 04:54:30.000000000,closed,1,Move FixedPoint to experimental package
408,2016-12-15 03:25:00.000000000,2017-02-07 03:00:31.000000000,closed,1,Improved Testing
407,2016-12-14 11:41:22.000000000,2017-01-28 04:47:01.000000000,closed,0,Private vals
406,2016-12-14 06:21:54.000000000,2016-12-14 11:29:28.000000000,closed,6,Default to no dequeue in Queue factory methods
405,2016-12-14 05:40:35.000000000,2016-12-15 04:31:31.000000000,closed,1,Final steps for annotations getting from chisel to firrtl
404,2016-12-13 04:34:12.000000000,2016-12-13 05:44:33.000000000,closed,3,Add Cookbook examples Reg of Vec and FSM
403,2016-12-12 15:13:10.000000000,2016-12-15 09:35:26.000000000,closed,6, Bitwise reductions operators not available？
402,2016-12-10 03:11:16.000000000,2017-02-07 02:59:58.000000000,closed,2,cloneType fails on IO Bundle with arguments
401,2016-12-10 02:58:42.000000000,2016-12-16 01:02:28.000000000,closed,4,Structural Types on IOs
400,2016-12-09 23:53:31.000000000,2017-02-01 23:28:44.000000000,closed,6,Move backend compilation utilities
399,2016-12-04 00:59:32.000000000,2017-09-27 21:20:05.000000000,closed,3,Unhelpful Subword Assignment Error (in Firrtl)
398,2016-12-03 04:31:07.000000000,2016-12-07 06:16:40.000000000,closed,12,utils scaladoc examples for BitPat through CircuitMath
397,2016-12-03 03:48:49.000000000,2017-01-28 05:15:12.000000000,closed,3,Add pointer to ScalaDoc.
396,2016-12-02 23:14:25.000000000,2016-12-03 00:00:05.000000000,closed,0,Insert missing newline for sbt-publish.
395,2016-12-02 21:42:24.000000000,2016-12-02 23:10:35.000000000,closed,0,Update installation instructions to include firrtl publish-local.
394,2016-12-02 13:10:45.000000000,2016-12-04 01:10:34.000000000,closed,1,Failed to compile chisel
393,2016-12-02 06:05:02.000000000,2016-12-07 23:31:23.000000000,closed,0,Support for creating chisel annotations that are consumed by firrtl
392,2016-12-02 03:43:57.000000000,2016-12-02 06:34:39.000000000,closed,0,"Fix spelling of ""specified""."
391,2016-12-02 03:22:48.000000000,2017-01-12 02:02:48.000000000,closed,1,Have FixedPoint use asFixedPoint in fromBits.
390,2016-12-02 01:05:28.000000000,2016-12-02 03:34:41.000000000,closed,3,ScalaCheck may shrink to fail DecoderSpec.
389,2016-12-01 05:32:38.000000000,2016-12-06 00:28:04.000000000,closed,1,Fix literal width
388,2016-12-01 04:31:16.000000000,2016-12-06 00:28:04.000000000,closed,9,Weird Width Decisions
387,2016-11-30 02:48:10.000000000,2016-11-30 05:37:13.000000000,closed,0,"Add feature warnings to build, fix feature and documentation warnings"
386,2016-11-27 23:22:34.000000000,2017-02-02 11:03:15.000000000,closed,1,Chisel Counter declaration is mixed up.
385,2016-11-24 04:16:45.000000000,2016-11-24 05:01:50.000000000,closed,4,Simplify Enum API
384,2016-11-24 02:52:57.000000000,2016-11-24 02:57:31.000000000,closed,0,Fix for direct dependencies
383,2016-11-24 00:22:17.000000000,2018-04-14 01:53:44.000000000,closed,1,Add PerformancePathologySpec for finding performance bugs
382,2016-11-22 18:58:10.000000000,2016-11-23 05:00:10.000000000,closed,2,"in order try it needs fpga toolkit , but where ti buy?"
381,2016-11-22 10:33:54.000000000,2016-11-22 10:46:42.000000000,closed,2,Issues with <> in chisel3._
380,2016-11-22 06:21:07.000000000,2016-11-22 13:57:12.000000000,closed,1,Disallow chained apply
379,2016-11-22 06:01:54.000000000,2016-11-22 06:18:26.000000000,closed,0,Fix toBits() deprecation message (to match what it effectively does).
378,2016-11-22 05:51:47.000000000,2016-11-23 02:15:20.000000000,closed,0,Don't publish sub-project JARs
377,2016-11-22 05:32:33.000000000,2016-11-22 13:57:12.000000000,closed,1,Int.asUInt(Int) Doesn't Work
376,2016-11-22 03:26:23.000000000,2017-01-28 00:35:29.000000000,closed,3,Have checkpoint report (and clear) non-fatal errors.
375,2016-11-20 03:58:11.000000000,2016-12-06 06:08:17.000000000,closed,8,Should there be an error message on Vec(Bits)?
374,2016-11-18 04:26:54.000000000,2016-11-18 23:15:18.000000000,closed,2,Eliminate some doc warnings
373,2016-11-18 03:55:58.000000000,2018-12-18 04:08:42.000000000,closed,11,Enum deficiencies
372,2016-11-18 02:59:40.000000000,2016-11-22 02:44:26.000000000,closed,14,Standardize the One True Way of specifying literals
371,2016-11-18 02:37:56.000000000,2017-02-23 04:23:30.000000000,closed,7,Check that concrete implementations of Module make io a [lazy] val
370,2016-11-18 00:55:31.000000000,2016-11-18 23:54:43.000000000,closed,7,[stevo]: shift register enable signal now enables ALL registers in th…
369,2016-11-17 04:32:25.000000000,2016-11-22 02:25:03.000000000,closed,14,Add ranging API
368,2016-11-16 07:44:21.000000000,2017-07-31 22:21:39.000000000,closed,12,No errors when putting literal in IO
367,2016-11-15 23:34:33.000000000,2017-01-28 05:06:54.000000000,closed,2,Deprecate firrtlToVerilog in favor of compileFirrtlToVerilog
366,2016-11-15 06:44:06.000000000,2017-01-21 01:37:41.000000000,closed,37,Add Record as superclass of Bundle for custom Aggregate types
365,2016-11-15 05:50:22.000000000,2016-12-13 05:25:23.000000000,closed,0,Set buildInfoUsePackageAsPath to help IDEs.
364,2016-11-15 03:05:06.000000000,2016-12-15 01:32:04.000000000,closed,5,Change noenq in ReadyValid to use an uninitialized Wire instead of zero
363,2016-11-12 04:41:53.000000000,2017-02-07 02:55:20.000000000,closed,5,Abolish Module() Wrapping
362,2016-11-11 07:24:12.000000000,2016-11-15 00:11:02.000000000,closed,5,Add checks for forgetting Module() wraps or double Module() wrapping
361,2016-11-11 04:59:05.000000000,1970-01-01 00:00:00.000000001,open,4,chisel3 exception handling
360,2016-11-10 23:10:36.000000000,2016-12-20 01:27:16.000000000,closed,4,Throw exceptions for cloneType failures - fix #358
359,2016-11-10 05:59:09.000000000,2016-11-11 05:12:35.000000000,closed,6,Rangemacro: add more tests
358,2016-11-10 05:27:42.000000000,2016-12-20 01:27:18.000000000,closed,0,Erroneous BindingException in both Chisel._ and chisel3._
357,2016-11-10 03:51:05.000000000,2017-01-28 05:06:56.000000000,closed,1,Chisel and FIRRTL
356,2016-11-10 02:31:33.000000000,2017-02-07 02:46:57.000000000,closed,6,Windows
355,2016-11-09 03:01:43.000000000,2016-11-18 00:56:20.000000000,closed,1,[stevo]: allow bitwidth inference on output of shift register
354,2016-11-09 02:04:00.000000000,2016-11-09 03:01:45.000000000,closed,1,[stevo]: set regnext return width to be same as input
353,2016-11-08 00:37:43.000000000,2019-10-18 21:10:26.000000000,closed,13,HelloWorld example is missing from chisel3 README and website
352,2016-11-07 23:51:36.000000000,2016-11-15 14:46:37.000000000,closed,8,Cannot use vector of registers in sequential mux circuit
351,2016-11-04 04:30:58.000000000,2017-02-23 04:20:34.000000000,closed,2,Add initialization functionality to Counters.
350,2016-11-03 10:42:46.000000000,2016-11-11 12:02:37.000000000,closed,16,Wrong Gender Errors?
349,2016-11-02 22:58:19.000000000,2016-11-03 00:27:43.000000000,closed,2,Changed T to _T for generated names
348,2016-11-02 04:48:35.000000000,2017-02-07 06:30:00.000000000,closed,4,Weird Regression with 224ee39 (Vec issue)
347,2016-11-02 02:41:31.000000000,2016-11-22 03:52:05.000000000,closed,7,Remove de-duplication from Chisel
346,2016-11-02 01:45:15.000000000,2016-12-06 22:19:45.000000000,closed,2,Add firrtl string to ExecutionOptionsManager.
345,2016-10-31 21:10:55.000000000,2016-11-01 00:43:26.000000000,closed,3,xorR is broken?
344,2016-10-28 10:54:52.000000000,2016-10-28 11:35:04.000000000,closed,0,Preserve legacy cloneType behavior in compatibility mode
343,2016-10-27 21:40:50.000000000,2019-08-13 13:36:59.000000000,closed,20,Asynchronous Reset?
342,2016-10-27 12:11:07.000000000,2016-10-27 12:36:46.000000000,closed,0,Refactor and fix field reflection
341,2016-10-27 03:42:23.000000000,2017-02-03 11:53:04.000000000,closed,4,Revamp VendingMachine.scala as cookbook example
340,2016-10-26 21:33:34.000000000,2017-01-28 04:34:15.000000000,closed,7,Add basic Chisel2 compatibility sanity checks.
339,2016-10-24 07:41:06.000000000,2016-10-28 01:58:44.000000000,closed,2,fix SeqMem's read port creation
338,2016-10-22 01:23:36.000000000,2016-11-22 02:50:04.000000000,closed,14,Deprecate single arg UInt/SInt constructor
337,2016-10-21 21:00:12.000000000,2016-11-22 02:46:33.000000000,closed,4,deprecate single argument UInt/SInt factory method.
336,2016-10-21 06:31:44.000000000,2017-02-07 02:39:50.000000000,closed,5,"Seq as alternative to Vec , Vec bugs"
335,2016-10-21 02:30:35.000000000,2017-12-14 02:41:54.000000000,closed,1,BuildInfo API
334,2016-10-20 23:41:56.000000000,2016-10-27 23:44:16.000000000,closed,0,"Existence of unmanaged firrtl.jar, replaces sbt managed dependency."
333,2016-10-20 09:23:11.000000000,2016-11-02 23:36:37.000000000,closed,2,add verilator vcd command line option
332,2016-10-20 02:40:01.000000000,2016-10-24 21:19:05.000000000,closed,2,"Try -O1 instead of -O0 for verilator cpp compiles - #329, #331."
331,2016-10-20 02:35:34.000000000,1970-01-01 00:00:00.000000001,open,10,Use verilator VPI interface
330,2016-10-20 00:24:47.000000000,2016-11-22 02:47:56.000000000,closed,1,Range API
329,2016-10-19 22:53:39.000000000,2016-10-20 00:09:23.000000000,closed,0,Change verilogToCpp to use O0
328,2016-10-19 22:51:26.000000000,2016-10-25 19:59:15.000000000,closed,4,FixedPoint number support for chisel3
327,2016-10-19 03:31:23.000000000,2017-01-26 10:02:05.000000000,closed,49,Better name propagation by macros
326,2016-10-18 02:54:03.000000000,2017-02-07 02:36:06.000000000,closed,7,"Vec of Modules Allows User to ""assign to"" Output"
325,2016-10-14 21:04:33.000000000,2016-10-19 03:14:06.000000000,closed,0,Implement a standardized execution scheme for chisel
324,2016-10-14 11:14:04.000000000,2016-10-14 11:53:35.000000000,closed,2,Reg(init = Vec( ... )) generates invalid FIRRTL
323,2016-10-14 01:13:33.000000000,2016-10-19 23:57:12.000000000,closed,0,"Deprecate ""!=""."
322,2016-10-06 22:31:33.000000000,2016-10-06 22:48:18.000000000,closed,1,"Remove EnqIO, DeqIO - #308"
321,2016-10-06 21:46:01.000000000,2017-02-07 02:33:55.000000000,closed,1,"{chisel,}cloneType unification"
320,2016-10-06 20:27:41.000000000,2016-10-06 20:40:07.000000000,closed,0,Update Driver: Check the simulation exit code #281
319,2016-10-06 04:09:52.000000000,2016-10-06 19:17:59.000000000,closed,0,TransitName comment change.
318,2016-10-06 04:05:27.000000000,2016-10-06 04:10:21.000000000,closed,0,Update @sdtwigg's PR #199 - Add Assert Data.
317,2016-10-06 03:48:29.000000000,2016-10-06 03:55:43.000000000,closed,1,Update @sdtwigg's pr #199 - Add Assert Data.
316,2016-10-06 02:19:41.000000000,2016-10-06 02:54:19.000000000,closed,3,Make asInput/asOutput/flip deprecation warnings dynamic
315,2016-10-06 02:17:15.000000000,2016-10-06 03:18:59.000000000,closed,1,Give <> and := legacy behavior in compatibility mode
314,2016-10-05 22:02:25.000000000,2016-10-19 03:20:29.000000000,closed,1,Implement a standardized execution scheme for chisel
313,2016-10-05 20:34:16.000000000,2016-10-07 04:15:00.000000000,closed,1,Buildinfo
312,2016-10-04 22:04:26.000000000,2016-10-06 22:06:30.000000000,closed,0,Generate a better error message for missing IO() wrapper - fix #305
311,2016-10-04 20:19:09.000000000,2016-10-04 22:46:13.000000000,closed,1,Add CompileOptions implicits to all Module constructors - fix #310.
310,2016-10-04 00:18:03.000000000,2016-10-04 22:46:15.000000000,closed,1,Compatibility mode can't handle Modules with reset/clock passed in
309,2016-10-03 13:10:31.000000000,2017-02-02 10:56:58.000000000,closed,4,Documenting proper ChiselMain replacement
308,2016-10-01 03:00:36.000000000,2016-10-06 22:48:56.000000000,closed,2,Poor placement of EnqIO/DeqIO
307,2016-10-01 02:54:42.000000000,2016-10-06 21:50:58.000000000,closed,2,clone firrtlDirection when cloning - Issue #306
306,2016-10-01 02:16:13.000000000,2016-10-06 21:52:03.000000000,closed,1,firrtlDirection needs cloning
305,2016-10-01 02:14:54.000000000,2016-10-06 22:06:31.000000000,closed,9,Not bound to synthesizable node?
304,2016-09-30 22:59:39.000000000,2016-09-30 23:03:12.000000000,closed,0,Add Data dir method to Chisel compatibility layer.
303,2016-09-30 03:32:16.000000000,2017-01-26 10:03:10.000000000,closed,39,"Better name propagation by macros, RFC"
302,2016-09-29 23:30:52.000000000,2016-09-30 02:37:44.000000000,closed,7,Massive rename of CompileOptions.
301,2016-09-29 01:58:31.000000000,2016-10-06 01:34:39.000000000,closed,2,Generate scaladoc for all subprojects.
300,2016-09-29 00:15:17.000000000,2017-02-07 02:33:30.000000000,closed,4,Use Builder.error where possible
299,2016-09-28 19:49:43.000000000,2016-09-28 20:33:11.000000000,closed,0,Don't use firrtlDirection for direction checks - fix #298.
298,2016-09-28 13:26:45.000000000,2016-09-28 20:33:55.000000000,closed,2,Issues with getFirrtlDirection in gsdt
297,2016-09-28 04:10:54.000000000,2017-02-02 11:03:44.000000000,closed,1,Don't dedup modules during emit if annotations on a component of module are distinct
296,2016-09-27 20:51:38.000000000,2016-10-06 20:42:12.000000000,closed,0,"Use ""chisel3"" as sbt project name."
295,2016-09-27 01:14:08.000000000,2016-09-27 04:14:39.000000000,closed,0,"Add Strict default for compile options, onto gsdt"
294,2016-09-24 04:23:53.000000000,2016-11-22 02:45:24.000000000,closed,50,Standardize the One True Way for defining literals
293,2016-09-23 10:07:37.000000000,2016-11-19 00:40:27.000000000,closed,30,Add support for parameterized BlackBoxes
292,2016-09-23 04:26:53.000000000,2017-02-07 02:29:36.000000000,closed,3,How to use multiclock in chisel3?
291,2016-09-23 02:27:10.000000000,2016-09-23 19:19:43.000000000,closed,1,Scaladocs for utils
290,2016-09-22 02:44:15.000000000,2016-09-22 03:16:25.000000000,closed,2,Expose FIRRTL asClock construct
289,2016-09-21 23:02:15.000000000,2016-11-19 00:40:27.000000000,closed,1,BlackBoxes silently drop hardware
288,2016-09-21 22:53:42.000000000,2016-09-21 23:44:36.000000000,closed,1,Make implicit clock name consistent
287,2016-09-21 22:22:55.000000000,2017-02-07 02:28:18.000000000,closed,2,Chisel3 cannot create an 'all input' version of a Bundle
286,2016-09-21 03:52:42.000000000,2017-02-07 02:27:39.000000000,closed,1,Seq->Vec bulk connection issue leads to unintuitive (incorrect?) semantics
285,2016-09-21 03:19:25.000000000,2016-10-06 20:41:16.000000000,closed,1,Add Cookbook tests
284,2016-09-20 04:07:55.000000000,2017-02-07 02:26:40.000000000,closed,10,"Illegal Argument: can't Mux between ""heterogeneous types"" of the same Bundle"
283,2016-09-20 03:56:06.000000000,2016-10-13 00:01:13.000000000,closed,2,remove trailing whitespace for annotations
282,2016-09-20 00:34:09.000000000,2017-07-29 01:45:10.000000000,closed,3,Flip doesn't work for Black Box IOs with Clocks
281,2016-09-19 01:09:15.000000000,2016-10-06 20:40:35.000000000,closed,4,Driver: Check the simulation exit code
280,2016-09-16 05:54:35.000000000,2016-09-16 06:08:30.000000000,closed,1,Decoupled: cast DecoupledIO to IrrevocableIO as an input
279,2016-09-15 22:52:31.000000000,2016-09-15 22:54:09.000000000,closed,1,Bulk Connect to Black Box doesn't work
278,2016-09-10 00:39:04.000000000,2017-02-07 02:19:01.000000000,closed,2,Report of Black Box Modules
277,2016-09-09 02:19:25.000000000,2016-10-28 02:01:23.000000000,closed,0,Add Mem and SeqMem sanity tests
276,2016-09-09 01:27:08.000000000,2016-10-06 21:54:01.000000000,closed,2,ScalaDoc Issues
275,2016-09-08 05:18:34.000000000,2016-09-08 20:36:59.000000000,closed,0,Fix bug in Printable FullName of submodule port
274,2016-09-07 05:59:27.000000000,2016-09-09 00:02:22.000000000,closed,6,Add IrrevocableIO alternative to DecoupledIO
273,2016-09-01 06:25:11.000000000,2016-09-02 04:09:23.000000000,closed,0,Check that Vecs have homogeneous types
272,2016-08-31 23:16:14.000000000,2016-08-31 23:50:39.000000000,closed,3,Wiring to a Clock produces invalid firrtl
271,2016-08-31 10:25:44.000000000,2016-09-01 03:59:02.000000000,closed,2,Chisel compiler not catching value-less UInt declaration
270,2016-08-31 03:34:59.000000000,2016-09-08 01:18:29.000000000,closed,4,Add Printable
269,2016-08-30 00:40:21.000000000,2016-11-22 03:00:37.000000000,closed,3,Deprecate either asUInt or asBits
268,2016-08-28 19:55:32.000000000,2017-02-07 02:18:07.000000000,closed,8,Prepending JAVA_OPTS=-Xss256m does not fix StackOverflowError
267,2016-08-26 02:12:30.000000000,2016-08-26 07:14:39.000000000,closed,6,Make sure RRArbiter's lastGrant has an initial value
266,2016-08-24 04:39:49.000000000,1970-01-01 00:00:00.000000001,open,16,ROM construct
265,2016-08-23 22:12:45.000000000,2016-09-30 23:13:58.000000000,closed,11,Gsdt - Fixup to Chisel connections and direction - PR 200 revisited.
264,2016-08-22 23:44:36.000000000,2016-12-16 02:17:43.000000000,closed,4,Chisel3 needs to provide an Annotation API
263,2016-08-21 23:16:46.000000000,2017-02-07 02:16:26.000000000,closed,4,A way of tagging Chisel outputs with additional info (?) -- Re: memories
262,2016-08-19 05:31:12.000000000,2016-11-22 03:13:39.000000000,closed,9,Conditionally Instantiated modules' names aren't taken from Chisel code
261,2016-08-17 05:57:47.000000000,2016-10-28 02:00:47.000000000,closed,2,support vcs for basic tester
260,2016-08-17 05:39:36.000000000,2017-02-07 02:15:26.000000000,closed,2,More Vec woes: how to build a Vec of Vecs?
259,2016-08-16 09:46:34.000000000,2016-08-26 19:19:51.000000000,closed,3,Public APIs for chisel object names
258,2016-08-13 05:04:52.000000000,2016-09-21 23:44:36.000000000,closed,0,Name of implicit clock is inconsistent
257,2016-08-13 00:12:21.000000000,2016-08-16 09:48:15.000000000,closed,6,"Make ""def width"" a private API; expose isWidthKnown instead"
256,2016-08-12 23:12:21.000000000,2016-08-16 09:48:15.000000000,closed,6,Chisel does not like parameters in modules that are called width
255,2016-08-12 22:42:35.000000000,2016-08-31 02:28:26.000000000,closed,6,Add support for per-Module compilation options.
254,2016-08-12 22:30:23.000000000,2016-08-12 22:43:36.000000000,closed,1,Connections between BlackBoxes doesn't work
253,2016-08-10 04:32:20.000000000,2017-02-07 02:14:46.000000000,closed,6,Wanted: Equality check for Bits (and Bool has a problem with Num[T])
252,2016-08-09 20:49:41.000000000,2016-08-09 21:51:04.000000000,closed,0,"counter(inc,n) example should reflect actual use"
251,2016-08-08 04:13:21.000000000,2016-08-10 00:05:55.000000000,closed,2,Support Module name overrides
250,2016-08-06 04:04:38.000000000,2017-02-07 03:02:44.000000000,closed,4,isInvalid API
249,2016-07-29 03:37:08.000000000,2017-07-26 00:33:50.000000000,closed,4,BlackBox Doesn't Like Bulk Connect
248,2016-07-25 23:17:58.000000000,2016-07-25 23:54:52.000000000,closed,3,Make Vec.apply gen parameter call-by-name
247,2016-07-25 23:11:39.000000000,2017-02-07 02:07:09.000000000,closed,3,Vec.fill is call-by-name while Vec.apply is call-by-value?
246,2016-07-24 04:58:51.000000000,2016-10-24 22:31:15.000000000,closed,4,Add a cloneType method to QueueIO
245,2016-07-24 04:56:13.000000000,2016-10-24 22:31:15.000000000,closed,8,Vector of Queues wants a cloneType for QueueIO
244,2016-07-22 04:45:53.000000000,2017-02-07 02:06:22.000000000,closed,7,Missing sub-word assignment- breaks existing Chisel2 code of bit vectors.
243,2016-07-22 03:58:37.000000000,2017-02-07 02:04:31.000000000,closed,6,Order matters when using bulk-connect between Vecs?
242,2016-07-22 02:39:52.000000000,2017-02-07 01:58:16.000000000,closed,3,CheckGenders pass in FIRRTL fails
241,2016-07-22 01:33:18.000000000,2017-02-07 01:59:27.000000000,closed,3,"Vec.fill(n){e} and Vec(n,e) confusion, especially in IO Bundles."
240,2016-07-22 01:24:46.000000000,2017-02-07 02:01:54.000000000,closed,9,Difficulty with anonymous Bundles inside of parameterized Bundles
239,2016-07-22 00:44:57.000000000,2017-02-07 01:57:45.000000000,closed,1,No Chisel3 compatibility warning for asInput()/asOutput() parenthesis issue
238,2016-07-22 00:27:28.000000000,1970-01-01 00:00:00.000000001,open,3,Explicit readwrite ports for memories
237,2016-07-21 05:48:33.000000000,2017-02-07 01:51:40.000000000,closed,1,Suggesting Module Name Actually Prevents Deduplication
236,2016-07-21 00:43:31.000000000,2016-07-21 01:31:30.000000000,closed,0,Generate better names for nodes (#190)
235,2016-07-20 09:56:59.000000000,2016-07-21 00:50:22.000000000,closed,3,Difficulty coercing UInt to BitPat for rocket.DecodeLogic() function
234,2016-07-19 14:15:45.000000000,2016-07-19 22:19:02.000000000,closed,2,PriorityMux now uses [T <: Bits]; but unable to coax Bundle to [T <: Bits] to approximate old Chisel2 behavior
233,2016-07-19 02:45:44.000000000,2016-07-21 21:22:09.000000000,closed,2,"Fill(Chisel.UInt, Int) is in Chisel2, but not supported by Chisel3"
232,2016-07-12 01:50:55.000000000,2016-07-12 02:17:59.000000000,closed,0,bitpat should keep the width of uint
231,2016-07-12 00:16:03.000000000,2017-02-07 01:53:48.000000000,closed,2,Define higher level chisel-testers API
230,2016-07-06 02:36:09.000000000,2017-02-07 01:51:25.000000000,closed,6,"""Reg(init = UInt(width=10))"" generates invalid FIRRTL"
229,2016-07-01 05:40:12.000000000,2016-07-01 22:56:09.000000000,closed,1,Nodes defined in an abstract module lose their names
228,2016-06-29 09:04:00.000000000,2017-02-07 00:16:47.000000000,closed,11,Add a tree reduce function to Vec
227,2016-06-29 08:54:11.000000000,2017-04-10 22:31:37.000000000,closed,3,Added vec IO tests for #104
226,2016-06-28 08:46:52.000000000,2016-06-28 11:20:19.000000000,closed,3,Added RegNext and RegInit to chisel3
225,2016-06-28 08:44:43.000000000,2017-02-23 04:14:56.000000000,closed,9,Fixed impl
224,2016-06-23 02:55:07.000000000,2016-06-28 21:38:25.000000000,closed,1,"renamechisel3 - ""chisel"" -> ""chisel3"""
223,2016-06-21 02:29:44.000000000,2016-06-21 03:00:19.000000000,closed,0,Fix BlackBox setRefs to correctly handle arbitrarily nested bundles as ports
222,2016-06-21 00:22:56.000000000,2016-06-21 00:44:08.000000000,closed,0,Make sure MuxCase and MuxLookup can take all subclasses of Data
221,2016-06-15 10:29:43.000000000,2016-06-15 21:54:16.000000000,closed,1,Generate better node names when names collide
220,2016-06-15 10:29:41.000000000,2016-06-15 10:45:26.000000000,closed,2,Out of Memory Error
219,2016-06-10 02:19:00.000000000,2016-11-22 03:11:09.000000000,closed,6,Chisel rename fails on case-insensitive filesystems.
218,2016-06-10 01:37:36.000000000,2016-06-10 03:31:46.000000000,closed,1,Increase the scope of Bundle.namedElts to private[chisel] for testers.
217,2016-06-10 01:29:39.000000000,2016-06-10 03:35:06.000000000,closed,3,access to Bundle elements
216,2016-06-09 06:04:00.000000000,2016-06-09 06:29:20.000000000,closed,2,SeqMem address register not initialized
215,2016-06-08 22:32:56.000000000,2016-06-09 21:30:57.000000000,closed,0,"For Module instances we haven't named, suggest the Module class name"
214,2016-06-07 22:04:49.000000000,2016-06-21 00:43:47.000000000,closed,2,"MuxCase and MuxLookup only take Bits subclasses, not Data subclasses?"
213,2016-06-07 07:53:36.000000000,2016-06-07 08:23:04.000000000,closed,1,Chisel3 build.sbt breaks Rocket-Chip build
212,2016-06-07 02:39:37.000000000,2016-10-24 21:54:14.000000000,closed,1,Tobits deprecation
211,2016-06-06 21:56:53.000000000,2016-06-06 22:07:05.000000000,closed,1,Move more publishing definitions into commonSettings.
210,2016-06-04 06:08:41.000000000,2016-06-21 03:00:29.000000000,closed,2,BlackBox elaboration fails when io has Bundle element
209,2016-06-04 04:26:22.000000000,2016-07-12 01:49:23.000000000,closed,1,bitpat should keep the width of uint
208,2016-06-04 00:46:21.000000000,2016-11-23 02:15:50.000000000,closed,5,Publish Chisel3 sbt subprojects in a single jar
207,2016-06-03 21:35:44.000000000,2016-06-07 21:05:04.000000000,closed,1,Spurious assertion failure on first clock cycle
206,2016-06-03 03:21:30.000000000,2017-02-17 00:03:19.000000000,closed,19,Reg() should support multiple clocks
205,2016-06-02 01:33:33.000000000,2016-10-05 23:52:21.000000000,closed,4,Reg: include a convenient object to hold the value of a signal
204,2016-06-02 01:31:31.000000000,2016-06-02 03:09:20.000000000,closed,1,Fix a fairly serious bug whereby Vec's could incorrectly compare as equal
203,2016-06-01 04:30:08.000000000,2016-06-01 06:07:16.000000000,closed,1,Move BitPat out of core
202,2016-06-01 03:59:48.000000000,2017-01-06 02:05:09.000000000,closed,2,"Data#toBits() deprecation says use asBits(), but data does not have asBits()"
201,2016-05-25 00:47:53.000000000,2016-06-02 01:27:42.000000000,closed,3,Reg: include a convenient object to hold the value of a signal
200,2016-05-24 05:21:39.000000000,2016-10-06 00:31:27.000000000,closed,12,"Fixup to Chisel connections, literal creation, direction, etc."
199,2016-05-24 05:20:40.000000000,2016-10-06 04:11:16.000000000,closed,5,Add Assert Data
198,2016-05-23 22:38:31.000000000,2016-06-04 00:47:49.000000000,closed,1,Publishcfe
197,2016-05-21 05:28:26.000000000,2016-06-09 04:12:42.000000000,closed,58,"Rename package Chisel to chisel, add Chisel package for compatibility"
196,2016-05-21 00:43:24.000000000,2016-05-21 01:18:18.000000000,closed,7,Update BackendCompilationUtilities.verilogToCpp to specify top-module
195,2016-05-20 03:58:39.000000000,2016-10-06 03:22:15.000000000,closed,1,Update to current sbt resolver idiom.
194,2016-05-18 21:14:55.000000000,2016-06-04 00:46:55.000000000,closed,2,Add a hack to build.sbt to allow local publishing
193,2016-05-17 17:37:06.000000000,2018-12-18 04:32:31.000000000,closed,6,Invalid use of `this.type` for clone methods
192,2016-05-17 07:20:18.000000000,2016-11-15 00:11:02.000000000,closed,3,Curious behavior when wrapping Module instantiation in multiple Module.apply invocations
191,2016-05-13 11:01:38.000000000,2016-05-13 22:42:34.000000000,closed,0,remove Tester.scala
190,2016-05-13 05:15:38.000000000,2016-07-21 01:31:30.000000000,closed,3,Better propagation of variable names to FIRRTL and beyond
189,2016-05-13 03:30:15.000000000,2017-04-22 08:40:52.000000000,closed,3,"VecLike.read, write is deprecated but not so in Mem"
188,2016-05-13 03:16:42.000000000,2016-07-20 07:00:36.000000000,closed,11,Vec of size 0 not supported
187,2016-05-13 00:43:46.000000000,2016-05-13 10:59:09.000000000,closed,4,Classic tester cleanup alt
186,2016-05-12 04:01:15.000000000,2016-05-21 03:34:03.000000000,closed,38,Source locators
185,2016-05-12 02:19:07.000000000,2016-11-22 03:08:09.000000000,closed,8,Things in chiselFrontend don't make it into the Scaladoc
184,2016-05-12 00:09:32.000000000,2016-05-12 02:19:59.000000000,closed,1,RegNext and RegInit should match Reg(next=) and Reg(init=)
183,2016-05-11 23:50:49.000000000,2016-10-28 02:01:59.000000000,closed,12,Classic tester cleanup
182,2016-05-11 04:07:00.000000000,2016-05-11 09:09:11.000000000,closed,0,Some -> Option
181,2016-05-11 02:06:53.000000000,2016-05-11 02:57:50.000000000,closed,3,Move emit out of IR
180,2016-05-11 00:50:15.000000000,2016-05-11 01:14:08.000000000,closed,2,"Have Bits.toBools return Seq, not Vec"
179,2016-05-10 23:25:31.000000000,2016-05-11 23:53:52.000000000,closed,1,Classic tester
178,2016-05-10 03:40:57.000000000,2016-05-10 21:51:58.000000000,closed,0,Include Chisel Frontend in JAR
177,2016-05-10 00:51:15.000000000,2016-05-10 21:51:58.000000000,closed,0,ChiselFrontend not published with Chisel3
176,2016-05-09 22:11:33.000000000,2016-10-06 03:05:20.000000000,closed,1,"Implement modulo addressing for Vec/Mem, as with Chisel2"
175,2016-05-09 04:52:25.000000000,2016-05-09 05:25:27.000000000,closed,1,Create Vec type from Seq?
174,2016-05-07 04:52:44.000000000,2016-05-09 10:09:51.000000000,closed,1,Fixed sbt error where the typechecker was complaining.
173,2016-05-07 02:05:03.000000000,2016-05-10 03:54:25.000000000,closed,3,Ensure chiselFrontend is published along with chisel.
172,2016-05-06 23:46:55.000000000,2016-05-09 22:10:32.000000000,closed,1,Fix enum
171,2016-05-06 11:42:09.000000000,2016-05-06 23:47:02.000000000,closed,0,Fix Bits & Enum
170,2016-05-06 04:51:16.000000000,2016-05-12 02:02:56.000000000,closed,2,RegNext creates wrong firrtl type
169,2016-05-06 01:26:54.000000000,2017-02-07 01:41:21.000000000,closed,24,Vec(List(...))(index) no longer truncates index to log2(List.size)
168,2016-05-05 22:54:00.000000000,2016-05-06 02:49:21.000000000,closed,0,Move Chisel API into separate chiselFrontend compilation unit
167,2016-05-04 12:47:42.000000000,2016-11-04 10:41:22.000000000,closed,1,Deprecation schedule for UInt(123)-style literals
166,2016-05-03 07:12:31.000000000,2016-05-04 12:48:59.000000000,closed,1,Remove dependences from Chisel core on Chisel utils
165,2016-05-03 04:36:55.000000000,2016-05-03 05:07:43.000000000,closed,1,"Different sementics for Vec(n, type) and Vec.fill(n)(type)?"
164,2016-05-03 04:28:31.000000000,2016-05-10 00:42:49.000000000,closed,6,Separation of Utils and Frontend
163,2016-05-02 23:18:10.000000000,2016-05-03 00:12:51.000000000,closed,0,more kind assert on chiselMain
162,2016-04-30 01:32:05.000000000,2017-11-09 01:23:12.000000000,closed,18,"chisel2 vs. chisel3 <>, := semantics"
161,2016-04-29 06:55:53.000000000,2016-04-30 13:33:14.000000000,closed,1,Native Windows Support
160,2016-04-29 02:01:25.000000000,2016-06-01 03:25:47.000000000,closed,4,Chisel 2 compatibility: assignment of UInt to Vec
159,2016-04-28 21:14:09.000000000,2016-04-28 22:41:46.000000000,closed,1,Bulk connects override bundle components even without valid assignment (different than Chisel2)
158,2016-04-28 09:49:54.000000000,2016-05-21 03:34:33.000000000,closed,1,Sketch Implementation of SourceInfo (do not merge)
157,2016-04-28 04:04:19.000000000,2016-05-04 12:35:20.000000000,closed,3,"Add HasId=Module|Data.suggestName, TransitName util"
156,2016-04-27 06:47:41.000000000,2016-05-04 12:41:19.000000000,closed,7,"Rewrite BlackBox IO contract, replace _clock & _reset"
155,2016-04-27 00:39:56.000000000,2016-04-27 00:45:14.000000000,closed,0,Replace deprecated usage in tests. Issue #149
154,2016-04-26 22:08:54.000000000,2016-04-26 22:58:07.000000000,closed,0,"Scalastyle fixes and ""ignores"". - No functional changes."
153,2016-04-21 23:17:04.000000000,2017-02-23 03:03:09.000000000,closed,13,addPin from chisel2
152,2016-04-21 06:32:25.000000000,1970-01-01 00:00:00.000000001,open,8,Allow for bulk connect on Seq?
151,2016-04-21 00:37:24.000000000,2017-02-07 01:33:09.000000000,closed,3,Why does Top.cpp run 10 extra cycles?
150,2016-04-21 00:04:45.000000000,2017-02-07 01:30:54.000000000,closed,5,"Bad Error Message when Wire, Reg not used"
149,2016-04-20 07:02:24.000000000,2016-11-22 03:09:15.000000000,closed,1,Tests use deprecated functions
148,2016-04-19 21:44:52.000000000,2017-02-07 01:28:32.000000000,closed,3,.asInput not respected in Vec creation
147,2016-04-19 07:07:30.000000000,2016-06-01 02:47:29.000000000,closed,22,"Source Information via Macros, RFC"
146,2016-04-19 02:46:10.000000000,2016-05-04 12:43:39.000000000,closed,6,Support writing literals like 1.U or -1.S
145,2016-04-19 01:17:36.000000000,2016-04-19 01:55:17.000000000,closed,2,Only elaborate once in chiselMain.run()
144,2016-04-15 09:59:20.000000000,2016-04-15 10:25:24.000000000,closed,0,Miscellaneous performance improvements
143,2016-04-14 23:31:23.000000000,2016-04-19 21:30:16.000000000,closed,22,Chisel3 compile time much slower than Chisel2
142,2016-04-14 23:30:34.000000000,2017-02-07 01:25:39.000000000,closed,4,Width specification on IO ports
141,2016-04-14 23:21:15.000000000,2016-06-01 03:30:17.000000000,closed,2,Regs are allowed in io bundles. Does this make sense?
140,2016-04-13 22:23:49.000000000,2016-04-13 22:29:09.000000000,closed,0,Remove underscores from constant creation
139,2016-04-12 04:47:16.000000000,2016-04-12 05:21:35.000000000,closed,2,Support zero width wires
138,2016-04-12 02:00:14.000000000,2017-02-02 11:04:30.000000000,closed,1,"Arbiter family of apply methods use (gen: T, n: Int) signature"
137,2016-04-12 01:51:43.000000000,2017-02-02 11:04:00.000000000,closed,2,No default dynamicContext in Builder
136,2016-04-11 21:13:06.000000000,2016-04-11 22:10:03.000000000,closed,3,Forcing width of data
135,2016-04-09 23:42:15.000000000,2016-04-11 20:15:09.000000000,closed,11,Bits don't support BITwise operations
134,2016-04-07 03:26:34.000000000,2016-04-19 22:16:25.000000000,closed,2,Assert message causes firrtl quote parsing error - issue #111
133,2016-04-07 02:58:03.000000000,2016-04-07 03:14:54.000000000,closed,0,Update README with Martin's suggestions from #103.
132,2016-04-06 03:12:45.000000000,2016-04-06 22:19:11.000000000,closed,4,Make Wire(init = x) behave the same as Wire(t = x) := x
131,2016-04-06 00:14:09.000000000,2017-01-19 01:57:27.000000000,closed,14,Problems with methods defined in Bundles
130,2016-04-02 15:58:28.000000000,2016-04-05 03:04:36.000000000,closed,2,Add Arch Linux installation instructions
129,2016-04-02 01:22:12.000000000,2016-04-05 23:30:42.000000000,closed,1,Bump plugin versions.
128,2016-03-31 23:55:14.000000000,2016-04-02 03:35:01.000000000,closed,2,Improvements to some ChiselUtils
127,2016-03-31 07:20:49.000000000,2016-03-31 09:19:45.000000000,closed,7,CheckHighForm$UndeclaredReferenceException
126,2016-03-26 03:01:22.000000000,2016-04-15 10:26:14.000000000,closed,0,Update BlackBoxTest naming to match FIRRTL $ name expansion
125,2016-03-25 08:58:18.000000000,2016-04-15 00:05:58.000000000,closed,12,Chisel3 compilation error on Travis
124,2016-03-18 12:28:00.000000000,2016-03-20 23:03:02.000000000,closed,1,Fix assert
123,2016-03-18 03:28:32.000000000,2016-03-18 22:40:16.000000000,closed,1,Add =/= to the ignoreRegex for MethodNamesChecker.
122,2016-03-17 04:17:26.000000000,2016-03-18 12:31:10.000000000,closed,18,Add globalReset to stop assertions from firing in sim reset
121,2016-03-16 22:55:37.000000000,2016-03-23 23:39:23.000000000,closed,9,Assertions Fire on 1st rising clock edge
120,2016-03-16 03:57:16.000000000,2016-03-16 04:00:41.000000000,closed,1,"Add =/= to SInt, to match UInt"
119,2016-03-14 22:14:00.000000000,2016-03-14 23:22:32.000000000,closed,1,Scalastyle cleanup - no functional differences.
118,2016-03-11 07:34:23.000000000,2016-05-04 13:32:17.000000000,closed,0,Annotations
117,2016-03-11 03:42:51.000000000,2016-03-11 06:55:08.000000000,closed,5,Add pointer to Chisel3 compatibility on Chisel2 README.
116,2016-03-08 23:02:39.000000000,2016-03-08 23:07:01.000000000,closed,0,Verilator suppress warnings
115,2016-03-08 06:17:19.000000000,2016-05-04 13:32:02.000000000,closed,2,Drowning in warnings in chisel3
114,2016-03-07 10:35:34.000000000,2016-04-12 04:37:40.000000000,closed,1,Elaborate a literal UInt(0) with 0-width
113,2016-03-06 13:03:56.000000000,2016-03-07 09:39:05.000000000,closed,4,Print a better message on constant width failures
112,2016-03-06 07:59:42.000000000,2016-03-06 11:57:44.000000000,closed,5,Remove scalastyle test hook
111,2016-02-26 11:03:37.000000000,2016-04-07 03:35:43.000000000,closed,1,firrtl parsing error on string literal with escaped double quotes
110,2016-02-26 02:07:28.000000000,2016-02-26 07:18:41.000000000,closed,3,README instructions for installing with Scala FIRRTL
109,2016-02-25 12:11:14.000000000,2016-02-27 01:51:13.000000000,closed,2,Fix init in deq io
108,2016-02-25 11:29:30.000000000,2016-03-04 04:37:40.000000000,closed,0,Distribution prep1
107,2016-02-24 13:48:31.000000000,2016-04-15 10:38:02.000000000,closed,2,"Fix Counter accepting rollover values less than or equal to zero, enf…"
106,2016-02-24 07:30:28.000000000,2016-02-25 06:05:13.000000000,closed,5,Emit no width instead of <?> for unknown width UInt and SInt literals…
105,2016-02-24 06:49:29.000000000,2016-02-25 06:18:37.000000000,closed,1,Chisel emits unknown widths as <?>
104,2016-02-23 11:40:51.000000000,2017-02-02 10:56:17.000000000,closed,9,Chisel emits firrtl files with undeclared wires
103,2016-02-23 00:43:26.000000000,2016-04-07 03:28:00.000000000,closed,3,Build instructions
102,2016-02-23 00:16:26.000000000,2017-02-08 04:40:27.000000000,closed,6,Call it SyncMem
101,2016-02-13 05:02:11.000000000,2017-02-02 11:03:46.000000000,closed,3,Module ports beyond io
100,2016-02-11 23:36:44.000000000,2016-04-19 09:36:25.000000000,closed,4,Add whenever method to TblSpec forall to weed out invalid test values.
99,2016-02-10 00:33:49.000000000,2016-02-23 01:54:40.000000000,closed,8,Chisel tester support
98,2016-02-09 05:45:08.000000000,2016-02-10 01:41:40.000000000,closed,0,Separate assertion failure message from source locator line
97,2016-02-09 04:32:49.000000000,2016-02-10 01:47:57.000000000,closed,2,macro assertion text is flaky
96,2016-02-09 04:15:07.000000000,2016-04-19 09:37:11.000000000,closed,3,Test that strings can hold ASCII 1 - 127
95,2016-02-09 02:41:17.000000000,2016-02-09 11:32:07.000000000,closed,1,Add Flipped trait; fix DeqIO
94,2016-02-03 13:50:03.000000000,2016-02-04 02:29:35.000000000,closed,0,Add some Chisel2 driver emulation methods
93,2016-01-30 04:44:11.000000000,2016-01-31 07:59:44.000000000,closed,6,"Creating a reg of vec, fails to emit a declaration, causes firrtl error"
92,2016-01-24 04:59:26.000000000,2016-01-24 05:03:29.000000000,closed,0,Move firrtl subpackage to inside internal subpackage.
91,2016-01-24 04:36:30.000000000,2016-01-24 04:46:11.000000000,closed,2,"Create new IR subpackage, and make FIRRTL a subpackage of IR."
90,2016-01-22 03:31:27.000000000,2016-05-04 13:11:17.000000000,closed,1,Reassignment tester
89,2016-01-17 07:04:25.000000000,2016-01-18 02:08:45.000000000,closed,1,Fix when / elsewhen / otherwise behavior and add unit test
88,2016-01-12 03:00:33.000000000,2016-01-12 03:58:48.000000000,closed,3,Add a dummy chiselMain
87,2016-01-09 12:20:16.000000000,2016-04-17 04:41:39.000000000,closed,4,Naming a register 'reg' causes firrtl processing error
86,2016-01-08 01:29:18.000000000,2016-05-04 13:27:06.000000000,closed,11,Using elsewhen produces invalid firrtl file 
85,2016-01-06 03:21:01.000000000,2016-01-29 01:19:49.000000000,closed,2,Scalastyle fixes - whitespace or comments only.
84,2016-01-06 00:20:39.000000000,2016-02-09 02:31:27.000000000,closed,5,Fix deq io loop 77
83,2016-01-01 09:59:12.000000000,2016-01-05 00:14:52.000000000,closed,2,Support Boolean assert()
82,2015-12-31 12:27:04.000000000,2016-01-01 04:31:08.000000000,closed,0,"Add '=/=' to bits, which does the same as '!='"
81,2015-12-22 05:18:19.000000000,2016-01-29 01:21:25.000000000,closed,1,Update README with more architecture details and new testing flow
80,2015-12-19 07:44:12.000000000,2016-04-19 09:57:35.000000000,closed,6,Eliminate _id and use Scala reflection to order port declarations
79,2015-12-18 06:59:44.000000000,2016-02-04 13:00:30.000000000,closed,1,Tests and documentation for BlackBox
78,2015-12-18 06:56:29.000000000,2016-01-29 01:26:47.000000000,closed,1,"Don't deduplicate modules with different names, support extmodules in Emitter"
77,2015-12-17 02:53:16.000000000,2017-02-02 11:00:52.000000000,closed,1,Creating a DeqIO causes unchecked recursion
76,2015-12-16 05:55:28.000000000,2016-02-04 12:48:11.000000000,closed,9,Make assert failures more informative using macros
75,2015-12-16 03:03:29.000000000,2015-12-16 07:57:58.000000000,closed,1,Meaningful error when resource copy fails
74,2015-12-16 01:08:46.000000000,2015-12-16 01:41:23.000000000,closed,0,Print test stdout/stderr to console
73,2015-12-16 00:59:27.000000000,2015-12-16 04:19:52.000000000,closed,0,"Fix some nits: add that line to .gitignore that keeps coming back, do parallel testing by default"
72,2015-12-16 00:58:47.000000000,2015-12-16 08:00:16.000000000,closed,2,sbt fail in run command after an external publish-local of a library dependency
71,2015-12-15 06:31:30.000000000,2015-12-16 07:59:08.000000000,closed,1,printf statements are not visible when running from set
70,2015-12-15 05:08:03.000000000,2015-12-15 06:27:37.000000000,closed,0,Modify TestDriver to take resource paths instead of Files
69,2015-12-15 02:53:58.000000000,2015-12-15 06:28:28.000000000,closed,0,can't find top.cpp when using chisel testing tools in another project
68,2015-12-12 07:01:47.000000000,2015-12-12 07:06:31.000000000,closed,0,Fix Counter doc
67,2015-12-12 06:17:21.000000000,2015-12-12 06:21:36.000000000,closed,1,Refactor tests to use stop() and assert() instead of io.error/io.done
66,2015-12-12 04:27:19.000000000,2015-12-12 04:44:49.000000000,closed,1,Add stop() in BasicTester as a replacement for io.done
65,2015-12-12 01:54:11.000000000,2015-12-12 02:18:58.000000000,closed,0,"Add support for printf and asserts, add testbench for asserts and printf"
64,2015-12-11 01:17:13.000000000,2015-12-11 23:51:32.000000000,closed,0,Add Option support in Bundle
63,2015-12-10 08:30:50.000000000,2015-12-18 01:26:42.000000000,closed,0,Add BlackBox support and tests
62,2015-12-10 08:21:39.000000000,2015-12-12 06:55:23.000000000,closed,7,Tests don't appear to check correctness
61,2015-12-10 06:30:50.000000000,2015-12-11 11:40:46.000000000,closed,1,"Refactor test code generation, add support for additional .v files"
60,2015-11-20 05:11:46.000000000,2015-12-07 11:20:29.000000000,closed,1,Split internal and FIRRTL packages
59,2015-11-07 02:33:57.000000000,2015-11-07 03:40:30.000000000,closed,0,Further testing improvements
58,2015-11-05 03:46:34.000000000,2015-12-16 05:18:24.000000000,closed,4,Specify a limited number of tests to run to verify a commit.
57,2015-11-05 01:59:50.000000000,2015-11-05 04:48:24.000000000,closed,0,Fix new style errors
56,2015-11-05 01:50:57.000000000,2015-11-05 04:47:08.000000000,closed,1,Style fixes for test code
55,2015-11-05 01:43:06.000000000,2015-12-07 11:14:16.000000000,closed,3,More design rationale for Vec
54,2015-11-04 23:38:56.000000000,2015-11-05 04:08:00.000000000,closed,1,Testing improvements
53,2015-11-04 07:49:11.000000000,2015-11-04 23:35:40.000000000,closed,14,Params refactor
52,2015-11-04 04:58:50.000000000,2015-11-04 05:04:11.000000000,closed,0,Add compile and checkstyle make targets.
51,2015-11-04 02:05:48.000000000,2015-11-04 05:01:31.000000000,closed,5,Add documentation on some non-intuitive parts
50,2015-11-03 06:21:58.000000000,2015-11-03 06:42:10.000000000,closed,0,Remove implementation details from scaladoc.
49,2015-10-31 03:39:13.000000000,2015-11-03 03:24:36.000000000,closed,2,Add Scalastyle rule to check for lines ending with ; and fix some instances
48,2015-10-31 03:29:21.000000000,2015-11-03 03:15:04.000000000,closed,0,Scalastyle ignore ## and printlns in Error.scala
47,2015-10-31 02:02:18.000000000,2015-10-31 02:03:40.000000000,closed,0,Fix whitespace in Bits
46,2015-10-31 02:00:33.000000000,2015-10-31 02:02:11.000000000,closed,1,Move Cat into utils
45,2015-10-31 01:09:57.000000000,2015-10-31 01:12:25.000000000,closed,1,Resolve some review todos in Bits
44,2015-10-30 03:57:20.000000000,2015-10-30 04:06:44.000000000,closed,0,Resolve review todos for Data.scala
43,2015-10-30 03:28:43.000000000,2015-10-30 04:09:33.000000000,closed,3,Fix review todos in BitPat.scala
42,2015-10-30 03:10:53.000000000,2015-11-03 02:50:03.000000000,closed,5,Deprecations and better documentation for Aggregate.scala
41,2015-10-27 06:02:36.000000000,2016-05-04 13:18:56.000000000,closed,6,scalastyle*.xml files break using chisel3 as a submodule
40,2015-10-27 05:19:33.000000000,2015-10-27 06:06:34.000000000,closed,2,Remove (broken) floating point data types
39,2015-10-27 05:09:31.000000000,2015-10-27 06:07:17.000000000,closed,1,Break Core.scala into bite-sized pieces
38,2015-10-27 04:46:42.000000000,2015-10-29 06:25:05.000000000,closed,3,Move internal files into their own directories
37,2015-10-27 04:32:15.000000000,2015-11-03 02:29:15.000000000,closed,7,Break out Utils.scala into smaller portions
36,2015-10-27 00:38:55.000000000,2015-10-27 00:39:42.000000000,closed,0,Make all the log2 functions take BigInt (in addition to Int)
35,2015-10-26 22:57:26.000000000,2015-10-27 02:10:18.000000000,closed,0,Add scalastyle ignore comments
34,2015-10-26 22:56:20.000000000,2015-10-27 02:08:07.000000000,closed,0,"Ignore 8,10,16 as magic number constants"
33,2015-10-24 04:40:55.000000000,2015-10-25 01:51:35.000000000,closed,1,Fix stylistic issues and document standard Chisel generators for test code
32,2015-10-24 00:35:14.000000000,2015-10-24 00:44:21.000000000,closed,0,Add test-specific scalastyle config
31,2015-10-24 00:16:05.000000000,2015-10-24 00:20:00.000000000,closed,1,Whitespace scalastyle fixes for tests
30,2015-10-23 22:53:56.000000000,2015-10-24 00:22:24.000000000,closed,1,Add Scala-land unit tests for Reg
29,2015-10-22 05:01:30.000000000,2015-10-23 08:43:29.000000000,closed,2,Add curly braces around that one last if block
28,2015-10-22 02:31:01.000000000,2015-10-22 02:33:58.000000000,closed,1,Scalastyle fixes involving changing code
27,2015-10-21 04:55:08.000000000,2015-10-22 03:00:19.000000000,closed,1,Add explicit types for public methods
26,2015-10-21 03:45:17.000000000,2015-10-21 05:55:07.000000000,closed,1,Make if / else braces style conformant to Scalastyle checker
25,2015-10-21 02:38:24.000000000,2015-10-21 02:40:30.000000000,closed,0,Add operators to Scalastyle configuration MethodNamesChecker ignore list
24,2015-10-21 01:48:27.000000000,2015-10-21 05:27:49.000000000,closed,0,Whitespace / comment style fixes
23,2015-10-20 04:57:45.000000000,2015-10-20 08:08:19.000000000,closed,0,Change scalastyle checker to 120 cols limit
22,2015-10-20 04:57:42.000000000,2015-10-20 08:06:29.000000000,closed,0,Change scalastyle to check for shorter RISC-V style license notice.
21,2015-10-17 02:57:08.000000000,2015-10-17 04:54:05.000000000,closed,0,Remove old Literal object; fold the parseLit into UInt
20,2015-10-16 02:56:15.000000000,2015-10-20 03:27:12.000000000,closed,12,Core.scala API documentation
19,2015-10-09 04:49:20.000000000,2015-10-15 22:51:13.000000000,closed,7,Core.scala API documentation
18,2015-10-09 02:46:41.000000000,2015-10-09 02:47:56.000000000,closed,1,Handle IllegalArgumentExcetions that mean a cloneType is needed
17,2015-10-09 00:50:36.000000000,2015-10-09 01:38:09.000000000,closed,1,Type hierarchy diagram
16,2015-10-07 23:21:41.000000000,2015-11-05 22:38:05.000000000,closed,1,Add --targetDir option and verilog generation to Makefile and chiselTests.
15,2015-10-02 09:52:19.000000000,2015-10-12 22:46:07.000000000,closed,0,Update README with Mem(seqRead) -> SeqMem()
14,2015-10-02 02:41:25.000000000,2015-10-02 02:47:19.000000000,closed,1,Flip Mem/SeqMem argument order; deprecate old ordering
13,2015-09-26 05:16:49.000000000,2016-05-04 13:17:36.000000000,closed,1,Chisel errors should suggest a resolution.
12,2015-09-24 06:01:15.000000000,2015-10-02 02:26:03.000000000,closed,1,"Eliminate outdated parts of readme, add skeleton for new format"
11,2015-09-24 05:13:50.000000000,2015-10-01 18:41:29.000000000,closed,0,Remove unused emulator C++ headers
10,2015-08-27 21:01:15.000000000,2015-08-27 21:01:29.000000000,closed,0,Scaladoc - 'when' and Utils
9,2015-08-27 02:15:23.000000000,2015-08-27 02:15:32.000000000,closed,0,import relevant scaladoc from chisel(2).
8,2015-08-14 21:29:22.000000000,2016-05-04 13:14:46.000000000,closed,5,Are we going to offer a ROM API?
7,2015-08-11 03:25:20.000000000,2015-08-11 03:28:05.000000000,closed,1,when statement is incorrectly synthesized
6,2015-08-06 04:59:22.000000000,2017-02-07 01:15:11.000000000,closed,2,Potential backwards-incompatible [for rocket-chip] changes to be made in Chisel3
5,2015-08-05 22:39:28.000000000,2015-08-06 00:08:51.000000000,closed,1,Consider having a BundleLike trait
4,2015-08-05 12:22:07.000000000,2015-08-06 04:56:00.000000000,closed,3,What is the desired relationship between throwException and ChiselError
3,2015-08-05 02:59:50.000000000,2015-08-11 03:27:00.000000000,closed,1,Verilog integer literals cause VCS warnings
2,2015-08-05 02:42:31.000000000,2015-08-11 03:29:39.000000000,closed,1,Width inference crash on shr primop
1,2015-07-25 04:16:41.000000000,2015-07-25 04:17:01.000000000,closed,0,Packagedir
