Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3ce919b8e63246918b9619728a7ecddb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Controller_behav xil_defaultlib.Controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'item_type' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:117]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Debounce_money
Compiling module xil_defaultlib.HexTo7Segment
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.glbl
Built simulation snapshot Controller_behav
