//*****************************************************************************
//
// Copyright (c) 2025, Ambiq Micro, Inc.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// 1. Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// 2. Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the distribution.
//
// 3. Neither the name of the copyright holder nor the names of its
// contributors may be used to endorse or promote products derived from this
// software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//
//*****************************************************************************
/*******************************************************************************
 * Copyright (c) 2022 Think Silicon S.A.
 *
   Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this header file and/or associated documentation files to use, copy,
 * modify, merge, publish, distribute, sublicense, and/or sell copies of the
 * Materials, and to permit persons to whom the Materials are furnished to do so,
 * subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Materials.
 *
 * MODIFICATIONS TO THIS FILE MAY MEAN IT NO LONGER ACCURATELY REFLECTS
 * NEMAGFX API. THE UNMODIFIED, NORMATIVE VERSIONS OF THINK-SILICON NEMAGFX
 * SPECIFICATIONS AND HEADER INFORMATION ARE LOCATED AT:
 *   https://think-silicon.com/products/software/nemagfx-api
 *
 *  The software is provided 'as is', without warranty of any kind, express or
 *  implied, including but not limited to the warranties of merchantability,
 *  fitness for a particular purpose and noninfringement. In no event shall
 *  Think Silicon S.A. be liable for any claim, damages or other liability, whether
 *  in an action of contract, tort or otherwise, arising from, out of or in
 *  connection with the software or the use or other dealings in the software.
 ******************************************************************************/
#include "stdint.h"
#include "math.h"

#include "nema_dc_regs.h"
#include "nema_dc_hal.h"
#include "nema_dc_mipi.h"
#include "nema_dc_intern.h"
#include "nema_dc.h"
#include "nema_dc_dsi.h"
#include "nema_sys_defs.h"
#include "am_mcu_apollo.h"
#include "nema_dc_jdi.h"

#if defined(AM_PART_APOLLO510)
#include "apollo510.h"
#elif defined(AM_PART_APOLLO330P_510L)
#include "apollo510L.h"
#endif

#ifndef NEMADC_BASEADDR
#define NEMADC_BASEADDR       DC_BASE
#endif

// IRQ number
#ifndef NEMADC_IRQ
#define NEMADC_IRQ           ((IRQn_Type)29U)
#endif

#include <zephyr/logging/log.h>
#include <zephyr/kernel.h>
#include <zephyr/cache.h>

LOG_MODULE_REGISTER(nemadc, CONFIG_NEMADC_LOG_LEVEL);

static K_SEM_DEFINE(nemadc_sem, 0, 1);

static uintptr_t nemadc_regs = 0;

//
// declaration of display controller interrupt callback function.
//

nema_dc_interrupt_callback  nemadc_te_cb = NULL;
nema_dc_interrupt_callback  nemadc_vsync_cb = NULL;
static void* vsync_arg;
static bool bNeedLaunchInTe = false;
//
// The structure for MiP interface
//
static MiP_display_config_t sMiPConfig = {0};
static float fFormatPeriod = 0;

//
// The arrays for restoring configuration
//
static uint32_t ui32DCRegBlock0[12];    // offset from 0x00 to 0x2C
static uint32_t ui32DCRegBlock1[4];     // offset from 0x1A0 to 0x1AC
static bool bDCRegBackup = false;

#if defined(AM_PART_APOLLO330P_510L)
static uint8_t  ui8DCClkSrc;            // store the clksrc of DC
static uint8_t  ui8DCClkDivider;        // store the clk divider of DC
static bool bClkConfigBackup = false;
#endif
//*****************************************************************************
//
//! @brief Backup the key registers
//!
//! @return None.
//
//*****************************************************************************
void
nemadc_backup_registers(void)
{
    ui32DCRegBlock0[NEMADC_REG_MODE/4]          = nemadc_reg_read(NEMADC_REG_MODE);
    ui32DCRegBlock0[NEMADC_REG_CLKCTRL/4]       = nemadc_reg_read(NEMADC_REG_CLKCTRL);
    ui32DCRegBlock0[NEMADC_REG_BGCOLOR/4]       = nemadc_reg_read(NEMADC_REG_BGCOLOR);

    ui32DCRegBlock0[NEMADC_REG_RESXY/4]         = nemadc_reg_read(NEMADC_REG_RESXY);
    ui32DCRegBlock0[NEMADC_REG_FRONTPORCHXY/4]  = nemadc_reg_read(NEMADC_REG_FRONTPORCHXY);
    ui32DCRegBlock0[NEMADC_REG_BLANKINGXY/4]    = nemadc_reg_read(NEMADC_REG_BLANKINGXY);
    ui32DCRegBlock0[NEMADC_REG_BACKPORCHXY/4]   = nemadc_reg_read(NEMADC_REG_BACKPORCHXY);
    ui32DCRegBlock0[NEMADC_REG_STARTXY/4]       = nemadc_reg_read(NEMADC_REG_STARTXY);

    ui32DCRegBlock0[NEMADC_REG_INTERFACE_CFG/4] = nemadc_reg_read(NEMADC_REG_INTERFACE_CFG);
    ui32DCRegBlock0[NEMADC_REG_GPIO/4]          = nemadc_reg_read(NEMADC_REG_GPIO);

    ui32DCRegBlock1[0] = nemadc_reg_read(NEMADC_REG_FORMAT_CTRL);
    ui32DCRegBlock1[1] = nemadc_reg_read(NEMADC_REG_FORMAT_CTRL2);
    ui32DCRegBlock1[2] = nemadc_reg_read(NEMADC_REG_CLKCTRL_CG);
    ui32DCRegBlock1[3] = nemadc_reg_read(NEMADC_REG_FORMAT_CTRL3);
    bDCRegBackup = true;
}
//*****************************************************************************
//
//! @brief Restore the registers after power up
//!
//! this function should be called after nemadc_init() to restore the original
//! configuration.
//!
//! @return true if the registers have been backup,otherwise return false.
//
//*****************************************************************************
bool
nemadc_restore_registers(void)
{
    int resx, fpx, blx, bpx, resy, fpy, bly, bpy;

    if (!bDCRegBackup)
    {
        return false;
    }

    resx = ui32DCRegBlock0[NEMADC_REG_RESXY/4] >> 16;
    resy = ui32DCRegBlock0[NEMADC_REG_RESXY/4] & 0xFFFF;
    fpx = ui32DCRegBlock0[NEMADC_REG_FRONTPORCHXY/4] >> 16;
    fpy = ui32DCRegBlock0[NEMADC_REG_FRONTPORCHXY/4] & 0xFFFF;
    blx = ui32DCRegBlock0[NEMADC_REG_BLANKINGXY/4] >> 16;
    bly = ui32DCRegBlock0[NEMADC_REG_BLANKINGXY/4] & 0xFFFF;
    bpx = ui32DCRegBlock0[NEMADC_REG_BACKPORCHXY/4] >> 16;
    bpy = ui32DCRegBlock0[NEMADC_REG_BACKPORCHXY/4] & 0xFFFF;
    bpx -= blx;
    bpy -= bly;
    blx -= fpx;
    bly -= fpy;
    fpx -= resx;
    fpy -= resy;

    //
    // An internal used struct will be initialized in function nemadc_timing(), so we have to call this function instead of resoring related registers directly.
    //
    nemadc_timing(resx, fpx, blx, bpx, resy, fpy, bly, bpy);

    nemadc_reg_write(NEMADC_REG_MODE, ui32DCRegBlock0[NEMADC_REG_MODE/4]);
    nemadc_reg_write(NEMADC_REG_CLKCTRL, ui32DCRegBlock0[NEMADC_REG_CLKCTRL/4]);
    nemadc_reg_write(NEMADC_REG_BGCOLOR, ui32DCRegBlock0[NEMADC_REG_BGCOLOR/4]);
    nemadc_reg_write(NEMADC_REG_INTERFACE_CFG, ui32DCRegBlock0[NEMADC_REG_INTERFACE_CFG/4]);
    nemadc_reg_write(NEMADC_REG_GPIO, ui32DCRegBlock0[NEMADC_REG_GPIO/4]);

    nemadc_reg_write(NEMADC_REG_FORMAT_CTRL, ui32DCRegBlock1[0]);
    nemadc_reg_write(NEMADC_REG_FORMAT_CTRL2, ui32DCRegBlock1[1]);
    nemadc_reg_write(NEMADC_REG_FORMAT_CTRL3, ui32DCRegBlock1[3]);
    nemadc_reg_write(NEMADC_REG_CLKCTRL_CG, ui32DCRegBlock1[2]);

    return true;
}
//*****************************************************************************
//
//! @brief Register a dedicated TE callback function
//!
//! @param  fnTECallback                - DC TE interrupt callback function
//!
//! This function registers an extra custom callback function for TE interrupt.
//!
//! @return None.
//
//*****************************************************************************
void
nemadc_set_te_interrupt_callback(nema_dc_interrupt_callback fnTECallback)
{
    nemadc_te_cb = fnTECallback;
}

//*****************************************************************************
//
//! @brief Register a dedicated Vsync callback function
//!
//! @param  fnVsyncCallback - DC Vsync interrupt callback function
//! @param  arg             - DC Vsync interrupt callback argument
//!
//! This function registers an extra custom callback function for Vsync interrupt.
//!
//! @return None.
//
//*****************************************************************************
void
nemadc_set_vsync_interrupt_callback(nema_dc_interrupt_callback fnVsyncCallback, void* arg)
{
    nemadc_vsync_cb = fnVsyncCallback;
    vsync_arg = arg;
}

//*****************************************************************************
//
//! @brief wait NemaDC to become idle
//!
//! @param ui32Mask   - Mask for the status change.
//! @param ui32Value  - Target value for the status change.
//!
//! This function will delay for approximately the given number of microseconds
//! while checking for a status change, exiting when either the given time has
//! expired or the status change is detected.
//!
//! @return AM_HAL_STATUS_SUCCESS or AM_HAL_STATUS_TIMEOUT.
//
//*****************************************************************************
static uint32_t
wait_dbi_idle(uint32_t ui32Mask, uint32_t ui32Value)
{
    uint32_t ui32usMaxDelay = 100000;
    //
    // wait NemaDC to become idle
    //
    return am_hal_delay_us_status_change(ui32usMaxDelay, (uint32_t)&DC->STATUS, ui32Mask, ui32Value);
}

#if defined(AM_PART_APOLLO330P_510L)
//*****************************************************************************
//
//! @brief control the NemaDC clock
//!
//! @param eClkControl  - Clock control option (enable/disable).
//! @param eClkSel      - Clock source selection.
//! @param ui32Divider  - Divider value to configure the clock speed.
//!
//! @return AM_HAL_STATUS_SUCCESS or ui32Status.
//!
//! This function enables or disables the NemaDC clock based on the provided
//! control parameter. If enabling the clock, the clock source and divider
//! will be configured accordingly. If disabling, the clock source and divider
//! parameters are ignored and should be set to 0.
//
//*****************************************************************************
uint32_t
nemadc_clock_control(display_clock_control_e eClkControl, display_clksrc_e eClkSel, uint32_t ui32Divider)
{
    uint32_t ui32Status = AM_HAL_STATUS_SUCCESS;
    switch(eClkControl)
    {
        case DISP_CLOCK_DISABLE:
            //
            // Get the currently used clock source
            //
            uint8_t ui8DISPClkSrc;
            ui8DISPClkSrc = CRM->DISPCLKCRM_b.DISPCLKCLKSEL;

            //
            // Disable DISP non-APB clock
            //
            ui32Status = am_hal_crm_control(DISPCLK, CLOCK_SET, false);
            if(ui32Status)
            {
                return ui32Status;
            }

            //
            // Disable DISP APB clock
            //
            ui32Status = am_hal_crm_control(DC, CLOCK_SET, false);
            if(ui32Status)
            {
                return ui32Status;
            }

            //
            // Reset DISP APB and DISP Modules
            //
            ui32Status = am_hal_crm_control(DC, RESET, true);
            if(ui32Status)
            {
                return ui32Status;
            }

            //
            // Disable DC clock
            //
            ui32Status = am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_DISPCTRLCLK_DISABLE, NULL);
            if(ui32Status)
            {
                return ui32Status;
            }

            //
            // Release clk src by clock manager
            //
            if(ui8DISPClkSrc == DISPCLKSRC_PLLVCO)
            {
                ui32Status = am_hal_clkmgr_clock_release(AM_HAL_CLKMGR_CLK_ID_PLLVCO, AM_HAL_CLKMGR_USER_ID_DC);
                if(ui32Status)
                {
                    return ui32Status;
                }
            }
            else if(ui8DISPClkSrc == DISPCLKSRC_PLLVCO)
            {
                ui32Status = am_hal_clkmgr_clock_release(AM_HAL_CLKMGR_CLK_ID_HFRC, AM_HAL_CLKMGR_USER_ID_DC);
                if(ui32Status)
                {
                    return ui32Status;
                }
            }
        break;

        case DISP_CLOCK_ENABLE:
            //
            // Check if the DC peripheral is already enabled.
            //
            bool bStatus = true;
            am_hal_pwrctrl_periph_enabled(AM_HAL_PWRCTRL_PERIPH_DISP, &bStatus);
            if(!bStatus)
            {
                //
                // If not enabled, enable the DC peripheral.
                // This is required to ensure correct CRM configuration order:
                //
                // 1.Enable DC power
                // 2.Set CLKGEN->CLKCTRL.DISPCTRLCLKEN
                // 3.Set CRM->APBDISPCRM.APBDISPCLKEN
                //
                // Failing to enable the DC may cause APBDISPCRM->APBDISPCLKACTIVE
                // bitfield never assert.
                //
                ui32Status = am_hal_pwrctrl_periph_enable(AM_HAL_PWRCTRL_PERIPH_DISP);
                if(ui32Status)
                {
                    return ui32Status;
                }
            }

            ui32Status = am_hal_crm_config(DISPCLK, (CRM_DISPCLKCRM_DISPCLKCLKSEL_Enum)eClkSel, ui32Divider - 1);
            if(ui32Status)
            {
                return ui32Status;
            }

            //
            // Request clk src by clock manager
            //
            if(eClkSel == DISPCLKSRC_PLLVCO)
            {
                ui32Status = am_hal_clkmgr_clock_request(AM_HAL_CLKMGR_CLK_ID_PLLVCO, AM_HAL_CLKMGR_USER_ID_DC);
                if(ui32Status)
                {
                    return ui32Status;
                }
            }
            else if(eClkSel == DISPCLKSRC_HFRC_192MHz)
            {
                ui32Status = am_hal_clkmgr_clock_request(AM_HAL_CLKMGR_CLK_ID_HFRC, AM_HAL_CLKMGR_USER_ID_DC);
                if(ui32Status)
                {
                    return ui32Status;
                }
            }

            //
            // Enable DC clock
            //
            ui32Status = am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_DISPCTRLCLK_ENABLE, NULL);
            if(ui32Status)
            {
                return ui32Status;
            }

            //
            // Enable DISP APB clock
            //
            ui32Status = am_hal_crm_control(DC, CLOCK_SET, true);
            if(ui32Status)
            {
                return ui32Status;
            }

            //
            // Enable DISP non-APB clock
            //
            ui32Status = am_hal_crm_control(DISPCLK, CLOCK_SET, true);
            if(ui32Status)
            {
                return ui32Status;
            }
        break;

        default:
            return AM_HAL_STATUS_INVALID_ARG;
    }
    return AM_HAL_STATUS_SUCCESS;
}
#endif

//*****************************************************************************
//
//! @brief reset JDI used parameters
//!
//! Please confirm the transmission has completed before executing functions
//! nemadc_set_mode() and nemadc_set_mip_panel_parameters().
//!
//! @return AM_HAL_STATUS_SUCCESS.
//
//*****************************************************************************
uint32_t
nemadc_reset_mip_parameters(void)
{
    //
    // Recover parameters before the next transmission.
    //
    nemadc_set_mode(0);
    nemadc_set_mip_panel_parameters(&sMiPConfig);
    return AM_HAL_STATUS_SUCCESS;
}

//*****************************************************************************
//
// DC power control function
//
//*****************************************************************************
uint32_t
nemadc_power_control(am_hal_sysctrl_power_state_e ePowerState, bool bRetainState)
{
    uint32_t ui32Status = AM_HAL_STATUS_SUCCESS;
    bool bStatus = true;
    am_hal_pwrctrl_periph_enabled(AM_HAL_PWRCTRL_PERIPH_DISP, &bStatus);
#if defined(AM_PART_APOLLO330P_510L)
    //
    // This API does nothing for DSI mode, DSI power control API will take care DC power control by itself.
    //
    if (bDCRegBackup && (ui32DCRegBlock0[NEMADC_REG_INTERFACE_CFG/4] & (MIPICFG_EXT_CTRL | MIPICFG_BLANKING_EN)))
    {
        return AM_HAL_STATUS_INVALID_OPERATION;
    }

    if (bStatus && (nemadc_reg_read(NEMADC_REG_INTERFACE_CFG) & (MIPICFG_EXT_CTRL | MIPICFG_BLANKING_EN)))
    {
        return AM_HAL_STATUS_INVALID_OPERATION;
    }
#endif
    //
    // Decode the requested power state and update DC operation accordingly.
    //
    switch (ePowerState)
    {
        case AM_HAL_SYSCTRL_WAKE:

            if (bStatus)
            {
                return AM_HAL_STATUS_IN_USE;
            }

            //
            // Enable power.
            //
            ui32Status = am_hal_pwrctrl_periph_enable(AM_HAL_PWRCTRL_PERIPH_DISP);
            if (ui32Status != AM_HAL_STATUS_SUCCESS)
            {
                return ui32Status;
            }

#if defined(AM_PART_APOLLO330P_510L)
            if(bClkConfigBackup)
            {
                //
                // Restore DC clock
                //
                ui32Status = nemadc_clock_control(DISP_CLOCK_ENABLE, ui8DCClkSrc, ui8DCClkDivider);
                if (ui32Status != AM_HAL_STATUS_SUCCESS)
                {
                    return ui32Status;
                }
            }
            else
            {
                //
                // There is no valid DC CLK backup configuration.
                //
                return AM_HAL_STATUS_FAIL;
            }
#else
            //
            // Enable DC clock
            //
            ui32Status = am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_DCCLK_ENABLE, NULL);
            if (ui32Status != AM_HAL_STATUS_SUCCESS)
            {
                return ui32Status;
            }
#endif
            //
            // Initialize NemaDC, it includes enable interrupt
            //
            if ( nemadc_init() != AM_HAL_STATUS_SUCCESS )
            {
                return AM_HAL_STATUS_FAIL;
            }

            if (bRetainState && bDCRegBackup)
            {
                //
                // Restore DC registers
                //
                nemadc_restore_registers();

                //
                // Enable clock
                //
                nemadc_reg_write(NEMADC_REG_CLKCTRL_CG, nemadc_reg_read(NEMADC_REG_CLKCTRL_CG) | NemaDC_clkctrl_cg_clk_en);
            }
            else
            {
                //
                // Please invoke function nemadc_configure() to initialize DC registers.
                //
            }
            break;

        case AM_HAL_SYSCTRL_NORMALSLEEP:
        case AM_HAL_SYSCTRL_DEEPSLEEP:

            if (bStatus)
            {
                //
                // Check pending transaction
                //
                if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_pending_cmd | DC_STATUS_dbi_busy, 0x0U))
                {
                    return AM_HAL_STATUS_IN_USE;
                }
                //
                // Disable clock
                //
                nemadc_reg_write(NEMADC_REG_CLKCTRL_CG, nemadc_reg_read(NEMADC_REG_CLKCTRL_CG) & ~NemaDC_clkctrl_cg_clk_en);

                if (bRetainState)
                {
                    //
                    // Backup DC registers
                    //
                    nemadc_backup_registers();
                }

                //
                // Disable interrupt
                //
                NVIC_DisableIRQ(NEMADC_IRQ);

#if defined(AM_PART_APOLLO330P_510L)
                //
                // Store the clock configuration of DC
                //
                ui8DCClkSrc = CRM->DISPCLKCRM_b.DISPCLKCLKSEL;
                ui8DCClkDivider = CRM->DISPCLKCRM_b.DISPCLKCLKDIV;
                bClkConfigBackup = true;

                //
                // Disable and release DC clock.
                //
                nemadc_clock_control(DISP_CLOCK_DISABLE, 0, 0);
                if(ui32Status)
                {
                    return ui32Status;
                }
#else
                //
                // Disable DC clock
                //
                am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_DCCLK_DISABLE, NULL);
#endif

                //
                // Disable power
                //
                am_hal_pwrctrl_periph_disable(AM_HAL_PWRCTRL_PERIPH_DISP);
            }
            break;

        default:
            return AM_HAL_STATUS_INVALID_ARG;
    }

    //
    // Return the status.
    //
    return ui32Status;

} // nemadc_power_ctrl()

//*****************************************************************************
//
//! @brief Configure NemaDC.
//!
//! @param  psDCConfig     - NemaDC configuration structure.
//!
//! This function configures NemaDC display interface, output color format,
//! clock settings, TE setting and timing.
//!
//! @return None.
//
//*****************************************************************************
void
nemadc_configure(nemadc_initial_config_t *psDCConfig)
{
    uint32_t cfg = 0;
    int i32PreDivider = 1,i32PrimaryDivider = 1;
#if defined(AM_PART_APOLLO330P_510L)
    float fPLLCLKFreq = (float)192.0 / (CRM->DISPCLKCRM_b.DISPCLKCLKDIV + 1);
#else
    float fPLLCLKFreq = 3 * (2 << CLKGEN->DISPCLKCTRL_b.DISPCLKSEL);
#endif

    if (psDCConfig->eInterface == DISP_INTERFACE_DBI || psDCConfig->eInterface == DISP_INTERFACE_DBIDSI)
    {
        //
        // Program NemaDC MIPI interface
        //
#ifdef CONFIG_MIPI_DSI_AMBIQ
        if (psDCConfig->eInterface == DISP_INTERFACE_DBIDSI)
        {
#if defined(AM_PART_APOLLO330P_510L)
            if (CRM->DISPCLKCRM_b.DISPCLKCLKSEL == CRM_DISPCLKCRM_DISPCLKCLKSEL_HFRC_192MHz && CRM->DISPCLKCRM_b.DISPCLKCLKDIV == 0)
#else
            if (CLKGEN->DISPCLKCTRL_b.DISPCLKSEL == CLKGEN_DISPCLKCTRL_DISPCLKSEL_HFRC192)
#endif
            {
                //
                // Set the primary divider ratio to 2 to make sure the pixel clock isn't greater than 96MHz and bypass predivider
                //
                i32PrimaryDivider = 2;
            }

            cfg = MIPICFG_DBI_EN | MIPICFG_RESX | MIPICFG_EXT_CTRL | MIPICFG_BLANKING_EN | MIPICFG_EN_STALL | psDCConfig->ui32PixelFormat;
            //
            // Setting the DBIB_CLK clock frequency is the half of the format clock, that is 96MHz.(This is the limitation of the DSI host)
            //
            nemadc_reg_write(NEMADC_REG_FORMAT_CTRL2, 0x2U << 30);
        }
        else
#endif
        {
            i32PreDivider = ceilf(fPLLCLKFreq / psDCConfig->fCLKMaxFreq);

            //
            // The value of the predivider should be less than 128 on Apollo510 & Apollo510L.
            //
            if (i32PreDivider > 127)
            {
                return;
            }

            //
            // Adjust the timing between signals D/CX and WRX.
            //
            nemadc_reg_write(NEMADC_REG_GPIO, nemadc_reg_read(NEMADC_REG_GPIO) | (0x01 << 4));

            cfg = MIPICFG_DBI_EN | MIPICFG_RESX | psDCConfig->ui32PixelFormat;
        }
        if (psDCConfig->bTEEnable)
        {
            cfg |= MIPICFG_DIS_TE;
        }
        nemadc_MIPI_CFG_out(cfg);

        nemadc_clkdiv(i32PrimaryDivider, i32PreDivider, 4, 0);
    }
    else if ((psDCConfig->eInterface == DISP_INTERFACE_QSPI) ||
             (psDCConfig->eInterface == DISP_INTERFACE_DSPI) ||
             (psDCConfig->eInterface == DISP_INTERFACE_SPI4) ||
             (psDCConfig->eInterface == DISP_INTERFACE_QSPI_DDR))
    {
        //
        // SDR frequency
        //
        i32PreDivider = ceilf(fPLLCLKFreq / 2 / psDCConfig->fCLKMaxFreq);
        //
        // The value of the primary divider should be less than 128 on Apollo510.
        //
        if(i32PreDivider > 127)
        {
            return;
        }
        nemadc_clkdiv(i32PrimaryDivider, i32PreDivider, 4, 0);

        cfg = psDCConfig->ui32PixelFormat;
        if(psDCConfig->bTEEnable)
        {
            cfg |= MIPICFG_DIS_TE;
        }
        nemadc_MIPI_CFG_out(cfg);
    }
    else if (psDCConfig->eInterface == DISP_INTERFACE_JDI)
    {
        //
        // Calculate the Optimal solution primary divider and predivider for the JDI interface.
        //
        //
        // To reach a higher performance,we should make sure the frequencies of BCK(its frequency is a quarter of format_clk)
        // and GCK less than its maximum supported of the panel.
        //
        if (fPLLCLKFreq / (4 * psDCConfig->fHCKBCKMaxFreq) > psDCConfig->fHCKBCKMaxFreq / psDCConfig->fVCKGCKFFMaxFreq)
        {
            //
            // Calculate the primary divider,to make BCK frequency less than panel limitation.
            //
            i32PrimaryDivider = ceilf(fPLLCLKFreq / (4 * psDCConfig->fHCKBCKMaxFreq));
            //
            // The minimum of primary divider is 2 to enable the divider swap feature.
            //
            if (i32PrimaryDivider < 2)
            {
                i32PrimaryDivider = 2;
            }
            //
            // Set the predivider to 1, to bapass it.
            //
            i32PreDivider = 1;
        }
        else
        {
            //
            // Calculate primary divider to assure the frequency of GCK less than its maximum supported.
            //
            i32PrimaryDivider = (int)(psDCConfig->fHCKBCKMaxFreq / psDCConfig->fVCKGCKFFMaxFreq);
            //
            // The minimum of primary divider is 2 to enable the divider swap feature.
            //
            if (i32PrimaryDivider < 2)
            {
                i32PrimaryDivider = 2;
            }
            //
            // Calculate predivider to assure the frequency of BCK less than its maximum supported.
            //
            i32PreDivider = ceilf(fPLLCLKFreq / (4 * psDCConfig->fHCKBCKMaxFreq * i32PrimaryDivider));
        }

        nemadc_clkdiv(i32PrimaryDivider, i32PreDivider, 4, 0);

        sMiPConfig.resx                    = psDCConfig->ui16ResX;
        sMiPConfig.resy                    = psDCConfig->ui16ResY;
        sMiPConfig.XRST_INTB_delay         = psDCConfig->ui32XRSTINTBDelay;
        sMiPConfig.XRST_INTB_width         = psDCConfig->ui32XRSTINTBWidth;
        sMiPConfig.VST_GSP_delay           = psDCConfig->ui32VSTGSPDelay;
        sMiPConfig.VST_GSP_width           = psDCConfig->ui32VSTGSPWidth;
        sMiPConfig.VCK_GCK_delay           = psDCConfig->ui32VCKGCKDelay;
        sMiPConfig.VCK_GCK_width           = psDCConfig->ui32VCKGCKWidth;
        sMiPConfig.VCK_GCK_closing_pulses  = psDCConfig->ui32VCKGCKClosingPulses;
        sMiPConfig.HST_BSP_delay           = psDCConfig->ui32HSTBSPDelay;
        sMiPConfig.HST_BSP_width           = psDCConfig->ui32HSTBSPWidth;
        sMiPConfig.HCK_BCK_data_start      = psDCConfig->ui32HCKBCKDataStart;
        sMiPConfig.ENB_GEN_delay           = psDCConfig->ui32ENBGENDelay;
        sMiPConfig.ENB_GEN_width           = psDCConfig->ui32ENBGENWidth;
        nemadc_set_mip_panel_parameters(&sMiPConfig);
        nemadc_reg_write(NEMADC_REG_CLKCTRL_CG, NemaDC_clkctrl_cg_clk_swap | NemaDC_clkctrl_cg_clk_en);
        fFormatPeriod = (float)1.0 / (psDCConfig->fHCKBCKMaxFreq * 4);
        return;
    }
    else if (psDCConfig->eInterface == DISP_INTERFACE_DPI)
    {
        i32PreDivider = ceilf(fPLLCLKFreq / psDCConfig->fCLKMaxFreq);

        //
        // The value of the predivider should be less than 128 on Apollo510 & Apollo510L.
        //
        if(i32PreDivider > 127)
        {
            return;
        }
        nemadc_clkdiv(i32PrimaryDivider, i32PreDivider, 4, 0);

        //
        // Configure DPI(RGB) interface color coding, Hsync and Vsync polarity.
        //
        nemadc_reg_write(NEMADC_REG_MODE, NEMADC_NEG_V | NEMADC_NEG_H | psDCConfig->ui32PixelFormat);
    }

    nemadc_timing(psDCConfig->ui16ResX,
                  psDCConfig->ui32FrontPorchX,
                  psDCConfig->ui32BlankingX,
                  psDCConfig->ui32BackPorchX,
                  psDCConfig->ui16ResY,
                  psDCConfig->ui32FrontPorchY,
                  psDCConfig->ui32BlankingY,
                  psDCConfig->ui32BackPorchY);
    //
    // Enable clock divider.
    //
    if (psDCConfig->eInterface == DISP_INTERFACE_DPI)
    {
        //
        // Invert clock polarity
        //
        nemadc_reg_write(NEMADC_REG_CLKCTRL_CG, NemaDC_clkctrl_cg_clk_inv | NemaDC_clkctrl_cg_clk_en);
    }
    else
    {
        nemadc_reg_write(NEMADC_REG_CLKCTRL_CG, NemaDC_clkctrl_cg_clk_en);
    }
}

//*****************************************************************************
//
//! @brief Prepare operations before sending frame
//!
//! @param  bAutoLaunch    - true:  launch transfer in DC TE interrupt implicitly.
//!                        - false: please launch the transfer explicitly.
//! @param  bContinue      - true:  write memory continue(0x3C)
//!                        - false: write memory start(0x2C)
//!
//! Note 1: Setting the first parameter(bAutoLaunch) to true when writing memory
//! continues(0x3C) is not recommended because this could spot a severe tear effect
//! on the display.
//! Note 2: Setting the first parameter(bAutoLaunch) to true is invalid when the TE
//! bitfield(MIPICFG_DIS_TE) isn't configured in register NEMADC_REG_DBIB_CFG.The user
//! should launch the transfer explicitly.
//!
//! @return None.
//
//*****************************************************************************
static void
dc_transfer_frame(bool bAutoLaunch, bool bContinue)
{
    uint32_t ui32Cfg = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
    uint32_t ui32MemWrCmd = bContinue ? MIPI_write_memory_continue : MIPI_write_memory_start;
    //
    // Check present interface is DBI/DSI or not.
    //
    if (((ui32Cfg & MIPICFG_DBI_EN) != 0) &&
        ((ui32Cfg & (MIPICFG_SPI3 | MIPICFG_SPI4 | MIPICFG_DSPI | MIPICFG_QSPI | MIPICFG_DSPI_SPIX )) == 0))
    {
        //
        // Bitfields MIPICFG_EXT_CTRL,MIPICFG_BLANKING_EN only configured for the DSI interface.
        //
#ifdef CONFIG_MIPI_DSI_AMBIQ
        if (ui32Cfg & (MIPICFG_EXT_CTRL | MIPICFG_BLANKING_EN))
        {
#if defined(AM_PART_APOLLO510)
            if (APOLLO5_B0)
            {
                am_hal_dsi_pre_rw_cmd(true);
            }
#endif
            nemadc_reg_write(NEMADC_REG_GPIO, nemadc_reg_read(NEMADC_REG_GPIO) & (~0x1));//HS
            //
            // disable clock gating
            //
            nemadc_reg_write(NEMADC_REG_CLKCTRL_CG, 0xFFFFFFF0U | NemaDC_clkctrl_cg_clk_en);

            wait_dbi_idle(DC_STATUS_dbi_busy, 0x0U);
            //
            // Set data/commands command type
            //
            nemadc_dsi_ct(NemaDC_dt_DCS_long_write, // Unused parameter
                          NemaDC_dt_DCS_long_write, // Unused parameter
                          NemaDC_dcs_datacmd);

#ifdef MANUALLY_CONTROL_DBIB_CSX
            nemadc_MIPI_CFG_out(ui32Cfg | MIPICFG_SPI_HOLD | MIPICFG_FRC_CSX_0);
            //
            // Send DCS write_memory_start command
            //
            nemadc_MIPI_out(MIPI_DBIB_CMD | ui32MemWrCmd);
#else
            nemadc_MIPI_CFG_out(ui32Cfg | MIPICFG_SPI_HOLD);
            //
            // Send DCS write_memory_start command
            //
            nemadc_MIPI_out(MIPI_DBIB_CMD | ui32MemWrCmd);
            wait_dbi_idle(DC_STATUS_dbi_busy, 0x0U);
#endif
        }
        else
#endif
        {
            nemadc_MIPI_CFG_out(ui32Cfg | MIPICFG_FRC_CSX_0);
            nemadc_MIPI_out(MIPI_DBIB_CMD | NemaDC_wcmd24 | (ui32MemWrCmd << 8));
        }
    }
    else if ((ui32Cfg & (MIPICFG_SPI3 | MIPICFG_SPI4 | MIPICFG_DSPI | MIPICFG_QSPI)) != 0)
    {
        //
        // Enable clock divider
        //
        nemadc_reg_write(NEMADC_REG_CLKCTRL_CG, NemaDC_clkctrl_cg_clk_en);
        if ((ui32Cfg & MIPICFG_QSPI) != 0)
        {
            //
            // QSPI interface
            //
            nemadc_MIPI_CFG_out( ui32Cfg | MIPICFG_SPI_HOLD);
            nemadc_MIPI_out( MIPI_DBIB_CMD | MIPI_MASK_QSPI | CMD1_DATA4);
            nemadc_MIPI_out( MIPI_DBIB_CMD | MIPI_MASK_QSPI | MIPI_CMD24 |
                            (ui32MemWrCmd << CMD_OFFSET));
        }
        else if((ui32Cfg & MIPICFG_DSPI) != 0)
        {
            //
            // DSPI interface
            //
            nemadc_MIPI_CFG_out( ui32Cfg & (~MIPICFG_DSPI));
            // Start MIPI Panel Memory Write
            nemadc_MIPI_out(MIPI_DBIB_CMD | ui32MemWrCmd);
            nemadc_MIPI_CFG_out(((ui32Cfg & (~MIPICFG_SPI4)) | MIPICFG_SPI3) | MIPICFG_SPIDC_DQSPI | MIPICFG_SPI_HOLD);
        }
        else
        {
            //
            // SPI4 interface
            //
            nemadc_MIPI_CFG_out( ui32Cfg | MIPICFG_SPI_HOLD);
            // Start MIPI Panel Memory Write
            nemadc_MIPI_out(MIPI_DBIB_CMD | ui32MemWrCmd);
        }
    }
    //
    // turn DC TE interrupt
    //
    if (ui32Cfg & MIPICFG_DIS_TE)
    {
        bNeedLaunchInTe = bAutoLaunch;
        nemadc_reg_write(NEMADC_REG_INTERRUPT, 1 << 3);
    }
}

//*****************************************************************************
//
//! @brief Prepare operations before writing memory start
//!
//! @param  bAutoLaunch    - true:launch transfer in DC TE interrupt implicitly.
//!                        - false: please launch the transfer explicitly.
//!
//! Setting the parameter(bAutoLaunch) to true is invalid when the TE enabling
//! bitfield(MIPICFG_DIS_TE) isn't configured in register NEMADC_REG_DBIB_CFG.
//! Please launch the transfer explicitly.
//!
//! @return None.
//
//*****************************************************************************
void
nemadc_transfer_frame_prepare(bool bAutoLaunch)
{
    dc_transfer_frame(bAutoLaunch, false);
}

//*****************************************************************************
//
//! @brief Prepare operations before writing memory continue
//!
//! @param  bAutoLaunch    - true:launch the transfer implicitly.(Not recommended)
//!                        - false: please launch the transfer explicitly.(recommended)
//!
//! Setting the parameter(bAutoLaunch) to true is not recommended because this
//! could spot a severe tear effect on the display.
//!
//! @return None.
//
//*****************************************************************************
void
nemadc_transfer_frame_continue(bool bAutoLaunch)
{
    dc_transfer_frame(bAutoLaunch, true);
}

//*****************************************************************************
//
//! @brief Launch frame transfer
//!
//! This function enables DC frame end interrupt and launches frame transfer.
//!
//! @return None.
//
//*****************************************************************************
void
nemadc_transfer_frame_launch(void)
{
    uint32_t ui32Cfg = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
    //
    // Check present interface is DBI/DSI or not.
    //
    if (((ui32Cfg & MIPICFG_DBI_EN) != 0) &&
        ((ui32Cfg & (MIPICFG_SPI3 | MIPICFG_SPI4 | MIPICFG_DSPI | MIPICFG_QSPI | MIPICFG_DSPI_SPIX )) == 0))
    {
        //
        // Enable frame end interrupt for DBI/DSI interface.
        //
        nemadc_reg_write(NEMADC_REG_INTERRUPT, 1 << 4);
        nemadc_set_mode(NEMADC_ONE_FRAME | NEMADC_OUTP_OFF);
    }
    else if (((ui32Cfg & (MIPICFG_SPI3 | MIPICFG_SPI4 | MIPICFG_DSPI | MIPICFG_QSPI | MIPICFG_DSPI_SPIX)) != 0))
    {
        //
        // Enable spi frame end interrupt for SPI4/DSPI/QSPI interface.
        //
        nemadc_reg_write(NEMADC_REG_INTERRUPT, 1 << 5);
        //
        // Send One Frame
        //
        nemadc_set_mode(NEMADC_ONE_FRAME);
    }
    else if (0x3FF & nemadc_reg_read(NEMADC_REG_FORMAT_CTRL3))
    {
        //
        // Enable frame end interrupt for JDI interface.
        //
        nemadc_reg_write(NEMADC_REG_INTERRUPT, 1 << 4);
        nemadc_set_mode(NEMADC_ONE_FRAME | NEMADC_MIP_IF | NEMADC_SCANDOUBLE);
    }
    else
    {
        //
        // Enable frame end interrupt for DPI(RGB) interface.
        //
        nemadc_reg_write(NEMADC_REG_INTERRUPT, 1 << 4);

        nemadc_set_mode(NEMADC_ONE_FRAME | nemadc_reg_read(NEMADC_REG_MODE));
    }
}

//*****************************************************************************
//
//! @brief Required operations after completing frame transfer
//!
//! This function sets NemaDC back to normal mode after completing frame
//! transfer. This function should be called in frame end interrupt.
//!
//! @return None.
//
//****************************************************************************
static void
nemadc_transfer_frame_end(void)
{
    uint32_t ui32Cfg = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
    //
    // Check present interface is DBI/DSI or not.
    //
    if (((ui32Cfg & MIPICFG_DBI_EN) != 0) &&
        ((ui32Cfg & (MIPICFG_SPI3 | MIPICFG_SPI4 | MIPICFG_DSPI | MIPICFG_QSPI | MIPICFG_DSPI_SPIX )) == 0))
    {
        //
        // Bitfields MIPICFG_EXT_CTRL,MIPICFG_BLANKING_EN only configured for the DSI interface.
        //
#ifdef CONFIG_MIPI_DSI_AMBIQ
        if (ui32Cfg & (MIPICFG_EXT_CTRL | MIPICFG_BLANKING_EN))
        {
#ifdef MANUALLY_CONTROL_DBIB_CSX
            nemadc_MIPI_CFG_out(ui32Cfg & ~(MIPICFG_SPI_HOLD | MIPICFG_FRC_CSX_0));
#else
            nemadc_MIPI_CFG_out(ui32Cfg & (~MIPICFG_SPI_HOLD));
#endif
            nemadc_reg_write(NEMADC_REG_CLKCTRL_CG, NemaDC_clkctrl_cg_clk_en); // enable clock gating
            nemadc_reg_write(NEMADC_REG_GPIO, nemadc_reg_read(NEMADC_REG_GPIO) | 0x1); // LP
        }
        else
#endif
        {
            nemadc_MIPI_CFG_out(ui32Cfg & (~MIPICFG_FRC_CSX_0));
        }
    }
    else if ((ui32Cfg & (MIPICFG_SPI3 | MIPICFG_SPI4 | MIPICFG_DSPI | MIPICFG_QSPI)) != 0)
    {
        nemadc_MIPI_CFG_out((ui32Cfg | MIPICFG_SPI4) & (~(MIPICFG_SPI3 | MIPICFG_SPIDC_DQSPI | MIPICFG_SPI_HOLD)));
        //
        // enable clock gating
        //
        nemadc_reg_write(NEMADC_REG_CLKCTRL_CG, 0);
    }
    else if (0x3FF & nemadc_reg_read(NEMADC_REG_FORMAT_CTRL3))
    {
        //
        // Clear mode register
        //
    }
    else
    {
        //
        // Frame end operation for DPI(RGB) interface.
        //
    }

}

//*****************************************************************************
//
//! @brief  DBI write
//!
//! @param  ui8Cmd        - command
//! @param  pui8Para      - pointer of parameters to be sent
//! @param  ui8ParaLen    - length of parameters to be sent
//!
//! This function sends DBI commands to panel.
//!
//! @return AM_HAL_STATUS_SUCCESS.
//
//****************************************************************************
static uint32_t
dbi_write(uint8_t ui8Cmd, uint8_t *pui8Para, uint8_t ui8ParaLen)
{
    uint32_t ui32Cfg = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
    nemadc_MIPI_CFG_out(ui32Cfg | MIPICFG_FRC_CSX_0);
    //
    // the maximum length of write is 8 bytes.(1 command + 7 parameters)
    //
    if (ui8ParaLen > 7)
    {
        ui8ParaLen = 7;
    }
    //
    // Return directly if timeout
    //
    if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_pending_cmd, 0x0U))
    {
        return AM_HAL_STATUS_TIMEOUT;
    }
    nemadc_MIPI_out(NemaDC_DBI_cmd | NemaDC_wcmd24 | (ui8Cmd << 8));
    for (uint8_t ui8Index = 0; ui8Index < ui8ParaLen; ui8Index++)
    {
        nemadc_MIPI_out(pui8Para[ui8Index]);
    }
    //
    // Return directly if timeout
    //
    if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_pending_cmd, 0x0U))
    {
        return AM_HAL_STATUS_TIMEOUT;
    }
    nemadc_MIPI_CFG_out(ui32Cfg);
    return AM_HAL_STATUS_SUCCESS;
}

//*****************************************************************************
//
//! @brief  DBI read
//!
//! @param  ui8Cmd        - command
//! @param  ui8ParaLen    - length of parameters to be read
//! @param  ui32Received  - received data.
//!
//! This function sends DBI commands to panel.
//!
//! @return AM_HAL_STATUS_SUCCESS.
//
//****************************************************************************
static uint32_t
dbi_read(uint8_t ui8Cmd, uint8_t ui8ParaLen, uint32_t *ui32Received)
{
    uint32_t ui32Mask = 0;

    uint32_t ui32Cfg = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
    //
    // Force Chip Select line low.
    //
    nemadc_MIPI_CFG_out(ui32Cfg | MIPICFG_FRC_CSX_0);
    //
    // the maximum length of this kind of read is 4 bytes.
    //
    if (ui8ParaLen > 4)
    {
        ui8ParaLen = 4;
    }

    //
    // Send read command
    //
    nemadc_MIPI_cmd(NemaDC_wcmd24 | (ui8Cmd << 8));
    //
    // wait NemaDC to become idle
    //
    while ((nemadc_reg_read(NEMADC_REG_STATUS) & DC_STATUS_dbi_pending_trans)!=0);
    //
    // trigger dbi-read operation for 8bits,first 8bits is invalid data
    //
    nemadc_reg_write(NEMADC_REG_DBIB_RDAT, (0x0 << 30));

    while (ui8ParaLen-- != 0)
    {
        //
        // trigger dbi-read operation for 8bits
        //
        nemadc_reg_write(NEMADC_REG_DBIB_RDAT, (0x0 << 30));
        ui32Mask <<= 8;
        ui32Mask |= 0xFF;
    }

    //
    // wait NemaDC to become idle
    //
    while ((nemadc_reg_read(NEMADC_REG_STATUS) & DC_STATUS_dbi_pending_trans)!=0);
    nemadc_MIPI_CFG_out(ui32Cfg);

    *ui32Received = nemadc_reg_read(NEMADC_REG_DBIB_RDAT) & ui32Mask;

    return AM_HAL_STATUS_SUCCESS;
}

#ifdef CONFIG_MIPI_DSI_AMBIQ
//*****************************************************************************
//
//! @brief  Send DSI DCS(Display Command Set) write commands
//!
//! @param  ui8Cmd        - command
//! @param  pui8Para      - pointer of parameters to be sent
//! @param  ui8ParaLen    - length of parameters to be sent
//! @param  bHS           - high speed mode or low power mode (escape mode)
//!
//! This function sends DSI DCS commands.
//!
//! @return AM_HAL_STATUS_SUCCESS or AM_HAL_STATUS_TIMEOUT.
//
//****************************************************************************
static uint32_t
dsi_dcs_write(uint8_t ui8Cmd, uint8_t* pui8Para, uint8_t ui8ParaLen, bool bHS)
{
    uint32_t ui32Cfg = 0;

    if (bHS == true) // high speed mode
    {
        nemadc_reg_write(NEMADC_REG_GPIO, nemadc_reg_read(NEMADC_REG_GPIO) & (~0x1));
    }
    else // low power mode
    {
        nemadc_reg_write(NEMADC_REG_GPIO, nemadc_reg_read(NEMADC_REG_GPIO) | 0x1);
    }

    nemadc_dsi_ct((uint32_t)0, // Unused parameter
                  (uint32_t)0, // Unused parameter
                   NemaDC_dcs_datacmd);
    //
    // Return directly if timeout
    //
    if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_busy, 0x0U))
    {
        return AM_HAL_STATUS_TIMEOUT;
    }

    //
    // enable command/parameters packing
    //
    ui32Cfg = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
    nemadc_MIPI_CFG_out(ui32Cfg | MIPICFG_SPI_HOLD);
    //
    // Download command & parameter to DBI i/f
    //
    nemadc_MIPI_out(NemaDC_DBI_cmd | ui8Cmd);
    for (uint8_t ui8Index = 0; ui8Index < ui8ParaLen; ui8Index++)
    {
        nemadc_MIPI_out(pui8Para[ui8Index]);
    }
    //
    // Send command-parameter packet.
    //
    nemadc_MIPI_CFG_out(ui32Cfg);
    //
    // Return directly if timeout
    //
    if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_busy, 0x0U))
    {
        return AM_HAL_STATUS_TIMEOUT;
    }
    return AM_HAL_STATUS_SUCCESS;
}

//*****************************************************************************
//
//! @brief  Send DSI generic write command.
//!
//! @param  pui8Para        - pointer of parameters to be sent
//! @param  ui8ParaLen      - length of parameters to be sent,it should be greater than zero.
//! @param  bHS             - high speed mode or low power mode (escape mode)
//!
//! This function sends DSI generic commands.
//!
//! @return AM_HAL_STATUS_SUCCESS or AM_HAL_STATUS_TIMEOUT.
//
//****************************************************************************
static uint32_t
dsi_generic_write(uint8_t* pui8Para, uint8_t ui8ParaLen, bool bHS)
{
    uint32_t ui32Cfg = 0;
    nemadc_reg_write(NEMADC_REG_GPIO, nemadc_reg_read(NEMADC_REG_GPIO) & (~0x6)); // set vc_no to 00.

    if (bHS == true) //high speed mode
    {
        //
        // Transmit in HS mode
        //
        nemadc_reg_write(NEMADC_REG_GPIO, nemadc_reg_read(NEMADC_REG_GPIO) & (~0x1));
    }
    else // low power mode
    {
        nemadc_reg_write(NEMADC_REG_GPIO, nemadc_reg_read(NEMADC_REG_GPIO) | 0x1);
    }

    nemadc_dsi_ct((uint32_t)0,  // Unused parameter
                  (uint32_t)0,  // Unused parameter
                   NemaDC_ge_datacmd);
    //
    // Return directly if timeout
    //
    if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_busy, 0x0U))
    {
        return AM_HAL_STATUS_TIMEOUT;
    }

    //
    // enable command/parameters packing
    //
    ui32Cfg = nemadc_reg_read(NEMADC_REG_DBIB_CFG);

    if ( ui8ParaLen < 9 )
    {
        //
        // Disable the overlong write feature when its length is less than 9 bytes.
        //
        nemadc_reg_write(NEMADC_REG_GPIO, nemadc_reg_read(NEMADC_REG_GPIO) & (~0x08));
        nemadc_MIPI_CFG_out(ui32Cfg | MIPICFG_SPI_HOLD);
    }
    else
    {
        //
        // Enable the overlong write feature when its length isn't less than 9 bytes.
        //
        nemadc_reg_write(NEMADC_REG_GPIO, nemadc_reg_read(NEMADC_REG_GPIO) | 0x08);
        nemadc_MIPI_CFG_out(ui32Cfg | MIPICFG_FRC_CSX_0);
    }

    //
    // Download command & parameter to DBI i/f
    //
    if ( ui8ParaLen == 0 )
    {
        nemadc_MIPI_out(NemaDC_DBI_cmd | 0x00);
    }
    else
    {
        for (uint8_t ui8Index = 0; ui8Index < ui8ParaLen; ui8Index++)
        {
            if ( ui8ParaLen < 3 )
            {
                nemadc_MIPI_out(NemaDC_DBI_cmd | pui8Para[ui8Index]);
            }
            else
            {
                nemadc_MIPI_out(pui8Para[ui8Index]);
            }
        }
    }
    //
    // Send command-parameter packet.
    //
    //
    // Return directly if timeout
    //
    if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_pending_cmd, 0x0U))
    {
        return AM_HAL_STATUS_TIMEOUT;
    }

    nemadc_MIPI_CFG_out(ui32Cfg);
    //
    // Return directly if timeout
    //
    if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_busy, 0x0U))
    {
        return AM_HAL_STATUS_TIMEOUT;
    }

    return AM_HAL_STATUS_SUCCESS;
}
#endif

//*****************************************************************************
//
//! @brief Send SPI4/DSPI/QSPI/DSI command via Display Controller(DC)
//!
//! @param  ui8Command      - command
//! @param  p_ui8Para       - pointer of parameters to be sent
//! @param  ui8ParaLen      - length of parameters to be sent
//! @param  bDCS            - DCS command or generic command
//! @param  bHS             - high speed mode or low power mode (escape mode)
//!
//! This function sends commands to display drive IC.
//!
//! @return AM_HAL_STATUS_SUCCESS or AM_HAL_STATUS_TIMEOUT.
//
//****************************************************************************
uint32_t
nemadc_mipi_cmd_write(uint8_t ui8Command,
                      uint8_t* p_ui8Para,
                      uint8_t ui8ParaLen,
                      bool bDCS,
                      bool bHS)
{
    uint32_t ui32Status = AM_HAL_STATUS_SUCCESS;
    uint32_t ui32Cfg = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
    //
    // Check present interface is DBI/DSI or not.
    //
    if (((ui32Cfg & MIPICFG_DBI_EN) != 0) &&
        ((ui32Cfg & (MIPICFG_SPI3 | MIPICFG_SPI4 | MIPICFG_DSPI | MIPICFG_QSPI | MIPICFG_DSPI_SPIX )) == 0))
    {
        //
        // Bitfields MIPICFG_EXT_CTRL,MIPICFG_BLANKING_EN only configured for the DSI interface.
        //
#ifdef CONFIG_MIPI_DSI_AMBIQ
        if (ui32Cfg & (MIPICFG_EXT_CTRL | MIPICFG_BLANKING_EN))
        {
#if defined(AM_PART_APOLLO510)
            if (APOLLO5_B0)
            {
                am_hal_dsi_pre_rw_cmd(bHS);
            }
#endif
            if (bDCS)
            {
                ui32Status = dsi_dcs_write(ui8Command, p_ui8Para, ui8ParaLen, bHS);
            }
            else
            {
                ui32Status = dsi_generic_write(p_ui8Para, ui8ParaLen, bHS);
            }

            if (ui32Status == AM_HAL_STATUS_SUCCESS)
            {
                //
                // Wait for the DSI stop state
                //
                ui32Status = am_hal_dsi_wait_stop_state(0);
            }
        }
        else
#endif
        {
            ui32Status = dbi_write(ui8Command, p_ui8Para, ui8ParaLen);
        }
    }
    else if ((ui32Cfg & (MIPICFG_SPI3 | MIPICFG_SPI4 | MIPICFG_DSPI | MIPICFG_QSPI)) != 0)
    {
        //
        // SPI4,DSPI and QSPI interfaces.
        //
        uint32_t ui32Cmd = 0;
        //
        // Enable Clock
        //
        nemadc_reg_write(NEMADC_REG_CLKCTRL_CG, NemaDC_clkctrl_cg_clk_en);
        //
        // Return directly if timeout
        //
        if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_pending_cmd, 0x0U))
        {
            return AM_HAL_STATUS_TIMEOUT;
        }

        if ((ui32Cfg & MIPICFG_QSPI) != 0)
        {
            //
            // QSPI interface.
            //
            nemadc_MIPI_CFG_out(ui32Cfg | MIPICFG_SPI_HOLD);
            ui32Cmd = MIPI_DBIB_CMD | MIPI_MASK_QSPI;
            nemadc_MIPI_out(ui32Cmd | CMD1_DATA1);
            nemadc_MIPI_out(ui32Cmd | MIPI_CMD24 | (ui8Command << CMD_OFFSET));
            //
            // maximum value of ui8ParaLen isn't greater than 18.
            //
            if (ui8ParaLen > 18)
            {
                ui8ParaLen = 18;
            }
        }
        else
        {
            if ((ui32Cfg & MIPICFG_DSPI) != 0)
            {
                //
                // DSPI interface
                //
                nemadc_MIPI_CFG_out(ui32Cfg & (~MIPICFG_DSPI));
            }
            else
            {
                //
                // SPI4 interface
                //
                nemadc_MIPI_CFG_out(ui32Cfg | MIPICFG_SPI_HOLD);
            }
            nemadc_MIPI_out(MIPI_DBIB_CMD | ui8Command);
            //
            // maximum value of ui8ParaLen isn't greater than 21.
            //
            if (ui8ParaLen > 21)
            {
                ui8ParaLen = 21;
            }
        }

        for (uint8_t i = 0; i < ui8ParaLen/3*3; i+= 3 )
        {
            nemadc_MIPI_out(ui32Cmd | MIPI_CMD24 | p_ui8Para[i] << 16 | p_ui8Para[i+1] << 8 | p_ui8Para[i+2]);
        }

        if (ui8ParaLen % 3 == 2)
        {
            nemadc_MIPI_out(ui32Cmd | MIPI_CMD16 | p_ui8Para[ui8ParaLen-2] << 8 | p_ui8Para[ui8ParaLen-1]);
        }
        else if (ui8ParaLen % 3 == 1)
        {
            nemadc_MIPI_out(ui32Cmd | p_ui8Para[ui8ParaLen-1]);
        }
        //
        // Return directly if timeout
        //
        if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_pending_cmd, 0x0U))
        {
            return AM_HAL_STATUS_TIMEOUT;
        }
        nemadc_MIPI_CFG_out(ui32Cfg);
    }

    return ui32Status;
}

//*****************************************************************************
//
//! @brief  mask valid bitfields
//!
//! @param  ui8DataLen    - length of data to be read
//!
//! @return uint32_t.
//
//****************************************************************************
static inline uint32_t
mask_valid(uint8_t ui8DataLen)
{
    uint32_t mask = 0;
    switch ( ui8DataLen )
    {
        case 1 :
            mask = 0xff;
            break;
        case 2 :
            mask = 0xffff;
            break;
        case 3 :
            mask = 0xffffff;
            break;
        case 4 :
            mask = 0xffffffff;
            break;
        default :
            mask = 0xff;
            break;
    }
    return mask;
}

#ifdef CONFIG_MIPI_DSI_AMBIQ
//*****************************************************************************
//
//! @brief  Send DSI DCS(Display Command Set) read commands
//!
//! @param  ui8Cmd        - command
//! @param  ui8DataLen    - length of data to be read,it should be greater than zero.
//! @param  ui32Received  - received data.
//! @param  bHS           - high speed mode or low power mode (escape mode)
//!
//! This function sends DSI DCS read commands.
//!
//! @return AM_HAL_STATUS_SUCCESS or AM_HAL_STATUS_TIMEOUT.
//
//****************************************************************************
static uint32_t
dsi_dcs_read(uint8_t ui8Cmd, uint8_t ui8DataLen, uint32_t* ui32Received, bool bHS)
{
    uint32_t ui32Cfg = 0;
    //
    // set return packet size (bytes)
    //
    am_hal_dsi_set_return_size(ui8DataLen, bHS);

    if (bHS == true) // high speed mode
    {
        nemadc_reg_write(NEMADC_REG_GPIO, nemadc_reg_read(NEMADC_REG_GPIO) & (~0x1));
    }
    else // low power mode
    {
        nemadc_reg_write(NEMADC_REG_GPIO, nemadc_reg_read(NEMADC_REG_GPIO) | 0x1);
    }

    nemadc_dsi_ct(NemaDC_dt_DCS_read_param_no,
                  NemaDC_dt_DCS_read_param_no,
                  NemaDC_dcs_datacmd);
    //
    // Return directly if timeout
    //
    if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_busy, 0x0U))
    {
        return AM_HAL_STATUS_TIMEOUT;
    }
    ui32Cfg = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
    if(ui8DataLen == 1)
    {
        nemadc_MIPI_CFG_out(ui32Cfg | MIPICFG_EN_DVALID | MIPICFG_SPI_HOLD);

        nemadc_MIPI_cmd(NemaDC_DBI_read | ui8Cmd);
        //
        // Send command-parameter packet.
        //
        nemadc_MIPI_CFG_out(ui32Cfg | MIPICFG_EN_DVALID);
    }
    else
    {
        //
        // Send command-parameter packet.
        //
        nemadc_MIPI_CFG_out(ui32Cfg | MIPICFG_EN_DVALID);

        //
        // Return directly if timeout
        //
        if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_rd_wr_on, 0x0U))
        {
            //
            // Release chip select
            //
            nemadc_reg_write(NEMADC_REG_DBIB_CFG, ui32Cfg);
            return AM_HAL_STATUS_TIMEOUT;
        }
        // Force Chip select Low.
        // This will keep CS low from command phase to read data phase.
        nemadc_MIPI_CFG_out(ui32Cfg | MIPICFG_EN_DVALID | MIPICFG_FRC_CSX_0);

        nemadc_MIPI_cmd(NemaDC_DBI_read | ui8Cmd);

        for (uint8_t i = 0; i < ui8DataLen - 1; i++)
        {
            //
            // Return directly if timeout
            //
            if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_rd_wr_on, 0x0U))
            {
                //
                // Release chip select
                //
                nemadc_reg_write(NEMADC_REG_DBIB_CFG, ui32Cfg);
                return AM_HAL_STATUS_TIMEOUT;
            }
            nemadc_reg_write(NEMADC_REG_INTERFACE_RDAT, 0);
        }
    }
    //
    // Return directly if timeout
    //
    if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_rd_wr_on, 0x0U))
    {
        //
        // Release chip select
        //
        nemadc_reg_write(NEMADC_REG_DBIB_CFG, ui32Cfg);
        return AM_HAL_STATUS_TIMEOUT;
    }
    //
    // Release Chip select.
    // This will release CS since read operation has finished Applicable only for DBIB read case.
    //
    nemadc_MIPI_CFG_out(ui32Cfg);
    //
    // Return directly if timeout
    //
    if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_busy, 0x0U))
    {
        return AM_HAL_STATUS_TIMEOUT;
    }

    *ui32Received = nemadc_reg_read(NEMADC_REG_DBIB_RDAT) & mask_valid(ui8DataLen);
    return AM_HAL_STATUS_SUCCESS;
}

//*****************************************************************************
//
//! @brief  Send DSI generic read command.
//!
//! @param  p_ui8Para           - pointer of parameters to be sent
//! @param  ui8ParaLen          - length of parameters to be sent
//! @param  ui8DataLen          - length of data to be read,it should be greater than zero.
//! @param  ui32Received        - received data.
//! @param  bHS                 - high speed mode or low power mode (escape mode)
//!
//! This function sends DSI generic read command.
//!
//! @return AM_HAL_STATUS_SUCCESS or AM_HAL_STATUS_TIMEOUT.
//
//****************************************************************************
static uint32_t
dsi_generic_read(uint8_t *p_ui8Para, uint8_t ui8ParaLen, uint8_t ui8DataLen, uint32_t* ui32Received, bool bHS)
{
    uint32_t ui32Cfg = 0;
    //
    // set return packet size (bytes)
    //
    am_hal_dsi_set_return_size(ui8DataLen, bHS);

    nemadc_reg_write(NEMADC_REG_GPIO, nemadc_reg_read(NEMADC_REG_GPIO) & (~0x6)); // set vc_no to 00.

    if (bHS == true) // high speed mode
    {
        nemadc_reg_write(NEMADC_REG_GPIO, nemadc_reg_read(NEMADC_REG_GPIO) & (~0x1));
    }
    else // low power mode
    {
        nemadc_reg_write(NEMADC_REG_GPIO, nemadc_reg_read(NEMADC_REG_GPIO) | 0x1);
    }

    nemadc_dsi_ct((uint32_t)0,  // Unused parameter
                  (uint32_t)0,  // Unused parameter
                   NemaDC_ge_datacmd);
    //
    // Return directly if timeout
    //
    if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_busy, 0x0U))
    {
        return AM_HAL_STATUS_TIMEOUT;
    }

    //
    // send command
    //
    ui32Cfg = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
    nemadc_MIPI_CFG_out(ui32Cfg | MIPICFG_EN_DVALID | MIPICFG_FRC_CSX_0);
    if (ui8ParaLen == 0) // Generic read, no parameter
    {
        nemadc_MIPI_cmd(NemaDC_DBI_read);
    }
    else
    {
        for (uint8_t i = 0; i < ui8ParaLen; i++)
        {
            nemadc_MIPI_cmd(NemaDC_DBI_read | p_ui8Para[i]);
        }
    }

    if (ui8DataLen == 1)
    {
        //
        // Return directly if timeout
        //
        if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_rd_wr_on, 0x0U))
        {
            //
            // Release chip select
            //
            nemadc_reg_write(NEMADC_REG_DBIB_CFG, ui32Cfg);
            return AM_HAL_STATUS_TIMEOUT;
        }
        nemadc_reg_write(NEMADC_REG_DBIB_RDAT, 0);
    }
    else
    {
        for (uint8_t i = 0; i < ui8DataLen - 1; i++)
        {
            //
            // Return directly if timeout
            //
            if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_rd_wr_on, 0x0U))
            {
                //
                // Release chip select
                //
                nemadc_reg_write(NEMADC_REG_DBIB_CFG, ui32Cfg);
                return AM_HAL_STATUS_TIMEOUT;
            }
            nemadc_reg_write(NEMADC_REG_DBIB_RDAT, 0);
        }
    }

    //
    // Return directly if timeout
    //
    if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_rd_wr_on, 0x0U))
    {
        //
        // Release chip select
        //
        nemadc_reg_write(NEMADC_REG_DBIB_CFG, ui32Cfg);
        return AM_HAL_STATUS_TIMEOUT;
    }
    nemadc_MIPI_CFG_out(ui32Cfg);
    //
    // Return directly if timeout
    //
    if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_busy, 0x0U))
    {
        return AM_HAL_STATUS_TIMEOUT;
    }

    //
    // return read parameters
    //
    *ui32Received = nemadc_reg_read(NEMADC_REG_DBIB_RDAT) & mask_valid(ui8DataLen);
    return AM_HAL_STATUS_SUCCESS;
}
#endif

//*****************************************************************************
//
//! @brief Send SPI4/DSPI/QSPI/DSI read command via Display Controller(DC)
//!
//! @param  ui8Command          - command
//! @param  p_ui8Para           - pointer of parameters to be sent
//! @param  ui8ParaLen          - length of parameters to be sent
//! @param  p_ui32Data          - pointer of data to be read
//! @param  ui8DataLen          - length of data to be read (number of bytes)
//! @param  bDCS                - DCS command or generic command
//! @param  bHS                 - high speed mode or low power mode (escape mode)
//!
//! This function sends read commands to display drive IC.
//!
//! @return AM_HAL_STATUS_SUCCESS or AM_HAL_STATUS_TIMEOUT.
//
//****************************************************************************
uint32_t
nemadc_mipi_cmd_read(uint8_t ui8Command,
                     uint8_t* p_ui8Para,
                     uint8_t ui8ParaLen,
                     uint32_t* p_ui32Data,
                     uint8_t ui8DataLen,
                     bool bDCS,
                     bool bHS)
{
    uint32_t ui32Status = AM_HAL_STATUS_SUCCESS;
    uint32_t ui32Cfg = nemadc_reg_read(NEMADC_REG_DBIB_CFG);
    //
    // Check present interface is DBI/DSI or not.
    //
    if (((ui32Cfg & MIPICFG_DBI_EN) != 0) &&
        ((ui32Cfg & (MIPICFG_SPI3 | MIPICFG_SPI4 | MIPICFG_DSPI | MIPICFG_QSPI | MIPICFG_DSPI_SPIX )) == 0))
    {
        //
        // Bitfields MIPICFG_EXT_CTRL,MIPICFG_BLANKING_EN only configured for the DSI interface.
        //
#ifdef CONFIG_MIPI_DSI_AMBIQ
        if (ui32Cfg & (MIPICFG_EXT_CTRL | MIPICFG_BLANKING_EN))
        {
            //
            // Enable DSI read,otherwise enable TE interruption
            //
            nemadc_reg_write(NEMADC_REG_GPIO, nemadc_reg_read(NEMADC_REG_GPIO) & (~0x20));
#if defined(AM_PART_APOLLO510)
            if (APOLLO5_B0)
            {
                am_hal_dsi_pre_rw_cmd(bHS);
            }
#endif
            if (bDCS)
            {
                ui32Status = dsi_dcs_read(ui8Command, ui8DataLen, p_ui32Data, bHS);
            }
            else
            {
                ui32Status = dsi_generic_read(p_ui8Para, ui8ParaLen, ui8DataLen, p_ui32Data, bHS);
            }
            //
            // Enable TE interruption,otherwise enable DSI read.
            //
            nemadc_reg_write(NEMADC_REG_GPIO, nemadc_reg_read(NEMADC_REG_GPIO) | 0x20);

        }
        else
#endif
        {
            ui32Status = dbi_read(ui8Command, ui8DataLen, p_ui32Data);
        }
    }
    else if ((ui32Cfg & (MIPICFG_SPI3 | MIPICFG_SPI4 | MIPICFG_DSPI | MIPICFG_QSPI)) != 0)
    {
        //
        // QSPI/DSPI/SPI4 interface.
        //
        uint32_t ui32Cmd = 0;
        //
        // Enable Clock
        //
        nemadc_reg_write(NEMADC_REG_CLKCTRL_CG, NemaDC_clkctrl_cg_clk_en);
        if ((ui32Cfg & MIPICFG_QSPI) != 0)
        {
            //
            // QSPI interface.
            //
            nemadc_MIPI_CFG_out(ui32Cfg | MIPICFG_SPI_HOLD);
            ui32Cmd = MIPI_DBIB_CMD | MIPI_MASK_QSPI;
            nemadc_MIPI_out(ui32Cmd | CMD1_RDAT1);
            nemadc_MIPI_out(ui32Cmd | MIPI_CMD16 | ui8Command);
        }
        else
        {
            if ((ui32Cfg & MIPICFG_DSPI) != 0)
            {
                //
                // DSPI interface
                //
                nemadc_MIPI_CFG_out(ui32Cfg & (~MIPICFG_DSPI));
            }
            else
            {
                //
                // SPI4 interface
                //
                nemadc_MIPI_CFG_out(ui32Cfg);
            }
            ui32Cmd = MIPI_DBIB_CMD | ui8Command;
        }

        if (ui8DataLen == 1)
        {
            nemadc_MIPI_out(ui32Cmd | NemaDC_DBI_read);
        }
        else if (ui8DataLen == 2)
        {
            nemadc_MIPI_out(ui32Cmd | NemaDC_DBI_read | NemaDC_rcmd16);
        }
        else if (ui8DataLen == 3)
        {
            nemadc_MIPI_out(ui32Cmd | NemaDC_DBI_read | NemaDC_rcmd24);
        }
        else
        {
            //
            //Read 33-bit, the first high bit is ignored.
            //
            nemadc_reg_write(NEMADC_REG_FORMAT_CTRL,(32 << 16));
            nemadc_MIPI_out(ui32Cmd | NemaDC_DBI_read | NemaDC_rcmd32);
        }

        if ((ui32Cfg & MIPICFG_QSPI) != 0)
        {
            nemadc_MIPI_CFG_out(ui32Cfg & ~MIPICFG_SPI_HOLD);
        }

        if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_rd_wr_on, DC_STATUS_dbi_rd_wr_on))
        {
            return AM_HAL_STATUS_TIMEOUT;
        }
        //
        // Return directly if timeout
        //
        if (AM_HAL_STATUS_TIMEOUT == wait_dbi_idle(DC_STATUS_dbi_rd_wr_on, 0x0U))
        {
            return AM_HAL_STATUS_TIMEOUT;
        }

        *p_ui32Data = nemadc_reg_read(NEMADC_REG_DBIB_RDAT) & mask_valid(ui8DataLen);
        nemadc_MIPI_CFG_out(ui32Cfg);

    }
    return ui32Status;
}


//*****************************************************************************
//
//! @brief DC's Vsync interrupt handle function
//!
//! @param  pvUnused            - invalid  parameter
//!
//! This function is used to clear vsync interrupt status bit and execute callback.
//!
//! @return None.
//
//*****************************************************************************
static void
prvVsyncInterruptHandler(void *pvUnused)
{
    /* Clear the interrupt */
    nemadc_reg_write(NEMADC_REG_INTERRUPT, nemadc_reg_read(NEMADC_REG_INTERRUPT) & (~(3UL << 4)));

    //
    // DC workarounds after transfer is finsihed
    //
    nemadc_transfer_frame_end();

    k_sem_give(&nemadc_sem);

    //
    // vsync interrupt callback function
    //
    if (nemadc_vsync_cb != NULL)
    {
        nemadc_vsync_cb(vsync_arg, 0);
    }
}
//*****************************************************************************
//
//! @brief DC's TE interrupt handle function
//!
//! @param  pvUnused            - invalid  parameter
//!
//! This function is used to clear TE interrupt status bit and execute callback.
//!
//! @return None.
//
//*****************************************************************************
static void
prvTEInterruptHandler(void *pvUnused)
{
    /* Clear the interrupt */
    nemadc_reg_write(NEMADC_REG_INTERRUPT, nemadc_reg_read(NEMADC_REG_INTERRUPT) & (~(1U << 3)));

    if (bNeedLaunchInTe)
    {
        nemadc_transfer_frame_launch();
        bNeedLaunchInTe = false;
    }

    //
    // TE interrupt callback function
    //
    if (nemadc_te_cb != NULL)
    {
        nemadc_te_cb(NULL, 0);
    }
}

//*****************************************************************************
//
//! @brief Display Controller interrupt service function.
//!
//! this function will be called automatically when DC's interrupt(s) arrived.
//!
//! @return None.
//
//*****************************************************************************
void
am_disp_isr(void)
{
    //
    // spi frame end interrupt or frame end interrupt
    //
    if ((nemadc_reg_read(NEMADC_REG_INTERRUPT) & (3UL << 4)) != 0)
    {
        prvVsyncInterruptHandler(NULL);
    }
    if ((nemadc_reg_read(NEMADC_REG_INTERRUPT) & (1UL << 3)) != 0)
    {
        prvTEInterruptHandler(NULL);
    }
}

//*****************************************************************************
//
//! @brief Display Controller initialize function.
//!
//! @return None.
//
//*****************************************************************************
int32_t
nemadc_sys_init(void)
{
    nemadc_regs = (uintptr_t)NEMADC_BASEADDR;

    /* Clear the interrupt */
    nemadc_reg_write(NEMADC_REG_INTERRUPT, 0);

    //
    // Enable TE interruption
    //
    nemadc_reg_write(NEMADC_REG_GPIO, 0x20);

    /* Install Interrupt Handler */
    NVIC_SetPriority(NEMADC_IRQ, AM_IRQ_PRIORITY_DEFAULT);
    NVIC_EnableIRQ(NEMADC_IRQ);
    return 0;
}

//*****************************************************************************
//
//! @brief Wait for Vsync interrupt.
//!
//! this function invokes to wait Vsync interrupt.
//!
//! @return None.
//
//*****************************************************************************
void
nemadc_wait_vsync(void)
{
    /* Wait for the interrupt */
    if (k_sem_take(&nemadc_sem, K_MSEC(CONFIG_NEMADC_WAIT_DC_VSYNC_TIMEOUT_MS)) != 0) {
        LOG_ERR("DC wait timeout!");
    }
}

//*****************************************************************************
//
//! @brief Read NemaDC Hardware Register
//!
//! @param  reg            - Register address
//!
//! this function invokes to Read DC register.
//!
//! @return value          - Register Value
//
//*****************************************************************************
uint32_t
nemadc_reg_read(uint32_t reg)
{
    volatile uint32_t *ptr = (volatile uint32_t *)(nemadc_regs + reg);
    return *ptr;
}

//*****************************************************************************
//
//! @brief Write NemaDC Hardware Register
//!
//! @param  reg            - Register address
//! @param  value            - Register Value
//!
//! this function invokes to write DC register.
//!
//! @return None.
//
//*****************************************************************************
void
nemadc_reg_write(uint32_t reg, uint32_t value)
{
    volatile uint32_t *ptr = (volatile uint32_t *)(nemadc_regs + reg);
    *ptr = value;
}
