Design and simulation of a split L1 cache for a new 32-
bit processor.