#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55ba3aa5ee10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55ba3aa5efa0 .scope module, "axi4_tb" "axi4_tb" 3 1;
 .timescale 0 0;
v0x55ba3aa47520_0 .var "araddr", 31 0;
v0x55ba3aa7eab0_0 .net "arready", 0 0, v0x55ba3aa7d9a0_0;  1 drivers
v0x55ba3aa7eb50_0 .var "arvalid", 0 0;
v0x55ba3aa7ec50_0 .var "awaddr", 31 0;
v0x55ba3aa7ed20_0 .net "awready", 0 0, v0x55ba3aa7dc50_0;  1 drivers
v0x55ba3aa7edc0_0 .var "awvalid", 0 0;
v0x55ba3aa7ee90_0 .var "bready", 0 0;
L_0x7fb7113b7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ba3aa7ef60_0 .net "bresp", 1 0, L_0x7fb7113b7018;  1 drivers
v0x55ba3aa7f030_0 .net "bvalid", 0 0, v0x55ba3aa7df70_0;  1 drivers
v0x55ba3aa7f100_0 .var "clk", 0 0;
v0x55ba3aa7f1d0_0 .net "rdata", 31 0, v0x55ba3aa7e030_0;  1 drivers
v0x55ba3aa7f2a0_0 .var "rready", 0 0;
L_0x7fb7113b7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ba3aa7f370_0 .net "rresp", 1 0, L_0x7fb7113b7060;  1 drivers
v0x55ba3aa7f440_0 .var "rstn", 0 0;
v0x55ba3aa7f510_0 .net "rvalid", 0 0, v0x55ba3aa7e2b0_0;  1 drivers
v0x55ba3aa7f5e0_0 .var "wdata", 31 0;
v0x55ba3aa7f6b0_0 .net "wready", 0 0, v0x55ba3aa7e450_0;  1 drivers
v0x55ba3aa7f780_0 .var "wstrb", 3 0;
v0x55ba3aa7f850_0 .var "wvalid", 0 0;
S_0x55ba3aa4b510 .scope module, "dut" "axi4_slave" 3 15, 4 1 0, S_0x55ba3aa5efa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ACLK";
    .port_info 1 /INPUT 1 "ARESETn";
    .port_info 2 /INPUT 32 "AWADDR";
    .port_info 3 /INPUT 1 "AWVALID";
    .port_info 4 /OUTPUT 1 "AWREADY";
    .port_info 5 /INPUT 32 "WDATA";
    .port_info 6 /INPUT 4 "WSTRB";
    .port_info 7 /INPUT 1 "WVALID";
    .port_info 8 /OUTPUT 1 "WREADY";
    .port_info 9 /OUTPUT 2 "BRESP";
    .port_info 10 /OUTPUT 1 "BVALID";
    .port_info 11 /INPUT 1 "BREADY";
    .port_info 12 /INPUT 32 "ARADDR";
    .port_info 13 /INPUT 1 "ARVALID";
    .port_info 14 /OUTPUT 1 "ARREADY";
    .port_info 15 /OUTPUT 32 "RDATA";
    .port_info 16 /OUTPUT 2 "RRESP";
    .port_info 17 /OUTPUT 1 "RVALID";
    .port_info 18 /INPUT 1 "RREADY";
v0x55ba3aa475c0_0 .net "ACLK", 0 0, v0x55ba3aa7f100_0;  1 drivers
v0x55ba3aa1c350_0 .net "ARADDR", 31 0, v0x55ba3aa47520_0;  1 drivers
v0x55ba3aa442b0_0 .net "ARESETn", 0 0, v0x55ba3aa7f440_0;  1 drivers
v0x55ba3aa7d9a0_0 .var "ARREADY", 0 0;
v0x55ba3aa7da60_0 .net "ARVALID", 0 0, v0x55ba3aa7eb50_0;  1 drivers
v0x55ba3aa7db70_0 .net "AWADDR", 31 0, v0x55ba3aa7ec50_0;  1 drivers
v0x55ba3aa7dc50_0 .var "AWREADY", 0 0;
v0x55ba3aa7dd10_0 .net "AWVALID", 0 0, v0x55ba3aa7edc0_0;  1 drivers
v0x55ba3aa7ddd0_0 .net "BREADY", 0 0, v0x55ba3aa7ee90_0;  1 drivers
v0x55ba3aa7de90_0 .net "BRESP", 1 0, L_0x7fb7113b7018;  alias, 1 drivers
v0x55ba3aa7df70_0 .var "BVALID", 0 0;
v0x55ba3aa7e030_0 .var "RDATA", 31 0;
v0x55ba3aa7e110_0 .net "RREADY", 0 0, v0x55ba3aa7f2a0_0;  1 drivers
v0x55ba3aa7e1d0_0 .net "RRESP", 1 0, L_0x7fb7113b7060;  alias, 1 drivers
v0x55ba3aa7e2b0_0 .var "RVALID", 0 0;
v0x55ba3aa7e370_0 .net "WDATA", 31 0, v0x55ba3aa7f5e0_0;  1 drivers
v0x55ba3aa7e450_0 .var "WREADY", 0 0;
v0x55ba3aa7e510_0 .net "WSTRB", 3 0, v0x55ba3aa7f780_0;  1 drivers
v0x55ba3aa7e5f0_0 .net "WVALID", 0 0, v0x55ba3aa7f850_0;  1 drivers
v0x55ba3aa7e6b0 .array "mem", 255 0, 31 0;
E_0x55ba3aa54d70/0 .event negedge, v0x55ba3aa442b0_0;
E_0x55ba3aa54d70/1 .event posedge, v0x55ba3aa475c0_0;
E_0x55ba3aa54d70 .event/or E_0x55ba3aa54d70/0, E_0x55ba3aa54d70/1;
    .scope S_0x55ba3aa4b510;
T_0 ;
    %wait E_0x55ba3aa54d70;
    %load/vec4 v0x55ba3aa442b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ba3aa7dc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ba3aa7e450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ba3aa7df70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55ba3aa7dd10_0;
    %load/vec4 v0x55ba3aa7dc50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ba3aa7dc50_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ba3aa7dc50_0, 0;
T_0.3 ;
    %load/vec4 v0x55ba3aa7e5f0_0;
    %load/vec4 v0x55ba3aa7e450_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ba3aa7e450_0, 0;
    %load/vec4 v0x55ba3aa7e510_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x55ba3aa7e370_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55ba3aa7db70_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ba3aa7e6b0, 0, 4;
T_0.6 ;
    %load/vec4 v0x55ba3aa7e510_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x55ba3aa7e370_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55ba3aa7db70_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ba3aa7e6b0, 4, 5;
T_0.8 ;
    %load/vec4 v0x55ba3aa7e510_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x55ba3aa7e370_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55ba3aa7db70_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ba3aa7e6b0, 4, 5;
T_0.10 ;
    %load/vec4 v0x55ba3aa7e510_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x55ba3aa7e370_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55ba3aa7db70_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ba3aa7e6b0, 4, 5;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ba3aa7df70_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ba3aa7e450_0, 0;
T_0.5 ;
    %load/vec4 v0x55ba3aa7df70_0;
    %load/vec4 v0x55ba3aa7ddd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ba3aa7df70_0, 0;
T_0.14 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ba3aa4b510;
T_1 ;
    %wait E_0x55ba3aa54d70;
    %load/vec4 v0x55ba3aa442b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ba3aa7d9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ba3aa7e2b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55ba3aa7da60_0;
    %load/vec4 v0x55ba3aa7d9a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ba3aa7d9a0_0, 0;
    %load/vec4 v0x55ba3aa1c350_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55ba3aa7e6b0, 4;
    %assign/vec4 v0x55ba3aa7e030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ba3aa7e2b0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ba3aa7d9a0_0, 0;
T_1.3 ;
    %load/vec4 v0x55ba3aa7e2b0_0;
    %load/vec4 v0x55ba3aa7e110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ba3aa7e2b0_0, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ba3aa5efa0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x55ba3aa7f100_0;
    %inv;
    %store/vec4 v0x55ba3aa7f100_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55ba3aa5efa0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ba3aa7f100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ba3aa7f440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ba3aa7edc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ba3aa7f850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ba3aa7eb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ba3aa7ee90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ba3aa7f2a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ba3aa7f440_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55ba3aa7ec50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ba3aa7edc0_0, 0, 1;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x55ba3aa7f5e0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55ba3aa7f780_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ba3aa7f850_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ba3aa7edc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ba3aa7f850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ba3aa7ee90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ba3aa7ee90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55ba3aa47520_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ba3aa7eb50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ba3aa7eb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ba3aa7f2a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ba3aa7f2a0_0, 0, 1;
    %delay 50, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55ba3aa5efa0;
T_4 ;
    %vpi_call/w 3 60 "$dumpfile", "axi4_tb.vcd" {0 0 0};
    %vpi_call/w 3 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ba3aa5efa0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "../src/axi4_tb.sv";
    "../src/axi4_slave.sv";
