// SPDX-License-Identifier: GPL-2.0
//
// Copyright (C) 2015 Freescale Semiconductor, Inc.

/ {
	chosen {
		stdout-path = &uart1;
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x10000000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0xa000000>;
			linux,cma-default;
		};
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_snvs_gpio_leds>,<&pinctrl_gpio_leds>;

		leds-system {
			label = "leds-system";
			gpios = <&gpio5 3 GPIO_ACTIVE_HIGH>;    /* SYS LED */
			linux,default-trigger = "heartbeat";
			default-state = "off";
			status = "okay";
		};
	
		leds-timer {
			label = "leds-timer";
			gpios = <&gpio5 3 GPIO_ACTIVE_HIGH>;    /* SYS LED */
			linux,default-trigger = "timer";
			default-state = "off";
			status = "disable";
		};

		leds-rs485 {
			label = "leds-rs485";
			gpios = <&gpio5 4 GPIO_ACTIVE_HIGH>;    /* RS485 LED */
			linux,default-trigger = "gpio";
			trigger-sources = <&uart5>;
			default-state = "off";
			status = "okay";
		};

		leds-rs232 {
			label = "leds-rs232";
			gpios = <&gpio5 8 GPIO_ACTIVE_HIGH>;    /* RS232 LED */
			linux,default-trigger = "gpio";
			trigger-sources = <&uart3>;
			default-state = "off";
			status = "okay";
		};

		leds-gps {
			label = "leds-gps";
			gpios = <&gpio5 6 GPIO_ACTIVE_HIGH>;    /* GPS LED */
			linux,default-trigger = "gpio";
			trigger-sources = <&uart4>;
			default-state = "off";
			status = "okay";
		};

		leds-wifi {
			label = "leds-wifi";
			gpios = <&gpio5 1 GPIO_ACTIVE_HIGH>;    /* WIFI LED */
			linux,default-trigger = "gpio";
			trigger-sources = <&usdhc1>;
			default-state = "off";
			status = "okay";
		};

		leds-enet {
			label = "leds-enet";
			gpios = <&gpio3 1 GPIO_ACTIVE_HIGH>;    /* ENET LED */
			linux,default-trigger = "gpio";
			trigger-sources = <&fec1>,<&fec2>;
			default-state = "off";
			status = "okay";
		};
	};
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <786432000>;
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0xf>;
	fsl,cpu_pupscr_sw = <0x0>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
	
	sht30@44 {
		compatible = "sht3x";
		reg = <0x44>;
		position = <0>;
		interrupt-parent = <&gpio5>;
		interrupts = <5 5>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 26 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>,<&pinctrl_ecspi1_int>;
	status = "okay";

	spidev1: iw612@0 {
		#address-cells = <1>;
		#size-cells = <1>;
        compatible = "lwn,bk4";
        spi-max-frequency = <1000000>;
		reg = <0>;
	};
};

&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 22 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	status = "okay";

	spidev2: sx1302@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "semtech,sx1302";
		spi-max-frequency = <8000000>;
		reg = <0>;
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <50>;
	phy-reset-post-delay = <50>;
	status = "okay";
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rmii";
	phy-handle = <&ethphy1>;
	phy-reset-gpios = <&gpio5 7 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <50>;
	phy-reset-post-delay = <50>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			reg = <0>;
			micrel,led-mode = <1>;
			clocks = <&clks IMX6UL_CLK_ENET_REF>;
			clock-names = "rmii-ref";

		};

		ethphy1: ethernet-phy@1 {
			reg = <1>;
			micrel,led-mode = <1>;
			clocks = <&clks IMX6UL_CLK_ENET2_REF>;
			clock-names = "rmii-ref";
		};
	};
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&can2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	status = "disable";
};

&pwm2 {
	#pwm-cells = <2>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2>;
	clocks = <&clks IMX6UL_CLK_PWM2>,
		<&clks IMX6UL_CLK_PWM2>;
	status = "okay";
};

&pwm3 {
	#pwm-cells = <2>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3>;
	clocks = <&clks IMX6UL_CLK_PWM3>,
		<&clks IMX6UL_CLK_PWM3>;
	status = "okay";
};

&pwm4 {
	#pwm-cells = <2>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	clocks = <&clks IMX6UL_CLK_PWM4>,
		<&clks IMX6UL_CLK_PWM4>;
	status = "okay";
};

&pwm5 {
	#pwm-cells = <2>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm5>;
	clocks = <&clks IMX6UL_CLK_PWM5>,
		<&clks IMX6UL_CLK_PWM5>;
	status = "okay";
};

&sai2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai2>;
	assigned-clocks = <&clks IMX6UL_CLK_SAI2_SEL>,
			  <&clks IMX6UL_CLK_SAI2>;
	assigned-clock-parents = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <0>, <12288000>;
	fsl,sai-mclk-direction-output;
	status = "disable";
};

&snvs_poweroff {
	status = "okay";
};

&snvs_pwrkey {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	uart-has-rtscts;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&usbotg1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb_otg1>;
	dr_mode = "otg";
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usbphy1 {
	fsl,tx-d-cal = <106>;
};

&usbphy2 {
	fsl,tx-d-cal = <106>;
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	wakeup-source;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2_8bit>, <&pinctrl_usdhc2_rst>;
	pinctrl-1 = <&pinctrl_usdhc2_8bit_100mhz>, <&pinctrl_usdhc2_rst>;
	pinctrl-2 = <&pinctrl_usdhc2_8bit_200mhz>, <&pinctrl_usdhc2_rst>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	wakeup-source;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
};

&iomuxc {
	pinctrl-names = "default";

	pinctrl_enet1: enet1grp {
		fsl,pins = <
			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN		0x1b0b0
			MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER		0x1b0b0
			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN		0x1b0b0
			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
			MX6ULL_PAD_SNVS_TAMPER9__GPIO5_IO09		0x80000000 /* ENET1 RST */
			MX6UL_PAD_UART1_CTS_B__GPIO1_IO18		0x80000000 /* ENET1 INT */
		>;
	};

	pinctrl_enet2: enet2grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO07__ENET2_MDC			0x1b0b0
			MX6UL_PAD_GPIO1_IO06__ENET2_MDIO		0x1b0b0
			MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN		0x1b0b0
			MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER		0x1b0b0
			MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
			MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
			MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN		0x1b0b0
			MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
			MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
			MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
			MX6ULL_PAD_SNVS_TAMPER7__GPIO5_IO07		0x80000000  /* ENET2 RST */
			MX6UL_PAD_UART1_RTS_B__GPIO1_IO19		0x80000000	/* ENET2 INT */
		>;
	};

	pinctrl_flexcan1: flexcan1grp{
		fsl,pins = <
			MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX		0x1b020
			MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX		0x1b020
		>;
	};

	pinctrl_flexcan2: flexcan2grp{
		fsl,pins = <
			MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX		0x1b020
			MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX		0x1b020
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX6UL_PAD_CSI_MCLK__I2C1_SDA			0x4001b8b0
			MX6UL_PAD_CSI_PIXCLK__I2C1_SCL			0x4001b8b0
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX6UL_PAD_CSI_VSYNC__I2C2_SDA	  		0x4001b8b0
			MX6UL_PAD_CSI_HSYNC__I2C2_SCL	  		0x4001b8b0
		>;
	};

	pinctrl_sai2: sai2grp {
		fsl,pins = <
			MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK		0x17088
			MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC		0x17088
			MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA		0x11088
			MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA		0x11088
			MX6UL_PAD_JTAG_TMS__SAI2_MCLK			0x17088
			MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04		0x17059
		>;
	};

	pinctrl_pwm2: pwm2grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO09__PWM2_OUT			0x110b0		/* BUZZER */
		>;
	};

	pinctrl_pwm3: pwm3grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO04__PWM3_OUT			0x110b0		/* DO3 */
		>;
	};

	pinctrl_pwm4: pwm4grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO05__PWM4_OUT			0x110b0		/* DO2 */
		>;
	};

	pinctrl_pwm5: pwm5grp {
		fsl,pins = <
			 MX6UL_PAD_NAND_DQS__PWM5_OUT			0x110b0		/* DO1 */
		>;
	};

	pinctrl_ecspi1: ecspi1grp {
		fsl,pins = <
			MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI 		0x10b0		/* MOSI */
			MX6UL_PAD_CSI_DATA07__ECSPI1_MISO 		0x10b0		/* MISO */
			MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK 		0x10b0		/* SCLK */
			MX6UL_PAD_CSI_DATA05__GPIO4_IO26  		0x10b0		/* CS */
		>;
	};

	pinctrl_ecspi2: ecspi2grp {
		fsl,pins = <
			MX6UL_PAD_CSI_DATA02__ECSPI2_MOSI 		0x10b0		/* MOSI */
			MX6UL_PAD_CSI_DATA03__ECSPI2_MISO 		0x10b0		/* MISO */
			MX6UL_PAD_CSI_DATA00__ECSPI2_SCLK 		0x10b0		/* SCLK */
			MX6UL_PAD_CSI_DATA01__GPIO4_IO22  		0x10b0		/* CS */
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 	0x1b0b1
			MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 	0x1b0b1
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
			MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
			MX6UL_PAD_UART2_RTS_B__UART2_DCE_RTS	0x1b0b0
			MX6UL_PAD_UART2_CTS_B__UART2_DCE_CTS	0x1b0b0
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x1b0b1
			MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
		>;
	};

	pinctrl_uart4: uart4grp {
		fsl,pins = <
			/* GPS */
			MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX	0x1b0b1
			MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX	0x1b0b1
		>;
	};

	pinctrl_uart5: uart5grp {
		fsl,pins = <
			/* RS485 */
			MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX	0x1b0b1
			MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX	0x1b0b1
		>;
	};

	pinctrl_usb_otg1: usbotg1grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID	0x17059
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX6UL_PAD_SD1_CMD__USDHC1_CMD     		0x17059
			MX6UL_PAD_SD1_CLK__USDHC1_CLK			0x10059
			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 		0x17059
			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 		0x17059
			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 		0x17059
			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 		0x17059
		>;
	};

	pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
		fsl,pins = <
			MX6UL_PAD_SD1_CMD__USDHC1_CMD     		0x170b9
			MX6UL_PAD_SD1_CLK__USDHC1_CLK     		0x100b9
			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 		0x170b9
			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 		0x170b9
			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 		0x170b9
			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 		0x170b9

		>;
	};

	pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
		fsl,pins = <
			MX6UL_PAD_SD1_CMD__USDHC1_CMD     		0x170f9
			MX6UL_PAD_SD1_CLK__USDHC1_CLK     		0x100f9
			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 		0x170f9
			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 		0x170f9
			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 		0x170f9
			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 		0x170f9
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX6UL_PAD_NAND_RE_B__USDHC2_CLK     	0x17059
			MX6UL_PAD_NAND_WE_B__USDHC2_CMD     	0x17059
			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 	0x17059
			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 	0x17059
			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 	0x17059
			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 	0x17059
		>;
	};

	pinctrl_usdhc2_8bit: usdhc2grp_8bit {
		fsl,pins = <
			MX6UL_PAD_NAND_RE_B__USDHC2_CLK     	0x10059
			MX6UL_PAD_NAND_WE_B__USDHC2_CMD     	0x17059
			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 	0x17059
			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 	0x17059
			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 	0x17059
			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 	0x17059
			MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 	0x17059
			MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 	0x17059
			MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 	0x17059
			MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 	0x17059
		>;
	};

	pinctrl_usdhc2_8bit_100mhz: usdhc2grp_8bit_100mhz {
		fsl,pins = <
			MX6UL_PAD_NAND_RE_B__USDHC2_CLK     	0x100b9
			MX6UL_PAD_NAND_WE_B__USDHC2_CMD     	0x170b9
			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 	0x170b9
			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 	0x170b9
			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 	0x170b9
			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 	0x170b9
			MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 	0x170b9
			MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 	0x170b9
			MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 	0x170b9
			MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 	0x170b9
		>;
	};

	pinctrl_usdhc2_8bit_200mhz: usdhc2grp_8bit_200mhz {
		fsl,pins = <
			MX6UL_PAD_NAND_RE_B__USDHC2_CLK     	0x100f9
			MX6UL_PAD_NAND_WE_B__USDHC2_CMD     	0x170f9
			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 	0x170f9
			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 	0x170f9
			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 	0x170f9
			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 	0x170f9
			MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 	0x170f9
			MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 	0x170f9
			MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 	0x170f9
			MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 	0x170f9
		>;
	};

	pinctrl_usdhc2_rst: usdhc2_rst_grp {
		fsl,pins = <
			MX6UL_PAD_NAND_ALE__GPIO4_IO10      	0x17059
		>;
	};

	pinctrl_wifi_rst: wifi_rst_grp {
		fsl,pins = <
			MX6UL_PAD_LCD_CLK__GPIO3_IO00			0x10b0		/* WIFI RST */
		>;
	};

	pinctrl_wdog: wdoggrp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO08__WDOG1_WDOG_B    	0x30b0		/* WDOG RST */
		>;
	};

	pinctrl_gpio_leds: gpio_led_grp {
		fsl,pins = <
			MX6UL_PAD_LCD_ENABLE__GPIO3_IO01		0x10b0		/* ENET LED */
		>;
	};
};

&iomuxc_snvs {
	pinctrl-names = "default_snvs";

	pinctrl_snvs_gpio_leds: gpio_leds_grp {
		fsl,pins = <
			MX6ULL_PAD_SNVS_TAMPER1__GPIO5_IO01		0x80000000	/* WIFI LED */
			MX6ULL_PAD_SNVS_TAMPER3__GPIO5_IO03		0x80000000	/* SYS LED */
			MX6ULL_PAD_SNVS_TAMPER4__GPIO5_IO04		0x80000000	/* RS485 LED */
			MX6ULL_PAD_SNVS_TAMPER6__GPIO5_IO06		0x80000000	/* GPS LED */
			MX6ULL_PAD_SNVS_TAMPER8__GPIO5_IO08		0x80000000	/* RS232 LED */
		>;
	};

	pinctrl_snvs_4g_rst: snvs_4g_rst_grp {
		fsl,pins = <
			MX6ULL_PAD_SNVS_TAMPER2__GPIO5_IO02		0x80000000	/* PCIE RST */
		>;
	};

	pinctrl_snvs_temp_int: snvs_temp_int_grp {
		fsl,pins = <
			MX6ULL_PAD_SNVS_TAMPER5__GPIO5_IO05		0x80000000	/* TEMP INT */
		>;
	};

	pinctrl_ecspi1_int: ecspi1_intgrp {
		fsl,pins = <
			MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00      0x80000000	/* IW612 SPI INT */
		>;
	};
};