# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "second1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "minute" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "hour1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "day" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/minute.v
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/breadboard.v
# Error: VCP2000 breadboard.v : (14, 83): Syntax error. Unexpected token: ..
# Error: VCP2000 breadboard.v : (20, 7): Syntax error. Unexpected token: minute[_IDENTIFIER].
# Error: VCP2000 breadboard.v : (77, 7): Syntax error. Unexpected token: always[_ALWAYS].
# Error: VCP2020 breadboard.v : (82, 8): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 breadboard.v : (82, 8): Syntax error. Unexpected token: end[_END].
# Error: VCP2020 breadboard.v : (95, 16): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2000 breadboard.v : (95, 16): Syntax error. Unexpected token: end[_END].
# Error: VCP2020 breadboard.v : (114, 8): begin...end pair(s) mismatch detected. 1 <begin> tokens are missing.
# Error: VCP2000 breadboard.v : (114, 8): Syntax error. Unexpected token: end[_END].
# Compile failure 9 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/breadboard.v
# Unit top modules: breadboard.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
asim -O5 +access +r +m+breadboard breadboard
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "minute" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "hour1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "day" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: breadboard.v (21): Length of connection (6) does not match the length of port "data" (5) on instance "/breadboard/h1".
# SLP: Warning: breadboard.v (21): Length of connection (6) does not match the length of port "databus" (5) on instance "/breadboard/h1".
# SLP: Warning: breadboard.v (24): Length of connection (6) does not match the length of port "data" (3) on instance "/breadboard/dy1".
# SLP: Warning: breadboard.v (24): Length of connection (6) does not match the length of port "databus" (3) on instance "/breadboard/dy1".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.8 [s]
# SLP: 0 primitives and 22 (100.00%) other processes in SLP
# SLP: 75 (88.24%) signals in SLP and 2 (2.35%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4681 kB (elbread=427 elab2=4120 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location E:\LAB\DSD_Project\Digital_Clock_With_Date_-_Calender_DSD_Project\dsd_project\digital_clock\src\wave.asdb
#  8:41 AM, Monday, January 20, 2025
#  Simulation has been initialized
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/LAB/DSD_Project/Digital_Clock_With_Date_-_Calender_DSD_Project/dsd_project/digital_clock/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'E:/LAB/DSD_Project/Digital_Clock_With_Date_-_Calender_DSD_Project/dsd_project/digital_clock/src/minuteTohourForm.awc' connected to 'E:/LAB/DSD_Project/Digital_Clock_With_Date_-_Calender_DSD_Project/dsd_project/digital_clock/src/minuteTohourForm.asdb'.
# Adding file E:\LAB\DSD_Project\Digital_Clock_With_Date_-_Calender_DSD_Project\dsd_project\digital_clock\src\minuteTohourForm.asdb ... Done
# Adding file E:\LAB\DSD_Project\Digital_Clock_With_Date_-_Calender_DSD_Project\dsd_project\digital_clock\src\minuteTohourForm.awc ... Done
