FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"MZ_HAPPY";
3"GPIO5";
4"CNTRL_RDY";
5"SCALER<5>";
6"VCC\G";
7"CNTRL_REG_CHK";
8"READ_CNTRL_REG_BIT";
9"SCALER<6>";
10"SCALER<4>";
11"TUBII_RT_OUT";
12"GND\G";
13"LE<1>";
14"VCC\G";
15"LE<0>";
16"GENERIC_DELAY_IN";
17"JTAG_TCK";
18"TELLIE_PULSE";
19"SMELLIE_DELAY";
20"CLK";
21"DATA";
22"MTCA_MIMIC_DATA_RDY";
23"MTCA_MIMIC_TRIG2";
24"SYNC";
25"SYNC24";
26"JTAG_TDO";
27"VBAT";
28"PWR_EN";
29"JX1_SE_)";
30"SMELLIE_PRE_DELAY";
31"TELLIE_PRE_DELAY";
32"LE<2>";
33"VCC\G";
34"EXT_TRIG<10>";
35"EXT_TRIG<9>";
36"EXT_TRIG<8>";
37"EXT_TRIG<11>";
38"EXT_TRIG<14>";
39"EXT_TRIG<13>";
40"V3P3\G";
41"EXT_TRIG<12>";
42"EXT_TRIG<15>";
43"JX1_GUIDE_PIN2";
44"JTAG_TMS";
45"JTAG_TDI";
46"CARRIER_SRST#";
47"FPGA_DONE";
48"JX1_SE_1";
49"GT";
50"MTCA_MIMIC_TRIG1";
51"SPKR";
52"SMELLIE_PULSE";
53"TELLIE_DELAY";
54"V3P3\G";
55"JX1_GUIDE_PIN1";
56"JX2_SE_1";
57"BCKP_CLK_IN_USE";
58"INIT#";
59"GPIO4";
60"GENERIC_PULSE";
61"CLOCKS_DATA_RDY";
62"GPIO3";
63"VCCIO_EN_O";
64"GPIO1";
65"VCC\G";
66"EXT_TRIG<4>";
67"EXT_TRIG<7>";
68"RESET_CLK";
69"EXT_TRIG<0>";
70"CLK100_IN";
71"EXT_TRIG<1>";
72"JX2_GUIDE_PIN1";
73"JX2_GUIDE_PIN2";
74"EXT_TRIG<2>";
75"EXT_TRIG<3>";
76"EXT_TRIG<5>";
77"EXT_TRIG<6>";
78"I2C_SDA";
79"JX2_SE_0";
80"CAEN_DATA_RDY";
81"GENERIC_DELAY_OUT";
82"PWR_GOOD";
83"GPIO0";
84"I2C_SCL";
85"GPIO2";
86"VCC\G";
87"V3P3\G";
88"V3P3\G";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"55;
"100"
$PN"100"0;
"96"
$PN"96"12;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"12;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"54;
"76"
$PN"76"0;
"78"
$PN"78"54;
"74"
$PN"74"0;
"72"
$PN"72"12;
"70"
$PN"70"0;
"66"
$PN"66"12;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"14;
"58"
$PN"58"14;
"56"
$PN"56"0;
"52"
$PN"52"12;
"50"
$PN"50"53;
"54"
$PN"54"19;
"48"
$PN"48"52;
"46"
$PN"46"12;
"42"
$PN"42"51;
"40"
$PN"40"12;
"44"
$PN"44"18;
"38"
$PN"38"20;
"36"
$PN"36"21;
"34"
$PN"34"12;
"32"
$PN"32"22;
"30"
$PN"30"50;
"28"
$PN"28"12;
"26"
$PN"26"23;
"24"
$PN"24"49;
"22"
$PN"22"12;
"20"
$PN"20"24;
"18"
$PN"18"25;
"16"
$PN"16"12;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"48;
"8"
$PN"8"47;
"6"
$PN"6"46;
"4"
$PN"4"45;
"2"
$PN"2"44;
"101"
$PN"101"43;
"99"
$PN"99"0;
"95"
$PN"95"12;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"12;
"87"
$PN"87"0;
"83"
$PN"83"42;
"81"
$PN"81"41;
"79"
$PN"79"40;
"75"
$PN"75"39;
"77"
$PN"77"12;
"73"
$PN"73"38;
"71"
$PN"71"12;
"69"
$PN"69"37;
"65"
$PN"65"12;
"67"
$PN"67"36;
"63"
$PN"63"35;
"61"
$PN"61"34;
"59"
$PN"59"33;
"57"
$PN"57"33;
"55"
$PN"55"32;
"51"
$PN"51"12;
"49"
$PN"49"15;
"53"
$PN"53"13;
"47"
$PN"47"0;
"45"
$PN"45"12;
"41"
$PN"41"0;
"39"
$PN"39"12;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"12;
"31"
$PN"31"16;
"29"
$PN"29"0;
"27"
$PN"27"12;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"12;
"19"
$PN"19"31;
"15"
$PN"15"12;
"17"
$PN"17"30;
"13"
$PN"13"0;
"9"
$PN"9"29;
"11"
$PN"11"0;
"5"
$PN"5"28;
"7"
$PN"7"27;
"3"
$PN"3"26;
"1"
$PN"1"17;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"21;
%"OUTPORT"
"1","(700,3175)","2","standard","I100";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"5;
%"OUTPORT"
"1","(700,2975)","2","standard","I101";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"4;
%"LED_L"
"1","(700,3475)","1","misc","I102";
;
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1"
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A\NAC"
$PN"2"2;
"B\NAC"
$PN"1"1;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"51;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"53;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"19;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"72;
"100"
$PN"100"0;
"96"
$PN"96"1;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"1;
"88"
$PN"88"0;
"84"
$PN"84"71;
"82"
$PN"82"74;
"80"
$PN"80"88;
"76"
$PN"76"75;
"78"
$PN"78"88;
"74"
$PN"74"69;
"72"
$PN"72"1;
"70"
$PN"70"76;
"66"
$PN"66"1;
"68"
$PN"68"77;
"64"
$PN"64"67;
"62"
$PN"62"66;
"60"
$PN"60"65;
"58"
$PN"58"65;
"56"
$PN"56"0;
"52"
$PN"52"1;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"1;
"42"
$PN"42"0;
"40"
$PN"40"1;
"44"
$PN"44"0;
"38"
$PN"38"4;
"36"
$PN"36"8;
"34"
$PN"34"1;
"32"
$PN"32"7;
"30"
$PN"30"5;
"28"
$PN"28"1;
"26"
$PN"26"9;
"24"
$PN"24"10;
"22"
$PN"22"1;
"20"
$PN"20"11;
"18"
$PN"18"2;
"16"
$PN"16"1;
"14"
$PN"14"56;
"12"
$PN"12"6;
"10"
$PN"10"63;
"8"
$PN"8"3;
"6"
$PN"6"62;
"4"
$PN"4"64;
"2"
$PN"2"78;
"101"
$PN"101"73;
"99"
$PN"99"0;
"95"
$PN"95"1;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"1;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"87;
"75"
$PN"75"0;
"77"
$PN"77"1;
"73"
$PN"73"0;
"71"
$PN"71"1;
"69"
$PN"69"0;
"65"
$PN"65"1;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"86;
"57"
$PN"57"86;
"55"
$PN"55"0;
"51"
$PN"51"1;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"68;
"45"
$PN"45"1;
"41"
$PN"41"70;
"39"
$PN"39"1;
"43"
$PN"43"57;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"1;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"1;
"25"
$PN"25"61;
"23"
$PN"23"81;
"21"
$PN"21"1;
"19"
$PN"19"60;
"15"
$PN"15"1;
"17"
$PN"17"80;
"13"
$PN"13"79;
"9"
$PN"9"58;
"11"
$PN"11"82;
"5"
$PN"5"85;
"7"
$PN"7"59;
"3"
$PN"3"83;
"1"
$PN"1"84;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"30;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"31;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"16;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"34;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"35;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"36;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"37;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"38;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"39;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"41;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"42;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"11;
%"INPORT"
"1","(700,2375)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"66;
%"INPORT"
"1","(700,2325)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"67;
%"INPORT"
"1","(700,2225)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"77;
%"INPORT"
"1","(700,2175)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"76;
%"INPORT"
"1","(700,2075)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"69;
%"INPORT"
"1","(700,2025)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"75;
%"INPORT"
"1","(700,1875)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"74;
%"INPORT"
"1","(700,1825)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"71;
%"INPORT"
"1","(2850,2875)","2","standard","I62";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"70;
%"INPORT"
"1","(2850,2825)","2","standard","I63";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"57;
%"OUTPORT"
"1","(2850,3475)","0","standard","I73";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"80;
%"OUTPORT"
"1","(2850,3425)","0","standard","I74";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"60;
%"OUTPORT"
"1","(2850,3325)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"81;
%"OUTPORT"
"1","(2850,3275)","0","standard","I77";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"61;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"32;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"13;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"15;
%"OUTPORT"
"1","(2850,2725)","0","standard","I81";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"68;
%"OUTPORT"
"1","(700,3325)","2","standard","I82";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"10;
%"OUTPORT"
"1","(700,3275)","2","standard","I85";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"9;
%"OUTPORT"
"1","(700,3025)","2","standard","I88";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"8;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"22;
%"INPORT"
"1","(-2800,3250)","0","standard","I91";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"23;
%"INPORT"
"1","(-2800,3400)","0","standard","I92";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"24;
%"INPORT"
"1","(-2800,3450)","0","standard","I93";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"25;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"20;
%"INPORT"
"1","(-2800,3150)","0","standard","I95";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"50;
%"INPORT"
"1","(-2800,3300)","0","standard","I96";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"49;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"52;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"18;
%"INPORT"
"1","(700,3125)","0","standard","I99";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
END.
