; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define ptx_kernel void @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7, ptr addrspace(1) readnone captures(none) %8) local_unnamed_addr !dbg !6 {
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !9
  %11 = shl i32 %10, 2, !dbg !10
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %13 = lshr i32 %12, 3, !dbg !11
  %14 = and i32 %13, 3, !dbg !11
  %15 = and i32 %12, 3, !dbg !11
  %16 = or disjoint i32 %14, %11, !dbg !12
  %17 = or disjoint i32 %11, %15, !dbg !12
  %18 = icmp slt i32 %16, %6, !dbg !13
  %.fr = freeze i1 %18
  %19 = icmp slt i32 %17, %6, !dbg !13
  %20 = and i32 %12, 7, !dbg !14
  %21 = shl i32 %16, 12, !dbg !15
  %22 = or disjoint i32 %21, %20
  %23 = and i32 %12, 32
  %24 = icmp eq i32 %23, 0
  %25 = and i1 %24, %.fr
  br i1 %.fr, label %.split.us, label %.split

.split.us:                                        ; preds = %9, %.split.us
  %26 = phi float [ %45, %.split.us ], [ 0.000000e+00, %9 ]
  %27 = phi i32 [ %48, %.split.us ], [ 0, %9 ]
  %28 = or i32 %22, %27, !dbg !16
  %29 = sext i32 %28 to i64, !dbg !17
  %30 = getelementptr half, ptr addrspace(1) %2, i64 %29, !dbg !17
  %31 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %30, i1 true) #5, !dbg !18
  %32 = bitcast i16 %31 to half, !dbg !18
  %33 = fpext half %32 to float, !dbg !19
  %34 = getelementptr half, ptr addrspace(1) %3, i64 %29, !dbg !20
  %35 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %34, i1 true) #5, !dbg !21
  %36 = bitcast i16 %35 to half, !dbg !21
  %37 = fpext half %36 to float, !dbg !22
  %38 = getelementptr half, ptr addrspace(1) %0, i64 %29, !dbg !23
  %39 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %38, i1 true) #5, !dbg !24
  %40 = bitcast i16 %39 to half, !dbg !24
  %41 = fpext half %40 to float, !dbg !25
  %42 = fadd float %33, %37, !dbg !26
  %43 = fadd float %42, %41, !dbg !27
  %44 = fmul float %43, %43, !dbg !28
  %45 = fadd float %26, %44, !dbg !29
  %46 = fptrunc float %43 to half, !dbg !30
  %47 = bitcast half %46 to i16, !dbg !30
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %47, ptr addrspace(1) %38, i1 %25) #5, !dbg !30
  %48 = add nuw nsw i32 %27, 8, !dbg !31
  %49 = icmp samesign ult i32 %27, 4088, !dbg !31
  br i1 %49, label %.split.us, label %.split6.us, !dbg !31

.split:                                           ; preds = %9, %.split
  %50 = phi i32 [ %69, %.split ], [ 0, %9 ]
  %51 = or i32 %22, %50, !dbg !16
  %52 = sext i32 %51 to i64, !dbg !17
  %53 = getelementptr half, ptr addrspace(1) %2, i64 %52, !dbg !17
  %54 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %53, i1 false) #5, !dbg !18
  %55 = bitcast i16 %54 to half, !dbg !18
  %56 = fpext half %55 to float, !dbg !19
  %57 = getelementptr half, ptr addrspace(1) %3, i64 %52, !dbg !20
  %58 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %57, i1 false) #5, !dbg !21
  %59 = bitcast i16 %58 to half, !dbg !21
  %60 = fpext half %59 to float, !dbg !22
  %61 = getelementptr half, ptr addrspace(1) %0, i64 %52, !dbg !23
  %62 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %61, i1 false) #5, !dbg !24
  %63 = bitcast i16 %62 to half, !dbg !24
  %64 = fpext half %63 to float, !dbg !25
  %65 = fadd float %56, %60, !dbg !26
  %66 = fadd float %65, %64, !dbg !27
  %67 = fptrunc float %66 to half, !dbg !30
  %68 = bitcast half %67 to i16, !dbg !30
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %68, ptr addrspace(1) %61, i1 %25) #5, !dbg !30
  %69 = add nuw nsw i32 %50, 8, !dbg !31
  %70 = icmp samesign ult i32 %50, 4088, !dbg !31
  br i1 %70, label %.split, label %.split6.us, !dbg !31

.split6.us:                                       ; preds = %.split, %.split.us
  %.us-phi = phi float [ %45, %.split.us ], [ 0.000000e+00, %.split ], !dbg !32
  %71 = bitcast float %.us-phi to i32, !dbg !32
  %72 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %71, i32 4, i32 31), !dbg !32
  %73 = bitcast i32 %72 to float, !dbg !32
  %74 = fadd float %.us-phi, %73, !dbg !36
  %75 = bitcast float %74 to i32, !dbg !32
  %76 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %75, i32 2, i32 31), !dbg !32
  %77 = bitcast i32 %76 to float, !dbg !32
  %78 = fadd float %74, %77, !dbg !36
  %79 = bitcast float %78 to i32, !dbg !32
  %80 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %79, i32 1, i32 31), !dbg !32
  %81 = bitcast i32 %80 to float, !dbg !32
  %82 = fadd float %78, %81, !dbg !36
  %83 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %14, !dbg !38
  %84 = bitcast float %82 to <1 x i32>, !dbg !38
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %83, <1 x i32> %84, i1 true) #5, !dbg !38
  tail call void @llvm.nvvm.barrier0(), !dbg !38
  %85 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %15, !dbg !38
  %86 = load float, ptr addrspace(3) %85, align 4, !dbg !38
  %87 = tail call float @llvm.nvvm.div.full(float %86, float 4.096000e+03), !dbg !39
  %88 = tail call float @llvm.nvvm.div.full(float %82, float 4.096000e+03), !dbg !39
  %89 = fadd float %87, 0x3EE4F8B580000000, !dbg !40
  %90 = fadd float %88, 0x3EE4F8B580000000, !dbg !40
  %91 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !41
  %.not.i = icmp eq i32 %91, 0, !dbg !41
  br i1 %.not.i, label %94, label %92, !dbg !41

92:                                               ; preds = %.split6.us
  %93 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %89), !dbg !41
  br label %__nv_rsqrtf.exit, !dbg !41

94:                                               ; preds = %.split6.us
  %95 = tail call float @llvm.nvvm.rsqrt.approx.f(float %89), !dbg !41
  br label %__nv_rsqrtf.exit, !dbg !41

__nv_rsqrtf.exit:                                 ; preds = %92, %94
  %.0.i = phi float [ %93, %92 ], [ %95, %94 ], !dbg !41
  %96 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !41
  %.not.i2 = icmp eq i32 %96, 0, !dbg !41
  br i1 %.not.i2, label %99, label %97, !dbg !41

97:                                               ; preds = %__nv_rsqrtf.exit
  %98 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %90), !dbg !41
  br label %__nv_rsqrtf.exit4, !dbg !41

99:                                               ; preds = %__nv_rsqrtf.exit
  %100 = tail call float @llvm.nvvm.rsqrt.approx.f(float %90), !dbg !41
  br label %__nv_rsqrtf.exit4, !dbg !41

__nv_rsqrtf.exit4:                                ; preds = %97, %99
  %.0.i3 = phi float [ %98, %97 ], [ %100, %99 ], !dbg !41
  tail call void @llvm.nvvm.barrier0(), !dbg !42
  %101 = sext i32 %17 to i64, !dbg !43
  %102 = getelementptr float, ptr addrspace(1) %1, i64 %101, !dbg !43
  %103 = and i32 %12, 60, !dbg !44
  %104 = icmp eq i32 %103, 0, !dbg !44
  %105 = bitcast float %.0.i to i32, !dbg !44
  %106 = and i1 %104, %19, !dbg !44
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %105, ptr addrspace(1) %102, i1 %106) #5, !dbg !44
  %107 = zext nneg i32 %20 to i64, !dbg !45
  br label %108, !dbg !45

108:                                              ; preds = %__nv_rsqrtf.exit4, %108
  %indvars.iv = phi i64 [ 0, %__nv_rsqrtf.exit4 ], [ %indvars.iv.next, %108 ]
  %109 = or disjoint i64 %indvars.iv, %107, !dbg !46
  %110 = getelementptr half, ptr addrspace(1) %4, i64 %109, !dbg !47
  %111 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %110, i1 true) #5, !dbg !48
  %112 = bitcast i16 %111 to half, !dbg !48
  %113 = fpext half %112 to float, !dbg !49
  %114 = trunc nuw nsw i64 %indvars.iv to i32
  %.reass = or i32 %22, %114
  %115 = sext i32 %.reass to i64, !dbg !50
  %116 = getelementptr half, ptr addrspace(1) %0, i64 %115, !dbg !50
  %117 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %116, i1 %.fr) #5, !dbg !51
  %118 = bitcast i16 %117 to half, !dbg !51
  %119 = fpext half %118 to float, !dbg !52
  %120 = fmul float %.0.i3, %119, !dbg !53
  %121 = fmul float %120, %113, !dbg !54
  %122 = getelementptr half, ptr addrspace(1) %5, i64 %115, !dbg !55
  %123 = fptrunc float %121 to half, !dbg !56
  %124 = bitcast half %123 to i16, !dbg !56
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %124, ptr addrspace(1) %122, i1 %25) #5, !dbg !56
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 8, !dbg !45
  %125 = icmp samesign ult i64 %indvars.iv, 4088, !dbg !45
  br i1 %125, label %108, label %126, !dbg !45

126:                                              ; preds = %108
  ret void, !dbg !57
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.div.full(float, float) #3

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4}
!llvm.ident = !{!5}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cjjwjnmyb5ylskx6e3eg4yueoaqwlte7kuhtcnu2a4ncpavggv5i.py", directory: "./local_cache/jj")
!4 = !{ptr @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8, !"reqntidx", i32 64}
!5 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!6 = distinct !DISubprogram(name: "triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8", linkageName: "triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8", scope: !3, file: !3, line: 18, type: !7, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = !DILocation(line: 22, column: 28, scope: !6)
!10 = !DILocation(line: 22, column: 33, scope: !6)
!11 = !DILocation(line: 23, column: 44, scope: !6)
!12 = !DILocation(line: 23, column: 23, scope: !6)
!13 = !DILocation(line: 24, column: 21, scope: !6)
!14 = !DILocation(line: 25, column: 37, scope: !6)
!15 = !DILocation(line: 35, column: 46, scope: !6)
!16 = !DILocation(line: 35, column: 41, scope: !6)
!17 = !DILocation(line: 35, column: 34, scope: !6)
!18 = !DILocation(line: 35, column: 51, scope: !6)
!19 = !DILocation(line: 35, column: 113, scope: !6)
!20 = !DILocation(line: 36, column: 34, scope: !6)
!21 = !DILocation(line: 36, column: 51, scope: !6)
!22 = !DILocation(line: 36, column: 113, scope: !6)
!23 = !DILocation(line: 37, column: 38, scope: !6)
!24 = !DILocation(line: 37, column: 55, scope: !6)
!25 = !DILocation(line: 37, column: 117, scope: !6)
!26 = !DILocation(line: 38, column: 22, scope: !6)
!27 = !DILocation(line: 39, column: 22, scope: !6)
!28 = !DILocation(line: 41, column: 22, scope: !6)
!29 = !DILocation(line: 43, column: 23, scope: !6)
!30 = !DILocation(line: 45, column: 55, scope: !6)
!31 = !DILocation(line: 29, column: 40, scope: !6)
!32 = !DILocation(line: 286, column: 36, scope: !33, inlinedAt: !35)
!33 = distinct !DILexicalBlockFile(scope: !6, file: !34, discriminator: 0)
!34 = !DIFile(filename: "standard.py", directory: "/workspace/torch-compile-caching/.venv/lib/python3.11/site-packages/triton/language")
!35 = !DILocation(line: 46, column: 25, scope: !6)
!36 = !DILocation(line: 256, column: 15, scope: !37, inlinedAt: !35)
!37 = distinct !DILexicalBlockFile(scope: !33, file: !34, discriminator: 0)
!38 = !DILocation(line: 46, column: 28, scope: !6)
!39 = !DILocation(line: 48, column: 20, scope: !6)
!40 = !DILocation(line: 50, column: 20, scope: !6)
!41 = !DILocation(line: 51, column: 28, scope: !6)
!42 = !DILocation(line: 52, column: 4, scope: !6)
!43 = !DILocation(line: 53, column: 28, scope: !6)
!44 = !DILocation(line: 53, column: 40, scope: !6)
!45 = !DILocation(line: 54, column: 40, scope: !6)
!46 = !DILocation(line: 55, column: 31, scope: !6)
!47 = !DILocation(line: 60, column: 35, scope: !6)
!48 = !DILocation(line: 60, column: 42, scope: !6)
!49 = !DILocation(line: 60, column: 95, scope: !6)
!50 = !DILocation(line: 61, column: 39, scope: !6)
!51 = !DILocation(line: 61, column: 56, scope: !6)
!52 = !DILocation(line: 61, column: 118, scope: !6)
!53 = !DILocation(line: 63, column: 24, scope: !6)
!54 = !DILocation(line: 65, column: 24, scope: !6)
!55 = !DILocation(line: 66, column: 29, scope: !6)
!56 = !DILocation(line: 66, column: 53, scope: !6)
!57 = !DILocation(line: 54, column: 4, scope: !6)
