{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699849536007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699849536007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 11:25:35 2023 " "Processing started: Mon Nov 13 11:25:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699849536007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849536007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849536008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699849536349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699849536349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 10 10 " "Found 10 design units, including 10 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorPrototype " "Found entity 1: ProcessorPrototype" {  } { { "top.sv" "" { Text "D:/labs/lab4/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849546770 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile " "Found entity 2: RegisterFile" {  } { { "top.sv" "" { Text "D:/labs/lab4/top.sv" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849546770 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALU " "Found entity 3: ALU" {  } { { "top.sv" "" { Text "D:/labs/lab4/top.sv" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849546770 ""} { "Info" "ISGN_ENTITY_NAME" "4 InstructionMemory " "Found entity 4: InstructionMemory" {  } { { "top.sv" "" { Text "D:/labs/lab4/top.sv" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849546770 ""} { "Info" "ISGN_ENTITY_NAME" "5 DataMemory " "Found entity 5: DataMemory" {  } { { "top.sv" "" { Text "D:/labs/lab4/top.sv" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849546770 ""} { "Info" "ISGN_ENTITY_NAME" "6 SignExtend " "Found entity 6: SignExtend" {  } { { "top.sv" "" { Text "D:/labs/lab4/top.sv" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849546770 ""} { "Info" "ISGN_ENTITY_NAME" "7 MainDecoder " "Found entity 7: MainDecoder" {  } { { "top.sv" "" { Text "D:/labs/lab4/top.sv" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849546770 ""} { "Info" "ISGN_ENTITY_NAME" "8 ALUDecoder " "Found entity 8: ALUDecoder" {  } { { "top.sv" "" { Text "D:/labs/lab4/top.sv" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849546770 ""} { "Info" "ISGN_ENTITY_NAME" "9 ControlUnit " "Found entity 9: ControlUnit" {  } { { "top.sv" "" { Text "D:/labs/lab4/top.sv" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849546770 ""} { "Info" "ISGN_ENTITY_NAME" "10 top " "Found entity 10: top" {  } { { "top.sv" "" { Text "D:/labs/lab4/top.sv" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849546770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849546770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699849546816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessorPrototype ProcessorPrototype:name " "Elaborating entity \"ProcessorPrototype\" for hierarchy \"ProcessorPrototype:name\"" {  } { { "top.sv" "name" { Text "D:/labs/lab4/top.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849546825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 2 top.sv(31) " "Verilog HDL assignment warning at top.sv(31): truncated value with size 26 to match size of target (2)" {  } { { "top.sv" "" { Text "D:/labs/lab4/top.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699849546827 "|top|ProcessorPrototype:name"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory ProcessorPrototype:name\|InstructionMemory:instrMem " "Elaborating entity \"InstructionMemory\" for hierarchy \"ProcessorPrototype:name\|InstructionMemory:instrMem\"" {  } { { "top.sv" "instrMem" { Text "D:/labs/lab4/top.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849546845 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "17 0 31 top.sv(177) " "Verilog HDL warning at top.sv(177): number of words (17) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "top.sv" "" { Text "D:/labs/lab4/top.sv" 177 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1699849546846 "|top|ProcessorPrototype:name|InstructionMemory:instrMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrMem.data_a 0 top.sv(174) " "Net \"instrMem.data_a\" at top.sv(174) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "D:/labs/lab4/top.sv" 174 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699849546847 "|top|ProcessorPrototype:name|InstructionMemory:instrMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrMem.waddr_a 0 top.sv(174) " "Net \"instrMem.waddr_a\" at top.sv(174) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "D:/labs/lab4/top.sv" 174 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699849546848 "|top|ProcessorPrototype:name|InstructionMemory:instrMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrMem.we_a 0 top.sv(174) " "Net \"instrMem.we_a\" at top.sv(174) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "D:/labs/lab4/top.sv" 174 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699849546848 "|top|ProcessorPrototype:name|InstructionMemory:instrMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ProcessorPrototype:name\|ControlUnit:ctrlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ProcessorPrototype:name\|ControlUnit:ctrlUnit\"" {  } { { "top.sv" "ctrlUnit" { Text "D:/labs/lab4/top.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849546855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder ProcessorPrototype:name\|ControlUnit:ctrlUnit\|MainDecoder:MD " "Elaborating entity \"MainDecoder\" for hierarchy \"ProcessorPrototype:name\|ControlUnit:ctrlUnit\|MainDecoder:MD\"" {  } { { "top.sv" "MD" { Text "D:/labs/lab4/top.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849546860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder ProcessorPrototype:name\|ControlUnit:ctrlUnit\|ALUDecoder:ALUD " "Elaborating entity \"ALUDecoder\" for hierarchy \"ProcessorPrototype:name\|ControlUnit:ctrlUnit\|ALUDecoder:ALUD\"" {  } { { "top.sv" "ALUD" { Text "D:/labs/lab4/top.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849546869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ProcessorPrototype:name\|RegisterFile:regFile " "Elaborating entity \"RegisterFile\" for hierarchy \"ProcessorPrototype:name\|RegisterFile:regFile\"" {  } { { "top.sv" "regFile" { Text "D:/labs/lab4/top.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849546875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend ProcessorPrototype:name\|SignExtend:signExtend " "Elaborating entity \"SignExtend\" for hierarchy \"ProcessorPrototype:name\|SignExtend:signExtend\"" {  } { { "top.sv" "signExtend" { Text "D:/labs/lab4/top.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849546886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ProcessorPrototype:name\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ProcessorPrototype:name\|ALU:alu\"" {  } { { "top.sv" "alu" { Text "D:/labs/lab4/top.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849546892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory ProcessorPrototype:name\|DataMemory:dataMem " "Elaborating entity \"DataMemory\" for hierarchy \"ProcessorPrototype:name\|DataMemory:dataMem\"" {  } { { "top.sv" "dataMem" { Text "D:/labs/lab4/top.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849546905 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699849547447 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849547447 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.sv" "" { Text "D:/labs/lab4/top.sv" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849547475 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top.sv" "" { Text "D:/labs/lab4/top.sv" 295 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849547475 "|top|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699849547475 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699849547475 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699849547475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699849547475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699849547492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 11:25:47 2023 " "Processing ended: Mon Nov 13 11:25:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699849547492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699849547492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699849547492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849547492 ""}
