Analysis & Synthesis report for ACPU2_0
Fri Sep 13 20:30:32 2013
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MY_MEM|current_state
 11. User-Specified and Inferred Latches
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated
 15. Parameter Settings for User Entity Instance: Memory:mem_A|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "Memory:mem_A"
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Sep 13 20:30:32 2013           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ACPU2_0                                         ;
; Top-level Entity Name              ; MY_MEM                                          ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 636                                             ;
;     Total combinational functions  ; 615                                             ;
;     Dedicated logic registers      ; 27                                              ;
; Total registers                    ; 27                                              ;
; Total pins                         ; 50                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,048,576                                       ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; MY_MEM             ; ACPU2_0            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; Memory.vhd                       ; yes             ; User Wizard-Generated File   ; /home/benny/Desktop/ACPU/Memory.vhd                                              ;         ;
; MY_MEM.vhd                       ; yes             ; User VHDL File               ; /home/benny/Desktop/ACPU/MY_MEM.vhd                                              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/benny/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/benny/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/benny/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/benny/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; /home/benny/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/benny/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/benny/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/benny/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/benny/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_hbg1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/benny/Desktop/ACPU/db/altsyncram_hbg1.tdf                                  ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/benny/Desktop/ACPU/db/decode_rsa.tdf                                       ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/benny/Desktop/ACPU/db/decode_k8a.tdf                                       ;         ;
; db/mux_qob.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/benny/Desktop/ACPU/db/mux_qob.tdf                                          ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 636       ;
;                                             ;           ;
; Total combinational functions               ; 615       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 277       ;
;     -- 3 input functions                    ; 319       ;
;     -- <=2 input functions                  ; 19        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 601       ;
;     -- arithmetic mode                      ; 14        ;
;                                             ;           ;
; Total registers                             ; 27        ;
;     -- Dedicated logic registers            ; 27        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 50        ;
; Total memory bits                           ; 1048576   ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 155       ;
; Total fan-out                               ; 4267      ;
; Average fan-out                             ; 4.90      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; |MY_MEM                                   ; 615 (544)         ; 27 (24)      ; 1048576     ; 0            ; 0       ; 0         ; 50   ; 0            ; |MY_MEM                                                                                                ; work         ;
;    |Memory:mem_A|                         ; 71 (0)            ; 3 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MY_MEM|Memory:mem_A                                                                                   ; work         ;
;       |altsyncram:altsyncram_component|   ; 71 (0)            ; 3 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MY_MEM|Memory:mem_A|altsyncram:altsyncram_component                                                   ; work         ;
;          |altsyncram_hbg1:auto_generated| ; 71 (0)            ; 3 (3)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MY_MEM|Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated                    ; work         ;
;             |decode_rsa:decode3|          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MY_MEM|Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|decode_rsa:decode3 ; work         ;
;             |mux_qob:mux2|                ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MY_MEM|Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|mux_qob:mux2       ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------+
; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 16           ; --           ; --           ; 1048576 ; None ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                      ;
+--------+--------------+---------+--------------+--------------+----------------------+-------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File                     ;
+--------+--------------+---------+--------------+--------------+----------------------+-------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |MY_MEM|Memory:mem_A ; /home/benny/Desktop/ACPU/Memory.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------+-------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |MY_MEM|current_state                                                           ;
+--------------------------+-------------------+--------------------------+-----------------------+
; Name                     ; current_state.RAM ; current_state.move_block ; current_state.inc_add ;
+--------------------------+-------------------+--------------------------+-----------------------+
; current_state.inc_add    ; 0                 ; 0                        ; 0                     ;
; current_state.move_block ; 0                 ; 1                        ; 1                     ;
; current_state.RAM        ; 1                 ; 0                        ; 1                     ;
+--------------------------+-------------------+--------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; Output[0]$latch                                      ; current_state.RAM   ; yes                    ;
; Output[1]$latch                                      ; current_state.RAM   ; yes                    ;
; Output[2]$latch                                      ; current_state.RAM   ; yes                    ;
; Output[3]$latch                                      ; current_state.RAM   ; yes                    ;
; Output[4]$latch                                      ; current_state.RAM   ; yes                    ;
; Output[5]$latch                                      ; current_state.RAM   ; yes                    ;
; Output[6]$latch                                      ; current_state.RAM   ; yes                    ;
; Output[7]$latch                                      ; current_state.RAM   ; yes                    ;
; Output[8]$latch                                      ; current_state.RAM   ; yes                    ;
; Output[9]$latch                                      ; current_state.RAM   ; yes                    ;
; Output[10]$latch                                     ; current_state.RAM   ; yes                    ;
; Output[11]$latch                                     ; current_state.RAM   ; yes                    ;
; Output[12]$latch                                     ; current_state.RAM   ; yes                    ;
; Output[13]$latch                                     ; current_state.RAM   ; yes                    ;
; Output[14]$latch                                     ; current_state.RAM   ; yes                    ;
; Output[15]$latch                                     ; current_state.RAM   ; yes                    ;
; mem~181                                              ; rtl~0               ; yes                    ;
; mem~165                                              ; rtl~1               ; yes                    ;
; mem~149                                              ; rtl~2               ; yes                    ;
; mem~197                                              ; rtl~3               ; yes                    ;
; mem~101                                              ; rtl~4               ; yes                    ;
; mem~117                                              ; rtl~5               ; yes                    ;
; mem~85                                               ; rtl~6               ; yes                    ;
; mem~133                                              ; rtl~7               ; yes                    ;
; mem~53                                               ; rtl~8               ; yes                    ;
; mem~37                                               ; rtl~9               ; yes                    ;
; mem~21                                               ; rtl~10              ; yes                    ;
; mem~69                                               ; rtl~11              ; yes                    ;
; mem~229                                              ; rtl~12              ; yes                    ;
; mem~245                                              ; rtl~13              ; yes                    ;
; mem~213                                              ; rtl~14              ; yes                    ;
; mem~261                                              ; rtl~15              ; yes                    ;
; mem~118                                              ; rtl~5               ; yes                    ;
; mem~182                                              ; rtl~0               ; yes                    ;
; mem~54                                               ; rtl~8               ; yes                    ;
; mem~246                                              ; rtl~13              ; yes                    ;
; mem~166                                              ; rtl~1               ; yes                    ;
; mem~102                                              ; rtl~4               ; yes                    ;
; mem~38                                               ; rtl~9               ; yes                    ;
; mem~230                                              ; rtl~12              ; yes                    ;
; mem~86                                               ; rtl~6               ; yes                    ;
; mem~150                                              ; rtl~2               ; yes                    ;
; mem~22                                               ; rtl~10              ; yes                    ;
; mem~214                                              ; rtl~14              ; yes                    ;
; mem~198                                              ; rtl~3               ; yes                    ;
; mem~134                                              ; rtl~7               ; yes                    ;
; mem~70                                               ; rtl~11              ; yes                    ;
; mem~262                                              ; rtl~15              ; yes                    ;
; mem~119                                              ; rtl~5               ; yes                    ;
; mem~103                                              ; rtl~4               ; yes                    ;
; mem~87                                               ; rtl~6               ; yes                    ;
; mem~135                                              ; rtl~7               ; yes                    ;
; mem~167                                              ; rtl~1               ; yes                    ;
; mem~183                                              ; rtl~0               ; yes                    ;
; mem~151                                              ; rtl~2               ; yes                    ;
; mem~199                                              ; rtl~3               ; yes                    ;
; mem~39                                               ; rtl~9               ; yes                    ;
; mem~55                                               ; rtl~8               ; yes                    ;
; mem~23                                               ; rtl~10              ; yes                    ;
; mem~71                                               ; rtl~11              ; yes                    ;
; mem~247                                              ; rtl~13              ; yes                    ;
; mem~231                                              ; rtl~12              ; yes                    ;
; mem~215                                              ; rtl~14              ; yes                    ;
; mem~263                                              ; rtl~15              ; yes                    ;
; mem~104                                              ; rtl~4               ; yes                    ;
; mem~168                                              ; rtl~1               ; yes                    ;
; mem~40                                               ; rtl~9               ; yes                    ;
; mem~232                                              ; rtl~12              ; yes                    ;
; mem~184                                              ; rtl~0               ; yes                    ;
; mem~120                                              ; rtl~5               ; yes                    ;
; mem~56                                               ; rtl~8               ; yes                    ;
; mem~248                                              ; rtl~13              ; yes                    ;
; mem~152                                              ; rtl~2               ; yes                    ;
; mem~88                                               ; rtl~6               ; yes                    ;
; mem~24                                               ; rtl~10              ; yes                    ;
; mem~216                                              ; rtl~14              ; yes                    ;
; mem~136                                              ; rtl~7               ; yes                    ;
; mem~200                                              ; rtl~3               ; yes                    ;
; mem~72                                               ; rtl~11              ; yes                    ;
; mem~264                                              ; rtl~15              ; yes                    ;
; mem~185                                              ; rtl~0               ; yes                    ;
; mem~169                                              ; rtl~1               ; yes                    ;
; mem~153                                              ; rtl~2               ; yes                    ;
; mem~201                                              ; rtl~3               ; yes                    ;
; mem~105                                              ; rtl~4               ; yes                    ;
; mem~121                                              ; rtl~5               ; yes                    ;
; mem~89                                               ; rtl~6               ; yes                    ;
; mem~137                                              ; rtl~7               ; yes                    ;
; mem~57                                               ; rtl~8               ; yes                    ;
; mem~41                                               ; rtl~9               ; yes                    ;
; mem~25                                               ; rtl~10              ; yes                    ;
; mem~73                                               ; rtl~11              ; yes                    ;
; mem~233                                              ; rtl~12              ; yes                    ;
; mem~249                                              ; rtl~13              ; yes                    ;
; mem~217                                              ; rtl~14              ; yes                    ;
; mem~265                                              ; rtl~15              ; yes                    ;
; mem~122                                              ; rtl~5               ; yes                    ;
; mem~186                                              ; rtl~0               ; yes                    ;
; mem~58                                               ; rtl~8               ; yes                    ;
; mem~250                                              ; rtl~13              ; yes                    ;
; Number of user-specified and inferred latches = 291  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 27    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MY_MEM|Selector20         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:mem_A|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_hbg1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; Memory:mem_A|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 16                                           ;
;     -- NUMWORDS_A                         ; 65536                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:mem_A"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wren ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Sep 13 20:30:19 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ACPU2_0 -c ACPU2_0
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file tester_9.vhd
    Info (12022): Found design unit 1: tester_9-arch
    Info (12023): Found entity 1: tester_9
Info (12021): Found 2 design units, including 1 entities, in source file tester_8.vhd
    Info (12022): Found design unit 1: tester_8-arch
    Info (12023): Found entity 1: tester_8
Info (12021): Found 2 design units, including 1 entities, in source file tester_7.vhd
    Info (12022): Found design unit 1: tester_7-arch
    Info (12023): Found entity 1: tester_7
Info (12021): Found 2 design units, including 1 entities, in source file tester_6.vhd
    Info (12022): Found design unit 1: tester_6-arch
    Info (12023): Found entity 1: tester_6
Info (12021): Found 2 design units, including 1 entities, in source file tester_5.vhd
    Info (12022): Found design unit 1: tester_5-arch
    Info (12023): Found entity 1: tester_5
Info (12021): Found 2 design units, including 1 entities, in source file tester_4.vhd
    Info (12022): Found design unit 1: tester_4-arch
    Info (12023): Found entity 1: tester_4
Info (12021): Found 2 design units, including 1 entities, in source file tester_3.vhd
    Info (12022): Found design unit 1: tester_3-arch
    Info (12023): Found entity 1: tester_3
Info (12021): Found 2 design units, including 1 entities, in source file tester_2.vhd
    Info (12022): Found design unit 1: tester_2-arch
    Info (12023): Found entity 1: tester_2
Info (12021): Found 2 design units, including 1 entities, in source file tester_1.vhd
    Info (12022): Found design unit 1: tester_1-arch
    Info (12023): Found entity 1: tester_1
Info (12021): Found 2 design units, including 1 entities, in source file MEM2P.vhd
    Info (12022): Found design unit 1: mem2p-SYN
    Info (12023): Found entity 1: MEM2P
Info (12021): Found 1 design units, including 1 entities, in source file 16_Register.bdf
    Info (12023): Found entity 1: 16_Register
Info (12021): Found 1 design units, including 1 entities, in source file 16_bit_tri.bdf
    Info (12023): Found entity 1: 16_bit_tri
Info (12021): Found 1 design units, including 1 entities, in source file 16_bit_7_to_1_MUX.bdf
    Info (12023): Found entity 1: 16_bit_7_to_1_MUX
Info (12021): Found 1 design units, including 1 entities, in source file 16_bit_8_to_1_MUX.bdf
    Info (12023): Found entity 1: 16_bit_8_to_1_MUX
Info (12021): Found 1 design units, including 1 entities, in source file ACPU2_0.bdf
    Info (12023): Found entity 1: ACPU2_0
Info (12021): Found 1 design units, including 1 entities, in source file Reg_File.bdf
    Info (12023): Found entity 1: Reg_File
Info (12021): Found 1 design units, including 1 entities, in source file Reg_Sel.bdf
    Info (12023): Found entity 1: Reg_Sel
Info (12021): Found 2 design units, including 1 entities, in source file ADD_SUB.vhd
    Info (12022): Found design unit 1: add_sub-SYN
    Info (12023): Found entity 1: ADD_SUB
Info (12021): Found 1 design units, including 1 entities, in source file 16_bit_AND.bdf
    Info (12023): Found entity 1: 16_bit_AND
Info (12021): Found 1 design units, including 1 entities, in source file 16_bit_OR.bdf
    Info (12023): Found entity 1: 16_bit_OR
Info (12021): Found 1 design units, including 1 entities, in source file 16_bit_NOR.bdf
    Info (12023): Found entity 1: 16_bit_NOR
Info (12021): Found 1 design units, including 1 entities, in source file ALTB.bdf
    Info (12023): Found entity 1: ALTB
Info (12021): Found 1 design units, including 1 entities, in source file ALU.bdf
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file Zero_One.bdf
    Info (12023): Found entity 1: Zero_One
Info (12021): Found 2 design units, including 1 entities, in source file ADDER_16_bit.vhd
    Info (12022): Found design unit 1: adder_16_bit-SYN
    Info (12023): Found entity 1: ADDER_16_bit
Info (12021): Found 2 design units, including 1 entities, in source file SUBTRACTER_16_bit.vhd
    Info (12022): Found design unit 1: subtracter_16_bit-SYN
    Info (12023): Found entity 1: SUBTRACTER_16_bit
Info (12021): Found 1 design units, including 1 entities, in source file 3_bit_sel.bdf
    Info (12023): Found entity 1: 3_bit_sel
Info (12021): Found 1 design units, including 1 entities, in source file Eq.bdf
    Info (12023): Found entity 1: Eq
Info (12021): Found 1 design units, including 1 entities, in source file 16_bit_Eq.bdf
    Info (12023): Found entity 1: 16_bit_Eq
Info (12021): Found 1 design units, including 1 entities, in source file test_ALE.bdf
    Info (12023): Found entity 1: test_ALE
Info (12021): Found 1 design units, including 1 entities, in source file 1_to_7_splitter.bdf
    Info (12023): Found entity 1: 1_to_7_splitter
Info (12021): Found 1 design units, including 1 entities, in source file 1_to_15_splitter.bdf
    Info (12023): Found entity 1: 1_to_15_splitter
Info (12021): Found 1 design units, including 1 entities, in source file test_ALU_2.bdf
    Info (12023): Found entity 1: test_ALU_2
Info (12021): Found 1 design units, including 1 entities, in source file ALU_2.bdf
    Info (12023): Found entity 1: ALU_2
Info (12021): Found 1 design units, including 1 entities, in source file test_ALU_3.bdf
    Info (12023): Found entity 1: test_ALU_3
Info (12021): Found 1 design units, including 1 entities, in source file 16_bit_1to2.bdf
    Info (12023): Found entity 1: 16_bit_1to2
Info (12021): Found 2 design units, including 1 entities, in source file Memory.vhd
    Info (12022): Found design unit 1: memory-SYN
    Info (12023): Found entity 1: Memory
Info (12021): Found 1 design units, including 1 entities, in source file 3_bit_tri.bdf
    Info (12023): Found entity 1: 3_bit_tri
Info (12021): Found 1 design units, including 1 entities, in source file 3bit_2_1_MUX.bdf
    Info (12023): Found entity 1: 3bit_2_1_MUX
Info (12021): Found 1 design units, including 1 entities, in source file 8bit_zero.bdf
    Info (12023): Found entity 1: 8bit_zero
Info (12021): Found 1 design units, including 1 entities, in source file 15bitextended.bdf
    Info (12023): Found entity 1: 15bitextended
Info (12021): Found 2 design units, including 1 entities, in source file Plus1_16bit.vhd
    Info (12022): Found design unit 1: plus1_16bit-SYN
    Info (12023): Found entity 1: Plus1_16bit
Info (12021): Found 1 design units, including 1 entities, in source file concat_8_16.bdf
    Info (12023): Found entity 1: concat_8_16
Info (12021): Found 1 design units, including 1 entities, in source file test3bitmux.bdf
    Info (12023): Found entity 1: test3bitmux
Info (12021): Found 1 design units, including 1 entities, in source file test_wire_signal.bdf
    Info (12023): Found entity 1: test_wire_signal
Info (12021): Found 1 design units, including 1 entities, in source file control.bdf
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file CPU1.bdf
    Info (12023): Found entity 1: CPU1
Info (12021): Found 2 design units, including 1 entities, in source file MY_MEM.vhd
    Info (12022): Found design unit 1: MY_MEM-arch
    Info (12023): Found entity 1: MY_MEM
Info (12021): Found 1 design units, including 1 entities, in source file test_MYMEM.bdf
    Info (12023): Found entity 1: test_MYMEM
Info (12021): Found 1 design units, including 1 entities, in source file MEM_INIT.bdf
    Info (12023): Found entity 1: MEM_INIT
Info (12127): Elaborating entity "MY_MEM" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at MY_MEM.vhd(26): used explicit default value for signal "enable_move" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at MY_MEM.vhd(54): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MY_MEM.vhd(57): signal "add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MY_MEM.vhd(60): signal "memA_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MY_MEM.vhd(60): signal "add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MY_MEM.vhd(61): signal "add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MY_MEM.vhd(72): signal "mem" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at MY_MEM.vhd(49): inferring latch(es) for signal or variable "add", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at MY_MEM.vhd(49): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at MY_MEM.vhd(49): inferring latch(es) for signal or variable "Output", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Output[0]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "Output[1]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "Output[2]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "Output[3]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "Output[4]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "Output[5]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "Output[6]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "Output[7]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "Output[8]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "Output[9]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "Output[10]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "Output[11]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "Output[12]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "Output[13]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "Output[14]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "Output[15]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "next_state.RAM" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "next_state.move_block" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "next_state.inc_add" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "add[0]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "add[1]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "add[2]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "add[3]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "add[4]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "add[5]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "add[6]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "add[7]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "add[8]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "add[9]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "add[10]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "add[11]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "add[12]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "add[13]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "add[14]" at MY_MEM.vhd(49)
Info (10041): Inferred latch for "add[15]" at MY_MEM.vhd(49)
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:mem_A"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory:mem_A|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Memory:mem_A|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Memory:mem_A|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hbg1.tdf
    Info (12023): Found entity 1: altsyncram_hbg1
Info (12128): Elaborating entity "altsyncram_hbg1" for hierarchy "Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa
Info (12128): Elaborating entity "decode_rsa" for hierarchy "Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|decode_rsa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a
Info (12128): Elaborating entity "decode_k8a" for hierarchy "Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|decode_k8a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob
Info (12128): Elaborating entity "mux_qob" for hierarchy "Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|mux_qob:mux2"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch mem~181 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~165 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~149 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~197 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~101 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~117 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~85 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~133 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~53 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~37 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~21 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~69 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~229 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~245 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~213 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~261 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~118 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~182 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~54 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~246 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~166 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~102 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~38 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~230 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~86 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~150 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~22 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~214 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~198 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~134 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~70 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~262 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~119 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~103 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~87 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~135 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~167 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~183 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~151 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~199 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~39 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~55 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~23 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~71 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~247 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~231 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~215 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~263 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~104 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~168 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~40 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~232 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~184 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~120 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~56 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~248 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~152 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~88 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~24 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~216 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~136 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~200 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~72 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~264 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~185 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~169 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~153 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~201 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~105 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~121 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~89 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~137 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~57 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~41 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~25 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~73 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~233 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~249 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~217 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~265 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~122 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~186 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~58 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~250 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~170 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~106 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~42 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~234 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~90 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~154 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~26 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~218 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~202 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~138 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~74 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~266 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~123 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~107 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~91 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~139 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~171 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~187 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~155 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~203 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~43 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~59 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~27 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~75 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~251 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~235 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~219 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~267 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~108 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~172 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~44 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~236 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~188 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~124 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~60 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~252 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~156 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~92 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~28 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~220 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~140 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~204 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~76 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~268 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~189 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~173 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~157 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~205 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~109 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~125 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~93 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~141 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~61 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~45 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~29 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~77 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~237 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~253 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~221 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~269 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~126 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~190 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~62 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~254 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~174 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~110 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~46 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~238 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~94 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~158 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~30 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~222 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~206 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~142 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~78 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~270 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~127 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~111 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~95 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~143 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~175 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~191 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~159 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~207 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~47 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~63 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~31 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~79 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~255 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~239 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~223 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~271 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~112 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~176 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~48 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~240 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~192 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~128 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~64 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~256 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~160 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~96 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~32 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~224 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~144 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~208 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~80 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~272 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~193 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~177 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~161 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~209 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~113 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~129 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~97 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~145 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~65 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~49 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~33 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~81 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~241 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~257 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~225 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~273 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~130 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~194 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~66 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~258 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~178 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~114 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~50 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~242 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~98 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~162 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~34 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~226 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~210 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~146 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~82 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~274 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~131 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~115 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~99 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~147 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~179 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~195 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~163 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~211 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~51 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~67 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~35 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~83 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~259 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~243 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~227 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~275 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~116 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~180 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~52 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~244 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~196 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~132 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~68 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~260 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~164 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~100 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~36 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~228 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~148 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~212 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~84 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Warning (13012): Latch mem~276 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.RAM
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Address[4]"
    Warning (15610): No output dependent on input pin "Address[5]"
    Warning (15610): No output dependent on input pin "Address[6]"
    Warning (15610): No output dependent on input pin "Address[7]"
    Warning (15610): No output dependent on input pin "Address[8]"
    Warning (15610): No output dependent on input pin "Address[9]"
    Warning (15610): No output dependent on input pin "Address[10]"
    Warning (15610): No output dependent on input pin "Address[11]"
    Warning (15610): No output dependent on input pin "Address[12]"
    Warning (15610): No output dependent on input pin "Address[13]"
    Warning (15610): No output dependent on input pin "Address[14]"
    Warning (15610): No output dependent on input pin "Address[15]"
Info (21057): Implemented 819 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 641 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 537 warnings
    Info: Peak virtual memory: 377 megabytes
    Info: Processing ended: Fri Sep 13 20:30:32 2013
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


