

================================================================
== Vitis HLS Report for 'RNI_Pipeline_WEIGHTS_LOOP'
================================================================
* Date:           Mon Mar 18 20:33:25 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.108 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      260|  20.000 ns|  2.600 us|    2|  260|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- WEIGHTS_LOOP  |        0|      258|         5|          1|          1|  0 ~ 255|       yes|
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    144|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     156|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     156|    250|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_4_2_8_1_1_U10  |mux_4_2_8_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------+----------------------------+--------------+
    |            Instance            |           Module           |  Expression  |
    +--------------------------------+----------------------------+--------------+
    |mac_muladd_8s_8s_8ns_8_4_1_U11  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 * i1 + i2|
    +--------------------------------+----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_153_p2   |         +|   0|  0|  71|          64|           1|
    |icmp_ln56_fu_144_p2  |      icmp|   0|  0|  71|          64|          64|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 144|         129|          67|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_sig_allocacmp_temp_1_load_1  |   9|          2|    8|         16|
    |temp_1_fu_52                    |   9|          2|    8|         16|
    |weight_index_fu_56              |   9|          2|   64|        128|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  54|         12|   83|        166|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln56_reg_233                 |   1|   0|    1|          0|
    |temp_1_fu_52                      |   8|   0|    8|          0|
    |trunc_ln58_reg_242                |   2|   0|    2|          0|
    |weight_index_fu_56                |  64|   0|   64|          0|
    |zext_ln56_1_cast_reg_228          |   7|   0|   64|         57|
    |icmp_ln56_reg_233                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 156|  32|  150|         57|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|zext_ln56              |   in|    6|     ap_none|                  zext_ln56|        scalar|
|NEURONS_MEMBRANE_load  |   in|    8|     ap_none|      NEURONS_MEMBRANE_load|        scalar|
|zext_ln56_1            |   in|    7|     ap_none|                zext_ln56_1|        scalar|
|input_list_0_1_reload  |   in|    8|     ap_none|      input_list_0_1_reload|        scalar|
|input_list_1_1_reload  |   in|    8|     ap_none|      input_list_1_1_reload|        scalar|
|input_list_2_1_reload  |   in|    8|     ap_none|      input_list_2_1_reload|        scalar|
|input_list_3_1_reload  |   in|    8|     ap_none|      input_list_3_1_reload|        scalar|
|p_out                  |  out|    8|      ap_vld|                      p_out|       pointer|
|p_out_ap_vld           |  out|    1|      ap_vld|                      p_out|       pointer|
|WEIGHTS_address0       |  out|    8|   ap_memory|                    WEIGHTS|         array|
|WEIGHTS_ce0            |  out|    1|   ap_memory|                    WEIGHTS|         array|
|WEIGHTS_q0             |   in|    8|   ap_memory|                    WEIGHTS|         array|
+-----------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temp_1 = alloca i32 1"   --->   Operation 8 'alloca' 'temp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weight_index = alloca i32 1"   --->   Operation 9 'alloca' 'weight_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_list_3_1_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_list_3_1_reload"   --->   Operation 10 'read' 'input_list_3_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_list_2_1_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_list_2_1_reload"   --->   Operation 11 'read' 'input_list_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_list_1_1_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_list_1_1_reload"   --->   Operation 12 'read' 'input_list_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_list_0_1_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_list_0_1_reload"   --->   Operation 13 'read' 'input_list_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln56_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln56_1"   --->   Operation 14 'read' 'zext_ln56_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %NEURONS_MEMBRANE_load"   --->   Operation 15 'read' 'NEURONS_MEMBRANE_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln56_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln56"   --->   Operation 16 'read' 'zext_ln56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln56_1_cast = zext i7 %zext_ln56_1_read"   --->   Operation 17 'zext' 'zext_ln56_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln56_cast = zext i6 %zext_ln56_read"   --->   Operation 18 'zext' 'zext_ln56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln56_cast, i64 %weight_index"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %NEURONS_MEMBRANE_load_read, i8 %temp_1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%weight_index_2 = load i64 %weight_index" [B_RNI_HLS/apc/src/RNI_2.cpp:58->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 22 'load' 'weight_index_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.52ns)   --->   "%icmp_ln56 = icmp_eq  i64 %weight_index_2, i64 %zext_ln56_1_cast" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 24 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc.i.split, void %for.end.loopexit.i.exitStub" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 25 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weight_index_2" [B_RNI_HLS/apc/src/RNI_2.cpp:58->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 26 'getelementptr' 'WEIGHTS_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i8 %WEIGHTS_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:58->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 27 'load' 'WEIGHTS_load' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i64 %weight_index_2" [B_RNI_HLS/apc/src/RNI_2.cpp:58->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 28 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.52ns)   --->   "%add_ln56 = add i64 %weight_index_2, i64 1" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 29 'add' 'add_ln56' <Predicate = (!icmp_ln56)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln56 = store i64 %add_ln56, i64 %weight_index" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 30 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 31 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i8 %WEIGHTS_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:58->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 31 'load' 'WEIGHTS_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 32 [1/1] (1.82ns)   --->   "%tmp = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %input_list_0_1_reload_read, i8 %input_list_1_1_reload_read, i8 %input_list_2_1_reload_read, i8 %input_list_3_1_reload_read, i2 %trunc_ln58" [B_RNI_HLS/apc/src/RNI_2.cpp:58->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 32 'mux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [3/3] (1.05ns) (grouped into DSP with root node temp)   --->   "%mul_ln58 = mul i8 %WEIGHTS_load, i8 %tmp" [B_RNI_HLS/apc/src/RNI_2.cpp:58->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 33 'mul' 'mul_ln58' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.05>
ST_4 : Operation 34 [2/3] (1.05ns) (grouped into DSP with root node temp)   --->   "%mul_ln58 = mul i8 %WEIGHTS_load, i8 %tmp" [B_RNI_HLS/apc/src/RNI_2.cpp:58->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 34 'mul' 'mul_ln58' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%temp_1_load_1 = load i8 %temp_1" [B_RNI_HLS/apc/src/RNI_2.cpp:58->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 35 'load' 'temp_1_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/3] (0.00ns) (grouped into DSP with root node temp)   --->   "%mul_ln58 = mul i8 %WEIGHTS_load, i8 %tmp" [B_RNI_HLS/apc/src/RNI_2.cpp:58->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 36 'mul' 'mul_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 37 [2/2] (2.10ns) (root node of the DSP)   --->   "%temp = add i8 %mul_ln58, i8 %temp_1_load_1" [B_RNI_HLS/apc/src/RNI_2.cpp:58->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 37 'add' 'temp' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%temp_1_load = load i8 %temp_1"   --->   Operation 43 'load' 'temp_1_load' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %temp_1_load"   --->   Operation 44 'write' 'write_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 127" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 39 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/2] (2.10ns) (root node of the DSP)   --->   "%temp = add i8 %mul_ln58, i8 %temp_1_load_1" [B_RNI_HLS/apc/src/RNI_2.cpp:58->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 40 'add' 'temp' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln56 = store i8 %temp, i8 %temp_1" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 41 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 42 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NEURONS_MEMBRANE_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln56_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_list_0_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_list_1_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_list_2_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_list_3_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ WEIGHTS]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_1                     (alloca           ) [ 0111111]
weight_index               (alloca           ) [ 0110000]
input_list_3_1_reload_read (read             ) [ 0111000]
input_list_2_1_reload_read (read             ) [ 0111000]
input_list_1_1_reload_read (read             ) [ 0111000]
input_list_0_1_reload_read (read             ) [ 0111000]
zext_ln56_1_read           (read             ) [ 0000000]
NEURONS_MEMBRANE_load_read (read             ) [ 0000000]
zext_ln56_read             (read             ) [ 0000000]
zext_ln56_1_cast           (zext             ) [ 0110000]
zext_ln56_cast             (zext             ) [ 0000000]
store_ln0                  (store            ) [ 0000000]
store_ln0                  (store            ) [ 0000000]
br_ln0                     (br               ) [ 0000000]
weight_index_2             (load             ) [ 0000000]
specpipeline_ln0           (specpipeline     ) [ 0000000]
icmp_ln56                  (icmp             ) [ 0111110]
br_ln56                    (br               ) [ 0000000]
WEIGHTS_addr               (getelementptr    ) [ 0101000]
trunc_ln58                 (trunc            ) [ 0101000]
add_ln56                   (add              ) [ 0000000]
store_ln56                 (store            ) [ 0000000]
WEIGHTS_load               (load             ) [ 0100110]
tmp                        (mux              ) [ 0100110]
temp_1_load_1              (load             ) [ 0100001]
mul_ln58                   (mul              ) [ 0100001]
speclooptripcount_ln56     (speclooptripcount) [ 0000000]
specloopname_ln56          (specloopname     ) [ 0000000]
temp                       (add              ) [ 0000000]
store_ln56                 (store            ) [ 0000000]
br_ln56                    (br               ) [ 0000000]
temp_1_load                (load             ) [ 0000000]
write_ln0                  (write            ) [ 0000000]
ret_ln0                    (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln56">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="NEURONS_MEMBRANE_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln56_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln56_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_list_0_1_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_list_0_1_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_list_1_1_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_list_1_1_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_list_2_1_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_list_2_1_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_list_3_1_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_list_3_1_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="WEIGHTS">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="temp_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="weight_index_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_index/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="input_list_3_1_reload_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_list_3_1_reload_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="input_list_2_1_reload_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_list_2_1_reload_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="input_list_1_1_reload_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_list_1_1_reload_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="input_list_0_1_reload_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_list_0_1_reload_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln56_1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="0" index="1" bw="7" slack="0"/>
<pin id="87" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln56_1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="NEURONS_MEMBRANE_load_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="NEURONS_MEMBRANE_load_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln56_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln56_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln0_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="WEIGHTS_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="64" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_load/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln56_1_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1_cast/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln56_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_cast/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="weight_index_2_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="1"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index_2/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln56_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="1"/>
<pin id="147" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln58_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln56_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln56_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="1"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="2"/>
<pin id="167" dir="0" index="2" bw="8" slack="2"/>
<pin id="168" dir="0" index="3" bw="8" slack="2"/>
<pin id="169" dir="0" index="4" bw="8" slack="2"/>
<pin id="170" dir="0" index="5" bw="2" slack="1"/>
<pin id="171" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="temp_1_load_1_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="4"/>
<pin id="175" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_1_load_1/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln56_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="5"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="temp_1_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="4"/>
<pin id="182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_1_load/5 "/>
</bind>
</comp>

<comp id="184" class="1007" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln58/3 temp/5 "/>
</bind>
</comp>

<comp id="193" class="1005" name="temp_1_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

<comp id="201" class="1005" name="weight_index_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="weight_index "/>
</bind>
</comp>

<comp id="208" class="1005" name="input_list_3_1_reload_read_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="2"/>
<pin id="210" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_list_3_1_reload_read "/>
</bind>
</comp>

<comp id="213" class="1005" name="input_list_2_1_reload_read_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="2"/>
<pin id="215" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_list_2_1_reload_read "/>
</bind>
</comp>

<comp id="218" class="1005" name="input_list_1_1_reload_read_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="2"/>
<pin id="220" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_list_1_1_reload_read "/>
</bind>
</comp>

<comp id="223" class="1005" name="input_list_0_1_reload_read_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="2"/>
<pin id="225" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_list_0_1_reload_read "/>
</bind>
</comp>

<comp id="228" class="1005" name="zext_ln56_1_cast_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="1"/>
<pin id="230" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln56_1_cast "/>
</bind>
</comp>

<comp id="233" class="1005" name="icmp_ln56_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="3"/>
<pin id="235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="237" class="1005" name="WEIGHTS_addr_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="1"/>
<pin id="239" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="242" class="1005" name="trunc_ln58_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="1"/>
<pin id="244" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln58 "/>
</bind>
</comp>

<comp id="247" class="1005" name="WEIGHTS_load_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="1"/>
<pin id="249" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_load "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="1"/>
<pin id="254" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="257" class="1005" name="temp_1_load_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="1"/>
<pin id="259" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_1_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="84" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="96" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="90" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="140" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="148"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="140" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="140" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="189"><net_src comp="116" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="164" pin="6"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="173" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="192"><net_src comp="184" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="196"><net_src comp="52" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="204"><net_src comp="56" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="211"><net_src comp="60" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="216"><net_src comp="66" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="164" pin=3"/></net>

<net id="221"><net_src comp="72" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="226"><net_src comp="78" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="231"><net_src comp="122" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="236"><net_src comp="144" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="109" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="245"><net_src comp="149" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="164" pin=5"/></net>

<net id="250"><net_src comp="116" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="255"><net_src comp="164" pin="6"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="260"><net_src comp="173" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="184" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {5 }
	Port: WEIGHTS | {}
 - Input state : 
	Port: RNI_Pipeline_WEIGHTS_LOOP : zext_ln56 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : NEURONS_MEMBRANE_load | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : zext_ln56_1 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : input_list_0_1_reload | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : input_list_1_1_reload | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : input_list_2_1_reload | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : input_list_3_1_reload | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : WEIGHTS | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln56 : 1
		br_ln56 : 2
		WEIGHTS_addr : 1
		WEIGHTS_load : 2
		trunc_ln58 : 1
		add_ln56 : 1
		store_ln56 : 2
	State 3
		mul_ln58 : 1
	State 4
	State 5
		temp : 1
		write_ln0 : 1
	State 6
		store_ln56 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|   icmp   |            icmp_ln56_fu_144           |    0    |    0    |    71   |
|----------|---------------------------------------|---------|---------|---------|
|    add   |            add_ln56_fu_153            |    0    |    0    |    71   |
|----------|---------------------------------------|---------|---------|---------|
|    mux   |               tmp_fu_164              |    0    |    0    |    20   |
|----------|---------------------------------------|---------|---------|---------|
|  muladd  |               grp_fu_184              |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          | input_list_3_1_reload_read_read_fu_60 |    0    |    0    |    0    |
|          | input_list_2_1_reload_read_read_fu_66 |    0    |    0    |    0    |
|          | input_list_1_1_reload_read_read_fu_72 |    0    |    0    |    0    |
|   read   | input_list_0_1_reload_read_read_fu_78 |    0    |    0    |    0    |
|          |      zext_ln56_1_read_read_fu_84      |    0    |    0    |    0    |
|          | NEURONS_MEMBRANE_load_read_read_fu_90 |    0    |    0    |    0    |
|          |       zext_ln56_read_read_fu_96       |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |         write_ln0_write_fu_102        |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   zext   |        zext_ln56_1_cast_fu_122        |    0    |    0    |    0    |
|          |         zext_ln56_cast_fu_126         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln58_fu_149           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    1    |    0    |   162   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|       WEIGHTS_addr_reg_237       |    8   |
|       WEIGHTS_load_reg_247       |    8   |
|         icmp_ln56_reg_233        |    1   |
|input_list_0_1_reload_read_reg_223|    8   |
|input_list_1_1_reload_read_reg_218|    8   |
|input_list_2_1_reload_read_reg_213|    8   |
|input_list_3_1_reload_read_reg_208|    8   |
|       temp_1_load_1_reg_257      |    8   |
|          temp_1_reg_193          |    8   |
|            tmp_reg_252           |    8   |
|        trunc_ln58_reg_242        |    2   |
|       weight_index_reg_201       |   64   |
|     zext_ln56_1_cast_reg_228     |   64   |
+----------------------------------+--------+
|               Total              |   203  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_116 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_184    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_184    |  p1  |   3  |   8  |   24   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  4.8833 ||    32   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   162  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   32   |
|  Register |    -   |    -   |   203  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   203  |   194  |
+-----------+--------+--------+--------+--------+
