Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vitis2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 075b5aeebf98400ba9afa53b93637af7 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_endec_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_endec xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3755] too many parameters for module instance 'uut' [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/datn/project/tb_endec.v:52]
WARNING: [VRFC 10-3755] too many parameters for module instance 'uut' [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/datn/project/tb_endec.v:53]
WARNING: [VRFC 10-3755] too many parameters for module instance 'uut' [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/datn/project/tb_endec.v:54]
WARNING: [VRFC 10-3755] too many parameters for module instance 'uut' [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/datn/project/tb_endec.v:55]
WARNING: [VRFC 10-3755] too many parameters for module instance 'uut' [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/datn/project/tb_endec.v:56]
WARNING: [VRFC 10-3755] too many parameters for module instance 'uut' [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/datn/project/tb_endec.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_endec_time_synth.sdf", for root module "tb_endec/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_endec_time_synth.sdf", for root module "tb_endec/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
