<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date: 10-19-2016,  4:55PM
Device Used: XC2C64A-5-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
64 /64  (100%) 115 /224  ( 51%) 101 /160  ( 63%) 61 /64  ( 95%) 7  /33  ( 21%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      16/16*    32/40    31/56     1/ 8    0/1      0/1      0/1      0/1
FB2      16/16*    20/40    27/56     1/ 9    0/1      0/1      0/1      0/1
FB3      16/16*    18/40    28/56     1/ 9    0/1      0/1      0/1      0/1
FB4      16/16*    31/40    29/56     1/ 7    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    64/64    101/160  115/224    4/33    0/4      0/4      0/4      0/4 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         0/4         0/0

Signal 'clkPin106' mapped onto global clock net GCK2.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    2           2    |  I/O              :     5     25
Output        :    4           4    |  GCK/IO           :     2      3
Bidirectional :    0           0    |  GTS/IO           :     0      4
GCK           :    1           1    |  GSR/IO           :     0      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total      7           7

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'top.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clkPin106' based upon the LOC
   constraint 'P1'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'pushBtnPin104' based upon the
   LOC constraint 'P43'. It is recommended that you declare this BUFG
   explicitedly in your design. Note that for certain device families the output
   of a BUFG constraint can not drive a gated clock, and the BUFG constraint
   will be ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal
   'pushBtnPin104_IBUF' is ignored. Most likely the signal is gated and
   therefore cannot be used as a global control signal.
*************************  Summary of Mapped Logic  ************************

** 4 Outputs **

Signal              Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
ledPin200           2     4     2    FB1_1   38    I/O       O       LVCMOS33           FAST TFF     RESET
ledPin100           2     4     1    FB2_1   39    I/O       O       LVCMOS33           FAST TFF     RESET
relayACPin215       1     2     2    FB3_14  19    I/O       O       LVCMOS33           FAST         
relayDCPin115       2     4     1    FB4_15  16    I/O       O       LVCMOS33           FAST TFF     RESET

** 60 Buried Nodes **

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
cnt<14>             2     16    FB1_2   TFF     RESET
cnt<15>             2     17    FB1_3   TFF     RESET
cnt<21>             2     23    FB1_4   TFF     RESET
cnt<22>             2     24    FB1_5   TFF     RESET
cnt<23>             2     25    FB1_6   TFF     RESET
cnt<24>             2     26    FB1_7   TFF     RESET
cnt_en              2     2     FB1_8   DEFF    RESET
cnt<16>             2     18    FB1_9   TFF     RESET
cnt<17>             2     19    FB1_10  TFF     RESET
cnt<18>             2     20    FB1_11  TFF     RESET
cnt<19>             2     21    FB1_12  TFF     RESET
cnt<20>             2     22    FB1_13  TFF     RESET
pushBtnPin109_db2   1     1     FB1_14  DFF     RESET
pushBtnPin104_db2   1     1     FB1_15  DFF     RESET
cnt_en__or0000      3     5     FB1_16          
cnt<8>              2     10    FB2_2   TFF     RESET
cnt<1>              2     3     FB2_3   DFF     RESET
cnt<0>              1     2     FB2_4   DFF     RESET
cnt<7>              2     9     FB2_5   TFF     RESET
cnt<6>              2     8     FB2_6   TFF     RESET
u0/PB_sync_0        2     2     FB2_7   DFF     RESET
cnt<5>              2     7     FB2_8   TFF     RESET
N_PZ_250            2     2     FB2_9           
cnt<4>              2     6     FB2_10  TFF     RESET
u1/PB_sync_1        1     1     FB2_11  DFF     RESET
cnt<3>              2     5     FB2_12  TFF     RESET
cnt<2>              2     4     FB2_13  TFF     RESET
u0/PB_sync_1        1     1     FB2_14  DFF     RESET
pushBtnPin109_db1   1     1     FB2_15  DFF     RESET
pushBtnPin104_db1   1     1     FB2_16  DFF     RESET
u1/PB_cnt<2>        2     4     FB3_1   DFF     RESET
u1/PB_cnt<1>        2     3     FB3_2   DFF     RESET
u1/PB_cnt<0>        1     2     FB3_3   DFF     RESET
u0/PB_cnt<6>        2     8     FB3_4   DFF     RESET
u0/PB_cnt<5>        2     7     FB3_5   DFF     RESET
u0/PB_cnt<10>       2     12    FB3_6   TFF     RESET
u0/PB_cnt<4>        2     6     FB3_7   TFF     RESET
u0/PB_cnt<3>        2     5     FB3_8   DFF     RESET
u0/PB_cnt<2>        2     4     FB3_9   DFF     RESET
pushBtnPin104_db    1     12    FB3_10  TFF     RESET

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
u0/PB_cnt<9>        2     11    FB3_11  TFF     RESET
u0/PB_cnt<8>        2     10    FB3_12  DFF     RESET
u0/PB_cnt<1>        2     3     FB3_13  DFF     RESET
u0/PB_cnt<7>        2     9     FB3_15  DFF     RESET
u0/PB_cnt<0>        1     2     FB3_16  DFF     RESET
u1/PB_sync_0        0     0     FB4_1   DFF     RESET
cnt<13>             2     15    FB4_2   TFF     RESET
u1/PB_cnt<10>       2     12    FB4_3   TFF     RESET
pushBtnPin109_db    1     12    FB4_4   TFF     RESET
u1/PB_cnt<9>        2     11    FB4_5   TFF     RESET
u1/PB_cnt<8>        2     10    FB4_6   DFF     RESET
cnt<12>             2     14    FB4_7   TFF     RESET
u1/PB_cnt<7>        2     9     FB4_8   DFF     RESET
u1/PB_cnt<6>        2     8     FB4_9   DFF     RESET
u1/PB_cnt<5>        2     7     FB4_10  DFF     RESET
cnt<11>             2     13    FB4_11  TFF     RESET
u1/PB_cnt<4>        2     6     FB4_12  TFF     RESET
cnt<10>             2     12    FB4_13  TFF     RESET
cnt<9>              2     11    FB4_14  TFF     RESET
u1/PB_cnt<3>        2     5     FB4_16  DFF     RESET

** 3 Inputs **

Signal              Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                             No.   Type      Use     STD      Style
pushBtnPin104       1    FB2_7   43    GCK/I/O   I       LVCMOS33 PU
clkPin106           1    FB2_10  1     GCK/I/O   GCK     LVCMOS33 PU
pushBtnPin109       1    FB4_1   5     I/O       I       LVCMOS33 PU

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               32/8
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   31/25
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
ledPin200                     2     FB1_1   38   I/O     O                 
cnt<14>                       2     FB1_2   37   I/O     (b)               
cnt<15>                       2     FB1_3   36   I/O     (b)               
cnt<21>                       2     FB1_4        (b)     (b)               
cnt<22>                       2     FB1_5        (b)     (b)               
cnt<23>                       2     FB1_6        (b)     (b)               
cnt<24>                       2     FB1_7        (b)     (b)               
cnt_en                        2     FB1_8        (b)     (b)               
cnt<16>                       2     FB1_9   34   GTS/I/O (b)               
cnt<17>                       2     FB1_10  33   GTS/I/O (b)               
cnt<18>                       2     FB1_11  32   GTS/I/O (b)               
cnt<19>                       2     FB1_12  31   GTS/I/O (b)               
cnt<20>                       2     FB1_13  30   GSR/I/O (b)               
pushBtnPin109_db2             1     FB1_14       (b)     (b)               
pushBtnPin104_db2             1     FB1_15       (b)     (b)               
cnt_en__or0000                3     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: cnt<0>            12: cnt<1>            23: cnt<7> 
  2: cnt<10>           13: cnt<20>           24: cnt<8> 
  3: cnt<11>           14: cnt<21>           25: cnt<9> 
  4: cnt<12>           15: cnt<22>           26: cnt_en 
  5: cnt<13>           16: cnt<23>           27: cnt_en__or0000 
  6: cnt<14>           17: cnt<24>           28: ledPin200 
  7: cnt<15>           18: cnt<2>            29: pushBtnPin104_db1 
  8: cnt<16>           19: cnt<3>            30: pushBtnPin104_db2 
  9: cnt<17>           20: cnt<4>            31: pushBtnPin109_db1 
 10: cnt<18>           21: cnt<5>            32: pushBtnPin109_db2 
 11: cnt<19>           22: cnt<6>           

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
ledPin200         ................X..........X..XX........ 4       
cnt<14>           XXXXXX.....X.....XXXXXXXXX.............. 16      
cnt<15>           XXXXXXX....X.....XXXXXXXXX.............. 17      
cnt<21>           XXXXXXXXXXXXXX...XXXXXXXXX.............. 23      
cnt<22>           XXXXXXXXXXXXXXX..XXXXXXXXX.............. 24      
cnt<23>           XXXXXXXXXXXXXXXX.XXXXXXXXX.............. 25      
cnt<24>           XXXXXXXXXXXXXXXXXXXXXXXXXX.............. 26      
cnt_en            ................X.........X............. 2       
cnt<16>           XXXXXXXX...X.....XXXXXXXXX.............. 18      
cnt<17>           XXXXXXXXX..X.....XXXXXXXXX.............. 19      
cnt<18>           XXXXXXXXXX.X.....XXXXXXXXX.............. 20      
cnt<19>           XXXXXXXXXXXX.....XXXXXXXXX.............. 21      
cnt<20>           XXXXXXXXXXXXX....XXXXXXXXX.............. 22      
pushBtnPin109_db2 
                  ..............................X......... 1       
pushBtnPin104_db2 
                  ............................X........... 1       
cnt_en__or0000    ................X...........XXXX........ 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               20/20
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   27/29
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
ledPin100                     2     FB2_1   39   I/O     O                 
cnt<8>                        2     FB2_2   40   I/O     (b)               
cnt<1>                        2     FB2_3        (b)     (b)               
cnt<0>                        1     FB2_4        (b)     (b)               
cnt<7>                        2     FB2_5   41   I/O     (b)               
cnt<6>                        2     FB2_6   42   I/O     (b)               
u0/PB_sync_0                  2     FB2_7   43   GCK/I/O I                 
cnt<5>                        2     FB2_8   44   GCK/I/O (b)               
N_PZ_250                      2     FB2_9        (b)     (b)               
cnt<4>                        2     FB2_10  1    GCK/I/O GCK               
u1/PB_sync_1                  1     FB2_11       (b)     (b)               
cnt<3>                        2     FB2_12  2    I/O     (b)               
cnt<2>                        2     FB2_13  3    I/O     (b)               
u0/PB_sync_1                  1     FB2_14       (b)     (b)               
pushBtnPin109_db1             1     FB2_15       (b)     (b)               
pushBtnPin104_db1             1     FB2_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: cnt<0>             8: cnt<6>             15: pushBtnPin104_db2 
  2: cnt<1>             9: cnt<7>             16: pushBtnPin109_db 
  3: cnt<24>           10: cnt<8>             17: u0/PB_sync_0 
  4: cnt<2>            11: cnt_en             18: u0/PB_sync_1 
  5: cnt<3>            12: ledPin100          19: u1/PB_sync_0 
  6: cnt<4>            13: pushBtnPin104_db   20: u1/PB_sync_1 
  7: cnt<5>            14: pushBtnPin104_db1 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
ledPin100         ..X........X.XX......................... 4       
cnt<8>            XX.XXXXXXXX............................. 10      
cnt<1>            XX........X............................. 3       
cnt<0>            X.........X............................. 2       
cnt<7>            XX.XXXXXX.X............................. 9       
cnt<6>            XX.XXXXX..X............................. 8       
u0/PB_sync_0      ............X....X...................... 2       
cnt<5>            XX.XXXX...X............................. 7       
N_PZ_250          ...............X...X.................... 2       
cnt<4>            XX.XXX....X............................. 6       
u1/PB_sync_1      ..................X..................... 1       
cnt<3>            XX.XX.....X............................. 5       
cnt<2>            XX.X......X............................. 4       
u0/PB_sync_1      ................X....................... 1       
pushBtnPin109_db1 
                  ...............X........................ 1       
pushBtnPin104_db1 
                  ............X........................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               18/22
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   28/28
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
u1/PB_cnt<2>                  2     FB3_1   29   I/O     (b)               
u1/PB_cnt<1>                  2     FB3_2   28   I/O     (b)               
u1/PB_cnt<0>                  1     FB3_3   27   I/O     (b)               
u0/PB_cnt<6>                  2     FB3_4        (b)     (b)               
u0/PB_cnt<5>                  2     FB3_5        (b)     (b)               
u0/PB_cnt<10>                 2     FB3_6   23   I/O     (b)               
u0/PB_cnt<4>                  2     FB3_7        (b)     (b)               
u0/PB_cnt<3>                  2     FB3_8        (b)     (b)               
u0/PB_cnt<2>                  2     FB3_9        (b)     (b)               
pushBtnPin104_db              1     FB3_10  22   I/O     (b)               
u0/PB_cnt<9>                  2     FB3_11  21   I/O     (b)               
u0/PB_cnt<8>                  2     FB3_12  20   I/O     (b)               
u0/PB_cnt<1>                  2     FB3_13       (b)     (b)               
relayACPin215                 1     FB3_14  19   I/O     O                 
u0/PB_cnt<7>                  2     FB3_15  18   I/O     (b)               
u0/PB_cnt<0>                  1     FB3_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: N_PZ_250           7: u0/PB_cnt<2>      13: u0/PB_cnt<8> 
  2: ledPin200          8: u0/PB_cnt<3>      14: u0/PB_cnt<9> 
  3: relayDCPin115      9: u0/PB_cnt<4>      15: u0/PB_sync_0.COMB 
  4: u0/PB_cnt<0>      10: u0/PB_cnt<5>      16: u1/PB_cnt<0> 
  5: u0/PB_cnt<10>     11: u0/PB_cnt<6>      17: u1/PB_cnt<1> 
  6: u0/PB_cnt<1>      12: u0/PB_cnt<7>      18: u1/PB_cnt<2> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
u1/PB_cnt<2>      X..............XXX...................... 4       
u1/PB_cnt<1>      X..............XX....................... 3       
u1/PB_cnt<0>      X..............X........................ 2       
u0/PB_cnt<6>      ...X.XXXXXX...X......................... 8       
u0/PB_cnt<5>      ...X.XXXXX....X......................... 7       
u0/PB_cnt<10>     ...XXXXXXXXXXXX......................... 12      
u0/PB_cnt<4>      ...X.XXXX.....X......................... 6       
u0/PB_cnt<3>      ...X.XXX......X......................... 5       
u0/PB_cnt<2>      ...X.XX.......X......................... 4       
pushBtnPin104_db  ...XXXXXXXXXXXX......................... 12      
u0/PB_cnt<9>      ...X.XXXXXXXXXX......................... 11      
u0/PB_cnt<8>      ...X.XXXXXXXX.X......................... 10      
u0/PB_cnt<1>      ...X.X........X......................... 3       
relayACPin215     .XX..................................... 2       
u0/PB_cnt<7>      ...X.XXXXXXX..X......................... 9       
u0/PB_cnt<0>      ...X..........X......................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               31/9
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   29/27
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
u1/PB_sync_0                  0     FB4_1   5    I/O     I                 
cnt<13>                       2     FB4_2   6    I/O     (b)               
u1/PB_cnt<10>                 2     FB4_3        (b)     (b)               
pushBtnPin109_db              1     FB4_4        (b)     (b)               
u1/PB_cnt<9>                  2     FB4_5        (b)     (b)               
u1/PB_cnt<8>                  2     FB4_6        (b)     (b)               
cnt<12>                       2     FB4_7   8    I/O     (b)               
u1/PB_cnt<7>                  2     FB4_8        (b)     (b)               
u1/PB_cnt<6>                  2     FB4_9        (b)     (b)               
u1/PB_cnt<5>                  2     FB4_10       (b)     (b)               
cnt<11>                       2     FB4_11  12   I/O     (b)               
u1/PB_cnt<4>                  2     FB4_12       (b)     (b)               
cnt<10>                       2     FB4_13  13   I/O     (b)               
cnt<9>                        2     FB4_14  14   I/O     (b)               
relayDCPin115                 2     FB4_15  16   I/O     O                 
u1/PB_cnt<3>                  2     FB4_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: N_PZ_250          12: cnt<5>             22: u1/PB_cnt<10> 
  2: cnt<0>            13: cnt<6>             23: u1/PB_cnt<1> 
  3: cnt<10>           14: cnt<7>             24: u1/PB_cnt<2> 
  4: cnt<11>           15: cnt<8>             25: u1/PB_cnt<3> 
  5: cnt<12>           16: cnt<9>             26: u1/PB_cnt<4> 
  6: cnt<13>           17: cnt_en             27: u1/PB_cnt<5> 
  7: cnt<1>            18: pushBtnPin104_db1  28: u1/PB_cnt<6> 
  8: cnt<24>           19: pushBtnPin104_db2  29: u1/PB_cnt<7> 
  9: cnt<2>            20: relayDCPin115      30: u1/PB_cnt<8> 
 10: cnt<3>            21: u1/PB_cnt<0>       31: u1/PB_cnt<9> 
 11: cnt<4>           

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
cnt<13>           .XXXXXX.XXXXXXXXX....................... 15      
u1/PB_cnt<10>     X...................XXXXXXXXXXX......... 12      
pushBtnPin109_db  X...................XXXXXXXXXXX......... 12      
u1/PB_cnt<9>      X...................X.XXXXXXXXX......... 11      
u1/PB_cnt<8>      X...................X.XXXXXXXX.......... 10      
cnt<12>           .XXXX.X.XXXXXXXXX....................... 14      
u1/PB_cnt<7>      X...................X.XXXXXXX........... 9       
u1/PB_cnt<6>      X...................X.XXXXXX............ 8       
u1/PB_cnt<5>      X...................X.XXXXX............. 7       
cnt<11>           .XXX..X.XXXXXXXXX....................... 13      
u1/PB_cnt<4>      X...................X.XXXX.............. 6       
cnt<10>           .XX...X.XXXXXXXXX....................... 12      
cnt<9>            .X....X.XXXXXXXXX....................... 11      
relayDCPin115     .......X.........XXX.................... 4       
u1/PB_cnt<3>      X...................X.XXX............... 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


N_PZ_250 <= ((pushBtnPin109_db AND NOT u1/PB_sync_1)
	OR (NOT pushBtnPin109_db AND u1/PB_sync_1));

FDCPE_cnt0: FDCPE port map (cnt(0),cnt_D(0),clkPin106,'0','0','1');
cnt_D(0) <= (cnt_en AND NOT cnt(0));

FDCPE_cnt1: FDCPE port map (cnt(1),cnt_D(1),clkPin106,'0','0','1');
cnt_D(1) <= ((cnt_en AND cnt(0) AND NOT cnt(1))
	OR (cnt_en AND NOT cnt(0) AND cnt(1)));

FTCPE_cnt2: FTCPE port map (cnt(2),cnt_T(2),clkPin106,'0','0','1');
cnt_T(2) <= ((NOT cnt_en AND cnt(2))
	OR (cnt_en AND cnt(0) AND cnt(1)));

FTCPE_cnt3: FTCPE port map (cnt(3),cnt_T(3),clkPin106,'0','0','1');
cnt_T(3) <= ((NOT cnt_en AND cnt(3))
	OR (cnt_en AND cnt(0) AND cnt(1) AND cnt(2)));

FTCPE_cnt4: FTCPE port map (cnt(4),cnt_T(4),clkPin106,'0','0','1');
cnt_T(4) <= ((NOT cnt_en AND cnt(4))
	OR (cnt_en AND cnt(0) AND cnt(1) AND cnt(2) AND cnt(3)));

FTCPE_cnt5: FTCPE port map (cnt(5),cnt_T(5),clkPin106,'0','0','1');
cnt_T(5) <= ((NOT cnt_en AND cnt(5))
	OR (cnt_en AND cnt(0) AND cnt(1) AND cnt(2) AND cnt(3) AND 
	cnt(4)));

FTCPE_cnt6: FTCPE port map (cnt(6),cnt_T(6),clkPin106,'0','0','1');
cnt_T(6) <= ((NOT cnt_en AND cnt(6))
	OR (cnt_en AND cnt(0) AND cnt(1) AND cnt(2) AND cnt(3) AND 
	cnt(4) AND cnt(5)));

FTCPE_cnt7: FTCPE port map (cnt(7),cnt_T(7),clkPin106,'0','0','1');
cnt_T(7) <= ((NOT cnt_en AND cnt(7))
	OR (cnt_en AND cnt(0) AND cnt(1) AND cnt(2) AND cnt(3) AND 
	cnt(4) AND cnt(5) AND cnt(6)));

FTCPE_cnt8: FTCPE port map (cnt(8),cnt_T(8),clkPin106,'0','0','1');
cnt_T(8) <= ((NOT cnt_en AND cnt(8))
	OR (cnt_en AND cnt(0) AND cnt(1) AND cnt(2) AND cnt(3) AND 
	cnt(4) AND cnt(5) AND cnt(6) AND cnt(7)));

FTCPE_cnt9: FTCPE port map (cnt(9),cnt_T(9),clkPin106,'0','0','1');
cnt_T(9) <= ((NOT cnt_en AND cnt(9))
	OR (cnt_en AND cnt(0) AND cnt(1) AND cnt(2) AND cnt(3) AND 
	cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8)));

FTCPE_cnt10: FTCPE port map (cnt(10),cnt_T(10),clkPin106,'0','0','1');
cnt_T(10) <= ((NOT cnt_en AND cnt(10))
	OR (cnt_en AND cnt(0) AND cnt(1) AND cnt(2) AND cnt(3) AND 
	cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND cnt(9)));

FTCPE_cnt11: FTCPE port map (cnt(11),cnt_T(11),clkPin106,'0','0','1');
cnt_T(11) <= ((NOT cnt_en AND cnt(11))
	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
	cnt(9)));

FTCPE_cnt12: FTCPE port map (cnt(12),cnt_T(12),clkPin106,'0','0','1');
cnt_T(12) <= ((NOT cnt_en AND cnt(12))
	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
	cnt(9) AND cnt(11)));

FTCPE_cnt13: FTCPE port map (cnt(13),cnt_T(13),clkPin106,'0','0','1');
cnt_T(13) <= ((NOT cnt_en AND cnt(13))
	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
	cnt(9) AND cnt(11) AND cnt(12)));

FTCPE_cnt14: FTCPE port map (cnt(14),cnt_T(14),clkPin106,'0','0','1');
cnt_T(14) <= ((NOT cnt_en AND cnt(14))
	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13)));

FTCPE_cnt15: FTCPE port map (cnt(15),cnt_T(15),clkPin106,'0','0','1');
cnt_T(15) <= ((NOT cnt_en AND cnt(15))
	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14)));

FTCPE_cnt16: FTCPE port map (cnt(16),cnt_T(16),clkPin106,'0','0','1');
cnt_T(16) <= ((NOT cnt_en AND cnt(16))
	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
	cnt(15)));

FTCPE_cnt17: FTCPE port map (cnt(17),cnt_T(17),clkPin106,'0','0','1');
cnt_T(17) <= ((NOT cnt_en AND cnt(17))
	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
	cnt(15) AND cnt(16)));

FTCPE_cnt18: FTCPE port map (cnt(18),cnt_T(18),clkPin106,'0','0','1');
cnt_T(18) <= ((NOT cnt_en AND cnt(18))
	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
	cnt(15) AND cnt(16) AND cnt(17)));

FTCPE_cnt19: FTCPE port map (cnt(19),cnt_T(19),clkPin106,'0','0','1');
cnt_T(19) <= ((NOT cnt_en AND cnt(19))
	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
	cnt(15) AND cnt(16) AND cnt(17) AND cnt(18)));

FTCPE_cnt20: FTCPE port map (cnt(20),cnt_T(20),clkPin106,'0','0','1');
cnt_T(20) <= ((NOT cnt_en AND cnt(20))
	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
	cnt(15) AND cnt(16) AND cnt(17) AND cnt(18) AND cnt(19)));

FTCPE_cnt21: FTCPE port map (cnt(21),cnt_T(21),clkPin106,'0','0','1');
cnt_T(21) <= ((NOT cnt_en AND cnt(21))
	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
	cnt(15) AND cnt(16) AND cnt(17) AND cnt(18) AND cnt(19) AND 
	cnt(20)));

FTCPE_cnt22: FTCPE port map (cnt(22),cnt_T(22),clkPin106,'0','0','1');
cnt_T(22) <= ((NOT cnt_en AND cnt(22))
	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
	cnt(15) AND cnt(16) AND cnt(17) AND cnt(18) AND cnt(19) AND 
	cnt(20) AND cnt(21)));

FTCPE_cnt23: FTCPE port map (cnt(23),cnt_T(23),clkPin106,'0','0','1');
cnt_T(23) <= ((NOT cnt_en AND cnt(23))
	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
	cnt(15) AND cnt(16) AND cnt(17) AND cnt(18) AND cnt(19) AND 
	cnt(20) AND cnt(21) AND cnt(22)));

FTCPE_cnt24: FTCPE port map (cnt(24),cnt_T(24),clkPin106,'0','0','1');
cnt_T(24) <= ((cnt(24) AND NOT cnt_en)
	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
	cnt(15) AND cnt(16) AND cnt(17) AND cnt(18) AND cnt(19) AND 
	cnt(20) AND cnt(21) AND cnt(22) AND cnt(23)));

FDCPE_cnt_en: FDCPE port map (cnt_en,NOT cnt(24),clkPin106,'0','0',cnt_en__or0000);


cnt_en__or0000 <= ((cnt(24))
	OR (NOT pushBtnPin104_db2 AND pushBtnPin104_db1)
	OR (NOT pushBtnPin109_db2 AND pushBtnPin109_db1));

FTCPE_ledPin100: FTCPE port map (ledPin100,ledPin100_T,clkPin106,'0','0','1');
ledPin100_T <= ((cnt(24) AND pushBtnPin104_db2 AND ledPin100)
	OR (NOT pushBtnPin104_db2 AND pushBtnPin104_db1 AND 
	NOT ledPin100));

FTCPE_ledPin200: FTCPE port map (ledPin200,ledPin200_T,clkPin106,'0','0','1');
ledPin200_T <= ((cnt(24) AND pushBtnPin109_db2 AND ledPin200)
	OR (NOT pushBtnPin109_db2 AND pushBtnPin109_db1 AND 
	NOT ledPin200));

FDCPE_pushBtnPin104_db1: FDCPE port map (pushBtnPin104_db1,pushBtnPin104_db,clkPin106,'0','0','1');

FDCPE_pushBtnPin104_db2: FDCPE port map (pushBtnPin104_db2,pushBtnPin104_db1,clkPin106,'0','0','1');

FTCPE_pushBtnPin104_db: FTCPE port map (pushBtnPin104_db,pushBtnPin104_db_T,clkPin106,'0','0','1');
pushBtnPin104_db_T <= (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
	u0/PB_cnt(2) AND u0/PB_cnt(3) AND u0/PB_cnt(4) AND u0/PB_cnt(5) AND 
	u0/PB_cnt(6) AND u0/PB_cnt(7) AND u0/PB_cnt(8) AND u0/PB_cnt(9) AND 
	u0/PB_cnt(10));

FDCPE_pushBtnPin109_db1: FDCPE port map (pushBtnPin109_db1,pushBtnPin109_db,clkPin106,'0','0','1');

FDCPE_pushBtnPin109_db2: FDCPE port map (pushBtnPin109_db2,pushBtnPin109_db1,clkPin106,'0','0','1');

FTCPE_pushBtnPin109_db: FTCPE port map (pushBtnPin109_db,pushBtnPin109_db_T,clkPin106,'0','0','1');
pushBtnPin109_db_T <= (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
	u1/PB_cnt(2) AND u1/PB_cnt(3) AND u1/PB_cnt(4) AND u1/PB_cnt(5) AND 
	u1/PB_cnt(6) AND u1/PB_cnt(7) AND u1/PB_cnt(8) AND u1/PB_cnt(9) AND 
	u1/PB_cnt(10));


relayACPin215 <= (ledPin200 AND relayDCPin115);

FTCPE_relayDCPin115: FTCPE port map (relayDCPin115,relayDCPin115_T,clkPin106,'0','0','1');
relayDCPin115_T <= ((cnt(24) AND pushBtnPin104_db2 AND relayDCPin115)
	OR (NOT pushBtnPin104_db2 AND pushBtnPin104_db1 AND 
	NOT relayDCPin115));

FDCPE_u0/PB_cnt0: FDCPE port map (u0/PB_cnt(0),u0/PB_cnt_D(0),clkPin106,'0','0','1');
u0/PB_cnt_D(0) <= (NOT u0/PB_cnt(0) AND u0/PB_sync_0.COMB);

FDCPE_u0/PB_cnt1: FDCPE port map (u0/PB_cnt(1),u0/PB_cnt_D(1),clkPin106,'0','0','1');
u0/PB_cnt_D(1) <= ((u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND NOT u0/PB_cnt(1))
	OR (NOT u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1)));

FDCPE_u0/PB_cnt2: FDCPE port map (u0/PB_cnt(2),u0/PB_cnt_D(2),clkPin106,'0','0','1');
u0/PB_cnt_D(2) <= (u0/PB_sync_0.COMB AND u0/PB_cnt(2))
	XOR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1));

FDCPE_u0/PB_cnt3: FDCPE port map (u0/PB_cnt(3),u0/PB_cnt_D(3),clkPin106,'0','0','1');
u0/PB_cnt_D(3) <= (u0/PB_sync_0.COMB AND u0/PB_cnt(3))
	XOR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
	u0/PB_cnt(2));

FTCPE_u0/PB_cnt4: FTCPE port map (u0/PB_cnt(4),u0/PB_cnt_T(4),clkPin106,'0','0','1');
u0/PB_cnt_T(4) <= ((NOT u0/PB_sync_0.COMB AND u0/PB_cnt(4))
	OR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
	u0/PB_cnt(2) AND u0/PB_cnt(3)));

FDCPE_u0/PB_cnt5: FDCPE port map (u0/PB_cnt(5),u0/PB_cnt_D(5),clkPin106,'0','0','1');
u0/PB_cnt_D(5) <= (u0/PB_sync_0.COMB AND u0/PB_cnt(5))
	XOR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
	u0/PB_cnt(2) AND u0/PB_cnt(3) AND u0/PB_cnt(4));

FDCPE_u0/PB_cnt6: FDCPE port map (u0/PB_cnt(6),u0/PB_cnt_D(6),clkPin106,'0','0','1');
u0/PB_cnt_D(6) <= (u0/PB_sync_0.COMB AND u0/PB_cnt(6))
	XOR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
	u0/PB_cnt(2) AND u0/PB_cnt(3) AND u0/PB_cnt(4) AND u0/PB_cnt(5));

FDCPE_u0/PB_cnt7: FDCPE port map (u0/PB_cnt(7),u0/PB_cnt_D(7),clkPin106,'0','0','1');
u0/PB_cnt_D(7) <= (u0/PB_sync_0.COMB AND u0/PB_cnt(7))
	XOR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
	u0/PB_cnt(2) AND u0/PB_cnt(3) AND u0/PB_cnt(4) AND u0/PB_cnt(5) AND 
	u0/PB_cnt(6));

FDCPE_u0/PB_cnt8: FDCPE port map (u0/PB_cnt(8),u0/PB_cnt_D(8),clkPin106,'0','0','1');
u0/PB_cnt_D(8) <= (u0/PB_sync_0.COMB AND u0/PB_cnt(8))
	XOR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
	u0/PB_cnt(2) AND u0/PB_cnt(3) AND u0/PB_cnt(4) AND u0/PB_cnt(5) AND 
	u0/PB_cnt(6) AND u0/PB_cnt(7));

FTCPE_u0/PB_cnt9: FTCPE port map (u0/PB_cnt(9),u0/PB_cnt_T(9),clkPin106,'0','0','1');
u0/PB_cnt_T(9) <= ((NOT u0/PB_sync_0.COMB AND u0/PB_cnt(9))
	OR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
	u0/PB_cnt(2) AND u0/PB_cnt(3) AND u0/PB_cnt(4) AND u0/PB_cnt(5) AND 
	u0/PB_cnt(6) AND u0/PB_cnt(7) AND u0/PB_cnt(8)));

FTCPE_u0/PB_cnt10: FTCPE port map (u0/PB_cnt(10),u0/PB_cnt_T(10),clkPin106,'0','0','1');
u0/PB_cnt_T(10) <= ((NOT u0/PB_sync_0.COMB AND u0/PB_cnt(10))
	OR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
	u0/PB_cnt(2) AND u0/PB_cnt(3) AND u0/PB_cnt(4) AND u0/PB_cnt(5) AND 
	u0/PB_cnt(6) AND u0/PB_cnt(7) AND u0/PB_cnt(8) AND u0/PB_cnt(9)));


u0/PB_sync_0.COMB <= ((pushBtnPin104_db AND NOT u0/PB_sync_1)
	OR (NOT pushBtnPin104_db AND u0/PB_sync_1));FDCPE_u0/PB_sync_0: FDCPE port map (u0/PB_sync_0,pushBtnPin104,clkPin106,'0','0','1');

FDCPE_u0/PB_sync_1: FDCPE port map (u0/PB_sync_1,u0/PB_sync_0,clkPin106,'0','0','1');

FDCPE_u1/PB_cnt0: FDCPE port map (u1/PB_cnt(0),u1/PB_cnt_D(0),clkPin106,'0','0','1');
u1/PB_cnt_D(0) <= (NOT u1/PB_cnt(0) AND N_PZ_250);

FDCPE_u1/PB_cnt1: FDCPE port map (u1/PB_cnt(1),u1/PB_cnt_D(1),clkPin106,'0','0','1');
u1/PB_cnt_D(1) <= ((u1/PB_cnt(0) AND N_PZ_250 AND NOT u1/PB_cnt(1))
	OR (NOT u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1)));

FDCPE_u1/PB_cnt2: FDCPE port map (u1/PB_cnt(2),u1/PB_cnt_D(2),clkPin106,'0','0','1');
u1/PB_cnt_D(2) <= (N_PZ_250 AND u1/PB_cnt(2))
	XOR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1));

FDCPE_u1/PB_cnt3: FDCPE port map (u1/PB_cnt(3),u1/PB_cnt_D(3),clkPin106,'0','0','1');
u1/PB_cnt_D(3) <= (N_PZ_250 AND u1/PB_cnt(3))
	XOR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
	u1/PB_cnt(2));

FTCPE_u1/PB_cnt4: FTCPE port map (u1/PB_cnt(4),u1/PB_cnt_T(4),clkPin106,'0','0','1');
u1/PB_cnt_T(4) <= ((NOT N_PZ_250 AND u1/PB_cnt(4))
	OR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
	u1/PB_cnt(2) AND u1/PB_cnt(3)));

FDCPE_u1/PB_cnt5: FDCPE port map (u1/PB_cnt(5),u1/PB_cnt_D(5),clkPin106,'0','0','1');
u1/PB_cnt_D(5) <= (N_PZ_250 AND u1/PB_cnt(5))
	XOR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
	u1/PB_cnt(2) AND u1/PB_cnt(3) AND u1/PB_cnt(4));

FDCPE_u1/PB_cnt6: FDCPE port map (u1/PB_cnt(6),u1/PB_cnt_D(6),clkPin106,'0','0','1');
u1/PB_cnt_D(6) <= (N_PZ_250 AND u1/PB_cnt(6))
	XOR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
	u1/PB_cnt(2) AND u1/PB_cnt(3) AND u1/PB_cnt(4) AND u1/PB_cnt(5));

FDCPE_u1/PB_cnt7: FDCPE port map (u1/PB_cnt(7),u1/PB_cnt_D(7),clkPin106,'0','0','1');
u1/PB_cnt_D(7) <= (N_PZ_250 AND u1/PB_cnt(7))
	XOR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
	u1/PB_cnt(2) AND u1/PB_cnt(3) AND u1/PB_cnt(4) AND u1/PB_cnt(5) AND 
	u1/PB_cnt(6));

FDCPE_u1/PB_cnt8: FDCPE port map (u1/PB_cnt(8),u1/PB_cnt_D(8),clkPin106,'0','0','1');
u1/PB_cnt_D(8) <= (N_PZ_250 AND u1/PB_cnt(8))
	XOR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
	u1/PB_cnt(2) AND u1/PB_cnt(3) AND u1/PB_cnt(4) AND u1/PB_cnt(5) AND 
	u1/PB_cnt(6) AND u1/PB_cnt(7));

FTCPE_u1/PB_cnt9: FTCPE port map (u1/PB_cnt(9),u1/PB_cnt_T(9),clkPin106,'0','0','1');
u1/PB_cnt_T(9) <= ((NOT N_PZ_250 AND u1/PB_cnt(9))
	OR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
	u1/PB_cnt(2) AND u1/PB_cnt(3) AND u1/PB_cnt(4) AND u1/PB_cnt(5) AND 
	u1/PB_cnt(6) AND u1/PB_cnt(7) AND u1/PB_cnt(8)));

FTCPE_u1/PB_cnt10: FTCPE port map (u1/PB_cnt(10),u1/PB_cnt_T(10),clkPin106,'0','0','1');
u1/PB_cnt_T(10) <= ((NOT N_PZ_250 AND u1/PB_cnt(10))
	OR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
	u1/PB_cnt(2) AND u1/PB_cnt(3) AND u1/PB_cnt(4) AND u1/PB_cnt(5) AND 
	u1/PB_cnt(6) AND u1/PB_cnt(7) AND u1/PB_cnt(8) AND u1/PB_cnt(9)));

FDCPE_u1/PB_sync_0: FDCPE port map (u1/PB_sync_0,pushBtnPin109,clkPin106,'0','0','1');

FDCPE_u1/PB_sync_1: FDCPE port map (u1/PB_sync_1,u1/PB_sync_0,clkPin106,'0','0','1');


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C64A-5-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC2C64A-5-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 clkPin106                        23 WPU                           
  2 WPU                              24 TDO                           
  3 WPU                              25 GND                           
  4 GND                              26 VCCIO-3.3                     
  5 pushBtnPin109                    27 WPU                           
  6 WPU                              28 WPU                           
  7 VCCIO-3.3                        29 WPU                           
  8 WPU                              30 WPU                           
  9 TDI                              31 WPU                           
 10 TMS                              32 WPU                           
 11 TCK                              33 WPU                           
 12 WPU                              34 WPU                           
 13 WPU                              35 VCCAUX                        
 14 WPU                              36 WPU                           
 15 VCC                              37 WPU                           
 16 relayDCPin115                    38 ledPin200                     
 17 GND                              39 ledPin100                     
 18 WPU                              40 WPU                           
 19 relayACPin215                    41 WPU                           
 20 WPU                              42 WPU                           
 21 WPU                              43 pushBtnPin104                 
 22 WPU                              44 WPU                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c64a-5-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : PULLUP
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : PULLUP
Default Voltage Standard for All Outputs    : LVCMOS33
Input Limit                                 : 32
Pterm Limit                                 : 28
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
