-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity relu_2 is
port (
    ap_ready : OUT STD_LOGIC;
    data_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (13 downto 0) );
end;


architecture behav of relu_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv14_1FFF : STD_LOGIC_VECTOR (13 downto 0) := "01111111111111";
    constant ap_const_lv14_2000 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_10_fu_68_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_11_4_fu_88_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_80_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_4_fu_98_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_60_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_4_fu_104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_4_fu_110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not38_i_4_fu_128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newsignbit_0_not_i_4_fu_122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge39_i_4_fu_134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_fu_140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_not_fu_152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_4_fu_146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_4_fu_72_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_20_4_fu_54_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge2_fu_158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_4_mux_fu_164_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_4_18_fu_172_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp1_fu_186_p3 : STD_LOGIC_VECTOR (13 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= 
        sel_tmp1_fu_186_p3 when (tmp_20_4_fu_54_p2(0) = '1') else 
        ap_const_lv14_0;
    brmerge2_fu_158_p2 <= (underflow_4_not_fu_152_p2 or overflow_4_fu_116_p2);
    brmerge39_i_4_fu_134_p2 <= (p_not38_i_4_fu_128_p2 or newsignbit_0_not_i_4_fu_122_p2);
    brmerge_i_4_fu_104_p2 <= (tmp_11_fu_80_p3 or p_not_i_4_fu_98_p2);
    brmerge_i_i_4_fu_146_p2 <= (underflow_4_fu_140_p2 or overflow_4_fu_116_p2);
    newsignbit_0_not_i_4_fu_122_p2 <= (tmp_11_fu_80_p3 xor ap_const_lv1_1);
    overflow_4_fu_116_p2 <= (tmp_24_4_fu_110_p2 and brmerge_i_4_fu_104_p2);
    p_Result_11_4_fu_88_p4 <= data_4_V_read(15 downto 11);
    p_Val2_7_4_18_fu_172_p3 <= 
        ap_const_lv14_2000 when (underflow_4_fu_140_p2(0) = '1') else 
        p_Val2_7_4_fu_72_p3;
    p_Val2_7_4_fu_72_p3 <= (tmp_10_fu_68_p1 & ap_const_lv3_0);
    p_Val2_7_4_mux_fu_164_p3 <= 
        ap_const_lv14_1FFF when (brmerge_i_i_4_fu_146_p2(0) = '1') else 
        p_Val2_7_4_fu_72_p3;
    p_not38_i_4_fu_128_p2 <= "0" when (p_Result_11_4_fu_88_p4 = ap_const_lv5_1F) else "1";
    p_not_i_4_fu_98_p2 <= "0" when (p_Result_11_4_fu_88_p4 = ap_const_lv5_0) else "1";
    sel_tmp1_fu_186_p3 <= 
        p_Val2_7_4_mux_fu_164_p3 when (sel_tmp_fu_180_p2(0) = '1') else 
        p_Val2_7_4_18_fu_172_p3;
    sel_tmp_fu_180_p2 <= (tmp_20_4_fu_54_p2 and brmerge2_fu_158_p2);
    tmp_10_fu_68_p1 <= data_4_V_read(11 - 1 downto 0);
    tmp_11_fu_80_p3 <= data_4_V_read(10 downto 10);
    tmp_20_4_fu_54_p2 <= "1" when (signed(data_4_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_24_4_fu_110_p2 <= (tmp_9_fu_60_p3 xor ap_const_lv1_1);
    tmp_9_fu_60_p3 <= data_4_V_read(15 downto 15);
    underflow_4_fu_140_p2 <= (tmp_9_fu_60_p3 and brmerge39_i_4_fu_134_p2);
    underflow_4_not_fu_152_p2 <= (underflow_4_fu_140_p2 xor ap_const_lv1_1);
end behav;
