/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] _00_;
  reg [3:0] _01_;
  wire [4:0] _02_;
  wire [10:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [20:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [17:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_37z;
  wire [10:0] celloutsig_0_38z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [10:0] celloutsig_0_41z;
  wire [7:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [8:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [14:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_92z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [10:0] _03_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 11'h000;
    else _03_ <= celloutsig_0_15z[10:0];
  assign out_data[11:1] = _03_;
  assign celloutsig_0_6z = ~(celloutsig_0_1z[12] & celloutsig_0_5z[2]);
  assign celloutsig_0_8z = ~(in_data[86] & 1'h1);
  assign celloutsig_1_11z = ~celloutsig_1_0z[2];
  assign celloutsig_0_24z = ~celloutsig_0_16z;
  assign celloutsig_0_9z = ~((1'h1 | celloutsig_0_2z) & 1'h1);
  assign celloutsig_1_6z = ~((celloutsig_1_2z | celloutsig_1_2z) & celloutsig_1_3z);
  assign celloutsig_0_63z = ~((celloutsig_0_47z[4] | celloutsig_0_58z) & (celloutsig_0_27z[1] | 1'h0));
  assign celloutsig_1_3z = ~((celloutsig_1_0z[0] | celloutsig_1_1z[7]) & (celloutsig_1_2z | celloutsig_1_0z[2]));
  assign celloutsig_1_7z = ~((in_data[189] | celloutsig_1_4z[1]) & (celloutsig_1_1z[15] | celloutsig_1_1z[12]));
  assign celloutsig_1_10z = ~((celloutsig_1_4z[1] | celloutsig_1_6z) & (celloutsig_1_5z | celloutsig_1_0z[1]));
  assign celloutsig_1_18z = ~((celloutsig_1_17z[0] | celloutsig_1_3z) & (in_data[148] | celloutsig_1_17z[2]));
  assign celloutsig_0_26z = ~((celloutsig_0_21z | 1'h1) & (celloutsig_0_19z | celloutsig_0_8z));
  assign celloutsig_0_20z = ~(celloutsig_0_10z[2] ^ celloutsig_0_41z[2]);
  assign celloutsig_0_47z = { celloutsig_0_17z[8:5], celloutsig_0_15z[4], celloutsig_0_17z[3:0] } + { 2'h3, celloutsig_0_15z[12:7], celloutsig_0_23z };
  assign celloutsig_0_31z = { celloutsig_0_3z[9:1], celloutsig_0_5z } + { 3'h7, celloutsig_0_15z[12:4], celloutsig_0_14z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_25z[6:4], celloutsig_0_20z };
  reg [4:0] _20_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 5'h00;
    else _20_ <= { in_data[63:60], celloutsig_0_9z };
  assign { _02_[4:3], _00_[2], celloutsig_0_41z[2], _02_[0] } = _20_;
  assign celloutsig_0_3z = { celloutsig_0_1z[14:11], 7'h7f } * in_data[54:44];
  assign celloutsig_0_64z = { celloutsig_0_27z[3:2], celloutsig_0_3z, celloutsig_0_40z, celloutsig_0_63z } * { celloutsig_0_31z, celloutsig_0_23z, celloutsig_0_16z };
  assign celloutsig_0_92z = { celloutsig_0_38z[7:5], celloutsig_0_44z, celloutsig_0_45z } * { celloutsig_0_64z[13:3], celloutsig_0_18z };
  assign celloutsig_1_1z = in_data[130:114] * in_data[152:136];
  assign celloutsig_0_10z = { celloutsig_0_5z[1:0], celloutsig_0_4z, celloutsig_0_4z } * in_data[74:71];
  assign celloutsig_1_17z = { celloutsig_1_4z[0], celloutsig_1_14z, celloutsig_1_3z } * { celloutsig_1_0z[2:1], celloutsig_1_7z };
  assign celloutsig_0_25z = { celloutsig_0_0z[8:3], celloutsig_0_16z, celloutsig_0_6z } * { celloutsig_0_0z[6:2], celloutsig_0_24z, 1'h1, celloutsig_0_4z };
  assign celloutsig_0_33z = celloutsig_0_1z[17:13] != { in_data[72:69], celloutsig_0_9z };
  assign celloutsig_0_4z = { celloutsig_0_3z[9:6], celloutsig_0_2z } != celloutsig_0_1z[17:13];
  assign celloutsig_1_5z = in_data[171:156] != { celloutsig_1_1z[16:2], celloutsig_1_3z };
  assign celloutsig_0_18z = celloutsig_0_5z[2:0] != { _02_[4:3], _00_[2] };
  assign celloutsig_0_19z = 3'h7 != { celloutsig_0_5z[1:0], celloutsig_0_8z };
  assign celloutsig_1_0z = ~ in_data[185:183];
  assign celloutsig_1_19z = ~ in_data[168:166];
  assign celloutsig_0_40z = & celloutsig_0_12z[18:0];
  assign celloutsig_1_14z = & { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_0_23z = & { celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_0_29z = & celloutsig_0_12z[10:0];
  assign celloutsig_0_45z = ^ { celloutsig_0_31z[2:1], celloutsig_0_18z };
  assign celloutsig_0_14z = ^ { 5'h00, celloutsig_0_4z };
  assign celloutsig_0_21z = ^ { celloutsig_0_12z[4:3], celloutsig_0_4z };
  assign celloutsig_0_44z = { celloutsig_0_31z[10:9], celloutsig_0_18z, celloutsig_0_23z, _01_ } >> { _01_, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_33z, celloutsig_0_14z };
  assign celloutsig_0_37z = { in_data[81:77], celloutsig_0_24z, 1'h0, celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_14z } << { _01_[2:0], celloutsig_0_2z, celloutsig_0_33z, celloutsig_0_24z, celloutsig_0_5z };
  assign celloutsig_0_5z = 4'hf << celloutsig_0_0z[5:2];
  assign celloutsig_0_38z = { celloutsig_0_37z, celloutsig_0_26z } >>> { celloutsig_0_11z[9], 7'h00, celloutsig_0_11z[1], celloutsig_0_11z[1], celloutsig_0_24z };
  assign celloutsig_0_12z = { in_data[76:59], 1'h1, celloutsig_0_8z, 1'h1 } >>> { celloutsig_0_1z[16:11], 8'hff, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[38:28] ~^ in_data[75:65];
  assign celloutsig_1_4z = { celloutsig_1_1z[4:1], celloutsig_1_3z } ~^ celloutsig_1_1z[15:11];
  assign celloutsig_0_27z = celloutsig_0_3z[7:4] ~^ { celloutsig_0_17z[2:1], celloutsig_0_26z, celloutsig_0_26z };
  assign celloutsig_0_58z = ~((celloutsig_0_1z[11] & 1'h1) | (celloutsig_0_4z & celloutsig_0_16z));
  assign celloutsig_1_2z = ~((celloutsig_1_0z[1] & celloutsig_1_0z[1]) | (celloutsig_1_1z[11] & celloutsig_1_0z[0]));
  assign celloutsig_0_16z = ~((celloutsig_0_5z[2] & in_data[52]) | (celloutsig_0_8z & celloutsig_0_6z));
  assign celloutsig_0_2z = ~((in_data[25] & 1'h1) | (celloutsig_0_0z[4] & in_data[35]));
  assign celloutsig_0_15z[2] = ~ celloutsig_0_3z[2];
  assign celloutsig_0_15z[3] = ~ celloutsig_0_3z[3];
  assign celloutsig_0_15z[4] = ~ celloutsig_0_3z[4];
  assign celloutsig_0_15z[5] = ~ celloutsig_0_3z[5];
  assign celloutsig_0_15z[6] = ~ celloutsig_0_3z[6];
  assign celloutsig_0_15z[7] = ~ celloutsig_0_3z[7];
  assign celloutsig_0_15z[8] = ~ celloutsig_0_3z[8];
  assign celloutsig_0_1z[17:11] = celloutsig_0_0z[9:3] ~^ in_data[29:23];
  assign { celloutsig_0_11z[12:9], celloutsig_0_11z[1] } = ~ { celloutsig_0_1z[14:11], celloutsig_0_2z };
  assign { celloutsig_0_17z[11:5], celloutsig_0_17z[3:0] } = { celloutsig_0_1z[17:11], celloutsig_0_5z } ~^ { celloutsig_0_15z[11:5], celloutsig_0_15z[3:0] };
  assign { celloutsig_0_15z[12:9], celloutsig_0_15z[1:0] } = { celloutsig_0_11z[12:9], celloutsig_0_11z[1], celloutsig_0_11z[1] } ~^ { _02_[0], celloutsig_0_14z, celloutsig_0_3z[10:9], celloutsig_0_3z[1:0] };
  assign _00_[1:0] = { celloutsig_0_41z[2], celloutsig_0_4z };
  assign _02_[2:1] = { _00_[2], celloutsig_0_41z[2] };
  assign { celloutsig_0_11z[8:2], celloutsig_0_11z[0] } = { 7'h00, celloutsig_0_11z[1] };
  assign celloutsig_0_15z[15:13] = 3'h7;
  assign celloutsig_0_17z[4] = celloutsig_0_15z[4];
  assign celloutsig_0_1z[10:0] = 11'h7ff;
  assign { out_data[128], out_data[98:96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, 1'h0 };
endmodule
