<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1036" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1036{left:601px;bottom:68px;letter-spacing:0.11px;}
#t2_1036{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1036{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1036{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1036{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1036{left:69px;bottom:807px;letter-spacing:0.13px;}
#t7_1036{left:69px;bottom:785px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t8_1036{left:69px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_1036{left:69px;bottom:751px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#ta_1036{left:777px;bottom:758px;}
#tb_1036{left:792px;bottom:751px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tc_1036{left:69px;bottom:734px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#td_1036{left:69px;bottom:717px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#te_1036{left:69px;bottom:701px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_1036{left:69px;bottom:676px;letter-spacing:-0.1px;word-spacing:-0.47px;}
#tg_1036{left:69px;bottom:659px;letter-spacing:0.04px;word-spacing:-0.72px;}
#th_1036{left:69px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_1036{left:69px;bottom:626px;letter-spacing:-0.17px;}
#tj_1036{left:69px;bottom:601px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_1036{left:69px;bottom:584px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#tl_1036{left:69px;bottom:568px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tm_1036{left:69px;bottom:543px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_1036{left:69px;bottom:526px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#to_1036{left:69px;bottom:510px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_1036{left:69px;bottom:485px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_1036{left:69px;bottom:448px;letter-spacing:0.13px;word-spacing:-0.07px;}
#tr_1036{left:69px;bottom:426px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ts_1036{left:69px;bottom:409px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#tt_1036{left:69px;bottom:392px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#tu_1036{left:69px;bottom:375px;letter-spacing:-0.13px;}
#tv_1036{left:101px;bottom:382px;}
#tw_1036{left:116px;bottom:375px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_1036{left:69px;bottom:358px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#ty_1036{left:69px;bottom:342px;letter-spacing:-0.15px;}
#tz_1036{left:111px;bottom:348px;letter-spacing:0.01px;}
#t10_1036{left:131px;bottom:342px;letter-spacing:-0.28px;word-spacing:-0.29px;}
#t11_1036{left:69px;bottom:305px;letter-spacing:0.13px;}
#t12_1036{left:69px;bottom:282px;letter-spacing:-0.12px;}
#t13_1036{left:69px;bottom:264px;letter-spacing:-0.13px;}
#t14_1036{left:69px;bottom:245px;letter-spacing:-0.13px;}
#t15_1036{left:69px;bottom:227px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t16_1036{left:69px;bottom:209px;letter-spacing:-0.12px;}
#t17_1036{left:69px;bottom:190px;letter-spacing:-0.12px;}
#t18_1036{left:69px;bottom:153px;letter-spacing:0.14px;word-spacing:-0.08px;}
#t19_1036{left:69px;bottom:131px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_1036{left:74px;bottom:1059px;letter-spacing:-0.15px;}
#t1b_1036{left:198px;bottom:1059px;letter-spacing:-0.12px;}
#t1c_1036{left:390px;bottom:1059px;letter-spacing:-0.1px;}
#t1d_1036{left:390px;bottom:1043px;letter-spacing:-0.15px;}
#t1e_1036{left:454px;bottom:1059px;letter-spacing:-0.15px;}
#t1f_1036{left:454px;bottom:1043px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1g_1036{left:533px;bottom:1059px;letter-spacing:-0.12px;}
#t1h_1036{left:74px;bottom:1020px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1i_1036{left:198px;bottom:1020px;letter-spacing:-0.14px;}
#t1j_1036{left:390px;bottom:1020px;letter-spacing:-0.1px;}
#t1k_1036{left:454px;bottom:1020px;letter-spacing:-0.11px;}
#t1l_1036{left:533px;bottom:1020px;letter-spacing:-0.12px;}
#t1m_1036{left:533px;bottom:1004px;letter-spacing:-0.11px;}
#t1n_1036{left:533px;bottom:987px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1o_1036{left:74px;bottom:964px;letter-spacing:-0.13px;}
#t1p_1036{left:198px;bottom:964px;letter-spacing:-0.15px;}
#t1q_1036{left:254px;bottom:971px;}
#t1r_1036{left:264px;bottom:964px;letter-spacing:-0.14px;}
#t1s_1036{left:70px;bottom:885px;letter-spacing:-0.14px;}
#t1t_1036{left:69px;bottom:866px;letter-spacing:-0.11px;}
#t1u_1036{left:390px;bottom:964px;letter-spacing:-0.1px;}
#t1v_1036{left:454px;bottom:964px;letter-spacing:-0.1px;}
#t1w_1036{left:533px;bottom:964px;letter-spacing:-0.12px;}
#t1x_1036{left:533px;bottom:947px;letter-spacing:-0.12px;}
#t1y_1036{left:533px;bottom:930px;letter-spacing:-0.11px;}
#t1z_1036{left:533px;bottom:914px;letter-spacing:-0.11px;word-spacing:-0.02px;}

.s1_1036{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1036{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1036{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1036{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1036{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1036{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_1036{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1036{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_1036{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_1036{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1036" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1036Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1036" style="-webkit-user-select: none;"><object width="935" height="1210" data="1036/1036.svg" type="image/svg+xml" id="pdf1036" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1036" class="t s1_1036">FSTENV/FNSTENV—Store x87 FPU Environment </span>
<span id="t2_1036" class="t s2_1036">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_1036" class="t s1_1036">3-440 </span><span id="t4_1036" class="t s1_1036">Vol. 2A </span>
<span id="t5_1036" class="t s3_1036">FSTENV/FNSTENV—Store x87 FPU Environment </span>
<span id="t6_1036" class="t s4_1036">Description </span>
<span id="t7_1036" class="t s5_1036">Saves the current FPU operating environment at the memory location specified with the destination operand, and </span>
<span id="t8_1036" class="t s5_1036">then masks all floating-point exceptions. The FPU operating environment consists of the FPU control word, status </span>
<span id="t9_1036" class="t s5_1036">word, tag word, instruction pointer, data pointer, and last opcode. Figures 8-9 through 8-12 in the Intel </span>
<span id="ta_1036" class="t s6_1036">® </span>
<span id="tb_1036" class="t s5_1036">64 and </span>
<span id="tc_1036" class="t s5_1036">IA-32 Architectures Software Developer’s Manual, Volume 1, show the layout in memory of the stored environ- </span>
<span id="td_1036" class="t s5_1036">ment, depending on the operating mode of the processor (protected or real) and the current operand-size attribute </span>
<span id="te_1036" class="t s5_1036">(16-bit or 32-bit). In virtual-8086 mode, the real mode layouts are used. </span>
<span id="tf_1036" class="t s5_1036">The FSTENV instruction checks for and handles any pending unmasked floating-point exceptions before storing </span>
<span id="tg_1036" class="t s5_1036">the FPU environment; the FNSTENV instruction does not. The saved image reflects the state of the FPU after all </span>
<span id="th_1036" class="t s5_1036">floating-point instructions preceding the FSTENV/FNSTENV instruction in the instruction stream have been </span>
<span id="ti_1036" class="t s5_1036">executed. </span>
<span id="tj_1036" class="t s5_1036">These instructions are often used by exception handlers because they provide access to the FPU instruction and </span>
<span id="tk_1036" class="t s5_1036">data pointers. The environment is typically saved in the stack. Masking all exceptions after saving the environment </span>
<span id="tl_1036" class="t s5_1036">prevents floating-point exceptions from interrupting the exception handler. </span>
<span id="tm_1036" class="t s5_1036">The assembler issues two instructions for the FSTENV instruction (an FWAIT instruction followed by an FNSTENV </span>
<span id="tn_1036" class="t s5_1036">instruction), and the processor executes each of these instructions separately. If an exception is generated for </span>
<span id="to_1036" class="t s5_1036">either of these instructions, the save EIP points to the instruction that caused the exception. </span>
<span id="tp_1036" class="t s5_1036">This instruction’s operation is the same in non-64-bit modes and 64-bit mode. </span>
<span id="tq_1036" class="t s4_1036">IA-32 Architecture Compatibility </span>
<span id="tr_1036" class="t s5_1036">When operating a Pentium or Intel486 processor in MS-DOS compatibility mode, it is possible (under unusual </span>
<span id="ts_1036" class="t s5_1036">circumstances) for an FNSTENV instruction to be interrupted prior to being executed to handle a pending FPU </span>
<span id="tt_1036" class="t s5_1036">exception. See the section titled “No-Wait FPU Instructions Can Get FPU Interrupt in Window” in Appendix D of the </span>
<span id="tu_1036" class="t s5_1036">Intel </span>
<span id="tv_1036" class="t s6_1036">® </span>
<span id="tw_1036" class="t s5_1036">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for a description of these circum- </span>
<span id="tx_1036" class="t s5_1036">stances. An FNSTENV instruction cannot be interrupted in this way on later Intel processors, except for the Intel </span>
<span id="ty_1036" class="t s5_1036">Quark </span>
<span id="tz_1036" class="t s6_1036">TM </span>
<span id="t10_1036" class="t s5_1036">X1000 processor. </span>
<span id="t11_1036" class="t s4_1036">Operation </span>
<span id="t12_1036" class="t s7_1036">DEST[FPUControlWord] := FPUControlWord; </span>
<span id="t13_1036" class="t s7_1036">DEST[FPUStatusWord] := FPUStatusWord; </span>
<span id="t14_1036" class="t s7_1036">DEST[FPUTagWord] := FPUTagWord; </span>
<span id="t15_1036" class="t s7_1036">DEST[FPUDataPointer] := FPUDataPointer; </span>
<span id="t16_1036" class="t s7_1036">DEST[FPUInstructionPointer] := FPUInstructionPointer; </span>
<span id="t17_1036" class="t s7_1036">DEST[FPULastInstructionOpcode] := FPULastInstructionOpcode; </span>
<span id="t18_1036" class="t s4_1036">FPU Flags Affected </span>
<span id="t19_1036" class="t s5_1036">The C0, C1, C2, and C3 are undefined. </span>
<span id="t1a_1036" class="t s8_1036">Opcode </span><span id="t1b_1036" class="t s8_1036">Instruction </span><span id="t1c_1036" class="t s8_1036">64-Bit </span>
<span id="t1d_1036" class="t s8_1036">Mode </span>
<span id="t1e_1036" class="t s8_1036">Compat/ </span>
<span id="t1f_1036" class="t s8_1036">Leg Mode </span>
<span id="t1g_1036" class="t s8_1036">Description </span>
<span id="t1h_1036" class="t s7_1036">9B D9 /6 </span><span id="t1i_1036" class="t s7_1036">FSTENV m14/28byte </span><span id="t1j_1036" class="t s7_1036">Valid </span><span id="t1k_1036" class="t s7_1036">Valid </span><span id="t1l_1036" class="t s7_1036">Store FPU environment to m14byte or m28byte </span>
<span id="t1m_1036" class="t s7_1036">after checking for pending unmasked floating-point </span>
<span id="t1n_1036" class="t s7_1036">exceptions. Then mask all floating-point exceptions. </span>
<span id="t1o_1036" class="t s7_1036">D9 /6 </span><span id="t1p_1036" class="t s7_1036">FNSTENV </span>
<span id="t1q_1036" class="t s9_1036">1 </span>
<span id="t1r_1036" class="t s7_1036">m14/28byte </span>
<span id="t1s_1036" class="t sa_1036">NOTES: </span>
<span id="t1t_1036" class="t s7_1036">1. See IA-32 Architecture Compatibility section below. </span>
<span id="t1u_1036" class="t s7_1036">Valid </span><span id="t1v_1036" class="t s7_1036">Valid </span><span id="t1w_1036" class="t s7_1036">Store FPU environment to m14byte or m28byte </span>
<span id="t1x_1036" class="t s7_1036">without checking for pending unmasked floating- </span>
<span id="t1y_1036" class="t s7_1036">point exceptions. Then mask all floating- </span>
<span id="t1z_1036" class="t s7_1036">point exceptions. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
