WCD9335_CDC_RX1_RX_PATH_CTL,VAR_0
WCD9335_CDC_RX1_RX_PATH_MIX_CTL,VAR_1
WCD9335_CDC_RX_PGA_MUTE_DISABLE,VAR_2
WCD9335_CDC_RX_PGA_MUTE_EN_MASK,VAR_3
dev_get_drvdata,FUNC_0
snd_soc_component_update_bits,FUNC_1
snd_soc_dapm_to_component,FUNC_2
usleep_range,FUNC_3
wcd9335_codec_hph_post_pa_config,FUNC_4
wcd9335_codec_enable_hphl_pa,FUNC_5
w,VAR_4
kc,VAR_5
event,VAR_6
comp,VAR_7
wcd,VAR_8
hph_mode,VAR_9
