--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Board232.twx Board232.ncd -o Board232.twr Board232.pcf -ucf
Board232.ucf

Design file:              Board232.ncd
Physical constraint file: Board232.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock btn<0>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<1>      |    4.044(R)|    3.272(R)|clk               |   0.000|
sw<0>       |    9.670(R)|    3.352(R)|clk               |   0.000|
sw<1>       |    9.035(R)|    3.157(R)|clk               |   0.000|
sw<2>       |   13.472(R)|    2.469(R)|clk               |   0.000|
sw<3>       |   13.356(R)|    2.080(R)|clk               |   0.000|
sw<4>       |   12.962(R)|    2.470(R)|clk               |   0.000|
sw<5>       |   10.964(R)|    3.306(R)|clk               |   0.000|
sw<6>       |   11.234(R)|    2.834(R)|clk               |   0.000|
sw<7>       |   11.176(R)|    4.131(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock btn<3>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<1>      |    4.083(R)|    3.223(R)|clk               |   0.000|
sw<0>       |    9.709(R)|    3.303(R)|clk               |   0.000|
sw<1>       |    9.074(R)|    3.108(R)|clk               |   0.000|
sw<2>       |   13.511(R)|    2.420(R)|clk               |   0.000|
sw<3>       |   13.395(R)|    2.031(R)|clk               |   0.000|
sw<4>       |   13.001(R)|    2.421(R)|clk               |   0.000|
sw<5>       |   11.003(R)|    3.257(R)|clk               |   0.000|
sw<6>       |   11.273(R)|    2.785(R)|clk               |   0.000|
sw<7>       |   11.215(R)|    4.082(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock btn<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |   10.453(R)|clk               |   0.000|
led<1>      |   11.106(R)|clk               |   0.000|
led<2>      |   10.288(R)|clk               |   0.000|
led<3>      |   10.325(R)|clk               |   0.000|
led<4>      |   10.659(R)|clk               |   0.000|
led<5>      |   11.927(R)|clk               |   0.000|
led<6>      |   10.291(R)|clk               |   0.000|
led<7>      |   12.167(R)|clk               |   0.000|
seg<0>      |   15.558(R)|clk               |   0.000|
seg<1>      |   15.231(R)|clk               |   0.000|
seg<2>      |   15.611(R)|clk               |   0.000|
seg<3>      |   15.587(R)|clk               |   0.000|
seg<4>      |   14.793(R)|clk               |   0.000|
seg<5>      |   14.698(R)|clk               |   0.000|
seg<6>      |   15.591(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock btn<3> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |   10.404(R)|clk               |   0.000|
led<1>      |   11.057(R)|clk               |   0.000|
led<2>      |   10.239(R)|clk               |   0.000|
led<3>      |   10.276(R)|clk               |   0.000|
led<4>      |   10.610(R)|clk               |   0.000|
led<5>      |   11.878(R)|clk               |   0.000|
led<6>      |   10.242(R)|clk               |   0.000|
led<7>      |   12.118(R)|clk               |   0.000|
seg<0>      |   15.509(R)|clk               |   0.000|
seg<1>      |   15.182(R)|clk               |   0.000|
seg<2>      |   15.562(R)|clk               |   0.000|
seg<3>      |   15.538(R)|clk               |   0.000|
seg<4>      |   14.744(R)|clk               |   0.000|
seg<5>      |   14.649(R)|clk               |   0.000|
seg<6>      |   15.542(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |   10.057(R)|mclk_BUFGP        |   0.000|
an<1>       |    9.841(R)|mclk_BUFGP        |   0.000|
an<2>       |   10.194(R)|mclk_BUFGP        |   0.000|
an<3>       |    9.316(R)|mclk_BUFGP        |   0.000|
seg<0>      |   12.025(R)|mclk_BUFGP        |   0.000|
seg<1>      |   11.970(R)|mclk_BUFGP        |   0.000|
seg<2>      |   12.078(R)|mclk_BUFGP        |   0.000|
seg<3>      |   12.051(R)|mclk_BUFGP        |   0.000|
seg<4>      |   11.179(R)|mclk_BUFGP        |   0.000|
seg<5>      |   11.410(R)|mclk_BUFGP        |   0.000|
seg<6>      |   11.878(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock btn<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<0>         |   16.244|         |         |         |
btn<3>         |   16.244|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<0>         |   16.244|         |         |         |
btn<3>         |   16.244|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    3.847|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun May  1 17:38:23 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 238 MB



