
quadrocopter_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000021ac  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080022e8  080022e8  000122e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002340  08002340  00012340  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002344  08002344  00012344  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000003c  20000000  08002348  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000080  2000003c  08002384  0002003c  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  200000bc  08002384  000200bc  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00007319  00000000  00000000  00020065  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001570  00000000  00000000  0002737e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000928  00000000  00000000  000288f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000830  00000000  00000000  00029218  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000322f  00000000  00000000  00029a48  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002ae0  00000000  00000000  0002cc77  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  0002f757  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002604  00000000  00000000  0002f7d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00031ddc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	2000003c 	.word	0x2000003c
 8000158:	00000000 	.word	0x00000000
 800015c:	080022d0 	.word	0x080022d0

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000040 	.word	0x20000040
 8000178:	080022d0 	.word	0x080022d0

0800017c <__aeabi_frsub>:
 800017c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000180:	e002      	b.n	8000188 <__addsf3>
 8000182:	bf00      	nop

08000184 <__aeabi_fsub>:
 8000184:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000188 <__addsf3>:
 8000188:	0042      	lsls	r2, r0, #1
 800018a:	bf1f      	itttt	ne
 800018c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000190:	ea92 0f03 	teqne	r2, r3
 8000194:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000198:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800019c:	d06a      	beq.n	8000274 <__addsf3+0xec>
 800019e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80001a2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80001a6:	bfc1      	itttt	gt
 80001a8:	18d2      	addgt	r2, r2, r3
 80001aa:	4041      	eorgt	r1, r0
 80001ac:	4048      	eorgt	r0, r1
 80001ae:	4041      	eorgt	r1, r0
 80001b0:	bfb8      	it	lt
 80001b2:	425b      	neglt	r3, r3
 80001b4:	2b19      	cmp	r3, #25
 80001b6:	bf88      	it	hi
 80001b8:	4770      	bxhi	lr
 80001ba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80001be:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001c2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001c6:	bf18      	it	ne
 80001c8:	4240      	negne	r0, r0
 80001ca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001d2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001d6:	bf18      	it	ne
 80001d8:	4249      	negne	r1, r1
 80001da:	ea92 0f03 	teq	r2, r3
 80001de:	d03f      	beq.n	8000260 <__addsf3+0xd8>
 80001e0:	f1a2 0201 	sub.w	r2, r2, #1
 80001e4:	fa41 fc03 	asr.w	ip, r1, r3
 80001e8:	eb10 000c 	adds.w	r0, r0, ip
 80001ec:	f1c3 0320 	rsb	r3, r3, #32
 80001f0:	fa01 f103 	lsl.w	r1, r1, r3
 80001f4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001f8:	d502      	bpl.n	8000200 <__addsf3+0x78>
 80001fa:	4249      	negs	r1, r1
 80001fc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000200:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000204:	d313      	bcc.n	800022e <__addsf3+0xa6>
 8000206:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800020a:	d306      	bcc.n	800021a <__addsf3+0x92>
 800020c:	0840      	lsrs	r0, r0, #1
 800020e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000212:	f102 0201 	add.w	r2, r2, #1
 8000216:	2afe      	cmp	r2, #254	; 0xfe
 8000218:	d251      	bcs.n	80002be <__addsf3+0x136>
 800021a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800021e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000222:	bf08      	it	eq
 8000224:	f020 0001 	biceq.w	r0, r0, #1
 8000228:	ea40 0003 	orr.w	r0, r0, r3
 800022c:	4770      	bx	lr
 800022e:	0049      	lsls	r1, r1, #1
 8000230:	eb40 0000 	adc.w	r0, r0, r0
 8000234:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000238:	f1a2 0201 	sub.w	r2, r2, #1
 800023c:	d1ed      	bne.n	800021a <__addsf3+0x92>
 800023e:	fab0 fc80 	clz	ip, r0
 8000242:	f1ac 0c08 	sub.w	ip, ip, #8
 8000246:	ebb2 020c 	subs.w	r2, r2, ip
 800024a:	fa00 f00c 	lsl.w	r0, r0, ip
 800024e:	bfaa      	itet	ge
 8000250:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000254:	4252      	neglt	r2, r2
 8000256:	4318      	orrge	r0, r3
 8000258:	bfbc      	itt	lt
 800025a:	40d0      	lsrlt	r0, r2
 800025c:	4318      	orrlt	r0, r3
 800025e:	4770      	bx	lr
 8000260:	f092 0f00 	teq	r2, #0
 8000264:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000268:	bf06      	itte	eq
 800026a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800026e:	3201      	addeq	r2, #1
 8000270:	3b01      	subne	r3, #1
 8000272:	e7b5      	b.n	80001e0 <__addsf3+0x58>
 8000274:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000278:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800027c:	bf18      	it	ne
 800027e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000282:	d021      	beq.n	80002c8 <__addsf3+0x140>
 8000284:	ea92 0f03 	teq	r2, r3
 8000288:	d004      	beq.n	8000294 <__addsf3+0x10c>
 800028a:	f092 0f00 	teq	r2, #0
 800028e:	bf08      	it	eq
 8000290:	4608      	moveq	r0, r1
 8000292:	4770      	bx	lr
 8000294:	ea90 0f01 	teq	r0, r1
 8000298:	bf1c      	itt	ne
 800029a:	2000      	movne	r0, #0
 800029c:	4770      	bxne	lr
 800029e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80002a2:	d104      	bne.n	80002ae <__addsf3+0x126>
 80002a4:	0040      	lsls	r0, r0, #1
 80002a6:	bf28      	it	cs
 80002a8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80002ac:	4770      	bx	lr
 80002ae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80002b2:	bf3c      	itt	cc
 80002b4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80002b8:	4770      	bxcc	lr
 80002ba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002be:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002c2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002c6:	4770      	bx	lr
 80002c8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002cc:	bf16      	itet	ne
 80002ce:	4608      	movne	r0, r1
 80002d0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002d4:	4601      	movne	r1, r0
 80002d6:	0242      	lsls	r2, r0, #9
 80002d8:	bf06      	itte	eq
 80002da:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002de:	ea90 0f01 	teqeq	r0, r1
 80002e2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_ui2f>:
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e004      	b.n	80002f8 <__aeabi_i2f+0x8>
 80002ee:	bf00      	nop

080002f0 <__aeabi_i2f>:
 80002f0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002f4:	bf48      	it	mi
 80002f6:	4240      	negmi	r0, r0
 80002f8:	ea5f 0c00 	movs.w	ip, r0
 80002fc:	bf08      	it	eq
 80002fe:	4770      	bxeq	lr
 8000300:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000304:	4601      	mov	r1, r0
 8000306:	f04f 0000 	mov.w	r0, #0
 800030a:	e01c      	b.n	8000346 <__aeabi_l2f+0x2a>

0800030c <__aeabi_ul2f>:
 800030c:	ea50 0201 	orrs.w	r2, r0, r1
 8000310:	bf08      	it	eq
 8000312:	4770      	bxeq	lr
 8000314:	f04f 0300 	mov.w	r3, #0
 8000318:	e00a      	b.n	8000330 <__aeabi_l2f+0x14>
 800031a:	bf00      	nop

0800031c <__aeabi_l2f>:
 800031c:	ea50 0201 	orrs.w	r2, r0, r1
 8000320:	bf08      	it	eq
 8000322:	4770      	bxeq	lr
 8000324:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000328:	d502      	bpl.n	8000330 <__aeabi_l2f+0x14>
 800032a:	4240      	negs	r0, r0
 800032c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000330:	ea5f 0c01 	movs.w	ip, r1
 8000334:	bf02      	ittt	eq
 8000336:	4684      	moveq	ip, r0
 8000338:	4601      	moveq	r1, r0
 800033a:	2000      	moveq	r0, #0
 800033c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000340:	bf08      	it	eq
 8000342:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000346:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800034a:	fabc f28c 	clz	r2, ip
 800034e:	3a08      	subs	r2, #8
 8000350:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000354:	db10      	blt.n	8000378 <__aeabi_l2f+0x5c>
 8000356:	fa01 fc02 	lsl.w	ip, r1, r2
 800035a:	4463      	add	r3, ip
 800035c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000368:	fa20 f202 	lsr.w	r2, r0, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	f020 0001 	biceq.w	r0, r0, #1
 8000376:	4770      	bx	lr
 8000378:	f102 0220 	add.w	r2, r2, #32
 800037c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000380:	f1c2 0220 	rsb	r2, r2, #32
 8000384:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000388:	fa21 f202 	lsr.w	r2, r1, r2
 800038c:	eb43 0002 	adc.w	r0, r3, r2
 8000390:	bf08      	it	eq
 8000392:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000396:	4770      	bx	lr

08000398 <__aeabi_fmul>:
 8000398:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800039c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80003a0:	bf1e      	ittt	ne
 80003a2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80003a6:	ea92 0f0c 	teqne	r2, ip
 80003aa:	ea93 0f0c 	teqne	r3, ip
 80003ae:	d06f      	beq.n	8000490 <__aeabi_fmul+0xf8>
 80003b0:	441a      	add	r2, r3
 80003b2:	ea80 0c01 	eor.w	ip, r0, r1
 80003b6:	0240      	lsls	r0, r0, #9
 80003b8:	bf18      	it	ne
 80003ba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003be:	d01e      	beq.n	80003fe <__aeabi_fmul+0x66>
 80003c0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003c4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003c8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003cc:	fba0 3101 	umull	r3, r1, r0, r1
 80003d0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003d4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003d8:	bf3e      	ittt	cc
 80003da:	0049      	lslcc	r1, r1, #1
 80003dc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003e0:	005b      	lslcc	r3, r3, #1
 80003e2:	ea40 0001 	orr.w	r0, r0, r1
 80003e6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ea:	2afd      	cmp	r2, #253	; 0xfd
 80003ec:	d81d      	bhi.n	800042a <__aeabi_fmul+0x92>
 80003ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003f6:	bf08      	it	eq
 80003f8:	f020 0001 	biceq.w	r0, r0, #1
 80003fc:	4770      	bx	lr
 80003fe:	f090 0f00 	teq	r0, #0
 8000402:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000406:	bf08      	it	eq
 8000408:	0249      	lsleq	r1, r1, #9
 800040a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800040e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000412:	3a7f      	subs	r2, #127	; 0x7f
 8000414:	bfc2      	ittt	gt
 8000416:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800041a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800041e:	4770      	bxgt	lr
 8000420:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000424:	f04f 0300 	mov.w	r3, #0
 8000428:	3a01      	subs	r2, #1
 800042a:	dc5d      	bgt.n	80004e8 <__aeabi_fmul+0x150>
 800042c:	f112 0f19 	cmn.w	r2, #25
 8000430:	bfdc      	itt	le
 8000432:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000436:	4770      	bxle	lr
 8000438:	f1c2 0200 	rsb	r2, r2, #0
 800043c:	0041      	lsls	r1, r0, #1
 800043e:	fa21 f102 	lsr.w	r1, r1, r2
 8000442:	f1c2 0220 	rsb	r2, r2, #32
 8000446:	fa00 fc02 	lsl.w	ip, r0, r2
 800044a:	ea5f 0031 	movs.w	r0, r1, rrx
 800044e:	f140 0000 	adc.w	r0, r0, #0
 8000452:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000456:	bf08      	it	eq
 8000458:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800045c:	4770      	bx	lr
 800045e:	f092 0f00 	teq	r2, #0
 8000462:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000466:	bf02      	ittt	eq
 8000468:	0040      	lsleq	r0, r0, #1
 800046a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800046e:	3a01      	subeq	r2, #1
 8000470:	d0f9      	beq.n	8000466 <__aeabi_fmul+0xce>
 8000472:	ea40 000c 	orr.w	r0, r0, ip
 8000476:	f093 0f00 	teq	r3, #0
 800047a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800047e:	bf02      	ittt	eq
 8000480:	0049      	lsleq	r1, r1, #1
 8000482:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000486:	3b01      	subeq	r3, #1
 8000488:	d0f9      	beq.n	800047e <__aeabi_fmul+0xe6>
 800048a:	ea41 010c 	orr.w	r1, r1, ip
 800048e:	e78f      	b.n	80003b0 <__aeabi_fmul+0x18>
 8000490:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000494:	ea92 0f0c 	teq	r2, ip
 8000498:	bf18      	it	ne
 800049a:	ea93 0f0c 	teqne	r3, ip
 800049e:	d00a      	beq.n	80004b6 <__aeabi_fmul+0x11e>
 80004a0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80004a4:	bf18      	it	ne
 80004a6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80004aa:	d1d8      	bne.n	800045e <__aeabi_fmul+0xc6>
 80004ac:	ea80 0001 	eor.w	r0, r0, r1
 80004b0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004b4:	4770      	bx	lr
 80004b6:	f090 0f00 	teq	r0, #0
 80004ba:	bf17      	itett	ne
 80004bc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004c0:	4608      	moveq	r0, r1
 80004c2:	f091 0f00 	teqne	r1, #0
 80004c6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004ca:	d014      	beq.n	80004f6 <__aeabi_fmul+0x15e>
 80004cc:	ea92 0f0c 	teq	r2, ip
 80004d0:	d101      	bne.n	80004d6 <__aeabi_fmul+0x13e>
 80004d2:	0242      	lsls	r2, r0, #9
 80004d4:	d10f      	bne.n	80004f6 <__aeabi_fmul+0x15e>
 80004d6:	ea93 0f0c 	teq	r3, ip
 80004da:	d103      	bne.n	80004e4 <__aeabi_fmul+0x14c>
 80004dc:	024b      	lsls	r3, r1, #9
 80004de:	bf18      	it	ne
 80004e0:	4608      	movne	r0, r1
 80004e2:	d108      	bne.n	80004f6 <__aeabi_fmul+0x15e>
 80004e4:	ea80 0001 	eor.w	r0, r0, r1
 80004e8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004ec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004f4:	4770      	bx	lr
 80004f6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004fa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004fe:	4770      	bx	lr

08000500 <__aeabi_fdiv>:
 8000500:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000504:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000508:	bf1e      	ittt	ne
 800050a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800050e:	ea92 0f0c 	teqne	r2, ip
 8000512:	ea93 0f0c 	teqne	r3, ip
 8000516:	d069      	beq.n	80005ec <__aeabi_fdiv+0xec>
 8000518:	eba2 0203 	sub.w	r2, r2, r3
 800051c:	ea80 0c01 	eor.w	ip, r0, r1
 8000520:	0249      	lsls	r1, r1, #9
 8000522:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000526:	d037      	beq.n	8000598 <__aeabi_fdiv+0x98>
 8000528:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800052c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000530:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000534:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000538:	428b      	cmp	r3, r1
 800053a:	bf38      	it	cc
 800053c:	005b      	lslcc	r3, r3, #1
 800053e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000542:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000546:	428b      	cmp	r3, r1
 8000548:	bf24      	itt	cs
 800054a:	1a5b      	subcs	r3, r3, r1
 800054c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000550:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000554:	bf24      	itt	cs
 8000556:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800055a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800055e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000562:	bf24      	itt	cs
 8000564:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000568:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800056c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000570:	bf24      	itt	cs
 8000572:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000576:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800057a:	011b      	lsls	r3, r3, #4
 800057c:	bf18      	it	ne
 800057e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000582:	d1e0      	bne.n	8000546 <__aeabi_fdiv+0x46>
 8000584:	2afd      	cmp	r2, #253	; 0xfd
 8000586:	f63f af50 	bhi.w	800042a <__aeabi_fmul+0x92>
 800058a:	428b      	cmp	r3, r1
 800058c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000590:	bf08      	it	eq
 8000592:	f020 0001 	biceq.w	r0, r0, #1
 8000596:	4770      	bx	lr
 8000598:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800059c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80005a0:	327f      	adds	r2, #127	; 0x7f
 80005a2:	bfc2      	ittt	gt
 80005a4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80005a8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005ac:	4770      	bxgt	lr
 80005ae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80005b2:	f04f 0300 	mov.w	r3, #0
 80005b6:	3a01      	subs	r2, #1
 80005b8:	e737      	b.n	800042a <__aeabi_fmul+0x92>
 80005ba:	f092 0f00 	teq	r2, #0
 80005be:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005c2:	bf02      	ittt	eq
 80005c4:	0040      	lsleq	r0, r0, #1
 80005c6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005ca:	3a01      	subeq	r2, #1
 80005cc:	d0f9      	beq.n	80005c2 <__aeabi_fdiv+0xc2>
 80005ce:	ea40 000c 	orr.w	r0, r0, ip
 80005d2:	f093 0f00 	teq	r3, #0
 80005d6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005da:	bf02      	ittt	eq
 80005dc:	0049      	lsleq	r1, r1, #1
 80005de:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005e2:	3b01      	subeq	r3, #1
 80005e4:	d0f9      	beq.n	80005da <__aeabi_fdiv+0xda>
 80005e6:	ea41 010c 	orr.w	r1, r1, ip
 80005ea:	e795      	b.n	8000518 <__aeabi_fdiv+0x18>
 80005ec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005f0:	ea92 0f0c 	teq	r2, ip
 80005f4:	d108      	bne.n	8000608 <__aeabi_fdiv+0x108>
 80005f6:	0242      	lsls	r2, r0, #9
 80005f8:	f47f af7d 	bne.w	80004f6 <__aeabi_fmul+0x15e>
 80005fc:	ea93 0f0c 	teq	r3, ip
 8000600:	f47f af70 	bne.w	80004e4 <__aeabi_fmul+0x14c>
 8000604:	4608      	mov	r0, r1
 8000606:	e776      	b.n	80004f6 <__aeabi_fmul+0x15e>
 8000608:	ea93 0f0c 	teq	r3, ip
 800060c:	d104      	bne.n	8000618 <__aeabi_fdiv+0x118>
 800060e:	024b      	lsls	r3, r1, #9
 8000610:	f43f af4c 	beq.w	80004ac <__aeabi_fmul+0x114>
 8000614:	4608      	mov	r0, r1
 8000616:	e76e      	b.n	80004f6 <__aeabi_fmul+0x15e>
 8000618:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800061c:	bf18      	it	ne
 800061e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000622:	d1ca      	bne.n	80005ba <__aeabi_fdiv+0xba>
 8000624:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000628:	f47f af5c 	bne.w	80004e4 <__aeabi_fmul+0x14c>
 800062c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000630:	f47f af3c 	bne.w	80004ac <__aeabi_fmul+0x114>
 8000634:	e75f      	b.n	80004f6 <__aeabi_fmul+0x15e>
 8000636:	bf00      	nop

08000638 <__aeabi_f2iz>:
 8000638:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800063c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000640:	d30f      	bcc.n	8000662 <__aeabi_f2iz+0x2a>
 8000642:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000646:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800064a:	d90d      	bls.n	8000668 <__aeabi_f2iz+0x30>
 800064c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000650:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000654:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000658:	fa23 f002 	lsr.w	r0, r3, r2
 800065c:	bf18      	it	ne
 800065e:	4240      	negne	r0, r0
 8000660:	4770      	bx	lr
 8000662:	f04f 0000 	mov.w	r0, #0
 8000666:	4770      	bx	lr
 8000668:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800066c:	d101      	bne.n	8000672 <__aeabi_f2iz+0x3a>
 800066e:	0242      	lsls	r2, r0, #9
 8000670:	d105      	bne.n	800067e <__aeabi_f2iz+0x46>
 8000672:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000676:	bf08      	it	eq
 8000678:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800067c:	4770      	bx	lr
 800067e:	f04f 0000 	mov.w	r0, #0
 8000682:	4770      	bx	lr

08000684 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000684:	b480      	push	{r7}
 8000686:	b085      	sub	sp, #20
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 800068c:	2300      	movs	r3, #0
 800068e:	73fb      	strb	r3, [r7, #15]
 8000690:	2300      	movs	r3, #0
 8000692:	73bb      	strb	r3, [r7, #14]
 8000694:	230f      	movs	r3, #15
 8000696:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	78db      	ldrb	r3, [r3, #3]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d038      	beq.n	8000712 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80006a0:	4b26      	ldr	r3, [pc, #152]	; (800073c <NVIC_Init+0xb8>)
 80006a2:	68db      	ldr	r3, [r3, #12]
 80006a4:	43db      	mvns	r3, r3
 80006a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80006aa:	0a1b      	lsrs	r3, r3, #8
 80006ac:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80006ae:	7bfb      	ldrb	r3, [r7, #15]
 80006b0:	f1c3 0304 	rsb	r3, r3, #4
 80006b4:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80006b6:	7b7a      	ldrb	r2, [r7, #13]
 80006b8:	7bfb      	ldrb	r3, [r7, #15]
 80006ba:	fa42 f303 	asr.w	r3, r2, r3
 80006be:	737b      	strb	r3, [r7, #13]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	785b      	ldrb	r3, [r3, #1]
 80006c4:	461a      	mov	r2, r3
 80006c6:	7bbb      	ldrb	r3, [r7, #14]
 80006c8:	fa02 f303 	lsl.w	r3, r2, r3
 80006cc:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	789a      	ldrb	r2, [r3, #2]
 80006d2:	7b7b      	ldrb	r3, [r7, #13]
 80006d4:	4013      	ands	r3, r2
 80006d6:	b2da      	uxtb	r2, r3
 80006d8:	7bfb      	ldrb	r3, [r7, #15]
 80006da:	4313      	orrs	r3, r2
 80006dc:	73fb      	strb	r3, [r7, #15]
    tmppriority = tmppriority << 0x04;
 80006de:	7bfb      	ldrb	r3, [r7, #15]
 80006e0:	011b      	lsls	r3, r3, #4
 80006e2:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80006e4:	4a16      	ldr	r2, [pc, #88]	; (8000740 <NVIC_Init+0xbc>)
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	4413      	add	r3, r2
 80006ec:	7bfa      	ldrb	r2, [r7, #15]
 80006ee:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80006f2:	4a13      	ldr	r2, [pc, #76]	; (8000740 <NVIC_Init+0xbc>)
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	095b      	lsrs	r3, r3, #5
 80006fa:	b2db      	uxtb	r3, r3
 80006fc:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	f003 031f 	and.w	r3, r3, #31
 8000706:	2101      	movs	r1, #1
 8000708:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800070c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000710:	e00f      	b.n	8000732 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000712:	490b      	ldr	r1, [pc, #44]	; (8000740 <NVIC_Init+0xbc>)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	095b      	lsrs	r3, r3, #5
 800071a:	b2db      	uxtb	r3, r3
 800071c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	f003 031f 	and.w	r3, r3, #31
 8000726:	2201      	movs	r2, #1
 8000728:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800072a:	f100 0320 	add.w	r3, r0, #32
 800072e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000732:	bf00      	nop
 8000734:	3714      	adds	r7, #20
 8000736:	46bd      	mov	sp, r7
 8000738:	bc80      	pop	{r7}
 800073a:	4770      	bx	lr
 800073c:	e000ed00 	.word	0xe000ed00
 8000740:	e000e100 	.word	0xe000e100

08000744 <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000744:	b480      	push	{r7}
 8000746:	b087      	sub	sp, #28
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
 800074c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800074e:	2300      	movs	r3, #0
 8000750:	617b      	str	r3, [r7, #20]
 8000752:	2300      	movs	r3, #0
 8000754:	613b      	str	r3, [r7, #16]
 8000756:	2300      	movs	r3, #0
 8000758:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800075a:	2300      	movs	r3, #0
 800075c:	617b      	str	r3, [r7, #20]
 800075e:	e07e      	b.n	800085e <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000760:	2201      	movs	r2, #1
 8000762:	697b      	ldr	r3, [r7, #20]
 8000764:	fa02 f303 	lsl.w	r3, r2, r3
 8000768:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	681a      	ldr	r2, [r3, #0]
 800076e:	693b      	ldr	r3, [r7, #16]
 8000770:	4013      	ands	r3, r2
 8000772:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000774:	68fa      	ldr	r2, [r7, #12]
 8000776:	693b      	ldr	r3, [r7, #16]
 8000778:	429a      	cmp	r2, r3
 800077a:	d16d      	bne.n	8000858 <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681a      	ldr	r2, [r3, #0]
 8000780:	697b      	ldr	r3, [r7, #20]
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	2103      	movs	r1, #3
 8000786:	fa01 f303 	lsl.w	r3, r1, r3
 800078a:	43db      	mvns	r3, r3
 800078c:	401a      	ands	r2, r3
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	791b      	ldrb	r3, [r3, #4]
 800079a:	4619      	mov	r1, r3
 800079c:	697b      	ldr	r3, [r7, #20]
 800079e:	005b      	lsls	r3, r3, #1
 80007a0:	fa01 f303 	lsl.w	r3, r1, r3
 80007a4:	431a      	orrs	r2, r3
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	791b      	ldrb	r3, [r3, #4]
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d003      	beq.n	80007ba <GPIO_Init+0x76>
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	791b      	ldrb	r3, [r3, #4]
 80007b6:	2b02      	cmp	r3, #2
 80007b8:	d136      	bne.n	8000828 <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	689a      	ldr	r2, [r3, #8]
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	005b      	lsls	r3, r3, #1
 80007c2:	2103      	movs	r1, #3
 80007c4:	fa01 f303 	lsl.w	r3, r1, r3
 80007c8:	43db      	mvns	r3, r3
 80007ca:	401a      	ands	r2, r3
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	689a      	ldr	r2, [r3, #8]
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	795b      	ldrb	r3, [r3, #5]
 80007d8:	4619      	mov	r1, r3
 80007da:	697b      	ldr	r3, [r7, #20]
 80007dc:	005b      	lsls	r3, r3, #1
 80007de:	fa01 f303 	lsl.w	r3, r1, r3
 80007e2:	431a      	orrs	r2, r3
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	889b      	ldrh	r3, [r3, #4]
 80007ec:	b29a      	uxth	r2, r3
 80007ee:	697b      	ldr	r3, [r7, #20]
 80007f0:	b29b      	uxth	r3, r3
 80007f2:	2101      	movs	r1, #1
 80007f4:	fa01 f303 	lsl.w	r3, r1, r3
 80007f8:	b29b      	uxth	r3, r3
 80007fa:	43db      	mvns	r3, r3
 80007fc:	b29b      	uxth	r3, r3
 80007fe:	4013      	ands	r3, r2
 8000800:	b29a      	uxth	r2, r3
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	889b      	ldrh	r3, [r3, #4]
 800080a:	b29b      	uxth	r3, r3
 800080c:	b21a      	sxth	r2, r3
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	799b      	ldrb	r3, [r3, #6]
 8000812:	4619      	mov	r1, r3
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	b29b      	uxth	r3, r3
 8000818:	fa01 f303 	lsl.w	r3, r1, r3
 800081c:	b21b      	sxth	r3, r3
 800081e:	4313      	orrs	r3, r2
 8000820:	b21b      	sxth	r3, r3
 8000822:	b29a      	uxth	r2, r3
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	68da      	ldr	r2, [r3, #12]
 800082c:	697b      	ldr	r3, [r7, #20]
 800082e:	b29b      	uxth	r3, r3
 8000830:	005b      	lsls	r3, r3, #1
 8000832:	2103      	movs	r1, #3
 8000834:	fa01 f303 	lsl.w	r3, r1, r3
 8000838:	43db      	mvns	r3, r3
 800083a:	401a      	ands	r2, r3
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	68da      	ldr	r2, [r3, #12]
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	79db      	ldrb	r3, [r3, #7]
 8000848:	4619      	mov	r1, r3
 800084a:	697b      	ldr	r3, [r7, #20]
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	fa01 f303 	lsl.w	r3, r1, r3
 8000852:	431a      	orrs	r2, r3
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000858:	697b      	ldr	r3, [r7, #20]
 800085a:	3301      	adds	r3, #1
 800085c:	617b      	str	r3, [r7, #20]
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	2b0f      	cmp	r3, #15
 8000862:	f67f af7d 	bls.w	8000760 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000866:	bf00      	nop
 8000868:	371c      	adds	r7, #28
 800086a:	46bd      	mov	sp, r7
 800086c:	bc80      	pop	{r7}
 800086e:	4770      	bx	lr

08000870 <GPIO_SetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
 8000878:	460b      	mov	r3, r1
 800087a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRL = GPIO_Pin;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	887a      	ldrh	r2, [r7, #2]
 8000880:	831a      	strh	r2, [r3, #24]
}
 8000882:	bf00      	nop
 8000884:	370c      	adds	r7, #12
 8000886:	46bd      	mov	sp, r7
 8000888:	bc80      	pop	{r7}
 800088a:	4770      	bx	lr

0800088c <GPIO_ResetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	460b      	mov	r3, r1
 8000896:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRH = GPIO_Pin;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	887a      	ldrh	r2, [r7, #2]
 800089c:	835a      	strh	r2, [r3, #26]
}
 800089e:	bf00      	nop
 80008a0:	370c      	adds	r7, #12
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bc80      	pop	{r7}
 80008a6:	4770      	bx	lr

080008a8 <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80008a8:	b480      	push	{r7}
 80008aa:	b085      	sub	sp, #20
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
 80008b0:	460b      	mov	r3, r1
 80008b2:	807b      	strh	r3, [r7, #2]
 80008b4:	4613      	mov	r3, r2
 80008b6:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80008b8:	2300      	movs	r3, #0
 80008ba:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80008bc:	2300      	movs	r3, #0
 80008be:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80008c0:	787a      	ldrb	r2, [r7, #1]
 80008c2:	887b      	ldrh	r3, [r7, #2]
 80008c4:	f003 0307 	and.w	r3, r3, #7
 80008c8:	009b      	lsls	r3, r3, #2
 80008ca:	fa02 f303 	lsl.w	r3, r2, r3
 80008ce:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80008d0:	887b      	ldrh	r3, [r7, #2]
 80008d2:	08db      	lsrs	r3, r3, #3
 80008d4:	b29b      	uxth	r3, r3
 80008d6:	4618      	mov	r0, r3
 80008d8:	887b      	ldrh	r3, [r7, #2]
 80008da:	08db      	lsrs	r3, r3, #3
 80008dc:	b29b      	uxth	r3, r3
 80008de:	461a      	mov	r2, r3
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	3208      	adds	r2, #8
 80008e4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80008e8:	887b      	ldrh	r3, [r7, #2]
 80008ea:	f003 0307 	and.w	r3, r3, #7
 80008ee:	009b      	lsls	r3, r3, #2
 80008f0:	210f      	movs	r1, #15
 80008f2:	fa01 f303 	lsl.w	r3, r1, r3
 80008f6:	43db      	mvns	r3, r3
 80008f8:	ea02 0103 	and.w	r1, r2, r3
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	f100 0208 	add.w	r2, r0, #8
 8000902:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000906:	887b      	ldrh	r3, [r7, #2]
 8000908:	08db      	lsrs	r3, r3, #3
 800090a:	b29b      	uxth	r3, r3
 800090c:	461a      	mov	r2, r3
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	3208      	adds	r2, #8
 8000912:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	4313      	orrs	r3, r2
 800091a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800091c:	887b      	ldrh	r3, [r7, #2]
 800091e:	08db      	lsrs	r3, r3, #3
 8000920:	b29b      	uxth	r3, r3
 8000922:	461a      	mov	r2, r3
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	3208      	adds	r2, #8
 8000928:	68b9      	ldr	r1, [r7, #8]
 800092a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800092e:	bf00      	nop
 8000930:	3714      	adds	r7, #20
 8000932:	46bd      	mov	sp, r7
 8000934:	bc80      	pop	{r7}
 8000936:	4770      	bx	lr

08000938 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000938:	b480      	push	{r7}
 800093a:	b089      	sub	sp, #36	; 0x24
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, presc = 0, msirange = 0;
 8000940:	2300      	movs	r3, #0
 8000942:	61fb      	str	r3, [r7, #28]
 8000944:	2300      	movs	r3, #0
 8000946:	61bb      	str	r3, [r7, #24]
 8000948:	2300      	movs	r3, #0
 800094a:	617b      	str	r3, [r7, #20]
 800094c:	2300      	movs	r3, #0
 800094e:	613b      	str	r3, [r7, #16]
 8000950:	2300      	movs	r3, #0
 8000952:	60fb      	str	r3, [r7, #12]
 8000954:	2300      	movs	r3, #0
 8000956:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000958:	4b5f      	ldr	r3, [pc, #380]	; (8000ad8 <RCC_GetClocksFreq+0x1a0>)
 800095a:	689b      	ldr	r3, [r3, #8]
 800095c:	f003 030c 	and.w	r3, r3, #12
 8000960:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 8000962:	69fb      	ldr	r3, [r7, #28]
 8000964:	2b0c      	cmp	r3, #12
 8000966:	d865      	bhi.n	8000a34 <RCC_GetClocksFreq+0xfc>
 8000968:	a201      	add	r2, pc, #4	; (adr r2, 8000970 <RCC_GetClocksFreq+0x38>)
 800096a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800096e:	bf00      	nop
 8000970:	080009a5 	.word	0x080009a5
 8000974:	08000a35 	.word	0x08000a35
 8000978:	08000a35 	.word	0x08000a35
 800097c:	08000a35 	.word	0x08000a35
 8000980:	080009c5 	.word	0x080009c5
 8000984:	08000a35 	.word	0x08000a35
 8000988:	08000a35 	.word	0x08000a35
 800098c:	08000a35 	.word	0x08000a35
 8000990:	080009cd 	.word	0x080009cd
 8000994:	08000a35 	.word	0x08000a35
 8000998:	08000a35 	.word	0x08000a35
 800099c:	08000a35 	.word	0x08000a35
 80009a0:	080009d5 	.word	0x080009d5
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 80009a4:	4b4c      	ldr	r3, [pc, #304]	; (8000ad8 <RCC_GetClocksFreq+0x1a0>)
 80009a6:	685b      	ldr	r3, [r3, #4]
 80009a8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80009ac:	0b5b      	lsrs	r3, r3, #13
 80009ae:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 80009b0:	68bb      	ldr	r3, [r7, #8]
 80009b2:	3301      	adds	r3, #1
 80009b4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80009b8:	fa02 f303 	lsl.w	r3, r2, r3
 80009bc:	461a      	mov	r2, r3
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	601a      	str	r2, [r3, #0]
      break;
 80009c2:	e047      	b.n	8000a54 <RCC_GetClocksFreq+0x11c>
    case 0x04:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	4a45      	ldr	r2, [pc, #276]	; (8000adc <RCC_GetClocksFreq+0x1a4>)
 80009c8:	601a      	str	r2, [r3, #0]
      break;
 80009ca:	e043      	b.n	8000a54 <RCC_GetClocksFreq+0x11c>
    case 0x08:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	4a44      	ldr	r2, [pc, #272]	; (8000ae0 <RCC_GetClocksFreq+0x1a8>)
 80009d0:	601a      	str	r2, [r3, #0]
      break;
 80009d2:	e03f      	b.n	8000a54 <RCC_GetClocksFreq+0x11c>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 80009d4:	4b40      	ldr	r3, [pc, #256]	; (8000ad8 <RCC_GetClocksFreq+0x1a0>)
 80009d6:	689b      	ldr	r3, [r3, #8]
 80009d8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80009dc:	61bb      	str	r3, [r7, #24]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 80009de:	4b3e      	ldr	r3, [pc, #248]	; (8000ad8 <RCC_GetClocksFreq+0x1a0>)
 80009e0:	689b      	ldr	r3, [r3, #8]
 80009e2:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80009e6:	617b      	str	r3, [r7, #20]
      pllmul = PLLMulTable[(pllmul >> 18)];
 80009e8:	69bb      	ldr	r3, [r7, #24]
 80009ea:	0c9b      	lsrs	r3, r3, #18
 80009ec:	4a3d      	ldr	r2, [pc, #244]	; (8000ae4 <RCC_GetClocksFreq+0x1ac>)
 80009ee:	5cd3      	ldrb	r3, [r2, r3]
 80009f0:	b2db      	uxtb	r3, r3
 80009f2:	61bb      	str	r3, [r7, #24]
      plldiv = (plldiv >> 22) + 1;
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	0d9b      	lsrs	r3, r3, #22
 80009f8:	3301      	adds	r3, #1
 80009fa:	617b      	str	r3, [r7, #20]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80009fc:	4b36      	ldr	r3, [pc, #216]	; (8000ad8 <RCC_GetClocksFreq+0x1a0>)
 80009fe:	689b      	ldr	r3, [r3, #8]
 8000a00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a04:	613b      	str	r3, [r7, #16]

      if (pllsource == 0x00)
 8000a06:	693b      	ldr	r3, [r7, #16]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d109      	bne.n	8000a20 <RCC_GetClocksFreq+0xe8>
      {
        /* HSI oscillator clock selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
 8000a0c:	69bb      	ldr	r3, [r7, #24]
 8000a0e:	4a33      	ldr	r2, [pc, #204]	; (8000adc <RCC_GetClocksFreq+0x1a4>)
 8000a10:	fb02 f203 	mul.w	r2, r2, r3
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	fbb2 f2f3 	udiv	r2, r2, r3
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	601a      	str	r2, [r3, #0]
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8000a1e:	e019      	b.n	8000a54 <RCC_GetClocksFreq+0x11c>
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 8000a20:	69bb      	ldr	r3, [r7, #24]
 8000a22:	4a2f      	ldr	r2, [pc, #188]	; (8000ae0 <RCC_GetClocksFreq+0x1a8>)
 8000a24:	fb02 f203 	mul.w	r2, r2, r3
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	fbb2 f2f3 	udiv	r2, r2, r3
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	601a      	str	r2, [r3, #0]
      }
      break;
 8000a32:	e00f      	b.n	8000a54 <RCC_GetClocksFreq+0x11c>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 8000a34:	4b28      	ldr	r3, [pc, #160]	; (8000ad8 <RCC_GetClocksFreq+0x1a0>)
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000a3c:	0b5b      	lsrs	r3, r3, #13
 8000a3e:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	3301      	adds	r3, #1
 8000a44:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000a48:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4c:	461a      	mov	r2, r3
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	601a      	str	r2, [r3, #0]
      break;
 8000a52:	bf00      	nop
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000a54:	4b20      	ldr	r3, [pc, #128]	; (8000ad8 <RCC_GetClocksFreq+0x1a0>)
 8000a56:	689b      	ldr	r3, [r3, #8]
 8000a58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000a5c:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 8000a5e:	69fb      	ldr	r3, [r7, #28]
 8000a60:	091b      	lsrs	r3, r3, #4
 8000a62:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp]; 
 8000a64:	4a20      	ldr	r2, [pc, #128]	; (8000ae8 <RCC_GetClocksFreq+0x1b0>)
 8000a66:	69fb      	ldr	r3, [r7, #28]
 8000a68:	4413      	add	r3, r2
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681a      	ldr	r2, [r3, #0]
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	40da      	lsrs	r2, r3
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000a7c:	4b16      	ldr	r3, [pc, #88]	; (8000ad8 <RCC_GetClocksFreq+0x1a0>)
 8000a7e:	689b      	ldr	r3, [r3, #8]
 8000a80:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000a84:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 8000a86:	69fb      	ldr	r3, [r7, #28]
 8000a88:	0a1b      	lsrs	r3, r3, #8
 8000a8a:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8000a8c:	4a16      	ldr	r2, [pc, #88]	; (8000ae8 <RCC_GetClocksFreq+0x1b0>)
 8000a8e:	69fb      	ldr	r3, [r7, #28]
 8000a90:	4413      	add	r3, r2
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	60fb      	str	r3, [r7, #12]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	685a      	ldr	r2, [r3, #4]
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	40da      	lsrs	r2, r3
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000aa4:	4b0c      	ldr	r3, [pc, #48]	; (8000ad8 <RCC_GetClocksFreq+0x1a0>)
 8000aa6:	689b      	ldr	r3, [r3, #8]
 8000aa8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000aac:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 8000aae:	69fb      	ldr	r3, [r7, #28]
 8000ab0:	0adb      	lsrs	r3, r3, #11
 8000ab2:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8000ab4:	4a0c      	ldr	r2, [pc, #48]	; (8000ae8 <RCC_GetClocksFreq+0x1b0>)
 8000ab6:	69fb      	ldr	r3, [r7, #28]
 8000ab8:	4413      	add	r3, r2
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	685a      	ldr	r2, [r3, #4]
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	40da      	lsrs	r2, r3
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	60da      	str	r2, [r3, #12]
}
 8000acc:	bf00      	nop
 8000ace:	3724      	adds	r7, #36	; 0x24
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bc80      	pop	{r7}
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	40023800 	.word	0x40023800
 8000adc:	00f42400 	.word	0x00f42400
 8000ae0:	007a1200 	.word	0x007a1200
 8000ae4:	20000000 	.word	0x20000000
 8000ae8:	2000000c 	.word	0x2000000c

08000aec <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b083      	sub	sp, #12
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
 8000af4:	460b      	mov	r3, r1
 8000af6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000af8:	78fb      	ldrb	r3, [r7, #3]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d006      	beq.n	8000b0c <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000afe:	4909      	ldr	r1, [pc, #36]	; (8000b24 <RCC_AHBPeriphClockCmd+0x38>)
 8000b00:	4b08      	ldr	r3, [pc, #32]	; (8000b24 <RCC_AHBPeriphClockCmd+0x38>)
 8000b02:	69da      	ldr	r2, [r3, #28]
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	4313      	orrs	r3, r2
 8000b08:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8000b0a:	e006      	b.n	8000b1a <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000b0c:	4905      	ldr	r1, [pc, #20]	; (8000b24 <RCC_AHBPeriphClockCmd+0x38>)
 8000b0e:	4b05      	ldr	r3, [pc, #20]	; (8000b24 <RCC_AHBPeriphClockCmd+0x38>)
 8000b10:	69da      	ldr	r2, [r3, #28]
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	43db      	mvns	r3, r3
 8000b16:	4013      	ands	r3, r2
 8000b18:	61cb      	str	r3, [r1, #28]
  }
}
 8000b1a:	bf00      	nop
 8000b1c:	370c      	adds	r7, #12
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bc80      	pop	{r7}
 8000b22:	4770      	bx	lr
 8000b24:	40023800 	.word	0x40023800

08000b28 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
 8000b30:	460b      	mov	r3, r1
 8000b32:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b34:	78fb      	ldrb	r3, [r7, #3]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d006      	beq.n	8000b48 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000b3a:	4909      	ldr	r1, [pc, #36]	; (8000b60 <RCC_APB2PeriphClockCmd+0x38>)
 8000b3c:	4b08      	ldr	r3, [pc, #32]	; (8000b60 <RCC_APB2PeriphClockCmd+0x38>)
 8000b3e:	6a1a      	ldr	r2, [r3, #32]
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	4313      	orrs	r3, r2
 8000b44:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000b46:	e006      	b.n	8000b56 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000b48:	4905      	ldr	r1, [pc, #20]	; (8000b60 <RCC_APB2PeriphClockCmd+0x38>)
 8000b4a:	4b05      	ldr	r3, [pc, #20]	; (8000b60 <RCC_APB2PeriphClockCmd+0x38>)
 8000b4c:	6a1a      	ldr	r2, [r3, #32]
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	43db      	mvns	r3, r3
 8000b52:	4013      	ands	r3, r2
 8000b54:	620b      	str	r3, [r1, #32]
  }
}
 8000b56:	bf00      	nop
 8000b58:	370c      	adds	r7, #12
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bc80      	pop	{r7}
 8000b5e:	4770      	bx	lr
 8000b60:	40023800 	.word	0x40023800

08000b64 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
 8000b6c:	460b      	mov	r3, r1
 8000b6e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b70:	78fb      	ldrb	r3, [r7, #3]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d006      	beq.n	8000b84 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000b76:	4909      	ldr	r1, [pc, #36]	; (8000b9c <RCC_APB1PeriphClockCmd+0x38>)
 8000b78:	4b08      	ldr	r3, [pc, #32]	; (8000b9c <RCC_APB1PeriphClockCmd+0x38>)
 8000b7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	4313      	orrs	r3, r2
 8000b80:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000b82:	e006      	b.n	8000b92 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000b84:	4905      	ldr	r1, [pc, #20]	; (8000b9c <RCC_APB1PeriphClockCmd+0x38>)
 8000b86:	4b05      	ldr	r3, [pc, #20]	; (8000b9c <RCC_APB1PeriphClockCmd+0x38>)
 8000b88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	43db      	mvns	r3, r3
 8000b8e:	4013      	ands	r3, r2
 8000b90:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 8000b92:	bf00      	nop
 8000b94:	370c      	adds	r7, #12
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bc80      	pop	{r7}
 8000b9a:	4770      	bx	lr
 8000b9c:	40023800 	.word	0x40023800

08000ba0 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b085      	sub	sp, #20
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
 8000ba8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8000baa:	2300      	movs	r3, #0
 8000bac:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	881b      	ldrh	r3, [r3, #0]
 8000bb2:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8000bb4:	89fb      	ldrh	r3, [r7, #14]
 8000bb6:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8000bba:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	881a      	ldrh	r2, [r3, #0]
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	885b      	ldrh	r3, [r3, #2]
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000be4:	4313      	orrs	r3, r2
 8000be6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000bec:	4313      	orrs	r3, r2
 8000bee:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	b29a      	uxth	r2, r3
 8000bf8:	89fb      	ldrh	r3, [r7, #14]
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	89fa      	ldrh	r2, [r7, #14]
 8000c02:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	8b9b      	ldrh	r3, [r3, #28]
 8000c08:	b29b      	uxth	r3, r3
 8000c0a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c0e:	b29a      	uxth	r2, r3
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	8a1a      	ldrh	r2, [r3, #16]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	821a      	strh	r2, [r3, #16]
}
 8000c1c:	bf00      	nop
 8000c1e:	3714      	adds	r7, #20
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bc80      	pop	{r7}
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop

08000c28 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	460b      	mov	r3, r1
 8000c32:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000c34:	78fb      	ldrb	r3, [r7, #3]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d008      	beq.n	8000c4c <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	881b      	ldrh	r3, [r3, #0]
 8000c3e:	b29b      	uxth	r3, r3
 8000c40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c44:	b29a      	uxth	r2, r3
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8000c4a:	e007      	b.n	8000c5c <SPI_Cmd+0x34>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	881b      	ldrh	r3, [r3, #0]
 8000c50:	b29b      	uxth	r3, r3
 8000c52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000c56:	b29a      	uxth	r2, r3
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	801a      	strh	r2, [r3, #0]
  }
}
 8000c5c:	bf00      	nop
 8000c5e:	370c      	adds	r7, #12
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bc80      	pop	{r7}
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <SPI_I2S_ReceiveData>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3
  *         in SPI mode or 2 or 3 in I2S mode.
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	899b      	ldrh	r3, [r3, #12]
 8000c74:	b29b      	uxth	r3, r3
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	370c      	adds	r7, #12
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bc80      	pop	{r7}
 8000c7e:	4770      	bx	lr

08000c80 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode.
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
 8000c88:	460b      	mov	r3, r1
 8000c8a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	887a      	ldrh	r2, [r7, #2]
 8000c90:	819a      	strh	r2, [r3, #12]
}
 8000c92:	bf00      	nop
 8000c94:	370c      	adds	r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bc80      	pop	{r7}
 8000c9a:	4770      	bx	lr

08000c9c <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	460b      	mov	r3, r1
 8000ca6:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	891b      	ldrh	r3, [r3, #8]
 8000cb0:	b29a      	uxth	r2, r3
 8000cb2:	887b      	ldrh	r3, [r7, #2]
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	b29b      	uxth	r3, r3
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d002      	beq.n	8000cc2 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	73fb      	strb	r3, [r7, #15]
 8000cc0:	e001      	b.n	8000cc6 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000cc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3714      	adds	r7, #20
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bc80      	pop	{r7}
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop

08000cd4 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for
  *         the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b085      	sub	sp, #20
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
 8000cdc:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	881b      	ldrh	r3, [r3, #0]
 8000ce6:	81fb      	strh	r3, [r7, #14]

  if(((TIMx) == TIM2) || ((TIMx) == TIM3) || ((TIMx) == TIM4) || ((TIMx) == TIM5))
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000cee:	d00b      	beq.n	8000d08 <TIM_TimeBaseInit+0x34>
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	4a1c      	ldr	r2, [pc, #112]	; (8000d64 <TIM_TimeBaseInit+0x90>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d007      	beq.n	8000d08 <TIM_TimeBaseInit+0x34>
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	4a1b      	ldr	r2, [pc, #108]	; (8000d68 <TIM_TimeBaseInit+0x94>)
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d003      	beq.n	8000d08 <TIM_TimeBaseInit+0x34>
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	4a1a      	ldr	r2, [pc, #104]	; (8000d6c <TIM_TimeBaseInit+0x98>)
 8000d04:	4293      	cmp	r3, r2
 8000d06:	d108      	bne.n	8000d1a <TIM_TimeBaseInit+0x46>
  {											
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8000d08:	89fb      	ldrh	r3, [r7, #14]
 8000d0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000d0e:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	885a      	ldrh	r2, [r3, #2]
 8000d14:	89fb      	ldrh	r3, [r7, #14]
 8000d16:	4313      	orrs	r3, r2
 8000d18:	81fb      	strh	r3, [r7, #14]
  }
 
  if(((TIMx) != TIM6) && ((TIMx) != TIM7))
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	4a14      	ldr	r2, [pc, #80]	; (8000d70 <TIM_TimeBaseInit+0x9c>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d00c      	beq.n	8000d3c <TIM_TimeBaseInit+0x68>
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	4a13      	ldr	r2, [pc, #76]	; (8000d74 <TIM_TimeBaseInit+0xa0>)
 8000d26:	4293      	cmp	r3, r2
 8000d28:	d008      	beq.n	8000d3c <TIM_TimeBaseInit+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8000d2a:	89fb      	ldrh	r3, [r7, #14]
 8000d2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000d30:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	891a      	ldrh	r2, [r3, #8]
 8000d36:	89fb      	ldrh	r3, [r7, #14]
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	89fa      	ldrh	r2, [r7, #14]
 8000d40:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	685a      	ldr	r2, [r3, #4]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	881a      	ldrh	r2, [r3, #0]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	851a      	strh	r2, [r3, #40]	; 0x28
    
  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2201      	movs	r2, #1
 8000d56:	829a      	strh	r2, [r3, #20]
}
 8000d58:	bf00      	nop
 8000d5a:	3714      	adds	r7, #20
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bc80      	pop	{r7}
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	40000400 	.word	0x40000400
 8000d68:	40000800 	.word	0x40000800
 8000d6c:	40000c00 	.word	0x40000c00
 8000d70:	40001000 	.word	0x40001000
 8000d74:	40001400 	.word	0x40001400

08000d78 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	460b      	mov	r3, r1
 8000d82:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000d84:	78fb      	ldrb	r3, [r7, #3]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d008      	beq.n	8000d9c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	881b      	ldrh	r3, [r3, #0]
 8000d8e:	b29b      	uxth	r3, r3
 8000d90:	f043 0301 	orr.w	r3, r3, #1
 8000d94:	b29a      	uxth	r2, r3
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8000d9a:	e007      	b.n	8000dac <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	881b      	ldrh	r3, [r3, #0]
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	f023 0301 	bic.w	r3, r3, #1
 8000da6:	b29a      	uxth	r2, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	801a      	strh	r2, [r3, #0]
  }
}
 8000dac:	bf00      	nop
 8000dae:	370c      	adds	r7, #12
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bc80      	pop	{r7}
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop

08000db8 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
 8000dc0:	460b      	mov	r3, r1
 8000dc2:	807b      	strh	r3, [r7, #2]
 8000dc4:	4613      	mov	r3, r2
 8000dc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000dc8:	787b      	ldrb	r3, [r7, #1]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d008      	beq.n	8000de0 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	899b      	ldrh	r3, [r3, #12]
 8000dd2:	b29a      	uxth	r2, r3
 8000dd4:	887b      	ldrh	r3, [r7, #2]
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	b29a      	uxth	r2, r3
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8000dde:	e009      	b.n	8000df4 <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	899b      	ldrh	r3, [r3, #12]
 8000de4:	b29a      	uxth	r2, r3
 8000de6:	887b      	ldrh	r3, [r7, #2]
 8000de8:	43db      	mvns	r3, r3
 8000dea:	b29b      	uxth	r3, r3
 8000dec:	4013      	ands	r3, r2
 8000dee:	b29a      	uxth	r2, r3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	819a      	strh	r2, [r3, #12]
  }
}
 8000df4:	bf00      	nop
 8000df6:	370c      	adds	r7, #12
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bc80      	pop	{r7}
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop

08000e00 <TIM_GetITStatus>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_FLAG_CC1
  *     interrupt      
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b085      	sub	sp, #20
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
 8000e08:	460b      	mov	r3, r1
 8000e0a:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8000e10:	2300      	movs	r3, #0
 8000e12:	81bb      	strh	r3, [r7, #12]
 8000e14:	2300      	movs	r3, #0
 8000e16:	817b      	strh	r3, [r7, #10]
  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	8a1b      	ldrh	r3, [r3, #16]
 8000e1c:	b29a      	uxth	r2, r3
 8000e1e:	887b      	ldrh	r3, [r7, #2]
 8000e20:	4013      	ands	r3, r2
 8000e22:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	899b      	ldrh	r3, [r3, #12]
 8000e28:	b29a      	uxth	r2, r3
 8000e2a:	887b      	ldrh	r3, [r7, #2]
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000e30:	89bb      	ldrh	r3, [r7, #12]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d005      	beq.n	8000e42 <TIM_GetITStatus+0x42>
 8000e36:	897b      	ldrh	r3, [r7, #10]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d002      	beq.n	8000e42 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	73fb      	strb	r3, [r7, #15]
 8000e40:	e001      	b.n	8000e46 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8000e42:	2300      	movs	r3, #0
 8000e44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3714      	adds	r7, #20
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bc80      	pop	{r7}
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop

08000e54 <TIM_ClearITPendingBit>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_IT_CC1
  *     interrupt        
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	460b      	mov	r3, r1
 8000e5e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
   
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000e60:	887b      	ldrh	r3, [r7, #2]
 8000e62:	43db      	mvns	r3, r3
 8000e64:	b29a      	uxth	r2, r3
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	821a      	strh	r2, [r3, #16]
}
 8000e6a:	bf00      	nop
 8000e6c:	370c      	adds	r7, #12
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bc80      	pop	{r7}
 8000e72:	4770      	bx	lr

08000e74 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that 
  *        contains the configuration information for the specified USART peripheral.
  * @retval None.
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b08a      	sub	sp, #40	; 0x28
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	627b      	str	r3, [r7, #36]	; 0x24
 8000e82:	2300      	movs	r3, #0
 8000e84:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000e86:	2300      	movs	r3, #0
 8000e88:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }
   
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	8a1b      	ldrh	r3, [r3, #16]
 8000e92:	b29b      	uxth	r3, r3
 8000e94:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e98:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000e9c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	88db      	ldrh	r3, [r3, #6]
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eac:	b29a      	uxth	r2, r3
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	899b      	ldrh	r3, [r3, #12]
 8000eb6:	b29b      	uxth	r3, r3
 8000eb8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ebc:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000ec0:	f023 030c 	bic.w	r3, r3, #12
 8000ec4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	889a      	ldrh	r2, [r3, #4]
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	891b      	ldrh	r3, [r3, #8]
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	b29b      	uxth	r3, r3
 8000eda:	461a      	mov	r2, r3
 8000edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee4:	b29a      	uxth	r2, r3
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	8a9b      	ldrh	r3, [r3, #20]
 8000eee:	b29b      	uxth	r3, r3
 8000ef0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ef4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000ef8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	899b      	ldrh	r3, [r3, #12]
 8000efe:	461a      	mov	r2, r3
 8000f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f02:	4313      	orrs	r3, r2
 8000f04:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f08:	b29a      	uxth	r2, r3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000f0e:	f107 0308 	add.w	r3, r7, #8
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff fd10 	bl	8000938 <RCC_GetClocksFreq>
  if (USARTx == USART1) 
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	4a2e      	ldr	r2, [pc, #184]	; (8000fd4 <USART_Init+0x160>)
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d102      	bne.n	8000f26 <USART_Init+0xb2>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	623b      	str	r3, [r7, #32]
 8000f24:	e001      	b.n	8000f2a <USART_Init+0xb6>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	623b      	str	r3, [r7, #32]
  }

  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	899b      	ldrh	r3, [r3, #12]
 8000f2e:	b29b      	uxth	r3, r3
 8000f30:	b21b      	sxth	r3, r3
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	da0c      	bge.n	8000f50 <USART_Init+0xdc>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000f36:	6a3a      	ldr	r2, [r7, #32]
 8000f38:	4613      	mov	r3, r2
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	4413      	add	r3, r2
 8000f3e:	009a      	lsls	r2, r3, #2
 8000f40:	441a      	add	r2, r3
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f4c:	61fb      	str	r3, [r7, #28]
 8000f4e:	e00b      	b.n	8000f68 <USART_Init+0xf4>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000f50:	6a3a      	ldr	r2, [r7, #32]
 8000f52:	4613      	mov	r3, r2
 8000f54:	009b      	lsls	r3, r3, #2
 8000f56:	4413      	add	r3, r2
 8000f58:	009a      	lsls	r2, r3, #2
 8000f5a:	441a      	add	r2, r3
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f66:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000f68:	69fb      	ldr	r3, [r7, #28]
 8000f6a:	4a1b      	ldr	r2, [pc, #108]	; (8000fd8 <USART_Init+0x164>)
 8000f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8000f70:	095b      	lsrs	r3, r3, #5
 8000f72:	011b      	lsls	r3, r3, #4
 8000f74:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f78:	091b      	lsrs	r3, r3, #4
 8000f7a:	2264      	movs	r2, #100	; 0x64
 8000f7c:	fb02 f303 	mul.w	r3, r2, r3
 8000f80:	69fa      	ldr	r2, [r7, #28]
 8000f82:	1ad3      	subs	r3, r2, r3
 8000f84:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	899b      	ldrh	r3, [r3, #12]
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	b21b      	sxth	r3, r3
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	da0c      	bge.n	8000fac <USART_Init+0x138>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000f92:	69bb      	ldr	r3, [r7, #24]
 8000f94:	00db      	lsls	r3, r3, #3
 8000f96:	3332      	adds	r3, #50	; 0x32
 8000f98:	4a0f      	ldr	r2, [pc, #60]	; (8000fd8 <USART_Init+0x164>)
 8000f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f9e:	095b      	lsrs	r3, r3, #5
 8000fa0:	f003 0307 	and.w	r3, r3, #7
 8000fa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	627b      	str	r3, [r7, #36]	; 0x24
 8000faa:	e00b      	b.n	8000fc4 <USART_Init+0x150>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	011b      	lsls	r3, r3, #4
 8000fb0:	3332      	adds	r3, #50	; 0x32
 8000fb2:	4a09      	ldr	r2, [pc, #36]	; (8000fd8 <USART_Init+0x164>)
 8000fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8000fb8:	095b      	lsrs	r3, r3, #5
 8000fba:	f003 030f 	and.w	r3, r3, #15
 8000fbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	627b      	str	r3, [r7, #36]	; 0x24
  }
 
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8000fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fc6:	b29a      	uxth	r2, r3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	811a      	strh	r2, [r3, #8]
}
 8000fcc:	bf00      	nop
 8000fce:	3728      	adds	r7, #40	; 0x28
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40013800 	.word	0x40013800
 8000fd8:	51eb851f 	.word	0x51eb851f

08000fdc <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000fe8:	78fb      	ldrb	r3, [r7, #3]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d008      	beq.n	8001000 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	899b      	ldrh	r3, [r3, #12]
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000ff8:	b29a      	uxth	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000ffe:	e007      	b.n	8001010 <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	899b      	ldrh	r3, [r3, #12]
 8001004:	b29b      	uxth	r3, r3
 8001006:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800100a:	b29a      	uxth	r2, r3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	819a      	strh	r2, [r3, #12]
  }
}
 8001010:	bf00      	nop
 8001012:	370c      	adds	r7, #12
 8001014:	46bd      	mov	sp, r7
 8001016:	bc80      	pop	{r7}
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop

0800101c <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None.
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	460b      	mov	r3, r1
 8001026:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001028:	887b      	ldrh	r3, [r7, #2]
 800102a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800102e:	b29a      	uxth	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	809a      	strh	r2, [r3, #4]
}
 8001034:	bf00      	nop
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	bc80      	pop	{r7}
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag.
  *     @arg USART_FLAG_PE:   Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001040:	b480      	push	{r7}
 8001042:	b085      	sub	sp, #20
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	460b      	mov	r3, r1
 800104a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800104c:	2300      	movs	r3, #0
 800104e:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	881b      	ldrh	r3, [r3, #0]
 8001054:	b29a      	uxth	r2, r3
 8001056:	887b      	ldrh	r3, [r7, #2]
 8001058:	4013      	ands	r3, r2
 800105a:	b29b      	uxth	r3, r3
 800105c:	2b00      	cmp	r3, #0
 800105e:	d002      	beq.n	8001066 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001060:	2301      	movs	r3, #1
 8001062:	73fb      	strb	r3, [r7, #15]
 8001064:	e001      	b.n	800106a <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001066:	2300      	movs	r3, #0
 8001068:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800106a:	7bfb      	ldrb	r3, [r7, #15]
}
 800106c:	4618      	mov	r0, r3
 800106e:	3714      	adds	r7, #20
 8001070:	46bd      	mov	sp, r7
 8001072:	bc80      	pop	{r7}
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	4603      	mov	r3, r0
 8001080:	6039      	str	r1, [r7, #0]
 8001082:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001088:	2b00      	cmp	r3, #0
 800108a:	da0b      	bge.n	80010a4 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800108c:	490d      	ldr	r1, [pc, #52]	; (80010c4 <NVIC_SetPriority+0x4c>)
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	f003 030f 	and.w	r3, r3, #15
 8001094:	3b04      	subs	r3, #4
 8001096:	683a      	ldr	r2, [r7, #0]
 8001098:	b2d2      	uxtb	r2, r2
 800109a:	0112      	lsls	r2, r2, #4
 800109c:	b2d2      	uxtb	r2, r2
 800109e:	440b      	add	r3, r1
 80010a0:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 80010a2:	e009      	b.n	80010b8 <NVIC_SetPriority+0x40>
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80010a4:	4908      	ldr	r1, [pc, #32]	; (80010c8 <NVIC_SetPriority+0x50>)
 80010a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010aa:	683a      	ldr	r2, [r7, #0]
 80010ac:	b2d2      	uxtb	r2, r2
 80010ae:	0112      	lsls	r2, r2, #4
 80010b0:	b2d2      	uxtb	r2, r2
 80010b2:	440b      	add	r3, r1
 80010b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80010b8:	bf00      	nop
 80010ba:	370c      	adds	r7, #12
 80010bc:	46bd      	mov	sp, r7
 80010be:	bc80      	pop	{r7}
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	e000ed00 	.word	0xe000ed00
 80010c8:	e000e100 	.word	0xe000e100

080010cc <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010da:	d301      	bcc.n	80010e0 <SysTick_Config+0x14>
 80010dc:	2301      	movs	r3, #1
 80010de:	e011      	b.n	8001104 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80010e0:	4a0a      	ldr	r2, [pc, #40]	; (800110c <SysTick_Config+0x40>)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80010e8:	3b01      	subs	r3, #1
 80010ea:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 80010ec:	210f      	movs	r1, #15
 80010ee:	f04f 30ff 	mov.w	r0, #4294967295
 80010f2:	f7ff ffc1 	bl	8001078 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80010f6:	4b05      	ldr	r3, [pc, #20]	; (800110c <SysTick_Config+0x40>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010fc:	4b03      	ldr	r3, [pc, #12]	; (800110c <SysTick_Config+0x40>)
 80010fe:	2207      	movs	r2, #7
 8001100:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8001102:	2300      	movs	r3, #0
}
 8001104:	4618      	mov	r0, r3
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	e000e010 	.word	0xe000e010

08001110 <init_delay>:
 */
#include <common/delay.h>

__IO static uint32_t time_us = 0;

void init_delay(){
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
	SystemInit();
 8001114:	f000 fe50 	bl	8001db8 <SystemInit>
	SystemCoreClockUpdate();
 8001118:	f000 fe82 	bl	8001e20 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock/delay_divider_us);
 800111c:	4b05      	ldr	r3, [pc, #20]	; (8001134 <init_delay+0x24>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a05      	ldr	r2, [pc, #20]	; (8001138 <init_delay+0x28>)
 8001122:	fba2 2303 	umull	r2, r3, r2, r3
 8001126:	099b      	lsrs	r3, r3, #6
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff ffcf 	bl	80010cc <SysTick_Config>
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	2000001c 	.word	0x2000001c
 8001138:	10624dd3 	.word	0x10624dd3

0800113c <delay_decrement>:

void delay_decrement (void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
	  if (time_us > 0x00)
 8001140:	4b06      	ldr	r3, [pc, #24]	; (800115c <delay_decrement+0x20>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d004      	beq.n	8001152 <delay_decrement+0x16>
	  {
		  time_us--;
 8001148:	4b04      	ldr	r3, [pc, #16]	; (800115c <delay_decrement+0x20>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	3b01      	subs	r3, #1
 800114e:	4a03      	ldr	r2, [pc, #12]	; (800115c <delay_decrement+0x20>)
 8001150:	6013      	str	r3, [r2, #0]
	  }
}
 8001152:	bf00      	nop
 8001154:	46bd      	mov	sp, r7
 8001156:	bc80      	pop	{r7}
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	20000058 	.word	0x20000058

08001160 <delay_ms>:

void delay_ms(uint32_t t)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
	time_us = t;
 8001168:	4a06      	ldr	r2, [pc, #24]	; (8001184 <delay_ms+0x24>)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6013      	str	r3, [r2, #0]
	while(time_us > 0)
 800116e:	bf00      	nop
 8001170:	4b04      	ldr	r3, [pc, #16]	; (8001184 <delay_ms+0x24>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d1fb      	bne.n	8001170 <delay_ms+0x10>
	{
		// decrement from hero to zero
	}
}
 8001178:	bf00      	nop
 800117a:	370c      	adds	r7, #12
 800117c:	46bd      	mov	sp, r7
 800117e:	bc80      	pop	{r7}
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	20000058 	.word	0x20000058

08001188 <init_SPI1>:
 *  Created on: 18. 12. 2016
 *      Author: Miroslav Koht
 */
#include<communication/spi.h>

void init_SPI1(void){
 8001188:	b580      	push	{r7, lr}
 800118a:	b088      	sub	sp, #32
 800118c:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;
	SPI_InitTypeDef SPI_InitStruct;

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800118e:	2101      	movs	r1, #1
 8001190:	2001      	movs	r0, #1
 8001192:	f7ff fcab 	bl	8000aec <RCC_AHBPeriphClockCmd>

	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_7 | GPIO_Pin_6 | GPIO_Pin_5;
 8001196:	23e0      	movs	r3, #224	; 0xe0
 8001198:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 800119a:	2302      	movs	r3, #2
 800119c:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 800119e:	2300      	movs	r3, #0
 80011a0:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_40MHz;
 80011a2:	2303      	movs	r3, #3
 80011a4:	777b      	strb	r3, [r7, #29]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80011a6:	2300      	movs	r3, #0
 80011a8:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011aa:	f107 0318 	add.w	r3, r7, #24
 80011ae:	4619      	mov	r1, r3
 80011b0:	4823      	ldr	r0, [pc, #140]	; (8001240 <init_SPI1+0xb8>)
 80011b2:	f7ff fac7 	bl	8000744 <GPIO_Init>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource5, GPIO_AF_SPI1);
 80011b6:	2205      	movs	r2, #5
 80011b8:	2105      	movs	r1, #5
 80011ba:	4821      	ldr	r0, [pc, #132]	; (8001240 <init_SPI1+0xb8>)
 80011bc:	f7ff fb74 	bl	80008a8 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_SPI1);
 80011c0:	2205      	movs	r2, #5
 80011c2:	2106      	movs	r1, #6
 80011c4:	481e      	ldr	r0, [pc, #120]	; (8001240 <init_SPI1+0xb8>)
 80011c6:	f7ff fb6f 	bl	80008a8 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_SPI1);
 80011ca:	2205      	movs	r2, #5
 80011cc:	2107      	movs	r1, #7
 80011ce:	481c      	ldr	r0, [pc, #112]	; (8001240 <init_SPI1+0xb8>)
 80011d0:	f7ff fb6a 	bl	80008a8 <GPIO_PinAFConfig>

	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_8;
 80011d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011d8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 80011da:	2301      	movs	r3, #1
 80011dc:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80011de:	2300      	movs	r3, #0
 80011e0:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_40MHz;
 80011e2:	2303      	movs	r3, #3
 80011e4:	777b      	strb	r3, [r7, #29]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 80011e6:	2301      	movs	r3, #1
 80011e8:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ea:	f107 0318 	add.w	r3, r7, #24
 80011ee:	4619      	mov	r1, r3
 80011f0:	4813      	ldr	r0, [pc, #76]	; (8001240 <init_SPI1+0xb8>)
 80011f2:	f7ff faa7 	bl	8000744 <GPIO_Init>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 80011f6:	2101      	movs	r1, #1
 80011f8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80011fc:	f7ff fc94 	bl	8000b28 <RCC_APB2PeriphClockCmd>

	SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001200:	2300      	movs	r3, #0
 8001202:	80bb      	strh	r3, [r7, #4]
	SPI_InitStruct.SPI_Mode = SPI_Mode_Master;
 8001204:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001208:	80fb      	strh	r3, [r7, #6]
	SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b;
 800120a:	2300      	movs	r3, #0
 800120c:	813b      	strh	r3, [r7, #8]

	SPI_InitStruct.SPI_CPOL = SPI_CPOL_High;
 800120e:	2302      	movs	r3, #2
 8001210:	817b      	strh	r3, [r7, #10]
	SPI_InitStruct.SPI_CPHA = SPI_CPHA_2Edge;
 8001212:	2301      	movs	r3, #1
 8001214:	81bb      	strh	r3, [r7, #12]

	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;
 8001216:	f44f 7300 	mov.w	r3, #512	; 0x200
 800121a:	81fb      	strh	r3, [r7, #14]
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_32;
 800121c:	2320      	movs	r3, #32
 800121e:	823b      	strh	r3, [r7, #16]
	SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;
 8001220:	2300      	movs	r3, #0
 8001222:	827b      	strh	r3, [r7, #18]
	SPI_Init(SPI1, &SPI_InitStruct);
 8001224:	1d3b      	adds	r3, r7, #4
 8001226:	4619      	mov	r1, r3
 8001228:	4806      	ldr	r0, [pc, #24]	; (8001244 <init_SPI1+0xbc>)
 800122a:	f7ff fcb9 	bl	8000ba0 <SPI_Init>

	SPI_Cmd(SPI1, ENABLE);
 800122e:	2101      	movs	r1, #1
 8001230:	4804      	ldr	r0, [pc, #16]	; (8001244 <init_SPI1+0xbc>)
 8001232:	f7ff fcf9 	bl	8000c28 <SPI_Cmd>
}
 8001236:	bf00      	nop
 8001238:	3720      	adds	r7, #32
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	40020000 	.word	0x40020000
 8001244:	40013000 	.word	0x40013000

08001248 <write_reg>:

void write_reg(uint8_t WriteAddr, uint8_t WriteData )
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	460a      	mov	r2, r1
 8001252:	71fb      	strb	r3, [r7, #7]
 8001254:	4613      	mov	r3, r2
 8001256:	71bb      	strb	r3, [r7, #6]
	chip_select();
 8001258:	f000 f8a0 	bl	800139c <chip_select>

	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE));
 800125c:	bf00      	nop
 800125e:	2102      	movs	r1, #2
 8001260:	481a      	ldr	r0, [pc, #104]	; (80012cc <write_reg+0x84>)
 8001262:	f7ff fd1b 	bl	8000c9c <SPI_I2S_GetFlagStatus>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d0f8      	beq.n	800125e <write_reg+0x16>
	SPI_I2S_SendData(SPI1, WriteAddr);
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	b29b      	uxth	r3, r3
 8001270:	4619      	mov	r1, r3
 8001272:	4816      	ldr	r0, [pc, #88]	; (80012cc <write_reg+0x84>)
 8001274:	f7ff fd04 	bl	8000c80 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE));
 8001278:	bf00      	nop
 800127a:	2101      	movs	r1, #1
 800127c:	4813      	ldr	r0, [pc, #76]	; (80012cc <write_reg+0x84>)
 800127e:	f7ff fd0d 	bl	8000c9c <SPI_I2S_GetFlagStatus>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d0f8      	beq.n	800127a <write_reg+0x32>
	SPI_I2S_ReceiveData(SPI1);
 8001288:	4810      	ldr	r0, [pc, #64]	; (80012cc <write_reg+0x84>)
 800128a:	f7ff fced 	bl	8000c68 <SPI_I2S_ReceiveData>

	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE));
 800128e:	bf00      	nop
 8001290:	2102      	movs	r1, #2
 8001292:	480e      	ldr	r0, [pc, #56]	; (80012cc <write_reg+0x84>)
 8001294:	f7ff fd02 	bl	8000c9c <SPI_I2S_GetFlagStatus>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d0f8      	beq.n	8001290 <write_reg+0x48>
	SPI_I2S_SendData(SPI1, WriteData);
 800129e:	79bb      	ldrb	r3, [r7, #6]
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	4619      	mov	r1, r3
 80012a4:	4809      	ldr	r0, [pc, #36]	; (80012cc <write_reg+0x84>)
 80012a6:	f7ff fceb 	bl	8000c80 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE));
 80012aa:	bf00      	nop
 80012ac:	2101      	movs	r1, #1
 80012ae:	4807      	ldr	r0, [pc, #28]	; (80012cc <write_reg+0x84>)
 80012b0:	f7ff fcf4 	bl	8000c9c <SPI_I2S_GetFlagStatus>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d0f8      	beq.n	80012ac <write_reg+0x64>
	SPI_I2S_ReceiveData(SPI1);
 80012ba:	4804      	ldr	r0, [pc, #16]	; (80012cc <write_reg+0x84>)
 80012bc:	f7ff fcd4 	bl	8000c68 <SPI_I2S_ReceiveData>
	chip_deselect();
 80012c0:	f000 f878 	bl	80013b4 <chip_deselect>
}
 80012c4:	bf00      	nop
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40013000 	.word	0x40013000

080012d0 <read_reg>:

uint8_t read_reg(uint8_t ReadAddr)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	71fb      	strb	r3, [r7, #7]
	chip_select();
 80012da:	f000 f85f 	bl	800139c <chip_select>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE));
 80012de:	bf00      	nop
 80012e0:	2102      	movs	r1, #2
 80012e2:	481b      	ldr	r0, [pc, #108]	; (8001350 <read_reg+0x80>)
 80012e4:	f7ff fcda 	bl	8000c9c <SPI_I2S_GetFlagStatus>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d0f8      	beq.n	80012e0 <read_reg+0x10>
	SPI_I2S_SendData(SPI1, ReadAddr);
 80012ee:	79fb      	ldrb	r3, [r7, #7]
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	4619      	mov	r1, r3
 80012f4:	4816      	ldr	r0, [pc, #88]	; (8001350 <read_reg+0x80>)
 80012f6:	f7ff fcc3 	bl	8000c80 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE));
 80012fa:	bf00      	nop
 80012fc:	2101      	movs	r1, #1
 80012fe:	4814      	ldr	r0, [pc, #80]	; (8001350 <read_reg+0x80>)
 8001300:	f7ff fccc 	bl	8000c9c <SPI_I2S_GetFlagStatus>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d0f8      	beq.n	80012fc <read_reg+0x2c>
	SPI_I2S_ReceiveData(SPI1); //Clear RXNE bit
 800130a:	4811      	ldr	r0, [pc, #68]	; (8001350 <read_reg+0x80>)
 800130c:	f7ff fcac 	bl	8000c68 <SPI_I2S_ReceiveData>

	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE));
 8001310:	bf00      	nop
 8001312:	2102      	movs	r1, #2
 8001314:	480e      	ldr	r0, [pc, #56]	; (8001350 <read_reg+0x80>)
 8001316:	f7ff fcc1 	bl	8000c9c <SPI_I2S_GetFlagStatus>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d0f8      	beq.n	8001312 <read_reg+0x42>
	SPI_I2S_SendData(SPI1, 0x00); //Dummy byte to generate clock
 8001320:	2100      	movs	r1, #0
 8001322:	480b      	ldr	r0, [pc, #44]	; (8001350 <read_reg+0x80>)
 8001324:	f7ff fcac 	bl	8000c80 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE));
 8001328:	bf00      	nop
 800132a:	2101      	movs	r1, #1
 800132c:	4808      	ldr	r0, [pc, #32]	; (8001350 <read_reg+0x80>)
 800132e:	f7ff fcb5 	bl	8000c9c <SPI_I2S_GetFlagStatus>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d0f8      	beq.n	800132a <read_reg+0x5a>
	uint8_t data =  SPI_I2S_ReceiveData(SPI1);
 8001338:	4805      	ldr	r0, [pc, #20]	; (8001350 <read_reg+0x80>)
 800133a:	f7ff fc95 	bl	8000c68 <SPI_I2S_ReceiveData>
 800133e:	4603      	mov	r3, r0
 8001340:	73fb      	strb	r3, [r7, #15]

	chip_deselect();
 8001342:	f000 f837 	bl	80013b4 <chip_deselect>
	return data;
 8001346:	7bfb      	ldrb	r3, [r7, #15]
}
 8001348:	4618      	mov	r0, r3
 800134a:	3710      	adds	r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40013000 	.word	0x40013000

08001354 <read_regs>:

void read_regs( uint8_t ReadAddr, uint8_t *ReadBuf, unsigned int Bytes )
{
 8001354:	b590      	push	{r4, r7, lr}
 8001356:	b087      	sub	sp, #28
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	60b9      	str	r1, [r7, #8]
 800135e:	607a      	str	r2, [r7, #4]
 8001360:	73fb      	strb	r3, [r7, #15]
    uint16_t  i = 0;
 8001362:	2300      	movs	r3, #0
 8001364:	82fb      	strh	r3, [r7, #22]
    for(i=0; i<Bytes; i++){
 8001366:	2300      	movs	r3, #0
 8001368:	82fb      	strh	r3, [r7, #22]
 800136a:	e00f      	b.n	800138c <read_regs+0x38>
    	ReadBuf[i] = read_reg(ReadAddr+i);
 800136c:	8afb      	ldrh	r3, [r7, #22]
 800136e:	68ba      	ldr	r2, [r7, #8]
 8001370:	18d4      	adds	r4, r2, r3
 8001372:	8afb      	ldrh	r3, [r7, #22]
 8001374:	b2da      	uxtb	r2, r3
 8001376:	7bfb      	ldrb	r3, [r7, #15]
 8001378:	4413      	add	r3, r2
 800137a:	b2db      	uxtb	r3, r3
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff ffa7 	bl	80012d0 <read_reg>
 8001382:	4603      	mov	r3, r0
 8001384:	7023      	strb	r3, [r4, #0]
}

void read_regs( uint8_t ReadAddr, uint8_t *ReadBuf, unsigned int Bytes )
{
    uint16_t  i = 0;
    for(i=0; i<Bytes; i++){
 8001386:	8afb      	ldrh	r3, [r7, #22]
 8001388:	3301      	adds	r3, #1
 800138a:	82fb      	strh	r3, [r7, #22]
 800138c:	8afa      	ldrh	r2, [r7, #22]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	429a      	cmp	r2, r3
 8001392:	d3eb      	bcc.n	800136c <read_regs+0x18>
    	ReadBuf[i] = read_reg(ReadAddr+i);
    }
}
 8001394:	bf00      	nop
 8001396:	371c      	adds	r7, #28
 8001398:	46bd      	mov	sp, r7
 800139a:	bd90      	pop	{r4, r7, pc}

0800139c <chip_select>:

void chip_select(void){
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
	GPIO_ResetBits(GPIOA, GPIO_Pin_8);
 80013a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013a4:	4802      	ldr	r0, [pc, #8]	; (80013b0 <chip_select+0x14>)
 80013a6:	f7ff fa71 	bl	800088c <GPIO_ResetBits>
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40020000 	.word	0x40020000

080013b4 <chip_deselect>:
void chip_deselect(void){
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
	GPIO_SetBits(GPIOA, GPIO_Pin_8);
 80013b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013bc:	4802      	ldr	r0, [pc, #8]	; (80013c8 <chip_deselect+0x14>)
 80013be:	f7ff fa57 	bl	8000870 <GPIO_SetBits>
}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	40020000 	.word	0x40020000

080013cc <usart_init>:
 *      Author: Miroslav Koht
 */

#include <communication/usart.h>

void usart_init(){
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80013d2:	2101      	movs	r1, #1
 80013d4:	2001      	movs	r0, #1
 80013d6:	f7ff fb89 	bl	8000aec <RCC_AHBPeriphClockCmd>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);
 80013da:	2207      	movs	r2, #7
 80013dc:	2102      	movs	r1, #2
 80013de:	481b      	ldr	r0, [pc, #108]	; (800144c <usart_init+0x80>)
 80013e0:	f7ff fa62 	bl	80008a8 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);
 80013e4:	2207      	movs	r2, #7
 80013e6:	2103      	movs	r1, #3
 80013e8:	4818      	ldr	r0, [pc, #96]	; (800144c <usart_init+0x80>)
 80013ea:	f7ff fa5d 	bl	80008a8 <GPIO_PinAFConfig>

	GPIO_InitTypeDef GPIO_usart;

	GPIO_usart.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 80013ee:	230c      	movs	r3, #12
 80013f0:	613b      	str	r3, [r7, #16]
	GPIO_usart.GPIO_Mode = GPIO_Mode_AF;
 80013f2:	2302      	movs	r3, #2
 80013f4:	753b      	strb	r3, [r7, #20]
	GPIO_usart.GPIO_OType = GPIO_OType_PP;
 80013f6:	2300      	movs	r3, #0
 80013f8:	75bb      	strb	r3, [r7, #22]
	GPIO_usart.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80013fa:	2300      	movs	r3, #0
 80013fc:	75fb      	strb	r3, [r7, #23]
	GPIO_usart.GPIO_Speed = GPIO_Speed_40MHz;
 80013fe:	2303      	movs	r3, #3
 8001400:	757b      	strb	r3, [r7, #21]

	GPIO_Init(GPIOA,&GPIO_usart);
 8001402:	f107 0310 	add.w	r3, r7, #16
 8001406:	4619      	mov	r1, r3
 8001408:	4810      	ldr	r0, [pc, #64]	; (800144c <usart_init+0x80>)
 800140a:	f7ff f99b 	bl	8000744 <GPIO_Init>

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 800140e:	2101      	movs	r1, #1
 8001410:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001414:	f7ff fba6 	bl	8000b64 <RCC_APB1PeriphClockCmd>

	USART_InitTypeDef USART_InitStructure;
	USART_InitStructure.USART_BaudRate = 9600;
 8001418:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800141c:	603b      	str	r3, [r7, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800141e:	2300      	movs	r3, #0
 8001420:	80bb      	strh	r3, [r7, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001422:	2300      	movs	r3, #0
 8001424:	80fb      	strh	r3, [r7, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8001426:	2300      	movs	r3, #0
 8001428:	813b      	strh	r3, [r7, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800142a:	2300      	movs	r3, #0
 800142c:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800142e:	230c      	movs	r3, #12
 8001430:	817b      	strh	r3, [r7, #10]
	USART_Init(USART2, &USART_InitStructure);
 8001432:	463b      	mov	r3, r7
 8001434:	4619      	mov	r1, r3
 8001436:	4806      	ldr	r0, [pc, #24]	; (8001450 <usart_init+0x84>)
 8001438:	f7ff fd1c 	bl	8000e74 <USART_Init>
	USART_Cmd(USART2, ENABLE);
 800143c:	2101      	movs	r1, #1
 800143e:	4804      	ldr	r0, [pc, #16]	; (8001450 <usart_init+0x84>)
 8001440:	f7ff fdcc 	bl	8000fdc <USART_Cmd>
}
 8001444:	bf00      	nop
 8001446:	3718      	adds	r7, #24
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40020000 	.word	0x40020000
 8001450:	40004400 	.word	0x40004400

08001454 <USART_send_function>:

void USART_send_function(char text[]){
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]

	uint16_t i = 0;
 800145c:	2300      	movs	r3, #0
 800145e:	81fb      	strh	r3, [r7, #14]
	while(text[i] != '\0'){
 8001460:	e013      	b.n	800148a <USART_send_function+0x36>
		USART_SendData(USART2, text[i]);
 8001462:	89fb      	ldrh	r3, [r7, #14]
 8001464:	687a      	ldr	r2, [r7, #4]
 8001466:	4413      	add	r3, r2
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	b29b      	uxth	r3, r3
 800146c:	4619      	mov	r1, r3
 800146e:	4810      	ldr	r0, [pc, #64]	; (80014b0 <USART_send_function+0x5c>)
 8001470:	f7ff fdd4 	bl	800101c <USART_SendData>
		while(USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET);
 8001474:	bf00      	nop
 8001476:	2140      	movs	r1, #64	; 0x40
 8001478:	480d      	ldr	r0, [pc, #52]	; (80014b0 <USART_send_function+0x5c>)
 800147a:	f7ff fde1 	bl	8001040 <USART_GetFlagStatus>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d0f8      	beq.n	8001476 <USART_send_function+0x22>
		i++;
 8001484:	89fb      	ldrh	r3, [r7, #14]
 8001486:	3301      	adds	r3, #1
 8001488:	81fb      	strh	r3, [r7, #14]
}

void USART_send_function(char text[]){

	uint16_t i = 0;
	while(text[i] != '\0'){
 800148a:	89fb      	ldrh	r3, [r7, #14]
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	4413      	add	r3, r2
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d1e5      	bne.n	8001462 <USART_send_function+0xe>
		USART_SendData(USART2, text[i]);
		while(USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET);
		i++;
	}
	while(USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET);
 8001496:	bf00      	nop
 8001498:	2140      	movs	r1, #64	; 0x40
 800149a:	4805      	ldr	r0, [pc, #20]	; (80014b0 <USART_send_function+0x5c>)
 800149c:	f7ff fdd0 	bl	8001040 <USART_GetFlagStatus>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d0f8      	beq.n	8001498 <USART_send_function+0x44>

}
 80014a6:	bf00      	nop
 80014a8:	3710      	adds	r7, #16
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40004400 	.word	0x40004400

080014b4 <USART_send_function_number>:

void USART_send_function_number(float number){
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b08a      	sub	sp, #40	; 0x28
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]

	uint16_t i = 0;
 80014bc:	2300      	movs	r3, #0
 80014be:	84fb      	strh	r3, [r7, #38]	; 0x26
	char text[20];
	int num1 = (int)number;
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f7ff f8b9 	bl	8000638 <__aeabi_f2iz>
 80014c6:	4603      	mov	r3, r0
 80014c8:	623b      	str	r3, [r7, #32]
	int num2 = (int)((number-num1)*1000);
 80014ca:	6a38      	ldr	r0, [r7, #32]
 80014cc:	f7fe ff10 	bl	80002f0 <__aeabi_i2f>
 80014d0:	4603      	mov	r3, r0
 80014d2:	4619      	mov	r1, r3
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f7fe fe55 	bl	8000184 <__aeabi_fsub>
 80014da:	4603      	mov	r3, r0
 80014dc:	4926      	ldr	r1, [pc, #152]	; (8001578 <USART_send_function_number+0xc4>)
 80014de:	4618      	mov	r0, r3
 80014e0:	f7fe ff5a 	bl	8000398 <__aeabi_fmul>
 80014e4:	4603      	mov	r3, r0
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff f8a6 	bl	8000638 <__aeabi_f2iz>
 80014ec:	4603      	mov	r3, r0
 80014ee:	61fb      	str	r3, [r7, #28]
	if (num2 > 0)
 80014f0:	69fb      	ldr	r3, [r7, #28]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	dd07      	ble.n	8001506 <USART_send_function_number+0x52>
		sprintf(text,"%d.%d", num1, num2);
 80014f6:	f107 0008 	add.w	r0, r7, #8
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	6a3a      	ldr	r2, [r7, #32]
 80014fe:	491f      	ldr	r1, [pc, #124]	; (800157c <USART_send_function_number+0xc8>)
 8001500:	f000 feaa 	bl	8002258 <siprintf>
 8001504:	e020      	b.n	8001548 <USART_send_function_number+0x94>
	else{
		num2=num2*-1;
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	425b      	negs	r3, r3
 800150a:	61fb      	str	r3, [r7, #28]
		sprintf(text,"%d.%d", num1, num2);
 800150c:	f107 0008 	add.w	r0, r7, #8
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	6a3a      	ldr	r2, [r7, #32]
 8001514:	4919      	ldr	r1, [pc, #100]	; (800157c <USART_send_function_number+0xc8>)
 8001516:	f000 fe9f 	bl	8002258 <siprintf>
	}
	while(text[i] != '\0'){
 800151a:	e015      	b.n	8001548 <USART_send_function_number+0x94>
		USART_SendData(USART2, text[i]);
 800151c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800151e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001522:	4413      	add	r3, r2
 8001524:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8001528:	b29b      	uxth	r3, r3
 800152a:	4619      	mov	r1, r3
 800152c:	4814      	ldr	r0, [pc, #80]	; (8001580 <USART_send_function_number+0xcc>)
 800152e:	f7ff fd75 	bl	800101c <USART_SendData>
		while(USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET);
 8001532:	bf00      	nop
 8001534:	2140      	movs	r1, #64	; 0x40
 8001536:	4812      	ldr	r0, [pc, #72]	; (8001580 <USART_send_function_number+0xcc>)
 8001538:	f7ff fd82 	bl	8001040 <USART_GetFlagStatus>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d0f8      	beq.n	8001534 <USART_send_function_number+0x80>
		i++;
 8001542:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001544:	3301      	adds	r3, #1
 8001546:	84fb      	strh	r3, [r7, #38]	; 0x26
		sprintf(text,"%d.%d", num1, num2);
	else{
		num2=num2*-1;
		sprintf(text,"%d.%d", num1, num2);
	}
	while(text[i] != '\0'){
 8001548:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800154a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800154e:	4413      	add	r3, r2
 8001550:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1e1      	bne.n	800151c <USART_send_function_number+0x68>
		USART_SendData(USART2, text[i]);
		while(USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET);
		i++;
	}
	USART_SendData(USART2,'\r');
 8001558:	210d      	movs	r1, #13
 800155a:	4809      	ldr	r0, [pc, #36]	; (8001580 <USART_send_function_number+0xcc>)
 800155c:	f7ff fd5e 	bl	800101c <USART_SendData>
	while(USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET);
 8001560:	bf00      	nop
 8001562:	2140      	movs	r1, #64	; 0x40
 8001564:	4806      	ldr	r0, [pc, #24]	; (8001580 <USART_send_function_number+0xcc>)
 8001566:	f7ff fd6b 	bl	8001040 <USART_GetFlagStatus>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d0f8      	beq.n	8001562 <USART_send_function_number+0xae>

}
 8001570:	bf00      	nop
 8001572:	3728      	adds	r7, #40	; 0x28
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	447a0000 	.word	0x447a0000
 800157c:	080022e8 	.word	0x080022e8
 8001580:	40004400 	.word	0x40004400

08001584 <mpu9250_init>:
 */
#include <device_libraries/MPU_9250.h>

#define MPU_InitRegNum 17

uint8_t  mpu9250_init(int sample_rate_div,int low_pass_filter){
 8001584:	b580      	push	{r7, lr}
 8001586:	b08c      	sub	sp, #48	; 0x30
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
	init_delay();
 800158e:	f7ff fdbf 	bl	8001110 <init_delay>
	uint8_t i = 0;
 8001592:	2300      	movs	r3, #0
 8001594:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    init_SPI1();
 8001598:	f7ff fdf6 	bl	8001188 <init_SPI1>
    delay_ms(500);
 800159c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015a0:	f7ff fdde 	bl	8001160 <delay_ms>
    uint8_t MPU_Init_Data[MPU_InitRegNum][2] = {
 80015a4:	2380      	movs	r3, #128	; 0x80
 80015a6:	733b      	strb	r3, [r7, #12]
 80015a8:	236b      	movs	r3, #107	; 0x6b
 80015aa:	737b      	strb	r3, [r7, #13]
 80015ac:	2301      	movs	r3, #1
 80015ae:	73bb      	strb	r3, [r7, #14]
 80015b0:	236b      	movs	r3, #107	; 0x6b
 80015b2:	73fb      	strb	r3, [r7, #15]
 80015b4:	2300      	movs	r3, #0
 80015b6:	743b      	strb	r3, [r7, #16]
 80015b8:	236c      	movs	r3, #108	; 0x6c
 80015ba:	747b      	strb	r3, [r7, #17]
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	74bb      	strb	r3, [r7, #18]
 80015c2:	231a      	movs	r3, #26
 80015c4:	74fb      	strb	r3, [r7, #19]
 80015c6:	2318      	movs	r3, #24
 80015c8:	753b      	strb	r3, [r7, #20]
 80015ca:	231b      	movs	r3, #27
 80015cc:	757b      	strb	r3, [r7, #21]
 80015ce:	2308      	movs	r3, #8
 80015d0:	75bb      	strb	r3, [r7, #22]
 80015d2:	231c      	movs	r3, #28
 80015d4:	75fb      	strb	r3, [r7, #23]
 80015d6:	2309      	movs	r3, #9
 80015d8:	763b      	strb	r3, [r7, #24]
 80015da:	231d      	movs	r3, #29
 80015dc:	767b      	strb	r3, [r7, #25]
 80015de:	2330      	movs	r3, #48	; 0x30
 80015e0:	76bb      	strb	r3, [r7, #26]
 80015e2:	2337      	movs	r3, #55	; 0x37
 80015e4:	76fb      	strb	r3, [r7, #27]
 80015e6:	2320      	movs	r3, #32
 80015e8:	773b      	strb	r3, [r7, #28]
 80015ea:	236a      	movs	r3, #106	; 0x6a
 80015ec:	777b      	strb	r3, [r7, #29]
 80015ee:	230d      	movs	r3, #13
 80015f0:	77bb      	strb	r3, [r7, #30]
 80015f2:	2324      	movs	r3, #36	; 0x24
 80015f4:	77fb      	strb	r3, [r7, #31]
 80015f6:	230c      	movs	r3, #12
 80015f8:	f887 3020 	strb.w	r3, [r7, #32]
 80015fc:	2325      	movs	r3, #37	; 0x25
 80015fe:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8001602:	230b      	movs	r3, #11
 8001604:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001608:	2326      	movs	r3, #38	; 0x26
 800160a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800160e:	2301      	movs	r3, #1
 8001610:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8001614:	2363      	movs	r3, #99	; 0x63
 8001616:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800161a:	2381      	movs	r3, #129	; 0x81
 800161c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001620:	2327      	movs	r3, #39	; 0x27
 8001622:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001626:	230a      	movs	r3, #10
 8001628:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 800162c:	2326      	movs	r3, #38	; 0x26
 800162e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8001632:	2312      	movs	r3, #18
 8001634:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8001638:	2363      	movs	r3, #99	; 0x63
 800163a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800163e:	2381      	movs	r3, #129	; 0x81
 8001640:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8001644:	2327      	movs	r3, #39	; 0x27
 8001646:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
        {0x12, MPUREG_I2C_SLV0_DO}, // Register value to continuous measurement in 16bit
        {0x81, MPUREG_I2C_SLV0_CTRL}  //Enable I2C and set 1 byte

    };

    for(i=0; i<MPU_InitRegNum; i++) {
 800164a:	2300      	movs	r3, #0
 800164c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001650:	e01b      	b.n	800168a <mpu9250_init+0x106>
    	write_reg(MPU_Init_Data[i][1], MPU_Init_Data[i][0]);
 8001652:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001656:	005b      	lsls	r3, r3, #1
 8001658:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800165c:	4413      	add	r3, r2
 800165e:	f813 2c23 	ldrb.w	r2, [r3, #-35]
 8001662:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800166c:	440b      	add	r3, r1
 800166e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001672:	4619      	mov	r1, r3
 8001674:	4610      	mov	r0, r2
 8001676:	f7ff fde7 	bl	8001248 <write_reg>
    	delay_ms(2);
 800167a:	2002      	movs	r0, #2
 800167c:	f7ff fd70 	bl	8001160 <delay_ms>
        {0x12, MPUREG_I2C_SLV0_DO}, // Register value to continuous measurement in 16bit
        {0x81, MPUREG_I2C_SLV0_CTRL}  //Enable I2C and set 1 byte

    };

    for(i=0; i<MPU_InitRegNum; i++) {
 8001680:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001684:	3301      	adds	r3, #1
 8001686:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800168a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800168e:	2b10      	cmp	r3, #16
 8001690:	d9df      	bls.n	8001652 <mpu9250_init+0xce>
    	write_reg(MPU_Init_Data[i][1], MPU_Init_Data[i][0]);
    	delay_ms(2);
    }

    set_gyro_scale(BITS_FS_2000DPS);    //Set full scale range for gyroscope
 8001692:	2018      	movs	r0, #24
 8001694:	f000 f8b0 	bl	80017f8 <set_gyro_scale>
    set_acc_scale(BITS_FS_4G);
 8001698:	2008      	movs	r0, #8
 800169a:	f000 f805 	bl	80016a8 <set_acc_scale>
    return 0;
 800169e:	2300      	movs	r3, #0
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3730      	adds	r7, #48	; 0x30
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <set_acc_scale>:

uint32_t  set_acc_scale(int scale){
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
    unsigned int temp_scale;
    write_reg(MPUREG_ACCEL_CONFIG, scale);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	4619      	mov	r1, r3
 80016b6:	201c      	movs	r0, #28
 80016b8:	f7ff fdc6 	bl	8001248 <write_reg>

    switch (scale){
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2b18      	cmp	r3, #24
 80016c0:	d848      	bhi.n	8001754 <set_acc_scale+0xac>
 80016c2:	a201      	add	r2, pc, #4	; (adr r2, 80016c8 <set_acc_scale+0x20>)
 80016c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016c8:	0800172d 	.word	0x0800172d
 80016cc:	08001755 	.word	0x08001755
 80016d0:	08001755 	.word	0x08001755
 80016d4:	08001755 	.word	0x08001755
 80016d8:	08001755 	.word	0x08001755
 80016dc:	08001755 	.word	0x08001755
 80016e0:	08001755 	.word	0x08001755
 80016e4:	08001755 	.word	0x08001755
 80016e8:	08001737 	.word	0x08001737
 80016ec:	08001755 	.word	0x08001755
 80016f0:	08001755 	.word	0x08001755
 80016f4:	08001755 	.word	0x08001755
 80016f8:	08001755 	.word	0x08001755
 80016fc:	08001755 	.word	0x08001755
 8001700:	08001755 	.word	0x08001755
 8001704:	08001755 	.word	0x08001755
 8001708:	08001741 	.word	0x08001741
 800170c:	08001755 	.word	0x08001755
 8001710:	08001755 	.word	0x08001755
 8001714:	08001755 	.word	0x08001755
 8001718:	08001755 	.word	0x08001755
 800171c:	08001755 	.word	0x08001755
 8001720:	08001755 	.word	0x08001755
 8001724:	08001755 	.word	0x08001755
 8001728:	0800174b 	.word	0x0800174b
        case BITS_FS_2G:
            acc_divider=16384;
 800172c:	4b31      	ldr	r3, [pc, #196]	; (80017f4 <set_acc_scale+0x14c>)
 800172e:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 8001732:	601a      	str	r2, [r3, #0]
        break;
 8001734:	e00e      	b.n	8001754 <set_acc_scale+0xac>
        case BITS_FS_4G:
            acc_divider=8192;
 8001736:	4b2f      	ldr	r3, [pc, #188]	; (80017f4 <set_acc_scale+0x14c>)
 8001738:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 800173c:	601a      	str	r2, [r3, #0]
        break;
 800173e:	e009      	b.n	8001754 <set_acc_scale+0xac>
        case BITS_FS_8G:
            acc_divider=4096;
 8001740:	4b2c      	ldr	r3, [pc, #176]	; (80017f4 <set_acc_scale+0x14c>)
 8001742:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8001746:	601a      	str	r2, [r3, #0]
        break;
 8001748:	e004      	b.n	8001754 <set_acc_scale+0xac>
        case BITS_FS_16G:
            acc_divider=2048;
 800174a:	4b2a      	ldr	r3, [pc, #168]	; (80017f4 <set_acc_scale+0x14c>)
 800174c:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 8001750:	601a      	str	r2, [r3, #0]
        break;
 8001752:	bf00      	nop
    }
    temp_scale=read_reg(READ_FLAG | MPUREG_ACCEL_CONFIG);
 8001754:	209c      	movs	r0, #156	; 0x9c
 8001756:	f7ff fdbb 	bl	80012d0 <read_reg>
 800175a:	4603      	mov	r3, r0
 800175c:	60fb      	str	r3, [r7, #12]

    switch (temp_scale){
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	2b18      	cmp	r3, #24
 8001762:	d841      	bhi.n	80017e8 <set_acc_scale+0x140>
 8001764:	a201      	add	r2, pc, #4	; (adr r2, 800176c <set_acc_scale+0xc4>)
 8001766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800176a:	bf00      	nop
 800176c:	080017d1 	.word	0x080017d1
 8001770:	080017e9 	.word	0x080017e9
 8001774:	080017e9 	.word	0x080017e9
 8001778:	080017e9 	.word	0x080017e9
 800177c:	080017e9 	.word	0x080017e9
 8001780:	080017e9 	.word	0x080017e9
 8001784:	080017e9 	.word	0x080017e9
 8001788:	080017e9 	.word	0x080017e9
 800178c:	080017d7 	.word	0x080017d7
 8001790:	080017e9 	.word	0x080017e9
 8001794:	080017e9 	.word	0x080017e9
 8001798:	080017e9 	.word	0x080017e9
 800179c:	080017e9 	.word	0x080017e9
 80017a0:	080017e9 	.word	0x080017e9
 80017a4:	080017e9 	.word	0x080017e9
 80017a8:	080017e9 	.word	0x080017e9
 80017ac:	080017dd 	.word	0x080017dd
 80017b0:	080017e9 	.word	0x080017e9
 80017b4:	080017e9 	.word	0x080017e9
 80017b8:	080017e9 	.word	0x080017e9
 80017bc:	080017e9 	.word	0x080017e9
 80017c0:	080017e9 	.word	0x080017e9
 80017c4:	080017e9 	.word	0x080017e9
 80017c8:	080017e9 	.word	0x080017e9
 80017cc:	080017e3 	.word	0x080017e3
        case BITS_FS_2G:
            temp_scale=2;
 80017d0:	2302      	movs	r3, #2
 80017d2:	60fb      	str	r3, [r7, #12]
        break;
 80017d4:	e008      	b.n	80017e8 <set_acc_scale+0x140>
        case BITS_FS_4G:
            temp_scale=4;
 80017d6:	2304      	movs	r3, #4
 80017d8:	60fb      	str	r3, [r7, #12]
        break;
 80017da:	e005      	b.n	80017e8 <set_acc_scale+0x140>
        case BITS_FS_8G:
            temp_scale=8;
 80017dc:	2308      	movs	r3, #8
 80017de:	60fb      	str	r3, [r7, #12]
        break;
 80017e0:	e002      	b.n	80017e8 <set_acc_scale+0x140>
        case BITS_FS_16G:
            temp_scale=16;
 80017e2:	2310      	movs	r3, #16
 80017e4:	60fb      	str	r3, [r7, #12]
        break;
 80017e6:	bf00      	nop
    }
    return temp_scale;
 80017e8:	68fb      	ldr	r3, [r7, #12]
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3710      	adds	r7, #16
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	200000a0 	.word	0x200000a0

080017f8 <set_gyro_scale>:

uint32_t set_gyro_scale(int scale){
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
    unsigned int temp_scale;
    write_reg(MPUREG_GYRO_CONFIG, scale);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	b2db      	uxtb	r3, r3
 8001804:	4619      	mov	r1, r3
 8001806:	201b      	movs	r0, #27
 8001808:	f7ff fd1e 	bl	8001248 <write_reg>
    switch (scale){
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2b18      	cmp	r3, #24
 8001810:	d844      	bhi.n	800189c <set_gyro_scale+0xa4>
 8001812:	a201      	add	r2, pc, #4	; (adr r2, 8001818 <set_gyro_scale+0x20>)
 8001814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001818:	0800187d 	.word	0x0800187d
 800181c:	0800189d 	.word	0x0800189d
 8001820:	0800189d 	.word	0x0800189d
 8001824:	0800189d 	.word	0x0800189d
 8001828:	0800189d 	.word	0x0800189d
 800182c:	0800189d 	.word	0x0800189d
 8001830:	0800189d 	.word	0x0800189d
 8001834:	0800189d 	.word	0x0800189d
 8001838:	08001885 	.word	0x08001885
 800183c:	0800189d 	.word	0x0800189d
 8001840:	0800189d 	.word	0x0800189d
 8001844:	0800189d 	.word	0x0800189d
 8001848:	0800189d 	.word	0x0800189d
 800184c:	0800189d 	.word	0x0800189d
 8001850:	0800189d 	.word	0x0800189d
 8001854:	0800189d 	.word	0x0800189d
 8001858:	0800188d 	.word	0x0800188d
 800185c:	0800189d 	.word	0x0800189d
 8001860:	0800189d 	.word	0x0800189d
 8001864:	0800189d 	.word	0x0800189d
 8001868:	0800189d 	.word	0x0800189d
 800186c:	0800189d 	.word	0x0800189d
 8001870:	0800189d 	.word	0x0800189d
 8001874:	0800189d 	.word	0x0800189d
 8001878:	08001895 	.word	0x08001895
        case BITS_FS_250DPS:
            gyro_divider=131;
 800187c:	4b30      	ldr	r3, [pc, #192]	; (8001940 <set_gyro_scale+0x148>)
 800187e:	4a31      	ldr	r2, [pc, #196]	; (8001944 <set_gyro_scale+0x14c>)
 8001880:	601a      	str	r2, [r3, #0]
        break;
 8001882:	e00b      	b.n	800189c <set_gyro_scale+0xa4>
        case BITS_FS_500DPS:
            gyro_divider=65.5;
 8001884:	4b2e      	ldr	r3, [pc, #184]	; (8001940 <set_gyro_scale+0x148>)
 8001886:	4a30      	ldr	r2, [pc, #192]	; (8001948 <set_gyro_scale+0x150>)
 8001888:	601a      	str	r2, [r3, #0]
        break;
 800188a:	e007      	b.n	800189c <set_gyro_scale+0xa4>
        case BITS_FS_1000DPS:
            gyro_divider=32.8;
 800188c:	4b2c      	ldr	r3, [pc, #176]	; (8001940 <set_gyro_scale+0x148>)
 800188e:	4a2f      	ldr	r2, [pc, #188]	; (800194c <set_gyro_scale+0x154>)
 8001890:	601a      	str	r2, [r3, #0]
        break;
 8001892:	e003      	b.n	800189c <set_gyro_scale+0xa4>
        case BITS_FS_2000DPS:
            gyro_divider=16.4;
 8001894:	4b2a      	ldr	r3, [pc, #168]	; (8001940 <set_gyro_scale+0x148>)
 8001896:	4a2e      	ldr	r2, [pc, #184]	; (8001950 <set_gyro_scale+0x158>)
 8001898:	601a      	str	r2, [r3, #0]
        break;
 800189a:	bf00      	nop
    }
    temp_scale=read_reg(READ_FLAG | MPUREG_GYRO_CONFIG);
 800189c:	209b      	movs	r0, #155	; 0x9b
 800189e:	f7ff fd17 	bl	80012d0 <read_reg>
 80018a2:	4603      	mov	r3, r0
 80018a4:	60fb      	str	r3, [r7, #12]
    switch (temp_scale){
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	2b18      	cmp	r3, #24
 80018aa:	d844      	bhi.n	8001936 <set_gyro_scale+0x13e>
 80018ac:	a201      	add	r2, pc, #4	; (adr r2, 80018b4 <set_gyro_scale+0xbc>)
 80018ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018b2:	bf00      	nop
 80018b4:	08001919 	.word	0x08001919
 80018b8:	08001937 	.word	0x08001937
 80018bc:	08001937 	.word	0x08001937
 80018c0:	08001937 	.word	0x08001937
 80018c4:	08001937 	.word	0x08001937
 80018c8:	08001937 	.word	0x08001937
 80018cc:	08001937 	.word	0x08001937
 80018d0:	08001937 	.word	0x08001937
 80018d4:	0800191f 	.word	0x0800191f
 80018d8:	08001937 	.word	0x08001937
 80018dc:	08001937 	.word	0x08001937
 80018e0:	08001937 	.word	0x08001937
 80018e4:	08001937 	.word	0x08001937
 80018e8:	08001937 	.word	0x08001937
 80018ec:	08001937 	.word	0x08001937
 80018f0:	08001937 	.word	0x08001937
 80018f4:	08001927 	.word	0x08001927
 80018f8:	08001937 	.word	0x08001937
 80018fc:	08001937 	.word	0x08001937
 8001900:	08001937 	.word	0x08001937
 8001904:	08001937 	.word	0x08001937
 8001908:	08001937 	.word	0x08001937
 800190c:	08001937 	.word	0x08001937
 8001910:	08001937 	.word	0x08001937
 8001914:	0800192f 	.word	0x0800192f
        case BITS_FS_250DPS:
            temp_scale=250;
 8001918:	23fa      	movs	r3, #250	; 0xfa
 800191a:	60fb      	str	r3, [r7, #12]
        break;
 800191c:	e00b      	b.n	8001936 <set_gyro_scale+0x13e>
        case BITS_FS_500DPS:
            temp_scale=500;
 800191e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001922:	60fb      	str	r3, [r7, #12]
        break;
 8001924:	e007      	b.n	8001936 <set_gyro_scale+0x13e>
        case BITS_FS_1000DPS:
            temp_scale=1000;
 8001926:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800192a:	60fb      	str	r3, [r7, #12]
        break;
 800192c:	e003      	b.n	8001936 <set_gyro_scale+0x13e>
        case BITS_FS_2000DPS:
            temp_scale=2000;
 800192e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001932:	60fb      	str	r3, [r7, #12]
        break;
 8001934:	bf00      	nop
    }
    return temp_scale;
 8001936:	68fb      	ldr	r3, [r7, #12]
}
 8001938:	4618      	mov	r0, r3
 800193a:	3710      	adds	r7, #16
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	20000090 	.word	0x20000090
 8001944:	43030000 	.word	0x43030000
 8001948:	42830000 	.word	0x42830000
 800194c:	42033333 	.word	0x42033333
 8001950:	41833333 	.word	0x41833333

08001954 <calib_acc>:

void calib_acc()
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
    uint8_t response[4];
    int temp_scale;
    //READ CURRENT ACC SCALE
    temp_scale=read_reg(READ_FLAG | MPUREG_ACCEL_CONFIG);
 800195a:	209c      	movs	r0, #156	; 0x9c
 800195c:	f7ff fcb8 	bl	80012d0 <read_reg>
 8001960:	4603      	mov	r3, r0
 8001962:	607b      	str	r3, [r7, #4]
    set_acc_scale(BITS_FS_8G);
 8001964:	2010      	movs	r0, #16
 8001966:	f7ff fe9f 	bl	80016a8 <set_acc_scale>
    //ENABLE SELF TEST need modify
    //temp_scale=WriteReg(MPUREG_ACCEL_CONFIG, 0x80>>axis);

    read_regs(READ_FLAG |MPUREG_SELF_TEST_X,response,4);
 800196a:	463b      	mov	r3, r7
 800196c:	2204      	movs	r2, #4
 800196e:	4619      	mov	r1, r3
 8001970:	208d      	movs	r0, #141	; 0x8d
 8001972:	f7ff fcef 	bl	8001354 <read_regs>
    calib_data[0]=((response[0]&11100000)>>3)|((response[3]&00110000)>>4);
 8001976:	783b      	ldrb	r3, [r7, #0]
 8001978:	10da      	asrs	r2, r3, #3
 800197a:	4b12      	ldr	r3, [pc, #72]	; (80019c4 <calib_acc+0x70>)
 800197c:	4013      	ands	r3, r2
 800197e:	78fa      	ldrb	r2, [r7, #3]
 8001980:	1112      	asrs	r2, r2, #4
 8001982:	f402 6210 	and.w	r2, r2, #2304	; 0x900
 8001986:	4313      	orrs	r3, r2
 8001988:	4a0f      	ldr	r2, [pc, #60]	; (80019c8 <calib_acc+0x74>)
 800198a:	6013      	str	r3, [r2, #0]
    calib_data[1]=((response[1]&11100000)>>3)|((response[3]&00001100)>>2);
 800198c:	787b      	ldrb	r3, [r7, #1]
 800198e:	10da      	asrs	r2, r3, #3
 8001990:	4b0c      	ldr	r3, [pc, #48]	; (80019c4 <calib_acc+0x70>)
 8001992:	4013      	ands	r3, r2
 8001994:	78fa      	ldrb	r2, [r7, #3]
 8001996:	1092      	asrs	r2, r2, #2
 8001998:	f002 0290 	and.w	r2, r2, #144	; 0x90
 800199c:	4313      	orrs	r3, r2
 800199e:	4a0a      	ldr	r2, [pc, #40]	; (80019c8 <calib_acc+0x74>)
 80019a0:	6053      	str	r3, [r2, #4]
    calib_data[2]=((response[2]&11100000)>>3)|((response[3]&00000011));
 80019a2:	78bb      	ldrb	r3, [r7, #2]
 80019a4:	10da      	asrs	r2, r3, #3
 80019a6:	4b07      	ldr	r3, [pc, #28]	; (80019c4 <calib_acc+0x70>)
 80019a8:	4013      	ands	r3, r2
 80019aa:	78fa      	ldrb	r2, [r7, #3]
 80019ac:	f002 0209 	and.w	r2, r2, #9
 80019b0:	4313      	orrs	r3, r2
 80019b2:	4a05      	ldr	r2, [pc, #20]	; (80019c8 <calib_acc+0x74>)
 80019b4:	6093      	str	r3, [r2, #8]

    set_acc_scale(temp_scale);
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f7ff fe76 	bl	80016a8 <set_acc_scale>
}
 80019bc:	bf00      	nop
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	00152bec 	.word	0x00152bec
 80019c8:	20000078 	.word	0x20000078

080019cc <read_rot>:
        accelerometer_data[i]=data/acc_divider;
    }
}

void read_rot()
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af00      	add	r7, sp, #0
    uint8_t response[6];
    int16_t bit_data;
    float data;
    int i;
    read_regs(READ_FLAG | MPUREG_GYRO_XOUT_H,response,6);
 80019d2:	1d3b      	adds	r3, r7, #4
 80019d4:	2206      	movs	r2, #6
 80019d6:	4619      	mov	r1, r3
 80019d8:	20c3      	movs	r0, #195	; 0xc3
 80019da:	f7ff fcbb 	bl	8001354 <read_regs>
    for(i=0; i<3; i++) {
 80019de:	2300      	movs	r3, #0
 80019e0:	617b      	str	r3, [r7, #20]
 80019e2:	e029      	b.n	8001a38 <read_rot+0x6c>
        bit_data=((int16_t)response[i*2]<<8)|response[i*2+1];
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	f107 0218 	add.w	r2, r7, #24
 80019ec:	4413      	add	r3, r2
 80019ee:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80019f2:	021b      	lsls	r3, r3, #8
 80019f4:	b21a      	sxth	r2, r3
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	3301      	adds	r3, #1
 80019fc:	f107 0118 	add.w	r1, r7, #24
 8001a00:	440b      	add	r3, r1
 8001a02:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8001a06:	b21b      	sxth	r3, r3
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	827b      	strh	r3, [r7, #18]
        data=(float)bit_data;
 8001a0c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7fe fc6d 	bl	80002f0 <__aeabi_i2f>
 8001a16:	4603      	mov	r3, r0
 8001a18:	60fb      	str	r3, [r7, #12]
        gyroscope_data[i]=data/gyro_divider;
 8001a1a:	4b0b      	ldr	r3, [pc, #44]	; (8001a48 <read_rot+0x7c>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4619      	mov	r1, r3
 8001a20:	68f8      	ldr	r0, [r7, #12]
 8001a22:	f7fe fd6d 	bl	8000500 <__aeabi_fdiv>
 8001a26:	4603      	mov	r3, r0
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4a08      	ldr	r2, [pc, #32]	; (8001a4c <read_rot+0x80>)
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    uint8_t response[6];
    int16_t bit_data;
    float data;
    int i;
    read_regs(READ_FLAG | MPUREG_GYRO_XOUT_H,response,6);
    for(i=0; i<3; i++) {
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	3301      	adds	r3, #1
 8001a36:	617b      	str	r3, [r7, #20]
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	ddd2      	ble.n	80019e4 <read_rot+0x18>
        bit_data=((int16_t)response[i*2]<<8)|response[i*2+1];
        data=(float)bit_data;
        gyroscope_data[i]=data/gyro_divider;
    }
}
 8001a3e:	bf00      	nop
 8001a40:	3718      	adds	r7, #24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20000090 	.word	0x20000090
 8001a4c:	20000084 	.word	0x20000084

08001a50 <functions_init>:
/* Includes */
#include <functions.h>

// function sleep for specific time in def, +- 2 us

void functions_init(){
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
    for(uint8_t i = 0;i<3;i++){
 8001a56:	2300      	movs	r3, #0
 8001a58:	71fb      	strb	r3, [r7, #7]
 8001a5a:	e008      	b.n	8001a6e <functions_init+0x1e>
    	gyroscope_data_avg[i] = 0;
 8001a5c:	79fb      	ldrb	r3, [r7, #7]
 8001a5e:	4a08      	ldr	r2, [pc, #32]	; (8001a80 <functions_init+0x30>)
 8001a60:	f04f 0100 	mov.w	r1, #0
 8001a64:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
#include <functions.h>

// function sleep for specific time in def, +- 2 us

void functions_init(){
    for(uint8_t i = 0;i<3;i++){
 8001a68:	79fb      	ldrb	r3, [r7, #7]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	71fb      	strb	r3, [r7, #7]
 8001a6e:	79fb      	ldrb	r3, [r7, #7]
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d9f3      	bls.n	8001a5c <functions_init+0xc>
    	gyroscope_data_avg[i] = 0;
    }
    return;
 8001a74:	bf00      	nop
}
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bc80      	pop	{r7}
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	200000b0 	.word	0x200000b0

08001a84 <TIM4_integrating_timer>:

void TIM4_integrating_timer(int period_in_miliseconds)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b088      	sub	sp, #32
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
	uint32_t SystemTimeClock = 16000000;		//mame 16MHz vstup!!!
 8001a8c:	4b1e      	ldr	r3, [pc, #120]	; (8001b08 <TIM4_integrating_timer+0x84>)
 8001a8e:	61fb      	str	r3, [r7, #28]
	unsigned short inputPeriodValue = 10000;		//input clock = 10000Hz = 0,1ms
 8001a90:	f242 7310 	movw	r3, #10000	; 0x2710
 8001a94:	837b      	strh	r3, [r7, #26]
	unsigned short prescalerValue = (unsigned short) (SystemTimeClock / inputPeriodValue) - 1;
 8001a96:	8b7b      	ldrh	r3, [r7, #26]
 8001a98:	69fa      	ldr	r2, [r7, #28]
 8001a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a9e:	b29b      	uxth	r3, r3
 8001aa0:	3b01      	subs	r3, #1
 8001aa2:	833b      	strh	r3, [r7, #24]

	/*Structure for timer settings*/
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8001aa4:	2101      	movs	r1, #1
 8001aa6:	2004      	movs	r0, #4
 8001aa8:	f7ff f85c 	bl	8000b64 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseStructure.TIM_Period = period_in_miliseconds*10 - 1;		// 10 period * 0,0001s = 0,001s = 1ms vzorkovaci cas
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	4613      	mov	r3, r2
 8001ab0:	009b      	lsls	r3, r3, #2
 8001ab2:	4413      	add	r3, r2
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8001aba:	2300      	movs	r3, #0
 8001abc:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Prescaler = prescalerValue;
 8001ac2:	8b3b      	ldrh	r3, [r7, #24]
 8001ac4:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 8001ac6:	f107 030c 	add.w	r3, r7, #12
 8001aca:	4619      	mov	r1, r3
 8001acc:	480f      	ldr	r0, [pc, #60]	; (8001b0c <TIM4_integrating_timer+0x88>)
 8001ace:	f7ff f901 	bl	8000cd4 <TIM_TimeBaseInit>
	/* TIM Interrupts enable */
	TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE);
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	480d      	ldr	r0, [pc, #52]	; (8001b0c <TIM4_integrating_timer+0x88>)
 8001ad8:	f7ff f96e 	bl	8000db8 <TIM_ITConfig>
	TIM_Cmd(TIM4, ENABLE);
 8001adc:	2101      	movs	r1, #1
 8001ade:	480b      	ldr	r0, [pc, #44]	; (8001b0c <TIM4_integrating_timer+0x88>)
 8001ae0:	f7ff f94a 	bl	8000d78 <TIM_Cmd>

	NVIC_InitTypeDef NVIC_InitStructure;
	/* Enable the TIM4 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM4_IRQn;
 8001ae4:	231e      	movs	r3, #30
 8001ae6:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8001aec:	2301      	movs	r3, #1
 8001aee:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001af0:	2301      	movs	r3, #1
 8001af2:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);
 8001af4:	f107 0308 	add.w	r3, r7, #8
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7fe fdc3 	bl	8000684 <NVIC_Init>
}
 8001afe:	bf00      	nop
 8001b00:	3720      	adds	r7, #32
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	00f42400 	.word	0x00f42400
 8001b0c:	40000800 	.word	0x40000800

08001b10 <TIM3_sampling_timer>:

void TIM3_sampling_timer(int period_in_miliseconds)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b088      	sub	sp, #32
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
	uint32_t SystemTimeClock = 16000000;		//mame 16MHz vstup!!!
 8001b18:	4b1e      	ldr	r3, [pc, #120]	; (8001b94 <TIM3_sampling_timer+0x84>)
 8001b1a:	61fb      	str	r3, [r7, #28]
	unsigned short inputPeriodValue = 10000;		//input clock = 10000Hz = 0,1ms
 8001b1c:	f242 7310 	movw	r3, #10000	; 0x2710
 8001b20:	837b      	strh	r3, [r7, #26]
	unsigned short prescalerValue = (unsigned short) (SystemTimeClock / inputPeriodValue) - 1;
 8001b22:	8b7b      	ldrh	r3, [r7, #26]
 8001b24:	69fa      	ldr	r2, [r7, #28]
 8001b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	3b01      	subs	r3, #1
 8001b2e:	833b      	strh	r3, [r7, #24]

	/*Structure for timer settings*/
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8001b30:	2101      	movs	r1, #1
 8001b32:	2002      	movs	r0, #2
 8001b34:	f7ff f816 	bl	8000b64 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseStructure.TIM_Period = period_in_miliseconds*10 - 1;		// 10 period * 0,0001s = 0,001s = 1ms vzorkovaci cas
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	4613      	mov	r3, r2
 8001b3c:	009b      	lsls	r3, r3, #2
 8001b3e:	4413      	add	r3, r2
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	3b01      	subs	r3, #1
 8001b44:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8001b46:	2300      	movs	r3, #0
 8001b48:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Prescaler = prescalerValue;
 8001b4e:	8b3b      	ldrh	r3, [r7, #24]
 8001b50:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
 8001b52:	f107 030c 	add.w	r3, r7, #12
 8001b56:	4619      	mov	r1, r3
 8001b58:	480f      	ldr	r0, [pc, #60]	; (8001b98 <TIM3_sampling_timer+0x88>)
 8001b5a:	f7ff f8bb 	bl	8000cd4 <TIM_TimeBaseInit>
	/* TIM Interrupts enable */
	TIM_ITConfig(TIM3, TIM_IT_Update, ENABLE);
 8001b5e:	2201      	movs	r2, #1
 8001b60:	2101      	movs	r1, #1
 8001b62:	480d      	ldr	r0, [pc, #52]	; (8001b98 <TIM3_sampling_timer+0x88>)
 8001b64:	f7ff f928 	bl	8000db8 <TIM_ITConfig>
	TIM_Cmd(TIM3, ENABLE);
 8001b68:	2101      	movs	r1, #1
 8001b6a:	480b      	ldr	r0, [pc, #44]	; (8001b98 <TIM3_sampling_timer+0x88>)
 8001b6c:	f7ff f904 	bl	8000d78 <TIM_Cmd>

	NVIC_InitTypeDef NVIC_InitStructure;
	/* Enable the TIM3 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn;
 8001b70:	231d      	movs	r3, #29
 8001b72:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001b74:	2300      	movs	r3, #0
 8001b76:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);
 8001b80:	f107 0308 	add.w	r3, r7, #8
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7fe fd7d 	bl	8000684 <NVIC_Init>
}
 8001b8a:	bf00      	nop
 8001b8c:	3720      	adds	r7, #32
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	00f42400 	.word	0x00f42400
 8001b98:	40000400 	.word	0x40000400

08001b9c <TIM4_IRQHandler>:



void TIM4_IRQHandler()
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
    if (TIM_GetITStatus(TIM4, TIM_IT_Update) != RESET)
 8001ba0:	2101      	movs	r1, #1
 8001ba2:	4807      	ldr	r0, [pc, #28]	; (8001bc0 <TIM4_IRQHandler+0x24>)
 8001ba4:	f7ff f92c 	bl	8000e00 <TIM_GetITStatus>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d005      	beq.n	8001bba <TIM4_IRQHandler+0x1e>
    {
        TIM_ClearITPendingBit(TIM4, TIM_IT_Update);
 8001bae:	2101      	movs	r1, #1
 8001bb0:	4803      	ldr	r0, [pc, #12]	; (8001bc0 <TIM4_IRQHandler+0x24>)
 8001bb2:	f7ff f94f 	bl	8000e54 <TIM_ClearITPendingBit>
        calculate_angle();
 8001bb6:	f000 f847 	bl	8001c48 <calculate_angle>
    }
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40000800 	.word	0x40000800

08001bc4 <TIM3_IRQHandler>:

void TIM3_IRQHandler()
{
 8001bc4:	b590      	push	{r4, r7, lr}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
    if (TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET)
 8001bca:	2101      	movs	r1, #1
 8001bcc:	481a      	ldr	r0, [pc, #104]	; (8001c38 <TIM3_IRQHandler+0x74>)
 8001bce:	f7ff f917 	bl	8000e00 <TIM_GetITStatus>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d02b      	beq.n	8001c30 <TIM3_IRQHandler+0x6c>
    {
        TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
 8001bd8:	2101      	movs	r1, #1
 8001bda:	4817      	ldr	r0, [pc, #92]	; (8001c38 <TIM3_IRQHandler+0x74>)
 8001bdc:	f7ff f93a 	bl	8000e54 <TIM_ClearITPendingBit>
        read_rot();
 8001be0:	f7ff fef4 	bl	80019cc <read_rot>
        for(uint8_t i = 0;i<3;i++){
 8001be4:	2300      	movs	r3, #0
 8001be6:	71fb      	strb	r3, [r7, #7]
 8001be8:	e01f      	b.n	8001c2a <TIM3_IRQHandler+0x66>
        	gyroscope_data_avg[i]= (gyroscope_data_avg[i]*(moveing_average_samples-1) + gyroscope_data[i])/moveing_average_samples;
 8001bea:	79fc      	ldrb	r4, [r7, #7]
 8001bec:	79fb      	ldrb	r3, [r7, #7]
 8001bee:	4a13      	ldr	r2, [pc, #76]	; (8001c3c <TIM3_IRQHandler+0x78>)
 8001bf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bf4:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7fe fbcd 	bl	8000398 <__aeabi_fmul>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	4618      	mov	r0, r3
 8001c02:	79fb      	ldrb	r3, [r7, #7]
 8001c04:	4a0e      	ldr	r2, [pc, #56]	; (8001c40 <TIM3_IRQHandler+0x7c>)
 8001c06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	f7fe fabc 	bl	8000188 <__addsf3>
 8001c10:	4603      	mov	r3, r0
 8001c12:	490c      	ldr	r1, [pc, #48]	; (8001c44 <TIM3_IRQHandler+0x80>)
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7fe fc73 	bl	8000500 <__aeabi_fdiv>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	4b07      	ldr	r3, [pc, #28]	; (8001c3c <TIM3_IRQHandler+0x78>)
 8001c20:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
{
    if (TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET)
    {
        TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
        read_rot();
        for(uint8_t i = 0;i<3;i++){
 8001c24:	79fb      	ldrb	r3, [r7, #7]
 8001c26:	3301      	adds	r3, #1
 8001c28:	71fb      	strb	r3, [r7, #7]
 8001c2a:	79fb      	ldrb	r3, [r7, #7]
 8001c2c:	2b02      	cmp	r3, #2
 8001c2e:	d9dc      	bls.n	8001bea <TIM3_IRQHandler+0x26>
        	gyroscope_data_avg[i]= (gyroscope_data_avg[i]*(moveing_average_samples-1) + gyroscope_data[i])/moveing_average_samples;
        }
    }
}
 8001c30:	bf00      	nop
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd90      	pop	{r4, r7, pc}
 8001c38:	40000400 	.word	0x40000400
 8001c3c:	200000b0 	.word	0x200000b0
 8001c40:	20000084 	.word	0x20000084
 8001c44:	40a00000 	.word	0x40a00000

08001c48 <calculate_angle>:

void calculate_angle()
{
 8001c48:	b590      	push	{r4, r7, lr}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
	int i;
	for (i=0; i<3 ; i++)
 8001c4e:	2300      	movs	r3, #0
 8001c50:	607b      	str	r3, [r7, #4]
 8001c52:	e019      	b.n	8001c88 <calculate_angle+0x40>
	{
		gyroscope_angle[i] = gyroscope_angle[i] + gyroscope_data_avg[i] * angle_sampling;
 8001c54:	4a10      	ldr	r2, [pc, #64]	; (8001c98 <calculate_angle+0x50>)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8001c5c:	4a0f      	ldr	r2, [pc, #60]	; (8001c9c <calculate_angle+0x54>)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c64:	490e      	ldr	r1, [pc, #56]	; (8001ca0 <calculate_angle+0x58>)
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7fe fb96 	bl	8000398 <__aeabi_fmul>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4620      	mov	r0, r4
 8001c72:	f7fe fa89 	bl	8000188 <__addsf3>
 8001c76:	4603      	mov	r3, r0
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4a07      	ldr	r2, [pc, #28]	; (8001c98 <calculate_angle+0x50>)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}

void calculate_angle()
{
	int i;
	for (i=0; i<3 ; i++)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	3301      	adds	r3, #1
 8001c86:	607b      	str	r3, [r7, #4]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	dde2      	ble.n	8001c54 <calculate_angle+0xc>
	{
		gyroscope_angle[i] = gyroscope_angle[i] + gyroscope_data_avg[i] * angle_sampling;
	}
}
 8001c8e:	bf00      	nop
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd90      	pop	{r4, r7, pc}
 8001c96:	bf00      	nop
 8001c98:	200000a4 	.word	0x200000a4
 8001c9c:	200000b0 	.word	0x200000b0
 8001ca0:	3d4ccccd 	.word	0x3d4ccccd

08001ca4 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
	/*initializations*/
	init_delay();
 8001ca8:	f7ff fa32 	bl	8001110 <init_delay>
	usart_init();
 8001cac:	f7ff fb8e 	bl	80013cc <usart_init>
	functions_init();
 8001cb0:	f7ff fece 	bl	8001a50 <functions_init>

	if(mpu9250_init(1,BITS_DLPF_CFG_188HZ)){  //INIT the mpu9250
 8001cb4:	2101      	movs	r1, #1
 8001cb6:	2001      	movs	r0, #1
 8001cb8:	f7ff fc64 	bl	8001584 <mpu9250_init>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d003      	beq.n	8001cca <main+0x26>
    	USART_send_function("\nCouldn't initialize MPU9250 via SPI!\r");
 8001cc2:	480e      	ldr	r0, [pc, #56]	; (8001cfc <main+0x58>)
 8001cc4:	f7ff fbc6 	bl	8001454 <USART_send_function>
 8001cc8:	e002      	b.n	8001cd0 <main+0x2c>
    }
    else
    	USART_send_function("\nMPU9250 WAS SUCCESFULLY INITIALIZED!\r");
 8001cca:	480d      	ldr	r0, [pc, #52]	; (8001d00 <main+0x5c>)
 8001ccc:	f7ff fbc2 	bl	8001454 <USART_send_function>

	calib_acc();
 8001cd0:	f7ff fe40 	bl	8001954 <calib_acc>
    delay_ms(500);
 8001cd4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001cd8:	f7ff fa42 	bl	8001160 <delay_ms>


    //sampling
    TIM3_sampling_timer(moveing_average_sampling*1000);
 8001cdc:	200a      	movs	r0, #10
 8001cde:	f7ff ff17 	bl	8001b10 <TIM3_sampling_timer>
    delay_ms(moveing_average_sampling*1000*moveing_average_samples);
 8001ce2:	2032      	movs	r0, #50	; 0x32
 8001ce4:	f7ff fa3c 	bl	8001160 <delay_ms>

    //integrating
    TIM4_integrating_timer(angle_sampling*1000);
 8001ce8:	2032      	movs	r0, #50	; 0x32
 8001cea:	f7ff fecb 	bl	8001a84 <TIM4_integrating_timer>


    /* Infinite loop */
	while(1)
	{
		USART_send_function_number(gyroscope_angle[2]);
 8001cee:	4b05      	ldr	r3, [pc, #20]	; (8001d04 <main+0x60>)
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff fbde 	bl	80014b4 <USART_send_function_number>
	}
 8001cf8:	e7f9      	b.n	8001cee <main+0x4a>
 8001cfa:	bf00      	nop
 8001cfc:	080022f0 	.word	0x080022f0
 8001d00:	08002318 	.word	0x08002318
 8001d04:	200000a4 	.word	0x200000a4

08001d08 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d40 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001d0c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001d0e:	e003      	b.n	8001d18 <LoopCopyDataInit>

08001d10 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001d10:	4b0c      	ldr	r3, [pc, #48]	; (8001d44 <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 8001d12:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001d14:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001d16:	3104      	adds	r1, #4

08001d18 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001d18:	480b      	ldr	r0, [pc, #44]	; (8001d48 <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 8001d1a:	4b0c      	ldr	r3, [pc, #48]	; (8001d4c <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 8001d1c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001d1e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001d20:	d3f6      	bcc.n	8001d10 <CopyDataInit>
  ldr r2, =_sbss
 8001d22:	4a0b      	ldr	r2, [pc, #44]	; (8001d50 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 8001d24:	e002      	b.n	8001d2c <LoopFillZerobss>

08001d26 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001d26:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001d28:	f842 3b04 	str.w	r3, [r2], #4

08001d2c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001d2c:	4b09      	ldr	r3, [pc, #36]	; (8001d54 <LoopFillZerobss+0x28>)
  cmp r2, r3
 8001d2e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001d30:	d3f9      	bcc.n	8001d26 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d32:	f000 f841 	bl	8001db8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d36:	f000 faa5 	bl	8002284 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d3a:	f7ff ffb3 	bl	8001ca4 <main>
  bx lr
 8001d3e:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d40:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8001d44:	08002348 	.word	0x08002348
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8001d48:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001d4c:	2000003c 	.word	0x2000003c
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8001d50:	2000003c 	.word	0x2000003c
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 8001d54:	200000bc 	.word	0x200000bc

08001d58 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d58:	e7fe      	b.n	8001d58 <ADC1_IRQHandler>
	...

08001d5c <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
}
 8001d60:	bf00      	nop
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bc80      	pop	{r7}
 8001d66:	4770      	bx	lr

08001d68 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8001d6c:	e7fe      	b.n	8001d6c <HardFault_Handler+0x4>
 8001d6e:	bf00      	nop

08001d70 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8001d74:	e7fe      	b.n	8001d74 <MemManage_Handler+0x4>
 8001d76:	bf00      	nop

08001d78 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8001d7c:	e7fe      	b.n	8001d7c <BusFault_Handler+0x4>
 8001d7e:	bf00      	nop

08001d80 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8001d84:	e7fe      	b.n	8001d84 <UsageFault_Handler+0x4>
 8001d86:	bf00      	nop

08001d88 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
}
 8001d8c:	bf00      	nop
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bc80      	pop	{r7}
 8001d92:	4770      	bx	lr

08001d94 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr

08001da0 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
}
 8001da4:	bf00      	nop
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bc80      	pop	{r7}
 8001daa:	4770      	bx	lr

08001dac <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
	delay_decrement();
 8001db0:	f7ff f9c4 	bl	800113c <delay_decrement>
}
 8001db4:	bf00      	nop
 8001db6:	bd80      	pop	{r7, pc}

08001db8 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8001dbc:	4a15      	ldr	r2, [pc, #84]	; (8001e14 <SystemInit+0x5c>)
 8001dbe:	4b15      	ldr	r3, [pc, #84]	; (8001e14 <SystemInit+0x5c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dc6:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8001dc8:	4912      	ldr	r1, [pc, #72]	; (8001e14 <SystemInit+0x5c>)
 8001dca:	4b12      	ldr	r3, [pc, #72]	; (8001e14 <SystemInit+0x5c>)
 8001dcc:	689a      	ldr	r2, [r3, #8]
 8001dce:	4b12      	ldr	r3, [pc, #72]	; (8001e18 <SystemInit+0x60>)
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8001dd4:	4a0f      	ldr	r2, [pc, #60]	; (8001e14 <SystemInit+0x5c>)
 8001dd6:	4b0f      	ldr	r3, [pc, #60]	; (8001e14 <SystemInit+0x5c>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8001dde:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8001de2:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001de4:	4a0b      	ldr	r2, [pc, #44]	; (8001e14 <SystemInit+0x5c>)
 8001de6:	4b0b      	ldr	r3, [pc, #44]	; (8001e14 <SystemInit+0x5c>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dee:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8001df0:	4a08      	ldr	r2, [pc, #32]	; (8001e14 <SystemInit+0x5c>)
 8001df2:	4b08      	ldr	r3, [pc, #32]	; (8001e14 <SystemInit+0x5c>)
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001dfa:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001dfc:	4b05      	ldr	r3, [pc, #20]	; (8001e14 <SystemInit+0x5c>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 8001e02:	f000 f8b9 	bl	8001f78 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001e06:	4b05      	ldr	r3, [pc, #20]	; (8001e1c <SystemInit+0x64>)
 8001e08:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e0c:	609a      	str	r2, [r3, #8]
#endif
}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40023800 	.word	0x40023800
 8001e18:	88ffc00c 	.word	0x88ffc00c
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b087      	sub	sp, #28
 8001e24:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;
 8001e26:	2300      	movs	r3, #0
 8001e28:	617b      	str	r3, [r7, #20]
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	613b      	str	r3, [r7, #16]
 8001e2e:	2300      	movs	r3, #0
 8001e30:	60fb      	str	r3, [r7, #12]
 8001e32:	2300      	movs	r3, #0
 8001e34:	60bb      	str	r3, [r7, #8]
 8001e36:	2300      	movs	r3, #0
 8001e38:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001e3a:	4b49      	ldr	r3, [pc, #292]	; (8001f60 <SystemCoreClockUpdate+0x140>)
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	f003 030c 	and.w	r3, r3, #12
 8001e42:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	2b0c      	cmp	r3, #12
 8001e48:	d864      	bhi.n	8001f14 <SystemCoreClockUpdate+0xf4>
 8001e4a:	a201      	add	r2, pc, #4	; (adr r2, 8001e50 <SystemCoreClockUpdate+0x30>)
 8001e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e50:	08001e85 	.word	0x08001e85
 8001e54:	08001f15 	.word	0x08001f15
 8001e58:	08001f15 	.word	0x08001f15
 8001e5c:	08001f15 	.word	0x08001f15
 8001e60:	08001ea5 	.word	0x08001ea5
 8001e64:	08001f15 	.word	0x08001f15
 8001e68:	08001f15 	.word	0x08001f15
 8001e6c:	08001f15 	.word	0x08001f15
 8001e70:	08001ead 	.word	0x08001ead
 8001e74:	08001f15 	.word	0x08001f15
 8001e78:	08001f15 	.word	0x08001f15
 8001e7c:	08001f15 	.word	0x08001f15
 8001e80:	08001eb5 	.word	0x08001eb5
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8001e84:	4b36      	ldr	r3, [pc, #216]	; (8001f60 <SystemCoreClockUpdate+0x140>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001e8c:	0b5b      	lsrs	r3, r3, #13
 8001e8e:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3301      	adds	r3, #1
 8001e94:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	4b31      	ldr	r3, [pc, #196]	; (8001f64 <SystemCoreClockUpdate+0x144>)
 8001ea0:	601a      	str	r2, [r3, #0]
      break;
 8001ea2:	e047      	b.n	8001f34 <SystemCoreClockUpdate+0x114>
    case 0x04:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8001ea4:	4b2f      	ldr	r3, [pc, #188]	; (8001f64 <SystemCoreClockUpdate+0x144>)
 8001ea6:	4a30      	ldr	r2, [pc, #192]	; (8001f68 <SystemCoreClockUpdate+0x148>)
 8001ea8:	601a      	str	r2, [r3, #0]
      break;
 8001eaa:	e043      	b.n	8001f34 <SystemCoreClockUpdate+0x114>
    case 0x08:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8001eac:	4b2d      	ldr	r3, [pc, #180]	; (8001f64 <SystemCoreClockUpdate+0x144>)
 8001eae:	4a2f      	ldr	r2, [pc, #188]	; (8001f6c <SystemCoreClockUpdate+0x14c>)
 8001eb0:	601a      	str	r2, [r3, #0]
      break;
 8001eb2:	e03f      	b.n	8001f34 <SystemCoreClockUpdate+0x114>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8001eb4:	4b2a      	ldr	r3, [pc, #168]	; (8001f60 <SystemCoreClockUpdate+0x140>)
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001ebc:	613b      	str	r3, [r7, #16]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8001ebe:	4b28      	ldr	r3, [pc, #160]	; (8001f60 <SystemCoreClockUpdate+0x140>)
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8001ec6:	60fb      	str	r3, [r7, #12]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	0c9b      	lsrs	r3, r3, #18
 8001ecc:	4a28      	ldr	r2, [pc, #160]	; (8001f70 <SystemCoreClockUpdate+0x150>)
 8001ece:	5cd3      	ldrb	r3, [r2, r3]
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	613b      	str	r3, [r7, #16]
      plldiv = (plldiv >> 22) + 1;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	0d9b      	lsrs	r3, r3, #22
 8001ed8:	3301      	adds	r3, #1
 8001eda:	60fb      	str	r3, [r7, #12]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8001edc:	4b20      	ldr	r3, [pc, #128]	; (8001f60 <SystemCoreClockUpdate+0x140>)
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ee4:	60bb      	str	r3, [r7, #8]

      if (pllsource == 0x00)
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d109      	bne.n	8001f00 <SystemCoreClockUpdate+0xe0>
      {
        /* HSI oscillator clock selected as PLL clock entry */
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	4a1e      	ldr	r2, [pc, #120]	; (8001f68 <SystemCoreClockUpdate+0x148>)
 8001ef0:	fb02 f203 	mul.w	r2, r2, r3
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001efa:	4a1a      	ldr	r2, [pc, #104]	; (8001f64 <SystemCoreClockUpdate+0x144>)
 8001efc:	6013      	str	r3, [r2, #0]
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8001efe:	e019      	b.n	8001f34 <SystemCoreClockUpdate+0x114>
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	4a1a      	ldr	r2, [pc, #104]	; (8001f6c <SystemCoreClockUpdate+0x14c>)
 8001f04:	fb02 f203 	mul.w	r2, r2, r3
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f0e:	4a15      	ldr	r2, [pc, #84]	; (8001f64 <SystemCoreClockUpdate+0x144>)
 8001f10:	6013      	str	r3, [r2, #0]
      }
      break;
 8001f12:	e00f      	b.n	8001f34 <SystemCoreClockUpdate+0x114>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8001f14:	4b12      	ldr	r3, [pc, #72]	; (8001f60 <SystemCoreClockUpdate+0x140>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001f1c:	0b5b      	lsrs	r3, r3, #13
 8001f1e:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	3301      	adds	r3, #1
 8001f24:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	4b0d      	ldr	r3, [pc, #52]	; (8001f64 <SystemCoreClockUpdate+0x144>)
 8001f30:	601a      	str	r2, [r3, #0]
      break;
 8001f32:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001f34:	4b0a      	ldr	r3, [pc, #40]	; (8001f60 <SystemCoreClockUpdate+0x140>)
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f3c:	091b      	lsrs	r3, r3, #4
 8001f3e:	4a0d      	ldr	r2, [pc, #52]	; (8001f74 <SystemCoreClockUpdate+0x154>)
 8001f40:	5cd3      	ldrb	r3, [r2, r3]
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8001f46:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <SystemCoreClockUpdate+0x144>)
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f50:	4a04      	ldr	r2, [pc, #16]	; (8001f64 <SystemCoreClockUpdate+0x144>)
 8001f52:	6013      	str	r3, [r2, #0]
}
 8001f54:	bf00      	nop
 8001f56:	371c      	adds	r7, #28
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bc80      	pop	{r7}
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	40023800 	.word	0x40023800
 8001f64:	2000001c 	.word	0x2000001c
 8001f68:	00f42400 	.word	0x00f42400
 8001f6c:	007a1200 	.word	0x007a1200
 8001f70:	20000020 	.word	0x20000020
 8001f74:	2000002c 	.word	0x2000002c

08001f78 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	607b      	str	r3, [r7, #4]
 8001f82:	2300      	movs	r3, #0
 8001f84:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001f86:	4a41      	ldr	r2, [pc, #260]	; (800208c <SetSysClock+0x114>)
 8001f88:	4b40      	ldr	r3, [pc, #256]	; (800208c <SetSysClock+0x114>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f90:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001f92:	4b3e      	ldr	r3, [pc, #248]	; (800208c <SetSysClock+0x114>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f9a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d103      	bne.n	8001fb0 <SetSysClock+0x38>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001fae:	d1f0      	bne.n	8001f92 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001fb0:	4b36      	ldr	r3, [pc, #216]	; (800208c <SetSysClock+0x114>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d002      	beq.n	8001fc2 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	603b      	str	r3, [r7, #0]
 8001fc0:	e001      	b.n	8001fc6 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d15a      	bne.n	8002082 <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8001fcc:	4a30      	ldr	r2, [pc, #192]	; (8002090 <SetSysClock+0x118>)
 8001fce:	4b30      	ldr	r3, [pc, #192]	; (8002090 <SetSysClock+0x118>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f043 0304 	orr.w	r3, r3, #4
 8001fd6:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8001fd8:	4a2d      	ldr	r2, [pc, #180]	; (8002090 <SetSysClock+0x118>)
 8001fda:	4b2d      	ldr	r3, [pc, #180]	; (8002090 <SetSysClock+0x118>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f043 0302 	orr.w	r3, r3, #2
 8001fe2:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 8001fe4:	4a2a      	ldr	r2, [pc, #168]	; (8002090 <SetSysClock+0x118>)
 8001fe6:	4b2a      	ldr	r3, [pc, #168]	; (8002090 <SetSysClock+0x118>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f043 0301 	orr.w	r3, r3, #1
 8001fee:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001ff0:	4a26      	ldr	r2, [pc, #152]	; (800208c <SetSysClock+0x114>)
 8001ff2:	4b26      	ldr	r3, [pc, #152]	; (800208c <SetSysClock+0x114>)
 8001ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ffa:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8001ffc:	4b25      	ldr	r3, [pc, #148]	; (8002094 <SetSysClock+0x11c>)
 8001ffe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002002:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8002004:	bf00      	nop
 8002006:	4b23      	ldr	r3, [pc, #140]	; (8002094 <SetSysClock+0x11c>)
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f003 0310 	and.w	r3, r3, #16
 800200e:	2b00      	cmp	r3, #0
 8002010:	d1f9      	bne.n	8002006 <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8002012:	4a1e      	ldr	r2, [pc, #120]	; (800208c <SetSysClock+0x114>)
 8002014:	4b1d      	ldr	r3, [pc, #116]	; (800208c <SetSysClock+0x114>)
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800201a:	4a1c      	ldr	r2, [pc, #112]	; (800208c <SetSysClock+0x114>)
 800201c:	4b1b      	ldr	r3, [pc, #108]	; (800208c <SetSysClock+0x114>)
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 8002022:	4a1a      	ldr	r2, [pc, #104]	; (800208c <SetSysClock+0x114>)
 8002024:	4b19      	ldr	r3, [pc, #100]	; (800208c <SetSysClock+0x114>)
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 800202a:	4a18      	ldr	r2, [pc, #96]	; (800208c <SetSysClock+0x114>)
 800202c:	4b17      	ldr	r3, [pc, #92]	; (800208c <SetSysClock+0x114>)
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8002034:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 8002036:	4a15      	ldr	r2, [pc, #84]	; (800208c <SetSysClock+0x114>)
 8002038:	4b14      	ldr	r3, [pc, #80]	; (800208c <SetSysClock+0x114>)
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 8002040:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8002042:	4a12      	ldr	r2, [pc, #72]	; (800208c <SetSysClock+0x114>)
 8002044:	4b11      	ldr	r3, [pc, #68]	; (800208c <SetSysClock+0x114>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800204c:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800204e:	bf00      	nop
 8002050:	4b0e      	ldr	r3, [pc, #56]	; (800208c <SetSysClock+0x114>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d0f9      	beq.n	8002050 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800205c:	4a0b      	ldr	r2, [pc, #44]	; (800208c <SetSysClock+0x114>)
 800205e:	4b0b      	ldr	r3, [pc, #44]	; (800208c <SetSysClock+0x114>)
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	f023 0303 	bic.w	r3, r3, #3
 8002066:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8002068:	4a08      	ldr	r2, [pc, #32]	; (800208c <SetSysClock+0x114>)
 800206a:	4b08      	ldr	r3, [pc, #32]	; (800208c <SetSysClock+0x114>)
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	f043 0303 	orr.w	r3, r3, #3
 8002072:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8002074:	bf00      	nop
 8002076:	4b05      	ldr	r3, [pc, #20]	; (800208c <SetSysClock+0x114>)
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	f003 030c 	and.w	r3, r3, #12
 800207e:	2b0c      	cmp	r3, #12
 8002080:	d1f9      	bne.n	8002076 <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 8002082:	bf00      	nop
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	bc80      	pop	{r7}
 800208a:	4770      	bx	lr
 800208c:	40023800 	.word	0x40023800
 8002090:	40023c00 	.word	0x40023c00
 8002094:	40007000 	.word	0x40007000

08002098 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8002098:	b480      	push	{r7}
 800209a:	b087      	sub	sp, #28
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]
	int div = 1;
 80020a4:	2301      	movs	r3, #1
 80020a6:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80020a8:	e004      	b.n	80020b4 <ts_itoa+0x1c>
		div *= base;
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	fb02 f303 	mul.w	r3, r2, r3
 80020b2:	617b      	str	r3, [r7, #20]
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
	int div = 1;
	while (d/div >= base)
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	68ba      	ldr	r2, [r7, #8]
 80020b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	429a      	cmp	r2, r3
 80020c0:	d2f3      	bcs.n	80020aa <ts_itoa+0x12>
		div *= base;

	while (div != 0)
 80020c2:	e029      	b.n	8002118 <ts_itoa+0x80>
	{
		int num = d/div;
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	68ba      	ldr	r2, [r7, #8]
 80020c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80020cc:	613b      	str	r3, [r7, #16]
		d = d%div;
 80020ce:	697a      	ldr	r2, [r7, #20]
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	fbb3 f1f2 	udiv	r1, r3, r2
 80020d6:	fb02 f201 	mul.w	r2, r2, r1
 80020da:	1a9b      	subs	r3, r3, r2
 80020dc:	60bb      	str	r3, [r7, #8]
		div /= base;
 80020de:	697a      	ldr	r2, [r7, #20]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	fb92 f3f3 	sdiv	r3, r2, r3
 80020e6:	617b      	str	r3, [r7, #20]
		if (num > 9)
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	2b09      	cmp	r3, #9
 80020ec:	dd0a      	ble.n	8002104 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	1c59      	adds	r1, r3, #1
 80020f4:	68fa      	ldr	r2, [r7, #12]
 80020f6:	6011      	str	r1, [r2, #0]
 80020f8:	693a      	ldr	r2, [r7, #16]
 80020fa:	b2d2      	uxtb	r2, r2
 80020fc:	3237      	adds	r2, #55	; 0x37
 80020fe:	b2d2      	uxtb	r2, r2
 8002100:	701a      	strb	r2, [r3, #0]
 8002102:	e009      	b.n	8002118 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	1c59      	adds	r1, r3, #1
 800210a:	68fa      	ldr	r2, [r7, #12]
 800210c:	6011      	str	r1, [r2, #0]
 800210e:	693a      	ldr	r2, [r7, #16]
 8002110:	b2d2      	uxtb	r2, r2
 8002112:	3230      	adds	r2, #48	; 0x30
 8002114:	b2d2      	uxtb	r2, r2
 8002116:	701a      	strb	r2, [r3, #0]
{
	int div = 1;
	while (d/div >= base)
		div *= base;

	while (div != 0)
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1d2      	bne.n	80020c4 <ts_itoa+0x2c>
		if (num > 9)
			*((*buf)++) = (num-10) + 'A';
		else
			*((*buf)++) = num + '0';
	}
}
 800211e:	bf00      	nop
 8002120:	371c      	adds	r7, #28
 8002122:	46bd      	mov	sp, r7
 8002124:	bc80      	pop	{r7}
 8002126:	4770      	bx	lr

08002128 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b088      	sub	sp, #32
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8002138:	e07d      	b.n	8002236 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	2b25      	cmp	r3, #37	; 0x25
 8002140:	d171      	bne.n	8002226 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	3301      	adds	r3, #1
 8002146:	60bb      	str	r3, [r7, #8]
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	2b64      	cmp	r3, #100	; 0x64
 800214e:	d01e      	beq.n	800218e <ts_formatstring+0x66>
 8002150:	2b64      	cmp	r3, #100	; 0x64
 8002152:	dc06      	bgt.n	8002162 <ts_formatstring+0x3a>
 8002154:	2b58      	cmp	r3, #88	; 0x58
 8002156:	d050      	beq.n	80021fa <ts_formatstring+0xd2>
 8002158:	2b63      	cmp	r3, #99	; 0x63
 800215a:	d00e      	beq.n	800217a <ts_formatstring+0x52>
 800215c:	2b25      	cmp	r3, #37	; 0x25
 800215e:	d058      	beq.n	8002212 <ts_formatstring+0xea>
 8002160:	e05d      	b.n	800221e <ts_formatstring+0xf6>
 8002162:	2b73      	cmp	r3, #115	; 0x73
 8002164:	d02b      	beq.n	80021be <ts_formatstring+0x96>
 8002166:	2b73      	cmp	r3, #115	; 0x73
 8002168:	dc02      	bgt.n	8002170 <ts_formatstring+0x48>
 800216a:	2b69      	cmp	r3, #105	; 0x69
 800216c:	d00f      	beq.n	800218e <ts_formatstring+0x66>
 800216e:	e056      	b.n	800221e <ts_formatstring+0xf6>
 8002170:	2b75      	cmp	r3, #117	; 0x75
 8002172:	d037      	beq.n	80021e4 <ts_formatstring+0xbc>
 8002174:	2b78      	cmp	r3, #120	; 0x78
 8002176:	d040      	beq.n	80021fa <ts_formatstring+0xd2>
 8002178:	e051      	b.n	800221e <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	1c5a      	adds	r2, r3, #1
 800217e:	60fa      	str	r2, [r7, #12]
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	1d11      	adds	r1, r2, #4
 8002184:	6079      	str	r1, [r7, #4]
 8002186:	6812      	ldr	r2, [r2, #0]
 8002188:	b2d2      	uxtb	r2, r2
 800218a:	701a      	strb	r2, [r3, #0]
				break;
 800218c:	e047      	b.n	800221e <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	1d1a      	adds	r2, r3, #4
 8002192:	607a      	str	r2, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	2b00      	cmp	r3, #0
 800219c:	da07      	bge.n	80021ae <ts_formatstring+0x86>
					{
						val *= -1;
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	425b      	negs	r3, r3
 80021a2:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	1c5a      	adds	r2, r3, #1
 80021a8:	60fa      	str	r2, [r7, #12]
 80021aa:	222d      	movs	r2, #45	; 0x2d
 80021ac:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 80021ae:	69f9      	ldr	r1, [r7, #28]
 80021b0:	f107 030c 	add.w	r3, r7, #12
 80021b4:	220a      	movs	r2, #10
 80021b6:	4618      	mov	r0, r3
 80021b8:	f7ff ff6e 	bl	8002098 <ts_itoa>
				}
				break;
 80021bc:	e02f      	b.n	800221e <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	1d1a      	adds	r2, r3, #4
 80021c2:	607a      	str	r2, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	61bb      	str	r3, [r7, #24]
					while (*arg)
 80021c8:	e007      	b.n	80021da <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	1c5a      	adds	r2, r3, #1
 80021ce:	60fa      	str	r2, [r7, #12]
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	1c51      	adds	r1, r2, #1
 80021d4:	61b9      	str	r1, [r7, #24]
 80021d6:	7812      	ldrb	r2, [r2, #0]
 80021d8:	701a      	strb	r2, [r3, #0]
				}
				break;
			  case 's':
				{
					char * arg = va_arg(va, char *);
					while (*arg)
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d1f3      	bne.n	80021ca <ts_formatstring+0xa2>
					{
						*buf++ = *arg++;
					}
				}
				break;
 80021e2:	e01c      	b.n	800221e <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	1d1a      	adds	r2, r3, #4
 80021e8:	607a      	str	r2, [r7, #4]
 80021ea:	6819      	ldr	r1, [r3, #0]
 80021ec:	f107 030c 	add.w	r3, r7, #12
 80021f0:	220a      	movs	r2, #10
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7ff ff50 	bl	8002098 <ts_itoa>
				break;
 80021f8:	e011      	b.n	800221e <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	1d1a      	adds	r2, r3, #4
 80021fe:	607a      	str	r2, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4619      	mov	r1, r3
 8002204:	f107 030c 	add.w	r3, r7, #12
 8002208:	2210      	movs	r2, #16
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff ff44 	bl	8002098 <ts_itoa>
				break;
 8002210:	e005      	b.n	800221e <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	1c5a      	adds	r2, r3, #1
 8002216:	60fa      	str	r2, [r7, #12]
 8002218:	2225      	movs	r2, #37	; 0x25
 800221a:	701a      	strb	r2, [r3, #0]
				  break;
 800221c:	bf00      	nop
			}
			fmt++;
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	3301      	adds	r3, #1
 8002222:	60bb      	str	r3, [r7, #8]
 8002224:	e007      	b.n	8002236 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	1c5a      	adds	r2, r3, #1
 800222a:	60fa      	str	r2, [r7, #12]
 800222c:	68ba      	ldr	r2, [r7, #8]
 800222e:	1c51      	adds	r1, r2, #1
 8002230:	60b9      	str	r1, [r7, #8]
 8002232:	7812      	ldrb	r2, [r2, #0]
 8002234:	701a      	strb	r2, [r3, #0]
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
	char *start_buf = buf;
	while(*fmt)
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	2b00      	cmp	r3, #0
 800223c:	f47f af7d 	bne.w	800213a <ts_formatstring+0x12>
		else
		{
			*buf++ = *fmt++;
		}
	}
	*buf = 0;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2200      	movs	r2, #0
 8002244:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	461a      	mov	r2, r3
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	1ad3      	subs	r3, r2, r3
}
 800224e:	4618      	mov	r0, r3
 8002250:	3720      	adds	r7, #32
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop

08002258 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8002258:	b40e      	push	{r1, r2, r3}
 800225a:	b580      	push	{r7, lr}
 800225c:	b085      	sub	sp, #20
 800225e:	af00      	add	r7, sp, #0
 8002260:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8002262:	f107 0320 	add.w	r3, r7, #32
 8002266:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8002268:	68ba      	ldr	r2, [r7, #8]
 800226a:	69f9      	ldr	r1, [r7, #28]
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f7ff ff5b 	bl	8002128 <ts_formatstring>
 8002272:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8002274:	68fb      	ldr	r3, [r7, #12]
}
 8002276:	4618      	mov	r0, r3
 8002278:	3714      	adds	r7, #20
 800227a:	46bd      	mov	sp, r7
 800227c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002280:	b003      	add	sp, #12
 8002282:	4770      	bx	lr

08002284 <__libc_init_array>:
 8002284:	4b0e      	ldr	r3, [pc, #56]	; (80022c0 <__libc_init_array+0x3c>)
 8002286:	b570      	push	{r4, r5, r6, lr}
 8002288:	461e      	mov	r6, r3
 800228a:	4c0e      	ldr	r4, [pc, #56]	; (80022c4 <__libc_init_array+0x40>)
 800228c:	2500      	movs	r5, #0
 800228e:	1ae4      	subs	r4, r4, r3
 8002290:	10a4      	asrs	r4, r4, #2
 8002292:	42a5      	cmp	r5, r4
 8002294:	d004      	beq.n	80022a0 <__libc_init_array+0x1c>
 8002296:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800229a:	4798      	blx	r3
 800229c:	3501      	adds	r5, #1
 800229e:	e7f8      	b.n	8002292 <__libc_init_array+0xe>
 80022a0:	f000 f816 	bl	80022d0 <_init>
 80022a4:	4b08      	ldr	r3, [pc, #32]	; (80022c8 <__libc_init_array+0x44>)
 80022a6:	4c09      	ldr	r4, [pc, #36]	; (80022cc <__libc_init_array+0x48>)
 80022a8:	461e      	mov	r6, r3
 80022aa:	1ae4      	subs	r4, r4, r3
 80022ac:	10a4      	asrs	r4, r4, #2
 80022ae:	2500      	movs	r5, #0
 80022b0:	42a5      	cmp	r5, r4
 80022b2:	d004      	beq.n	80022be <__libc_init_array+0x3a>
 80022b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80022b8:	4798      	blx	r3
 80022ba:	3501      	adds	r5, #1
 80022bc:	e7f8      	b.n	80022b0 <__libc_init_array+0x2c>
 80022be:	bd70      	pop	{r4, r5, r6, pc}
 80022c0:	08002340 	.word	0x08002340
 80022c4:	08002340 	.word	0x08002340
 80022c8:	08002340 	.word	0x08002340
 80022cc:	08002344 	.word	0x08002344

080022d0 <_init>:
 80022d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022d2:	bf00      	nop
 80022d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022d6:	bc08      	pop	{r3}
 80022d8:	469e      	mov	lr, r3
 80022da:	4770      	bx	lr

080022dc <_fini>:
 80022dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022de:	bf00      	nop
 80022e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022e2:	bc08      	pop	{r3}
 80022e4:	469e      	mov	lr, r3
 80022e6:	4770      	bx	lr
