{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718354449270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718354449295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 14 17:40:48 2024 " "Processing started: Fri Jun 14 17:40:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718354449295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1718354449295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Master -c Master " "Command: quartus_sta Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1718354449296 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1718354449776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1718354451033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1718354451033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718354451118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718354451118 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Master.sdc " "Synopsys Design Constraints File file not found: 'Master.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1718354452516 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1718354452517 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1718354452555 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{mypll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1718354452555 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{mypll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1718354452555 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718354452555 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1718354452556 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SBUS:u3\|flag_w SBUS:u3\|flag_w " "create_clock -period 1.000 -name SBUS:u3\|flag_w SBUS:u3\|flag_w" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718354452562 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:u1\|flag_w i2c_master:u1\|flag_w " "create_clock -period 1.000 -name i2c_master:u1\|flag_w i2c_master:u1\|flag_w" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718354452562 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718354452562 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1718354452628 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718354452629 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1718354452631 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1718354452781 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1718354453710 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718354453710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -151.077 " "Worst-case setup slack is -151.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354453792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354453792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -151.077           -7100.028 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " -151.077           -7100.028 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354453792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.443            -138.370 SBUS:u3\|flag_w  " "   -2.443            -138.370 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354453792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.317             -85.932 i2c_master:u1\|flag_w  " "   -2.317             -85.932 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354453792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.993              -0.993 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.993              -0.993 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354453792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718354453792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354453914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354453914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 SBUS:u3\|flag_w  " "    0.343               0.000 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354453914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 i2c_master:u1\|flag_w  " "    0.343               0.000 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354453914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.357               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354453914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.357               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354453914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718354453914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718354453992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718354454070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354454148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354454148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -73.000 SBUS:u3\|flag_w  " "   -1.000             -73.000 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354454148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -45.000 i2c_master:u1\|flag_w  " "   -1.000             -45.000 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354454148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.746               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.746               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354454148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.747               0.000 clk  " "    9.747               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354454148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.752               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2499.752               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354454148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718354454148 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718354460051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1718354460144 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1718354461960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718354462848 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1718354463031 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718354463031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -135.175 " "Worst-case setup slack is -135.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -135.175           -6349.922 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " -135.175           -6349.922 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.105            -117.653 SBUS:u3\|flag_w  " "   -2.105            -117.653 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.975             -72.968 i2c_master:u1\|flag_w  " "   -1.975             -72.968 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.777              -0.777 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.777              -0.777 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718354463126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 SBUS:u3\|flag_w  " "    0.297               0.000 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 i2c_master:u1\|flag_w  " "    0.298               0.000 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.311               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.311               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718354463260 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718354463360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718354463459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -73.000 SBUS:u3\|flag_w  " "   -1.000             -73.000 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -45.000 i2c_master:u1\|flag_w  " "   -1.000             -45.000 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.709               0.000 clk  " "    9.709               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.742               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.742               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.747               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2499.747               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354463549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718354463549 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718354468234 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718354468807 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1718354468848 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718354468848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -86.064 " "Worst-case setup slack is -86.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354468917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354468917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -86.064           -4038.105 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -86.064           -4038.105 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354468917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907             -44.894 SBUS:u3\|flag_w  " "   -0.907             -44.894 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354468917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.863             -29.119 i2c_master:u1\|flag_w  " "   -0.863             -29.119 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354468917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.493              -0.493 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.493              -0.493 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354468917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718354468917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354469007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354469007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 SBUS:u3\|flag_w  " "    0.178               0.000 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354469007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 i2c_master:u1\|flag_w  " "    0.178               0.000 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354469007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354469007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354469007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718354469007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718354469063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718354469119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354469176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354469176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -73.000 SBUS:u3\|flag_w  " "   -1.000             -73.000 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354469176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -45.000 i2c_master:u1\|flag_w  " "   -1.000             -45.000 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354469176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.416               0.000 clk  " "    9.416               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354469176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.782               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.782               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354469176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.785               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2499.785               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718354469176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718354469176 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718354473692 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718354473845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718354474995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 14 17:41:14 2024 " "Processing ended: Fri Jun 14 17:41:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718354474995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718354474995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718354474995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1718354474995 ""}
