Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Oct 24 20:21:13 2023
| Host         : Simulacion18 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file micro_computer_timing_summary_routed.rpt -pb micro_computer_timing_summary_routed.pb -rpx micro_computer_timing_summary_routed.rpx -warn_on_violation
| Design       : micro_computer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (343)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1390)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (343)
--------------------------
 There are 343 register/latch pins with no clock driven by root clock pin: divisor/signal_count_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1390)
---------------------------------------------------
 There are 1390 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.537        0.000                      0                   27        0.252        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.537        0.000                      0                   27        0.252        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.924ns (26.479%)  route 2.566ns (73.521%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.569     5.090    divisor/clk
    SLICE_X15Y46         FDCE                                         r  divisor/signal_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  divisor/signal_count_reg[26]/Q
                         net (fo=1, routed)           0.850     6.397    leds_OBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.493 r  leds_OBUF_BUFG[15]_inst/O
                         net (fo=345, routed)         1.715     8.208    divisor/leds_OBUF_BUFG[15]
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.580 r  divisor/signal_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.580    divisor/signal_count_reg[24]_i_1_n_5
    SLICE_X15Y46         FDCE                                         r  divisor/signal_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.450    14.791    divisor/clk
    SLICE_X15Y46         FDCE                                         r  divisor/signal_count_reg[26]/C
                         clock pessimism              0.299    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X15Y46         FDCE (Setup_fdce_C_D)        0.062    15.117    divisor/signal_count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.567     5.088    divisor/clk
    SLICE_X15Y40         FDCE                                         r  divisor/signal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  divisor/signal_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.025    divisor/signal_count_reg_n_0_[1]
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.699 r  divisor/signal_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.699    divisor/signal_count_reg[0]_i_1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.813 r  divisor/signal_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    divisor/signal_count_reg[4]_i_1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  divisor/signal_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    divisor/signal_count_reg[8]_i_1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  divisor/signal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    divisor/signal_count_reg[12]_i_1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  divisor/signal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    divisor/signal_count_reg[16]_i_1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  divisor/signal_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    divisor/signal_count_reg[20]_i_1_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.603 r  divisor/signal_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.603    divisor/signal_count_reg[24]_i_1_n_6
    SLICE_X15Y46         FDCE                                         r  divisor/signal_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.450    14.791    divisor/clk
    SLICE_X15Y46         FDCE                                         r  divisor/signal_count_reg[25]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X15Y46         FDCE (Setup_fdce_C_D)        0.062    15.092    divisor/signal_count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.600ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.567     5.088    divisor/clk
    SLICE_X15Y40         FDCE                                         r  divisor/signal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  divisor/signal_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.025    divisor/signal_count_reg_n_0_[1]
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.699 r  divisor/signal_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.699    divisor/signal_count_reg[0]_i_1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.813 r  divisor/signal_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    divisor/signal_count_reg[4]_i_1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  divisor/signal_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    divisor/signal_count_reg[8]_i_1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  divisor/signal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    divisor/signal_count_reg[12]_i_1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  divisor/signal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    divisor/signal_count_reg[16]_i_1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  divisor/signal_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    divisor/signal_count_reg[20]_i_1_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.492 r  divisor/signal_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.492    divisor/signal_count_reg[24]_i_1_n_7
    SLICE_X15Y46         FDCE                                         r  divisor/signal_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.450    14.791    divisor/clk
    SLICE_X15Y46         FDCE                                         r  divisor/signal_count_reg[24]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X15Y46         FDCE (Setup_fdce_C_D)        0.062    15.092    divisor/signal_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  7.600    

Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.567     5.088    divisor/clk
    SLICE_X15Y40         FDCE                                         r  divisor/signal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  divisor/signal_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.025    divisor/signal_count_reg_n_0_[1]
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.699 r  divisor/signal_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.699    divisor/signal_count_reg[0]_i_1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.813 r  divisor/signal_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    divisor/signal_count_reg[4]_i_1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  divisor/signal_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    divisor/signal_count_reg[8]_i_1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  divisor/signal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    divisor/signal_count_reg[12]_i_1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  divisor/signal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    divisor/signal_count_reg[16]_i_1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.489 r  divisor/signal_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.489    divisor/signal_count_reg[20]_i_1_n_6
    SLICE_X15Y45         FDCE                                         r  divisor/signal_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.450    14.791    divisor/clk
    SLICE_X15Y45         FDCE                                         r  divisor/signal_count_reg[21]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X15Y45         FDCE (Setup_fdce_C_D)        0.062    15.092    divisor/signal_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  7.603    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.567     5.088    divisor/clk
    SLICE_X15Y40         FDCE                                         r  divisor/signal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  divisor/signal_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.025    divisor/signal_count_reg_n_0_[1]
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.699 r  divisor/signal_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.699    divisor/signal_count_reg[0]_i_1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.813 r  divisor/signal_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    divisor/signal_count_reg[4]_i_1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  divisor/signal_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    divisor/signal_count_reg[8]_i_1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  divisor/signal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    divisor/signal_count_reg[12]_i_1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  divisor/signal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    divisor/signal_count_reg[16]_i_1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.468 r  divisor/signal_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.468    divisor/signal_count_reg[20]_i_1_n_4
    SLICE_X15Y45         FDCE                                         r  divisor/signal_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.450    14.791    divisor/clk
    SLICE_X15Y45         FDCE                                         r  divisor/signal_count_reg[23]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X15Y45         FDCE (Setup_fdce_C_D)        0.062    15.092    divisor/signal_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             7.698ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.567     5.088    divisor/clk
    SLICE_X15Y40         FDCE                                         r  divisor/signal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  divisor/signal_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.025    divisor/signal_count_reg_n_0_[1]
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.699 r  divisor/signal_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.699    divisor/signal_count_reg[0]_i_1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.813 r  divisor/signal_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    divisor/signal_count_reg[4]_i_1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  divisor/signal_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    divisor/signal_count_reg[8]_i_1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  divisor/signal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    divisor/signal_count_reg[12]_i_1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  divisor/signal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    divisor/signal_count_reg[16]_i_1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.394 r  divisor/signal_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.394    divisor/signal_count_reg[20]_i_1_n_5
    SLICE_X15Y45         FDCE                                         r  divisor/signal_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.450    14.791    divisor/clk
    SLICE_X15Y45         FDCE                                         r  divisor/signal_count_reg[22]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X15Y45         FDCE (Setup_fdce_C_D)        0.062    15.092    divisor/signal_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  7.698    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.567     5.088    divisor/clk
    SLICE_X15Y40         FDCE                                         r  divisor/signal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  divisor/signal_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.025    divisor/signal_count_reg_n_0_[1]
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.699 r  divisor/signal_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.699    divisor/signal_count_reg[0]_i_1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.813 r  divisor/signal_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    divisor/signal_count_reg[4]_i_1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  divisor/signal_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    divisor/signal_count_reg[8]_i_1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  divisor/signal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    divisor/signal_count_reg[12]_i_1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  divisor/signal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    divisor/signal_count_reg[16]_i_1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.378 r  divisor/signal_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.378    divisor/signal_count_reg[20]_i_1_n_7
    SLICE_X15Y45         FDCE                                         r  divisor/signal_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.450    14.791    divisor/clk
    SLICE_X15Y45         FDCE                                         r  divisor/signal_count_reg[20]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X15Y45         FDCE (Setup_fdce_C_D)        0.062    15.092    divisor/signal_count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.567     5.088    divisor/clk
    SLICE_X15Y40         FDCE                                         r  divisor/signal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  divisor/signal_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.025    divisor/signal_count_reg_n_0_[1]
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.699 r  divisor/signal_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.699    divisor/signal_count_reg[0]_i_1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.813 r  divisor/signal_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    divisor/signal_count_reg[4]_i_1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  divisor/signal_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    divisor/signal_count_reg[8]_i_1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  divisor/signal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    divisor/signal_count_reg[12]_i_1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.375 r  divisor/signal_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.375    divisor/signal_count_reg[16]_i_1_n_6
    SLICE_X15Y44         FDCE                                         r  divisor/signal_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.450    14.791    divisor/clk
    SLICE_X15Y44         FDCE                                         r  divisor/signal_count_reg[17]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X15Y44         FDCE (Setup_fdce_C_D)        0.062    15.092    divisor/signal_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.567     5.088    divisor/clk
    SLICE_X15Y40         FDCE                                         r  divisor/signal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  divisor/signal_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.025    divisor/signal_count_reg_n_0_[1]
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.699 r  divisor/signal_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.699    divisor/signal_count_reg[0]_i_1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.813 r  divisor/signal_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    divisor/signal_count_reg[4]_i_1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  divisor/signal_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    divisor/signal_count_reg[8]_i_1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  divisor/signal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    divisor/signal_count_reg[12]_i_1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.354 r  divisor/signal_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.354    divisor/signal_count_reg[16]_i_1_n_4
    SLICE_X15Y44         FDCE                                         r  divisor/signal_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.450    14.791    divisor/clk
    SLICE_X15Y44         FDCE                                         r  divisor/signal_count_reg[19]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X15Y44         FDCE (Setup_fdce_C_D)        0.062    15.092    divisor/signal_count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.812ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.567     5.088    divisor/clk
    SLICE_X15Y40         FDCE                                         r  divisor/signal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  divisor/signal_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.025    divisor/signal_count_reg_n_0_[1]
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.699 r  divisor/signal_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.699    divisor/signal_count_reg[0]_i_1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.813 r  divisor/signal_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.813    divisor/signal_count_reg[4]_i_1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  divisor/signal_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.927    divisor/signal_count_reg[8]_i_1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  divisor/signal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    divisor/signal_count_reg[12]_i_1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.280 r  divisor/signal_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.280    divisor/signal_count_reg[16]_i_1_n_5
    SLICE_X15Y44         FDCE                                         r  divisor/signal_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.450    14.791    divisor/clk
    SLICE_X15Y44         FDCE                                         r  divisor/signal_count_reg[18]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X15Y44         FDCE (Setup_fdce_C_D)        0.062    15.092    divisor/signal_count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  7.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.566     1.449    divisor/clk
    SLICE_X15Y43         FDCE                                         r  divisor/signal_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  divisor/signal_count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.698    divisor/signal_count_reg_n_0_[15]
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  divisor/signal_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    divisor/signal_count_reg[12]_i_1_n_4
    SLICE_X15Y43         FDCE                                         r  divisor/signal_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.836     1.963    divisor/clk
    SLICE_X15Y43         FDCE                                         r  divisor/signal_count_reg[15]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X15Y43         FDCE (Hold_fdce_C_D)         0.105     1.554    divisor/signal_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.566     1.449    divisor/clk
    SLICE_X15Y44         FDCE                                         r  divisor/signal_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  divisor/signal_count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.698    divisor/signal_count_reg_n_0_[19]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  divisor/signal_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    divisor/signal_count_reg[16]_i_1_n_4
    SLICE_X15Y44         FDCE                                         r  divisor/signal_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.836     1.963    divisor/clk
    SLICE_X15Y44         FDCE                                         r  divisor/signal_count_reg[19]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X15Y44         FDCE (Hold_fdce_C_D)         0.105     1.554    divisor/signal_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.566     1.449    divisor/clk
    SLICE_X15Y45         FDCE                                         r  divisor/signal_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  divisor/signal_count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.698    divisor/signal_count_reg_n_0_[23]
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  divisor/signal_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    divisor/signal_count_reg[20]_i_1_n_4
    SLICE_X15Y45         FDCE                                         r  divisor/signal_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.836     1.963    divisor/clk
    SLICE_X15Y45         FDCE                                         r  divisor/signal_count_reg[23]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X15Y45         FDCE (Hold_fdce_C_D)         0.105     1.554    divisor/signal_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.448    divisor/clk
    SLICE_X15Y42         FDCE                                         r  divisor/signal_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  divisor/signal_count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.697    divisor/signal_count_reg_n_0_[11]
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  divisor/signal_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    divisor/signal_count_reg[8]_i_1_n_4
    SLICE_X15Y42         FDCE                                         r  divisor/signal_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     1.962    divisor/clk
    SLICE_X15Y42         FDCE                                         r  divisor/signal_count_reg[11]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X15Y42         FDCE (Hold_fdce_C_D)         0.105     1.553    divisor/signal_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.448    divisor/clk
    SLICE_X15Y40         FDCE                                         r  divisor/signal_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  divisor/signal_count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.697    divisor/signal_count_reg_n_0_[3]
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  divisor/signal_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    divisor/signal_count_reg[0]_i_1_n_4
    SLICE_X15Y40         FDCE                                         r  divisor/signal_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     1.962    divisor/clk
    SLICE_X15Y40         FDCE                                         r  divisor/signal_count_reg[3]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X15Y40         FDCE (Hold_fdce_C_D)         0.105     1.553    divisor/signal_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.448    divisor/clk
    SLICE_X15Y41         FDCE                                         r  divisor/signal_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  divisor/signal_count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.697    divisor/signal_count_reg_n_0_[7]
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  divisor/signal_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    divisor/signal_count_reg[4]_i_1_n_4
    SLICE_X15Y41         FDCE                                         r  divisor/signal_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     1.962    divisor/clk
    SLICE_X15Y41         FDCE                                         r  divisor/signal_count_reg[7]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X15Y41         FDCE (Hold_fdce_C_D)         0.105     1.553    divisor/signal_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.566     1.449    divisor/clk
    SLICE_X15Y43         FDCE                                         r  divisor/signal_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  divisor/signal_count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.695    divisor/signal_count_reg_n_0_[12]
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.810 r  divisor/signal_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.810    divisor/signal_count_reg[12]_i_1_n_7
    SLICE_X15Y43         FDCE                                         r  divisor/signal_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.836     1.963    divisor/clk
    SLICE_X15Y43         FDCE                                         r  divisor/signal_count_reg[12]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X15Y43         FDCE (Hold_fdce_C_D)         0.105     1.554    divisor/signal_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.566     1.449    divisor/clk
    SLICE_X15Y44         FDCE                                         r  divisor/signal_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  divisor/signal_count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.695    divisor/signal_count_reg_n_0_[16]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.810 r  divisor/signal_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.810    divisor/signal_count_reg[16]_i_1_n_7
    SLICE_X15Y44         FDCE                                         r  divisor/signal_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.836     1.963    divisor/clk
    SLICE_X15Y44         FDCE                                         r  divisor/signal_count_reg[16]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X15Y44         FDCE (Hold_fdce_C_D)         0.105     1.554    divisor/signal_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.566     1.449    divisor/clk
    SLICE_X15Y45         FDCE                                         r  divisor/signal_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  divisor/signal_count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.695    divisor/signal_count_reg_n_0_[20]
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.810 r  divisor/signal_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.810    divisor/signal_count_reg[20]_i_1_n_7
    SLICE_X15Y45         FDCE                                         r  divisor/signal_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.836     1.963    divisor/clk
    SLICE_X15Y45         FDCE                                         r  divisor/signal_count_reg[20]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X15Y45         FDCE (Hold_fdce_C_D)         0.105     1.554    divisor/signal_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.448    divisor/clk
    SLICE_X15Y41         FDCE                                         r  divisor/signal_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  divisor/signal_count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.694    divisor/signal_count_reg_n_0_[4]
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.809 r  divisor/signal_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.809    divisor/signal_count_reg[4]_i_1_n_7
    SLICE_X15Y41         FDCE                                         r  divisor/signal_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     1.962    divisor/clk
    SLICE_X15Y41         FDCE                                         r  divisor/signal_count_reg[4]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X15Y41         FDCE (Hold_fdce_C_D)         0.105     1.553    divisor/signal_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y44   divisor/signal_count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y44   divisor/signal_count_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y44   divisor/signal_count_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y40   divisor/signal_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y45   divisor/signal_count_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y45   divisor/signal_count_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y45   divisor/signal_count_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y45   divisor/signal_count_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y46   divisor/signal_count_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y40   divisor/signal_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y40   divisor/signal_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y40   divisor/signal_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y40   divisor/signal_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y44   divisor/signal_count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y44   divisor/signal_count_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y44   divisor/signal_count_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y40   divisor/signal_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y45   divisor/signal_count_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y45   divisor/signal_count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y44   divisor/signal_count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y44   divisor/signal_count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y44   divisor/signal_count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y45   divisor/signal_count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y45   divisor/signal_count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y45   divisor/signal_count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y45   divisor/signal_count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y46   divisor/signal_count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y46   divisor/signal_count_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y46   divisor/signal_count_reg[26]/C



