INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.sim/sim_1/synth/func/xsim/tb_top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-311] analyzing module count_ones_0
INFO: [VRFC 10-311] analyzing module count_ones_1
INFO: [VRFC 10-311] analyzing module count_ones_10
INFO: [VRFC 10-311] analyzing module count_ones_11
INFO: [VRFC 10-311] analyzing module count_ones_12
INFO: [VRFC 10-311] analyzing module count_ones_13
INFO: [VRFC 10-311] analyzing module count_ones_14
INFO: [VRFC 10-311] analyzing module count_ones_15
INFO: [VRFC 10-311] analyzing module count_ones_16
INFO: [VRFC 10-311] analyzing module count_ones_17
INFO: [VRFC 10-311] analyzing module count_ones_18
INFO: [VRFC 10-311] analyzing module count_ones_19
INFO: [VRFC 10-311] analyzing module count_ones_2
INFO: [VRFC 10-311] analyzing module count_ones_20
INFO: [VRFC 10-311] analyzing module count_ones_21
INFO: [VRFC 10-311] analyzing module count_ones_22
INFO: [VRFC 10-311] analyzing module count_ones_23
INFO: [VRFC 10-311] analyzing module count_ones_24
INFO: [VRFC 10-311] analyzing module count_ones_25
INFO: [VRFC 10-311] analyzing module count_ones_26
INFO: [VRFC 10-311] analyzing module count_ones_27
INFO: [VRFC 10-311] analyzing module count_ones_28
INFO: [VRFC 10-311] analyzing module count_ones_29
INFO: [VRFC 10-311] analyzing module count_ones_3
INFO: [VRFC 10-311] analyzing module count_ones_30
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-311] analyzing module count_ones_4
INFO: [VRFC 10-311] analyzing module count_ones_5
INFO: [VRFC 10-311] analyzing module count_ones_6
INFO: [VRFC 10-311] analyzing module count_ones_7
INFO: [VRFC 10-311] analyzing module count_ones_8
INFO: [VRFC 10-311] analyzing module count_ones_9
INFO: [VRFC 10-311] analyzing module puzzle4_part1
INFO: [VRFC 10-311] analyzing module ring_row_index
INFO: [VRFC 10-311] analyzing module row_reg
INFO: [VRFC 10-311] analyzing module row_reg_31
INFO: [VRFC 10-311] analyzing module word_index_counter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_1/part_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
