Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:23:48 2022
****************************************


  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[12] (in)                                                         12.6000                     6.4914 &   8.4914 r
  la_data_in[12] (net)                                   2   0.4396 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   8.4914 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                -12.6048  12.6048   0.9500  -7.5643  -7.8002 &   0.6912 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2873   0.9500           -0.0344 &   0.6569 r
  mprj/buf_i[140] (net)                                  1   0.0036 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2873   0.9500   0.0000   0.0000 &   0.6569 r
  data arrival time                                                                                                  0.6569

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2897   1.0500   0.0000   0.8045 &   7.0114 r
  clock reconvergence pessimism                                                                           0.0000     7.0114
  clock uncertainty                                                                                       0.1000     7.1114
  library hold time                                                                     1.0000            0.2674     7.3788
  data required time                                                                                                 7.3788
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3788
  data arrival time                                                                                                 -0.6569
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.7219

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3339 
  total derate : arrival time                                                                             0.3873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7212 

  slack (with derating applied) (VIOLATED)                                                               -6.7219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.0007 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          8.7808                     4.5220 &   6.5220 r
  la_data_in[22] (net)                                   2   0.3058 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.5220 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.1891   8.7837   0.9500  -4.1221  -4.2354 &   2.2866 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2418   0.9500            0.1344 &   2.4209 r
  mprj/buf_i[150] (net)                                  1   0.0049 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0111   0.2418   0.9500  -0.0009  -0.0009 &   2.4200 r
  data arrival time                                                                                                  2.4200

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2934   1.0500   0.0000   0.9540 &   7.1609 r
  clock reconvergence pessimism                                                                           0.0000     7.1609
  clock uncertainty                                                                                       0.1000     7.2609
  library hold time                                                                     1.0000            0.2687     7.5296
  data required time                                                                                                 7.5296
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5296
  data arrival time                                                                                                 -2.4200
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3410 
  total derate : arrival time                                                                             0.2181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5591 

  slack (with derating applied) (VIOLATED)                                                               -5.1096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5505 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             8.7001                     4.4817 &   6.4817 r
  la_oenb[20] (net)                                      2   0.3031 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.4817 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -7.0633   8.7028   0.9500  -4.0499  -4.1621 &   2.3195 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2420   0.9500            0.1390 &   2.4585 r
  mprj/buf_i[84] (net)                                   1   0.0052 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2420   0.9500   0.0000   0.0000 &   2.4586 r
  data arrival time                                                                                                  2.4586

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2951   1.0500   0.0000   0.9146 &   7.1215 r
  clock reconvergence pessimism                                                                           0.0000     7.1215
  clock uncertainty                                                                                       0.1000     7.2215
  library hold time                                                                     1.0000            0.2687     7.4902
  data required time                                                                                                 7.4902
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4902
  data arrival time                                                                                                 -2.4586
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3391 
  total derate : arrival time                                                                             0.2146 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5537 

  slack (with derating applied) (VIOLATED)                                                               -5.0317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4780 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[7] (in)                                                              9.6195                     4.9471 &   6.9471 r
  la_oenb[7] (net)                                       2   0.3349 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.9471 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -7.7609   9.6234   0.9500  -4.4172  -4.5251 &   2.4220 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2487   0.9500            0.0950 &   2.5170 r
  mprj/buf_i[71] (net)                                   1   0.0037 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2487   0.9500   0.0000   0.0000 &   2.5170 r
  data arrival time                                                                                                  2.5170

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2847   1.0500   0.0000   0.7568 &   6.9637 r
  clock reconvergence pessimism                                                                           0.0000     6.9637
  clock uncertainty                                                                                       0.1000     7.0637
  library hold time                                                                     1.0000            0.2686     7.3323
  data required time                                                                                                 7.3323
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3323
  data arrival time                                                                                                 -2.5170
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8153

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3316 
  total derate : arrival time                                                                             0.2318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5634 

  slack (with derating applied) (VIOLATED)                                                               -4.8153 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2519 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                             10.5469                     5.4179 &   7.4179 r
  la_oenb[4] (net)                                       2   0.3671 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.4179 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -8.6992  10.5521   0.9500  -4.8687  -4.9773 &   2.4406 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2660   0.9500            0.0609 &   2.5015 r
  mprj/buf_i[68] (net)                                   1   0.0051 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0160   0.2660   0.9500  -0.0066  -0.0069 &   2.4946 r
  data arrival time                                                                                                  2.4946

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2784   1.0500   0.0000   0.7216 &   6.9285 r
  clock reconvergence pessimism                                                                           0.0000     6.9285
  clock uncertainty                                                                                       0.1000     7.0285
  library hold time                                                                     1.0000            0.2681     7.2966
  data required time                                                                                                 7.2966
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2966
  data arrival time                                                                                                 -2.4946
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8019

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3299 
  total derate : arrival time                                                                             0.2541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5840 

  slack (with derating applied) (VIOLATED)                                                               -4.8019 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2179 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                             9.1358                     4.6997 &   6.6997 r
  la_oenb[11] (net)                                      2   0.3181 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.6997 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.9038   9.1392   0.9500  -4.0033  -4.1000 &   2.5997 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2401   0.9500            0.1133 &   2.7130 r
  mprj/buf_i[75] (net)                                   1   0.0031 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2401   0.9500   0.0000   0.0000 &   2.7130 r
  data arrival time                                                                                                  2.7130

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2931   1.0500   0.0000   0.8405 &   7.0474 r
  clock reconvergence pessimism                                                                           0.0000     7.0474
  clock uncertainty                                                                                       0.1000     7.1474
  library hold time                                                                     1.0000            0.2688     7.4162
  data required time                                                                                                 7.4162
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4162
  data arrival time                                                                                                 -2.7130
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3356 
  total derate : arrival time                                                                             0.2116 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5472 

  slack (with derating applied) (VIOLATED)                                                               -4.7032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1560 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             8.5581                     4.4054 &   6.4054 r
  la_oenb[21] (net)                                      2   0.2980 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.4054 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.0360   8.5610   0.9500  -3.5093  -3.5933 &   2.8121 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2393   0.9500            0.1441 &   2.9562 r
  mprj/buf_i[85] (net)                                   1   0.0050 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0106   0.2393   0.9500  -0.0009  -0.0009 &   2.9553 r
  data arrival time                                                                                                  2.9553

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2933   1.0500   0.0000   0.9541 &   7.1610 r
  clock reconvergence pessimism                                                                           0.0000     7.1610
  clock uncertainty                                                                                       0.1000     7.2610
  library hold time                                                                     1.0000            0.2688     7.5298
  data required time                                                                                                 7.5298
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5298
  data arrival time                                                                                                 -2.9553
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3410 
  total derate : arrival time                                                                             0.1879 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5289 

  slack (with derating applied) (VIOLATED)                                                               -4.5745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0456 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          8.5063                     4.3839 &   6.3839 r
  la_data_in[21] (net)                                   2   0.2964 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.3839 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.9479   8.5087   0.9500  -3.4665  -3.5535 &   2.8304 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2433   0.9500            0.1507 &   2.9811 r
  mprj/buf_i[149] (net)                                  1   0.0063 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2433   0.9500   0.0000   0.0001 &   2.9812 r
  data arrival time                                                                                                  2.9812

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2943   1.0500   0.0000   0.9284 &   7.1353 r
  clock reconvergence pessimism                                                                           0.0000     7.1353
  clock uncertainty                                                                                       0.1000     7.2353
  library hold time                                                                     1.0000            0.2687     7.5040
  data required time                                                                                                 7.5040
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5040
  data arrival time                                                                                                 -2.9812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5228

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3398 
  total derate : arrival time                                                                             0.1858 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5256 

  slack (with derating applied) (VIOLATED)                                                               -4.5228 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9972 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[0] (in)                                                          11.4172                     5.8646 &   7.8646 r
  la_data_in[0] (net)                                    2   0.3975 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.8646 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -9.2533  11.4229   0.9500  -5.1354  -5.2398 &   2.6248 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2819   0.9500            0.0287 &   2.6535 r
  mprj/buf_i[128] (net)                                  1   0.0063 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2819   0.9500   0.0000   0.0001 &   2.6536 r
  data arrival time                                                                                                  2.6536

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2592   1.0500   0.0000   0.5761 &   6.7830 r
  clock reconvergence pessimism                                                                           0.0000     6.7830
  clock uncertainty                                                                                       0.1000     6.8830
  library hold time                                                                     1.0000            0.2677     7.1507
  data required time                                                                                                 7.1507
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1507
  data arrival time                                                                                                 -2.6536
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4971

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3230 
  total derate : arrival time                                                                             0.2663 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5893 

  slack (with derating applied) (VIOLATED)                                                               -4.4971 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9078 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[26] (in)                                                          9.2916                     4.7855 &   6.7855 r
  la_data_in[26] (net)                                   2   0.3237 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.7855 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.3705   9.2948   0.9500  -3.6787  -3.7599 &   3.0256 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3036   0.9500            0.1647 &   3.1904 r
  mprj/buf_i[154] (net)                                  2   0.0215 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1609   0.3036   0.9500  -0.0725  -0.0758 &   3.1145 r
  data arrival time                                                                                                  3.1145

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2842   1.0500   0.0000   0.9945 &   7.2014 r
  clock reconvergence pessimism                                                                           0.0000     7.2014
  clock uncertainty                                                                                       0.1000     7.3014
  library hold time                                                                     1.0000            0.2670     7.5683
  data required time                                                                                                 7.5683
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5683
  data arrival time                                                                                                 -3.1145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4538

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3429 
  total derate : arrival time                                                                             0.2017 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5446 

  slack (with derating applied) (VIOLATED)                                                               -4.4538 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9092 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             8.8134                     4.5356 &   6.5356 r
  la_oenb[25] (net)                                      2   0.3069 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.5356 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.9656   8.8166   0.9500  -3.4632  -3.5383 &   2.9973 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2872   0.9500            0.1753 &   3.1726 r
  mprj/buf_i[89] (net)                                   2   0.0181 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0764   0.2872   0.9500  -0.0362  -0.0378 &   3.1348 r
  data arrival time                                                                                                  3.1348

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2861   1.0500   0.0000   0.9903 &   7.1972 r
  clock reconvergence pessimism                                                                           0.0000     7.1972
  clock uncertainty                                                                                       0.1000     7.2972
  library hold time                                                                     1.0000            0.2674     7.5646
  data required time                                                                                                 7.5646
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5646
  data arrival time                                                                                                 -3.1348
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4298

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3427 
  total derate : arrival time                                                                             0.1894 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5321 

  slack (with derating applied) (VIOLATED)                                                               -4.4298 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8977 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                           9.5157                     4.8959 &   6.8959 r
  la_data_in[8] (net)                                    2   0.3314 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.8959 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.7594   9.5193   0.9500  -3.9070  -3.9917 &   2.9042 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2515   0.9500            0.1034 &   3.0076 r
  mprj/buf_i[136] (net)                                  1   0.0049 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2515   0.9500   0.0000   0.0000 &   3.0077 r
  data arrival time                                                                                                  3.0077

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2870   1.0500   0.0000   0.7782 &   6.9851 r
  clock reconvergence pessimism                                                                           0.0000     6.9851
  clock uncertainty                                                                                       0.1000     7.0851
  library hold time                                                                     1.0000            0.2685     7.3536
  data required time                                                                                                 7.3536
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3536
  data arrival time                                                                                                 -3.0077
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3459

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3326 
  total derate : arrival time                                                                             0.2066 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5392 

  slack (with derating applied) (VIOLATED)                                                               -4.3459 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8067 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[18] (in)                                                             5.7606                     2.9550 &   4.9550 r
  la_oenb[18] (net)                                      2   0.1997 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.9550 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.4478   5.7627   0.9500  -2.0067  -2.0445 &   2.9105 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2033   0.9500            0.2625 &   3.1730 r
  mprj/buf_i[82] (net)                                   1   0.0052 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2033   0.9500   0.0000   0.0001 &   3.1731 r
  data arrival time                                                                                                  3.1731

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2948   1.0500   0.0000   0.8610 &   7.0679 r
  clock reconvergence pessimism                                                                           0.0000     7.0679
  clock uncertainty                                                                                       0.1000     7.1679
  library hold time                                                                     1.0000            0.2672     7.4351
  data required time                                                                                                 7.4351
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4351
  data arrival time                                                                                                 -3.1731
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2620

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3366 
  total derate : arrival time                                                                             0.1174 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4540 

  slack (with derating applied) (VIOLATED)                                                               -4.2620 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8080 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[37] (in)                                                             9.0716                     4.6479 &   6.6479 r
  la_oenb[37] (net)                                      2   0.3150 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.6479 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.1577   9.0767   0.9500  -3.4357  -3.4844 &   3.1636 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2676   0.9500            0.1430 &   3.3066 r
  mprj/buf_i[101] (net)                                  2   0.0109 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2676   0.9500   0.0000   0.0001 &   3.3067 r
  data arrival time                                                                                                  3.3067

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2912   1.0500   0.0000   0.9505 &   7.1574 r
  clock reconvergence pessimism                                                                           0.0000     7.1574
  clock uncertainty                                                                                       0.1000     7.2574
  library hold time                                                                     1.0000            0.2680     7.5253
  data required time                                                                                                 7.5253
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5253
  data arrival time                                                                                                 -3.3067
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2186

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3408 
  total derate : arrival time                                                                             0.1858 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5266 

  slack (with derating applied) (VIOLATED)                                                               -4.2186 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6920 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                             9.3102                     4.7835 &   6.7835 r
  la_oenb[22] (net)                                      2   0.3239 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.7835 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.0779   9.3143   0.9500  -3.5097  -3.5720 &   3.2115 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2465   0.9500            0.1098 &   3.3213 r
  mprj/buf_i[86] (net)                                   1   0.0042 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2465   0.9500   0.0000   0.0000 &   3.3213 r
  data arrival time                                                                                                  3.3213

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2934   1.0500   0.0000   0.9558 &   7.1627 r
  clock reconvergence pessimism                                                                           0.0000     7.1627
  clock uncertainty                                                                                       0.1000     7.2627
  library hold time                                                                     1.0000            0.2686     7.5313
  data required time                                                                                                 7.5313
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5313
  data arrival time                                                                                                 -3.3213
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2099

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3411 
  total derate : arrival time                                                                             0.1872 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5283 

  slack (with derating applied) (VIOLATED)                                                               -4.2099 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6816 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[17] (in)                                                          8.5127                     4.3824 &   6.3824 r
  la_data_in[17] (net)                                   2   0.2964 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.3824 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.1961   8.5155   0.9500  -3.2216  -3.2916 &   3.0908 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2367   0.9500            0.1441 &   3.2349 r
  mprj/buf_i[145] (net)                                  1   0.0044 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2367   0.9500   0.0000   0.0000 &   3.2350 r
  data arrival time                                                                                                  3.2350

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2938   1.0500   0.0000   0.8495 &   7.0564 r
  clock reconvergence pessimism                                                                           0.0000     7.0564
  clock uncertainty                                                                                       0.1000     7.1564
  library hold time                                                                     1.0000            0.2688     7.4252
  data required time                                                                                                 7.4252
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4252
  data arrival time                                                                                                 -3.2350
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1902

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3360 
  total derate : arrival time                                                                             0.1735 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5095 

  slack (with derating applied) (VIOLATED)                                                               -4.1902 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6807 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             8.5915                     4.4147 &   6.4147 r
  la_oenb[23] (net)                                      2   0.2988 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.4147 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.3575   8.5950   0.9500  -3.1100  -3.1647 &   3.2501 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2505   0.9500            0.1529 &   3.4029 r
  mprj/buf_i[87] (net)                                   1   0.0080 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0456   0.2505   0.9500  -0.0209  -0.0218 &   3.3811 r
  data arrival time                                                                                                  3.3811

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2925   1.0500   0.0000   0.9666 &   7.1734 r
  clock reconvergence pessimism                                                                           0.0000     7.1734
  clock uncertainty                                                                                       0.1000     7.2734
  library hold time                                                                     1.0000            0.2685     7.5419
  data required time                                                                                                 7.5419
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5419
  data arrival time                                                                                                 -3.3811
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1608

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3416 
  total derate : arrival time                                                                             0.1699 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5115 

  slack (with derating applied) (VIOLATED)                                                               -4.1608 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6493 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[7] (in)                                                           10.1795                     5.1744 &   7.1744 r
  wbs_dat_i[7] (net)                                     2   0.3520 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.1744 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -9.2350  10.1914   0.9500  -4.7851  -4.8367 &   2.3376 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.3038   0.9500            0.1172 &   2.4548 r
  mprj/buf_i[7] (net)                                    2   0.0173 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0278   0.3038   0.9500  -0.0110  -0.0113 &   2.4436 r
  data arrival time                                                                                                  2.4436

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1474   1.0500   0.0000   0.0284 &   6.2353 r
  clock reconvergence pessimism                                                                           0.0000     6.2353
  clock uncertainty                                                                                       0.1000     6.3353
  library hold time                                                                     1.0000            0.2674     6.6027
  data required time                                                                                                 6.6027
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6027
  data arrival time                                                                                                 -2.4436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1592

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2969 
  total derate : arrival time                                                                             0.2559 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5528 

  slack (with derating applied) (VIOLATED)                                                               -4.1592 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6064 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[26] (in)                                                             8.7368                     4.4910 &   6.4910 r
  la_oenb[26] (net)                                      2   0.3040 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.4910 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.3729   8.7402   0.9500  -3.1483  -3.2041 &   3.2869 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2933   0.9500            0.1847 &   3.4717 r
  mprj/buf_i[90] (net)                                   2   0.0205 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0846   0.2933   0.9500  -0.0409  -0.0426 &   3.4290 r
  data arrival time                                                                                                  3.4290

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2818   1.0500   0.0000   0.9991 &   7.2059 r
  clock reconvergence pessimism                                                                           0.0000     7.2059
  clock uncertainty                                                                                       0.1000     7.3059
  library hold time                                                                     1.0000            0.2673     7.5732
  data required time                                                                                                 7.5732
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5732
  data arrival time                                                                                                 -3.4290
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1442

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3431 
  total derate : arrival time                                                                             0.1745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5177 

  slack (with derating applied) (VIOLATED)                                                               -4.1442 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6265 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[16] (in)                                                          8.9944                     4.6280 &   6.6280 r
  la_data_in[16] (net)                                   2   0.3132 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.6280 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.3191   8.9978   0.9500  -3.2934  -3.3559 &   3.2721 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2463   0.9500            0.1270 &   3.3991 r
  mprj/buf_i[144] (net)                                  1   0.0053 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0356   0.2463   0.9500  -0.0156  -0.0163 &   3.3828 r
  data arrival time                                                                                                  3.3828

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2946   1.0500   0.0000   0.9240 &   7.1308 r
  clock reconvergence pessimism                                                                           0.0000     7.1308
  clock uncertainty                                                                                       0.1000     7.2308
  library hold time                                                                     1.0000            0.2686     7.4994
  data required time                                                                                                 7.4994
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4994
  data arrival time                                                                                                 -3.3828
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1167

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3396 
  total derate : arrival time                                                                             0.1775 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5171 

  slack (with derating applied) (VIOLATED)                                                               -4.1167 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5996 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                          8.8938                     4.5752 &   6.5752 r
  la_data_in[15] (net)                                   2   0.3096 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.5752 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.4729   8.8971   0.9500  -3.3058  -3.3699 &   3.2054 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2466   0.9500            0.1328 &   3.3381 r
  mprj/buf_i[143] (net)                                  1   0.0058 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2466   0.9500   0.0000   0.0001 &   3.3382 r
  data arrival time                                                                                                  3.3382

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2944   1.0500   0.0000   0.8610 &   7.0679 r
  clock reconvergence pessimism                                                                           0.0000     7.0679
  clock uncertainty                                                                                       0.1000     7.1679
  library hold time                                                                     1.0000            0.2686     7.4365
  data required time                                                                                                 7.4365
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4365
  data arrival time                                                                                                 -3.3382
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0983

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3366 
  total derate : arrival time                                                                             0.1776 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5142 

  slack (with derating applied) (VIOLATED)                                                               -4.0983 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5841 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                             8.8629                     4.5596 &   6.5596 r
  la_oenb[13] (net)                                      2   0.3085 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.5596 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.6487   8.8662   0.9500  -3.3081  -3.3737 &   3.1858 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2696   0.9500            0.1564 &   3.3422 r
  mprj/buf_i[77] (net)                                   2   0.0123 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2696   0.9500   0.0000   0.0001 &   3.3423 r
  data arrival time                                                                                                  3.3423

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2944   1.0500   0.0000   0.8615 &   7.0683 r
  clock reconvergence pessimism                                                                           0.0000     7.0683
  clock uncertainty                                                                                       0.1000     7.1683
  library hold time                                                                     1.0000            0.2679     7.4363
  data required time                                                                                                 7.4363
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4363
  data arrival time                                                                                                 -3.3423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0939

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3366 
  total derate : arrival time                                                                             0.1789 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5155 

  slack (with derating applied) (VIOLATED)                                                               -4.0939 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5784 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             8.4565                     4.3501 &   6.3501 r
  la_oenb[16] (net)                                      2   0.2943 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.3501 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.9416   8.4596   0.9500  -3.0679  -3.1278 &   3.2223 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2361   0.9500            0.1467 &   3.3689 r
  mprj/buf_i[80] (net)                                   1   0.0045 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2361   0.9500   0.0000   0.0001 &   3.3690 r
  data arrival time                                                                                                  3.3690

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2944   1.0500   0.0000   0.8603 &   7.0672 r
  clock reconvergence pessimism                                                                           0.0000     7.0672
  clock uncertainty                                                                                       0.1000     7.1672
  library hold time                                                                     1.0000            0.2688     7.4360
  data required time                                                                                                 7.4360
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4360
  data arrival time                                                                                                 -3.3690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0670

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3365 
  total derate : arrival time                                                                             0.1660 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5026 

  slack (with derating applied) (VIOLATED)                                                               -4.0670 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5645 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                          9.1452                     4.7079 &   6.7079 r
  la_data_in[13] (net)                                   2   0.3185 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.7079 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.4922   9.1484   0.9500  -3.3774  -3.4446 &   3.2633 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2407   0.9500            0.1133 &   3.3767 r
  mprj/buf_i[141] (net)                                  1   0.0032 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2407   0.9500   0.0000   0.0000 &   3.3767 r
  data arrival time                                                                                                  3.3767

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2944   1.0500   0.0000   0.8612 &   7.0681 r
  clock reconvergence pessimism                                                                           0.0000     7.0681
  clock uncertainty                                                                                       0.1000     7.1681
  library hold time                                                                     1.0000            0.2688     7.4369
  data required time                                                                                                 7.4369
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4369
  data arrival time                                                                                                 -3.3767
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0602

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3366 
  total derate : arrival time                                                                             0.1802 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5168 

  slack (with derating applied) (VIOLATED)                                                               -4.0602 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5434 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[35] (in)                                                             9.2212                     4.7324 &   6.7324 r
  la_oenb[35] (net)                                      2   0.3206 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.7324 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.6839   9.2256   0.9500  -3.3031  -3.3510 &   3.3814 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2539   0.9500            0.1218 &   3.5032 r
  mprj/buf_i[99] (net)                                   1   0.0066 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0436   0.2539   0.9500  -0.0201  -0.0211 &   3.4822 r
  data arrival time                                                                                                  3.4822

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2934   1.0500   0.0000   0.9505 &   7.1574 r
  clock reconvergence pessimism                                                                           0.0000     7.1574
  clock uncertainty                                                                                       0.1000     7.2574
  library hold time                                                                     1.0000            0.2684     7.5258
  data required time                                                                                                 7.5258
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5258
  data arrival time                                                                                                 -3.4822
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3408 
  total derate : arrival time                                                                             0.1787 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5196 

  slack (with derating applied) (VIOLATED)                                                               -4.0436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5240 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             8.5694                     4.4046 &   6.4046 r
  la_oenb[15] (net)                                      2   0.2981 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.4046 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.9504   8.5728   0.9500  -3.0575  -3.1113 &   3.2933 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2596   0.9500            0.1628 &   3.4561 r
  mprj/buf_i[79] (net)                                   1   0.0106 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0647   0.2596   0.9500  -0.0322  -0.0337 &   3.4225 r
  data arrival time                                                                                                  3.4225

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2944   1.0500   0.0000   0.8612 &   7.0681 r
  clock reconvergence pessimism                                                                           0.0000     7.0681
  clock uncertainty                                                                                       0.1000     7.1681
  library hold time                                                                     1.0000            0.2682     7.4363
  data required time                                                                                                 7.4363
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4363
  data arrival time                                                                                                 -3.4225
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0138

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3366 
  total derate : arrival time                                                                             0.1683 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5049 

  slack (with derating applied) (VIOLATED)                                                               -4.0138 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5090 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                             9.3579                     4.8004 &   6.8004 r
  la_oenb[36] (net)                                      2   0.3253 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.8004 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.7351   9.3626   0.9500  -3.3273  -3.3712 &   3.4292 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2460   0.9500            0.1067 &   3.5359 r
  mprj/buf_i[100] (net)                                  1   0.0039 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2460   0.9500   0.0000   0.0000 &   3.5360 r
  data arrival time                                                                                                  3.5360

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2910   1.0500   0.0000   0.9512 &   7.1581 r
  clock reconvergence pessimism                                                                           0.0000     7.1581
  clock uncertainty                                                                                       0.1000     7.2581
  library hold time                                                                     1.0000            0.2686     7.5267
  data required time                                                                                                 7.5267
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5267
  data arrival time                                                                                                 -3.5360
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9908

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3409 
  total derate : arrival time                                                                             0.1784 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5193 

  slack (with derating applied) (VIOLATED)                                                               -3.9908 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4715 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[41] (in)                                                             9.1234                     4.6785 &   6.6785 r
  la_oenb[41] (net)                                      2   0.3170 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.6785 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.5966   9.1280   0.9500  -3.1907  -3.2306 &   3.4479 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2794   0.9500            0.1516 &   3.5996 r
  mprj/buf_i[105] (net)                                  2   0.0140 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0496   0.2794   0.9500  -0.0237  -0.0247 &   3.5748 r
  data arrival time                                                                                                  3.5748

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2894   1.0500   0.0000   0.9823 &   7.1892 r
  clock reconvergence pessimism                                                                           0.0000     7.1892
  clock uncertainty                                                                                       0.1000     7.2892
  library hold time                                                                     1.0000            0.2677     7.5568
  data required time                                                                                                 7.5568
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5568
  data arrival time                                                                                                 -3.5748
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9820

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3423 
  total derate : arrival time                                                                             0.1750 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5174 

  slack (with derating applied) (VIOLATED)                                                               -3.9820 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4646 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          8.4895                     4.3655 &   6.3655 r
  la_data_in[25] (net)                                   2   0.2954 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.3655 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.8482   8.4927   0.9500  -2.8851  -2.9339 &   3.4317 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2813   0.9500            0.1872 &   3.6188 r
  mprj/buf_i[153] (net)                                  2   0.0175 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0685   0.2813   0.9500  -0.0317  -0.0330 &   3.5858 r
  data arrival time                                                                                                  3.5858

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2901   1.0500   0.0000   0.9793 &   7.1862 r
  clock reconvergence pessimism                                                                           0.0000     7.1862
  clock uncertainty                                                                                       0.1000     7.2862
  library hold time                                                                     1.0000            0.2676     7.5538
  data required time                                                                                                 7.5538
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5538
  data arrival time                                                                                                 -3.5858
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9679

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3422 
  total derate : arrival time                                                                             0.1607 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5029 

  slack (with derating applied) (VIOLATED)                                                               -3.9679 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4650 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[10] (in)                                                              11.2620                     5.8014 &   7.8014 r
  io_in[10] (net)                                        2   0.3927 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.8014 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.7654  11.2664   0.9500  -4.5335  -4.6307 &   3.1706 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3514   0.9500            0.1054 &   3.2761 r
  mprj/buf_i[202] (net)                                  2   0.0292 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3514   0.9500   0.0000   0.0007 &   3.2768 r
  data arrival time                                                                                                  3.2768

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2660   1.0500   0.0000   0.6691 &   6.8760 r
  clock reconvergence pessimism                                                                           0.0000     6.8760
  clock uncertainty                                                                                       0.1000     6.9760
  library hold time                                                                     1.0000            0.2656     7.2416
  data required time                                                                                                 7.2416
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2416
  data arrival time                                                                                                 -3.2768
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9648

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3274 
  total derate : arrival time                                                                             0.2391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5665 

  slack (with derating applied) (VIOLATED)                                                               -3.9648 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3983 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                             8.7468                     4.4973 &   6.4973 r
  la_oenb[12] (net)                                      2   0.3044 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.4973 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.9379   8.7502   0.9500  -3.1220  -3.1783 &   3.3190 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2427   0.9500            0.1370 &   3.4560 r
  mprj/buf_i[76] (net)                                   1   0.0052 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2427   0.9500   0.0000   0.0001 &   3.4561 r
  data arrival time                                                                                                  3.4561

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2918   1.0500   0.0000   0.8258 &   7.0326 r
  clock reconvergence pessimism                                                                           0.0000     7.0326
  clock uncertainty                                                                                       0.1000     7.1326
  library hold time                                                                     1.0000            0.2687     7.4014
  data required time                                                                                                 7.4014
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4014
  data arrival time                                                                                                 -3.4561
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9452

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3349 
  total derate : arrival time                                                                             0.1686 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5035 

  slack (with derating applied) (VIOLATED)                                                               -3.9452 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4418 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[23] (in)                                                          8.4891                     4.3709 &   6.3709 r
  la_data_in[23] (net)                                   2   0.2956 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.3709 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.8115   8.4918   0.9500  -2.8502  -2.9022 &   3.4687 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2393   0.9500            0.1479 &   3.6166 r
  mprj/buf_i[151] (net)                                  1   0.0053 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2393   0.9500   0.0000   0.0001 &   3.6167 r
  data arrival time                                                                                                  3.6167

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2934   1.0500   0.0000   0.9578 &   7.1646 r
  clock reconvergence pessimism                                                                           0.0000     7.1646
  clock uncertainty                                                                                       0.1000     7.2646
  library hold time                                                                     1.0000            0.2688     7.5335
  data required time                                                                                                 7.5335
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5335
  data arrival time                                                                                                 -3.6167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9168

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3412 
  total derate : arrival time                                                                             0.1551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4962 

  slack (with derating applied) (VIOLATED)                                                               -3.9168 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4206 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               1.7076                     0.9180 &   2.9180 f
  io_in[19] (net)                                        2   0.1001 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9180 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0325   1.7084   0.9500  -0.0037   0.0148 &   2.9329 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1909   0.9500            0.6953 &   3.6282 f
  mprj/buf_i[211] (net)                                  2   0.0278 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1909   0.9500   0.0000   0.0006 &   3.6288 f
  data arrival time                                                                                                  3.6288

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2524   1.0500   0.0000   0.7815 &   6.9884 r
  clock reconvergence pessimism                                                                           0.0000     6.9884
  clock uncertainty                                                                                       0.1000     7.0884
  library hold time                                                                     1.0000            0.4432     7.5316
  data required time                                                                                                 7.5316
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5316
  data arrival time                                                                                                 -3.6288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9028

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3328 
  total derate : arrival time                                                                             0.0378 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3706 

  slack (with derating applied) (VIOLATED)                                                               -3.9028 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5322 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             8.6150                     4.4223 &   6.4223 r
  la_oenb[14] (net)                                      2   0.2994 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.4223 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.8161   8.6188   0.9500  -2.9804  -3.0249 &   3.3974 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2493   0.9500            0.1505 &   3.5479 r
  mprj/buf_i[78] (net)                                   1   0.0076 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2493   0.9500   0.0000   0.0001 &   3.5480 r
  data arrival time                                                                                                  3.5480

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2944   1.0500   0.0000   0.8603 &   7.0672 r
  clock reconvergence pessimism                                                                           0.0000     7.0672
  clock uncertainty                                                                                       0.1000     7.1672
  library hold time                                                                     1.0000            0.2685     7.4357
  data required time                                                                                                 7.4357
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4357
  data arrival time                                                                                                 -3.5480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8878

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3365 
  total derate : arrival time                                                                             0.1624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4990 

  slack (with derating applied) (VIOLATED)                                                               -3.8878 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3888 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          8.8435                     4.5517 &   6.5517 r
  la_data_in[24] (net)                                   2   0.3079 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.5517 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.0141   8.8466   0.9500  -2.9379  -2.9871 &   3.5646 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2743   0.9500            0.1620 &   3.7266 r
  mprj/buf_i[152] (net)                                  2   0.0136 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1057   0.2743   0.9500  -0.0485  -0.0508 &   3.6758 r
  data arrival time                                                                                                  3.6758

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2922   1.0500   0.0000   0.9683 &   7.1752 r
  clock reconvergence pessimism                                                                           0.0000     7.1752
  clock uncertainty                                                                                       0.1000     7.2752
  library hold time                                                                     1.0000            0.2678     7.5430
  data required time                                                                                                 7.5430
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5430
  data arrival time                                                                                                 -3.6758
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8672

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3417 
  total derate : arrival time                                                                             0.1630 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5047 

  slack (with derating applied) (VIOLATED)                                                               -3.8672 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3625 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                             10.2993                     5.2932 &   7.2932 r
  la_oenb[0] (net)                                       2   0.3585 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.2932 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.6707  10.3040   0.9500  -3.8640  -3.9253 &   3.3679 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2584   0.9500            0.0672 &   3.4350 r
  mprj/buf_i[64] (net)                                   1   0.0040 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2584   0.9500   0.0000   0.0000 &   3.4351 r
  data arrival time                                                                                                  3.4351

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2778   1.0500   0.0000   0.7231 &   6.9300 r
  clock reconvergence pessimism                                                                           0.0000     6.9300
  clock uncertainty                                                                                       0.1000     7.0300
  library hold time                                                                     1.0000            0.2683     7.2983
  data required time                                                                                                 7.2983
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2983
  data arrival time                                                                                                 -3.4351
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8633

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3300 
  total derate : arrival time                                                                             0.2037 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5337 

  slack (with derating applied) (VIOLATED)                                                               -3.8633 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3296 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             8.8544                     4.5605 &   6.5605 r
  la_oenb[19] (net)                                      2   0.3084 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.5605 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.0336   8.8572   0.9500  -2.9612  -3.0162 &   3.5443 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2451   0.9500            0.1334 &   3.6778 r
  mprj/buf_i[83] (net)                                   1   0.0055 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2451   0.9500   0.0000   0.0001 &   3.6778 r
  data arrival time                                                                                                  3.6778

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2959   1.0500   0.0000   0.8916 &   7.0985 r
  clock reconvergence pessimism                                                                           0.0000     7.0985
  clock uncertainty                                                                                       0.1000     7.1985
  library hold time                                                                     1.0000            0.2686     7.4671
  data required time                                                                                                 7.4671
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4671
  data arrival time                                                                                                 -3.6778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7893

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3380 
  total derate : arrival time                                                                             0.1600 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4980 

  slack (with derating applied) (VIOLATED)                                                               -3.7893 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2913 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[10] (in)                                                          7.1394                     3.6748 &   5.6748 r
  la_data_in[10] (net)                                   2   0.2483 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.6748 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.0334   7.1415   0.9500  -2.2921  -2.3313 &   3.3436 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2230   0.9500            0.2060 &   3.5495 r
  mprj/buf_i[138] (net)                                  1   0.0057 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2230   0.9500   0.0000   0.0001 &   3.5496 r
  data arrival time                                                                                                  3.5496

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2827   1.0500   0.0000   0.7400 &   6.9469 r
  clock reconvergence pessimism                                                                           0.0000     6.9469
  clock uncertainty                                                                                       0.1000     7.0469
  library hold time                                                                     1.0000            0.2682     7.3151
  data required time                                                                                                 7.3151
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3151
  data arrival time                                                                                                 -3.5496
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7656

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3308 
  total derate : arrival time                                                                             0.1294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4602 

  slack (with derating applied) (VIOLATED)                                                               -3.7656 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3053 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[22] (in)                                                               8.6211                     4.4482 &   6.4482 r
  io_in[22] (net)                                        2   0.3006 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.4482 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.1603   8.6232   0.9500  -2.9811  -3.0470 &   3.4011 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3292   0.9500            0.2226 &   3.6237 r
  mprj/buf_i[214] (net)                                  2   0.0337 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0209   0.3292   0.9500  -0.0017  -0.0010 &   3.6227 r
  data arrival time                                                                                                  3.6227

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2799   1.0500   0.0000   0.8029 &   7.0098 r
  clock reconvergence pessimism                                                                           0.0000     7.0098
  clock uncertainty                                                                                       0.1000     7.1098
  library hold time                                                                     1.0000            0.2662     7.3760
  data required time                                                                                                 7.3760
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3760
  data arrival time                                                                                                 -3.6227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7533

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3338 
  total derate : arrival time                                                                             0.1653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4991 

  slack (with derating applied) (VIOLATED)                                                               -3.7533 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2542 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          8.7598                     4.5002 &   6.5002 r
  la_data_in[27] (net)                                   2   0.3047 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.5002 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.8531   8.7636   0.9500  -2.7812  -2.8154 &   3.6848 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2909   0.9500            0.1813 &   3.8661 r
  mprj/buf_i[155] (net)                                  2   0.0196 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0567   0.2909   0.9500  -0.0282  -0.0293 &   3.8369 r
  data arrival time                                                                                                  3.8369

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2784   1.0500   0.0000   1.0048 &   7.2117 r
  clock reconvergence pessimism                                                                           0.0000     7.2117
  clock uncertainty                                                                                       0.1000     7.3117
  library hold time                                                                     1.0000            0.2674     7.5791
  data required time                                                                                                 7.5791
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5791
  data arrival time                                                                                                 -3.8369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3434 
  total derate : arrival time                                                                             0.1555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4990 

  slack (with derating applied) (VIOLATED)                                                               -3.7422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2432 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[19] (in)                                                          3.1021                     1.6700 &   3.6700 f
  la_data_in[19] (net)                                   2   0.1829 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6700 f
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0686   3.1058   0.9500  -0.6371  -0.6077 &   3.0623 f
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1814   0.9500            0.8956 &   3.9579 f
  mprj/buf_i[147] (net)                                  1   0.0055 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1814   0.9500   0.0000   0.0001 &   3.9580 f
  data arrival time                                                                                                  3.9580

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2959   1.0500   0.0000   0.8725 &   7.0794 r
  clock reconvergence pessimism                                                                           0.0000     7.0794
  clock uncertainty                                                                                       0.1000     7.1794
  library hold time                                                                     1.0000            0.4446     7.6240
  data required time                                                                                                 7.6240
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6240
  data arrival time                                                                                                 -3.9580
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6660

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3371 
  total derate : arrival time                                                                             0.0822 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4193 

  slack (with derating applied) (VIOLATED)                                                               -3.6660 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2467 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[20] (in)                                                          3.0513                     1.6427 &   3.6427 f
  la_data_in[20] (net)                                   2   0.1798 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6427 f
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9384   3.0547   0.9500  -0.5734  -0.5423 &   3.1004 f
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1789   0.9500            0.8859 &   3.9863 f
  mprj/buf_i[148] (net)                                  1   0.0050 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1789   0.9500   0.0000   0.0000 &   3.9864 f
  data arrival time                                                                                                  3.9864

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2958   1.0500   0.0000   0.9004 &   7.1072 r
  clock reconvergence pessimism                                                                           0.0000     7.1072
  clock uncertainty                                                                                       0.1000     7.2072
  library hold time                                                                     1.0000            0.4450     7.6522
  data required time                                                                                                 7.6522
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6522
  data arrival time                                                                                                 -3.9864
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6658

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3384 
  total derate : arrival time                                                                             0.0784 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4169 

  slack (with derating applied) (VIOLATED)                                                               -3.6658 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2489 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               2.0838                     1.1205 &   3.1205 f
  io_in[20] (net)                                        2   0.1224 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1205 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0851   0.9500   0.0000   0.0304 &   3.1509 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2010   0.9500            0.7652 &   3.9161 f
  mprj/buf_i[212] (net)                                  2   0.0272 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2010   0.9500   0.0000   0.0006 &   3.9167 f
  data arrival time                                                                                                  3.9167

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2526   1.0500   0.0000   0.7810 &   6.9879 r
  clock reconvergence pessimism                                                                           0.0000     6.9879
  clock uncertainty                                                                                       0.1000     7.0879
  library hold time                                                                     1.0000            0.4418     7.5297
  data required time                                                                                                 7.5297
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5297
  data arrival time                                                                                                 -3.9167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6129

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3328 
  total derate : arrival time                                                                             0.0419 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3747 

  slack (with derating applied) (VIOLATED)                                                               -3.6129 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2383 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               2.2780                     1.2316 &   3.2316 f
  io_in[18] (net)                                        2   0.1343 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2316 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0980   2.2791   0.9500  -0.0614  -0.0352 &   3.1964 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2100   0.9500            0.8042 &   4.0006 f
  mprj/buf_i[210] (net)                                  2   0.0290 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0102   0.2100   0.9500  -0.0008  -0.0003 &   4.0004 f
  data arrival time                                                                                                  4.0004

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2523   1.0500   0.0000   0.7816 &   6.9885 r
  clock reconvergence pessimism                                                                           0.0000     6.9885
  clock uncertainty                                                                                       0.1000     7.0885
  library hold time                                                                     1.0000            0.4405     7.5289
  data required time                                                                                                 7.5289
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5289
  data arrival time                                                                                                 -4.0004
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5286

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3328 
  total derate : arrival time                                                                             0.0470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3798 

  slack (with derating applied) (VIOLATED)                                                               -3.5286 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1488 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[30] (in)                                                              10.2797                     5.2260 &   7.2260 r
  io_in[30] (net)                                        2   0.3555 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.2260 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.9533  10.2912   0.9500  -3.4879  -3.4744 &   3.7516 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3207   0.9500            0.1278 &   3.8794 r
  mprj/buf_i[222] (net)                                  2   0.0229 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3207   0.9500   0.0000   0.0004 &   3.8798 r
  data arrival time                                                                                                  3.8798

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8275 &   7.0344 r
  clock reconvergence pessimism                                                                           0.0000     7.0344
  clock uncertainty                                                                                       0.1000     7.1344
  library hold time                                                                     1.0000            0.2665     7.4009
  data required time                                                                                                 7.4009
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4009
  data arrival time                                                                                                 -3.8798
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5210

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3350 
  total derate : arrival time                                                                             0.1910 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5260 

  slack (with derating applied) (VIOLATED)                                                               -3.5210 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9950 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                           9.8111                     5.0458 &   7.0458 r
  la_data_in[3] (net)                                    2   0.3416 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0458 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.5103   9.8151   0.9500  -3.3267  -3.3737 &   3.6721 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2743   0.9500            0.1094 &   3.7814 r
  mprj/buf_i[131] (net)                                  2   0.0100 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0186   0.2743   0.9500  -0.0045  -0.0046 &   3.7768 r
  data arrival time                                                                                                  3.7768

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2782   1.0500   0.0000   0.7221 &   6.9290 r
  clock reconvergence pessimism                                                                           0.0000     6.9290
  clock uncertainty                                                                                       0.1000     7.0290
  library hold time                                                                     1.0000            0.2678     7.2969
  data required time                                                                                                 7.2969
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2969
  data arrival time                                                                                                 -3.7768
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5201

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3300 
  total derate : arrival time                                                                             0.1786 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5086 

  slack (with derating applied) (VIOLATED)                                                               -3.5201 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0115 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[21] (in)                                                               6.6273                     3.4210 &   5.4210 r
  io_in[21] (net)                                        2   0.2308 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.4210 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9738   6.6284   0.9500  -1.7959  -1.8327 &   3.5884 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2840   0.9500            0.2863 &   3.8747 r
  mprj/buf_i[213] (net)                                  2   0.0272 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2840   0.9500   0.0000   0.0007 &   3.8754 r
  data arrival time                                                                                                  3.8754

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2481   1.0500   0.0000   0.7883 &   6.9952 r
  clock reconvergence pessimism                                                                           0.0000     6.9952
  clock uncertainty                                                                                       0.1000     7.0952
  library hold time                                                                     1.0000            0.2677     7.3629
  data required time                                                                                                 7.3629
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3629
  data arrival time                                                                                                 -3.8754
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4875

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3331 
  total derate : arrival time                                                                             0.1077 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4408 

  slack (with derating applied) (VIOLATED)                                                               -3.4875 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0467 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                               9.7058                     4.9914 &   6.9914 r
  io_in[15] (net)                                        2   0.3379 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.9914 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.6717   9.7092   0.9500  -3.2316  -3.2761 &   3.7153 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3237   0.9500            0.1613 &   3.8766 r
  mprj/buf_i[207] (net)                                  2   0.0267 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3237   0.9500   0.0000   0.0006 &   3.8771 r
  data arrival time                                                                                                  3.8771

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2654   1.0500   0.0000   0.7266 &   6.9335 r
  clock reconvergence pessimism                                                                           0.0000     6.9335
  clock uncertainty                                                                                       0.1000     7.0335
  library hold time                                                                     1.0000            0.2664     7.3000
  data required time                                                                                                 7.3000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3000
  data arrival time                                                                                                 -3.8771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4228

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3302 
  total derate : arrival time                                                                             0.1763 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5064 

  slack (with derating applied) (VIOLATED)                                                               -3.4228 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9164 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[51] (in)                                                          8.3163                     4.2409 &   6.2409 r
  la_data_in[51] (net)                                   2   0.2879 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.2409 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.7799   8.3236   0.9500  -2.1932  -2.1710 &   4.0699 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2415   0.9500            0.1591 &   4.2290 r
  mprj/buf_i[179] (net)                                  1   0.0065 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0749   0.2415   0.9500  -0.0330  -0.0346 &   4.1944 r
  data arrival time                                                                                                  4.1944

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2838   1.0500   0.0000   0.9952 &   7.2021 r
  clock reconvergence pessimism                                                                           0.0000     7.2021
  clock uncertainty                                                                                       0.1000     7.3021
  library hold time                                                                     1.0000            0.2688     7.5709
  data required time                                                                                                 7.5709
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5709
  data arrival time                                                                                                 -4.1944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3764

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3430 
  total derate : arrival time                                                                             0.1266 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4696 

  slack (with derating applied) (VIOLATED)                                                               -3.3764 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9068 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          3.2756                     1.7705 &   3.7705 f
  la_data_in[11] (net)                                   2   0.1937 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7705 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8831   3.2785   0.9500  -0.5282  -0.4929 &   3.2776 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1819   0.9500            0.9203 &   4.1979 f
  mprj/buf_i[139] (net)                                  1   0.0043 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1819   0.9500   0.0000   0.0000 &   4.1979 f
  data arrival time                                                                                                  4.1979

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2892   1.0500   0.0000   0.7996 &   7.0064 r
  clock reconvergence pessimism                                                                           0.0000     7.0064
  clock uncertainty                                                                                       0.1000     7.1064
  library hold time                                                                     1.0000            0.4445     7.5510
  data required time                                                                                                 7.5510
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5510
  data arrival time                                                                                                 -4.1979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3531

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3336 
  total derate : arrival time                                                                             0.0781 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4117 

  slack (with derating applied) (VIOLATED)                                                               -3.3531 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9414 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[28] (in)                                                          3.1665                     1.6987 &   3.6987 f
  la_data_in[28] (net)                                   2   0.1863 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6987 f
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5151   3.1712   0.9500  -0.3022  -0.2465 &   3.4522 f
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2394   0.9500            0.9649 &   4.4171 f
  mprj/buf_i[156] (net)                                  2   0.0314 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1082   0.2394   0.9500  -0.0167  -0.0170 &   4.4000 f
  data arrival time                                                                                                  4.4000

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2808   1.0500   0.0000   1.0009 &   7.2078 r
  clock reconvergence pessimism                                                                           0.0000     7.2078
  clock uncertainty                                                                                       0.1000     7.3078
  library hold time                                                                     1.0000            0.4359     7.7437
  data required time                                                                                                 7.7437
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7437
  data arrival time                                                                                                 -4.4000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3432 
  total derate : arrival time                                                                             0.0705 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4137 

  slack (with derating applied) (VIOLATED)                                                               -3.3436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9299 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[60] (in)                                                          9.0236                     4.5925 &   6.5925 r
  la_data_in[60] (net)                                   2   0.3121 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.5925 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.5255   9.0331   0.9500  -2.5678  -2.5382 &   4.0543 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3700   0.9500            0.2382 &   4.2926 r
  mprj/buf_i[188] (net)                                  2   0.0462 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1796   0.3701   0.9500  -0.0954  -0.0990 &   4.1936 r
  data arrival time                                                                                                  4.1936

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2934   1.0500   0.0000   0.9586 &   7.1655 r
  clock reconvergence pessimism                                                                           0.0000     7.1655
  clock uncertainty                                                                                       0.1000     7.2655
  library hold time                                                                     1.0000            0.2650     7.5305
  data required time                                                                                                 7.5305
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5305
  data arrival time                                                                                                 -4.1936
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3369

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3412 
  total derate : arrival time                                                                             0.1541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4953 

  slack (with derating applied) (VIOLATED)                                                               -3.3369 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8416 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[28] (in)                                                               8.5367                     4.3560 &   6.3560 r
  io_in[28] (net)                                        2   0.2956 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.3560 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.1941   8.5435   0.9500  -2.5019  -2.4971 &   3.8589 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2948   0.9500            0.1964 &   4.0553 r
  mprj/buf_i[220] (net)                                  2   0.0220 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2948   0.9500   0.0000   0.0004 &   4.0557 r
  data arrival time                                                                                                  4.0557

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8165 &   7.0234 r
  clock reconvergence pessimism                                                                           0.0000     7.0234
  clock uncertainty                                                                                       0.1000     7.1234
  library hold time                                                                     1.0000            0.2672     7.3906
  data required time                                                                                                 7.3906
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3906
  data arrival time                                                                                                 -4.0557
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3349

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3344 
  total derate : arrival time                                                                             0.1423 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4767 

  slack (with derating applied) (VIOLATED)                                                               -3.3349 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8582 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[39] (in)                                                          4.0697                     2.1650 &   4.1650 f
  la_data_in[39] (net)                                   2   0.2408 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1650 f
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5287   4.0784   0.9500  -0.8707  -0.8093 &   3.3558 f
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2078   0.9500            1.0564 &   4.4122 f
  mprj/buf_i[167] (net)                                  1   0.0073 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0319   0.2078   0.9500  -0.0032  -0.0033 &   4.4089 f
  data arrival time                                                                                                  4.4089

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2887   1.0500   0.0000   0.9597 &   7.1665 r
  clock reconvergence pessimism                                                                           0.0000     7.1665
  clock uncertainty                                                                                       0.1000     7.2665
  library hold time                                                                     1.0000            0.4408     7.7073
  data required time                                                                                                 7.7073
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7073
  data arrival time                                                                                                 -4.4089
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2984

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3413 
  total derate : arrival time                                                                             0.1048 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4461 

  slack (with derating applied) (VIOLATED)                                                               -3.2984 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8524 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               3.0504                     1.6518 &   3.6518 f
  io_in[17] (net)                                        2   0.1804 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6518 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6002   3.0523   0.9500  -0.3889  -0.3602 &   3.2916 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2332   0.9500            0.9420 &   4.2336 f
  mprj/buf_i[209] (net)                                  2   0.0298 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0081   0.2332   0.9500  -0.0007  -0.0000 &   4.2336 f
  data arrival time                                                                                                  4.2336

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2523   1.0500   0.0000   0.7817 &   6.9886 r
  clock reconvergence pessimism                                                                           0.0000     6.9886
  clock uncertainty                                                                                       0.1000     7.0886
  library hold time                                                                     1.0000            0.4371     7.5257
  data required time                                                                                                 7.5257
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5257
  data arrival time                                                                                                 -4.2336
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2921

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3328 
  total derate : arrival time                                                                             0.0716 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4044 

  slack (with derating applied) (VIOLATED)                                                               -3.2921 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8877 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             3.0817                     1.6561 &   3.6561 f
  la_oenb[28] (net)                                      2   0.1815 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6561 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3546   3.0858   0.9500  -0.1817  -0.1266 &   3.5295 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2310   0.9500            0.9443 &   4.4738 f
  mprj/buf_i[92] (net)                                   2   0.0282 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.1003   0.2310   0.9500  -0.0098  -0.0099 &   4.4639 f
  data arrival time                                                                                                  4.4639

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2852   1.0500   0.0000   0.9923 &   7.1992 r
  clock reconvergence pessimism                                                                           0.0000     7.1992
  clock uncertainty                                                                                       0.1000     7.2992
  library hold time                                                                     1.0000            0.4374     7.7366
  data required time                                                                                                 7.7366
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7366
  data arrival time                                                                                                 -4.4639
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2727

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3428 
  total derate : arrival time                                                                             0.0627 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4055 

  slack (with derating applied) (VIOLATED)                                                               -3.2727 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8672 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[24] (in)                                                              10.7000                     5.4782 &   7.4782 r
  io_in[24] (net)                                        2   0.3717 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.4782 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.0875  10.7062   0.9500  -3.4557  -3.4688 &   4.0095 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3596   0.9500            0.1428 &   4.1523 r
  mprj/buf_i[216] (net)                                  2   0.0348 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0803   0.3596   0.9500  -0.0440  -0.0454 &   4.1069 r
  data arrival time                                                                                                  4.1069

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2799   1.0500   0.0000   0.8036 &   7.0105 r
  clock reconvergence pessimism                                                                           0.0000     7.0105
  clock uncertainty                                                                                       0.1000     7.1105
  library hold time                                                                     1.0000            0.2653     7.3758
  data required time                                                                                                 7.3758
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3758
  data arrival time                                                                                                 -4.1069
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2689

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3338 
  total derate : arrival time                                                                             0.1910 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5248 

  slack (with derating applied) (VIOLATED)                                                               -3.2689 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7441 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[52] (in)                                                          8.2870                     4.2242 &   6.2242 r
  la_data_in[52] (net)                                   2   0.2868 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.2242 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5698   8.2945   0.9500  -2.0646  -2.0336 &   4.1906 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2331   0.9500            0.1528 &   4.3434 r
  mprj/buf_i[180] (net)                                  1   0.0042 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0179   0.2331   0.9500  -0.0015  -0.0015 &   4.3419 r
  data arrival time                                                                                                  4.3419

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2761   1.0500   0.0000   1.0219 &   7.2288 r
  clock reconvergence pessimism                                                                           0.0000     7.2288
  clock uncertainty                                                                                       0.1000     7.3288
  library hold time                                                                     1.0000            0.2687     7.5975
  data required time                                                                                                 7.5975
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5975
  data arrival time                                                                                                 -4.3419
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2556

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3442 
  total derate : arrival time                                                                             0.1184 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4626 

  slack (with derating applied) (VIOLATED)                                                               -3.2556 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7929 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[44] (in)                                                          4.1062                     2.1959 &   4.1959 f
  la_data_in[44] (net)                                   2   0.2416 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1959 f
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3827   4.1148   0.9500  -0.8173  -0.7528 &   3.4430 f
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2228   0.9500            1.0763 &   4.5193 f
  mprj/buf_i[172] (net)                                  2   0.0122 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0152   0.2228   0.9500  -0.0012  -0.0012 &   4.5181 f
  data arrival time                                                                                                  4.5181

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2809   1.0500   0.0000   1.0006 &   7.2075 r
  clock reconvergence pessimism                                                                           0.0000     7.2075
  clock uncertainty                                                                                       0.1000     7.3075
  library hold time                                                                     1.0000            0.4386     7.7461
  data required time                                                                                                 7.7461
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7461
  data arrival time                                                                                                 -4.5181
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3432 
  total derate : arrival time                                                                             0.1031 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4463 

  slack (with derating applied) (VIOLATED)                                                               -3.2280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7817 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[48] (in)                                                          4.3789                     2.3258 &   4.3258 f
  la_data_in[48] (net)                                   2   0.2591 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3258 f
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6064   4.3893   0.9500  -0.9574  -0.8860 &   3.4398 f
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2279   0.9500            1.1171 &   4.5569 f
  mprj/buf_i[176] (net)                                  2   0.0120 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0244   0.2279   0.9500  -0.0023  -0.0023 &   4.5546 f
  data arrival time                                                                                                  4.5546

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2761   1.0500   0.0000   1.0219 &   7.2287 r
  clock reconvergence pessimism                                                                           0.0000     7.2287
  clock uncertainty                                                                                       0.1000     7.3287
  library hold time                                                                     1.0000            0.4379     7.7666
  data required time                                                                                                 7.7666
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7666
  data arrival time                                                                                                 -4.5546
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3442 
  total derate : arrival time                                                                             0.1131 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4573 

  slack (with derating applied) (VIOLATED)                                                               -3.2120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7547 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[42] (in)                                                          4.0489                     2.1659 &   4.1659 f
  la_data_in[42] (net)                                   2   0.2383 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1659 f
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3246   4.0572   0.9500  -0.7814  -0.7179 &   3.4480 f
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2228   0.9500            1.0688 &   4.5168 f
  mprj/buf_i[170] (net)                                  2   0.0127 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0125   0.2228   0.9500  -0.0010  -0.0009 &   4.5158 f
  data arrival time                                                                                                  4.5158

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2900   1.0500   0.0000   0.9797 &   7.1866 r
  clock reconvergence pessimism                                                                           0.0000     7.1866
  clock uncertainty                                                                                       0.1000     7.2866
  library hold time                                                                     1.0000            0.4386     7.7252
  data required time                                                                                                 7.7252
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7252
  data arrival time                                                                                                 -4.5158
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2094

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3422 
  total derate : arrival time                                                                             0.1008 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4430 

  slack (with derating applied) (VIOLATED)                                                               -3.2094 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7664 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          3.2834                     1.7706 &   3.7706 f
  la_data_in[14] (net)                                   2   0.1939 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7706 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4881   3.2871   0.9500  -0.3362  -0.2873 &   3.4834 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1867   0.9500            0.9264 &   4.4098 f
  mprj/buf_i[142] (net)                                  1   0.0060 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0055   0.1867   0.9500  -0.0005  -0.0004 &   4.4094 f
  data arrival time                                                                                                  4.4094

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2944   1.0500   0.0000   0.8612 &   7.0681 r
  clock reconvergence pessimism                                                                           0.0000     7.0681
  clock uncertainty                                                                                       0.1000     7.1681
  library hold time                                                                     1.0000            0.4438     7.6119
  data required time                                                                                                 7.6119
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6119
  data arrival time                                                                                                 -4.4094
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3366 
  total derate : arrival time                                                                             0.0691 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4056 

  slack (with derating applied) (VIOLATED)                                                               -3.2025 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7969 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[8] (in)                                                              3.2961                     1.7764 &   3.7764 f
  la_oenb[8] (net)                                       2   0.1945 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.7764 f
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7501   3.3000   0.9500  -0.4477  -0.4024 &   3.3740 f
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1816   0.9500            0.9230 &   4.2970 f
  mprj/buf_i[72] (net)                                   1   0.0040 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1816   0.9500   0.0000   0.0000 &   4.2970 f
  data arrival time                                                                                                  4.2970

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2827   1.0500   0.0000   0.7400 &   6.9469 r
  clock reconvergence pessimism                                                                           0.0000     6.9469
  clock uncertainty                                                                                       0.1000     7.0469
  library hold time                                                                     1.0000            0.4446     7.4915
  data required time                                                                                                 7.4915
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4915
  data arrival time                                                                                                 -4.2970
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1945

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3308 
  total derate : arrival time                                                                             0.0745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4053 

  slack (with derating applied) (VIOLATED)                                                               -3.1945 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7891 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          3.4955                     1.8855 &   3.8855 f
  la_data_in[29] (net)                                   2   0.2065 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8855 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6797   3.4996   0.9500  -0.3781  -0.3256 &   3.5599 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2138   0.9500            0.9837 &   4.5436 f
  mprj/buf_i[157] (net)                                  2   0.0140 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0413   0.2138   0.9500  -0.0041  -0.0041 &   4.5394 f
  data arrival time                                                                                                  4.5394

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2887   1.0500   0.0000   0.9840 &   7.1909 r
  clock reconvergence pessimism                                                                           0.0000     7.1909
  clock uncertainty                                                                                       0.1000     7.2909
  library hold time                                                                     1.0000            0.4399     7.7308
  data required time                                                                                                 7.7308
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7308
  data arrival time                                                                                                 -4.5394
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1914

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3424 
  total derate : arrival time                                                                             0.0747 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4171 

  slack (with derating applied) (VIOLATED)                                                               -3.1914 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7743 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[30] (in)                                                          3.3709                     1.8091 &   3.8091 f
  la_data_in[30] (net)                                   2   0.1985 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8091 f
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4504   3.3761   0.9500  -0.2717  -0.2107 &   3.5985 f
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2057   0.9500            0.9582 &   4.5567 f
  mprj/buf_i[158] (net)                                  1   0.0122 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1183   0.2057   0.9500  -0.0204  -0.0212 &   4.5355 f
  data arrival time                                                                                                  4.5355

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2906   1.0500   0.0000   0.9768 &   7.1837 r
  clock reconvergence pessimism                                                                           0.0000     7.1837
  clock uncertainty                                                                                       0.1000     7.2837
  library hold time                                                                     1.0000            0.4411     7.7247
  data required time                                                                                                 7.7247
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7247
  data arrival time                                                                                                 -4.5355
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1893

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3421 
  total derate : arrival time                                                                             0.0690 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4110 

  slack (with derating applied) (VIOLATED)                                                               -3.1893 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7782 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[10] (in)                                                             6.4221                     3.2905 &   5.2905 r
  la_oenb[10] (net)                                      2   0.2226 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.2905 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.1081   6.4251   0.9500  -1.3396  -1.3282 &   3.9623 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2059   0.9500            0.2290 &   4.1913 r
  mprj/buf_i[74] (net)                                   1   0.0035 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2059   0.9500   0.0000   0.0000 &   4.1913 r
  data arrival time                                                                                                  4.1913

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2892   1.0500   0.0000   0.7989 &   7.0058 r
  clock reconvergence pessimism                                                                           0.0000     7.0058
  clock uncertainty                                                                                       0.1000     7.1058
  library hold time                                                                     1.0000            0.2674     7.3731
  data required time                                                                                                 7.3731
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3731
  data arrival time                                                                                                 -4.1913
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1818

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3336 
  total derate : arrival time                                                                             0.0832 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4168 

  slack (with derating applied) (VIOLATED)                                                               -3.1818 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7650 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[9] (in)                                                              3.1930                     1.7170 &   3.7170 f
  la_oenb[9] (net)                                       2   0.1882 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.7170 f
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6023   3.1970   0.9500  -0.3853  -0.3372 &   3.3799 f
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1780   0.9500            0.9049 &   4.2848 f
  mprj/buf_i[73] (net)                                   1   0.0035 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1780   0.9500   0.0000   0.0000 &   4.2848 f
  data arrival time                                                                                                  4.2848

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2792   1.0500   0.0000   0.7073 &   6.9141 r
  clock reconvergence pessimism                                                                           0.0000     6.9141
  clock uncertainty                                                                                       0.1000     7.0141
  library hold time                                                                     1.0000            0.4451     7.4592
  data required time                                                                                                 7.4592
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4592
  data arrival time                                                                                                 -4.2848
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3292 
  total derate : arrival time                                                                             0.0704 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3997 

  slack (with derating applied) (VIOLATED)                                                               -3.1745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7748 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[47] (in)                                                          4.3433                     2.3076 &   4.3076 f
  la_data_in[47] (net)                                   2   0.2570 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3076 f
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5238   4.3534   0.9500  -0.9096  -0.8376 &   3.4700 f
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2496   0.9500            1.1354 &   4.6054 f
  mprj/buf_i[175] (net)                                  2   0.0221 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0958   0.2496   0.9500  -0.0093  -0.0094 &   4.5960 f
  data arrival time                                                                                                  4.5960

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2752   1.0500   0.0000   1.0236 &   7.2305 r
  clock reconvergence pessimism                                                                           0.0000     7.2305
  clock uncertainty                                                                                       0.1000     7.3305
  library hold time                                                                     1.0000            0.4327     7.7633
  data required time                                                                                                 7.7633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7633
  data arrival time                                                                                                 -4.5960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1672

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3443 
  total derate : arrival time                                                                             0.1119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4562 

  slack (with derating applied) (VIOLATED)                                                               -3.1672 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7110 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[45] (in)                                                          4.2672                     2.2646 &   4.2646 f
  la_data_in[45] (net)                                   2   0.2524 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2646 f
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3959   4.2774   0.9500  -0.8509  -0.7776 &   3.4869 f
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2400   0.9500            1.1152 &   4.6022 f
  mprj/buf_i[173] (net)                                  2   0.0181 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0162   0.2400   0.9500  -0.0013  -0.0011 &   4.6010 f
  data arrival time                                                                                                  4.6010

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2765   1.0500   0.0000   1.0211 &   7.2280 r
  clock reconvergence pessimism                                                                           0.0000     7.2280
  clock uncertainty                                                                                       0.1000     7.3280
  library hold time                                                                     1.0000            0.4357     7.7637
  data required time                                                                                                 7.7637
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7637
  data arrival time                                                                                                 -4.6010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1626

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3442 
  total derate : arrival time                                                                             0.1074 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4516 

  slack (with derating applied) (VIOLATED)                                                               -3.1626 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7110 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             3.0007                     1.6101 &   3.6101 f
  la_oenb[29] (net)                                      2   0.1765 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6101 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   3.0050   0.9500   0.0000   0.0649 &   3.6750 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2030   0.9500            0.9038 &   4.5789 f
  mprj/buf_i[93] (net)                                   2   0.0145 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0548   0.2030   0.9500  -0.0053  -0.0054 &   4.5735 f
  data arrival time                                                                                                  4.5735

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2901   1.0500   0.0000   0.9790 &   7.1859 r
  clock reconvergence pessimism                                                                           0.0000     7.1859
  clock uncertainty                                                                                       0.1000     7.2859
  library hold time                                                                     1.0000            0.4415     7.7274
  data required time                                                                                                 7.7274
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7274
  data arrival time                                                                                                 -4.5735
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1539

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3422 
  total derate : arrival time                                                                             0.0513 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3935 

  slack (with derating applied) (VIOLATED)                                                               -3.1539 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7605 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[54] (in)                                                          8.9114                     4.5401 &   6.5401 r
  la_data_in[54] (net)                                   2   0.3084 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.5401 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.9278   8.9201   0.9500  -2.2476  -2.2102 &   4.3299 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2803   0.9500            0.1637 &   4.4936 r
  mprj/buf_i[182] (net)                                  2   0.0151 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0919   0.2803   0.9500  -0.0426  -0.0446 &   4.4490 r
  data arrival time                                                                                                  4.4490

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2758   1.0500   0.0000   1.0225 &   7.2293 r
  clock reconvergence pessimism                                                                           0.0000     7.2293
  clock uncertainty                                                                                       0.1000     7.3293
  library hold time                                                                     1.0000            0.2677     7.5970
  data required time                                                                                                 7.5970
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5970
  data arrival time                                                                                                 -4.4490
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3443 
  total derate : arrival time                                                                             0.1310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4753 

  slack (with derating applied) (VIOLATED)                                                               -3.1480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6727 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[33] (in)                                                          3.5554                     1.9099 &   3.9099 f
  la_data_in[33] (net)                                   2   0.2096 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9099 f
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5259   3.5607   0.9500  -0.3824  -0.3230 &   3.5870 f
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1955   0.9500            0.9736 &   4.5605 f
  mprj/buf_i[161] (net)                                  1   0.0069 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0095   0.1955   0.9500  -0.0008  -0.0007 &   4.5598 f
  data arrival time                                                                                                  4.5598

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2900   1.0500   0.0000   0.9552 &   7.1621 r
  clock reconvergence pessimism                                                                           0.0000     7.1621
  clock uncertainty                                                                                       0.1000     7.2621
  library hold time                                                                     1.0000            0.4426     7.7047
  data required time                                                                                                 7.7047
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7047
  data arrival time                                                                                                 -4.5598
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1449

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3411 
  total derate : arrival time                                                                             0.0745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4156 

  slack (with derating applied) (VIOLATED)                                                               -3.1449 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7293 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[32] (in)                                                             3.0539                     1.6402 &   3.6402 f
  la_oenb[32] (net)                                      2   0.1797 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6402 f
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1296   3.0580   0.9500  -0.0222   0.0423 &   3.6825 f
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1791   0.9500            0.8866 &   4.5691 f
  mprj/buf_i[96] (net)                                   1   0.0051 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0098   0.1791   0.9500  -0.0008  -0.0008 &   4.5683 f
  data arrival time                                                                                                  4.5683

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2899   1.0500   0.0000   0.9554 &   7.1623 r
  clock reconvergence pessimism                                                                           0.0000     7.1623
  clock uncertainty                                                                                       0.1000     7.2623
  library hold time                                                                     1.0000            0.4449     7.7072
  data required time                                                                                                 7.7072
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7072
  data arrival time                                                                                                 -4.5683
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1390

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3411 
  total derate : arrival time                                                                             0.0513 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3923 

  slack (with derating applied) (VIOLATED)                                                               -3.1390 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7466 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[49] (in)                                                          4.5418                     2.4066 &   4.4066 f
  la_data_in[49] (net)                                   2   0.2686 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4066 f
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7413   4.5536   0.9500  -1.0044  -0.9257 &   3.4809 f
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2391   0.9500            1.1499 &   4.6308 f
  mprj/buf_i[177] (net)                                  2   0.0147 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0376   0.2391   0.9500  -0.0036  -0.0036 &   4.6273 f
  data arrival time                                                                                                  4.6273

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2755   1.0500   0.0000   1.0231 &   7.2300 r
  clock reconvergence pessimism                                                                           0.0000     7.2300
  clock uncertainty                                                                                       0.1000     7.3300
  library hold time                                                                     1.0000            0.4360     7.7659
  data required time                                                                                                 7.7659
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7659
  data arrival time                                                                                                 -4.6273
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1387

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3443 
  total derate : arrival time                                                                             0.1177 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4620 

  slack (with derating applied) (VIOLATED)                                                               -3.1387 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6767 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[50] (in)                                                          8.1227                     4.1402 &   6.1402 r
  la_data_in[50] (net)                                   2   0.2810 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.1402 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2559   8.1300   0.9500  -1.8842  -1.8479 &   4.2923 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2602   0.9500            0.1873 &   4.4797 r
  mprj/buf_i[178] (net)                                  2   0.0124 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0598   0.2602   0.9500  -0.0281  -0.0293 &   4.4503 r
  data arrival time                                                                                                  4.4503

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2834   1.0500   0.0000   0.9961 &   7.2030 r
  clock reconvergence pessimism                                                                           0.0000     7.2030
  clock uncertainty                                                                                       0.1000     7.3030
  library hold time                                                                     1.0000            0.2682     7.5712
  data required time                                                                                                 7.5712
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5712
  data arrival time                                                                                                 -4.4503
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1209

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3430 
  total derate : arrival time                                                                             0.1123 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4553 

  slack (with derating applied) (VIOLATED)                                                               -3.1209 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6655 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[18] (in)                                                          2.9046                     1.5594 &   3.5594 f
  la_data_in[18] (net)                                   2   0.1709 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5594 f
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.9084   0.9500   0.0000   0.0613 &   3.6207 f
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1746   0.9500            0.8611 &   4.4818 f
  mprj/buf_i[146] (net)                                  1   0.0047 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1746   0.9500   0.0000   0.0001 &   4.4818 f
  data arrival time                                                                                                  4.4818

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2938   1.0500   0.0000   0.8495 &   7.0563 r
  clock reconvergence pessimism                                                                           0.0000     7.0563
  clock uncertainty                                                                                       0.1000     7.1563
  library hold time                                                                     1.0000            0.4456     7.6019
  data required time                                                                                                 7.6019
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6019
  data arrival time                                                                                                 -4.4818
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1201

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3360 
  total derate : arrival time                                                                             0.0486 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3846 

  slack (with derating applied) (VIOLATED)                                                               -3.1201 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7355 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[27] (in)                                                             3.2574                     1.7480 &   3.7480 f
  la_oenb[27] (net)                                      2   0.1917 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7480 f
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3332   3.2623   0.9500  -0.1333  -0.0682 &   3.6798 f
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2165   0.9500            0.9536 &   4.6334 f
  mprj/buf_i[91] (net)                                   2   0.0182 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0364   0.2165   0.9500  -0.0036  -0.0035 &   4.6299 f
  data arrival time                                                                                                  4.6299

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2808   1.0500   0.0000   1.0009 &   7.2078 r
  clock reconvergence pessimism                                                                           0.0000     7.2078
  clock uncertainty                                                                                       0.1000     7.3078
  library hold time                                                                     1.0000            0.4395     7.7473
  data required time                                                                                                 7.7473
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7473
  data arrival time                                                                                                 -4.6299
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3432 
  total derate : arrival time                                                                             0.0608 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4041 

  slack (with derating applied) (VIOLATED)                                                               -3.1174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7134 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             2.9498                     1.5888 &   3.5888 f
  la_oenb[17] (net)                                      2   0.1739 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5888 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.9529   0.9500   0.0000   0.0565 &   3.6453 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1756   0.9500            0.8683 &   4.5136 f
  mprj/buf_i[81] (net)                                   1   0.0046 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1756   0.9500   0.0000   0.0000 &   4.5137 f
  data arrival time                                                                                                  4.5137

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2945   1.0500   0.0000   0.8591 &   7.0659 r
  clock reconvergence pessimism                                                                           0.0000     7.0659
  clock uncertainty                                                                                       0.1000     7.1659
  library hold time                                                                     1.0000            0.4454     7.6114
  data required time                                                                                                 7.6114
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6114
  data arrival time                                                                                                 -4.5137
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0977

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3365 
  total derate : arrival time                                                                             0.0487 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3851 

  slack (with derating applied) (VIOLATED)                                                               -3.0977 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7126 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[31] (in)                                                             3.1301                     1.6807 &   3.6807 f
  la_oenb[31] (net)                                      2   0.1843 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6807 f
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1447   3.1345   0.9500  -0.0592   0.0059 &   3.6866 f
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2036   0.9500            0.9224 &   4.6090 f
  mprj/buf_i[95] (net)                                   2   0.0135 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2036   0.9500   0.0000   0.0002 &   4.6092 f
  data arrival time                                                                                                  4.6092

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2898   1.0500   0.0000   0.9558 &   7.1627 r
  clock reconvergence pessimism                                                                           0.0000     7.1627
  clock uncertainty                                                                                       0.1000     7.2627
  library hold time                                                                     1.0000            0.4414     7.7040
  data required time                                                                                                 7.7040
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7040
  data arrival time                                                                                                 -4.6092
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0949

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3411 
  total derate : arrival time                                                                             0.0551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3962 

  slack (with derating applied) (VIOLATED)                                                               -3.0949 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6987 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[55] (in)                                                          8.7565                     4.4590 &   6.4590 r
  la_data_in[55] (net)                                   2   0.3029 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.4590 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.6280   8.7651   0.9500  -2.1262  -2.0834 &   4.3757 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3049   0.9500            0.1937 &   4.5694 r
  mprj/buf_i[183] (net)                                  2   0.0245 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1358   0.3049   0.9500  -0.0644  -0.0672 &   4.5021 r
  data arrival time                                                                                                  4.5021

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2758   1.0500   0.0000   1.0226 &   7.2294 r
  clock reconvergence pessimism                                                                           0.0000     7.2294
  clock uncertainty                                                                                       0.1000     7.3294
  library hold time                                                                     1.0000            0.2669     7.5964
  data required time                                                                                                 7.5964
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5964
  data arrival time                                                                                                 -4.5021
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0943

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3443 
  total derate : arrival time                                                                             0.1276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4719 

  slack (with derating applied) (VIOLATED)                                                               -3.0943 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6224 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          3.6508                     1.9560 &   3.9560 f
  la_data_in[43] (net)                                   2   0.2149 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9560 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5813   3.6573   0.9500  -0.3618  -0.2919 &   3.6641 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2389   0.9500            1.0320 &   4.6961 f
  mprj/buf_i[171] (net)                                  2   0.0248 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1362   0.2389   0.9500  -0.0316  -0.0328 &   4.6633 f
  data arrival time                                                                                                  4.6633

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2808   1.0500   0.0000   1.0008 &   7.2077 r
  clock reconvergence pessimism                                                                           0.0000     7.2077
  clock uncertainty                                                                                       0.1000     7.3077
  library hold time                                                                     1.0000            0.4360     7.7437
  data required time                                                                                                 7.7437
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7437
  data arrival time                                                                                                 -4.6633
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0804

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3432 
  total derate : arrival time                                                                             0.0786 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4219 

  slack (with derating applied) (VIOLATED)                                                               -3.0804 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6586 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[38] (in)                                                             3.7693                     2.0201 &   4.0201 f
  la_oenb[38] (net)                                      2   0.2220 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0201 f
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7967   3.7760   0.9500  -0.4683  -0.4008 &   3.6193 f
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2034   0.9500            1.0117 &   4.6310 f
  mprj/buf_i[102] (net)                                  1   0.0080 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0809   0.2034   0.9500  -0.0072  -0.0075 &   4.6235 f
  data arrival time                                                                                                  4.6235

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2899   1.0500   0.0000   0.9556 &   7.1625 r
  clock reconvergence pessimism                                                                           0.0000     7.1625
  clock uncertainty                                                                                       0.1000     7.2625
  library hold time                                                                     1.0000            0.4414     7.7039
  data required time                                                                                                 7.7039
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7039
  data arrival time                                                                                                 -4.6235
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0804

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3411 
  total derate : arrival time                                                                             0.0818 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4229 

  slack (with derating applied) (VIOLATED)                                                               -3.0804 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6575 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[31] (in)                                                          3.3106                     1.7774 &   3.7774 f
  la_data_in[31] (net)                                   2   0.1950 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7774 f
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2463   3.3156   0.9500  -0.1396  -0.0730 &   3.7044 f
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2018   0.9500            0.9458 &   4.6502 f
  mprj/buf_i[159] (net)                                  2   0.0113 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0282   0.2018   0.9500  -0.0028  -0.0028 &   4.6475 f
  data arrival time                                                                                                  4.6475

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2920   1.0500   0.0000   0.9692 &   7.1761 r
  clock reconvergence pessimism                                                                           0.0000     7.1761
  clock uncertainty                                                                                       0.1000     7.2761
  library hold time                                                                     1.0000            0.4416     7.7177
  data required time                                                                                                 7.7177
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7177
  data arrival time                                                                                                 -4.6475
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0703

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3417 
  total derate : arrival time                                                                             0.0608 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4025 

  slack (with derating applied) (VIOLATED)                                                               -3.0703 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6678 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[49] (in)                                                             4.0583                     2.1572 &   4.1572 f
  la_oenb[49] (net)                                      2   0.2400 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1572 f
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0289   4.0672   0.9500  -0.6088  -0.5312 &   3.6260 f
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2345   0.9500            1.0822 &   4.7082 f
  mprj/buf_i[113] (net)                                  2   0.0176 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0871   0.2345   0.9500  -0.0084  -0.0086 &   4.6996 f
  data arrival time                                                                                                  4.6996

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2784   1.0500   0.0000   1.0048 &   7.2117 r
  clock reconvergence pessimism                                                                           0.0000     7.2117
  clock uncertainty                                                                                       0.1000     7.3117
  library hold time                                                                     1.0000            0.4369     7.7486
  data required time                                                                                                 7.7486
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7486
  data arrival time                                                                                                 -4.6996
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0490

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3434 
  total derate : arrival time                                                                             0.0935 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4369 

  slack (with derating applied) (VIOLATED)                                                               -3.0490 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6121 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[34] (in)                                                             3.6681                     1.9817 &   3.9817 f
  la_oenb[34] (net)                                      2   0.2170 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9817 f
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6368   3.6722   0.9500  -0.3854  -0.3287 &   3.6530 f
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1966   0.9500            0.9903 &   4.6432 f
  mprj/buf_i[98] (net)                                   1   0.0064 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0058   0.1966   0.9500  -0.0005  -0.0004 &   4.6428 f
  data arrival time                                                                                                  4.6428

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2931   1.0500   0.0000   0.9417 &   7.1486 r
  clock reconvergence pessimism                                                                           0.0000     7.1486
  clock uncertainty                                                                                       0.1000     7.2486
  library hold time                                                                     1.0000            0.4424     7.6910
  data required time                                                                                                 7.6910
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6910
  data arrival time                                                                                                 -4.6428
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0482

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3404 
  total derate : arrival time                                                                             0.0754 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4158 

  slack (with derating applied) (VIOLATED)                                                               -3.0482 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6324 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[38] (in)                                                          3.7595                     2.0128 &   4.0128 f
  la_data_in[38] (net)                                   2   0.2212 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0128 f
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7025   3.7665   0.9500  -0.4247  -0.3527 &   3.6601 f
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2139   0.9500            1.0209 &   4.6811 f
  mprj/buf_i[166] (net)                                  2   0.0118 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0148   0.2139   0.9500  -0.0012  -0.0011 &   4.6799 f
  data arrival time                                                                                                  4.6799

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2900   1.0500   0.0000   0.9553 &   7.1621 r
  clock reconvergence pessimism                                                                           0.0000     7.1621
  clock uncertainty                                                                                       0.1000     7.2621
  library hold time                                                                     1.0000            0.4399     7.7021
  data required time                                                                                                 7.7021
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7021
  data arrival time                                                                                                 -4.6799
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0221

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3411 
  total derate : arrival time                                                                             0.0799 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4210 

  slack (with derating applied) (VIOLATED)                                                               -3.0221 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6011 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[43] (in)                                                             3.9681                     2.1249 &   4.1249 f
  la_oenb[43] (net)                                      2   0.2336 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1249 f
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8948   3.9757   0.9500  -0.5367  -0.4641 &   3.6608 f
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2324   0.9500            1.0682 &   4.7290 f
  mprj/buf_i[107] (net)                                  2   0.0175 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0118   0.2324   0.9500  -0.0010  -0.0008 &   4.7282 f
  data arrival time                                                                                                  4.7282

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2809   1.0500   0.0000   1.0007 &   7.2076 r
  clock reconvergence pessimism                                                                           0.0000     7.2076
  clock uncertainty                                                                                       0.1000     7.3076
  library hold time                                                                     1.0000            0.4372     7.7448
  data required time                                                                                                 7.7448
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7448
  data arrival time                                                                                                 -4.7282
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3432 
  total derate : arrival time                                                                             0.0883 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4316 

  slack (with derating applied) (VIOLATED)                                                               -3.0166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5851 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[57] (in)                                                          8.6452                     4.4040 &   6.4040 r
  la_data_in[57] (net)                                   2   0.2991 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.4040 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5960   8.6535   0.9500  -2.0666  -2.0233 &   4.3807 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3153   0.9500            0.2088 &   4.5895 r
  mprj/buf_i[185] (net)                                  2   0.0287 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0957   0.3153   0.9500  -0.0477  -0.0494 &   4.5400 r
  data arrival time                                                                                                  4.5400

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2920   1.0500   0.0000   0.9692 &   7.1761 r
  clock reconvergence pessimism                                                                           0.0000     7.1761
  clock uncertainty                                                                                       0.1000     7.2761
  library hold time                                                                     1.0000            0.2666     7.5427
  data required time                                                                                                 7.5427
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5427
  data arrival time                                                                                                 -4.5400
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0026

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3417 
  total derate : arrival time                                                                             0.1245 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4662 

  slack (with derating applied) (VIOLATED)                                                               -3.0026 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5364 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          3.7923                     2.0301 &   4.0301 f
  la_data_in[41] (net)                                   2   0.2232 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0301 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6732   3.7996   0.9500  -0.4206  -0.3474 &   3.6827 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2162   0.9500            1.0279 &   4.7106 f
  mprj/buf_i[169] (net)                                  2   0.0123 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0443   0.2162   0.9500  -0.0045  -0.0045 &   4.7060 f
  data arrival time                                                                                                  4.7060

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2880   1.0500   0.0000   0.9621 &   7.1690 r
  clock reconvergence pessimism                                                                           0.0000     7.1690
  clock uncertainty                                                                                       0.1000     7.2690
  library hold time                                                                     1.0000            0.4396     7.7086
  data required time                                                                                                 7.7086
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7086
  data arrival time                                                                                                 -4.7060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3414 
  total derate : arrival time                                                                             0.0803 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4217 

  slack (with derating applied) (VIOLATED)                                                               -3.0025 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5808 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[30] (in)                                                             3.6090                     1.9362 &   3.9362 f
  la_oenb[30] (net)                                      2   0.2126 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9362 f
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4392   3.6148   0.9500  -0.2818  -0.2138 &   3.7225 f
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2106   0.9500            0.9964 &   4.7189 f
  mprj/buf_i[94] (net)                                   2   0.0119 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0268   0.2106   0.9500  -0.0025  -0.0025 &   4.7164 f
  data arrival time                                                                                                  4.7164

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2918   1.0500   0.0000   0.9703 &   7.1772 r
  clock reconvergence pessimism                                                                           0.0000     7.1772
  clock uncertainty                                                                                       0.1000     7.2772
  library hold time                                                                     1.0000            0.4404     7.7176
  data required time                                                                                                 7.7176
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7176
  data arrival time                                                                                                 -4.7164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0012

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3418 
  total derate : arrival time                                                                             0.0710 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4128 

  slack (with derating applied) (VIOLATED)                                                               -3.0012 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5885 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[9] (in)                                                           3.0174                     1.6215 &   3.6215 f
  la_data_in[9] (net)                                    2   0.1776 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6215 f
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1692   3.0213   0.9500  -0.0139   0.0488 &   3.6702 f
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1728   0.9500            0.8750 &   4.5453 f
  mprj/buf_i[137] (net)                                  1   0.0030 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1728   0.9500   0.0000   0.0000 &   4.5453 f
  data arrival time                                                                                                  4.5453

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2880   1.0500   0.0000   0.7873 &   6.9942 r
  clock reconvergence pessimism                                                                           0.0000     6.9942
  clock uncertainty                                                                                       0.1000     7.0942
  library hold time                                                                     1.0000            0.4458     7.5400
  data required time                                                                                                 7.5400
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5400
  data arrival time                                                                                                 -4.5453
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3331 
  total derate : arrival time                                                                             0.0501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3831 

  slack (with derating applied) (VIOLATED)                                                               -2.9948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6116 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[33] (in)                                                             3.2957                     1.7693 &   3.7693 f
  la_oenb[33] (net)                                      2   0.1941 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7693 f
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1905   3.3006   0.9500  -0.0759  -0.0056 &   3.7637 f
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2105   0.9500            0.9526 &   4.7162 f
  mprj/buf_i[97] (net)                                   2   0.0146 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2105   0.9500   0.0000   0.0002 &   4.7165 f
  data arrival time                                                                                                  4.7165

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2907   1.0500   0.0000   0.9525 &   7.1594 r
  clock reconvergence pessimism                                                                           0.0000     7.1594
  clock uncertainty                                                                                       0.1000     7.2594
  library hold time                                                                     1.0000            0.4404     7.6998
  data required time                                                                                                 7.6998
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6998
  data arrival time                                                                                                 -4.7165
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9833

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3409 
  total derate : arrival time                                                                             0.0578 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3988 

  slack (with derating applied) (VIOLATED)                                                               -2.9833 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5845 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[6] (in)                                                              6.5530                     3.3627 &   5.3627 r
  la_oenb[6] (net)                                       2   0.2274 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3627 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0823   6.5557   0.9500  -1.2752  -1.2610 &   4.1017 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2110   0.9500            0.2266 &   4.3283 r
  mprj/buf_i[70] (net)                                   1   0.0044 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2110   0.9500   0.0000   0.0001 &   4.3284 r
  data arrival time                                                                                                  4.3284

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2771   1.0500   0.0000   0.7248 &   6.9317 r
  clock reconvergence pessimism                                                                           0.0000     6.9317
  clock uncertainty                                                                                       0.1000     7.0317
  library hold time                                                                     1.0000            0.2677     7.2993
  data required time                                                                                                 7.2993
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2993
  data arrival time                                                                                                 -4.3284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9710

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3301 
  total derate : arrival time                                                                             0.0798 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4099 

  slack (with derating applied) (VIOLATED)                                                               -2.9710 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5611 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          3.4446                     1.8476 &   3.8476 f
  la_data_in[32] (net)                                   2   0.2028 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8476 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2715   3.4500   0.9500  -0.1273  -0.0548 &   3.7928 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1984   0.9500            0.9610 &   4.7539 f
  mprj/buf_i[160] (net)                                  1   0.0089 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0886   0.1984   0.9500  -0.0080  -0.0083 &   4.7456 f
  data arrival time                                                                                                  4.7456

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2899   1.0500   0.0000   0.9556 &   7.1625 r
  clock reconvergence pessimism                                                                           0.0000     7.1625
  clock uncertainty                                                                                       0.1000     7.2625
  library hold time                                                                     1.0000            0.4421     7.7046
  data required time                                                                                                 7.7046
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7046
  data arrival time                                                                                                 -4.7456
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9590

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3411 
  total derate : arrival time                                                                             0.0615 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4026 

  slack (with derating applied) (VIOLATED)                                                               -2.9590 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5565 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[42] (in)                                                             3.2786                     1.7561 &   3.7561 f
  la_oenb[42] (net)                                      2   0.1928 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7561 f
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.2841   0.9500   0.0000   0.0784 &   3.8345 f
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2107   0.9500            0.9506 &   4.7851 f
  mprj/buf_i[106] (net)                                  2   0.0149 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0091   0.2107   0.9500  -0.0008  -0.0006 &   4.7845 f
  data arrival time                                                                                                  4.7845

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2839   1.0500   0.0000   0.9951 &   7.2019 r
  clock reconvergence pessimism                                                                           0.0000     7.2019
  clock uncertainty                                                                                       0.1000     7.3019
  library hold time                                                                     1.0000            0.4404     7.7423
  data required time                                                                                                 7.7423
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7423
  data arrival time                                                                                                 -4.7845
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3429 
  total derate : arrival time                                                                             0.0542 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3972 

  slack (with derating applied) (VIOLATED)                                                               -2.9578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5607 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          3.7308                     1.9946 &   3.9946 f
  la_data_in[37] (net)                                   2   0.2194 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9946 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5534   3.7383   0.9500  -0.3301  -0.2522 &   3.7424 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2022   0.9500            1.0052 &   4.7476 f
  mprj/buf_i[165] (net)                                  1   0.0078 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0090   0.2022   0.9500  -0.0009  -0.0008 &   4.7468 f
  data arrival time                                                                                                  4.7468

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2911   1.0500   0.0000   0.9511 &   7.1579 r
  clock reconvergence pessimism                                                                           0.0000     7.1579
  clock uncertainty                                                                                       0.1000     7.2579
  library hold time                                                                     1.0000            0.4416     7.6995
  data required time                                                                                                 7.6995
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6995
  data arrival time                                                                                                 -4.7468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9527

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3409 
  total derate : arrival time                                                                             0.0744 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4153 

  slack (with derating applied) (VIOLATED)                                                               -2.9527 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5374 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[46] (in)                                                          7.5001                     3.8262 &   5.8262 r
  la_data_in[46] (net)                                   2   0.2595 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.8262 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.4462   7.5061   0.9500  -1.4379  -1.3956 &   4.4306 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2567   0.9500            0.2177 &   4.6483 r
  mprj/buf_i[174] (net)                                  2   0.0138 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0167   0.2567   0.9500  -0.0014  -0.0013 &   4.6471 r
  data arrival time                                                                                                  4.6471

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2767   1.0500   0.0000   1.0207 &   7.2276 r
  clock reconvergence pessimism                                                                           0.0000     7.2276
  clock uncertainty                                                                                       0.1000     7.3276
  library hold time                                                                     1.0000            0.2684     7.5960
  data required time                                                                                                 7.5960
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5960
  data arrival time                                                                                                 -4.6471
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9489

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3442 
  total derate : arrival time                                                                             0.0894 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4336 

  slack (with derating applied) (VIOLATED)                                                               -2.9489 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5153 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           3.6720                     1.9700 &   3.9700 f
  la_data_in[5] (net)                                    2   0.2163 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9700 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7274   3.6783   0.9500  -0.4840  -0.4216 &   3.5484 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1889   0.9500            0.9833 &   4.5317 f
  mprj/buf_i[133] (net)                                  1   0.0036 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1889   0.9500   0.0000   0.0000 &   4.5318 f
  data arrival time                                                                                                  4.5318

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2786   1.0500   0.0000   0.7213 &   6.9281 r
  clock reconvergence pessimism                                                                           0.0000     6.9281
  clock uncertainty                                                                                       0.1000     7.0281
  library hold time                                                                     1.0000            0.4435     7.4717
  data required time                                                                                                 7.4717
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4717
  data arrival time                                                                                                 -4.5318
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9399

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3299 
  total derate : arrival time                                                                             0.0805 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4104 

  slack (with derating applied) (VIOLATED)                                                               -2.9399 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5295 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                           9.4906                     4.8543 &   6.8543 r
  wbs_dat_i[31] (net)                                    2   0.3293 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.8543 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.8515   9.4969   0.9500  -2.8288  -2.8322 &   4.0221 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2488   0.9500            0.1020 &   4.1241 r
  mprj/buf_i[31] (net)                                   1   0.0042 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2488   0.9500   0.0000   0.0000 &   4.1242 r
  data arrival time                                                                                                  4.1242

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2429   1.0500   0.0000   0.4833 &   6.6902 r
  clock reconvergence pessimism                                                                           0.0000     6.6902
  clock uncertainty                                                                                       0.1000     6.7902
  library hold time                                                                     1.0000            0.2687     7.0589
  data required time                                                                                                 7.0589
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0589
  data arrival time                                                                                                 -4.1242
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9347

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3186 
  total derate : arrival time                                                                             0.1541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4727 

  slack (with derating applied) (VIOLATED)                                                               -2.9347 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4621 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[9] (in)                                                                9.4648                     4.8516 &   6.8516 r
  io_in[9] (net)                                         2   0.3288 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   6.8516 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.9655   9.4707   0.9500  -2.7148  -2.7199 &   4.1316 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3283   0.9500            0.1780 &   4.3097 r
  mprj/buf_i[201] (net)                                  2   0.0295 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3283   0.9500   0.0000   0.0007 &   4.3104 r
  data arrival time                                                                                                  4.3104

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2655   1.0500   0.0000   0.6700 &   6.8769 r
  clock reconvergence pessimism                                                                           0.0000     6.8769
  clock uncertainty                                                                                       0.1000     6.9769
  library hold time                                                                     1.0000            0.2663     7.2432
  data required time                                                                                                 7.2432
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2432
  data arrival time                                                                                                 -4.3104
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9328

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3275 
  total derate : arrival time                                                                             0.1520 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4795 

  slack (with derating applied) (VIOLATED)                                                               -2.9328 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4533 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[24] (in)                                                             3.4743                     1.8684 &   3.8684 f
  la_oenb[24] (net)                                      2   0.2049 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8684 f
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2756   3.4793   0.9500  -0.1299  -0.0608 &   3.8076 f
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2160   0.9500            0.9831 &   4.7907 f
  mprj/buf_i[88] (net)                                   2   0.0152 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0405   0.2160   0.9500  -0.0041  -0.0041 &   4.7866 f
  data arrival time                                                                                                  4.7866

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2917   1.0500   0.0000   0.9711 &   7.1780 r
  clock reconvergence pessimism                                                                           0.0000     7.1780
  clock uncertainty                                                                                       0.1000     7.2780
  library hold time                                                                     1.0000            0.4396     7.7176
  data required time                                                                                                 7.7176
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7176
  data arrival time                                                                                                 -4.7866
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9310

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3418 
  total derate : arrival time                                                                             0.0624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4042 

  slack (with derating applied) (VIOLATED)                                                               -2.9310 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5268 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[36] (in)                                                          3.7813                     2.0225 &   4.0225 f
  la_data_in[36] (net)                                   2   0.2224 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0225 f
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5789   3.7888   0.9500  -0.3436  -0.2650 &   3.7574 f
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1984   0.9500            1.0084 &   4.7658 f
  mprj/buf_i[164] (net)                                  1   0.0061 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0160   0.1984   0.9500  -0.0013  -0.0013 &   4.7645 f
  data arrival time                                                                                                  4.7645

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2935   1.0500   0.0000   0.9402 &   7.1471 r
  clock reconvergence pessimism                                                                           0.0000     7.1471
  clock uncertainty                                                                                       0.1000     7.2471
  library hold time                                                                     1.0000            0.4421     7.6892
  data required time                                                                                                 7.6892
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6892
  data arrival time                                                                                                 -4.7645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9247

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3403 
  total derate : arrival time                                                                             0.0754 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4157 

  slack (with derating applied) (VIOLATED)                                                               -2.9247 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5090 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[35] (in)                                                          3.8311                     2.0488 &   4.0488 f
  la_data_in[35] (net)                                   2   0.2253 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0488 f
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6127   3.8388   0.9500  -0.3733  -0.2944 &   3.7544 f
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2031   0.9500            1.0202 &   4.7746 f
  mprj/buf_i[163] (net)                                  1   0.0073 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2031   0.9500   0.0000   0.0001 &   4.7747 f
  data arrival time                                                                                                  4.7747

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2935   1.0500   0.0000   0.9473 &   7.1542 r
  clock reconvergence pessimism                                                                           0.0000     7.1542
  clock uncertainty                                                                                       0.1000     7.2542
  library hold time                                                                     1.0000            0.4415     7.6957
  data required time                                                                                                 7.6957
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6957
  data arrival time                                                                                                 -4.7747
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9210

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3407 
  total derate : arrival time                                                                             0.0775 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4182 

  slack (with derating applied) (VIOLATED)                                                               -2.9210 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5028 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             3.3815                     1.8146 &   3.8146 f
  la_oenb[44] (net)                                      2   0.1991 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8146 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1239   3.3867   0.9500  -0.0102   0.0686 &   3.8832 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2111   0.9500            0.9652 &   4.8484 f
  mprj/buf_i[108] (net)                                  2   0.0140 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0595   0.2111   0.9500  -0.0057  -0.0058 &   4.8426 f
  data arrival time                                                                                                  4.8426

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2784   1.0500   0.0000   1.0048 &   7.2117 r
  clock reconvergence pessimism                                                                           0.0000     7.2117
  clock uncertainty                                                                                       0.1000     7.3117
  library hold time                                                                     1.0000            0.4403     7.7520
  data required time                                                                                                 7.7520
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7520
  data arrival time                                                                                                 -4.8426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9094

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3434 
  total derate : arrival time                                                                             0.0558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3992 

  slack (with derating applied) (VIOLATED)                                                               -2.9094 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5102 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[16] (in)                                                               3.5771                     1.9308 &   3.9308 f
  io_in[16] (net)                                        2   0.2115 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9308 f
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6391   3.5808   0.9500  -0.3898  -0.3389 &   3.5919 f
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2356   0.9500            1.0179 &   4.6097 f
  mprj/buf_i[208] (net)                                  2   0.0240 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2356   0.9500   0.0000   0.0005 &   4.6102 f
  data arrival time                                                                                                  4.6102

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2634   1.0500   0.0000   0.7356 &   6.9425 r
  clock reconvergence pessimism                                                                           0.0000     6.9425
  clock uncertainty                                                                                       0.1000     7.0425
  library hold time                                                                     1.0000            0.4368     7.4792
  data required time                                                                                                 7.4792
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4792
  data arrival time                                                                                                 -4.6102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3306 
  total derate : arrival time                                                                             0.0768 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4074 

  slack (with derating applied) (VIOLATED)                                                               -2.8690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4616 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             3.5083                     1.8910 &   3.8910 f
  la_oenb[40] (net)                                      2   0.2072 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8910 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2131   3.5127   0.9500  -0.0957  -0.0244 &   3.8666 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2044   0.9500            0.9759 &   4.8425 f
  mprj/buf_i[104] (net)                                  2   0.0105 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2044   0.9500   0.0000   0.0001 &   4.8426 f
  data arrival time                                                                                                  4.8426

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2881   1.0500   0.0000   0.9616 &   7.1685 r
  clock reconvergence pessimism                                                                           0.0000     7.1685
  clock uncertainty                                                                                       0.1000     7.2685
  library hold time                                                                     1.0000            0.4413     7.7098
  data required time                                                                                                 7.7098
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7098
  data arrival time                                                                                                 -4.8426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8671

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3414 
  total derate : arrival time                                                                             0.0602 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4015 

  slack (with derating applied) (VIOLATED)                                                               -2.8671 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4656 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[3] (in)                                                              3.9109                     2.1058 &   4.1058 f
  la_oenb[3] (net)                                       2   0.2310 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.1058 f
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9234   3.9163   0.9500  -0.5822  -0.5241 &   3.5817 f
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1968   0.9500            1.0242 &   4.6059 f
  mprj/buf_i[67] (net)                                   1   0.0045 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1968   0.9500   0.0000   0.0000 &   4.6059 f
  data arrival time                                                                                                  4.6059

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2783   1.0500   0.0000   0.7219 &   6.9287 r
  clock reconvergence pessimism                                                                           0.0000     6.9287
  clock uncertainty                                                                                       0.1000     7.0287
  library hold time                                                                     1.0000            0.4424     7.4711
  data required time                                                                                                 7.4711
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4711
  data arrival time                                                                                                 -4.6059
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8652

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3299 
  total derate : arrival time                                                                             0.0876 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4175 

  slack (with derating applied) (VIOLATED)                                                               -2.8652 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4477 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               2.9752                     1.6038 &   3.6038 f
  io_in[12] (net)                                        2   0.1755 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6038 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1855   2.9785   0.9500  -0.0152   0.0406 &   3.6444 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2254   0.9500            0.9236 &   4.5680 f
  mprj/buf_i[204] (net)                                  2   0.0267 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2254   0.9500   0.0000   0.0006 &   4.5686 f
  data arrival time                                                                                                  4.5686

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2708   1.0500   0.0000   0.6844 &   6.8912 r
  clock reconvergence pessimism                                                                           0.0000     6.8912
  clock uncertainty                                                                                       0.1000     6.9912
  library hold time                                                                     1.0000            0.4382     7.4295
  data required time                                                                                                 7.4295
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4295
  data arrival time                                                                                                 -4.5686
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8609

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3282 
  total derate : arrival time                                                                             0.0524 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3805 

  slack (with derating applied) (VIOLATED)                                                               -2.8609 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4804 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[14] (in)                                                               3.9504                     2.1356 &   4.1356 f
  io_in[14] (net)                                        2   0.2339 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1356 f
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1877   3.9549   0.9500  -0.6767  -0.6285 &   3.5071 f
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2523   0.9500            1.0868 &   4.5940 f
  mprj/buf_i[206] (net)                                  2   0.0280 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2523   0.9500   0.0000   0.0006 &   4.5946 f
  data arrival time                                                                                                  4.5946

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2675   1.0500   0.0000   0.7159 &   6.9228 r
  clock reconvergence pessimism                                                                           0.0000     6.9228
  clock uncertainty                                                                                       0.1000     7.0228
  library hold time                                                                     1.0000            0.4319     7.4547
  data required time                                                                                                 7.4547
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4547
  data arrival time                                                                                                 -4.5946
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8601

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3297 
  total derate : arrival time                                                                             0.0954 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4250 

  slack (with derating applied) (VIOLATED)                                                               -2.8601 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4350 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          3.6549                     1.9570 &   3.9570 f
  la_data_in[40] (net)                                   2   0.2150 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9570 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2969   3.6616   0.9500  -0.1914  -0.1122 &   3.8448 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2138   0.9500            1.0062 &   4.8510 f
  mprj/buf_i[168] (net)                                  2   0.0126 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0139   0.2138   0.9500  -0.0014  -0.0014 &   4.8497 f
  data arrival time                                                                                                  4.8497

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2881   1.0500   0.0000   0.9615 &   7.1684 r
  clock reconvergence pessimism                                                                           0.0000     7.1684
  clock uncertainty                                                                                       0.1000     7.2684
  library hold time                                                                     1.0000            0.4399     7.7083
  data required time                                                                                                 7.7083
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7083
  data arrival time                                                                                                 -4.8497
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8587

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3414 
  total derate : arrival time                                                                             0.0673 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4086 

  slack (with derating applied) (VIOLATED)                                                               -2.8587 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4500 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[48] (in)                                                             3.4576                     1.8497 &   3.8497 f
  la_oenb[48] (net)                                      2   0.2033 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8497 f
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.4641   0.9500   0.0000   0.0880 &   3.9377 f
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2127   0.9500            0.9776 &   4.9152 f
  mprj/buf_i[112] (net)                                  2   0.0139 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0277   0.2127   0.9500  -0.0026  -0.0025 &   4.9127 f
  data arrival time                                                                                                  4.9127

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2754   1.0500   0.0000   1.0232 &   7.2301 r
  clock reconvergence pessimism                                                                           0.0000     7.2301
  clock uncertainty                                                                                       0.1000     7.3301
  library hold time                                                                     1.0000            0.4401     7.7702
  data required time                                                                                                 7.7702
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7702
  data arrival time                                                                                                 -4.9127
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3443 
  total derate : arrival time                                                                             0.0562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4005 

  slack (with derating applied) (VIOLATED)                                                               -2.8575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4570 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[1] (in)                                                           3.7528                     2.0237 &   4.0237 f
  la_data_in[1] (net)                                    2   0.2218 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0237 f
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8017   3.7578   0.9500  -0.4557  -0.3960 &   3.6277 f
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1927   0.9500            0.9984 &   4.6261 f
  mprj/buf_i[129] (net)                                  1   0.0043 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1927   0.9500   0.0000   0.0000 &   4.6261 f
  data arrival time                                                                                                  4.6261

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2778   1.0500   0.0000   0.7231 &   6.9300 r
  clock reconvergence pessimism                                                                           0.0000     6.9300
  clock uncertainty                                                                                       0.1000     7.0300
  library hold time                                                                     1.0000            0.4430     7.4729
  data required time                                                                                                 7.4729
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4729
  data arrival time                                                                                                 -4.6261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8468

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3300 
  total derate : arrival time                                                                             0.0797 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4097 

  slack (with derating applied) (VIOLATED)                                                               -2.8468 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4371 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[59] (in)                                                             4.3174                     2.2891 &   4.2891 f
  la_oenb[59] (net)                                      2   0.2553 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2891 f
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0795   4.3282   0.9500  -0.6566  -0.5645 &   3.7246 f
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2612   0.9500            1.1448 &   4.8694 f
  mprj/buf_i[123] (net)                                  2   0.0284 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0735   0.2612   0.9500  -0.0075  -0.0071 &   4.8623 f
  data arrival time                                                                                                  4.8623

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2932   1.0500   0.0000   0.9621 &   7.1690 r
  clock reconvergence pessimism                                                                           0.0000     7.1690
  clock uncertainty                                                                                       0.1000     7.2690
  library hold time                                                                     1.0000            0.4292     7.6981
  data required time                                                                                                 7.6981
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6981
  data arrival time                                                                                                 -4.8623
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8358

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3414 
  total derate : arrival time                                                                             0.1001 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4415 

  slack (with derating applied) (VIOLATED)                                                               -2.8358 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3944 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               3.1410                     1.6819 &   3.6819 f
  io_in[26] (net)                                        2   0.1846 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6819 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.1462   0.9500   0.0000   0.0750 &   3.7569 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2349   0.9500            0.9569 &   4.7138 f
  mprj/buf_i[218] (net)                                  2   0.0295 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0003   0.2349   0.9500  -0.0000   0.0006 &   4.7143 f
  data arrival time                                                                                                  4.7143

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8062 &   7.0131 r
  clock reconvergence pessimism                                                                           0.0000     7.0131
  clock uncertainty                                                                                       0.1000     7.1131
  library hold time                                                                     1.0000            0.4369     7.5499
  data required time                                                                                                 7.5499
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5499
  data arrival time                                                                                                 -4.7143
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8356

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3340 
  total derate : arrival time                                                                             0.0543 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3883 

  slack (with derating applied) (VIOLATED)                                                               -2.8356 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4473 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[39] (in)                                                             4.3576                     2.3355 &   4.3355 f
  la_oenb[39] (net)                                      2   0.2569 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3355 f
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0794   4.3663   0.9500  -0.6596  -0.5813 &   3.7542 f
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2303   0.9500            1.1166 &   4.8708 f
  mprj/buf_i[103] (net)                                  2   0.0130 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0099   0.2303   0.9500  -0.0010  -0.0009 &   4.8699 f
  data arrival time                                                                                                  4.8699

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2884   1.0500   0.0000   0.9608 &   7.1677 r
  clock reconvergence pessimism                                                                           0.0000     7.1677
  clock uncertainty                                                                                       0.1000     7.2677
  library hold time                                                                     1.0000            0.4375     7.7052
  data required time                                                                                                 7.7052
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7052
  data arrival time                                                                                                 -4.8699
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3413 
  total derate : arrival time                                                                             0.0977 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4390 

  slack (with derating applied) (VIOLATED)                                                               -2.8353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3963 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           3.1716                     1.7023 &   3.7023 f
  la_data_in[7] (net)                                    2   0.1867 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7023 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.1761   0.9500   0.0000   0.0703 &   3.7726 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1793   0.9500            0.9033 &   4.6759 f
  mprj/buf_i[135] (net)                                  1   0.0042 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1793   0.9500   0.0000   0.0000 &   4.6759 f
  data arrival time                                                                                                  4.6759

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2848   1.0500   0.0000   0.7580 &   6.9649 r
  clock reconvergence pessimism                                                                           0.0000     6.9649
  clock uncertainty                                                                                       0.1000     7.0649
  library hold time                                                                     1.0000            0.4449     7.5098
  data required time                                                                                                 7.5098
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5098
  data arrival time                                                                                                 -4.6759
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8339

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3317 
  total derate : arrival time                                                                             0.0512 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3829 

  slack (with derating applied) (VIOLATED)                                                               -2.8339 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4510 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[30] (in)                                                           4.1874                     2.2240 &   4.2240 f
  wbs_adr_i[30] (net)                                    2   0.2477 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2240 f
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3672   4.1970   0.9500  -0.8001  -0.7278 &   3.4961 f
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2035   0.9500            1.0674 &   4.5636 f
  mprj/buf_i[62] (net)                                   1   0.0050 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2035   0.9500   0.0000   0.0000 &   4.5636 f
  data arrival time                                                                                                  4.5636

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2701   1.0500   0.0000   0.6379 &   6.8448 r
  clock reconvergence pessimism                                                                           0.0000     6.8448
  clock uncertainty                                                                                       0.1000     6.9448
  library hold time                                                                     1.0000            0.4414     7.3862
  data required time                                                                                                 7.3862
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3862
  data arrival time                                                                                                 -4.5636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8225

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3259 
  total derate : arrival time                                                                             0.1021 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4280 

  slack (with derating applied) (VIOLATED)                                                               -2.8225 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3945 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[1] (in)                                                              4.1994                     2.2326 &   4.2326 f
  la_oenb[1] (net)                                       2   0.2485 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.2326 f
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2519   4.2088   0.9500  -0.7336  -0.6591 &   3.5735 f
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2104   0.9500            1.0759 &   4.6494 f
  mprj/buf_i[65] (net)                                   1   0.0073 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2104   0.9500   0.0000   0.0001 &   4.6495 f
  data arrival time                                                                                                  4.6495

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2780   1.0500   0.0000   0.7227 &   6.9296 r
  clock reconvergence pessimism                                                                           0.0000     6.9296
  clock uncertainty                                                                                       0.1000     7.0296
  library hold time                                                                     1.0000            0.4404     7.4700
  data required time                                                                                                 7.4700
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4700
  data arrival time                                                                                                 -4.6495
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3300 
  total derate : arrival time                                                                             0.0992 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4291 

  slack (with derating applied) (VIOLATED)                                                               -2.8205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3914 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           3.7131                     1.9863 &   3.9863 f
  la_data_in[2] (net)                                    2   0.2184 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9863 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6886   3.7203   0.9500  -0.4121  -0.3404 &   3.6459 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2086   0.9500            1.0091 &   4.6550 f
  mprj/buf_i[130] (net)                                  1   0.0103 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2086   0.9500   0.0000   0.0001 &   4.6551 f
  data arrival time                                                                                                  4.6551

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2780   1.0500   0.0000   0.7226 &   6.9295 r
  clock reconvergence pessimism                                                                           0.0000     6.9295
  clock uncertainty                                                                                       0.1000     7.0295
  library hold time                                                                     1.0000            0.4407     7.4701
  data required time                                                                                                 7.4701
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4701
  data arrival time                                                                                                 -4.6551
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3300 
  total derate : arrival time                                                                             0.0786 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4086 

  slack (with derating applied) (VIOLATED)                                                               -2.8150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4065 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[13] (in)                                                               4.1671                     2.2603 &   4.2603 f
  io_in[13] (net)                                        2   0.2474 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2603 f
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4149   4.1713   0.9500  -0.8139  -0.7750 &   3.4853 f
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2732   0.9500            1.1373 &   4.6226 f
  mprj/buf_i[205] (net)                                  2   0.0362 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0129   0.2732   0.9500  -0.0014  -0.0006 &   4.6220 f
  data arrival time                                                                                                  4.6220

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2693   1.0500   0.0000   0.7043 &   6.9111 r
  clock reconvergence pessimism                                                                           0.0000     6.9111
  clock uncertainty                                                                                       0.1000     7.0111
  library hold time                                                                     1.0000            0.4255     7.4366
  data required time                                                                                                 7.4366
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4366
  data arrival time                                                                                                 -4.6220
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8147

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3291 
  total derate : arrival time                                                                             0.1049 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4340 

  slack (with derating applied) (VIOLATED)                                                               -2.8147 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3807 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             3.5240                     1.8870 &   3.8870 f
  la_oenb[50] (net)                                      2   0.2073 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8870 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1000   3.5305   0.9500  -0.0082   0.0801 &   3.9671 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1992   0.9500            0.9732 &   4.9402 f
  mprj/buf_i[114] (net)                                  1   0.0085 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1039   0.1992   0.9500  -0.0095  -0.0098 &   4.9304 f
  data arrival time                                                                                                  4.9304

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2839   1.0500   0.0000   0.9951 &   7.2020 r
  clock reconvergence pessimism                                                                           0.0000     7.2020
  clock uncertainty                                                                                       0.1000     7.3020
  library hold time                                                                     1.0000            0.4420     7.7440
  data required time                                                                                                 7.7440
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7440
  data arrival time                                                                                                 -4.9304
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8136

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3430 
  total derate : arrival time                                                                             0.0568 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3997 

  slack (with derating applied) (VIOLATED)                                                               -2.8136 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4139 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           4.0158                     2.1468 &   4.1468 f
  wbs_adr_i[27] (net)                                    2   0.2362 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1468 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0512   4.0242   0.9500  -0.6670  -0.5967 &   3.5501 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2107   0.9500            1.0522 &   4.6023 f
  mprj/buf_i[59] (net)                                   1   0.0087 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2107   0.9500   0.0000   0.0001 &   4.6024 f
  data arrival time                                                                                                  4.6024

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2729   1.0500   0.0000   0.6560 &   6.8629 r
  clock reconvergence pessimism                                                                           0.0000     6.8629
  clock uncertainty                                                                                       0.1000     6.9629
  library hold time                                                                     1.0000            0.4404     7.4032
  data required time                                                                                                 7.4032
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4032
  data arrival time                                                                                                 -4.6024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8008

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3268 
  total derate : arrival time                                                                             0.0942 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4210 

  slack (with derating applied) (VIOLATED)                                                               -2.8008 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3798 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             3.5853                     1.9172 &   3.9172 f
  la_oenb[46] (net)                                      2   0.2108 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9172 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2916   3.5924   0.9500  -0.0461   0.0439 &   3.9610 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2381   0.9500            1.0221 &   4.9831 f
  mprj/buf_i[110] (net)                                  2   0.0252 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0868   0.2381   0.9500  -0.0088  -0.0089 &   4.9743 f
  data arrival time                                                                                                  4.9743

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2753   1.0500   0.0000   1.0234 &   7.2303 r
  clock reconvergence pessimism                                                                           0.0000     7.2303
  clock uncertainty                                                                                       0.1000     7.3303
  library hold time                                                                     1.0000            0.4363     7.7666
  data required time                                                                                                 7.7666
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7666
  data arrival time                                                                                                 -4.9743
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7923

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3443 
  total derate : arrival time                                                                             0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4057 

  slack (with derating applied) (VIOLATED)                                                               -2.7923 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3866 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[45] (in)                                                             4.1180                     2.2146 &   4.2146 f
  la_oenb[45] (net)                                      2   0.2431 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2146 f
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6667   4.1241   0.9500  -0.4013  -0.3257 &   3.8889 f
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2405   0.9500            1.0960 &   4.9849 f
  mprj/buf_i[109] (net)                                  2   0.0200 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0980   0.2405   0.9500  -0.0093  -0.0095 &   4.9754 f
  data arrival time                                                                                                  4.9754

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2764   1.0500   0.0000   1.0214 &   7.2282 r
  clock reconvergence pessimism                                                                           0.0000     7.2282
  clock uncertainty                                                                                       0.1000     7.3282
  library hold time                                                                     1.0000            0.4355     7.7638
  data required time                                                                                                 7.7638
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7638
  data arrival time                                                                                                 -4.9754
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7883

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3442 
  total derate : arrival time                                                                             0.0833 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4275 

  slack (with derating applied) (VIOLATED)                                                               -2.7883 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3609 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             3.5666                     1.9104 &   3.9104 f
  la_oenb[47] (net)                                      2   0.2099 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9104 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0937   3.5729   0.9500  -0.0077   0.0804 &   3.9908 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2194   0.9500            0.9996 &   4.9904 f
  mprj/buf_i[111] (net)                                  2   0.0157 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0714   0.2194   0.9500  -0.0067  -0.0069 &   4.9836 f
  data arrival time                                                                                                  4.9836

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2754   1.0500   0.0000   1.0233 &   7.2302 r
  clock reconvergence pessimism                                                                           0.0000     7.2302
  clock uncertainty                                                                                       0.1000     7.3302
  library hold time                                                                     1.0000            0.4391     7.7693
  data required time                                                                                                 7.7693
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7693
  data arrival time                                                                                                 -4.9836
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7858

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3443 
  total derate : arrival time                                                                             0.0580 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4023 

  slack (with derating applied) (VIOLATED)                                                               -2.7858 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3835 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[4] (in)                                                           3.4958                     1.8800 &   3.8800 f
  la_data_in[4] (net)                                    2   0.2062 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8800 f
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3574   3.5010   0.9500  -0.2185  -0.1506 &   3.7294 f
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1963   0.9500            0.9660 &   4.6954 f
  mprj/buf_i[132] (net)                                  1   0.0077 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0062   0.1963   0.9500  -0.0005  -0.0005 &   4.6949 f
  data arrival time                                                                                                  4.6949

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2778   1.0500   0.0000   0.7231 &   6.9300 r
  clock reconvergence pessimism                                                                           0.0000     6.9300
  clock uncertainty                                                                                       0.1000     7.0300
  library hold time                                                                     1.0000            0.4424     7.4724
  data required time                                                                                                 7.4724
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4724
  data arrival time                                                                                                 -4.6949
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7775

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3300 
  total derate : arrival time                                                                             0.0659 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3959 

  slack (with derating applied) (VIOLATED)                                                               -2.7775 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3815 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           3.9458                     2.0987 &   4.0987 f
  wbs_dat_i[27] (net)                                    2   0.2334 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0987 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9690   3.9542   0.9500  -0.5749  -0.5006 &   3.5981 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2248   0.9500            1.0574 &   4.6555 f
  mprj/buf_i[27] (net)                                   2   0.0141 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2248   0.9500   0.0000   0.0002 &   4.6556 f
  data arrival time                                                                                                  4.6556

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2749   1.0500   0.0000   0.6692 &   6.8761 r
  clock reconvergence pessimism                                                                           0.0000     6.8761
  clock uncertainty                                                                                       0.1000     6.9761
  library hold time                                                                     1.0000            0.4383     7.4144
  data required time                                                                                                 7.4144
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4144
  data arrival time                                                                                                 -4.6556
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3274 
  total derate : arrival time                                                                             0.0898 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4173 

  slack (with derating applied) (VIOLATED)                                                               -2.7588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3416 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             3.7781                     2.0189 &   4.0189 f
  la_oenb[52] (net)                                      2   0.2221 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0189 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3600   3.7860   0.9500  -0.1043  -0.0088 &   4.0101 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1970   0.9500            1.0067 &   5.0168 f
  mprj/buf_i[116] (net)                                  1   0.0056 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0479   0.1970   0.9500  -0.0042  -0.0044 &   5.0124 f
  data arrival time                                                                                                  5.0124

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2761   1.0500   0.0000   1.0220 &   7.2289 r
  clock reconvergence pessimism                                                                           0.0000     7.2289
  clock uncertainty                                                                                       0.1000     7.3289
  library hold time                                                                     1.0000            0.4423     7.7712
  data required time                                                                                                 7.7712
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7712
  data arrival time                                                                                                 -5.0124
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3442 
  total derate : arrival time                                                                             0.0637 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4079 

  slack (with derating applied) (VIOLATED)                                                               -2.7588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3509 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[27] (in)                                                               3.9409                     2.1178 &   4.1178 f
  io_in[27] (net)                                        2   0.2325 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1178 f
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7187   3.9468   0.9500  -0.4393  -0.3728 &   3.7449 f
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2450   0.9500            1.0779 &   4.8228 f
  mprj/buf_i[219] (net)                                  2   0.0243 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0063   0.2450   0.9500  -0.0006  -0.0002 &   4.8226 f
  data arrival time                                                                                                  4.8226

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8143 &   7.0212 r
  clock reconvergence pessimism                                                                           0.0000     7.0212
  clock uncertainty                                                                                       0.1000     7.1212
  library hold time                                                                     1.0000            0.4342     7.5553
  data required time                                                                                                 7.5553
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5553
  data arrival time                                                                                                 -4.8226
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3343 
  total derate : arrival time                                                                             0.0834 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4177 

  slack (with derating applied) (VIOLATED)                                                               -2.7327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3150 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[31] (in)                                                           4.2347                     2.2522 &   4.2522 f
  wbs_adr_i[31] (net)                                    2   0.2506 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2522 f
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3851   4.2441   0.9500  -0.8127  -0.7417 &   3.5105 f
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2055   0.9500            1.0756 &   4.5861 f
  mprj/buf_i[63] (net)                                   1   0.0053 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2055   0.9500   0.0000   0.0001 &   4.5861 f
  data arrival time                                                                                                  4.5861

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2589   1.0500   0.0000   0.5709 &   6.7777 r
  clock reconvergence pessimism                                                                           0.0000     6.7777
  clock uncertainty                                                                                       0.1000     6.8777
  library hold time                                                                     1.0000            0.4411     7.3188
  data required time                                                                                                 7.3188
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3188
  data arrival time                                                                                                 -4.5861
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3227 
  total derate : arrival time                                                                             0.1031 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4259 

  slack (with derating applied) (VIOLATED)                                                               -2.7327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3068 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[51] (in)                                                             3.6825                     1.9765 &   3.9765 f
  la_oenb[51] (net)                                      2   0.2170 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9765 f
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2773   3.6883   0.9500  -0.0308   0.0566 &   4.0331 f
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1988   0.9500            0.9948 &   5.0279 f
  mprj/buf_i[115] (net)                                  1   0.0071 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0335   0.1988   0.9500  -0.0032  -0.0033 &   5.0246 f
  data arrival time                                                                                                  5.0246

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2771   1.0500   0.0000   1.0069 &   7.2137 r
  clock reconvergence pessimism                                                                           0.0000     7.2137
  clock uncertainty                                                                                       0.1000     7.3137
  library hold time                                                                     1.0000            0.4421     7.7558
  data required time                                                                                                 7.7558
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7558
  data arrival time                                                                                                 -5.0246
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7312

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3435 
  total derate : arrival time                                                                             0.0587 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4023 

  slack (with derating applied) (VIOLATED)                                                               -2.7312 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3289 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[28] (in)                                                           4.3541                     2.3138 &   4.3138 f
  wbs_dat_i[28] (net)                                    2   0.2577 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3138 f
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3142   4.3641   0.9500  -0.7795  -0.7018 &   3.6120 f
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2034   0.9500            1.0890 &   4.7011 f
  mprj/buf_i[28] (net)                                   1   0.0038 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2034   0.9500   0.0000   0.0000 &   4.7011 f
  data arrival time                                                                                                  4.7011

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2770   1.0500   0.0000   0.6836 &   6.8905 r
  clock reconvergence pessimism                                                                           0.0000     6.8905
  clock uncertainty                                                                                       0.1000     6.9905
  library hold time                                                                     1.0000            0.4414     7.4319
  data required time                                                                                                 7.4319
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4319
  data arrival time                                                                                                 -4.7011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7308

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3281 
  total derate : arrival time                                                                             0.1024 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4306 

  slack (with derating applied) (VIOLATED)                                                               -2.7308 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3003 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           3.8523                     2.0621 &   4.0621 f
  wbs_adr_i[29] (net)                                    2   0.2267 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0621 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7519   3.8597   0.9500  -0.4731  -0.4006 &   3.6615 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1917   0.9500            1.0116 &   4.6731 f
  mprj/buf_i[61] (net)                                   1   0.0031 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1917   0.9500   0.0000   0.0000 &   4.6731 f
  data arrival time                                                                                                  4.6731

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2725   1.0500   0.0000   0.6539 &   6.8608 r
  clock reconvergence pessimism                                                                           0.0000     6.8608
  clock uncertainty                                                                                       0.1000     6.9608
  library hold time                                                                     1.0000            0.4431     7.4039
  data required time                                                                                                 7.4039
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4039
  data arrival time                                                                                                 -4.6731
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7308

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3267 
  total derate : arrival time                                                                             0.0820 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4087 

  slack (with derating applied) (VIOLATED)                                                               -2.7308 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3221 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          4.2343                     2.2535 &   4.2535 f
  la_data_in[56] (net)                                   2   0.2507 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2535 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8210   4.2437   0.9500  -0.4752  -0.3823 &   3.8713 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2506   0.9500            1.1223 &   4.9936 f
  mprj/buf_i[184] (net)                                  2   0.0239 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0699   0.2506   0.9500  -0.0067  -0.0066 &   4.9870 f
  data arrival time                                                                                                  4.9870

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2906   1.0500   0.0000   0.9768 &   7.1836 r
  clock reconvergence pessimism                                                                           0.0000     7.1836
  clock uncertainty                                                                                       0.1000     7.2836
  library hold time                                                                     1.0000            0.4324     7.7161
  data required time                                                                                                 7.7161
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7161
  data arrival time                                                                                                 -4.9870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3421 
  total derate : arrival time                                                                             0.0893 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4314 

  slack (with derating applied) (VIOLATED)                                                               -2.7291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2977 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[53] (in)                                                          7.8087                     3.9818 &   5.9818 r
  la_data_in[53] (net)                                   2   0.2702 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.9818 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2931   7.8154   0.9500  -1.3470  -1.2892 &   4.6926 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2314   0.9500            0.1772 &   4.8698 r
  mprj/buf_i[181] (net)                                  1   0.0055 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2314   0.9500   0.0000   0.0000 &   4.8698 r
  data arrival time                                                                                                  4.8698

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2759   1.0500   0.0000   1.0223 &   7.2292 r
  clock reconvergence pessimism                                                                           0.0000     7.2292
  clock uncertainty                                                                                       0.1000     7.3292
  library hold time                                                                     1.0000            0.2687     7.5978
  data required time                                                                                                 7.5978
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5978
  data arrival time                                                                                                 -4.8698
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3442 
  total derate : arrival time                                                                             0.0833 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4275 

  slack (with derating applied) (VIOLATED)                                                               -2.7280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3005 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[11] (in)                                                               3.5853                     1.9266 &   3.9266 f
  io_in[11] (net)                                        2   0.2114 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9266 f
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5027   3.5902   0.9500  -0.3307  -0.2722 &   3.6545 f
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2439   0.9500            1.0281 &   4.6825 f
  mprj/buf_i[203] (net)                                  2   0.0283 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2439   0.9500   0.0000   0.0007 &   4.6832 f
  data arrival time                                                                                                  4.6832

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2677   1.0500   0.0000   0.6669 &   6.8738 r
  clock reconvergence pessimism                                                                           0.0000     6.8738
  clock uncertainty                                                                                       0.1000     6.9738
  library hold time                                                                     1.0000            0.4345     7.4083
  data required time                                                                                                 7.4083
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4083
  data arrival time                                                                                                 -4.6832
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7251

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3273 
  total derate : arrival time                                                                             0.0746 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4020 

  slack (with derating applied) (VIOLATED)                                                               -2.7251 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3231 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[23] (in)                                                               4.2892                     2.3064 &   4.3064 f
  io_in[23] (net)                                        2   0.2533 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.3064 f
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1867   4.2957   0.9500  -0.7015  -0.6362 &   3.6702 f
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2691   0.9500            1.1491 &   4.8193 f
  mprj/buf_i[215] (net)                                  2   0.0327 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0003   0.2691   0.9500  -0.0000   0.0008 &   4.8200 f
  data arrival time                                                                                                  4.8200

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2799   1.0500   0.0000   0.8035 &   7.0104 r
  clock reconvergence pessimism                                                                           0.0000     7.0104
  clock uncertainty                                                                                       0.1000     7.1104
  library hold time                                                                     1.0000            0.4268     7.5371
  data required time                                                                                                 7.5371
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5371
  data arrival time                                                                                                 -4.8200
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7171

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3338 
  total derate : arrival time                                                                             0.1009 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4347 

  slack (with derating applied) (VIOLATED)                                                               -2.7171 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2824 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             3.7905                     2.0257 &   4.0257 f
  la_oenb[53] (net)                                      2   0.2229 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0257 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3477   3.7984   0.9500  -0.0857   0.0125 &   4.0382 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2066   0.9500            1.0181 &   5.0563 f
  mprj/buf_i[117] (net)                                  1   0.0089 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0131   0.2066   0.9500  -0.0013  -0.0013 &   5.0550 f
  data arrival time                                                                                                  5.0550

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2754   1.0500   0.0000   1.0234 &   7.2303 r
  clock reconvergence pessimism                                                                           0.0000     7.2303
  clock uncertainty                                                                                       0.1000     7.3303
  library hold time                                                                     1.0000            0.4409     7.7712
  data required time                                                                                                 7.7712
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7712
  data arrival time                                                                                                 -5.0550
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7162

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3443 
  total derate : arrival time                                                                             0.0633 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4076 

  slack (with derating applied) (VIOLATED)                                                               -2.7162 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3086 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          4.5369                     2.4080 &   4.4080 f
  la_data_in[58] (net)                                   2   0.2685 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4080 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1610   4.5480   0.9500  -0.6782  -0.5813 &   3.8267 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2544   0.9500            1.1658 &   4.9925 f
  mprj/buf_i[186] (net)                                  2   0.0225 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0414   0.2544   0.9500  -0.0039  -0.0036 &   4.9889 f
  data arrival time                                                                                                  4.9889

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2887   1.0500   0.0000   0.9596 &   7.1665 r
  clock reconvergence pessimism                                                                           0.0000     7.1665
  clock uncertainty                                                                                       0.1000     7.2665
  library hold time                                                                     1.0000            0.4313     7.6977
  data required time                                                                                                 7.6977
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6977
  data arrival time                                                                                                 -4.9889
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3413 
  total derate : arrival time                                                                             0.1024 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4436 

  slack (with derating applied) (VIOLATED)                                                               -2.7088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2652 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              4.0481                     2.1740 &   4.1740 f
  la_oenb[5] (net)                                       2   0.2388 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.1740 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8715   4.0550   0.9500  -0.5315  -0.4600 &   3.7141 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2043   0.9500            1.0498 &   4.7639 f
  mprj/buf_i[69] (net)                                   1   0.0062 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2043   0.9500   0.0000   0.0001 &   4.7640 f
  data arrival time                                                                                                  4.7640

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2774   1.0500   0.0000   0.7240 &   6.9309 r
  clock reconvergence pessimism                                                                           0.0000     6.9309
  clock uncertainty                                                                                       0.1000     7.0309
  library hold time                                                                     1.0000            0.4413     7.4722
  data required time                                                                                                 7.4722
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4722
  data arrival time                                                                                                 -4.7640
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7082

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3300 
  total derate : arrival time                                                                             0.0870 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4170 

  slack (with derating applied) (VIOLATED)                                                               -2.7082 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2912 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[2] (in)                                                              3.8021                     2.0342 &   4.0342 f
  la_oenb[2] (net)                                       2   0.2237 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.0342 f
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5405   3.8096   0.9500  -0.3416  -0.2635 &   3.7707 f
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1988   0.9500            1.0117 &   4.7824 f
  mprj/buf_i[66] (net)                                   1   0.0060 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0165   0.1988   0.9500  -0.0014  -0.0014 &   4.7810 f
  data arrival time                                                                                                  4.7810

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2781   1.0500   0.0000   0.7224 &   6.9293 r
  clock reconvergence pessimism                                                                           0.0000     6.9293
  clock uncertainty                                                                                       0.1000     7.0293
  library hold time                                                                     1.0000            0.4421     7.4714
  data required time                                                                                                 7.4714
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4714
  data arrival time                                                                                                 -4.7810
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6903

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3300 
  total derate : arrival time                                                                             0.0754 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4054 

  slack (with derating applied) (VIOLATED)                                                               -2.6903 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2850 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[34] (in)                                                          4.6139                     2.4720 &   4.4720 f
  la_data_in[34] (net)                                   2   0.2720 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4720 f
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2999   4.6232   0.9500  -0.7052  -0.6222 &   3.8499 f
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2355   0.9500            1.1553 &   5.0052 f
  mprj/buf_i[162] (net)                                  2   0.0130 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0153   0.2355   0.9500  -0.0013  -0.0011 &   5.0040 f
  data arrival time                                                                                                  5.0040

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2920   1.0500   0.0000   0.9472 &   7.1540 r
  clock reconvergence pessimism                                                                           0.0000     7.1540
  clock uncertainty                                                                                       0.1000     7.2540
  library hold time                                                                     1.0000            0.4368     7.6908
  data required time                                                                                                 7.6908
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6908
  data arrival time                                                                                                 -5.0040
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6868

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3407 
  total derate : arrival time                                                                             0.1024 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4430 

  slack (with derating applied) (VIOLATED)                                                               -2.6868 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2438 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[28] (in)                                                           3.8448                     2.0578 &   4.0578 f
  wbs_adr_i[28] (net)                                    2   0.2263 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0578 f
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6329   3.8523   0.9500  -0.3983  -0.3215 &   3.7364 f
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2020   0.9500            1.0210 &   4.7574 f
  mprj/buf_i[60] (net)                                   1   0.0069 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2020   0.9500   0.0000   0.0001 &   4.7575 f
  data arrival time                                                                                                  4.7575

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2782   1.0500   0.0000   0.6954 &   6.9022 r
  clock reconvergence pessimism                                                                           0.0000     6.9022
  clock uncertainty                                                                                       0.1000     7.0022
  library hold time                                                                     1.0000            0.4416     7.4438
  data required time                                                                                                 7.4438
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4438
  data arrival time                                                                                                 -4.7575
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6864

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3287 
  total derate : arrival time                                                                             0.0787 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4074 

  slack (with derating applied) (VIOLATED)                                                               -2.6864 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2790 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[16] (in)                                                           9.2242                     4.6979 &   6.6979 r
  wbs_adr_i[16] (net)                                    2   0.3192 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.6979 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.4182   9.2336   0.9500  -2.5470  -2.5174 &   4.1805 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2591   0.9500            0.1264 &   4.3070 r
  mprj/buf_i[48] (net)                                   1   0.0080 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.1031   0.2591   0.9500  -0.0472  -0.0495 &   4.2574 r
  data arrival time                                                                                                  4.2574

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1998   1.0500   0.0000   0.3576 &   6.5645 r
  clock reconvergence pessimism                                                                           0.0000     6.5645
  clock uncertainty                                                                                       0.1000     6.6645
  library hold time                                                                     1.0000            0.2686     6.9330
  data required time                                                                                                 6.9330
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9330
  data arrival time                                                                                                 -4.2574
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6756

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3126 
  total derate : arrival time                                                                             0.1446 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4572 

  slack (with derating applied) (VIOLATED)                                                               -2.6756 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2184 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[55] (in)                                                             4.2735                     2.2736 &   4.2736 f
  la_oenb[55] (net)                                      2   0.2530 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2736 f
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7080   4.2830   0.9500  -0.4213  -0.3246 &   3.9489 f
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2508   0.9500            1.1277 &   5.0766 f
  mprj/buf_i[119] (net)                                  2   0.0236 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0326   0.2508   0.9500  -0.0035  -0.0033 &   5.0733 f
  data arrival time                                                                                                  5.0733

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2901   1.0500   0.0000   0.9790 &   7.1859 r
  clock reconvergence pessimism                                                                           0.0000     7.1859
  clock uncertainty                                                                                       0.1000     7.2859
  library hold time                                                                     1.0000            0.4324     7.7183
  data required time                                                                                                 7.7183
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7183
  data arrival time                                                                                                 -5.0733
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6450

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3422 
  total derate : arrival time                                                                             0.0868 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4290 

  slack (with derating applied) (VIOLATED)                                                               -2.6450 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2160 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[25] (in)                                                           4.1055                     2.1958 &   4.1958 f
  wbs_dat_i[25] (net)                                    2   0.2416 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1958 f
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1070   4.1139   0.9500  -0.6668  -0.5939 &   3.6020 f
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2015   0.9500            1.0546 &   4.6566 f
  mprj/buf_i[25] (net)                                   1   0.0048 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2015   0.9500   0.0000   0.0000 &   4.6566 f
  data arrival time                                                                                                  4.6566

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2562   1.0500   0.0000   0.5526 &   6.7594 r
  clock reconvergence pessimism                                                                           0.0000     6.7594
  clock uncertainty                                                                                       0.1000     6.8594
  library hold time                                                                     1.0000            0.4417     7.3011
  data required time                                                                                                 7.3011
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3011
  data arrival time                                                                                                 -4.6566
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6445

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3219 
  total derate : arrival time                                                                             0.0944 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4163 

  slack (with derating applied) (VIOLATED)                                                               -2.6445 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2282 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                           9.6760                     4.9239 &   6.9239 r
  wbs_adr_i[13] (net)                                    2   0.3347 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.9239 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.7556   9.6864   0.9500  -2.7286  -2.6929 &   4.2310 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2583   0.9500            0.1009 &   4.3319 r
  mprj/buf_i[45] (net)                                   1   0.0061 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0101   0.2583   0.9500  -0.0031  -0.0033 &   4.3287 r
  data arrival time                                                                                                  4.3287

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2026   1.0500   0.0000   0.3882 &   6.5951 r
  clock reconvergence pessimism                                                                           0.0000     6.5951
  clock uncertainty                                                                                       0.1000     6.6951
  library hold time                                                                     1.0000            0.2686     6.9637
  data required time                                                                                                 6.9637
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9637
  data arrival time                                                                                                 -4.3287
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6350

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3141 
  total derate : arrival time                                                                             0.1510 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4650 

  slack (with derating applied) (VIOLATED)                                                               -2.6350 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1700 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[26] (in)                                                           3.9643                     2.1208 &   4.1208 f
  wbs_adr_i[26] (net)                                    2   0.2333 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1208 f
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8340   3.9723   0.9500  -0.5284  -0.4535 &   3.6673 f
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1987   0.9500            1.0334 &   4.7007 f
  mprj/buf_i[58] (net)                                   1   0.0048 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1987   0.9500   0.0000   0.0000 &   4.7007 f
  data arrival time                                                                                                  4.7007

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2614   1.0500   0.0000   0.5850 &   6.7919 r
  clock reconvergence pessimism                                                                           0.0000     6.7919
  clock uncertainty                                                                                       0.1000     6.8919
  library hold time                                                                     1.0000            0.4421     7.3340
  data required time                                                                                                 7.3340
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3340
  data arrival time                                                                                                 -4.7007
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3234 
  total derate : arrival time                                                                             0.0861 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4096 

  slack (with derating applied) (VIOLATED)                                                               -2.6333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2237 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               3.4745                     1.8577 &   3.8577 f
  io_in[25] (net)                                        2   0.2042 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.8577 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.4813   0.9500   0.0000   0.0905 &   3.9482 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2342   0.9500            1.0026 &   4.9508 f
  mprj/buf_i[217] (net)                                  2   0.0246 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2342   0.9500   0.0000   0.0005 &   4.9513 f
  data arrival time                                                                                                  4.9513

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8100 &   7.0169 r
  clock reconvergence pessimism                                                                           0.0000     7.0169
  clock uncertainty                                                                                       0.1000     7.1169
  library hold time                                                                     1.0000            0.4370     7.5539
  data required time                                                                                                 7.5539
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5539
  data arrival time                                                                                                 -4.9513
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6026

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3341 
  total derate : arrival time                                                                             0.0576 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3917 

  slack (with derating applied) (VIOLATED)                                                               -2.6026 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2109 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[6] (in)                                                           3.9302                     2.1082 &   4.1082 f
  la_data_in[6] (net)                                    2   0.2316 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1082 f
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5239   3.9368   0.9500  -0.3383  -0.2603 &   3.8480 f
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1950   0.9500            1.0250 &   4.8730 f
  mprj/buf_i[134] (net)                                  1   0.0038 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1950   0.9500   0.0000   0.0000 &   4.8730 f
  data arrival time                                                                                                  4.8730

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2768   1.0500   0.0000   0.7253 &   6.9321 r
  clock reconvergence pessimism                                                                           0.0000     6.9321
  clock uncertainty                                                                                       0.1000     7.0321
  library hold time                                                                     1.0000            0.4426     7.4748
  data required time                                                                                                 7.4748
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4748
  data arrival time                                                                                                 -4.8730
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6017

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3301 
  total derate : arrival time                                                                             0.0759 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4060 

  slack (with derating applied) (VIOLATED)                                                               -2.6017 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1958 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[25] (in)                                                           3.8635                     2.0677 &   4.0677 f
  wbs_adr_i[25] (net)                                    2   0.2274 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0677 f
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7681   3.8710   0.9500  -0.4641  -0.3896 &   3.6781 f
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1983   0.9500            1.0198 &   4.6979 f
  mprj/buf_i[57] (net)                                   1   0.0054 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1983   0.9500   0.0000   0.0001 &   4.6980 f
  data arrival time                                                                                                  4.6980

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2557   1.0500   0.0000   0.5498 &   6.7566 r
  clock reconvergence pessimism                                                                           0.0000     6.7566
  clock uncertainty                                                                                       0.1000     6.8566
  library hold time                                                                     1.0000            0.4422     7.2988
  data required time                                                                                                 7.2988
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2988
  data arrival time                                                                                                 -4.6980
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6008

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3217 
  total derate : arrival time                                                                             0.0820 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4038 

  slack (with derating applied) (VIOLATED)                                                               -2.6008 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1971 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[60] (in)                                                             3.6751                     1.9656 &   3.9656 f
  la_oenb[60] (net)                                      2   0.2161 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9656 f
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.6824   0.9500   0.0000   0.0980 &   4.0635 f
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2526   0.9500            1.0501 &   5.1136 f
  mprj/buf_i[124] (net)                                  2   0.0316 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0182   0.2526   0.9500  -0.0015  -0.0007 &   5.1129 f
  data arrival time                                                                                                  5.1129

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2934   1.0500   0.0000   0.9566 &   7.1635 r
  clock reconvergence pessimism                                                                           0.0000     7.1635
  clock uncertainty                                                                                       0.1000     7.2635
  library hold time                                                                     1.0000            0.4318     7.6953
  data required time                                                                                                 7.6953
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6953
  data arrival time                                                                                                 -5.1129
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5824

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3411 
  total derate : arrival time                                                                             0.0605 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4017 

  slack (with derating applied) (VIOLATED)                                                               -2.5824 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1807 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[63] (in)                                                             4.6911                     2.4845 &   4.4845 f
  la_oenb[63] (net)                                      2   0.2775 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4845 f
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5155   4.7037   0.9500  -0.9126  -0.8183 &   3.6662 f
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3428   0.9500            1.2761 &   4.9424 f
  mprj/buf_i[127] (net)                                  2   0.0629 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0198   0.3430   0.9500  -0.0018   0.0034 &   4.9457 f
  data arrival time                                                                                                  4.9457

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2897   1.0500   0.0000   0.8045 &   7.0114 r
  clock reconvergence pessimism                                                                           0.0000     7.0114
  clock uncertainty                                                                                       0.1000     7.1114
  library hold time                                                                     1.0000            0.4041     7.5155
  data required time                                                                                                 7.5155
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5155
  data arrival time                                                                                                 -4.9457
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5697

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3339 
  total derate : arrival time                                                                             0.1205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4544 

  slack (with derating applied) (VIOLATED)                                                               -2.5697 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1153 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[56] (in)                                                             3.7390                     1.9989 &   3.9989 f
  la_oenb[56] (net)                                      2   0.2198 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9989 f
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.7467   0.9500   0.0000   0.1002 &   4.0991 f
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2586   0.9500            1.0654 &   5.1645 f
  mprj/buf_i[120] (net)                                  2   0.0338 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1127   0.2586   0.9500  -0.0142  -0.0142 &   5.1503 f
  data arrival time                                                                                                  5.1503

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2911   1.0500   0.0000   0.9740 &   7.1809 r
  clock reconvergence pessimism                                                                           0.0000     7.1809
  clock uncertainty                                                                                       0.1000     7.2809
  library hold time                                                                     1.0000            0.4300     7.7108
  data required time                                                                                                 7.7108
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7108
  data arrival time                                                                                                 -5.1503
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5605

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3419 
  total derate : arrival time                                                                             0.0621 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4040 

  slack (with derating applied) (VIOLATED)                                                               -2.5605 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1565 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[18] (in)                                                           8.2704                     4.2130 &   6.2130 r
  wbs_adr_i[18] (net)                                    2   0.2861 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.2130 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.4971   8.2782   0.9500  -2.0047  -1.9679 &   4.2451 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2358   0.9500            0.1562 &   4.4013 r
  mprj/buf_i[50] (net)                                   1   0.0050 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2358   0.9500   0.0000   0.0000 &   4.4013 r
  data arrival time                                                                                                  4.4013

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2091   1.0500   0.0000   0.3832 &   6.5901 r
  clock reconvergence pessimism                                                                           0.0000     6.5901
  clock uncertainty                                                                                       0.1000     6.6901
  library hold time                                                                     1.0000            0.2691     6.9592
  data required time                                                                                                 6.9592
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9592
  data arrival time                                                                                                 -4.4013
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3138 
  total derate : arrival time                                                                             0.1157 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4295 

  slack (with derating applied) (VIOLATED)                                                               -2.5578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1283 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[29] (in)                                                           3.4484                     1.8466 &   3.8466 f
  wbs_dat_i[29] (net)                                    2   0.2028 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8466 f
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1647   3.4546   0.9500  -0.0135   0.0701 &   3.9167 f
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1885   0.9500            0.9517 &   4.8684 f
  mprj/buf_i[29] (net)                                   1   0.0053 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1885   0.9500   0.0000   0.0000 &   4.8684 f
  data arrival time                                                                                                  4.8684

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2725   1.0500   0.0000   0.6539 &   6.8608 r
  clock reconvergence pessimism                                                                           0.0000     6.8608
  clock uncertainty                                                                                       0.1000     6.9608
  library hold time                                                                     1.0000            0.4436     7.4044
  data required time                                                                                                 7.4044
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4044
  data arrival time                                                                                                 -4.8684
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5359

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3267 
  total derate : arrival time                                                                             0.0552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3819 

  slack (with derating applied) (VIOLATED)                                                               -2.5359 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1540 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[20] (in)                                                           4.7953                     2.5393 &   4.5393 f
  wbs_dat_i[20] (net)                                    2   0.2837 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5393 f
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8766   4.8083   0.9500  -1.1192  -1.0354 &   3.5040 f
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2120   0.9500            1.1554 &   4.6593 f
  mprj/buf_i[20] (net)                                   1   0.0038 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2120   0.9500   0.0000   0.0000 &   4.6594 f
  data arrival time                                                                                                  4.6594

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2327   1.0500   0.0000   0.4449 &   6.6518 r
  clock reconvergence pessimism                                                                           0.0000     6.6518
  clock uncertainty                                                                                       0.1000     6.7518
  library hold time                                                                     1.0000            0.4402     7.1920
  data required time                                                                                                 7.1920
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1920
  data arrival time                                                                                                 -4.6594
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5326

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3168 
  total derate : arrival time                                                                             0.1241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4409 

  slack (with derating applied) (VIOLATED)                                                               -2.5326 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0917 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[10] (in)                                                           9.6691                     4.9187 &   6.9187 r
  wbs_adr_i[10] (net)                                    2   0.3344 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.9187 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.7283   9.6798   0.9500  -2.7255  -2.6877 &   4.2310 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2518   0.9500            0.0949 &   4.3259 r
  mprj/buf_i[42] (net)                                   1   0.0044 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2518   0.9500   0.0000   0.0000 &   4.3260 r
  data arrival time                                                                                                  4.3260

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1851   1.0500   0.0000   0.2813 &   6.4881 r
  clock reconvergence pessimism                                                                           0.0000     6.4881
  clock uncertainty                                                                                       0.1000     6.5881
  library hold time                                                                     1.0000            0.2688     6.8570
  data required time                                                                                                 6.8570
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8570
  data arrival time                                                                                                 -4.3260
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5310

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3090 
  total derate : arrival time                                                                             0.1504 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4594 

  slack (with derating applied) (VIOLATED)                                                               -2.5310 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0716 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[14] (in)                                                           8.7667                     4.4635 &   6.4635 r
  wbs_adr_i[14] (net)                                    2   0.3032 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.4635 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.0647   8.7756   0.9500  -2.2735  -2.2351 &   4.2284 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2378   0.9500            0.1309 &   4.3593 r
  mprj/buf_i[46] (net)                                   1   0.0038 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0026   0.2378   0.9500  -0.0002  -0.0002 &   4.3591 r
  data arrival time                                                                                                  4.3591

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1876   1.0500   0.0000   0.3119 &   6.5188 r
  clock reconvergence pessimism                                                                           0.0000     6.5188
  clock uncertainty                                                                                       0.1000     6.6188
  library hold time                                                                     1.0000            0.2692     6.8880
  data required time                                                                                                 6.8880
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8880
  data arrival time                                                                                                 -4.3591
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5289

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3104 
  total derate : arrival time                                                                             0.1286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4390 

  slack (with derating applied) (VIOLATED)                                                               -2.5289 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0899 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[15] (in)                                                           9.1082                     4.6432 &   6.6432 r
  wbs_adr_i[15] (net)                                    2   0.3153 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.6432 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.2781   9.1167   0.9500  -2.4209  -2.3894 &   4.2537 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2428   0.9500            0.1171 &   4.3709 r
  mprj/buf_i[47] (net)                                   1   0.0039 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0164   0.2428   0.9500  -0.0023  -0.0024 &   4.3685 r
  data arrival time                                                                                                  4.3685

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1869   1.0500   0.0000   0.3123 &   6.5192 r
  clock reconvergence pessimism                                                                           0.0000     6.5192
  clock uncertainty                                                                                       0.1000     6.6192
  library hold time                                                                     1.0000            0.2691     6.8883
  data required time                                                                                                 6.8883
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8883
  data arrival time                                                                                                 -4.3685
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5198

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3104 
  total derate : arrival time                                                                             0.1353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4458 

  slack (with derating applied) (VIOLATED)                                                               -2.5198 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0740 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[58] (in)                                                             3.8241                     2.0293 &   4.0293 f
  la_oenb[58] (net)                                      2   0.2259 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0293 f
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.8327   0.9500   0.0000   0.1091 &   4.1384 f
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2386   0.9500            1.0561 &   5.1945 f
  mprj/buf_i[122] (net)                                  2   0.0224 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0310   0.2386   0.9500  -0.0030  -0.0026 &   5.1918 f
  data arrival time                                                                                                  5.1918

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2889   1.0500   0.0000   0.9589 &   7.1658 r
  clock reconvergence pessimism                                                                           0.0000     7.1658
  clock uncertainty                                                                                       0.1000     7.2658
  library hold time                                                                     1.0000            0.4361     7.7019
  data required time                                                                                                 7.7019
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7019
  data arrival time                                                                                                 -5.1918
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5101

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3412 
  total derate : arrival time                                                                             0.0615 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4027 

  slack (with derating applied) (VIOLATED)                                                               -2.5101 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1074 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           3.7332                     1.9976 &   3.9976 f
  wbs_dat_i[26] (net)                                    2   0.2196 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9976 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4165   3.7404   0.9500  -0.2279  -0.1444 &   3.8532 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1937   0.9500            0.9969 &   4.8501 f
  mprj/buf_i[26] (net)                                   1   0.0048 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1937   0.9500   0.0000   0.0001 &   4.8502 f
  data arrival time                                                                                                  4.8502

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2654   1.0500   0.0000   0.6087 &   6.8155 r
  clock reconvergence pessimism                                                                           0.0000     6.8155
  clock uncertainty                                                                                       0.1000     6.9155
  library hold time                                                                     1.0000            0.4428     7.3584
  data required time                                                                                                 7.3584
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3584
  data arrival time                                                                                                 -4.8502
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5082

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3245 
  total derate : arrival time                                                                             0.0689 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3934 

  slack (with derating applied) (VIOLATED)                                                               -2.5082 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1148 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          4.4189                     2.3450 &   4.3450 f
  la_data_in[62] (net)                                   2   0.2614 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3450 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9594   4.4298   0.9500  -0.5725  -0.4724 &   3.8727 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3177   0.9500            1.2147 &   5.0873 f
  mprj/buf_i[190] (net)                                  2   0.0538 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0558   0.3179   0.9500  -0.0071  -0.0039 &   5.0835 f
  data arrival time                                                                                                  5.0835

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2944   1.0500   0.0000   0.8611 &   7.0680 r
  clock reconvergence pessimism                                                                           0.0000     7.0680
  clock uncertainty                                                                                       0.1000     7.1680
  library hold time                                                                     1.0000            0.4118     7.5798
  data required time                                                                                                 7.5798
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5798
  data arrival time                                                                                                 -5.0835
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3366 
  total derate : arrival time                                                                             0.0999 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4364 

  slack (with derating applied) (VIOLATED)                                                               -2.4963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0599 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[17] (in)                                                           4.7062                     2.4907 &   4.4907 f
  wbs_dat_i[17] (net)                                    2   0.2783 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4907 f
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7778   4.7193   0.9500  -1.0763  -0.9913 &   3.4994 f
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2104   0.9500            1.1421 &   4.6416 f
  mprj/buf_i[17] (net)                                   1   0.0038 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2104   0.9500   0.0000   0.0000 &   4.6416 f
  data arrival time                                                                                                  4.6416

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1981   1.0500   0.0000   0.3588 &   6.5657 r
  clock reconvergence pessimism                                                                           0.0000     6.5657
  clock uncertainty                                                                                       0.1000     6.6657
  library hold time                                                                     1.0000            0.4404     7.1061
  data required time                                                                                                 7.1061
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1061
  data arrival time                                                                                                 -4.6416
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4645

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3127 
  total derate : arrival time                                                                             0.1212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4339 

  slack (with derating applied) (VIOLATED)                                                               -2.4645 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0306 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[21] (in)                                                           4.2097                     2.2379 &   4.2379 f
  wbs_adr_i[21] (net)                                    2   0.2491 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2379 f
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1068   4.2190   0.9500  -0.6515  -0.5703 &   3.6676 f
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1999   0.9500            1.0666 &   4.7343 f
  mprj/buf_i[53] (net)                                   1   0.0036 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1999   0.9500   0.0000   0.0000 &   4.7343 f
  data arrival time                                                                                                  4.7343

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2328   1.0500   0.0000   0.4449 &   6.6518 r
  clock reconvergence pessimism                                                                           0.0000     6.6518
  clock uncertainty                                                                                       0.1000     6.7518
  library hold time                                                                     1.0000            0.4419     7.1937
  data required time                                                                                                 7.1937
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1937
  data arrival time                                                                                                 -4.7343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4594

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3168 
  total derate : arrival time                                                                             0.0947 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4115 

  slack (with derating applied) (VIOLATED)                                                               -2.4594 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0479 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[61] (in)                                                             4.4941                     2.3771 &   4.3771 f
  la_oenb[61] (net)                                      2   0.2656 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3771 f
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8302   4.5066   0.9500  -0.4898  -0.3769 &   4.0002 f
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2883   0.9500            1.1974 &   5.1976 f
  mprj/buf_i[125] (net)                                  2   0.0402 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0244   0.2883   0.9500  -0.0020  -0.0008 &   5.1968 f
  data arrival time                                                                                                  5.1968

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2946   1.0500   0.0000   0.9236 &   7.1305 r
  clock reconvergence pessimism                                                                           0.0000     7.1305
  clock uncertainty                                                                                       0.1000     7.2305
  library hold time                                                                     1.0000            0.4209     7.6514
  data required time                                                                                                 7.6514
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6514
  data arrival time                                                                                                 -5.1968
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4546

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3395 
  total derate : arrival time                                                                             0.0949 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4345 

  slack (with derating applied) (VIOLATED)                                                               -2.4546 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0201 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[20] (in)                                                           8.2766                     4.2179 &   6.2179 r
  wbs_adr_i[20] (net)                                    2   0.2864 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.2179 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.2334   8.2842   0.9500  -1.9242  -1.8843 &   4.3335 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2307   0.9500            0.1510 &   4.4846 r
  mprj/buf_i[52] (net)                                   1   0.0036 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2307   0.9500   0.0000   0.0000 &   4.4846 r
  data arrival time                                                                                                  4.4846

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1975   1.0500   0.0000   0.3592 &   6.5661 r
  clock reconvergence pessimism                                                                           0.0000     6.5661
  clock uncertainty                                                                                       0.1000     6.6661
  library hold time                                                                     1.0000            0.2689     6.9350
  data required time                                                                                                 6.9350
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9350
  data arrival time                                                                                                 -4.4846
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4504

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3127 
  total derate : arrival time                                                                             0.1113 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4240 

  slack (with derating applied) (VIOLATED)                                                               -2.4504 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0264 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             3.9237                     2.0826 &   4.0826 f
  la_oenb[57] (net)                                      2   0.2319 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0826 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.9328   0.9500   0.0000   0.1109 &   4.1935 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2348   0.9500            1.0652 &   5.2587 f
  mprj/buf_i[121] (net)                                  2   0.0193 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2348   0.9500   0.0000   0.0004 &   5.2591 f
  data arrival time                                                                                                  5.2591

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2882   1.0500   0.0000   0.9612 &   7.1681 r
  clock reconvergence pessimism                                                                           0.0000     7.1681
  clock uncertainty                                                                                       0.1000     7.2681
  library hold time                                                                     1.0000            0.4369     7.7049
  data required time                                                                                                 7.7049
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7049
  data arrival time                                                                                                 -5.2591
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4459

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3413 
  total derate : arrival time                                                                             0.0619 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4033 

  slack (with derating applied) (VIOLATED)                                                               -2.4459 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0426 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[12] (in)                                                           8.9435                     4.5520 &   6.5520 r
  wbs_adr_i[12] (net)                                    2   0.3093 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.5520 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.8469   8.9528   0.9500  -2.2212  -2.1756 &   4.3764 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2383   0.9500            0.1218 &   4.4982 r
  mprj/buf_i[44] (net)                                   1   0.0033 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2383   0.9500   0.0000   0.0000 &   4.4982 r
  data arrival time                                                                                                  4.4982

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2002   1.0500   0.0000   0.3468 &   6.5537 r
  clock reconvergence pessimism                                                                           0.0000     6.5537
  clock uncertainty                                                                                       0.1000     6.6537
  library hold time                                                                     1.0000            0.2692     6.9228
  data required time                                                                                                 6.9228
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9228
  data arrival time                                                                                                 -4.4982
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4246

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3121 
  total derate : arrival time                                                                             0.1257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4378 

  slack (with derating applied) (VIOLATED)                                                               -2.4246 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9868 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[30] (in)                                                           4.8259                     2.5690 &   4.5690 f
  wbs_dat_i[30] (net)                                    2   0.2860 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5690 f
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4704   4.8365   0.9500  -0.8805  -0.7964 &   3.7726 f
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2158   0.9500            1.1629 &   4.9355 f
  mprj/buf_i[30] (net)                                   1   0.0048 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2158   0.9500   0.0000   0.0000 &   4.9356 f
  data arrival time                                                                                                  4.9356

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2654   1.0500   0.0000   0.6087 &   6.8155 r
  clock reconvergence pessimism                                                                           0.0000     6.8155
  clock uncertainty                                                                                       0.1000     6.9155
  library hold time                                                                     1.0000            0.4396     7.3552
  data required time                                                                                                 7.3552
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3552
  data arrival time                                                                                                 -4.9356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4196

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3245 
  total derate : arrival time                                                                             0.1120 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4365 

  slack (with derating applied) (VIOLATED)                                                               -2.4196 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9831 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[22] (in)                                                           4.2524                     2.2594 &   4.2594 f
  wbs_adr_i[22] (net)                                    2   0.2516 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2594 f
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0421   4.2620   0.9500  -0.6195  -0.5355 &   3.7239 f
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2050   0.9500            1.0774 &   4.8013 f
  mprj/buf_i[54] (net)                                   1   0.0050 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2050   0.9500   0.0000   0.0000 &   4.8013 f
  data arrival time                                                                                                  4.8013

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2382   1.0500   0.0000   0.4652 &   6.6721 r
  clock reconvergence pessimism                                                                           0.0000     6.6721
  clock uncertainty                                                                                       0.1000     6.7721
  library hold time                                                                     1.0000            0.4412     7.2133
  data required time                                                                                                 7.2133
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2133
  data arrival time                                                                                                 -4.8013
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4119

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3177 
  total derate : arrival time                                                                             0.0937 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4115 

  slack (with derating applied) (VIOLATED)                                                               -2.4119 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0005 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[59] (in)                                                          4.7124                     2.4981 &   4.4981 f
  la_data_in[59] (net)                                   2   0.2788 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4981 f
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8792   4.7246   0.9500  -0.5353  -0.4242 &   4.0739 f
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2797   0.9500            1.2162 &   5.2901 f
  mprj/buf_i[187] (net)                                  2   0.0333 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0106   0.2797   0.9500  -0.0011  -0.0002 &   5.2899 f
  data arrival time                                                                                                  5.2899

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2900   1.0500   0.0000   0.9553 &   7.1621 r
  clock reconvergence pessimism                                                                           0.0000     7.1621
  clock uncertainty                                                                                       0.1000     7.2621
  library hold time                                                                     1.0000            0.4235     7.6857
  data required time                                                                                                 7.6857
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6857
  data arrival time                                                                                                 -5.2899
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3958

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3411 
  total derate : arrival time                                                                             0.0981 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4392 

  slack (with derating applied) (VIOLATED)                                                               -2.3958 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9566 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[23] (in)                                                           4.1693                     2.2172 &   4.2172 f
  wbs_adr_i[23] (net)                                    2   0.2467 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2172 f
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0836   4.1784   0.9500  -0.6388  -0.5592 &   3.6580 f
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2017   0.9500            1.0632 &   4.7211 f
  mprj/buf_i[55] (net)                                   1   0.0045 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2017   0.9500   0.0000   0.0000 &   4.7212 f
  data arrival time                                                                                                  4.7212

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1984   1.0500   0.0000   0.3586 &   6.5655 r
  clock reconvergence pessimism                                                                           0.0000     6.5655
  clock uncertainty                                                                                       0.1000     6.6655
  library hold time                                                                     1.0000            0.4416     7.1071
  data required time                                                                                                 7.1071
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1071
  data arrival time                                                                                                 -4.7212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3859

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3126 
  total derate : arrival time                                                                             0.0938 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4064 

  slack (with derating applied) (VIOLATED)                                                               -2.3859 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9795 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[24] (in)                                                           4.2637                     2.2838 &   4.2838 f
  wbs_dat_i[24] (net)                                    2   0.2512 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2838 f
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9661   4.2720   0.9500  -0.5780  -0.4983 &   3.7855 f
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2069   0.9500            1.0806 &   4.8662 f
  mprj/buf_i[24] (net)                                   1   0.0056 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2069   0.9500   0.0000   0.0000 &   4.8662 f
  data arrival time                                                                                                  4.8662

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2460   1.0500   0.0000   0.4954 &   6.7023 r
  clock reconvergence pessimism                                                                           0.0000     6.7023
  clock uncertainty                                                                                       0.1000     6.8023
  library hold time                                                                     1.0000            0.4409     7.2431
  data required time                                                                                                 7.2431
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2431
  data arrival time                                                                                                 -4.8662
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3192 
  total derate : arrival time                                                                             0.0915 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4106 

  slack (with derating applied) (VIOLATED)                                                               -2.3769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9663 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[23] (in)                                                           4.1542                     2.2092 &   4.2092 f
  wbs_dat_i[23] (net)                                    2   0.2458 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2092 f
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9882   4.1632   0.9500  -0.6075  -0.5265 &   3.6826 f
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1997   0.9500            1.0592 &   4.7419 f
  mprj/buf_i[23] (net)                                   1   0.0039 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1997   0.9500   0.0000   0.0000 &   4.7419 f
  data arrival time                                                                                                  4.7419

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1986   1.0500   0.0000   0.3584 &   6.5653 r
  clock reconvergence pessimism                                                                           0.0000     6.5653
  clock uncertainty                                                                                       0.1000     6.6653
  library hold time                                                                     1.0000            0.4419     7.1072
  data required time                                                                                                 7.1072
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1072
  data arrival time                                                                                                 -4.7419
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3653

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3126 
  total derate : arrival time                                                                             0.0920 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4046 

  slack (with derating applied) (VIOLATED)                                                               -2.3653 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9607 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[16] (in)                                                           4.6300                     2.4566 &   4.4566 f
  wbs_dat_i[16] (net)                                    2   0.2740 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4566 f
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6006   4.6413   0.9500  -0.9375  -0.8528 &   3.6039 f
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2225   0.9500            1.1444 &   4.7483 f
  mprj/buf_i[16] (net)                                   1   0.0084 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0479   0.2225   0.9500  -0.0044  -0.0045 &   4.7438 f
  data arrival time                                                                                                  4.7438

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1998   1.0500   0.0000   0.3576 &   6.5645 r
  clock reconvergence pessimism                                                                           0.0000     6.5645
  clock uncertainty                                                                                       0.1000     6.6645
  library hold time                                                                     1.0000            0.4386     7.1031
  data required time                                                                                                 7.1031
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1031
  data arrival time                                                                                                 -4.7438
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3593

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3126 
  total derate : arrival time                                                                             0.1143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4268 

  slack (with derating applied) (VIOLATED)                                                               -2.3593 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9325 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[17] (in)                                                           8.2838                     4.2198 &   6.2198 r
  wbs_adr_i[17] (net)                                    2   0.2865 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.2198 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0642   8.2917   0.9500  -1.8657  -1.8205 &   4.3993 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2294   0.9500            0.1495 &   4.5488 r
  mprj/buf_i[49] (net)                                   1   0.0032 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2294   0.9500   0.0000   0.0000 &   4.5488 r
  data arrival time                                                                                                  4.5488

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1883   1.0500   0.0000   0.3114 &   6.5183 r
  clock reconvergence pessimism                                                                           0.0000     6.5183
  clock uncertainty                                                                                       0.1000     6.6183
  library hold time                                                                     1.0000            0.2689     6.8872
  data required time                                                                                                 6.8872
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8872
  data arrival time                                                                                                 -4.5488
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3384

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3104 
  total derate : arrival time                                                                             0.1084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4188 

  slack (with derating applied) (VIOLATED)                                                               -2.3384 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9195 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             4.5970                     2.4614 &   4.4614 f
  la_oenb[54] (net)                                      2   0.2709 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4614 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4768   4.6064   0.9500  -0.2978  -0.1897 &   4.2716 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2547   0.9500            1.1736 &   5.4452 f
  mprj/buf_i[118] (net)                                  2   0.0220 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0654   0.2547   0.9500  -0.0065  -0.0065 &   5.4387 f
  data arrival time                                                                                                  5.4387

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2873   1.0500   0.0000   0.9876 &   7.1945 r
  clock reconvergence pessimism                                                                           0.0000     7.1945
  clock uncertainty                                                                                       0.1000     7.2945
  library hold time                                                                     1.0000            0.4312     7.7257
  data required time                                                                                                 7.7257
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7257
  data arrival time                                                                                                 -5.4387
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3426 
  total derate : arrival time                                                                             0.0835 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4261 

  slack (with derating applied) (VIOLATED)                                                               -2.2869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8608 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[24] (in)                                                           4.0355                     2.1620 &   4.1620 f
  wbs_adr_i[24] (net)                                    2   0.2377 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1620 f
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7556   4.0431   0.9500  -0.4569  -0.3783 &   3.7837 f
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1976   0.9500            1.0414 &   4.8252 f
  mprj/buf_i[56] (net)                                   1   0.0039 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1976   0.9500   0.0000   0.0000 &   4.8252 f
  data arrival time                                                                                                  4.8252

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1974   1.0500   0.0000   0.3593 &   6.5661 r
  clock reconvergence pessimism                                                                           0.0000     6.5661
  clock uncertainty                                                                                       0.1000     6.6661
  library hold time                                                                     1.0000            0.4422     7.1084
  data required time                                                                                                 7.1084
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1084
  data arrival time                                                                                                 -4.8252
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3127 
  total derate : arrival time                                                                             0.0830 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3957 

  slack (with derating applied) (VIOLATED)                                                               -2.2832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8875 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[29] (in)                                                               4.6082                     2.4400 &   4.4400 f
  io_in[29] (net)                                        2   0.2725 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.4400 f
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6460   4.6200   0.9500  -0.4406  -0.3292 &   4.1109 f
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2565   0.9500            1.1774 &   5.2883 f
  mprj/buf_i[221] (net)                                  2   0.0228 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2565   0.9500   0.0000   0.0004 &   5.2887 f
  data arrival time                                                                                                  5.2887

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8226 &   7.0295 r
  clock reconvergence pessimism                                                                           0.0000     7.0295
  clock uncertainty                                                                                       0.1000     7.1295
  library hold time                                                                     1.0000            0.4306     7.5601
  data required time                                                                                                 7.5601
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5601
  data arrival time                                                                                                 -5.2887
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3347 
  total derate : arrival time                                                                             0.0911 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4258 

  slack (with derating applied) (VIOLATED)                                                               -2.2714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8456 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[21] (in)                                                           3.7494                     1.9915 &   3.9915 f
  wbs_dat_i[21] (net)                                    2   0.2216 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9915 f
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2979   3.7576   0.9500  -0.1281  -0.0320 &   3.9595 f
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1901   0.9500            0.9957 &   4.9552 f
  mprj/buf_i[21] (net)                                   1   0.0034 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1901   0.9500   0.0000   0.0000 &   4.9552 f
  data arrival time                                                                                                  4.9552

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2390   1.0500   0.0000   0.4682 &   6.6751 r
  clock reconvergence pessimism                                                                           0.0000     6.6751
  clock uncertainty                                                                                       0.1000     6.7751
  library hold time                                                                     1.0000            0.4433     7.2184
  data required time                                                                                                 7.2184
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2184
  data arrival time                                                                                                 -4.9552
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2633

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3179 
  total derate : arrival time                                                                             0.0642 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3821 

  slack (with derating applied) (VIOLATED)                                                               -2.2633 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8812 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[13] (in)                                                           5.0524                     2.6746 &   4.6746 f
  wbs_dat_i[13] (net)                                    2   0.2992 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6746 f
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9234   5.0664   0.9500  -1.1096  -1.0120 &   3.6625 f
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2214   0.9500            1.1984 &   4.8609 f
  mprj/buf_i[13] (net)                                   1   0.0052 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2214   0.9500   0.0000   0.0000 &   4.8610 f
  data arrival time                                                                                                  4.8610

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2007   1.0500   0.0000   0.3569 &   6.5638 r
  clock reconvergence pessimism                                                                           0.0000     6.5638
  clock uncertainty                                                                                       0.1000     6.6638
  library hold time                                                                     1.0000            0.4388     7.1026
  data required time                                                                                                 7.1026
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1026
  data arrival time                                                                                                 -4.8610
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2416

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3126 
  total derate : arrival time                                                                             0.1266 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4392 

  slack (with derating applied) (VIOLATED)                                                               -2.2416 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8024 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[14] (in)                                                           4.4998                     2.3857 &   4.3857 f
  wbs_dat_i[14] (net)                                    2   0.2662 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3857 f
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3301   4.5112   0.9500  -0.7663  -0.6740 &   3.7117 f
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2081   0.9500            1.1128 &   4.8245 f
  mprj/buf_i[14] (net)                                   1   0.0044 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0397   0.2081   0.9500  -0.0034  -0.0036 &   4.8209 f
  data arrival time                                                                                                  4.8209

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1876   1.0500   0.0000   0.3119 &   6.5187 r
  clock reconvergence pessimism                                                                           0.0000     6.5187
  clock uncertainty                                                                                       0.1000     6.6187
  library hold time                                                                     1.0000            0.4407     7.0594
  data required time                                                                                                 7.0594
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0594
  data arrival time                                                                                                 -4.8209
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2385

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3104 
  total derate : arrival time                                                                             0.1039 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4143 

  slack (with derating applied) (VIOLATED)                                                               -2.2385 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8241 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          3.9198                     2.0823 &   4.0823 f
  la_data_in[63] (net)                                   2   0.2317 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0823 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2271   3.9286   0.9500  -0.0186   0.0918 &   4.1741 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3141   0.9500            1.1439 &   5.3180 f
  mprj/buf_i[191] (net)                                  2   0.0574 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0366   0.3143   0.9500  -0.0034   0.0010 &   5.3190 f
  data arrival time                                                                                                  5.3190

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2915   1.0500   0.0000   0.8227 &   7.0296 r
  clock reconvergence pessimism                                                                           0.0000     7.0296
  clock uncertainty                                                                                       0.1000     7.1296
  library hold time                                                                     1.0000            0.4129     7.5425
  data required time                                                                                                 7.5425
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5425
  data arrival time                                                                                                 -5.3190
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2235

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3347 
  total derate : arrival time                                                                             0.0674 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4022 

  slack (with derating applied) (VIOLATED)                                                               -2.2235 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8213 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           3.6789                     1.9668 &   3.9668 f
  wbs_dat_i[22] (net)                                    2   0.2163 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9668 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3066   3.6863   0.9500  -0.1596  -0.0717 &   3.8951 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1952   0.9500            0.9909 &   4.8859 f
  mprj/buf_i[22] (net)                                   1   0.0058 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1952   0.9500   0.0000   0.0000 &   4.8860 f
  data arrival time                                                                                                  4.8860

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1976   1.0500   0.0000   0.3592 &   6.5661 r
  clock reconvergence pessimism                                                                           0.0000     6.5661
  clock uncertainty                                                                                       0.1000     6.6661
  library hold time                                                                     1.0000            0.4426     7.1086
  data required time                                                                                                 7.1086
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1086
  data arrival time                                                                                                 -4.8860
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2227

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3127 
  total derate : arrival time                                                                             0.0652 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3778 

  slack (with derating applied) (VIOLATED)                                                               -2.2227 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8448 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          4.1572                     2.2257 &   4.2257 f
  la_data_in[61] (net)                                   2   0.2448 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2257 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2980   4.1657   0.9500  -0.0244   0.0867 &   4.3124 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2915   0.9500            1.1563 &   5.4686 f
  mprj/buf_i[189] (net)                                  2   0.0456 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0204   0.2915   0.9500  -0.0023  -0.0011 &   5.4676 f
  data arrival time                                                                                                  5.4676

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2934   1.0500   0.0000   0.9539 &   7.1608 r
  clock reconvergence pessimism                                                                           0.0000     7.1608
  clock uncertainty                                                                                       0.1000     7.2608
  library hold time                                                                     1.0000            0.4199     7.6807
  data required time                                                                                                 7.6807
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6807
  data arrival time                                                                                                 -5.4676
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2131

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3410 
  total derate : arrival time                                                                             0.0682 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4092 

  slack (with derating applied) (VIOLATED)                                                               -2.2131 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8039 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                           10.0713                     5.1143 &   7.1143 r
  wbs_adr_i[1] (net)                                     2   0.3480 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.1143 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.0056  10.0842   0.9500  -2.6576  -2.5929 &   4.5214 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2692   0.9500            0.0897 &   4.6111 r
  mprj/buf_i[33] (net)                                   1   0.0077 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0724   0.2692   0.9500  -0.0322  -0.0337 &   4.5774 r
  data arrival time                                                                                                  4.5774

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1833   1.0500   0.0000   0.1390 &   6.3459 r
  clock reconvergence pessimism                                                                           0.0000     6.3459
  clock uncertainty                                                                                       0.1000     6.4459
  library hold time                                                                     1.0000            0.2683     6.7142
  data required time                                                                                                 6.7142
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7142
  data arrival time                                                                                                 -4.5774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1369

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3022 
  total derate : arrival time                                                                             0.1496 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4518 

  slack (with derating applied) (VIOLATED)                                                               -2.1369 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6851 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[15] (in)                                                           4.7318                     2.5087 &   4.5087 f
  wbs_dat_i[15] (net)                                    2   0.2800 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5087 f
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3564   4.7437   0.9500  -0.8108  -0.7141 &   3.7947 f
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2143   0.9500            1.1493 &   4.9440 f
  mprj/buf_i[15] (net)                                   1   0.0049 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0380   0.2143   0.9500  -0.0034  -0.0035 &   4.9405 f
  data arrival time                                                                                                  4.9405

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1871   1.0500   0.0000   0.3122 &   6.5191 r
  clock reconvergence pessimism                                                                           0.0000     6.5191
  clock uncertainty                                                                                       0.1000     6.6191
  library hold time                                                                     1.0000            0.4398     7.0589
  data required time                                                                                                 7.0589
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0589
  data arrival time                                                                                                 -4.9405
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1184

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3104 
  total derate : arrival time                                                                             0.1084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4189 

  slack (with derating applied) (VIOLATED)                                                               -2.1184 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6996 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[62] (in)                                                             4.5070                     2.3878 &   4.3878 f
  la_oenb[62] (net)                                      2   0.2665 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3878 f
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5466   4.5188   0.9500  -0.3275  -0.2103 &   4.1775 f
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3550   0.9500            1.2617 &   5.4391 f
  mprj/buf_i[126] (net)                                  2   0.0721 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1218   0.3552   0.9500  -0.0128  -0.0081 &   5.4311 f
  data arrival time                                                                                                  5.4311

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2924   1.0500   0.0000   0.8321 &   7.0389 r
  clock reconvergence pessimism                                                                           0.0000     7.0389
  clock uncertainty                                                                                       0.1000     7.1389
  library hold time                                                                     1.0000            0.4003     7.5393
  data required time                                                                                                 7.5393
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5393
  data arrival time                                                                                                 -5.4311
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1082

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3352 
  total derate : arrival time                                                                             0.0907 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4259 

  slack (with derating applied) (VIOLATED)                                                               -2.1082 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6823 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           3.8649                     2.0527 &   4.0527 f
  wbs_dat_i[19] (net)                                    2   0.2285 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0527 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3374   3.8735   0.9500  -0.1316  -0.0309 &   4.0217 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1972   0.9500            1.0191 &   5.0408 f
  mprj/buf_i[19] (net)                                   1   0.0050 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1972   0.9500   0.0000   0.0000 &   5.0409 f
  data arrival time                                                                                                  5.0409

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2140   1.0500   0.0000   0.3958 &   6.6027 r
  clock reconvergence pessimism                                                                           0.0000     6.6027
  clock uncertainty                                                                                       0.1000     6.7027
  library hold time                                                                     1.0000            0.4423     7.1450
  data required time                                                                                                 7.1450
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1450
  data arrival time                                                                                                 -5.0409
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1041

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3144 
  total derate : arrival time                                                                             0.0659 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3803 

  slack (with derating applied) (VIOLATED)                                                               -2.1041 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7238 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[10] (in)                                                           4.4116                     2.3360 &   4.3360 f
  wbs_dat_i[10] (net)                                    2   0.2608 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3360 f
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8212   4.4234   0.9500  -0.5046  -0.3972 &   3.9388 f
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2017   0.9500            1.0950 &   5.0338 f
  mprj/buf_i[10] (net)                                   1   0.0028 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2017   0.9500   0.0000   0.0000 &   5.0339 f
  data arrival time                                                                                                  5.0339

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2025   1.0500   0.0000   0.3883 &   6.5951 r
  clock reconvergence pessimism                                                                           0.0000     6.5951
  clock uncertainty                                                                                       0.1000     6.6951
  library hold time                                                                     1.0000            0.4416     7.1368
  data required time                                                                                                 7.1368
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1368
  data arrival time                                                                                                 -5.0339
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1029

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3141 
  total derate : arrival time                                                                             0.0898 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4039 

  slack (with derating applied) (VIOLATED)                                                               -2.1029 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6990 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           3.7807                     2.0073 &   4.0073 f
  wbs_dat_i[18] (net)                                    2   0.2234 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0073 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2607   3.7891   0.9500  -0.0747   0.0262 &   4.0335 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1961   0.9500            1.0062 &   5.0397 f
  mprj/buf_i[18] (net)                                   1   0.0053 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1961   0.9500   0.0000   0.0000 &   5.0397 f
  data arrival time                                                                                                  5.0397

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2130   1.0500   0.0000   0.3929 &   6.5998 r
  clock reconvergence pessimism                                                                           0.0000     6.5998
  clock uncertainty                                                                                       0.1000     6.6998
  library hold time                                                                     1.0000            0.4425     7.1422
  data required time                                                                                                 7.1422
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1422
  data arrival time                                                                                                 -5.0397
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3143 
  total derate : arrival time                                                                             0.0622 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3765 

  slack (with derating applied) (VIOLATED)                                                               -2.1025 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7260 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[12] (in)                                                           4.7992                     2.5376 &   4.5376 f
  wbs_dat_i[12] (net)                                    2   0.2838 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5376 f
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3361   4.8129   0.9500  -0.7653  -0.6568 &   3.8808 f
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2205   0.9500            1.1646 &   5.0454 f
  mprj/buf_i[12] (net)                                   1   0.0066 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0242   0.2205   0.9500  -0.0022  -0.0023 &   5.0432 f
  data arrival time                                                                                                  5.0432

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2027   1.0500   0.0000   0.3881 &   6.5950 r
  clock reconvergence pessimism                                                                           0.0000     6.5950
  clock uncertainty                                                                                       0.1000     6.6950
  library hold time                                                                     1.0000            0.4389     7.1339
  data required time                                                                                                 7.1339
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1339
  data arrival time                                                                                                 -5.0432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0908

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3140 
  total derate : arrival time                                                                             0.1074 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4214 

  slack (with derating applied) (VIOLATED)                                                               -2.0908 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6693 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[19] (in)                                                           4.5062                     2.3911 &   4.3911 f
  wbs_adr_i[19] (net)                                    2   0.2666 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3911 f
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7498   4.5172   0.9500  -0.4936  -0.3904 &   4.0007 f
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2172   0.9500            1.1229 &   5.1236 f
  mprj/buf_i[51] (net)                                   1   0.0075 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2172   0.9500   0.0000   0.0001 &   5.1237 f
  data arrival time                                                                                                  5.1237

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2125   1.0500   0.0000   0.3915 &   6.5984 r
  clock reconvergence pessimism                                                                           0.0000     6.5984
  clock uncertainty                                                                                       0.1000     6.6984
  library hold time                                                                     1.0000            0.4394     7.1377
  data required time                                                                                                 7.1377
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1377
  data arrival time                                                                                                 -5.1237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0141

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3142 
  total derate : arrival time                                                                             0.0905 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4047 

  slack (with derating applied) (VIOLATED)                                                               -2.0141 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6094 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[11] (in)                                                           4.0496                     2.1472 &   4.1472 f
  wbs_adr_i[11] (net)                                    2   0.2393 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1472 f
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4370   4.0597   0.9500  -0.2109  -0.1036 &   4.0436 f
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1952   0.9500            1.0412 &   5.0848 f
  mprj/buf_i[43] (net)                                   1   0.0030 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1952   0.9500   0.0000   0.0000 &   5.0849 f
  data arrival time                                                                                                  5.0849

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1892   1.0500   0.0000   0.3108 &   6.5177 r
  clock reconvergence pessimism                                                                           0.0000     6.5177
  clock uncertainty                                                                                       0.1000     6.6177
  library hold time                                                                     1.0000            0.4426     7.0603
  data required time                                                                                                 7.0603
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0603
  data arrival time                                                                                                 -5.0849
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9754

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3104 
  total derate : arrival time                                                                             0.0716 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3819 

  slack (with derating applied) (VIOLATED)                                                               -1.9754 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5935 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[5] (in)                                                            4.9810                     2.6325 &   4.6325 f
  wbs_adr_i[5] (net)                                     2   0.2961 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6325 f
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5912   4.9963   0.9500  -0.9424  -0.8296 &   3.8029 f
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2289   0.9500            1.1970 &   4.9999 f
  mprj/buf_i[37] (net)                                   1   0.0082 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0151   0.2289   0.9500  -0.0012  -0.0012 &   4.9987 f
  data arrival time                                                                                                  4.9987

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1675   1.0500   0.0000   0.2283 &   6.4352 r
  clock reconvergence pessimism                                                                           0.0000     6.4352
  clock uncertainty                                                                                       0.1000     6.5352
  library hold time                                                                     1.0000            0.4377     6.9729
  data required time                                                                                                 6.9729
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9729
  data arrival time                                                                                                 -4.9987
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9742

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3064 
  total derate : arrival time                                                                             0.1186 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4250 

  slack (with derating applied) (VIOLATED)                                                               -1.9742 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5491 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[11] (in)                                                           5.0492                     2.6676 &   4.6676 f
  wbs_dat_i[11] (net)                                    2   0.2988 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6676 f
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4195   5.0643   0.9500  -0.8324  -0.7167 &   3.9509 f
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2179   0.9500            1.1946 &   5.1455 f
  mprj/buf_i[11] (net)                                   1   0.0041 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2179   0.9500   0.0000   0.0000 &   5.1456 f
  data arrival time                                                                                                  5.1456

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1994   1.0500   0.0000   0.3579 &   6.5647 r
  clock reconvergence pessimism                                                                           0.0000     6.5647
  clock uncertainty                                                                                       0.1000     6.6647
  library hold time                                                                     1.0000            0.4393     7.1040
  data required time                                                                                                 7.1040
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1040
  data arrival time                                                                                                 -5.1456
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9585

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3126 
  total derate : arrival time                                                                             0.1128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4254 

  slack (with derating applied) (VIOLATED)                                                               -1.9584 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5331 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            4.4038                     2.3302 &   4.3302 f
  wbs_adr_i[7] (net)                                     2   0.2603 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3302 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7457   4.4160   0.9500  -0.4445  -0.3320 &   3.9982 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2301   0.9500            1.1228 &   5.1211 f
  mprj/buf_i[39] (net)                                   2   0.0126 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0158   0.2301   0.9500  -0.0013  -0.0012 &   5.1198 f
  data arrival time                                                                                                  5.1198

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1864   1.0500   0.0000   0.3126 &   6.5195 r
  clock reconvergence pessimism                                                                           0.0000     6.5195
  clock uncertainty                                                                                       0.1000     6.6195
  library hold time                                                                     1.0000            0.4375     7.0570
  data required time                                                                                                 7.0570
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0570
  data arrival time                                                                                                 -5.1198
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9372

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3105 
  total derate : arrival time                                                                             0.0885 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3989 

  slack (with derating applied) (VIOLATED)                                                               -1.9372 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5383 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[4] (in)                                                            4.5668                     2.4128 &   4.4128 f
  wbs_dat_i[4] (net)                                     2   0.2698 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4128 f
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.0759   4.5802   0.9500  -0.6134  -0.4998 &   3.9131 f
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2146   0.9500            1.1284 &   5.0415 f
  mprj/buf_i[4] (net)                                    1   0.0062 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0169   0.2146   0.9500  -0.0015  -0.0015 &   5.0400 f
  data arrival time                                                                                                  5.0400

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1643   1.0500   0.0000   0.2220 &   6.4289 r
  clock reconvergence pessimism                                                                           0.0000     6.4289
  clock uncertainty                                                                                       0.1000     6.5289
  library hold time                                                                     1.0000            0.4398     6.9687
  data required time                                                                                                 6.9687
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9687
  data arrival time                                                                                                 -5.0400
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9286

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3061 
  total derate : arrival time                                                                             0.0977 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4039 

  slack (with derating applied) (VIOLATED)                                                               -1.9286 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5248 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[8] (in)                                                                4.2253                     2.2477 &   4.2477 f
  io_in[8] (net)                                         2   0.2501 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.2477 f
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0938   4.2343   0.9500  -0.0077   0.1061 &   4.3538 f
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2592   0.9500            1.1304 &   5.4842 f
  mprj/buf_i[200] (net)                                  2   0.0284 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2592   0.9500   0.0000   0.0007 &   5.4849 f
  data arrival time                                                                                                  5.4849

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2636   1.0500   0.0000   0.6733 &   6.8802 r
  clock reconvergence pessimism                                                                           0.0000     6.8802
  clock uncertainty                                                                                       0.1000     6.9802
  library hold time                                                                     1.0000            0.4298     7.4100
  data required time                                                                                                 7.4100
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4100
  data arrival time                                                                                                 -5.4849
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9251

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3276 
  total derate : arrival time                                                                             0.0659 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3936 

  slack (with derating applied) (VIOLATED)                                                               -1.9251 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5315 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[9] (in)                                                            4.7139                     2.4966 &   4.4966 f
  wbs_dat_i[9] (net)                                     2   0.2788 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4966 f
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.5469   4.7263   0.9500  -0.9105  -0.8163 &   3.6803 f
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2432   0.9500            1.1766 &   4.8569 f
  mprj/buf_i[9] (net)                                    2   0.0149 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0985   0.2432   0.9500  -0.0092  -0.0095 &   4.8474 f
  data arrival time                                                                                                  4.8474

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1474   1.0500   0.0000   0.0284 &   6.2353 r
  clock reconvergence pessimism                                                                           0.0000     6.2353
  clock uncertainty                                                                                       0.1000     6.3353
  library hold time                                                                     1.0000            0.4346     6.7699
  data required time                                                                                                 6.7699
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7699
  data arrival time                                                                                                 -4.8474
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9225

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2969 
  total derate : arrival time                                                                             0.1153 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4122 

  slack (with derating applied) (VIOLATED)                                                               -1.9225 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5103 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[6] (in)                                                            5.0386                     2.6658 &   4.6658 f
  wbs_dat_i[6] (net)                                     2   0.2983 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6658 f
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.9057   5.0528   0.9500  -1.1226  -1.0236 &   3.6422 f
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2379   0.9500            1.2136 &   4.8558 f
  mprj/buf_i[6] (net)                                    2   0.0108 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2379   0.9500   0.0000   0.0001 &   4.8559 f
  data arrival time                                                                                                  4.8559

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1501   1.0500   0.0000   0.0284 &   6.2353 r
  clock reconvergence pessimism                                                                           0.0000     6.2353
  clock uncertainty                                                                                       0.1000     6.3353
  library hold time                                                                     1.0000            0.4362     6.7716
  data required time                                                                                                 6.7716
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7716
  data arrival time                                                                                                 -4.8559
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9157

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2969 
  total derate : arrival time                                                                             0.1282 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4251 

  slack (with derating applied) (VIOLATED)                                                               -1.9157 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4906 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[7] (in)                                                                4.2595                     2.2571 &   4.2571 f
  io_in[7] (net)                                         2   0.2518 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.2571 f
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.2701   0.9500   0.0000   0.1258 &   4.3829 f
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2530   0.9500            1.1284 &   5.5112 f
  mprj/buf_i[199] (net)                                  2   0.0248 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2530   0.9500   0.0000   0.0005 &   5.5117 f
  data arrival time                                                                                                  5.5117

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2601   1.0500   0.0000   0.6781 &   6.8849 r
  clock reconvergence pessimism                                                                           0.0000     6.8849
  clock uncertainty                                                                                       0.1000     6.9849
  library hold time                                                                     1.0000            0.4317     7.4166
  data required time                                                                                                 7.4166
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4166
  data arrival time                                                                                                 -5.5117
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9049

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3279 
  total derate : arrival time                                                                             0.0660 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3939 

  slack (with derating applied) (VIOLATED)                                                               -1.9049 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5110 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[9] (in)                                                            4.8710                     2.5796 &   4.5796 f
  wbs_adr_i[9] (net)                                     2   0.2897 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5796 f
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6886   4.8849   0.9500  -0.9939  -0.8938 &   3.6858 f
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2384   0.9500            1.1923 &   4.8781 f
  mprj/buf_i[41] (net)                                   2   0.0121 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0701   0.2384   0.9500  -0.0065  -0.0067 &   4.8714 f
  data arrival time                                                                                                  4.8714

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1474   1.0500   0.0000   0.0284 &   6.2353 r
  clock reconvergence pessimism                                                                           0.0000     6.2353
  clock uncertainty                                                                                       0.1000     6.3353
  library hold time                                                                     1.0000            0.4361     6.7714
  data required time                                                                                                 6.7714
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7714
  data arrival time                                                                                                 -4.8714
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9001

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2969 
  total derate : arrival time                                                                             0.1207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4176 

  slack (with derating applied) (VIOLATED)                                                               -1.9001 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4825 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[4] (in)                                                            4.9937                     2.6385 &   4.6385 f
  wbs_adr_i[4] (net)                                     2   0.2968 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6385 f
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4639   5.0094   0.9500  -0.9049  -0.7886 &   3.8499 f
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2252   0.9500            1.1949 &   5.0448 f
  mprj/buf_i[36] (net)                                   1   0.0068 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0068   0.2252   0.9500  -0.0006  -0.0005 &   5.0443 f
  data arrival time                                                                                                  5.0443

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1999   1.0500   0.0000   0.1986 &   6.4055 r
  clock reconvergence pessimism                                                                           0.0000     6.4055
  clock uncertainty                                                                                       0.1000     6.5055
  library hold time                                                                     1.0000            0.4382     6.9437
  data required time                                                                                                 6.9437
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9437
  data arrival time                                                                                                 -5.0443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8994

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3050 
  total derate : arrival time                                                                             0.1167 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4217 

  slack (with derating applied) (VIOLATED)                                                               -1.8994 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4777 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[31] (in)                                                               4.4884                     2.3720 &   4.3720 f
  io_in[31] (net)                                        2   0.2652 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.3720 f
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.5012   0.9500   0.0000   0.1422 &   4.5143 f
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2537   0.9500            1.1590 &   5.6733 f
  mprj/buf_i[223] (net)                                  2   0.0226 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0383   0.2537   0.9500  -0.0038  -0.0036 &   5.6697 f
  data arrival time                                                                                                  5.6697

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8307 &   7.0376 r
  clock reconvergence pessimism                                                                           0.0000     7.0376
  clock uncertainty                                                                                       0.1000     7.1376
  library hold time                                                                     1.0000            0.4315     7.5691
  data required time                                                                                                 7.5691
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5691
  data arrival time                                                                                                 -5.6697
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8994

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3351 
  total derate : arrival time                                                                             0.0687 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4038 

  slack (with derating applied) (VIOLATED)                                                               -1.8994 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4956 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[8] (in)                                                            4.4977                     2.3778 &   4.3778 f
  wbs_adr_i[8] (net)                                     2   0.2658 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3778 f
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2089   4.5104   0.9500  -0.7154  -0.6130 &   3.7648 f
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2339   0.9500            1.1389 &   4.9037 f
  mprj/buf_i[40] (net)                                   2   0.0132 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2339   0.9500   0.0000   0.0001 &   4.9039 f
  data arrival time                                                                                                  4.9039

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1474   1.0500   0.0000   0.0284 &   6.2353 r
  clock reconvergence pessimism                                                                           0.0000     6.2353
  clock uncertainty                                                                                       0.1000     6.3353
  library hold time                                                                     1.0000            0.4369     6.7723
  data required time                                                                                                 6.7723
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7723
  data arrival time                                                                                                 -4.9039
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8684

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2969 
  total derate : arrival time                                                                             0.1030 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3999 

  slack (with derating applied) (VIOLATED)                                                               -1.8684 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4685 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[6] (in)                                                            8.6734                     4.4151 &   6.4151 r
  wbs_adr_i[6] (net)                                     2   0.3000 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.4151 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.9775   8.6822   0.9500  -1.8198  -1.7573 &   4.6579 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2675   0.9500            0.1644 &   4.8222 r
  mprj/buf_i[38] (net)                                   2   0.0124 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0829   0.2675   0.9500  -0.0383  -0.0401 &   4.7822 r
  data arrival time                                                                                                  4.7822

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1488   1.0500   0.0000   0.0284 &   6.2353 r
  clock reconvergence pessimism                                                                           0.0000     6.2353
  clock uncertainty                                                                                       0.1000     6.3353
  library hold time                                                                     1.0000            0.2685     6.6038
  data required time                                                                                                 6.6038
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6038
  data arrival time                                                                                                 -4.7822
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8216

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2969 
  total derate : arrival time                                                                             0.1096 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4066 

  slack (with derating applied) (VIOLATED)                                                               -1.8216 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4151 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[33] (in)                                                               6.0602                     3.1877 &   5.1877 f
  io_in[33] (net)                                        2   0.3586 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.1877 f
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7315   6.0812   0.9500  -0.9889  -0.8198 &   4.3679 f
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2790   0.9500            1.3841 &   5.7520 f
  mprj/buf_i[225] (net)                                  2   0.0193 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2790   0.9500   0.0000   0.0003 &   5.7523 f
  data arrival time                                                                                                  5.7523

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8320 &   7.0388 r
  clock reconvergence pessimism                                                                           0.0000     7.0388
  clock uncertainty                                                                                       0.1000     7.1388
  library hold time                                                                     1.0000            0.4237     7.5626
  data required time                                                                                                 7.5626
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5626
  data arrival time                                                                                                 -5.7523
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8103

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3352 
  total derate : arrival time                                                                             0.1338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4690 

  slack (with derating applied) (VIOLATED)                                                               -1.8103 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3413 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[32] (in)                                                               5.7211                     2.9995 &   4.9995 f
  io_in[32] (net)                                        2   0.3381 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9995 f
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2872   5.7436   0.9500  -0.7401  -0.5674 &   4.4321 f
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2777   0.9500            1.3419 &   5.7740 f
  mprj/buf_i[224] (net)                                  2   0.0218 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0477   0.2777   0.9500  -0.0044  -0.0043 &   5.7697 f
  data arrival time                                                                                                  5.7697

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8326 &   7.0395 r
  clock reconvergence pessimism                                                                           0.0000     7.0395
  clock uncertainty                                                                                       0.1000     7.1395
  library hold time                                                                     1.0000            0.4241     7.5636
  data required time                                                                                                 7.5636
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5636
  data arrival time                                                                                                 -5.7697
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7940

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3352 
  total derate : arrival time                                                                             0.1189 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4541 

  slack (with derating applied) (VIOLATED)                                                               -1.7940 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3398 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            4.0797                     2.1611 &   4.1611 f
  wbs_dat_i[5] (net)                                     2   0.2410 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.1611 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.3069   4.0901   0.9500  -0.0525   0.0669 &   4.2280 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2049   0.9500            1.0549 &   5.2829 f
  mprj/buf_i[5] (net)                                    1   0.0062 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0243   0.2049   0.9500  -0.0021  -0.0022 &   5.2807 f
  data arrival time                                                                                                  5.2807

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1865   1.0500   0.0000   0.3126 &   6.5194 r
  clock reconvergence pessimism                                                                           0.0000     6.5194
  clock uncertainty                                                                                       0.1000     6.6194
  library hold time                                                                     1.0000            0.4412     7.0606
  data required time                                                                                                 7.0606
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0606
  data arrival time                                                                                                 -5.2807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7799

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3104 
  total derate : arrival time                                                                             0.0647 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3751 

  slack (with derating applied) (VIOLATED)                                                               -1.7799 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4048 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[2] (in)                                                            5.2910                     2.7877 &   4.7877 f
  wbs_adr_i[2] (net)                                     2   0.3130 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7877 f
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8535   5.3088   0.9500  -1.0777  -0.9536 &   3.8341 f
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2630   0.9500            1.2731 &   5.1073 f
  mprj/buf_i[34] (net)                                   2   0.0186 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0768   0.2630   0.9500  -0.0072  -0.0073 &   5.1000 f
  data arrival time                                                                                                  5.1000

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1841   1.0500   0.0000   0.1394 &   6.3463 r
  clock reconvergence pessimism                                                                           0.0000     6.3463
  clock uncertainty                                                                                       0.1000     6.4463
  library hold time                                                                     1.0000            0.4286     6.8749
  data required time                                                                                                 6.8749
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8749
  data arrival time                                                                                                 -5.1000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7749

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3022 
  total derate : arrival time                                                                             0.1306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4328 

  slack (with derating applied) (VIOLATED)                                                               -1.7749 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3421 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[3] (in)                                                            4.7930                     2.5308 &   4.5308 f
  wbs_sel_i[3] (net)                                     2   0.2832 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5308 f
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3959   4.8073   0.9500  -0.8055  -0.6943 &   3.8365 f
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2293   0.9500            1.1729 &   5.0094 f
  mprj/buf_i[233] (net)                                  2   0.0096 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2293   0.9500   0.0000   0.0001 &   5.0095 f
  data arrival time                                                                                                  5.0095

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.1474   1.0500   0.0000   0.0284 &   6.2353 r
  clock reconvergence pessimism                                                                           0.0000     6.2353
  clock uncertainty                                                                                       0.1000     6.3353
  library hold time                                                                     1.0000            0.4376     6.7729
  data required time                                                                                                 6.7729
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7729
  data arrival time                                                                                                 -5.0095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7634

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2969 
  total derate : arrival time                                                                             0.1100 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4069 

  slack (with derating applied) (VIOLATED)                                                               -1.7634 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3565 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            4.7552                     2.5092 &   4.5092 f
  wbs_dat_i[1] (net)                                     2   0.2810 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5092 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.1815   4.7701   0.9500  -0.6684  -0.5462 &   3.9630 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2216   0.9500            1.1602 &   5.1232 f
  mprj/buf_i[1] (net)                                    1   0.0072 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2216   0.9500   0.0000   0.0001 &   5.1232 f
  data arrival time                                                                                                  5.1232

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1833   1.0500   0.0000   0.1374 &   6.3443 r
  clock reconvergence pessimism                                                                           0.0000     6.3443
  clock uncertainty                                                                                       0.1000     6.4443
  library hold time                                                                     1.0000            0.4387     6.8830
  data required time                                                                                                 6.8830
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8830
  data arrival time                                                                                                 -5.1232
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7598

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3021 
  total derate : arrival time                                                                             0.1027 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4048 

  slack (with derating applied) (VIOLATED)                                                               -1.7598 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3550 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[5] (in)                                                                5.6727                     2.9997 &   4.9997 f
  io_in[5] (net)                                         2   0.3361 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.9997 f
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3103   5.6888   0.9500  -0.7779  -0.6318 &   4.3678 f
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2861   0.9500            1.3446 &   5.7124 f
  mprj/buf_i[197] (net)                                  2   0.0264 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0358   0.2862   0.9500  -0.0033  -0.0029 &   5.7095 f
  data arrival time                                                                                                  5.7095

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2580   1.0500   0.0000   0.6804 &   6.8873 r
  clock reconvergence pessimism                                                                           0.0000     6.8873
  clock uncertainty                                                                                       0.1000     6.9873
  library hold time                                                                     1.0000            0.4215     7.4088
  data required time                                                                                                 7.4088
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4088
  data arrival time                                                                                                 -5.7095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6993

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3280 
  total derate : arrival time                                                                             0.1196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4475 

  slack (with derating applied) (VIOLATED)                                                               -1.6993 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2518 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[3] (in)                                                            4.9222                     2.6016 &   4.6016 f
  wbs_dat_i[3] (net)                                     2   0.2926 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6016 f
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.3776   4.9372   0.9500  -0.8237  -0.7069 &   3.8947 f
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2203   0.9500            1.1805 &   5.0752 f
  mprj/buf_i[3] (net)                                    1   0.0057 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2203   0.9500   0.0000   0.0000 &   5.0753 f
  data arrival time                                                                                                  5.0753

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1474   1.0500   0.0000   0.0284 &   6.2353 r
  clock reconvergence pessimism                                                                           0.0000     6.2353
  clock uncertainty                                                                                       0.1000     6.3353
  library hold time                                                                     1.0000            0.4389     6.7742
  data required time                                                                                                 6.7742
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7742
  data arrival time                                                                                                 -5.0753
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6989

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2969 
  total derate : arrival time                                                                             0.1116 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4086 

  slack (with derating applied) (VIOLATED)                                                               -1.6989 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2904 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            4.6450                     2.4530 &   4.4530 f
  wbs_dat_i[0] (net)                                     2   0.2745 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4530 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.8319   4.6591   0.9500  -0.5032  -0.3785 &   4.0745 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2367   0.9500            1.1611 &   5.2357 f
  mprj/buf_i[0] (net)                                    2   0.0131 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0637   0.2367   0.9500  -0.0059  -0.0061 &   5.2296 f
  data arrival time                                                                                                  5.2296

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1833   1.0500   0.0000   0.1390 &   6.3459 r
  clock reconvergence pessimism                                                                           0.0000     6.3459
  clock uncertainty                                                                                       0.1000     6.4459
  library hold time                                                                     1.0000            0.4365     6.8824
  data required time                                                                                                 6.8824
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8824
  data arrival time                                                                                                 -5.2296
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6528

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3022 
  total derate : arrival time                                                                             0.0945 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3967 

  slack (with derating applied) (VIOLATED)                                                               -1.6528 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2562 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[6] (in)                                                                4.6220                     2.4509 &   4.4509 f
  io_in[6] (net)                                         2   0.2735 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.4509 f
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1450   4.6336   0.9500  -0.0119   0.1284 &   4.5793 f
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2607   0.9500            1.1837 &   5.7630 f
  mprj/buf_i[198] (net)                                  2   0.0247 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2607   0.9500   0.0000   0.0005 &   5.7636 f
  data arrival time                                                                                                  5.7636

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2587   1.0500   0.0000   0.6797 &   6.8865 r
  clock reconvergence pessimism                                                                           0.0000     6.8865
  clock uncertainty                                                                                       0.1000     6.9865
  library hold time                                                                     1.0000            0.4293     7.4159
  data required time                                                                                                 7.4159
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4159
  data arrival time                                                                                                 -5.7636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6523

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3279 
  total derate : arrival time                                                                             0.0703 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3983 

  slack (with derating applied) (VIOLATED)                                                               -1.6523 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2541 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            4.5677                     2.4146 &   4.4146 f
  wbs_adr_i[3] (net)                                     2   0.2700 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4146 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8766   4.5809   0.9500  -0.5197  -0.4019 &   4.0127 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2452   0.9500            1.1601 &   5.1728 f
  mprj/buf_i[35] (net)                                   2   0.0175 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0700   0.2452   0.9500  -0.0066  -0.0067 &   5.1661 f
  data arrival time                                                                                                  5.1661

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1664   1.0500   0.0000   0.0771 &   6.2840 r
  clock reconvergence pessimism                                                                           0.0000     6.2840
  clock uncertainty                                                                                       0.1000     6.3840
  library hold time                                                                     1.0000            0.4340     6.8180
  data required time                                                                                                 6.8180
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8180
  data arrival time                                                                                                 -5.1661
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6519

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2992 
  total derate : arrival time                                                                             0.0950 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3942 

  slack (with derating applied) (VIOLATED)                                                               -1.6519 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2577 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[2] (in)                                                            4.9993                     2.6341 &   4.6341 f
  wbs_dat_i[2] (net)                                     2   0.2969 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6341 f
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.2475   5.0164   0.9500  -0.7613  -0.6302 &   4.0040 f
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2607   0.9500            1.2331 &   5.2371 f
  mprj/buf_i[2] (net)                                    2   0.0206 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0515   0.2607   0.9500  -0.0046  -0.0045 &   5.2326 f
  data arrival time                                                                                                  5.2326

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1841   1.0500   0.0000   0.1394 &   6.3463 r
  clock reconvergence pessimism                                                                           0.0000     6.3463
  clock uncertainty                                                                                       0.1000     6.4463
  library hold time                                                                     1.0000            0.4293     6.8756
  data required time                                                                                                 6.8756
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8756
  data arrival time                                                                                                 -5.2326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3022 
  total derate : arrival time                                                                             0.1121 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4143 

  slack (with derating applied) (VIOLATED)                                                               -1.6430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2287 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[8] (in)                                                            4.4947                     2.3826 &   4.3826 f
  wbs_dat_i[8] (net)                                     2   0.2659 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3826 f
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.6817   4.5063   0.9500  -0.4079  -0.2937 &   4.0889 f
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2125   0.9500            1.1167 &   5.2056 f
  mprj/buf_i[8] (net)                                    1   0.0059 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0429   0.2125   0.9500  -0.0038  -0.0039 &   5.2017 f
  data arrival time                                                                                                  5.2017

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1474   1.0500   0.0000   0.0284 &   6.2353 r
  clock reconvergence pessimism                                                                           0.0000     6.2353
  clock uncertainty                                                                                       0.1000     6.3353
  library hold time                                                                     1.0000            0.4401     6.7754
  data required time                                                                                                 6.7754
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7754
  data arrival time                                                                                                 -5.2017
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5737

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2969 
  total derate : arrival time                                                                             0.0864 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3834 

  slack (with derating applied) (VIOLATED)                                                               -1.5737 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1903 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[2] (in)                                                            4.7559                     2.5102 &   4.5102 f
  wbs_sel_i[2] (net)                                     2   0.2810 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5102 f
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8526   4.7705   0.9500  -0.5293  -0.4016 &   4.1086 f
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2500   0.9500            1.1897 &   5.2983 f
  mprj/buf_i[232] (net)                                  2   0.0179 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0247   0.2500   0.9500  -0.0023  -0.0021 &   5.2962 f
  data arrival time                                                                                                  5.2962

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.1754   1.0500   0.0000   0.1081 &   6.3150 r
  clock reconvergence pessimism                                                                           0.0000     6.3150
  clock uncertainty                                                                                       0.1000     6.4150
  library hold time                                                                     1.0000            0.4326     6.8475
  data required time                                                                                                 6.8475
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8475
  data arrival time                                                                                                 -5.2962
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5513

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3007 
  total derate : arrival time                                                                             0.0973 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3980 

  slack (with derating applied) (VIOLATED)                                                               -1.5513 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1533 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[1] (in)                                                            4.0571                     2.1508 &   4.1508 f
  wbs_sel_i[1] (net)                                     2   0.2398 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.1508 f
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.0671   0.9500   0.0000   0.1221 &   4.2729 f
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2247   0.9500            1.0719 &   5.3448 f
  mprj/buf_i[231] (net)                                  2   0.0132 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0357   0.2247   0.9500  -0.0034  -0.0034 &   5.3414 f
  data arrival time                                                                                                  5.3414

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.1833   1.0500   0.0000   0.1371 &   6.3440 r
  clock reconvergence pessimism                                                                           0.0000     6.3440
  clock uncertainty                                                                                       0.1000     6.4440
  library hold time                                                                     1.0000            0.4383     6.8823
  data required time                                                                                                 6.8823
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8823
  data arrival time                                                                                                 -5.3414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5408

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3021 
  total derate : arrival time                                                                             0.0630 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3651 

  slack (with derating applied) (VIOLATED)                                                               -1.5408 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1757 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               4.9696                     2.6258 &   4.6258 f
  wbs_stb_i (net)                                        2   0.2954 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.6258 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8088   4.9852   0.9500  -0.4876  -0.3464 &   4.2795 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2260   0.9500            1.1925 &   5.4720 f
  mprj/buf_i[235] (net)                                  1   0.0072 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0287   0.2260   0.9500  -0.0027  -0.0027 &   5.4693 f
  data arrival time                                                                                                  5.4693

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.1959   1.0500   0.0000   0.1831 &   6.3900 r
  clock reconvergence pessimism                                                                           0.0000     6.3900
  clock uncertainty                                                                                       0.1000     6.4900
  library hold time                                                                     1.0000            0.4381     6.9281
  data required time                                                                                                 6.9281
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9281
  data arrival time                                                                                                 -5.4693
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3043 
  total derate : arrival time                                                                             0.0960 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4003 

  slack (with derating applied) (VIOLATED)                                                               -1.4588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0585 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[0] (in)                                                            5.1866                     2.7500 &   4.7500 f
  wbs_adr_i[0] (net)                                     2   0.3074 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7500 f
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1108   5.2008   0.9500  -0.6359  -0.5048 &   4.2453 f
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2344   0.9500            1.2292 &   5.4745 f
  mprj/buf_i[32] (net)                                   1   0.0086 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0770   0.2344   0.9500  -0.0070  -0.0072 &   5.4672 f
  data arrival time                                                                                                  5.4672

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1868   1.0500   0.0000   0.1493 &   6.3562 r
  clock reconvergence pessimism                                                                           0.0000     6.3562
  clock uncertainty                                                                                       0.1000     6.4562
  library hold time                                                                     1.0000            0.4369     6.8931
  data required time                                                                                                 6.8931
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8931
  data arrival time                                                                                                 -5.4672
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4259

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3027 
  total derate : arrival time                                                                             0.1054 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4081 

  slack (with derating applied) (VIOLATED)                                                               -1.4259 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0178 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[0] (in)                                                            4.2865                     2.2663 &   4.2663 f
  wbs_sel_i[0] (net)                                     2   0.2532 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2663 f
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2291   4.2985   0.9500  -0.0188   0.1158 &   4.3821 f
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2282   0.9500            1.1057 &   5.4877 f
  mprj/buf_i[230] (net)                                  2   0.0128 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0350   0.2282   0.9500  -0.0033  -0.0033 &   5.4844 f
  data arrival time                                                                                                  5.4844

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.1832   1.0500   0.0000   0.1414 &   6.3483 r
  clock reconvergence pessimism                                                                           0.0000     6.3483
  clock uncertainty                                                                                       0.1000     6.4483
  library hold time                                                                     1.0000            0.4378     6.8860
  data required time                                                                                                 6.8860
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8860
  data arrival time                                                                                                 -5.4844
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3023 
  total derate : arrival time                                                                             0.0664 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3687 

  slack (with derating applied) (VIOLATED)                                                               -1.4016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0329 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_cyc_i (in)                                                               4.4546                     2.3487 &   4.3487 f
  wbs_cyc_i (net)                                        2   0.2630 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.3487 f
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3336   4.4683   0.9500  -0.0361   0.1091 &   4.4577 f
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2202   0.9500            1.1195 &   5.5773 f
  mprj/buf_i[236] (net)                                  2   0.0088 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0143   0.2202   0.9500  -0.0012  -0.0011 &   5.5761 f
  data arrival time                                                                                                  5.5761

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.1968   1.0500   0.0000   0.1865 &   6.3934 r
  clock reconvergence pessimism                                                                           0.0000     6.3934
  clock uncertainty                                                                                       0.1000     6.4934
  library hold time                                                                     1.0000            0.4390     6.9323
  data required time                                                                                                 6.9323
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9323
  data arrival time                                                                                                 -5.5761
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3562

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3044 
  total derate : arrival time                                                                             0.0685 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3730 

  slack (with derating applied) (VIOLATED)                                                               -1.3562 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9832 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[4] (in)                                                                5.0633                     2.6595 &   4.6595 f
  io_in[4] (net)                                         2   0.2992 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.6595 f
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.0820   0.9500   0.0000   0.1854 &   4.8448 f
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2677   0.9500            1.2492 &   6.0941 f
  mprj/buf_i[196] (net)                                  2   0.0234 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2677   0.9500   0.0000   0.0004 &   6.0945 f
  data arrival time                                                                                                  6.0945

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2577   1.0500   0.0000   0.6807 &   6.8876 r
  clock reconvergence pessimism                                                                           0.0000     6.8876
  clock uncertainty                                                                                       0.1000     6.9876
  library hold time                                                                     1.0000            0.4272     7.4148
  data required time                                                                                                 7.4148
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4148
  data arrival time                                                                                                 -6.0945
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3203

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3280 
  total derate : arrival time                                                                             0.0755 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4035 

  slack (with derating applied) (VIOLATED)                                                               -1.3203 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9168 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[3] (in)                                                                5.1463                     2.6983 &   4.6983 f
  io_in[3] (net)                                         2   0.3040 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.6983 f
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.1664   0.9500   0.0000   0.1965 &   4.8948 f
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2695   0.9500            1.2620 &   6.1568 f
  mprj/buf_i[195] (net)                                  2   0.0233 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2695   0.9500   0.0000   0.0004 &   6.1573 f
  data arrival time                                                                                                  6.1573

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2567   1.0500   0.0000   0.6817 &   6.8885 r
  clock reconvergence pessimism                                                                           0.0000     6.8885
  clock uncertainty                                                                                       0.1000     6.9885
  library hold time                                                                     1.0000            0.4266     7.4152
  data required time                                                                                                 7.4152
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4152
  data arrival time                                                                                                 -6.1573
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3280 
  total derate : arrival time                                                                             0.0768 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4048 

  slack (with derating applied) (VIOLATED)                                                               -1.2579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8531 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[34] (in)                                                               5.4468                     2.8478 &   4.8478 f
  io_in[34] (net)                                        2   0.3215 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.8478 f
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.4706   0.9500   0.0000   0.2181 &   5.0659 f
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2731   0.9500            1.3039 &   6.3698 f
  mprj/buf_i[226] (net)                                  2   0.0221 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2731   0.9500   0.0000   0.0004 &   6.3702 f
  data arrival time                                                                                                  6.3702

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8314 &   7.0383 r
  clock reconvergence pessimism                                                                           0.0000     7.0383
  clock uncertainty                                                                                       0.1000     7.1383
  library hold time                                                                     1.0000            0.4255     7.5638
  data required time                                                                                                 7.5638
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5638
  data arrival time                                                                                                 -6.3702
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1936

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3352 
  total derate : arrival time                                                                             0.0801 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4153 

  slack (with derating applied) (VIOLATED)                                                               -1.1936 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7783 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_we_i (in)                                                                4.9931                     2.6569 &   4.6569 f
  wbs_we_i (net)                                         2   0.2963 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.6569 f
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4992   5.0043   0.9500  -0.1698  -0.0301 &   4.6268 f
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2295   0.9500            1.1987 &   5.8254 f
  mprj/buf_i[234] (net)                                  1   0.0083 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0192   0.2295   0.9500  -0.0016  -0.0016 &   5.8239 f
  data arrival time                                                                                                  5.8239

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.1925   1.0500   0.0000   0.1704 &   6.3773 r
  clock reconvergence pessimism                                                                           0.0000     6.3773
  clock uncertainty                                                                                       0.1000     6.4773
  library hold time                                                                     1.0000            0.4376     6.9149
  data required time                                                                                                 6.9149
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9149
  data arrival time                                                                                                 -5.8239
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0910

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3037 
  total derate : arrival time                                                                             0.0795 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3831 

  slack (with derating applied) (VIOLATED)                                                               -1.0910 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7079 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[2] (in)                                                                5.4016                     2.8237 &   4.8237 f
  io_in[2] (net)                                         2   0.3189 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.8237 f
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.4250   0.9500   0.0000   0.2186 &   5.0423 f
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2787   0.9500            1.3045 &   6.3468 f
  mprj/buf_i[194] (net)                                  2   0.0253 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2787   0.9500   0.0000   0.0005 &   6.3473 f
  data arrival time                                                                                                  6.3473

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2559   1.0500   0.0000   0.6825 &   6.8893 r
  clock reconvergence pessimism                                                                           0.0000     6.8893
  clock uncertainty                                                                                       0.1000     6.9893
  library hold time                                                                     1.0000            0.4238     7.4132
  data required time                                                                                                 7.4132
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4132
  data arrival time                                                                                                 -6.3473
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0659

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3281 
  total derate : arrival time                                                                             0.0802 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4083 

  slack (with derating applied) (VIOLATED)                                                               -1.0659 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6576 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[35] (in)                                                               5.6815                     2.9622 &   4.9622 f
  io_in[35] (net)                                        2   0.3352 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9622 f
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.7084   0.9500   0.0000   0.2399 &   5.2020 f
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2840   0.9500            1.3446 &   6.5466 f
  mprj/buf_i[227] (net)                                  2   0.0252 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0021   0.2840   0.9500  -0.0002   0.0002 &   6.5468 f
  data arrival time                                                                                                  6.5468

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8292 &   7.0361 r
  clock reconvergence pessimism                                                                           0.0000     7.0361
  clock uncertainty                                                                                       0.1000     7.1361
  library hold time                                                                     1.0000            0.4222     7.5583
  data required time                                                                                                 7.5583
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5583
  data arrival time                                                                                                 -6.5468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0115

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3351 
  total derate : arrival time                                                                             0.0834 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4185 

  slack (with derating applied) (VIOLATED)                                                               -1.0115 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5930 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[1] (in)                                                                5.7527                     2.9968 &   4.9968 f
  io_in[1] (net)                                         2   0.3394 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.9968 f
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3347   5.7807   0.9500  -0.0275   0.2184 &   5.2153 f
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2788   0.9500            1.3476 &   6.5629 f
  mprj/buf_i[193] (net)                                  2   0.0220 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2788   0.9500   0.0000   0.0004 &   6.5633 f
  data arrival time                                                                                                  6.5633

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2544   1.0500   0.0000   0.6837 &   6.8906 r
  clock reconvergence pessimism                                                                           0.0000     6.8906
  clock uncertainty                                                                                       0.1000     6.9906
  library hold time                                                                     1.0000            0.4238     7.4144
  data required time                                                                                                 7.4144
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4144
  data arrival time                                                                                                 -6.5633
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8511

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3281 
  total derate : arrival time                                                                             0.0853 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4135 

  slack (with derating applied) (VIOLATED)                                                               -0.8511 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4376 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[0] (in)                                                                7.1195                     3.7309 &   5.7309 f
  io_in[0] (net)                                         2   0.4221 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.7309 f
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3409   7.1491   0.9500  -0.8228  -0.5666 &   5.1643 f
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2903   0.9500            1.5256 &   6.6899 f
  mprj/buf_i[192] (net)                                  2   0.0153 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2903   0.9500   0.0000   0.0002 &   6.6901 f
  data arrival time                                                                                                  6.6901

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2544   1.0500   0.0000   0.6837 &   6.8906 r
  clock reconvergence pessimism                                                                           0.0000     6.8906
  clock uncertainty                                                                                       0.1000     6.9906
  library hold time                                                                     1.0000            0.4202     7.4108
  data required time                                                                                                 7.4108
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4108
  data arrival time                                                                                                 -6.6901
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3281 
  total derate : arrival time                                                                             0.1371 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4652 

  slack (with derating applied) (VIOLATED)                                                               -0.7207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2554 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[37] (in)                                                               6.1897                     3.2095 &   5.2095 f
  io_in[37] (net)                                        2   0.3645 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.2095 f
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.2254   0.9500   0.0000   0.2895 &   5.4989 f
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3119   0.9500            1.4380 &   6.9369 f
  mprj/buf_i[229] (net)                                  2   0.0338 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3119   0.9500   0.0000   0.0010 &   6.9379 f
  data arrival time                                                                                                  6.9379

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8227 &   7.0296 r
  clock reconvergence pessimism                                                                           0.0000     7.0296
  clock uncertainty                                                                                       0.1000     7.1296
  library hold time                                                                     1.0000            0.4136     7.5432
  data required time                                                                                                 7.5432
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5432
  data arrival time                                                                                                 -6.9379
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6054

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3347 
  total derate : arrival time                                                                             0.0910 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4257 

  slack (with derating applied) (VIOLATED)                                                               -0.6054 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1797 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               7.8869                     4.0868 &   6.0868 f
  io_in[36] (net)                                        2   0.4654 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.0868 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   7.9375   0.9500   0.0000   0.3644 &   6.4512 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3438   0.9500            1.6799 &   8.1311 f
  mprj/buf_i[228] (net)                                  2   0.0327 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3438   0.9500   0.0000   0.0008 &   8.1319 f
  data arrival time                                                                                                  8.1319

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8228 &   7.0296 r
  clock reconvergence pessimism                                                                           0.0000     7.0296
  clock uncertainty                                                                                       0.1000     7.1296
  library hold time                                                                     1.0000            0.4038     7.5335
  data required time                                                                                                 7.5335
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5335
  data arrival time                                                                                                 -8.1319
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5985

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3347 
  total derate : arrival time                                                                             0.1076 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4424 

  slack (with derating applied) (MET)                                                                     0.5985 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0409 



1
