###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID eecs2420p06.engin.umich.edu)
#  Generated on:      Fri Mar 24 00:08:13 2023
#  Design:            PE_top
#  Command:           report_timing -max_paths 1000 > ${REPORT_PATH}/full_setup_timing.rpt
###############################################################
Path 1: MET Setup Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/D                         
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG438_S3/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.081
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.274
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |             |       |   0.005 |    0.058 | 
     | 0/clk_r_REG438_S3                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.298 |   0.303 |    0.355 | 
     | 0/clk_r_REG438_S3                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 v -> Y ^ | OAI21X1TR   | 0.155 |   0.458 |    0.511 | 
     | 0/U103                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | NAND2BX1TR  | 0.052 |   0.510 |    0.562 | 
     | 0/U43                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | AND2X2TR    | 0.100 |   0.610 |    0.662 | 
     | 0/U15                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NAND2X2TR   | 0.056 |   0.666 |    0.718 | 
     | 0/U79                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y ^  | XNOR2X4TR   | 0.055 |   0.721 |    0.773 | 
     | 0/U30                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y ^  | AND2X6TR    | 0.082 |   0.802 |    0.854 | 
     | 0/U29                                              |             |             |       |         |          | 
     | adder0/U62                                         | A ^ -> S ^  | ADDFHX4TR   | 0.181 |   0.983 |    1.035 | 
     | adder0/U44                                         | B0 ^ -> Y v | OAI21X4TR   | 0.034 |   1.017 |    1.069 | 
     | adder0/U43                                         | B0 v -> Y ^ | OAI2BB1X4TR | 0.042 |   1.059 |    1.111 | 
     | adder0/U47                                         | CI ^ -> S v | ADDFHX4TR   | 0.135 |   1.194 |    1.246 | 
     | adder0/U15                                         | A v -> Y v  | OR2X4TR     | 0.080 |   1.274 |    1.327 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4          | D v         | DFFQX1TR    | 0.000 |   1.274 |    1.327 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin adder0/clk_r_REG74_S1/CK 
Endpoint:   adder0/clk_r_REG74_S1/D                                             
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG445_S3/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.051
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.353
- Arrival Time                  1.298
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^         |             |       |   0.002 |    0.057 | 
     | 0/clk_r_REG445_S3                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v  | DFFQX2TR    | 0.327 |   0.330 |    0.385 | 
     | 0/clk_r_REG445_S3                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^   | NOR3X4TR    | 0.080 |   0.410 |    0.465 | 
     | 0/U84                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v   | NOR2X1TR    | 0.051 |   0.460 |    0.515 | 
     | 0/U85                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v   | XOR2X2TR    | 0.076 |   0.537 |    0.592 | 
     | 0/U86                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v   | OR2X2TR     | 0.105 |   0.642 |    0.697 | 
     | 0/U87                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v   | OR2X2TR     | 0.108 |   0.750 |    0.805 | 
     | 0/U88                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^   | CLKINVX4TR  | 0.036 |   0.786 |    0.841 | 
     | 0/U89                                              |              |             |       |         |          | 
     | adder0/U56                                         | CI ^ -> CO ^ | ADDFHX4TR   | 0.107 |   0.893 |    0.948 | 
     | adder0/U58                                         | B ^ -> S v   | ADDFHX4TR   | 0.138 |   1.031 |    1.086 | 
     | adder0/U41                                         | A v -> Y ^   | INVX4TR     | 0.040 |   1.071 |    1.126 | 
     | adder0/U40                                         | B ^ -> Y v   | NAND2X4TR   | 0.031 |   1.102 |    1.157 | 
     | adder0/U39                                         | A v -> Y ^   | NAND2X4TR   | 0.037 |   1.139 |    1.194 | 
     | adder0/U36                                         | A ^ -> Y ^   | XNOR2X4TR   | 0.051 |   1.189 |    1.244 | 
     | adder0/U63                                         | A ^ -> Y ^   | CLKAND2X3TR | 0.109 |   1.298 |    1.353 | 
     | adder0/clk_r_REG74_S1                              | D ^          | DFFHQX4TR   | 0.000 |   1.298 |    1.353 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin adder0/clk_r_REG73_S1/CK 
Endpoint:   adder0/clk_r_REG73_S1/D                                             
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG445_S3/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.245
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |            |       |   0.002 |    0.059 | 
     | 0/clk_r_REG445_S3                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX2TR   | 0.327 |   0.330 |    0.386 | 
     | 0/clk_r_REG445_S3                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | NOR3X4TR   | 0.080 |   0.410 |    0.466 | 
     | 0/U84                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR   | 0.051 |   0.460 |    0.517 | 
     | 0/U85                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | XOR2X2TR   | 0.076 |   0.537 |    0.593 | 
     | 0/U86                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | OR2X2TR    | 0.105 |   0.642 |    0.698 | 
     | 0/U87                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | OR2X2TR    | 0.108 |   0.750 |    0.806 | 
     | 0/U88                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | CLKINVX4TR | 0.036 |   0.786 |    0.842 | 
     | 0/U89                                              |             |            |       |         |          | 
     | adder0/U56                                         | CI ^ -> S v | ADDFHX4TR  | 0.132 |   0.918 |    0.974 | 
     | adder0/U12                                         | A v -> Y ^  | NOR2X2TR   | 0.078 |   0.996 |    1.052 | 
     | adder0/U51                                         | A ^ -> Y v  | INVX2TR    | 0.026 |   1.022 |    1.079 | 
     | adder0/U52                                         | A v -> Y ^  | NAND2X1TR  | 0.048 |   1.070 |    1.126 | 
     | adder0/U53                                         | A ^ -> Y ^  | XOR2X1TR   | 0.078 |   1.148 |    1.204 | 
     | adder0/U54                                         | A ^ -> Y ^  | AND2X2TR   | 0.098 |   1.245 |    1.302 | 
     | adder0/clk_r_REG73_S1                              | D ^         | DFFQX1TR   | 0.000 |   1.245 |    1.302 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG139_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG139_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG143_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.121
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.285
- Arrival Time                  1.228
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^        |           |       |   0.002 |    0.060 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^ -> Q ^ | DFFQX1TR  | 0.615 |   0.617 |    0.674 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.163 |   0.780 |    0.838 | 
     | 0/U9                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.167 |   0.947 |    1.005 | 
     | 0/U65                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.121 |   1.069 |    1.126 | 
     | 0/U66                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.159 |   1.228 |    1.285 | 
     | 0/U196                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.228 |    1.285 | 
     | 0/clk_r_REG139_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D                         
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG614_S3/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.082
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.267
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |           |       |   0.004 |    0.062 | 
     | 0/clk_r_REG614_S3                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX2TR  | 0.328 |   0.332 |    0.390 | 
     | 0/clk_r_REG614_S3                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | NOR3X4TR  | 0.079 |   0.412 |    0.470 | 
     | 0/U35                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR  | 0.042 |   0.454 |    0.512 | 
     | 0/U120                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | XOR2X1TR  | 0.087 |   0.541 |    0.599 | 
     | 0/U121                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X2TR  | 0.034 |   0.575 |    0.633 | 
     | 0/U122                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v  | AND2X4TR  | 0.094 |   0.669 |    0.727 | 
     | 0/U13                                              |             |           |       |         |          | 
     | adder0/U56                                         | A v -> CO v | ADDFHX4TR | 0.189 |   0.858 |    0.916 | 
     | adder0/U58                                         | B v -> CO v | ADDFHX4TR | 0.150 |   1.008 |    1.066 | 
     | adder0/U18                                         | B v -> CO v | ADDFHX2TR | 0.150 |   1.158 |    1.216 | 
     | adder0/U10                                         | B v -> Y v  | OR2X2TR   | 0.109 |   1.267 |    1.325 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4          | D v         | DFFQX1TR  | 0.000 |   1.267 |    1.325 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin accumulation0/clk_r_REG56_S2/CK 
Endpoint:   accumulation0/clk_r_REG56_S2/D              (v) checked with  
leading edge of 'clk'
Beginpoint: adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.083
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  1.264
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                           |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+-----------+-------+---------+----------| 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4 | CK ^        |           |       |   0.008 |    0.066 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4 | CK ^ -> Q v | DFFQX4TR  | 0.287 |   0.295 |    0.353 | 
     | adder0/U74                                | A v -> Y ^  | INVX2TR   | 0.034 |   0.329 |    0.387 | 
     | adder0/U75                                | A ^ -> Y v  | NAND2X1TR | 0.044 |   0.374 |    0.432 | 
     | adder0/U76                                | A v -> Y v  | XOR2X4TR  | 0.075 |   0.448 |    0.506 | 
     | adder0/U46                                | A v -> Y v  | AND2X4TR  | 0.080 |   0.528 |    0.586 | 
     | accumulation0/U36                         | A v -> Y ^  | NOR2X2TR  | 0.089 |   0.617 |    0.675 | 
     | accumulation0/U37                         | B ^ -> Y v  | NOR2X2TR  | 0.043 |   0.661 |    0.719 | 
     | accumulation0/U42                         | A0 v -> Y ^ | AOI21X2TR | 0.107 |   0.767 |    0.826 | 
     | accumulation0/U45                         | A0 ^ -> Y v | OAI21X2TR | 0.062 |   0.829 |    0.887 | 
     | accumulation0/U32                         | A0 v -> Y ^ | AOI21X4TR | 0.090 |   0.919 |    0.978 | 
     | accumulation0/U30                         | A0 ^ -> Y v | OAI21X4TR | 0.041 |   0.960 |    1.018 | 
     | accumulation0/U52                         | A v -> Y v  | XNOR2X4TR | 0.066 |   1.026 |    1.084 | 
     | accumulation0/U54                         | A v -> Y v  | AND2X6TR  | 0.072 |   1.098 |    1.156 | 
     | accumulation0/U10                         | A v -> Y v  | AND2X4TR  | 0.065 |   1.163 |    1.221 | 
     | accumulation0/U59                         | A1 v -> Y v | AO22X4TR  | 0.101 |   1.264 |    1.322 | 
     | accumulation0/clk_r_REG56_S2              | D v         | DFFQX1TR  | 0.000 |   1.264 |    1.322 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin accumulation0/clk_r_REG60_S2/CK 
Endpoint:   accumulation0/clk_r_REG60_S2/D              (v) checked with  
leading edge of 'clk'
Beginpoint: adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.258
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                           |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+-----------+-------+---------+----------| 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4 | CK ^        |           |       |   0.008 |    0.066 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4 | CK ^ -> Q v | DFFQX4TR  | 0.287 |   0.295 |    0.353 | 
     | adder0/U74                                | A v -> Y ^  | INVX2TR   | 0.034 |   0.329 |    0.388 | 
     | adder0/U75                                | A ^ -> Y v  | NAND2X1TR | 0.044 |   0.374 |    0.432 | 
     | adder0/U76                                | A v -> Y v  | XOR2X4TR  | 0.075 |   0.448 |    0.507 | 
     | adder0/U46                                | A v -> Y v  | AND2X4TR  | 0.080 |   0.528 |    0.587 | 
     | accumulation0/U36                         | A v -> Y ^  | NOR2X2TR  | 0.089 |   0.617 |    0.676 | 
     | accumulation0/U37                         | B ^ -> Y v  | NOR2X2TR  | 0.043 |   0.661 |    0.719 | 
     | accumulation0/U42                         | A0 v -> Y ^ | AOI21X2TR | 0.107 |   0.767 |    0.826 | 
     | accumulation0/U45                         | A0 ^ -> Y v | OAI21X2TR | 0.062 |   0.829 |    0.888 | 
     | accumulation0/U12                         | A v -> Y v  | XNOR2X1TR | 0.095 |   0.925 |    0.983 | 
     | accumulation0/U72                         | A v -> Y v  | AND2X2TR  | 0.099 |   1.023 |    1.082 | 
     | accumulation0/U11                         | A v -> Y v  | AND2X2TR  | 0.078 |   1.101 |    1.160 | 
     | accumulation0/U76                         | A1 v -> Y v | AO22X1TR  | 0.157 |   1.258 |    1.317 | 
     | accumulation0/clk_r_REG60_S2              | D v         | DFFQX1TR  | 0.000 |   1.258 |    1.317 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D                         
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG614_S3/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.242
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^         |             |       |   0.004 |    0.063 | 
     | 0/clk_r_REG614_S3                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^  | DFFQX2TR    | 0.300 |   0.305 |    0.364 | 
     | 0/clk_r_REG614_S3                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v   | NOR3X4TR    | 0.039 |   0.343 |    0.402 | 
     | 0/U35                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^  | OAI21X2TR   | 0.116 |   0.460 |    0.519 | 
     | 0/U84                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y ^   | AND2X4TR    | 0.093 |   0.553 |    0.612 | 
     | 0/U40                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v   | INVX2TR     | 0.022 |   0.575 |    0.634 | 
     | 0/U124                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^   | NAND2X1TR   | 0.068 |   0.643 |    0.702 | 
     | 0/U29                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v  | AOI21X2TR   | 0.050 |   0.693 |    0.752 | 
     | 0/U127                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y v   | XOR2X1TR    | 0.098 |   0.790 |    0.849 | 
     | 0/U30                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^   | NOR2X2TR    | 0.114 |   0.905 |    0.964 | 
     | 0/U41                                              |              |             |       |         |          | 
     | adder0/U21                                         | A1N ^ -> Y ^ | OAI2BB1X1TR | 0.112 |   1.016 |    1.075 | 
     | adder0/U11                                         | AN ^ -> Y ^  | NAND2BX2TR  | 0.080 |   1.096 |    1.155 | 
     | adder0/U27                                         | A ^ -> Y ^   | XOR2X4TR    | 0.055 |   1.151 |    1.210 | 
     | adder0/U24                                         | B ^ -> Y ^   | XOR2X2TR    | 0.091 |   1.242 |    1.301 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4          | D ^          | DFFQX4TR    | 0.000 |   1.242 |    1.301 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/
clk_r_REG669_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG669_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.119
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.285
- Arrival Time                  1.225
= Slack Time                    0.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.190 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.303 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.355 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR  | 0.054 |   0.350 |    0.410 | 
     | CEDFE_OFC72_pe_in_pk_rdb_addr__0                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U31 | B ^ -> Y ^              | OR2X2TR     | 0.076 |   0.426 |    0.485 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX4TR  | 0.101 |   0.527 |    0.586 | 
     | CEDFE_OFC73_n1                                     |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | A0 v -> Y ^             | AOI22X1TR   | 0.101 |   0.628 |    0.687 | 
     | 1                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U40 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.069 |   0.697 |    0.756 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | C0 v -> Y ^             | AOI211X1TR  | 0.185 |   0.882 |    0.941 | 
     | 2                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | C ^ -> Y v              | NOR3X2TR    | 0.075 |   0.956 |    1.016 | 
     | 3                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | A v -> Y v              | AND2X6TR    | 0.099 |   1.055 |    1.114 | 
     | 4                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U17 | B0 v -> Y ^             | AOI22X1TR   | 0.170 |   1.225 |    1.285 | 
     | 6                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.225 |    1.285 | 
     | _r_REG669_S2                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG302_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.237
= Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.015 |    0.074 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.368 |   0.383 |    0.442 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | AOI32X1TR  | 0.438 |   0.821 |    0.880 | 
     | 8                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.144 |   0.965 |    1.024 | 
     | 0/U92                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR  | 0.194 |   1.159 |    1.219 | 
     | 0/U192                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR  | 0.078 |   1.237 |    1.297 | 
     | 0/U214                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.237 |    1.297 | 
     | 0/clk_r_REG302_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG666_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG666_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.121
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.283
- Arrival Time                  1.220
= Slack Time                    0.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.194 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.307 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.359 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR  | 0.054 |   0.350 |    0.413 | 
     | CEDFE_OFC72_pe_in_pk_rdb_addr__0                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U31 | B ^ -> Y ^              | OR2X2TR     | 0.076 |   0.426 |    0.489 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX4TR  | 0.101 |   0.527 |    0.590 | 
     | CEDFE_OFC73_n1                                     |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | A0 v -> Y ^             | AOI22X1TR   | 0.101 |   0.628 |    0.691 | 
     | 1                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U40 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.069 |   0.697 |    0.760 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | C0 v -> Y ^             | AOI211X1TR  | 0.185 |   0.882 |    0.945 | 
     | 2                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | C ^ -> Y v              | NOR3X2TR    | 0.075 |   0.956 |    1.019 | 
     | 3                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | A v -> Y v              | AND2X6TR    | 0.099 |   1.055 |    1.118 | 
     | 4                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U18 | B0 v -> Y ^             | AOI22X1TR   | 0.165 |   1.220 |    1.283 | 
     | 5                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.220 |    1.283 | 
     | _r_REG666_S2                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG289_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG289_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.233
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.015 |    0.078 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.368 |   0.383 |    0.446 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | AOI32X1TR  | 0.438 |   0.821 |    0.885 | 
     | 8                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.144 |   0.965 |    1.029 | 
     | 0/U92                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR  | 0.186 |   1.151 |    1.215 | 
     | 0/U184                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B1 ^ -> Y v | OAI22X1TR  | 0.082 |   1.233 |    1.296 | 
     | 0/U216                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.233 |    1.297 | 
     | 0/clk_r_REG289_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG296_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG296_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG300_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.261
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^        |          |       |   0.003 |    0.067 | 
     | 0_S1                                               |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^ -> Q ^ | DFFQX1TR | 0.539 |   0.542 |    0.606 | 
     | 0_S1                                               |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR  | 0.157 |   0.699 |    0.763 | 
     | 0/U54                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B1 v -> Y v | AO22X1TR | 0.348 |   1.047 |    1.111 | 
     | 0/U29                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 v -> Y v | AO21X1TR | 0.214 |   1.261 |    1.325 | 
     | 0/U1                                               |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   1.261 |    1.325 | 
     | 0/clk_r_REG296_S2                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG135_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG135_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG143_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.118
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.287
- Arrival Time                  1.222
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^        |           |       |   0.002 |    0.068 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^ -> Q ^ | DFFQX1TR  | 0.615 |   0.617 |    0.682 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.163 |   0.780 |    0.845 | 
     | 0/U9                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.167 |   0.947 |    1.013 | 
     | 0/U65                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.121 |   1.069 |    1.134 | 
     | 0/U66                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.153 |   1.222 |    1.287 | 
     | 0/U206                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.222 |    1.287 | 
     | 0/clk_r_REG135_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG137_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG137_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG143_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.118
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.288
- Arrival Time                  1.223
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^        |           |       |   0.002 |    0.068 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^ -> Q ^ | DFFQX1TR  | 0.615 |   0.617 |    0.682 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.163 |   0.780 |    0.846 | 
     | 0/U9                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.167 |   0.947 |    1.013 | 
     | 0/U65                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.121 |   1.069 |    1.134 | 
     | 0/U66                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.154 |   1.222 |    1.288 | 
     | 0/U200                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.223 |    1.288 | 
     | 0/clk_r_REG137_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin accumulation0/clk_r_REG58_S2/CK 
Endpoint:   accumulation0/clk_r_REG58_S2/D              (^) checked with  
leading edge of 'clk'
Beginpoint: adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.239
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                           |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+-----------+-------+---------+----------| 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4 | CK ^        |           |       |   0.008 |    0.073 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4 | CK ^ -> Q v | DFFQX4TR  | 0.287 |   0.295 |    0.360 | 
     | adder0/U74                                | A v -> Y ^  | INVX2TR   | 0.034 |   0.329 |    0.395 | 
     | adder0/U75                                | A ^ -> Y v  | NAND2X1TR | 0.044 |   0.374 |    0.439 | 
     | adder0/U76                                | A v -> Y v  | XOR2X4TR  | 0.075 |   0.448 |    0.514 | 
     | adder0/U46                                | A v -> Y v  | AND2X4TR  | 0.080 |   0.528 |    0.594 | 
     | accumulation0/U36                         | A v -> Y ^  | NOR2X2TR  | 0.089 |   0.617 |    0.683 | 
     | accumulation0/U37                         | B ^ -> Y v  | NOR2X2TR  | 0.043 |   0.661 |    0.726 | 
     | accumulation0/U42                         | A0 v -> Y ^ | AOI21X2TR | 0.107 |   0.767 |    0.833 | 
     | accumulation0/U45                         | A0 ^ -> Y v | OAI21X2TR | 0.062 |   0.829 |    0.895 | 
     | accumulation0/U32                         | A0 v -> Y ^ | AOI21X4TR | 0.090 |   0.919 |    0.985 | 
     | accumulation0/U31                         | B ^ -> Y ^  | XOR2X2TR  | 0.101 |   1.021 |    1.086 | 
     | accumulation0/U33                         | A ^ -> Y ^  | AND2X6TR  | 0.078 |   1.099 |    1.165 | 
     | accumulation0/U29                         | A ^ -> Y ^  | AND2X2TR  | 0.072 |   1.171 |    1.237 | 
     | accumulation0/U67                         | A1 ^ -> Y ^ | AO22X4TR  | 0.068 |   1.239 |    1.305 | 
     | accumulation0/clk_r_REG58_S2              | D ^         | DFFQX1TR  | 0.000 |   1.239 |    1.305 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG93_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG93_S4/D                         
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG438_S3/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  1.237
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |             |       |   0.005 |    0.074 | 
     | 0/clk_r_REG438_S3                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.298 |   0.303 |    0.371 | 
     | 0/clk_r_REG438_S3                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 v -> Y ^ | OAI21X1TR   | 0.155 |   0.458 |    0.527 | 
     | 0/U103                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | NAND2BX1TR  | 0.052 |   0.510 |    0.578 | 
     | 0/U43                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | AND2X2TR    | 0.100 |   0.610 |    0.678 | 
     | 0/U15                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NAND2X2TR   | 0.056 |   0.666 |    0.734 | 
     | 0/U79                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y ^  | XNOR2X4TR   | 0.055 |   0.721 |    0.789 | 
     | 0/U30                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y ^  | AND2X6TR    | 0.082 |   0.802 |    0.870 | 
     | 0/U29                                              |             |             |       |         |          | 
     | adder0/U62                                         | A ^ -> S ^  | ADDFHX4TR   | 0.181 |   0.983 |    1.051 | 
     | adder0/U44                                         | B0 ^ -> Y v | OAI21X4TR   | 0.034 |   1.017 |    1.085 | 
     | adder0/U43                                         | B0 v -> Y ^ | OAI2BB1X4TR | 0.042 |   1.059 |    1.127 | 
     | adder0/U47                                         | CI ^ -> S v | ADDFHX4TR   | 0.135 |   1.194 |    1.262 | 
     | adder0/U64                                         | A v -> Y ^  | NAND2X1TR   | 0.043 |   1.237 |    1.306 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG93_S4          | D ^         | DFFQX1TR    | 0.000 |   1.237 |    1.306 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG162_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG162_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.118
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  1.225
= Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.237 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.313 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.381 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.057 |   0.368 |    0.438 | 
     | CEDFE_OFC71_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U58 | A v -> Y ^              | NOR2X2TR   | 0.331 |   0.699 |    0.769 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U56 | A0 ^ -> Y v             | AOI21X1TR  | 0.077 |   0.776 |    0.846 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U26 | A v -> Y v              | AND3X2TR   | 0.125 |   0.901 |    0.971 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U35 | C v -> Y ^              | NOR3X2TR   | 0.118 |   1.019 |    1.089 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | A ^ -> Y ^              | AND2X4TR   | 0.122 |   1.141 |    1.211 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | B0 ^ -> Y v             | AOI22X1TR  | 0.085 |   1.225 |    1.296 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.225 |    1.296 | 
     | _r_REG162_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG500_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.120
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.287
- Arrival Time                  1.216
= Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.202 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.315 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.367 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR  | 0.065 |   0.361 |    0.433 | 
     | CEDFE_OFC70_pe_in_pk_rdb_addr__0                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U44 | B ^ -> Y v              | NOR2X4TR    | 0.054 |   0.416 |    0.487 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR  | 0.186 |   0.601 |    0.673 | 
     | CEDFE_OFC75_n29                                    |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U41 | A0 v -> Y ^             | AOI22X1TR   | 0.125 |   0.726 |    0.797 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U79 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.051 |   0.777 |    0.849 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U47 | A v -> Y v              | OR2X2TR     | 0.108 |   0.885 |    0.957 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U72 | B v -> Y v              | AND2X4TR    | 0.083 |   0.968 |    1.040 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U71 | A v -> Y v              | AND2X6TR    | 0.081 |   1.049 |    1.121 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U60 | A0 v -> Y ^             | AOI22X1TR   | 0.166 |   1.215 |    1.287 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.216 |    1.287 | 
     | _r_REG500_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG307_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG307_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.239
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.015 |    0.087 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.368 |   0.383 |    0.455 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | AOI32X1TR  | 0.438 |   0.821 |    0.893 | 
     | 8                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.144 |   0.965 |    1.037 | 
     | 0/U92                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR  | 0.194 |   1.159 |    1.232 | 
     | 0/U192                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR  | 0.079 |   1.239 |    1.311 | 
     | 0/U193                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.239 |    1.311 | 
     | 0/clk_r_REG307_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG651_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG651_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG642_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.241
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^        |          |       |   0.004 |    0.076 | 
     | 2_S1                                               |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^ -> Q ^ | DFFQX1TR | 0.541 |   0.544 |    0.616 | 
     | 2_S1                                               |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR  | 0.148 |   0.692 |    0.764 | 
     | 0/U92                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B1 v -> Y v | AO22X1TR | 0.345 |   1.037 |    1.109 | 
     | 0/U93                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 v -> Y v | AO21X1TR | 0.204 |   1.241 |    1.313 | 
     | 0/U19                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   1.241 |    1.313 | 
     | 0/clk_r_REG651_S2                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG499_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG499_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.118
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  1.217
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.203 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.317 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.369 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR  | 0.065 |   0.361 |    0.434 | 
     | CEDFE_OFC70_pe_in_pk_rdb_addr__0                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U44 | B ^ -> Y v              | NOR2X4TR    | 0.054 |   0.416 |    0.488 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR  | 0.186 |   0.601 |    0.674 | 
     | CEDFE_OFC75_n29                                    |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U41 | A0 v -> Y ^             | AOI22X1TR   | 0.125 |   0.726 |    0.799 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U79 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.051 |   0.777 |    0.850 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U47 | A v -> Y v              | OR2X2TR     | 0.108 |   0.885 |    0.958 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U72 | B v -> Y v              | AND2X4TR    | 0.083 |   0.968 |    1.041 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U71 | A v -> Y v              | AND2X6TR    | 0.081 |   1.049 |    1.122 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U59 | B0 v -> Y ^             | AOI22X1TR   | 0.168 |   1.217 |    1.290 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.217 |    1.290 | 
     | _r_REG499_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG159_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG159_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.117
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.224
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.239 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.315 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.384 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.057 |   0.368 |    0.441 | 
     | CEDFE_OFC71_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U58 | A v -> Y ^              | NOR2X2TR   | 0.331 |   0.699 |    0.772 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U56 | A0 ^ -> Y v             | AOI21X1TR  | 0.077 |   0.776 |    0.849 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U26 | A v -> Y v              | AND3X2TR   | 0.125 |   0.901 |    0.974 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U35 | C v -> Y ^              | NOR3X2TR   | 0.118 |   1.019 |    1.092 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | A ^ -> Y ^              | AND2X4TR   | 0.122 |   1.141 |    1.214 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U20 | B0 ^ -> Y v             | AOI22X1TR  | 0.083 |   1.224 |    1.297 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.224 |    1.297 | 
     | _r_REG159_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG563_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG563_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.091
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.239
= Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.242 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.452 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.591 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U93 | A1 v -> Y ^             | OAI21X1TR | 0.385 |   0.899 |    0.976 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR   | 0.119 |   1.018 |    1.095 | 
     | CEDFE_OFC80_n36                                    |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B0 v -> Y v             | AO22X1TR  | 0.221 |   1.239 |    1.316 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.239 |    1.316 | 
     | _r_REG563_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG313_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG313_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.096
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.240
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.015 |    0.092 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.368 |   0.383 |    0.460 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | AOI32X1TR  | 0.438 |   0.821 |    0.898 | 
     | 8                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.144 |   0.965 |    1.043 | 
     | 0/U92                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR  | 0.191 |   1.155 |    1.233 | 
     | 0/U197                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR  | 0.084 |   1.240 |    1.317 | 
     | 0/U198                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.240 |    1.317 | 
     | 0/clk_r_REG313_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG293_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG293_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.220
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.015 |    0.092 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.368 |   0.383 |    0.460 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | AOI32X1TR  | 0.438 |   0.821 |    0.899 | 
     | 8                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.144 |   0.965 |    1.043 | 
     | 0/U92                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR  | 0.186 |   1.151 |    1.229 | 
     | 0/U184                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR  | 0.069 |   1.220 |    1.298 | 
     | 0/U186                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.220 |    1.298 | 
     | 0/clk_r_REG293_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4/D                         
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG107_S3/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.099
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.228
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |            |       |   0.007 |    0.087 | 
     | 0/clk_r_REG107_S3                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR   | 0.287 |   0.294 |    0.374 | 
     | 0/clk_r_REG107_S3                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X2TR   | 0.108 |   0.401 |    0.482 | 
     | 0/U121                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR   | 0.047 |   0.449 |    0.529 | 
     | 0/U136                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y v  | XOR2X1TR   | 0.084 |   0.533 |    0.613 | 
     | 0/U137                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y v  | OR2X2TR    | 0.112 |   0.645 |    0.725 | 
     | 0/U138                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y v  | OR2X4TR    | 0.090 |   0.735 |    0.816 | 
     | 0/U139                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y ^  | CLKINVX6TR | 0.039 |   0.774 |    0.855 | 
     | 0/U140                                             |             |            |       |         |          | 
     | adder0/U55                                         | B ^ -> CO ^ | CMPR22X4TR | 0.079 |   0.853 |    0.934 | 
     | adder0/U58                                         | A ^ -> CO ^ | ADDFHX4TR  | 0.186 |   1.039 |    1.119 | 
     | adder0/U18                                         | B ^ -> S v  | ADDFHX2TR  | 0.135 |   1.174 |    1.254 | 
     | adder0/U13                                         | A v -> Y ^  | NOR2X1TR   | 0.054 |   1.228 |    1.308 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4          | D ^         | DFFQX4TR   | 0.000 |   1.228 |    1.308 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG744_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG744_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.091
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.232
= Slack Time                    0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.213 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.419 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.588 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U63 | A ^ -> Y v              | NAND2X1TR  | 0.070 |   0.577 |    0.658 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U44 | A0 v -> Y ^             | OAI21X1TR  | 0.160 |   0.737 |    0.818 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.199 |   0.936 |    1.017 | 
     | CEDFE_OFC78_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.088 |   1.024 |    1.105 | 
     | CEDFE_OFC79_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B0 v -> Y v             | AO22X1TR   | 0.208 |   1.232 |    1.314 | 
     | 7                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.232 |    1.314 | 
     | _r_REG744_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG497_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG497_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.117
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  1.207
= Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.214 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.328 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.380 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR  | 0.065 |   0.361 |    0.445 | 
     | CEDFE_OFC70_pe_in_pk_rdb_addr__0                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U44 | B ^ -> Y v              | NOR2X4TR    | 0.054 |   0.416 |    0.499 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR  | 0.186 |   0.601 |    0.685 | 
     | CEDFE_OFC75_n29                                    |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U41 | A0 v -> Y ^             | AOI22X1TR   | 0.125 |   0.726 |    0.810 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U79 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.051 |   0.777 |    0.861 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U47 | A v -> Y v              | OR2X2TR     | 0.108 |   0.885 |    0.969 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U72 | B v -> Y v              | AND2X4TR    | 0.083 |   0.968 |    1.052 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U71 | A v -> Y v              | AND2X6TR    | 0.081 |   1.049 |    1.133 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U20 | B0 v -> Y ^             | AOI22X1TR   | 0.157 |   1.207 |    1.290 | 
     | 7                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.207 |    1.290 | 
     | _r_REG497_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG530_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG530_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.236
= Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.250 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.460 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.598 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U93 | A1 v -> Y ^             | OAI21X1TR | 0.385 |   0.899 |    0.983 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR   | 0.119 |   1.018 |    1.102 | 
     | CEDFE_OFC80_n36                                    |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B0 v -> Y v             | AO22X1TR  | 0.218 |   1.236 |    1.320 | 
     | 5                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.236 |    1.320 | 
     | _r_REG530_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG160_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG160_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.215
= Slack Time                    0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.251 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.327 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.396 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.057 |   0.368 |    0.452 | 
     | CEDFE_OFC71_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U58 | A v -> Y ^              | NOR2X2TR   | 0.331 |   0.699 |    0.783 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U56 | A0 ^ -> Y v             | AOI21X1TR  | 0.077 |   0.776 |    0.860 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U26 | A v -> Y v              | AND3X2TR   | 0.125 |   0.901 |    0.985 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U35 | C v -> Y ^              | NOR3X2TR   | 0.118 |   1.019 |    1.104 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | A ^ -> Y ^              | AND2X4TR   | 0.122 |   1.141 |    1.225 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U20 | B0 ^ -> Y v             | AOI22X1TR  | 0.075 |   1.215 |    1.300 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.215 |    1.300 | 
     | _r_REG160_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG508_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG508_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.235
= Slack Time                    0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.251 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.461 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.600 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U93 | A1 v -> Y ^             | OAI21X1TR | 0.385 |   0.899 |    0.984 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR   | 0.119 |   1.018 |    1.104 | 
     | CEDFE_OFC80_n36                                    |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | B0 v -> Y v             | AO22X1TR  | 0.216 |   1.235 |    1.320 | 
     | 7                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.235 |    1.320 | 
     | _r_REG508_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG89_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG89_S4/D                         
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG107_S3/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.220
= Slack Time                    0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |            |       |   0.007 |    0.092 | 
     | 0/clk_r_REG107_S3                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR   | 0.287 |   0.294 |    0.379 | 
     | 0/clk_r_REG107_S3                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X2TR   | 0.108 |   0.401 |    0.487 | 
     | 0/U121                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR   | 0.047 |   0.449 |    0.535 | 
     | 0/U136                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y v  | XOR2X1TR   | 0.084 |   0.533 |    0.619 | 
     | 0/U137                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y v  | OR2X2TR    | 0.112 |   0.645 |    0.731 | 
     | 0/U138                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y v  | OR2X4TR    | 0.090 |   0.735 |    0.821 | 
     | 0/U139                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y ^  | CLKINVX6TR | 0.039 |   0.774 |    0.860 | 
     | 0/U140                                             |             |            |       |         |          | 
     | adder0/U55                                         | B ^ -> CO ^ | CMPR22X4TR | 0.079 |   0.853 |    0.939 | 
     | adder0/U58                                         | A ^ -> CO ^ | ADDFHX4TR  | 0.186 |   1.039 |    1.125 | 
     | adder0/U18                                         | B ^ -> S v  | ADDFHX2TR  | 0.135 |   1.174 |    1.259 | 
     | adder0/U29                                         | A v -> Y ^  | NAND2X1TR  | 0.046 |   1.220 |    1.305 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG89_S4          | D ^         | DFFQX1TR   | 0.000 |   1.220 |    1.305 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG585_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG585_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.234
= Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.251 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.461 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.600 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U93 | A1 v -> Y ^             | OAI21X1TR | 0.385 |   0.899 |    0.985 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR   | 0.119 |   1.018 |    1.104 | 
     | CEDFE_OFC80_n36                                    |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B0 v -> Y v             | AO22X1TR  | 0.216 |   1.234 |    1.320 | 
     | 5                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.234 |    1.320 | 
     | _r_REG585_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG496_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG496_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  1.204
= Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.217 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.330 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.382 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR  | 0.065 |   0.361 |    0.447 | 
     | CEDFE_OFC70_pe_in_pk_rdb_addr__0                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U44 | B ^ -> Y v              | NOR2X4TR    | 0.054 |   0.416 |    0.501 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR  | 0.186 |   0.601 |    0.687 | 
     | CEDFE_OFC75_n29                                    |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U41 | A0 v -> Y ^             | AOI22X1TR   | 0.125 |   0.726 |    0.812 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U79 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.051 |   0.777 |    0.863 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U47 | A v -> Y v              | OR2X2TR     | 0.108 |   0.885 |    0.971 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U72 | B v -> Y v              | AND2X4TR    | 0.083 |   0.968 |    1.054 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U71 | A v -> Y v              | AND2X6TR    | 0.081 |   1.049 |    1.135 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U20 | B0 v -> Y ^             | AOI22X1TR   | 0.155 |   1.204 |    1.290 | 
     | 3                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.204 |    1.290 | 
     | _r_REG496_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG552_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG552_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.234
= Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.252 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.462 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.600 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U93 | A1 v -> Y ^             | OAI21X1TR | 0.385 |   0.899 |    0.985 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR   | 0.119 |   1.018 |    1.104 | 
     | CEDFE_OFC80_n36                                    |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B0 v -> Y v             | AO22X1TR  | 0.216 |   1.234 |    1.320 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.234 |    1.320 | 
     | _r_REG552_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG722_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG722_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.228
= Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.219 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.425 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.595 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U63 | A ^ -> Y v              | NAND2X1TR  | 0.070 |   0.577 |    0.665 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U44 | A0 v -> Y ^             | OAI21X1TR  | 0.160 |   0.737 |    0.825 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.199 |   0.936 |    1.024 | 
     | CEDFE_OFC78_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.088 |   1.024 |    1.112 | 
     | CEDFE_OFC79_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B0 v -> Y v             | AO22X1TR   | 0.204 |   1.228 |    1.316 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.228 |    1.316 | 
     | _r_REG722_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG541_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG541_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.321
- Arrival Time                  1.232
= Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.254 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.464 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.603 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U93 | A1 v -> Y ^             | OAI21X1TR | 0.385 |   0.899 |    0.988 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR   | 0.119 |   1.018 |    1.107 | 
     | CEDFE_OFC80_n36                                    |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B0 v -> Y v             | AO22X1TR  | 0.214 |   1.232 |    1.321 | 
     | 7                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.232 |    1.321 | 
     | _r_REG541_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG574_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG574_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.231
= Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.255 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.465 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.604 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U93 | A1 v -> Y ^             | OAI21X1TR | 0.385 |   0.899 |    0.989 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR   | 0.119 |   1.018 |    1.108 | 
     | CEDFE_OFC80_n36                                    |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B0 v -> Y v             | AO22X1TR  | 0.212 |   1.231 |    1.320 | 
     | 3                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.231 |    1.320 | 
     | _r_REG574_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG519_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG519_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.321
- Arrival Time                  1.231
= Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.255 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.465 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.604 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U93 | A1 v -> Y ^             | OAI21X1TR | 0.385 |   0.899 |    0.989 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR   | 0.119 |   1.018 |    1.108 | 
     | CEDFE_OFC80_n36                                    |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U95 | B0 v -> Y v             | AO22X1TR  | 0.213 |   1.231 |    1.321 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.231 |    1.321 | 
     | _r_REG519_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG504_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG504_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.321
- Arrival Time                  1.230
= Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.257 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.467 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.605 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U93 | A1 v -> Y ^             | OAI21X1TR | 0.385 |   0.899 |    0.990 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR   | 0.119 |   1.018 |    1.109 | 
     | CEDFE_OFC80_n36                                    |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B0 v -> Y v             | AO22X1TR  | 0.212 |   1.230 |    1.321 | 
     | 2                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.230 |    1.321 | 
     | _r_REG504_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG95_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG95_S4/D                         
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG614_S3/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.228
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |             |       |   0.004 |    0.096 | 
     | 0/clk_r_REG614_S3                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX2TR    | 0.300 |   0.305 |    0.396 | 
     | 0/clk_r_REG614_S3                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | NOR3X4TR    | 0.039 |   0.343 |    0.435 | 
     | 0/U35                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X2TR   | 0.116 |   0.460 |    0.551 | 
     | 0/U84                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR  | 0.047 |   0.507 |    0.598 | 
     | 0/U129                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR   | 0.106 |   0.613 |    0.704 | 
     | 0/U12                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y ^  | XNOR2X1TR   | 0.096 |   0.709 |    0.801 | 
     | 0/U8                                               |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y ^  | AND2X2TR    | 0.109 |   0.818 |    0.910 | 
     | 0/U131                                             |             |             |       |         |          | 
     | adder0/U57                                         | A ^ -> CO ^ | ADDFX2TR    | 0.248 |   1.067 |    1.158 | 
     | adder0/U35                                         | B0 ^ -> Y v | OAI21X1TR   | 0.045 |   1.112 |    1.203 | 
     | adder0/U17                                         | B0 v -> Y ^ | OAI2BB1X1TR | 0.074 |   1.185 |    1.277 | 
     | adder0/U73                                         | B ^ -> Y v  | NAND2X1TR   | 0.042 |   1.228 |    1.319 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG95_S4          | D v         | DFFQX1TR    | 0.000 |   1.228 |    1.319 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG668_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG668_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.289
- Arrival Time                  1.197
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.222 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.335 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.387 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR  | 0.054 |   0.350 |    0.442 | 
     | CEDFE_OFC72_pe_in_pk_rdb_addr__0                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U31 | B ^ -> Y ^              | OR2X2TR     | 0.076 |   0.426 |    0.518 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX4TR  | 0.101 |   0.527 |    0.619 | 
     | CEDFE_OFC73_n1                                     |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | A0 v -> Y ^             | AOI22X1TR   | 0.101 |   0.628 |    0.719 | 
     | 1                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U40 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.069 |   0.697 |    0.788 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | C0 v -> Y ^             | AOI211X1TR  | 0.185 |   0.882 |    0.973 | 
     | 2                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | C ^ -> Y v              | NOR3X2TR    | 0.075 |   0.956 |    1.048 | 
     | 3                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | A v -> Y v              | AND2X6TR    | 0.099 |   1.055 |    1.147 | 
     | 4                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U17 | B0 v -> Y ^             | AOI22X1TR   | 0.142 |   1.197 |    1.288 | 
     | 2                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.197 |    1.289 | 
     | _r_REG668_S2                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG700_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG700_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.224
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.223 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.430 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.599 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U63 | A ^ -> Y v              | NAND2X1TR  | 0.070 |   0.577 |    0.669 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U44 | A0 v -> Y ^             | OAI21X1TR  | 0.160 |   0.737 |    0.829 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.199 |   0.936 |    1.028 | 
     | CEDFE_OFC78_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.088 |   1.024 |    1.116 | 
     | CEDFE_OFC79_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B0 v -> Y v             | AO22X1TR   | 0.200 |   1.224 |    1.316 | 
     | 3                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.224 |    1.316 | 
     | _r_REG700_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG292_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG292_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.205
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.015 |    0.108 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.368 |   0.383 |    0.476 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | AOI32X1TR  | 0.433 |   0.816 |    0.909 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.128 |   0.944 |    1.037 | 
     | 0/U181                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR  | 0.187 |   1.130 |    1.224 | 
     | 0/U182                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B1 ^ -> Y v | OAI22X1TR  | 0.075 |   1.205 |    1.298 | 
     | 0/U187                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.205 |    1.298 | 
     | 0/clk_r_REG292_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG96_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG96_S4/D                         
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG445_S3/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.208
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |           |       |   0.002 |    0.096 | 
     | 0/clk_r_REG445_S3                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX2TR  | 0.327 |   0.330 |    0.423 | 
     | 0/clk_r_REG445_S3                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | NOR3X4TR  | 0.080 |   0.410 |    0.504 | 
     | 0/U84                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X2TR | 0.051 |   0.461 |    0.555 | 
     | 0/U77                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR  | 0.112 |   0.573 |    0.667 | 
     | 0/U75                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X2TR  | 0.077 |   0.650 |    0.744 | 
     | 0/U151                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y ^  | XNOR2X4TR | 0.069 |   0.719 |    0.813 | 
     | 0/U153                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X6TR  | 0.039 |   0.758 |    0.852 | 
     | 0/U44                                              |             |           |       |         |          | 
     | adder0/U61                                         | A v -> CO v | ADDFHX4TR | 0.181 |   0.939 |    1.033 | 
     | adder0/U32                                         | A v -> Y v  | XOR2X1TR  | 0.103 |   1.042 |    1.136 | 
     | adder0/U45                                         | A v -> Y v  | XOR2X2TR  | 0.094 |   1.136 |    1.230 | 
     | adder0/U16                                         | A v -> Y ^  | NOR2X1TR  | 0.072 |   1.208 |    1.302 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG96_S4          | D ^         | DFFQX1TR  | 0.000 |   1.208 |    1.302 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG678_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG678_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.221
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.227 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.433 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.602 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U63 | A ^ -> Y v              | NAND2X1TR  | 0.070 |   0.577 |    0.672 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U44 | A0 v -> Y ^             | OAI21X1TR  | 0.160 |   0.737 |    0.832 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.199 |   0.936 |    1.031 | 
     | CEDFE_OFC78_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.088 |   1.024 |    1.119 | 
     | CEDFE_OFC79_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U89 | B0 v -> Y v             | AO22X1TR   | 0.197 |   1.221 |    1.316 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.221 |    1.316 | 
     | _r_REG678_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG90_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG90_S4/D                         
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG614_S3/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  1.210
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |           |       |   0.004 |    0.101 | 
     | 0/clk_r_REG614_S3                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX2TR  | 0.328 |   0.332 |    0.429 | 
     | 0/clk_r_REG614_S3                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | NOR3X4TR  | 0.079 |   0.412 |    0.508 | 
     | 0/U35                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR  | 0.042 |   0.454 |    0.550 | 
     | 0/U120                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | XOR2X1TR  | 0.087 |   0.541 |    0.638 | 
     | 0/U121                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X2TR  | 0.034 |   0.575 |    0.672 | 
     | 0/U122                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v  | AND2X4TR  | 0.094 |   0.669 |    0.766 | 
     | 0/U13                                              |             |           |       |         |          | 
     | adder0/U56                                         | A v -> CO v | ADDFHX4TR | 0.189 |   0.858 |    0.955 | 
     | adder0/U58                                         | B v -> CO v | ADDFHX4TR | 0.150 |   1.008 |    1.104 | 
     | adder0/U18                                         | B v -> CO v | ADDFHX2TR | 0.150 |   1.158 |    1.255 | 
     | adder0/U72                                         | B v -> Y ^  | NAND2X1TR | 0.051 |   1.210 |    1.306 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG90_S4          | D ^         | DFFQX1TR  | 0.000 |   1.210 |    1.306 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG689_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG689_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.219
= Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.228 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.435 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.604 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U63 | A ^ -> Y v              | NAND2X1TR  | 0.070 |   0.577 |    0.674 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U44 | A0 v -> Y ^             | OAI21X1TR  | 0.160 |   0.737 |    0.834 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.199 |   0.936 |    1.033 | 
     | CEDFE_OFC78_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.088 |   1.024 |    1.121 | 
     | CEDFE_OFC79_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U65 | B0 v -> Y v             | AO22X1TR   | 0.195 |   1.219 |    1.316 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.219 |    1.316 | 
     | _r_REG689_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG672_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG672_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.218
= Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.229 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.435 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.604 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U63 | A ^ -> Y v              | NAND2X1TR  | 0.070 |   0.577 |    0.674 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U44 | A0 v -> Y ^             | OAI21X1TR  | 0.160 |   0.737 |    0.834 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.199 |   0.936 |    1.033 | 
     | CEDFE_OFC78_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.088 |   1.024 |    1.121 | 
     | CEDFE_OFC79_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B0 v -> Y v             | AO22X1TR   | 0.194 |   1.218 |    1.316 | 
     | 9                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.218 |    1.316 | 
     | _r_REG672_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG711_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG711_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.219
= Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.229 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.435 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.605 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U63 | A ^ -> Y v              | NAND2X1TR  | 0.070 |   0.577 |    0.675 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U44 | A0 v -> Y ^             | OAI21X1TR  | 0.160 |   0.737 |    0.835 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.199 |   0.936 |    1.034 | 
     | CEDFE_OFC78_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.088 |   1.024 |    1.122 | 
     | CEDFE_OFC79_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B0 v -> Y v             | AO22X1TR   | 0.195 |   1.219 |    1.317 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.219 |    1.317 | 
     | _r_REG711_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG483_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG483_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG474_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  1.197
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^        |            |       |   0.002 |    0.100 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^ -> Q v | DFFQX1TR   | 0.272 |   0.274 |    0.372 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | CLKBUFX2TR | 0.226 |   0.500 |    0.598 | 
     | 0/PLACEDFE_OFC16_n4                                |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR    | 0.211 |   0.711 |    0.809 | 
     | 0/U6                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B1 ^ -> Y ^ | AO22X1TR   | 0.338 |   1.049 |    1.147 | 
     | 0/U53                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y ^ | AO21X1TR   | 0.148 |   1.197 |    1.295 | 
     | 0/U35                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR   | 0.000 |   1.197 |    1.295 | 
     | 0/clk_r_REG483_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG140_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG140_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG143_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  1.191
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^        |           |       |   0.002 |    0.101 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^ -> Q ^ | DFFQX1TR  | 0.615 |   0.617 |    0.716 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.163 |   0.780 |    0.879 | 
     | 0/U9                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.167 |   0.947 |    1.047 | 
     | 0/U65                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.121 |   1.069 |    1.168 | 
     | 0/U66                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.122 |   1.191 |    1.290 | 
     | 0/U184                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.191 |    1.290 | 
     | 0/clk_r_REG140_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG733_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG733_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.217
= Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.231 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.437 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.606 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U63 | A ^ -> Y v              | NAND2X1TR  | 0.070 |   0.577 |    0.676 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U44 | A0 v -> Y ^             | OAI21X1TR  | 0.160 |   0.737 |    0.836 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.199 |   0.936 |    1.035 | 
     | CEDFE_OFC78_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.088 |   1.024 |    1.123 | 
     | CEDFE_OFC79_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B0 v -> Y v             | AO22X1TR   | 0.194 |   1.217 |    1.317 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.217 |    1.317 | 
     | _r_REG733_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG158_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG158_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.206
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.266 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.342 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.411 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.057 |   0.368 |    0.468 | 
     | CEDFE_OFC71_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U58 | A v -> Y ^              | NOR2X2TR   | 0.331 |   0.699 |    0.799 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U56 | A0 ^ -> Y v             | AOI21X1TR  | 0.077 |   0.776 |    0.876 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U26 | A v -> Y v              | AND3X2TR   | 0.125 |   0.901 |    1.000 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U35 | C v -> Y ^              | NOR3X2TR   | 0.118 |   1.019 |    1.119 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | A ^ -> Y ^              | AND2X4TR   | 0.122 |   1.141 |    1.240 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U21 | B0 ^ -> Y v             | AOI22X1TR  | 0.065 |   1.206 |    1.305 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.206 |    1.305 | 
     | _r_REG158_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG755_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG755_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.216
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.232 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.438 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.607 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U63 | A ^ -> Y v              | NAND2X1TR  | 0.070 |   0.577 |    0.678 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U44 | A0 v -> Y ^             | OAI21X1TR  | 0.160 |   0.737 |    0.838 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.199 |   0.936 |    1.036 | 
     | CEDFE_OFC78_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.088 |   1.024 |    1.125 | 
     | CEDFE_OFC79_n16                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U98 | B0 v -> Y v             | AO22X1TR   | 0.192 |   1.216 |    1.317 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.216 |    1.317 | 
     | _r_REG755_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG138_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG138_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG143_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.291
- Arrival Time                  1.189
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^        |           |       |   0.002 |    0.104 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^ -> Q ^ | DFFQX1TR  | 0.615 |   0.617 |    0.719 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.163 |   0.780 |    0.882 | 
     | 0/U9                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.167 |   0.947 |    1.049 | 
     | 0/U65                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.121 |   1.069 |    1.171 | 
     | 0/U66                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.120 |   1.189 |    1.291 | 
     | 0/U198                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.189 |    1.291 | 
     | 0/clk_r_REG138_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG291_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG291_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG300_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.195
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^        |           |       |   0.003 |    0.105 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^ -> Q ^ | DFFQX1TR  | 0.539 |   0.542 |    0.644 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.157 |   0.699 |    0.801 | 
     | 0/U54                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B1 v -> Y v | AO22X1TR  | 0.348 |   1.047 |    1.149 | 
     | 0/U29                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.148 |   1.195 |    1.297 | 
     | 0/U188                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.195 |    1.297 | 
     | 0/clk_r_REG291_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 59: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG294_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG294_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.200
= Slack Time                    0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.015 |    0.117 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.368 |   0.383 |    0.485 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | AOI32X1TR  | 0.433 |   0.816 |    0.918 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.128 |   0.944 |    1.047 | 
     | 0/U181                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR  | 0.187 |   1.130 |    1.233 | 
     | 0/U182                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR  | 0.070 |   1.200 |    1.303 | 
     | 0/U183                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.200 |    1.303 | 
     | 0/clk_r_REG294_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG129_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG129_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG133_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  1.202
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | CK ^        |            |       |   0.002 |    0.106 | 
     | 3_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | CK ^ -> Q v | DFFQX1TR   | 0.292 |   0.294 |    0.398 | 
     | 3_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y v  | CLKBUFX2TR | 0.230 |   0.525 |    0.628 | 
     | 0/PLACEDFE_OFC18_n4                                |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR    | 0.202 |   0.727 |    0.830 | 
     | 0/U79                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B1 ^ -> Y ^ | AO22X1TR   | 0.309 |   1.036 |    1.139 | 
     | 0/U80                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y ^ | AO21X1TR   | 0.166 |   1.202 |    1.305 | 
     | 0/U25                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR   | 0.000 |   1.202 |    1.306 | 
     | 0/clk_r_REG129_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 61: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG312_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG312_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.094
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.216
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.015 |    0.119 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.368 |   0.383 |    0.487 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | AOI32X1TR  | 0.438 |   0.821 |    0.925 | 
     | 8                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.144 |   0.965 |    1.069 | 
     | 0/U92                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR  | 0.191 |   1.155 |    1.260 | 
     | 0/U197                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI22X1TR  | 0.061 |   1.216 |    1.320 | 
     | 0/U201                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.216 |    1.320 | 
     | 0/clk_r_REG312_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 62: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG161_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG161_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.200
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.271 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.346 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.415 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.057 |   0.368 |    0.472 | 
     | CEDFE_OFC71_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U58 | A v -> Y ^              | NOR2X2TR   | 0.331 |   0.699 |    0.803 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U56 | A0 ^ -> Y v             | AOI21X1TR  | 0.077 |   0.776 |    0.880 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U26 | A v -> Y v              | AND3X2TR   | 0.125 |   0.901 |    1.005 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U35 | C v -> Y ^              | NOR3X2TR   | 0.118 |   1.019 |    1.123 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | A ^ -> Y ^              | AND2X4TR   | 0.122 |   1.141 |    1.245 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U19 | B0 ^ -> Y v             | AOI22X1TR  | 0.060 |   1.200 |    1.305 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.200 |    1.305 | 
     | _r_REG161_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 63: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG141_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG141_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG143_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  1.188
= Slack Time                    0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^        |           |       |   0.002 |    0.107 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^ -> Q ^ | DFFQX1TR  | 0.615 |   0.617 |    0.721 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.163 |   0.780 |    0.885 | 
     | 0/U9                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.167 |   0.947 |    1.052 | 
     | 0/U65                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.121 |   1.069 |    1.173 | 
     | 0/U66                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.119 |   1.188 |    1.292 | 
     | 0/U50                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.188 |    1.292 | 
     | 0/clk_r_REG141_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 64: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG503_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG503_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  1.188
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.235 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.349 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.401 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR  | 0.065 |   0.361 |    0.466 | 
     | CEDFE_OFC70_pe_in_pk_rdb_addr__0                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U44 | B ^ -> Y v              | NOR2X4TR    | 0.054 |   0.416 |    0.520 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR  | 0.186 |   0.601 |    0.706 | 
     | CEDFE_OFC75_n29                                    |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U41 | A0 v -> Y ^             | AOI22X1TR   | 0.125 |   0.726 |    0.831 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U79 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.051 |   0.777 |    0.882 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U47 | A v -> Y v              | OR2X2TR     | 0.108 |   0.885 |    0.990 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U72 | B v -> Y v              | AND2X4TR    | 0.083 |   0.968 |    1.073 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U71 | A v -> Y v              | AND2X6TR    | 0.081 |   1.049 |    1.154 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U18 | B0 v -> Y ^             | AOI22X1TR   | 0.139 |   1.188 |    1.293 | 
     | 3                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.188 |    1.293 | 
     | _r_REG503_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 65: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG664_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG664_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  1.186
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.236 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.349 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.401 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR  | 0.054 |   0.350 |    0.456 | 
     | CEDFE_OFC72_pe_in_pk_rdb_addr__0                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U31 | B ^ -> Y ^              | OR2X2TR     | 0.076 |   0.426 |    0.531 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX4TR  | 0.101 |   0.527 |    0.632 | 
     | CEDFE_OFC73_n1                                     |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | A0 v -> Y ^             | AOI22X1TR   | 0.101 |   0.628 |    0.733 | 
     | 1                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U40 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.069 |   0.697 |    0.802 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | C0 v -> Y ^             | AOI211X1TR  | 0.185 |   0.882 |    0.987 | 
     | 2                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | C ^ -> Y v              | NOR3X2TR    | 0.075 |   0.956 |    1.062 | 
     | 3                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | A v -> Y v              | AND2X6TR    | 0.099 |   1.055 |    1.160 | 
     | 4                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U3  | B0 v -> Y ^             | AOI22X1TR   | 0.131 |   1.186 |    1.292 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.186 |    1.292 | 
     | _r_REG664_S2                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 66: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG667_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG667_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  1.189
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.159
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.159 |    0.265 | 
     | buff_mult_arr0/PLACEDFE_OFC45_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | BUFX16TR   | 0.089 |   0.249 |    0.354 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.054 |   0.303 |    0.409 | 
     | CEDFE_OFC49_pe_in_pk_rdb_addr__1                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | B v -> Y ^              | NOR2X1TR   | 0.247 |   0.550 |    0.655 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.328 |   0.878 |    0.983 | 
     | CEDFE_OFC92_n58                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | B0 ^ -> Y v             | AOI22X1TR  | 0.117 |   0.995 |    1.101 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | B v -> Y ^              | NAND2X1TR  | 0.126 |   1.121 |    1.226 | 
     | 7                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | B1 ^ -> Y v             | AOI22X1TR  | 0.068 |   1.189 |    1.295 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.189 |    1.295 | 
     | _r_REG667_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 67: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG501_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG501_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  1.187
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.236 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.350 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.402 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR  | 0.065 |   0.361 |    0.467 | 
     | CEDFE_OFC70_pe_in_pk_rdb_addr__0                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U44 | B ^ -> Y v              | NOR2X4TR    | 0.054 |   0.416 |    0.521 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR  | 0.186 |   0.601 |    0.707 | 
     | CEDFE_OFC75_n29                                    |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U41 | A0 v -> Y ^             | AOI22X1TR   | 0.125 |   0.726 |    0.832 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U79 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.051 |   0.777 |    0.883 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U47 | A v -> Y v              | OR2X2TR     | 0.108 |   0.885 |    0.991 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U72 | B v -> Y v              | AND2X4TR    | 0.083 |   0.968 |    1.074 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U71 | A v -> Y v              | AND2X6TR    | 0.081 |   1.049 |    1.155 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U19 | B0 v -> Y ^             | AOI22X1TR   | 0.137 |   1.187 |    1.292 | 
     | 3                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.187 |    1.292 | 
     | _r_REG501_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 68: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG164_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG164_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  1.200
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.273 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.348 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.417 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.057 |   0.368 |    0.474 | 
     | CEDFE_OFC71_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U58 | A v -> Y ^              | NOR2X2TR   | 0.331 |   0.699 |    0.805 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U56 | A0 ^ -> Y v             | AOI21X1TR  | 0.077 |   0.776 |    0.882 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U26 | A v -> Y v              | AND3X2TR   | 0.125 |   0.901 |    1.007 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U35 | C v -> Y ^              | NOR3X2TR   | 0.118 |   1.019 |    1.125 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | A ^ -> Y ^              | AND2X4TR   | 0.122 |   1.141 |    1.247 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U17 | B0 ^ -> Y v             | AOI22X1TR  | 0.059 |   1.200 |    1.306 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.200 |    1.306 | 
     | _r_REG164_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG165_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG165_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  1.199
= Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.273 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.349 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.418 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.057 |   0.368 |    0.475 | 
     | CEDFE_OFC71_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U58 | A v -> Y ^              | NOR2X2TR   | 0.331 |   0.699 |    0.806 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U56 | A0 ^ -> Y v             | AOI21X1TR  | 0.077 |   0.776 |    0.883 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U26 | A v -> Y v              | AND3X2TR   | 0.125 |   0.901 |    1.008 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U35 | C v -> Y ^              | NOR3X2TR   | 0.118 |   1.019 |    1.126 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | A ^ -> Y ^              | AND2X4TR   | 0.122 |   1.141 |    1.247 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U17 | B0 ^ -> Y v             | AOI22X1TR  | 0.059 |   1.199 |    1.306 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.199 |    1.306 | 
     | _r_REG165_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG665_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG665_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.291
- Arrival Time                  1.184
= Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.238 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.351 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.403 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR  | 0.054 |   0.350 |    0.457 | 
     | CEDFE_OFC72_pe_in_pk_rdb_addr__0                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U31 | B ^ -> Y ^              | OR2X2TR     | 0.076 |   0.426 |    0.533 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX4TR  | 0.101 |   0.527 |    0.634 | 
     | CEDFE_OFC73_n1                                     |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | A0 v -> Y ^             | AOI22X1TR   | 0.101 |   0.628 |    0.735 | 
     | 1                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U40 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.069 |   0.697 |    0.804 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | C0 v -> Y ^             | AOI211X1TR  | 0.185 |   0.882 |    0.989 | 
     | 2                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | C ^ -> Y v              | NOR3X2TR    | 0.075 |   0.956 |    1.063 | 
     | 3                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | A v -> Y v              | AND2X6TR    | 0.099 |   1.055 |    1.162 | 
     | 4                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U19 | B0 v -> Y ^             | AOI22X1TR   | 0.129 |   1.184 |    1.291 | 
     | 6                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.184 |    1.291 | 
     | _r_REG665_S2                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 71: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG649_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG649_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG642_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.120
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.283
- Arrival Time                  1.174
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^        |           |       |   0.004 |    0.112 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^ -> Q ^ | DFFQX1TR  | 0.541 |   0.544 |    0.653 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.148 |   0.692 |    0.801 | 
     | 0/U92                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B1 v -> Y v | AO22X1TR  | 0.345 |   1.037 |    1.146 | 
     | 0/U93                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.137 |   1.174 |    1.283 | 
     | 0/U182                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.174 |    1.283 | 
     | 0/clk_r_REG649_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 72: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG163_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG163_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  1.196
= Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.277 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.352 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.421 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.057 |   0.368 |    0.478 | 
     | CEDFE_OFC71_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U58 | A v -> Y ^              | NOR2X2TR   | 0.331 |   0.699 |    0.809 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U56 | A0 ^ -> Y v             | AOI21X1TR  | 0.077 |   0.776 |    0.886 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U26 | A v -> Y v              | AND3X2TR   | 0.125 |   0.901 |    1.011 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U35 | C v -> Y ^              | NOR3X2TR   | 0.118 |   1.019 |    1.129 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | A ^ -> Y ^              | AND2X4TR   | 0.122 |   1.141 |    1.251 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | B0 ^ -> Y v             | AOI22X1TR  | 0.056 |   1.196 |    1.306 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.196 |    1.306 | 
     | _r_REG163_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 73: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG647_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG647_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG642_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.118
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.285
- Arrival Time                  1.173
= Slack Time                    0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^        |           |       |   0.004 |    0.116 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^ -> Q ^ | DFFQX1TR  | 0.541 |   0.544 |    0.656 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.148 |   0.692 |    0.804 | 
     | 0/U92                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B1 v -> Y v | AO22X1TR  | 0.345 |   1.037 |    1.149 | 
     | 0/U93                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.136 |   1.173 |    1.285 | 
     | 0/U180                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.173 |    1.285 | 
     | 0/clk_r_REG647_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 74: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG670_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG670_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  1.178
= Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.243 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.356 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.408 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR  | 0.054 |   0.350 |    0.463 | 
     | CEDFE_OFC72_pe_in_pk_rdb_addr__0                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U31 | B ^ -> Y ^              | OR2X2TR     | 0.076 |   0.426 |    0.538 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX4TR  | 0.101 |   0.527 |    0.639 | 
     | CEDFE_OFC73_n1                                     |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | A0 v -> Y ^             | AOI22X1TR   | 0.101 |   0.628 |    0.740 | 
     | 1                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U40 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.069 |   0.697 |    0.809 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | C0 v -> Y ^             | AOI211X1TR  | 0.185 |   0.882 |    0.994 | 
     | 2                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | C ^ -> Y v              | NOR3X2TR    | 0.075 |   0.956 |    1.069 | 
     | 3                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | A v -> Y v              | AND2X6TR    | 0.099 |   1.055 |    1.167 | 
     | 4                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U18 | B0 v -> Y ^             | AOI22X1TR   | 0.123 |   1.178 |    1.290 | 
     | 0                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.178 |    1.290 | 
     | _r_REG670_S2                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 75: MET Setup Check with Pin accumulation0/clk_r_REG62_S2/CK 
Endpoint:   accumulation0/clk_r_REG62_S2/D              (v) checked with  
leading edge of 'clk'
Beginpoint: adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.206
= Slack Time                    0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                           |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+-----------+-------+---------+----------| 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4 | CK ^        |           |       |   0.008 |    0.120 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4 | CK ^ -> Q v | DFFQX4TR  | 0.296 |   0.303 |    0.416 | 
     | adder0/U65                                | A1 v -> Y ^ | OAI21X2TR | 0.120 |   0.424 |    0.536 | 
     | adder0/U23                                | A ^ -> Y ^  | XNOR2X2TR | 0.096 |   0.520 |    0.632 | 
     | adder0/U78                                | A ^ -> Y ^  | AND2X2TR  | 0.104 |   0.624 |    0.736 | 
     | accumulation0/U43                         | A ^ -> Y v  | NOR2X1TR  | 0.046 |   0.670 |    0.782 | 
     | accumulation0/U64                         | A v -> Y ^  | INVX1TR   | 0.053 |   0.723 |    0.835 | 
     | accumulation0/U13                         | A ^ -> Y v  | NAND2X1TR | 0.034 |   0.756 |    0.869 | 
     | accumulation0/U65                         | B v -> Y v  | XOR2X1TR  | 0.095 |   0.851 |    0.964 | 
     | accumulation0/U24                         | A v -> Y v  | AND2X2TR  | 0.104 |   0.955 |    1.068 | 
     | accumulation0/U28                         | A v -> Y v  | AND2X1TR  | 0.097 |   1.052 |    1.165 | 
     | accumulation0/U15                         | A1 v -> Y v | AO22X1TR  | 0.153 |   1.206 |    1.318 | 
     | accumulation0/clk_r_REG62_S2              | D v         | DFFQX1TR  | 0.000 |   1.206 |    1.318 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 76: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG757_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG757_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.202
= Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.295 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.504 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.664 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.637 |    0.750 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U72 | A1 v -> Y ^             | OAI31X4TR  | 0.289 |   0.925 |    1.039 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U74 | A ^ -> Y v              | INVX2TR    | 0.078 |   1.003 |    1.117 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B0 v -> Y v             | AO22X1TR   | 0.199 |   1.202 |    1.316 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.202 |    1.316 | 
     | _r_REG757_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 77: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG272_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG272_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.097
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.190
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.015 |    0.128 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.368 |   0.383 |    0.497 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | AOI32X1TR  | 0.438 |   0.821 |    0.935 | 
     | 8                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.144 |   0.965 |    1.079 | 
     | 0/U92                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR  | 0.153 |   1.118 |    1.232 | 
     | 0/U93                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR  | 0.072 |   1.190 |    1.304 | 
     | 0/U61                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.190 |    1.304 | 
     | 0/clk_r_REG272_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 78: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG498_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG498_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.294
- Arrival Time                  1.180
= Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.245 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.358 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.410 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR  | 0.065 |   0.361 |    0.475 | 
     | CEDFE_OFC70_pe_in_pk_rdb_addr__0                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U44 | B ^ -> Y v              | NOR2X4TR    | 0.054 |   0.416 |    0.529 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR  | 0.186 |   0.601 |    0.715 | 
     | CEDFE_OFC75_n29                                    |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U41 | A0 v -> Y ^             | AOI22X1TR   | 0.125 |   0.726 |    0.840 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U79 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.051 |   0.777 |    0.891 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U47 | A v -> Y v              | OR2X2TR     | 0.108 |   0.885 |    0.999 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U72 | B v -> Y v              | AND2X4TR    | 0.083 |   0.968 |    1.082 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U71 | A v -> Y v              | AND2X6TR    | 0.081 |   1.049 |    1.163 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U19 | B0 v -> Y ^             | AOI22X1TR   | 0.130 |   1.180 |    1.293 | 
     | 9                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.180 |    1.294 | 
     | _r_REG498_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 79: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG724_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG724_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.201
= Slack Time                    0.115
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.296 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.505 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.665 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.636 |    0.751 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U72 | A1 v -> Y ^             | OAI31X4TR  | 0.289 |   0.925 |    1.040 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U74 | A ^ -> Y v              | INVX2TR    | 0.078 |   1.003 |    1.118 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B0 v -> Y v             | AO22X1TR   | 0.198 |   1.201 |    1.316 | 
     | 7                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.201 |    1.316 | 
     | _r_REG724_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 80: MET Setup Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/D                        
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG438_S3/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.094
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.196
= Slack Time                    0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |            |       |   0.005 |    0.122 | 
     | 0/clk_r_REG438_S3                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR   | 0.298 |   0.303 |    0.419 | 
     | 0/clk_r_REG438_S3                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 v -> Y ^ | OAI21X1TR  | 0.155 |   0.458 |    0.575 | 
     | 0/U103                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | NAND2BX1TR | 0.052 |   0.510 |    0.626 | 
     | 0/U43                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | AND2X2TR   | 0.100 |   0.610 |    0.726 | 
     | 0/U15                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NAND3X1TR  | 0.072 |   0.682 |    0.798 | 
     | 0/U14                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | NAND2X2TR  | 0.050 |   0.732 |    0.848 | 
     | 0/U73                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | AND3X2TR   | 0.092 |   0.824 |    0.941 | 
     | 0/U32                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | C0 v -> Y ^ | AOI211X1TR | 0.127 |   0.952 |    1.068 | 
     | 0/U168                                             |             |            |       |         |          | 
     | adder0/U60                                         | A ^ -> Y v  | XOR3X2TR   | 0.244 |   1.196 |    1.312 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4         | D v         | DFFQX1TR   | 0.000 |   1.196 |    1.312 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 81: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG662_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG662_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  1.174
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.248 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.361 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.413 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR  | 0.054 |   0.350 |    0.468 | 
     | CEDFE_OFC72_pe_in_pk_rdb_addr__0                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U31 | B ^ -> Y ^              | OR2X2TR     | 0.076 |   0.426 |    0.543 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX4TR  | 0.101 |   0.527 |    0.644 | 
     | CEDFE_OFC73_n1                                     |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | A0 v -> Y ^             | AOI22X1TR   | 0.101 |   0.628 |    0.745 | 
     | 1                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U40 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.069 |   0.697 |    0.814 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | C0 v -> Y ^             | AOI211X1TR  | 0.185 |   0.882 |    0.999 | 
     | 2                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | C ^ -> Y v              | NOR3X2TR    | 0.075 |   0.956 |    1.074 | 
     | 3                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | A v -> Y v              | AND2X6TR    | 0.099 |   1.055 |    1.172 | 
     | 4                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U18 | B0 v -> Y ^             | AOI22X1TR   | 0.119 |   1.174 |    1.292 | 
     | 9                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.174 |    1.292 | 
     | _r_REG662_S2                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 82: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG295_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG295_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG300_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.178
= Slack Time                    0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^        |           |       |   0.003 |    0.122 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^ -> Q ^ | DFFQX1TR  | 0.539 |   0.542 |    0.661 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.157 |   0.699 |    0.818 | 
     | 0/U54                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B1 v -> Y v | AO22X1TR  | 0.348 |   1.047 |    1.166 | 
     | 0/U29                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.131 |   1.177 |    1.297 | 
     | 0/U180                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.178 |    1.297 | 
     | 0/clk_r_REG295_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 83: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG735_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG735_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.197
= Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.301 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.510 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.670 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.637 |    0.756 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U72 | A1 v -> Y ^             | OAI31X4TR  | 0.289 |   0.925 |    1.045 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U74 | A ^ -> Y v              | INVX2TR    | 0.078 |   1.003 |    1.123 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B0 v -> Y v             | AO22X1TR   | 0.194 |   1.197 |    1.316 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.197 |    1.316 | 
     | _r_REG735_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 84: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG635_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG631_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.123
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.280
- Arrival Time                  1.159
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^        |           |       |   0.004 |    0.125 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^ -> Q ^ | DFFQX1TR  | 0.518 |   0.522 |    0.643 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.147 |   0.669 |    0.790 | 
     | 0/U6                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.158 |   0.827 |    0.948 | 
     | 0/U136                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.120 |   0.946 |    1.067 | 
     | 0/U183                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.212 |   1.159 |    1.280 | 
     | 0/U203                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.159 |    1.280 | 
     | 0/clk_r_REG635_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 85: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG332_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG332_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.120
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.294
- Arrival Time                  1.170
= Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.254 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.367 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.419 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U72 | A v -> Y ^              | NAND2X1TR   | 0.122 |   0.418 |    0.541 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR     | 0.112 |   0.530 |    0.653 | 
     | CEDFE_OFC115_n4                                    |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U40 | A0 v -> Y ^             | AOI22X1TR   | 0.127 |   0.657 |    0.780 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U54 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.059 |   0.716 |    0.839 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U88 | C0 v -> Y ^             | AOI211X2TR  | 0.146 |   0.862 |    0.986 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U53 | A ^ -> Y v              | NOR2X4TR    | 0.040 |   0.902 |    1.026 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U85 | A v -> Y v              | AND2X8TR    | 0.084 |   0.987 |    1.110 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U19 | B0 v -> Y ^             | AOI22X1TR   | 0.183 |   1.170 |    1.293 | 
     | 6                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.170 |    1.294 | 
     | _r_REG332_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 86: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG713_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG713_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.193
= Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.305 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.514 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.673 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.637 |    0.760 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U72 | A1 v -> Y ^             | OAI31X4TR  | 0.289 |   0.925 |    1.049 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U74 | A ^ -> Y v              | INVX2TR    | 0.078 |   1.003 |    1.126 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B0 v -> Y v             | AO22X1TR   | 0.190 |   1.193 |    1.316 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.193 |    1.316 | 
     | _r_REG713_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 87: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG644_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG642_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.287
- Arrival Time                  1.164
= Slack Time                    0.123
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^        |           |       |   0.004 |    0.127 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^ -> Q ^ | DFFQX1TR  | 0.541 |   0.544 |    0.668 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.148 |   0.692 |    0.815 | 
     | 0/U92                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B1 v -> Y v | AO22X1TR  | 0.345 |   1.037 |    1.161 | 
     | 0/U93                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.126 |   1.164 |    1.287 | 
     | 0/U210                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.164 |    1.287 | 
     | 0/clk_r_REG644_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 88: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG660_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG660_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.193
= Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.305 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.514 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.674 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.636 |    0.761 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U72 | A1 v -> Y ^             | OAI31X4TR  | 0.289 |   0.925 |    1.049 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U74 | A ^ -> Y v              | INVX2TR    | 0.078 |   1.003 |    1.127 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U15 | B0 v -> Y v             | AO22X1TR   | 0.190 |   1.193 |    1.317 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.193 |    1.317 | 
     | _r_REG660_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 89: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG680_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG680_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.192
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.306 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.515 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.675 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.637 |    0.761 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U72 | A1 v -> Y ^             | OAI31X4TR  | 0.289 |   0.925 |    1.050 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U74 | A ^ -> Y v              | INVX2TR    | 0.078 |   1.003 |    1.128 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U91 | B0 v -> Y v             | AO22X1TR   | 0.189 |   1.192 |    1.317 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.192 |    1.317 | 
     | _r_REG680_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 90: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG702_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG702_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.192
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.306 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.515 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.675 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.637 |    0.761 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U72 | A1 v -> Y ^             | OAI31X4TR  | 0.289 |   0.925 |    1.050 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U74 | A ^ -> Y v              | INVX2TR    | 0.078 |   1.003 |    1.128 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B0 v -> Y v             | AO22X1TR   | 0.189 |   1.192 |    1.317 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.192 |    1.317 | 
     | _r_REG702_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 91: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG283_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG283_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG291_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.125
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.281
- Arrival Time                  1.155
= Slack Time                    0.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |           |       |   0.014 |    0.140 | 
     | 0/clk_r_REG291_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.308 |   0.322 |    0.448 | 
     | 0/clk_r_REG291_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR  | 0.127 |   0.449 |    0.575 | 
     | 0/U8                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI21X1TR | 0.052 |   0.501 |    0.627 | 
     | 0/U106                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A v -> Y ^  | XOR2X1TR  | 0.142 |   0.644 |    0.770 | 
     | 0/U31                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | INVX1TR   | 0.038 |   0.682 |    0.808 | 
     | 0/U25                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 v -> Y ^ | OAI21X1TR | 0.100 |   0.783 |    0.909 | 
     | 0/U169                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y ^  | XNOR2X1TR | 0.109 |   0.891 |    1.017 | 
     | 0/U58                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y ^  | XNOR2X1TR | 0.126 |   1.018 |    1.144 | 
     | 0/U170                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y ^  | XNOR2X1TR | 0.137 |   1.155 |    1.281 | 
     | 0/U172                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.155 |    1.281 | 
     | 0/clk_r_REG283_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 92: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG691_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG691_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.191
= Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.307 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.516 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.676 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.636 |    0.763 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U72 | A1 v -> Y ^             | OAI31X4TR  | 0.289 |   0.925 |    1.051 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U74 | A ^ -> Y v              | INVX2TR    | 0.078 |   1.003 |    1.129 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U75 | B0 v -> Y v             | AO22X1TR   | 0.188 |   1.191 |    1.317 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.191 |    1.317 | 
     | _r_REG691_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 93: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG746_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG746_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.190
= Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.308 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.517 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.677 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.637 |    0.764 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U72 | A1 v -> Y ^             | OAI31X4TR  | 0.289 |   0.925 |    1.052 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U74 | A ^ -> Y v              | INVX2TR    | 0.078 |   1.003 |    1.130 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B0 v -> Y v             | AO22X1TR   | 0.187 |   1.190 |    1.317 | 
     | 9                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.190 |    1.317 | 
     | _r_REG746_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 94: MET Setup Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4/D                         
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG445_S3/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  1.178
= Slack Time                    0.127
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                    |              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^         |            |       |   0.002 |    0.129 | 
     | 0/clk_r_REG445_S3                                  |              |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v  | DFFQX2TR   | 0.327 |   0.330 |    0.457 | 
     | 0/clk_r_REG445_S3                                  |              |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^   | NOR3X4TR   | 0.080 |   0.410 |    0.537 | 
     | 0/U84                                              |              |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v   | NOR2X1TR   | 0.051 |   0.460 |    0.588 | 
     | 0/U85                                              |              |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v   | XOR2X2TR   | 0.076 |   0.537 |    0.664 | 
     | 0/U86                                              |              |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v   | OR2X2TR    | 0.105 |   0.642 |    0.769 | 
     | 0/U87                                              |              |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v   | OR2X2TR    | 0.108 |   0.750 |    0.877 | 
     | 0/U88                                              |              |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^   | CLKINVX4TR | 0.036 |   0.786 |    0.913 | 
     | 0/U89                                              |              |            |       |         |          | 
     | adder0/U56                                         | CI ^ -> CO ^ | ADDFHX4TR  | 0.107 |   0.893 |    1.020 | 
     | adder0/U58                                         | B ^ -> S v   | ADDFHX4TR  | 0.138 |   1.031 |    1.158 | 
     | adder0/U41                                         | A v -> Y ^   | INVX4TR    | 0.040 |   1.071 |    1.198 | 
     | adder0/U40                                         | B ^ -> Y v   | NAND2X4TR  | 0.031 |   1.102 |    1.229 | 
     | adder0/U3                                          | A0 v -> Y ^  | AOI21X1TR  | 0.076 |   1.178 |    1.306 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4          | D ^          | DFFQX4TR   | 0.000 |   1.178 |    1.306 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 95: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG648_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG648_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG642_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  1.159
= Slack Time                    0.127
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^        |           |       |   0.004 |    0.131 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^ -> Q ^ | DFFQX1TR  | 0.541 |   0.544 |    0.671 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.148 |   0.692 |    0.819 | 
     | 0/U92                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B1 v -> Y v | AO22X1TR  | 0.345 |   1.037 |    1.164 | 
     | 0/U93                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.122 |   1.159 |    1.286 | 
     | 0/U177                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.159 |    1.286 | 
     | 0/clk_r_REG648_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 96: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG290_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG290_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG300_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  1.157
= Slack Time                    0.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^        |           |       |   0.003 |    0.131 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^ -> Q ^ | DFFQX1TR  | 0.539 |   0.542 |    0.671 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.157 |   0.699 |    0.827 | 
     | 0/U54                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B1 v -> Y v | AO22X1TR  | 0.348 |   1.047 |    1.176 | 
     | 0/U29                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.110 |   1.157 |    1.286 | 
     | 0/U211                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.157 |    1.286 | 
     | 0/clk_r_REG290_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 97: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG412_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG412_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.196
= Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.293 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.387 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.442 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.412 |    0.541 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.658 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.740 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U87 | B0 v -> Y ^ | OAI21X1TR  | 0.241 |   0.852 |    0.981 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U59 | A ^ -> Y v  | INVX2TR    | 0.124 |   0.976 |    1.105 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.220 |   1.196 |    1.325 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.196 |    1.325 | 
     | _r_REG412_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 98: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG464_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG464_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG463_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.119
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.282
- Arrival Time                  1.150
= Slack Time                    0.131
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG46 | CK ^        |           |       |   0.002 |    0.133 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG46 | CK ^ -> Q ^ | DFFQX1TR  | 0.520 |   0.522 |    0.653 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.144 |   0.666 |    0.797 | 
     | 0/U40                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.176 |   0.842 |    0.973 | 
     | 0/U63                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.136 |   0.978 |    1.109 | 
     | 0/U191                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.172 |   1.150 |    1.282 | 
     | 0/U214                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.150 |    1.282 | 
     | 0/clk_r_REG464_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 99: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG481_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG481_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG474_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.111
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  1.159
= Slack Time                    0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^        |            |       |   0.002 |    0.134 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^ -> Q v | DFFQX1TR   | 0.272 |   0.274 |    0.405 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | CLKBUFX2TR | 0.226 |   0.500 |    0.631 | 
     | 0/PLACEDFE_OFC16_n4                                |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR    | 0.211 |   0.711 |    0.843 | 
     | 0/U6                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B1 ^ -> Y ^ | AO22X1TR   | 0.338 |   1.049 |    1.180 | 
     | 0/U53                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR  | 0.110 |   1.158 |    1.290 | 
     | 0/U185                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.159 |    1.290 | 
     | 0/clk_r_REG481_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 100: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG337_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG337_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.193
= Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.297 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.392 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.446 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.546 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.662 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.744 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U87 | B0 v -> Y ^ | OAI21X1TR  | 0.241 |   0.853 |    0.986 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U59 | A ^ -> Y v  | INVX2TR    | 0.124 |   0.977 |    1.110 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | B0 v -> Y v | AO22X1TR   | 0.217 |   1.193 |    1.326 | 
     | 5                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.193 |    1.326 | 
     | _r_REG337_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 101: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG760_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG760_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.181
= Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.314 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.523 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.683 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.637 |    0.770 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U82 | A1 v -> Y ^             | OAI21X2TR  | 0.239 |   0.876 |    1.009 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.099 |   0.975 |    1.108 | 
     | CEDFE_OFC90_n31                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B0 v -> Y v             | AO22X1TR   | 0.207 |   1.181 |    1.314 | 
     | 3                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.181 |    1.314 | 
     | _r_REG760_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 102: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG390_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG390_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.193
= Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.297 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.392 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.446 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.546 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.663 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.744 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U87 | B0 v -> Y ^ | OAI21X1TR  | 0.241 |   0.853 |    0.986 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U59 | A ^ -> Y v  | INVX2TR    | 0.124 |   0.977 |    1.110 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B0 v -> Y v | AO22X1TR   | 0.216 |   1.193 |    1.326 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.193 |    1.326 | 
     | _r_REG390_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 103: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG643_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG643_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG642_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.288
- Arrival Time                  1.154
= Slack Time                    0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^        |           |       |   0.004 |    0.138 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^ -> Q ^ | DFFQX1TR  | 0.541 |   0.544 |    0.678 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.148 |   0.692 |    0.826 | 
     | 0/U92                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B1 v -> Y v | AO22X1TR  | 0.345 |   1.037 |    1.171 | 
     | 0/U93                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.116 |   1.153 |    1.287 | 
     | 0/U215                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.154 |    1.288 | 
     | 0/clk_r_REG643_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 104: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG738_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG738_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.181
= Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.316 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.524 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.684 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.637 |    0.771 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U82 | A1 v -> Y ^             | OAI21X2TR  | 0.239 |   0.876 |    1.010 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.099 |   0.975 |    1.109 | 
     | CEDFE_OFC90_n31                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B0 v -> Y v             | AO22X1TR   | 0.206 |   1.181 |    1.315 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.181 |    1.315 | 
     | _r_REG738_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 105: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG379_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG379_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.192
= Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.298 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.393 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.447 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.547 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.664 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.746 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U87 | B0 v -> Y ^ | OAI21X1TR  | 0.241 |   0.853 |    0.987 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U59 | A ^ -> Y v  | INVX2TR    | 0.124 |   0.977 |    1.111 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B0 v -> Y v | AO22X1TR   | 0.215 |   1.192 |    1.327 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.192 |    1.327 | 
     | _r_REG379_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 106: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG423_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG423_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.191
= Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.299 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.393 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.448 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.412 |    0.547 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.664 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.746 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U87 | B0 v -> Y ^ | OAI21X1TR  | 0.241 |   0.852 |    0.987 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U59 | A ^ -> Y v  | INVX2TR    | 0.124 |   0.976 |    1.111 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.215 |   1.191 |    1.326 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.191 |    1.326 | 
     | _r_REG423_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 107: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG331_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG331_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.119
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  1.160
= Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.266 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.379 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.431 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U72 | A v -> Y ^              | NAND2X1TR   | 0.122 |   0.418 |    0.553 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR     | 0.112 |   0.530 |    0.665 | 
     | CEDFE_OFC115_n4                                    |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U40 | A0 v -> Y ^             | AOI22X1TR   | 0.127 |   0.657 |    0.792 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U54 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.059 |   0.716 |    0.851 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U88 | C0 v -> Y ^             | AOI211X2TR  | 0.146 |   0.862 |    0.998 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U53 | A ^ -> Y v              | NOR2X4TR    | 0.040 |   0.902 |    1.038 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U85 | A v -> Y v              | AND2X8TR    | 0.084 |   0.987 |    1.122 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U19 | B0 v -> Y ^             | AOI22X1TR   | 0.173 |   1.159 |    1.295 | 
     | 2                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.160 |    1.295 | 
     | _r_REG331_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 108: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG368_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG368_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.191
= Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.299 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.394 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.448 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.412 |    0.548 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.665 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.746 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U87 | B0 v -> Y ^ | OAI21X1TR  | 0.241 |   0.852 |    0.988 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U59 | A ^ -> Y v  | INVX2TR    | 0.124 |   0.976 |    1.112 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | B0 v -> Y v | AO22X1TR   | 0.215 |   1.191 |    1.326 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.191 |    1.326 | 
     | _r_REG368_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 109: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG357_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG357_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.191
= Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.299 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.394 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.448 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.548 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.665 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.747 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U87 | B0 v -> Y ^ | OAI21X1TR  | 0.241 |   0.853 |    0.988 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U59 | A ^ -> Y v  | INVX2TR    | 0.124 |   0.977 |    1.112 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U68 | B0 v -> Y v | AO22X1TR   | 0.215 |   1.191 |    1.327 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.191 |    1.327 | 
     | _r_REG357_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 110: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG646_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG646_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG642_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  1.156
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^        |           |       |   0.004 |    0.140 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^ -> Q ^ | DFFQX1TR  | 0.541 |   0.544 |    0.680 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.148 |   0.692 |    0.828 | 
     | 0/U92                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B1 v -> Y v | AO22X1TR  | 0.345 |   1.037 |    1.173 | 
     | 0/U93                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.118 |   1.156 |    1.292 | 
     | 0/U181                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.156 |    1.292 | 
     | 0/clk_r_REG646_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 111: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG401_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG401_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.189
= Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.301 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.396 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.450 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.412 |    0.550 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.667 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.749 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U87 | B0 v -> Y ^ | OAI21X1TR  | 0.241 |   0.852 |    0.990 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U59 | A ^ -> Y v  | INVX2TR    | 0.124 |   0.976 |    1.114 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.212 |   1.189 |    1.327 | 
     | 5                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.189 |    1.327 | 
     | _r_REG401_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 112: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG694_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG694_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.177
= Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.319 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.528 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.688 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.636 |    0.775 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U82 | A1 v -> Y ^             | OAI21X2TR  | 0.239 |   0.876 |    1.014 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.099 |   0.974 |    1.113 | 
     | CEDFE_OFC90_n31                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U84 | B0 v -> Y v             | AO22X1TR   | 0.202 |   1.177 |    1.315 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.177 |    1.315 | 
     | _r_REG694_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 113: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG674_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.174
= Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.320 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.529 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.689 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.636 |    0.775 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U82 | A1 v -> Y ^             | OAI21X2TR  | 0.239 |   0.876 |    1.014 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.099 |   0.974 |    1.113 | 
     | CEDFE_OFC90_n31                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U15 | B0 v -> Y v             | AO22X1TR   | 0.200 |   1.174 |    1.313 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.174 |    1.313 | 
     | _r_REG674_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 114: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG749_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG749_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.177
= Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.320 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.529 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.689 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.636 |    0.776 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U82 | A1 v -> Y ^             | OAI21X2TR  | 0.239 |   0.876 |    1.015 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.099 |   0.974 |    1.114 | 
     | CEDFE_OFC90_n31                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B0 v -> Y v             | AO22X1TR   | 0.202 |   1.177 |    1.316 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.177 |    1.316 | 
     | _r_REG749_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 115: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG267_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG267_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.094
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.168
= Slack Time                    0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.015 |    0.154 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.368 |   0.383 |    0.522 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | AOI32X1TR  | 0.433 |   0.816 |    0.955 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.128 |   0.944 |    1.083 | 
     | 0/U181                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR  | 0.164 |   1.107 |    1.247 | 
     | 0/U212                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR  | 0.060 |   1.168 |    1.307 | 
     | 0/U213                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.168 |    1.307 | 
     | 0/clk_r_REG267_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 116: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG705_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG705_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.175
= Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.321 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.530 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.690 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.637 |    0.776 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U82 | A1 v -> Y ^             | OAI21X2TR  | 0.239 |   0.876 |    1.016 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.099 |   0.975 |    1.114 | 
     | CEDFE_OFC90_n31                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B0 v -> Y v             | AO22X1TR   | 0.201 |   1.175 |    1.315 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.175 |    1.315 | 
     | _r_REG705_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 117: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG650_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG650_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG642_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  1.152
= Slack Time                    0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^        |           |       |   0.004 |    0.144 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^ -> Q ^ | DFFQX1TR  | 0.541 |   0.544 |    0.684 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.148 |   0.692 |    0.832 | 
     | 0/U92                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B1 v -> Y v | AO22X1TR  | 0.345 |   1.037 |    1.177 | 
     | 0/U93                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.115 |   1.152 |    1.292 | 
     | 0/U175                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.152 |    1.292 | 
     | 0/clk_r_REG650_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 118: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG683_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG683_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.174
= Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.323 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.532 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.692 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.636 |    0.778 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U82 | A1 v -> Y ^             | OAI21X2TR  | 0.239 |   0.876 |    1.017 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.099 |   0.974 |    1.116 | 
     | CEDFE_OFC90_n31                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U94 | B0 v -> Y v             | AO22X1TR   | 0.199 |   1.174 |    1.316 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.174 |    1.316 | 
     | _r_REG683_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 119: MET Setup Check with Pin accumulation0/clk_r_REG54_S2/CK 
Endpoint:   accumulation0/clk_r_REG54_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: adder0/clk_r_REG67_S1/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.159
= Slack Time                    0.142
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                              |             |            |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+---------+----------| 
     | adder0/clk_r_REG67_S1        | CK ^        |            |       |   0.005 |    0.147 | 
     | adder0/clk_r_REG67_S1        | CK ^ -> Q v | DFFQX1TR   | 0.298 |   0.302 |    0.444 | 
     | accumulation0/U55            | B v -> Y ^  | NOR2X1TR   | 0.336 |   0.638 |    0.780 | 
     | accumulation0/U56            | C ^ -> Y v  | NAND3BX1TR | 0.221 |   0.859 |    1.001 | 
     | accumulation0/U58            | A v -> Y ^  | INVX2TR    | 0.160 |   1.019 |    1.161 | 
     | accumulation0/U16            | B0 ^ -> Y ^ | AO22X1TR   | 0.140 |   1.159 |    1.300 | 
     | accumulation0/clk_r_REG54_S2 | D ^         | DFFQX1TR   | 0.000 |   1.159 |    1.301 | 
     +--------------------------------------------------------------------------------------+ 
Path 120: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG716_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG716_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.174
= Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.323 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.532 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.692 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.636 |    0.778 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U82 | A1 v -> Y ^             | OAI21X2TR  | 0.239 |   0.876 |    1.018 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.099 |   0.974 |    1.116 | 
     | CEDFE_OFC90_n31                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B0 v -> Y v             | AO22X1TR   | 0.199 |   1.174 |    1.316 | 
     | 9                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.174 |    1.316 | 
     | _r_REG716_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 121: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG727_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG727_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.174
= Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.181
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ v |            |       |   0.181 |    0.323 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A v -> Y v              | CLKBUFX2TR | 0.209 |   0.390 |    0.532 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U70 | B v -> Y ^              | NOR3X1TR   | 0.160 |   0.550 |    0.692 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U71 | A0 ^ -> Y v             | OAI21X1TR  | 0.087 |   0.637 |    0.778 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U82 | A1 v -> Y ^             | OAI21X2TR  | 0.239 |   0.876 |    1.018 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.099 |   0.975 |    1.116 | 
     | CEDFE_OFC90_n31                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B0 v -> Y v             | AO22X1TR   | 0.199 |   1.174 |    1.316 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.174 |    1.316 | 
     | _r_REG727_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 122: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG480_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG480_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG474_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  1.147
= Slack Time                    0.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^        |            |       |   0.002 |    0.147 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^ -> Q v | DFFQX1TR   | 0.272 |   0.274 |    0.419 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | CLKBUFX2TR | 0.226 |   0.500 |    0.644 | 
     | 0/PLACEDFE_OFC16_n4                                |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR    | 0.211 |   0.711 |    0.856 | 
     | 0/U6                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B1 ^ -> Y ^ | AO22X1TR   | 0.338 |   1.049 |    1.193 | 
     | 0/U53                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI22X1TR  | 0.099 |   1.147 |    1.292 | 
     | 0/U179                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.147 |    1.292 | 
     | 0/clk_r_REG480_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 123: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG306_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG306_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG310_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.122
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.280
- Arrival Time                  1.132
= Slack Time                    0.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^        |           |       |   0.003 |    0.150 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^ -> Q ^ | DFFQX1TR  | 0.484 |   0.487 |    0.635 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.151 |   0.638 |    0.786 | 
     | 0/U6                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.185 |   0.823 |    0.971 | 
     | 0/U40                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.136 |   0.959 |    1.106 | 
     | 0/U189                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.174 |   1.132 |    1.280 | 
     | 0/U205                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.132 |    1.280 | 
     | 0/clk_r_REG306_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 124: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG457_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG457_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.151
= Slack Time                    0.150
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |             |       |   0.007 |    0.158 | 
     | _r_REG494_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR    | 0.364 |   0.372 |    0.522 | 
     | _r_REG494_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U77 | A v -> Y ^  | INVX2TR     | 0.071 |   0.442 |    0.593 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U76 | B0 ^ -> Y v | OAI2BB1X1TR | 0.044 |   0.486 |    0.637 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U33 | A v -> Y ^  | NAND2X1TR   | 0.260 |   0.746 |    0.897 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR  | 0.138 |   0.884 |    1.035 | 
     | 0/U180                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR   | 0.185 |   1.070 |    1.220 | 
     | 0/U199                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR   | 0.081 |   1.151 |    1.301 | 
     | 0/U207                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   1.151 |    1.301 | 
     | 0/clk_r_REG457_S2                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 125: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG479_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG479_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.146
= Slack Time                    0.151
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |             |       |   0.007 |    0.158 | 
     | _r_REG494_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR    | 0.364 |   0.372 |    0.522 | 
     | _r_REG494_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U77 | A v -> Y ^  | INVX2TR     | 0.071 |   0.442 |    0.593 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U76 | B0 ^ -> Y v | OAI2BB1X1TR | 0.044 |   0.486 |    0.637 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U33 | A v -> Y ^  | NAND2X1TR   | 0.260 |   0.746 |    0.897 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR  | 0.138 |   0.884 |    1.035 | 
     | 0/U180                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR   | 0.189 |   1.073 |    1.224 | 
     | 0/U181                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR   | 0.073 |   1.146 |    1.297 | 
     | 0/U183                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   1.146 |    1.297 | 
     | 0/clk_r_REG479_S2                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 126: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG482_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG482_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG474_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  1.140
= Slack Time                    0.152
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^        |            |       |   0.002 |    0.155 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^ -> Q v | DFFQX1TR   | 0.272 |   0.274 |    0.426 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | CLKBUFX2TR | 0.226 |   0.500 |    0.652 | 
     | 0/PLACEDFE_OFC16_n4                                |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR    | 0.211 |   0.711 |    0.863 | 
     | 0/U6                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B1 ^ -> Y ^ | AO22X1TR   | 0.338 |   1.049 |    1.201 | 
     | 0/U53                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI22X1TR  | 0.091 |   1.140 |    1.292 | 
     | 0/U177                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.140 |    1.292 | 
     | 0/clk_r_REG482_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 127: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG233_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG233_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.156
= Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.423 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.167 |   0.436 |    0.590 | 
     | CEDFE_OFC81_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U96 | B ^ -> Y v              | NOR3X1TR   | 0.054 |   0.490 |    0.643 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U97 | A0 v -> Y ^             | OAI21X1TR  | 0.224 |   0.714 |    0.867 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U98 | A1 ^ -> Y v             | OAI31X4TR  | 0.181 |   0.895 |    1.048 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | A v -> Y ^              | INVX2TR    | 0.120 |   1.015 |    1.168 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B0 ^ -> Y ^             | AO22X1TR   | 0.141 |   1.156 |    1.309 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.156 |    1.309 | 
     | _r_REG233_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 128: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG124_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG124_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG133_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.121
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.291
- Arrival Time                  1.137
= Slack Time                    0.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | CK ^        |            |       |   0.002 |    0.157 | 
     | 3_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | CK ^ -> Q ^ | DFFQX1TR   | 0.275 |   0.277 |    0.432 | 
     | 3_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y ^  | CLKBUFX2TR | 0.233 |   0.511 |    0.665 | 
     | 0/PLACEDFE_OFC18_n4                                |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR    | 0.128 |   0.639 |    0.793 | 
     | 0/U79                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B1 v -> Y v | AO22X1TR   | 0.328 |   0.967 |    1.121 | 
     | 0/U80                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR  | 0.170 |   1.137 |    1.291 | 
     | 0/U182                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR   | 0.000 |   1.137 |    1.291 | 
     | 0/clk_r_REG124_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 129: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG149_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG149_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  1.152
= Slack Time                    0.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |    0.168 | 
     | _r_REG167_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.380 |   0.394 |    0.548 | 
     | _r_REG167_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U69 | B0 v -> Y ^ | AOI32X1TR | 0.396 |   0.790 |    0.944 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.110 |   0.899 |    1.054 | 
     | 0/U6                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR | 0.178 |   1.077 |    1.232 | 
     | 0/U172                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR | 0.074 |   1.151 |    1.306 | 
     | 0/U173                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   1.152 |    1.306 | 
     | 0/clk_r_REG149_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 130: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG475_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.143
= Slack Time                    0.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |             |       |   0.007 |    0.163 | 
     | _r_REG494_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR    | 0.364 |   0.372 |    0.527 | 
     | _r_REG494_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U77 | A v -> Y ^  | INVX2TR     | 0.071 |   0.442 |    0.597 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U76 | B0 ^ -> Y v | OAI2BB1X1TR | 0.044 |   0.486 |    0.642 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U33 | A v -> Y ^  | NAND2X1TR   | 0.260 |   0.746 |    0.902 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR  | 0.138 |   0.884 |    1.040 | 
     | 0/U180                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR   | 0.189 |   1.073 |    1.229 | 
     | 0/U181                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B1 ^ -> Y v | OAI22X1TR   | 0.070 |   1.143 |    1.299 | 
     | 0/U222                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   1.143 |    1.299 | 
     | 0/clk_r_REG475_S2                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 131: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG146_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG146_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.099
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.151
= Slack Time                    0.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |    0.169 | 
     | _r_REG167_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.380 |   0.394 |    0.549 | 
     | _r_REG167_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U69 | B0 v -> Y ^ | AOI32X1TR | 0.396 |   0.790 |    0.945 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.110 |   0.899 |    1.055 | 
     | 0/U6                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR | 0.178 |   1.077 |    1.232 | 
     | 0/U172                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.074 |   1.151 |    1.307 | 
     | 0/U188                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   1.151 |    1.307 | 
     | 0/clk_r_REG146_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 132: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG122_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG122_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.145
= Slack Time                    0.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |    0.169 | 
     | _r_REG167_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.380 |   0.394 |    0.550 | 
     | _r_REG167_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U69 | B0 v -> Y ^ | AOI32X1TR | 0.396 |   0.790 |    0.946 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.110 |   0.899 |    1.055 | 
     | 0/U6                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR | 0.166 |   1.065 |    1.221 | 
     | 0/U202                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B1 ^ -> Y v | OAI22X1TR | 0.080 |   1.145 |    1.301 | 
     | 0/U203                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   1.145 |    1.301 | 
     | 0/clk_r_REG122_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 133: MET Setup Check with Pin accumulation0/clk_r_REG66_S2/CK 
Endpoint:   accumulation0/clk_r_REG66_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: adder0/clk_r_REG67_S1/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.146
= Slack Time                    0.157
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                              |             |            |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+---------+----------| 
     | adder0/clk_r_REG67_S1        | CK ^        |            |       |   0.005 |    0.162 | 
     | adder0/clk_r_REG67_S1        | CK ^ -> Q v | DFFQX1TR   | 0.298 |   0.302 |    0.459 | 
     | accumulation0/U55            | B v -> Y ^  | NOR2X1TR   | 0.336 |   0.638 |    0.795 | 
     | accumulation0/U56            | C ^ -> Y v  | NAND3BX1TR | 0.221 |   0.859 |    1.015 | 
     | accumulation0/U58            | A v -> Y ^  | INVX2TR    | 0.160 |   1.019 |    1.176 | 
     | accumulation0/U3             | B0 ^ -> Y ^ | AO22X1TR   | 0.127 |   1.146 |    1.302 | 
     | accumulation0/clk_r_REG66_S2 | D ^         | DFFQX1TR   | 0.000 |   1.146 |    1.302 | 
     +--------------------------------------------------------------------------------------+ 
Path 134: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG178_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG178_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.152
= Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.427 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.167 |   0.436 |    0.594 | 
     | CEDFE_OFC81_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U96 | B ^ -> Y v              | NOR3X1TR   | 0.054 |   0.490 |    0.647 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U97 | A0 v -> Y ^             | OAI21X1TR  | 0.224 |   0.714 |    0.871 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U98 | A1 ^ -> Y v             | OAI31X4TR  | 0.181 |   0.895 |    1.052 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | A v -> Y ^              | INVX2TR    | 0.120 |   1.015 |    1.172 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B0 ^ -> Y ^             | AO22X1TR   | 0.137 |   1.151 |    1.309 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.152 |    1.309 | 
     | _r_REG178_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 135: MET Setup Check with Pin accumulation0/clk_r_REG64_S2/CK 
Endpoint:   accumulation0/clk_r_REG64_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: adder0/clk_r_REG67_S1/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.144
= Slack Time                    0.158
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                              |             |            |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+---------+----------| 
     | adder0/clk_r_REG67_S1        | CK ^        |            |       |   0.005 |    0.163 | 
     | adder0/clk_r_REG67_S1        | CK ^ -> Q v | DFFQX1TR   | 0.298 |   0.302 |    0.461 | 
     | accumulation0/U55            | B v -> Y ^  | NOR2X1TR   | 0.336 |   0.638 |    0.796 | 
     | accumulation0/U56            | C ^ -> Y v  | NAND3BX1TR | 0.221 |   0.859 |    1.017 | 
     | accumulation0/U58            | A v -> Y ^  | INVX2TR    | 0.160 |   1.019 |    1.177 | 
     | accumulation0/U8             | B0 ^ -> Y ^ | AO22X1TR   | 0.125 |   1.144 |    1.302 | 
     | accumulation0/clk_r_REG64_S2 | D ^         | DFFQX1TR   | 0.000 |   1.144 |    1.302 | 
     +--------------------------------------------------------------------------------------+ 
Path 136: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG467_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG467_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.142
= Slack Time                    0.158
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |    0.166 | 
     | _r_REG494_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.364 |   0.372 |    0.530 | 
     | _r_REG494_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U84 | B0 v -> Y ^ | AOI32X1TR | 0.395 |   0.767 |    0.925 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.113 |   0.880 |    1.038 | 
     | 0/U37                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR | 0.195 |   1.076 |    1.234 | 
     | 0/U2                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR | 0.066 |   1.142 |    1.300 | 
     | 0/U210                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   1.142 |    1.300 | 
     | 0/clk_r_REG467_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 137: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG121_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG121_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.143
= Slack Time                    0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |    0.172 | 
     | _r_REG167_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.380 |   0.394 |    0.553 | 
     | _r_REG167_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U69 | B0 v -> Y ^ | AOI32X1TR | 0.396 |   0.790 |    0.949 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.110 |   0.899 |    1.058 | 
     | 0/U6                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR | 0.166 |   1.065 |    1.224 | 
     | 0/U202                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.078 |   1.143 |    1.302 | 
     | 0/U208                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   1.143 |    1.302 | 
     | 0/clk_r_REG121_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 138: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG459_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG459_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.098
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.144
= Slack Time                    0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |             |       |   0.007 |    0.167 | 
     | _r_REG494_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR    | 0.364 |   0.372 |    0.531 | 
     | _r_REG494_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U77 | A v -> Y ^  | INVX2TR     | 0.071 |   0.442 |    0.601 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U76 | B0 ^ -> Y v | OAI2BB1X1TR | 0.044 |   0.486 |    0.645 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U33 | A v -> Y ^  | NAND2X1TR   | 0.260 |   0.746 |    0.906 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR  | 0.138 |   0.884 |    1.043 | 
     | 0/U180                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR   | 0.185 |   1.070 |    1.229 | 
     | 0/U199                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR   | 0.074 |   1.144 |    1.303 | 
     | 0/U200                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   1.144 |    1.303 | 
     | 0/clk_r_REG459_S2                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 139: MET Setup Check with Pin accumulation0/clk_r_REG51_S2/CK 
Endpoint:   accumulation0/clk_r_REG51_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: adder0/clk_r_REG67_S1/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.143
= Slack Time                    0.160
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                              |             |            |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+---------+----------| 
     | adder0/clk_r_REG67_S1        | CK ^        |            |       |   0.005 |    0.165 | 
     | adder0/clk_r_REG67_S1        | CK ^ -> Q v | DFFQX1TR   | 0.298 |   0.302 |    0.462 | 
     | accumulation0/U55            | B v -> Y ^  | NOR2X1TR   | 0.336 |   0.638 |    0.798 | 
     | accumulation0/U56            | C ^ -> Y v  | NAND3BX1TR | 0.221 |   0.859 |    1.019 | 
     | accumulation0/U58            | A v -> Y ^  | INVX2TR    | 0.160 |   1.019 |    1.179 | 
     | accumulation0/U4             | B0 ^ -> Y ^ | AO22X1TR   | 0.124 |   1.143 |    1.303 | 
     | accumulation0/clk_r_REG51_S2 | D ^         | DFFQX1TR   | 0.000 |   1.143 |    1.303 | 
     +--------------------------------------------------------------------------------------+ 
Path 140: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG154_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG154_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.156
= Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.325 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.420 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.474 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.574 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.691 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.806 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U86 | B0 v -> Y ^ | OAI31X4TR  | 0.219 |   0.863 |    1.024 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U87 | A ^ -> Y v  | INVX2TR    | 0.095 |   0.957 |    1.119 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B0 v -> Y v | AO22X1TR   | 0.199 |   1.156 |    1.317 | 
     | 8                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.156 |    1.317 | 
     | _r_REG154_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 141: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG157_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG157_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.148
= Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.433 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.167 |   0.436 |    0.599 | 
     | CEDFE_OFC81_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U96 | B ^ -> Y v              | NOR3X1TR   | 0.054 |   0.490 |    0.653 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U97 | A0 v -> Y ^             | OAI21X1TR  | 0.224 |   0.714 |    0.877 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U98 | A1 ^ -> Y v             | OAI31X4TR  | 0.181 |   0.895 |    1.058 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | A v -> Y ^              | INVX2TR    | 0.120 |   1.015 |    1.178 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | B0 ^ -> Y ^             | AO22X1TR   | 0.133 |   1.148 |    1.310 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.148 |    1.310 | 
     | _r_REG157_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 142: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG466_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG466_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.138
= Slack Time                    0.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |    0.171 | 
     | _r_REG494_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.364 |   0.372 |    0.535 | 
     | _r_REG494_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U84 | B0 v -> Y ^ | AOI32X1TR | 0.395 |   0.767 |    0.930 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.113 |   0.880 |    1.043 | 
     | 0/U37                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR | 0.195 |   1.076 |    1.239 | 
     | 0/U2                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.063 |   1.138 |    1.301 | 
     | 0/U220                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   1.138 |    1.301 | 
     | 0/clk_r_REG466_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 143: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG240_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG240_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.154
= Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.327 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.422 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.476 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.576 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.693 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.808 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U86 | B0 v -> Y ^ | OAI31X4TR  | 0.219 |   0.863 |    1.026 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U87 | A ^ -> Y v  | INVX2TR    | 0.095 |   0.957 |    1.121 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B0 v -> Y v | AO22X1TR   | 0.196 |   1.154 |    1.317 | 
     | 2                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.154 |    1.317 | 
     | _r_REG240_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 144: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG229_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG229_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.154
= Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.327 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.422 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.476 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.576 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.693 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.808 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U86 | B0 v -> Y ^ | OAI31X4TR  | 0.219 |   0.863 |    1.026 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U87 | A ^ -> Y v  | INVX2TR    | 0.095 |   0.957 |    1.121 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B0 v -> Y v | AO22X1TR   | 0.196 |   1.154 |    1.317 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.154 |    1.317 | 
     | _r_REG229_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 145: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG478_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG478_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG474_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  1.131
= Slack Time                    0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^        |            |       |   0.002 |    0.166 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^ -> Q v | DFFQX1TR   | 0.272 |   0.274 |    0.438 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | CLKBUFX2TR | 0.226 |   0.500 |    0.664 | 
     | 0/PLACEDFE_OFC16_n4                                |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR    | 0.211 |   0.711 |    0.875 | 
     | 0/U6                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B1 ^ -> Y ^ | AO22X1TR   | 0.338 |   1.049 |    1.213 | 
     | 0/U53                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI22X1TR  | 0.082 |   1.130 |    1.295 | 
     | 0/U184                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.131 |    1.295 | 
     | 0/clk_r_REG478_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 146: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG174_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG174_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.153
= Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.328 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.423 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.477 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.577 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.694 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.808 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U86 | B0 v -> Y ^ | OAI31X4TR  | 0.219 |   0.863 |    1.027 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U87 | A ^ -> Y v  | INVX2TR    | 0.095 |   0.957 |    1.122 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | B0 v -> Y v | AO22X1TR   | 0.195 |   1.153 |    1.317 | 
     | 8                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.153 |    1.317 | 
     | _r_REG174_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 147: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG185_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG185_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.152
= Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.328 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.423 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.477 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.577 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.694 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.809 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U86 | B0 v -> Y ^ | OAI31X4TR  | 0.219 |   0.863 |    1.027 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U87 | A ^ -> Y v  | INVX2TR    | 0.095 |   0.957 |    1.122 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U88 | B0 v -> Y v | AO22X1TR   | 0.195 |   1.152 |    1.317 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.152 |    1.317 | 
     | _r_REG185_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 148: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG329_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG329_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.134
= Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.296 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.409 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.461 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U72 | A v -> Y ^              | NAND2X1TR   | 0.122 |   0.418 |    0.583 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR     | 0.112 |   0.530 |    0.695 | 
     | CEDFE_OFC115_n4                                    |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U40 | A0 v -> Y ^             | AOI22X1TR   | 0.127 |   0.657 |    0.822 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U54 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.059 |   0.716 |    0.881 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U88 | C0 v -> Y ^             | AOI211X2TR  | 0.146 |   0.862 |    1.027 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U53 | A ^ -> Y v              | NOR2X4TR    | 0.040 |   0.902 |    1.067 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U85 | A v -> Y v              | AND2X8TR    | 0.084 |   0.987 |    1.152 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U18 | B0 v -> Y ^             | AOI22X1TR   | 0.147 |   1.134 |    1.299 | 
     | 6                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.134 |    1.299 | 
     | _r_REG329_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 149: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG207_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG207_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.152
= Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.329 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.424 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.478 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.578 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.695 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.809 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U86 | B0 v -> Y ^ | OAI31X4TR  | 0.219 |   0.863 |    1.028 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U87 | A ^ -> Y v  | INVX2TR    | 0.095 |   0.957 |    1.122 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.195 |   1.152 |    1.317 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.152 |    1.317 | 
     | _r_REG207_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 150: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG314_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG314_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.093
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.321
- Arrival Time                  1.156
= Slack Time                    0.165
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.015 |    0.180 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.368 |   0.383 |    0.548 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | AOI32X1TR  | 0.433 |   0.816 |    0.981 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.128 |   0.944 |    1.109 | 
     | 0/U181                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR  | 0.152 |   1.096 |    1.261 | 
     | 0/U195                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR  | 0.059 |   1.156 |    1.321 | 
     | 0/U196                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.156 |    1.321 | 
     | 0/clk_r_REG314_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 151: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG218_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG218_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.152
= Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.329 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.424 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.478 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.578 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.695 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.809 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U86 | B0 v -> Y ^ | OAI31X4TR  | 0.219 |   0.863 |    1.028 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U87 | A ^ -> Y v  | INVX2TR    | 0.095 |   0.957 |    1.122 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.195 |   1.152 |    1.317 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.152 |    1.317 | 
     | _r_REG218_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 152: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG350_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG350_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.146
= Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.296 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.379 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.451 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.553 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.669 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.794 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 ^ -> Y v | OAI21X1TR  | 0.060 |   0.687 |    0.854 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.171 |   0.858 |    1.025 | 
     | CEDFE_OFC44_n17                                    |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | A v -> Y ^  | INVX2TR    | 0.157 |   1.015 |    1.181 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U66 | B0 ^ -> Y ^ | AO22X1TR   | 0.131 |   1.146 |    1.312 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.146 |    1.312 | 
     | _r_REG350_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 153: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG189_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG189_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.144
= Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.436 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.167 |   0.436 |    0.603 | 
     | CEDFE_OFC81_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U96 | B ^ -> Y v              | NOR3X1TR   | 0.054 |   0.490 |    0.657 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U97 | A0 v -> Y ^             | OAI21X1TR  | 0.224 |   0.714 |    0.881 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U98 | A1 ^ -> Y v             | OAI31X4TR  | 0.181 |   0.895 |    1.062 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | A v -> Y ^              | INVX2TR    | 0.120 |   1.015 |    1.182 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U99 | B0 ^ -> Y ^             | AO22X1TR   | 0.129 |   1.144 |    1.311 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.144 |    1.311 | 
     | _r_REG189_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 154: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG416_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG416_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.145
= Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.296 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.379 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.452 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.554 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.669 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.794 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 ^ -> Y v | OAI21X1TR  | 0.060 |   0.687 |    0.854 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.171 |   0.858 |    1.025 | 
     | CEDFE_OFC44_n17                                    |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | A v -> Y ^  | INVX2TR    | 0.157 |   1.015 |    1.182 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 ^ -> Y ^ | AO22X1TR   | 0.130 |   1.145 |    1.312 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.145 |    1.312 | 
     | _r_REG416_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 155: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG465_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG465_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG463_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.118
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.283
- Arrival Time                  1.116
= Slack Time                    0.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG46 | CK ^        |           |       |   0.002 |    0.169 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG46 | CK ^ -> Q ^ | DFFQX1TR  | 0.520 |   0.522 |    0.689 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.144 |   0.666 |    0.833 | 
     | 0/U40                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.176 |   0.842 |    1.009 | 
     | 0/U63                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.136 |   0.978 |    1.145 | 
     | 0/U191                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.138 |   1.116 |    1.283 | 
     | 0/U212                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.116 |    1.283 | 
     | 0/clk_r_REG465_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 156: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG361_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG361_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.144
= Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.296 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.379 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.452 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.554 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.670 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.794 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 ^ -> Y v | OAI21X1TR  | 0.060 |   0.687 |    0.854 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.171 |   0.858 |    1.025 | 
     | CEDFE_OFC44_n17                                    |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | A v -> Y ^  | INVX2TR    | 0.157 |   1.015 |    1.182 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B0 ^ -> Y ^ | AO22X1TR   | 0.129 |   1.144 |    1.311 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.144 |    1.311 | 
     | _r_REG361_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 157: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG339_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG339_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.145
= Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.296 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.379 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.452 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.554 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.670 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.794 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 ^ -> Y v | OAI21X1TR  | 0.060 |   0.687 |    0.854 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.171 |   0.858 |    1.025 | 
     | CEDFE_OFC44_n17                                    |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | A v -> Y ^  | INVX2TR    | 0.157 |   1.015 |    1.182 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U69 | B0 ^ -> Y ^ | AO22X1TR   | 0.130 |   1.145 |    1.312 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.145 |    1.312 | 
     | _r_REG339_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 158: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG251_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG251_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.151
= Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.331 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.426 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.480 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.580 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.697 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.811 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U86 | B0 v -> Y ^ | OAI31X4TR  | 0.219 |   0.863 |    1.030 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U87 | A ^ -> Y v  | INVX2TR    | 0.095 |   0.957 |    1.124 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B0 v -> Y v | AO22X1TR   | 0.193 |   1.151 |    1.318 | 
     | 5                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.151 |    1.318 | 
     | _r_REG251_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 159: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG222_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG222_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.144
= Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.437 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.167 |   0.436 |    0.604 | 
     | CEDFE_OFC81_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U96 | B ^ -> Y v              | NOR3X1TR   | 0.054 |   0.490 |    0.657 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U97 | A0 v -> Y ^             | OAI21X1TR  | 0.224 |   0.714 |    0.881 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U98 | A1 ^ -> Y v             | OAI31X4TR  | 0.181 |   0.895 |    1.062 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | A v -> Y ^              | INVX2TR    | 0.120 |   1.015 |    1.182 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B0 ^ -> Y ^             | AO22X1TR   | 0.129 |   1.144 |    1.311 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.144 |    1.311 | 
     | _r_REG222_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 160: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG394_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG394_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.144
= Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.297 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.380 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.453 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.555 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.670 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.795 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 ^ -> Y v | OAI21X1TR  | 0.060 |   0.687 |    0.855 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.171 |   0.858 |    1.026 | 
     | CEDFE_OFC44_n17                                    |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | A v -> Y ^  | INVX2TR    | 0.157 |   1.015 |    1.183 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B0 ^ -> Y ^ | AO22X1TR   | 0.130 |   1.144 |    1.312 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.144 |    1.312 | 
     | _r_REG394_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 161: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG127_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG127_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG133_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.131
= Slack Time                    0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | CK ^        |            |       |   0.002 |    0.170 | 
     | 3_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | CK ^ -> Q v | DFFQX1TR   | 0.292 |   0.294 |    0.462 | 
     | 3_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y v  | CLKBUFX2TR | 0.230 |   0.525 |    0.692 | 
     | 0/PLACEDFE_OFC18_n4                                |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR    | 0.202 |   0.727 |    0.895 | 
     | 0/U79                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B1 ^ -> Y ^ | AO22X1TR   | 0.309 |   1.036 |    1.203 | 
     | 0/U80                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI22X1TR  | 0.095 |   1.130 |    1.298 | 
     | 0/U177                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.131 |    1.298 | 
     | 0/clk_r_REG127_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 162: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG383_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG383_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.144
= Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.298 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.380 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.453 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.555 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.671 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.796 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 ^ -> Y v | OAI21X1TR  | 0.060 |   0.687 |    0.855 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.171 |   0.858 |    1.027 | 
     | CEDFE_OFC44_n17                                    |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | A v -> Y ^  | INVX2TR    | 0.157 |   1.015 |    1.183 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B0 ^ -> Y ^ | AO22X1TR   | 0.129 |   1.144 |    1.312 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.144 |    1.312 | 
     | _r_REG383_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 163: MET Setup Check with Pin adder0/clk_r_REG72_S1/CK 
Endpoint:   adder0/clk_r_REG72_S1/D                                             
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG614_S3/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.133
= Slack Time                    0.169
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |            |       |   0.004 |    0.173 | 
     | 0/clk_r_REG614_S3                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX2TR   | 0.328 |   0.332 |    0.501 | 
     | 0/clk_r_REG614_S3                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 v -> Y v | OA21X2TR   | 0.142 |   0.475 |    0.644 | 
     | 0/U132                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y v  | OR4X2TR    | 0.144 |   0.619 |    0.788 | 
     | 0/U133                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | CLKINVX2TR | 0.053 |   0.672 |    0.841 | 
     | 0/U17                                              |             |            |       |         |          | 
     | adder0/U26                                         | B ^ -> Y ^  | XOR2X1TR   | 0.124 |   0.796 |    0.964 | 
     | adder0/U7                                          | A ^ -> Y ^  | XNOR2X1TR  | 0.098 |   0.894 |    1.062 | 
     | adder0/U31                                         | B ^ -> Y ^  | XNOR2X1TR  | 0.131 |   1.024 |    1.193 | 
     | adder0/U30                                         | A ^ -> Y ^  | AND2X1TR   | 0.108 |   1.133 |    1.301 | 
     | adder0/clk_r_REG72_S1                              | D ^         | DFFQX1TR   | 0.000 |   1.133 |    1.301 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 164: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG244_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG244_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.142
= Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.439 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.167 |   0.436 |    0.605 | 
     | CEDFE_OFC81_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U96 | B ^ -> Y v              | NOR3X1TR   | 0.054 |   0.490 |    0.659 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U97 | A0 v -> Y ^             | OAI21X1TR  | 0.224 |   0.714 |    0.883 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U98 | A1 ^ -> Y v             | OAI31X4TR  | 0.181 |   0.895 |    1.064 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | A v -> Y ^              | INVX2TR    | 0.120 |   1.015 |    1.184 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B0 ^ -> Y ^             | AO22X1TR   | 0.127 |   1.142 |    1.311 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.142 |    1.311 | 
     | _r_REG244_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 165: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG255_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG255_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.142
= Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.439 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.167 |   0.436 |    0.605 | 
     | CEDFE_OFC81_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U96 | B ^ -> Y v              | NOR3X1TR   | 0.054 |   0.490 |    0.659 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U97 | A0 v -> Y ^             | OAI21X1TR  | 0.224 |   0.714 |    0.883 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U98 | A1 ^ -> Y v             | OAI31X4TR  | 0.181 |   0.895 |    1.064 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | A v -> Y ^              | INVX2TR    | 0.120 |   1.015 |    1.184 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B0 ^ -> Y ^             | AO22X1TR   | 0.127 |   1.142 |    1.311 | 
     | 7                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.142 |    1.311 | 
     | _r_REG255_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 166: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG405_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG405_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.142
= Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.299 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.382 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.454 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.556 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.672 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.797 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 ^ -> Y v | OAI21X1TR  | 0.060 |   0.687 |    0.857 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.171 |   0.858 |    1.028 | 
     | CEDFE_OFC44_n17                                    |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | A v -> Y ^  | INVX2TR    | 0.157 |   1.015 |    1.184 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B0 ^ -> Y ^ | AO22X1TR   | 0.127 |   1.142 |    1.312 | 
     | 5                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.142 |    1.312 | 
     | _r_REG405_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 167: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG372_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG372_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.142
= Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.299 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.382 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.455 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.557 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.673 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.797 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 ^ -> Y v | OAI21X1TR  | 0.060 |   0.687 |    0.857 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.171 |   0.858 |    1.028 | 
     | CEDFE_OFC44_n17                                    |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | A v -> Y ^  | INVX2TR    | 0.157 |   1.015 |    1.185 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B0 ^ -> Y ^ | AO22X1TR   | 0.128 |   1.142 |    1.312 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.142 |    1.312 | 
     | _r_REG372_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 168: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG335_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG335_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.143
= Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.300 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.383 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.455 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.557 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.673 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.798 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 ^ -> Y v | OAI21X1TR  | 0.060 |   0.687 |    0.858 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.171 |   0.858 |    1.029 | 
     | CEDFE_OFC44_n17                                    |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | A v -> Y ^  | INVX2TR    | 0.157 |   1.015 |    1.185 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | B0 ^ -> Y ^ | AO22X1TR   | 0.128 |   1.143 |    1.313 | 
     | 4                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.143 |    1.313 | 
     | _r_REG335_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 169: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG469_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG469_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG463_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  1.115
= Slack Time                    0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG46 | CK ^        |           |       |   0.002 |    0.173 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG46 | CK ^ -> Q ^ | DFFQX1TR  | 0.520 |   0.522 |    0.693 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.144 |   0.666 |    0.836 | 
     | 0/U40                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.176 |   0.842 |    1.013 | 
     | 0/U63                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.136 |   0.978 |    1.149 | 
     | 0/U191                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.137 |   1.115 |    1.286 | 
     | 0/U193                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.115 |    1.286 | 
     | 0/clk_r_REG469_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 170: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG115_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG115_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG124_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.126
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.280
- Arrival Time                  1.108
= Slack Time                    0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |           |       |   0.013 |    0.184 | 
     | 0/clk_r_REG124_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.313 |   0.325 |    0.497 | 
     | 0/clk_r_REG124_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR  | 0.111 |   0.436 |    0.608 | 
     | 0/U108                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI21X1TR | 0.041 |   0.477 |    0.649 | 
     | 0/U109                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y ^  | XOR2X1TR  | 0.128 |   0.605 |    0.776 | 
     | 0/U110                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX1TR   | 0.045 |   0.650 |    0.822 | 
     | 0/U165                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 v -> Y ^ | OAI21X1TR | 0.096 |   0.746 |    0.918 | 
     | 0/U166                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y ^  | XNOR2X1TR | 0.102 |   0.848 |    1.020 | 
     | 0/U167                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y ^  | XNOR2X1TR | 0.109 |   0.957 |    1.129 | 
     | 0/U168                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y ^  | XNOR2X1TR | 0.150 |   1.108 |    1.279 | 
     | 0/U28                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.108 |    1.280 | 
     | 0/clk_r_REG115_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 171: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG196_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG196_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.147
= Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.335 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.430 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.484 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.584 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.701 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.816 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U86 | B0 v -> Y ^ | OAI31X4TR  | 0.219 |   0.863 |    1.034 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U87 | A ^ -> Y v  | INVX2TR    | 0.095 |   0.957 |    1.129 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B0 v -> Y v | AO22X1TR   | 0.190 |   1.147 |    1.318 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.147 |    1.318 | 
     | _r_REG196_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 172: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG211_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG211_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.139
= Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.442 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.167 |   0.436 |    0.608 | 
     | CEDFE_OFC81_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U96 | B ^ -> Y v              | NOR3X1TR   | 0.054 |   0.490 |    0.662 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U97 | A0 v -> Y ^             | OAI21X1TR  | 0.224 |   0.714 |    0.886 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U98 | A1 ^ -> Y v             | OAI31X4TR  | 0.181 |   0.895 |    1.067 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | A v -> Y ^              | INVX2TR    | 0.120 |   1.015 |    1.187 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B0 ^ -> Y ^             | AO22X1TR   | 0.124 |   1.139 |    1.311 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.139 |    1.311 | 
     | _r_REG211_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 173: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG200_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG200_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.138
= Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.443 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.167 |   0.436 |    0.609 | 
     | CEDFE_OFC81_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U96 | B ^ -> Y v              | NOR3X1TR   | 0.054 |   0.490 |    0.663 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U97 | A0 v -> Y ^             | OAI21X1TR  | 0.224 |   0.714 |    0.887 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U98 | A1 ^ -> Y v             | OAI31X4TR  | 0.181 |   0.895 |    1.068 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | A v -> Y ^              | INVX2TR    | 0.120 |   1.015 |    1.188 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B0 ^ -> Y ^             | AO22X1TR   | 0.123 |   1.138 |    1.311 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.138 |    1.311 | 
     | _r_REG200_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 174: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG502_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG502_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.126
= Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.304 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.417 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.469 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR  | 0.065 |   0.361 |    0.534 | 
     | CEDFE_OFC70_pe_in_pk_rdb_addr__0                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U44 | B ^ -> Y v              | NOR2X4TR    | 0.054 |   0.415 |    0.589 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR  | 0.186 |   0.601 |    0.774 | 
     | CEDFE_OFC75_n29                                    |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U41 | A0 v -> Y ^             | AOI22X1TR   | 0.125 |   0.726 |    0.899 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U79 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.051 |   0.777 |    0.951 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U47 | A v -> Y v              | OR2X2TR     | 0.108 |   0.885 |    1.059 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U72 | B v -> Y v              | AND2X4TR    | 0.083 |   0.968 |    1.142 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U71 | A v -> Y v              | AND2X6TR    | 0.081 |   1.049 |    1.222 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U58 | B0 v -> Y ^             | AOI2BB2X1TR | 0.076 |   1.126 |    1.299 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.126 |    1.299 | 
     | _r_REG502_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 175: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG316_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG316_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.098
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.142
= Slack Time                    0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.015 |    0.189 | 
     | _r_REG334_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.368 |   0.383 |    0.557 | 
     | _r_REG334_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | AOI32X1TR | 0.399 |   0.782 |    0.956 | 
     | 6                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.098 |   0.880 |    1.054 | 
     | 0/U5                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR | 0.181 |   1.061 |    1.235 | 
     | 0/U175                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR | 0.081 |   1.142 |    1.316 | 
     | 0/U177                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   1.142 |    1.316 | 
     | 0/clk_r_REG316_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 176: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG126_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG126_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.127
= Slack Time                    0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.013 |    0.189 | 
     | _r_REG167_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.380 |   0.394 |    0.569 | 
     | _r_REG167_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U70 | B0 v -> Y ^ | AOI32X1TR  | 0.310 |   0.703 |    0.879 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.142 |   0.846 |    1.021 | 
     | 0/U67                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR  | 0.199 |   1.045 |    1.221 | 
     | 0/U179                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B1 ^ -> Y v | OAI22X1TR  | 0.082 |   1.127 |    1.302 | 
     | 0/U180                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.127 |    1.302 | 
     | 0/clk_r_REG126_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 177: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG449_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG449_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.093
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.133
= Slack Time                    0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.007 |    0.183 | 
     | _r_REG494_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.364 |   0.372 |    0.547 | 
     | _r_REG494_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U83 | B0 v -> Y ^ | AOI32X1TR  | 0.386 |   0.758 |    0.933 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.873 |    1.048 | 
     | 0/U174                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR  | 0.207 |   1.080 |    1.255 | 
     | 0/U203                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR  | 0.053 |   1.133 |    1.308 | 
     | 0/U204                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.133 |    1.308 | 
     | 0/clk_r_REG449_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 178: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG217_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG217_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.139
= Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.341 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.436 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.490 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.590 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.707 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.821 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U83 | B0 v -> Y ^ | OAI31X4TR  | 0.213 |   0.857 |    1.034 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U84 | A ^ -> Y v  | INVX2TR    | 0.084 |   0.941 |    1.118 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.198 |   1.139 |    1.316 | 
     | 5                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.139 |    1.316 | 
     | _r_REG217_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 179: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG476_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG476_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG474_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.120
= Slack Time                    0.178
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^        |            |       |   0.002 |    0.180 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^ -> Q v | DFFQX1TR   | 0.272 |   0.274 |    0.452 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | CLKBUFX2TR | 0.226 |   0.500 |    0.678 | 
     | 0/PLACEDFE_OFC16_n4                                |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR    | 0.211 |   0.711 |    0.889 | 
     | 0/U6                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B1 ^ -> Y ^ | AO22X1TR   | 0.338 |   1.049 |    1.227 | 
     | 0/U53                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI22X1TR  | 0.071 |   1.120 |    1.298 | 
     | 0/U217                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.120 |    1.298 | 
     | 0/clk_r_REG476_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 180: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG462_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG462_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.097
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.127
= Slack Time                    0.178
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |    0.186 | 
     | _r_REG494_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.364 |   0.372 |    0.550 | 
     | _r_REG494_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U84 | B0 v -> Y ^ | AOI32X1TR | 0.395 |   0.767 |    0.945 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.113 |   0.880 |    1.058 | 
     | 0/U37                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR | 0.179 |   1.059 |    1.237 | 
     | 0/U170                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR | 0.068 |   1.127 |    1.305 | 
     | 0/U173                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   1.127 |    1.305 | 
     | 0/clk_r_REG462_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 181: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG632_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG632_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG631_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.119
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.284
- Arrival Time                  1.105
= Slack Time                    0.179
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^        |           |       |   0.004 |    0.182 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^ -> Q ^ | DFFQX1TR  | 0.518 |   0.522 |    0.701 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.147 |   0.669 |    0.848 | 
     | 0/U6                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.158 |   0.827 |    1.005 | 
     | 0/U136                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.120 |   0.946 |    1.125 | 
     | 0/U183                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.158 |   1.105 |    1.283 | 
     | 0/U207                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.105 |    1.284 | 
     | 0/clk_r_REG632_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 182: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG634_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG631_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.117
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  1.105
= Slack Time                    0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^        |           |       |   0.004 |    0.185 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^ -> Q ^ | DFFQX1TR  | 0.518 |   0.522 |    0.703 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.147 |   0.669 |    0.850 | 
     | 0/U6                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.158 |   0.827 |    1.007 | 
     | 0/U136                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.120 |   0.946 |    1.127 | 
     | 0/U183                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.159 |   1.105 |    1.286 | 
     | 0/U213                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.105 |    1.286 | 
     | 0/clk_r_REG634_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 183: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG173_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG173_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.135
= Slack Time                    0.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.345 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.440 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.494 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.412 |    0.594 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.711 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.826 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U83 | B0 v -> Y ^ | OAI31X4TR  | 0.213 |   0.857 |    1.039 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U84 | A ^ -> Y v  | INVX2TR    | 0.084 |   0.941 |    1.123 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | B0 v -> Y v | AO22X1TR   | 0.194 |   1.135 |    1.317 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.135 |    1.317 | 
     | _r_REG173_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 184: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG228_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG228_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.134
= Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.346 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.441 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.495 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.595 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.712 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.827 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U83 | B0 v -> Y ^ | OAI31X4TR  | 0.213 |   0.857 |    1.040 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U84 | A ^ -> Y v  | INVX2TR    | 0.084 |   0.941 |    1.124 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B0 v -> Y v | AO22X1TR   | 0.194 |   1.134 |    1.317 | 
     | 8                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.134 |    1.317 | 
     | _r_REG228_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 185: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG184_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG184_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.133
= Slack Time                    0.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.347 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.442 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.496 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.596 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.713 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.828 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U83 | B0 v -> Y ^ | OAI31X4TR  | 0.213 |   0.857 |    1.041 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U84 | A ^ -> Y v  | INVX2TR    | 0.084 |   0.941 |    1.124 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U85 | B0 v -> Y v | AO22X1TR   | 0.192 |   1.133 |    1.317 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.133 |    1.317 | 
     | _r_REG184_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 186: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG153_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG153_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.133
= Slack Time                    0.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.348 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.442 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.497 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.412 |    0.596 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.713 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.828 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U83 | B0 v -> Y ^ | OAI31X4TR  | 0.213 |   0.857 |    1.041 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U84 | A ^ -> Y v  | INVX2TR    | 0.084 |   0.941 |    1.125 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B0 v -> Y v | AO22X1TR   | 0.193 |   1.133 |    1.317 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.133 |    1.317 | 
     | _r_REG153_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 187: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG250_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG250_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.133
= Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.349 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.443 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.498 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.412 |    0.597 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.714 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.829 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U83 | B0 v -> Y ^ | OAI31X4TR  | 0.213 |   0.857 |    1.042 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U84 | A ^ -> Y v  | INVX2TR    | 0.084 |   0.941 |    1.126 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B0 v -> Y v | AO22X1TR   | 0.192 |   1.133 |    1.318 | 
     | 4                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.133 |    1.318 | 
     | _r_REG250_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 188: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG468_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG468_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.115
= Slack Time                    0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |             |       |   0.007 |    0.193 | 
     | _r_REG494_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR    | 0.364 |   0.372 |    0.557 | 
     | _r_REG494_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U77 | A v -> Y ^  | INVX2TR     | 0.071 |   0.442 |    0.627 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U76 | B0 ^ -> Y v | OAI2BB1X1TR | 0.044 |   0.486 |    0.672 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U33 | A v -> Y ^  | NAND2X1TR   | 0.260 |   0.746 |    0.932 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR  | 0.138 |   0.884 |    1.070 | 
     | 0/U180                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR   | 0.164 |   1.048 |    1.233 | 
     | 0/U194                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR   | 0.067 |   1.115 |    1.301 | 
     | 0/U195                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   1.115 |    1.301 | 
     | 0/clk_r_REG468_S2                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 189: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG195_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG195_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.132
= Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.349 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.444 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.498 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.598 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.715 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.829 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U83 | B0 v -> Y ^ | OAI31X4TR  | 0.213 |   0.857 |    1.043 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U84 | A ^ -> Y v  | INVX2TR    | 0.084 |   0.941 |    1.126 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.192 |   1.132 |    1.318 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.132 |    1.318 | 
     | _r_REG195_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 190: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG206_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG206_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.132
= Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.349 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.444 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.498 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.412 |    0.598 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.715 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.830 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U83 | B0 v -> Y ^ | OAI31X4TR  | 0.213 |   0.857 |    1.043 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U84 | A ^ -> Y v  | INVX2TR    | 0.084 |   0.941 |    1.127 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.191 |   1.132 |    1.318 | 
     | 2                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.132 |    1.318 | 
     | _r_REG206_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 191: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG128_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG128_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG133_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.114
= Slack Time                    0.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | CK ^        |            |       |   0.002 |    0.188 | 
     | 3_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | CK ^ -> Q v | DFFQX1TR   | 0.292 |   0.294 |    0.481 | 
     | 3_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y v  | CLKBUFX2TR | 0.230 |   0.525 |    0.711 | 
     | 0/PLACEDFE_OFC18_n4                                |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR    | 0.202 |   0.727 |    0.913 | 
     | 0/U79                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B1 ^ -> Y ^ | AO22X1TR   | 0.309 |   1.036 |    1.222 | 
     | 0/U80                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI22X1TR  | 0.079 |   1.114 |    1.301 | 
     | 0/U175                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.114 |    1.301 | 
     | 0/clk_r_REG128_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 192: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG346_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG346_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.140
= Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     |                                                    | reset ^      |             |       |   0.164 |    0.350 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^   | BUFX16TR    | 0.095 |   0.259 |    0.445 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v   | INVX2TR     | 0.054 |   0.313 |    0.499 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^   | CLKINVX6TR  | 0.100 |   0.413 |    0.599 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^   | BUFX8TR     | 0.117 |   0.529 |    0.716 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v   | INVX2TR     | 0.082 |   0.611 |    0.798 | 
     | CEDFE_OFC67_reset                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U87 | B0 v -> Y ^  | OAI21X1TR   | 0.241 |   0.852 |    1.039 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U59 | A ^ -> Y v   | INVX2TR     | 0.124 |   0.976 |    1.163 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | A0N v -> Y v | AOI2BB2X1TR | 0.164 |   1.140 |    1.327 | 
     | 7                                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v          | DFFQX1TR    | 0.000 |   1.140 |    1.327 | 
     | _r_REG346_S1                                       |              |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 193: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG362_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG362_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.124
= Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.316 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.399 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.472 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.574 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.689 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U78 | B v -> Y ^  | NOR2BX1TR  | 0.488 |   0.990 |    1.177 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | A1 ^ -> Y ^ | AO22X1TR   | 0.134 |   1.124 |    1.311 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.124 |    1.311 | 
     | _r_REG362_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 194: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG360_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG360_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.124
= Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.316 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.399 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.472 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.574 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.690 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U78 | B v -> Y ^  | NOR2BX1TR  | 0.488 |   0.990 |    1.177 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | A1 ^ -> Y ^ | AO22X1TR   | 0.134 |   1.124 |    1.311 | 
     | 8                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.124 |    1.311 | 
     | _r_REG360_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 195: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG364_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG364_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.123
= Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.317 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.400 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.472 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.574 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.690 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U78 | B v -> Y ^  | NOR2BX1TR  | 0.488 |   0.990 |    1.178 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | A1 ^ -> Y ^ | AO22X1TR   | 0.133 |   1.123 |    1.311 | 
     | 2                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.123 |    1.311 | 
     | _r_REG364_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 196: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG633_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG633_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG631_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.117
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  1.098
= Slack Time                    0.188
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^        |           |       |   0.004 |    0.191 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^ -> Q ^ | DFFQX1TR  | 0.518 |   0.522 |    0.710 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.147 |   0.669 |    0.857 | 
     | 0/U6                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.158 |   0.827 |    1.014 | 
     | 0/U136                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.120 |   0.946 |    1.134 | 
     | 0/U183                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.152 |   1.098 |    1.286 | 
     | 0/U205                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.098 |    1.286 | 
     | 0/clk_r_REG633_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 197: MET Setup Check with Pin accumulation0/clk_r_REG55_S3/CK 
Endpoint:   accumulation0/clk_r_REG55_S3/D              (^) checked with  
leading edge of 'clk'
Beginpoint: adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.117
= Slack Time                    0.188
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                           |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+-----------+-------+---------+----------| 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4 | CK ^        |           |       |   0.008 |    0.196 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4 | CK ^ -> Q v | DFFQX4TR  | 0.296 |   0.303 |    0.492 | 
     | adder0/U65                                | A1 v -> Y ^ | OAI21X2TR | 0.120 |   0.424 |    0.612 | 
     | adder0/U67                                | A0 ^ -> Y v | AOI21X2TR | 0.081 |   0.504 |    0.693 | 
     | adder0/U68                                | A0 v -> Y ^ | OAI21X4TR | 0.078 |   0.582 |    0.770 | 
     | adder0/U81                                | A0 ^ -> Y v | AOI21X1TR | 0.062 |   0.644 |    0.833 | 
     | adder0/U50                                | A v -> Y v  | XOR2X4TR  | 0.081 |   0.725 |    0.913 | 
     | adder0/U85                                | A v -> Y v  | AND2X4TR  | 0.081 |   0.807 |    0.995 | 
     | accumulation0/U50                         | A v -> Y v  | OR2X2TR   | 0.112 |   0.918 |    1.107 | 
     | accumulation0/U9                          | A v -> Y ^  | NAND2X4TR | 0.044 |   0.962 |    1.151 | 
     | accumulation0/U52                         | B ^ -> Y ^  | XNOR2X4TR | 0.079 |   1.042 |    1.230 | 
     | accumulation0/U54                         | A ^ -> Y ^  | AND2X6TR  | 0.075 |   1.117 |    1.305 | 
     | accumulation0/clk_r_REG55_S3              | D ^         | DFFQX1TR  | 0.000 |   1.117 |    1.305 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 198: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG363_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG363_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.122
= Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.318 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.401 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.474 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.576 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.691 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U78 | B v -> Y ^  | NOR2BX1TR  | 0.488 |   0.990 |    1.179 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | A1 ^ -> Y ^ | AO22X1TR   | 0.132 |   1.122 |    1.311 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.122 |    1.311 | 
     | _r_REG363_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 199: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG182_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG182_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.129
= Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.353 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.448 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.502 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.602 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.719 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.834 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U74 | B0 v -> Y ^ | OAI31X4TR  | 0.209 |   0.853 |    1.043 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U76 | A ^ -> Y v  | INVX2TR    | 0.079 |   0.932 |    1.121 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U77 | B0 v -> Y v | AO22X1TR   | 0.197 |   1.129 |    1.319 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.129 |    1.319 | 
     | _r_REG182_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 200: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG367_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG367_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.119
= Slack Time                    0.191
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.321 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.403 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.476 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.578 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.694 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U78 | B v -> Y ^  | NOR2BX1TR  | 0.488 |   0.990 |    1.182 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U35 | A1 ^ -> Y ^ | AO22X1TR   | 0.128 |   1.119 |    1.310 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.119 |    1.310 | 
     | _r_REG367_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 201: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG193_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG193_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.127
= Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.356 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.450 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.505 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.604 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.721 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.836 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U74 | B0 v -> Y ^ | OAI31X4TR  | 0.209 |   0.853 |    1.045 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U76 | A ^ -> Y v  | INVX2TR    | 0.079 |   0.932 |    1.124 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.195 |   1.127 |    1.319 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.127 |    1.319 | 
     | _r_REG193_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 202: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG588_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG588_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.124
= Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.356 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.451 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.587 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.781 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.240 |   0.829 |    1.021 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U29 | A ^ -> Y v  | INVX2TR    | 0.089 |   0.918 |    1.110 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U4  | B0 v -> Y v | AO22X1TR   | 0.205 |   1.124 |    1.316 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.124 |    1.316 | 
     | _r_REG588_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 203: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG125_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG125_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.112
= Slack Time                    0.192
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.013 |    0.205 | 
     | _r_REG167_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.380 |   0.394 |    0.586 | 
     | _r_REG167_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U70 | B0 v -> Y ^ | AOI32X1TR  | 0.310 |   0.703 |    0.896 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.142 |   0.846 |    1.038 | 
     | 0/U67                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR  | 0.199 |   1.045 |    1.237 | 
     | 0/U179                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR  | 0.067 |   1.112 |    1.304 | 
     | 0/U181                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.112 |    1.304 | 
     | 0/clk_r_REG125_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 204: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG210_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG210_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.124
= Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.356 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.451 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.505 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.605 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.722 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.836 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U95 | B0 v -> Y ^ | OAI31X4TR  | 0.204 |   0.848 |    1.041 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U44 | A ^ -> Y v  | INVX2TR    | 0.074 |   0.923 |    1.115 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.201 |   1.124 |    1.316 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.124 |    1.316 | 
     | _r_REG210_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 205: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG533_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG533_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.122
= Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.357 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.451 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.588 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.782 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.240 |   0.829 |    1.022 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U29 | A ^ -> Y v  | INVX2TR    | 0.089 |   0.918 |    1.111 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U7  | B0 v -> Y v | AO22X1TR   | 0.204 |   1.122 |    1.315 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.122 |    1.315 | 
     | _r_REG533_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 206: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG365_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG365_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.118
= Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.322 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.405 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.478 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.580 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.696 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U78 | B v -> Y ^  | NOR2BX1TR  | 0.488 |   0.990 |    1.183 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U7  | A1 ^ -> Y ^ | AO22X1TR   | 0.127 |   1.118 |    1.311 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.118 |    1.311 | 
     | _r_REG365_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 207: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG145_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG145_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.113
= Slack Time                    0.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |             |       |   0.013 |    0.207 | 
     | _r_REG167_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR    | 0.380 |   0.394 |    0.587 | 
     | _r_REG167_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U24 | A v -> Y ^  | CLKINVX2TR  | 0.055 |   0.449 |    0.642 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U25 | B0 ^ -> Y v | OAI2BB1X1TR | 0.038 |   0.487 |    0.681 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U38 | A v -> Y ^  | NAND2X1TR   | 0.200 |   0.687 |    0.880 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR  | 0.124 |   0.811 |    1.005 | 
     | 0/U92                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR   | 0.224 |   1.035 |    1.229 | 
     | 0/U187                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR   | 0.078 |   1.113 |    1.306 | 
     | 0/U192                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   1.113 |    1.307 | 
     | 0/clk_r_REG145_S2                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 208: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG171_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG171_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.125
= Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.357 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.452 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.506 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.606 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.723 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.838 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U74 | B0 v -> Y ^ | OAI31X4TR  | 0.209 |   0.853 |    1.047 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U76 | A ^ -> Y v  | INVX2TR    | 0.079 |   0.932 |    1.126 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | B0 v -> Y v | AO22X1TR   | 0.193 |   1.125 |    1.319 | 
     | 5                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.125 |    1.319 | 
     | _r_REG171_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 209: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG231_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG231_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.132
= Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.357 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.452 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.506 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.412 |    0.606 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.723 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.838 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U93 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.858 |    1.052 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U32 | A ^ -> Y v  | INVX2TR    | 0.077 |   0.935 |    1.129 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.196 |   1.132 |    1.325 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.132 |    1.325 | 
     | _r_REG231_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 210: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG341_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG341_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.131
= Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.358 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.453 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.507 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.607 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.724 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.821 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.841 |    1.035 | 
     | 5                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.091 |   0.932 |    1.126 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 v -> Y v | AO22X1TR   | 0.199 |   1.131 |    1.325 | 
     | 5                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.131 |    1.325 | 
     | _r_REG341_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 211: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG366_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG366_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.117
= Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.324 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.407 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.480 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.581 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.697 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U78 | B v -> Y ^  | NOR2BX1TR  | 0.488 |   0.990 |    1.185 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U44 | A1 ^ -> Y ^ | AO22X1TR   | 0.127 |   1.117 |    1.312 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.117 |    1.312 | 
     | _r_REG366_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 212: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG239_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.132
= Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.359 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.453 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.508 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.412 |    0.607 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.724 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.839 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U83 | B0 v -> Y ^ | OAI31X4TR  | 0.213 |   0.857 |    1.052 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U84 | A ^ -> Y v  | INVX2TR    | 0.084 |   0.941 |    1.136 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B0 v -> Y v | AO22X1TR   | 0.191 |   1.132 |    1.327 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.132 |    1.327 | 
     | _r_REG239_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 213: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG242_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG242_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.130
= Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.360 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.455 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.509 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.609 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.726 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.840 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U93 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.858 |    1.054 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U32 | A ^ -> Y v  | INVX2TR    | 0.077 |   0.935 |    1.132 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B0 v -> Y v | AO22X1TR   | 0.194 |   1.130 |    1.326 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.130 |    1.326 | 
     | _r_REG242_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 214: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG187_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG187_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.130
= Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.360 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.455 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.509 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.412 |    0.609 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.726 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.840 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U93 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.858 |    1.054 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U32 | A ^ -> Y v  | INVX2TR    | 0.077 |   0.935 |    1.132 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U94 | B0 v -> Y v | AO22X1TR   | 0.194 |   1.130 |    1.326 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.130 |    1.326 | 
     | _r_REG187_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 215: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG243_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG243_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.120
= Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.360 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.455 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.509 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.609 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.726 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.841 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U95 | B0 v -> Y ^ | OAI31X4TR  | 0.204 |   0.848 |    1.045 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U44 | A ^ -> Y v  | INVX2TR    | 0.074 |   0.923 |    1.119 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U9  | B0 v -> Y v | AO22X1TR   | 0.197 |   1.120 |    1.317 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.120 |    1.317 | 
     | _r_REG243_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 216: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG237_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG237_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.123
= Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.361 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.456 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.510 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.610 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.726 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.841 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U74 | B0 v -> Y ^ | OAI31X4TR  | 0.209 |   0.853 |    1.050 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U76 | A ^ -> Y v  | INVX2TR    | 0.079 |   0.932 |    1.129 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B0 v -> Y v | AO22X1TR   | 0.191 |   1.123 |    1.320 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.123 |    1.320 | 
     | _r_REG237_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 217: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG636_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG636_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG631_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.117
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  1.088
= Slack Time                    0.197
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^        |           |       |   0.004 |    0.201 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^ -> Q ^ | DFFQX1TR  | 0.518 |   0.522 |    0.719 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.147 |   0.669 |    0.866 | 
     | 0/U6                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.158 |   0.827 |    1.024 | 
     | 0/U136                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.120 |   0.946 |    1.143 | 
     | 0/U183                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.142 |   1.088 |    1.286 | 
     | 0/U187                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.088 |    1.286 | 
     | 0/clk_r_REG636_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 218: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG220_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG220_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.128
= Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.361 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.456 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.510 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.610 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.727 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.842 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U93 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.858 |    1.056 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U32 | A ^ -> Y v  | INVX2TR    | 0.077 |   0.935 |    1.133 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.193 |   1.128 |    1.326 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.128 |    1.326 | 
     | _r_REG220_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 219: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG209_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG209_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.128
= Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.361 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.456 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.510 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.610 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.727 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.842 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U93 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.858 |    1.056 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U32 | A ^ -> Y v  | INVX2TR    | 0.077 |   0.935 |    1.133 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.193 |   1.128 |    1.326 | 
     | 4                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.128 |    1.326 | 
     | _r_REG209_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 220: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG407_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG407_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.128
= Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.362 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.457 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.511 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.611 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.728 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.825 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.840 |    1.039 | 
     | 5                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.091 |   0.932 |    1.130 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.196 |   1.128 |    1.326 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.128 |    1.326 | 
     | _r_REG407_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 221: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG219_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG219_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.117
= Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.363 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.458 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.512 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.612 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.729 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.843 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U91 | B0 v -> Y ^ | OAI31X4TR  | 0.207 |   0.851 |    1.050 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U43 | A ^ -> Y v  | INVX2TR    | 0.073 |   0.923 |    1.123 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U5  | B0 v -> Y v | AO22X1TR   | 0.194 |   1.117 |    1.317 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.117 |    1.317 | 
     | _r_REG219_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 222: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG253_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG253_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.127
= Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.363 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.458 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.512 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.612 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.729 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.843 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U93 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.858 |    1.057 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U32 | A ^ -> Y v  | INVX2TR    | 0.077 |   0.935 |    1.135 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B0 v -> Y v | AO22X1TR   | 0.191 |   1.127 |    1.326 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.127 |    1.326 | 
     | _r_REG253_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 223: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG215_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG215_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.121
= Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.363 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.458 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.512 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.612 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.729 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.843 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U74 | B0 v -> Y ^ | OAI31X4TR  | 0.209 |   0.853 |    1.052 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U76 | A ^ -> Y v  | INVX2TR    | 0.079 |   0.932 |    1.131 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.189 |   1.121 |    1.320 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.121 |    1.320 | 
     | _r_REG215_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 224: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG156_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG156_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.126
= Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.363 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.458 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.512 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.612 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.729 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.843 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U93 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.858 |    1.057 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U32 | A ^ -> Y v  | INVX2TR    | 0.077 |   0.935 |    1.135 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B0 v -> Y v | AO22X1TR   | 0.191 |   1.126 |    1.326 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.126 |    1.326 | 
     | _r_REG156_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 225: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG204_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG204_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.127
= Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.363 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.458 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.512 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.612 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.729 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.844 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U74 | B0 v -> Y ^ | OAI31X4TR  | 0.209 |   0.853 |    1.053 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U76 | A ^ -> Y v  | INVX2TR    | 0.079 |   0.932 |    1.131 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.195 |   1.127 |    1.327 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.127 |    1.327 | 
     | _r_REG204_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 226: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG188_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG188_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.117
= Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.363 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.458 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.512 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.612 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.729 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.844 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U95 | B0 v -> Y ^ | OAI31X4TR  | 0.204 |   0.848 |    1.048 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U44 | A ^ -> Y v  | INVX2TR    | 0.074 |   0.923 |    1.122 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U3  | B0 v -> Y v | AO22X1TR   | 0.194 |   1.117 |    1.317 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.117 |    1.317 | 
     | _r_REG188_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 227: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG511_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG511_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.116
= Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.364 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.459 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.596 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.790 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.240 |   0.829 |    1.030 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U29 | A ^ -> Y v  | INVX2TR    | 0.089 |   0.918 |    1.119 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U3  | B0 v -> Y v | AO22X1TR   | 0.198 |   1.116 |    1.317 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.116 |    1.317 | 
     | _r_REG511_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 228: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG395_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG395_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.123
= Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.364 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.459 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.513 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.613 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.730 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.828 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.209 |   0.836 |    1.037 | 
     | 2                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.081 |   0.917 |    1.118 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.206 |   1.123 |    1.324 | 
     | 2                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.123 |    1.324 | 
     | _r_REG395_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 229: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG396_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG396_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.126
= Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.364 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.459 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.513 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.613 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.730 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.828 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.841 |    1.041 | 
     | 5                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.091 |   0.932 |    1.133 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.194 |   1.126 |    1.326 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.126 |    1.326 | 
     | _r_REG396_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 230: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG321_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG321_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.125
= Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.365 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.460 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.514 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.614 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.731 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.828 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.841 |    1.042 | 
     | 5                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.091 |   0.932 |    1.133 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | B0 v -> Y v | AO22X1TR   | 0.193 |   1.125 |    1.327 | 
     | 8                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.125 |    1.327 | 
     | _r_REG321_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 231: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG172_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG172_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.102
= Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.331 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.414 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.487 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.588 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | B v -> Y ^  | NOR2BX1TR  | 0.578 |   0.965 |    1.167 | 
     | 4                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | A1 ^ -> Y ^ | AO22X1TR   | 0.137 |   1.102 |    1.304 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.102 |    1.304 | 
     | _r_REG172_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 232: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG385_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG385_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.125
= Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.365 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.460 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.514 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.614 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.731 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.829 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.840 |    1.042 | 
     | 5                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.091 |   0.932 |    1.134 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.193 |   1.125 |    1.327 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.125 |    1.327 | 
     | _r_REG385_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 233: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG577_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG577_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.114
= Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.366 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.461 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.597 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.791 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.240 |   0.829 |    1.031 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U29 | A ^ -> Y v  | INVX2TR    | 0.089 |   0.918 |    1.120 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U26 | B0 v -> Y v | AO22X1TR   | 0.196 |   1.114 |    1.317 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.114 |    1.317 | 
     | _r_REG577_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 234: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG152_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG152_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.124
= Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.366 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.461 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.515 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.615 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.731 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.846 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U74 | B0 v -> Y ^ | OAI31X4TR  | 0.209 |   0.853 |    1.055 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U76 | A ^ -> Y v  | INVX2TR    | 0.079 |   0.932 |    1.134 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B0 v -> Y v | AO22X1TR   | 0.192 |   1.124 |    1.326 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.124 |    1.326 | 
     | _r_REG152_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 235: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG325_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG325_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.101
= Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.333 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.446 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.498 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U72 | A v -> Y ^              | NAND2X1TR   | 0.122 |   0.418 |    0.620 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR     | 0.112 |   0.530 |    0.733 | 
     | CEDFE_OFC115_n4                                    |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U40 | A0 v -> Y ^             | AOI22X1TR   | 0.127 |   0.657 |    0.860 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U54 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.059 |   0.716 |    0.919 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U88 | C0 v -> Y ^             | AOI211X2TR  | 0.146 |   0.862 |    1.065 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U53 | A ^ -> Y v              | NOR2X4TR    | 0.040 |   0.902 |    1.105 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U85 | A v -> Y v              | AND2X8TR    | 0.084 |   0.987 |    1.189 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U20 | B0 v -> Y ^             | AOI22X1TR   | 0.115 |   1.101 |    1.304 | 
     | 3                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.101 |    1.304 | 
     | _r_REG325_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 236: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG248_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG248_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.123
= Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.366 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.461 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.515 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.615 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.732 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.847 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U74 | B0 v -> Y ^ | OAI31X4TR  | 0.209 |   0.853 |    1.056 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U76 | A ^ -> Y v  | INVX2TR    | 0.079 |   0.932 |    1.134 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B0 v -> Y v | AO22X1TR   | 0.191 |   1.123 |    1.326 | 
     | 2                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.123 |    1.326 | 
     | _r_REG248_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 237: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG566_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG566_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.114
= Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.366 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.461 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.598 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.792 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.240 |   0.829 |    1.032 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U29 | A ^ -> Y v  | INVX2TR    | 0.089 |   0.918 |    1.121 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U5  | B0 v -> Y v | AO22X1TR   | 0.196 |   1.114 |    1.317 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.114 |    1.317 | 
     | _r_REG566_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 238: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG374_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG374_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.124
= Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.366 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.461 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.515 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.615 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.732 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.830 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.840 |    1.043 | 
     | 5                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.091 |   0.932 |    1.135 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B0 v -> Y v | AO22X1TR   | 0.192 |   1.124 |    1.327 | 
     | 5                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.124 |    1.327 | 
     | _r_REG374_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 239: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG176_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG176_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.123
= Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.367 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.461 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.516 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.615 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.732 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.847 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U93 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.858 |    1.061 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U32 | A ^ -> Y v  | INVX2TR    | 0.077 |   0.935 |    1.138 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | B0 v -> Y v | AO22X1TR   | 0.188 |   1.123 |    1.326 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.123 |    1.326 | 
     | _r_REG176_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 240: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG418_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG418_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.124
= Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.367 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.462 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.516 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.616 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.732 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.830 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.840 |    1.044 | 
     | 5                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.091 |   0.932 |    1.135 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.192 |   1.124 |    1.327 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.124 |    1.327 | 
     | _r_REG418_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 241: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG522_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG522_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.113
= Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.367 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.462 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.599 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.793 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.240 |   0.829 |    1.033 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U29 | A ^ -> Y v  | INVX2TR    | 0.089 |   0.918 |    1.122 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U25 | B0 v -> Y v | AO22X1TR   | 0.195 |   1.113 |    1.317 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.113 |    1.317 | 
     | _r_REG522_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 242: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG198_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG198_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.123
= Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.367 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.462 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.516 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.616 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.733 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.848 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U93 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.858 |    1.062 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U32 | A ^ -> Y v  | INVX2TR    | 0.077 |   0.935 |    1.139 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B0 v -> Y v | AO22X1TR   | 0.187 |   1.123 |    1.327 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.123 |    1.327 | 
     | _r_REG198_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 243: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG221_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG221_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.113
= Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.368 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.463 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.517 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.617 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.733 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.848 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U95 | B0 v -> Y ^ | OAI31X4TR  | 0.204 |   0.848 |    1.052 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U44 | A ^ -> Y v  | INVX2TR    | 0.074 |   0.923 |    1.127 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U29 | B0 v -> Y v | AO22X1TR   | 0.191 |   1.113 |    1.317 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.113 |    1.317 | 
     | _r_REG221_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 244: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG230_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG230_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.113
= Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.368 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.463 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.517 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.617 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.734 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.848 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U91 | B0 v -> Y ^ | OAI31X4TR  | 0.207 |   0.851 |    1.055 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U43 | A ^ -> Y v  | INVX2TR    | 0.073 |   0.923 |    1.128 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | B0 v -> Y v | AO22X1TR   | 0.190 |   1.113 |    1.317 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.113 |    1.317 | 
     | _r_REG230_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 245: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG491_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG491_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.114
= Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.368 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.463 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.600 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.794 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.240 |   0.829 |    1.034 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U29 | A ^ -> Y v  | INVX2TR    | 0.089 |   0.918 |    1.123 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U8  | B0 v -> Y v | AO22X1TR   | 0.196 |   1.114 |    1.319 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.114 |    1.319 | 
     | _r_REG491_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 246: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG544_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG544_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.114
= Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.368 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.463 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.600 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.794 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.240 |   0.829 |    1.034 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U29 | A ^ -> Y v  | INVX2TR    | 0.089 |   0.918 |    1.123 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U27 | B0 v -> Y v | AO22X1TR   | 0.195 |   1.114 |    1.319 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.114 |    1.319 | 
     | _r_REG544_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 247: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG208_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG208_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.113
= Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.369 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.463 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.518 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.617 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.734 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.849 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U91 | B0 v -> Y ^ | OAI31X4TR  | 0.207 |   0.851 |    1.056 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U43 | A ^ -> Y v  | INVX2TR    | 0.073 |   0.923 |    1.128 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B0 v -> Y v | AO22X1TR   | 0.189 |   1.113 |    1.318 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.113 |    1.318 | 
     | _r_REG208_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 248: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG197_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG197_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.112
= Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.369 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.464 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.518 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.618 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.735 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.849 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U91 | B0 v -> Y ^ | OAI31X4TR  | 0.207 |   0.851 |    1.056 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U43 | A ^ -> Y v  | INVX2TR    | 0.073 |   0.923 |    1.129 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.189 |   1.112 |    1.317 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.112 |    1.317 | 
     | _r_REG197_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 249: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG155_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG155_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.112
= Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.369 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.464 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.518 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.618 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.735 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.849 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U91 | B0 v -> Y ^ | OAI31X4TR  | 0.207 |   0.851 |    1.056 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U43 | A ^ -> Y v  | INVX2TR    | 0.073 |   0.923 |    1.129 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U30 | B0 v -> Y v | AO22X1TR   | 0.189 |   1.112 |    1.317 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.112 |    1.317 | 
     | _r_REG155_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 250: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG555_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG555_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.113
= Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.369 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.464 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.601 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.795 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.240 |   0.829 |    1.035 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U29 | A ^ -> Y v  | INVX2TR    | 0.089 |   0.918 |    1.124 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U6  | B0 v -> Y v | AO22X1TR   | 0.194 |   1.113 |    1.318 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.113 |    1.318 | 
     | _r_REG555_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 251: MET Setup Check with Pin accumulation0/clk_r_REG57_S3/CK 
Endpoint:   accumulation0/clk_r_REG57_S3/D              (^) checked with  
leading edge of 'clk'
Beginpoint: adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.099
= Slack Time                    0.206
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                           |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+-----------+-------+---------+----------| 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4 | CK ^        |           |       |   0.008 |    0.214 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4 | CK ^ -> Q v | DFFQX4TR  | 0.287 |   0.295 |    0.501 | 
     | adder0/U74                                | A v -> Y ^  | INVX2TR   | 0.034 |   0.329 |    0.535 | 
     | adder0/U75                                | A ^ -> Y v  | NAND2X1TR | 0.044 |   0.374 |    0.580 | 
     | adder0/U76                                | A v -> Y v  | XOR2X4TR  | 0.075 |   0.448 |    0.654 | 
     | adder0/U46                                | A v -> Y v  | AND2X4TR  | 0.080 |   0.528 |    0.734 | 
     | accumulation0/U36                         | A v -> Y ^  | NOR2X2TR  | 0.089 |   0.617 |    0.823 | 
     | accumulation0/U37                         | B ^ -> Y v  | NOR2X2TR  | 0.043 |   0.661 |    0.867 | 
     | accumulation0/U42                         | A0 v -> Y ^ | AOI21X2TR | 0.107 |   0.767 |    0.974 | 
     | accumulation0/U45                         | A0 ^ -> Y v | OAI21X2TR | 0.062 |   0.829 |    1.035 | 
     | accumulation0/U32                         | A0 v -> Y ^ | AOI21X4TR | 0.090 |   0.919 |    1.126 | 
     | accumulation0/U31                         | B ^ -> Y ^  | XOR2X2TR  | 0.101 |   1.021 |    1.227 | 
     | accumulation0/U33                         | A ^ -> Y ^  | AND2X6TR  | 0.078 |   1.099 |    1.305 | 
     | accumulation0/clk_r_REG57_S3              | D ^         | DFFQX1TR  | 0.000 |   1.099 |    1.305 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 252: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG352_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG352_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.122
= Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.370 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.465 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.519 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.619 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.735 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.833 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.840 |    1.047 | 
     | 5                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.091 |   0.932 |    1.138 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y v | AO22X1TR   | 0.190 |   1.122 |    1.328 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.122 |    1.328 | 
     | _r_REG352_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 253: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG308_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG308_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG310_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.094
= Slack Time                    0.206
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^        |           |       |   0.003 |    0.209 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^ -> Q ^ | DFFQX1TR  | 0.484 |   0.487 |    0.693 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.151 |   0.638 |    0.845 | 
     | 0/U6                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.185 |   0.823 |    1.029 | 
     | 0/U40                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.136 |   0.959 |    1.165 | 
     | 0/U189                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.135 |   1.094 |    1.300 | 
     | 0/U191                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.094 |    1.300 | 
     | 0/clk_r_REG308_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 254: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG169_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG169_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.111
= Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.370 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.465 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.519 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.619 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.736 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.850 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U95 | B0 v -> Y ^ | OAI31X4TR  | 0.204 |   0.848 |    1.055 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U44 | A ^ -> Y v  | INVX2TR    | 0.074 |   0.923 |    1.129 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | B0 v -> Y v | AO22X1TR   | 0.189 |   1.111 |    1.318 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.111 |    1.318 | 
     | _r_REG169_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 255: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG175_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG175_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.111
= Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.370 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.465 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.519 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.619 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.736 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.851 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U91 | B0 v -> Y ^ | OAI31X4TR  | 0.207 |   0.851 |    1.057 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U43 | A ^ -> Y v  | INVX2TR    | 0.073 |   0.923 |    1.130 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U4  | B0 v -> Y v | AO22X1TR   | 0.188 |   1.111 |    1.318 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.111 |    1.318 | 
     | _r_REG175_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 256: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG254_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG254_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.111
= Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.370 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.465 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.519 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.619 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.736 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.851 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U95 | B0 v -> Y ^ | OAI31X4TR  | 0.204 |   0.848 |    1.055 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U44 | A ^ -> Y v  | INVX2TR    | 0.074 |   0.923 |    1.129 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U7  | B0 v -> Y v | AO22X1TR   | 0.188 |   1.111 |    1.318 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.111 |    1.318 | 
     | _r_REG254_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 257: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG305_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG305_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG310_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.093
= Slack Time                    0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^        |           |       |   0.003 |    0.210 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^ -> Q ^ | DFFQX1TR  | 0.484 |   0.487 |    0.694 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.151 |   0.638 |    0.846 | 
     | 0/U6                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.185 |   0.823 |    1.030 | 
     | 0/U40                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.136 |   0.959 |    1.166 | 
     | 0/U189                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.135 |   1.093 |    1.300 | 
     | 0/U206                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.093 |    1.300 | 
     | 0/clk_r_REG305_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 258: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG720_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG720_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.107
= Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.339 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.337 |    0.545 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.714 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.787 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U57 | A1 v -> Y ^             | OAI31X4TR  | 0.261 |   0.840 |    1.048 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U58 | A ^ -> Y v              | INVX2TR    | 0.068 |   0.909 |    1.116 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B0 v -> Y v             | AO22X1TR   | 0.198 |   1.107 |    1.314 | 
     | 3                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.107 |    1.314 | 
     | _r_REG720_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 259: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG731_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG731_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.107
= Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.339 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.545 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.714 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.787 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U57 | A1 v -> Y ^             | OAI31X4TR  | 0.261 |   0.841 |    1.048 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U58 | A ^ -> Y v              | INVX2TR    | 0.068 |   0.909 |    1.116 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B0 v -> Y v             | AO22X1TR   | 0.198 |   1.107 |    1.314 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.107 |    1.314 | 
     | _r_REG731_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 260: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG186_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG186_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.110
= Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.371 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.466 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.520 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.620 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.737 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.852 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U91 | B0 v -> Y ^ | OAI31X4TR  | 0.207 |   0.851 |    1.058 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U43 | A ^ -> Y v  | INVX2TR    | 0.073 |   0.923 |    1.131 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U27 | B0 v -> Y v | AO22X1TR   | 0.187 |   1.110 |    1.318 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.110 |    1.318 | 
     | _r_REG186_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 261: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG199_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG199_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.110
= Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.371 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.466 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.520 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.620 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.737 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.852 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U95 | B0 v -> Y ^ | OAI31X4TR  | 0.204 |   0.848 |    1.056 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U44 | A ^ -> Y v  | INVX2TR    | 0.074 |   0.923 |    1.130 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B0 v -> Y v | AO22X1TR   | 0.187 |   1.110 |    1.318 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.110 |    1.318 | 
     | _r_REG199_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 262: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG637_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG637_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG631_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.288
- Arrival Time                  1.081
= Slack Time                    0.208
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^        |           |       |   0.004 |    0.211 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^ -> Q ^ | DFFQX1TR  | 0.518 |   0.522 |    0.730 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.147 |   0.669 |    0.877 | 
     | 0/U6                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.158 |   0.827 |    1.034 | 
     | 0/U136                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.120 |   0.946 |    1.154 | 
     | 0/U183                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.134 |   1.081 |    1.288 | 
     | 0/U185                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.081 |    1.288 | 
     | 0/clk_r_REG637_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 263: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG226_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG226_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.119
= Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.372 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.466 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.521 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.620 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.737 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.852 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U74 | B0 v -> Y ^ | OAI31X4TR  | 0.209 |   0.853 |    1.061 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U76 | A ^ -> Y v  | INVX2TR    | 0.079 |   0.932 |    1.140 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B0 v -> Y v | AO22X1TR   | 0.188 |   1.119 |    1.327 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.119 |    1.327 | 
     | _r_REG226_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 264: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG232_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG232_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.110
= Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.372 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.467 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.521 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.621 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.737 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.852 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U95 | B0 v -> Y ^ | OAI31X4TR  | 0.204 |   0.848 |    1.056 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U44 | A ^ -> Y v  | INVX2TR    | 0.074 |   0.923 |    1.131 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B0 v -> Y v | AO22X1TR   | 0.187 |   1.110 |    1.318 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.110 |    1.318 | 
     | _r_REG232_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 265: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG194_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG194_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.095
= Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |            |       |   0.166 |    0.374 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.210 |   0.376 |    0.584 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U73 | B ^ -> Y v              | NAND3X1TR  | 0.132 |   0.508 |    0.716 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U80 | A1 v -> Y ^             | OAI21XLTR  | 0.242 |   0.749 |    0.957 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.221 |   0.970 |    1.179 | 
     | CEDFE_OFC85_n20                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | A0 ^ -> Y ^             | AO22X1TR   | 0.125 |   1.095 |    1.303 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.095 |    1.303 | 
     | _r_REG194_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 266: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG177_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG177_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.109
= Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.373 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.467 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.522 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.621 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.738 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.853 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U95 | B0 v -> Y ^ | OAI31X4TR  | 0.204 |   0.848 |    1.057 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U44 | A ^ -> Y v  | INVX2TR    | 0.074 |   0.923 |    1.132 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U28 | B0 v -> Y v | AO22X1TR   | 0.186 |   1.109 |    1.318 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.109 |    1.318 | 
     | _r_REG177_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 267: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG252_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG252_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.108
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.373 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.468 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.522 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.622 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.739 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.854 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U91 | B0 v -> Y ^ | OAI31X4TR  | 0.207 |   0.851 |    1.061 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U43 | A ^ -> Y v  | INVX2TR    | 0.073 |   0.923 |    1.133 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U6  | B0 v -> Y v | AO22X1TR   | 0.185 |   1.108 |    1.318 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.108 |    1.318 | 
     | _r_REG252_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 268: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG328_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG328_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.094
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.341 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.454 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.506 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U72 | A v -> Y ^              | NAND2X1TR   | 0.122 |   0.418 |    0.627 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR     | 0.112 |   0.530 |    0.740 | 
     | CEDFE_OFC115_n4                                    |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U40 | A0 v -> Y ^             | AOI22X1TR   | 0.127 |   0.657 |    0.867 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U54 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.059 |   0.716 |    0.926 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U88 | C0 v -> Y ^             | AOI211X2TR  | 0.146 |   0.862 |    1.072 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U53 | A ^ -> Y v              | NOR2X4TR    | 0.040 |   0.902 |    1.112 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U85 | A v -> Y v              | AND2X8TR    | 0.084 |   0.987 |    1.197 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U18 | B0 v -> Y ^             | AOI22X1TR   | 0.107 |   1.094 |    1.304 | 
     | 2                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.094 |    1.304 | 
     | _r_REG328_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 269: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG330_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG330_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.094
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.341 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.454 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.506 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U72 | A v -> Y ^              | NAND2X1TR   | 0.122 |   0.418 |    0.628 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR     | 0.112 |   0.530 |    0.740 | 
     | CEDFE_OFC115_n4                                    |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U40 | A0 v -> Y ^             | AOI22X1TR   | 0.127 |   0.657 |    0.867 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U54 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.059 |   0.716 |    0.926 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U88 | C0 v -> Y ^             | AOI211X2TR  | 0.146 |   0.862 |    1.072 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U53 | A ^ -> Y v              | NOR2X4TR    | 0.040 |   0.902 |    1.112 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U85 | A v -> Y v              | AND2X8TR    | 0.084 |   0.987 |    1.197 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U65 | B0 v -> Y ^             | AOI22X1TR   | 0.108 |   1.094 |    1.304 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.094 |    1.304 | 
     | _r_REG330_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 270: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG238_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG238_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.094
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |            |       |   0.166 |    0.377 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.210 |   0.376 |    0.586 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U73 | B ^ -> Y v              | NAND3X1TR  | 0.132 |   0.508 |    0.718 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U80 | A1 v -> Y ^             | OAI21XLTR  | 0.242 |   0.749 |    0.960 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.221 |   0.970 |    1.181 | 
     | CEDFE_OFC85_n20                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | A0 ^ -> Y ^             | AO22X1TR   | 0.123 |   1.094 |    1.305 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.094 |    1.305 | 
     | _r_REG238_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 271: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG116_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG116_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.092
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  1.111
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |    0.224 | 
     | _r_REG167_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.380 |   0.394 |    0.605 | 
     | _r_REG167_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U69 | B0 v -> Y ^ | AOI32X1TR | 0.396 |   0.790 |    1.001 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.110 |   0.899 |    1.110 | 
     | 0/U6                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR | 0.153 |   1.053 |    1.264 | 
     | 0/U91                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR | 0.059 |   1.111 |    1.322 | 
     | 0/U64                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   1.111 |    1.322 | 
     | 0/clk_r_REG116_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 272: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG168_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG168_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.099
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |            |       |   0.166 |    0.377 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.210 |   0.376 |    0.587 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U73 | B ^ -> Y v              | NAND3X1TR  | 0.132 |   0.508 |    0.718 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U80 | A1 v -> Y ^             | OAI21XLTR  | 0.242 |   0.749 |    0.960 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.221 |   0.970 |    1.181 | 
     | CEDFE_OFC85_n20                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | A0 ^ -> Y ^             | AO22X1TR   | 0.129 |   1.099 |    1.310 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.099 |    1.310 | 
     | _r_REG168_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 273: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG183_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG183_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.092
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |            |       |   0.166 |    0.377 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.210 |   0.376 |    0.587 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U73 | B ^ -> Y v              | NAND3X1TR  | 0.132 |   0.508 |    0.718 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U80 | A1 v -> Y ^             | OAI21XLTR  | 0.242 |   0.749 |    0.960 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.221 |   0.970 |    1.181 | 
     | CEDFE_OFC85_n20                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U82 | A0 ^ -> Y ^             | AO22X1TR   | 0.122 |   1.092 |    1.303 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.092 |    1.303 | 
     | _r_REG183_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 274: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG342_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG342_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.114
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.375 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.470 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.524 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.624 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.740 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.838 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U37 | B0 v -> Y ^ | OAI31X4TR  | 0.202 |   0.829 |    1.040 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U41 | A ^ -> Y v  | INVX2TR    | 0.082 |   0.911 |    1.122 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 v -> Y v | AO22X1TR   | 0.203 |   1.114 |    1.325 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.114 |    1.325 | 
     | _r_REG342_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 275: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG340_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG340_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.114
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.375 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.470 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.524 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.624 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.741 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.838 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.209 |   0.836 |    1.048 | 
     | 2                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.081 |   0.917 |    1.129 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 v -> Y v | AO22X1TR   | 0.196 |   1.114 |    1.325 | 
     | 4                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.114 |    1.325 | 
     | _r_REG340_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 276: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG241_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG241_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.106
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.376 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.471 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.525 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.625 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.742 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.115 |   0.644 |    0.857 | 
     | CEDFE_OFC64_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U91 | B0 v -> Y ^ | OAI31X4TR  | 0.207 |   0.851 |    1.063 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U43 | A ^ -> Y v  | INVX2TR    | 0.073 |   0.923 |    1.136 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U8  | B0 v -> Y v | AO22X1TR   | 0.183 |   1.106 |    1.319 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.106 |    1.319 | 
     | _r_REG241_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 277: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG205_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG205_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.097
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |            |       |   0.166 |    0.379 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.210 |   0.376 |    0.589 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U73 | B ^ -> Y v              | NAND3X1TR  | 0.132 |   0.508 |    0.720 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U80 | A1 v -> Y ^             | OAI21XLTR  | 0.242 |   0.749 |    0.962 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.221 |   0.970 |    1.183 | 
     | CEDFE_OFC85_n20                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | A0 ^ -> Y ^             | AO22X1TR   | 0.127 |   1.097 |    1.310 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.097 |    1.310 | 
     | _r_REG205_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 278: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG324_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.099
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.343 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.425 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.498 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.600 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.716 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.841 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 ^ -> Y v | OAI31X4TR  | 0.179 |   0.807 |    1.020 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | A v -> Y ^  | INVX2TR    | 0.153 |   0.960 |    1.173 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 ^ -> Y ^ | AO22X1TR   | 0.139 |   1.099 |    1.312 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.099 |    1.312 | 
     | _r_REG324_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 279: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG179_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG179_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.097
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.343 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.425 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.498 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.600 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | B v -> Y ^  | NOR2BX1TR  | 0.578 |   0.965 |    1.178 | 
     | 4                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | A1 ^ -> Y ^ | AO22X1TR   | 0.132 |   1.097 |    1.310 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.097 |    1.310 | 
     | _r_REG179_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 280: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG742_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG742_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.102
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.345 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.337 |    0.551 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.720 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.793 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U57 | A1 v -> Y ^             | OAI31X4TR  | 0.261 |   0.840 |    1.054 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U58 | A ^ -> Y v              | INVX2TR    | 0.068 |   0.909 |    1.122 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B0 v -> Y v             | AO22X1TR   | 0.193 |   1.102 |    1.315 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.102 |    1.315 | 
     | _r_REG742_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 281: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG687_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG687_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.101
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.346 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.552 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.721 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.794 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U57 | A1 v -> Y ^             | OAI31X4TR  | 0.261 |   0.841 |    1.055 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U58 | A ^ -> Y v              | INVX2TR    | 0.068 |   0.909 |    1.123 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U59 | B0 v -> Y v             | AO22X1TR   | 0.193 |   1.101 |    1.316 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.101 |    1.316 | 
     | _r_REG687_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 282: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG320_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG320_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.111
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.378 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.473 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.527 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.412 |    0.627 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.744 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.842 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.209 |   0.836 |    1.051 | 
     | 2                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.081 |   0.917 |    1.132 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | B0 v -> Y v | AO22X1TR   | 0.194 |   1.111 |    1.326 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.111 |    1.326 | 
     | _r_REG320_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 283: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG216_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG216_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.090
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |            |       |   0.166 |    0.381 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.210 |   0.376 |    0.590 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U73 | B ^ -> Y v              | NAND3X1TR  | 0.132 |   0.508 |    0.722 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U80 | A1 v -> Y ^             | OAI21XLTR  | 0.242 |   0.749 |    0.964 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.221 |   0.970 |    1.185 | 
     | CEDFE_OFC85_n20                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | A0 ^ -> Y ^             | AO22X1TR   | 0.119 |   1.090 |    1.305 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.090 |    1.305 | 
     | _r_REG216_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 284: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG723_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG723_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.100
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.346 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.553 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.722 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.794 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U67 | A0 v -> Y ^             | OAI31X4TR  | 0.251 |   0.830 |    1.045 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U68 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.907 |    1.122 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B0 v -> Y v             | AO22X1TR   | 0.193 |   1.100 |    1.315 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.100 |    1.315 | 
     | _r_REG723_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 285: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG564_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG564_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.103
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.131 |    0.346 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.206 |   0.338 |    0.553 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.169 |   0.507 |    0.722 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A ^ -> Y v              | INVX2TR   | 0.046 |   0.553 |    0.768 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U96 | A1 v -> Y ^             | OAI31X4TR | 0.269 |   0.822 |    1.037 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U97 | A ^ -> Y v              | INVX2TR   | 0.084 |   0.906 |    1.121 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B0 v -> Y v             | AO22X1TR  | 0.197 |   1.103 |    1.318 | 
     | 2                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.103 |    1.318 | 
     | _r_REG564_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 286: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG351_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG351_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.111
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.379 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.474 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.528 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.628 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.745 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.842 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.209 |   0.836 |    1.052 | 
     | 2                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.081 |   0.917 |    1.133 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y v | AO22X1TR   | 0.194 |   1.111 |    1.327 | 
     | 4                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.111 |    1.327 | 
     | _r_REG351_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 287: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG682_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG682_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.099
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.485 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.697 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U79 | A ^ -> Y v              | NAND2X1TR  | 0.054 |   0.537 |    0.752 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U6  | A2 v -> Y ^             | OAI31X4TR  | 0.287 |   0.823 |    1.039 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U80 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.900 |    1.116 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U93 | B0 v -> Y v             | AO22X1TR   | 0.199 |   1.099 |    1.314 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.099 |    1.314 | 
     | _r_REG682_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 288: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG389_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG389_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.096
= Slack Time                    0.216
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.345 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.428 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.500 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.602 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.718 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.843 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 ^ -> Y v | OAI31X4TR  | 0.179 |   0.807 |    1.022 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | A v -> Y ^  | INVX2TR    | 0.153 |   0.960 |    1.175 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U5  | B0 ^ -> Y ^ | AO22X1TR   | 0.136 |   1.096 |    1.311 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.096 |    1.311 | 
     | _r_REG389_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 289: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG417_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG417_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.110
= Slack Time                    0.216
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.379 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.474 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.528 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.628 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.745 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.843 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.209 |   0.836 |    1.052 | 
     | 2                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.081 |   0.917 |    1.133 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.193 |   1.110 |    1.326 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.110 |    1.326 | 
     | _r_REG417_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 290: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG304_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG304_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG310_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.085
= Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^        |           |       |   0.003 |    0.219 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^ -> Q ^ | DFFQX1TR  | 0.484 |   0.487 |    0.703 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.151 |   0.638 |    0.855 | 
     | 0/U6                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.185 |   0.823 |    1.039 | 
     | 0/U40                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI31X1TR | 0.136 |   0.959 |    1.175 | 
     | 0/U189                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.127 |   1.085 |    1.301 | 
     | 0/U208                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.085 |    1.301 | 
     | 0/clk_r_REG304_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 291: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG411_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG411_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.094
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.346 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.429 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.501 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.603 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.719 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.844 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 ^ -> Y v | OAI31X4TR  | 0.179 |   0.807 |    1.023 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | A v -> Y ^  | INVX2TR    | 0.153 |   0.960 |    1.176 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U3  | B0 ^ -> Y ^ | AO22X1TR   | 0.134 |   1.094 |    1.311 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.094 |    1.311 | 
     | _r_REG411_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 292: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG701_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG701_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.098
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.348 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.554 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.724 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.796 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U67 | A0 v -> Y ^             | OAI31X4TR  | 0.251 |   0.830 |    1.047 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U68 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.907 |    1.124 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B0 v -> Y v             | AO22X1TR   | 0.191 |   1.098 |    1.315 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.098 |    1.315 | 
     | _r_REG701_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 293: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG603_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG603_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG649_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  1.073
= Slack Time                    0.217
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |           |       |   0.003 |    0.220 | 
     | 0/clk_r_REG649_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.301 |   0.304 |    0.521 | 
     | 0/clk_r_REG649_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR  | 0.119 |   0.423 |    0.640 | 
     | 0/U73                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI21X1TR | 0.046 |   0.470 |    0.686 | 
     | 0/U11                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | XOR2X1TR  | 0.141 |   0.610 |    0.827 | 
     | 0/U74                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX1TR   | 0.043 |   0.653 |    0.870 | 
     | 0/U75                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 v -> Y ^ | OAI21X1TR | 0.097 |   0.750 |    0.967 | 
     | 0/U80                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y ^  | XNOR2X1TR | 0.104 |   0.854 |    1.071 | 
     | 0/U50                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y ^  | XNOR2X1TR | 0.113 |   0.967 |    1.184 | 
     | 0/U34                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y ^  | XNOR2X1TR | 0.106 |   1.073 |    1.290 | 
     | 0/U33                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.073 |    1.290 | 
     | 0/clk_r_REG603_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 294: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG542_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG542_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.101
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.131 |    0.348 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.206 |   0.338 |    0.554 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.169 |   0.507 |    0.724 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A ^ -> Y v              | INVX2TR   | 0.046 |   0.553 |    0.770 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U96 | A1 v -> Y ^             | OAI31X4TR | 0.269 |   0.822 |    1.039 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U97 | A ^ -> Y v              | INVX2TR   | 0.084 |   0.906 |    1.123 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B0 v -> Y v             | AO22X1TR  | 0.196 |   1.101 |    1.318 | 
     | 8                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.101 |    1.318 | 
     | _r_REG542_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 295: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG386_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG386_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.109
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.381 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.475 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.530 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.629 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.746 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.844 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U37 | B0 v -> Y ^ | OAI31X4TR  | 0.202 |   0.829 |    1.046 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U41 | A ^ -> Y v  | INVX2TR    | 0.082 |   0.911 |    1.128 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B0 v -> Y v | AO22X1TR   | 0.198 |   1.109 |    1.326 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.109 |    1.326 | 
     | _r_REG386_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 296: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG408_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.108
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.381 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.476 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.530 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.630 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.747 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.844 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U37 | B0 v -> Y ^ | OAI31X4TR  | 0.202 |   0.829 |    1.046 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U41 | A ^ -> Y v  | INVX2TR    | 0.082 |   0.911 |    1.128 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.197 |   1.108 |    1.326 | 
     | 8                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.108 |    1.326 | 
     | _r_REG408_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 297: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG679_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG679_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.098
= Slack Time                    0.218
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.349 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.555 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.724 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.797 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U67 | A0 v -> Y ^             | OAI31X4TR  | 0.251 |   0.830 |    1.048 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U68 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.907 |    1.125 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U90 | B0 v -> Y v             | AO22X1TR   | 0.191 |   1.098 |    1.316 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.098 |    1.316 | 
     | _r_REG679_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 298: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG444_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG444_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.094
= Slack Time                    0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |             |       |   0.007 |    0.225 | 
     | _r_REG494_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR    | 0.364 |   0.372 |    0.589 | 
     | _r_REG494_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U77 | A v -> Y ^  | INVX2TR     | 0.071 |   0.442 |    0.660 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U76 | B0 ^ -> Y v | OAI2BB1X1TR | 0.044 |   0.486 |    0.704 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U33 | A v -> Y ^  | NAND2X1TR   | 0.260 |   0.746 |    0.964 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR  | 0.138 |   0.884 |    1.102 | 
     | 0/U180                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR   | 0.162 |   1.046 |    1.264 | 
     | 0/U205                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR   | 0.048 |   1.094 |    1.312 | 
     | 0/U206                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   1.094 |    1.312 | 
     | 0/clk_r_REG444_S2                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 299: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG400_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG400_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.094
= Slack Time                    0.218
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.347 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.430 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.502 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.604 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.720 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.845 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 ^ -> Y v | OAI31X4TR  | 0.179 |   0.807 |    1.024 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | A v -> Y ^  | INVX2TR    | 0.153 |   0.960 |    1.177 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U4  | B0 ^ -> Y ^ | AO22X1TR   | 0.135 |   1.094 |    1.312 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.094 |    1.312 | 
     | _r_REG400_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 300: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG556_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG556_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.102
= Slack Time                    0.218
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.487 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.700 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | NAND2X1TR  | 0.049 |   0.531 |    0.749 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A2 v -> Y ^             | OAI31X4TR  | 0.290 |   0.821 |    1.039 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U28 | A ^ -> Y v              | INVX2TR    | 0.084 |   0.905 |    1.122 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B0 v -> Y v             | AO22X1TR   | 0.198 |   1.102 |    1.320 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.102 |    1.320 | 
     | _r_REG556_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 301: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG715_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG715_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.097
= Slack Time                    0.218
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.488 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.700 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U79 | A ^ -> Y v              | NAND2X1TR  | 0.054 |   0.537 |    0.755 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U6  | A2 v -> Y ^             | OAI31X4TR  | 0.287 |   0.823 |    1.041 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U80 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.900 |    1.118 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B0 v -> Y v             | AO22X1TR   | 0.197 |   1.097 |    1.315 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.097 |    1.315 | 
     | _r_REG715_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 302: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG676_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG676_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.098
= Slack Time                    0.218
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.349 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.337 |    0.556 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.725 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.797 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U57 | A1 v -> Y ^             | OAI31X4TR  | 0.261 |   0.840 |    1.059 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U58 | A ^ -> Y v              | INVX2TR    | 0.068 |   0.909 |    1.127 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U87 | B0 v -> Y v             | AO22X1TR   | 0.189 |   1.098 |    1.316 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.098 |    1.316 | 
     | _r_REG676_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 303: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG378_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG378_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.094
= Slack Time                    0.218
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.347 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.430 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.503 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.605 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.721 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.846 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 ^ -> Y v | OAI31X4TR  | 0.179 |   0.807 |    1.025 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | A v -> Y ^  | INVX2TR    | 0.153 |   0.960 |    1.178 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U6  | B0 ^ -> Y ^ | AO22X1TR   | 0.134 |   1.094 |    1.312 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.094 |    1.312 | 
     | _r_REG378_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 304: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG345_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG345_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.093
= Slack Time                    0.218
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.348 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.430 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.503 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.605 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.721 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.846 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 ^ -> Y v | OAI31X4TR  | 0.179 |   0.807 |    1.025 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | A v -> Y ^  | INVX2TR    | 0.153 |   0.960 |    1.178 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U32 | B0 ^ -> Y ^ | AO22X1TR   | 0.133 |   1.093 |    1.311 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.093 |    1.311 | 
     | _r_REG345_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 305: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG422_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG422_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.093
= Slack Time                    0.218
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.348 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.431 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.503 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.605 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.721 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.846 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 ^ -> Y v | OAI31X4TR  | 0.179 |   0.807 |    1.025 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | A v -> Y ^  | INVX2TR    | 0.153 |   0.960 |    1.178 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U33 | B0 ^ -> Y ^ | AO22X1TR   | 0.133 |   1.093 |    1.311 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.093 |    1.311 | 
     | _r_REG422_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 306: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG509_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG509_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.100
= Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.131 |    0.350 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.206 |   0.337 |    0.556 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.169 |   0.507 |    0.726 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A ^ -> Y v              | INVX2TR   | 0.046 |   0.553 |    0.772 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U96 | A1 v -> Y ^             | OAI31X4TR | 0.269 |   0.822 |    1.041 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U97 | A ^ -> Y v              | INVX2TR   | 0.084 |   0.906 |    1.125 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | B0 v -> Y v             | AO22X1TR  | 0.194 |   1.100 |    1.319 | 
     | 8                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.100 |    1.319 | 
     | _r_REG509_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 307: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG356_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG356_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.093
= Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.348 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.431 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.504 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.606 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.722 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.846 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 ^ -> Y v | OAI31X4TR  | 0.179 |   0.807 |    1.026 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | A v -> Y ^  | INVX2TR    | 0.153 |   0.960 |    1.179 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U62 | B0 ^ -> Y ^ | AO22X1TR   | 0.133 |   1.093 |    1.312 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.093 |    1.312 | 
     | _r_REG356_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 308: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG659_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG659_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.097
= Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.350 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.337 |    0.557 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.726 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.798 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U67 | A0 v -> Y ^             | OAI31X4TR  | 0.251 |   0.830 |    1.049 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U68 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.907 |    1.126 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U15 | B0 v -> Y v             | AO22X1TR   | 0.190 |   1.097 |    1.316 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.097 |    1.316 | 
     | _r_REG659_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 309: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG698_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG698_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.097
= Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.350 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.337 |    0.557 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.726 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.798 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U57 | A1 v -> Y ^             | OAI31X4TR  | 0.261 |   0.840 |    1.060 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U58 | A ^ -> Y v              | INVX2TR    | 0.068 |   0.909 |    1.128 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B0 v -> Y v             | AO22X1TR   | 0.189 |   1.097 |    1.317 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.097 |    1.317 | 
     | _r_REG698_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 310: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG748_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG748_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.096
= Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.489 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.701 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U79 | A ^ -> Y v              | NAND2X1TR  | 0.054 |   0.537 |    0.756 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U6  | A2 v -> Y ^             | OAI31X4TR  | 0.287 |   0.823 |    1.043 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U80 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.900 |    1.120 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B0 v -> Y v             | AO22X1TR   | 0.196 |   1.096 |    1.315 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.096 |    1.315 | 
     | _r_REG748_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 311: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG534_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG534_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.098
= Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.489 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.702 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | NAND2X1TR  | 0.049 |   0.531 |    0.750 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A2 v -> Y ^             | OAI31X4TR  | 0.290 |   0.821 |    1.040 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U28 | A ^ -> Y v              | INVX2TR    | 0.084 |   0.905 |    1.124 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B0 v -> Y v             | AO22X1TR   | 0.193 |   1.098 |    1.317 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.098 |    1.317 | 
     | _r_REG534_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 312: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG373_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG373_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.108
= Slack Time                    0.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.383 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.478 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.532 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.632 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.749 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.846 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.209 |   0.836 |    1.056 | 
     | 2                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.081 |   0.917 |    1.137 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B0 v -> Y v | AO22X1TR   | 0.190 |   1.108 |    1.327 | 
     | 4                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.108 |    1.327 | 
     | _r_REG373_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 313: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG384_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG384_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.107
= Slack Time                    0.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.384 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.479 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.533 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.633 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.749 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.847 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.209 |   0.836 |    1.056 | 
     | 2                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.081 |   0.917 |    1.137 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.190 |   1.107 |    1.327 | 
     | 8                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.107 |    1.327 | 
     | _r_REG384_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 314: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG690_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG690_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.096
= Slack Time                    0.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.351 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.558 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.727 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.799 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U67 | A0 v -> Y ^             | OAI31X4TR  | 0.251 |   0.830 |    1.050 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U68 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.907 |    1.127 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U69 | B0 v -> Y v             | AO22X1TR   | 0.189 |   1.096 |    1.316 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.096 |    1.316 | 
     | _r_REG690_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 315: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG284_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG284_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.080
= Slack Time                    0.220
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.015 |    0.235 | 
     | _r_REG334_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.368 |   0.383 |    0.603 | 
     | _r_REG334_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | AOI32X1TR | 0.399 |   0.782 |    1.002 | 
     | 6                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.098 |   0.880 |    1.100 | 
     | 0/U5                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR | 0.144 |   1.023 |    1.244 | 
     | 0/U136                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR | 0.057 |   1.080 |    1.300 | 
     | 0/U137                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   1.080 |    1.300 | 
     | 0/clk_r_REG284_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 316: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG753_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG753_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.096
= Slack Time                    0.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.352 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.337 |    0.558 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.727 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.800 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U57 | A1 v -> Y ^             | OAI31X4TR  | 0.261 |   0.840 |    1.061 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U58 | A ^ -> Y v              | INVX2TR    | 0.068 |   0.909 |    1.129 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U96 | B0 v -> Y v             | AO22X1TR   | 0.188 |   1.096 |    1.316 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.096 |    1.316 | 
     | _r_REG753_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 317: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG712_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG712_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.095
= Slack Time                    0.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.352 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.558 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.727 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.800 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U67 | A0 v -> Y ^             | OAI31X4TR  | 0.251 |   0.830 |    1.051 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U68 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.907 |    1.128 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B0 v -> Y v             | AO22X1TR   | 0.188 |   1.095 |    1.316 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.095 |    1.316 | 
     | _r_REG712_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 318: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG709_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG709_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.096
= Slack Time                    0.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.352 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.337 |    0.558 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.727 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.800 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U57 | A1 v -> Y ^             | OAI31X4TR  | 0.261 |   0.840 |    1.061 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U58 | A ^ -> Y v              | INVX2TR    | 0.068 |   0.909 |    1.129 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B0 v -> Y v             | AO22X1TR   | 0.188 |   1.096 |    1.317 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.096 |    1.317 | 
     | _r_REG709_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 319: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG578_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG578_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.097
= Slack Time                    0.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.490 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.703 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | NAND2X1TR  | 0.049 |   0.531 |    0.752 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A2 v -> Y ^             | OAI31X4TR  | 0.290 |   0.821 |    1.042 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U28 | A ^ -> Y v              | INVX2TR    | 0.084 |   0.905 |    1.125 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B0 v -> Y v             | AO22X1TR   | 0.192 |   1.097 |    1.317 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.097 |    1.317 | 
     | _r_REG578_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 320: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG397_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG397_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.105
= Slack Time                    0.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.384 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.479 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.533 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.633 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.750 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.848 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U37 | B0 v -> Y ^ | OAI31X4TR  | 0.202 |   0.829 |    1.050 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U41 | A ^ -> Y v  | INVX2TR    | 0.082 |   0.911 |    1.132 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.194 |   1.105 |    1.326 | 
     | 4                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.105 |    1.326 | 
     | _r_REG397_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 321: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG734_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG734_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.096
= Slack Time                    0.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.352 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.558 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.728 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.800 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U67 | A0 v -> Y ^             | OAI31X4TR  | 0.251 |   0.830 |    1.051 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U68 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.907 |    1.128 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B0 v -> Y v             | AO22X1TR   | 0.189 |   1.096 |    1.317 | 
     | 7                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.096 |    1.317 | 
     | _r_REG734_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 322: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG756_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG756_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.095
= Slack Time                    0.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.353 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.559 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.728 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.801 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U67 | A0 v -> Y ^             | OAI31X4TR  | 0.251 |   0.830 |    1.052 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U68 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.907 |    1.129 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U99 | B0 v -> Y v             | AO22X1TR   | 0.188 |   1.095 |    1.316 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.095 |    1.316 | 
     | _r_REG756_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 323: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG726_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG726_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.093
= Slack Time                    0.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.491 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.704 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U79 | A ^ -> Y v              | NAND2X1TR  | 0.054 |   0.537 |    0.758 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U6  | A2 v -> Y ^             | OAI31X4TR  | 0.287 |   0.823 |    1.045 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U80 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.900 |    1.122 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B0 v -> Y v             | AO22X1TR   | 0.193 |   1.093 |    1.315 | 
     | 9                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.093 |    1.315 | 
     | _r_REG726_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 324: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG406_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG406_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.105
= Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.385 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.480 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.534 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.634 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.751 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.848 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.209 |   0.836 |    1.058 | 
     | 2                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.081 |   0.917 |    1.139 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.188 |   1.105 |    1.327 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.105 |    1.327 | 
     | _r_REG406_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 325: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG489_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG489_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.098
= Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.131 |    0.353 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.206 |   0.337 |    0.559 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.169 |   0.507 |    0.728 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A ^ -> Y v              | INVX2TR   | 0.046 |   0.553 |    0.775 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U96 | A1 v -> Y ^             | OAI31X4TR | 0.269 |   0.822 |    1.043 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U97 | A ^ -> Y v              | INVX2TR   | 0.084 |   0.906 |    1.127 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B0 v -> Y v             | AO22X1TR  | 0.192 |   1.098 |    1.319 | 
     | 6                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.098 |    1.319 | 
     | _r_REG489_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 326: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG322_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG322_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.105
= Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.385 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.480 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.534 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.634 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.751 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.849 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U37 | B0 v -> Y ^ | OAI31X4TR  | 0.202 |   0.829 |    1.051 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U41 | A ^ -> Y v  | INVX2TR    | 0.082 |   0.911 |    1.133 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | B0 v -> Y v | AO22X1TR   | 0.194 |   1.105 |    1.327 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.105 |    1.327 | 
     | _r_REG322_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 327: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG590_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG590_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.093
= Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.385 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.480 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.617 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.811 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.227 |   0.817 |    1.039 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.072 |   0.889 |    1.110 | 
     | CEDFE_OFC98_n47                                    |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B0 v -> Y v | AO22X1TR   | 0.204 |   1.093 |    1.315 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.093 |    1.315 | 
     | _r_REG590_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 328: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG523_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG523_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.095
= Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.492 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.704 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | NAND2X1TR  | 0.049 |   0.531 |    0.753 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A2 v -> Y ^             | OAI31X4TR  | 0.290 |   0.821 |    1.043 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U28 | A ^ -> Y v              | INVX2TR    | 0.084 |   0.905 |    1.127 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y v             | AO22X1TR   | 0.191 |   1.095 |    1.318 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.095 |    1.318 | 
     | _r_REG523_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 329: MET Setup Check with Pin buff_mult_arr0/clk_r_REG78_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG78_S1/D (^) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.118
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  1.073
= Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                     |            |            |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+---------+----------| 
     |                                     | reset v    |            |       |   0.129 |    0.352 | 
     | PLACEDFE_OFC50_reset                | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.435 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.658 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    0.942 | 
     | buff_mult_arr0/PLACEDFE_OFC59_reset | A v -> Y v | CLKBUFX2TR | 0.180 |   0.899 |    1.122 | 
     | buff_mult_arr0/U9                   | B v -> Y ^ | NOR2BX1TR  | 0.174 |   1.073 |    1.295 | 
     | buff_mult_arr0/clk_r_REG78_S1       | D ^        | DFFQX1TR   | 0.000 |   1.073 |    1.296 | 
     +--------------------------------------------------------------------------------------------+ 
Path 330: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG512_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG512_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.095
= Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.492 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.705 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | NAND2X1TR  | 0.049 |   0.531 |    0.754 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A2 v -> Y ^             | OAI31X4TR  | 0.290 |   0.821 |    1.044 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U28 | A ^ -> Y v              | INVX2TR    | 0.084 |   0.905 |    1.127 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B0 v -> Y v             | AO22X1TR   | 0.190 |   1.095 |    1.318 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.095 |    1.318 | 
     | _r_REG512_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 331: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG545_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG545_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.097
= Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.493 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.705 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | NAND2X1TR  | 0.049 |   0.531 |    0.754 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A2 v -> Y ^             | OAI31X4TR  | 0.290 |   0.821 |    1.044 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U28 | A ^ -> Y v              | INVX2TR    | 0.084 |   0.905 |    1.128 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B0 v -> Y v             | AO22X1TR   | 0.193 |   1.097 |    1.320 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.097 |    1.320 | 
     | _r_REG545_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 332: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG721_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG721_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.092
= Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.493 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.705 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.067 |   0.549 |    0.772 | 
     | CEDFE_OFC84_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U60 | A1 v -> Y ^             | OAI31X4TR  | 0.271 |   0.820 |    1.043 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U61 | A ^ -> Y v              | INVX2TR    | 0.075 |   0.895 |    1.118 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B0 v -> Y v             | AO22X1TR   | 0.198 |   1.092 |    1.316 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.092 |    1.316 | 
     | _r_REG721_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 333: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG553_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG553_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.096
= Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.131 |    0.355 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.206 |   0.338 |    0.561 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.169 |   0.507 |    0.730 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A ^ -> Y v              | INVX2TR   | 0.046 |   0.553 |    0.776 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U96 | A1 v -> Y ^             | OAI31X4TR | 0.269 |   0.822 |    1.045 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U97 | A ^ -> Y v              | INVX2TR   | 0.084 |   0.906 |    1.129 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B0 v -> Y v             | AO22X1TR  | 0.190 |   1.096 |    1.319 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.096 |    1.319 | 
     | _r_REG553_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 334: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG657_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG657_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.093
= Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.355 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.337 |    0.561 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.731 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.803 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U57 | A1 v -> Y ^             | OAI31X4TR  | 0.261 |   0.840 |    1.064 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U58 | A ^ -> Y v              | INVX2TR    | 0.068 |   0.909 |    1.133 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U15 | B0 v -> Y v             | AO22X1TR   | 0.184 |   1.093 |    1.317 | 
     | 3                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.093 |    1.317 | 
     | _r_REG657_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 335: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG452_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG452_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.095
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.083
= Slack Time                    0.224
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |    0.231 | 
     | _r_REG494_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.364 |   0.372 |    0.596 | 
     | _r_REG494_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U84 | B0 v -> Y ^ | AOI32X1TR | 0.395 |   0.767 |    0.991 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.113 |   0.880 |    1.104 | 
     | 0/U37                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR | 0.147 |   1.027 |    1.251 | 
     | 0/U133                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR | 0.056 |   1.083 |    1.307 | 
     | 0/U134                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   1.083 |    1.307 | 
     | 0/clk_r_REG452_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 336: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG586_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG586_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.095
= Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.131 |    0.355 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.206 |   0.337 |    0.562 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.169 |   0.507 |    0.731 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A ^ -> Y v              | INVX2TR   | 0.046 |   0.553 |    0.777 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U96 | A1 v -> Y ^             | OAI31X4TR | 0.269 |   0.822 |    1.046 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U97 | A ^ -> Y v              | INVX2TR   | 0.084 |   0.906 |    1.130 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B0 v -> Y v             | AO22X1TR  | 0.190 |   1.095 |    1.320 | 
     | 6                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.095 |    1.320 | 
     | _r_REG586_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 337: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG531_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG531_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.095
= Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.131 |    0.355 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.206 |   0.337 |    0.562 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.169 |   0.507 |    0.731 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A ^ -> Y v              | INVX2TR   | 0.046 |   0.553 |    0.777 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U96 | A1 v -> Y ^             | OAI31X4TR | 0.269 |   0.822 |    1.046 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U97 | A ^ -> Y v              | INVX2TR   | 0.084 |   0.906 |    1.130 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B0 v -> Y v             | AO22X1TR  | 0.190 |   1.095 |    1.320 | 
     | 6                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.095 |    1.320 | 
     | _r_REG531_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 338: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG375_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.103
= Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.388 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.483 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.537 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.637 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.754 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.851 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U37 | B0 v -> Y ^ | OAI31X4TR  | 0.202 |   0.829 |    1.053 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U41 | A ^ -> Y v  | INVX2TR    | 0.082 |   0.911 |    1.136 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B0 v -> Y v | AO22X1TR   | 0.191 |   1.103 |    1.327 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.103 |    1.327 | 
     | _r_REG375_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 339: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG575_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG575_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.095
= Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.131 |    0.356 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.206 |   0.338 |    0.562 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.169 |   0.507 |    0.731 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A ^ -> Y v              | INVX2TR   | 0.046 |   0.553 |    0.777 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U96 | A1 v -> Y ^             | OAI31X4TR | 0.269 |   0.822 |    1.046 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U97 | A ^ -> Y v              | INVX2TR   | 0.084 |   0.906 |    1.130 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B0 v -> Y v             | AO22X1TR  | 0.189 |   1.095 |    1.320 | 
     | 4                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.095 |    1.320 | 
     | _r_REG575_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 340: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG537_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG537_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.091
= Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.130
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ v |           |       |   0.130 |    0.355 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A v -> Y v              | BUFX3TR   | 0.146 |   0.276 |    0.501 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C v -> Y ^              | NOR3X1TR  | 0.130 |   0.407 |    0.631 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 ^ -> Y v             | OAI21X1TR | 0.078 |   0.485 |    0.709 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 v -> Y ^             | OAI21X2TR | 0.270 |   0.754 |    0.979 | 
     | 2                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A ^ -> Y v              | INVX2TR   | 0.123 |   0.877 |    1.102 | 
     | 4                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B0 v -> Y v             | AO22X1TR  | 0.214 |   1.091 |    1.316 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.091 |    1.316 | 
     | _r_REG537_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 341: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG327_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG327_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.111
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.078
= Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.355 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.468 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.520 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U72 | A v -> Y ^              | NAND2X1TR   | 0.122 |   0.418 |    0.642 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR     | 0.112 |   0.530 |    0.755 | 
     | CEDFE_OFC115_n4                                    |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U40 | A0 v -> Y ^             | AOI22X1TR   | 0.127 |   0.657 |    0.882 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U54 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.059 |   0.716 |    0.941 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U88 | C0 v -> Y ^             | AOI211X2TR  | 0.146 |   0.862 |    1.087 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U53 | A ^ -> Y v              | NOR2X4TR    | 0.040 |   0.902 |    1.127 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U85 | A v -> Y v              | AND2X8TR    | 0.084 |   0.987 |    1.211 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U64 | A0 v -> Y ^             | AOI22X1TR   | 0.091 |   1.077 |    1.302 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.078 |    1.302 | 
     | _r_REG327_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 342: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG704_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG704_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.091
= Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.495 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.707 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U79 | A ^ -> Y v              | NAND2X1TR  | 0.054 |   0.537 |    0.761 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U6  | A2 v -> Y ^             | OAI31X4TR  | 0.287 |   0.823 |    1.048 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U80 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.900 |    1.125 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B0 v -> Y v             | AO22X1TR   | 0.190 |   1.091 |    1.316 | 
     | 7                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.091 |    1.316 | 
     | _r_REG704_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 343: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG492_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG492_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.095
= Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.495 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.707 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | NAND2X1TR  | 0.049 |   0.531 |    0.756 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A2 v -> Y ^             | OAI31X4TR  | 0.290 |   0.821 |    1.046 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U28 | A ^ -> Y v              | INVX2TR    | 0.084 |   0.905 |    1.130 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B0 v -> Y v             | AO22X1TR   | 0.191 |   1.095 |    1.320 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.095 |    1.320 | 
     | _r_REG492_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 344: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG520_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG520_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.094
= Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |           |       |   0.131 |    0.356 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.206 |   0.337 |    0.563 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.169 |   0.507 |    0.732 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A ^ -> Y v              | INVX2TR   | 0.046 |   0.553 |    0.778 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U96 | A1 v -> Y ^             | OAI31X4TR | 0.269 |   0.822 |    1.047 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U97 | A ^ -> Y v              | INVX2TR   | 0.084 |   0.906 |    1.131 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U98 | B0 v -> Y v             | AO22X1TR  | 0.189 |   1.094 |    1.320 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.094 |    1.320 | 
     | _r_REG520_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 345: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG430_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG430_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.125
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.277
- Arrival Time                  1.051
= Slack Time                    0.225
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |    0.233 | 
     | _r_REG494_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.364 |   0.372 |    0.597 | 
     | _r_REG494_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U82 | B0 v -> Y ^ | AOI32X1TR | 0.419 |   0.790 |    1.015 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | INVX1TR   | 0.072 |   0.862 |    1.087 | 
     | 0/U57                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI32X1TR | 0.189 |   1.051 |    1.276 | 
     | 0/U123                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.051 |    1.277 | 
     | 0/clk_r_REG430_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 346: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG737_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG737_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.091
= Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.495 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.707 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U79 | A ^ -> Y v              | NAND2X1TR  | 0.054 |   0.537 |    0.762 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U6  | A2 v -> Y ^             | OAI31X4TR  | 0.287 |   0.823 |    1.048 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U80 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.900 |    1.126 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B0 v -> Y v             | AO22X1TR   | 0.191 |   1.091 |    1.316 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.091 |    1.316 | 
     | _r_REG737_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 347: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG745_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG745_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.091
= Slack Time                    0.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__1_ ^ |            |       |   0.131 |    0.357 | 
     | buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.206 |   0.338 |    0.563 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/PLACEDFE_OFC109_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.169 |   0.507 |    0.732 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.072 |   0.579 |    0.805 | 
     | CEDFE_OFC110_pe_in_pk_wrb_addr__1                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U67 | A0 v -> Y ^             | OAI31X4TR  | 0.251 |   0.830 |    1.056 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U68 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.907 |    1.133 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B0 v -> Y v             | AO22X1TR   | 0.184 |   1.091 |    1.317 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.091 |    1.317 | 
     | _r_REG745_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 348: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG688_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG688_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.089
= Slack Time                    0.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.496 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.708 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.067 |   0.549 |    0.775 | 
     | CEDFE_OFC84_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U60 | A1 v -> Y ^             | OAI31X4TR  | 0.271 |   0.820 |    1.046 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U61 | A ^ -> Y v              | INVX2TR    | 0.075 |   0.895 |    1.121 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U62 | B0 v -> Y v             | AO22X1TR   | 0.194 |   1.089 |    1.315 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.089 |    1.315 | 
     | _r_REG688_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 349: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG693_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG693_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.090
= Slack Time                    0.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.496 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.708 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U79 | A ^ -> Y v              | NAND2X1TR  | 0.054 |   0.537 |    0.763 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U6  | A2 v -> Y ^             | OAI31X4TR  | 0.287 |   0.823 |    1.049 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U80 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.900 |    1.127 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U81 | B0 v -> Y v             | AO22X1TR   | 0.190 |   1.090 |    1.316 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.090 |    1.316 | 
     | _r_REG693_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 350: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG249_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG249_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.085
= Slack Time                    0.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |            |       |   0.166 |    0.392 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.210 |   0.376 |    0.602 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U73 | B ^ -> Y v              | NAND3X1TR  | 0.132 |   0.508 |    0.734 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U80 | A1 v -> Y ^             | OAI21XLTR  | 0.242 |   0.749 |    0.976 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.221 |   0.970 |    1.197 | 
     | CEDFE_OFC85_n20                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | A0 ^ -> Y ^             | AO22X1TR   | 0.114 |   1.085 |    1.311 | 
     | 3                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.085 |    1.311 | 
     | _r_REG249_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 351: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG759_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG759_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.090
= Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.496 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.709 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U79 | A ^ -> Y v              | NAND2X1TR  | 0.054 |   0.537 |    0.763 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U6  | A2 v -> Y ^             | OAI31X4TR  | 0.287 |   0.823 |    1.050 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U80 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.900 |    1.127 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B0 v -> Y v             | AO22X1TR   | 0.190 |   1.090 |    1.316 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.090 |    1.316 | 
     | _r_REG759_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 352: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG661_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG661_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.089
= Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.497 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.709 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U79 | A ^ -> Y v              | NAND2X1TR  | 0.054 |   0.537 |    0.763 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U6  | A2 v -> Y ^             | OAI31X4TR  | 0.287 |   0.823 |    1.050 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U80 | A ^ -> Y v              | INVX2TR    | 0.077 |   0.900 |    1.127 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U15 | B0 v -> Y v             | AO22X1TR   | 0.189 |   1.089 |    1.316 | 
     | 7                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.089 |    1.316 | 
     | _r_REG661_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 353: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG743_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG743_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.089
= Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.497 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.709 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.067 |   0.549 |    0.776 | 
     | CEDFE_OFC84_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U60 | A1 v -> Y ^             | OAI31X4TR  | 0.271 |   0.820 |    1.047 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U61 | A ^ -> Y v              | INVX2TR    | 0.075 |   0.895 |    1.122 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B0 v -> Y v             | AO22X1TR   | 0.194 |   1.089 |    1.315 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.089 |    1.316 | 
     | _r_REG743_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 354: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG419_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG419_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.100
= Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.391 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.485 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.540 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.639 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.756 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.854 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U37 | B0 v -> Y ^ | OAI31X4TR  | 0.202 |   0.829 |    1.056 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U41 | A ^ -> Y v  | INVX2TR    | 0.082 |   0.911 |    1.138 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.189 |   1.100 |    1.327 | 
     | 2                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.100 |    1.327 | 
     | _r_REG419_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 355: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG376_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG376_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.084
= Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.356 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.439 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.512 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.614 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.730 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.855 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 ^ -> Y v | OAI31X4TR  | 0.177 |   0.804 |    1.031 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U31 | A v -> Y ^  | INVX2TR    | 0.142 |   0.946 |    1.173 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U9  | B0 ^ -> Y ^ | AO22X1TR   | 0.139 |   1.084 |    1.312 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.084 |    1.312 | 
     | _r_REG376_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 356: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG554_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.089
= Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.393 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.603 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.742 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U99 | A1 v -> Y ^             | OAI31X4TR | 0.281 |   0.795 |    1.023 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | INVX2TR   | 0.081 |   0.877 |    1.104 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B0 v -> Y v             | AO22X1TR  | 0.212 |   1.089 |    1.316 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.089 |    1.316 | 
     | _r_REG554_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 357: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG559_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG559_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.089
= Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.130
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ v |           |       |   0.130 |    0.358 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A v -> Y v              | BUFX3TR   | 0.146 |   0.276 |    0.504 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C v -> Y ^              | NOR3X1TR  | 0.130 |   0.407 |    0.634 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 ^ -> Y v             | OAI21X1TR | 0.078 |   0.485 |    0.712 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 v -> Y ^             | OAI21X2TR | 0.270 |   0.754 |    0.982 | 
     | 2                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A ^ -> Y v              | INVX2TR   | 0.123 |   0.877 |    1.105 | 
     | 4                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B0 v -> Y v             | AO22X1TR  | 0.212 |   1.089 |    1.316 | 
     | 5                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.089 |    1.316 | 
     | _r_REG559_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 358: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG677_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG677_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.088
= Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.497 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.710 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.067 |   0.549 |    0.776 | 
     | CEDFE_OFC84_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U60 | A1 v -> Y ^             | OAI31X4TR  | 0.271 |   0.820 |    1.048 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U61 | A ^ -> Y v              | INVX2TR    | 0.075 |   0.895 |    1.122 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U88 | B0 v -> Y v             | AO22X1TR   | 0.193 |   1.088 |    1.316 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.088 |    1.316 | 
     | _r_REG677_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 359: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG227_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG227_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.084
= Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |            |       |   0.166 |    0.393 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR    | 0.210 |   0.376 |    0.603 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U73 | B ^ -> Y v              | NAND3X1TR  | 0.132 |   0.508 |    0.735 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U80 | A1 v -> Y ^             | OAI21XLTR  | 0.242 |   0.749 |    0.977 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.221 |   0.970 |    1.198 | 
     | CEDFE_OFC85_n20                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | A0 ^ -> Y ^             | AO22X1TR   | 0.113 |   1.084 |    1.311 | 
     | 7                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.084 |    1.311 | 
     | _r_REG227_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 360: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG567_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG567_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.321
- Arrival Time                  1.093
= Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.498 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.710 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | NAND2X1TR  | 0.049 |   0.531 |    0.759 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A2 v -> Y ^             | OAI31X4TR  | 0.290 |   0.821 |    1.049 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U28 | A ^ -> Y v              | INVX2TR    | 0.084 |   0.905 |    1.133 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B0 v -> Y v             | AO22X1TR   | 0.188 |   1.093 |    1.321 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.093 |    1.321 | 
     | _r_REG567_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 361: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG589_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG589_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.321
- Arrival Time                  1.093
= Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.498 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.710 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | NAND2X1TR  | 0.049 |   0.531 |    0.759 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A2 v -> Y ^             | OAI31X4TR  | 0.290 |   0.821 |    1.049 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U28 | A ^ -> Y v              | INVX2TR    | 0.084 |   0.905 |    1.133 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B0 v -> Y v             | AO22X1TR   | 0.188 |   1.093 |    1.321 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.093 |    1.321 | 
     | _r_REG589_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 362: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG570_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG570_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.087
= Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.130
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ v |           |       |   0.130 |    0.360 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A v -> Y v              | BUFX3TR   | 0.146 |   0.276 |    0.506 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C v -> Y ^              | NOR3X1TR  | 0.130 |   0.407 |    0.637 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 ^ -> Y v             | OAI21X1TR | 0.078 |   0.485 |    0.714 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 v -> Y ^             | OAI21X2TR | 0.270 |   0.754 |    0.984 | 
     | 2                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A ^ -> Y v              | INVX2TR   | 0.123 |   0.877 |    1.107 | 
     | 4                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B0 v -> Y v             | AO22X1TR  | 0.210 |   1.087 |    1.317 | 
     | 7                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.087 |    1.317 | 
     | _r_REG570_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 363: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG354_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG354_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.081
= Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.359 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.442 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.515 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.617 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.733 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.858 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 ^ -> Y v | OAI31X4TR  | 0.177 |   0.804 |    1.034 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U31 | A v -> Y ^  | INVX2TR    | 0.142 |   0.946 |    1.176 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U60 | B0 ^ -> Y ^ | AO22X1TR   | 0.136 |   1.081 |    1.312 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.081 |    1.312 | 
     | _r_REG354_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 364: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG699_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG699_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.085
= Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.501 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.713 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.067 |   0.549 |    0.780 | 
     | CEDFE_OFC84_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U60 | A1 v -> Y ^             | OAI31X4TR  | 0.271 |   0.820 |    1.051 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U61 | A ^ -> Y v              | INVX2TR    | 0.075 |   0.895 |    1.126 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B0 v -> Y v             | AO22X1TR   | 0.191 |   1.085 |    1.316 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.085 |    1.316 | 
     | _r_REG699_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 365: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG343_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG343_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.080
= Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.360 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.443 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.516 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.618 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.734 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.858 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 ^ -> Y v | OAI31X4TR  | 0.177 |   0.804 |    1.035 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U31 | A v -> Y ^  | INVX2TR    | 0.142 |   0.946 |    1.177 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U48 | B0 ^ -> Y ^ | AO22X1TR   | 0.134 |   1.080 |    1.311 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.080 |    1.311 | 
     | _r_REG343_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 366: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG506_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG506_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.087
= Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.130
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ v |           |       |   0.130 |    0.361 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A v -> Y v              | BUFX3TR   | 0.146 |   0.276 |    0.507 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C v -> Y ^              | NOR3X1TR  | 0.130 |   0.407 |    0.638 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 ^ -> Y v             | OAI21X1TR | 0.078 |   0.485 |    0.716 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 v -> Y ^             | OAI21X2TR | 0.270 |   0.754 |    0.985 | 
     | 2                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A ^ -> Y v              | INVX2TR   | 0.123 |   0.877 |    1.108 | 
     | 4                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B0 v -> Y v             | AO22X1TR  | 0.210 |   1.087 |    1.318 | 
     | 4                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.087 |    1.318 | 
     | _r_REG506_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 367: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG524_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG524_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.085
= Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.395 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.490 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.626 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.821 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.227 |   0.817 |    1.048 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.072 |   0.889 |    1.120 | 
     | CEDFE_OFC98_n47                                    |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y v | AO22X1TR   | 0.196 |   1.085 |    1.316 | 
     | 8                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.085 |    1.316 | 
     | _r_REG524_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 368: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG147_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG147_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.097
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.085
= Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.013 |    0.245 | 
     | _r_REG167_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.380 |   0.394 |    0.625 | 
     | _r_REG167_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U70 | B0 v -> Y ^ | AOI32X1TR  | 0.310 |   0.703 |    0.935 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.142 |   0.846 |    1.077 | 
     | 0/U67                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR  | 0.167 |   1.013 |    1.245 | 
     | 0/U185                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR  | 0.071 |   1.084 |    1.316 | 
     | 0/U26                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.085 |    1.316 | 
     | 0/clk_r_REG147_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 369: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG579_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG579_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.085
= Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.395 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.490 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.627 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.821 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.227 |   0.817 |    1.048 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.072 |   0.889 |    1.120 | 
     | CEDFE_OFC98_n47                                    |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.196 |   1.085 |    1.316 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.085 |    1.316 | 
     | _r_REG579_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 370: MET Setup Check with Pin buff_mult_arr0/clk_r_REG80_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG80_S1/D (^) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.065
= Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                     |            |            |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+---------+----------| 
     |                                     | reset v    |            |       |   0.129 |    0.361 | 
     | PLACEDFE_OFC50_reset                | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.444 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.668 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    0.951 | 
     | buff_mult_arr0/PLACEDFE_OFC59_reset | A v -> Y v | CLKBUFX2TR | 0.180 |   0.899 |    1.131 | 
     | buff_mult_arr0/U11                  | B v -> Y ^ | NOR2BX1TR  | 0.165 |   1.065 |    1.297 | 
     | buff_mult_arr0/clk_r_REG80_S1       | D ^        | DFFQX1TR   | 0.000 |   1.065 |    1.297 | 
     +--------------------------------------------------------------------------------------------+ 
Path 371: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG338_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG338_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.094
= Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.396 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.491 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.545 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.645 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.762 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.843 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.203 |   0.814 |    1.046 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.083 |   0.897 |    1.129 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 v -> Y v | AO22X1TR   | 0.197 |   1.094 |    1.326 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.094 |    1.326 | 
     | _r_REG338_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 372: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG420_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG420_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.094
= Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.396 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.491 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.545 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.645 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.762 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.843 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.200 |   0.812 |    1.044 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U31 | A ^ -> Y v  | INVX2TR    | 0.088 |   0.900 |    1.132 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U49 | B0 v -> Y v | AO22X1TR   | 0.195 |   1.094 |    1.327 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.094 |    1.327 | 
     | _r_REG420_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 373: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG415_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG415_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.094
= Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.396 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.491 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.545 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.645 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.762 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.843 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.203 |   0.814 |    1.046 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.083 |   0.897 |    1.129 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 v -> Y v | AO22X1TR   | 0.197 |   1.094 |    1.326 | 
     | 8                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.094 |    1.326 | 
     | _r_REG415_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 374: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG732_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG732_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.084
= Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.502 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.714 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.067 |   0.549 |    0.781 | 
     | CEDFE_OFC84_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U60 | A1 v -> Y ^             | OAI31X4TR  | 0.271 |   0.820 |    1.052 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U61 | A ^ -> Y v              | INVX2TR    | 0.075 |   0.895 |    1.127 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B0 v -> Y v             | AO22X1TR   | 0.190 |   1.084 |    1.317 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.084 |    1.317 | 
     | _r_REG732_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 375: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG526_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG526_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.085
= Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.130
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ v |           |       |   0.130 |    0.363 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A v -> Y v              | BUFX3TR   | 0.146 |   0.276 |    0.509 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C v -> Y ^              | NOR3X1TR  | 0.130 |   0.407 |    0.639 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 ^ -> Y v             | OAI21X1TR | 0.078 |   0.485 |    0.717 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 v -> Y ^             | OAI21X2TR | 0.270 |   0.754 |    0.987 | 
     | 2                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A ^ -> Y v              | INVX2TR   | 0.123 |   0.877 |    1.110 | 
     | 4                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | B0 v -> Y v             | AO22X1TR  | 0.208 |   1.085 |    1.317 | 
     | 5                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.085 |    1.317 | 
     | _r_REG526_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 376: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG344_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG344_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.093
= Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.396 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.491 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.545 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.645 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.762 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.860 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 v -> Y ^ | OAI31X4TR  | 0.195 |   0.822 |    1.055 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | A ^ -> Y v  | INVX2TR    | 0.073 |   0.895 |    1.128 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U45 | B0 v -> Y v | AO22X1TR   | 0.198 |   1.093 |    1.326 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.093 |    1.326 | 
     | _r_REG344_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 377: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG515_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG515_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.085
= Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.130
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ v |           |       |   0.130 |    0.363 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A v -> Y v              | BUFX3TR   | 0.146 |   0.276 |    0.509 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C v -> Y ^              | NOR3X1TR  | 0.130 |   0.407 |    0.640 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 ^ -> Y v             | OAI21X1TR | 0.078 |   0.485 |    0.717 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 v -> Y ^             | OAI21X2TR | 0.270 |   0.754 |    0.987 | 
     | 2                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A ^ -> Y v              | INVX2TR   | 0.123 |   0.877 |    1.110 | 
     | 4                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B0 v -> Y v             | AO22X1TR  | 0.207 |   1.085 |    1.317 | 
     | 3                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.085 |    1.317 | 
     | _r_REG515_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 378: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG409_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG409_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.078
= Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset v     |            |       |   0.129 |    0.362 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v  | BUFX16TR   | 0.083 |   0.212 |    0.445 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^  | INVX2TR    | 0.073 |   0.285 |    0.518 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v  | CLKINVX6TR | 0.102 |   0.387 |    0.620 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v  | BUFX8TR    | 0.116 |   0.503 |    0.736 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^  | INVX2TR    | 0.125 |   0.627 |    0.860 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 ^ -> Y v | OAI31X4TR  | 0.177 |   0.804 |    1.037 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U31 | A v -> Y ^  | INVX2TR    | 0.142 |   0.946 |    1.179 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U50 | B0 ^ -> Y ^ | AO22X1TR   | 0.132 |   1.078 |    1.311 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR   | 0.000 |   1.078 |    1.311 | 
     | _r_REG409_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 379: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG382_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG382_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.093
= Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.397 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.492 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.546 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.646 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.763 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.845 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.203 |   0.814 |    1.048 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.083 |   0.897 |    1.131 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.196 |   1.093 |    1.327 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.093 |    1.327 | 
     | _r_REG382_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 380: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG387_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG387_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.093
= Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.397 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.492 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.546 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.646 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.763 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.845 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.200 |   0.812 |    1.045 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U31 | A ^ -> Y v  | INVX2TR    | 0.088 |   0.900 |    1.133 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U52 | B0 v -> Y v | AO22X1TR   | 0.194 |   1.093 |    1.327 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.093 |    1.327 | 
     | _r_REG387_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 381: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG710_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG710_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.083
= Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.504 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.716 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.067 |   0.549 |    0.783 | 
     | CEDFE_OFC84_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U60 | A1 v -> Y ^             | OAI31X4TR  | 0.271 |   0.820 |    1.054 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U61 | A ^ -> Y v              | INVX2TR    | 0.075 |   0.895 |    1.129 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B0 v -> Y v             | AO22X1TR   | 0.188 |   1.083 |    1.317 | 
     | 3                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.083 |    1.317 | 
     | _r_REG710_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 382: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG658_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG658_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.082
= Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.504 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.716 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.067 |   0.549 |    0.783 | 
     | CEDFE_OFC84_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U60 | A1 v -> Y ^             | OAI31X4TR  | 0.271 |   0.820 |    1.054 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U61 | A ^ -> Y v              | INVX2TR    | 0.075 |   0.895 |    1.129 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U15 | B0 v -> Y v             | AO22X1TR   | 0.188 |   1.082 |    1.317 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.082 |    1.317 | 
     | _r_REG658_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 383: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG548_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG548_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.083
= Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.130
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ v |           |       |   0.130 |    0.365 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A v -> Y v              | BUFX3TR   | 0.146 |   0.276 |    0.511 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C v -> Y ^              | NOR3X1TR  | 0.130 |   0.407 |    0.641 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 ^ -> Y v             | OAI21X1TR | 0.078 |   0.485 |    0.719 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 v -> Y ^             | OAI21X2TR | 0.270 |   0.754 |    0.988 | 
     | 2                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A ^ -> Y v              | INVX2TR   | 0.123 |   0.877 |    1.112 | 
     | 4                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B0 v -> Y v             | AO22X1TR  | 0.206 |   1.083 |    1.318 | 
     | 3                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.083 |    1.318 | 
     | _r_REG548_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 384: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG371_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.092
= Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.398 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.493 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.547 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.647 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.764 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.846 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.203 |   0.814 |    1.049 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.083 |   0.897 |    1.132 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B0 v -> Y v | AO22X1TR   | 0.195 |   1.092 |    1.327 | 
     | 2                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.092 |    1.327 | 
     | _r_REG371_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 385: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG323_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG323_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.092
= Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.399 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.493 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.548 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.647 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.764 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.846 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.200 |   0.812 |    1.047 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U31 | A ^ -> Y v  | INVX2TR    | 0.088 |   0.900 |    1.134 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y v | AO22X1TR   | 0.193 |   1.092 |    1.327 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.092 |    1.327 | 
     | _r_REG323_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 386: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG398_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG398_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.091
= Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.399 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.493 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.548 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.647 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.764 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.846 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y ^ | OAI31X4TR  | 0.200 |   0.812 |    1.047 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U31 | A ^ -> Y v  | INVX2TR    | 0.088 |   0.900 |    1.134 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U51 | B0 v -> Y v | AO22X1TR   | 0.192 |   1.091 |    1.326 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.091 |    1.326 | 
     | _r_REG398_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 387: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG535_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG535_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.079
= Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.399 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.494 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.631 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.825 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.227 |   0.817 |    1.052 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.072 |   0.889 |    1.124 | 
     | CEDFE_OFC98_n47                                    |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B0 v -> Y v | AO22X1TR   | 0.191 |   1.079 |    1.315 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.079 |    1.315 | 
     | _r_REG535_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 388: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG410_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG410_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.090
= Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.399 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.494 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.548 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.648 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.765 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.862 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 v -> Y ^ | OAI31X4TR  | 0.195 |   0.822 |    1.058 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | A ^ -> Y v  | INVX2TR    | 0.073 |   0.895 |    1.131 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U47 | B0 v -> Y v | AO22X1TR   | 0.195 |   1.090 |    1.326 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.090 |    1.326 | 
     | _r_REG410_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 389: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG393_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG393_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.091
= Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.399 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.494 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.548 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.648 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.765 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.847 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.203 |   0.814 |    1.050 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.083 |   0.897 |    1.133 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.194 |   1.091 |    1.327 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.091 |    1.327 | 
     | _r_REG393_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 390: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG404_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG404_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.091
= Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.400 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.494 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.549 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.648 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.765 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.847 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.203 |   0.814 |    1.050 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.083 |   0.897 |    1.133 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.193 |   1.091 |    1.327 | 
     | 4                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.091 |    1.327 | 
     | _r_REG404_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 391: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG592_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG592_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.082
= Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.130
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ v |           |       |   0.130 |    0.366 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A v -> Y v              | BUFX3TR   | 0.146 |   0.276 |    0.512 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C v -> Y ^              | NOR3X1TR  | 0.130 |   0.407 |    0.643 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 ^ -> Y v             | OAI21X1TR | 0.078 |   0.485 |    0.721 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 v -> Y ^             | OAI21X2TR | 0.270 |   0.754 |    0.990 | 
     | 2                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A ^ -> Y v              | INVX2TR   | 0.123 |   0.877 |    1.113 | 
     | 4                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B0 v -> Y v             | AO22X1TR  | 0.205 |   1.082 |    1.318 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.082 |    1.318 | 
     | _r_REG592_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 392: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG333_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG333_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.092
= Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     |                                                    | reset v      |             |       |   0.129 |    0.366 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v   | BUFX16TR    | 0.083 |   0.212 |    0.448 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^   | INVX2TR     | 0.073 |   0.285 |    0.521 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v   | CLKINVX6TR  | 0.102 |   0.387 |    0.623 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v   | BUFX8TR     | 0.116 |   0.503 |    0.739 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^   | INVX2TR     | 0.125 |   0.627 |    0.864 | 
     | CEDFE_OFC67_reset                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U55 | D ^ -> Y v   | NAND4X1TR   | 0.079 |   0.706 |    0.942 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U17 | B v -> Y ^   | NOR2X2TR    | 0.225 |   0.931 |    1.167 | 
     | 7                                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U91 | A ^ -> Y v   | INVX2TR     | 0.031 |   0.962 |    1.198 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U17 | A0N v -> Y v | AOI2BB2X1TR | 0.130 |   1.092 |    1.328 | 
     | 8                                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v          | DFFQX1TR    | 0.000 |   1.092 |    1.328 | 
     | _r_REG333_S1                                       |              |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 393: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG136_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG136_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG143_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.117
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.289
- Arrival Time                  1.052
= Slack Time                    0.237
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^        |           |       |   0.002 |    0.239 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^ -> Q ^ | DFFQX1TR  | 0.615 |   0.617 |    0.854 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.163 |   0.780 |    1.017 | 
     | 0/U9                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.167 |   0.947 |    1.184 | 
     | 0/U65                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX1TR   | 0.036 |   0.983 |    1.220 | 
     | 0/U52                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI31X1TR | 0.069 |   1.052 |    1.289 | 
     | 0/U134                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.052 |    1.289 | 
     | 0/clk_r_REG136_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 394: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG349_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG349_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.090
= Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.401 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.496 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.550 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.650 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.767 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.849 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.203 |   0.814 |    1.052 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.083 |   0.897 |    1.135 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B0 v -> Y v | AO22X1TR   | 0.193 |   1.090 |    1.327 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.090 |    1.327 | 
     | _r_REG349_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 395: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG543_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG543_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.080
= Slack Time                    0.238
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.403 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.613 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.752 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U99 | A1 v -> Y ^             | OAI31X4TR | 0.281 |   0.795 |    1.033 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | INVX2TR   | 0.081 |   0.877 |    1.114 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B0 v -> Y v             | AO22X1TR  | 0.203 |   1.079 |    1.317 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.080 |    1.317 | 
     | _r_REG543_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 396: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG546_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG546_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.079
= Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.403 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.497 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.634 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.828 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.227 |   0.817 |    1.056 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.072 |   0.889 |    1.128 | 
     | CEDFE_OFC98_n47                                    |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B0 v -> Y v | AO22X1TR   | 0.191 |   1.079 |    1.318 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.079 |    1.318 | 
     | _r_REG546_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 397: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG521_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG521_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.079
= Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.405 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.615 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.754 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U99 | A1 v -> Y ^             | OAI31X4TR | 0.281 |   0.795 |    1.034 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | INVX2TR   | 0.081 |   0.877 |    1.116 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y v             | AO22X1TR  | 0.202 |   1.079 |    1.318 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.079 |    1.318 | 
     | _r_REG521_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 398: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG399_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG399_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.088
= Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.403 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.498 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.552 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.652 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.769 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.866 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 v -> Y ^ | OAI31X4TR  | 0.195 |   0.822 |    1.061 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | A ^ -> Y v  | INVX2TR    | 0.073 |   0.895 |    1.134 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U34 | B0 v -> Y v | AO22X1TR   | 0.192 |   1.088 |    1.327 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.088 |    1.327 | 
     | _r_REG399_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 399: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG319_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG319_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.088
= Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.403 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.498 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.552 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.652 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.769 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.082 |   0.611 |    0.850 | 
     | CEDFE_OFC67_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.203 |   0.814 |    1.054 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | A ^ -> Y v  | INVX2TR    | 0.083 |   0.897 |    1.136 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | B0 v -> Y v | AO22X1TR   | 0.191 |   1.088 |    1.328 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.088 |    1.328 | 
     | _r_REG319_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 400: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG568_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG568_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.078
= Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.404 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.499 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.635 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.830 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.227 |   0.817 |    1.057 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.072 |   0.889 |    1.129 | 
     | CEDFE_OFC98_n47                                    |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.190 |   1.078 |    1.318 | 
     | 5                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.078 |    1.318 | 
     | _r_REG568_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 401: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG754_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG754_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.077
= Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.510 | 
     | buff_mult_arr0/PLACEDFE_OFC82_pe_in_pk_wrb_addr__2 | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.482 |    0.723 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.067 |   0.549 |    0.789 | 
     | CEDFE_OFC84_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U60 | A1 v -> Y ^             | OAI31X4TR  | 0.271 |   0.820 |    1.061 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U61 | A ^ -> Y v              | INVX2TR    | 0.075 |   0.895 |    1.135 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U97 | B0 v -> Y v             | AO22X1TR   | 0.183 |   1.077 |    1.318 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.077 |    1.318 | 
     | _r_REG754_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 402: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG421_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG421_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.086
= Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.404 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.499 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.553 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.653 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.770 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.868 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 v -> Y ^ | OAI31X4TR  | 0.195 |   0.822 |    1.063 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | A ^ -> Y v  | INVX2TR    | 0.073 |   0.895 |    1.136 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U46 | B0 v -> Y v | AO22X1TR   | 0.191 |   1.086 |    1.327 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.086 |    1.327 | 
     | _r_REG421_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 403: MET Setup Check with Pin accumulation0/clk_r_REG59_S3/CK 
Endpoint:   accumulation0/clk_r_REG59_S3/D              (^) checked with  
leading edge of 'clk'
Beginpoint: adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.062
= Slack Time                    0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                           |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+-----------+-------+---------+----------| 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4 | CK ^        |           |       |   0.008 |    0.249 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4 | CK ^ -> Q v | DFFQX4TR  | 0.296 |   0.303 |    0.544 | 
     | adder0/U65                                | A1 v -> Y ^ | OAI21X2TR | 0.120 |   0.424 |    0.664 | 
     | adder0/U67                                | A0 ^ -> Y v | AOI21X2TR | 0.081 |   0.504 |    0.745 | 
     | adder0/U80                                | A v -> Y v  | XOR2X2TR  | 0.105 |   0.609 |    0.850 | 
     | adder0/U6                                 | A v -> Y v  | AND2X2TR  | 0.104 |   0.714 |    0.954 | 
     | accumulation0/U46                         | A v -> Y v  | OR2X4TR   | 0.095 |   0.809 |    1.049 | 
     | accumulation0/U71                         | A v -> Y ^  | NAND2X1TR | 0.053 |   0.861 |    1.102 | 
     | accumulation0/U12                         | B ^ -> Y ^  | XNOR2X1TR | 0.104 |   0.965 |    1.206 | 
     | accumulation0/U72                         | A ^ -> Y ^  | AND2X2TR  | 0.097 |   1.062 |    1.303 | 
     | accumulation0/clk_r_REG59_S3              | D ^         | DFFQX1TR  | 0.000 |   1.062 |    1.303 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 404: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG513_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG513_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.077
= Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.404 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.499 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.636 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.830 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.227 |   0.817 |    1.058 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.072 |   0.889 |    1.129 | 
     | CEDFE_OFC98_n47                                    |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B0 v -> Y v | AO22X1TR   | 0.188 |   1.077 |    1.318 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.077 |    1.318 | 
     | _r_REG513_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 405: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG388_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG388_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.085
= Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.405 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.500 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.554 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.654 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.771 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.868 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 v -> Y ^ | OAI31X4TR  | 0.195 |   0.822 |    1.063 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | A ^ -> Y v  | INVX2TR    | 0.073 |   0.895 |    1.137 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U8  | B0 v -> Y v | AO22X1TR   | 0.190 |   1.085 |    1.327 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.085 |    1.327 | 
     | _r_REG388_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 406: MET Setup Check with Pin buff_mult_arr0/clk_r_REG76_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG76_S1/D (^) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.125
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.282
- Arrival Time                  1.040
= Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                     |            |            |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+---------+----------| 
     |                                     | reset v    |            |       |   0.129 |    0.371 | 
     | PLACEDFE_OFC50_reset                | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.454 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.677 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    0.961 | 
     | buff_mult_arr0/U7                   | B v -> Y ^ | NOR2BX1TR  | 0.320 |   1.039 |    1.281 | 
     | buff_mult_arr0/clk_r_REG76_S1       | D ^        | DFFQX1TR   | 0.001 |   1.040 |    1.282 | 
     +--------------------------------------------------------------------------------------------+ 
Path 407: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG450_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG450_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  1.054
= Slack Time                    0.242
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |             |       |   0.007 |    0.249 | 
     | _r_REG494_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR    | 0.364 |   0.372 |    0.613 | 
     | _r_REG494_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U77 | A v -> Y ^  | INVX2TR     | 0.071 |   0.442 |    0.684 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U18 | B0 ^ -> Y v | OAI2BB1X1TR | 0.038 |   0.480 |    0.722 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U57 | A v -> Y ^  | NAND2X1TR   | 0.247 |   0.727 |    0.969 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR  | 0.106 |   0.833 |    1.075 | 
     | 0/U21                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR   | 0.144 |   0.978 |    1.219 | 
     | 0/U201                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR   | 0.076 |   1.054 |    1.295 | 
     | 0/U202                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   1.054 |    1.296 | 
     | 0/clk_r_REG450_S2                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 408: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG377_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG377_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.085
= Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.406 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.500 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.555 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.412 |    0.654 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.771 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.869 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 v -> Y ^ | OAI31X4TR  | 0.195 |   0.822 |    1.064 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | A ^ -> Y v  | INVX2TR    | 0.073 |   0.895 |    1.137 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U43 | B0 v -> Y v | AO22X1TR   | 0.190 |   1.085 |    1.327 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.085 |    1.327 | 
     | _r_REG377_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 409: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG355_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG355_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.085
= Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.406 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.501 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.555 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.655 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.771 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.869 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 v -> Y ^ | OAI31X4TR  | 0.195 |   0.822 |    1.064 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | A ^ -> Y v  | INVX2TR    | 0.073 |   0.895 |    1.137 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U61 | B0 v -> Y v | AO22X1TR   | 0.190 |   1.085 |    1.327 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.085 |    1.327 | 
     | _r_REG355_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 410: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG336_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG336_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.084
= Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.406 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.501 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.555 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A v -> Y ^  | CLKINVX6TR | 0.100 |   0.413 |    0.655 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A ^ -> Y ^  | BUFX8TR    | 0.117 |   0.529 |    0.772 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.627 |    0.869 | 
     | CEDFE_OFC66_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 v -> Y ^ | OAI31X4TR  | 0.195 |   0.822 |    1.065 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | A ^ -> Y v  | INVX2TR    | 0.073 |   0.895 |    1.138 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 v -> Y v | AO22X1TR   | 0.189 |   1.084 |    1.327 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.084 |    1.327 | 
     | _r_REG336_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 411: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG565_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG565_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.075
= Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.409 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.619 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.757 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U99 | A1 v -> Y ^             | OAI31X4TR | 0.281 |   0.795 |    1.038 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | INVX2TR   | 0.081 |   0.876 |    1.120 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B0 v -> Y v             | AO22X1TR  | 0.199 |   1.075 |    1.318 | 
     | 3                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.075 |    1.318 | 
     | _r_REG565_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 412: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG85_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG85_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.065
= Slack Time                    0.243
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.013 |    0.256 | 
     | _r_REG167_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.380 |   0.394 |    0.637 | 
     | _r_REG167_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U70 | B0 v -> Y ^ | AOI32X1TR  | 0.310 |   0.703 |    0.947 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.142 |   0.846 |    1.089 | 
     | 0/U67                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR  | 0.150 |   0.996 |    1.239 | 
     | 0/U90                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR  | 0.069 |   1.065 |    1.308 | 
     | 0/U55                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.065 |    1.308 | 
     | 0/clk_r_REG85_S2                                   |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 413: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG703_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG703_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.070
= Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.407 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.502 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.556 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.670 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.583 |    0.826 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U76 | B0 v -> Y ^ | OAI31X4TR  | 0.220 |   0.803 |    1.046 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U77 | A ^ -> Y v  | INVX2TR    | 0.072 |   0.875 |    1.118 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.195 |   1.070 |    1.313 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.070 |    1.313 | 
     | _r_REG703_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 414: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG557_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG557_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.075
= Slack Time                    0.244
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.408 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.502 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.639 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.833 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.227 |   0.817 |    1.061 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | INVX2TR    | 0.072 |   0.889 |    1.133 | 
     | CEDFE_OFC98_n47                                    |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B0 v -> Y v | AO22X1TR   | 0.186 |   1.075 |    1.319 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.075 |    1.319 | 
     | _r_REG557_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 415: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG587_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG587_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.073
= Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.411 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.621 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.759 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U99 | A1 v -> Y ^             | OAI31X4TR | 0.281 |   0.795 |    1.040 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | INVX2TR   | 0.081 |   0.877 |    1.121 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B0 v -> Y v             | AO22X1TR  | 0.196 |   1.073 |    1.318 | 
     | 7                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.073 |    1.318 | 
     | _r_REG587_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 416: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG201_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG201_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.056
= Slack Time                    0.246
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.515 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.167 |   0.436 |    0.682 | 
     | CEDFE_OFC81_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U96 | B ^ -> Y v              | NOR3X1TR   | 0.054 |   0.490 |    0.736 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U97 | A0 v -> Y ^             | OAI21X1TR  | 0.224 |   0.714 |    0.960 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | A0 ^ -> Y v             | OAI21X4TR  | 0.096 |   0.809 |    1.055 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | A v -> Y ^              | INVX2TR    | 0.121 |   0.931 |    1.176 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B0 ^ -> Y ^             | AO22X1TR   | 0.125 |   1.056 |    1.301 | 
     | 3                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.056 |    1.301 | 
     | _r_REG201_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 417: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG747_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG747_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.069
= Slack Time                    0.246
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.410 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.505 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.559 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.672 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.583 |    0.829 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U76 | B0 v -> Y ^ | OAI31X4TR  | 0.220 |   0.803 |    1.049 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U77 | A ^ -> Y v  | INVX2TR    | 0.072 |   0.875 |    1.121 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B0 v -> Y v | AO22X1TR   | 0.194 |   1.069 |    1.315 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.069 |    1.315 | 
     | _r_REG747_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 418: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG170_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG170_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.056
= Slack Time                    0.246
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.516 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.167 |   0.436 |    0.683 | 
     | CEDFE_OFC81_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U96 | B ^ -> Y v              | NOR3X1TR   | 0.054 |   0.490 |    0.736 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U97 | A0 v -> Y ^             | OAI21X1TR  | 0.224 |   0.714 |    0.960 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | A0 ^ -> Y v             | OAI21X4TR  | 0.096 |   0.810 |    1.056 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | A v -> Y ^              | INVX2TR    | 0.121 |   0.931 |    1.177 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B0 ^ -> Y ^             | AO22X1TR   | 0.125 |   1.056 |    1.303 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.056 |    1.303 | 
     | _r_REG170_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 419: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG256_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG256_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.054
= Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.517 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.167 |   0.436 |    0.684 | 
     | CEDFE_OFC81_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U96 | B ^ -> Y v              | NOR3X1TR   | 0.054 |   0.490 |    0.738 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U97 | A0 v -> Y ^             | OAI21X1TR  | 0.224 |   0.714 |    0.962 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | A0 ^ -> Y v             | OAI21X4TR  | 0.096 |   0.809 |    1.057 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | A v -> Y ^              | INVX2TR    | 0.121 |   0.931 |    1.178 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B0 ^ -> Y ^             | AO22X1TR   | 0.124 |   1.054 |    1.302 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.054 |    1.302 | 
     | _r_REG256_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 420: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG671_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG671_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.049
= Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.379 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.492 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.544 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR  | 0.054 |   0.350 |    0.598 | 
     | CEDFE_OFC72_pe_in_pk_rdb_addr__0                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U31 | B ^ -> Y ^              | OR2X2TR     | 0.076 |   0.426 |    0.674 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX4TR  | 0.101 |   0.527 |    0.775 | 
     | CEDFE_OFC73_n1                                     |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | A0 v -> Y ^             | AOI22X1TR   | 0.101 |   0.628 |    0.876 | 
     | 1                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U40 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.069 |   0.697 |    0.945 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | C0 v -> Y ^             | AOI211X1TR  | 0.185 |   0.882 |    1.130 | 
     | 2                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | C ^ -> Y v              | NOR3X2TR    | 0.075 |   0.956 |    1.204 | 
     | 3                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U18 | B v -> Y ^              | NAND2X1TR   | 0.092 |   1.049 |    1.297 | 
     | 1                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.049 |    1.297 | 
     | _r_REG671_S2                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 421: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG673_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG673_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.067
= Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.412 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.507 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.561 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.674 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.583 |    0.831 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U76 | B0 v -> Y ^ | OAI31X4TR  | 0.220 |   0.803 |    1.051 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U77 | A ^ -> Y v  | INVX2TR    | 0.072 |   0.875 |    1.123 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U15 | B0 v -> Y v | AO22X1TR   | 0.192 |   1.067 |    1.315 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.067 |    1.315 | 
     | _r_REG673_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 422: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG692_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG692_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.067
= Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.412 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.507 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.561 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.675 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.583 |    0.831 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U76 | B0 v -> Y ^ | OAI31X4TR  | 0.220 |   0.803 |    1.051 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U77 | A ^ -> Y v  | INVX2TR    | 0.072 |   0.875 |    1.123 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U78 | B0 v -> Y v | AO22X1TR   | 0.192 |   1.067 |    1.315 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.067 |    1.315 | 
     | _r_REG692_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 423: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG532_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG532_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.071
= Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.414 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.624 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.763 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U99 | A1 v -> Y ^             | OAI31X4TR | 0.281 |   0.795 |    1.044 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | INVX2TR   | 0.081 |   0.877 |    1.125 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B0 v -> Y v             | AO22X1TR  | 0.194 |   1.071 |    1.319 | 
     | 7                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.071 |    1.319 | 
     | _r_REG532_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 424: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG510_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG510_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.070
= Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.414 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.624 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.763 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U99 | A1 v -> Y ^             | OAI31X4TR | 0.281 |   0.795 |    1.044 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | INVX2TR   | 0.081 |   0.877 |    1.125 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | B0 v -> Y v             | AO22X1TR  | 0.193 |   1.070 |    1.318 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.070 |    1.318 | 
     | _r_REG510_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 425: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG725_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG725_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.065
= Slack Time                    0.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.414 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.509 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.563 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.676 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.583 |    0.833 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U76 | B0 v -> Y ^ | OAI31X4TR  | 0.220 |   0.803 |    1.053 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U77 | A ^ -> Y v  | INVX2TR    | 0.072 |   0.875 |    1.125 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B0 v -> Y v | AO22X1TR   | 0.191 |   1.065 |    1.315 | 
     | 8                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.065 |    1.315 | 
     | _r_REG725_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 426: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG584_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG584_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.069
= Slack Time                    0.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.416 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.626 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.765 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U89 | A2 v -> Y ^             | OAI31X4TR | 0.288 |   0.802 |    1.052 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U90 | A ^ -> Y v              | INVX2TR   | 0.067 |   0.870 |    1.120 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B0 v -> Y v             | AO22X1TR  | 0.199 |   1.069 |    1.319 | 
     | 4                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.069 |    1.319 | 
     | _r_REG584_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 427: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG758_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG758_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.065
= Slack Time                    0.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.415 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.510 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.564 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.677 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.582 |    0.834 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U76 | B0 v -> Y ^ | OAI31X4TR  | 0.220 |   0.803 |    1.054 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U77 | A ^ -> Y v  | INVX2TR    | 0.072 |   0.875 |    1.126 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B0 v -> Y v | AO22X1TR   | 0.190 |   1.065 |    1.316 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.065 |    1.316 | 
     | _r_REG758_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 428: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG562_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG562_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.091
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.064
= Slack Time                    0.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.417 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.627 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.766 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U89 | A2 v -> Y ^             | OAI31X4TR | 0.288 |   0.802 |    1.053 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U90 | A ^ -> Y v              | INVX2TR   | 0.067 |   0.870 |    1.121 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B0 v -> Y v             | AO22X1TR  | 0.194 |   1.064 |    1.315 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.064 |    1.315 | 
     | _r_REG562_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 429: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG576_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG576_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.068
= Slack Time                    0.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.417 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.627 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.766 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U99 | A1 v -> Y ^             | OAI31X4TR | 0.281 |   0.795 |    1.046 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | INVX2TR   | 0.081 |   0.876 |    1.128 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B0 v -> Y v             | AO22X1TR  | 0.192 |   1.068 |    1.319 | 
     | 5                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.068 |    1.319 | 
     | _r_REG576_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 430: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG490_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG490_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.068
= Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.417 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.627 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.766 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U99 | A1 v -> Y ^             | OAI31X4TR | 0.281 |   0.795 |    1.047 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A ^ -> Y v              | INVX2TR   | 0.081 |   0.877 |    1.128 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B0 v -> Y v             | AO22X1TR  | 0.191 |   1.068 |    1.320 | 
     | 7                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.068 |    1.320 | 
     | _r_REG490_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 431: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG714_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG714_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.063
= Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.416 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.511 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.565 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.679 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.583 |    0.835 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U76 | B0 v -> Y ^ | OAI31X4TR  | 0.220 |   0.803 |    1.055 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U77 | A ^ -> Y v  | INVX2TR    | 0.072 |   0.875 |    1.127 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.189 |   1.063 |    1.316 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.063 |    1.316 | 
     | _r_REG714_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 432: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG681_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG681_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.063
= Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.416 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.511 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.565 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.679 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.583 |    0.835 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U76 | B0 v -> Y ^ | OAI31X4TR  | 0.220 |   0.803 |    1.056 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U77 | A ^ -> Y v  | INVX2TR    | 0.072 |   0.875 |    1.127 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U92 | B0 v -> Y v | AO22X1TR   | 0.189 |   1.063 |    1.316 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.063 |    1.316 | 
     | _r_REG681_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 433: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG223_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG223_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.058
= Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.523 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.167 |   0.436 |    0.689 | 
     | CEDFE_OFC81_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U96 | B ^ -> Y v              | NOR3X1TR   | 0.054 |   0.490 |    0.743 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U97 | A0 v -> Y ^             | OAI21X1TR  | 0.224 |   0.714 |    0.967 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | A0 ^ -> Y v             | OAI21X4TR  | 0.096 |   0.809 |    1.062 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | A v -> Y ^              | INVX2TR    | 0.121 |   0.931 |    1.184 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B0 ^ -> Y ^             | AO22X1TR   | 0.128 |   1.058 |    1.311 | 
     | 9                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.058 |    1.311 | 
     | _r_REG223_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 434: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG493_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG493_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.052
= Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.419 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.629 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C ^ -> Y v              | NOR3X1TR  | 0.073 |   0.449 |    0.702 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 v -> Y ^             | OAI21X1TR | 0.167 |   0.616 |    0.869 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 ^ -> Y v             | OAI31X4TR | 0.178 |   0.794 |    1.047 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U40 | A v -> Y ^              | INVX2TR   | 0.124 |   0.918 |    1.171 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B0 ^ -> Y ^             | AO22X1TR  | 0.134 |   1.052 |    1.305 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   1.052 |    1.305 | 
     | _r_REG493_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 435: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG470_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG470_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG474_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.043
= Slack Time                    0.253
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^        |            |       |   0.002 |    0.256 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^ -> Q v | DFFQX1TR   | 0.272 |   0.274 |    0.527 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | CLKBUFX2TR | 0.226 |   0.500 |    0.753 | 
     | 0/PLACEDFE_OFC16_n4                                |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR  | 0.447 |   0.946 |    1.199 | 
     | 0/U125                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI31X1TR  | 0.097 |   1.043 |    1.296 | 
     | 0/U126                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.043 |    1.297 | 
     | 0/clk_r_REG470_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 436: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG558_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG558_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.048
= Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.419 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.629 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C ^ -> Y v              | NOR3X1TR  | 0.073 |   0.449 |    0.702 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 v -> Y ^             | OAI21X1TR | 0.167 |   0.616 |    0.869 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 ^ -> Y v             | OAI31X4TR | 0.178 |   0.794 |    1.047 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U40 | A v -> Y ^              | INVX2TR   | 0.124 |   0.918 |    1.171 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B0 ^ -> Y ^             | AO22X1TR  | 0.130 |   1.048 |    1.301 | 
     | 4                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   1.048 |    1.301 | 
     | _r_REG558_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 437: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG736_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG736_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.062
= Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.418 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.513 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.567 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.681 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.583 |    0.837 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U76 | B0 v -> Y ^ | OAI31X4TR  | 0.220 |   0.803 |    1.057 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U77 | A ^ -> Y v  | INVX2TR    | 0.072 |   0.875 |    1.129 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B0 v -> Y v | AO22X1TR   | 0.188 |   1.062 |    1.317 | 
     | 9                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.062 |    1.317 | 
     | _r_REG736_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 438: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG167_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.099
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.059
= Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.422 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.497 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.566 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.057 |   0.368 |    0.623 | 
     | CEDFE_OFC71_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U58 | A v -> Y ^              | NOR2X2TR   | 0.331 |   0.699 |    0.954 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U56 | A0 ^ -> Y v             | AOI21X1TR  | 0.077 |   0.776 |    1.031 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U26 | A v -> Y v              | AND3X2TR   | 0.125 |   0.901 |    1.156 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U35 | C v -> Y ^              | NOR3X2TR   | 0.118 |   1.019 |    1.274 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | B ^ -> Y v              | NAND2X1TR  | 0.040 |   1.059 |    1.314 | 
     | 3                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   1.059 |    1.314 | 
     | _r_REG167_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 439: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG536_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG536_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.047
= Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.421 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.631 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C ^ -> Y v              | NOR3X1TR  | 0.073 |   0.449 |    0.704 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 v -> Y ^             | OAI21X1TR | 0.167 |   0.616 |    0.871 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 ^ -> Y v             | OAI31X4TR | 0.178 |   0.794 |    1.049 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U40 | A v -> Y ^              | INVX2TR   | 0.124 |   0.918 |    1.173 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B0 ^ -> Y ^             | AO22X1TR  | 0.129 |   1.047 |    1.303 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   1.047 |    1.303 | 
     | _r_REG536_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 440: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG190_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG190_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.056
= Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.525 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.167 |   0.436 |    0.692 | 
     | CEDFE_OFC81_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U96 | B ^ -> Y v              | NOR3X1TR   | 0.054 |   0.490 |    0.745 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U97 | A0 v -> Y ^             | OAI21X1TR  | 0.224 |   0.714 |    0.969 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | A0 ^ -> Y v             | OAI21X4TR  | 0.096 |   0.809 |    1.065 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | A v -> Y ^              | INVX2TR    | 0.121 |   0.931 |    1.186 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | B0 ^ -> Y ^             | AO22X1TR   | 0.125 |   1.056 |    1.311 | 
     | 3                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.056 |    1.311 | 
     | _r_REG190_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 441: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG514_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG514_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.046
= Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.422 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.632 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C ^ -> Y v              | NOR3X1TR  | 0.073 |   0.449 |    0.705 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 v -> Y ^             | OAI21X1TR | 0.167 |   0.616 |    0.872 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 ^ -> Y v             | OAI31X4TR | 0.178 |   0.794 |    1.050 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U40 | A v -> Y ^              | INVX2TR   | 0.124 |   0.918 |    1.174 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B0 ^ -> Y ^             | AO22X1TR  | 0.128 |   1.046 |    1.303 | 
     | 2                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   1.046 |    1.303 | 
     | _r_REG514_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 442: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG286_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG286_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  1.029
= Slack Time                    0.257
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.015 |    0.271 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.368 |   0.383 |    0.639 | 
     | _r_REG334_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | AOI32X1TR  | 0.399 |   0.782 |    1.039 | 
     | 6                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR    | 0.098 |   0.880 |    1.136 | 
     | 0/U5                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI211X1TR | 0.149 |   1.029 |    1.286 | 
     | 0/U113                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR   | 0.000 |   1.029 |    1.286 | 
     | 0/clk_r_REG286_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 443: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG212_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG212_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.054
= Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.527 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.167 |   0.436 |    0.694 | 
     | CEDFE_OFC81_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U96 | B ^ -> Y v              | NOR3X1TR   | 0.054 |   0.490 |    0.747 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U97 | A0 v -> Y ^             | OAI21X1TR  | 0.224 |   0.714 |    0.971 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | A0 ^ -> Y v             | OAI21X4TR  | 0.096 |   0.809 |    1.067 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | A v -> Y ^              | INVX2TR    | 0.121 |   0.931 |    1.188 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B0 ^ -> Y ^             | AO22X1TR   | 0.123 |   1.054 |    1.311 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.054 |    1.311 | 
     | _r_REG212_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 444: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG525_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG525_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.045
= Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.423 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.633 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C ^ -> Y v              | NOR3X1TR  | 0.073 |   0.449 |    0.706 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 v -> Y ^             | OAI21X1TR | 0.167 |   0.616 |    0.873 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 ^ -> Y v             | OAI31X4TR | 0.178 |   0.794 |    1.051 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U40 | A v -> Y ^              | INVX2TR   | 0.124 |   0.918 |    1.175 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | B0 ^ -> Y ^             | AO22X1TR  | 0.127 |   1.045 |    1.303 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   1.045 |    1.303 | 
     | _r_REG525_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 445: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG580_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG580_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.045
= Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.423 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.633 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C ^ -> Y v              | NOR3X1TR  | 0.073 |   0.449 |    0.707 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 v -> Y ^             | OAI21X1TR | 0.167 |   0.616 |    0.874 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 ^ -> Y v             | OAI31X4TR | 0.178 |   0.794 |    1.051 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U40 | A v -> Y ^              | INVX2TR   | 0.124 |   0.918 |    1.176 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B0 ^ -> Y ^             | AO22X1TR  | 0.127 |   1.045 |    1.303 | 
     | 8                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   1.045 |    1.303 | 
     | _r_REG580_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 446: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG118_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG118_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.111
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.046
= Slack Time                    0.258
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.013 |    0.271 | 
     | _r_REG167_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.380 |   0.394 |    0.652 | 
     | _r_REG167_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U69 | B0 v -> Y ^ | AOI32X1TR  | 0.396 |   0.790 |    1.048 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR    | 0.110 |   0.899 |    1.157 | 
     | 0/U6                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI211X1TR | 0.146 |   1.046 |    1.304 | 
     | 0/U119                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR   | 0.000 |   1.046 |    1.304 | 
     | 0/clk_r_REG118_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 447: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG719_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG719_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.057
= Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.422 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.517 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.571 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.684 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.583 |    0.841 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U54 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.797 |    1.055 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U4  | A ^ -> Y v  | INVX2TR    | 0.066 |   0.863 |    1.121 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B0 v -> Y v | AO22X1TR   | 0.194 |   1.057 |    1.315 | 
     | 2                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.057 |    1.315 | 
     | _r_REG719_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 448: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG638_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG638_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG642_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.123
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.280
- Arrival Time                  1.022
= Slack Time                    0.258
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^        |           |       |   0.004 |    0.262 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^ -> Q ^ | DFFQX1TR  | 0.541 |   0.544 |    0.803 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.237 |   0.781 |    1.040 | 
     | 0/U135                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI31X1TR | 0.240 |   1.022 |    1.280 | 
     | 0/U137                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.022 |    1.280 | 
     | 0/clk_r_REG638_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 449: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG529_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG529_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.058
= Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.424 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.634 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.773 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U89 | A2 v -> Y ^             | OAI31X4TR | 0.288 |   0.802 |    1.061 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U90 | A ^ -> Y v              | INVX2TR   | 0.067 |   0.870 |    1.128 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B0 v -> Y v             | AO22X1TR  | 0.189 |   1.058 |    1.317 | 
     | 4                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.058 |    1.317 | 
     | _r_REG529_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 450: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG573_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG573_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.060
= Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.425 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.634 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.773 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U89 | A2 v -> Y ^             | OAI31X4TR | 0.288 |   0.802 |    1.061 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U90 | A ^ -> Y v              | INVX2TR   | 0.067 |   0.870 |    1.128 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B0 v -> Y v             | AO22X1TR  | 0.191 |   1.060 |    1.319 | 
     | 2                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.060 |    1.319 | 
     | _r_REG573_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 451: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG551_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG551_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.060
= Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.425 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.635 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.774 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U89 | A2 v -> Y ^             | OAI31X4TR | 0.288 |   0.802 |    1.061 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U90 | A ^ -> Y v              | INVX2TR   | 0.067 |   0.870 |    1.129 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B0 v -> Y v             | AO22X1TR  | 0.191 |   1.060 |    1.319 | 
     | 8                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.060 |    1.319 | 
     | _r_REG551_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 452: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG488_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG488_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.060
= Slack Time                    0.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.425 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.635 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.774 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U89 | A2 v -> Y ^             | OAI31X4TR | 0.288 |   0.802 |    1.062 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U90 | A ^ -> Y v              | INVX2TR   | 0.067 |   0.870 |    1.129 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B0 v -> Y v             | AO22X1TR  | 0.190 |   1.060 |    1.320 | 
     | 5                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.060 |    1.320 | 
     | _r_REG488_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 453: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG547_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG547_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.045
= Slack Time                    0.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.426 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.636 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C ^ -> Y v              | NOR3X1TR  | 0.073 |   0.449 |    0.709 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 v -> Y ^             | OAI21X1TR | 0.167 |   0.616 |    0.876 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 ^ -> Y v             | OAI31X4TR | 0.178 |   0.794 |    1.054 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U40 | A v -> Y ^              | INVX2TR   | 0.124 |   0.918 |    1.178 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B0 ^ -> Y ^             | AO22X1TR  | 0.127 |   1.045 |    1.305 | 
     | 2                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   1.045 |    1.305 | 
     | _r_REG547_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 454: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG569_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG569_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.043
= Slack Time                    0.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.426 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.636 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C ^ -> Y v              | NOR3X1TR  | 0.073 |   0.449 |    0.709 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 v -> Y ^             | OAI21X1TR | 0.167 |   0.616 |    0.876 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 ^ -> Y v             | OAI31X4TR | 0.178 |   0.794 |    1.054 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U40 | A v -> Y ^              | INVX2TR   | 0.124 |   0.918 |    1.178 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B0 ^ -> Y ^             | AO22X1TR  | 0.125 |   1.043 |    1.303 | 
     | 6                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   1.043 |    1.303 | 
     | _r_REG569_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 455: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG591_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG591_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.045
= Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.426 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.636 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C ^ -> Y v              | NOR3X1TR  | 0.073 |   0.449 |    0.709 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 v -> Y ^             | OAI21X1TR | 0.167 |   0.616 |    0.877 | 
     | 9                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 ^ -> Y v             | OAI31X4TR | 0.178 |   0.794 |    1.054 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U40 | A v -> Y ^              | INVX2TR   | 0.124 |   0.918 |    1.179 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B0 ^ -> Y ^             | AO22X1TR  | 0.127 |   1.045 |    1.305 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   1.045 |    1.305 | 
     | _r_REG591_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 456: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG245_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG245_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.050
= Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.531 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.167 |   0.436 |    0.697 | 
     | CEDFE_OFC81_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U96 | B ^ -> Y v              | NOR3X1TR   | 0.054 |   0.490 |    0.751 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U97 | A0 v -> Y ^             | OAI21X1TR  | 0.224 |   0.714 |    0.975 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | A0 ^ -> Y v             | OAI21X4TR  | 0.096 |   0.809 |    1.070 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | A v -> Y ^              | INVX2TR    | 0.121 |   0.931 |    1.192 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B0 ^ -> Y ^             | AO22X1TR   | 0.119 |   1.050 |    1.311 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.050 |    1.311 | 
     | _r_REG245_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 457: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG540_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG540_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.059
= Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.427 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.637 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.776 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U89 | A2 v -> Y ^             | OAI31X4TR | 0.288 |   0.802 |    1.063 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U90 | A ^ -> Y v              | INVX2TR   | 0.067 |   0.870 |    1.131 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B0 v -> Y v             | AO22X1TR  | 0.189 |   1.059 |    1.320 | 
     | 6                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.059 |    1.320 | 
     | _r_REG540_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 458: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG234_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG234_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.047
= Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.170
     = Beginpoint Arrival Time            0.270
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.270 |    0.534 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.167 |   0.436 |    0.701 | 
     | CEDFE_OFC81_pe_in_pk_wrb_addr__2                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U96 | B ^ -> Y v              | NOR3X1TR   | 0.054 |   0.490 |    0.754 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U97 | A0 v -> Y ^             | OAI21X1TR  | 0.224 |   0.714 |    0.978 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | A0 ^ -> Y v             | OAI21X4TR  | 0.096 |   0.809 |    1.074 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | A v -> Y ^              | INVX2TR    | 0.121 |   0.931 |    1.195 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B0 ^ -> Y ^             | AO22X1TR   | 0.116 |   1.047 |    1.311 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   1.047 |    1.311 | 
     | _r_REG234_S1                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 459: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG507_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG507_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.056
= Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.430 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.640 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.779 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U89 | A2 v -> Y ^             | OAI31X4TR | 0.288 |   0.802 |    1.066 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U90 | A ^ -> Y v              | INVX2TR   | 0.067 |   0.870 |    1.134 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | B0 v -> Y v             | AO22X1TR  | 0.186 |   1.056 |    1.320 | 
     | 6                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.056 |    1.320 | 
     | _r_REG507_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 460: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG484_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG484_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG487_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  1.028
= Slack Time                    0.265
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^        |           |       |   0.002 |    0.267 | 
     | 7_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^ -> Q v | DFFQX1TR  | 0.359 |   0.362 |    0.626 | 
     | 7_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 v -> Y ^ | OAI21X1TR | 0.543 |   0.905 |    1.170 | 
     | 0/U96                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A2 ^ -> Y v | OAI32X1TR | 0.123 |   1.028 |    1.293 | 
     | 0/U68                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   1.028 |    1.293 | 
     | 0/clk_r_REG484_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 461: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG518_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG518_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.321
- Arrival Time                  1.055
= Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ ^ |           |       |   0.166 |    0.431 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A ^ -> Y ^              | BUFX3TR   | 0.210 |   0.376 |    0.641 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87 | B ^ -> Y v              | NAND3X1TR | 0.139 |   0.514 |    0.780 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U89 | A2 v -> Y ^             | OAI31X4TR | 0.288 |   0.802 |    1.068 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U90 | A ^ -> Y v              | INVX2TR   | 0.067 |   0.870 |    1.135 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U91 | B0 v -> Y v             | AO22X1TR  | 0.186 |   1.055 |    1.321 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   1.055 |    1.321 | 
     | _r_REG518_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 462: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG675_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG675_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.051
= Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.429 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.259 |    0.524 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.578 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.692 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.583 |    0.848 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U54 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.797 |    1.062 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U4  | A ^ -> Y v  | INVX2TR    | 0.066 |   0.863 |    1.129 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U86 | B0 v -> Y v | AO22X1TR   | 0.188 |   1.051 |    1.316 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.051 |    1.316 | 
     | _r_REG675_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 463: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG752_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG752_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.050
= Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.430 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.525 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.579 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.692 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.583 |    0.849 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U54 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.797 |    1.063 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U4  | A ^ -> Y v  | INVX2TR    | 0.066 |   0.863 |    1.129 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U95 | B0 v -> Y v | AO22X1TR   | 0.187 |   1.050 |    1.316 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.050 |    1.316 | 
     | _r_REG752_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 464: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG99_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG99_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.095
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.046
= Slack Time                    0.266
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |    0.280 | 
     | _r_REG167_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.380 |   0.394 |    0.660 | 
     | _r_REG167_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U71 | B0 v -> Y ^ | AOI32X1TR | 0.350 |   0.744 |    1.010 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.097 |   0.841 |    1.107 | 
     | 0/U4                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR | 0.144 |   0.985 |    1.251 | 
     | 0/U204                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR | 0.061 |   1.046 |    1.312 | 
     | 0/U205                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   1.046 |    1.313 | 
     | 0/clk_r_REG99_S2                                   |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 465: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG730_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG730_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.049
= Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.431 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.526 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.580 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.694 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.583 |    0.850 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U54 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.797 |    1.064 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U4  | A ^ -> Y v  | INVX2TR    | 0.066 |   0.863 |    1.131 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B0 v -> Y v | AO22X1TR   | 0.186 |   1.049 |    1.317 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.049 |    1.317 | 
     | _r_REG730_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 466: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG454_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG454_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  1.021
= Slack Time                    0.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.007 |    0.277 | 
     | _r_REG494_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.364 |   0.372 |    0.641 | 
     | _r_REG494_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U84 | B0 v -> Y ^ | AOI32X1TR  | 0.395 |   0.767 |    1.036 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR    | 0.113 |   0.880 |    1.149 | 
     | 0/U37                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI211X1TR | 0.141 |   1.021 |    1.290 | 
     | 0/U69                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR   | 0.000 |   1.021 |    1.290 | 
     | 0/clk_r_REG454_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 467: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG697_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG697_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.048
= Slack Time                    0.269
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.433 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.528 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.582 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.696 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.582 |    0.852 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U54 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.797 |    1.066 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U4  | A ^ -> Y v  | INVX2TR    | 0.066 |   0.863 |    1.132 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B0 v -> Y v | AO22X1TR   | 0.185 |   1.048 |    1.317 | 
     | 0                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.048 |    1.317 | 
     | _r_REG697_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 468: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG656_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG656_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.047
= Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.433 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.528 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.582 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.696 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.583 |    0.852 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U54 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.797 |    1.066 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U4  | A ^ -> Y v  | INVX2TR    | 0.066 |   0.863 |    1.133 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U15 | B0 v -> Y v | AO22X1TR   | 0.184 |   1.047 |    1.317 | 
     | 2                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.047 |    1.317 | 
     | _r_REG656_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 469: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG741_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG741_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.047
= Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.434 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.529 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.583 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.697 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.582 |    0.853 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U54 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.797 |    1.067 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U4  | A ^ -> Y v  | INVX2TR    | 0.066 |   0.863 |    1.133 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B0 v -> Y v | AO22X1TR   | 0.184 |   1.047 |    1.317 | 
     | 4                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.047 |    1.317 | 
     | _r_REG741_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 470: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG686_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG686_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.047
= Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.434 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.529 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.583 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.697 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.583 |    0.853 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U54 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.797 |    1.067 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U4  | A ^ -> Y v  | INVX2TR    | 0.066 |   0.863 |    1.133 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U56 | B0 v -> Y v | AO22X1TR   | 0.184 |   1.047 |    1.317 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.047 |    1.317 | 
     | _r_REG686_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 471: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG708_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG708_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.047
= Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.434 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.529 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A ^ -> Y v  | INVX2TR    | 0.054 |   0.313 |    0.583 | 
     | buff_mult_arr0/PLACEDFE_OFC58_reset                | A v -> Y ^  | CLKINVX2TR | 0.114 |   0.426 |    0.697 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.156 |   0.583 |    0.853 | 
     | CEDFE_OFC61_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U54 | B0 v -> Y ^ | OAI31X4TR  | 0.214 |   0.797 |    1.067 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U4  | A ^ -> Y v  | INVX2TR    | 0.066 |   0.863 |    1.134 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B0 v -> Y v | AO22X1TR   | 0.184 |   1.047 |    1.317 | 
     | 1                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.047 |    1.317 | 
     | _r_REG708_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 472: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG262_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG262_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.029
= Slack Time                    0.271
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |             |       |   0.015 |    0.286 | 
     | _r_REG334_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR    | 0.368 |   0.383 |    0.654 | 
     | _r_REG334_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U25 | A v -> Y ^  | INVX2TR     | 0.087 |   0.470 |    0.741 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U23 | B0 ^ -> Y v | OAI2BB1X1TR | 0.040 |   0.510 |    0.781 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U22 | A v -> Y ^  | NAND2X1TR   | 0.217 |   0.727 |    0.998 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR  | 0.109 |   0.836 |    1.107 | 
     | 0/U133                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR   | 0.136 |   0.973 |    1.244 | 
     | 0/U134                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR   | 0.057 |   1.029 |    1.300 | 
     | 0/U135                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   1.029 |    1.300 | 
     | 0/clk_r_REG262_S2                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 473: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG505_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG505_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.046
= Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     |                                                    | reset ^     |            |       |   0.164 |    0.436 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^  | BUFX16TR   | 0.095 |   0.258 |    0.531 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX2TR | 0.137 |   0.395 |    0.668 | 
     | CEDFE_OFC53_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v  | CLKBUFX2TR | 0.194 |   0.589 |    0.862 | 
     | CEDFE_OFC56_reset                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | OAI31X4TR  | 0.227 |   0.817 |    1.090 | 
     | 7                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v  | CLKINVX1TR | 0.045 |   0.861 |    1.134 | 
     | CEDFE_OFC100_n47                                   |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B0 v -> Y v | AO22X1TR   | 0.185 |   1.046 |    1.319 | 
     | 3                                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR   | 0.000 |   1.046 |    1.319 | 
     | _r_REG505_S1                                       |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 474: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG472_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG472_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG474_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  1.017
= Slack Time                    0.279
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^        |            |       |   0.002 |    0.281 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^ -> Q v | DFFQX1TR   | 0.272 |   0.274 |    0.553 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | CLKBUFX2TR | 0.226 |   0.500 |    0.779 | 
     | 0/PLACEDFE_OFC16_n4                                |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR  | 0.447 |   0.946 |    1.225 | 
     | 0/U125                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR   | 0.071 |   1.017 |    1.296 | 
     | 0/U221                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.017 |    1.296 | 
     | 0/clk_r_REG472_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 475: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG104_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG104_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.028
= Slack Time                    0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |             |       |   0.013 |    0.293 | 
     | _r_REG167_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR    | 0.380 |   0.394 |    0.674 | 
     | _r_REG167_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U24 | A v -> Y ^  | CLKINVX2TR  | 0.055 |   0.449 |    0.729 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U25 | B0 ^ -> Y v | OAI2BB1X1TR | 0.038 |   0.487 |    0.767 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U38 | A v -> Y ^  | NAND2X1TR   | 0.200 |   0.687 |    0.967 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR  | 0.124 |   0.811 |    1.091 | 
     | 0/U92                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR   | 0.143 |   0.954 |    1.234 | 
     | 0/U93                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR   | 0.074 |   1.028 |    1.308 | 
     | 0/U54                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   1.028 |    1.308 | 
     | 0/clk_r_REG104_S2                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 476: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG494_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.021
= Slack Time                    0.281
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |             |       |   0.131 |    0.412 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.113 |   0.244 |    0.525 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR    | 0.052 |   0.296 |    0.577 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR  | 0.065 |   0.361 |    0.642 | 
     | CEDFE_OFC70_pe_in_pk_rdb_addr__0                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U44 | B ^ -> Y v              | NOR2X4TR    | 0.054 |   0.415 |    0.696 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR  | 0.186 |   0.601 |    0.882 | 
     | CEDFE_OFC75_n29                                    |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U41 | A0 v -> Y ^             | AOI22X1TR   | 0.125 |   0.726 |    1.007 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U79 | B0 ^ -> Y v             | OAI2BB1X1TR | 0.051 |   0.777 |    1.058 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U47 | A v -> Y v              | OR2X2TR     | 0.108 |   0.885 |    1.166 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U72 | B v -> Y v              | AND2X4TR    | 0.083 |   0.968 |    1.249 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U80 | B v -> Y ^              | NAND2X1TR   | 0.052 |   1.020 |    1.301 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR    | 0.000 |   1.021 |    1.301 | 
     | _r_REG494_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 477: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG277_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG277_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.018
= Slack Time                    0.284
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |             |       |   0.015 |    0.298 | 
     | _r_REG334_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR    | 0.368 |   0.383 |    0.666 | 
     | _r_REG334_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U25 | A v -> Y ^  | INVX2TR     | 0.087 |   0.470 |    0.754 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U57 | B0 ^ -> Y v | OAI2BB1X1TR | 0.044 |   0.514 |    0.798 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U42 | A v -> Y ^  | NAND2X1TR   | 0.206 |   0.720 |    1.003 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR  | 0.103 |   0.823 |    1.106 | 
     | 0/U13                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR   | 0.134 |   0.957 |    1.240 | 
     | 0/U131                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR   | 0.061 |   1.018 |    1.302 | 
     | 0/U132                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   1.018 |    1.302 | 
     | 0/clk_r_REG277_S2                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 478: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG303_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG303_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG300_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.122
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.280
- Arrival Time                  0.992
= Slack Time                    0.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^        |           |       |   0.003 |    0.291 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^ -> Q ^ | DFFQX1TR  | 0.539 |   0.542 |    0.830 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.237 |   0.779 |    1.067 | 
     | 0/U129                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI31X1TR | 0.213 |   0.992 |    1.280 | 
     | 0/U130                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.992 |    1.280 | 
     | 0/clk_r_REG303_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 479: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG148_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG148_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG143_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.291
- Arrival Time                  1.000
= Slack Time                    0.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^        |           |       |   0.002 |    0.293 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^ -> Q ^ | DFFQX1TR  | 0.615 |   0.617 |    0.907 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.216 |   0.832 |    1.123 | 
     | 0/U83                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI31X1TR | 0.168 |   1.000 |    1.291 | 
     | 0/U85                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   1.000 |    1.291 | 
     | 0/clk_r_REG148_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 480: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG134_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG134_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG133_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.011
= Slack Time                    0.291
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | CK ^        |            |       |   0.002 |    0.293 | 
     | 3_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | CK ^ -> Q v | DFFQX1TR   | 0.292 |   0.294 |    0.586 | 
     | 3_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y v  | CLKBUFX2TR | 0.230 |   0.525 |    0.816 | 
     | 0/PLACEDFE_OFC18_n4                                |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR  | 0.412 |   0.937 |    1.228 | 
     | 0/U71                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR   | 0.075 |   1.011 |    1.303 | 
     | 0/U207                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.011 |    1.303 | 
     | 0/clk_r_REG134_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 481: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG581_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG581_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  1.025
= Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.130
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_wrb_addr__0_ v |             |       |   0.130 |    0.424 | 
     | buff_mult_arr0/PLACEDFE_OFC102_pe_in_pk_wrb_addr__ | A v -> Y v              | BUFX3TR     | 0.146 |   0.276 |    0.571 | 
     | 0                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U56 | C v -> Y ^              | NOR3X1TR    | 0.130 |   0.407 |    0.701 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | A0 ^ -> Y v             | OAI21X1TR   | 0.078 |   0.485 |    0.779 | 
     | 9                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A1 v -> Y ^             | OAI21X2TR   | 0.270 |   0.754 |    1.048 | 
     | 2                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | A ^ -> Y v              | INVX2TR     | 0.123 |   0.877 |    1.171 | 
     | 4                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | A0N v -> Y v            | AOI2BB2X1TR | 0.148 |   1.025 |    1.319 | 
     | 9                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR    | 0.000 |   1.025 |    1.319 | 
     | _r_REG581_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 482: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG630_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG630_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG671_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.287
- Arrival Time                  0.984
= Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |    0.308 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.467 |   0.472 |    0.776 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U45 | B0 ^ -> Y v | AOI32X4TR | 0.213 |   0.685 |    0.989 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR   | 0.120 |   0.805 |    1.109 | 
     | 0/U2                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B1 ^ -> Y v | AOI22X1TR | 0.067 |   0.873 |    1.176 | 
     | 0/U170                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 v -> Y ^ | OAI22X1TR | 0.111 |   0.984 |    1.287 | 
     | 0/U172                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.984 |    1.287 | 
     | 0/clk_r_REG630_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 483: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG652_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG652_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG655_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.985
= Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^        |           |       |   0.004 |    0.315 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^ -> Q v | DFFQX1TR  | 0.364 |   0.368 |    0.679 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 v -> Y ^ | OAI21X1TR | 0.493 |   0.861 |    1.173 | 
     | 0/U90                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A2 ^ -> Y v | OAI32X1TR | 0.124 |   0.985 |    1.297 | 
     | 0/U168                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.985 |    1.297 | 
     | 0/clk_r_REG652_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 484: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG109_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG109_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.096
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  1.004
= Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.013 |    0.327 | 
     | _r_REG167_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.380 |   0.394 |    0.707 | 
     | _r_REG167_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U67 | B0 v -> Y ^ | AOI32X1TR  | 0.286 |   0.679 |    0.993 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.099 |   0.778 |    1.092 | 
     | 0/U88                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR  | 0.160 |   0.938 |    1.251 | 
     | 0/U89                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR  | 0.066 |   1.004 |    1.318 | 
     | 0/U53                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   1.004 |    1.318 | 
     | 0/clk_r_REG109_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 485: MET Setup Check with Pin accumulation0/clk_r_REG61_S3/CK 
Endpoint:   accumulation0/clk_r_REG61_S3/D              (^) checked with  
leading edge of 'clk'
Beginpoint: adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.988
= Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                           |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+-----------+-------+---------+----------| 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4 | CK ^        |           |       |   0.008 |    0.322 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4 | CK ^ -> Q v | DFFQX4TR  | 0.296 |   0.303 |    0.618 | 
     | adder0/U65                                | A1 v -> Y ^ | OAI21X2TR | 0.120 |   0.424 |    0.738 | 
     | adder0/U23                                | A ^ -> Y v  | XNOR2X2TR | 0.057 |   0.480 |    0.795 | 
     | adder0/U78                                | A v -> Y v  | AND2X2TR  | 0.101 |   0.581 |    0.896 | 
     | accumulation0/U43                         | A v -> Y ^  | NOR2X1TR  | 0.108 |   0.689 |    1.003 | 
     | accumulation0/U64                         | A ^ -> Y v  | INVX1TR   | 0.037 |   0.726 |    1.040 | 
     | accumulation0/U13                         | A v -> Y ^  | NAND2X1TR | 0.053 |   0.779 |    1.093 | 
     | accumulation0/U65                         | B ^ -> Y ^  | XOR2X1TR  | 0.104 |   0.883 |    1.197 | 
     | accumulation0/U24                         | A ^ -> Y ^  | AND2X2TR  | 0.105 |   0.988 |    1.302 | 
     | accumulation0/clk_r_REG61_S3              | D ^         | DFFQX1TR  | 0.000 |   0.988 |    1.303 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 486: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG627_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG627_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG671_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.117
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  0.971
= Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |    0.320 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.467 |   0.472 |    0.787 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U52 | B0 ^ -> Y v | AOI32X4TR | 0.199 |   0.671 |    0.986 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR   | 0.093 |   0.764 |    1.079 | 
     | 0/U5                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI22X1TR | 0.072 |   0.836 |    1.151 | 
     | 0/U191                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.135 |   0.971 |    1.286 | 
     | 0/U192                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.971 |    1.286 | 
     | 0/clk_r_REG627_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 487: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG353_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG353_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: reset                                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  0.995
= Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     |                                                    | reset v      |             |       |   0.129 |    0.446 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v   | BUFX16TR    | 0.083 |   0.212 |    0.529 | 
     | buff_mult_arr0/PLACEDFE_OFC54_reset                | A v -> Y ^   | INVX2TR     | 0.073 |   0.285 |    0.602 | 
     | buff_mult_arr0/PLACEDFE_OFC57_reset                | A ^ -> Y v   | CLKINVX6TR  | 0.102 |   0.387 |    0.703 | 
     | buff_mult_arr0/PLACEDFE_OFC60_reset                | A v -> Y v   | BUFX8TR     | 0.116 |   0.503 |    0.819 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U96 | B v -> Y ^   | NOR2BX1TR   | 0.370 |   0.872 |    1.189 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U97 | A1N ^ -> Y ^ | OAI2BB1X1TR | 0.123 |   0.995 |    1.312 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^          | DFFQX1TR    | 0.000 |   0.995 |    1.312 | 
     | _r_REG353_S1                                       |              |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 488: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG628_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG628_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG671_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.118
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.285
- Arrival Time                  0.963
= Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |    0.327 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.467 |   0.472 |    0.795 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U51 | B0 ^ -> Y v | AOI32X4TR | 0.202 |   0.675 |    0.997 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR   | 0.099 |   0.774 |    1.096 | 
     | 0/U4                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI22X1TR | 0.054 |   0.828 |    1.150 | 
     | 0/U189                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.135 |   0.963 |    1.285 | 
     | 0/U190                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.963 |    1.285 | 
     | 0/clk_r_REG628_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 489: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG626_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG626_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG671_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.117
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  0.962
= Slack Time                    0.324
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.005 |    0.328 | 
     | _r_REG671_S2                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR   | 0.467 |   0.472 |    0.796 | 
     | _r_REG671_S2                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U50 | B0 ^ -> Y v | AOI32X4TR  | 0.200 |   0.672 |    0.996 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | CLKINVX2TR | 0.087 |   0.759 |    1.083 | 
     | 0/U141                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI22X1TR  | 0.064 |   0.823 |    1.147 | 
     | 0/U188                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR  | 0.139 |   0.962 |    1.286 | 
     | 0/U199                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR   | 0.000 |   0.962 |    1.286 | 
     | 0/clk_r_REG626_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 490: MET Setup Check with Pin buff_mult_arr0/clk_r_REG83_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG83_S1/D (^) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  0.983
= Slack Time                    0.327
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                     |            |            |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+---------+----------| 
     |                                     | reset v    |            |       |   0.129 |    0.456 | 
     | PLACEDFE_OFC50_reset                | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.539 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.763 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    1.046 | 
     | buff_mult_arr0/PLACEDFE_OFC59_reset | A v -> Y v | CLKBUFX2TR | 0.180 |   0.899 |    1.226 | 
     | buff_mult_arr0/U14                  | B v -> Y ^ | NOR2BX1TR  | 0.084 |   0.983 |    1.310 | 
     | buff_mult_arr0/clk_r_REG83_S1       | D ^        | DFFQX1TR   | 0.000 |   0.983 |    1.310 | 
     +--------------------------------------------------------------------------------------------+ 
Path 491: MET Setup Check with Pin buff_mult_arr0/clk_r_REG81_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG81_S1/D (^) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  0.982
= Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                     |            |            |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+---------+----------| 
     |                                     | reset v    |            |       |   0.129 |    0.457 | 
     | PLACEDFE_OFC50_reset                | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.540 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.764 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    1.047 | 
     | buff_mult_arr0/PLACEDFE_OFC59_reset | A v -> Y v | CLKBUFX2TR | 0.180 |   0.899 |    1.227 | 
     | buff_mult_arr0/U12                  | B v -> Y ^ | NOR2BX1TR  | 0.083 |   0.982 |    1.310 | 
     | buff_mult_arr0/clk_r_REG81_S1       | D ^        | DFFQX1TR   | 0.000 |   0.982 |    1.310 | 
     +--------------------------------------------------------------------------------------------+ 
Path 492: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG684_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG684_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  0.971
= Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.159
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.159 |    0.489 | 
     | buff_mult_arr0/PLACEDFE_OFC45_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | BUFX16TR   | 0.089 |   0.249 |    0.578 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.054 |   0.303 |    0.633 | 
     | CEDFE_OFC49_pe_in_pk_rdb_addr__1                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | B v -> Y ^              | NOR2X1TR   | 0.247 |   0.550 |    0.880 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.328 |   0.878 |    1.208 | 
     | CEDFE_OFC92_n58                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | B0 ^ -> Y v             | AOI22X1TR  | 0.093 |   0.971 |    1.301 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.971 |    1.301 | 
     | _r_REG684_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 493: MET Setup Check with Pin buff_mult_arr0/clk_r_REG79_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG79_S1/D (^) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  0.980
= Slack Time                    0.331
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                     |            |            |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+---------+----------| 
     |                                     | reset v    |            |       |   0.129 |    0.460 | 
     | PLACEDFE_OFC50_reset                | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.543 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.766 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    1.050 | 
     | buff_mult_arr0/PLACEDFE_OFC59_reset | A v -> Y v | CLKBUFX2TR | 0.180 |   0.899 |    1.230 | 
     | buff_mult_arr0/U10                  | B v -> Y ^ | NOR2BX1TR  | 0.080 |   0.980 |    1.310 | 
     | buff_mult_arr0/clk_r_REG79_S1       | D ^        | DFFQX1TR   | 0.000 |   0.980 |    1.310 | 
     +--------------------------------------------------------------------------------------------+ 
Path 494: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG130_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG130_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG120_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.969
= Slack Time                    0.331
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG12 | CK ^        |           |       |   0.001 |    0.332 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG12 | CK ^ -> Q v | DFFQX1TR  | 0.385 |   0.386 |    0.717 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 v -> Y ^ | OAI21X1TR | 0.473 |   0.859 |    1.190 | 
     | 0/U77                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A2 ^ -> Y v | OAI32X1TR | 0.110 |   0.969 |    1.300 | 
     | 0/U170                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.969 |    1.300 | 
     | 0/clk_r_REG130_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 495: MET Setup Check with Pin buff_mult_arr0/clk_r_REG82_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG82_S1/D (^) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  0.974
= Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                     |            |            |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+---------+----------| 
     |                                     | reset v    |            |       |   0.129 |    0.467 | 
     | PLACEDFE_OFC50_reset                | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.550 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.773 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    1.057 | 
     | buff_mult_arr0/PLACEDFE_OFC59_reset | A v -> Y v | CLKBUFX2TR | 0.180 |   0.899 |    1.237 | 
     | buff_mult_arr0/U13                  | B v -> Y ^ | NOR2BX1TR  | 0.075 |   0.974 |    1.311 | 
     | buff_mult_arr0/clk_r_REG82_S1       | D ^        | DFFQX1TR   | 0.000 |   0.974 |    1.311 | 
     +--------------------------------------------------------------------------------------------+ 
Path 496: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG460_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG460_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.097
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.965
= Slack Time                    0.339
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.007 |    0.347 | 
     | _r_REG494_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.364 |   0.372 |    0.711 | 
     | _r_REG494_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U85 | B0 v -> Y ^ | AOI32X4TR  | 0.272 |   0.644 |    0.983 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.740 |    1.080 | 
     | 0/U130                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI22X1TR  | 0.152 |   0.892 |    1.231 | 
     | 0/U197                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR  | 0.073 |   0.965 |    1.304 | 
     | 0/U36                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   0.965 |    1.304 | 
     | 0/clk_r_REG460_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 497: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG706_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG706_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.962
= Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.159
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.159 |    0.499 | 
     | buff_mult_arr0/PLACEDFE_OFC45_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | BUFX16TR   | 0.089 |   0.249 |    0.589 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.054 |   0.303 |    0.643 | 
     | CEDFE_OFC49_pe_in_pk_rdb_addr__1                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | B v -> Y ^              | NOR2X1TR   | 0.247 |   0.550 |    0.890 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.328 |   0.878 |    1.218 | 
     | CEDFE_OFC92_n58                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U21 | B0 ^ -> Y v             | AOI22X1TR  | 0.084 |   0.962 |    1.302 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.962 |    1.302 | 
     | _r_REG706_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 498: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG110_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG110_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG84_S1/Q             
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.121
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.284
- Arrival Time                  0.943
= Slack Time                    0.341
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG84 | CK ^        |             |       |   0.002 |    0.343 | 
     | _S1                                                |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG84 | CK ^ -> Q ^ | DFFQX1TR    | 0.378 |   0.379 |    0.720 | 
     | _S1                                                |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX1TR     | 0.080 |   0.459 |    0.800 | 
     | 0/U14                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR    | 0.292 |   0.751 |    1.092 | 
     | 0/U87                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B1 ^ -> Y v | AOI2BB2X1TR | 0.068 |   0.819 |    1.160 | 
     | 0/U190                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI21X1TR   | 0.124 |   0.943 |    1.284 | 
     | 0/U191                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.943 |    1.284 | 
     | 0/clk_r_REG110_S2                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 499: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG739_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG739_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.961
= Slack Time                    0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.159
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.159 |    0.501 | 
     | buff_mult_arr0/PLACEDFE_OFC45_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | BUFX16TR   | 0.089 |   0.249 |    0.591 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.054 |   0.303 |    0.645 | 
     | CEDFE_OFC49_pe_in_pk_rdb_addr__1                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | B v -> Y ^              | NOR2X1TR   | 0.247 |   0.550 |    0.892 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.328 |   0.878 |    1.220 | 
     | CEDFE_OFC92_n58                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | B0 ^ -> Y v             | AOI22X1TR  | 0.083 |   0.961 |    1.303 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.961 |    1.303 | 
     | _r_REG739_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 500: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG301_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG301_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG300_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  0.950
= Slack Time                    0.342
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^        |           |       |   0.003 |    0.345 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^ -> Q ^ | DFFQX1TR  | 0.539 |   0.542 |    0.884 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | NAND2X1TR | 0.048 |   0.590 |    0.932 | 
     | 0/U128                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI21X1TR | 0.268 |   0.858 |    1.200 | 
     | 0/U129                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR  | 0.092 |   0.950 |    1.292 | 
     | 0/U215                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.950 |    1.292 | 
     | 0/clk_r_REG301_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 501: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG144_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG144_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG143_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  0.963
= Slack Time                    0.343
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^        |           |       |   0.002 |    0.345 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^ -> Q ^ | DFFQX1TR  | 0.615 |   0.617 |    0.960 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | NAND2X1TR | 0.049 |   0.666 |    1.009 | 
     | 0/U82                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI21X1TR | 0.235 |   0.900 |    1.244 | 
     | 0/U83                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR  | 0.062 |   0.963 |    1.306 | 
     | 0/U193                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.963 |    1.306 | 
     | 0/clk_r_REG144_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 502: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG717_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG717_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.959
= Slack Time                    0.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.159
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.159 |    0.503 | 
     | buff_mult_arr0/PLACEDFE_OFC45_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | BUFX16TR   | 0.089 |   0.249 |    0.592 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.054 |   0.303 |    0.647 | 
     | CEDFE_OFC49_pe_in_pk_rdb_addr__1                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | B v -> Y ^              | NOR2X1TR   | 0.247 |   0.550 |    0.894 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.328 |   0.878 |    1.222 | 
     | CEDFE_OFC92_n58                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U21 | B0 ^ -> Y v             | AOI22X1TR  | 0.081 |   0.959 |    1.302 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.959 |    1.302 | 
     | _r_REG717_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 503: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG750_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG750_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.959
= Slack Time                    0.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.159
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.159 |    0.503 | 
     | buff_mult_arr0/PLACEDFE_OFC45_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | BUFX16TR   | 0.089 |   0.249 |    0.593 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.054 |   0.303 |    0.647 | 
     | CEDFE_OFC49_pe_in_pk_rdb_addr__1                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | B v -> Y ^              | NOR2X1TR   | 0.247 |   0.550 |    0.894 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.328 |   0.878 |    1.222 | 
     | CEDFE_OFC92_n58                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | B0 ^ -> Y v             | AOI22X1TR  | 0.082 |   0.959 |    1.303 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.959 |    1.303 | 
     | _r_REG750_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 504: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG761_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG761_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.959
= Slack Time                    0.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.159
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.159 |    0.504 | 
     | buff_mult_arr0/PLACEDFE_OFC45_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | BUFX16TR   | 0.089 |   0.249 |    0.594 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.054 |   0.303 |    0.648 | 
     | CEDFE_OFC49_pe_in_pk_rdb_addr__1                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | B v -> Y ^              | NOR2X1TR   | 0.247 |   0.550 |    0.895 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.328 |   0.878 |    1.223 | 
     | CEDFE_OFC92_n58                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | B0 ^ -> Y v             | AOI22X1TR  | 0.081 |   0.959 |    1.304 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.959 |    1.304 | 
     | _r_REG761_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 505: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG435_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG435_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.091
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  0.963
= Slack Time                    0.347
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.007 |    0.354 | 
     | _r_REG494_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.364 |   0.372 |    0.719 | 
     | _r_REG494_S1                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U85 | B0 v -> Y ^ | AOI32X4TR  | 0.272 |   0.644 |    0.991 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.097 |   0.740 |    1.087 | 
     | 0/U130                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR  | 0.163 |   0.904 |    1.251 | 
     | 0/U131                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR  | 0.059 |   0.963 |    1.310 | 
     | 0/U132                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   0.963 |    1.310 | 
     | 0/clk_r_REG435_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 506: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG434_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG434_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG481_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.287
- Arrival Time                  0.938
= Slack Time                    0.349
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |           |       |   0.001 |    0.351 | 
     | 0/clk_r_REG481_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.300 |   0.301 |    0.651 | 
     | 0/clk_r_REG481_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR  | 0.108 |   0.409 |    0.758 | 
     | 0/U104                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI21X1TR | 0.043 |   0.452 |    0.802 | 
     | 0/U105                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | XOR2X1TR  | 0.143 |   0.595 |    0.944 | 
     | 0/U107                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.028 |   0.623 |    0.972 | 
     | 0/U187                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 v -> Y ^ | OAI21X1TR | 0.102 |   0.725 |    1.074 | 
     | 0/U189                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y ^  | XNOR2X1TR | 0.109 |   0.833 |    1.183 | 
     | 0/U190                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y ^  | XNOR2X1TR | 0.105 |   0.938 |    1.287 | 
     | 0/U34                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.938 |    1.287 | 
     | 0/clk_r_REG434_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 507: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG640_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG640_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG642_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.949
= Slack Time                    0.350
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^        |           |       |   0.004 |    0.354 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^ -> Q ^ | DFFQX1TR  | 0.541 |   0.544 |    0.894 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | NAND2X1TR | 0.048 |   0.592 |    0.942 | 
     | 0/U134                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI21X1TR | 0.267 |   0.859 |    1.209 | 
     | 0/U135                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR  | 0.090 |   0.948 |    1.298 | 
     | 0/U214                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.949 |    1.298 | 
     | 0/clk_r_REG640_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 508: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG728_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG728_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.953
= Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.159
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.159 |    0.510 | 
     | buff_mult_arr0/PLACEDFE_OFC45_pe_in_pk_rdb_addr__1 | A ^ -> Y ^              | BUFX16TR   | 0.089 |   0.249 |    0.599 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.054 |   0.303 |    0.654 | 
     | CEDFE_OFC49_pe_in_pk_rdb_addr__1                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | B v -> Y ^              | NOR2X1TR   | 0.247 |   0.550 |    0.900 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.328 |   0.878 |    1.228 | 
     | CEDFE_OFC92_n58                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | B0 ^ -> Y v             | AOI22X1TR  | 0.075 |   0.953 |    1.303 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.953 |    1.303 | 
     | _r_REG728_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 509: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG439_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG439_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.289
- Arrival Time                  0.937
= Slack Time                    0.353
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |    0.360 | 
     | _r_REG494_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.364 |   0.372 |    0.724 | 
     | _r_REG494_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U83 | B0 v -> Y ^ | AOI32X1TR | 0.386 |   0.758 |    1.111 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | AOI22X1TR | 0.090 |   0.848 |    1.201 | 
     | 0/U218                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI21X1TR | 0.088 |   0.936 |    1.289 | 
     | 0/U219                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.937 |    1.289 | 
     | 0/clk_r_REG439_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 510: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG334_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.095
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.964
= Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |             |       |   0.166 |    0.522 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR     | 0.076 |   0.242 |    0.598 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U71 | A v -> Y ^              | NOR2X2TR    | 0.189 |   0.431 |    0.787 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | BUFX4TR     | 0.171 |   0.602 |    0.958 | 
     | CEDFE_OFC93_n67                                    |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U17 | A0 ^ -> Y v             | AOI22X2TR   | 0.051 |   0.654 |    1.009 | 
     | 1                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U17 | B0 v -> Y ^             | OAI2BB1X2TR | 0.061 |   0.715 |    1.070 | 
     | 2                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U17 | C0 ^ -> Y v             | AOI211X1TR  | 0.044 |   0.759 |    1.114 | 
     | 3                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U86 | AN v -> Y v             | NAND2BX4TR  | 0.104 |   0.863 |    1.219 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U53 | B v -> Y ^              | NOR2X4TR    | 0.066 |   0.929 |    1.285 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U63 | A ^ -> Y v              | NAND2X1TR   | 0.035 |   0.964 |    1.319 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR    | 0.000 |   0.964 |    1.319 | 
     | _r_REG334_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 511: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG258_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG258_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.097
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  0.958
= Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.525 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.601 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.670 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.057 |   0.368 |    0.727 | 
     | CEDFE_OFC71_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U58 | A v -> Y ^              | NOR2X2TR   | 0.331 |   0.699 |    1.058 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.200 |   0.899 |    1.258 | 
     | CEDFE_OFC116_n63                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U17 | A0 ^ -> Y v             | AOI22X1TR  | 0.059 |   0.958 |    1.317 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.958 |    1.317 | 
     | _r_REG258_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 512: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG119_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG119_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.117
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.288
- Arrival Time                  0.929
= Slack Time                    0.359
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |    0.372 | 
     | _r_REG167_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.380 |   0.394 |    0.753 | 
     | _r_REG167_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U66 | B0 v -> Y ^ | AOI32X1TR | 0.280 |   0.674 |    1.033 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX1TR   | 0.074 |   0.748 |    1.107 | 
     | 0/U62                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR | 0.181 |   0.929 |    1.288 | 
     | 0/U189                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.929 |    1.288 | 
     | 0/clk_r_REG119_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 513: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG486_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG486_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG487_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  0.938
= Slack Time                    0.361
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^        |           |       |   0.002 |    0.363 | 
     | 7_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^ -> Q v | DFFQX1TR  | 0.359 |   0.362 |    0.723 | 
     | 7_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 v -> Y ^ | OAI21X1TR | 0.543 |   0.905 |    1.266 | 
     | 0/U96                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | INVX1TR   | 0.033 |   0.938 |    1.299 | 
     | 0/U20                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.938 |    1.299 | 
     | 0/clk_r_REG486_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 514: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG604_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG604_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG671_S2/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  0.948
= Slack Time                    0.365
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.005 |    0.370 | 
     | _r_REG671_S2                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.380 |   0.385 |    0.751 | 
     | _r_REG671_S2                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U50 | B0 v -> Y ^ | AOI32X4TR  | 0.275 |   0.660 |    1.025 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.095 |   0.755 |    1.121 | 
     | 0/U141                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR  | 0.141 |   0.896 |    1.261 | 
     | 0/U142                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR  | 0.052 |   0.948 |    1.313 | 
     | 0/U143                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   0.948 |    1.313 | 
     | 0/clk_r_REG604_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 515: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG236_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG236_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.096
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  0.951
= Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.534 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.610 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.678 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.057 |   0.368 |    0.735 | 
     | CEDFE_OFC71_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U58 | A v -> Y ^              | NOR2X2TR   | 0.331 |   0.699 |    1.066 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.200 |   0.899 |    1.266 | 
     | CEDFE_OFC116_n63                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U19 | A0 ^ -> Y v             | AOI22X1TR  | 0.052 |   0.951 |    1.318 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.951 |    1.318 | 
     | _r_REG236_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 516: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG297_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG297_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG288_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.294
- Arrival Time                  0.926
= Slack Time                    0.368
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG28 | CK ^        |           |       |   0.002 |    0.370 | 
     | 8_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG28 | CK ^ -> Q v | DFFQX1TR  | 0.357 |   0.359 |    0.727 | 
     | 8_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 v -> Y ^ | OAI21X1TR | 0.442 |   0.802 |    1.169 | 
     | 0/U85                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A2 ^ -> Y v | OAI32X1TR | 0.124 |   0.926 |    1.294 | 
     | 0/U173                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.926 |    1.294 | 
     | 0/clk_r_REG297_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 517: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG225_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG225_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.095
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.950
= Slack Time                    0.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.535 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.611 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.680 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.057 |   0.368 |    0.737 | 
     | CEDFE_OFC71_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U58 | A v -> Y ^              | NOR2X2TR   | 0.331 |   0.699 |    1.068 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.200 |   0.899 |    1.268 | 
     | CEDFE_OFC116_n63                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U19 | A0 ^ -> Y v             | AOI22X1TR  | 0.051 |   0.950 |    1.319 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.950 |    1.319 | 
     | _r_REG225_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 518: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG214_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG214_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.095
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.949
= Slack Time                    0.370
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.537 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.612 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.681 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.057 |   0.368 |    0.738 | 
     | CEDFE_OFC71_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U58 | A v -> Y ^              | NOR2X2TR   | 0.331 |   0.699 |    1.069 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.200 |   0.899 |    1.269 | 
     | CEDFE_OFC116_n63                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U20 | A0 ^ -> Y v             | AOI22X1TR  | 0.050 |   0.949 |    1.319 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.949 |    1.319 | 
     | _r_REG214_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 519: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG247_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG247_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.095
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.946
= Slack Time                    0.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.540 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.616 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.684 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.057 |   0.368 |    0.741 | 
     | CEDFE_OFC71_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U58 | A v -> Y ^              | NOR2X2TR   | 0.331 |   0.699 |    1.072 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.200 |   0.899 |    1.272 | 
     | CEDFE_OFC116_n63                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | A0 ^ -> Y v             | AOI22X1TR  | 0.047 |   0.946 |    1.319 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.946 |    1.319 | 
     | _r_REG247_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 520: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG203_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG203_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.094
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  0.940
= Slack Time                    0.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.546 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.622 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.691 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.057 |   0.368 |    0.748 | 
     | CEDFE_OFC71_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U58 | A v -> Y ^              | NOR2X2TR   | 0.331 |   0.699 |    1.079 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.200 |   0.899 |    1.279 | 
     | CEDFE_OFC116_n63                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U20 | A0 ^ -> Y v             | AOI22X1TR  | 0.041 |   0.940 |    1.320 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.940 |    1.320 | 
     | _r_REG203_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 521: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG549_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG549_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.913
= Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.548 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.624 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.693 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U65 | A ^ -> Y ^              | OR2X2TR    | 0.081 |   0.392 |    0.773 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.037 |   0.429 |    0.810 | 
     | CEDFE_OFC117_n3                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR | 0.284 |   0.712 |    1.094 | 
     | CEDFE_OFC118_n3                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U22 | B0 v -> Y ^             | AOI22X1TR  | 0.201 |   0.913 |    1.295 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.913 |    1.295 | 
     | _r_REG549_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 522: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG619_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG619_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG671_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.912
= Slack Time                    0.386
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |    0.390 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.467 |   0.472 |    0.858 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U47 | B0 ^ -> Y v | AOI32X4TR | 0.197 |   0.669 |    1.055 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | INVX1TR   | 0.110 |   0.779 |    1.164 | 
     | 0/U63                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B1 ^ -> Y v | AOI22X1TR | 0.062 |   0.841 |    1.227 | 
     | 0/U193                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI21X1TR | 0.071 |   0.912 |    1.298 | 
     | 0/U194                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.912 |    1.298 | 
     | 0/clk_r_REG619_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 523: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG279_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG279_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG315_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  0.932
= Slack Time                    0.386
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^         |             |       |   0.014 |    0.400 | 
     | 0/clk_r_REG315_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q v  | DFFQX1TR    | 0.313 |   0.327 |    0.714 | 
     | 0/clk_r_REG315_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y v   | AND2X2TR    | 0.116 |   0.444 |    0.830 | 
     | 0/U94                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y v   | XOR2X1TR    | 0.099 |   0.542 |    0.928 | 
     | 0/U95                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A v -> Y v   | XOR2X1TR    | 0.109 |   0.651 |    1.037 | 
     | 0/U96                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0N v -> Y v | AOI2BB1X1TR | 0.139 |   0.790 |    1.176 | 
     | 0/U101                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y v  | AO21X1TR    | 0.142 |   0.932 |    1.318 | 
     | 0/U78                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v          | DFFQX1TR    | 0.000 |   0.932 |    1.318 | 
     | 0/clk_r_REG279_S3                                  |              |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 524: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG613_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG613_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG671_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.111
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  0.905
= Slack Time                    0.387
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |    0.392 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.467 |   0.472 |    0.859 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U52 | B0 ^ -> Y v | AOI32X4TR | 0.199 |   0.671 |    1.058 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR   | 0.093 |   0.764 |    1.151 | 
     | 0/U5                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B1 ^ -> Y v | AOI22X1TR | 0.064 |   0.828 |    1.215 | 
     | 0/U197                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI21X1TR | 0.077 |   0.905 |    1.292 | 
     | 0/U198                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.905 |    1.292 | 
     | 0/clk_r_REG613_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 525: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG621_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG621_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG671_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.294
- Arrival Time                  0.901
= Slack Time                    0.393
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |    0.398 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.467 |   0.472 |    0.866 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U49 | B0 ^ -> Y v | AOI32X4TR | 0.196 |   0.668 |    1.062 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR   | 0.096 |   0.765 |    1.158 | 
     | 0/U26                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B1 ^ -> Y v | AOI22X1TR | 0.062 |   0.827 |    1.220 | 
     | 0/U144                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI21X1TR | 0.074 |   0.901 |    1.294 | 
     | 0/U145                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.901 |    1.294 | 
     | 0/clk_r_REG621_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 526: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG131_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG131_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG120_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  0.909
= Slack Time                    0.396
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG12 | CK ^        |           |       |   0.001 |    0.398 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG12 | CK ^ -> Q v | DFFQX1TR  | 0.385 |   0.386 |    0.782 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 v -> Y ^ | OAI21X1TR | 0.473 |   0.859 |    1.256 | 
     | 0/U77                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX1TR   | 0.050 |   0.909 |    1.306 | 
     | 0/U15                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.909 |    1.306 | 
     | 0/clk_r_REG131_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 527: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG608_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG608_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG671_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  0.901
= Slack Time                    0.398
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |    0.403 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.467 |   0.472 |    0.870 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U51 | B0 ^ -> Y v | AOI32X4TR | 0.202 |   0.675 |    1.073 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR   | 0.099 |   0.774 |    1.172 | 
     | 0/U4                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B1 ^ -> Y v | AOI22X1TR | 0.061 |   0.835 |    1.233 | 
     | 0/U211                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI21X1TR | 0.067 |   0.901 |    1.299 | 
     | 0/U212                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.901 |    1.299 | 
     | 0/clk_r_REG608_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 528: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG751_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG751_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.119
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  0.887
= Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.529 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.643 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.695 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR | 0.054 |   0.350 |    0.749 | 
     | CEDFE_OFC72_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U31 | B ^ -> Y ^              | OR2X2TR    | 0.076 |   0.426 |    0.825 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX4TR | 0.101 |   0.527 |    0.926 | 
     | CEDFE_OFC73_n1                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR | 0.168 |   0.695 |    1.094 | 
     | CEDFE_OFC74_n1                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | B0 v -> Y ^             | AOI22X1TR  | 0.192 |   0.887 |    1.286 | 
     | 3                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.887 |    1.286 | 
     | _r_REG751_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 529: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG287_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG287_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  0.891
= Slack Time                    0.402
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.015 |    0.417 | 
     | _r_REG334_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.368 |   0.383 |    0.785 | 
     | _r_REG334_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | AOI32X1TR | 0.272 |   0.654 |    1.056 | 
     | 4                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | INVX1TR   | 0.083 |   0.737 |    1.139 | 
     | 0/U53                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR | 0.154 |   0.891 |    1.293 | 
     | 0/U199                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.891 |    1.293 | 
     | 0/clk_r_REG287_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 530: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG593_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG593_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.111
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.894
= Slack Time                    0.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.569 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.645 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.714 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U65 | A ^ -> Y ^              | OR2X2TR    | 0.081 |   0.392 |    0.794 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.037 |   0.429 |    0.831 | 
     | CEDFE_OFC117_n3                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR | 0.284 |   0.712 |    1.115 | 
     | CEDFE_OFC118_n3                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | B0 v -> Y ^             | AOI22X1TR  | 0.182 |   0.894 |    1.297 | 
     | 3                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.894 |    1.297 | 
     | _r_REG593_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 531: MET Setup Check with Pin accumulation0/clk_r_REG63_S3/CK 
Endpoint:   accumulation0/clk_r_REG63_S3/D              (^) checked with  
leading edge of 'clk'
Beginpoint: adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.899
= Slack Time                    0.405
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                           |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+-----------+-------+---------+----------| 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4 | CK ^        |           |       |   0.008 |    0.412 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4 | CK ^ -> Q v | DFFQX4TR  | 0.287 |   0.295 |    0.699 | 
     | adder0/U74                                | A v -> Y ^  | INVX2TR   | 0.034 |   0.329 |    0.734 | 
     | adder0/U75                                | A ^ -> Y v  | NAND2X1TR | 0.044 |   0.374 |    0.778 | 
     | adder0/U76                                | A v -> Y v  | XOR2X4TR  | 0.075 |   0.448 |    0.853 | 
     | adder0/U46                                | A v -> Y v  | AND2X4TR  | 0.080 |   0.528 |    0.933 | 
     | accumulation0/U36                         | A v -> Y ^  | NOR2X2TR  | 0.089 |   0.617 |    1.022 | 
     | accumulation0/U17                         | A ^ -> Y v  | INVX1TR   | 0.035 |   0.653 |    1.057 | 
     | accumulation0/U61                         | A v -> Y ^  | NAND2X1TR | 0.049 |   0.702 |    1.106 | 
     | accumulation0/U62                         | B ^ -> Y ^  | XNOR2X1TR | 0.099 |   0.800 |    1.205 | 
     | accumulation0/U5                          | A ^ -> Y ^  | AND2X2TR  | 0.098 |   0.898 |    1.303 | 
     | accumulation0/clk_r_REG63_S3              | D ^         | DFFQX1TR  | 0.000 |   0.899 |    1.303 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 532: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG600_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG600_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG629_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.911
= Slack Time                    0.407
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^         |             |       |   0.003 |    0.410 | 
     | 0/clk_r_REG629_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v  | DFFQX1TR    | 0.303 |   0.306 |    0.713 | 
     | 0/clk_r_REG629_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v   | AND2X2TR    | 0.111 |   0.417 |    0.824 | 
     | 0/U76                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v   | XOR2X1TR    | 0.090 |   0.507 |    0.915 | 
     | 0/U100                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y v   | XOR2X1TR    | 0.111 |   0.619 |    1.026 | 
     | 0/U101                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0N v -> Y v | AOI2BB1X1TR | 0.146 |   0.765 |    1.172 | 
     | 0/U105                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y v  | AO21X1TR    | 0.147 |   0.911 |    1.319 | 
     | 0/U64                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v          | DFFQX1TR    | 0.000 |   0.911 |    1.319 | 
     | 0/clk_r_REG600_S3                                  |              |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 533: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG560_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG560_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.890
= Slack Time                    0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.574 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.650 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.719 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U65 | A ^ -> Y ^              | OR2X2TR    | 0.081 |   0.392 |    0.800 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.037 |   0.429 |    0.837 | 
     | CEDFE_OFC117_n3                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR | 0.284 |   0.712 |    1.120 | 
     | CEDFE_OFC118_n3                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | B0 v -> Y ^             | AOI22X1TR  | 0.177 |   0.890 |    1.298 | 
     | 9                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.890 |    1.298 | 
     | _r_REG560_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 534: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG538_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG538_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.887
= Slack Time                    0.410
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.577 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.652 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.721 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U65 | A ^ -> Y ^              | OR2X2TR    | 0.081 |   0.392 |    0.802 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.037 |   0.429 |    0.839 | 
     | CEDFE_OFC117_n3                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR | 0.284 |   0.712 |    1.122 | 
     | CEDFE_OFC118_n3                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U22 | B0 v -> Y ^             | AOI22X1TR  | 0.175 |   0.887 |    1.297 | 
     | 3                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.887 |    1.297 | 
     | _r_REG538_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 535: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG582_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG582_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.111
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.294
- Arrival Time                  0.883
= Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.577 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.653 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.722 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U65 | A ^ -> Y ^              | OR2X2TR    | 0.081 |   0.392 |    0.803 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.037 |   0.429 |    0.840 | 
     | CEDFE_OFC117_n3                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR | 0.284 |   0.712 |    1.123 | 
     | CEDFE_OFC118_n3                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | B0 v -> Y ^             | AOI22X1TR  | 0.171 |   0.883 |    1.294 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.883 |    1.294 | 
     | _r_REG582_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 536: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG695_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG695_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  0.886
= Slack Time                    0.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.545 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.659 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.711 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | A v -> Y ^              | NOR2X2TR   | 0.283 |   0.579 |    0.993 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.239 |   0.818 |    1.233 | 
     | CEDFE_OFC95_n55                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U19 | A0 ^ -> Y v             | AOI22X1TR  | 0.068 |   0.886 |    1.301 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.886 |    1.301 | 
     | _r_REG695_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 537: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG111_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG111_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG148_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  0.900
= Slack Time                    0.416
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^         |             |       |   0.006 |    0.422 | 
     | 0/clk_r_REG148_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q v  | DFFQX1TR    | 0.292 |   0.298 |    0.714 | 
     | 0/clk_r_REG148_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y v   | AND2X2TR    | 0.108 |   0.406 |    0.822 | 
     | 0/U94                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y v   | XOR2X1TR    | 0.090 |   0.496 |    0.912 | 
     | 0/U95                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y v   | XOR2X1TR    | 0.110 |   0.606 |    1.022 | 
     | 0/U96                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0N v -> Y v | AOI2BB1X1TR | 0.145 |   0.751 |    1.167 | 
     | 0/U101                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y v  | AO21X1TR    | 0.149 |   0.900 |    1.316 | 
     | 0/U63                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v          | DFFQX1TR    | 0.000 |   0.900 |    1.316 | 
     | 0/clk_r_REG111_S3                                  |              |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 538: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG654_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG654_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG655_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.099
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.887
= Slack Time                    0.417
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^        |           |       |   0.004 |    0.421 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^ -> Q v | DFFQX1TR  | 0.364 |   0.368 |    0.785 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 v -> Y ^ | OAI21X1TR | 0.493 |   0.861 |    1.278 | 
     | 0/U90                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX1TR   | 0.026 |   0.887 |    1.304 | 
     | 0/U21                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.887 |    1.304 | 
     | 0/clk_r_REG654_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 539: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG269_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG269_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG311_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  0.878
= Slack Time                    0.418
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |          |       |   0.014 |    0.432 | 
     | 0/clk_r_REG311_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.314 |   0.328 |    0.746 | 
     | 0/clk_r_REG311_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR | 0.131 |   0.459 |    0.877 | 
     | 0/U82                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR | 0.124 |   0.583 |    1.001 | 
     | 0/U83                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR | 0.121 |   0.704 |    1.122 | 
     | 0/U84                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y v  | XOR2X1TR | 0.090 |   0.794 |    1.212 | 
     | 0/U14                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR | 0.084 |   0.878 |    1.296 | 
     | 0/U39                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.878 |    1.296 | 
     | 0/clk_r_REG269_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 540: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG571_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG571_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.877
= Slack Time                    0.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.587 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.663 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.732 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U65 | A ^ -> Y ^              | OR2X2TR    | 0.081 |   0.392 |    0.813 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.037 |   0.429 |    0.850 | 
     | CEDFE_OFC117_n3                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR | 0.284 |   0.712 |    1.133 | 
     | CEDFE_OFC118_n3                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | B0 v -> Y ^             | AOI22X1TR  | 0.165 |   0.877 |    1.298 | 
     | 7                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.877 |    1.298 | 
     | _r_REG571_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 541: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG431_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG431_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG461_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  0.890
= Slack Time                    0.423
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^         |             |       |   0.002 |    0.425 | 
     | 0/clk_r_REG461_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v  | DFFQX1TR    | 0.285 |   0.287 |    0.710 | 
     | 0/clk_r_REG461_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y v   | AND2X2TR    | 0.106 |   0.394 |    0.817 | 
     | 0/U26                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y v   | XOR2X1TR    | 0.092 |   0.486 |    0.909 | 
     | 0/U157                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v   | XOR2X1TR    | 0.120 |   0.606 |    1.029 | 
     | 0/U7                                               |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0N v -> Y v | AOI2BB1X1TR | 0.146 |   0.753 |    1.176 | 
     | 0/U160                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y v  | AO21X1TR    | 0.137 |   0.890 |    1.313 | 
     | 0/U70                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v          | DFFQX1TR    | 0.000 |   0.890 |    1.313 | 
     | 0/clk_r_REG431_S3                                  |              |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 542: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG516_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG516_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  0.872
= Slack Time                    0.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.590 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.666 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.735 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U65 | A ^ -> Y ^              | OR2X2TR    | 0.081 |   0.392 |    0.816 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.037 |   0.429 |    0.853 | 
     | CEDFE_OFC117_n3                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR | 0.284 |   0.712 |    1.136 | 
     | CEDFE_OFC118_n3                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | B0 v -> Y ^             | AOI22X1TR  | 0.160 |   0.872 |    1.296 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.872 |    1.296 | 
     | _r_REG516_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 543: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG268_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG268_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG311_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  0.889
= Slack Time                    0.424
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |           |       |   0.014 |    0.438 | 
     | 0/clk_r_REG311_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.314 |   0.328 |    0.752 | 
     | 0/clk_r_REG311_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR  | 0.131 |   0.459 |    0.883 | 
     | 0/U82                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR  | 0.124 |   0.583 |    1.007 | 
     | 0/U83                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR  | 0.121 |   0.704 |    1.128 | 
     | 0/U84                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR  | 0.137 |   0.841 |    1.266 | 
     | 0/U14                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y v  | NAND2X1TR | 0.048 |   0.889 |    1.313 | 
     | 0/U62                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.889 |    1.314 | 
     | 0/clk_r_REG268_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 544: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG527_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG527_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  0.870
= Slack Time                    0.426
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.593 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.668 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.737 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U65 | A ^ -> Y ^              | OR2X2TR    | 0.081 |   0.392 |    0.818 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR    | 0.037 |   0.429 |    0.855 | 
     | CEDFE_OFC117_n3                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR | 0.284 |   0.712 |    1.139 | 
     | CEDFE_OFC118_n3                                    |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U20 | B0 v -> Y ^             | AOI22X1TR  | 0.158 |   0.870 |    1.296 | 
     | 9                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.870 |    1.296 | 
     | _r_REG527_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 545: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG618_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG618_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG671_S2/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  0.889
= Slack Time                    0.429
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.005 |    0.434 | 
     | _r_REG671_S2                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR   | 0.380 |   0.385 |    0.814 | 
     | _r_REG671_S2                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U48 | B0 v -> Y ^ | AOI32X4TR  | 0.267 |   0.652 |    1.081 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.072 |   0.724 |    1.153 | 
     | 0/U173                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B1 v -> Y ^ | AOI22X1TR  | 0.122 |   0.846 |    1.274 | 
     | 0/U195                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR  | 0.044 |   0.889 |    1.318 | 
     | 0/U196                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   0.889 |    1.318 | 
     | 0/clk_r_REG618_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 546: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG599_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG599_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG671_S2/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.291
- Arrival Time                  0.862
= Slack Time                    0.429
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |    0.434 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.380 |   0.385 |    0.815 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U46 | B0 v -> Y ^ | AOI32X4TR | 0.273 |   0.659 |    1.088 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX1TR   | 0.059 |   0.718 |    1.147 | 
     | 0/U47                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI32X1TR | 0.144 |   0.862 |    1.291 | 
     | 0/U118                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.862 |    1.291 | 
     | 0/clk_r_REG599_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 547: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG257_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG257_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.098
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  0.886
= Slack Time                    0.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.561 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.674 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.726 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | A v -> Y ^              | NOR2X2TR   | 0.287 |   0.583 |    1.013 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.218 |   0.801 |    1.231 | 
     | CEDFE_OFC113_n61                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | A0 ^ -> Y v             | AOI22X1TR  | 0.085 |   0.886 |    1.316 | 
     | 3                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.886 |    1.316 | 
     | _r_REG257_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 548: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG623_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG623_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG671_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.099
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.870
= Slack Time                    0.434
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |            |       |   0.005 |    0.439 | 
     | _r_REG671_S2                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR   | 0.467 |   0.472 |    0.906 | 
     | _r_REG671_S2                                       |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U45 | B0 ^ -> Y v | AOI32X4TR  | 0.213 |   0.685 |    1.119 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR    | 0.120 |   0.805 |    1.239 | 
     | 0/U2                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | C0 ^ -> Y v | OAI211X1TR | 0.065 |   0.870 |    1.304 | 
     | 0/U23                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   0.870 |    1.304 | 
     | 0/clk_r_REG623_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 549: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG271_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG271_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG315_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.294
- Arrival Time                  0.858
= Slack Time                    0.437
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |             |       |   0.014 |    0.451 | 
     | 0/clk_r_REG315_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.313 |   0.327 |    0.764 | 
     | 0/clk_r_REG315_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR    | 0.116 |   0.444 |    0.880 | 
     | 0/U94                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.146 |   0.590 |    1.027 | 
     | 0/U146                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR    | 0.094 |   0.684 |    1.120 | 
     | 0/U150                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y v  | XOR2X1TR    | 0.081 |   0.765 |    1.202 | 
     | 0/U57                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR    | 0.092 |   0.858 |    1.294 | 
     | 0/U151                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.858 |    1.294 | 
     | 0/clk_r_REG271_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 550: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG685_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG685_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  0.850
= Slack Time                    0.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.570 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.684 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.736 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR | 0.054 |   0.350 |    0.790 | 
     | CEDFE_OFC72_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U31 | B ^ -> Y ^              | OR2X2TR    | 0.076 |   0.426 |    0.866 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX4TR | 0.101 |   0.527 |    0.967 | 
     | CEDFE_OFC73_n1                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR | 0.168 |   0.695 |    1.135 | 
     | CEDFE_OFC74_n1                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U19 | B0 v -> Y ^             | AOI22X1TR  | 0.155 |   0.850 |    1.290 | 
     | 9                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.850 |    1.290 | 
     | _r_REG685_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 551: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG278_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG278_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.111
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.852
= Slack Time                    0.443
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^         |             |       |   0.015 |    0.458 | 
     | _r_REG334_S1                                       |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^  | DFFQX1TR    | 0.433 |   0.448 |    0.891 | 
     | _r_REG334_S1                                       |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 ^ -> Y v  | AOI32X1TR   | 0.160 |   0.608 |    1.051 | 
     | 4                                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1N v -> Y v | AOI2BB2X1TR | 0.175 |   0.783 |    1.226 | 
     | 0/U32                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^  | OAI21X1TR   | 0.069 |   0.852 |    1.295 | 
     | 0/U200                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^          | DFFQX1TR    | 0.000 |   0.852 |    1.295 | 
     | 0/clk_r_REG278_S2                                  |              |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 552: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG298_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG298_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG288_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.854
= Slack Time                    0.443
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG28 | CK ^        |            |       |   0.002 |    0.446 | 
     | 8_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG28 | CK ^ -> Q v | DFFQX1TR   | 0.357 |   0.359 |    0.803 | 
     | 8_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 v -> Y ^ | OAI21X1TR  | 0.442 |   0.802 |    1.245 | 
     | 0/U85                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX1TR | 0.053 |   0.854 |    1.298 | 
     | 0/U64                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   0.854 |    1.298 | 
     | 0/clk_r_REG298_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 553: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG625_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG625_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG671_S2/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  0.849
= Slack Time                    0.446
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |    0.451 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.380 |   0.385 |    0.832 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U45 | B0 v -> Y ^ | AOI32X4TR | 0.299 |   0.684 |    1.131 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.090 |   0.775 |    1.221 | 
     | 0/U2                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | NOR2X1TR  | 0.074 |   0.849 |    1.296 | 
     | 0/U200                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.849 |    1.296 | 
     | 0/clk_r_REG625_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 554: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG762_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG762_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  0.845
= Slack Time                    0.447
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.577 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.690 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.742 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR | 0.054 |   0.350 |    0.797 | 
     | CEDFE_OFC72_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U31 | B ^ -> Y ^              | OR2X2TR    | 0.076 |   0.426 |    0.873 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX4TR | 0.101 |   0.527 |    0.974 | 
     | CEDFE_OFC73_n1                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR | 0.168 |   0.695 |    1.142 | 
     | CEDFE_OFC74_n1                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | B0 v -> Y ^             | AOI22X1TR  | 0.150 |   0.845 |    1.292 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.845 |    1.292 | 
     | _r_REG762_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 555: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG180_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG180_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.097
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  0.870
= Slack Time                    0.447
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.577 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.691 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.743 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | A v -> Y ^              | NOR2X2TR   | 0.287 |   0.583 |    1.030 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.218 |   0.801 |    1.247 | 
     | CEDFE_OFC113_n61                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U17 | A0 ^ -> Y v             | AOI22X1TR  | 0.069 |   0.870 |    1.317 | 
     | 7                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.870 |    1.317 | 
     | _r_REG180_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 556: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG740_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG740_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  0.838
= Slack Time                    0.455
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.586 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.699 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.751 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR | 0.054 |   0.350 |    0.805 | 
     | CEDFE_OFC72_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U31 | B ^ -> Y ^              | OR2X2TR    | 0.076 |   0.426 |    0.881 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX4TR | 0.101 |   0.527 |    0.982 | 
     | CEDFE_OFC73_n1                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR | 0.168 |   0.695 |    1.150 | 
     | CEDFE_OFC74_n1                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | B0 v -> Y ^             | AOI22X1TR  | 0.142 |   0.837 |    1.293 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.838 |    1.293 | 
     | _r_REG740_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 557: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG629_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG629_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG631_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.291
- Arrival Time                  0.835
= Slack Time                    0.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^        |           |       |   0.004 |    0.460 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^ -> Q ^ | DFFQX1TR  | 0.518 |   0.522 |    0.978 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.182 |   0.704 |    1.160 | 
     | 0/U96                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI31X1TR | 0.131 |   0.835 |    1.291 | 
     | 0/U99                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.835 |    1.291 | 
     | 0/clk_r_REG629_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 558: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG461_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG461_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG463_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  0.833
= Slack Time                    0.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG46 | CK ^        |           |       |   0.002 |    0.459 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG46 | CK ^ -> Q ^ | DFFQX1TR  | 0.520 |   0.522 |    0.978 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.182 |   0.704 |    1.161 | 
     | 0/U172                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI31X1TR | 0.129 |   0.833 |    1.290 | 
     | 0/U196                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.833 |    1.290 | 
     | 0/clk_r_REG461_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 559: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG224_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG224_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.095
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  0.861
= Slack Time                    0.458
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.588 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.702 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.754 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | A v -> Y ^              | NOR2X2TR   | 0.287 |   0.583 |    1.041 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.218 |   0.801 |    1.258 | 
     | CEDFE_OFC113_n61                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U20 | A0 ^ -> Y v             | AOI22X1TR  | 0.060 |   0.861 |    1.318 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.861 |    1.318 | 
     | _r_REG224_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 560: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_
REG151_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG151_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  0.834
= Slack Time                    0.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.588 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.671 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.895 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset                | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    1.178 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/U11         | B v -> Y ^ | NOR2BX1TR  | 0.114 |   0.834 |    1.293 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG15 | D ^        | DFFQX1TR   | 0.000 |   0.834 |    1.293 | 
     | 1_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 561: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_
REG318_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG318_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  0.833
= Slack Time                    0.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.589 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.672 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.896 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset                | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    1.179 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/U11         | B v -> Y ^ | NOR2BX1TR  | 0.114 |   0.833 |    1.293 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | D ^        | DFFQX1TR   | 0.000 |   0.833 |    1.293 | 
     | 8_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 562: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG729_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG729_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.294
- Arrival Time                  0.834
= Slack Time                    0.461
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.591 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.705 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.757 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR | 0.054 |   0.350 |    0.811 | 
     | CEDFE_OFC72_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U31 | B ^ -> Y ^              | OR2X2TR    | 0.076 |   0.426 |    0.887 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX4TR | 0.101 |   0.527 |    0.988 | 
     | CEDFE_OFC73_n1                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A v -> Y v              | CLKBUFX2TR | 0.168 |   0.695 |    1.156 | 
     | CEDFE_OFC74_n1                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | B0 v -> Y ^             | AOI22X1TR  | 0.138 |   0.834 |    1.294 | 
     | 7                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.834 |    1.294 | 
     | _r_REG729_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 563: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_
REG133_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG133_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  0.830
= Slack Time                    0.463
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.592 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.675 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.898 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset                | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    1.182 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/U7          | B v -> Y ^ | NOR2BX1TR  | 0.111 |   0.830 |    1.293 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | D ^        | DFFQX1TR   | 0.000 |   0.830 |    1.293 | 
     | 3_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 564: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG191_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG191_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.095
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.855
= Slack Time                    0.463
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.594 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.707 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.759 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | A v -> Y ^              | NOR2X2TR   | 0.287 |   0.583 |    1.046 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.218 |   0.801 |    1.264 | 
     | CEDFE_OFC113_n61                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U17 | A0 ^ -> Y v             | AOI22X1TR  | 0.055 |   0.855 |    1.319 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.855 |    1.319 | 
     | _r_REG191_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 565: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_
REG150_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG150_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  0.829
= Slack Time                    0.465
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.594 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.677 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.900 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset                | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    1.184 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/U10         | B v -> Y ^ | NOR2BX1TR  | 0.109 |   0.829 |    1.293 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG15 | D ^        | DFFQX1TR   | 0.000 |   0.829 |    1.293 | 
     | 0_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 566: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_
REG142_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG142_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  0.829
= Slack Time                    0.465
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.594 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.677 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.901 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset                | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    1.184 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/U8          | B v -> Y ^ | NOR2BX1TR  | 0.109 |   0.829 |    1.293 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | D ^        | DFFQX1TR   | 0.000 |   0.829 |    1.293 | 
     | 2_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 567: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_
REG143_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG143_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  0.829
= Slack Time                    0.465
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.594 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.677 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.901 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset                | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    1.184 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/U9          | B v -> Y ^ | NOR2BX1TR  | 0.109 |   0.829 |    1.293 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | D ^        | DFFQX1TR   | 0.000 |   0.829 |    1.293 | 
     | 3_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 568: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG246_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG246_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.095
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.853
= Slack Time                    0.466
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.596 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.710 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.762 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | A v -> Y ^              | NOR2X2TR   | 0.287 |   0.583 |    1.049 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.218 |   0.801 |    1.266 | 
     | CEDFE_OFC113_n61                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | A0 ^ -> Y v             | AOI22X1TR  | 0.052 |   0.853 |    1.319 | 
     | 9                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.853 |    1.319 | 
     | _r_REG246_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 569: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG270_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG270_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG315_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  0.848
= Slack Time                    0.467
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |             |       |   0.014 |    0.481 | 
     | 0/clk_r_REG315_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.313 |   0.327 |    0.794 | 
     | 0/clk_r_REG315_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR    | 0.116 |   0.444 |    0.910 | 
     | 0/U94                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.146 |   0.590 |    1.057 | 
     | 0/U146                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR    | 0.094 |   0.684 |    1.150 | 
     | 0/U150                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR    | 0.123 |   0.807 |    1.274 | 
     | 0/U57                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y v  | NAND2X1TR   | 0.041 |   0.848 |    1.315 | 
     | 0/U164                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.848 |    1.315 | 
     | 0/clk_r_REG270_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 570: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG202_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG202_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.095
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.852
= Slack Time                    0.467
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.598 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.711 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.763 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | A v -> Y ^              | NOR2X2TR   | 0.287 |   0.583 |    1.050 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.218 |   0.801 |    1.268 | 
     | CEDFE_OFC113_n61                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U21 | A0 ^ -> Y v             | AOI22X1TR  | 0.052 |   0.852 |    1.319 | 
     | 3                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.852 |    1.319 | 
     | _r_REG202_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 571: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_
REG317_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG317_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.294
- Arrival Time                  0.824
= Slack Time                    0.470
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.599 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.682 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.906 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset                | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    1.190 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/U10         | B v -> Y ^ | NOR2BX1TR  | 0.105 |   0.824 |    1.294 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | D ^        | DFFQX1TR   | 0.000 |   0.824 |    1.294 | 
     | 7_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 572: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG696_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG696_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.093
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  0.841
= Slack Time                    0.471
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.637 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.713 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.782 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.053 |   0.364 |    0.835 | 
     | CEDFE_OFC72_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U19 | A v -> Y ^              | NOR2X1TR   | 0.082 |   0.447 |    0.917 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | BUFX3TR    | 0.152 |   0.599 |    1.070 | 
     | CEDFE_OFC120_n60                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.184 |   0.783 |    1.254 | 
     | CEDFE_OFC121_n60                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U19 | A0 ^ -> Y v             | AOI22X1TR  | 0.058 |   0.841 |    1.311 | 
     | 7                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.841 |    1.311 | 
     | _r_REG696_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 573: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG235_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG235_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.094
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  0.847
= Slack Time                    0.473
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.603 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.716 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.768 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | A v -> Y ^              | NOR2X2TR   | 0.287 |   0.583 |    1.056 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.218 |   0.801 |    1.273 | 
     | CEDFE_OFC113_n61                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U19 | A0 ^ -> Y v             | AOI22X1TR  | 0.047 |   0.847 |    1.320 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.847 |    1.320 | 
     | _r_REG235_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 574: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG213_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG213_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.094
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  0.847
= Slack Time                    0.473
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.604 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.717 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.769 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | A v -> Y ^              | NOR2X2TR   | 0.287 |   0.583 |    1.056 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.218 |   0.801 |    1.274 | 
     | CEDFE_OFC113_n61                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U20 | A0 ^ -> Y v             | AOI22X1TR  | 0.046 |   0.847 |    1.320 | 
     | 7                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.847 |    1.320 | 
     | _r_REG213_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 575: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_
REG300_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG300_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.821
= Slack Time                    0.474
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.603 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.686 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.909 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset                | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    1.193 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/U7          | B v -> Y ^ | NOR2BX1TR  | 0.102 |   0.821 |    1.295 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | D ^        | DFFQX1TR   | 0.000 |   0.821 |    1.295 | 
     | 0_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 576: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_
REG299_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG299_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.819
= Slack Time                    0.476
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.605 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.688 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.912 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset                | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    1.195 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/U6          | B v -> Y ^ | NOR2BX1TR  | 0.100 |   0.819 |    1.295 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG29 | D ^        | DFFQX1TR   | 0.000 |   0.819 |    1.295 | 
     | 9_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 577: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_
REG261_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG261_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.819
= Slack Time                    0.476
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.606 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.688 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.912 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset                | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    1.196 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/U4          | B v -> Y ^ | NOR2BX1TR  | 0.099 |   0.819 |    1.295 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG26 | D ^        | DFFQX1TR   | 0.000 |   0.819 |    1.295 | 
     | 1_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 578: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG718_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG718_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.092
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  0.834
= Slack Time                    0.478
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.645 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.720 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.789 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.053 |   0.364 |    0.843 | 
     | CEDFE_OFC72_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U19 | A v -> Y ^              | NOR2X1TR   | 0.082 |   0.447 |    0.925 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | BUFX3TR    | 0.152 |   0.599 |    1.077 | 
     | CEDFE_OFC120_n60                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.184 |   0.783 |    1.261 | 
     | CEDFE_OFC121_n60                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | A0 ^ -> Y v             | AOI22X1TR  | 0.051 |   0.834 |    1.313 | 
     | 9                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.834 |    1.313 | 
     | _r_REG718_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 579: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG280_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG280_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG313_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  0.812
= Slack Time                    0.478
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |           |       |   0.014 |    0.492 | 
     | 0/clk_r_REG313_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.303 |   0.317 |    0.795 | 
     | 0/clk_r_REG313_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y ^  | OR2X2TR   | 0.104 |   0.420 |    0.898 | 
     | 0/U26                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | INVX1TR   | 0.040 |   0.460 |    0.939 | 
     | 0/U99                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI21X1TR | 0.142 |   0.603 |    1.081 | 
     | 0/U100                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR  | 0.113 |   0.716 |    1.194 | 
     | 0/U63                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y ^  | XNOR2X1TR | 0.096 |   0.812 |    1.290 | 
     | 0/U30                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.812 |    1.290 | 
     | 0/clk_r_REG280_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 580: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG707_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG707_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.092
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  0.832
= Slack Time                    0.480
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.647 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.722 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.791 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.053 |   0.364 |    0.845 | 
     | CEDFE_OFC72_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U19 | A v -> Y ^              | NOR2X1TR   | 0.082 |   0.447 |    0.927 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | BUFX3TR    | 0.152 |   0.599 |    1.079 | 
     | CEDFE_OFC120_n60                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | CLKBUFX2TR | 0.184 |   0.783 |    1.263 | 
     | CEDFE_OFC121_n60                                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U21 | A0 ^ -> Y v             | AOI22X1TR  | 0.049 |   0.832 |    1.313 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.832 |    1.313 | 
     | _r_REG707_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 581: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_
REG309_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG309_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  0.815
= Slack Time                    0.481
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.610 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.693 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.917 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset                | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    1.201 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/U8          | B v -> Y ^ | NOR2BX1TR  | 0.095 |   0.815 |    1.296 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | D ^        | DFFQX1TR   | 0.000 |   0.815 |    1.296 | 
     | 9_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 582: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_
REG310_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG310_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  0.815
= Slack Time                    0.481
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.610 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.693 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.917 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset                | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    1.201 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/U9          | B v -> Y ^ | NOR2BX1TR  | 0.095 |   0.815 |    1.296 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | D ^        | DFFQX1TR   | 0.000 |   0.815 |    1.296 | 
     | 0_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 583: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_
REG288_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG288_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  0.814
= Slack Time                    0.481
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.611 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.694 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    0.917 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset                | A v -> Y v | CLKBUFX2TR | 0.284 |   0.719 |    1.201 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/U5          | B v -> Y ^ | NOR2BX1TR  | 0.095 |   0.814 |    1.296 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG28 | D ^        | DFFQX1TR   | 0.000 |   0.814 |    1.296 | 
     | 8_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 584: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG456_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG456_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG463_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.096
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.823
= Slack Time                    0.482
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG46 | CK ^        |           |       |   0.002 |    0.484 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG46 | CK ^ -> Q ^ | DFFQX1TR  | 0.520 |   0.522 |    1.004 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | NAND2X1TR | 0.049 |   0.571 |    1.053 | 
     | 0/U171                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI21X1TR | 0.201 |   0.772 |    1.254 | 
     | 0/U172                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR  | 0.051 |   0.823 |    1.305 | 
     | 0/U208                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.823 |    1.305 | 
     | 0/clk_r_REG456_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 585: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG441_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG441_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG466_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.812
= Slack Time                    0.490
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |          |       |   0.001 |    0.491 | 
     | 0/clk_r_REG466_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR | 0.305 |   0.306 |    0.796 | 
     | 0/clk_r_REG466_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | XOR2X1TR | 0.096 |   0.402 |    0.892 | 
     | 0/U92                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | XOR2X1TR | 0.108 |   0.510 |    1.000 | 
     | 0/U93                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR | 0.103 |   0.613 |    1.103 | 
     | 0/U94                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR | 0.123 |   0.736 |    1.226 | 
     | 0/U41                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR | 0.076 |   0.812 |    1.302 | 
     | 0/U71                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.812 |    1.302 | 
     | 0/clk_r_REG441_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 586: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG610_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG610_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG625_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.811
= Slack Time                    0.492
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |          |       |   0.003 |    0.495 | 
     | 0/clk_r_REG625_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR | 0.317 |   0.319 |    0.812 | 
     | 0/clk_r_REG625_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR | 0.104 |   0.424 |    0.916 | 
     | 0/U68                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y v  | XOR2X1TR | 0.104 |   0.527 |    1.019 | 
     | 0/U39                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR | 0.101 |   0.628 |    1.121 | 
     | 0/U38                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR | 0.109 |   0.738 |    1.230 | 
     | 0/U69                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR | 0.073 |   0.811 |    1.303 | 
     | 0/U55                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.811 |    1.303 | 
     | 0/clk_r_REG610_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 587: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG440_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG440_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG466_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.810
= Slack Time                    0.492
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |           |       |   0.001 |    0.494 | 
     | 0/clk_r_REG466_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.305 |   0.306 |    0.798 | 
     | 0/clk_r_REG466_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | XOR2X1TR  | 0.096 |   0.402 |    0.894 | 
     | 0/U92                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | XOR2X1TR  | 0.108 |   0.510 |    1.002 | 
     | 0/U93                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR  | 0.103 |   0.613 |    1.105 | 
     | 0/U94                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR  | 0.123 |   0.736 |    1.228 | 
     | 0/U41                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NAND2X1TR | 0.074 |   0.810 |    1.303 | 
     | 0/U72                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.810 |    1.303 | 
     | 0/clk_r_REG440_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 588: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG612_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG612_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG629_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.808
= Slack Time                    0.496
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |             |       |   0.003 |    0.498 | 
     | 0/clk_r_REG629_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.303 |   0.306 |    0.801 | 
     | 0/clk_r_REG629_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR    | 0.111 |   0.417 |    0.912 | 
     | 0/U76                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.133 |   0.550 |    1.046 | 
     | 0/U152                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR    | 0.099 |   0.649 |    1.145 | 
     | 0/U156                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y v  | XOR2X1TR    | 0.084 |   0.733 |    1.229 | 
     | 0/U54                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR    | 0.074 |   0.808 |    1.303 | 
     | 0/U157                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.808 |    1.303 | 
     | 0/clk_r_REG612_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 589: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG611_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG611_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG629_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.806
= Slack Time                    0.498
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |             |       |   0.003 |    0.501 | 
     | 0/clk_r_REG629_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.303 |   0.306 |    0.803 | 
     | 0/clk_r_REG629_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR    | 0.111 |   0.417 |    0.914 | 
     | 0/U76                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.133 |   0.550 |    1.048 | 
     | 0/U152                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR    | 0.099 |   0.649 |    1.147 | 
     | 0/U156                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y v  | XOR2X1TR    | 0.084 |   0.733 |    1.231 | 
     | 0/U54                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y ^  | NAND2X1TR   | 0.072 |   0.806 |    1.303 | 
     | 0/U161                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.806 |    1.303 | 
     | 0/clk_r_REG611_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 590: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG114_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG114_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG148_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.122
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.284
- Arrival Time                  0.784
= Slack Time                    0.500
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |             |       |   0.006 |    0.507 | 
     | 0/clk_r_REG148_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.292 |   0.298 |    0.798 | 
     | 0/clk_r_REG148_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR    | 0.108 |   0.406 |    0.906 | 
     | 0/U94                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI21X1TR   | 0.051 |   0.457 |    0.957 | 
     | 0/U111                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI2BB1X1TR | 0.078 |   0.535 |    1.035 | 
     | 0/U112                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y v  | XOR2X1TR    | 0.102 |   0.637 |    1.138 | 
     | 0/U113                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y ^  | XOR2X1TR    | 0.146 |   0.783 |    1.284 | 
     | 0/U114                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.784 |    1.284 | 
     | 0/clk_r_REG114_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 591: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG609_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG609_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG625_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  0.817
= Slack Time                    0.505
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |           |       |   0.003 |    0.508 | 
     | 0/clk_r_REG625_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.329 |   0.331 |    0.836 | 
     | 0/clk_r_REG625_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR  | 0.112 |   0.443 |    0.948 | 
     | 0/U68                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR  | 0.099 |   0.543 |    1.047 | 
     | 0/U39                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR  | 0.109 |   0.651 |    1.156 | 
     | 0/U38                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR  | 0.126 |   0.777 |    1.282 | 
     | 0/U69                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y v  | NAND2X1TR | 0.039 |   0.817 |    1.322 | 
     | 0/U65                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.817 |    1.322 | 
     | 0/clk_r_REG609_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 592: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG315_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG315_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG310_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.797
= Slack Time                    0.505
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^        |           |       |   0.003 |    0.508 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^ -> Q ^ | DFFQX1TR  | 0.484 |   0.487 |    0.992 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.171 |   0.658 |    1.163 | 
     | 0/U66                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI31X1TR | 0.139 |   0.797 |    1.302 | 
     | 0/U65                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.797 |    1.302 | 
     | 0/clk_r_REG315_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 593: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG112_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG112_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG146_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.117
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.289
- Arrival Time                  0.779
= Slack Time                    0.511
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |           |       |   0.006 |    0.517 | 
     | 0/clk_r_REG146_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.276 |    0.787 | 
     | 0/clk_r_REG146_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y ^  | OR2X2TR   | 0.095 |   0.372 |    0.882 | 
     | 0/U99                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | INVX1TR   | 0.042 |   0.413 |    0.924 | 
     | 0/U100                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI21X1TR | 0.149 |   0.562 |    1.073 | 
     | 0/U5                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR  | 0.115 |   0.677 |    1.188 | 
     | 0/U1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y ^  | XNOR2X1TR | 0.101 |   0.779 |    1.289 | 
     | 0/U159                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.779 |    1.289 | 
     | 0/clk_r_REG112_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 594: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG101_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG101_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG144_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.787
= Slack Time                    0.515
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |          |       |   0.006 |    0.521 | 
     | 0/clk_r_REG144_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR | 0.297 |   0.303 |    0.818 | 
     | 0/clk_r_REG144_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR | 0.097 |   0.400 |    0.915 | 
     | 0/U74                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y v  | XOR2X1TR | 0.108 |   0.508 |    1.023 | 
     | 0/U75                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR | 0.103 |   0.611 |    1.126 | 
     | 0/U76                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR | 0.109 |   0.720 |    1.235 | 
     | 0/U31                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR | 0.067 |   0.787 |    1.302 | 
     | 0/U56                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.787 |    1.302 | 
     | 0/clk_r_REG101_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 595: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG102_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG102_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG148_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.783
= Slack Time                    0.517
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |             |       |   0.006 |    0.523 | 
     | 0/clk_r_REG148_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.292 |   0.298 |    0.814 | 
     | 0/clk_r_REG148_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR    | 0.108 |   0.406 |    0.923 | 
     | 0/U94                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.111 |   0.517 |    1.034 | 
     | 0/U152                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR    | 0.096 |   0.613 |    1.130 | 
     | 0/U156                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y v  | XOR2X1TR    | 0.085 |   0.698 |    1.215 | 
     | 0/U48                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR    | 0.085 |   0.783 |    1.300 | 
     | 0/U158                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.783 |    1.300 | 
     | 0/clk_r_REG102_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 596: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG100_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG100_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG144_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.782
= Slack Time                    0.521
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |           |       |   0.006 |    0.527 | 
     | 0/clk_r_REG144_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.297 |   0.303 |    0.824 | 
     | 0/clk_r_REG144_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR  | 0.097 |   0.400 |    0.921 | 
     | 0/U74                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y v  | XOR2X1TR  | 0.108 |   0.508 |    1.029 | 
     | 0/U75                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR  | 0.103 |   0.611 |    1.132 | 
     | 0/U76                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR  | 0.109 |   0.720 |    1.241 | 
     | 0/U31                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y ^  | NAND2X1TR | 0.062 |   0.782 |    1.303 | 
     | 0/U57                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.782 |    1.303 | 
     | 0/clk_r_REG100_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 597: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG311_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG311_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  0.787
= Slack Time                    0.522
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.015 |    0.537 | 
     | _r_REG334_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.368 |   0.383 |    0.905 | 
     | _r_REG334_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | AOI32X4TR | 0.267 |   0.650 |    1.172 | 
     | 3                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR   | 0.069 |   0.719 |    1.241 | 
     | 0/U3                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A v -> Y ^  | NOR2X1TR  | 0.067 |   0.787 |    1.309 | 
     | 0/U202                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.787 |    1.309 | 
     | 0/clk_r_REG311_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 598: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG442_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG442_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG461_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  0.790
= Slack Time                    0.528
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |             |       |   0.002 |    0.529 | 
     | 0/clk_r_REG461_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.285 |   0.287 |    0.815 | 
     | 0/clk_r_REG461_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR    | 0.106 |   0.394 |    0.921 | 
     | 0/U26                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.124 |   0.518 |    1.045 | 
     | 0/U64                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR    | 0.096 |   0.613 |    1.141 | 
     | 0/U42                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR    | 0.134 |   0.748 |    1.275 | 
     | 0/U83                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR    | 0.042 |   0.790 |    1.317 | 
     | 0/U150                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.790 |    1.317 | 
     | 0/clk_r_REG442_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 599: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG443_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG443_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG461_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.790
= Slack Time                    0.529
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |             |       |   0.002 |    0.531 | 
     | 0/clk_r_REG461_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.285 |   0.287 |    0.816 | 
     | 0/clk_r_REG461_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR    | 0.106 |   0.394 |    0.922 | 
     | 0/U26                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.124 |   0.518 |    1.046 | 
     | 0/U64                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR    | 0.096 |   0.613 |    1.142 | 
     | 0/U42                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR    | 0.134 |   0.748 |    1.276 | 
     | 0/U83                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | NAND2X1TR   | 0.042 |   0.790 |    1.319 | 
     | 0/U149                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.790 |    1.319 | 
     | 0/clk_r_REG443_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 600: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG426_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG426_S1/
D (^) checked with  leading edge of 'clk'
Beginpoint: reset                                                               
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.127
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.274
- Arrival Time                  0.743
= Slack Time                    0.531
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset ^    |            |       |   0.164 |    0.695 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^ | BUFX16TR   | 0.095 |   0.258 |    0.790 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A ^ -> Y ^ | CLKBUFX2TR | 0.227 |   0.485 |    1.016 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset                | A ^ -> Y ^ | CLKBUFX2TR | 0.257 |   0.742 |    1.274 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^        | DFFQX1TR   | 0.000 |   0.743 |    1.274 | 
     | 0/clk_r_REG426_S1                                  |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 601: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG103_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG103_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG148_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.768
= Slack Time                    0.533
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |             |       |   0.006 |    0.540 | 
     | 0/clk_r_REG148_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.292 |   0.298 |    0.831 | 
     | 0/clk_r_REG148_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR    | 0.108 |   0.406 |    0.939 | 
     | 0/U94                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.111 |   0.517 |    1.050 | 
     | 0/U152                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR    | 0.096 |   0.613 |    1.147 | 
     | 0/U156                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y v  | XOR2X1TR    | 0.085 |   0.698 |    1.231 | 
     | 0/U48                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y ^  | NAND2X1TR   | 0.070 |   0.768 |    1.302 | 
     | 0/U157                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.768 |    1.302 | 
     | 0/clk_r_REG103_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 602: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG539_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG539_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.119
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.289
- Arrival Time                  0.754
= Slack Time                    0.534
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.665 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.778 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.830 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR | 0.065 |   0.361 |    0.896 | 
     | CEDFE_OFC70_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U39 | A ^ -> Y ^              | OR2X2TR    | 0.086 |   0.447 |    0.981 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.108 |   0.554 |    1.089 | 
     | CEDFE_OFC88_n2                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U22 | A0 v -> Y ^             | AOI22X1TR  | 0.200 |   0.754 |    1.288 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.754 |    1.289 | 
     | _r_REG539_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 603: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG282_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG282_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG315_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.758
= Slack Time                    0.545
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |             |       |   0.014 |    0.559 | 
     | 0/clk_r_REG315_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.320 |   0.334 |    0.879 | 
     | 0/clk_r_REG315_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y ^  | AND2X2TR    | 0.108 |   0.443 |    0.988 | 
     | 0/U94                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR   | 0.040 |   0.483 |    1.028 | 
     | 0/U37                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.093 |   0.576 |    1.121 | 
     | 0/U36                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR    | 0.081 |   0.657 |    1.202 | 
     | 0/U108                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR    | 0.101 |   0.758 |    1.303 | 
     | 0/U109                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.758 |    1.303 | 
     | 0/clk_r_REG282_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 604: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG601_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG601_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG629_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  0.746
= Slack Time                    0.547
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |           |       |   0.003 |    0.549 | 
     | 0/clk_r_REG629_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.303 |   0.306 |    0.852 | 
     | 0/clk_r_REG629_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR  | 0.111 |   0.417 |    0.963 | 
     | 0/U76                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR  | 0.090 |   0.507 |    1.054 | 
     | 0/U100                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | XOR2X1TR  | 0.119 |   0.626 |    1.173 | 
     | 0/U101                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y ^  | XNOR2X1TR | 0.120 |   0.746 |    1.292 | 
     | 0/U162                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.746 |    1.293 | 
     | 0/clk_r_REG601_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 605: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG594_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG594_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.121
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.285
- Arrival Time                  0.738
= Slack Time                    0.547
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.678 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.791 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.843 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR | 0.065 |   0.361 |    0.908 | 
     | CEDFE_OFC70_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U39 | A ^ -> Y ^              | OR2X2TR    | 0.086 |   0.447 |    0.994 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.108 |   0.554 |    1.101 | 
     | CEDFE_OFC88_n2                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A0 v -> Y ^             | AOI22X1TR  | 0.183 |   0.738 |    1.285 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.738 |    1.285 | 
     | _r_REG594_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 606: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG528_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG528_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.123
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.285
- Arrival Time                  0.733
= Slack Time                    0.552
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.682 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.796 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.848 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR | 0.065 |   0.361 |    0.913 | 
     | CEDFE_OFC70_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U39 | A ^ -> Y ^              | OR2X2TR    | 0.086 |   0.447 |    0.998 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.108 |   0.554 |    1.106 | 
     | CEDFE_OFC88_n2                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U20 | A0 v -> Y ^             | AOI22X1TR  | 0.179 |   0.733 |    1.284 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.733 |    1.285 | 
     | _r_REG528_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 607: MET Setup Check with Pin accumulation0/clk_r_REG53_S3/CK 
Endpoint:   accumulation0/clk_r_REG53_S3/D (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG54_S2/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.751
= Slack Time                    0.553
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | accumulation0/clk_r_REG54_S2 | CK ^        |           |       |   0.005 |    0.558 | 
     | accumulation0/clk_r_REG54_S2 | CK ^ -> Q v | DFFQX1TR  | 0.310 |   0.316 |    0.868 | 
     | accumulation0/U35            | B v -> Y ^  | NOR2X1TR  | 0.152 |   0.468 |    1.021 | 
     | accumulation0/U23            | A ^ -> Y v  | INVX1TR   | 0.038 |   0.506 |    1.058 | 
     | accumulation0/U68            | A v -> Y ^  | NAND2X1TR | 0.055 |   0.561 |    1.114 | 
     | accumulation0/U69            | B ^ -> Y ^  | XNOR2X1TR | 0.094 |   0.655 |    1.208 | 
     | accumulation0/U22            | A ^ -> Y ^  | AND2X2TR  | 0.095 |   0.751 |    1.303 | 
     | accumulation0/clk_r_REG53_S3 | D ^         | DFFQX1TR  | 0.000 |   0.751 |    1.303 | 
     +-------------------------------------------------------------------------------------+ 
Path 608: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG432_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG432_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG461_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.000
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.287
- Arrival Time                  0.734
= Slack Time                    0.553
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |           |       |   0.002 |    0.555 | 
     | 0/clk_r_REG461_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.285 |   0.287 |    0.840 | 
     | 0/clk_r_REG461_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR  | 0.106 |   0.394 |    0.947 | 
     | 0/U26                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR  | 0.092 |   0.486 |    1.039 | 
     | 0/U157                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | XOR2X1TR  | 0.139 |   0.625 |    1.178 | 
     | 0/U7                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y ^  | XNOR2X1TR | 0.108 |   0.734 |    1.287 | 
     | 0/U18                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.734 |    1.287 | 
     | 0/clk_r_REG432_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 609: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG274_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG274_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG326_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  0.739
= Slack Time                    0.554
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |           |       |   0.002 |    0.556 | 
     | 0/clk_r_REG326_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.290 |   0.292 |    0.846 | 
     | 0/clk_r_REG326_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI21X1TR | 0.083 |   0.375 |    0.929 | 
     | 0/U111                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 ^ -> Y ^ | OA21XLTR  | 0.209 |   0.584 |    1.138 | 
     | 0/U15                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR  | 0.053 |   0.638 |    1.192 | 
     | 0/U2                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | C v -> Y ^  | NOR3X1TR  | 0.101 |   0.739 |    1.293 | 
     | 0/U160                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.739 |    1.293 | 
     | 0/clk_r_REG274_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 610: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG192_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG192_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  0.756
= Slack Time                    0.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.721 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.797 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.866 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.057 |   0.368 |    0.923 | 
     | CEDFE_OFC71_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U45 | B v -> Y v              | OR2X2TR    | 0.139 |   0.507 |    1.062 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A v -> Y ^              | INVX2TR    | 0.174 |   0.682 |    1.237 | 
     | CEDFE_OFC97_n3                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | B0 ^ -> Y v             | AOI22X1TR  | 0.074 |   0.756 |    1.311 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.756 |    1.311 | 
     | _r_REG192_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 611: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG181_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG181_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  0.754
= Slack Time                    0.556
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.723 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.798 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.867 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.057 |   0.368 |    0.924 | 
     | CEDFE_OFC71_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U45 | B v -> Y v              | OR2X2TR    | 0.139 |   0.507 |    1.064 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLA | A v -> Y ^              | INVX2TR    | 0.174 |   0.682 |    1.238 | 
     | CEDFE_OFC97_n3                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U17 | B0 ^ -> Y v             | AOI22X1TR  | 0.073 |   0.754 |    1.311 | 
     | 2                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.754 |    1.311 | 
     | _r_REG181_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 612: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG380_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG380_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.741
= Slack Time                    0.561
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.727 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.803 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.872 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U70 | A ^ -> Y ^              | OR2X2TR    | 0.091 |   0.402 |    0.962 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.157 |   0.558 |    1.119 | 
     | CEDFE_OFC77_n3                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | B0 v -> Y ^             | AOI22X1TR  | 0.183 |   0.741 |    1.302 | 
     | 7                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.741 |    1.302 | 
     | _r_REG380_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 613: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG583_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG583_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.743
= Slack Time                    0.562
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.728 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.804 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.873 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.064 |   0.375 |    0.937 | 
     | CEDFE_OFC70_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U39 | A v -> Y v              | OR2X2TR    | 0.121 |   0.496 |    1.058 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y ^              | INVX2TR    | 0.156 |   0.653 |    1.214 | 
     | CEDFE_OFC87_n2                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A0 ^ -> Y v             | AOI22X1TR  | 0.090 |   0.743 |    1.305 | 
     | 4                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR   | 0.000 |   0.743 |    1.305 | 
     | _r_REG583_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 614: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG602_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG602_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG629_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.289
- Arrival Time                  0.727
= Slack Time                    0.562
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |             |       |   0.003 |    0.565 | 
     | 0/clk_r_REG629_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.303 |   0.306 |    0.868 | 
     | 0/clk_r_REG629_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR    | 0.111 |   0.417 |    0.979 | 
     | 0/U76                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI21X1TR   | 0.049 |   0.466 |    1.028 | 
     | 0/U77                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI2BB1X1TR | 0.069 |   0.535 |    1.097 | 
     | 0/U78                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y v  | XOR2X1TR    | 0.097 |   0.632 |    1.194 | 
     | 0/U112                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y ^  | XOR2X1TR    | 0.095 |   0.727 |    1.289 | 
     | 0/U113                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.727 |    1.289 | 
     | 0/clk_r_REG602_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 615: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG433_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG433_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG481_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  0.709
= Slack Time                    0.577
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |           |       |   0.001 |    0.579 | 
     | 0/clk_r_REG481_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.300 |   0.301 |    0.879 | 
     | 0/clk_r_REG481_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR  | 0.108 |   0.409 |    0.986 | 
     | 0/U104                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI21X1TR | 0.043 |   0.452 |    1.030 | 
     | 0/U105                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | XOR2X1TR  | 0.143 |   0.595 |    1.172 | 
     | 0/U107                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR  | 0.114 |   0.709 |    1.286 | 
     | 0/U112                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.709 |    1.286 | 
     | 0/clk_r_REG433_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 616: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG550_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG550_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.120
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.287
- Arrival Time                  0.708
= Slack Time                    0.579
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.710 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.823 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.875 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR | 0.065 |   0.361 |    0.940 | 
     | CEDFE_OFC70_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U39 | A ^ -> Y ^              | OR2X2TR    | 0.086 |   0.447 |    1.026 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.108 |   0.554 |    1.133 | 
     | CEDFE_OFC88_n2                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U22 | A0 v -> Y ^             | AOI22X1TR  | 0.153 |   0.708 |    1.287 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.708 |    1.287 | 
     | _r_REG550_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 617: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG448_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG448_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG495_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.717
= Slack Time                    0.581
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |           |       |   0.003 |    0.584 | 
     | 0/clk_r_REG495_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.274 |   0.278 |    0.859 | 
     | 0/clk_r_REG495_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI21X1TR | 0.044 |   0.322 |    0.903 | 
     | 0/U119                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y v | OA21XLTR  | 0.272 |   0.593 |    1.174 | 
     | 0/U23                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NOR3BX1TR | 0.123 |   0.717 |    1.298 | 
     | 0/U137                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.717 |    1.298 | 
     | 0/clk_r_REG448_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 618: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG517_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG517_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  0.705
= Slack Time                    0.587
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.717 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.831 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.883 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR | 0.065 |   0.361 |    0.948 | 
     | CEDFE_OFC70_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U39 | A ^ -> Y ^              | OR2X2TR    | 0.086 |   0.447 |    1.033 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.108 |   0.554 |    1.141 | 
     | CEDFE_OFC88_n2                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A0 v -> Y ^             | AOI22X1TR  | 0.151 |   0.705 |    1.291 | 
     | 0                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.705 |    1.292 | 
     | _r_REG517_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 619: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG281_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG281_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG316_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  0.710
= Slack Time                    0.588
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |             |       |   0.014 |    0.602 | 
     | 0/clk_r_REG316_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.320 |   0.334 |    0.922 | 
     | 0/clk_r_REG316_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR    | 0.110 |   0.444 |    1.032 | 
     | 0/U144                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR    | 0.156 |   0.600 |    1.188 | 
     | 0/U145                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR   | 0.055 |   0.655 |    1.244 | 
     | 0/U165                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.055 |   0.710 |    1.299 | 
     | 0/U166                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.710 |    1.299 | 
     | 0/clk_r_REG281_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 620: MET Setup Check with Pin accumulation0/clk_r_REG52_S3/CK 
Endpoint:   accumulation0/clk_r_REG52_S3/D (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG51_S2/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.119
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  0.692
= Slack Time                    0.595
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | accumulation0/clk_r_REG51_S2 | CK ^        |           |       |   0.005 |    0.600 | 
     | accumulation0/clk_r_REG51_S2 | CK ^ -> Q v | DFFQX1TR  | 0.305 |   0.311 |    0.905 | 
     | accumulation0/U38            | B v -> Y ^  | NAND2X1TR | 0.108 |   0.419 |    1.013 | 
     | accumulation0/U19            | B ^ -> Y ^  | AND2X1TR  | 0.095 |   0.514 |    1.109 | 
     | accumulation0/U70            | AN ^ -> Y ^ | NOR2BX1TR | 0.178 |   0.691 |    1.286 | 
     | accumulation0/clk_r_REG52_S3 | D ^         | DFFQX1TR  | 0.000 |   0.692 |    1.286 | 
     +-------------------------------------------------------------------------------------+ 
Path 621: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG402_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG402_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.710
= Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.761 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.837 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.906 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U70 | A ^ -> Y ^              | OR2X2TR    | 0.091 |   0.402 |    0.996 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.157 |   0.558 |    1.153 | 
     | CEDFE_OFC77_n3                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | B0 v -> Y ^             | AOI22X1TR  | 0.151 |   0.710 |    1.304 | 
     | 3                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.710 |    1.304 | 
     | _r_REG402_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 622: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG620_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG620_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG630_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.707
= Slack Time                    0.596
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^         |             |       |   0.003 |    0.599 | 
     | 0/clk_r_REG630_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^  | DFFQX1TR    | 0.293 |   0.297 |    0.893 | 
     | 0/clk_r_REG630_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y ^   | XOR2X1TR    | 0.106 |   0.403 |    0.999 | 
     | 0/U150                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y ^   | XOR2X1TR    | 0.185 |   0.587 |    1.183 | 
     | 0/U151                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0N ^ -> Y ^ | OAI2BB1X1TR | 0.119 |   0.707 |    1.303 | 
     | 0/U164                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^          | DFFQX1TR    | 0.000 |   0.707 |    1.303 | 
     | 0/clk_r_REG620_S3                                  |              |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 623: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG561_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG561_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.697
= Slack Time                    0.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.729 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.842 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.894 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR | 0.065 |   0.361 |    0.960 | 
     | CEDFE_OFC70_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U39 | A ^ -> Y ^              | OR2X2TR    | 0.086 |   0.447 |    1.045 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.108 |   0.554 |    1.153 | 
     | CEDFE_OFC88_n2                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A0 v -> Y ^             | AOI22X1TR  | 0.142 |   0.696 |    1.295 | 
     | 8                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.697 |    1.295 | 
     | _r_REG561_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 624: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG391_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG391_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  0.707
= Slack Time                    0.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.765 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.841 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.910 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U70 | A ^ -> Y ^              | OR2X2TR    | 0.091 |   0.402 |    1.000 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.157 |   0.558 |    1.157 | 
     | CEDFE_OFC77_n3                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | B0 v -> Y ^             | AOI22X1TR  | 0.149 |   0.707 |    1.306 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.707 |    1.306 | 
     | _r_REG391_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 625: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG663_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG663_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG671_S2/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.287
- Arrival Time                  0.687
= Slack Time                    0.600
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |    0.605 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.380 |   0.385 |    0.985 | 
     | _r_REG671_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U45 | B0 v -> Y ^ | AOI32X4TR | 0.299 |   0.684 |    1.284 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.003 |   0.687 |    1.287 | 
     | 0/clk_r_REG663_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 626: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG447_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG447_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG452_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.091
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  0.710
= Slack Time                    0.605
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |           |       |   0.003 |    0.607 | 
     | 0/clk_r_REG452_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.293 |   0.296 |    0.900 | 
     | 0/clk_r_REG452_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | C v -> Y ^  | NAND3X1TR | 0.090 |   0.385 |    0.990 | 
     | 0/U120                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y ^ | OA21XLTR  | 0.280 |   0.666 |    1.270 | 
     | 0/U23                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR  | 0.044 |   0.710 |    1.315 | 
     | 0/U121                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX4TR  | 0.000 |   0.710 |    1.315 | 
     | 0/clk_r_REG447_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 627: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG358_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG358_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  0.701
= Slack Time                    0.606
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.772 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.848 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.917 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U70 | A ^ -> Y ^              | OR2X2TR    | 0.091 |   0.402 |    1.007 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.157 |   0.558 |    1.164 | 
     | CEDFE_OFC77_n3                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U20 | B0 v -> Y ^             | AOI22X1TR  | 0.143 |   0.701 |    1.307 | 
     | 5                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.701 |    1.307 | 
     | _r_REG358_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 628: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG413_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG413_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  0.700
= Slack Time                    0.606
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.772 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.848 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.917 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U70 | A ^ -> Y ^              | OR2X2TR    | 0.091 |   0.402 |    1.008 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.157 |   0.558 |    1.164 | 
     | CEDFE_OFC77_n3                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | B0 v -> Y ^             | AOI22X1TR  | 0.141 |   0.700 |    1.306 | 
     | 1                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.700 |    1.306 | 
     | _r_REG413_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 629: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG265_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG265_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG303_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.689
= Slack Time                    0.606
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |             |       |   0.002 |    0.608 | 
     | 0/clk_r_REG303_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.298 |   0.300 |    0.906 | 
     | 0/clk_r_REG303_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR    | 0.121 |   0.421 |    1.027 | 
     | 0/U77                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.126 |   0.547 |    1.154 | 
     | 0/U79                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | XOR2X1TR    | 0.066 |   0.614 |    1.220 | 
     | 0/U56                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A v -> Y ^  | NOR2X1TR    | 0.076 |   0.689 |    1.295 | 
     | 0/U105                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.689 |    1.295 | 
     | 0/clk_r_REG265_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 630: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG424_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG424_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  0.696
= Slack Time                    0.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.778 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.853 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.922 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U70 | A ^ -> Y ^              | OR2X2TR    | 0.091 |   0.402 |    1.013 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.157 |   0.558 |    1.170 | 
     | CEDFE_OFC77_n3                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U20 | B0 v -> Y ^             | AOI22X1TR  | 0.137 |   0.696 |    1.307 | 
     | 9                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.696 |    1.307 | 
     | _r_REG424_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 631: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG108_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG108_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG116_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.685
= Slack Time                    0.612
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |           |       |   0.014 |    0.626 | 
     | 0/clk_r_REG116_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.285 |   0.300 |    0.911 | 
     | 0/clk_r_REG116_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI21X1TR | 0.035 |   0.334 |    0.946 | 
     | 0/U115                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y v | OA21XLTR  | 0.243 |   0.577 |    1.189 | 
     | 0/U19                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y ^  | NOR3BX1TR | 0.108 |   0.685 |    1.297 | 
     | 0/U144                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.685 |    1.297 | 
     | 0/clk_r_REG108_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 632: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG369_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG369_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  0.694
= Slack Time                    0.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.778 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.854 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.923 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U70 | A ^ -> Y ^              | OR2X2TR    | 0.091 |   0.402 |    1.013 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.157 |   0.558 |    1.170 | 
     | CEDFE_OFC77_n3                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | B0 v -> Y ^             | AOI22X1TR  | 0.136 |   0.694 |    1.306 | 
     | 9                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.694 |    1.306 | 
     | _r_REG369_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 633: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG113_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG113_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG140_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.689
= Slack Time                    0.613
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |             |       |   0.006 |    0.619 | 
     | 0/clk_r_REG140_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.296 |   0.303 |    0.915 | 
     | 0/clk_r_REG140_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y v  | XOR2X1TR    | 0.094 |   0.397 |    1.009 | 
     | 0/U150                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y ^  | XOR2X1TR    | 0.175 |   0.572 |    1.185 | 
     | 0/U151                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR   | 0.059 |   0.631 |    1.243 | 
     | 0/U160                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.058 |   0.689 |    1.302 | 
     | 0/U161                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.689 |    1.302 | 
     | 0/clk_r_REG113_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 634: MET Setup Check with Pin accumulation0/clk_r_REG65_S3/CK 
Endpoint:   accumulation0/clk_r_REG65_S3/D (^) checked with  leading edge of 
'clk'
Beginpoint: reset                          (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.682
= Slack Time                    0.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                              |            |            |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+---------+----------| 
     |                              | reset v    |            |       |   0.129 |    0.745 | 
     | PLACEDFE_OFC50_reset         | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.827 | 
     | PLACEDFE_OFC52_reset         | A v -> Y v | CLKBUFX2TR | 0.150 |   0.362 |    0.977 | 
     | accumulation0/U6             | A v -> Y ^ | INVX2TR    | 0.171 |   0.533 |    1.148 | 
     | accumulation0/U21            | B ^ -> Y ^ | AND2X1TR   | 0.149 |   0.682 |    1.297 | 
     | accumulation0/clk_r_REG65_S3 | D ^        | DFFQX1TR   | 0.000 |   0.682 |    1.297 | 
     +-------------------------------------------------------------------------------------+ 
Path 635: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG453_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG453_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG452_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.125
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.281
- Arrival Time                  0.666
= Slack Time                    0.616
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |           |       |   0.003 |    0.618 | 
     | 0/clk_r_REG452_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.293 |   0.296 |    0.911 | 
     | 0/clk_r_REG452_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | C v -> Y ^  | NAND3X1TR | 0.090 |   0.385 |    1.001 | 
     | 0/U120                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y ^ | OA21XLTR  | 0.280 |   0.666 |    1.281 | 
     | 0/U23                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.666 |    1.281 | 
     | 0/clk_r_REG453_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 636: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG347_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG347_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  0.689
= Slack Time                    0.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |            |       |   0.166 |    0.785 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR    | 0.076 |   0.242 |    0.861 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX12TR   | 0.069 |   0.311 |    0.930 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U70 | A ^ -> Y ^              | OR2X2TR    | 0.091 |   0.402 |    1.020 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.157 |   0.558 |    1.177 | 
     | CEDFE_OFC77_n3                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U20 | B0 v -> Y ^             | AOI22X1TR  | 0.130 |   0.689 |    1.308 | 
     | 7                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.689 |    1.308 | 
     | _r_REG347_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 637: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG107_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG107_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG116_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  0.679
= Slack Time                    0.620
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |           |       |   0.014 |    0.634 | 
     | 0/clk_r_REG116_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.285 |   0.300 |    0.920 | 
     | 0/clk_r_REG116_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI21X1TR | 0.035 |   0.334 |    0.955 | 
     | 0/U115                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y v | OA21XLTR  | 0.243 |   0.577 |    1.197 | 
     | 0/U19                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR  | 0.102 |   0.679 |    1.299 | 
     | 0/U117                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.679 |    1.299 | 
     | 0/clk_r_REG107_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 638: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG276_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG276_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG298_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  0.669
= Slack Time                    0.623
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |           |       |   0.002 |    0.625 | 
     | 0/clk_r_REG298_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.274 |   0.276 |    0.899 | 
     | 0/clk_r_REG298_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 ^ -> Y v | AOI21X1TR | 0.043 |   0.319 |    0.942 | 
     | 0/U111                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y v | OA21XLTR  | 0.239 |   0.558 |    1.181 | 
     | 0/U15                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y ^  | NOR3BX1TR | 0.111 |   0.669 |    1.292 | 
     | 0/U161                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.669 |    1.292 | 
     | 0/clk_r_REG276_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 639: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG266_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG266_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG303_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  0.690
= Slack Time                    0.623
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |             |       |   0.002 |    0.625 | 
     | 0/clk_r_REG303_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.298 |   0.300 |    0.923 | 
     | 0/clk_r_REG303_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR    | 0.121 |   0.421 |    1.044 | 
     | 0/U77                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.126 |   0.547 |    1.171 | 
     | 0/U79                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR    | 0.106 |   0.653 |    1.276 | 
     | 0/U56                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | NAND2X1TR   | 0.037 |   0.690 |    1.313 | 
     | 0/U110                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.690 |    1.313 | 
     | 0/clk_r_REG266_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 640: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG617_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG617_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG663_S3/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  0.669
= Slack Time                    0.627
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |           |       |   0.004 |    0.631 | 
     | 0/clk_r_REG663_S3                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.281 |   0.284 |    0.912 | 
     | 0/clk_r_REG663_S3                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI21X1TR | 0.044 |   0.328 |    0.956 | 
     | 0/U114                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y v | OA21XLTR  | 0.234 |   0.563 |    1.190 | 
     | 0/U18                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y ^  | NOR3BX1TR | 0.106 |   0.669 |    1.296 | 
     | 0/U158                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.669 |    1.296 | 
     | 0/clk_r_REG617_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 641: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG166_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG166_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.668
= Slack Time                    0.629
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |    0.642 | 
     | _r_REG167_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.380 |   0.394 |    1.023 | 
     | _r_REG167_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U65 | B0 v -> Y ^ | AOI32X4TR | 0.274 |   0.667 |    1.296 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.001 |   0.668 |    1.298 | 
     | 0/clk_r_REG166_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 642: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG616_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG616_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.672
= Slack Time                    0.630
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |             |       |   0.004 |    0.633 | 
     | 0/clk_r_REG644_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.281 |   0.284 |    0.914 | 
     | 0/clk_r_REG644_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v  | AND2X1TR    | 0.134 |   0.418 |    1.048 | 
     | 0/U3                                               |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.115 |   0.533 |    1.163 | 
     | 0/U110                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR    | 0.061 |   0.594 |    1.224 | 
     | 0/U111                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | NOR2X1TR    | 0.078 |   0.672 |    1.302 | 
     | 0/U116                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX4TR    | 0.000 |   0.672 |    1.302 | 
     | 0/clk_r_REG616_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 643: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG572_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG572_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.008
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.662
= Slack Time                    0.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                                    |                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |            |       |   0.131 |    0.767 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR    | 0.113 |   0.244 |    0.880 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR   | 0.052 |   0.296 |    0.932 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A v -> Y ^              | CLKINVX2TR | 0.065 |   0.361 |    0.998 | 
     | CEDFE_OFC70_pe_in_pk_rdb_addr__0                   |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U39 | A ^ -> Y ^              | OR2X2TR    | 0.086 |   0.447 |    1.083 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR | 0.108 |   0.554 |    1.191 | 
     | CEDFE_OFC88_n2                                     |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A0 v -> Y ^             | AOI22X1TR  | 0.107 |   0.662 |    1.298 | 
     | 6                                                  |                         |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR   | 0.000 |   0.662 |    1.298 | 
     | _r_REG572_S2                                       |                         |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 644: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG451_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG468_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.000
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  0.658
= Slack Time                    0.638
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |             |       |   0.002 |    0.640 | 
     | 0/clk_r_REG468_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.304 |   0.305 |    0.944 | 
     | 0/clk_r_REG468_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | XOR2X1TR    | 0.095 |   0.401 |    1.039 | 
     | 0/U145                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | XOR2X1TR    | 0.146 |   0.546 |    1.185 | 
     | 0/U146                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR   | 0.055 |   0.602 |    1.240 | 
     | 0/U158                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.056 |   0.658 |    1.296 | 
     | 0/U159                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.658 |    1.296 | 
     | 0/clk_r_REG451_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 645: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG326_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG326_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.291
- Arrival Time                  0.652
= Slack Time                    0.639
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.015 |    0.653 | 
     | _r_REG334_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.368 |   0.383 |    1.021 | 
     | _r_REG334_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B0 v -> Y ^ | AOI32X4TR | 0.267 |   0.650 |    1.289 | 
     | 3                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.002 |   0.652 |    1.291 | 
     | 0/clk_r_REG326_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 646: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG437_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG437_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG470_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.663
= Slack Time                    0.639
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |             |       |   0.001 |    0.640 | 
     | 0/clk_r_REG470_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.290 |   0.292 |    0.931 | 
     | 0/clk_r_REG470_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR    | 0.113 |   0.405 |    1.044 | 
     | 0/U11                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.125 |   0.530 |    1.169 | 
     | 0/U90                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | XOR2X1TR    | 0.065 |   0.595 |    1.234 | 
     | 0/U65                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | NOR2X1TR    | 0.068 |   0.663 |    1.302 | 
     | 0/U116                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.663 |    1.302 | 
     | 0/clk_r_REG437_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 647: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG438_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG438_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG470_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  0.675
= Slack Time                    0.643
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |             |       |   0.001 |    0.644 | 
     | 0/clk_r_REG470_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.290 |   0.292 |    0.934 | 
     | 0/clk_r_REG470_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR    | 0.113 |   0.405 |    1.048 | 
     | 0/U11                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.125 |   0.530 |    1.173 | 
     | 0/U90                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR    | 0.105 |   0.635 |    1.278 | 
     | 0/U65                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | NAND2X1TR   | 0.040 |   0.675 |    1.318 | 
     | 0/U122                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.675 |    1.318 | 
     | 0/clk_r_REG438_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 648: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG495_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG495_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/Q    
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  0.647
= Slack Time                    0.643
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |    0.651 | 
     | _r_REG494_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR  | 0.364 |   0.372 |    1.015 | 
     | _r_REG494_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U81 | B0 v -> Y ^ | AOI32X4TR | 0.274 |   0.646 |    1.289 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.001 |   0.647 |    1.290 | 
     | 0/clk_r_REG495_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 649: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG348_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG348_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.094
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.676
= Slack Time                    0.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |           |       |   0.166 |    0.810 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR   | 0.076 |   0.242 |    0.885 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U71 | A v -> Y ^              | NOR2X2TR  | 0.189 |   0.431 |    1.075 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | BUFX4TR   | 0.171 |   0.602 |    1.245 | 
     | CEDFE_OFC93_n67                                    |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U20 | B0 ^ -> Y v             | AOI22X1TR | 0.074 |   0.676 |    1.319 | 
     | 6                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   0.676 |    1.319 | 
     | _r_REG348_S2                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 650: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG606_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG606_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG638_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.656
= Slack Time                    0.646
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |             |       |   0.003 |    0.650 | 
     | 0/clk_r_REG638_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.292 |   0.295 |    0.941 | 
     | 0/clk_r_REG638_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR    | 0.116 |   0.411 |    1.057 | 
     | 0/U45                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.107 |   0.518 |    1.164 | 
     | 0/U66                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | XOR2X1TR    | 0.065 |   0.583 |    1.230 | 
     | 0/U52                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | NOR2X1TR    | 0.072 |   0.656 |    1.302 | 
     | 0/U109                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.656 |    1.302 | 
     | 0/clk_r_REG606_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 651: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG425_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG425_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.093
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  0.673
= Slack Time                    0.647
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |           |       |   0.166 |    0.813 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR   | 0.076 |   0.242 |    0.889 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U71 | A v -> Y ^              | NOR2X2TR  | 0.189 |   0.431 |    1.078 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | BUFX4TR   | 0.171 |   0.602 |    1.249 | 
     | CEDFE_OFC93_n67                                    |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U20 | B0 ^ -> Y v             | AOI22X1TR | 0.071 |   0.673 |    1.320 | 
     | 8                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   0.673 |    1.320 | 
     | _r_REG425_S2                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 652: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG97_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG97_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG99_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.649
= Slack Time                    0.653
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |             |       |   0.008 |    0.661 | 
     | 0/clk_r_REG99_S2                                   |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.296 |   0.304 |    0.957 | 
     | 0/clk_r_REG99_S2                                   |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y v  | AND2X2TR    | 0.105 |   0.409 |    1.062 | 
     | 0/U42                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.112 |   0.522 |    1.175 | 
     | 0/U72                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | XOR2X1TR    | 0.064 |   0.586 |    1.239 | 
     | 0/U47                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y ^  | NOR2X1TR    | 0.063 |   0.649 |    1.302 | 
     | 0/U105                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.649 |    1.302 | 
     | 0/clk_r_REG97_S3                                   |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 653: MET Setup Check with Pin accumulation0/clk_r_REG50_S2/CK 
Endpoint:   accumulation0/clk_r_REG50_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: reset                          (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.649
= Slack Time                    0.653
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                              |            |            |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+---------+----------| 
     |                              | reset v    |            |       |   0.129 |    0.782 | 
     | PLACEDFE_OFC50_reset         | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.865 | 
     | PLACEDFE_OFC52_reset         | A v -> Y v | CLKBUFX2TR | 0.150 |   0.362 |    1.015 | 
     | accumulation0/U6             | A v -> Y ^ | INVX2TR    | 0.171 |   0.533 |    1.186 | 
     | accumulation0/U27            | B ^ -> Y ^ | AND2X1TR   | 0.116 |   0.649 |    1.302 | 
     | accumulation0/clk_r_REG50_S2 | D ^        | DFFQX1TR   | 0.000 |   0.649 |    1.302 | 
     +-------------------------------------------------------------------------------------+ 
Path 654: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG98_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG98_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG99_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  0.664
= Slack Time                    0.653
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |             |       |   0.008 |    0.661 | 
     | 0/clk_r_REG99_S2                                   |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.296 |   0.304 |    0.957 | 
     | 0/clk_r_REG99_S2                                   |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y v  | AND2X2TR    | 0.105 |   0.409 |    1.063 | 
     | 0/U42                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.112 |   0.522 |    1.175 | 
     | 0/U72                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR    | 0.103 |   0.625 |    1.278 | 
     | 0/U47                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | NAND2X1TR   | 0.039 |   0.664 |    1.317 | 
     | 0/U118                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.664 |    1.317 | 
     | 0/clk_r_REG98_S3                                   |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 655: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG359_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG359_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.092
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  0.667
= Slack Time                    0.655
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            0.166
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ ^ |           |       |   0.166 |    0.821 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR   | 0.076 |   0.242 |    0.897 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U71 | A v -> Y ^              | NOR2X2TR  | 0.189 |   0.431 |    1.086 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y ^              | BUFX4TR   | 0.171 |   0.602 |    1.257 | 
     | CEDFE_OFC93_n67                                    |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U20 | B0 ^ -> Y v             | AOI22X1TR | 0.065 |   0.667 |    1.322 | 
     | 4                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR  | 0.000 |   0.667 |    1.322 | 
     | _r_REG359_S2                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 656: MET Setup Check with Pin accumulation0/clk_r_REG70_S2/CK 
Endpoint:   accumulation0/clk_r_REG70_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: reset                          (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.643
= Slack Time                    0.660
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                              |            |            |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+---------+----------| 
     |                              | reset v    |            |       |   0.129 |    0.789 | 
     | PLACEDFE_OFC50_reset         | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.872 | 
     | PLACEDFE_OFC52_reset         | A v -> Y v | CLKBUFX2TR | 0.150 |   0.362 |    1.021 | 
     | accumulation0/U6             | A v -> Y ^ | INVX2TR    | 0.171 |   0.533 |    1.192 | 
     | accumulation0/U25            | B ^ -> Y ^ | AND2X1TR   | 0.110 |   0.643 |    1.303 | 
     | accumulation0/clk_r_REG70_S2 | D ^        | DFFQX1TR   | 0.000 |   0.643 |    1.303 | 
     +-------------------------------------------------------------------------------------+ 
Path 657: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG607_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG607_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG638_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.660
= Slack Time                    0.660
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |             |       |   0.003 |    0.663 | 
     | 0/clk_r_REG638_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.292 |   0.295 |    0.955 | 
     | 0/clk_r_REG638_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR    | 0.116 |   0.411 |    1.070 | 
     | 0/U45                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.107 |   0.518 |    1.178 | 
     | 0/U66                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR    | 0.104 |   0.622 |    1.281 | 
     | 0/U52                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | NAND2X1TR   | 0.038 |   0.660 |    1.319 | 
     | 0/U117                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.660 |    1.319 | 
     | 0/clk_r_REG607_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 658: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG403_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG403_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.111
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.641
= Slack Time                    0.661
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |           |       |   0.131 |    0.792 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR   | 0.113 |   0.244 |    0.905 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR  | 0.052 |   0.296 |    0.957 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U72 | A v -> Y ^              | NAND2X1TR | 0.122 |   0.418 |    1.079 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR   | 0.112 |   0.530 |    1.191 | 
     | CEDFE_OFC115_n4                                    |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | A0 v -> Y ^             | AOI22X1TR | 0.111 |   0.641 |    1.302 | 
     | 2                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   0.641 |    1.302 | 
     | _r_REG403_S2                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 659: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG445_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG445_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG476_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  0.636
= Slack Time                    0.664
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |             |       |   0.002 |    0.667 | 
     | 0/clk_r_REG476_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.280 |   0.283 |    0.947 | 
     | 0/clk_r_REG476_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y v  | AND2X1TR    | 0.134 |   0.417 |    1.081 | 
     | 0/U46                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.118 |   0.535 |    1.199 | 
     | 0/U117                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y ^  | AND2X1TR    | 0.101 |   0.636 |    1.301 | 
     | 0/U67                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX2TR    | 0.000 |   0.636 |    1.301 | 
     | 0/clk_r_REG445_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 660: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG105_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG105_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG122_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.638
= Slack Time                    0.665
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |             |       |   0.006 |    0.671 | 
     | 0/clk_r_REG122_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.287 |   0.294 |    0.959 | 
     | 0/clk_r_REG122_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y v  | AND2X1TR    | 0.135 |   0.429 |    1.094 | 
     | 0/U21                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.099 |   0.528 |    1.193 | 
     | 0/U106                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y ^  | AND2X1TR    | 0.109 |   0.638 |    1.303 | 
     | 0/U51                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.638 |    1.303 | 
     | 0/clk_r_REG105_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 661: MET Setup Check with Pin accumulation0/clk_r_REG68_S2/CK 
Endpoint:   accumulation0/clk_r_REG68_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: reset                          (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.634
= Slack Time                    0.670
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                              |            |            |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+---------+----------| 
     |                              | reset v    |            |       |   0.129 |    0.799 | 
     | PLACEDFE_OFC50_reset         | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.882 | 
     | PLACEDFE_OFC52_reset         | A v -> Y v | CLKBUFX2TR | 0.150 |   0.362 |    1.032 | 
     | accumulation0/U6             | A v -> Y ^ | INVX2TR    | 0.171 |   0.533 |    1.203 | 
     | accumulation0/U26            | B ^ -> Y ^ | AND2X1TR   | 0.102 |   0.634 |    1.304 | 
     | accumulation0/clk_r_REG68_S2 | D ^        | DFFQX1TR   | 0.000 |   0.634 |    1.304 | 
     +-------------------------------------------------------------------------------------+ 
Path 662: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG414_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG414_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.633
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |           |       |   0.131 |    0.803 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR   | 0.113 |   0.244 |    0.916 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR  | 0.052 |   0.296 |    0.968 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U72 | A v -> Y ^              | NAND2X1TR | 0.122 |   0.418 |    1.090 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR   | 0.112 |   0.530 |    1.202 | 
     | CEDFE_OFC115_n4                                    |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | A0 v -> Y ^             | AOI22X1TR | 0.103 |   0.633 |    1.305 | 
     | 0                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   0.633 |    1.305 | 
     | _r_REG414_S2                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 663: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG614_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG614_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.630
= Slack Time                    0.674
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |             |       |   0.004 |    0.678 | 
     | 0/clk_r_REG644_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.281 |   0.284 |    0.958 | 
     | 0/clk_r_REG644_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v  | AND2X1TR    | 0.134 |   0.418 |    1.092 | 
     | 0/U3                                               |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.115 |   0.533 |    1.207 | 
     | 0/U110                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y ^  | AND2X1TR    | 0.097 |   0.630 |    1.304 | 
     | 0/U56                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX2TR    | 0.000 |   0.630 |    1.304 | 
     | 0/clk_r_REG614_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 664: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG392_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG392_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.629
= Slack Time                    0.677
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |           |       |   0.131 |    0.807 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR   | 0.113 |   0.244 |    0.921 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR  | 0.052 |   0.296 |    0.973 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U72 | A v -> Y ^              | NAND2X1TR | 0.122 |   0.418 |    1.094 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR   | 0.112 |   0.530 |    1.207 | 
     | CEDFE_OFC115_n4                                    |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | A0 v -> Y ^             | AOI22X1TR | 0.099 |   0.629 |    1.305 | 
     | 4                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   0.629 |    1.305 | 
     | _r_REG392_S2                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 665: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG370_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG370_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  0.626
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |           |       |   0.131 |    0.810 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR   | 0.113 |   0.244 |    0.923 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR  | 0.052 |   0.296 |    0.975 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U72 | A v -> Y ^              | NAND2X1TR | 0.122 |   0.418 |    1.097 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR   | 0.112 |   0.530 |    1.209 | 
     | CEDFE_OFC115_n4                                    |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | A0 v -> Y ^             | AOI22X1TR | 0.096 |   0.626 |    1.306 | 
     | 8                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   0.626 |    1.306 | 
     | _r_REG370_S2                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 666: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG117_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG117_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG116_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.127
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.280
- Arrival Time                  0.599
= Slack Time                    0.680
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |           |       |   0.014 |    0.695 | 
     | 0/clk_r_REG116_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.298 |   0.313 |    0.993 | 
     | 0/clk_r_REG116_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | C v -> Y ^  | NAND3X1TR | 0.073 |   0.386 |    1.066 | 
     | 0/U116                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y ^ | OA21XLTR  | 0.213 |   0.599 |    1.280 | 
     | 0/U19                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.599 |    1.280 | 
     | 0/clk_r_REG117_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 667: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG273_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG273_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG290_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.616
= Slack Time                    0.681
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |             |       |   0.002 |    0.683 | 
     | 0/clk_r_REG290_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.290 |   0.292 |    0.974 | 
     | 0/clk_r_REG290_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y v  | AND2X2TR    | 0.114 |   0.407 |    1.088 | 
     | 0/U24                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.106 |   0.512 |    1.194 | 
     | 0/U55                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y ^  | AND2X2TR    | 0.104 |   0.616 |    1.297 | 
     | 0/U20                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.616 |    1.297 | 
     | 0/clk_r_REG273_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 668: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG106_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG106_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG122_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.291
- Arrival Time                  0.606
= Slack Time                    0.686
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |             |       |   0.006 |    0.692 | 
     | 0/clk_r_REG122_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.271 |   0.277 |    0.962 | 
     | 0/clk_r_REG122_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y ^  | AND2X1TR    | 0.135 |   0.411 |    1.097 | 
     | 0/U21                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI2BB1X1TR | 0.051 |   0.463 |    1.148 | 
     | 0/U106                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR    | 0.143 |   0.606 |    1.291 | 
     | 0/U107                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.606 |    1.291 | 
     | 0/clk_r_REG106_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 669: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG381_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG381_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  0.621
= Slack Time                    0.686
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__0_ v |           |       |   0.131 |    0.817 | 
     | buff_mult_arr0/PLACEDFE_OFC68_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR   | 0.113 |   0.244 |    0.930 | 
     | buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX12TR  | 0.052 |   0.296 |    0.982 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U72 | A v -> Y ^              | NAND2X1TR | 0.122 |   0.418 |    1.103 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | INVX2TR   | 0.112 |   0.530 |    1.216 | 
     | CEDFE_OFC115_n4                                    |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | A0 v -> Y ^             | AOI22X1TR | 0.091 |   0.621 |    1.307 | 
     | 6                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   0.621 |    1.307 | 
     | _r_REG381_S2                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 670: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG285_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG285_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG326_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.125
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.276
- Arrival Time                  0.584
= Slack Time                    0.692
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |           |       |   0.002 |    0.694 | 
     | 0/clk_r_REG326_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.290 |   0.292 |    0.984 | 
     | 0/clk_r_REG326_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI21X1TR | 0.083 |   0.375 |    1.067 | 
     | 0/U111                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 ^ -> Y ^ | OA21XLTR  | 0.209 |   0.584 |    1.276 | 
     | 0/U15                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.584 |    1.276 | 
     | 0/clk_r_REG285_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 671: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG622_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG622_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG663_S3/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.123
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.282
- Arrival Time                  0.586
= Slack Time                    0.696
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |           |       |   0.004 |    0.700 | 
     | 0/clk_r_REG663_S3                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.296 |   0.299 |    0.995 | 
     | 0/clk_r_REG663_S3                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 v -> Y ^ | AOI21X1TR | 0.086 |   0.385 |    1.082 | 
     | 0/U114                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 ^ -> Y ^ | OA21XLTR  | 0.200 |   0.586 |    1.282 | 
     | 0/U18                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.586 |    1.282 | 
     | 0/clk_r_REG622_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 672: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_
REG84_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG84_S1/D (^) checked 
with  leading edge of 'clk'
Beginpoint: reset                                                   (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.287
- Arrival Time                  0.587
= Slack Time                    0.700
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.830 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.913 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    1.136 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/U4          | B v -> Y ^ | NOR2BX1TR  | 0.151 |   0.586 |    1.287 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG84 | D ^        | DFFQX1TR   | 0.000 |   0.587 |    1.287 | 
     | _S1                                                |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 673: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG446_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG446_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG484_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  0.586
= Slack Time                    0.707
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |             |       |   0.002 |    0.709 | 
     | 0/clk_r_REG484_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.261 |   0.263 |    0.970 | 
     | 0/clk_r_REG484_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y ^  | AND2X1TR    | 0.131 |   0.395 |    1.101 | 
     | 0/U46                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI2BB1X1TR | 0.058 |   0.453 |    1.160 | 
     | 0/U117                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR    | 0.133 |   0.586 |    1.293 | 
     | 0/U118                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.586 |    1.293 | 
     | 0/clk_r_REG446_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 674: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_
REG120_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG120_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.288
- Arrival Time                  0.579
= Slack Time                    0.709
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.838 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.921 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    1.145 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/U5          | B v -> Y ^ | NOR2BX1TR  | 0.143 |   0.579 |    1.288 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG12 | D ^        | DFFQX1TR   | 0.000 |   0.579 |    1.288 | 
     | 0_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 675: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG275_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG275_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG290_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.288
- Arrival Time                  0.578
= Slack Time                    0.710
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^         |             |       |   0.002 |    0.711 | 
     | 0/clk_r_REG290_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q v  | DFFQX1TR    | 0.290 |   0.292 |    1.002 | 
     | 0/clk_r_REG290_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1N v -> Y v | AOI2BB1X1TR | 0.162 |   0.454 |    1.164 | 
     | 0/U55                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y ^   | NOR2X1TR    | 0.124 |   0.578 |    1.288 | 
     | 0/U16                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^          | DFFQX1TR    | 0.000 |   0.578 |    1.288 | 
     | 0/clk_r_REG275_S3                                  |              |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 676: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG615_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG615_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  0.595
= Slack Time                    0.721
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |             |       |   0.004 |    0.725 | 
     | 0/clk_r_REG644_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.281 |   0.284 |    1.006 | 
     | 0/clk_r_REG644_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v  | AND2X1TR    | 0.134 |   0.418 |    1.139 | 
     | 0/U3                                               |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.115 |   0.533 |    1.254 | 
     | 0/U110                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR    | 0.061 |   0.594 |    1.316 | 
     | 0/U111                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.595 |    1.316 | 
     | 0/clk_r_REG615_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 677: MET Setup Check with Pin buff_mult_arr0/clk_r_REG77_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG77_S1/D (^) checked with  leading edge of 
'clk'
Beginpoint: buff_mult_arr0/clk_r_REG80_S1/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.568
= Slack Time                    0.729
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                               |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/clk_r_REG80_S1 | CK ^        |           |       |   0.013 |    0.742 | 
     | buff_mult_arr0/clk_r_REG80_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.385 |   0.398 |    1.127 | 
     | buff_mult_arr0/U8             | AN ^ -> Y ^ | NOR2BX1TR | 0.170 |   0.568 |    1.297 | 
     | buff_mult_arr0/clk_r_REG77_S1 | D ^         | DFFQX1TR  | 0.000 |   0.568 |    1.297 | 
     +--------------------------------------------------------------------------------------+ 
Path 678: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_
REG639_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG639_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  0.559
= Slack Time                    0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.863 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.946 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    1.170 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/U8          | B v -> Y ^ | NOR2BX1TR  | 0.123 |   0.559 |    1.293 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | D ^        | DFFQX1TR   | 0.000 |   0.559 |    1.293 | 
     | 9_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 679: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_
REG132_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG132_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  0.555
= Slack Time                    0.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.866 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.949 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    1.172 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/U6          | B v -> Y ^ | NOR2BX1TR  | 0.119 |   0.555 |    1.291 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | D ^        | DFFQX1TR   | 0.000 |   0.555 |    1.292 | 
     | 2_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 680: MET Setup Check with Pin buff_mult_arr0/clk_r_REG75_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG75_S1/D (^) checked with  leading edge of 
'clk'
Beginpoint: buff_mult_arr0/clk_r_REG78_S1/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.557
= Slack Time                    0.745
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                               |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/clk_r_REG78_S1 | CK ^        |           |       |   0.013 |    0.758 | 
     | buff_mult_arr0/clk_r_REG78_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.419 |   0.433 |    1.178 | 
     | buff_mult_arr0/U6             | AN ^ -> Y ^ | NOR2BX1TR | 0.124 |   0.557 |    1.302 | 
     | buff_mult_arr0/clk_r_REG75_S1 | D ^         | DFFQX1TR  | 0.000 |   0.557 |    1.302 | 
     +--------------------------------------------------------------------------------------+ 
Path 681: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_
REG473_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG473_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.294
- Arrival Time                  0.547
= Slack Time                    0.747
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.876 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.959 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    1.183 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/U11         | B v -> Y ^ | NOR2BX1TR  | 0.111 |   0.547 |    1.294 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | D ^        | DFFQX1TR   | 0.000 |   0.547 |    1.294 | 
     | 3_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 682: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_
REG429_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG429_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.543
= Slack Time                    0.752
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.881 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.964 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    1.188 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/U4          | B v -> Y ^ | NOR2BX1TR  | 0.107 |   0.543 |    1.295 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG42 | D ^        | DFFQX1TR   | 0.000 |   0.543 |    1.295 | 
     | 9_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 683: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_
REG641_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG641_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.541
= Slack Time                    0.754
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.883 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.966 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    1.190 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/U11         | B v -> Y ^ | NOR2BX1TR  | 0.105 |   0.541 |    1.295 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | D ^        | DFFQX1TR   | 0.000 |   0.541 |    1.295 | 
     | 1_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 684: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_
REG455_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG455_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.538
= Slack Time                    0.757
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.886 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.969 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    1.193 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/U10         | B v -> Y ^ | NOR2BX1TR  | 0.102 |   0.538 |    1.295 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG45 | D ^        | DFFQX1TR   | 0.000 |   0.538 |    1.295 | 
     | 5_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 685: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_
REG485_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG485_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.537
= Slack Time                    0.758
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.887 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.970 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    1.194 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/U6          | B v -> Y ^ | NOR2BX1TR  | 0.101 |   0.537 |    1.295 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | D ^        | DFFQX1TR   | 0.000 |   0.537 |    1.295 | 
     | 5_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 686: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_
REG463_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG463_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.536
= Slack Time                    0.759
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.888 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.971 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    1.194 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/U9          | B v -> Y ^ | NOR2BX1TR  | 0.100 |   0.536 |    1.295 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG46 | D ^        | DFFQX1TR   | 0.000 |   0.536 |    1.295 | 
     | 3_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 687: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_
REG487_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG487_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.536
= Slack Time                    0.760
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.889 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.972 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    1.195 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/U5          | B v -> Y ^ | NOR2BX1TR  | 0.100 |   0.536 |    1.295 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | D ^        | DFFQX1TR   | 0.000 |   0.536 |    1.295 | 
     | 7_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 688: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_
REG471_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG471_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.535
= Slack Time                    0.760
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.889 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.972 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    1.196 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/U8          | B v -> Y ^ | NOR2BX1TR  | 0.099 |   0.535 |    1.295 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | D ^        | DFFQX1TR   | 0.000 |   0.535 |    1.295 | 
     | 1_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 689: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_
REG474_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG474_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  0.535
= Slack Time                    0.760
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.890 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.972 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    1.196 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/U7          | B v -> Y ^ | NOR2BX1TR  | 0.099 |   0.535 |    1.295 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | D ^        | DFFQX1TR   | 0.000 |   0.535 |    1.295 | 
     | 4_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 690: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_
REG624_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG624_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  0.535
= Slack Time                    0.761
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.890 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.973 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    1.197 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/U10         | B v -> Y ^ | NOR2BX1TR  | 0.100 |   0.535 |    1.296 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG62 | D ^        | DFFQX1TR   | 0.000 |   0.535 |    1.296 | 
     | 4_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 691: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_
REG631_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG631_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.531
= Slack Time                    0.766
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |    0.895 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    0.978 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.436 |    1.202 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/U9          | B v -> Y ^ | NOR2BX1TR  | 0.095 |   0.531 |    1.297 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | D ^        | DFFQX1TR   | 0.000 |   0.531 |    1.297 | 
     | 1_S1                                               |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 692: MET Setup Check with Pin adder0/clk_r_REG69_S1/CK 
Endpoint:   adder0/clk_r_REG69_S1/D         (^) checked with  leading edge of 
'clk'
Beginpoint: buff_mult_arr0/clk_r_REG75_S1/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  0.505
= Slack Time                    0.791
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                               |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/clk_r_REG75_S1 | CK ^        |           |       |   0.008 |    0.798 | 
     | buff_mult_arr0/clk_r_REG75_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.350 |   0.358 |    1.148 | 
     | adder0/U86                    | AN ^ -> Y ^ | NOR2BX1TR | 0.147 |   0.505 |    1.295 | 
     | adder0/clk_r_REG69_S1         | D ^         | DFFQX1TR  | 0.000 |   0.505 |    1.296 | 
     +--------------------------------------------------------------------------------------+ 
Path 693: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG605_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG605_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG643_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  0.501
= Slack Time                    0.791
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |           |       |   0.004 |    0.795 | 
     | 0/clk_r_REG643_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.293 |   0.297 |    1.088 | 
     | 0/clk_r_REG643_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y ^  | XOR2X1TR  | 0.117 |   0.413 |    1.204 | 
     | 0/U159                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y ^  | XNOR2X1TR | 0.087 |   0.501 |    1.292 | 
     | 0/U160                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.501 |    1.292 | 
     | 0/clk_r_REG605_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 694: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG86_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG86_S3/
D  (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG121_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  0.498
= Slack Time                    0.795
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |           |       |   0.006 |    0.801 | 
     | 0/clk_r_REG121_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.292 |   0.298 |    1.093 | 
     | 0/clk_r_REG121_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y ^  | XOR2X1TR  | 0.115 |   0.413 |    1.209 | 
     | 0/U145                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y ^  | XNOR2X1TR | 0.085 |   0.498 |    1.293 | 
     | 0/U146                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.498 |    1.293 | 
     | 0/clk_r_REG86_S3                                   |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 695: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG436_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG436_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  0.490
= Slack Time                    0.803
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |           |       |   0.002 |    0.805 | 
     | 0/clk_r_REG475_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.288 |   0.290 |    1.093 | 
     | 0/clk_r_REG475_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | XOR2X1TR  | 0.107 |   0.396 |    1.199 | 
     | 0/U138                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y ^  | XNOR2X1TR | 0.093 |   0.490 |    1.293 | 
     | 0/U139                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.490 |    1.293 | 
     | 0/clk_r_REG436_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 696: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG263_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG263_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG289_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.002
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.287
- Arrival Time                  0.475
= Slack Time                    0.812
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |           |       |   0.002 |    0.814 | 
     | 0/clk_r_REG289_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.292 |   0.294 |    1.106 | 
     | 0/clk_r_REG289_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y ^  | XOR2X1TR  | 0.093 |   0.387 |    1.199 | 
     | 0/U162                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y ^  | XNOR2X1TR | 0.088 |   0.475 |    1.287 | 
     | 0/U163                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.475 |    1.287 | 
     | 0/clk_r_REG263_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 697: MET Setup Check with Pin adder0/clk_r_REG71_S1/CK 
Endpoint:   adder0/clk_r_REG71_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.294
- Arrival Time                  0.481
= Slack Time                    0.813
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.129 |    0.942 | 
     | PLACEDFE_OFC50_reset  | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    1.025 | 
     | PLACEDFE_OFC52_reset  | A v -> Y v | CLKBUFX2TR | 0.150 |   0.362 |    1.175 | 
     | adder0/U8             | A v -> Y ^ | INVX1TR    | 0.119 |   0.481 |    1.294 | 
     | adder0/clk_r_REG71_S1 | D ^        | DFFQX1TR   | 0.000 |   0.481 |    1.294 | 
     +------------------------------------------------------------------------------+ 
Path 698: MET Setup Check with Pin adder0/clk_r_REG67_S1/CK 
Endpoint:   adder0/clk_r_REG67_S1/D         (^) checked with  leading edge of 
'clk'
Beginpoint: buff_mult_arr0/clk_r_REG76_S1/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  0.467
= Slack Time                    0.833
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                               |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/clk_r_REG76_S1 | CK ^        |           |       |   0.007 |    0.840 | 
     | buff_mult_arr0/clk_r_REG76_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.347 |   0.355 |    1.187 | 
     | adder0/U87                    | AN ^ -> Y ^ | NOR2BX1TR | 0.112 |   0.467 |    1.299 | 
     | adder0/clk_r_REG67_S1         | D ^         | DFFQX1TR  | 0.000 |   0.467 |    1.299 | 
     +--------------------------------------------------------------------------------------+ 
Path 699: MET Setup Check with Pin adder0/clk_r_REG49_S1/CK 
Endpoint:   adder0/clk_r_REG49_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.005
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.457
= Slack Time                    0.841
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.129 |    0.970 | 
     | PLACEDFE_OFC50_reset  | A v -> Y v | BUFX16TR   | 0.083 |   0.212 |    1.053 | 
     | PLACEDFE_OFC52_reset  | A v -> Y v | CLKBUFX2TR | 0.150 |   0.362 |    1.203 | 
     | adder0/U88            | B v -> Y ^ | NOR2BX1TR  | 0.095 |   0.457 |    1.298 | 
     | adder0/clk_r_REG49_S1 | D ^        | DFFQX1TR   | 0.000 |   0.457 |    1.298 | 
     +------------------------------------------------------------------------------+ 
Path 700: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG458_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG458_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG481_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.111
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  0.440
= Slack Time                    0.850
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |           |       |   0.001 |    0.851 | 
     | 0/clk_r_REG481_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.289 |   0.291 |    1.141 | 
     | 0/clk_r_REG481_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR  | 0.058 |   0.349 |    1.199 | 
     | 0/U104                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI32X1TR | 0.091 |   0.440 |    1.290 | 
     | 0/U186                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.440 |    1.290 | 
     | 0/clk_r_REG458_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 701: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG763_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG763_S1/
D (^) checked with  leading edge of 'clk'
Beginpoint: reset                                                               
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.291
- Arrival Time                  0.406
= Slack Time                    0.884
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset ^    |            |       |   0.164 |    1.048 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^ | BUFX16TR   | 0.095 |   0.258 |    1.143 | 
     | PLACEDFE_OFC52_reset                               | A ^ -> Y ^ | CLKBUFX2TR | 0.148 |   0.406 |    1.291 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^        | DFFQX1TR   | 0.000 |   0.406 |    1.291 | 
     | 0/clk_r_REG763_S1                                  |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 702: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG123_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG123_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG122_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.412
= Slack Time                    0.885
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |          |       |   0.006 |    0.892 | 
     | 0/clk_r_REG122_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.277 |    1.162 | 
     | 0/clk_r_REG122_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y ^  | AND2X1TR | 0.135 |   0.411 |    1.297 | 
     | 0/U21                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.412 |    1.297 | 
     | 0/clk_r_REG123_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 703: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG645_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG645_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.091
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  0.418
= Slack Time                    0.895
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |          |       |   0.004 |    0.899 | 
     | 0/clk_r_REG644_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR | 0.281 |   0.284 |    1.179 | 
     | 0/clk_r_REG644_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y v  | AND2X1TR | 0.134 |   0.418 |    1.313 | 
     | 0/U3                                               |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX4TR | 0.000 |   0.418 |    1.313 | 
     | 0/clk_r_REG645_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 704: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG428_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG428_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG426_S1/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.294
- Arrival Time                  0.396
= Slack Time                    0.898
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |          |       |   0.001 |    0.898 | 
     | 0/clk_r_REG426_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR | 0.290 |   0.291 |    1.188 | 
     | 0/clk_r_REG426_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A v -> Y ^  | INVX1TR  | 0.105 |   0.396 |    1.294 | 
     | 0/PLACEDFE_DBTC0_n255                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.396 |    1.294 | 
     | 0/clk_r_REG428_S2                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 705: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG477_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG477_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG476_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  0.417
= Slack Time                    0.900
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |          |       |   0.002 |    0.902 | 
     | 0/clk_r_REG476_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR | 0.280 |   0.283 |    1.182 | 
     | 0/clk_r_REG476_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y v  | AND2X1TR | 0.134 |   0.417 |    1.317 | 
     | 0/U46                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.417 |    1.317 | 
     | 0/clk_r_REG477_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 706: MET Late External Delay Assertion 
Endpoint:   pe_out_pk_data__0_             (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG52_S3/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.389
= Slack Time                    0.911
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |         Arc          |   Cell   | Delay | Arrival | Required | 
     |                              |                      |          |       |  Time   |   Time   | 
     |------------------------------+----------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG52_S3 | CK ^                 |          |       |   0.005 |    0.917 | 
     | accumulation0/clk_r_REG52_S3 | CK ^ -> Q ^          | DFFQX1TR | 0.383 |   0.388 |    1.299 | 
     |                              | pe_out_pk_data__0_ ^ |          | 0.001 |   0.389 |    1.300 | 
     +---------------------------------------------------------------------------------------------+ 
Path 707: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG597_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG597_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG595_S1/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  0.382
= Slack Time                    0.924
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |          |       |   0.007 |    0.931 | 
     | 0/clk_r_REG595_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR | 0.320 |   0.327 |    1.251 | 
     | 0/clk_r_REG595_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR  | 0.055 |   0.382 |    1.306 | 
     | 0/U27                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.382 |    1.306 | 
     | 0/clk_r_REG597_S2                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 708: MET Late External Delay Assertion 
Endpoint:   pe_out_pk_data__2_             (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG53_S3/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.370
= Slack Time                    0.930
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |         Arc          |   Cell   | Delay | Arrival | Required | 
     |                              |                      |          |       |  Time   |   Time   | 
     |------------------------------+----------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG53_S3 | CK ^                 |          |       |   0.005 |    0.936 | 
     | accumulation0/clk_r_REG53_S3 | CK ^ -> Q ^          | DFFQX1TR | 0.363 |   0.369 |    1.299 | 
     |                              | pe_out_pk_data__2_ ^ |          | 0.001 |   0.370 |    1.300 | 
     +---------------------------------------------------------------------------------------------+ 
Path 709: MET Late External Delay Assertion 
Endpoint:   pe_out_pk_data__1_             (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG65_S3/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.356
= Slack Time                    0.944
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |         Arc          |   Cell   | Delay | Arrival | Required | 
     |                              |                      |          |       |  Time   |   Time   | 
     |------------------------------+----------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG65_S3 | CK ^                 |          |       |   0.005 |    0.949 | 
     | accumulation0/clk_r_REG65_S3 | CK ^ -> Q ^          | DFFQX1TR | 0.350 |   0.356 |    1.299 | 
     |                              | pe_out_pk_data__1_ ^ |          | 0.001 |   0.356 |    1.300 | 
     +---------------------------------------------------------------------------------------------+ 
Path 710: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG596_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG596_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG595_S1/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  0.334
= Slack Time                    0.957
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |          |       |   0.007 |    0.964 | 
     | 0/clk_r_REG595_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.326 |   0.334 |    1.290 | 
     | 0/clk_r_REG595_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.334 |    1.290 | 
     | 0/clk_r_REG596_S2                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 711: MET Late External Delay Assertion 
Endpoint:   pe_out_pk_data__5_             (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG59_S3/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.340
= Slack Time                    0.960
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |         Arc          |   Cell   | Delay | Arrival | Required | 
     |                              |                      |          |       |  Time   |   Time   | 
     |------------------------------+----------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG59_S3 | CK ^                 |          |       |   0.005 |    0.966 | 
     | accumulation0/clk_r_REG59_S3 | CK ^ -> Q ^          | DFFQX1TR | 0.334 |   0.339 |    1.300 | 
     |                              | pe_out_pk_data__5_ ^ |          | 0.000 |   0.340 |    1.300 | 
     +---------------------------------------------------------------------------------------------+ 
Path 712: MET Late External Delay Assertion 
Endpoint:   pe_out_pk_data__3_             (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG63_S3/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.339
= Slack Time                    0.961
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |         Arc          |   Cell   | Delay | Arrival | Required | 
     |                              |                      |          |       |  Time   |   Time   | 
     |------------------------------+----------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG63_S3 | CK ^                 |          |       |   0.005 |    0.966 | 
     | accumulation0/clk_r_REG63_S3 | CK ^ -> Q ^          | DFFQX1TR | 0.333 |   0.339 |    1.300 | 
     |                              | pe_out_pk_data__3_ ^ |          | 0.000 |   0.339 |    1.300 | 
     +---------------------------------------------------------------------------------------------+ 
Path 713: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG260_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG260_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG259_S1/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  0.321
= Slack Time                    0.970
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |          |       |   0.007 |    0.976 | 
     | 0/clk_r_REG259_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.314 |   0.320 |    1.290 | 
     | 0/clk_r_REG259_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.321 |    1.290 | 
     | 0/clk_r_REG260_S2                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 714: MET Late External Delay Assertion 
Endpoint:   pe_out_pk_data__4_             (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG61_S3/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.330
= Slack Time                    0.970
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |         Arc          |   Cell   | Delay | Arrival | Required | 
     |                              |                      |          |       |  Time   |   Time   | 
     |------------------------------+----------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG61_S3 | CK ^                 |          |       |   0.005 |    0.976 | 
     | accumulation0/clk_r_REG61_S3 | CK ^ -> Q ^          | DFFQX1TR | 0.324 |   0.329 |    1.300 | 
     |                              | pe_out_pk_data__4_ ^ |          | 0.000 |   0.330 |    1.300 | 
     +---------------------------------------------------------------------------------------------+ 
Path 715: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG764_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG764_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG763_S1/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.289
- Arrival Time                  0.315
= Slack Time                    0.973
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |          |       |   0.004 |    0.977 | 
     | 0/clk_r_REG763_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.311 |   0.315 |    1.288 | 
     | 0/clk_r_REG763_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.315 |    1.289 | 
     | 0/clk_r_REG764_S2                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 716: MET Late External Delay Assertion 
Endpoint:   pe_out_pk_PE_state__2_         (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG50_S2/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.324
= Slack Time                    0.976
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |           Arc            |   Cell   | Delay | Arrival | Required | 
     |                              |                          |          |       |  Time   |   Time   | 
     |------------------------------+--------------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG50_S2 | CK ^                     |          |       |   0.005 |    0.982 | 
     | accumulation0/clk_r_REG50_S2 | CK ^ -> Q ^              | DFFQX1TR | 0.318 |   0.323 |    1.300 | 
     |                              | pe_out_pk_PE_state__2_ ^ |          | 0.000 |   0.324 |    1.300 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 717: MET Late External Delay Assertion 
Endpoint:   pe_out_pk_data__6_             (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG57_S3/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.321
= Slack Time                    0.979
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |         Arc          |   Cell   | Delay | Arrival | Required | 
     |                              |                      |          |       |  Time   |   Time   | 
     |------------------------------+----------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG57_S3 | CK ^                 |          |       |   0.005 |    0.984 | 
     | accumulation0/clk_r_REG57_S3 | CK ^ -> Q ^          | DFFQX1TR | 0.316 |   0.321 |    1.300 | 
     |                              | pe_out_pk_data__6_ ^ |          | 0.000 |   0.321 |    1.300 | 
     +---------------------------------------------------------------------------------------------+ 
Path 718: MET Late External Delay Assertion 
Endpoint:   pe_out_pk_PE_state__1_         (v) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG68_S2/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.317
= Slack Time                    0.983
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |           Arc            |   Cell   | Delay | Arrival | Required | 
     |                              |                          |          |       |  Time   |   Time   | 
     |------------------------------+--------------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG68_S2 | CK ^                     |          |       |   0.005 |    0.988 | 
     | accumulation0/clk_r_REG68_S2 | CK ^ -> Q v              | DFFQX1TR | 0.312 |   0.317 |    1.300 | 
     |                              | pe_out_pk_PE_state__1_ v |          | 0.000 |   0.317 |    1.300 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 719: MET Late External Delay Assertion 
Endpoint:   pe_out_pk_data__7_             (v) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG55_S3/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.315
= Slack Time                    0.985
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |         Arc          |   Cell   | Delay | Arrival | Required | 
     |                              |                      |          |       |  Time   |   Time   | 
     |------------------------------+----------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG55_S3 | CK ^                 |          |       |   0.005 |    0.990 | 
     | accumulation0/clk_r_REG55_S3 | CK ^ -> Q v          | DFFQX1TR | 0.310 |   0.315 |    1.300 | 
     |                              | pe_out_pk_data__7_ v |          | 0.000 |   0.315 |    1.300 | 
     +---------------------------------------------------------------------------------------------+ 
Path 720: MET Late External Delay Assertion 
Endpoint:   pe_out_pk_PE_state__0_         (v) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG70_S2/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.315
= Slack Time                    0.985
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |           Arc            |   Cell   | Delay | Arrival | Required | 
     |                              |                          |          |       |  Time   |   Time   | 
     |------------------------------+--------------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG70_S2 | CK ^                     |          |       |   0.005 |    0.990 | 
     | accumulation0/clk_r_REG70_S2 | CK ^ -> Q v              | DFFQX1TR | 0.310 |   0.315 |    1.300 | 
     |                              | pe_out_pk_PE_state__0_ v |          | 0.000 |   0.315 |    1.300 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 721: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_
REG642_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG642_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.003
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.281
= Slack Time                    1.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                    | reset v    |           |       |   0.129 |    1.147 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR  | 0.083 |   0.212 |    1.229 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/U7          | B v -> Y ^ | NOR2BX1TR | 0.069 |   0.281 |    1.298 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | D ^        | DFFQX1TR  | 0.000 |   0.281 |    1.298 | 
     | 2_S1                                               |            |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 722: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_
REG655_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG655_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  0.280
= Slack Time                    1.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                    | reset v    |           |       |   0.129 |    1.148 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR  | 0.083 |   0.212 |    1.230 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/U5          | B v -> Y ^ | NOR2BX1TR | 0.068 |   0.280 |    1.299 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | D ^        | DFFQX1TR  | 0.000 |   0.280 |    1.299 | 
     | 5_S1                                               |            |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 723: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG427_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG427_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG426_S1/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.001
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  0.291
= Slack Time                    1.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |          |       |   0.001 |    1.021 | 
     | 0/clk_r_REG426_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR | 0.290 |   0.291 |    1.311 | 
     | 0/clk_r_REG426_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.291 |    1.311 | 
     | 0/clk_r_REG427_S2                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 724: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_
REG598_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG598_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: reset                                                    (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  0.276
= Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+---------+----------| 
     |                                                    | reset v    |           |       |   0.129 |    1.153 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR  | 0.083 |   0.212 |    1.235 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/U4          | B v -> Y ^ | NOR2BX1TR | 0.064 |   0.276 |    1.299 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG59 | D ^        | DFFQX1TR  | 0.000 |   0.276 |    1.299 | 
     | 8_S1                                               |            |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 725: MET Setup Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG259_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG259_S1/
D (^) checked with  leading edge of 'clk'
Beginpoint: reset                                                               
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.266
= Slack Time                    1.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |            |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------+-------+---------+----------| 
     |                                                    | reset ^    |          |       |   0.164 |    1.197 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^ | BUFX16TR | 0.095 |   0.259 |    1.292 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^        | DFFQX1TR | 0.008 |   0.266 |    1.300 | 
     | 0/clk_r_REG259_S1                                  |            |          |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 726: MET Setup Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG595_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG595_S1/
D (^) checked with  leading edge of 'clk'
Beginpoint: reset                                                               
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.265
= Slack Time                    1.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |            |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------+-------+---------+----------| 
     |                                                    | reset ^    |          |       |   0.164 |    1.201 | 
     | PLACEDFE_OFC50_reset                               | A ^ -> Y ^ | BUFX16TR | 0.095 |   0.258 |    1.296 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^        | DFFQX1TR | 0.006 |   0.265 |    1.302 | 
     | 0/clk_r_REG595_S1                                  |            |          |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 727: MET Setup Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_
REG653_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG653_S1/D (^) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__2_                                        (^) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.004
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  0.215
= Slack Time                    1.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.117
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__0__2_ ^ |           |       |   0.117 |    1.197 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/U6          | AN ^ -> Y ^         | NOR2BX1TR | 0.099 |   0.215 |    1.296 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | D ^                 | DFFQX1TR  | 0.000 |   0.215 |    1.296 | 
     | 3_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 

