// Seed: 3173623227
module module_0 (
    input uwire id_0,
    input tri id_1,
    output supply1 id_2,
    input tri id_3,
    input tri1 id_4
);
  wire id_6;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd92,
    parameter id_1 = 32'd80
) (
    output wor _id_0,
    input supply1 _id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri0 id_5
    , id_7
);
  initial id_7 += 1'b0;
  logic id_8;
  assign id_7 = id_8;
  logic [id_1 : id_0] id_9 = 1, id_10;
  assign id_8 = id_9;
  logic id_11;
  localparam id_12 = 1'b0 && 1;
  wire id_13, id_14, id_15, id_16;
  logic id_17 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_2,
      id_3,
      id_3
  );
endmodule
