library ieee;
use ieee.std_logic_1164.all;

entity register_16bit is
	port (p_in, set, reset: in std_logic_vector(15 downto 0);
			p_out: out std_logic_vector(15 downto 0);
			clk: in std_logic);
end entity;

architecture arch of register_16bit is

component dff is
	port (d, clock, set, reset:in std_logic;
			q: out std_logic);
end component;

begin
	dff1: dff port map(d => p_in(0), )