

================================================================
== Vitis HLS Report for 'object_detect_nnbw'
================================================================
* Date:           Thu May  1 18:22:55 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        object_detect_nnbw
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min  | max |   Type  |
    +---------+---------+----------+----------+-------+-----+---------+
    |    32833|        ?|  0.328 ms|         ?|  32834|    ?|       no|
    +---------+---------+----------+----------+-------+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-------+----------------------+------------------------------------------------+
        |                                                                        |                                                             |  Latency (cycles) |   Latency (absolute)  |           Interval           |                    Pipeline                    |
        |                                Instance                                |                            Module                           |   min   |   max   |    min    |    max    |  min  |          max         |                      Type                      |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-------+----------------------+------------------------------------------------+
        |grp_object_detect_nnbw_Pipeline_1_fu_324                                |object_detect_nnbw_Pipeline_1                                |        3|        ?|  30.000 ns|          ?|      1|  -9223372036854775808|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333  |object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2  |    32774|    32774|   0.328 ms|   0.328 ms|  32769|                 32769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374                  |object_detect_nnbw_Pipeline_VITIS_LOOP_54_3                  |       40|       40|   0.400 us|   0.400 us|      5|                     5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_object_detect_nnbw_Pipeline_4_fu_478                                |object_detect_nnbw_Pipeline_4                                |        6|        6|  60.000 ns|  60.000 ns|      5|                     5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-------+----------------------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     43|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       35|   33|    4645|   2983|    -|
|Memory           |        1|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    293|    -|
|Register         |        -|    -|     313|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       36|   33|    4958|   3319|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       12|   15|       4|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |                                Instance                                |                            Module                           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                         |control_s_axi                                                |        0|   0|   214|   360|    0|
    |gmem_m_axi_U                                                            |gmem_m_axi                                                   |        3|   0|   851|   825|    0|
    |grp_object_detect_nnbw_Pipeline_1_fu_324                                |object_detect_nnbw_Pipeline_1                                |        0|   0|    43|   100|    0|
    |grp_object_detect_nnbw_Pipeline_4_fu_478                                |object_detect_nnbw_Pipeline_4                                |        0|   0|    22|    93|    0|
    |grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333  |object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2  |       32|   1|  1633|  1331|    0|
    |grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374                  |object_detect_nnbw_Pipeline_VITIS_LOOP_54_3                  |        0|  32|  1882|   274|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                   |                                                             |       35|  33|  4645|  2983|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_input_U  |local_input_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |        1|  0|   0|    0|  1024|   16|     1|        16384|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state11_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln34_fu_489_p2               |      icmp|   0|  0|  39|          32|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  43|          34|           3|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  113|         23|    1|         23|
    |gmem_0_ARADDR         |   14|          3|   64|        192|
    |gmem_0_ARLEN          |   14|          3|   32|         96|
    |gmem_0_ARVALID        |   14|          3|    1|          3|
    |gmem_0_AWADDR         |   14|          3|   64|        192|
    |gmem_0_AWLEN          |   14|          3|   32|         96|
    |gmem_0_AWVALID        |   14|          3|    1|          3|
    |gmem_0_BREADY         |   14|          3|    1|          3|
    |gmem_0_RREADY         |    9|          2|    1|          2|
    |gmem_0_WVALID         |    9|          2|    1|          2|
    |gmem_blk_n_AR         |    9|          2|    1|          2|
    |gmem_blk_n_AW         |    9|          2|    1|          2|
    |gmem_blk_n_B          |    9|          2|    1|          2|
    |local_input_address0  |   14|          3|   10|         30|
    |local_input_ce0       |   14|          3|    1|          3|
    |local_input_we0       |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  293|         62|  213|        653|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                            |  22|   0|   22|          0|
    |grp_object_detect_nnbw_Pipeline_1_fu_324_ap_start_reg                                |   1|   0|    1|          0|
    |grp_object_detect_nnbw_Pipeline_4_fu_478_ap_start_reg                                |   1|   0|    1|          0|
    |grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333_ap_start_reg  |   1|   0|    1|          0|
    |grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374_ap_start_reg                  |   1|   0|    1|          0|
    |icmp_ln34_reg_918                                                                    |   1|   0|    1|          0|
    |input_r_read_reg_697                                                                 |  64|   0|   64|          0|
    |length_r_read_reg_686                                                                |  32|   0|   32|          0|
    |output_r_read_reg_692                                                                |  64|   0|   64|          0|
    |p_cast_reg_927                                                                       |  63|   0|   63|          0|
    |trunc_ln1_reg_937                                                                    |  63|   0|   63|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                | 313|   0|  313|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|             control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|             control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|             control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|             control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|             control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|             control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|             control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  object_detect_nnbw|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  object_detect_nnbw|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  object_detect_nnbw|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|                gmem|       pointer|
+-----------------------+-----+-----+------------+--------------------+--------------+

