

================================================================
== Vitis HLS Report for 'buffer_store_1'
================================================================
* Date:           Tue May 18 19:50:53 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hotspot_5_kernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |        1|     2119| 3.333 ns | 7.063 us |    1|  2119|   none  |
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2095_3  |     2049|     2049|         3|          1|          1|  2048|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      113|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      375|    -|
|Register             |        -|     -|      658|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      658|      488|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_fu_367_p2            |     +    |   0|  0|  71|          64|          64|
    |i_3_fu_399_p2              |     +    |   0|  0|  19|          12|           1|
    |ap_block_pp0_stage0_11001  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state5_io         |    and   |   0|  0|   2|           1|           1|
    |ap_block_state73           |    and   |   0|  0|   2|           1|           1|
    |icmp_ln2095_fu_393_p2      |   icmp   |   0|  0|  13|          12|          13|
    |ap_enable_pp0              |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 113|          94|          84|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  321|         72|    1|         72|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |    9|          2|    1|          2|
    |i_reg_344                |    9|          2|   12|         24|
    |result1_blk_n_AW         |    9|          2|    1|          2|
    |result1_blk_n_B          |    9|          2|    1|          2|
    |result1_blk_n_W          |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  375|         84|   18|        106|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  71|   0|   71|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |i_reg_344                          |  12|   0|   12|          0|
    |icmp_ln2095_reg_525                |   1|   0|    1|          0|
    |icmp_ln2095_reg_525_pp0_iter1_reg  |   1|   0|    1|          0|
    |result_src_0_load_reg_614          |  32|   0|   32|          0|
    |result_src_10_load_reg_664         |  32|   0|   32|          0|
    |result_src_11_load_reg_669         |  32|   0|   32|          0|
    |result_src_12_load_reg_674         |  32|   0|   32|          0|
    |result_src_13_load_reg_679         |  32|   0|   32|          0|
    |result_src_14_load_reg_684         |  32|   0|   32|          0|
    |result_src_15_load_reg_689         |  32|   0|   32|          0|
    |result_src_1_load_reg_619          |  32|   0|   32|          0|
    |result_src_2_load_reg_624          |  32|   0|   32|          0|
    |result_src_3_load_reg_629          |  32|   0|   32|          0|
    |result_src_4_load_reg_634          |  32|   0|   32|          0|
    |result_src_5_load_reg_639          |  32|   0|   32|          0|
    |result_src_6_load_reg_644          |  32|   0|   32|          0|
    |result_src_7_load_reg_649          |  32|   0|   32|          0|
    |result_src_8_load_reg_654          |  32|   0|   32|          0|
    |result_src_9_load_reg_659          |  32|   0|   32|          0|
    |trunc_ln_reg_514                   |  58|   0|   58|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 658|   0|  658|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | buffer_store.1 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | buffer_store.1 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | buffer_store.1 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | buffer_store.1 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | buffer_store.1 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | buffer_store.1 | return value |
|m_axi_result1_AWVALID   | out |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_AWREADY   |  in |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_AWADDR    | out |   64|    m_axi   |     result1    |    pointer   |
|m_axi_result1_AWID      | out |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_AWLEN     | out |   32|    m_axi   |     result1    |    pointer   |
|m_axi_result1_AWSIZE    | out |    3|    m_axi   |     result1    |    pointer   |
|m_axi_result1_AWBURST   | out |    2|    m_axi   |     result1    |    pointer   |
|m_axi_result1_AWLOCK    | out |    2|    m_axi   |     result1    |    pointer   |
|m_axi_result1_AWCACHE   | out |    4|    m_axi   |     result1    |    pointer   |
|m_axi_result1_AWPROT    | out |    3|    m_axi   |     result1    |    pointer   |
|m_axi_result1_AWQOS     | out |    4|    m_axi   |     result1    |    pointer   |
|m_axi_result1_AWREGION  | out |    4|    m_axi   |     result1    |    pointer   |
|m_axi_result1_AWUSER    | out |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_WVALID    | out |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_WREADY    |  in |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_WDATA     | out |  512|    m_axi   |     result1    |    pointer   |
|m_axi_result1_WSTRB     | out |   64|    m_axi   |     result1    |    pointer   |
|m_axi_result1_WLAST     | out |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_WID       | out |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_WUSER     | out |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_ARVALID   | out |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_ARREADY   |  in |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_ARADDR    | out |   64|    m_axi   |     result1    |    pointer   |
|m_axi_result1_ARID      | out |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_ARLEN     | out |   32|    m_axi   |     result1    |    pointer   |
|m_axi_result1_ARSIZE    | out |    3|    m_axi   |     result1    |    pointer   |
|m_axi_result1_ARBURST   | out |    2|    m_axi   |     result1    |    pointer   |
|m_axi_result1_ARLOCK    | out |    2|    m_axi   |     result1    |    pointer   |
|m_axi_result1_ARCACHE   | out |    4|    m_axi   |     result1    |    pointer   |
|m_axi_result1_ARPROT    | out |    3|    m_axi   |     result1    |    pointer   |
|m_axi_result1_ARQOS     | out |    4|    m_axi   |     result1    |    pointer   |
|m_axi_result1_ARREGION  | out |    4|    m_axi   |     result1    |    pointer   |
|m_axi_result1_ARUSER    | out |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_RVALID    |  in |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_RREADY    | out |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_RDATA     |  in |  512|    m_axi   |     result1    |    pointer   |
|m_axi_result1_RLAST     |  in |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_RID       |  in |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_RUSER     |  in |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_RRESP     |  in |    2|    m_axi   |     result1    |    pointer   |
|m_axi_result1_BVALID    |  in |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_BREADY    | out |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_BRESP     |  in |    2|    m_axi   |     result1    |    pointer   |
|m_axi_result1_BID       |  in |    1|    m_axi   |     result1    |    pointer   |
|m_axi_result1_BUSER     |  in |    1|    m_axi   |     result1    |    pointer   |
|flag                    |  in |    1|   ap_none  |      flag      |    scalar    |
|k                       |  in |    4|   ap_none  |        k       |    scalar    |
|result_dest             |  in |   64|   ap_none  |   result_dest  |    scalar    |
|result_src_0_address0   | out |   11|  ap_memory |  result_src_0  |     array    |
|result_src_0_ce0        | out |    1|  ap_memory |  result_src_0  |     array    |
|result_src_0_q0         |  in |   32|  ap_memory |  result_src_0  |     array    |
|result_src_1_address0   | out |   11|  ap_memory |  result_src_1  |     array    |
|result_src_1_ce0        | out |    1|  ap_memory |  result_src_1  |     array    |
|result_src_1_q0         |  in |   32|  ap_memory |  result_src_1  |     array    |
|result_src_2_address0   | out |   11|  ap_memory |  result_src_2  |     array    |
|result_src_2_ce0        | out |    1|  ap_memory |  result_src_2  |     array    |
|result_src_2_q0         |  in |   32|  ap_memory |  result_src_2  |     array    |
|result_src_3_address0   | out |   11|  ap_memory |  result_src_3  |     array    |
|result_src_3_ce0        | out |    1|  ap_memory |  result_src_3  |     array    |
|result_src_3_q0         |  in |   32|  ap_memory |  result_src_3  |     array    |
|result_src_4_address0   | out |   11|  ap_memory |  result_src_4  |     array    |
|result_src_4_ce0        | out |    1|  ap_memory |  result_src_4  |     array    |
|result_src_4_q0         |  in |   32|  ap_memory |  result_src_4  |     array    |
|result_src_5_address0   | out |   11|  ap_memory |  result_src_5  |     array    |
|result_src_5_ce0        | out |    1|  ap_memory |  result_src_5  |     array    |
|result_src_5_q0         |  in |   32|  ap_memory |  result_src_5  |     array    |
|result_src_6_address0   | out |   11|  ap_memory |  result_src_6  |     array    |
|result_src_6_ce0        | out |    1|  ap_memory |  result_src_6  |     array    |
|result_src_6_q0         |  in |   32|  ap_memory |  result_src_6  |     array    |
|result_src_7_address0   | out |   11|  ap_memory |  result_src_7  |     array    |
|result_src_7_ce0        | out |    1|  ap_memory |  result_src_7  |     array    |
|result_src_7_q0         |  in |   32|  ap_memory |  result_src_7  |     array    |
|result_src_8_address0   | out |   11|  ap_memory |  result_src_8  |     array    |
|result_src_8_ce0        | out |    1|  ap_memory |  result_src_8  |     array    |
|result_src_8_q0         |  in |   32|  ap_memory |  result_src_8  |     array    |
|result_src_9_address0   | out |   11|  ap_memory |  result_src_9  |     array    |
|result_src_9_ce0        | out |    1|  ap_memory |  result_src_9  |     array    |
|result_src_9_q0         |  in |   32|  ap_memory |  result_src_9  |     array    |
|result_src_10_address0  | out |   11|  ap_memory |  result_src_10 |     array    |
|result_src_10_ce0       | out |    1|  ap_memory |  result_src_10 |     array    |
|result_src_10_q0        |  in |   32|  ap_memory |  result_src_10 |     array    |
|result_src_11_address0  | out |   11|  ap_memory |  result_src_11 |     array    |
|result_src_11_ce0       | out |    1|  ap_memory |  result_src_11 |     array    |
|result_src_11_q0        |  in |   32|  ap_memory |  result_src_11 |     array    |
|result_src_12_address0  | out |   11|  ap_memory |  result_src_12 |     array    |
|result_src_12_ce0       | out |    1|  ap_memory |  result_src_12 |     array    |
|result_src_12_q0        |  in |   32|  ap_memory |  result_src_12 |     array    |
|result_src_13_address0  | out |   11|  ap_memory |  result_src_13 |     array    |
|result_src_13_ce0       | out |    1|  ap_memory |  result_src_13 |     array    |
|result_src_13_q0        |  in |   32|  ap_memory |  result_src_13 |     array    |
|result_src_14_address0  | out |   11|  ap_memory |  result_src_14 |     array    |
|result_src_14_ce0       | out |    1|  ap_memory |  result_src_14 |     array    |
|result_src_14_q0        |  in |   32|  ap_memory |  result_src_14 |     array    |
|result_src_15_address0  | out |   11|  ap_memory |  result_src_15 |     array    |
|result_src_15_ce0       | out |    1|  ap_memory |  result_src_15 |     array    |
|result_src_15_q0        |  in |   32|  ap_memory |  result_src_15 |     array    |
+------------------------+-----+-----+------------+----------------+--------------+

