{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731632800657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731632800657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 08:06:40 2024 " "Processing started: Fri Nov 15 08:06:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731632800657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731632800657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map factorial -c factorial --generate_functional_sim_netlist " "Command: quartus_map factorial -c factorial --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731632800657 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731632800894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux21 " "Found entity 1: Mux21" {  } { { "Mux21.v" "" { Text "C:/CE118/BTL_factorial/Mux21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731632800925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731632800925 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(17) " "Verilog HDL warning at RegisterFile.v(17): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1731632800925 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(18) " "Verilog HDL warning at RegisterFile.v(18): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1731632800925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731632800925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731632800925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/CE118/BTL_factorial/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731632800925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731632800925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "C:/CE118/BTL_factorial/Comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731632800925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731632800925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731632800925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731632800925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "factorial.v 1 1 " "Found 1 design units, including 1 entities, in source file factorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 factorial " "Found entity 1: factorial" {  } { { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731632800941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731632800941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register8Bit " "Found entity 1: Register8Bit" {  } { { "Register8Bit.v" "" { Text "C:/CE118/BTL_factorial/Register8Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731632800941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731632800941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "Data_Path.v" "" { Text "C:/CE118/BTL_factorial/Data_Path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731632800941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731632800941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file add16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add16bit " "Found entity 1: add16bit" {  } { { "add16bit.v" "" { Text "C:/CE118/BTL_factorial/add16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731632800948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731632800948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file multi16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi16bit " "Found entity 1: multi16bit" {  } { { "multi16bit.v" "" { Text "C:/CE118/BTL_factorial/multi16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731632800948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731632800948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Register16.v(21) " "Verilog HDL warning at Register16.v(21): extended using \"x\" or \"z\"" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1731632800948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Register16.v(22) " "Verilog HDL warning at Register16.v(22): extended using \"x\" or \"z\"" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1731632800948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.v 1 1 " "Found 1 design units, including 1 entities, in source file register16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731632800948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731632800948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "mux3to1.v" "" { Text "C:/CE118/BTL_factorial/mux3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731632800948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731632800948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_ss.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_ss.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_ss " "Found entity 1: datapath_ss" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731632800948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731632800948 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAA1 datapath_ss.v(35) " "Verilog HDL Implicit Net warning at datapath_ss.v(35): created implicit net for \"RAA1\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632800957 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAA2 datapath_ss.v(36) " "Verilog HDL Implicit Net warning at datapath_ss.v(36): created implicit net for \"RAA2\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632800957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "factorial " "Elaborating entity \"factorial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731632800973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Path Data_Path:datapath " "Elaborating entity \"Data_Path\" for hierarchy \"Data_Path:datapath\"" {  } { { "factorial.v" "datapath" { Text "C:/CE118/BTL_factorial/factorial.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632800982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21 Data_Path:datapath\|Mux21:mux_inst " "Elaborating entity \"Mux21\" for hierarchy \"Data_Path:datapath\|Mux21:mux_inst\"" {  } { { "Data_Path.v" "mux_inst" { Text "C:/CE118/BTL_factorial/Data_Path.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632800989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Data_Path:datapath\|RegisterFile:reg_inst " "Elaborating entity \"RegisterFile\" for hierarchy \"Data_Path:datapath\|RegisterFile:reg_inst\"" {  } { { "Data_Path.v" "reg_inst" { Text "C:/CE118/BTL_factorial/Data_Path.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632800990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Data_Path:datapath\|ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"Data_Path:datapath\|ALU:alu_inst\"" {  } { { "Data_Path.v" "alu_inst" { Text "C:/CE118/BTL_factorial/Data_Path.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632800990 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.v(13) " "Verilog HDL assignment warning at ALU.v(13): truncated value with size 32 to match size of target (8)" {  } { { "ALU.v" "" { Text "C:/CE118/BTL_factorial/ALU.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731632800990 "|factorial|Data_Path:datapath|ALU:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.v(16) " "Verilog HDL assignment warning at ALU.v(16): truncated value with size 32 to match size of target (8)" {  } { { "ALU.v" "" { Text "C:/CE118/BTL_factorial/ALU.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731632800990 "|factorial|Data_Path:datapath|ALU:alu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8Bit Data_Path:datapath\|Register8Bit:Reg1 " "Elaborating entity \"Register8Bit\" for hierarchy \"Data_Path:datapath\|Register8Bit:Reg1\"" {  } { { "Data_Path.v" "Reg1" { Text "C:/CE118/BTL_factorial/Data_Path.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632800990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Data_Path:datapath\|Comparator:comparator_inst " "Elaborating entity \"Comparator\" for hierarchy \"Data_Path:datapath\|Comparator:comparator_inst\"" {  } { { "Data_Path.v" "comparator_inst" { Text "C:/CE118/BTL_factorial/Data_Path.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632800990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:controller " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:controller\"" {  } { { "factorial.v" "controller" { Text "C:/CE118/BTL_factorial/factorial.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801003 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wa control_unit.v(27) " "Verilog HDL Always Construct warning at control_unit.v(27): inferring latch(es) for variable \"wa\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1731632801004 "|factorial|control_unit:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rea control_unit.v(27) " "Verilog HDL Always Construct warning at control_unit.v(27): inferring latch(es) for variable \"rea\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1731632801004 "|factorial|control_unit:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reb control_unit.v(27) " "Verilog HDL Always Construct warning at control_unit.v(27): inferring latch(es) for variable \"reb\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1731632801004 "|factorial|control_unit:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "raa control_unit.v(27) " "Verilog HDL Always Construct warning at control_unit.v(27): inferring latch(es) for variable \"raa\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1731632801004 "|factorial|control_unit:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rab control_unit.v(27) " "Verilog HDL Always Construct warning at control_unit.v(27): inferring latch(es) for variable \"rab\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1731632801004 "|factorial|control_unit:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_alu control_unit.v(27) " "Verilog HDL Always Construct warning at control_unit.v(27): inferring latch(es) for variable \"Sel_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1731632801005 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_alu\[0\] control_unit.v(27) " "Inferred latch for \"Sel_alu\[0\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731632801005 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_alu\[1\] control_unit.v(27) " "Inferred latch for \"Sel_alu\[1\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731632801005 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_alu\[2\] control_unit.v(27) " "Inferred latch for \"Sel_alu\[2\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731632801005 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rab\[0\] control_unit.v(27) " "Inferred latch for \"rab\[0\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731632801005 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rab\[1\] control_unit.v(27) " "Inferred latch for \"rab\[1\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731632801005 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raa\[0\] control_unit.v(27) " "Inferred latch for \"raa\[0\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731632801005 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raa\[1\] control_unit.v(27) " "Inferred latch for \"raa\[1\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731632801005 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reb control_unit.v(27) " "Inferred latch for \"reb\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731632801005 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rea control_unit.v(27) " "Inferred latch for \"rea\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731632801005 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wa\[0\] control_unit.v(27) " "Inferred latch for \"wa\[0\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731632801005 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wa\[1\] control_unit.v(27) " "Inferred latch for \"wa\[1\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731632801005 "|factorial|control_unit:controller"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile " "RAM logic \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile\" is uninferred due to inappropriate RAM size" {  } { { "RegisterFile.v" "regfile" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1731632801036 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1731632801036 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "25 " "Inferred 25 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Data_Path:datapath\|ALU:alu_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Data_Path:datapath\|ALU:alu_inst\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/CE118/BTL_factorial/ALU.v" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|ALU:alu_inst\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|ALU:alu_inst\|Mux0\"" {  } { { "ALU.v" "Mux0" { Text "C:/CE118/BTL_factorial/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|ALU:alu_inst\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|ALU:alu_inst\|Mux1\"" {  } { { "ALU.v" "Mux1" { Text "C:/CE118/BTL_factorial/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|ALU:alu_inst\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|ALU:alu_inst\|Mux2\"" {  } { { "ALU.v" "Mux2" { Text "C:/CE118/BTL_factorial/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|ALU:alu_inst\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|ALU:alu_inst\|Mux3\"" {  } { { "ALU.v" "Mux3" { Text "C:/CE118/BTL_factorial/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|ALU:alu_inst\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|ALU:alu_inst\|Mux4\"" {  } { { "ALU.v" "Mux4" { Text "C:/CE118/BTL_factorial/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|ALU:alu_inst\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|ALU:alu_inst\|Mux5\"" {  } { { "ALU.v" "Mux5" { Text "C:/CE118/BTL_factorial/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|ALU:alu_inst\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|ALU:alu_inst\|Mux6\"" {  } { { "ALU.v" "Mux6" { Text "C:/CE118/BTL_factorial/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|ALU:alu_inst\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|ALU:alu_inst\|Mux7\"" {  } { { "ALU.v" "Mux7" { Text "C:/CE118/BTL_factorial/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile~32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile~32\"" {  } { { "RegisterFile.v" "regfile~32" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile~33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile~33\"" {  } { { "RegisterFile.v" "regfile~33" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile~34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile~34\"" {  } { { "RegisterFile.v" "regfile~34" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile~35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile~35\"" {  } { { "RegisterFile.v" "regfile~35" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile~36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile~36\"" {  } { { "RegisterFile.v" "regfile~36" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile~37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile~37\"" {  } { { "RegisterFile.v" "regfile~37" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile~38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile~38\"" {  } { { "RegisterFile.v" "regfile~38" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile~39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile~39\"" {  } { { "RegisterFile.v" "regfile~39" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile~40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile~40\"" {  } { { "RegisterFile.v" "regfile~40" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile~41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile~41\"" {  } { { "RegisterFile.v" "regfile~41" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile~42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile~42\"" {  } { { "RegisterFile.v" "regfile~42" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile~43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile~43\"" {  } { { "RegisterFile.v" "regfile~43" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile~44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile~44\"" {  } { { "RegisterFile.v" "regfile~44" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile~45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile~45\"" {  } { { "RegisterFile.v" "regfile~45" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile~46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile~46\"" {  } { { "RegisterFile.v" "regfile~46" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile~47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile~47\"" {  } { { "RegisterFile.v" "regfile~47" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801052 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1731632801052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Path:datapath\|ALU:alu_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Data_Path:datapath\|ALU:alu_inst\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/CE118/BTL_factorial/ALU.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Path:datapath\|ALU:alu_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"Data_Path:datapath\|ALU:alu_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801083 ""}  } { { "ALU.v" "" { Text "C:/CE118/BTL_factorial/ALU.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731632801083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/CE118/BTL_factorial/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731632801146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731632801146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Path:datapath\|ALU:alu_inst\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"Data_Path:datapath\|ALU:alu_inst\|lpm_mux:Mux0\"" {  } { { "ALU.v" "" { Text "C:/CE118/BTL_factorial/ALU.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Path:datapath\|ALU:alu_inst\|lpm_mux:Mux0 " "Instantiated megafunction \"Data_Path:datapath\|ALU:alu_inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801162 ""}  } { { "ALU.v" "" { Text "C:/CE118/BTL_factorial/ALU.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731632801162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "C:/CE118/BTL_factorial/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731632801209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731632801209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Path:datapath\|RegisterFile:reg_inst\|lpm_mux:regfile_rtl_0 " "Elaborated megafunction instantiation \"Data_Path:datapath\|RegisterFile:reg_inst\|lpm_mux:regfile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Path:datapath\|RegisterFile:reg_inst\|lpm_mux:regfile_rtl_0 " "Instantiated megafunction \"Data_Path:datapath\|RegisterFile:reg_inst\|lpm_mux:regfile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801241 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731632801241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/CE118/BTL_factorial/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731632801272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731632801272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Path:datapath\|RegisterFile:reg_inst\|lpm_mux:regfile_rtl_8 " "Elaborated megafunction instantiation \"Data_Path:datapath\|RegisterFile:reg_inst\|lpm_mux:regfile_rtl_8\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731632801304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Path:datapath\|RegisterFile:reg_inst\|lpm_mux:regfile_rtl_8 " "Instantiated megafunction \"Data_Path:datapath\|RegisterFile:reg_inst\|lpm_mux:regfile_rtl_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731632801304 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731632801304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731632801366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 08:06:41 2024 " "Processing ended: Fri Nov 15 08:06:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731632801366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731632801366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731632801366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731632801366 ""}
