-- generated by newgenasym Fri Jun 06 16:19:58 2008

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity bmp15_1 is
    port (    
	\in+\:     IN     STD_LOGIC;    
	\in-\:     IN     STD_LOGIC;    
	OFF:       IN     STD_LOGIC;    
	\out+\:    OUT    STD_LOGIC;    
	\out-\:    OUT    STD_LOGIC);
end bmp15_1;
