$date
	Wed Oct 26 17:22:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module combi_circuit $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#2
1%
#4
0%
1$
#6
1%
#8
0%
0$
1#
#10
1%
#12
0%
1$
#14
1%
#16
0%
0$
0#
1"
#18
1%
#20
0%
1$
#22
1%
#24
1!
0%
0$
1#
#26
0!
1%
#28
0%
1$
#30
1%
#32
