// Seed: 2891839682
module module_0 ();
  logic [-1 : 1 'b0] id_1;
  ;
  always @(posedge (1)) force id_1[1] = id_1[1'b0];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  inout logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_8 = -1, id_9;
  wire [1 : -1] id_10;
  logic id_11;
  assign id_4[1] = 1'b0;
endmodule
