#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1baaf20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bc4260 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1bd6c90 .functor NOT 1, L_0x1c05750, C4<0>, C4<0>, C4<0>;
L_0x1c054e0 .functor XOR 1, L_0x1c05380, L_0x1c05440, C4<0>, C4<0>;
L_0x1c05640 .functor XOR 1, L_0x1c054e0, L_0x1c055a0, C4<0>, C4<0>;
v0x1bfefc0_0 .net *"_ivl_10", 0 0, L_0x1c055a0;  1 drivers
v0x1bff0c0_0 .net *"_ivl_12", 0 0, L_0x1c05640;  1 drivers
v0x1bff1a0_0 .net *"_ivl_2", 0 0, L_0x1c01c50;  1 drivers
v0x1bff260_0 .net *"_ivl_4", 0 0, L_0x1c05380;  1 drivers
v0x1bff340_0 .net *"_ivl_6", 0 0, L_0x1c05440;  1 drivers
v0x1bff470_0 .net *"_ivl_8", 0 0, L_0x1c054e0;  1 drivers
v0x1bff550_0 .net "a", 0 0, v0x1bfad00_0;  1 drivers
v0x1bff5f0_0 .net "b", 0 0, v0x1bfada0_0;  1 drivers
v0x1bff690_0 .net "c", 0 0, v0x1bfae40_0;  1 drivers
v0x1bff730_0 .var "clk", 0 0;
v0x1bff7d0_0 .net "d", 0 0, v0x1bfafb0_0;  1 drivers
v0x1bff870_0 .net "out_dut", 0 0, L_0x1c05050;  1 drivers
v0x1bff910_0 .net "out_ref", 0 0, L_0x1c007d0;  1 drivers
v0x1bff9b0_0 .var/2u "stats1", 159 0;
v0x1bffa50_0 .var/2u "strobe", 0 0;
v0x1bffaf0_0 .net "tb_match", 0 0, L_0x1c05750;  1 drivers
v0x1bffbb0_0 .net "tb_mismatch", 0 0, L_0x1bd6c90;  1 drivers
v0x1bffc70_0 .net "wavedrom_enable", 0 0, v0x1bfb0a0_0;  1 drivers
v0x1bffd10_0 .net "wavedrom_title", 511 0, v0x1bfb140_0;  1 drivers
L_0x1c01c50 .concat [ 1 0 0 0], L_0x1c007d0;
L_0x1c05380 .concat [ 1 0 0 0], L_0x1c007d0;
L_0x1c05440 .concat [ 1 0 0 0], L_0x1c05050;
L_0x1c055a0 .concat [ 1 0 0 0], L_0x1c007d0;
L_0x1c05750 .cmp/eeq 1, L_0x1c01c50, L_0x1c05640;
S_0x1bc43f0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1bc4260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1bc4d00 .functor NOT 1, v0x1bfae40_0, C4<0>, C4<0>, C4<0>;
L_0x1bd7550 .functor NOT 1, v0x1bfada0_0, C4<0>, C4<0>, C4<0>;
L_0x1bfff20 .functor AND 1, L_0x1bc4d00, L_0x1bd7550, C4<1>, C4<1>;
L_0x1bfffc0 .functor NOT 1, v0x1bfafb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c000f0 .functor NOT 1, v0x1bfad00_0, C4<0>, C4<0>, C4<0>;
L_0x1c001f0 .functor AND 1, L_0x1bfffc0, L_0x1c000f0, C4<1>, C4<1>;
L_0x1c002d0 .functor OR 1, L_0x1bfff20, L_0x1c001f0, C4<0>, C4<0>;
L_0x1c00390 .functor AND 1, v0x1bfad00_0, v0x1bfae40_0, C4<1>, C4<1>;
L_0x1c00450 .functor AND 1, L_0x1c00390, v0x1bfafb0_0, C4<1>, C4<1>;
L_0x1c00510 .functor OR 1, L_0x1c002d0, L_0x1c00450, C4<0>, C4<0>;
L_0x1c00680 .functor AND 1, v0x1bfada0_0, v0x1bfae40_0, C4<1>, C4<1>;
L_0x1c006f0 .functor AND 1, L_0x1c00680, v0x1bfafb0_0, C4<1>, C4<1>;
L_0x1c007d0 .functor OR 1, L_0x1c00510, L_0x1c006f0, C4<0>, C4<0>;
v0x1bd6f00_0 .net *"_ivl_0", 0 0, L_0x1bc4d00;  1 drivers
v0x1bd6fa0_0 .net *"_ivl_10", 0 0, L_0x1c001f0;  1 drivers
v0x1bf94f0_0 .net *"_ivl_12", 0 0, L_0x1c002d0;  1 drivers
v0x1bf95b0_0 .net *"_ivl_14", 0 0, L_0x1c00390;  1 drivers
v0x1bf9690_0 .net *"_ivl_16", 0 0, L_0x1c00450;  1 drivers
v0x1bf97c0_0 .net *"_ivl_18", 0 0, L_0x1c00510;  1 drivers
v0x1bf98a0_0 .net *"_ivl_2", 0 0, L_0x1bd7550;  1 drivers
v0x1bf9980_0 .net *"_ivl_20", 0 0, L_0x1c00680;  1 drivers
v0x1bf9a60_0 .net *"_ivl_22", 0 0, L_0x1c006f0;  1 drivers
v0x1bf9b40_0 .net *"_ivl_4", 0 0, L_0x1bfff20;  1 drivers
v0x1bf9c20_0 .net *"_ivl_6", 0 0, L_0x1bfffc0;  1 drivers
v0x1bf9d00_0 .net *"_ivl_8", 0 0, L_0x1c000f0;  1 drivers
v0x1bf9de0_0 .net "a", 0 0, v0x1bfad00_0;  alias, 1 drivers
v0x1bf9ea0_0 .net "b", 0 0, v0x1bfada0_0;  alias, 1 drivers
v0x1bf9f60_0 .net "c", 0 0, v0x1bfae40_0;  alias, 1 drivers
v0x1bfa020_0 .net "d", 0 0, v0x1bfafb0_0;  alias, 1 drivers
v0x1bfa0e0_0 .net "out", 0 0, L_0x1c007d0;  alias, 1 drivers
S_0x1bfa240 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1bc4260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1bfad00_0 .var "a", 0 0;
v0x1bfada0_0 .var "b", 0 0;
v0x1bfae40_0 .var "c", 0 0;
v0x1bfaf10_0 .net "clk", 0 0, v0x1bff730_0;  1 drivers
v0x1bfafb0_0 .var "d", 0 0;
v0x1bfb0a0_0 .var "wavedrom_enable", 0 0;
v0x1bfb140_0 .var "wavedrom_title", 511 0;
S_0x1bfa4e0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1bfa240;
 .timescale -12 -12;
v0x1bfa740_0 .var/2s "count", 31 0;
E_0x1bbf140/0 .event negedge, v0x1bfaf10_0;
E_0x1bbf140/1 .event posedge, v0x1bfaf10_0;
E_0x1bbf140 .event/or E_0x1bbf140/0, E_0x1bbf140/1;
E_0x1bbf390 .event negedge, v0x1bfaf10_0;
E_0x1ba79f0 .event posedge, v0x1bfaf10_0;
S_0x1bfa840 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1bfa240;
 .timescale -12 -12;
v0x1bfaa40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bfab20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1bfa240;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bfb2a0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1bc4260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1c00930 .functor NOT 1, v0x1bfada0_0, C4<0>, C4<0>, C4<0>;
L_0x1c009a0 .functor AND 1, v0x1bfad00_0, L_0x1c00930, C4<1>, C4<1>;
L_0x1c00a80 .functor AND 1, L_0x1c009a0, v0x1bfae40_0, C4<1>, C4<1>;
L_0x1c00b40 .functor AND 1, L_0x1c00a80, v0x1bfafb0_0, C4<1>, C4<1>;
L_0x1c00c30 .functor NOT 1, v0x1bfad00_0, C4<0>, C4<0>, C4<0>;
L_0x1c00ca0 .functor AND 1, L_0x1c00c30, v0x1bfada0_0, C4<1>, C4<1>;
L_0x1c00da0 .functor NOT 1, v0x1bfae40_0, C4<0>, C4<0>, C4<0>;
L_0x1c00f20 .functor AND 1, L_0x1c00ca0, L_0x1c00da0, C4<1>, C4<1>;
L_0x1c01080 .functor AND 1, L_0x1c00f20, v0x1bfafb0_0, C4<1>, C4<1>;
L_0x1c01250 .functor OR 1, L_0x1c00b40, L_0x1c01080, C4<0>, C4<0>;
L_0x1c013c0 .functor AND 1, v0x1bfad00_0, v0x1bfada0_0, C4<1>, C4<1>;
L_0x1c01650 .functor NOT 1, v0x1bfae40_0, C4<0>, C4<0>, C4<0>;
L_0x1c01730 .functor AND 1, L_0x1c013c0, L_0x1c01650, C4<1>, C4<1>;
L_0x1c017f0 .functor NOT 1, v0x1bfafb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c016c0 .functor AND 1, L_0x1c01730, L_0x1c017f0, C4<1>, C4<1>;
L_0x1c01980 .functor OR 1, L_0x1c01250, L_0x1c016c0, C4<0>, C4<0>;
L_0x1c01b20 .functor NOT 1, v0x1bfada0_0, C4<0>, C4<0>, C4<0>;
L_0x1c01b90 .functor AND 1, v0x1bfad00_0, L_0x1c01b20, C4<1>, C4<1>;
L_0x1c01cf0 .functor NOT 1, v0x1bfae40_0, C4<0>, C4<0>, C4<0>;
L_0x1c01d60 .functor AND 1, L_0x1c01b90, L_0x1c01cf0, C4<1>, C4<1>;
L_0x1c01f20 .functor AND 1, L_0x1c01d60, v0x1bfafb0_0, C4<1>, C4<1>;
L_0x1c01fe0 .functor NOT 1, v0x1bfad00_0, C4<0>, C4<0>, C4<0>;
L_0x1c02110 .functor NOT 1, v0x1bfada0_0, C4<0>, C4<0>, C4<0>;
L_0x1c02180 .functor AND 1, L_0x1c01fe0, L_0x1c02110, C4<1>, C4<1>;
L_0x1c02360 .functor NOT 1, v0x1bfae40_0, C4<0>, C4<0>, C4<0>;
L_0x1c023d0 .functor AND 1, L_0x1c02180, L_0x1c02360, C4<1>, C4<1>;
L_0x1c025c0 .functor AND 1, L_0x1c023d0, v0x1bfafb0_0, C4<1>, C4<1>;
L_0x1c02680 .functor OR 1, L_0x1c01f20, L_0x1c025c0, C4<0>, C4<0>;
L_0x1c02880 .functor NOT 1, v0x1bfad00_0, C4<0>, C4<0>, C4<0>;
L_0x1c028f0 .functor AND 1, L_0x1c02880, v0x1bfada0_0, C4<1>, C4<1>;
L_0x1c02ab0 .functor AND 1, L_0x1c028f0, v0x1bfae40_0, C4<1>, C4<1>;
L_0x1c02b70 .functor AND 1, L_0x1c02ab0, v0x1bfafb0_0, C4<1>, C4<1>;
L_0x1c02d40 .functor OR 1, L_0x1c02680, L_0x1c02b70, C4<0>, C4<0>;
L_0x1c02e50 .functor NOT 1, v0x1bfada0_0, C4<0>, C4<0>, C4<0>;
L_0x1c02fe0 .functor AND 1, v0x1bfad00_0, L_0x1c02e50, C4<1>, C4<1>;
L_0x1c030a0 .functor AND 1, L_0x1c02fe0, v0x1bfae40_0, C4<1>, C4<1>;
L_0x1c03290 .functor AND 1, L_0x1c030a0, v0x1bfafb0_0, C4<1>, C4<1>;
L_0x1c03350 .functor OR 1, L_0x1c02d40, L_0x1c03290, C4<0>, C4<0>;
L_0x1c03160 .functor NOT 1, v0x1bfada0_0, C4<0>, C4<0>, C4<0>;
L_0x1c031d0 .functor AND 1, v0x1bfad00_0, L_0x1c03160, C4<1>, C4<1>;
L_0x1c035b0 .functor AND 1, L_0x1c031d0, v0x1bfae40_0, C4<1>, C4<1>;
L_0x1c03670 .functor NOT 1, v0x1bfafb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c03840 .functor AND 1, L_0x1c035b0, L_0x1c03670, C4<1>, C4<1>;
L_0x1c03950 .functor NOT 1, v0x1bfad00_0, C4<0>, C4<0>, C4<0>;
L_0x1c03b30 .functor NOT 1, v0x1bfada0_0, C4<0>, C4<0>, C4<0>;
L_0x1c03ba0 .functor AND 1, L_0x1c03950, L_0x1c03b30, C4<1>, C4<1>;
L_0x1c03e30 .functor AND 1, L_0x1c03ba0, v0x1bfae40_0, C4<1>, C4<1>;
L_0x1c03ef0 .functor NOT 1, v0x1bfafb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c040f0 .functor AND 1, L_0x1c03e30, L_0x1c03ef0, C4<1>, C4<1>;
L_0x1c04200 .functor OR 1, L_0x1c03840, L_0x1c040f0, C4<0>, C4<0>;
L_0x1c044b0 .functor AND 1, v0x1bfad00_0, v0x1bfada0_0, C4<1>, C4<1>;
L_0x1c04520 .functor AND 1, L_0x1c044b0, v0x1bfae40_0, C4<1>, C4<1>;
L_0x1c049a0 .functor AND 1, L_0x1c04520, v0x1bfafb0_0, C4<1>, C4<1>;
L_0x1c04c70 .functor OR 1, L_0x1c04200, L_0x1c049a0, C4<0>, C4<0>;
L_0x1c04f40 .functor OR 1, L_0x1c01980, L_0x1c03350, C4<0>, C4<0>;
L_0x1c05050 .functor OR 1, L_0x1c04f40, L_0x1c04c70, C4<0>, C4<0>;
v0x1bfb590_0 .net *"_ivl_0", 0 0, L_0x1c00930;  1 drivers
v0x1bfb670_0 .net *"_ivl_10", 0 0, L_0x1c00ca0;  1 drivers
v0x1bfb750_0 .net *"_ivl_100", 0 0, L_0x1c044b0;  1 drivers
v0x1bfb840_0 .net *"_ivl_102", 0 0, L_0x1c04520;  1 drivers
v0x1bfb920_0 .net *"_ivl_104", 0 0, L_0x1c049a0;  1 drivers
v0x1bfba50_0 .net *"_ivl_108", 0 0, L_0x1c04f40;  1 drivers
v0x1bfbb30_0 .net *"_ivl_12", 0 0, L_0x1c00da0;  1 drivers
v0x1bfbc10_0 .net *"_ivl_14", 0 0, L_0x1c00f20;  1 drivers
v0x1bfbcf0_0 .net *"_ivl_16", 0 0, L_0x1c01080;  1 drivers
v0x1bfbdd0_0 .net *"_ivl_18", 0 0, L_0x1c01250;  1 drivers
v0x1bfbeb0_0 .net *"_ivl_2", 0 0, L_0x1c009a0;  1 drivers
v0x1bfbf90_0 .net *"_ivl_20", 0 0, L_0x1c013c0;  1 drivers
v0x1bfc070_0 .net *"_ivl_22", 0 0, L_0x1c01650;  1 drivers
v0x1bfc150_0 .net *"_ivl_24", 0 0, L_0x1c01730;  1 drivers
v0x1bfc230_0 .net *"_ivl_26", 0 0, L_0x1c017f0;  1 drivers
v0x1bfc310_0 .net *"_ivl_28", 0 0, L_0x1c016c0;  1 drivers
v0x1bfc3f0_0 .net *"_ivl_32", 0 0, L_0x1c01b20;  1 drivers
v0x1bfc5e0_0 .net *"_ivl_34", 0 0, L_0x1c01b90;  1 drivers
v0x1bfc6c0_0 .net *"_ivl_36", 0 0, L_0x1c01cf0;  1 drivers
v0x1bfc7a0_0 .net *"_ivl_38", 0 0, L_0x1c01d60;  1 drivers
v0x1bfc880_0 .net *"_ivl_4", 0 0, L_0x1c00a80;  1 drivers
v0x1bfc960_0 .net *"_ivl_40", 0 0, L_0x1c01f20;  1 drivers
v0x1bfca40_0 .net *"_ivl_42", 0 0, L_0x1c01fe0;  1 drivers
v0x1bfcb20_0 .net *"_ivl_44", 0 0, L_0x1c02110;  1 drivers
v0x1bfcc00_0 .net *"_ivl_46", 0 0, L_0x1c02180;  1 drivers
v0x1bfcce0_0 .net *"_ivl_48", 0 0, L_0x1c02360;  1 drivers
v0x1bfcdc0_0 .net *"_ivl_50", 0 0, L_0x1c023d0;  1 drivers
v0x1bfcea0_0 .net *"_ivl_52", 0 0, L_0x1c025c0;  1 drivers
v0x1bfcf80_0 .net *"_ivl_54", 0 0, L_0x1c02680;  1 drivers
v0x1bfd060_0 .net *"_ivl_56", 0 0, L_0x1c02880;  1 drivers
v0x1bfd140_0 .net *"_ivl_58", 0 0, L_0x1c028f0;  1 drivers
v0x1bfd220_0 .net *"_ivl_6", 0 0, L_0x1c00b40;  1 drivers
v0x1bfd300_0 .net *"_ivl_60", 0 0, L_0x1c02ab0;  1 drivers
v0x1bfd5f0_0 .net *"_ivl_62", 0 0, L_0x1c02b70;  1 drivers
v0x1bfd6d0_0 .net *"_ivl_64", 0 0, L_0x1c02d40;  1 drivers
v0x1bfd7b0_0 .net *"_ivl_66", 0 0, L_0x1c02e50;  1 drivers
v0x1bfd890_0 .net *"_ivl_68", 0 0, L_0x1c02fe0;  1 drivers
v0x1bfd970_0 .net *"_ivl_70", 0 0, L_0x1c030a0;  1 drivers
v0x1bfda50_0 .net *"_ivl_72", 0 0, L_0x1c03290;  1 drivers
v0x1bfdb30_0 .net *"_ivl_76", 0 0, L_0x1c03160;  1 drivers
v0x1bfdc10_0 .net *"_ivl_78", 0 0, L_0x1c031d0;  1 drivers
v0x1bfdcf0_0 .net *"_ivl_8", 0 0, L_0x1c00c30;  1 drivers
v0x1bfddd0_0 .net *"_ivl_80", 0 0, L_0x1c035b0;  1 drivers
v0x1bfdeb0_0 .net *"_ivl_82", 0 0, L_0x1c03670;  1 drivers
v0x1bfdf90_0 .net *"_ivl_84", 0 0, L_0x1c03840;  1 drivers
v0x1bfe070_0 .net *"_ivl_86", 0 0, L_0x1c03950;  1 drivers
v0x1bfe150_0 .net *"_ivl_88", 0 0, L_0x1c03b30;  1 drivers
v0x1bfe230_0 .net *"_ivl_90", 0 0, L_0x1c03ba0;  1 drivers
v0x1bfe310_0 .net *"_ivl_92", 0 0, L_0x1c03e30;  1 drivers
v0x1bfe3f0_0 .net *"_ivl_94", 0 0, L_0x1c03ef0;  1 drivers
v0x1bfe4d0_0 .net *"_ivl_96", 0 0, L_0x1c040f0;  1 drivers
v0x1bfe5b0_0 .net *"_ivl_98", 0 0, L_0x1c04200;  1 drivers
v0x1bfe690_0 .net "a", 0 0, v0x1bfad00_0;  alias, 1 drivers
v0x1bfe730_0 .net "b", 0 0, v0x1bfada0_0;  alias, 1 drivers
v0x1bfe820_0 .net "c", 0 0, v0x1bfae40_0;  alias, 1 drivers
v0x1bfe910_0 .net "d", 0 0, v0x1bfafb0_0;  alias, 1 drivers
v0x1bfea00_0 .net "out", 0 0, L_0x1c05050;  alias, 1 drivers
v0x1bfeac0_0 .net "w1", 0 0, L_0x1c01980;  1 drivers
v0x1bfeb80_0 .net "w2", 0 0, L_0x1c03350;  1 drivers
v0x1bfec40_0 .net "w3", 0 0, L_0x1c04c70;  1 drivers
S_0x1bfeda0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1bc4260;
 .timescale -12 -12;
E_0x1bbeee0 .event anyedge, v0x1bffa50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bffa50_0;
    %nor/r;
    %assign/vec4 v0x1bffa50_0, 0;
    %wait E_0x1bbeee0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bfa240;
T_3 ;
    %fork t_1, S_0x1bfa4e0;
    %jmp t_0;
    .scope S_0x1bfa4e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bfa740_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bfafb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfae40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfada0_0, 0;
    %assign/vec4 v0x1bfad00_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ba79f0;
    %load/vec4 v0x1bfa740_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1bfa740_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bfafb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfae40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfada0_0, 0;
    %assign/vec4 v0x1bfad00_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1bbf390;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1bfab20;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bbf140;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1bfad00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfae40_0, 0;
    %assign/vec4 v0x1bfafb0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1bfa240;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1bc4260;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bff730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bffa50_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1bc4260;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bff730_0;
    %inv;
    %store/vec4 v0x1bff730_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1bc4260;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bfaf10_0, v0x1bffbb0_0, v0x1bff550_0, v0x1bff5f0_0, v0x1bff690_0, v0x1bff7d0_0, v0x1bff910_0, v0x1bff870_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1bc4260;
T_7 ;
    %load/vec4 v0x1bff9b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1bff9b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bff9b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1bff9b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bff9b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bff9b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bff9b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1bc4260;
T_8 ;
    %wait E_0x1bbf140;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bff9b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bff9b0_0, 4, 32;
    %load/vec4 v0x1bffaf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1bff9b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bff9b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bff9b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bff9b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1bff910_0;
    %load/vec4 v0x1bff910_0;
    %load/vec4 v0x1bff870_0;
    %xor;
    %load/vec4 v0x1bff910_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1bff9b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bff9b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1bff9b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bff9b0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/kmap2/iter0/response0/top_module.sv";
