`timescale 1ns/10ps
module test;
	reg load,clk,en,clrn;
	reg [3:0] Da;
	reg [2:0] Db;
	wire Co;
	wire [3:0] qa;
	wire [2:0] qb;

 // Instantiate the VHDL shift_register design
    s1111442_lab09 DUT (
        .load(load), .clk(clk), .en(en), .clrn(clrn),
        .Da(Da), .Db(Db), .Co(Co), .qa(qa), .qb(qb)
    );

	always #25 clk = ~clk;
    initial begin
        // Initialize inputs
        load = 1;
        clk = 0;
        en = 1;
        clrn = 0;
        Da = 0111;
        Db = 101;
        
		#50 
		load = ~load;
		#250
		en = 0;
		#100
		en = 1;
		#300
		clrn = 1;
		#100
		clrn = 0;
    end
endmodule