// Seed: 1099394119
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input id_5,
    output id_6,
    input logic id_7,
    output id_8,
    output id_9
);
  logic id_10 = 1;
  logic id_11 = 1'b0 ? id_5 : id_10;
  type_17(
      {1, id_7}, id_8, id_8
  );
endmodule
