Found 1 solution(s) in ../model_2/myproject_prj/myproject_prj.
Reports for solution "solution1":

C SIMULATION RESULT:
INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
INFO: Unable to open input/predictions file, using default input.
0.900391 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************

SYNTHESIS REPORT:
================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Oct 18 13:28:48 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.122|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   15|   15|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----+-----+-----+-----+----------+
        |                                                                                           |                                                                                 |  Latency  |  Interval | Pipeline |
        |                                          Instance                                         |                                      Module                                     | min | max | min | max |   Type   |
        +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----+-----+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_55        |dense_latency_ap_fixed_ap_fixed_config4_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0        |    3|    3|    1|    1| function |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_91  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0  |    1|    1|    1|    1| function |
        |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_97                |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s                      |    0|    0|    1|    1| function |
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_133               |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0                |    2|    2|    1|    1| function |
        |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_153               |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s                      |    0|    0|    1|    1| function |
        |grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_173               |sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s                |    2|    2|    1|    1| function |
        +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       6|
|FIFO             |        -|      -|       -|       -|
|Instance         |        1|    482|   12566|   18300|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      36|
|Register         |        -|      -|    1602|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|    482|   14168|   18342|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |     17|       2|       6|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+-------+-------+-------+
    |                                          Instance                                         |                                      Module                                     | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+-------+-------+-------+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_91  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0  |        0|     48|   1329|   2139|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_133               |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0                |        0|     16|    607|    389|
    |grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_55        |dense_latency_ap_fixed_ap_fixed_config4_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0        |        0|    418|  10615|  14276|
    |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_97                |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s                      |        0|      0|      0|    896|
    |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_153               |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s                      |        0|      0|      0|    448|
    |grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_173               |sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s                |        1|      0|     15|    152|
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+-------+-------+-------+
    |Total                                                                                      |                                                                                 |        1|    482|  12566|  18300|
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+-------+-------+-------+

Co-simulation report not found.
