<p><strong><u>Using the environment from AE team. The description is below:</u></strong></p><p><a class="external-link" href="https://arteris.sharepoint.com/:w:/r/cae/_layouts/15/Doc.aspx?sourcedoc=%7B6A8F9260-000B-4E9F-96DA-1873F94AC86E%7D&amp;file=Ncore3%20UVM%20performance%20tests.docx&amp;action=default&amp;mobileredirect=true&amp;isSPOFile=1&amp;cid=4f5dc40b-d382-4348-af5c-846f2c9bfc3c" rel="nofollow">https://arteris.sharepoint.com/:w:/r/cae/_layouts/15/Doc.aspx?sourcedoc=%7B6A8F9260-000B-4E9F-96DA-1873F94AC86E%7D&amp;file=Ncore3%20UVM%20performance%20tests.docx&amp;action=default&amp;mobileredirect=true&amp;isSPOFile=1&amp;cid=4f5dc40b-d382-4348-af5c-846f2c9bfc3c</a></p><p><br/></p><p><strong><u>Basic Stats (Native Interface and SMI interface)</u></strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 67.6617%;"><colgroup><col style="width: 19.5627%;"/><col style="width: 23.4534%;"/><col style="width: 57.0069%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Category</p></th><th style="text-align: left;" class="confluenceTh"><p>Descriptions</p></th><th style="text-align: left;" class="confluenceTh"><p>Status / Comment</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">Latency </td><td style="text-align: left;" class="confluenceTd"><p>Native Interface Latency</p><p>SMI, DCE, and MRD latency</p></td><td style="text-align: left;" class="confluenceTd"><p>SMI, DCE, and MRD latency is beginning stage</p><p>Native interface is stable</p><p>Could measure separately according to QoS value</p></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">Bandwidth</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p>Native Interface BW</p><p>SMI, DCE, and MRD latency </p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><p>SMI, DCE, and MRD latency is beginning stage</p><p>Native interface is stable</p></td></tr></tbody></table></div><p><br/></p><p class="auto-cursor-target"><strong><u>Resource Stats</u></strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 67.5906%;"><colgroup><col style="width: 12.0022%;"/><col style="width: 14.8454%;"/><col style="width: 73.1754%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Category</p></th><th style="text-align: left;" class="confluenceTh"><p>Descriptions</p></th><th style="text-align: left;" class="confluenceTh"><p>Signals being used</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">CAIU</td><td style="text-align: left;" class="confluenceTd"><p>OTT count</p><p>DCE credit</p><p>DMI credit</p><p>DII credit</p></td><td style="text-align: left;" class="confluenceTd"><p>OTT count: Using pmon counter</p><p>DCE credit: tb_top/caiu*/unit/ott_top/credit_ctrl_dce_x/credit_counter[*:0]</p><p>DMI credit: tb_top/caiu*/unit/ott_top/credit_ctrl_dmi_x/credit_counter[*:0]</p><p>DII credit: tbtop/caiu*/unit/ott_top/credit_ctrl_dii_x/credit_counter[x:0]</p></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">IOAIU</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p>OTT count</p><p>DCE credit</p><p>DMI credit</p><p>DII credit</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><p>tb_top.dut.ioaiu_core.ioaiu_control.t_oc_count</p><p>tb_top.dut.ioaiu_core.ioaiu_control.credit_dce.q_count[i]</p><p>tb_top.dut.ioaiu_core.ioaiu_control.credit_dmi.q_count[i]</p><p>tb_top.dut.ioaiu_core.ioaiu_control.credit_dii.q_count[i]</p></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">DCE </td><td colspan="1" style="text-align: left;" class="confluenceTd"><p>ATT count</p><p>mrd credit</p><p>snp credit</p><p>rbr credit</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><p> /tb_top/u_chip/dce%d/dce_func_unit/dce_tm/att_count[*:0]</p><p>/tb_top/u_chip/dce%d/dce_func_unit/dce_tm/mrd_credits/credit_arb[0]/credit_count_q0[*:0]</p><p>/tb_top/u_chip/dce%d/dce_func_unit/dce_tm/snp_credits/credit_arb[0]/credit_count_q0[*:0]</p><p>/tb_top/u_chip/dce%d/dce_func_unit/dce_tm/dce_rbid/did_decode_arb[0]/rbid_flm/free_vector[*:0]</p></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">DMI</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p>RTT count</p><p>WTT count</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><p>/tb_top/u_chip/dmi0/dmi_unit/dmi_transaction_control/wtt/pmon_num_active_wtt_entries[*:0]</p><p>/tb_top/u_chip/dmi0/dmi_unit/dmi_transaction_control/rtt/pmon_num_active_rtt_entries[*:0]</p></td></tr></tbody></table></div><p class="auto-cursor-target"><strong><u>Cache Stats</u></strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 67.5809%;"><colgroup><col style="width: 16.0845%;"/><col style="width: 19.4151%;"/><col style="width: 64.5004%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Category</p></th><th style="text-align: left;" class="confluenceTh"><p>Descriptions</p></th><th style="text-align: left;" class="confluenceTh"><p>Signals being used</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">Cache</td><td style="text-align: left;" class="confluenceTd"><p>gathering all stats in performance monitor</p></td><td style="text-align: left;" class="confluenceTd"><p>/tb_top/u_chip/dmi0/dmi_unit/dmi_resource_control/pmon_cache_rd_hit</p><p>/tb_top/u_chip/dmi0/dmi_unit/dmi_resource_control/pmon_cache_rd_miss</p><p>/tb_top/u_chip/dmi0/dmi_unit/dmi_resource_control/pmon_cache_wr_hit</p><p>/tb_top/u_chip/dmi0/dmi_unit/dmi_resource_control/pmon_cache_wr_miss</p><p>/tb_top/u_chip/dmi0/dmi_unit/dmi_resource_control/pmon_cache_cmo_hit</p><p>/tb_top/u_chip/dmi0/dmi_unit/dmi_resource_control/pmon_cache_cmo_miss</p><p>/tb_top/u_chip/dmi0/dmi_unit/dmi_resource_control/pmon_cache_evict</p><p>/tb_top/u_chip/dmi0/dmi_unit/dmi_resource_control/pmon_cache_fill_stall</p><p>/tb_top/u_chip/dmi0/dmi_unit/dmi_resource_control/pmon_cache_no_way_alloc</p><p>/tb_top/u_chip/dmi0/dmi_unit/dmi_resource_control/pmon_cache_rd_stall</p><p>/tb_top/u_chip/dmi0/dmi_unit/dmi_resource_control/pmon_cache_rd_rplay</p><p>/tb_top/u_chip/dmi0/dmi_unit/dmi_resource_control/pmon_cache_wr_stall</p></td></tr></tbody></table></div><p class="auto-cursor-target"><strong><u>CCMP Stats</u></strong></p><p class="auto-cursor-target">The stats in this category are being added gradually, to analyze behavior of the CCMP packet.</p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 67.5809%;"><colgroup><col style="width: 25.3452%;"/><col style="width: 31.5991%;"/><col style="width: 43.0557%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Category</p></th><th style="text-align: left;" class="confluenceTh"><p>Descriptions</p></th><th style="text-align: left;" class="confluenceTh"><p>Status / Comment</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">SMI turn-around time</td><td style="text-align: left;" class="confluenceTd">Measured at CAIU/NCAIU concerto_mux</td><td style="text-align: left;" class="confluenceTd">cmd_req to dtr_req turn-around time</td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">DCE execution time</td><td colspan="1" style="text-align: left;" class="confluenceTd">measured at DCE concerto_mux</td><td colspan="1" style="text-align: left;" class="confluenceTd">cmd_req to mrd_req turn-around time</td></tr><tr><td colspan="1" class="confluenceTd">DMI execution time</td><td colspan="1" class="confluenceTd">measured at DMI concerto mux</td><td colspan="1" class="confluenceTd">mrd_req to mrd_rsp</td></tr></tbody></table></div><p class="auto-cursor-target"><strong><u>DCE Stats</u></strong></p><div class="table-wrap"><table class="relative-table confluenceTable"><colgroup><col style="width: 25.3452%;"/><col style="width: 31.5991%;"/><col style="width: 43.0557%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Category</p></th><th style="text-align: left;" class="confluenceTh"><p>Descriptions</p></th><th style="text-align: left;" class="confluenceTh"><p>Status / Comment</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">SMI0 Tx stall event</td><td style="text-align: left;" class="confluenceTd">Count every cycle when valid is set and ready is low</td><td style="text-align: left;" class="confluenceTd"><br/></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">SMI1 Tx stall event</td><td colspan="1" style="text-align: left;" class="confluenceTd">Count every cycle when valid is set and ready is low</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">SMI2 Tx stall event</td><td colspan="1" class="confluenceTd">Count every cycle when valid is set and ready is low</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">SMI0 Rx stall event</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">SMI1 Rx stall event</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">SMI1 Rx stall event</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">SF hit</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">SF miss</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">SF recall</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Snoop rsp miss</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p class="auto-cursor-target"><strong><u>ScratchPad Stats</u></strong></p><p class="auto-cursor-target">Counting the amount of scratchpad access traffic</p><p>output_file.write(&quot;addSignal -h 15 /tb_top/u_chip/dmi%d/dmi_unit/dmi_concerto_mux/cmd_req_valid\n&quot; %(i))<br/>output_file.write(&quot;addSignal -h 15 -holdScope cmd_req_ready\n&quot;)</p><p>output_file.write(&quot;addSignal -h 15 /tb_top/u_chip/dmi%d/dmi_unit/dmi_resource_control/dmi_cache_wrap/scratch_op_way_num[3:0]\n&quot; %(i))<br/>output_file.write(&quot;addSignal -h 15 -holdScope scratch_op_valid[3:0]\n&quot;)<br/>output_file.write(&quot;addSignal -h 15 -holdScope scratch_op_ready[3:0]\n&quot;)</p>