LSInfo_version: 1.06

iff_filename: "ave8_E.IFF"
rtl_filename: "ave8_E.v"

timestamp_0: 20231029172645_03383_89119
timestamp_5: 20231029173225_11863_00984
timestamp_9: 20231029173226_11863_21495
timestamp_C: 20231029173226_11863_68765
timestamp_E: 20231029173226_11863_86616
timestamp_V: 20231029173227_12559_52569

lang: verilog

gated_clock_register: NONE

stall_register: NONE

module_name: ave8

syn_tool: QTS
start_fpga_info:
	fpga_family: cycloneV
end_fpga_info:
