#Start recording tcl command: 2/15/2019 10:45:10
#Project Location: C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/mult8bit00; Project name: mult8bit00
C:/Users/Sergio Luna/Desktop/Sexto Semestre/Project3CM2MachX02/osc00
osc00
#Start recording tcl command: 2/15/2019 11:31:31
#Project Location: C:/Users/Sergio Luna/Desktop/Sexto Semestre/Project3CM2MachX02/osc00; Project name: osc00
prj_project open "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/mult8bit00/mult8bit00.ldf"
prj_run Export -impl mult8bit00 -task Jedecgen
prj_run Export -impl mult8bit00 -task Jedecgen
prj_run Synthesis -impl mult8bit00 -task Synplify_Synthesis
prj_src remove "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/adder4bit00/xor00.vhdl"
prj_src remove "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/adder4bit00/packageha00.vhdl"
prj_src remove "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/adder4bit00/and00.vhdl"
prj_src remove "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/adder4bit00/or00.vhdl"
prj_src remove "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/adder4bit00/packagefa00.vhdl"
prj_src remove "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/adder4bit00/fa00.vhdl"
prj_src remove "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/adder4bit00/ha00.vhdl"
prj_src add "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/fa00vhdl/and00.vhdl" "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/fa00vhdl/fa00.vhdl" "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/fa00vhdl/ha00.vhdl" "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/fa00vhdl/or00.vhdl" "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/fa00vhdl/packagefa00.vhdl" "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/fa00vhdl/pakageha00.vhdl" "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/fa00vhdl/xor00.vhdl" "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/fa00vhdl/and.vhdl"
prj_src remove "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/fa00vhdl/and.vhdl"
prj_run Export -impl mult8bit00 -task Jedecgen
prj_run Export -impl mult8bit00 -task Jedecgen
pgr_project open "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/mult8bit00/mult8bit00/mult8bit00.xcf"
pgr_program run
prj_run Export -impl mult8bit00 -task Jedecgen
pgr_program run
pgr_project save "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Arquitectura/mult8bit00/mult8bit00/mult8bit00.xcf"
prj_project save
prj_project close
prj_project open "C:/Users/Sergio Luna/Desktop/Sexto Semestre/Project3CM2MachX02/osc00/osc00.ldf"
#Stop recording: 2/15/2019 11:31:32
