// Seed: 1166675060
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always force id_1 = 1'b0;
  wire id_5;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1
);
  id_3(
      .id_0(id_0), .sum(id_1), .id_1(1), .id_2(), .id_3(1), .id_4(id_0)
  );
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
