#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Dec 10 16:04:09 2024
# Process ID: 2368
# Current directory: D:/software/Xilinx/program/FPGA_EX15_2024304066/watch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17428 D:\software\Xilinx\program\FPGA_EX15_2024304066\watch\watch.xpr
# Log file: D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/vivado.log
# Journal file: D:/software/Xilinx/program/FPGA_EX15_2024304066/watch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
launch_simulation
source tb_top.tcl
run all
current_wave_config {Untitled 1}
add_wave {{/tb_top/uut/uut_counter}} 
run all
open_hw_manager
connect_hw_server -allow_non_jtag
close_sim
