// SPDX-License-Identifier: GPL-2.0

/* Copyright (c) 2015-2018, The Linux Foundation. All rights reserved.
 * Copyright (C) 2018 Linaro Ltd.
 */
#ifndef __GSI_REG_H__
#define __GSI_REG_H__

/* With the exception of GSI_INST_RAM_N_OFFS(), the maximum allowed value
 * of "n" for any N-parameterized macro below is 3.
 *
 * For any K-parameterized macros, the "k" value will represent either an
 * event channel id or a (data) channel id.  15 is the maximum value of
 * "k" for event channels; otherwise the maximum is 30.
 */
#define GSI_CFG_OFFS				0x00000000
#define GSI_ENABLE_FMASK			0x00000001
#define MCS_ENABLE_FMASK			0x00000002
#define DOUBLE_MCS_CLK_FREQ_FMASK		0x00000004
#define UC_IS_MCS_FMASK				0x00000008
#define PWR_CLPS_FMASK				0x00000010
#define BP_MTRIX_DISABLE_FMASK			0x00000020

#define GSI_MCS_CFG_OFFS			0x0000b000
#define MCS_CFG_ENABLE_FMASK			0x00000001

#define GSI_PERIPH_BASE_ADDR_LSB_OFFS		0x00000018

#define GSI_PERIPH_BASE_ADDR_MSB_OFFS		0x0000001c

#define GSI_IC_DISABLE_CHNL_BCK_PRS_LSB_OFFS	0x000000a0
#define CHNL_REE_INT_FMASK			0x00000007
#define CHNL_EV_ENG_INT_FMASK			0x00000040
#define CHNL_INT_END_INT_FMASK			0x00001000
#define CHNL_CSR_INT_FMASK			0x00fc0000
#define CHNL_TLV_INT_FMASK			0x3f000000

#define GSI_IC_DISABLE_CHNL_BCK_PRS_MSB_OFFS	0x000000a4
#define CHNL_TIMER_INT_FMASK			0x00000001
#define CHNL_DB_ENG_INT_FMASK			0x00000040
#define CHNL_RD_WR_INT_FMASK			0x00003000
#define CHNL_UCONTROLLER_INT_FMASK		0x00fc0000

#define GSI_IC_GEN_EVNT_BCK_PRS_LSB_OFFS	0x000000a8
#define EVT_REE_INT_FMASK			0x00000007
#define EVT_EV_ENG_INT_FMASK			0x00000040
#define EVT_INT_END_INT_FMASK			0x00001000
#define EVT_CSR_INT_FMASK			0x00fc0000
#define EVT_TLV_INT_FMASK			0x3f000000

#define GSI_IC_GEN_EVNT_BCK_PRS_MSB_OFFS	0x000000ac
#define EVT_TIMER_INT_FMASK			0x00000001
#define EVT_DB_ENG_INT_FMASK			0x00000040
#define EVT_RD_WR_INT_FMASK			0x00003000
#define EVT_UCONTROLLER_INT_FMASK		0x00fc0000

#define GSI_IC_GEN_INT_BCK_PRS_LSB_OFFS		0x000000b0
#define INT_REE_INT_FMASK			0x00000007
#define INT_EV_ENG_INT_FMASK			0x00000040
#define INT_INT_END_INT_FMASK			0x00001000
#define INT_CSR_INT_FMASK			0x00fc0000
#define INT_TLV_INT_FMASK			0x3f000000

#define GSI_IC_GEN_INT_BCK_PRS_MSB_OFFS		0x000000b4
#define INT_TIMER_INT_FMASK			0x00000001
#define INT_DB_ENG_INT_FMASK			0x00000040
#define INT_RD_WR_INT_FMASK			0x00003000
#define INT_UCONTROLLER_INT_FMASK		0x00fc0000

#define GSI_IC_STOP_INT_MOD_BCK_PRS_LSB_OFFS	0x000000b8
#define REE_INT_FMASK				0x00000007
#define EV_ENG_INT_FMASK			0x00000040
#define INT_END_INT_FMASK			0x00001000
#define CSR_INT_FMASK				0x00fc0000
#define TLV_INT_FMASK				0x3f000000

#define GSI_IC_STOP_INT_MOD_BCK_PRS_MSB_OFFS	0x000000bc
#define TIMER_INT_FMASK				0x00000001
#define DB_ENG_INT_FMASK			0x00000040
#define RD_WR_INT_FMASK				0x00003000
#define UCONTROLLER_INT_FMASK			0x00fc0000

#define GSI_IC_PROCESS_DESC_BCK_PRS_LSB_OFFS	0x000000c0
#define DESC_REE_INT_FMASK			0x00000007
#define DESC_EV_ENG_INT_FMASK			0x00000040
#define DESC_INT_END_INT_FMASK			0x00001000
#define DESC_CSR_INT_FMASK			0x00fc0000
#define DESC_TLV_INT_FMASK			0x3f000000

#define GSI_IC_PROCESS_DESC_BCK_PRS_MSB_OFFS	0x000000c4
#define DESC_TIMER_INT_FMASK			0x00000001
#define DESC_DB_ENG_INT_FMASK			0x00000040
#define DESC_RD_WR_INT_FMASK			0x00003000
#define DESC_UCONTROLLER_INT_FMASK		0x00fc0000

#define GSI_IC_TLV_STOP_BCK_PRS_LSB_OFFS	0x000000c8
#define STOP_REE_INT_FMASK			0x00000007
#define STOP_EV_ENG_INT_FMASK			0x00000040
#define STOP_INT_END_INT_FMASK			0x00001000
#define STOP_CSR_INT_FMASK			0x00fc0000
#define STOP_TLV_INT_FMASK			0x3f000000

#define GSI_IC_TLV_STOP_BCK_PRS_MSB_OFFS	0x000000cc
#define STOP_TIMER_INT_FMASK			0x00000001
#define STOP_DB_ENG_INT_FMASK			0x00000040
#define STOP_RD_WR_INT_FMASK			0x00003000
#define STOP_UCONTROLLER_INT_FMASK		0x00fc0000

#define GSI_IC_TLV_RESET_BCK_PRS_LSB_OFFS	0x000000d0
#define RST_REE_INT_FMASK			0x00000007
#define RST_EV_ENG_INT_FMASK			0x00000040
#define RST_INT_END_INT_FMASK			0x00001000
#define RST_CSR_INT_FMASK			0x00fc0000
#define RST_TLV_INT_FMASK			0x3f000000

#define GSI_IC_TLV_RESET_BCK_PRS_MSB_OFFS	0x000000d4
#define RST_TIMER_INT_FMASK			0x00000001
#define RST_DB_ENG_INT_FMASK			0x00000040
#define RST_RD_WR_INT_FMASK			0x00003000
#define RST_UCONTROLLER_INT_FMASK		0x00fc0000

#define GSI_IC_RGSTR_TIMER_BCK_PRS_LSB_OFFS	0x000000d8
#define TMR_REE_INT_FMASK			0x00000007
#define TMR_EV_ENG_INT_FMASK			0x00000040
#define TMR_INT_END_INT_FMASK			0x00001000
#define TMR_CSR_INT_FMASK			0x00fc0000
#define TMR_TLV_INT_FMASK			0x3f000000

#define GSI_IC_RGSTR_TIMER_BCK_PRS_MSB_OFFS	0x000000dc
#define TMR_TIMER_INT_FMASK			0x00000001
#define TMR_DB_ENG_INT_FMASK			0x00000040
#define TMR_RD_WR_INT_FMASK			0x00003000
#define TMR_UCONTROLLER_INT_FMASK		0x00fc0000

#define GSI_IC_READ_BCK_PRS_LSB_OFFS		0x000000e0
#define RD_REE_INT_FMASK			0x00000007
#define RD_EV_ENG_INT_FMASK			0x00000040
#define RD_INT_END_INT_FMASK			0x00001000
#define RD_CSR_INT_FMASK			0x00fc0000
#define RD_TLV_INT_FMASK			0x3f000000

#define GSI_IC_READ_BCK_PRS_MSB_OFFS		0x000000e4
#define RD_TIMER_INT_FMASK			0x00000001
#define RD_DB_ENG_INT_FMASK			0x00000040
#define RD_RD_WR_INT_FMASK			0x00003000
#define RD_UCONTROLLER_INT_FMASK		0x00fc0000

#define GSI_IC_WRITE_BCK_PRS_LSB_OFFS		0x000000e8
#define WR_REE_INT_FMASK			0x00000007
#define WR_EV_ENG_INT_FMASK			0x00000040
#define WR_INT_END_INT_FMASK			0x00001000
#define WR_CSR_INT_FMASK			0x00fc0000
#define WR_TLV_INT_FMASK			0x3f000000

#define GSI_IC_WRITE_BCK_PRS_MSB_OFFS		0x000000ec
#define WR_TIMER_INT_FMASK			0x00000001
#define WR_DB_ENG_INT_FMASK			0x00000040
#define WR_RD_WR_INT_FMASK			0x00003000
#define WR_UCONTROLLER_INT_FMASK		0x00fc0000

#define GSI_IC_UCONTROLLER_GPR_BCK_PRS_LSB_OFFS	0x000000f0
#define UC_REE_INT_FMASK			0x00000007
#define UC_EV_ENG_INT_FMASK			0x00000040
#define UC_INT_END_INT_FMASK			0x00001000
#define UC_CSR_INT_FMASK			0x00fc0000
#define UC_TLV_INT_FMASK			0x3f000000

#define GSI_IC_UCONTROLLER_GPR_BCK_PRS_MSB_OFFS	0x000000f4
#define UC_TIMER_INT_FMASK			0x00000001
#define UC_DB_ENG_INT_FMASK			0x00000040
#define UC_RD_WR_INT_FMASK			0x00003000
#define UC_UCONTROLLER_INT_FMASK		0x00fc0000

#define GSI_IRAM_PTR_CH_CMD_OFFS		0x00000400
#define CMD_IRAM_PTR_FMASK			0x00000fff

#define GSI_IRAM_PTR_EE_GENERIC_CMD_OFFS	0x00000404
#define EE_IRAM_PTR_FMASK			0x00000fff

#define GSI_IRAM_PTR_CH_DB_OFFS			0x00000418
#define CH_DB_IRAM_PTR_FMASK			0x00000fff

#define GSI_IRAM_PTR_EV_DB_OFFS			0x0000041c
#define EV_DB_IRAM_PTR_FMASK			0x00000fff

#define GSI_IRAM_PTR_NEW_RE_OFFS		0x00000420
#define NEW_RE_IRAM_PTR_FMASK			0x00000fff

#define GSI_IRAM_PTR_CH_DIS_COMP_OFFS		0x00000424
#define DIS_IRAM_PTR_FMASK			0x00000fff

#define GSI_IRAM_PTR_CH_EMPTY_OFFS		0x00000428
#define EMPTY_IRAM_PTR_FMASK			0x00000fff

#define GSI_IRAM_PTR_EVENT_GEN_COMP_OFFS	0x0000042c
#define EVT_IRAM_PTR_FMASK			0x00000fff

#define GSI_IRAM_PTR_PERIPH_IF_TLV_IN_0_OFFS	0x00000430
#define IN_0_IRAM_PTR_FMASK			0x00000fff

#define GSI_IRAM_PTR_PERIPH_IF_TLV_IN_2_OFFS	0x00000434
#define IN_2_IRAM_PTR_FMASK			0x00000fff

#define GSI_IRAM_PTR_PERIPH_IF_TLV_IN_1_OFFS	0x00000438
#define IN_1_IRAM_PTR_FMASK			0x00000fff

#define GSI_IRAM_PTR_TIMER_EXPIRED_OFFS		0x0000043c
#define TMR_IRAM_PTR_FMASK			0x00000fff

#define GSI_IRAM_PTR_WRITE_ENG_COMP_OFFS	0x00000440
#define WR_IRAM_PTR_FMASK			0x00000fff

#define GSI_IRAM_PTR_READ_ENG_COMP_OFFS		0x00000444
#define RD_IRAM_PTR_FMASK			0x00000fff

#define GSI_IRAM_PTR_UC_GP_INT_OFFS		0x00000448
#define UC_IRAM_PTR_FMASK			0x00000fff

#define GSI_IRAM_PTR_INT_MOD_STOPPED_OFFS	0x0000044c
#define STOP_IRAM_PTR_FMASK			0x00000fff

/* Max value of I for the GSI_INST_RAM_N_OFFS() is 4095 */
#define GSI_INST_RAM_I_OFFS(i)			(0x00004000 + 0x0004 * (i))
#define INST_BYTE_0_FMASK			0x000000ff
#define INST_BYTE_1_FMASK			0x0000ff00
#define INST_BYTE_2_FMASK			0x00ff0000
#define INST_BYTE_3_FMASK			0xff000000

#define GSI_CH_K_CNTXT_0_OFFS(k) \
				GSI_EE_N_CH_K_CNTXT_0_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_CH_K_CNTXT_0_OFFS(k, n) \
					(0x0001c000 + 0x4000 * (n) + 0x80 * (k))
#define CHTYPE_PROTOCOL_FMASK			0x00000007
#define CHTYPE_DIR_FMASK			0x00000008
#define EE_FMASK				0x000000f0
#define CHID_FMASK				0x00001f00
#define ERINDEX_FMASK				0x0007c000
#define CHSTATE_FMASK				0x00f00000
#define ELEMENT_SIZE_FMASK			0xff000000

#define GSI_CH_K_CNTXT_1_OFFS(k) \
				GSI_EE_N_CH_K_CNTXT_1_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_CH_K_CNTXT_1_OFFS(k, n) \
					(0x0001c004 + 0x4000 * (n) + 0x80 * (k))
#define R_LENGTH_FMASK				0x0000ffff

#define GSI_CH_K_CNTXT_2_OFFS(k) \
				GSI_EE_N_CH_K_CNTXT_2_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_CH_K_CNTXT_2_OFFS(k, n) \
					(0x0001c008 + 0x4000 * (n) + 0x80 * (k))

#define GSI_CH_K_CNTXT_3_OFFS(k) \
				GSI_EE_N_CH_K_CNTXT_3_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_CH_K_CNTXT_3_OFFS(k, n) \
					(0x0001c00c + 0x4000 * (n) + 0x80 * (k))

#define GSI_CH_K_CNTXT_4_OFFS(k) \
				GSI_EE_N_CH_K_CNTXT_4_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_CH_K_CNTXT_4_OFFS(k, n) \
					(0x0001c010 + 0x4000 * (n) + 0x80 * (k))

#define GSI_CH_K_CNTXT_6_OFFS(k) \
				GSI_EE_N_CH_K_CNTXT_6_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_CH_K_CNTXT_6_OFFS(k, n) \
					(0x0001c018 + 0x4000 * (n) + 0x80 * (k))

#define GSI_CH_K_QOS_OFFS(k)	GSI_EE_N_CH_K_QOS_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_CH_K_QOS_OFFS(k, n)	(0x0001c05c + 0x4000 * (n) + 0x80 * (k))
#define WRR_WEIGHT_FMASK			0x0000000f
#define MAX_PREFETCH_FMASK			0x00000100
#define USE_DB_ENG_FMASK			0x00000200

#define GSI_CH_K_SCRATCH_0_OFFS(k) \
				GSI_EE_N_CH_K_SCRATCH_0_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_CH_K_SCRATCH_0_OFFS(k, n) \
					(0x0001c060 + 0x4000 * (n) + 0x80 * (k))

#define GSI_CH_K_SCRATCH_1_OFFS(k) \
				GSI_EE_N_CH_K_SCRATCH_1_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_CH_K_SCRATCH_1_OFFS(k, n) \
					(0x0001c064 + 0x4000 * (n) + 0x80 * (k))

#define GSI_CH_K_SCRATCH_2_OFFS(k) \
				GSI_EE_N_CH_K_SCRATCH_2_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_CH_K_SCRATCH_2_OFFS(k, n) \
					(0x0001c068 + 0x4000 * (n) + 0x80 * (k))

#define GSI_CH_K_SCRATCH_3_OFFS(k) \
				GSI_EE_N_CH_K_SCRATCH_3_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_CH_K_SCRATCH_3_OFFS(k, n) \
					(0x0001c06c + 0x4000 * (n) + 0x80 * (k))

#define GSI_EV_CH_K_CNTXT_0_OFFS(k) \
				GSI_EE_N_EV_CH_K_CNTXT_0_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_EV_CH_K_CNTXT_0_OFFS(k, n) \
					(0x0001d000 + 0x4000 * (n) + 0x80 * (k))
#define EV_CHTYPE_FMASK				0x0000000f
#define EV_EE_FMASK				0x000000f0
#define EV_EVCHID_FMASK				0x0000ff00
#define EV_INTYPE_FMASK				0x00010000
#define EV_CHSTATE_FMASK			0x00f00000
#define EV_ELEMENT_SIZE_FMASK			0xff000000

#define GSI_EV_CH_K_CNTXT_1_OFFS(k) \
				GSI_EE_N_EV_CH_K_CNTXT_1_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_EV_CH_K_CNTXT_1_OFFS(k, n) \
					(0x0001d004 + 0x4000 * (n) + 0x80 * (k))
#define EV_R_LENGTH_FMASK			0x0000ffff

#define GSI_EV_CH_K_CNTXT_2_OFFS(k) \
				GSI_EE_N_EV_CH_K_CNTXT_2_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_EV_CH_K_CNTXT_2_OFFS(k, n) \
					(0x0001d008 + 0x4000 * (n) + 0x80 * (k))

#define GSI_EV_CH_K_CNTXT_3_OFFS(k) \
				GSI_EE_N_EV_CH_K_CNTXT_3_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_EV_CH_K_CNTXT_3_OFFS(k, n) \
					(0x0001d00c + 0x4000 * (n) + 0x80 * (k))

#define GSI_EV_CH_K_CNTXT_4_OFFS(k) \
				GSI_EE_N_EV_CH_K_CNTXT_4_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_EV_CH_K_CNTXT_4_OFFS(k, n) \
					(0x0001d010 + 0x4000 * (n) + 0x80 * (k))

#define GSI_EV_CH_K_CNTXT_8_OFFS(k) \
				GSI_EE_N_EV_CH_K_CNTXT_8_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_EV_CH_K_CNTXT_8_OFFS(k, n) \
					(0x0001d020 + 0x4000 * (n) + 0x80 * (k))
#define MODT_FMASK				0x0000ffff
#define MODC_FMASK				0x00ff0000
#define MOD_CNT_FMASK				0xff000000

#define GSI_EV_CH_K_CNTXT_9_OFFS(k) \
				GSI_EE_N_EV_CH_K_CNTXT_9_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_EV_CH_K_CNTXT_9_OFFS(k, n) \
					(0x0001d024 + 0x4000 * (n) + 0x80 * (k))

#define GSI_EV_CH_K_CNTXT_10_OFFS(k) \
				GSI_EE_N_EV_CH_K_CNTXT_10_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_EV_CH_K_CNTXT_10_OFFS(k, n) \
					(0x0001d028 + 0x4000 * (n) + 0x80 * (k))

#define GSI_EV_CH_K_CNTXT_11_OFFS(k) \
				GSI_EE_N_EV_CH_K_CNTXT_11_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_EV_CH_K_CNTXT_11_OFFS(k, n) \
					(0x0001d02c + 0x4000 * (n) + 0x80 * (k))

#define GSI_EV_CH_K_CNTXT_12_OFFS(k) \
				GSI_EE_N_EV_CH_K_CNTXT_12_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_EV_CH_K_CNTXT_12_OFFS(k, n) \
					(0x0001d030 + 0x4000 * (n) + 0x80 * (k))

#define GSI_EV_CH_K_CNTXT_13_OFFS(k) \
				GSI_EE_N_EV_CH_K_CNTXT_13_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_EV_CH_K_CNTXT_13_OFFS(k, n) \
					(0x0001d034 + 0x4000 * (n) + 0x80 * (k))

#define GSI_EV_CH_K_SCRATCH_0_OFFS(k) \
				GSI_EE_N_EV_CH_K_SCRATCH_0_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_EV_CH_K_SCRATCH_0_OFFS(k, n) \
					(0x0001d048 + 0x4000 * (n) + 0x80 * (k))

#define GSI_EV_CH_K_SCRATCH_1_OFFS(k) \
				GSI_EE_N_EV_CH_K_SCRATCH_1_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_EV_CH_K_SCRATCH_1_OFFS(k, n) \
					(0x0001d04c + 0x4000 * (n) + 0x80 * (k))

#define GSI_CH_K_DOORBELL_0_OFFS(k) \
				GSI_EE_N_CH_K_DOORBELL_0_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_CH_K_DOORBELL_0_OFFS(k, n) \
					(0x0001e000 + 0x4000 * (n) + 0x08 * (k))

#define GSI_CH_K_DOORBELL_1_OFFS(k) \
				GSI_EE_N_CH_K_DOORBELL_1_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_CH_K_DOORBELL_1_OFFS(k, n) \
					(0x0001e004 + 0x4000 * (n) + 0x08 * (k))

#define GSI_EV_CH_K_DOORBELL_0_OFFS(k) \
				GSI_EE_N_EV_CH_K_DOORBELL_0_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_EV_CH_K_DOORBELL_0_OFFS(k, n) \
					(0x0001e100 + 0x4000 * (n) + 0x08 * (k))

#define GSI_EV_CH_K_DOORBELL_1_OFFS(k) \
				GSI_EE_N_EV_CH_K_DOORBELL_1_OFFS(k, IPA_EE_AP)
#define GSI_EE_N_EV_CH_K_DOORBELL_1_OFFS(k, n) \
					(0x0001e104 + 0x4000 * (n) + 0x08 * (k))

#define GSI_GSI_STATUS_OFFS	GSI_EE_N_GSI_STATUS_OFFS(IPA_EE_AP)
#define GSI_EE_N_GSI_STATUS_OFFS(n)		(0x0001f000 + 0x4000 * (n))
#define ENABLED_FMASK				0x00000001

#define GSI_CH_CMD_OFFS		GSI_EE_N_CH_CMD_OFFS(IPA_EE_AP)
#define GSI_EE_N_CH_CMD_OFFS(n)			(0x0001f008 + 0x4000 * (n))
#define CH_CHID_FMASK				0x000000ff
#define CH_OPCODE_FMASK				0xff000000

#define GSI_EV_CH_CMD_OFFS	GSI_EE_N_EV_CH_CMD_OFFS(IPA_EE_AP)
#define GSI_EE_N_EV_CH_CMD_OFFS(n)		(0x0001f010 + 0x4000 * (n))
#define EV_CHID_FMASK				0x000000ff
#define EV_OPCODE_FMASK				0xff000000

#define GSI_GSI_HW_PARAM_2_OFFS	GSI_EE_N_GSI_HW_PARAM_2_OFFS(IPA_EE_AP)
#define GSI_EE_N_GSI_HW_PARAM_2_OFFS(n)		(0x0001f040 + 0x4000 * (n))
#define IRAM_SIZE_FMASK				0x00000007
#define NUM_CH_PER_EE_FMASK			0x000000f8
#define NUM_EV_PER_EE_FMASK			0x00001f00
#define GSI_CH_PEND_TRANSLATE_FMASK		0x00002000
#define GSI_CH_FULL_LOGIC_FMASK			0x00004000
#define IRAM_SIZE_ONE_KB_FVAL			0
#define IRAM_SIZE_TWO_KB_FVAL			1

#define GSI_GSI_SW_VERSION_OFFS	GSI_EE_N_GSI_SW_VERSION_OFFS(IPA_EE_AP)
#define GSI_EE_N_GSI_SW_VERSION_OFFS(n)		(0x0001f044 + 0x4000 * (n))
#define STEP_FMASK				0x0000ffff
#define MINOR_FMASK				0x0fff0000
#define MAJOR_FMASK				0xf0000000

#define GSI_GSI_MCS_CODE_VER_OFFS \
				GSI_EE_N_GSI_MCS_CODE_VER_OFFS(IPA_EE_AP)
#define GSI_EE_N_GSI_MCS_CODE_VER_OFFS(n)	(0x0001f048 + 0x4000 * (n))

#define GSI_CNTXT_TYPE_IRQ_OFFS	GSI_EE_N_CNTXT_TYPE_IRQ_OFFS(IPA_EE_AP)
#define GSI_EE_N_CNTXT_TYPE_IRQ_OFFS(n)		(0x0001f080 + 0x4000 * (n))
#define CH_CTRL_FMASK				0x00000001
#define EV_CTRL_FMASK				0x00000002
#define GLOB_EE_FMASK				0x00000004
#define IEOB_FMASK				0x00000008
#define INTER_EE_CH_CTRL_FMASK			0x00000010
#define INTER_EE_EV_CTRL_FMASK			0x00000020
#define GENERAL_FMASK				0x00000040

#define GSI_CNTXT_TYPE_IRQ_MSK_OFFS \
				GSI_EE_N_CNTXT_TYPE_IRQ_MSK_OFFS(IPA_EE_AP)
#define GSI_EE_N_CNTXT_TYPE_IRQ_MSK_OFFS(n)	(0x0001f088 + 0x4000 * (n))
#define MSK_CH_CTRL_FMASK			0x00000001
#define MSK_EV_CTRL_FMASK			0x00000002
#define MSK_GLOB_EE_FMASK			0x00000004
#define MSK_IEOB_FMASK				0x00000008
#define MSK_INTER_EE_CH_CTRL_FMASK		0x00000010
#define MSK_INTER_EE_EV_CTRL_FMASK		0x00000020
#define MSK_GENERAL_FMASK			0x00000040

#define GSI_CNTXT_SRC_CH_IRQ_OFFS \
				GSI_EE_N_CNTXT_SRC_CH_IRQ_OFFS(IPA_EE_AP)
#define GSI_EE_N_CNTXT_SRC_CH_IRQ_OFFS(n)	(0x0001f090 + 0x4000 * (n))

#define GSI_CNTXT_SRC_EV_CH_IRQ_OFFS \
				GSI_EE_N_CNTXT_SRC_EV_CH_IRQ_OFFS(IPA_EE_AP)
#define GSI_EE_N_CNTXT_SRC_EV_CH_IRQ_OFFS(n)	(0x0001f094 + 0x4000 * (n))

#define GSI_CNTXT_SRC_CH_IRQ_MSK_OFFS \
				GSI_EE_N_CNTXT_SRC_CH_IRQ_MSK_OFFS(IPA_EE_AP)
#define GSI_EE_N_CNTXT_SRC_CH_IRQ_MSK_OFFS(n)	(0x0001f098 + 0x4000 * (n))

#define GSI_CNTXT_SRC_EV_CH_IRQ_MSK_OFFS \
				GSI_EE_N_CNTXT_SRC_EV_CH_IRQ_MSK_OFFS(IPA_EE_AP)
#define GSI_EE_N_CNTXT_SRC_EV_CH_IRQ_MSK_OFFS(n) (0x0001f09c + 0x4000 * (n))

#define GSI_CNTXT_SRC_CH_IRQ_CLR_OFFS \
				GSI_EE_N_CNTXT_SRC_CH_IRQ_CLR_OFFS(IPA_EE_AP)
#define GSI_EE_N_CNTXT_SRC_CH_IRQ_CLR_OFFS(n)	(0x0001f0a0 + 0x4000 * (n))

#define GSI_CNTXT_SRC_EV_CH_IRQ_CLR_OFFS \
				GSI_EE_N_CNTXT_SRC_EV_CH_IRQ_CLR_OFFS(IPA_EE_AP)
#define GSI_EE_N_CNTXT_SRC_EV_CH_IRQ_CLR_OFFS(n) (0x0001f0a4 + 0x4000 * (n))

#define GSI_CNTXT_SRC_IEOB_IRQ_OFFS \
				GSI_EE_N_CNTXT_SRC_IEOB_IRQ_OFFS(IPA_EE_AP)
#define GSI_EE_N_CNTXT_SRC_IEOB_IRQ_OFFS(n)	(0x0001f0b0 + 0x4000 * (n))

#define GSI_CNTXT_SRC_IEOB_IRQ_MSK_OFFS \
				GSI_EE_N_CNTXT_SRC_IEOB_IRQ_MSK_OFFS(IPA_EE_AP)
#define GSI_EE_N_CNTXT_SRC_IEOB_IRQ_MSK_OFFS(n)	(0x0001f0b8 + 0x4000 * (n))

#define GSI_CNTXT_SRC_IEOB_IRQ_CLR_OFFS \
				GSI_EE_N_CNTXT_SRC_IEOB_IRQ_CLR_OFFS(IPA_EE_AP)
#define GSI_EE_N_CNTXT_SRC_IEOB_IRQ_CLR_OFFS(n)	(0x0001f0c0 + 0x4000 * (n))

#define GSI_CNTXT_GLOB_IRQ_STTS_OFFS \
				GSI_EE_N_CNTXT_GLOB_IRQ_STTS_OFFS(IPA_EE_AP)
#define GSI_EE_N_CNTXT_GLOB_IRQ_STTS_OFFS(n)	(0x0001f100 + 0x4000 * (n))
#define ERROR_INT_FMASK				0x00000001
#define GP_INT1_FMASK				0x00000002
#define GP_INT2_FMASK				0x00000004
#define GP_INT3_FMASK				0x00000008

#define GSI_CNTXT_GLOB_IRQ_EN_OFFS \
				GSI_EE_N_CNTXT_GLOB_IRQ_EN_OFFS(IPA_EE_AP)
#define GSI_EE_N_CNTXT_GLOB_IRQ_EN_OFFS(n)	(0x0001f108 + 0x4000 * (n))
#define EN_ERROR_INT_FMASK			0x00000001
#define EN_GP_INT1_FMASK			0x00000002
#define EN_GP_INT2_FMASK			0x00000004
#define EN_GP_INT3_FMASK			0x00000008

#define GSI_CNTXT_GLOB_IRQ_CLR_OFFS \
				GSI_EE_N_CNTXT_GLOB_IRQ_CLR_OFFS(IPA_EE_AP)
#define GSI_EE_N_CNTXT_GLOB_IRQ_CLR_OFFS(n)	(0x0001f110 + 0x4000 * (n))
#define CLR_ERROR_INT_FMASK			0x00000001
#define CLR_GP_INT1_FMASK			0x00000002
#define CLR_GP_INT2_FMASK			0x00000004
#define CLR_GP_INT3_FMASK			0x00000008

#define GSI_CNTXT_GSI_IRQ_STTS_OFFS \
				GSI_EE_N_CNTXT_GSI_IRQ_STTS_OFFS(IPA_EE_AP)
#define GSI_EE_N_CNTXT_GSI_IRQ_STTS_OFFS(n)	(0x0001f118 + 0x4000 * (n))
#define BREAK_POINT_FMASK			0x00000001
#define BUS_ERROR_FMASK				0x00000002
#define CMD_FIFO_OVRFLOW_FMASK			0x00000004
#define MCS_STACK_OVRFLOW_FMASK			0x00000008

#define GSI_CNTXT_GSI_IRQ_EN_OFFS \
				GSI_EE_N_CNTXT_GSI_IRQ_EN_OFFS(IPA_EE_AP)
#define GSI_EE_N_CNTXT_GSI_IRQ_EN_OFFS(n)	(0x0001f120 + 0x4000 * (n))
#define EN_BREAK_POINT_FMASK			0x00000001
#define EN_BUS_ERROR_FMASK			0x00000002
#define EN_CMD_FIFO_OVRFLOW_FMASK		0x00000004
#define EN_MCS_STACK_OVRFLOW_FMASK		0x00000008

#define GSI_CNTXT_GSI_IRQ_CLR_OFFS \
				GSI_EE_N_CNTXT_GSI_IRQ_CLR_OFFS(IPA_EE_AP)
#define GSI_EE_N_CNTXT_GSI_IRQ_CLR_OFFS(n)	(0x0001f128 + 0x4000 * (n))
#define CLR_BREAK_POINT_FMASK			0x00000001
#define CLR_BUS_ERROR_FMASK			0x00000002
#define CLR_CMD_FIFO_OVRFLOW_FMASK		0x00000004
#define CLR_MCS_STACK_OVRFLOW_FMASK		0x00000008

#define GSI_EE_N_CNTXT_INTSET_OFFS(n)		(0x0001f180 + 0x4000 * (n))
#define INTYPE_FMASK				0x00000001
#define GSI_CNTXT_INTSET_OFFS	GSI_EE_N_CNTXT_INTSET_OFFS(IPA_EE_AP)

#define GSI_ERROR_LOG_OFFS	GSI_EE_N_ERROR_LOG_OFFS(IPA_EE_AP)
#define GSI_EE_N_ERROR_LOG_OFFS(n)		(0x0001f200 + 0x4000 * (n))

#define GSI_ERROR_LOG_CLR_OFFS	GSI_EE_N_ERROR_LOG_CLR_OFFS(IPA_EE_AP)
#define GSI_EE_N_ERROR_LOG_CLR_OFFS(n)		(0x0001f210 + 0x4000 * (n))

#define GSI_INTER_EE_SRC_CH_IRQ_OFFS \
				GSI_INTER_EE_N_SRC_CH_IRQ_OFFS(IPA_EE_AP)
#define GSI_INTER_EE_N_SRC_CH_IRQ_OFFS(n)	(0x0000c018 + 0x1000 * (n))

#define GSI_INTER_EE_SRC_EV_CH_IRQ_OFFS \
				GSI_INTER_EE_N_SRC_EV_CH_IRQ_OFFS(IPA_EE_AP)
#define GSI_INTER_EE_N_SRC_EV_CH_IRQ_OFFS(n)	(0x0000c01c + 0x1000 * (n))

#define GSI_INTER_EE_SRC_CH_IRQ_CLR_OFFS \
				GSI_INTER_EE_N_SRC_CH_IRQ_CLR_OFFS(IPA_EE_AP)
#define GSI_INTER_EE_N_SRC_CH_IRQ_CLR_OFFS(n)	(0x0000c028 + 0x1000 * (n))

#define GSI_INTER_EE_SRC_EV_CH_IRQ_CLR_OFFS \
				GSI_INTER_EE_N_SRC_EV_CH_IRQ_CLR_OFFS(IPA_EE_AP)
#define GSI_INTER_EE_N_SRC_EV_CH_IRQ_CLR_OFFS(n) (0x0000c02c + 0x1000 * (n))

#endif	/* _GSI_REG_H__ */
