\hypertarget{test-float-vlen8-avx2_8c}{}\doxysection{sysdeps/x86\+\_\+64/fpu/test-\/float-\/vlen8-\/avx2.c File Reference}
\label{test-float-vlen8-avx2_8c}\index{sysdeps/x86\_64/fpu/test-\/float-\/vlen8-\/avx2.c@{sysdeps/x86\_64/fpu/test-\/float-\/vlen8-\/avx2.c}}
{\ttfamily \#include \char`\"{}test-\/float-\/vlen8.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}libm-\/test.\+c\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{test-float-vlen8-avx2_8c_a6e8a58e7fa99fde6014999858282388b}{V\+E\+C\+\_\+\+S\+U\+FF}}~\+\_\+vlen8\+\_\+avx2
\item 
\#define \mbox{\hyperlink{test-float-vlen8-avx2_8c_a9355fc1ab9ff99efd657b5aa1e2b1542}{T\+E\+S\+T\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+cosf}}~1
\item 
\#define \mbox{\hyperlink{test-float-vlen8-avx2_8c_a495dddfaae0dfe8755bced1be208ade0}{T\+E\+S\+T\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+sinf}}~1
\item 
\#define \mbox{\hyperlink{test-float-vlen8-avx2_8c_ad0bb1a7156e4e7b2432966aa9527e404}{T\+E\+S\+T\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+sincosf}}~1
\item 
\#define \mbox{\hyperlink{test-float-vlen8-avx2_8c_a0c88e5e70d51a168981bf516ecbee368}{T\+E\+S\+T\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+logf}}~1
\item 
\#define \mbox{\hyperlink{test-float-vlen8-avx2_8c_a4807b1a4d31adf07d46878187f2f65e4}{T\+E\+S\+T\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+expf}}~1
\item 
\#define \mbox{\hyperlink{test-float-vlen8-avx2_8c_a3e607111a64c30b827bb3527b83b8431}{T\+E\+S\+T\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+powf}}~1
\item 
\#define \mbox{\hyperlink{test-float-vlen8-avx2_8c_acbe3721e0874bf7be2267085a7d9e3f6}{R\+E\+Q\+U\+I\+R\+E\+\_\+\+A\+V\+X2}}
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{test-float-vlen8-avx2_8c_acbe3721e0874bf7be2267085a7d9e3f6}\label{test-float-vlen8-avx2_8c_acbe3721e0874bf7be2267085a7d9e3f6}} 
\index{test-\/float-\/vlen8-\/avx2.c@{test-\/float-\/vlen8-\/avx2.c}!REQUIRE\_AVX2@{REQUIRE\_AVX2}}
\index{REQUIRE\_AVX2@{REQUIRE\_AVX2}!test-\/float-\/vlen8-\/avx2.c@{test-\/float-\/vlen8-\/avx2.c}}
\doxysubsubsection{\texorpdfstring{REQUIRE\_AVX2}{REQUIRE\_AVX2}}
{\footnotesize\ttfamily \#define R\+E\+Q\+U\+I\+R\+E\+\_\+\+A\+V\+X2}

\mbox{\Hypertarget{test-float-vlen8-avx2_8c_a9355fc1ab9ff99efd657b5aa1e2b1542}\label{test-float-vlen8-avx2_8c_a9355fc1ab9ff99efd657b5aa1e2b1542}} 
\index{test-\/float-\/vlen8-\/avx2.c@{test-\/float-\/vlen8-\/avx2.c}!TEST\_VECTOR\_cosf@{TEST\_VECTOR\_cosf}}
\index{TEST\_VECTOR\_cosf@{TEST\_VECTOR\_cosf}!test-\/float-\/vlen8-\/avx2.c@{test-\/float-\/vlen8-\/avx2.c}}
\doxysubsubsection{\texorpdfstring{TEST\_VECTOR\_cosf}{TEST\_VECTOR\_cosf}}
{\footnotesize\ttfamily \#define T\+E\+S\+T\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+cosf~1}

\mbox{\Hypertarget{test-float-vlen8-avx2_8c_a4807b1a4d31adf07d46878187f2f65e4}\label{test-float-vlen8-avx2_8c_a4807b1a4d31adf07d46878187f2f65e4}} 
\index{test-\/float-\/vlen8-\/avx2.c@{test-\/float-\/vlen8-\/avx2.c}!TEST\_VECTOR\_expf@{TEST\_VECTOR\_expf}}
\index{TEST\_VECTOR\_expf@{TEST\_VECTOR\_expf}!test-\/float-\/vlen8-\/avx2.c@{test-\/float-\/vlen8-\/avx2.c}}
\doxysubsubsection{\texorpdfstring{TEST\_VECTOR\_expf}{TEST\_VECTOR\_expf}}
{\footnotesize\ttfamily \#define T\+E\+S\+T\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+expf~1}

\mbox{\Hypertarget{test-float-vlen8-avx2_8c_a0c88e5e70d51a168981bf516ecbee368}\label{test-float-vlen8-avx2_8c_a0c88e5e70d51a168981bf516ecbee368}} 
\index{test-\/float-\/vlen8-\/avx2.c@{test-\/float-\/vlen8-\/avx2.c}!TEST\_VECTOR\_logf@{TEST\_VECTOR\_logf}}
\index{TEST\_VECTOR\_logf@{TEST\_VECTOR\_logf}!test-\/float-\/vlen8-\/avx2.c@{test-\/float-\/vlen8-\/avx2.c}}
\doxysubsubsection{\texorpdfstring{TEST\_VECTOR\_logf}{TEST\_VECTOR\_logf}}
{\footnotesize\ttfamily \#define T\+E\+S\+T\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+logf~1}

\mbox{\Hypertarget{test-float-vlen8-avx2_8c_a3e607111a64c30b827bb3527b83b8431}\label{test-float-vlen8-avx2_8c_a3e607111a64c30b827bb3527b83b8431}} 
\index{test-\/float-\/vlen8-\/avx2.c@{test-\/float-\/vlen8-\/avx2.c}!TEST\_VECTOR\_powf@{TEST\_VECTOR\_powf}}
\index{TEST\_VECTOR\_powf@{TEST\_VECTOR\_powf}!test-\/float-\/vlen8-\/avx2.c@{test-\/float-\/vlen8-\/avx2.c}}
\doxysubsubsection{\texorpdfstring{TEST\_VECTOR\_powf}{TEST\_VECTOR\_powf}}
{\footnotesize\ttfamily \#define T\+E\+S\+T\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+powf~1}

\mbox{\Hypertarget{test-float-vlen8-avx2_8c_ad0bb1a7156e4e7b2432966aa9527e404}\label{test-float-vlen8-avx2_8c_ad0bb1a7156e4e7b2432966aa9527e404}} 
\index{test-\/float-\/vlen8-\/avx2.c@{test-\/float-\/vlen8-\/avx2.c}!TEST\_VECTOR\_sincosf@{TEST\_VECTOR\_sincosf}}
\index{TEST\_VECTOR\_sincosf@{TEST\_VECTOR\_sincosf}!test-\/float-\/vlen8-\/avx2.c@{test-\/float-\/vlen8-\/avx2.c}}
\doxysubsubsection{\texorpdfstring{TEST\_VECTOR\_sincosf}{TEST\_VECTOR\_sincosf}}
{\footnotesize\ttfamily \#define T\+E\+S\+T\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+sincosf~1}

\mbox{\Hypertarget{test-float-vlen8-avx2_8c_a495dddfaae0dfe8755bced1be208ade0}\label{test-float-vlen8-avx2_8c_a495dddfaae0dfe8755bced1be208ade0}} 
\index{test-\/float-\/vlen8-\/avx2.c@{test-\/float-\/vlen8-\/avx2.c}!TEST\_VECTOR\_sinf@{TEST\_VECTOR\_sinf}}
\index{TEST\_VECTOR\_sinf@{TEST\_VECTOR\_sinf}!test-\/float-\/vlen8-\/avx2.c@{test-\/float-\/vlen8-\/avx2.c}}
\doxysubsubsection{\texorpdfstring{TEST\_VECTOR\_sinf}{TEST\_VECTOR\_sinf}}
{\footnotesize\ttfamily \#define T\+E\+S\+T\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+sinf~1}

\mbox{\Hypertarget{test-float-vlen8-avx2_8c_a6e8a58e7fa99fde6014999858282388b}\label{test-float-vlen8-avx2_8c_a6e8a58e7fa99fde6014999858282388b}} 
\index{test-\/float-\/vlen8-\/avx2.c@{test-\/float-\/vlen8-\/avx2.c}!VEC\_SUFF@{VEC\_SUFF}}
\index{VEC\_SUFF@{VEC\_SUFF}!test-\/float-\/vlen8-\/avx2.c@{test-\/float-\/vlen8-\/avx2.c}}
\doxysubsubsection{\texorpdfstring{VEC\_SUFF}{VEC\_SUFF}}
{\footnotesize\ttfamily \#define V\+E\+C\+\_\+\+S\+U\+FF~\+\_\+vlen8\+\_\+avx2}

