
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.051539                       # Number of seconds simulated
sim_ticks                                1051538591500                       # Number of ticks simulated
final_tick                               1051538591500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1007641                       # Simulator instruction rate (inst/s)
host_op_rate                                  1768367                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2174674568                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676036                       # Number of bytes of host memory used
host_seconds                                   483.54                       # Real time elapsed on the host
sim_insts                                   487232972                       # Number of instructions simulated
sim_ops                                     855073380                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           30400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        20201280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20231680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        30400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     14792512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14792512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           315645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              316120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        231133                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             231133                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              28910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           19211164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              19240074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         28910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            28910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        14067493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14067493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        14067493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             28910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          19211164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             33307567                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   209366831                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    65901590                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          8479                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           985                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   640063200                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1051538591500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2103077183                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   487232972                       # Number of instructions committed
system.cpu.committedOps                     855073380                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             854181497                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   2017                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9561566                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     53058807                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    854181497                       # number of integer instructions
system.cpu.num_fp_insts                          2017                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1828934573                       # number of times the integer registers were read
system.cpu.num_int_register_writes          718764054                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3863                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1536                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            286080544                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           198040960                       # number of times the CC registers were written
system.cpu.num_mem_refs                     275268413                       # number of memory refs
system.cpu.num_load_insts                   209366824                       # Number of load instructions
system.cpu.num_store_insts                   65901589                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2103077183                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69516044                       # Number of branches fetched
system.cpu.op_class::No_OpClass                   109      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 579803700     67.81%     67.81% # Class of executed instruction
system.cpu.op_class::IntMult                      134      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::FloatAdd                      12      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdAlu                       76      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdCvt                      116      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdMisc                     232      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.81% # Class of executed instruction
system.cpu.op_class::MemRead                209366750     24.49%     92.29% # Class of executed instruction
system.cpu.op_class::MemWrite                65901160      7.71%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  74      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                429      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  855073380                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.215387                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           275268421                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            766840                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            358.964609                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            795500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.215387                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999234                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999234                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          897                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         551303682                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        551303682                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    208664518                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       208664518                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     65824632                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       65824632                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     274489150                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        274489150                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    274489150                       # number of overall hits
system.cpu.dcache.overall_hits::total       274489150                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       702313                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        702313                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        76958                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        76958                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       779271                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         779271                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       779271                       # number of overall misses
system.cpu.dcache.overall_misses::total        779271                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 120377541000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 120377541000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  16504996000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16504996000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 136882537000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 136882537000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 136882537000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 136882537000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    209366831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    209366831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     65901590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     65901590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    275268421                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    275268421                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    275268421                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    275268421                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003354                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001168                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002831                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002831                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002831                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002831                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 171401.556001                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 171401.556001                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 214467.579719                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 214467.579719                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 175654.601544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 175654.601544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 175654.601544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 175654.601544                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       676765                       # number of writebacks
system.cpu.dcache.writebacks::total            676765                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       702313                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       702313                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        76958                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76958                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       779271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       779271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       779271                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       779271                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 119675228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 119675228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  16428038000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16428038000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 136103266000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 136103266000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 136103266000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 136103266000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003354                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003354                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002831                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002831                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002831                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002831                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 170401.556001                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 170401.556001                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 213467.579719                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 213467.579719                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 174654.601544                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 174654.601544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 174654.601544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 174654.601544                       # average overall mshr miss latency
system.cpu.dcache.replacements                 765816                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           276.536129                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           640063200                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               478                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1339044.351464                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            470500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   276.536129                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.540110                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.540110                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1280126878                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1280126878                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    640062722                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       640062722                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     640062722                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        640062722                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    640062722                       # number of overall hits
system.cpu.icache.overall_hits::total       640062722                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          478                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           478                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          478                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            478                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          478                       # number of overall misses
system.cpu.icache.overall_misses::total           478                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    104189000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    104189000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    104189000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    104189000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    104189000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    104189000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    640063200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    640063200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    640063200                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    640063200                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    640063200                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    640063200                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 217968.619247                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 217968.619247                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 217968.619247                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 217968.619247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 217968.619247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 217968.619247                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          114                       # number of writebacks
system.cpu.icache.writebacks::total               114                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          478                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          478                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          478                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          478                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          478                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    103711000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    103711000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    103711000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    103711000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    103711000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    103711000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 216968.619247                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 216968.619247                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 216968.619247                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 216968.619247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 216968.619247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 216968.619247                       # average overall mshr miss latency
system.cpu.icache.replacements                    114                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31807.798536                       # Cycle average of tags in use
system.l2.tags.total_refs                     1545678                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    329822                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.686401                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    460000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.853289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         17.818660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      31789.126587                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.970127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970697                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1659                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16585                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14188                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12695254                       # Number of tag accesses
system.l2.tags.data_accesses                 12695254                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       676765                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           676765                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          114                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              114                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             12431                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12431                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1728                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1728                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         435838                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            435838                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                437566                       # number of demand (read+write) hits
system.l2.demand_hits::total                   437569                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data               437566                       # number of overall hits
system.l2.overall_hits::total                  437569                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            62799                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               62799                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           475                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              475                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       266475                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          266475                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 475                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              329274                       # number of demand (read+write) misses
system.l2.demand_misses::total                 329749                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                475                       # number of overall misses
system.l2.overall_misses::cpu.data             329274                       # number of overall misses
system.l2.overall_misses::total                329749                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  16163931000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16163931000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    102960500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    102960500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 114045458000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 114045458000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     102960500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  130209389000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     130312349500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    102960500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 130209389000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    130312349500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       676765                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       676765                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          114                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          114                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         12431                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            12431                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          64527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          478                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            478                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       702313                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        702313                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               478                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            766840                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               767318                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              478                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           766840                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              767318                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.973221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.973221                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.993724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993724                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.379425                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.379425                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.993724                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.429391                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.429742                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.993724                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.429391                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.429742                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 257391.534897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 257391.534897                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 216758.947368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 216758.947368                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 427978.076743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 427978.076743                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 216758.947368                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 395443.882602                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 395186.488814                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 216758.947368                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 395443.882602                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 395186.488814                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               244762                       # number of writebacks
system.l2.writebacks::total                    244762                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        62799                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          62799                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          475                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          475                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       266475                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       266475                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         329274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            329749                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        329274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           329749                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15535941000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15535941000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     98210500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     98210500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 111380708000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 111380708000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     98210500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 126916649000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 127014859500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     98210500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 126916649000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 127014859500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.973221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.973221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.993724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.379425                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.379425                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.993724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.429391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.429742                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.993724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.429391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.429742                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 247391.534897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 247391.534897                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 206758.947368                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 206758.947368                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 417978.076743                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 417978.076743                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 206758.947368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 385443.882602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 385186.488814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 206758.947368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 385443.882602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 385186.488814                       # average overall mshr miss latency
system.l2.replacements                         297054                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  8137.102185                       # Cycle average of tags in use
system.l3.tags.total_refs                      574511                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    558778                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.028156                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    419000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     4237.579290                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          4.743018                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       3894.779877                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.517283                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000579                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.475437                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.993299                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1659                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         6258                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                5132936890                       # Number of tag accesses
system.l3.tags.data_accesses               5132936890                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       244762                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           244762                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 30                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    30                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          13599                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             13599                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 13629                       # number of demand (read+write) hits
system.l3.demand_hits::total                    13629                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                13629                       # number of overall hits
system.l3.overall_hits::total                   13629                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62769                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62769                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          475                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       252876                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          253351                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 475                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              315645                       # number of demand (read+write) misses
system.l3.demand_misses::total                 316120                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                475                       # number of overall misses
system.l3.overall_misses::cpu.data             315645                       # number of overall misses
system.l3.overall_misses::total                316120                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  14812522500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   14812522500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     92748000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 107758686500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 107851434500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      92748000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  122571209000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     122663957000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     92748000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 122571209000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    122663957000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       244762                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       244762                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          62799                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             62799                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          475                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       266475                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        266950                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               475                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            329274                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               329749                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              475                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           329274                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              329749                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999522                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999522                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.948967                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.949058                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.958609                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.958669                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.958609                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.958669                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 235984.681929                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 235984.681929                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 195258.947368                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 426132.517518                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 425699.659761                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 195258.947368                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 388319.818150                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 388029.726053                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 195258.947368                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 388319.818150                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 388029.726053                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               231133                       # number of writebacks
system.l3.writebacks::total                    231133                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks        52000                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         52000                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62769                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62769                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          475                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       252876                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       253351                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            475                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         315645                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            316120                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           475                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        315645                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           316120                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  12301762500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  12301762500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     73748000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  97643646500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  97717394500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     73748000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 109945409000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 110019157000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     73748000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 109945409000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 110019157000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999522                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999522                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.948967                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.949058                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.958609                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.958669                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.958609                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.958669                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 195984.681929                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 195984.681929                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 155258.947368                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 386132.517518                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 385699.659761                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 155258.947368                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 348319.818150                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 348029.726053                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 155258.947368                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 348319.818150                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 348029.726053                       # average overall mshr miss latency
system.l3.replacements                         550586                       # number of replacements
system.membus.snoop_filter.tot_requests        603148                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       287028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             253351                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       231133                       # Transaction distribution
system.membus.trans_dist::CleanEvict            51999                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62769                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62769                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        253351                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       915372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       915372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 915372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     35024192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     35024192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35024192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            316120                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  316120    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              316120                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1527685000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1580605000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1545679                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       778362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1503                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1503                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            702791                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       921527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          114                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          460796                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           12431                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          12431                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64527                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64527                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           478                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       702313                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2324358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2325428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        37888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     92390720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               92428608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          616507                       # Total snoops (count)
system.tol2bus.snoopTraffic                  15664768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1396256                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001077                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032803                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1394752     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1504      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1396256                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1449718500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            717000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1156475500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       626511                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       296762                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops         319453                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops       319453                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1051538591500                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            266950                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       475895                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          371453                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            62799                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           62799                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       266950                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       956260                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     36768704                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          550586                       # Total snoops (count)
system.tol3bus.snoopTraffic                  14792512                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           880335                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.362877                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.480830                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 560882     63.71%     63.71% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 319453     36.29%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             880335                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1116040000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         989247000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
