module Verilog1(clk,led1,res);
input clk,res;
output [3:0]led1;


reg change1;
wire clk,res;
reg [3:0]led1;


always@ (posedge clk) 
begin

if (res==1'b0)
q=4'd0;
else
led1=led1+4'd1;

change1 <= ~change1;

end
assign led1=change1;


endmodule
