ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_exmc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c"
  20              		.section	.text.exmc_norsram_deinit,"ax",%progbits
  21              		.align	1
  22              		.global	exmc_norsram_deinit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	exmc_norsram_deinit:
  28              	.LVL0:
  29              	.LFB116:
   1:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
   2:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \file    gd32f4xx_exmc.c
   3:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief   EXMC driver
   4:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
   5:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \version 2022-06-08, V3.0.1, firmware for GD32F4xx
  10:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
  11:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  12:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*
  13:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  14:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  15:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     Redistribution and use in source and binary forms, with or without modification,
  16:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** are permitted provided that the following conditions are met:
  17:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  18:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  19:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****        list of conditions and the following disclaimer.
  20:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  21:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****        this list of conditions and the following disclaimer in the documentation
  22:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****        and/or other materials provided with the distribution.
  23:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  24:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****        may be used to endorse or promote products derived from this software without
  25:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****        specific prior written permission.
  26:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  27:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  28:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  29:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 2


  30:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  31:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  32:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  33:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  34:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  35:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  36:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** OF SUCH DAMAGE.
  37:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
  38:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  39:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #include "gd32f4xx_exmc.h"
  40:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  41:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /* EXMC bank0 register reset value */
  42:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK0_SNCTL_RESET                 ((uint32_t)0x000030DAU)
  43:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK0_SNTCFG_RESET                ((uint32_t)0x0FFFFFFFU)
  44:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK0_SNWTCFG_RESET               ((uint32_t)0x0FFFFFFFU)
  45:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  46:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /* EXMC bank1/2 register reset mask */
  47:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK1_2_NPCTL_RESET               ((uint32_t)0x00000008U)
  48:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK1_2_NPINTEN_RESET             ((uint32_t)0x00000042U)
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK1_2_NPCTCFG_RESET             ((uint32_t)0xFFFFFFFFU)
  50:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK1_2_NPATCFG_RESET             ((uint32_t)0xFFFFFFFFU)
  51:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /* EXMC bank3 register reset mask */
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK3_NPCTL_RESET                 ((uint32_t)0x00000008U)
  54:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK3_NPINTEN_RESET               ((uint32_t)0x00000040U)
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK3_NPCTCFG_RESET               ((uint32_t)0xFFFFFFFFU)
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK3_NPATCFG_RESET               ((uint32_t)0xFFFFFFFFU)
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK3_PIOTCFG3_RESET              ((uint32_t)0xFFFFFFFFU)
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /* EXMC SDRAM device register reset mask */
  60:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDCTL_RESET          ((uint32_t)0x000002D0U)
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDTCFG_RESET         ((uint32_t)0x0FFFFFFFU)
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDCMD_RESET          ((uint32_t)0x00000000U)
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDARI_RESET          ((uint32_t)0x00000000U)
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDSTAT_RESET         ((uint32_t)0x00000000U)
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDRSCTL_RESET        ((uint32_t)0x00000000U)
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /* EXMC bank0 SQPI-PSRAM register reset mask */
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK0_SQPI_SINIT_RESET            ((uint32_t)0x18010000U)
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK0_SQPI_SRCMD_RESET            ((uint32_t)0x00000000U)
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK0_SQPI_SWCMD_RESET            ((uint32_t)0x00000000U)
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK0_SQPI_SIDL_RESET             ((uint32_t)0x00000000U)
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK0_SQPI_SIDH_RESET             ((uint32_t)0x00000000U)
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /* EXMC register bit offset */
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNCTL_NRMUX_OFFSET                ((uint32_t)1U)
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNCTL_SBRSTEN_OFFSET              ((uint32_t)8U)
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNCTL_WRAPEN_OFFSET               ((uint32_t)10U)
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNCTL_WREN_OFFSET                 ((uint32_t)12U)
  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNCTL_NRWTEN_OFFSET               ((uint32_t)13U)
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNCTL_EXMODEN_OFFSET              ((uint32_t)14U)
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNCTL_ASYNCWAIT_OFFSET            ((uint32_t)15U)
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNTCFG_AHLD_OFFSET                ((uint32_t)4U)
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNTCFG_DSET_OFFSET                ((uint32_t)8U)
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNTCFG_BUSLAT_OFFSET              ((uint32_t)16U)
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 3


  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define NPCTL_NDWTEN_OFFSET               ((uint32_t)1U)
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define NPCTL_ECCEN_OFFSET                ((uint32_t)6U)
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define NPCTCFG_COMWAIT_OFFSET            ((uint32_t)8U)
  91:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define NPCTCFG_COMHLD_OFFSET             ((uint32_t)16U)
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define NPCTCFG_COMHIZ_OFFSET             ((uint32_t)24U)
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define NPATCFG_ATTWAIT_OFFSET            ((uint32_t)8U)
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define NPATCFG_ATTHLD_OFFSET             ((uint32_t)16U)
  96:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define NPATCFG_ATTHIZ_OFFSET             ((uint32_t)24U)
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define PIOTCFG_IOWAIT_OFFSET             ((uint32_t)8U)
  99:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define PIOTCFG_IOHLD_OFFSET              ((uint32_t)16U)
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define PIOTCFG_IOHIZ_OFFSET              ((uint32_t)24U)
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDCTL_WPEN_OFFSET                 ((uint32_t)9U)
 103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDCTL_BRSTRD_OFFSET               ((uint32_t)12U)
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDTCFG_XSRD_OFFSET                ((uint32_t)4U)
 106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDTCFG_RASD_OFFSET                ((uint32_t)8U)
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDTCFG_ARFD_OFFSET                ((uint32_t)12U)
 108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDTCFG_WRD_OFFSET                 ((uint32_t)16U)
 109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDTCFG_RPD_OFFSET                 ((uint32_t)20U)
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDTCFG_RCD_OFFSET                 ((uint32_t)24U)
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDCMD_NARF_OFFSET                 ((uint32_t)5U)
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDCMD_MRC_OFFSET                  ((uint32_t)9U)
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDARI_ARINTV_OFFSET               ((uint32_t)1U)
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDSTAT_STA0_OFFSET                ((uint32_t)1U)
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDSTAT_STA1_OFFSET                ((uint32_t)3U)
 119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SRCMD_RWAITCYCLE_OFFSET           ((uint32_t)16U)
 121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SWCMD_WWAITCYCLE_OFFSET           ((uint32_t)16U)
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define INTEN_INTS_OFFSET                 ((uint32_t)3U)
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      deinitialize EXMC NOR/SRAM region
 127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_region: select the region of bank0
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_norsram_deinit(uint32_t exmc_norsram_region)
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
  30              		.loc 1 134 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* reset the registers */
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) = BANK0_SNCTL_RESET;
  35              		.loc 1 136 5 view .LVU1
  36 0000 00F1A053 		add	r3, r0, #335544320
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 4


  37 0004 DB00     		lsls	r3, r3, #3
  38              		.loc 1 136 37 is_stmt 0 view .LVU2
  39 0006 43F2DA02 		movw	r2, #12506
  40 000a 1A60     		str	r2, [r3]
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNTCFG(exmc_norsram_region) = BANK0_SNTCFG_RESET;
  41              		.loc 1 137 5 is_stmt 1 view .LVU3
  42 000c C000     		lsls	r0, r0, #3
  43              	.LVL1:
  44              		.loc 1 137 5 is_stmt 0 view .LVU4
  45 000e 00F12040 		add	r0, r0, #-1610612736
  46              		.loc 1 137 38 view .LVU5
  47 0012 6FF07043 		mvn	r3, #-268435456
  48 0016 4360     		str	r3, [r0, #4]
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNWTCFG(exmc_norsram_region) = BANK0_SNWTCFG_RESET;
  49              		.loc 1 138 5 is_stmt 1 view .LVU6
  50              		.loc 1 138 39 is_stmt 0 view .LVU7
  51 0018 C0F80431 		str	r3, [r0, #260]
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
  52              		.loc 1 139 1 view .LVU8
  53 001c 7047     		bx	lr
  54              		.cfi_endproc
  55              	.LFE116:
  57              		.section	.text.exmc_norsram_struct_para_init,"ax",%progbits
  58              		.align	1
  59              		.global	exmc_norsram_struct_para_init
  60              		.syntax unified
  61              		.thumb
  62              		.thumb_func
  64              	exmc_norsram_struct_para_init:
  65              	.LVL2:
  66              	.LFB117:
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize exmc_norsram_parameter_struct with the default values
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] exmc_norsram_init_struct: the initialized struct exmc_norsram_parameter_struct poin
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_norsram_struct_para_init(exmc_norsram_parameter_struct *exmc_norsram_init_struct)
 148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
  67              		.loc 1 148 1 is_stmt 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71              		@ link register save eliminated.
  72              		.loc 1 148 1 is_stmt 0 view .LVU10
  73 0000 30B4     		push	{r4, r5}
  74              	.LCFI0:
  75              		.cfi_def_cfa_offset 8
  76              		.cfi_offset 4, -8
  77              		.cfi_offset 5, -4
 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->norsram_region = EXMC_BANK0_NORSRAM_REGION0;
  78              		.loc 1 150 5 is_stmt 1 view .LVU11
  79              		.loc 1 150 46 is_stmt 0 view .LVU12
  80 0002 0023     		movs	r3, #0
  81 0004 0360     		str	r3, [r0]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 5


 151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->address_data_mux = ENABLE;
  82              		.loc 1 151 5 is_stmt 1 view .LVU13
  83              		.loc 1 151 48 is_stmt 0 view .LVU14
  84 0006 0122     		movs	r2, #1
  85 0008 0263     		str	r2, [r0, #48]
 152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->memory_type = EXMC_MEMORY_TYPE_SRAM;
  86              		.loc 1 152 5 is_stmt 1 view .LVU15
  87              		.loc 1 152 43 is_stmt 0 view .LVU16
  88 000a C362     		str	r3, [r0, #44]
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->databus_width = EXMC_NOR_DATABUS_WIDTH_8B;
  89              		.loc 1 153 5 is_stmt 1 view .LVU17
  90              		.loc 1 153 45 is_stmt 0 view .LVU18
  91 000c 8362     		str	r3, [r0, #40]
 154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->burst_mode = DISABLE;
  92              		.loc 1 154 5 is_stmt 1 view .LVU19
  93              		.loc 1 154 42 is_stmt 0 view .LVU20
  94 000e 4362     		str	r3, [r0, #36]
 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_polarity = EXMC_NWAIT_POLARITY_LOW;
  95              		.loc 1 155 5 is_stmt 1 view .LVU21
  96              		.loc 1 155 46 is_stmt 0 view .LVU22
  97 0010 0362     		str	r3, [r0, #32]
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->wrap_burst_mode = DISABLE;
  98              		.loc 1 156 5 is_stmt 1 view .LVU23
  99              		.loc 1 156 47 is_stmt 0 view .LVU24
 100 0012 C361     		str	r3, [r0, #28]
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_config = EXMC_NWAIT_CONFIG_BEFORE;
 101              		.loc 1 157 5 is_stmt 1 view .LVU25
 102              		.loc 1 157 44 is_stmt 0 view .LVU26
 103 0014 8361     		str	r3, [r0, #24]
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->memory_write = ENABLE;
 104              		.loc 1 158 5 is_stmt 1 view .LVU27
 105              		.loc 1 158 44 is_stmt 0 view .LVU28
 106 0016 4261     		str	r2, [r0, #20]
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_signal = ENABLE;
 107              		.loc 1 159 5 is_stmt 1 view .LVU29
 108              		.loc 1 159 44 is_stmt 0 view .LVU30
 109 0018 0261     		str	r2, [r0, #16]
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->extended_mode = DISABLE;
 110              		.loc 1 160 5 is_stmt 1 view .LVU31
 111              		.loc 1 160 45 is_stmt 0 view .LVU32
 112 001a 8360     		str	r3, [r0, #8]
 161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->asyn_wait = DISABLE;
 113              		.loc 1 161 5 is_stmt 1 view .LVU33
 114              		.loc 1 161 41 is_stmt 0 view .LVU34
 115 001c C360     		str	r3, [r0, #12]
 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_mode = EXMC_ASYN_WRITE;
 116              		.loc 1 162 5 is_stmt 1 view .LVU35
 117              		.loc 1 162 42 is_stmt 0 view .LVU36
 118 001e 4360     		str	r3, [r0, #4]
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure read/write timing */
 165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_setuptime = 0xFU;
 119              		.loc 1 165 5 is_stmt 1 view .LVU37
 120              		.loc 1 165 29 is_stmt 0 view .LVU38
 121 0020 416B     		ldr	r1, [r0, #52]
 122              		.loc 1 165 73 view .LVU39
 123 0022 0F22     		movs	r2, #15
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 6


 124 0024 8A61     		str	r2, [r1, #24]
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime = 0xFU;
 125              		.loc 1 166 5 is_stmt 1 view .LVU40
 126              		.loc 1 166 29 is_stmt 0 view .LVU41
 127 0026 416B     		ldr	r1, [r0, #52]
 128              		.loc 1 166 72 view .LVU42
 129 0028 4A61     		str	r2, [r1, #20]
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime = 0xFFU;
 130              		.loc 1 167 5 is_stmt 1 view .LVU43
 131              		.loc 1 167 29 is_stmt 0 view .LVU44
 132 002a 446B     		ldr	r4, [r0, #52]
 133              		.loc 1 167 70 view .LVU45
 134 002c FF21     		movs	r1, #255
 135 002e 2161     		str	r1, [r4, #16]
 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->bus_latency = 0xFU;
 136              		.loc 1 168 5 is_stmt 1 view .LVU46
 137              		.loc 1 168 29 is_stmt 0 view .LVU47
 138 0030 446B     		ldr	r4, [r0, #52]
 139              		.loc 1 168 62 view .LVU48
 140 0032 E260     		str	r2, [r4, #12]
 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_clk_division = EXMC_SYN_CLOCK_RATIO_16_CLK;
 141              		.loc 1 169 5 is_stmt 1 view .LVU49
 142              		.loc 1 169 29 is_stmt 0 view .LVU50
 143 0034 446B     		ldr	r4, [r0, #52]
 144              		.loc 1 169 67 view .LVU51
 145 0036 4FF47005 		mov	r5, #15728640
 146 003a A560     		str	r5, [r4, #8]
 170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_data_latency = EXMC_DATALAT_17_CLK;
 147              		.loc 1 170 5 is_stmt 1 view .LVU52
 148              		.loc 1 170 67 is_stmt 0 view .LVU53
 149 003c 4FF07064 		mov	r4, #251658240
 150 0040 456B     		ldr	r5, [r0, #52]
 151 0042 6C60     		str	r4, [r5, #4]
 171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 152              		.loc 1 171 5 is_stmt 1 view .LVU54
 153              		.loc 1 171 67 is_stmt 0 view .LVU55
 154 0044 446B     		ldr	r4, [r0, #52]
 155 0046 2360     		str	r3, [r4]
 172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure write timing, when extended mode is used */
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_address_setuptime = 0xFU;
 156              		.loc 1 174 5 is_stmt 1 view .LVU56
 157              		.loc 1 174 68 is_stmt 0 view .LVU57
 158 0048 846B     		ldr	r4, [r0, #56]
 159 004a A261     		str	r2, [r4, #24]
 175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_address_holdtime = 0xFU;
 160              		.loc 1 175 5 is_stmt 1 view .LVU58
 161              		.loc 1 175 67 is_stmt 0 view .LVU59
 162 004c 846B     		ldr	r4, [r0, #56]
 163 004e 6261     		str	r2, [r4, #20]
 176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_data_setuptime = 0xFFU;
 164              		.loc 1 176 5 is_stmt 1 view .LVU60
 165              		.loc 1 176 65 is_stmt 0 view .LVU61
 166 0050 846B     		ldr	r4, [r0, #56]
 167 0052 2161     		str	r1, [r4, #16]
 177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->bus_latency = 0xFU;
 168              		.loc 1 177 5 is_stmt 1 view .LVU62
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 7


 169              		.loc 1 177 29 is_stmt 0 view .LVU63
 170 0054 816B     		ldr	r1, [r0, #56]
 171              		.loc 1 177 57 view .LVU64
 172 0056 CA60     		str	r2, [r1, #12]
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 173              		.loc 1 178 5 is_stmt 1 view .LVU65
 174              		.loc 1 178 29 is_stmt 0 view .LVU66
 175 0058 826B     		ldr	r2, [r0, #56]
 176              		.loc 1 178 62 view .LVU67
 177 005a 1360     		str	r3, [r2]
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 178              		.loc 1 179 1 view .LVU68
 179 005c 30BC     		pop	{r4, r5}
 180              	.LCFI1:
 181              		.cfi_restore 5
 182              		.cfi_restore 4
 183              		.cfi_def_cfa_offset 0
 184 005e 7047     		bx	lr
 185              		.cfi_endproc
 186              	.LFE117:
 188              		.section	.text.exmc_norsram_init,"ax",%progbits
 189              		.align	1
 190              		.global	exmc_norsram_init
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	exmc_norsram_init:
 196              	.LVL3:
 197              	.LFB118:
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize EXMC NOR/SRAM region
 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_parameter_struct: configure the EXMC NOR/SRAM parameter
 184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   norsram_region: EXMC_BANK0_NORSRAM_REGIONx, x=0..3
 185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   write_mode: EXMC_ASYN_WRITE, EXMC_SYN_WRITE
 186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   extended_mode: ENABLE or DISABLE
 187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   asyn_wait: ENABLE or DISABLE
 188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   nwait_signal: ENABLE or DISABLE
 189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   memory_write: ENABLE or DISABLE
 190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   nwait_config: EXMC_NWAIT_CONFIG_BEFORE, EXMC_NWAIT_CONFIG_DURING
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   wrap_burst_mode: ENABLE or DISABLE
 192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   nwait_polarity: EXMC_NWAIT_POLARITY_LOW, EXMC_NWAIT_POLARITY_HIGH
 193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   burst_mode: ENABLE or DISABLE
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   databus_width: EXMC_NOR_DATABUS_WIDTH_8B, EXMC_NOR_DATABUS_WIDTH_16B
 195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   memory_type: EXMC_MEMORY_TYPE_SRAM, EXMC_MEMORY_TYPE_PSRAM, EXMC_MEMORY_TYPE_NOR
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   address_data_mux: ENABLE or DISABLE
 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   read_write_timing: struct exmc_norsram_timing_parameter_struct set the time
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     asyn_access_mode: EXMC_ACCESS_MODE_A, EXMC_ACCESS_MODE_B, EXMC_ACCESS_MODE_C, E
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     syn_data_latency: EXMC_DATALAT_x_CLK, x=2..17
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     syn_clk_division: EXMC_SYN_CLOCK_RATIO_DISABLE, EXMC_SYN_CLOCK_RATIO_x_CLK, x=2
 201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     bus_latency: 0x0U~0xFU
 202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     asyn_data_setuptime: 0x01U~0xFFU
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     asyn_address_holdtime: 0x1U~0xFU
 204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     asyn_address_setuptime: 0x0U~0xFU
 205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   write_timing: struct exmc_norsram_timing_parameter_struct set the time
 206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     asyn_access_mode: EXMC_ACCESS_MODE_A, EXMC_ACCESS_MODE_B, EXMC_ACCESS_MODE_C, E
 207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     syn_data_latency: EXMC_DATALAT_x_CLK, x=2..17
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 8


 208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     syn_clk_division: EXMC_SYN_CLOCK_RATIO_x_CLK, x=2..16
 209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     bus_latency: 0x0U~0xFU
 210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     asyn_data_setuptime: 0x01U~0xFFU
 211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     asyn_address_holdtime: 0x1U~0xFU
 212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     asyn_address_setuptime: 0x0U~0xFU
 213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_norsram_init(exmc_norsram_parameter_struct *exmc_norsram_init_struct)
 217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 198              		.loc 1 217 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 203              		.loc 1 217 1 is_stmt 0 view .LVU70
 204 0000 F0B4     		push	{r4, r5, r6, r7}
 205              	.LCFI2:
 206              		.cfi_def_cfa_offset 16
 207              		.cfi_offset 4, -16
 208              		.cfi_offset 5, -12
 209              		.cfi_offset 6, -8
 210              		.cfi_offset 7, -4
 218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t snctl = 0x00000000U, sntcfg = 0x00000000U, snwtcfg = 0x00000000U;
 211              		.loc 1 218 5 is_stmt 1 view .LVU71
 212              	.LVL4:
 219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* get the register value */
 221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     snctl = EXMC_SNCTL(exmc_norsram_init_struct->norsram_region);
 213              		.loc 1 221 5 view .LVU72
 214              		.loc 1 221 13 is_stmt 0 view .LVU73
 215 0002 0268     		ldr	r2, [r0]
 216 0004 02F1A052 		add	r2, r2, #335544320
 217 0008 D200     		lsls	r2, r2, #3
 218              		.loc 1 221 11 view .LVU74
 219 000a 1368     		ldr	r3, [r2]
 220              	.LVL5:
 222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* clear relative bits */
 224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     snctl &= ((uint32_t)~(EXMC_SNCTL_NREN | EXMC_SNCTL_NRTP | EXMC_SNCTL_NRW | EXMC_SNCTL_SBRSTEN |
 221              		.loc 1 224 5 is_stmt 1 view .LVU75
 222              		.loc 1 224 11 is_stmt 0 view .LVU76
 223 000c 2B4C     		ldr	r4, .L11
 224 000e 1C40     		ands	r4, r4, r3
 225              	.LVL6:
 225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRWTPOL | EXMC_SNCTL_WRAPEN | EXMC_SNCTL_NRWTCFG | EXMC_SNCTL_
 226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRWTEN | EXMC_SNCTL_EXMODEN | EXMC_SNCTL_ASYNCWTEN | EXMC_SNCT
 227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRMUX));
 228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure control bits */
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     snctl |= (uint32_t)(exmc_norsram_init_struct->address_data_mux << SNCTL_NRMUX_OFFSET) |
 226              		.loc 1 230 5 is_stmt 1 view .LVU77
 227              		.loc 1 230 49 is_stmt 0 view .LVU78
 228 0010 036B     		ldr	r3, [r0, #48]
 231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->memory_type |
 229              		.loc 1 231 38 view .LVU79
 230 0012 C16A     		ldr	r1, [r0, #44]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 9


 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->memory_type |
 231              		.loc 1 230 91 view .LVU80
 232 0014 41EA4303 		orr	r3, r1, r3, lsl #1
 232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->databus_width |
 233              		.loc 1 232 38 view .LVU81
 234 0018 856A     		ldr	r5, [r0, #40]
 231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->memory_type |
 235              		.loc 1 231 52 view .LVU82
 236 001a 2B43     		orrs	r3, r3, r5
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->burst_mode << SNCTL_SBRSTEN_OFFSET) |
 237              		.loc 1 233 39 view .LVU83
 238 001c 456A     		ldr	r5, [r0, #36]
 232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->databus_width |
 239              		.loc 1 232 54 view .LVU84
 240 001e 43EA0523 		orr	r3, r3, r5, lsl #8
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->nwait_polarity |
 241              		.loc 1 234 38 view .LVU85
 242 0022 056A     		ldr	r5, [r0, #32]
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->burst_mode << SNCTL_SBRSTEN_OFFSET) |
 243              		.loc 1 233 77 view .LVU86
 244 0024 2B43     		orrs	r3, r3, r5
 235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->wrap_burst_mode << SNCTL_WRAPEN_OFFSET) |
 245              		.loc 1 235 39 view .LVU87
 246 0026 C569     		ldr	r5, [r0, #28]
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->nwait_polarity |
 247              		.loc 1 234 55 view .LVU88
 248 0028 43EA8523 		orr	r3, r3, r5, lsl #10
 236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->nwait_config |
 249              		.loc 1 236 38 view .LVU89
 250 002c 8569     		ldr	r5, [r0, #24]
 235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->wrap_burst_mode << SNCTL_WRAPEN_OFFSET) |
 251              		.loc 1 235 81 view .LVU90
 252 002e 2B43     		orrs	r3, r3, r5
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->memory_write << SNCTL_WREN_OFFSET) |
 253              		.loc 1 237 39 view .LVU91
 254 0030 4569     		ldr	r5, [r0, #20]
 236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->nwait_config |
 255              		.loc 1 236 53 view .LVU92
 256 0032 43EA0533 		orr	r3, r3, r5, lsl #12
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 257              		.loc 1 238 39 view .LVU93
 258 0036 0569     		ldr	r5, [r0, #16]
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->memory_write << SNCTL_WREN_OFFSET) |
 259              		.loc 1 237 76 view .LVU94
 260 0038 43EA4533 		orr	r3, r3, r5, lsl #13
 239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->extended_mode << SNCTL_EXMODEN_OFFSET) |
 261              		.loc 1 239 39 view .LVU95
 262 003c 8568     		ldr	r5, [r0, #8]
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 263              		.loc 1 238 78 view .LVU96
 264 003e 43EA8533 		orr	r3, r3, r5, lsl #14
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->asyn_wait << SNCTL_ASYNCWAIT_OFFSET) |
 265              		.loc 1 240 39 view .LVU97
 266 0042 C668     		ldr	r6, [r0, #12]
 239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->extended_mode << SNCTL_EXMODEN_OFFSET) |
 267              		.loc 1 239 80 view .LVU98
 268 0044 43EAC633 		orr	r3, r3, r6, lsl #15
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 10


 241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->write_mode;
 269              		.loc 1 241 38 view .LVU99
 270 0048 4668     		ldr	r6, [r0, #4]
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->asyn_wait << SNCTL_ASYNCWAIT_OFFSET) |
 271              		.loc 1 240 78 view .LVU100
 272 004a 3343     		orrs	r3, r3, r6
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->memory_type |
 273              		.loc 1 230 11 view .LVU101
 274 004c 2343     		orrs	r3, r3, r4
 275              	.LVL7:
 242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure timing */
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     sntcfg = (uint32_t)exmc_norsram_init_struct->read_write_timing->asyn_address_setuptime |
 276              		.loc 1 244 5 is_stmt 1 view .LVU102
 277              		.loc 1 244 48 is_stmt 0 view .LVU103
 278 004e 466B     		ldr	r6, [r0, #52]
 279              		.loc 1 244 67 view .LVU104
 280 0050 B469     		ldr	r4, [r6, #24]
 281              		.loc 1 244 92 view .LVU105
 282 0052 7769     		ldr	r7, [r6, #20]
 283 0054 44EA0714 		orr	r4, r4, r7, lsl #4
 245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 284              		.loc 1 245 105 view .LVU106
 285 0058 3769     		ldr	r7, [r6, #16]
 286 005a 44EA0724 		orr	r4, r4, r7, lsl #8
 246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime << SNTCFG_DSET_OFFSE
 287              		.loc 1 246 103 view .LVU107
 288 005e F768     		ldr	r7, [r6, #12]
 289 0060 44EA0744 		orr	r4, r4, r7, lsl #16
 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->bus_latency << SNTCFG_BUSLAT_OFFSET) |
 290              		.loc 1 247 97 view .LVU108
 291 0064 B768     		ldr	r7, [r6, #8]
 292 0066 3C43     		orrs	r4, r4, r7
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->read_write_timing->syn_clk_division |
 293              		.loc 1 248 76 view .LVU109
 294 0068 7768     		ldr	r7, [r6, #4]
 295 006a 3C43     		orrs	r4, r4, r7
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->read_write_timing->syn_data_latency |
 250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->read_write_timing->asyn_access_mode;
 296              		.loc 1 250 57 view .LVU110
 297 006c 3668     		ldr	r6, [r6]
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 298              		.loc 1 244 12 view .LVU111
 299 006e 3443     		orrs	r4, r4, r6
 300              	.LVL8:
 251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* enable nor flash access */
 253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(EXMC_MEMORY_TYPE_NOR == exmc_norsram_init_struct->memory_type) {
 301              		.loc 1 253 5 is_stmt 1 view .LVU112
 302              		.loc 1 253 7 is_stmt 0 view .LVU113
 303 0070 0829     		cmp	r1, #8
 304 0072 11D0     		beq	.L9
 305              	.L5:
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         snctl |= (uint32_t)EXMC_SNCTL_NREN;
 255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure extended mode */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 11


 258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(ENABLE == exmc_norsram_init_struct->extended_mode) {
 306              		.loc 1 258 5 is_stmt 1 view .LVU114
 307              		.loc 1 258 7 is_stmt 0 view .LVU115
 308 0074 012D     		cmp	r5, #1
 309 0076 12D0     		beq	.L10
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         snwtcfg = (uint32_t)exmc_norsram_init_struct->write_timing->asyn_address_setuptime |
 260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_data_setuptime << SNTCFG_DSET_OFFSE
 262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->bus_latency << SNTCFG_BUSLAT_OFFSET) |
 263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   exmc_norsram_init_struct->write_timing->asyn_access_mode;
 264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         snwtcfg = BANK0_SNWTCFG_RESET;
 310              		.loc 1 265 17 view .LVU116
 311 0078 6FF07041 		mvn	r1, #-268435456
 312              	.LVL9:
 313              	.L6:
 266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the registers */
 269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_init_struct->norsram_region) = snctl;
 314              		.loc 1 269 5 is_stmt 1 view .LVU117
 315              		.loc 1 269 58 is_stmt 0 view .LVU118
 316 007c 1360     		str	r3, [r2]
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNTCFG(exmc_norsram_init_struct->norsram_region) = sntcfg;
 317              		.loc 1 270 5 is_stmt 1 view .LVU119
 318 007e 0368     		ldr	r3, [r0]
 319              	.LVL10:
 320              		.loc 1 270 5 is_stmt 0 view .LVU120
 321 0080 DB00     		lsls	r3, r3, #3
 322 0082 03F12043 		add	r3, r3, #-1610612736
 323              		.loc 1 270 59 view .LVU121
 324 0086 5C60     		str	r4, [r3, #4]
 325              	.LVL11:
 271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNWTCFG(exmc_norsram_init_struct->norsram_region) = snwtcfg;
 326              		.loc 1 271 5 is_stmt 1 view .LVU122
 327 0088 0368     		ldr	r3, [r0]
 328 008a DB00     		lsls	r3, r3, #3
 329 008c 03F12043 		add	r3, r3, #-1610612736
 330              		.loc 1 271 60 is_stmt 0 view .LVU123
 331 0090 C3F80411 		str	r1, [r3, #260]
 272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 332              		.loc 1 272 1 view .LVU124
 333 0094 F0BC     		pop	{r4, r5, r6, r7}
 334              	.LCFI3:
 335              		.cfi_remember_state
 336              		.cfi_restore 7
 337              		.cfi_restore 6
 338              		.cfi_restore 5
 339              		.cfi_restore 4
 340              		.cfi_def_cfa_offset 0
 341              	.LVL12:
 342              		.loc 1 272 1 view .LVU125
 343 0096 7047     		bx	lr
 344              	.LVL13:
 345              	.L9:
 346              	.LCFI4:
 347              		.cfi_restore_state
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 12


 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 348              		.loc 1 254 9 is_stmt 1 view .LVU126
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 349              		.loc 1 254 15 is_stmt 0 view .LVU127
 350 0098 43F04003 		orr	r3, r3, #64
 351              	.LVL14:
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 352              		.loc 1 254 15 view .LVU128
 353 009c EAE7     		b	.L5
 354              	.L10:
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 355              		.loc 1 259 9 is_stmt 1 view .LVU129
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 356              		.loc 1 259 53 is_stmt 0 view .LVU130
 357 009e 856B     		ldr	r5, [r0, #56]
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 358              		.loc 1 259 67 view .LVU131
 359 00a0 A969     		ldr	r1, [r5, #24]
 260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_data_setuptime << SNTCFG_DSET_OFFSE
 360              		.loc 1 260 58 view .LVU132
 361 00a2 6E69     		ldr	r6, [r5, #20]
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 362              		.loc 1 259 92 view .LVU133
 363 00a4 41EA0611 		orr	r1, r1, r6, lsl #4
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->bus_latency << SNTCFG_BUSLAT_OFFSET) |
 364              		.loc 1 261 58 view .LVU134
 365 00a8 2E69     		ldr	r6, [r5, #16]
 260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_data_setuptime << SNTCFG_DSET_OFFSE
 366              		.loc 1 260 105 view .LVU135
 367 00aa 41EA0621 		orr	r1, r1, r6, lsl #8
 262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   exmc_norsram_init_struct->write_timing->asyn_access_mode;
 368              		.loc 1 262 58 view .LVU136
 369 00ae EE68     		ldr	r6, [r5, #12]
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->bus_latency << SNTCFG_BUSLAT_OFFSET) |
 370              		.loc 1 261 103 view .LVU137
 371 00b0 41EA0641 		orr	r1, r1, r6, lsl #16
 263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 372              		.loc 1 263 57 view .LVU138
 373 00b4 2D68     		ldr	r5, [r5]
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 374              		.loc 1 259 17 view .LVU139
 375 00b6 2943     		orrs	r1, r1, r5
 376              	.LVL15:
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 377              		.loc 1 259 17 view .LVU140
 378 00b8 E0E7     		b	.L6
 379              	.L12:
 380 00ba 00BF     		.align	2
 381              	.L11:
 382 00bc 8100F7FF 		.word	-589695
 383              		.cfi_endproc
 384              	.LFE118:
 386              		.section	.text.exmc_norsram_enable,"ax",%progbits
 387              		.align	1
 388              		.global	exmc_norsram_enable
 389              		.syntax unified
 390              		.thumb
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 13


 391              		.thumb_func
 393              	exmc_norsram_enable:
 394              	.LVL16:
 395              	.LFB119:
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      enable EXMC NOR/PSRAM bank region
 276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_region: specify the region of NOR/PSRAM bank
 277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_norsram_enable(uint32_t exmc_norsram_region)
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 396              		.loc 1 283 1 is_stmt 1 view -0
 397              		.cfi_startproc
 398              		@ args = 0, pretend = 0, frame = 0
 399              		@ frame_needed = 0, uses_anonymous_args = 0
 400              		@ link register save eliminated.
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) |= (uint32_t)EXMC_SNCTL_NRBKEN;
 401              		.loc 1 284 5 view .LVU142
 402 0000 00F1A050 		add	r0, r0, #335544320
 403              	.LVL17:
 404              		.loc 1 284 5 is_stmt 0 view .LVU143
 405 0004 C000     		lsls	r0, r0, #3
 406              	.LVL18:
 407              		.loc 1 284 5 view .LVU144
 408 0006 0368     		ldr	r3, [r0]
 409              		.loc 1 284 37 view .LVU145
 410 0008 43F00103 		orr	r3, r3, #1
 411 000c 0360     		str	r3, [r0]
 285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 412              		.loc 1 285 1 view .LVU146
 413 000e 7047     		bx	lr
 414              		.cfi_endproc
 415              	.LFE119:
 417              		.section	.text.exmc_norsram_disable,"ax",%progbits
 418              		.align	1
 419              		.global	exmc_norsram_disable
 420              		.syntax unified
 421              		.thumb
 422              		.thumb_func
 424              	exmc_norsram_disable:
 425              	.LVL19:
 426              	.LFB120:
 286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      disable EXMC NOR/PSRAM bank region
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_region: specify the region of NOR/PSRAM Bank
 290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_norsram_disable(uint32_t exmc_norsram_region)
 296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 14


 427              		.loc 1 296 1 is_stmt 1 view -0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 0
 430              		@ frame_needed = 0, uses_anonymous_args = 0
 431              		@ link register save eliminated.
 297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) &= ~(uint32_t)EXMC_SNCTL_NRBKEN;
 432              		.loc 1 297 5 view .LVU148
 433 0000 00F1A050 		add	r0, r0, #335544320
 434              	.LVL20:
 435              		.loc 1 297 5 is_stmt 0 view .LVU149
 436 0004 C000     		lsls	r0, r0, #3
 437              	.LVL21:
 438              		.loc 1 297 5 view .LVU150
 439 0006 0368     		ldr	r3, [r0]
 440              		.loc 1 297 37 view .LVU151
 441 0008 23F00103 		bic	r3, r3, #1
 442 000c 0360     		str	r3, [r0]
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 443              		.loc 1 298 1 view .LVU152
 444 000e 7047     		bx	lr
 445              		.cfi_endproc
 446              	.LFE120:
 448              		.section	.text.exmc_nand_deinit,"ax",%progbits
 449              		.align	1
 450              		.global	exmc_nand_deinit
 451              		.syntax unified
 452              		.thumb
 453              		.thumb_func
 455              	exmc_nand_deinit:
 456              	.LVL22:
 457              	.LFB121:
 299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      deinitialize EXMC NAND bank
 302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: select the bank of NAND
 303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1..2)
 305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_nand_deinit(uint32_t exmc_nand_bank)
 309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 458              		.loc 1 309 1 is_stmt 1 view -0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462              		@ link register save eliminated.
 310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* EXMC_BANK1_NAND or EXMC_BANK2_NAND */
 311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL(exmc_nand_bank) = BANK1_2_NPCTL_RESET;
 463              		.loc 1 311 5 view .LVU154
 464 0000 00F1A063 		add	r3, r0, #83886080
 465 0004 0233     		adds	r3, r3, #2
 466 0006 5B01     		lsls	r3, r3, #5
 467              		.loc 1 311 32 is_stmt 0 view .LVU155
 468 0008 0822     		movs	r2, #8
 469 000a 1A60     		str	r2, [r3]
 312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPINTEN(exmc_nand_bank) = BANK1_2_NPINTEN_RESET;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 15


 470              		.loc 1 312 5 is_stmt 1 view .LVU156
 471 000c 4001     		lsls	r0, r0, #5
 472              	.LVL23:
 473              		.loc 1 312 5 is_stmt 0 view .LVU157
 474 000e 00F12040 		add	r0, r0, #-1610612736
 475              		.loc 1 312 34 view .LVU158
 476 0012 4223     		movs	r3, #66
 477 0014 4364     		str	r3, [r0, #68]
 313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTCFG(exmc_nand_bank) = BANK1_2_NPCTCFG_RESET;
 478              		.loc 1 313 5 is_stmt 1 view .LVU159
 479              		.loc 1 313 34 is_stmt 0 view .LVU160
 480 0016 4FF0FF33 		mov	r3, #-1
 481 001a 8364     		str	r3, [r0, #72]
 314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPATCFG(exmc_nand_bank) = BANK1_2_NPATCFG_RESET;
 482              		.loc 1 314 5 is_stmt 1 view .LVU161
 483              		.loc 1 314 34 is_stmt 0 view .LVU162
 484 001c C364     		str	r3, [r0, #76]
 315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 485              		.loc 1 315 1 view .LVU163
 486 001e 7047     		bx	lr
 487              		.cfi_endproc
 488              	.LFE121:
 490              		.section	.text.exmc_nand_struct_para_init,"ax",%progbits
 491              		.align	1
 492              		.global	exmc_nand_struct_para_init
 493              		.syntax unified
 494              		.thumb
 495              		.thumb_func
 497              	exmc_nand_struct_para_init:
 498              	.LVL24:
 499              	.LFB122:
 316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize exmc_norsram_parameter_struct with the default values
 319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] the initialized struct exmc_norsram_parameter_struct pointer
 321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_nand_struct_para_init(exmc_nand_parameter_struct *exmc_nand_init_struct)
 324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 500              		.loc 1 324 1 is_stmt 1 view -0
 501              		.cfi_startproc
 502              		@ args = 0, pretend = 0, frame = 0
 503              		@ frame_needed = 0, uses_anonymous_args = 0
 504              		@ link register save eliminated.
 325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->nand_bank = EXMC_BANK1_NAND;
 505              		.loc 1 326 5 view .LVU165
 506              		.loc 1 326 38 is_stmt 0 view .LVU166
 507 0000 0123     		movs	r3, #1
 508 0002 0360     		str	r3, [r0]
 327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->wait_feature = DISABLE;
 509              		.loc 1 327 5 is_stmt 1 view .LVU167
 510              		.loc 1 327 41 is_stmt 0 view .LVU168
 511 0004 0023     		movs	r3, #0
 512 0006 8361     		str	r3, [r0, #24]
 328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->databus_width = EXMC_NAND_DATABUS_WIDTH_8B;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 16


 513              		.loc 1 328 5 is_stmt 1 view .LVU169
 514              		.loc 1 328 42 is_stmt 0 view .LVU170
 515 0008 4361     		str	r3, [r0, #20]
 329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ecc_logic = DISABLE;
 516              		.loc 1 329 5 is_stmt 1 view .LVU171
 517              		.loc 1 329 38 is_stmt 0 view .LVU172
 518 000a 0361     		str	r3, [r0, #16]
 330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ecc_size = EXMC_ECC_SIZE_256BYTES;
 519              		.loc 1 330 5 is_stmt 1 view .LVU173
 520              		.loc 1 330 37 is_stmt 0 view .LVU174
 521 000c 4360     		str	r3, [r0, #4]
 331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ctr_latency = 0x0U;
 522              		.loc 1 331 5 is_stmt 1 view .LVU175
 523              		.loc 1 331 40 is_stmt 0 view .LVU176
 524 000e C360     		str	r3, [r0, #12]
 332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->atr_latency = 0x0U;
 525              		.loc 1 332 5 is_stmt 1 view .LVU177
 526              		.loc 1 332 40 is_stmt 0 view .LVU178
 527 0010 8360     		str	r3, [r0, #8]
 333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->setuptime = 0xFCU;
 528              		.loc 1 333 5 is_stmt 1 view .LVU179
 529              		.loc 1 333 26 is_stmt 0 view .LVU180
 530 0012 C269     		ldr	r2, [r0, #28]
 531              		.loc 1 333 59 view .LVU181
 532 0014 FC23     		movs	r3, #252
 533 0016 D360     		str	r3, [r2, #12]
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->waittime = 0xFCU;
 534              		.loc 1 334 5 is_stmt 1 view .LVU182
 535              		.loc 1 334 26 is_stmt 0 view .LVU183
 536 0018 C269     		ldr	r2, [r0, #28]
 537              		.loc 1 334 58 view .LVU184
 538 001a 9360     		str	r3, [r2, #8]
 335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->holdtime = 0xFCU;
 539              		.loc 1 335 5 is_stmt 1 view .LVU185
 540              		.loc 1 335 26 is_stmt 0 view .LVU186
 541 001c C269     		ldr	r2, [r0, #28]
 542              		.loc 1 335 58 view .LVU187
 543 001e 5360     		str	r3, [r2, #4]
 336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 544              		.loc 1 336 5 is_stmt 1 view .LVU188
 545              		.loc 1 336 26 is_stmt 0 view .LVU189
 546 0020 C269     		ldr	r2, [r0, #28]
 547              		.loc 1 336 65 view .LVU190
 548 0022 1360     		str	r3, [r2]
 337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->setuptime = 0xFCU;
 549              		.loc 1 337 5 is_stmt 1 view .LVU191
 550              		.loc 1 337 26 is_stmt 0 view .LVU192
 551 0024 026A     		ldr	r2, [r0, #32]
 552              		.loc 1 337 62 view .LVU193
 553 0026 D360     		str	r3, [r2, #12]
 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->waittime = 0xFCU;
 554              		.loc 1 338 5 is_stmt 1 view .LVU194
 555              		.loc 1 338 26 is_stmt 0 view .LVU195
 556 0028 026A     		ldr	r2, [r0, #32]
 557              		.loc 1 338 61 view .LVU196
 558 002a 9360     		str	r3, [r2, #8]
 339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->holdtime = 0xFCU;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 17


 559              		.loc 1 339 5 is_stmt 1 view .LVU197
 560              		.loc 1 339 26 is_stmt 0 view .LVU198
 561 002c 026A     		ldr	r2, [r0, #32]
 562              		.loc 1 339 61 view .LVU199
 563 002e 5360     		str	r3, [r2, #4]
 340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 564              		.loc 1 340 5 is_stmt 1 view .LVU200
 565              		.loc 1 340 26 is_stmt 0 view .LVU201
 566 0030 026A     		ldr	r2, [r0, #32]
 567              		.loc 1 340 68 view .LVU202
 568 0032 1360     		str	r3, [r2]
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 569              		.loc 1 341 1 view .LVU203
 570 0034 7047     		bx	lr
 571              		.cfi_endproc
 572              	.LFE122:
 574              		.section	.text.exmc_nand_init,"ax",%progbits
 575              		.align	1
 576              		.global	exmc_nand_init
 577              		.syntax unified
 578              		.thumb
 579              		.thumb_func
 581              	exmc_nand_init:
 582              	.LVL25:
 583              	.LFB123:
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize EXMC NAND bank
 345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_parameter_struct: configure the EXMC NAND parameter
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   nand_bank: EXMC_BANK1_NAND,EXMC_BANK2_NAND
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   ecc_size: EXMC_ECC_SIZE_xBYTES,x=256,512,1024,2048,4096
 348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   atr_latency: EXMC_ALE_RE_DELAY_x_HCLK,x=1..16
 349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   ctr_latency: EXMC_CLE_RE_DELAY_x_HCLK,x=1..16
 350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   ecc_logic: ENABLE or DISABLE
 351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   databus_width: EXMC_NAND_DATABUS_WIDTH_8B,EXMC_NAND_DATABUS_WIDTH_16B
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   wait_feature: ENABLE or DISABLE
 353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   common_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the time
 354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     databus_hiztime: 0x01U~0xFFU
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFEU
 356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     waittime: 0x02U~0xFFU
 357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0xFFU
 358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   attribute_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the t
 359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     databus_hiztime: 0x00U~0xFEU
 360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFEU
 361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     waittime: 0x02U~0xFFU
 362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0xFFU
 363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_nand_init(exmc_nand_parameter_struct *exmc_nand_init_struct)
 367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 584              		.loc 1 367 1 is_stmt 1 view -0
 585              		.cfi_startproc
 586              		@ args = 0, pretend = 0, frame = 0
 587              		@ frame_needed = 0, uses_anonymous_args = 0
 588              		@ link register save eliminated.
 589              		.loc 1 367 1 is_stmt 0 view .LVU205
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 18


 590 0000 30B4     		push	{r4, r5}
 591              	.LCFI5:
 592              		.cfi_def_cfa_offset 8
 593              		.cfi_offset 4, -8
 594              		.cfi_offset 5, -4
 368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t npctl = 0x00000000U, npctcfg = 0x00000000U, npatcfg = 0x00000000U;
 595              		.loc 1 368 5 is_stmt 1 view .LVU206
 596              	.LVL26:
 369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     npctl = (uint32_t)(exmc_nand_init_struct->wait_feature << NPCTL_NDWTEN_OFFSET) |
 597              		.loc 1 370 5 view .LVU207
 598              		.loc 1 370 45 is_stmt 0 view .LVU208
 599 0002 8269     		ldr	r2, [r0, #24]
 371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             EXMC_NPCTL_NDTP |
 372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->databus_width |
 600              		.loc 1 372 34 view .LVU209
 601 0004 4369     		ldr	r3, [r0, #20]
 371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             EXMC_NPCTL_NDTP |
 602              		.loc 1 371 29 view .LVU210
 603 0006 43EA4202 		orr	r2, r3, r2, lsl #1
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             (exmc_nand_init_struct->ecc_logic << NPCTL_ECCEN_OFFSET) |
 604              		.loc 1 373 35 view .LVU211
 605 000a 0369     		ldr	r3, [r0, #16]
 372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             (exmc_nand_init_struct->ecc_logic << NPCTL_ECCEN_OFFSET) |
 606              		.loc 1 372 50 view .LVU212
 607 000c 42EA8312 		orr	r2, r2, r3, lsl #6
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->ecc_size |
 608              		.loc 1 374 34 view .LVU213
 609 0010 4368     		ldr	r3, [r0, #4]
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             (exmc_nand_init_struct->ecc_logic << NPCTL_ECCEN_OFFSET) |
 610              		.loc 1 373 70 view .LVU214
 611 0012 1A43     		orrs	r2, r2, r3
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->ctr_latency |
 612              		.loc 1 375 34 view .LVU215
 613 0014 C368     		ldr	r3, [r0, #12]
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->ecc_size |
 614              		.loc 1 374 45 view .LVU216
 615 0016 1A43     		orrs	r2, r2, r3
 376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->atr_latency;
 616              		.loc 1 376 34 view .LVU217
 617 0018 8368     		ldr	r3, [r0, #8]
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->ctr_latency |
 618              		.loc 1 375 48 view .LVU218
 619 001a 1A43     		orrs	r2, r2, r3
 370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             EXMC_NPCTL_NDTP |
 620              		.loc 1 370 11 view .LVU219
 621 001c 42F00802 		orr	r2, r2, #8
 622              	.LVL27:
 377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     npctcfg = (uint32_t)((exmc_nand_init_struct->common_space_timing->setuptime - 1U) & EXMC_NPCTCF
 623              		.loc 1 378 5 is_stmt 1 view .LVU220
 624              		.loc 1 378 48 is_stmt 0 view .LVU221
 625 0020 C469     		ldr	r4, [r0, #28]
 626              		.loc 1 378 69 view .LVU222
 627 0022 E368     		ldr	r3, [r4, #12]
 628              		.loc 1 378 81 view .LVU223
 629 0024 591E     		subs	r1, r3, #1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 19


 630              		.loc 1 378 15 view .LVU224
 631 0026 C9B2     		uxtb	r1, r1
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 632              		.loc 1 379 60 view .LVU225
 633 0028 A368     		ldr	r3, [r4, #8]
 634              		.loc 1 379 71 view .LVU226
 635 002a 013B     		subs	r3, r3, #1
 636              		.loc 1 379 77 view .LVU227
 637 002c 1B02     		lsls	r3, r3, #8
 638              		.loc 1 379 104 view .LVU228
 639 002e 9BB2     		uxth	r3, r3
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 640              		.loc 1 378 110 view .LVU229
 641 0030 1943     		orrs	r1, r1, r3
 380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFSET) & EX
 642              		.loc 1 380 59 view .LVU230
 643 0032 6368     		ldr	r3, [r4, #4]
 644              		.loc 1 380 70 view .LVU231
 645 0034 1B04     		lsls	r3, r3, #16
 646              		.loc 1 380 96 view .LVU232
 647 0036 03F47F03 		and	r3, r3, #16711680
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 648              		.loc 1 379 128 view .LVU233
 649 003a 1943     		orrs	r1, r1, r3
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTCFG_COMHI
 650              		.loc 1 381 60 view .LVU234
 651 003c 2368     		ldr	r3, [r4]
 652              		.loc 1 381 78 view .LVU235
 653 003e 013B     		subs	r3, r3, #1
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 654              		.loc 1 378 13 view .LVU236
 655 0040 41EA0361 		orr	r1, r1, r3, lsl #24
 656              	.LVL28:
 382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     npatcfg = (uint32_t)((exmc_nand_init_struct->attribute_space_timing->setuptime - 1U) & EXMC_NPA
 657              		.loc 1 383 5 is_stmt 1 view .LVU237
 658              		.loc 1 383 48 is_stmt 0 view .LVU238
 659 0044 046A     		ldr	r4, [r0, #32]
 660              		.loc 1 383 72 view .LVU239
 661 0046 E368     		ldr	r3, [r4, #12]
 662              		.loc 1 383 84 view .LVU240
 663 0048 013B     		subs	r3, r3, #1
 664              		.loc 1 383 15 view .LVU241
 665 004a DBB2     		uxtb	r3, r3
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 666              		.loc 1 384 74 view .LVU242
 667 004c A568     		ldr	r5, [r4, #8]
 668 004e 05F1FF3C 		add	ip, r5, #-1
 669              		.loc 1 384 80 view .LVU243
 670 0052 4FEA0C2C 		lsl	ip, ip, #8
 671              		.loc 1 384 107 view .LVU244
 672 0056 1FFA8CFC 		uxth	ip, ip
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 673              		.loc 1 383 113 view .LVU245
 674 005a 43EA0C03 		orr	r3, r3, ip
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_OFFSET) &
 675              		.loc 1 385 73 view .LVU246
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 20


 676 005e 6568     		ldr	r5, [r4, #4]
 677 0060 4FEA054C 		lsl	ip, r5, #16
 678              		.loc 1 385 99 view .LVU247
 679 0064 0CF47F0C 		and	ip, ip, #16711680
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 680              		.loc 1 384 131 view .LVU248
 681 0068 43EA0C03 		orr	r3, r3, ip
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_ATTHIZ_OF
 682              		.loc 1 386 62 view .LVU249
 683 006c 2468     		ldr	r4, [r4]
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 684              		.loc 1 383 13 view .LVU250
 685 006e 43EA0463 		orr	r3, r3, r4, lsl #24
 686              	.LVL29:
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* initialize EXMC_BANK1_NAND or EXMC_BANK2_NAND */
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL(exmc_nand_init_struct->nand_bank) = npctl;
 687              		.loc 1 389 5 is_stmt 1 view .LVU251
 688 0072 0468     		ldr	r4, [r0]
 689 0074 04F1A06C 		add	ip, r4, #83886080
 690 0078 0CF1020C 		add	ip, ip, #2
 691 007c 4FEA4C1C 		lsl	ip, ip, #5
 692              		.loc 1 389 50 is_stmt 0 view .LVU252
 693 0080 CCF80020 		str	r2, [ip]
 390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTCFG(exmc_nand_init_struct->nand_bank) = npctcfg;
 694              		.loc 1 390 5 is_stmt 1 view .LVU253
 695 0084 0268     		ldr	r2, [r0]
 696              	.LVL30:
 697              		.loc 1 390 5 is_stmt 0 view .LVU254
 698 0086 5201     		lsls	r2, r2, #5
 699 0088 02F12042 		add	r2, r2, #-1610612736
 700              		.loc 1 390 52 view .LVU255
 701 008c 9164     		str	r1, [r2, #72]
 702              	.LVL31:
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPATCFG(exmc_nand_init_struct->nand_bank) = npatcfg;
 703              		.loc 1 391 5 is_stmt 1 view .LVU256
 704 008e 0268     		ldr	r2, [r0]
 705 0090 5201     		lsls	r2, r2, #5
 706 0092 02F12042 		add	r2, r2, #-1610612736
 707              		.loc 1 391 52 is_stmt 0 view .LVU257
 708 0096 D364     		str	r3, [r2, #76]
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 709              		.loc 1 392 1 view .LVU258
 710 0098 30BC     		pop	{r4, r5}
 711              	.LCFI6:
 712              		.cfi_restore 5
 713              		.cfi_restore 4
 714              		.cfi_def_cfa_offset 0
 715 009a 7047     		bx	lr
 716              		.cfi_endproc
 717              	.LFE123:
 719              		.section	.text.exmc_nand_enable,"ax",%progbits
 720              		.align	1
 721              		.global	exmc_nand_enable
 722              		.syntax unified
 723              		.thumb
 724              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 21


 726              	exmc_nand_enable:
 727              	.LVL32:
 728              	.LFB124:
 393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      enable NAND bank
 396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: specify the NAND bank
 397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_nand_enable(uint32_t exmc_nand_bank)
 403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 729              		.loc 1 403 1 is_stmt 1 view -0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 0
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733              		@ link register save eliminated.
 404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL(exmc_nand_bank) |= EXMC_NPCTL_NDBKEN;
 734              		.loc 1 404 5 view .LVU260
 735 0000 00F1A060 		add	r0, r0, #83886080
 736              	.LVL33:
 737              		.loc 1 404 5 is_stmt 0 view .LVU261
 738 0004 0230     		adds	r0, r0, #2
 739              	.LVL34:
 740              		.loc 1 404 5 view .LVU262
 741 0006 4001     		lsls	r0, r0, #5
 742              	.LVL35:
 743              		.loc 1 404 5 view .LVU263
 744 0008 0368     		ldr	r3, [r0]
 745              		.loc 1 404 32 view .LVU264
 746 000a 43F00403 		orr	r3, r3, #4
 747 000e 0360     		str	r3, [r0]
 405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 748              		.loc 1 405 1 view .LVU265
 749 0010 7047     		bx	lr
 750              		.cfi_endproc
 751              	.LFE124:
 753              		.section	.text.exmc_nand_disable,"ax",%progbits
 754              		.align	1
 755              		.global	exmc_nand_disable
 756              		.syntax unified
 757              		.thumb
 758              		.thumb_func
 760              	exmc_nand_disable:
 761              	.LVL36:
 762              	.LFB125:
 406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      disable NAND bank
 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: specify the NAND bank
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 22


 415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_nand_disable(uint32_t exmc_nand_bank)
 416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 763              		.loc 1 416 1 is_stmt 1 view -0
 764              		.cfi_startproc
 765              		@ args = 0, pretend = 0, frame = 0
 766              		@ frame_needed = 0, uses_anonymous_args = 0
 767              		@ link register save eliminated.
 417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL(exmc_nand_bank) &= ~EXMC_NPCTL_NDBKEN;
 768              		.loc 1 417 5 view .LVU267
 769 0000 00F1A060 		add	r0, r0, #83886080
 770              	.LVL37:
 771              		.loc 1 417 5 is_stmt 0 view .LVU268
 772 0004 0230     		adds	r0, r0, #2
 773              	.LVL38:
 774              		.loc 1 417 5 view .LVU269
 775 0006 4001     		lsls	r0, r0, #5
 776              	.LVL39:
 777              		.loc 1 417 5 view .LVU270
 778 0008 0368     		ldr	r3, [r0]
 779              		.loc 1 417 32 view .LVU271
 780 000a 23F00403 		bic	r3, r3, #4
 781 000e 0360     		str	r3, [r0]
 418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 782              		.loc 1 418 1 view .LVU272
 783 0010 7047     		bx	lr
 784              		.cfi_endproc
 785              	.LFE125:
 787              		.section	.text.exmc_pccard_deinit,"ax",%progbits
 788              		.align	1
 789              		.global	exmc_pccard_deinit
 790              		.syntax unified
 791              		.thumb
 792              		.thumb_func
 794              	exmc_pccard_deinit:
 795              	.LFB126:
 419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      deinitialize EXMC PC card bank
 422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_pccard_deinit(void)
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 796              		.loc 1 427 1 is_stmt 1 view -0
 797              		.cfi_startproc
 798              		@ args = 0, pretend = 0, frame = 0
 799              		@ frame_needed = 0, uses_anonymous_args = 0
 800              		@ link register save eliminated.
 428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* EXMC_BANK3_PCCARD */
 429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL3 = BANK3_NPCTL_RESET;
 801              		.loc 1 429 5 view .LVU274
 802              		.loc 1 429 17 is_stmt 0 view .LVU275
 803 0000 4FF02043 		mov	r3, #-1610612736
 804 0004 0822     		movs	r2, #8
 805 0006 C3F8A020 		str	r2, [r3, #160]
 430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPINTEN3 = BANK3_NPINTEN_RESET;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 23


 806              		.loc 1 430 5 is_stmt 1 view .LVU276
 807              		.loc 1 430 19 is_stmt 0 view .LVU277
 808 000a 4022     		movs	r2, #64
 809 000c C3F8A420 		str	r2, [r3, #164]
 431:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTCFG3 = BANK3_NPCTCFG_RESET;
 810              		.loc 1 431 5 is_stmt 1 view .LVU278
 811              		.loc 1 431 19 is_stmt 0 view .LVU279
 812 0010 4FF0FF32 		mov	r2, #-1
 813 0014 C3F8A820 		str	r2, [r3, #168]
 432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPATCFG3 = BANK3_NPATCFG_RESET;
 814              		.loc 1 432 5 is_stmt 1 view .LVU280
 815              		.loc 1 432 19 is_stmt 0 view .LVU281
 816 0018 C3F8AC20 		str	r2, [r3, #172]
 433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_PIOTCFG3 = BANK3_PIOTCFG3_RESET;
 817              		.loc 1 433 5 is_stmt 1 view .LVU282
 818              		.loc 1 433 19 is_stmt 0 view .LVU283
 819 001c C3F8B020 		str	r2, [r3, #176]
 434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 820              		.loc 1 434 1 view .LVU284
 821 0020 7047     		bx	lr
 822              		.cfi_endproc
 823              	.LFE126:
 825              		.section	.text.exmc_pccard_struct_para_init,"ax",%progbits
 826              		.align	1
 827              		.global	exmc_pccard_struct_para_init
 828              		.syntax unified
 829              		.thumb
 830              		.thumb_func
 832              	exmc_pccard_struct_para_init:
 833              	.LVL40:
 834              	.LFB127:
 435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize exmc_pccard_parameter_struct with the default values
 438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] the initialized struct exmc_pccard_parameter_struct pointer
 440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_pccard_struct_para_init(exmc_pccard_parameter_struct *exmc_pccard_init_struct)
 443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 835              		.loc 1 443 1 is_stmt 1 view -0
 836              		.cfi_startproc
 837              		@ args = 0, pretend = 0, frame = 0
 838              		@ frame_needed = 0, uses_anonymous_args = 0
 839              		@ link register save eliminated.
 444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->wait_feature = DISABLE;
 840              		.loc 1 445 5 view .LVU286
 841              		.loc 1 445 43 is_stmt 0 view .LVU287
 842 0000 0023     		movs	r3, #0
 843 0002 8360     		str	r3, [r0, #8]
 446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->ctr_latency = 0x0U;
 844              		.loc 1 446 5 is_stmt 1 view .LVU288
 845              		.loc 1 446 42 is_stmt 0 view .LVU289
 846 0004 4360     		str	r3, [r0, #4]
 447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->atr_latency = 0x0U;
 847              		.loc 1 447 5 is_stmt 1 view .LVU290
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 24


 848              		.loc 1 447 42 is_stmt 0 view .LVU291
 849 0006 0360     		str	r3, [r0]
 448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->setuptime = 0xFCU;
 850              		.loc 1 448 5 is_stmt 1 view .LVU292
 851              		.loc 1 448 28 is_stmt 0 view .LVU293
 852 0008 C268     		ldr	r2, [r0, #12]
 853              		.loc 1 448 61 view .LVU294
 854 000a FC23     		movs	r3, #252
 855 000c D360     		str	r3, [r2, #12]
 449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->waittime = 0xFCU;
 856              		.loc 1 449 5 is_stmt 1 view .LVU295
 857              		.loc 1 449 28 is_stmt 0 view .LVU296
 858 000e C268     		ldr	r2, [r0, #12]
 859              		.loc 1 449 60 view .LVU297
 860 0010 9360     		str	r3, [r2, #8]
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->holdtime = 0xFCU;
 861              		.loc 1 450 5 is_stmt 1 view .LVU298
 862              		.loc 1 450 28 is_stmt 0 view .LVU299
 863 0012 C268     		ldr	r2, [r0, #12]
 864              		.loc 1 450 60 view .LVU300
 865 0014 5360     		str	r3, [r2, #4]
 451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 866              		.loc 1 451 5 is_stmt 1 view .LVU301
 867              		.loc 1 451 28 is_stmt 0 view .LVU302
 868 0016 C268     		ldr	r2, [r0, #12]
 869              		.loc 1 451 67 view .LVU303
 870 0018 1360     		str	r3, [r2]
 452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->setuptime = 0xFCU;
 871              		.loc 1 452 5 is_stmt 1 view .LVU304
 872              		.loc 1 452 28 is_stmt 0 view .LVU305
 873 001a 0269     		ldr	r2, [r0, #16]
 874              		.loc 1 452 64 view .LVU306
 875 001c D360     		str	r3, [r2, #12]
 453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->waittime = 0xFCU;
 876              		.loc 1 453 5 is_stmt 1 view .LVU307
 877              		.loc 1 453 28 is_stmt 0 view .LVU308
 878 001e 0269     		ldr	r2, [r0, #16]
 879              		.loc 1 453 63 view .LVU309
 880 0020 9360     		str	r3, [r2, #8]
 454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->holdtime = 0xFCU;
 881              		.loc 1 454 5 is_stmt 1 view .LVU310
 882              		.loc 1 454 28 is_stmt 0 view .LVU311
 883 0022 0269     		ldr	r2, [r0, #16]
 884              		.loc 1 454 63 view .LVU312
 885 0024 5360     		str	r3, [r2, #4]
 455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 886              		.loc 1 455 5 is_stmt 1 view .LVU313
 887              		.loc 1 455 28 is_stmt 0 view .LVU314
 888 0026 0269     		ldr	r2, [r0, #16]
 889              		.loc 1 455 70 view .LVU315
 890 0028 1360     		str	r3, [r2]
 456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->setuptime = 0xFCU;
 891              		.loc 1 456 5 is_stmt 1 view .LVU316
 892              		.loc 1 456 28 is_stmt 0 view .LVU317
 893 002a 4269     		ldr	r2, [r0, #20]
 894              		.loc 1 456 57 view .LVU318
 895 002c D360     		str	r3, [r2, #12]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 25


 457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->waittime = 0xFCU;
 896              		.loc 1 457 5 is_stmt 1 view .LVU319
 897              		.loc 1 457 28 is_stmt 0 view .LVU320
 898 002e 4269     		ldr	r2, [r0, #20]
 899              		.loc 1 457 56 view .LVU321
 900 0030 9360     		str	r3, [r2, #8]
 458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->holdtime = 0xFCU;
 901              		.loc 1 458 5 is_stmt 1 view .LVU322
 902              		.loc 1 458 28 is_stmt 0 view .LVU323
 903 0032 4269     		ldr	r2, [r0, #20]
 904              		.loc 1 458 56 view .LVU324
 905 0034 5360     		str	r3, [r2, #4]
 459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->databus_hiztime = 0xFCU;
 906              		.loc 1 459 5 is_stmt 1 view .LVU325
 907              		.loc 1 459 28 is_stmt 0 view .LVU326
 908 0036 4269     		ldr	r2, [r0, #20]
 909              		.loc 1 459 63 view .LVU327
 910 0038 1360     		str	r3, [r2]
 460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 911              		.loc 1 460 1 view .LVU328
 912 003a 7047     		bx	lr
 913              		.cfi_endproc
 914              	.LFE127:
 916              		.section	.text.exmc_pccard_init,"ax",%progbits
 917              		.align	1
 918              		.global	exmc_pccard_init
 919              		.syntax unified
 920              		.thumb
 921              		.thumb_func
 923              	exmc_pccard_init:
 924              	.LVL41:
 925              	.LFB128:
 461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize EXMC PC card bank
 464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_pccard_parameter_struct: configure the EXMC NAND parameter
 465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   atr_latency: EXMC_ALE_RE_DELAY_x_HCLK,x=1..16
 466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   ctr_latency: EXMC_CLE_RE_DELAY_x_HCLK,x=1..16
 467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   wait_feature: ENABLE or DISABLE
 468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   common_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the time
 469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     databus_hiztime: 0x01U~0xFFU
 470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFEU
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     waittime: 0x02U~0xFFU
 472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0xFFU
 473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   attribute_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the t
 474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     databus_hiztime: 0x00U~0xFEU
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFEU
 476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     waittime: 0x02U~0xFFU
 477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0xFFU
 478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   io_space_timing: exmc_nand_pccard_timing_parameter_struct set the time
 479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     databus_hiztime: 0x00U~0xFFU
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFFU
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     waittime: 0x02U~0x100U
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0x100U
 483:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 26


 486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_pccard_init(exmc_pccard_parameter_struct *exmc_pccard_init_struct)
 487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 926              		.loc 1 487 1 is_stmt 1 view -0
 927              		.cfi_startproc
 928              		@ args = 0, pretend = 0, frame = 0
 929              		@ frame_needed = 0, uses_anonymous_args = 0
 930              		@ link register save eliminated.
 931              		.loc 1 487 1 is_stmt 0 view .LVU330
 932 0000 10B4     		push	{r4}
 933              	.LCFI7:
 934              		.cfi_def_cfa_offset 4
 935              		.cfi_offset 4, -4
 488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card control register */
 489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL3 = (uint32_t)(exmc_pccard_init_struct->wait_feature << NPCTL_NDWTEN_OFFSET) |
 936              		.loc 1 489 5 is_stmt 1 view .LVU331
 937              		.loc 1 489 53 is_stmt 0 view .LVU332
 938 0002 8268     		ldr	r2, [r0, #8]
 490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   EXMC_NAND_DATABUS_WIDTH_16B |
 491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   exmc_pccard_init_struct->ctr_latency |
 939              		.loc 1 491 42 view .LVU333
 940 0004 4368     		ldr	r3, [r0, #4]
 490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   EXMC_NAND_DATABUS_WIDTH_16B |
 941              		.loc 1 490 47 view .LVU334
 942 0006 43EA4203 		orr	r3, r3, r2, lsl #1
 492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   exmc_pccard_init_struct->atr_latency ;
 943              		.loc 1 492 42 view .LVU335
 944 000a 0268     		ldr	r2, [r0]
 491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   exmc_pccard_init_struct->atr_latency ;
 945              		.loc 1 491 56 view .LVU336
 946 000c 1343     		orrs	r3, r3, r2
 947 000e 43F01003 		orr	r3, r3, #16
 489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   EXMC_NAND_DATABUS_WIDTH_16B |
 948              		.loc 1 489 17 view .LVU337
 949 0012 4FF02042 		mov	r2, #-1610612736
 950 0016 C2F8A030 		str	r3, [r2, #160]
 493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card common space timing configuration register */
 495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTCFG3 = (uint32_t)((exmc_pccard_init_struct->common_space_timing->setuptime - 1U) & EXM
 951              		.loc 1 495 5 is_stmt 1 view .LVU338
 952              		.loc 1 495 56 is_stmt 0 view .LVU339
 953 001a C468     		ldr	r4, [r0, #12]
 954              		.loc 1 495 77 view .LVU340
 955 001c E368     		ldr	r3, [r4, #12]
 956              		.loc 1 495 89 view .LVU341
 957 001e 013B     		subs	r3, r3, #1
 958              		.loc 1 495 21 view .LVU342
 959 0020 DBB2     		uxtb	r3, r3
 496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMW
 960              		.loc 1 496 68 view .LVU343
 961 0022 A168     		ldr	r1, [r4, #8]
 962              		.loc 1 496 79 view .LVU344
 963 0024 0139     		subs	r1, r1, #1
 964              		.loc 1 496 85 view .LVU345
 965 0026 0902     		lsls	r1, r1, #8
 966              		.loc 1 496 112 view .LVU346
 967 0028 89B2     		uxth	r1, r1
 495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMW
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 27


 968              		.loc 1 495 118 view .LVU347
 969 002a 0B43     		orrs	r3, r3, r1
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFS
 970              		.loc 1 497 67 view .LVU348
 971 002c 6168     		ldr	r1, [r4, #4]
 972              		.loc 1 497 78 view .LVU349
 973 002e 0904     		lsls	r1, r1, #16
 974              		.loc 1 497 104 view .LVU350
 975 0030 01F47F01 		and	r1, r1, #16711680
 496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMW
 976              		.loc 1 496 136 view .LVU351
 977 0034 0B43     		orrs	r3, r3, r1
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTC
 978              		.loc 1 498 68 view .LVU352
 979 0036 2168     		ldr	r1, [r4]
 980              		.loc 1 498 86 view .LVU353
 981 0038 0139     		subs	r1, r1, #1
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFS
 982              		.loc 1 497 127 view .LVU354
 983 003a 43EA0163 		orr	r3, r3, r1, lsl #24
 495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMW
 984              		.loc 1 495 19 view .LVU355
 985 003e C2F8A830 		str	r3, [r2, #168]
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card attribute space timing configuration register */
 501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPATCFG3 = (uint32_t)((exmc_pccard_init_struct->attribute_space_timing->setuptime - 1U) & 
 986              		.loc 1 501 5 is_stmt 1 view .LVU356
 987              		.loc 1 501 56 is_stmt 0 view .LVU357
 988 0042 0469     		ldr	r4, [r0, #16]
 989              		.loc 1 501 80 view .LVU358
 990 0044 E368     		ldr	r3, [r4, #12]
 991              		.loc 1 501 92 view .LVU359
 992 0046 013B     		subs	r3, r3, #1
 993              		.loc 1 501 21 view .LVU360
 994 0048 DBB2     		uxtb	r3, r3
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
 995              		.loc 1 502 71 view .LVU361
 996 004a A168     		ldr	r1, [r4, #8]
 997              		.loc 1 502 82 view .LVU362
 998 004c 0139     		subs	r1, r1, #1
 999              		.loc 1 502 88 view .LVU363
 1000 004e 0902     		lsls	r1, r1, #8
 1001              		.loc 1 502 115 view .LVU364
 1002 0050 89B2     		uxth	r1, r1
 501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
 1003              		.loc 1 501 121 view .LVU365
 1004 0052 0B43     		orrs	r3, r3, r1
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_O
 1005              		.loc 1 503 70 view .LVU366
 1006 0054 6168     		ldr	r1, [r4, #4]
 1007              		.loc 1 503 81 view .LVU367
 1008 0056 0904     		lsls	r1, r1, #16
 1009              		.loc 1 503 107 view .LVU368
 1010 0058 01F47F01 		and	r1, r1, #16711680
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
 1011              		.loc 1 502 139 view .LVU369
 1012 005c 0B43     		orrs	r3, r3, r1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 28


 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 1013              		.loc 1 504 70 view .LVU370
 1014 005e 2168     		ldr	r1, [r4]
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_O
 1015              		.loc 1 503 130 view .LVU371
 1016 0060 43EA0163 		orr	r3, r3, r1, lsl #24
 501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
 1017              		.loc 1 501 19 view .LVU372
 1018 0064 C2F8AC30 		str	r3, [r2, #172]
 505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card io space timing configuration register */
 507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_PIOTCFG3 = (uint32_t)((exmc_pccard_init_struct->io_space_timing->setuptime - 1U) & EXMC_PI
 1019              		.loc 1 507 5 is_stmt 1 view .LVU373
 1020              		.loc 1 507 56 is_stmt 0 view .LVU374
 1021 0068 4069     		ldr	r0, [r0, #20]
 1022              	.LVL42:
 1023              		.loc 1 507 73 view .LVU375
 1024 006a C368     		ldr	r3, [r0, #12]
 1025              		.loc 1 507 85 view .LVU376
 1026 006c 013B     		subs	r3, r3, #1
 1027              		.loc 1 507 21 view .LVU377
 1028 006e DBB2     		uxtb	r3, r3
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCFG_IOWAIT_O
 1029              		.loc 1 508 64 view .LVU378
 1030 0070 8168     		ldr	r1, [r0, #8]
 1031              		.loc 1 508 75 view .LVU379
 1032 0072 0139     		subs	r1, r1, #1
 1033              		.loc 1 508 81 view .LVU380
 1034 0074 0902     		lsls	r1, r1, #8
 1035              		.loc 1 508 107 view .LVU381
 1036 0076 89B2     		uxth	r1, r1
 507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCFG_IOWAIT_O
 1037              		.loc 1 507 114 view .LVU382
 1038 0078 0B43     		orrs	r3, r3, r1
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 1039              		.loc 1 509 63 view .LVU383
 1040 007a 4168     		ldr	r1, [r0, #4]
 1041              		.loc 1 509 74 view .LVU384
 1042 007c 0904     		lsls	r1, r1, #16
 1043              		.loc 1 509 99 view .LVU385
 1044 007e 01F47F01 		and	r1, r1, #16711680
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCFG_IOWAIT_O
 1045              		.loc 1 508 131 view .LVU386
 1046 0082 0B43     		orrs	r3, r3, r1
 510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->databus_hiztime << PIOTCFG_IOHIZ_OF
 1047              		.loc 1 510 63 view .LVU387
 1048 0084 0168     		ldr	r1, [r0]
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 1049              		.loc 1 509 122 view .LVU388
 1050 0086 43EA0163 		orr	r3, r3, r1, lsl #24
 507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCFG_IOWAIT_O
 1051              		.loc 1 507 19 view .LVU389
 1052 008a C2F8B030 		str	r3, [r2, #176]
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1053              		.loc 1 511 1 view .LVU390
 1054 008e 5DF8044B 		ldr	r4, [sp], #4
 1055              	.LCFI8:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 29


 1056              		.cfi_restore 4
 1057              		.cfi_def_cfa_offset 0
 1058 0092 7047     		bx	lr
 1059              		.cfi_endproc
 1060              	.LFE128:
 1062              		.section	.text.exmc_pccard_enable,"ax",%progbits
 1063              		.align	1
 1064              		.global	exmc_pccard_enable
 1065              		.syntax unified
 1066              		.thumb
 1067              		.thumb_func
 1069              	exmc_pccard_enable:
 1070              	.LFB129:
 512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      enable PC Card Bank
 515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 518:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_pccard_enable(void)
 520:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1071              		.loc 1 520 1 is_stmt 1 view -0
 1072              		.cfi_startproc
 1073              		@ args = 0, pretend = 0, frame = 0
 1074              		@ frame_needed = 0, uses_anonymous_args = 0
 1075              		@ link register save eliminated.
 521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL3 |= EXMC_NPCTL_NDBKEN;
 1076              		.loc 1 521 5 view .LVU392
 1077 0000 4FF02042 		mov	r2, #-1610612736
 1078 0004 D2F8A030 		ldr	r3, [r2, #160]
 1079              		.loc 1 521 17 is_stmt 0 view .LVU393
 1080 0008 43F00403 		orr	r3, r3, #4
 1081 000c C2F8A030 		str	r3, [r2, #160]
 522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1082              		.loc 1 522 1 view .LVU394
 1083 0010 7047     		bx	lr
 1084              		.cfi_endproc
 1085              	.LFE129:
 1087              		.section	.text.exmc_pccard_disable,"ax",%progbits
 1088              		.align	1
 1089              		.global	exmc_pccard_disable
 1090              		.syntax unified
 1091              		.thumb
 1092              		.thumb_func
 1094              	exmc_pccard_disable:
 1095              	.LFB130:
 523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      disable PC Card Bank
 526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 527:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 528:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_pccard_disable(void)
 531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1096              		.loc 1 531 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 30


 1097              		.cfi_startproc
 1098              		@ args = 0, pretend = 0, frame = 0
 1099              		@ frame_needed = 0, uses_anonymous_args = 0
 1100              		@ link register save eliminated.
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL3 &= ~EXMC_NPCTL_NDBKEN;
 1101              		.loc 1 532 5 view .LVU396
 1102 0000 4FF02042 		mov	r2, #-1610612736
 1103 0004 D2F8A030 		ldr	r3, [r2, #160]
 1104              		.loc 1 532 17 is_stmt 0 view .LVU397
 1105 0008 23F00403 		bic	r3, r3, #4
 1106 000c C2F8A030 		str	r3, [r2, #160]
 533:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1107              		.loc 1 533 1 view .LVU398
 1108 0010 7047     		bx	lr
 1109              		.cfi_endproc
 1110              	.LFE130:
 1112              		.section	.text.exmc_sdram_deinit,"ax",%progbits
 1113              		.align	1
 1114              		.global	exmc_sdram_deinit
 1115              		.syntax unified
 1116              		.thumb
 1117              		.thumb_func
 1119              	exmc_sdram_deinit:
 1120              	.LVL43:
 1121              	.LFB131:
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      deinitialize EXMC SDRAM device
 537:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****    \param[in]   exmc_sdram_device: select the SRAM device
 538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICEx(x=0, 1)
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_deinit(uint32_t exmc_sdram_device)
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1122              		.loc 1 545 1 is_stmt 1 view -0
 1123              		.cfi_startproc
 1124              		@ args = 0, pretend = 0, frame = 0
 1125              		@ frame_needed = 0, uses_anonymous_args = 0
 1126              		@ link register save eliminated.
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* reset SDRAM registers */
 547:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDCTL(exmc_sdram_device) = SDRAM_DEVICE_SDCTL_RESET;
 1127              		.loc 1 547 5 view .LVU400
 1128 0000 00F12050 		add	r0, r0, #671088640
 1129              	.LVL44:
 1130              		.loc 1 547 5 is_stmt 0 view .LVU401
 1131 0004 00F14C03 		add	r3, r0, #76
 1132 0008 9B00     		lsls	r3, r3, #2
 1133              		.loc 1 547 35 view .LVU402
 1134 000a 4FF43472 		mov	r2, #720
 1135 000e 1A60     		str	r2, [r3]
 548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDTCFG(exmc_sdram_device) = SDRAM_DEVICE_SDTCFG_RESET;
 1136              		.loc 1 548 5 is_stmt 1 view .LVU403
 1137 0010 4E30     		adds	r0, r0, #78
 1138              	.LVL45:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 31


 1139              		.loc 1 548 5 is_stmt 0 view .LVU404
 1140 0012 8000     		lsls	r0, r0, #2
 1141              	.LVL46:
 1142              		.loc 1 548 36 view .LVU405
 1143 0014 6FF07043 		mvn	r3, #-268435456
 1144 0018 0360     		str	r3, [r0]
 549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDCMD = SDRAM_DEVICE_SDCMD_RESET;
 1145              		.loc 1 549 5 is_stmt 1 view .LVU406
 1146              		.loc 1 549 16 is_stmt 0 view .LVU407
 1147 001a 4FF02043 		mov	r3, #-1610612736
 1148 001e 0022     		movs	r2, #0
 1149 0020 C3F85021 		str	r2, [r3, #336]
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDARI = SDRAM_DEVICE_SDARI_RESET;
 1150              		.loc 1 550 5 is_stmt 1 view .LVU408
 1151              		.loc 1 550 16 is_stmt 0 view .LVU409
 1152 0024 C3F85421 		str	r2, [r3, #340]
 551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDRSCTL = SDRAM_DEVICE_SDRSCTL_RESET;
 1153              		.loc 1 551 5 is_stmt 1 view .LVU410
 1154              		.loc 1 551 18 is_stmt 0 view .LVU411
 1155 0028 C3F88021 		str	r2, [r3, #384]
 552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1156              		.loc 1 552 1 view .LVU412
 1157 002c 7047     		bx	lr
 1158              		.cfi_endproc
 1159              	.LFE131:
 1161              		.section	.text.exmc_sdram_struct_para_init,"ax",%progbits
 1162              		.align	1
 1163              		.global	exmc_sdram_struct_para_init
 1164              		.syntax unified
 1165              		.thumb
 1166              		.thumb_func
 1168              	exmc_sdram_struct_para_init:
 1169              	.LVL47:
 1170              	.LFB132:
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize exmc_sdram_parameter_struct with the default values
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] the initialized struct exmc_pccard_parameter_struct pointer
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 560:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_struct_para_init(exmc_sdram_parameter_struct *exmc_sdram_init_struct)
 561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1171              		.loc 1 561 1 is_stmt 1 view -0
 1172              		.cfi_startproc
 1173              		@ args = 0, pretend = 0, frame = 0
 1174              		@ frame_needed = 0, uses_anonymous_args = 0
 1175              		@ link register save eliminated.
 562:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->sdram_device = EXMC_SDRAM_DEVICE0;
 1176              		.loc 1 563 5 view .LVU414
 1177              		.loc 1 563 42 is_stmt 0 view .LVU415
 1178 0000 0423     		movs	r3, #4
 1179 0002 0360     		str	r3, [r0]
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->column_address_width = EXMC_SDRAM_COW_ADDRESS_8;
 1180              		.loc 1 564 5 is_stmt 1 view .LVU416
 1181              		.loc 1 564 50 is_stmt 0 view .LVU417
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 32


 1182 0004 0022     		movs	r2, #0
 1183 0006 4262     		str	r2, [r0, #36]
 565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->row_address_width = EXMC_SDRAM_ROW_ADDRESS_11;
 1184              		.loc 1 565 5 is_stmt 1 view .LVU418
 1185              		.loc 1 565 47 is_stmt 0 view .LVU419
 1186 0008 0262     		str	r2, [r0, #32]
 566:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->data_width = EXMC_SDRAM_DATABUS_WIDTH_16B;
 1187              		.loc 1 566 5 is_stmt 1 view .LVU420
 1188              		.loc 1 566 40 is_stmt 0 view .LVU421
 1189 000a 1023     		movs	r3, #16
 1190 000c C361     		str	r3, [r0, #28]
 567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->internal_bank_number = EXMC_SDRAM_4_INTER_BANK;
 1191              		.loc 1 567 5 is_stmt 1 view .LVU422
 1192              		.loc 1 567 50 is_stmt 0 view .LVU423
 1193 000e 4021     		movs	r1, #64
 1194 0010 8161     		str	r1, [r0, #24]
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->cas_latency = EXMC_CAS_LATENCY_1_SDCLK;
 1195              		.loc 1 568 5 is_stmt 1 view .LVU424
 1196              		.loc 1 568 41 is_stmt 0 view .LVU425
 1197 0012 8021     		movs	r1, #128
 1198 0014 4161     		str	r1, [r0, #20]
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->write_protection = ENABLE;
 1199              		.loc 1 569 5 is_stmt 1 view .LVU426
 1200              		.loc 1 569 46 is_stmt 0 view .LVU427
 1201 0016 0121     		movs	r1, #1
 1202 0018 0161     		str	r1, [r0, #16]
 570:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->sdclock_config = EXMC_SDCLK_DISABLE;
 1203              		.loc 1 570 5 is_stmt 1 view .LVU428
 1204              		.loc 1 570 44 is_stmt 0 view .LVU429
 1205 001a C260     		str	r2, [r0, #12]
 571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->burst_read_switch = DISABLE;
 1206              		.loc 1 571 5 is_stmt 1 view .LVU430
 1207              		.loc 1 571 47 is_stmt 0 view .LVU431
 1208 001c 8260     		str	r2, [r0, #8]
 572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->pipeline_read_delay = EXMC_PIPELINE_DELAY_0_HCLK;
 1209              		.loc 1 572 5 is_stmt 1 view .LVU432
 1210              		.loc 1 572 49 is_stmt 0 view .LVU433
 1211 001e 4260     		str	r2, [r0, #4]
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->load_mode_register_delay = 16U;
 1212              		.loc 1 574 5 is_stmt 1 view .LVU434
 1213              		.loc 1 574 27 is_stmt 0 view .LVU435
 1214 0020 826A     		ldr	r2, [r0, #40]
 1215              		.loc 1 574 62 view .LVU436
 1216 0022 9361     		str	r3, [r2, #24]
 575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->exit_selfrefresh_delay = 16U;
 1217              		.loc 1 575 5 is_stmt 1 view .LVU437
 1218              		.loc 1 575 27 is_stmt 0 view .LVU438
 1219 0024 826A     		ldr	r2, [r0, #40]
 1220              		.loc 1 575 60 view .LVU439
 1221 0026 5361     		str	r3, [r2, #20]
 576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->row_address_select_delay = 16U;
 1222              		.loc 1 576 5 is_stmt 1 view .LVU440
 1223              		.loc 1 576 27 is_stmt 0 view .LVU441
 1224 0028 826A     		ldr	r2, [r0, #40]
 1225              		.loc 1 576 62 view .LVU442
 1226 002a 1361     		str	r3, [r2, #16]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 33


 577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->auto_refresh_delay = 16U;
 1227              		.loc 1 577 5 is_stmt 1 view .LVU443
 1228              		.loc 1 577 27 is_stmt 0 view .LVU444
 1229 002c 826A     		ldr	r2, [r0, #40]
 1230              		.loc 1 577 56 view .LVU445
 1231 002e D360     		str	r3, [r2, #12]
 578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->write_recovery_delay = 16U;
 1232              		.loc 1 578 5 is_stmt 1 view .LVU446
 1233              		.loc 1 578 27 is_stmt 0 view .LVU447
 1234 0030 826A     		ldr	r2, [r0, #40]
 1235              		.loc 1 578 58 view .LVU448
 1236 0032 9360     		str	r3, [r2, #8]
 579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->row_precharge_delay = 16U;
 1237              		.loc 1 579 5 is_stmt 1 view .LVU449
 1238              		.loc 1 579 27 is_stmt 0 view .LVU450
 1239 0034 826A     		ldr	r2, [r0, #40]
 1240              		.loc 1 579 57 view .LVU451
 1241 0036 5360     		str	r3, [r2, #4]
 580:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->row_to_column_delay = 16U;
 1242              		.loc 1 580 5 is_stmt 1 view .LVU452
 1243              		.loc 1 580 27 is_stmt 0 view .LVU453
 1244 0038 826A     		ldr	r2, [r0, #40]
 1245              		.loc 1 580 57 view .LVU454
 1246 003a 1360     		str	r3, [r2]
 581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1247              		.loc 1 581 1 view .LVU455
 1248 003c 7047     		bx	lr
 1249              		.cfi_endproc
 1250              	.LFE132:
 1252              		.section	.text.exmc_sdram_init,"ax",%progbits
 1253              		.align	1
 1254              		.global	exmc_sdram_init
 1255              		.syntax unified
 1256              		.thumb
 1257              		.thumb_func
 1259              	exmc_sdram_init:
 1260              	.LVL48:
 1261              	.LFB133:
 582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 583:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 584:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize EXMC SDRAM device
 585:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_sdram_parameter_struct: configure the EXMC SDRAM parameter
 586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   sdram_device: EXMC_SDRAM_DEVICE0,EXMC_SDRAM_DEVICE1
 587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   pipeline_read_delay: EXMC_PIPELINE_DELAY_x_HCLK,x=0..2
 588:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   burst_read_switch: ENABLE or DISABLE
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   sdclock_config: EXMC_SDCLK_DISABLE,EXMC_SDCLK_PERIODS_2_HCLK,EXMC_SDCLK_PERIODS_3
 590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   write_protection: ENABLE or DISABLE
 591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   cas_latency: EXMC_CAS_LATENCY_x_SDCLK,x=1..3
 592:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   internal_bank_number: EXMC_SDRAM_2_INTER_BANK,EXMC_SDRAM_4_INTER_BANK
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   data_width: EXMC_SDRAM_DATABUS_WIDTH_8B,EXMC_SDRAM_DATABUS_WIDTH_16B,EXMC_SDRAM_D
 594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   row_address_width: EXMC_SDRAM_ROW_ADDRESS_x,x=11..13
 595:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   column_address_width: EXMC_SDRAM_COW_ADDRESS_x,x=8..11
 596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   timing: exmc_sdram_timing_parameter_struct set the time
 597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     row_to_column_delay: 1U~16U
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     row_precharge_delay: 1U~16U
 599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     write_recovery_delay: 1U~16U
 600:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     auto_refresh_delay: 1U~16U
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 34


 601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     row_address_select_delay: 1U~16U
 602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     exit_selfrefresh_delay: 1U~16U
 603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     load_mode_register_delay: 1U~16U
 604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 606:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_init(exmc_sdram_parameter_struct *exmc_sdram_init_struct)
 608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1262              		.loc 1 608 1 is_stmt 1 view -0
 1263              		.cfi_startproc
 1264              		@ args = 0, pretend = 0, frame = 0
 1265              		@ frame_needed = 0, uses_anonymous_args = 0
 1266              		@ link register save eliminated.
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t sdctl0, sdctl1, sdtcfg0, sdtcfg1;
 1267              		.loc 1 609 5 view .LVU457
 610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 611:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure EXMC_SDCTL0 or EXMC_SDCTL1 */
 612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(EXMC_SDRAM_DEVICE0 == exmc_sdram_init_struct->sdram_device) {
 1268              		.loc 1 612 5 view .LVU458
 1269              		.loc 1 612 52 is_stmt 0 view .LVU459
 1270 0000 0368     		ldr	r3, [r0]
 1271              		.loc 1 612 7 view .LVU460
 1272 0002 042B     		cmp	r3, #4
 1273 0004 4AD0     		beq	.L35
 608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t sdctl0, sdctl1, sdtcfg0, sdtcfg1;
 1274              		.loc 1 608 1 view .LVU461
 1275 0006 10B4     		push	{r4}
 1276              	.LCFI9:
 1277              		.cfi_def_cfa_offset 4
 1278              		.cfi_offset 4, -4
 613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* configure EXMC_SDCTL0 */
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE0)  = (uint32_t)(exmc_sdram_init_struct->column_address_width |
 615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->row_address_width |
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->data_width |
 617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->internal_bank_number |
 618:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->cas_latency |
 619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                     (exmc_sdram_init_struct->write_protection << SD
 620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->sdclock_config |
 621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                     (exmc_sdram_init_struct->burst_read_switch << S
 622:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->pipeline_read_delay);
 623:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         
 624:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* configure EXMC_SDTCFG0 */
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDTCFG(EXMC_SDRAM_DEVICE0) = (uint32_t)((exmc_sdram_init_struct->timing->load_mode_reg
 626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_address_select_del
 628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->auto_refresh_delay) - 
 629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->write_recovery_delay) 
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_precharge_delay) -
 631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_to_column_delay) -
 632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* configure EXMC_SDCTL0 and EXMC_SDCTL1 */
 634:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* some bits in the EXMC_SDCTL1 register are reserved */
 635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdctl0 = EXMC_SDCTL(EXMC_SDRAM_DEVICE0) & (~(EXMC_SDCTL_PIPED | EXMC_SDCTL_BRSTRD | EXMC_SD
 1279              		.loc 1 635 9 is_stmt 1 view .LVU462
 1280              		.loc 1 635 18 is_stmt 0 view .LVU463
 1281 0008 4FF02042 		mov	r2, #-1610612736
 1282 000c D2F84031 		ldr	r3, [r2, #320]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 35


 1283              		.loc 1 635 16 view .LVU464
 1284 0010 23F4F84C 		bic	ip, r3, #31744
 1285              	.LVL49:
 636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 637:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdctl0 |= (uint32_t)(exmc_sdram_init_struct->sdclock_config |
 1286              		.loc 1 637 9 is_stmt 1 view .LVU465
 1287              		.loc 1 637 52 is_stmt 0 view .LVU466
 1288 0014 C368     		ldr	r3, [r0, #12]
 638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                              (exmc_sdram_init_struct->burst_read_switch << SDCTL_BRSTRD_OFFSET) | 
 1289              		.loc 1 638 53 view .LVU467
 1290 0016 8168     		ldr	r1, [r0, #8]
 637:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                              (exmc_sdram_init_struct->burst_read_switch << SDCTL_BRSTRD_OFFSET) | 
 1291              		.loc 1 637 69 view .LVU468
 1292 0018 43EA0131 		orr	r1, r3, r1, lsl #12
 639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                              exmc_sdram_init_struct->pipeline_read_delay);
 1293              		.loc 1 639 52 view .LVU469
 1294 001c 4368     		ldr	r3, [r0, #4]
 638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                              (exmc_sdram_init_struct->burst_read_switch << SDCTL_BRSTRD_OFFSET) | 
 1295              		.loc 1 638 97 view .LVU470
 1296 001e 1943     		orrs	r1, r1, r3
 637:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                              (exmc_sdram_init_struct->burst_read_switch << SDCTL_BRSTRD_OFFSET) | 
 1297              		.loc 1 637 16 view .LVU471
 1298 0020 41EA0C01 		orr	r1, r1, ip
 1299              	.LVL50:
 640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         
 641:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdctl1 = (uint32_t)(exmc_sdram_init_struct->column_address_width |
 1300              		.loc 1 641 9 is_stmt 1 view .LVU472
 1301              		.loc 1 641 51 is_stmt 0 view .LVU473
 1302 0024 436A     		ldr	r3, [r0, #36]
 1303              		.loc 1 641 74 view .LVU474
 1304 0026 046A     		ldr	r4, [r0, #32]
 1305 0028 2343     		orrs	r3, r3, r4
 642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             exmc_sdram_init_struct->row_address_width |
 1306              		.loc 1 642 71 view .LVU475
 1307 002a C469     		ldr	r4, [r0, #28]
 1308 002c 2343     		orrs	r3, r3, r4
 643:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             exmc_sdram_init_struct->data_width |
 1309              		.loc 1 643 64 view .LVU476
 1310 002e 8469     		ldr	r4, [r0, #24]
 1311 0030 2343     		orrs	r3, r3, r4
 644:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             exmc_sdram_init_struct->internal_bank_number |
 1312              		.loc 1 644 74 view .LVU477
 1313 0032 4469     		ldr	r4, [r0, #20]
 1314 0034 2343     		orrs	r3, r3, r4
 641:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             exmc_sdram_init_struct->row_address_width |
 1315              		.loc 1 641 16 view .LVU478
 1316 0036 0469     		ldr	r4, [r0, #16]
 1317 0038 43EA4423 		orr	r3, r3, r4, lsl #9
 1318              	.LVL51:
 645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             exmc_sdram_init_struct->cas_latency |
 646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (exmc_sdram_init_struct->write_protection << SDCTL_WPEN_OFFSET));
 647:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 648:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE0) = sdctl0;
 1319              		.loc 1 648 9 is_stmt 1 view .LVU479
 1320              		.loc 1 648 40 is_stmt 0 view .LVU480
 1321 003c C2F84011 		str	r1, [r2, #320]
 649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE1) = sdctl1;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 36


 1322              		.loc 1 649 9 is_stmt 1 view .LVU481
 1323              		.loc 1 649 40 is_stmt 0 view .LVU482
 1324 0040 C2F84431 		str	r3, [r2, #324]
 650:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 651:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* configure EXMC_SDTCFG0 and EXMC_SDTCFG1 */
 652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* some bits in the EXMC_SDTCFG1 register are reserved */
 653:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdtcfg0 = EXMC_SDTCFG(EXMC_SDRAM_DEVICE0) & (~(EXMC_SDTCFG_RPD | EXMC_SDTCFG_WRD | EXMC_SDT
 1325              		.loc 1 653 9 is_stmt 1 view .LVU483
 1326              		.loc 1 653 19 is_stmt 0 view .LVU484
 1327 0044 D2F84811 		ldr	r1, [r2, #328]
 1328              	.LVL52:
 1329              		.loc 1 653 17 view .LVU485
 1330 0048 21F47F01 		bic	r1, r1, #16711680
 1331 004c 21F47041 		bic	r1, r1, #61440
 1332              	.LVL53:
 654:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 655:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdtcfg0 |= (uint32_t)((((exmc_sdram_init_struct->timing->auto_refresh_delay) - 1U) << SDTCF
 1333              		.loc 1 655 9 is_stmt 1 view .LVU486
 1334              		.loc 1 655 56 is_stmt 0 view .LVU487
 1335 0050 806A     		ldr	r0, [r0, #40]
 1336              	.LVL54:
 1337              		.loc 1 655 64 view .LVU488
 1338 0052 C368     		ldr	r3, [r0, #12]
 1339              	.LVL55:
 1340              		.loc 1 655 86 view .LVU489
 1341 0054 03F1FF3C 		add	ip, r3, #-1
 656:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTC
 1342              		.loc 1 656 64 view .LVU490
 1343 0058 4368     		ldr	r3, [r0, #4]
 1344              		.loc 1 656 87 view .LVU491
 1345 005a 013B     		subs	r3, r3, #1
 1346              		.loc 1 656 93 view .LVU492
 1347 005c 1B05     		lsls	r3, r3, #20
 655:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTC
 1348              		.loc 1 655 115 view .LVU493
 1349 005e 43EA0C33 		orr	r3, r3, ip, lsl #12
 657:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->write_recovery_delay) - 1U) << SDT
 1350              		.loc 1 657 88 view .LVU494
 1351 0062 8468     		ldr	r4, [r0, #8]
 1352 0064 04F1FF3C 		add	ip, r4, #-1
 655:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTC
 1353              		.loc 1 655 20 view .LVU495
 1354 0068 43EA0C43 		orr	r3, r3, ip, lsl #16
 655:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTC
 1355              		.loc 1 655 17 view .LVU496
 1356 006c 0B43     		orrs	r3, r3, r1
 1357              	.LVL56:
 658:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdtcfg1 = (uint32_t)(((exmc_sdram_init_struct->timing->load_mode_register_delay) - 1U) |
 1358              		.loc 1 659 9 is_stmt 1 view .LVU497
 1359              		.loc 1 659 62 is_stmt 0 view .LVU498
 1360 006e 8169     		ldr	r1, [r0, #24]
 1361              		.loc 1 659 90 view .LVU499
 1362 0070 0139     		subs	r1, r1, #1
 660:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDT
 1363              		.loc 1 660 88 view .LVU500
 1364 0072 4469     		ldr	r4, [r0, #20]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 37


 1365 0074 04F1FF3C 		add	ip, r4, #-1
 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDT
 1366              		.loc 1 659 96 view .LVU501
 1367 0078 41EA0C11 		orr	r1, r1, ip, lsl #4
 661:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->row_address_select_delay) - 1U) << S
 1368              		.loc 1 661 90 view .LVU502
 1369 007c 0469     		ldr	r4, [r0, #16]
 1370 007e 04F1FF3C 		add	ip, r4, #-1
 660:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDT
 1371              		.loc 1 660 117 view .LVU503
 1372 0082 41EA0C21 		orr	r1, r1, ip, lsl #8
 662:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->row_to_column_delay) - 1U) << SDTCFG
 1373              		.loc 1 662 62 view .LVU504
 1374 0086 0068     		ldr	r0, [r0]
 1375              		.loc 1 662 85 view .LVU505
 1376 0088 0138     		subs	r0, r0, #1
 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDT
 1377              		.loc 1 659 17 view .LVU506
 1378 008a 41EA0061 		orr	r1, r1, r0, lsl #24
 1379              	.LVL57:
 663:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 664:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDTCFG(EXMC_SDRAM_DEVICE0) = sdtcfg0;
 1380              		.loc 1 664 9 is_stmt 1 view .LVU507
 1381              		.loc 1 664 41 is_stmt 0 view .LVU508
 1382 008e C2F84831 		str	r3, [r2, #328]
 1383              	.LVL58:
 665:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDTCFG(EXMC_SDRAM_DEVICE1) = sdtcfg1;
 1384              		.loc 1 665 9 is_stmt 1 view .LVU509
 1385              		.loc 1 665 41 is_stmt 0 view .LVU510
 1386 0092 C2F84C11 		str	r1, [r2, #332]
 666:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 667:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1387              		.loc 1 667 1 view .LVU511
 1388 0096 5DF8044B 		ldr	r4, [sp], #4
 1389              	.LCFI10:
 1390              		.cfi_restore 4
 1391              		.cfi_def_cfa_offset 0
 1392 009a 7047     		bx	lr
 1393              	.LVL59:
 1394              	.L35:
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->row_address_width |
 1395              		.loc 1 614 9 is_stmt 1 view .LVU512
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->row_address_width |
 1396              		.loc 1 614 76 is_stmt 0 view .LVU513
 1397 009c 436A     		ldr	r3, [r0, #36]
 615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->data_width |
 1398              		.loc 1 615 76 view .LVU514
 1399 009e 026A     		ldr	r2, [r0, #32]
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->row_address_width |
 1400              		.loc 1 614 99 view .LVU515
 1401 00a0 1343     		orrs	r3, r3, r2
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->internal_bank_number |
 1402              		.loc 1 616 76 view .LVU516
 1403 00a2 C269     		ldr	r2, [r0, #28]
 615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->data_width |
 1404              		.loc 1 615 96 view .LVU517
 1405 00a4 1343     		orrs	r3, r3, r2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 38


 617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->cas_latency |
 1406              		.loc 1 617 76 view .LVU518
 1407 00a6 8269     		ldr	r2, [r0, #24]
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->internal_bank_number |
 1408              		.loc 1 616 89 view .LVU519
 1409 00a8 1343     		orrs	r3, r3, r2
 618:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                     (exmc_sdram_init_struct->write_protection << SD
 1410              		.loc 1 618 76 view .LVU520
 1411 00aa 4269     		ldr	r2, [r0, #20]
 617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->cas_latency |
 1412              		.loc 1 617 99 view .LVU521
 1413 00ac 1343     		orrs	r3, r3, r2
 619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->sdclock_config |
 1414              		.loc 1 619 76 view .LVU522
 1415 00ae 0269     		ldr	r2, [r0, #16]
 618:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                     (exmc_sdram_init_struct->write_protection << SD
 1416              		.loc 1 618 90 view .LVU523
 1417 00b0 43EA4223 		orr	r3, r3, r2, lsl #9
 620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                     (exmc_sdram_init_struct->burst_read_switch << S
 1418              		.loc 1 620 76 view .LVU524
 1419 00b4 C268     		ldr	r2, [r0, #12]
 619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->sdclock_config |
 1420              		.loc 1 619 117 view .LVU525
 1421 00b6 1343     		orrs	r3, r3, r2
 621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->pipeline_read_delay);
 1422              		.loc 1 621 76 view .LVU526
 1423 00b8 8268     		ldr	r2, [r0, #8]
 620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                     (exmc_sdram_init_struct->burst_read_switch << S
 1424              		.loc 1 620 93 view .LVU527
 1425 00ba 43EA0233 		orr	r3, r3, r2, lsl #12
 622:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         
 1426              		.loc 1 622 76 view .LVU528
 1427 00be 4268     		ldr	r2, [r0, #4]
 621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->pipeline_read_delay);
 1428              		.loc 1 621 120 view .LVU529
 1429 00c0 1343     		orrs	r3, r3, r2
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->row_address_width |
 1430              		.loc 1 614 41 view .LVU530
 1431 00c2 4FF02041 		mov	r1, #-1610612736
 1432 00c6 C1F84031 		str	r3, [r1, #320]
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1433              		.loc 1 625 9 is_stmt 1 view .LVU531
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1434              		.loc 1 625 77 is_stmt 0 view .LVU532
 1435 00ca 826A     		ldr	r2, [r0, #40]
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1436              		.loc 1 625 85 view .LVU533
 1437 00cc 9369     		ldr	r3, [r2, #24]
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1438              		.loc 1 625 43 view .LVU534
 1439 00ce 013B     		subs	r3, r3, #1
 626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_address_select_del
 1440              		.loc 1 626 76 view .LVU535
 1441 00d0 5069     		ldr	r0, [r2, #20]
 1442              	.LVL60:
 626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_address_select_del
 1443              		.loc 1 626 102 view .LVU536
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 39


 1444 00d2 0138     		subs	r0, r0, #1
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1445              		.loc 1 625 119 view .LVU537
 1446 00d4 43EA0013 		orr	r3, r3, r0, lsl #4
 627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->auto_refresh_delay) - 
 1447              		.loc 1 627 76 view .LVU538
 1448 00d8 1069     		ldr	r0, [r2, #16]
 627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->auto_refresh_delay) - 
 1449              		.loc 1 627 104 view .LVU539
 1450 00da 0138     		subs	r0, r0, #1
 626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_address_select_del
 1451              		.loc 1 626 131 view .LVU540
 1452 00dc 43EA0023 		orr	r3, r3, r0, lsl #8
 628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->write_recovery_delay) 
 1453              		.loc 1 628 76 view .LVU541
 1454 00e0 D068     		ldr	r0, [r2, #12]
 628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->write_recovery_delay) 
 1455              		.loc 1 628 98 view .LVU542
 1456 00e2 0138     		subs	r0, r0, #1
 627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->auto_refresh_delay) - 
 1457              		.loc 1 627 133 view .LVU543
 1458 00e4 43EA0033 		orr	r3, r3, r0, lsl #12
 629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_precharge_delay) -
 1459              		.loc 1 629 76 view .LVU544
 1460 00e8 9068     		ldr	r0, [r2, #8]
 629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_precharge_delay) -
 1461              		.loc 1 629 100 view .LVU545
 1462 00ea 0138     		subs	r0, r0, #1
 628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->write_recovery_delay) 
 1463              		.loc 1 628 127 view .LVU546
 1464 00ec 43EA0043 		orr	r3, r3, r0, lsl #16
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_to_column_delay) -
 1465              		.loc 1 630 76 view .LVU547
 1466 00f0 5068     		ldr	r0, [r2, #4]
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_to_column_delay) -
 1467              		.loc 1 630 99 view .LVU548
 1468 00f2 0138     		subs	r0, r0, #1
 629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_precharge_delay) -
 1469              		.loc 1 629 128 view .LVU549
 1470 00f4 43EA0053 		orr	r3, r3, r0, lsl #20
 631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 1471              		.loc 1 631 76 view .LVU550
 1472 00f8 1268     		ldr	r2, [r2]
 631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 1473              		.loc 1 631 99 view .LVU551
 1474 00fa 013A     		subs	r2, r2, #1
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_to_column_delay) -
 1475              		.loc 1 630 127 view .LVU552
 1476 00fc 43EA0263 		orr	r3, r3, r2, lsl #24
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1477              		.loc 1 625 41 view .LVU553
 1478 0100 C1F84831 		str	r3, [r1, #328]
 1479 0104 7047     		bx	lr
 1480              		.cfi_endproc
 1481              	.LFE133:
 1483              		.section	.text.exmc_sdram_struct_command_para_init,"ax",%progbits
 1484              		.align	1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 40


 1485              		.global	exmc_sdram_struct_command_para_init
 1486              		.syntax unified
 1487              		.thumb
 1488              		.thumb_func
 1490              	exmc_sdram_struct_command_para_init:
 1491              	.LVL61:
 1492              	.LFB134:
 668:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 670:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize exmc_sdram_struct_command_para_init with the default values
 671:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] the initialized struct exmc_sdram_struct_command_para_init pointer
 673:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 674:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 675:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_struct_command_para_init(exmc_sdram_command_parameter_struct *exmc_sdram_command_in
 676:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1493              		.loc 1 676 1 is_stmt 1 view -0
 1494              		.cfi_startproc
 1495              		@ args = 0, pretend = 0, frame = 0
 1496              		@ frame_needed = 0, uses_anonymous_args = 0
 1497              		@ link register save eliminated.
 677:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the structure with default value */
 678:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_command_init_struct->mode_register_content = 0U;
 1498              		.loc 1 678 5 view .LVU555
 1499              		.loc 1 678 59 is_stmt 0 view .LVU556
 1500 0000 0023     		movs	r3, #0
 1501 0002 0360     		str	r3, [r0]
 679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_command_init_struct->auto_refresh_number = EXMC_SDRAM_AUTO_REFLESH_1_SDCLK;
 1502              		.loc 1 679 5 is_stmt 1 view .LVU557
 1503              		.loc 1 679 57 is_stmt 0 view .LVU558
 1504 0004 4360     		str	r3, [r0, #4]
 680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_command_init_struct->bank_select = EXMC_SDRAM_DEVICE0_SELECT;
 1505              		.loc 1 680 5 is_stmt 1 view .LVU559
 1506              		.loc 1 680 49 is_stmt 0 view .LVU560
 1507 0006 1022     		movs	r2, #16
 1508 0008 8260     		str	r2, [r0, #8]
 681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_command_init_struct->command = EXMC_SDRAM_NORMAL_OPERATION;
 1509              		.loc 1 681 5 is_stmt 1 view .LVU561
 1510              		.loc 1 681 45 is_stmt 0 view .LVU562
 1511 000a C360     		str	r3, [r0, #12]
 682:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1512              		.loc 1 682 1 view .LVU563
 1513 000c 7047     		bx	lr
 1514              		.cfi_endproc
 1515              	.LFE134:
 1517              		.section	.text.exmc_sqpipsram_deinit,"ax",%progbits
 1518              		.align	1
 1519              		.global	exmc_sqpipsram_deinit
 1520              		.syntax unified
 1521              		.thumb
 1522              		.thumb_func
 1524              	exmc_sqpipsram_deinit:
 1525              	.LFB135:
 683:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 684:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 685:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      deinitialize exmc SQPIPSRAM
 686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 41


 687:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 688:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 689:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_deinit(void)
 691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1526              		.loc 1 691 1 is_stmt 1 view -0
 1527              		.cfi_startproc
 1528              		@ args = 0, pretend = 0, frame = 0
 1529              		@ frame_needed = 0, uses_anonymous_args = 0
 1530              		@ link register save eliminated.
 692:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* reset the registers */
 693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SINIT = BANK0_SQPI_SINIT_RESET;
 1531              		.loc 1 693 5 view .LVU565
 1532              		.loc 1 693 16 is_stmt 0 view .LVU566
 1533 0000 4FF02043 		mov	r3, #-1610612736
 1534 0004 064A     		ldr	r2, .L38
 1535 0006 C3F81023 		str	r2, [r3, #784]
 694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SRCMD = BANK0_SQPI_SRCMD_RESET;
 1536              		.loc 1 694 5 is_stmt 1 view .LVU567
 1537              		.loc 1 694 16 is_stmt 0 view .LVU568
 1538 000a 0022     		movs	r2, #0
 1539 000c C3F82023 		str	r2, [r3, #800]
 695:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SWCMD = BANK0_SQPI_SWCMD_RESET;
 1540              		.loc 1 695 5 is_stmt 1 view .LVU569
 1541              		.loc 1 695 16 is_stmt 0 view .LVU570
 1542 0010 C3F83023 		str	r2, [r3, #816]
 696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SIDL = BANK0_SQPI_SIDL_RESET;
 1543              		.loc 1 696 5 is_stmt 1 view .LVU571
 1544              		.loc 1 696 15 is_stmt 0 view .LVU572
 1545 0014 C3F84023 		str	r2, [r3, #832]
 697:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SIDH = BANK0_SQPI_SIDH_RESET;
 1546              		.loc 1 697 5 is_stmt 1 view .LVU573
 1547              		.loc 1 697 15 is_stmt 0 view .LVU574
 1548 0018 C3F85023 		str	r2, [r3, #848]
 698:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1549              		.loc 1 698 1 view .LVU575
 1550 001c 7047     		bx	lr
 1551              	.L39:
 1552 001e 00BF     		.align	2
 1553              	.L38:
 1554 0020 00000118 		.word	402718720
 1555              		.cfi_endproc
 1556              	.LFE135:
 1558              		.section	.text.exmc_sqpipsram_struct_para_init,"ax",%progbits
 1559              		.align	1
 1560              		.global	exmc_sqpipsram_struct_para_init
 1561              		.syntax unified
 1562              		.thumb
 1563              		.thumb_func
 1565              	exmc_sqpipsram_struct_para_init:
 1566              	.LVL62:
 1567              	.LFB136:
 699:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 700:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 701:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize exmc_sqpipsram_parameter_struct with the default values
 702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  the struct exmc_sqpipsram_parameter_struct pointer
 703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 42


 704:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 706:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_struct_para_init(exmc_sqpipsram_parameter_struct *exmc_sqpipsram_init_struct)
 707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1568              		.loc 1 707 1 is_stmt 1 view -0
 1569              		.cfi_startproc
 1570              		@ args = 0, pretend = 0, frame = 0
 1571              		@ frame_needed = 0, uses_anonymous_args = 0
 1572              		@ link register save eliminated.
 708:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->sample_polarity = EXMC_SQPIPSRAM_SAMPLE_RISING_EDGE;
 1573              		.loc 1 709 5 view .LVU577
 1574              		.loc 1 709 49 is_stmt 0 view .LVU578
 1575 0000 0023     		movs	r3, #0
 1576 0002 0360     		str	r3, [r0]
 710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->id_length = EXMC_SQPIPSRAM_ID_LENGTH_64B;
 1577              		.loc 1 710 5 is_stmt 1 view .LVU579
 1578              		.loc 1 710 43 is_stmt 0 view .LVU580
 1579 0004 4360     		str	r3, [r0, #4]
 711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->address_bits = EXMC_SQPIPSRAM_ADDR_LENGTH_24B;
 1580              		.loc 1 711 5 is_stmt 1 view .LVU581
 1581              		.loc 1 711 46 is_stmt 0 view .LVU582
 1582 0006 4FF0C053 		mov	r3, #402653184
 1583 000a 8360     		str	r3, [r0, #8]
 712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->command_bits = EXMC_SQPIPSRAM_COMMAND_LENGTH_8B;
 1584              		.loc 1 712 5 is_stmt 1 view .LVU583
 1585              		.loc 1 712 46 is_stmt 0 view .LVU584
 1586 000c 4FF48033 		mov	r3, #65536
 1587 0010 C360     		str	r3, [r0, #12]
 713:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1588              		.loc 1 713 1 view .LVU585
 1589 0012 7047     		bx	lr
 1590              		.cfi_endproc
 1591              	.LFE136:
 1593              		.section	.text.exmc_sqpipsram_init,"ax",%progbits
 1594              		.align	1
 1595              		.global	exmc_sqpipsram_init
 1596              		.syntax unified
 1597              		.thumb
 1598              		.thumb_func
 1600              	exmc_sqpipsram_init:
 1601              	.LVL63:
 1602              	.LFB137:
 714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize EXMC SQPIPSRAM
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_sqpipsram_parameter_struct: configure the EXMC SQPIPSRAM parameter
 718:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   sample_polarity: EXMC_SQPIPSRAM_SAMPLE_RISING_EDGE,EXMC_SQPIPSRAM_SAMPLE_FALLING_
 719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   id_length: EXMC_SQPIPSRAM_ID_LENGTH_xB,x=8,16,32,64
 720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   address_bits: EXMC_SQPIPSRAM_ADDR_LENGTH_xB,x=1..26
 721:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   command_bits: EXMC_SQPIPSRAM_COMMAND_LENGTH_xB,x=4,8,16
 722:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 723:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 724:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_init(exmc_sqpipsram_parameter_struct *exmc_sqpipsram_init_struct)
 726:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1603              		.loc 1 726 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 43


 1604              		.cfi_startproc
 1605              		@ args = 0, pretend = 0, frame = 0
 1606              		@ frame_needed = 0, uses_anonymous_args = 0
 1607              		@ link register save eliminated.
 727:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* initialize SQPI controller */
 728:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SINIT = (uint32_t)exmc_sqpipsram_init_struct->sample_polarity |
 1608              		.loc 1 728 5 view .LVU587
 1609              		.loc 1 728 54 is_stmt 0 view .LVU588
 1610 0000 0368     		ldr	r3, [r0]
 729:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->id_length |
 1611              		.loc 1 729 44 view .LVU589
 1612 0002 4268     		ldr	r2, [r0, #4]
 728:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->id_length |
 1613              		.loc 1 728 72 view .LVU590
 1614 0004 1343     		orrs	r3, r3, r2
 730:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->address_bits |
 1615              		.loc 1 730 44 view .LVU591
 1616 0006 8268     		ldr	r2, [r0, #8]
 729:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->id_length |
 1617              		.loc 1 729 56 view .LVU592
 1618 0008 1343     		orrs	r3, r3, r2
 731:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->command_bits;
 1619              		.loc 1 731 44 view .LVU593
 1620 000a C268     		ldr	r2, [r0, #12]
 730:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->address_bits |
 1621              		.loc 1 730 59 view .LVU594
 1622 000c 1343     		orrs	r3, r3, r2
 728:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->id_length |
 1623              		.loc 1 728 16 view .LVU595
 1624 000e 4FF02042 		mov	r2, #-1610612736
 1625 0012 C2F81033 		str	r3, [r2, #784]
 732:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1626              		.loc 1 732 1 view .LVU596
 1627 0016 7047     		bx	lr
 1628              		.cfi_endproc
 1629              	.LFE137:
 1631              		.section	.text.exmc_norsram_consecutive_clock_config,"ax",%progbits
 1632              		.align	1
 1633              		.global	exmc_norsram_consecutive_clock_config
 1634              		.syntax unified
 1635              		.thumb
 1636              		.thumb_func
 1638              	exmc_norsram_consecutive_clock_config:
 1639              	.LVL64:
 1640              	.LFB138:
 733:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 734:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 735:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      configure consecutive clock
 736:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  clock_mode: specify when the clock is generated
 737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 738:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CLOCK_SYN_MODE: the clock is generated only during synchronous access
 739:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CLOCK_UNCONDITIONALLY: the clock is generated unconditionally
 740:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 742:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 743:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_norsram_consecutive_clock_config(uint32_t clock_mode)
 744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 44


 1641              		.loc 1 744 1 is_stmt 1 view -0
 1642              		.cfi_startproc
 1643              		@ args = 0, pretend = 0, frame = 0
 1644              		@ frame_needed = 0, uses_anonymous_args = 0
 1645              		@ link register save eliminated.
 745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(EXMC_CLOCK_UNCONDITIONALLY == clock_mode) {
 1646              		.loc 1 745 5 view .LVU598
 1647              		.loc 1 745 7 is_stmt 0 view .LVU599
 1648 0000 B0F5801F 		cmp	r0, #1048576
 1649 0004 06D0     		beq	.L45
 746:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SNCTL(EXMC_BANK0_NORSRAM_REGION0) |= EXMC_CLOCK_UNCONDITIONALLY;
 747:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 748:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SNCTL(EXMC_BANK0_NORSRAM_REGION0) &= ~EXMC_CLOCK_UNCONDITIONALLY;
 1650              		.loc 1 748 9 is_stmt 1 view .LVU600
 1651 0006 4FF02042 		mov	r2, #-1610612736
 1652 000a 1368     		ldr	r3, [r2]
 1653              		.loc 1 748 48 is_stmt 0 view .LVU601
 1654 000c 23F48013 		bic	r3, r3, #1048576
 1655 0010 1360     		str	r3, [r2]
 749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1656              		.loc 1 750 1 view .LVU602
 1657 0012 7047     		bx	lr
 1658              	.L45:
 746:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SNCTL(EXMC_BANK0_NORSRAM_REGION0) |= EXMC_CLOCK_UNCONDITIONALLY;
 1659              		.loc 1 746 9 is_stmt 1 view .LVU603
 1660 0014 4FF02042 		mov	r2, #-1610612736
 1661 0018 1368     		ldr	r3, [r2]
 746:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SNCTL(EXMC_BANK0_NORSRAM_REGION0) |= EXMC_CLOCK_UNCONDITIONALLY;
 1662              		.loc 1 746 48 is_stmt 0 view .LVU604
 1663 001a 43F48013 		orr	r3, r3, #1048576
 1664 001e 1360     		str	r3, [r2]
 1665 0020 7047     		bx	lr
 1666              		.cfi_endproc
 1667              	.LFE138:
 1669              		.section	.text.exmc_norsram_page_size_config,"ax",%progbits
 1670              		.align	1
 1671              		.global	exmc_norsram_page_size_config
 1672              		.syntax unified
 1673              		.thumb
 1674              		.thumb_func
 1676              	exmc_norsram_page_size_config:
 1677              	.LVL65:
 1678              	.LFB139:
 751:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 753:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      configure CRAM page size
 754:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_region: select the region of bank0
 755:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 757:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  page_size: CRAM page size
 758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 759:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_AUTO_SPLIT: the clock is generated only during synchronous access
 760:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_128_BYTES: page size is 128 bytes
 761:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_256_BYTES: page size is 256 bytes
 762:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_512_BYTES: page size is 512 bytes
 763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_1024_BYTES: page size is 1024 bytes
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 45


 764:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 766:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 767:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_norsram_page_size_config(uint32_t exmc_norsram_region, uint32_t page_size)
 768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1679              		.loc 1 768 1 is_stmt 1 view -0
 1680              		.cfi_startproc
 1681              		@ args = 0, pretend = 0, frame = 0
 1682              		@ frame_needed = 0, uses_anonymous_args = 0
 1683              		@ link register save eliminated.
 769:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* reset the bits */
 770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) &= ~EXMC_SNCTL_CPS;
 1684              		.loc 1 770 5 view .LVU606
 1685 0000 00F1A050 		add	r0, r0, #335544320
 1686              	.LVL66:
 1687              		.loc 1 770 5 is_stmt 0 view .LVU607
 1688 0004 C000     		lsls	r0, r0, #3
 1689              	.LVL67:
 1690              		.loc 1 770 5 view .LVU608
 1691 0006 0368     		ldr	r3, [r0]
 1692              		.loc 1 770 37 view .LVU609
 1693 0008 23F4E023 		bic	r3, r3, #458752
 1694 000c 0360     		str	r3, [r0]
 771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* set the CPS bits */
 773:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) |= page_size;
 1695              		.loc 1 773 5 is_stmt 1 view .LVU610
 1696 000e 0368     		ldr	r3, [r0]
 1697              		.loc 1 773 37 is_stmt 0 view .LVU611
 1698 0010 0B43     		orrs	r3, r3, r1
 1699 0012 0360     		str	r3, [r0]
 774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1700              		.loc 1 774 1 view .LVU612
 1701 0014 7047     		bx	lr
 1702              		.cfi_endproc
 1703              	.LFE139:
 1705              		.section	.text.exmc_nand_ecc_config,"ax",%progbits
 1706              		.align	1
 1707              		.global	exmc_nand_ecc_config
 1708              		.syntax unified
 1709              		.thumb
 1710              		.thumb_func
 1712              	exmc_nand_ecc_config:
 1713              	.LVL68:
 1714              	.LFB140:
 775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 776:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      enable or disable the EXMC NAND ECC function
 778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: specify the NAND bank
 779:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 780:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 783:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 784:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_nand_ecc_config(uint32_t exmc_nand_bank, ControlStatus newvalue)
 786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 46


 1715              		.loc 1 786 1 is_stmt 1 view -0
 1716              		.cfi_startproc
 1717              		@ args = 0, pretend = 0, frame = 0
 1718              		@ frame_needed = 0, uses_anonymous_args = 0
 1719              		@ link register save eliminated.
 787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(ENABLE == newvalue) {
 1720              		.loc 1 787 5 view .LVU614
 1721              		.loc 1 787 7 is_stmt 0 view .LVU615
 1722 0000 0129     		cmp	r1, #1
 1723 0002 08D0     		beq	.L50
 788:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* enable the selected NAND bank ECC function */
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_NPCTL(exmc_nand_bank) |= EXMC_NPCTL_ECCEN;
 790:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* disable the selected NAND bank ECC function */
 792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_NPCTL(exmc_nand_bank) &= ~EXMC_NPCTL_ECCEN;
 1724              		.loc 1 792 9 is_stmt 1 view .LVU616
 1725 0004 00F1A060 		add	r0, r0, #83886080
 1726              	.LVL69:
 1727              		.loc 1 792 9 is_stmt 0 view .LVU617
 1728 0008 0230     		adds	r0, r0, #2
 1729              	.LVL70:
 1730              		.loc 1 792 9 view .LVU618
 1731 000a 4001     		lsls	r0, r0, #5
 1732              	.LVL71:
 1733              		.loc 1 792 9 view .LVU619
 1734 000c 0368     		ldr	r3, [r0]
 1735              		.loc 1 792 36 view .LVU620
 1736 000e 23F04003 		bic	r3, r3, #64
 1737 0012 0360     		str	r3, [r0]
 793:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1738              		.loc 1 794 1 view .LVU621
 1739 0014 7047     		bx	lr
 1740              	.LVL72:
 1741              	.L50:
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 1742              		.loc 1 789 9 is_stmt 1 view .LVU622
 1743 0016 00F1A060 		add	r0, r0, #83886080
 1744              	.LVL73:
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 1745              		.loc 1 789 9 is_stmt 0 view .LVU623
 1746 001a 0230     		adds	r0, r0, #2
 1747              	.LVL74:
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 1748              		.loc 1 789 9 view .LVU624
 1749 001c 4001     		lsls	r0, r0, #5
 1750              	.LVL75:
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 1751              		.loc 1 789 9 view .LVU625
 1752 001e 0368     		ldr	r3, [r0]
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 1753              		.loc 1 789 36 view .LVU626
 1754 0020 43F04003 		orr	r3, r3, #64
 1755 0024 0360     		str	r3, [r0]
 1756 0026 7047     		bx	lr
 1757              		.cfi_endproc
 1758              	.LFE140:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 47


 1760              		.section	.text.exmc_ecc_get,"ax",%progbits
 1761              		.align	1
 1762              		.global	exmc_ecc_get
 1763              		.syntax unified
 1764              		.thumb
 1765              		.thumb_func
 1767              	exmc_ecc_get:
 1768              	.LVL76:
 1769              	.LFB141:
 795:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 796:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      get the EXMC ECC value
 798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: specify the NAND bank
 799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 800:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 801:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 802:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     the error correction code(ECC) value
 803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 804:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** uint32_t exmc_ecc_get(uint32_t exmc_nand_bank)
 805:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1770              		.loc 1 805 1 is_stmt 1 view -0
 1771              		.cfi_startproc
 1772              		@ args = 0, pretend = 0, frame = 0
 1773              		@ frame_needed = 0, uses_anonymous_args = 0
 1774              		@ link register save eliminated.
 806:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     return(EXMC_NECC(exmc_nand_bank));
 1775              		.loc 1 806 5 view .LVU628
 1776              		.loc 1 806 12 is_stmt 0 view .LVU629
 1777 0000 4001     		lsls	r0, r0, #5
 1778              	.LVL77:
 1779              		.loc 1 806 12 view .LVU630
 1780 0002 00F12040 		add	r0, r0, #-1610612736
 1781 0006 406D     		ldr	r0, [r0, #84]
 807:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1782              		.loc 1 807 1 view .LVU631
 1783 0008 7047     		bx	lr
 1784              		.cfi_endproc
 1785              	.LFE141:
 1787              		.section	.text.exmc_sdram_readsample_enable,"ax",%progbits
 1788              		.align	1
 1789              		.global	exmc_sdram_readsample_enable
 1790              		.syntax unified
 1791              		.thumb
 1792              		.thumb_func
 1794              	exmc_sdram_readsample_enable:
 1795              	.LVL78:
 1796              	.LFB142:
 808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 809:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      enable or disable read sample
 811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 812:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_readsample_enable(ControlStatus newvalue)
 816:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1797              		.loc 1 816 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 48


 1798              		.cfi_startproc
 1799              		@ args = 0, pretend = 0, frame = 0
 1800              		@ frame_needed = 0, uses_anonymous_args = 0
 1801              		@ link register save eliminated.
 817:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(ENABLE == newvalue) {
 1802              		.loc 1 817 5 view .LVU633
 1803              		.loc 1 817 7 is_stmt 0 view .LVU634
 1804 0000 0128     		cmp	r0, #1
 1805 0002 08D0     		beq	.L55
 818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDRSCTL |=  EXMC_SDRSCTL_RSEN;
 819:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 820:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDRSCTL &= (uint32_t)(~EXMC_SDRSCTL_RSEN);
 1806              		.loc 1 820 9 is_stmt 1 view .LVU635
 1807 0004 4FF02042 		mov	r2, #-1610612736
 1808 0008 D2F88031 		ldr	r3, [r2, #384]
 1809              		.loc 1 820 22 is_stmt 0 view .LVU636
 1810 000c 23F00103 		bic	r3, r3, #1
 1811 0010 C2F88031 		str	r3, [r2, #384]
 821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1812              		.loc 1 822 1 view .LVU637
 1813 0014 7047     		bx	lr
 1814              	.L55:
 818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDRSCTL |=  EXMC_SDRSCTL_RSEN;
 1815              		.loc 1 818 9 is_stmt 1 view .LVU638
 1816 0016 4FF02042 		mov	r2, #-1610612736
 1817 001a D2F88031 		ldr	r3, [r2, #384]
 818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDRSCTL |=  EXMC_SDRSCTL_RSEN;
 1818              		.loc 1 818 22 is_stmt 0 view .LVU639
 1819 001e 43F00103 		orr	r3, r3, #1
 1820 0022 C2F88031 		str	r3, [r2, #384]
 1821 0026 7047     		bx	lr
 1822              		.cfi_endproc
 1823              	.LFE142:
 1825              		.section	.text.exmc_sdram_readsample_config,"ax",%progbits
 1826              		.align	1
 1827              		.global	exmc_sdram_readsample_config
 1828              		.syntax unified
 1829              		.thumb
 1830              		.thumb_func
 1832              	exmc_sdram_readsample_config:
 1833              	.LVL79:
 1834              	.LFB143:
 823:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 824:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 825:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      configure the delayed sample clock of read data
 826:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  delay_cell: SDRAM the delayed sample clock of read data
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_x_DELAY_CELL(x=0..15)
 829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  extra_hclk: sample cycle of read data
 830:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_READSAMPLE_x_EXTRAHCLK(x=0,1)
 832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_readsample_config(uint32_t delay_cell, uint32_t extra_hclk)
 836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 49


 1835              		.loc 1 836 1 is_stmt 1 view -0
 1836              		.cfi_startproc
 1837              		@ args = 0, pretend = 0, frame = 0
 1838              		@ frame_needed = 0, uses_anonymous_args = 0
 1839              		@ link register save eliminated.
 837:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t sdrsctl = 0U;
 1840              		.loc 1 837 5 view .LVU641
 838:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* reset the bits */
 840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     sdrsctl = EXMC_SDRSCTL & (~(EXMC_SDRSCTL_SDSC | EXMC_SDRSCTL_SSCR));
 1841              		.loc 1 840 5 view .LVU642
 1842              		.loc 1 840 15 is_stmt 0 view .LVU643
 1843 0000 4FF02042 		mov	r2, #-1610612736
 1844 0004 D2F88031 		ldr	r3, [r2, #384]
 1845              		.loc 1 840 13 view .LVU644
 1846 0008 23F0F203 		bic	r3, r3, #242
 1847              	.LVL80:
 841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* set the bits */
 842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     sdrsctl |= (uint32_t)(delay_cell | extra_hclk);
 1848              		.loc 1 842 5 is_stmt 1 view .LVU645
 1849              		.loc 1 842 38 is_stmt 0 view .LVU646
 1850 000c 0843     		orrs	r0, r0, r1
 1851              	.LVL81:
 1852              		.loc 1 842 13 view .LVU647
 1853 000e 1843     		orrs	r0, r0, r3
 1854              	.LVL82:
 843:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDRSCTL = sdrsctl;
 1855              		.loc 1 843 5 is_stmt 1 view .LVU648
 1856              		.loc 1 843 18 is_stmt 0 view .LVU649
 1857 0010 C2F88001 		str	r0, [r2, #384]
 844:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1858              		.loc 1 844 1 view .LVU650
 1859 0014 7047     		bx	lr
 1860              		.cfi_endproc
 1861              	.LFE143:
 1863              		.section	.text.exmc_sdram_command_config,"ax",%progbits
 1864              		.align	1
 1865              		.global	exmc_sdram_command_config
 1866              		.syntax unified
 1867              		.thumb
 1868              		.thumb_func
 1870              	exmc_sdram_command_config:
 1871              	.LVL83:
 1872              	.LFB144:
 845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 847:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      configure the SDRAM memory command
 848:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_sdram_command_init_struct: initialize EXMC SDRAM command
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   mode_register_content:
 850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   auto_refresh_number: EXMC_SDRAM_AUTO_REFLESH_x_SDCLK, x=1..15
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   bank_select: EXMC_SDRAM_DEVICE0_SELECT, EXMC_SDRAM_DEVICE1_SELECT, EXMC_SDRAM_DEV
 852:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   command: EXMC_SDRAM_NORMAL_OPERATION, EXMC_SDRAM_CLOCK_ENABLE, EXMC_SDRAM_PRECHAR
 853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                            EXMC_SDRAM_AUTO_REFRESH, EXMC_SDRAM_LOAD_MODE_REGISTER, EXMC_SDRAM_SELF_
 854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                            EXMC_SDRAM_POWERDOWN_ENTRY
 855:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 50


 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_command_config(exmc_sdram_command_parameter_struct *exmc_sdram_command_init_struct)
 859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1873              		.loc 1 859 1 is_stmt 1 view -0
 1874              		.cfi_startproc
 1875              		@ args = 0, pretend = 0, frame = 0
 1876              		@ frame_needed = 0, uses_anonymous_args = 0
 1877              		@ link register save eliminated.
 860:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure command register */
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDCMD = (uint32_t)((exmc_sdram_command_init_struct->command) |
 1878              		.loc 1 861 5 view .LVU652
 1879              		.loc 1 861 60 is_stmt 0 view .LVU653
 1880 0000 C368     		ldr	r3, [r0, #12]
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (exmc_sdram_command_init_struct->bank_select) |
 1881              		.loc 1 862 60 view .LVU654
 1882 0002 8268     		ldr	r2, [r0, #8]
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (exmc_sdram_command_init_struct->bank_select) |
 1883              		.loc 1 861 71 view .LVU655
 1884 0004 1343     		orrs	r3, r3, r2
 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             ((exmc_sdram_command_init_struct->auto_refresh_number)) |
 1885              		.loc 1 863 61 view .LVU656
 1886 0006 4268     		ldr	r2, [r0, #4]
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (exmc_sdram_command_init_struct->bank_select) |
 1887              		.loc 1 862 75 view .LVU657
 1888 0008 1343     		orrs	r3, r3, r2
 864:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             ((exmc_sdram_command_init_struct->mode_register_content) << SDCMD_MRC_O
 1889              		.loc 1 864 61 view .LVU658
 1890 000a 0268     		ldr	r2, [r0]
 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             ((exmc_sdram_command_init_struct->auto_refresh_number)) |
 1891              		.loc 1 863 85 view .LVU659
 1892 000c 43EA4223 		orr	r3, r3, r2, lsl #9
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (exmc_sdram_command_init_struct->bank_select) |
 1893              		.loc 1 861 16 view .LVU660
 1894 0010 4FF02042 		mov	r2, #-1610612736
 1895 0014 C2F85031 		str	r3, [r2, #336]
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1896              		.loc 1 865 1 view .LVU661
 1897 0018 7047     		bx	lr
 1898              		.cfi_endproc
 1899              	.LFE144:
 1901              		.section	.text.exmc_sdram_refresh_count_set,"ax",%progbits
 1902              		.align	1
 1903              		.global	exmc_sdram_refresh_count_set
 1904              		.syntax unified
 1905              		.thumb
 1906              		.thumb_func
 1908              	exmc_sdram_refresh_count_set:
 1909              	.LVL84:
 1910              	.LFB145:
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 867:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 868:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      set auto-refresh interval
 869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_count: the number SDRAM clock cycles unit between two successive auto-refresh 
 870:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 872:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_refresh_count_set(uint32_t exmc_count)
 874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 51


 1911              		.loc 1 874 1 is_stmt 1 view -0
 1912              		.cfi_startproc
 1913              		@ args = 0, pretend = 0, frame = 0
 1914              		@ frame_needed = 0, uses_anonymous_args = 0
 1915              		@ link register save eliminated.
 875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t sdari;
 1916              		.loc 1 875 5 view .LVU663
 876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     sdari = EXMC_SDARI & (~EXMC_SDARI_ARINTV);
 1917              		.loc 1 876 5 view .LVU664
 1918              		.loc 1 876 13 is_stmt 0 view .LVU665
 1919 0000 4FF02041 		mov	r1, #-1610612736
 1920 0004 D1F85421 		ldr	r2, [r1, #340]
 1921              		.loc 1 876 11 view .LVU666
 1922 0008 22F47F52 		bic	r2, r2, #16320
 1923 000c 22F03E02 		bic	r2, r2, #62
 1924              	.LVL85:
 877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDARI = sdari | (uint32_t)((exmc_count << SDARI_ARINTV_OFFSET) & EXMC_SDARI_ARINTV);
 1925              		.loc 1 877 5 is_stmt 1 view .LVU667
 1926              		.loc 1 877 26 is_stmt 0 view .LVU668
 1927 0010 43F6FE73 		movw	r3, #16382
 1928 0014 03EA4003 		and	r3, r3, r0, lsl #1
 1929              		.loc 1 877 24 view .LVU669
 1930 0018 1343     		orrs	r3, r3, r2
 1931              		.loc 1 877 16 view .LVU670
 1932 001a C1F85431 		str	r3, [r1, #340]
 878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1933              		.loc 1 878 1 view .LVU671
 1934 001e 7047     		bx	lr
 1935              		.cfi_endproc
 1936              	.LFE145:
 1938              		.section	.text.exmc_sdram_autorefresh_number_set,"ax",%progbits
 1939              		.align	1
 1940              		.global	exmc_sdram_autorefresh_number_set
 1941              		.syntax unified
 1942              		.thumb
 1943              		.thumb_func
 1945              	exmc_sdram_autorefresh_number_set:
 1946              	.LVL86:
 1947              	.LFB146:
 879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 880:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      set the number of successive auto-refresh command
 882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_number: the number of successive Auto-refresh cycles will be send, 1~15
 883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 884:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_autorefresh_number_set(uint32_t exmc_number)
 887:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1948              		.loc 1 887 1 is_stmt 1 view -0
 1949              		.cfi_startproc
 1950              		@ args = 0, pretend = 0, frame = 0
 1951              		@ frame_needed = 0, uses_anonymous_args = 0
 1952              		@ link register save eliminated.
 888:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t sdcmd;
 1953              		.loc 1 888 5 view .LVU673
 889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     sdcmd = EXMC_SDCMD & (~EXMC_SDCMD_NARF);
 1954              		.loc 1 889 5 view .LVU674
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 52


 1955              		.loc 1 889 13 is_stmt 0 view .LVU675
 1956 0000 4FF02042 		mov	r2, #-1610612736
 1957 0004 D2F85031 		ldr	r3, [r2, #336]
 1958              		.loc 1 889 11 view .LVU676
 1959 0008 23F4F073 		bic	r3, r3, #480
 1960              	.LVL87:
 890:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDCMD = sdcmd | (uint32_t)((exmc_number << SDCMD_NARF_OFFSET) & EXMC_SDCMD_NARF) ;
 1961              		.loc 1 890 5 is_stmt 1 view .LVU677
 1962              		.loc 1 890 50 is_stmt 0 view .LVU678
 1963 000c 4001     		lsls	r0, r0, #5
 1964              	.LVL88:
 1965              		.loc 1 890 26 view .LVU679
 1966 000e 00F4F070 		and	r0, r0, #480
 1967              		.loc 1 890 24 view .LVU680
 1968 0012 1843     		orrs	r0, r0, r3
 1969              		.loc 1 890 16 view .LVU681
 1970 0014 C2F85001 		str	r0, [r2, #336]
 891:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1971              		.loc 1 891 1 view .LVU682
 1972 0018 7047     		bx	lr
 1973              		.cfi_endproc
 1974              	.LFE146:
 1976              		.section	.text.exmc_sdram_write_protection_config,"ax",%progbits
 1977              		.align	1
 1978              		.global	exmc_sdram_write_protection_config
 1979              		.syntax unified
 1980              		.thumb
 1981              		.thumb_func
 1983              	exmc_sdram_write_protection_config:
 1984              	.LVL89:
 1985              	.LFB147:
 892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 893:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 894:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      configure the write protection function
 895:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_sdram_device: specify the SDRAM device
 896:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 897:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICEx(x=0,1)
 898:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 900:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 901:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 902:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_write_protection_config(uint32_t exmc_sdram_device, ControlStatus newvalue)
 903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1986              		.loc 1 903 1 is_stmt 1 view -0
 1987              		.cfi_startproc
 1988              		@ args = 0, pretend = 0, frame = 0
 1989              		@ frame_needed = 0, uses_anonymous_args = 0
 1990              		@ link register save eliminated.
 904:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(ENABLE == newvalue) {
 1991              		.loc 1 904 5 view .LVU684
 1992              		.loc 1 904 7 is_stmt 0 view .LVU685
 1993 0000 0129     		cmp	r1, #1
 1994 0002 08D0     		beq	.L63
 905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 906:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 907:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) &= ~((uint32_t)EXMC_SDCTL_WPEN);
 1995              		.loc 1 907 9 is_stmt 1 view .LVU686
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 53


 1996 0004 00F12050 		add	r0, r0, #671088640
 1997              	.LVL90:
 1998              		.loc 1 907 9 is_stmt 0 view .LVU687
 1999 0008 4C30     		adds	r0, r0, #76
 2000              	.LVL91:
 2001              		.loc 1 907 9 view .LVU688
 2002 000a 8000     		lsls	r0, r0, #2
 2003              	.LVL92:
 2004              		.loc 1 907 9 view .LVU689
 2005 000c 0368     		ldr	r3, [r0]
 2006              		.loc 1 907 39 view .LVU690
 2007 000e 23F40073 		bic	r3, r3, #512
 2008 0012 0360     		str	r3, [r0]
 908:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 909:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2009              		.loc 1 910 1 view .LVU691
 2010 0014 7047     		bx	lr
 2011              	.LVL93:
 2012              	.L63:
 905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 2013              		.loc 1 905 9 is_stmt 1 view .LVU692
 2014 0016 00F12050 		add	r0, r0, #671088640
 2015              	.LVL94:
 905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 2016              		.loc 1 905 9 is_stmt 0 view .LVU693
 2017 001a 4C30     		adds	r0, r0, #76
 2018              	.LVL95:
 905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 2019              		.loc 1 905 9 view .LVU694
 2020 001c 8000     		lsls	r0, r0, #2
 2021              	.LVL96:
 905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 2022              		.loc 1 905 9 view .LVU695
 2023 001e 0368     		ldr	r3, [r0]
 905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 2024              		.loc 1 905 39 view .LVU696
 2025 0020 43F40073 		orr	r3, r3, #512
 2026 0024 0360     		str	r3, [r0]
 2027 0026 7047     		bx	lr
 2028              		.cfi_endproc
 2029              	.LFE147:
 2031              		.section	.text.exmc_sdram_bankstatus_get,"ax",%progbits
 2032              		.align	1
 2033              		.global	exmc_sdram_bankstatus_get
 2034              		.syntax unified
 2035              		.thumb
 2036              		.thumb_func
 2038              	exmc_sdram_bankstatus_get:
 2039              	.LVL97:
 2040              	.LFB148:
 911:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 912:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 913:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      get the status of SDRAM device0 or device1
 914:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_sdram_device: specify the SDRAM device
 915:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 916:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICEx(x=0,1)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 54


 917:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 918:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     the status of SDRAM device
 919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 920:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** uint32_t exmc_sdram_bankstatus_get(uint32_t exmc_sdram_device)
 921:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2041              		.loc 1 921 1 is_stmt 1 view -0
 2042              		.cfi_startproc
 2043              		@ args = 0, pretend = 0, frame = 0
 2044              		@ frame_needed = 0, uses_anonymous_args = 0
 2045              		@ link register save eliminated.
 922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t sdstat = 0U;
 2046              		.loc 1 922 5 view .LVU698
 923:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 924:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(EXMC_SDRAM_DEVICE0 == exmc_sdram_device) {
 2047              		.loc 1 924 5 view .LVU699
 2048              		.loc 1 924 7 is_stmt 0 view .LVU700
 2049 0000 0428     		cmp	r0, #4
 2050 0002 06D0     		beq	.L67
 925:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdstat = ((uint32_t)(EXMC_SDSTAT & EXMC_SDSDAT_STA0) >> SDSTAT_STA0_OFFSET);
 926:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdstat = ((uint32_t)(EXMC_SDSTAT & EXMC_SDSDAT_STA1) >> SDSTAT_STA1_OFFSET);
 2051              		.loc 1 927 9 is_stmt 1 view .LVU701
 2052              		.loc 1 927 30 is_stmt 0 view .LVU702
 2053 0004 4FF02043 		mov	r3, #-1610612736
 2054 0008 D3F85801 		ldr	r0, [r3, #344]
 2055              	.LVL98:
 2056              		.loc 1 927 16 view .LVU703
 2057 000c C0F3C100 		ubfx	r0, r0, #3, #2
 2058              	.LVL99:
 928:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 929:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 930:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     return sdstat;
 2059              		.loc 1 930 5 is_stmt 1 view .LVU704
 931:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2060              		.loc 1 931 1 is_stmt 0 view .LVU705
 2061 0010 7047     		bx	lr
 2062              	.LVL100:
 2063              	.L67:
 925:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdstat = ((uint32_t)(EXMC_SDSTAT & EXMC_SDSDAT_STA0) >> SDSTAT_STA0_OFFSET);
 2064              		.loc 1 925 9 is_stmt 1 view .LVU706
 925:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdstat = ((uint32_t)(EXMC_SDSTAT & EXMC_SDSDAT_STA0) >> SDSTAT_STA0_OFFSET);
 2065              		.loc 1 925 30 is_stmt 0 view .LVU707
 2066 0012 4FF02043 		mov	r3, #-1610612736
 2067 0016 D3F85801 		ldr	r0, [r3, #344]
 2068              	.LVL101:
 925:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdstat = ((uint32_t)(EXMC_SDSTAT & EXMC_SDSDAT_STA0) >> SDSTAT_STA0_OFFSET);
 2069              		.loc 1 925 16 view .LVU708
 2070 001a C0F34100 		ubfx	r0, r0, #1, #2
 2071              	.LVL102:
 925:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdstat = ((uint32_t)(EXMC_SDSTAT & EXMC_SDSDAT_STA0) >> SDSTAT_STA0_OFFSET);
 2072              		.loc 1 925 16 view .LVU709
 2073 001e 7047     		bx	lr
 2074              		.cfi_endproc
 2075              	.LFE148:
 2077              		.section	.text.exmc_sqpipsram_read_command_set,"ax",%progbits
 2078              		.align	1
 2079              		.global	exmc_sqpipsram_read_command_set
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 55


 2080              		.syntax unified
 2081              		.thumb
 2082              		.thumb_func
 2084              	exmc_sqpipsram_read_command_set:
 2085              	.LVL103:
 2086              	.LFB149:
 932:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 933:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 934:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      set the read command
 935:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  read_command_mode: configure SPI PSRAM read command mode
 936:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 937:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_READ_MODE_DISABLE: not SPI mode
 938:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_READ_MODE_SPI: SPI mode
 939:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_READ_MODE_SQPI: SQPI mode
 940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_READ_MODE_QPI: QPI mode
 941:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  read_wait_cycle: wait cycle number after address phase,0..15
 942:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  read_command_code: read command for AHB read transfer
 943:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 946:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_read_command_set(uint32_t read_command_mode, uint32_t read_wait_cycle, uint32_t
 947:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2087              		.loc 1 947 1 is_stmt 1 view -0
 2088              		.cfi_startproc
 2089              		@ args = 0, pretend = 0, frame = 0
 2090              		@ frame_needed = 0, uses_anonymous_args = 0
 2091              		@ link register save eliminated.
 948:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t srcmd;
 2092              		.loc 1 948 5 view .LVU711
 949:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 950:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     srcmd = (uint32_t) read_command_mode |
 2093              		.loc 1 950 5 view .LVU712
 951:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((read_wait_cycle << SRCMD_RWAITCYCLE_OFFSET) & EXMC_SRCMD_RWAITCYCLE) |
 2094              		.loc 1 951 31 is_stmt 0 view .LVU713
 2095 0000 0904     		lsls	r1, r1, #16
 2096              	.LVL104:
 2097              		.loc 1 951 59 view .LVU714
 2098 0002 01F47021 		and	r1, r1, #983040
 950:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((read_wait_cycle << SRCMD_RWAITCYCLE_OFFSET) & EXMC_SRCMD_RWAITCYCLE) |
 2099              		.loc 1 950 42 view .LVU715
 2100 0006 0143     		orrs	r1, r1, r0
 952:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((read_command_code & EXMC_SRCMD_RCMD));
 2101              		.loc 1 952 33 view .LVU716
 2102 0008 92B2     		uxth	r2, r2
 2103              	.LVL105:
 950:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((read_wait_cycle << SRCMD_RWAITCYCLE_OFFSET) & EXMC_SRCMD_RWAITCYCLE) |
 2104              		.loc 1 950 11 view .LVU717
 2105 000a 1143     		orrs	r1, r1, r2
 2106              	.LVL106:
 953:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SRCMD = srcmd;
 2107              		.loc 1 953 5 is_stmt 1 view .LVU718
 2108              		.loc 1 953 16 is_stmt 0 view .LVU719
 2109 000c 4FF02043 		mov	r3, #-1610612736
 2110 0010 C3F82013 		str	r1, [r3, #800]
 954:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2111              		.loc 1 954 1 view .LVU720
 2112 0014 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 56


 2113              		.cfi_endproc
 2114              	.LFE149:
 2116              		.section	.text.exmc_sqpipsram_write_command_set,"ax",%progbits
 2117              		.align	1
 2118              		.global	exmc_sqpipsram_write_command_set
 2119              		.syntax unified
 2120              		.thumb
 2121              		.thumb_func
 2123              	exmc_sqpipsram_write_command_set:
 2124              	.LVL107:
 2125              	.LFB150:
 955:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 956:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 957:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      set the write command
 958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  write_command_mode: configure SPI PSRAM write command mode
 959:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 960:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_WRITE_MODE_DISABLE: not SPI mode
 961:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_WRITE_MODE_SPI: SPI mode
 962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_WRITE_MODE_SQPI: SQPI mode
 963:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_WRITE_MODE_QPI: QPI mode
 964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  write_wait_cycle: wait cycle number after address phase,0..15
 965:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  write_command_code: read command for AHB read transfer
 966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 967:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 968:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 969:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_write_command_set(uint32_t write_command_mode, uint32_t write_wait_cycle, uint3
 970:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2126              		.loc 1 970 1 is_stmt 1 view -0
 2127              		.cfi_startproc
 2128              		@ args = 0, pretend = 0, frame = 0
 2129              		@ frame_needed = 0, uses_anonymous_args = 0
 2130              		@ link register save eliminated.
 971:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t swcmd;
 2131              		.loc 1 971 5 view .LVU722
 972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 973:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     swcmd = (uint32_t) write_command_mode |
 2132              		.loc 1 973 5 view .LVU723
 974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((write_wait_cycle << SWCMD_WWAITCYCLE_OFFSET) & EXMC_SWCMD_WWAITCYCLE) |
 2133              		.loc 1 974 32 is_stmt 0 view .LVU724
 2134 0000 0904     		lsls	r1, r1, #16
 2135              	.LVL108:
 2136              		.loc 1 974 60 view .LVU725
 2137 0002 01F47021 		and	r1, r1, #983040
 973:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((write_wait_cycle << SWCMD_WWAITCYCLE_OFFSET) & EXMC_SWCMD_WWAITCYCLE) |
 2138              		.loc 1 973 43 view .LVU726
 2139 0006 0143     		orrs	r1, r1, r0
 975:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((write_command_code & EXMC_SWCMD_WCMD));
 2140              		.loc 1 975 34 view .LVU727
 2141 0008 92B2     		uxth	r2, r2
 2142              	.LVL109:
 973:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((write_wait_cycle << SWCMD_WWAITCYCLE_OFFSET) & EXMC_SWCMD_WWAITCYCLE) |
 2143              		.loc 1 973 11 view .LVU728
 2144 000a 1143     		orrs	r1, r1, r2
 2145              	.LVL110:
 976:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SWCMD = swcmd;
 2146              		.loc 1 976 5 is_stmt 1 view .LVU729
 2147              		.loc 1 976 16 is_stmt 0 view .LVU730
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 57


 2148 000c 4FF02043 		mov	r3, #-1610612736
 2149 0010 C3F83013 		str	r1, [r3, #816]
 977:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2150              		.loc 1 977 1 view .LVU731
 2151 0014 7047     		bx	lr
 2152              		.cfi_endproc
 2153              	.LFE150:
 2155              		.section	.text.exmc_sqpipsram_read_id_command_send,"ax",%progbits
 2156              		.align	1
 2157              		.global	exmc_sqpipsram_read_id_command_send
 2158              		.syntax unified
 2159              		.thumb
 2160              		.thumb_func
 2162              	exmc_sqpipsram_read_id_command_send:
 2163              	.LFB151:
 978:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 979:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 980:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      send SPI read ID command
 981:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 982:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 983:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 984:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 985:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_read_id_command_send(void)
 986:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2164              		.loc 1 986 1 is_stmt 1 view -0
 2165              		.cfi_startproc
 2166              		@ args = 0, pretend = 0, frame = 0
 2167              		@ frame_needed = 0, uses_anonymous_args = 0
 2168              		@ link register save eliminated.
 987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SRCMD |= EXMC_SRCMD_RDID;
 2169              		.loc 1 987 5 view .LVU733
 2170 0000 4FF02042 		mov	r2, #-1610612736
 2171 0004 D2F82033 		ldr	r3, [r2, #800]
 2172              		.loc 1 987 16 is_stmt 0 view .LVU734
 2173 0008 43F00043 		orr	r3, r3, #-2147483648
 2174 000c C2F82033 		str	r3, [r2, #800]
 988:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2175              		.loc 1 988 1 view .LVU735
 2176 0010 7047     		bx	lr
 2177              		.cfi_endproc
 2178              	.LFE151:
 2180              		.section	.text.exmc_sqpipsram_write_cmd_send,"ax",%progbits
 2181              		.align	1
 2182              		.global	exmc_sqpipsram_write_cmd_send
 2183              		.syntax unified
 2184              		.thumb
 2185              		.thumb_func
 2187              	exmc_sqpipsram_write_cmd_send:
 2188              	.LFB152:
 989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 990:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      send SPI special command which does not have address and data phase
 992:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 994:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 995:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 996:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_write_cmd_send(void)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 58


 997:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2189              		.loc 1 997 1 is_stmt 1 view -0
 2190              		.cfi_startproc
 2191              		@ args = 0, pretend = 0, frame = 0
 2192              		@ frame_needed = 0, uses_anonymous_args = 0
 2193              		@ link register save eliminated.
 998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SWCMD |= EXMC_SWCMD_SC;
 2194              		.loc 1 998 5 view .LVU737
 2195 0000 4FF02042 		mov	r2, #-1610612736
 2196 0004 D2F83033 		ldr	r3, [r2, #816]
 2197              		.loc 1 998 16 is_stmt 0 view .LVU738
 2198 0008 43F00043 		orr	r3, r3, #-2147483648
 2199 000c C2F83033 		str	r3, [r2, #816]
 999:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2200              		.loc 1 999 1 view .LVU739
 2201 0010 7047     		bx	lr
 2202              		.cfi_endproc
 2203              	.LFE152:
 2205              		.section	.text.exmc_sqpipsram_low_id_get,"ax",%progbits
 2206              		.align	1
 2207              		.global	exmc_sqpipsram_low_id_get
 2208              		.syntax unified
 2209              		.thumb
 2210              		.thumb_func
 2212              	exmc_sqpipsram_low_id_get:
 2213              	.LFB153:
1000:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1001:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1002:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      get the EXMC SPI ID low data
1003:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
1004:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1005:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     the ID low data
1006:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1007:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** uint32_t exmc_sqpipsram_low_id_get(void)
1008:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2214              		.loc 1 1008 1 is_stmt 1 view -0
 2215              		.cfi_startproc
 2216              		@ args = 0, pretend = 0, frame = 0
 2217              		@ frame_needed = 0, uses_anonymous_args = 0
 2218              		@ link register save eliminated.
1009:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     return (EXMC_SIDL);
 2219              		.loc 1 1009 5 view .LVU741
 2220              		.loc 1 1009 13 is_stmt 0 view .LVU742
 2221 0000 4FF02043 		mov	r3, #-1610612736
 2222 0004 D3F84003 		ldr	r0, [r3, #832]
1010:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2223              		.loc 1 1010 1 view .LVU743
 2224 0008 7047     		bx	lr
 2225              		.cfi_endproc
 2226              	.LFE153:
 2228              		.section	.text.exmc_sqpipsram_high_id_get,"ax",%progbits
 2229              		.align	1
 2230              		.global	exmc_sqpipsram_high_id_get
 2231              		.syntax unified
 2232              		.thumb
 2233              		.thumb_func
 2235              	exmc_sqpipsram_high_id_get:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 59


 2236              	.LFB154:
1011:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1012:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1013:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      get the EXMC SPI ID high data
1014:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
1015:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1016:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     the ID high data
1017:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1018:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** uint32_t exmc_sqpipsram_high_id_get(void)
1019:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2237              		.loc 1 1019 1 is_stmt 1 view -0
 2238              		.cfi_startproc
 2239              		@ args = 0, pretend = 0, frame = 0
 2240              		@ frame_needed = 0, uses_anonymous_args = 0
 2241              		@ link register save eliminated.
1020:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     return (EXMC_SIDH);
 2242              		.loc 1 1020 5 view .LVU745
 2243              		.loc 1 1020 13 is_stmt 0 view .LVU746
 2244 0000 4FF02043 		mov	r3, #-1610612736
 2245 0004 D3F85003 		ldr	r0, [r3, #848]
1021:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2246              		.loc 1 1021 1 view .LVU747
 2247 0008 7047     		bx	lr
 2248              		.cfi_endproc
 2249              	.LFE154:
 2251              		.section	.text.exmc_sqpipsram_send_command_state_get,"ax",%progbits
 2252              		.align	1
 2253              		.global	exmc_sqpipsram_send_command_state_get
 2254              		.syntax unified
 2255              		.thumb
 2256              		.thumb_func
 2258              	exmc_sqpipsram_send_command_state_get:
 2259              	.LVL111:
 2260              	.LFB155:
1022:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1023:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1024:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      get the bit value of EXMC send write command bit or read ID command
1025:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  send_command_flag: the send command flag
1026:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SEND_COMMAND_FLAG_RDID: EXMC_SRCMD_RDID flag bit
1028:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SEND_COMMAND_FLAG_SC: EXMC_SWCMD_SC flag bit
1029:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1030:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     the new value of send command flag
1031:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1032:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** FlagStatus exmc_sqpipsram_send_command_state_get(uint32_t send_command_flag)
1033:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2261              		.loc 1 1033 1 is_stmt 1 view -0
 2262              		.cfi_startproc
 2263              		@ args = 0, pretend = 0, frame = 0
 2264              		@ frame_needed = 0, uses_anonymous_args = 0
 2265              		@ link register save eliminated.
1034:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t flag = 0x00000000U;
 2266              		.loc 1 1034 5 view .LVU749
1035:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1036:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(EXMC_SEND_COMMAND_FLAG_RDID == send_command_flag) {
 2267              		.loc 1 1036 5 view .LVU750
 2268              		.loc 1 1036 7 is_stmt 0 view .LVU751
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 60


 2269 0000 B0F1004F 		cmp	r0, #-2147483648
 2270 0004 04D0     		beq	.L79
1034:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t flag = 0x00000000U;
 2271              		.loc 1 1034 14 view .LVU752
 2272 0006 0023     		movs	r3, #0
 2273              	.LVL112:
 2274              	.L75:
1037:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         flag = EXMC_SRCMD;
1038:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else if(EXMC_SEND_COMMAND_FLAG_SC == send_command_flag) {
1039:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         flag = EXMC_SWCMD;
1040:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1041:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 2275              		.loc 1 1041 5 is_stmt 1 view .LVU753
1042:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1043:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(flag & send_command_flag) {
 2276              		.loc 1 1043 5 view .LVU754
 2277              		.loc 1 1043 7 is_stmt 0 view .LVU755
 2278 0008 0342     		tst	r3, r0
 2279 000a 06D0     		beq	.L78
1044:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* flag is set */
1045:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         return SET;
 2280              		.loc 1 1045 16 view .LVU756
 2281 000c 0120     		movs	r0, #1
 2282              	.LVL113:
 2283              		.loc 1 1045 16 view .LVU757
 2284 000e 7047     		bx	lr
 2285              	.LVL114:
 2286              	.L79:
1037:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else if(EXMC_SEND_COMMAND_FLAG_SC == send_command_flag) {
 2287              		.loc 1 1037 9 is_stmt 1 view .LVU758
1037:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else if(EXMC_SEND_COMMAND_FLAG_SC == send_command_flag) {
 2288              		.loc 1 1037 14 is_stmt 0 view .LVU759
 2289 0010 4FF02043 		mov	r3, #-1610612736
 2290 0014 D3F82033 		ldr	r3, [r3, #800]
 2291              	.LVL115:
1037:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else if(EXMC_SEND_COMMAND_FLAG_SC == send_command_flag) {
 2292              		.loc 1 1037 14 view .LVU760
 2293 0018 F6E7     		b	.L75
 2294              	.L78:
1046:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1047:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* flag is reset */
1048:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         return RESET;
 2295              		.loc 1 1048 16 view .LVU761
 2296 001a 0020     		movs	r0, #0
 2297              	.LVL116:
1049:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1050:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2298              		.loc 1 1050 1 view .LVU762
 2299 001c 7047     		bx	lr
 2300              		.cfi_endproc
 2301              	.LFE155:
 2303              		.section	.text.exmc_interrupt_enable,"ax",%progbits
 2304              		.align	1
 2305              		.global	exmc_interrupt_enable
 2306              		.syntax unified
 2307              		.thumb
 2308              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 61


 2310              	exmc_interrupt_enable:
 2311              	.LVL117:
 2312              	.LFB156:
1051:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1052:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1053:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      enable EXMC interrupt
1054:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank,PC card bank or SDRAM device
1055:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1056:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1057:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1058:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1059:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1060:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1061:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  interrupt: specify EXMC interrupt flag
1062:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1063:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
1064:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
1065:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
1066:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_INT_FLAG_REFRESH: refresh error interrupt and flag
1067:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1068:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
1069:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1070:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_interrupt_enable(uint32_t exmc_bank, uint32_t interrupt)
1071:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2313              		.loc 1 1071 1 is_stmt 1 view -0
 2314              		.cfi_startproc
 2315              		@ args = 0, pretend = 0, frame = 0
 2316              		@ frame_needed = 0, uses_anonymous_args = 0
 2317              		@ link register save eliminated.
1072:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2318              		.loc 1 1072 5 view .LVU764
 2319              		.loc 1 1072 73 is_stmt 0 view .LVU765
 2320 0000 431E     		subs	r3, r0, #1
 2321              		.loc 1 1072 7 view .LVU766
 2322 0002 022B     		cmp	r3, #2
 2323 0004 06D8     		bhi	.L81
1073:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1074:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_NPINTEN(exmc_bank) |= interrupt;
 2324              		.loc 1 1074 9 is_stmt 1 view .LVU767
 2325 0006 4001     		lsls	r0, r0, #5
 2326              	.LVL118:
 2327              		.loc 1 1074 9 is_stmt 0 view .LVU768
 2328 0008 00F12040 		add	r0, r0, #-1610612736
 2329 000c 436C     		ldr	r3, [r0, #68]
 2330              	.LVL119:
 2331              		.loc 1 1074 33 view .LVU769
 2332 000e 0B43     		orrs	r3, r3, r1
 2333 0010 4364     		str	r3, [r0, #68]
 2334 0012 7047     		bx	lr
 2335              	.LVL120:
 2336              	.L81:
1075:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1076:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1077:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDARI |= EXMC_SDARI_REIE;
 2337              		.loc 1 1077 9 is_stmt 1 view .LVU770
 2338 0014 4FF02042 		mov	r2, #-1610612736
 2339 0018 D2F85431 		ldr	r3, [r2, #340]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 62


 2340              		.loc 1 1077 20 is_stmt 0 view .LVU771
 2341 001c 43F48043 		orr	r3, r3, #16384
 2342 0020 C2F85431 		str	r3, [r2, #340]
1078:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1079:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2343              		.loc 1 1079 1 view .LVU772
 2344 0024 7047     		bx	lr
 2345              		.cfi_endproc
 2346              	.LFE156:
 2348              		.section	.text.exmc_interrupt_disable,"ax",%progbits
 2349              		.align	1
 2350              		.global	exmc_interrupt_disable
 2351              		.syntax unified
 2352              		.thumb
 2353              		.thumb_func
 2355              	exmc_interrupt_disable:
 2356              	.LVL121:
 2357              	.LFB157:
1080:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1081:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1082:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      disable EXMC interrupt
1083:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PC card bank or SDRAM device
1084:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1085:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1086:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1087:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1088:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1089:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1090:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  interrupt: specify EXMC interrupt flag
1091:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1092:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
1093:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
1094:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
1095:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_INT_FLAG_REFRESH: refresh error interrupt and flag
1096:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1097:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
1098:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1099:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_interrupt_disable(uint32_t exmc_bank, uint32_t interrupt)
1100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2358              		.loc 1 1100 1 is_stmt 1 view -0
 2359              		.cfi_startproc
 2360              		@ args = 0, pretend = 0, frame = 0
 2361              		@ frame_needed = 0, uses_anonymous_args = 0
 2362              		@ link register save eliminated.
1101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2363              		.loc 1 1101 5 view .LVU774
 2364              		.loc 1 1101 73 is_stmt 0 view .LVU775
 2365 0000 431E     		subs	r3, r0, #1
 2366              		.loc 1 1101 7 view .LVU776
 2367 0002 022B     		cmp	r3, #2
 2368 0004 07D8     		bhi	.L84
1102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_NPINTEN(exmc_bank) &= ~interrupt;
 2369              		.loc 1 1103 9 is_stmt 1 view .LVU777
 2370 0006 4001     		lsls	r0, r0, #5
 2371              	.LVL122:
 2372              		.loc 1 1103 9 is_stmt 0 view .LVU778
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 63


 2373 0008 00F12040 		add	r0, r0, #-1610612736
 2374 000c 436C     		ldr	r3, [r0, #68]
 2375              	.LVL123:
 2376              		.loc 1 1103 33 view .LVU779
 2377 000e 23EA0103 		bic	r3, r3, r1
 2378 0012 4364     		str	r3, [r0, #68]
 2379 0014 7047     		bx	lr
 2380              	.LVL124:
 2381              	.L84:
1104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDARI &= ~EXMC_SDARI_REIE;
 2382              		.loc 1 1106 9 is_stmt 1 view .LVU780
 2383 0016 4FF02042 		mov	r2, #-1610612736
 2384 001a D2F85431 		ldr	r3, [r2, #340]
 2385              		.loc 1 1106 20 is_stmt 0 view .LVU781
 2386 001e 23F48043 		bic	r3, r3, #16384
 2387 0022 C2F85431 		str	r3, [r2, #340]
1107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2388              		.loc 1 1108 1 view .LVU782
 2389 0026 7047     		bx	lr
 2390              		.cfi_endproc
 2391              	.LFE157:
 2393              		.section	.text.exmc_flag_get,"ax",%progbits
 2394              		.align	1
 2395              		.global	exmc_flag_get
 2396              		.syntax unified
 2397              		.thumb
 2398              		.thumb_func
 2400              	exmc_flag_get:
 2401              	.LVL125:
 2402              	.LFB158:
1109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      get EXMC flag status
1112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PC card bank or SDRAM device
1113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC Card bank
1117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  flag: EXMC status and flag
1120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_RISE: interrupt rising edge status
1122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_LEVEL: interrupt high-level status
1123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FALL: interrupt falling edge status
1124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FIFOE: FIFO empty flag
1125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_FLAG_REFRESH: refresh error interrupt flag
1126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_FLAG_NREADY: not ready status
1127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     FlagStatus: SET or RESET
1129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** FlagStatus exmc_flag_get(uint32_t exmc_bank, uint32_t flag)
1131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2403              		.loc 1 1131 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 64


 2404              		.cfi_startproc
 2405              		@ args = 0, pretend = 0, frame = 0
 2406              		@ frame_needed = 0, uses_anonymous_args = 0
 2407              		@ link register save eliminated.
1132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t status = 0x00000000U;
 2408              		.loc 1 1132 5 view .LVU784
1133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2409              		.loc 1 1134 5 view .LVU785
 2410              		.loc 1 1134 73 is_stmt 0 view .LVU786
 2411 0000 431E     		subs	r3, r0, #1
 2412              		.loc 1 1134 7 view .LVU787
 2413 0002 022B     		cmp	r3, #2
 2414 0004 07D8     		bhi	.L87
1135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         status = EXMC_NPINTEN(exmc_bank);
 2415              		.loc 1 1136 9 is_stmt 1 view .LVU788
 2416              		.loc 1 1136 18 is_stmt 0 view .LVU789
 2417 0006 4001     		lsls	r0, r0, #5
 2418              	.LVL126:
 2419              		.loc 1 1136 18 view .LVU790
 2420 0008 00F12040 		add	r0, r0, #-1610612736
 2421              		.loc 1 1136 16 view .LVU791
 2422 000c 436C     		ldr	r3, [r0, #68]
 2423              	.LVL127:
 2424              	.L88:
1137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         status = EXMC_SDSTAT;
1140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if((status & flag) != (uint32_t)flag) {
 2425              		.loc 1 1142 5 is_stmt 1 view .LVU792
 2426              		.loc 1 1142 7 is_stmt 0 view .LVU793
 2427 000e 9943     		bics	r1, r1, r3
 2428              	.LVL128:
 2429              		.loc 1 1142 7 view .LVU794
 2430 0010 06D0     		beq	.L90
1143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* flag is reset */
1144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         return RESET;
 2431              		.loc 1 1144 16 view .LVU795
 2432 0012 0020     		movs	r0, #0
 2433 0014 7047     		bx	lr
 2434              	.LVL129:
 2435              	.L87:
1139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 2436              		.loc 1 1139 9 is_stmt 1 view .LVU796
1139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 2437              		.loc 1 1139 16 is_stmt 0 view .LVU797
 2438 0016 4FF02043 		mov	r3, #-1610612736
 2439 001a D3F85831 		ldr	r3, [r3, #344]
 2440              	.LVL130:
1139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 2441              		.loc 1 1139 16 view .LVU798
 2442 001e F6E7     		b	.L88
 2443              	.LVL131:
 2444              	.L90:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 65


1145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* flag is set */
1147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         return SET;
 2445              		.loc 1 1147 16 view .LVU799
 2446 0020 0120     		movs	r0, #1
1148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2447              		.loc 1 1149 1 view .LVU800
 2448 0022 7047     		bx	lr
 2449              		.cfi_endproc
 2450              	.LFE158:
 2452              		.section	.text.exmc_flag_clear,"ax",%progbits
 2453              		.align	1
 2454              		.global	exmc_flag_clear
 2455              		.syntax unified
 2456              		.thumb
 2457              		.thumb_func
 2459              	exmc_flag_clear:
 2460              	.LVL132:
 2461              	.LFB159:
1150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      clear EXMC flag status
1153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PCCARD bank or SDRAM device
1154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  flag: EXMC status and flag
1161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_RISE: interrupt rising edge status
1163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_LEVEL: interrupt high-level status
1164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FALL: interrupt falling edge status
1165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FIFOE: FIFO empty flag
1166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_FLAG_REFRESH: refresh error interrupt flag
1167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_FLAG_NREADY: not ready status
1168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
1170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_flag_clear(uint32_t exmc_bank, uint32_t flag)
1172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2462              		.loc 1 1172 1 is_stmt 1 view -0
 2463              		.cfi_startproc
 2464              		@ args = 0, pretend = 0, frame = 0
 2465              		@ frame_needed = 0, uses_anonymous_args = 0
 2466              		@ link register save eliminated.
1173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2467              		.loc 1 1173 5 view .LVU802
 2468              		.loc 1 1173 73 is_stmt 0 view .LVU803
 2469 0000 431E     		subs	r3, r0, #1
 2470              		.loc 1 1173 7 view .LVU804
 2471 0002 022B     		cmp	r3, #2
 2472 0004 07D8     		bhi	.L92
1174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_NPINTEN(exmc_bank) &= ~flag;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 66


 2473              		.loc 1 1175 9 is_stmt 1 view .LVU805
 2474 0006 4001     		lsls	r0, r0, #5
 2475              	.LVL133:
 2476              		.loc 1 1175 9 is_stmt 0 view .LVU806
 2477 0008 00F12040 		add	r0, r0, #-1610612736
 2478 000c 436C     		ldr	r3, [r0, #68]
 2479              	.LVL134:
 2480              		.loc 1 1175 33 view .LVU807
 2481 000e 23EA0103 		bic	r3, r3, r1
 2482 0012 4364     		str	r3, [r0, #68]
 2483 0014 7047     		bx	lr
 2484              	.LVL135:
 2485              	.L92:
1176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDSTAT &= ~flag;
 2486              		.loc 1 1178 9 is_stmt 1 view .LVU808
 2487 0016 4FF02042 		mov	r2, #-1610612736
 2488 001a D2F85831 		ldr	r3, [r2, #344]
 2489              		.loc 1 1178 21 is_stmt 0 view .LVU809
 2490 001e 23EA0103 		bic	r3, r3, r1
 2491 0022 C2F85831 		str	r3, [r2, #344]
1179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2492              		.loc 1 1180 1 view .LVU810
 2493 0026 7047     		bx	lr
 2494              		.cfi_endproc
 2495              	.LFE159:
 2497              		.section	.text.exmc_interrupt_flag_get,"ax",%progbits
 2498              		.align	1
 2499              		.global	exmc_interrupt_flag_get
 2500              		.syntax unified
 2501              		.thumb
 2502              		.thumb_func
 2504              	exmc_interrupt_flag_get:
 2505              	.LVL136:
 2506              	.LFB160:
1181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      get EXMC interrupt flag
1184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PC card bank or SDRAM device
1185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  interrupt: EXMC interrupt flag
1192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
1194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
1195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
1196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_INT_FLAG_REFRESH: refresh error interrupt and flag
1197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     FlagStatus: SET or RESET
1199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** FlagStatus exmc_interrupt_flag_get(uint32_t exmc_bank, uint32_t interrupt)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 67


1201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2507              		.loc 1 1201 1 is_stmt 1 view -0
 2508              		.cfi_startproc
 2509              		@ args = 0, pretend = 0, frame = 0
 2510              		@ frame_needed = 0, uses_anonymous_args = 0
 2511              		@ link register save eliminated.
1202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t status = 0x00000000U, interrupt_enable = 0x00000000U, interrupt_state = 0x00000000U;
 2512              		.loc 1 1202 5 view .LVU812
1203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2513              		.loc 1 1204 5 view .LVU813
 2514              		.loc 1 1204 73 is_stmt 0 view .LVU814
 2515 0000 431E     		subs	r3, r0, #1
 2516              		.loc 1 1204 7 view .LVU815
 2517 0002 022B     		cmp	r3, #2
 2518 0004 0AD8     		bhi	.L95
1205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         status = EXMC_NPINTEN(exmc_bank);
 2519              		.loc 1 1206 9 is_stmt 1 view .LVU816
 2520              		.loc 1 1206 18 is_stmt 0 view .LVU817
 2521 0006 4001     		lsls	r0, r0, #5
 2522              	.LVL137:
 2523              		.loc 1 1206 18 view .LVU818
 2524 0008 00F12040 		add	r0, r0, #-1610612736
 2525              		.loc 1 1206 16 view .LVU819
 2526 000c 426C     		ldr	r2, [r0, #68]
 2527              	.LVL138:
1207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         interrupt_state = (status & (interrupt >> INTEN_INTS_OFFSET));
 2528              		.loc 1 1207 9 is_stmt 1 view .LVU820
 2529              		.loc 1 1207 25 is_stmt 0 view .LVU821
 2530 000e 02EAD103 		and	r3, r2, r1, lsr #3
 2531              	.LVL139:
 2532              	.L96:
1208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         status = EXMC_SDARI;
1211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         interrupt_state = (EXMC_SDSTAT & EXMC_SDSDAT_REIF);
1212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     interrupt_enable = (status & interrupt);
 2533              		.loc 1 1214 5 is_stmt 1 view .LVU822
1215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if((interrupt_enable) && (interrupt_state)) {
 2534              		.loc 1 1216 5 view .LVU823
 2535              		.loc 1 1216 7 is_stmt 0 view .LVU824
 2536 0012 0A42     		tst	r2, r1
 2537 0014 0BD0     		beq	.L98
 2538              		.loc 1 1216 27 discriminator 1 view .LVU825
 2539 0016 63B9     		cbnz	r3, .L99
1217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* interrupt flag is set */
1218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         return SET;
1219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* interrupt flag is reset */
1221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         return RESET;
 2540              		.loc 1 1221 16 view .LVU826
 2541 0018 0020     		movs	r0, #0
 2542 001a 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 68


 2543              	.LVL140:
 2544              	.L95:
1210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         interrupt_state = (EXMC_SDSTAT & EXMC_SDSDAT_REIF);
 2545              		.loc 1 1210 9 is_stmt 1 view .LVU827
1210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         interrupt_state = (EXMC_SDSTAT & EXMC_SDSDAT_REIF);
 2546              		.loc 1 1210 16 is_stmt 0 view .LVU828
 2547 001c 4FF02043 		mov	r3, #-1610612736
 2548 0020 D3F85421 		ldr	r2, [r3, #340]
 2549              	.LVL141:
1211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 2550              		.loc 1 1211 9 is_stmt 1 view .LVU829
1211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 2551              		.loc 1 1211 28 is_stmt 0 view .LVU830
 2552 0024 D3F85831 		ldr	r3, [r3, #344]
1211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 2553              		.loc 1 1211 25 view .LVU831
 2554 0028 03F00103 		and	r3, r3, #1
 2555              	.LVL142:
1211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 2556              		.loc 1 1211 25 view .LVU832
 2557 002c F1E7     		b	.L96
 2558              	.LVL143:
 2559              	.L98:
 2560              		.loc 1 1221 16 view .LVU833
 2561 002e 0020     		movs	r0, #0
 2562 0030 7047     		bx	lr
 2563              	.L99:
1218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 2564              		.loc 1 1218 16 view .LVU834
 2565 0032 0120     		movs	r0, #1
1222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2566              		.loc 1 1223 1 view .LVU835
 2567 0034 7047     		bx	lr
 2568              		.cfi_endproc
 2569              	.LFE160:
 2571              		.section	.text.exmc_interrupt_flag_clear,"ax",%progbits
 2572              		.align	1
 2573              		.global	exmc_interrupt_flag_clear
 2574              		.syntax unified
 2575              		.thumb
 2576              		.thumb_func
 2578              	exmc_interrupt_flag_clear:
 2579              	.LVL144:
 2580              	.LFB161:
1224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      clear EXMC interrupt flag
1227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PC card bank or SDRAM device
1228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  interrupt: EXMC interrupt flag
1235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 69


1236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
1237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
1238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
1239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_INT_FLAG_REFRESH: refresh error interrupt and flag
1240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
1242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_interrupt_flag_clear(uint32_t exmc_bank, uint32_t interrupt)
1244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2581              		.loc 1 1244 1 is_stmt 1 view -0
 2582              		.cfi_startproc
 2583              		@ args = 0, pretend = 0, frame = 0
 2584              		@ frame_needed = 0, uses_anonymous_args = 0
 2585              		@ link register save eliminated.
1245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2586              		.loc 1 1245 5 view .LVU837
 2587              		.loc 1 1245 73 is_stmt 0 view .LVU838
 2588 0000 431E     		subs	r3, r0, #1
 2589              		.loc 1 1245 7 view .LVU839
 2590 0002 022B     		cmp	r3, #2
 2591 0004 07D8     		bhi	.L101
1246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_NPINTEN(exmc_bank) &= ~(interrupt >> INTEN_INTS_OFFSET);
 2592              		.loc 1 1247 9 is_stmt 1 view .LVU840
 2593 0006 4001     		lsls	r0, r0, #5
 2594              	.LVL145:
 2595              		.loc 1 1247 9 is_stmt 0 view .LVU841
 2596 0008 00F12040 		add	r0, r0, #-1610612736
 2597 000c 436C     		ldr	r3, [r0, #68]
 2598              	.LVL146:
 2599              		.loc 1 1247 33 view .LVU842
 2600 000e 23EAD103 		bic	r3, r3, r1, lsr #3
 2601 0012 4364     		str	r3, [r0, #68]
 2602 0014 7047     		bx	lr
 2603              	.LVL147:
 2604              	.L101:
1248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDARI |= EXMC_SDARI_REC;
 2605              		.loc 1 1250 9 is_stmt 1 view .LVU843
 2606 0016 4FF02042 		mov	r2, #-1610612736
 2607 001a D2F85431 		ldr	r3, [r2, #340]
 2608              		.loc 1 1250 20 is_stmt 0 view .LVU844
 2609 001e 43F00103 		orr	r3, r3, #1
 2610 0022 C2F85431 		str	r3, [r2, #340]
1251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2611              		.loc 1 1252 1 view .LVU845
 2612 0026 7047     		bx	lr
 2613              		.cfi_endproc
 2614              	.LFE161:
 2616              		.text
 2617              	.Letext0:
 2618              		.file 2 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 2619              		.file 3 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 2620              		.file 4 "../../../GD32F4xx_Firmware_Library/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 2621              		.file 5 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_exmc.h"
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 70


ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 71


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f4xx_exmc.c
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:21     .text.exmc_norsram_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:27     .text.exmc_norsram_deinit:00000000 exmc_norsram_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:58     .text.exmc_norsram_struct_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:64     .text.exmc_norsram_struct_para_init:00000000 exmc_norsram_struct_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:189    .text.exmc_norsram_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:195    .text.exmc_norsram_init:00000000 exmc_norsram_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:382    .text.exmc_norsram_init:000000bc $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:387    .text.exmc_norsram_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:393    .text.exmc_norsram_enable:00000000 exmc_norsram_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:418    .text.exmc_norsram_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:424    .text.exmc_norsram_disable:00000000 exmc_norsram_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:449    .text.exmc_nand_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:455    .text.exmc_nand_deinit:00000000 exmc_nand_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:491    .text.exmc_nand_struct_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:497    .text.exmc_nand_struct_para_init:00000000 exmc_nand_struct_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:575    .text.exmc_nand_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:581    .text.exmc_nand_init:00000000 exmc_nand_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:720    .text.exmc_nand_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:726    .text.exmc_nand_enable:00000000 exmc_nand_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:754    .text.exmc_nand_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:760    .text.exmc_nand_disable:00000000 exmc_nand_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:788    .text.exmc_pccard_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:794    .text.exmc_pccard_deinit:00000000 exmc_pccard_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:826    .text.exmc_pccard_struct_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:832    .text.exmc_pccard_struct_para_init:00000000 exmc_pccard_struct_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:917    .text.exmc_pccard_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:923    .text.exmc_pccard_init:00000000 exmc_pccard_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1063   .text.exmc_pccard_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1069   .text.exmc_pccard_enable:00000000 exmc_pccard_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1088   .text.exmc_pccard_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1094   .text.exmc_pccard_disable:00000000 exmc_pccard_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1113   .text.exmc_sdram_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1119   .text.exmc_sdram_deinit:00000000 exmc_sdram_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1162   .text.exmc_sdram_struct_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1168   .text.exmc_sdram_struct_para_init:00000000 exmc_sdram_struct_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1253   .text.exmc_sdram_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1259   .text.exmc_sdram_init:00000000 exmc_sdram_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1484   .text.exmc_sdram_struct_command_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1490   .text.exmc_sdram_struct_command_para_init:00000000 exmc_sdram_struct_command_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1518   .text.exmc_sqpipsram_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1524   .text.exmc_sqpipsram_deinit:00000000 exmc_sqpipsram_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1554   .text.exmc_sqpipsram_deinit:00000020 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1559   .text.exmc_sqpipsram_struct_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1565   .text.exmc_sqpipsram_struct_para_init:00000000 exmc_sqpipsram_struct_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1594   .text.exmc_sqpipsram_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1600   .text.exmc_sqpipsram_init:00000000 exmc_sqpipsram_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1632   .text.exmc_norsram_consecutive_clock_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1638   .text.exmc_norsram_consecutive_clock_config:00000000 exmc_norsram_consecutive_clock_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1670   .text.exmc_norsram_page_size_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1676   .text.exmc_norsram_page_size_config:00000000 exmc_norsram_page_size_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1706   .text.exmc_nand_ecc_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1712   .text.exmc_nand_ecc_config:00000000 exmc_nand_ecc_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1761   .text.exmc_ecc_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1767   .text.exmc_ecc_get:00000000 exmc_ecc_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1788   .text.exmc_sdram_readsample_enable:00000000 $t
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s 			page 72


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1794   .text.exmc_sdram_readsample_enable:00000000 exmc_sdram_readsample_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1826   .text.exmc_sdram_readsample_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1832   .text.exmc_sdram_readsample_config:00000000 exmc_sdram_readsample_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1864   .text.exmc_sdram_command_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1870   .text.exmc_sdram_command_config:00000000 exmc_sdram_command_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1902   .text.exmc_sdram_refresh_count_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1908   .text.exmc_sdram_refresh_count_set:00000000 exmc_sdram_refresh_count_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1939   .text.exmc_sdram_autorefresh_number_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1945   .text.exmc_sdram_autorefresh_number_set:00000000 exmc_sdram_autorefresh_number_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1977   .text.exmc_sdram_write_protection_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:1983   .text.exmc_sdram_write_protection_config:00000000 exmc_sdram_write_protection_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2032   .text.exmc_sdram_bankstatus_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2038   .text.exmc_sdram_bankstatus_get:00000000 exmc_sdram_bankstatus_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2078   .text.exmc_sqpipsram_read_command_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2084   .text.exmc_sqpipsram_read_command_set:00000000 exmc_sqpipsram_read_command_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2117   .text.exmc_sqpipsram_write_command_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2123   .text.exmc_sqpipsram_write_command_set:00000000 exmc_sqpipsram_write_command_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2156   .text.exmc_sqpipsram_read_id_command_send:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2162   .text.exmc_sqpipsram_read_id_command_send:00000000 exmc_sqpipsram_read_id_command_send
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2181   .text.exmc_sqpipsram_write_cmd_send:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2187   .text.exmc_sqpipsram_write_cmd_send:00000000 exmc_sqpipsram_write_cmd_send
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2206   .text.exmc_sqpipsram_low_id_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2212   .text.exmc_sqpipsram_low_id_get:00000000 exmc_sqpipsram_low_id_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2229   .text.exmc_sqpipsram_high_id_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2235   .text.exmc_sqpipsram_high_id_get:00000000 exmc_sqpipsram_high_id_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2252   .text.exmc_sqpipsram_send_command_state_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2258   .text.exmc_sqpipsram_send_command_state_get:00000000 exmc_sqpipsram_send_command_state_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2304   .text.exmc_interrupt_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2310   .text.exmc_interrupt_enable:00000000 exmc_interrupt_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2349   .text.exmc_interrupt_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2355   .text.exmc_interrupt_disable:00000000 exmc_interrupt_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2394   .text.exmc_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2400   .text.exmc_flag_get:00000000 exmc_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2453   .text.exmc_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2459   .text.exmc_flag_clear:00000000 exmc_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2498   .text.exmc_interrupt_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2504   .text.exmc_interrupt_flag_get:00000000 exmc_interrupt_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2572   .text.exmc_interrupt_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc3StOO1.s:2578   .text.exmc_interrupt_flag_clear:00000000 exmc_interrupt_flag_clear

NO UNDEFINED SYMBOLS
